OpenSTA 2.5.0 GITDIR-NOT Copyright (c) 2024, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
define_corners Typical
read_liberty -corner Typical /home/omern/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading netlist '/openlane/designs/project4/runs/RUN_2025.06.01_17.41.00/results/synthesis/project4.v'…
Reading design constraints file at '/openlane/designs/project4/src/lab4.sdc'…
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _7933_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7933_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7933_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7933_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][30] (net)
                  0.04    0.00    0.30 ^ _7422_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7422_/X (sky130_fd_sc_hd__mux2_2)
                                         _2601_ (net)
                  0.03    0.00    0.43 ^ _7423_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7423_/X (sky130_fd_sc_hd__buf_1)
                                         _0109_ (net)
                  0.03    0.00    0.49 ^ _7933_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7933_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7934_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7934_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7934_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7934_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][31] (net)
                  0.04    0.00    0.30 ^ _7424_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7424_/X (sky130_fd_sc_hd__mux2_2)
                                         _2602_ (net)
                  0.03    0.00    0.43 ^ _7425_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7425_/X (sky130_fd_sc_hd__buf_1)
                                         _0110_ (net)
                  0.03    0.00    0.49 ^ _7934_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7934_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8189_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8189_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8189_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8189_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][30] (net)
                  0.04    0.00    0.30 ^ _4092_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4092_/X (sky130_fd_sc_hd__mux2_2)
                                         _2959_ (net)
                  0.03    0.00    0.43 ^ _4093_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4093_/X (sky130_fd_sc_hd__buf_1)
                                         _0365_ (net)
                  0.03    0.00    0.49 ^ _8189_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8189_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8190_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8190_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8190_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8190_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][31] (net)
                  0.04    0.00    0.30 ^ _4094_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4094_/X (sky130_fd_sc_hd__mux2_2)
                                         _2960_ (net)
                  0.03    0.00    0.43 ^ _4095_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4095_/X (sky130_fd_sc_hd__buf_1)
                                         _0366_ (net)
                  0.03    0.00    0.49 ^ _8190_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8190_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8317_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8317_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8317_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8317_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][30] (net)
                  0.04    0.00    0.30 ^ _4428_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4428_/X (sky130_fd_sc_hd__mux2_2)
                                         _3167_ (net)
                  0.03    0.00    0.43 ^ _4429_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4429_/X (sky130_fd_sc_hd__buf_1)
                                         _0493_ (net)
                  0.03    0.00    0.49 ^ _8317_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8317_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8318_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8318_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8318_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8318_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][31] (net)
                  0.04    0.00    0.30 ^ _4430_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4430_/X (sky130_fd_sc_hd__mux2_2)
                                         _3168_ (net)
                  0.03    0.00    0.43 ^ _4431_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4431_/X (sky130_fd_sc_hd__buf_1)
                                         _0494_ (net)
                  0.03    0.00    0.49 ^ _8318_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8318_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8445_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8445_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8445_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8445_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][30] (net)
                  0.04    0.00    0.30 ^ _4734_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4734_/X (sky130_fd_sc_hd__mux2_2)
                                         _3345_ (net)
                  0.03    0.00    0.43 ^ _4735_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4735_/X (sky130_fd_sc_hd__buf_1)
                                         _0621_ (net)
                  0.03    0.00    0.49 ^ _8445_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8445_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8446_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8446_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8446_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8446_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][31] (net)
                  0.04    0.00    0.30 ^ _4736_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4736_/X (sky130_fd_sc_hd__mux2_2)
                                         _3346_ (net)
                  0.03    0.00    0.43 ^ _4737_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4737_/X (sky130_fd_sc_hd__buf_1)
                                         _0622_ (net)
                  0.03    0.00    0.49 ^ _8446_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8446_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7903_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7903_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7903_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7903_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][0] (net)
                  0.04    0.00    0.30 ^ _7357_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7357_/X (sky130_fd_sc_hd__mux2_2)
                                         _2566_ (net)
                  0.03    0.00    0.43 ^ _7358_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7358_/X (sky130_fd_sc_hd__buf_1)
                                         _0079_ (net)
                  0.03    0.00    0.49 ^ _7903_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7903_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7904_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7904_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7904_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7904_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][1] (net)
                  0.04    0.00    0.30 ^ _7359_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7359_/X (sky130_fd_sc_hd__mux2_2)
                                         _2567_ (net)
                  0.03    0.00    0.43 ^ _7360_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7360_/X (sky130_fd_sc_hd__buf_1)
                                         _0080_ (net)
                  0.03    0.00    0.49 ^ _7904_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7904_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7905_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7905_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7905_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7905_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][2] (net)
                  0.04    0.00    0.30 ^ _7361_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7361_/X (sky130_fd_sc_hd__mux2_2)
                                         _2568_ (net)
                  0.03    0.00    0.43 ^ _7362_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7362_/X (sky130_fd_sc_hd__buf_1)
                                         _0081_ (net)
                  0.03    0.00    0.49 ^ _7905_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7905_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7906_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7906_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7906_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7906_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][3] (net)
                  0.04    0.00    0.30 ^ _7363_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7363_/X (sky130_fd_sc_hd__mux2_2)
                                         _2569_ (net)
                  0.03    0.00    0.43 ^ _7364_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7364_/X (sky130_fd_sc_hd__buf_1)
                                         _0082_ (net)
                  0.03    0.00    0.49 ^ _7906_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7906_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7907_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7907_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7907_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7907_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][4] (net)
                  0.04    0.00    0.30 ^ _7365_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7365_/X (sky130_fd_sc_hd__mux2_2)
                                         _2570_ (net)
                  0.03    0.00    0.43 ^ _7366_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7366_/X (sky130_fd_sc_hd__buf_1)
                                         _0083_ (net)
                  0.03    0.00    0.49 ^ _7907_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7907_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7908_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7908_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7908_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7908_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][5] (net)
                  0.04    0.00    0.30 ^ _7368_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7368_/X (sky130_fd_sc_hd__mux2_2)
                                         _2572_ (net)
                  0.03    0.00    0.43 ^ _7369_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7369_/X (sky130_fd_sc_hd__buf_1)
                                         _0084_ (net)
                  0.03    0.00    0.49 ^ _7908_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7908_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7909_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7909_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7909_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7909_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][6] (net)
                  0.04    0.00    0.30 ^ _7370_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7370_/X (sky130_fd_sc_hd__mux2_2)
                                         _2573_ (net)
                  0.03    0.00    0.43 ^ _7371_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7371_/X (sky130_fd_sc_hd__buf_1)
                                         _0085_ (net)
                  0.03    0.00    0.49 ^ _7909_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7909_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7910_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7910_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7910_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7910_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][7] (net)
                  0.04    0.00    0.30 ^ _7372_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7372_/X (sky130_fd_sc_hd__mux2_2)
                                         _2574_ (net)
                  0.03    0.00    0.43 ^ _7373_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7373_/X (sky130_fd_sc_hd__buf_1)
                                         _0086_ (net)
                  0.03    0.00    0.49 ^ _7910_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7910_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7911_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7911_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7911_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7911_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][8] (net)
                  0.04    0.00    0.30 ^ _7374_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7374_/X (sky130_fd_sc_hd__mux2_2)
                                         _2575_ (net)
                  0.03    0.00    0.43 ^ _7375_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7375_/X (sky130_fd_sc_hd__buf_1)
                                         _0087_ (net)
                  0.03    0.00    0.49 ^ _7911_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7911_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7912_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7912_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7912_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7912_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][9] (net)
                  0.04    0.00    0.30 ^ _7376_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7376_/X (sky130_fd_sc_hd__mux2_2)
                                         _2576_ (net)
                  0.03    0.00    0.43 ^ _7377_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7377_/X (sky130_fd_sc_hd__buf_1)
                                         _0088_ (net)
                  0.03    0.00    0.49 ^ _7912_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7912_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7913_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7913_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7913_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7913_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][10] (net)
                  0.04    0.00    0.30 ^ _7379_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7379_/X (sky130_fd_sc_hd__mux2_2)
                                         _2578_ (net)
                  0.03    0.00    0.43 ^ _7380_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7380_/X (sky130_fd_sc_hd__buf_1)
                                         _0089_ (net)
                  0.03    0.00    0.49 ^ _7913_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7913_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7914_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7914_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7914_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7914_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][11] (net)
                  0.04    0.00    0.30 ^ _7381_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7381_/X (sky130_fd_sc_hd__mux2_2)
                                         _2579_ (net)
                  0.03    0.00    0.43 ^ _7382_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7382_/X (sky130_fd_sc_hd__buf_1)
                                         _0090_ (net)
                  0.03    0.00    0.49 ^ _7914_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7914_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7915_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7915_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7915_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7915_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][12] (net)
                  0.04    0.00    0.30 ^ _7383_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7383_/X (sky130_fd_sc_hd__mux2_2)
                                         _2580_ (net)
                  0.03    0.00    0.43 ^ _7384_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7384_/X (sky130_fd_sc_hd__buf_1)
                                         _0091_ (net)
                  0.03    0.00    0.49 ^ _7915_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7915_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7916_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7916_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7916_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7916_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][13] (net)
                  0.04    0.00    0.30 ^ _7385_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7385_/X (sky130_fd_sc_hd__mux2_2)
                                         _2581_ (net)
                  0.03    0.00    0.43 ^ _7386_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7386_/X (sky130_fd_sc_hd__buf_1)
                                         _0092_ (net)
                  0.03    0.00    0.49 ^ _7916_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7916_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7917_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7917_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7917_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7917_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][14] (net)
                  0.04    0.00    0.30 ^ _7387_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7387_/X (sky130_fd_sc_hd__mux2_2)
                                         _2582_ (net)
                  0.03    0.00    0.43 ^ _7388_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7388_/X (sky130_fd_sc_hd__buf_1)
                                         _0093_ (net)
                  0.03    0.00    0.49 ^ _7917_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7917_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7918_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7918_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7918_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7918_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][15] (net)
                  0.04    0.00    0.30 ^ _7390_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7390_/X (sky130_fd_sc_hd__mux2_2)
                                         _2584_ (net)
                  0.03    0.00    0.43 ^ _7391_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7391_/X (sky130_fd_sc_hd__buf_1)
                                         _0094_ (net)
                  0.03    0.00    0.49 ^ _7918_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7918_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7919_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7919_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7919_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7919_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][16] (net)
                  0.04    0.00    0.30 ^ _7392_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7392_/X (sky130_fd_sc_hd__mux2_2)
                                         _2585_ (net)
                  0.03    0.00    0.43 ^ _7393_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7393_/X (sky130_fd_sc_hd__buf_1)
                                         _0095_ (net)
                  0.03    0.00    0.49 ^ _7919_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7919_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7920_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7920_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7920_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7920_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][17] (net)
                  0.04    0.00    0.30 ^ _7394_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7394_/X (sky130_fd_sc_hd__mux2_2)
                                         _2586_ (net)
                  0.03    0.00    0.43 ^ _7395_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7395_/X (sky130_fd_sc_hd__buf_1)
                                         _0096_ (net)
                  0.03    0.00    0.49 ^ _7920_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7920_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7921_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7921_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7921_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7921_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][18] (net)
                  0.04    0.00    0.30 ^ _7396_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7396_/X (sky130_fd_sc_hd__mux2_2)
                                         _2587_ (net)
                  0.03    0.00    0.43 ^ _7397_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7397_/X (sky130_fd_sc_hd__buf_1)
                                         _0097_ (net)
                  0.03    0.00    0.49 ^ _7921_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7921_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7922_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7922_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7922_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7922_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][19] (net)
                  0.04    0.00    0.30 ^ _7398_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7398_/X (sky130_fd_sc_hd__mux2_2)
                                         _2588_ (net)
                  0.03    0.00    0.43 ^ _7399_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7399_/X (sky130_fd_sc_hd__buf_1)
                                         _0098_ (net)
                  0.03    0.00    0.49 ^ _7922_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7922_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7923_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7923_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7923_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7923_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][20] (net)
                  0.04    0.00    0.30 ^ _7401_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7401_/X (sky130_fd_sc_hd__mux2_2)
                                         _2590_ (net)
                  0.03    0.00    0.43 ^ _7402_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7402_/X (sky130_fd_sc_hd__buf_1)
                                         _0099_ (net)
                  0.03    0.00    0.49 ^ _7923_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7923_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7924_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7924_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7924_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7924_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][21] (net)
                  0.04    0.00    0.30 ^ _7403_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7403_/X (sky130_fd_sc_hd__mux2_2)
                                         _2591_ (net)
                  0.03    0.00    0.43 ^ _7404_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7404_/X (sky130_fd_sc_hd__buf_1)
                                         _0100_ (net)
                  0.03    0.00    0.49 ^ _7924_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7924_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7925_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7925_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7925_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7925_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][22] (net)
                  0.04    0.00    0.30 ^ _7405_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7405_/X (sky130_fd_sc_hd__mux2_2)
                                         _2592_ (net)
                  0.03    0.00    0.43 ^ _7406_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7406_/X (sky130_fd_sc_hd__buf_1)
                                         _0101_ (net)
                  0.03    0.00    0.49 ^ _7925_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7925_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7926_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7926_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7926_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7926_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][23] (net)
                  0.04    0.00    0.30 ^ _7407_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7407_/X (sky130_fd_sc_hd__mux2_2)
                                         _2593_ (net)
                  0.03    0.00    0.43 ^ _7408_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7408_/X (sky130_fd_sc_hd__buf_1)
                                         _0102_ (net)
                  0.03    0.00    0.49 ^ _7926_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7926_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7927_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7927_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7927_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7927_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][24] (net)
                  0.04    0.00    0.30 ^ _7409_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7409_/X (sky130_fd_sc_hd__mux2_2)
                                         _2594_ (net)
                  0.03    0.00    0.43 ^ _7410_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7410_/X (sky130_fd_sc_hd__buf_1)
                                         _0103_ (net)
                  0.03    0.00    0.49 ^ _7927_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7927_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7928_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7928_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7928_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7928_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][25] (net)
                  0.04    0.00    0.30 ^ _7412_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7412_/X (sky130_fd_sc_hd__mux2_2)
                                         _2596_ (net)
                  0.03    0.00    0.43 ^ _7413_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7413_/X (sky130_fd_sc_hd__buf_1)
                                         _0104_ (net)
                  0.03    0.00    0.49 ^ _7928_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7928_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7929_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7929_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7929_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7929_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][26] (net)
                  0.04    0.00    0.30 ^ _7414_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7414_/X (sky130_fd_sc_hd__mux2_2)
                                         _2597_ (net)
                  0.03    0.00    0.43 ^ _7415_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7415_/X (sky130_fd_sc_hd__buf_1)
                                         _0105_ (net)
                  0.03    0.00    0.49 ^ _7929_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7929_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7930_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7930_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7930_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7930_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][27] (net)
                  0.04    0.00    0.30 ^ _7416_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7416_/X (sky130_fd_sc_hd__mux2_2)
                                         _2598_ (net)
                  0.03    0.00    0.43 ^ _7417_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7417_/X (sky130_fd_sc_hd__buf_1)
                                         _0106_ (net)
                  0.03    0.00    0.49 ^ _7930_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7930_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7931_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7931_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7931_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7931_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][28] (net)
                  0.04    0.00    0.30 ^ _7418_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7418_/X (sky130_fd_sc_hd__mux2_2)
                                         _2599_ (net)
                  0.03    0.00    0.43 ^ _7419_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7419_/X (sky130_fd_sc_hd__buf_1)
                                         _0107_ (net)
                  0.03    0.00    0.49 ^ _7931_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7931_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7932_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7932_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7932_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7932_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][29] (net)
                  0.04    0.00    0.30 ^ _7420_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7420_/X (sky130_fd_sc_hd__mux2_2)
                                         _2600_ (net)
                  0.03    0.00    0.43 ^ _7421_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _7421_/X (sky130_fd_sc_hd__buf_1)
                                         _0108_ (net)
                  0.03    0.00    0.49 ^ _7932_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7932_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8159_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8159_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8159_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8159_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][0] (net)
                  0.04    0.00    0.30 ^ _4027_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4027_/X (sky130_fd_sc_hd__mux2_2)
                                         _2924_ (net)
                  0.03    0.00    0.43 ^ _4028_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4028_/X (sky130_fd_sc_hd__buf_1)
                                         _0335_ (net)
                  0.03    0.00    0.49 ^ _8159_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8159_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8160_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8160_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8160_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8160_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][1] (net)
                  0.04    0.00    0.30 ^ _4029_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4029_/X (sky130_fd_sc_hd__mux2_2)
                                         _2925_ (net)
                  0.03    0.00    0.43 ^ _4030_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4030_/X (sky130_fd_sc_hd__buf_1)
                                         _0336_ (net)
                  0.03    0.00    0.49 ^ _8160_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8160_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8161_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8161_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8161_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8161_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][2] (net)
                  0.04    0.00    0.30 ^ _4031_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4031_/X (sky130_fd_sc_hd__mux2_2)
                                         _2926_ (net)
                  0.03    0.00    0.43 ^ _4032_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4032_/X (sky130_fd_sc_hd__buf_1)
                                         _0337_ (net)
                  0.03    0.00    0.49 ^ _8161_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8161_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8162_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8162_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8162_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8162_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][3] (net)
                  0.04    0.00    0.30 ^ _4033_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4033_/X (sky130_fd_sc_hd__mux2_2)
                                         _2927_ (net)
                  0.03    0.00    0.43 ^ _4034_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4034_/X (sky130_fd_sc_hd__buf_1)
                                         _0338_ (net)
                  0.03    0.00    0.49 ^ _8162_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8162_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8163_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8163_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8163_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8163_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][4] (net)
                  0.04    0.00    0.30 ^ _4035_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4035_/X (sky130_fd_sc_hd__mux2_2)
                                         _2928_ (net)
                  0.03    0.00    0.43 ^ _4036_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4036_/X (sky130_fd_sc_hd__buf_1)
                                         _0339_ (net)
                  0.03    0.00    0.49 ^ _8163_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8163_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8164_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8164_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8164_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8164_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][5] (net)
                  0.04    0.00    0.30 ^ _4038_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4038_/X (sky130_fd_sc_hd__mux2_2)
                                         _2930_ (net)
                  0.03    0.00    0.43 ^ _4039_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4039_/X (sky130_fd_sc_hd__buf_1)
                                         _0340_ (net)
                  0.03    0.00    0.49 ^ _8164_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8164_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8165_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8165_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8165_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8165_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][6] (net)
                  0.04    0.00    0.30 ^ _4040_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4040_/X (sky130_fd_sc_hd__mux2_2)
                                         _2931_ (net)
                  0.03    0.00    0.43 ^ _4041_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4041_/X (sky130_fd_sc_hd__buf_1)
                                         _0341_ (net)
                  0.03    0.00    0.49 ^ _8165_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8165_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8166_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8166_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8166_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8166_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][7] (net)
                  0.04    0.00    0.30 ^ _4042_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4042_/X (sky130_fd_sc_hd__mux2_2)
                                         _2932_ (net)
                  0.03    0.00    0.43 ^ _4043_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4043_/X (sky130_fd_sc_hd__buf_1)
                                         _0342_ (net)
                  0.03    0.00    0.49 ^ _8166_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8166_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8167_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8167_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8167_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8167_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][8] (net)
                  0.04    0.00    0.30 ^ _4044_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4044_/X (sky130_fd_sc_hd__mux2_2)
                                         _2933_ (net)
                  0.03    0.00    0.43 ^ _4045_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4045_/X (sky130_fd_sc_hd__buf_1)
                                         _0343_ (net)
                  0.03    0.00    0.49 ^ _8167_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8167_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8168_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8168_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8168_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8168_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][9] (net)
                  0.04    0.00    0.30 ^ _4046_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4046_/X (sky130_fd_sc_hd__mux2_2)
                                         _2934_ (net)
                  0.03    0.00    0.43 ^ _4047_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4047_/X (sky130_fd_sc_hd__buf_1)
                                         _0344_ (net)
                  0.03    0.00    0.49 ^ _8168_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8168_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8169_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8169_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8169_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8169_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][10] (net)
                  0.04    0.00    0.30 ^ _4049_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4049_/X (sky130_fd_sc_hd__mux2_2)
                                         _2936_ (net)
                  0.03    0.00    0.43 ^ _4050_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4050_/X (sky130_fd_sc_hd__buf_1)
                                         _0345_ (net)
                  0.03    0.00    0.49 ^ _8169_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8169_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8170_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8170_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8170_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8170_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][11] (net)
                  0.04    0.00    0.30 ^ _4051_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4051_/X (sky130_fd_sc_hd__mux2_2)
                                         _2937_ (net)
                  0.03    0.00    0.43 ^ _4052_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4052_/X (sky130_fd_sc_hd__buf_1)
                                         _0346_ (net)
                  0.03    0.00    0.49 ^ _8170_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8170_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8171_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8171_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8171_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8171_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][12] (net)
                  0.04    0.00    0.30 ^ _4053_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4053_/X (sky130_fd_sc_hd__mux2_2)
                                         _2938_ (net)
                  0.03    0.00    0.43 ^ _4054_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4054_/X (sky130_fd_sc_hd__buf_1)
                                         _0347_ (net)
                  0.03    0.00    0.49 ^ _8171_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8171_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8172_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8172_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8172_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8172_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][13] (net)
                  0.04    0.00    0.30 ^ _4055_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4055_/X (sky130_fd_sc_hd__mux2_2)
                                         _2939_ (net)
                  0.03    0.00    0.43 ^ _4056_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4056_/X (sky130_fd_sc_hd__buf_1)
                                         _0348_ (net)
                  0.03    0.00    0.49 ^ _8172_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8172_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8173_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8173_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8173_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8173_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][14] (net)
                  0.04    0.00    0.30 ^ _4057_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4057_/X (sky130_fd_sc_hd__mux2_2)
                                         _2940_ (net)
                  0.03    0.00    0.43 ^ _4058_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4058_/X (sky130_fd_sc_hd__buf_1)
                                         _0349_ (net)
                  0.03    0.00    0.49 ^ _8173_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8173_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8174_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8174_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8174_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8174_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][15] (net)
                  0.04    0.00    0.30 ^ _4060_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4060_/X (sky130_fd_sc_hd__mux2_2)
                                         _2942_ (net)
                  0.03    0.00    0.43 ^ _4061_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4061_/X (sky130_fd_sc_hd__buf_1)
                                         _0350_ (net)
                  0.03    0.00    0.49 ^ _8174_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8174_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8175_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8175_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8175_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8175_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][16] (net)
                  0.04    0.00    0.30 ^ _4062_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4062_/X (sky130_fd_sc_hd__mux2_2)
                                         _2943_ (net)
                  0.03    0.00    0.43 ^ _4063_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4063_/X (sky130_fd_sc_hd__buf_1)
                                         _0351_ (net)
                  0.03    0.00    0.49 ^ _8175_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8175_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8176_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8176_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8176_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8176_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][17] (net)
                  0.04    0.00    0.30 ^ _4064_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4064_/X (sky130_fd_sc_hd__mux2_2)
                                         _2944_ (net)
                  0.03    0.00    0.43 ^ _4065_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4065_/X (sky130_fd_sc_hd__buf_1)
                                         _0352_ (net)
                  0.03    0.00    0.49 ^ _8176_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8176_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8177_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8177_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8177_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8177_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][18] (net)
                  0.04    0.00    0.30 ^ _4066_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4066_/X (sky130_fd_sc_hd__mux2_2)
                                         _2945_ (net)
                  0.03    0.00    0.43 ^ _4067_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4067_/X (sky130_fd_sc_hd__buf_1)
                                         _0353_ (net)
                  0.03    0.00    0.49 ^ _8177_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8177_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8178_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8178_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8178_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8178_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][19] (net)
                  0.04    0.00    0.30 ^ _4068_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4068_/X (sky130_fd_sc_hd__mux2_2)
                                         _2946_ (net)
                  0.03    0.00    0.43 ^ _4069_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4069_/X (sky130_fd_sc_hd__buf_1)
                                         _0354_ (net)
                  0.03    0.00    0.49 ^ _8178_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8178_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8179_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8179_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8179_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8179_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][20] (net)
                  0.04    0.00    0.30 ^ _4071_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4071_/X (sky130_fd_sc_hd__mux2_2)
                                         _2948_ (net)
                  0.03    0.00    0.43 ^ _4072_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4072_/X (sky130_fd_sc_hd__buf_1)
                                         _0355_ (net)
                  0.03    0.00    0.49 ^ _8179_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8179_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8180_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8180_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8180_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8180_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][21] (net)
                  0.04    0.00    0.30 ^ _4073_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4073_/X (sky130_fd_sc_hd__mux2_2)
                                         _2949_ (net)
                  0.03    0.00    0.43 ^ _4074_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4074_/X (sky130_fd_sc_hd__buf_1)
                                         _0356_ (net)
                  0.03    0.00    0.49 ^ _8180_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8180_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8181_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8181_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8181_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8181_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][22] (net)
                  0.04    0.00    0.30 ^ _4075_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4075_/X (sky130_fd_sc_hd__mux2_2)
                                         _2950_ (net)
                  0.03    0.00    0.43 ^ _4076_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4076_/X (sky130_fd_sc_hd__buf_1)
                                         _0357_ (net)
                  0.03    0.00    0.49 ^ _8181_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8181_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8182_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8182_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8182_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8182_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][23] (net)
                  0.04    0.00    0.30 ^ _4077_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4077_/X (sky130_fd_sc_hd__mux2_2)
                                         _2951_ (net)
                  0.03    0.00    0.43 ^ _4078_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4078_/X (sky130_fd_sc_hd__buf_1)
                                         _0358_ (net)
                  0.03    0.00    0.49 ^ _8182_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8182_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8183_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8183_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8183_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8183_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][24] (net)
                  0.04    0.00    0.30 ^ _4079_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4079_/X (sky130_fd_sc_hd__mux2_2)
                                         _2952_ (net)
                  0.03    0.00    0.43 ^ _4080_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4080_/X (sky130_fd_sc_hd__buf_1)
                                         _0359_ (net)
                  0.03    0.00    0.49 ^ _8183_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8183_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8184_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8184_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8184_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8184_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][25] (net)
                  0.04    0.00    0.30 ^ _4082_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4082_/X (sky130_fd_sc_hd__mux2_2)
                                         _2954_ (net)
                  0.03    0.00    0.43 ^ _4083_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4083_/X (sky130_fd_sc_hd__buf_1)
                                         _0360_ (net)
                  0.03    0.00    0.49 ^ _8184_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8184_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8185_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8185_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8185_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8185_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][26] (net)
                  0.04    0.00    0.30 ^ _4084_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4084_/X (sky130_fd_sc_hd__mux2_2)
                                         _2955_ (net)
                  0.03    0.00    0.43 ^ _4085_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4085_/X (sky130_fd_sc_hd__buf_1)
                                         _0361_ (net)
                  0.03    0.00    0.49 ^ _8185_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8185_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8186_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8186_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8186_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8186_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][27] (net)
                  0.04    0.00    0.30 ^ _4086_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4086_/X (sky130_fd_sc_hd__mux2_2)
                                         _2956_ (net)
                  0.03    0.00    0.43 ^ _4087_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4087_/X (sky130_fd_sc_hd__buf_1)
                                         _0362_ (net)
                  0.03    0.00    0.49 ^ _8186_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8186_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8187_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8187_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8187_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8187_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][28] (net)
                  0.04    0.00    0.30 ^ _4088_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4088_/X (sky130_fd_sc_hd__mux2_2)
                                         _2957_ (net)
                  0.03    0.00    0.43 ^ _4089_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4089_/X (sky130_fd_sc_hd__buf_1)
                                         _0363_ (net)
                  0.03    0.00    0.49 ^ _8187_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8187_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8188_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8188_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8188_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8188_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][29] (net)
                  0.04    0.00    0.30 ^ _4090_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4090_/X (sky130_fd_sc_hd__mux2_2)
                                         _2958_ (net)
                  0.03    0.00    0.43 ^ _4091_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4091_/X (sky130_fd_sc_hd__buf_1)
                                         _0364_ (net)
                  0.03    0.00    0.49 ^ _8188_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8188_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8287_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8287_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8287_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8287_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][0] (net)
                  0.04    0.00    0.30 ^ _4363_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4363_/X (sky130_fd_sc_hd__mux2_2)
                                         _3132_ (net)
                  0.03    0.00    0.43 ^ _4364_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4364_/X (sky130_fd_sc_hd__buf_1)
                                         _0463_ (net)
                  0.03    0.00    0.49 ^ _8287_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8287_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8288_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8288_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8288_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8288_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][1] (net)
                  0.04    0.00    0.30 ^ _4365_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4365_/X (sky130_fd_sc_hd__mux2_2)
                                         _3133_ (net)
                  0.03    0.00    0.43 ^ _4366_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4366_/X (sky130_fd_sc_hd__buf_1)
                                         _0464_ (net)
                  0.03    0.00    0.49 ^ _8288_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8288_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8289_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8289_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8289_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8289_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][2] (net)
                  0.04    0.00    0.30 ^ _4367_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4367_/X (sky130_fd_sc_hd__mux2_2)
                                         _3134_ (net)
                  0.03    0.00    0.43 ^ _4368_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4368_/X (sky130_fd_sc_hd__buf_1)
                                         _0465_ (net)
                  0.03    0.00    0.49 ^ _8289_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8289_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8290_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8290_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8290_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8290_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][3] (net)
                  0.04    0.00    0.30 ^ _4369_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4369_/X (sky130_fd_sc_hd__mux2_2)
                                         _3135_ (net)
                  0.03    0.00    0.43 ^ _4370_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4370_/X (sky130_fd_sc_hd__buf_1)
                                         _0466_ (net)
                  0.03    0.00    0.49 ^ _8290_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8290_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8291_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8291_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8291_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8291_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][4] (net)
                  0.04    0.00    0.30 ^ _4371_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4371_/X (sky130_fd_sc_hd__mux2_2)
                                         _3136_ (net)
                  0.03    0.00    0.43 ^ _4372_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4372_/X (sky130_fd_sc_hd__buf_1)
                                         _0467_ (net)
                  0.03    0.00    0.49 ^ _8291_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8291_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8292_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8292_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8292_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8292_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][5] (net)
                  0.04    0.00    0.30 ^ _4374_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4374_/X (sky130_fd_sc_hd__mux2_2)
                                         _3138_ (net)
                  0.03    0.00    0.43 ^ _4375_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4375_/X (sky130_fd_sc_hd__buf_1)
                                         _0468_ (net)
                  0.03    0.00    0.49 ^ _8292_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8292_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8293_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8293_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8293_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8293_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][6] (net)
                  0.04    0.00    0.30 ^ _4376_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4376_/X (sky130_fd_sc_hd__mux2_2)
                                         _3139_ (net)
                  0.03    0.00    0.43 ^ _4377_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4377_/X (sky130_fd_sc_hd__buf_1)
                                         _0469_ (net)
                  0.03    0.00    0.49 ^ _8293_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8293_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8294_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8294_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8294_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8294_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][7] (net)
                  0.04    0.00    0.30 ^ _4378_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4378_/X (sky130_fd_sc_hd__mux2_2)
                                         _3140_ (net)
                  0.03    0.00    0.43 ^ _4379_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4379_/X (sky130_fd_sc_hd__buf_1)
                                         _0470_ (net)
                  0.03    0.00    0.49 ^ _8294_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8294_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8295_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8295_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8295_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8295_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][8] (net)
                  0.04    0.00    0.30 ^ _4380_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4380_/X (sky130_fd_sc_hd__mux2_2)
                                         _3141_ (net)
                  0.03    0.00    0.43 ^ _4381_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4381_/X (sky130_fd_sc_hd__buf_1)
                                         _0471_ (net)
                  0.03    0.00    0.49 ^ _8295_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8295_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8296_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8296_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8296_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8296_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][9] (net)
                  0.04    0.00    0.30 ^ _4382_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4382_/X (sky130_fd_sc_hd__mux2_2)
                                         _3142_ (net)
                  0.03    0.00    0.43 ^ _4383_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4383_/X (sky130_fd_sc_hd__buf_1)
                                         _0472_ (net)
                  0.03    0.00    0.49 ^ _8296_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8296_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8297_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8297_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8297_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8297_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][10] (net)
                  0.04    0.00    0.30 ^ _4385_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4385_/X (sky130_fd_sc_hd__mux2_2)
                                         _3144_ (net)
                  0.03    0.00    0.43 ^ _4386_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4386_/X (sky130_fd_sc_hd__buf_1)
                                         _0473_ (net)
                  0.03    0.00    0.49 ^ _8297_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8297_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8298_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8298_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8298_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8298_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][11] (net)
                  0.04    0.00    0.30 ^ _4387_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4387_/X (sky130_fd_sc_hd__mux2_2)
                                         _3145_ (net)
                  0.03    0.00    0.43 ^ _4388_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4388_/X (sky130_fd_sc_hd__buf_1)
                                         _0474_ (net)
                  0.03    0.00    0.49 ^ _8298_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8298_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8299_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8299_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8299_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8299_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][12] (net)
                  0.04    0.00    0.30 ^ _4389_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4389_/X (sky130_fd_sc_hd__mux2_2)
                                         _3146_ (net)
                  0.03    0.00    0.43 ^ _4390_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4390_/X (sky130_fd_sc_hd__buf_1)
                                         _0475_ (net)
                  0.03    0.00    0.49 ^ _8299_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8299_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8300_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8300_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8300_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8300_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][13] (net)
                  0.04    0.00    0.30 ^ _4391_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4391_/X (sky130_fd_sc_hd__mux2_2)
                                         _3147_ (net)
                  0.03    0.00    0.43 ^ _4392_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4392_/X (sky130_fd_sc_hd__buf_1)
                                         _0476_ (net)
                  0.03    0.00    0.49 ^ _8300_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8300_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8301_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8301_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8301_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8301_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][14] (net)
                  0.04    0.00    0.30 ^ _4393_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4393_/X (sky130_fd_sc_hd__mux2_2)
                                         _3148_ (net)
                  0.03    0.00    0.43 ^ _4394_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4394_/X (sky130_fd_sc_hd__buf_1)
                                         _0477_ (net)
                  0.03    0.00    0.49 ^ _8301_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8301_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8302_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8302_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8302_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8302_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][15] (net)
                  0.04    0.00    0.30 ^ _4396_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4396_/X (sky130_fd_sc_hd__mux2_2)
                                         _3150_ (net)
                  0.03    0.00    0.43 ^ _4397_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4397_/X (sky130_fd_sc_hd__buf_1)
                                         _0478_ (net)
                  0.03    0.00    0.49 ^ _8302_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8302_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8303_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8303_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8303_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8303_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][16] (net)
                  0.04    0.00    0.30 ^ _4398_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4398_/X (sky130_fd_sc_hd__mux2_2)
                                         _3151_ (net)
                  0.03    0.00    0.43 ^ _4399_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4399_/X (sky130_fd_sc_hd__buf_1)
                                         _0479_ (net)
                  0.03    0.00    0.49 ^ _8303_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8303_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8304_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8304_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8304_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8304_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][17] (net)
                  0.04    0.00    0.30 ^ _4400_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4400_/X (sky130_fd_sc_hd__mux2_2)
                                         _3152_ (net)
                  0.03    0.00    0.43 ^ _4401_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4401_/X (sky130_fd_sc_hd__buf_1)
                                         _0480_ (net)
                  0.03    0.00    0.49 ^ _8304_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8304_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8305_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8305_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8305_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8305_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][18] (net)
                  0.04    0.00    0.30 ^ _4402_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4402_/X (sky130_fd_sc_hd__mux2_2)
                                         _3153_ (net)
                  0.03    0.00    0.43 ^ _4403_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4403_/X (sky130_fd_sc_hd__buf_1)
                                         _0481_ (net)
                  0.03    0.00    0.49 ^ _8305_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8305_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8306_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8306_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8306_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8306_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][19] (net)
                  0.04    0.00    0.30 ^ _4404_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4404_/X (sky130_fd_sc_hd__mux2_2)
                                         _3154_ (net)
                  0.03    0.00    0.43 ^ _4405_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4405_/X (sky130_fd_sc_hd__buf_1)
                                         _0482_ (net)
                  0.03    0.00    0.49 ^ _8306_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8306_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8307_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8307_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8307_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8307_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][20] (net)
                  0.04    0.00    0.30 ^ _4407_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4407_/X (sky130_fd_sc_hd__mux2_2)
                                         _3156_ (net)
                  0.03    0.00    0.43 ^ _4408_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4408_/X (sky130_fd_sc_hd__buf_1)
                                         _0483_ (net)
                  0.03    0.00    0.49 ^ _8307_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8307_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8308_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8308_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8308_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8308_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][21] (net)
                  0.04    0.00    0.30 ^ _4409_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4409_/X (sky130_fd_sc_hd__mux2_2)
                                         _3157_ (net)
                  0.03    0.00    0.43 ^ _4410_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4410_/X (sky130_fd_sc_hd__buf_1)
                                         _0484_ (net)
                  0.03    0.00    0.49 ^ _8308_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8308_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8309_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8309_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8309_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8309_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][22] (net)
                  0.04    0.00    0.30 ^ _4411_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4411_/X (sky130_fd_sc_hd__mux2_2)
                                         _3158_ (net)
                  0.03    0.00    0.43 ^ _4412_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4412_/X (sky130_fd_sc_hd__buf_1)
                                         _0485_ (net)
                  0.03    0.00    0.49 ^ _8309_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8309_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8310_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8310_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8310_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8310_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][23] (net)
                  0.04    0.00    0.30 ^ _4413_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4413_/X (sky130_fd_sc_hd__mux2_2)
                                         _3159_ (net)
                  0.03    0.00    0.43 ^ _4414_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4414_/X (sky130_fd_sc_hd__buf_1)
                                         _0486_ (net)
                  0.03    0.00    0.49 ^ _8310_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8310_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8311_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8311_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8311_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8311_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][24] (net)
                  0.04    0.00    0.30 ^ _4415_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4415_/X (sky130_fd_sc_hd__mux2_2)
                                         _3160_ (net)
                  0.03    0.00    0.43 ^ _4416_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4416_/X (sky130_fd_sc_hd__buf_1)
                                         _0487_ (net)
                  0.03    0.00    0.49 ^ _8311_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8311_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8312_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8312_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8312_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8312_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][25] (net)
                  0.04    0.00    0.30 ^ _4418_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4418_/X (sky130_fd_sc_hd__mux2_2)
                                         _3162_ (net)
                  0.03    0.00    0.43 ^ _4419_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4419_/X (sky130_fd_sc_hd__buf_1)
                                         _0488_ (net)
                  0.03    0.00    0.49 ^ _8312_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8312_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8313_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8313_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8313_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8313_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][26] (net)
                  0.04    0.00    0.30 ^ _4420_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4420_/X (sky130_fd_sc_hd__mux2_2)
                                         _3163_ (net)
                  0.03    0.00    0.43 ^ _4421_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4421_/X (sky130_fd_sc_hd__buf_1)
                                         _0489_ (net)
                  0.03    0.00    0.49 ^ _8313_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8313_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8314_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8314_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8314_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8314_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][27] (net)
                  0.04    0.00    0.30 ^ _4422_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4422_/X (sky130_fd_sc_hd__mux2_2)
                                         _3164_ (net)
                  0.03    0.00    0.43 ^ _4423_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4423_/X (sky130_fd_sc_hd__buf_1)
                                         _0490_ (net)
                  0.03    0.00    0.49 ^ _8314_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8314_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8315_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8315_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8315_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8315_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][28] (net)
                  0.04    0.00    0.30 ^ _4424_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4424_/X (sky130_fd_sc_hd__mux2_2)
                                         _3165_ (net)
                  0.03    0.00    0.43 ^ _4425_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4425_/X (sky130_fd_sc_hd__buf_1)
                                         _0491_ (net)
                  0.03    0.00    0.49 ^ _8315_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8315_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8316_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8316_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8316_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8316_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][29] (net)
                  0.04    0.00    0.30 ^ _4426_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4426_/X (sky130_fd_sc_hd__mux2_2)
                                         _3166_ (net)
                  0.03    0.00    0.43 ^ _4427_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4427_/X (sky130_fd_sc_hd__buf_1)
                                         _0492_ (net)
                  0.03    0.00    0.49 ^ _8316_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8316_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8415_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8415_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8415_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8415_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][0] (net)
                  0.04    0.00    0.30 ^ _4669_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4669_/X (sky130_fd_sc_hd__mux2_2)
                                         _3310_ (net)
                  0.03    0.00    0.43 ^ _4670_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4670_/X (sky130_fd_sc_hd__buf_1)
                                         _0591_ (net)
                  0.03    0.00    0.49 ^ _8415_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8415_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8416_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8416_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8416_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8416_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][1] (net)
                  0.04    0.00    0.30 ^ _4671_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4671_/X (sky130_fd_sc_hd__mux2_2)
                                         _3311_ (net)
                  0.03    0.00    0.43 ^ _4672_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4672_/X (sky130_fd_sc_hd__buf_1)
                                         _0592_ (net)
                  0.03    0.00    0.49 ^ _8416_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8416_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8417_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8417_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8417_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8417_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][2] (net)
                  0.04    0.00    0.30 ^ _4673_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4673_/X (sky130_fd_sc_hd__mux2_2)
                                         _3312_ (net)
                  0.03    0.00    0.43 ^ _4674_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4674_/X (sky130_fd_sc_hd__buf_1)
                                         _0593_ (net)
                  0.03    0.00    0.49 ^ _8417_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8417_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8418_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8418_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8418_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8418_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][3] (net)
                  0.04    0.00    0.30 ^ _4675_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4675_/X (sky130_fd_sc_hd__mux2_2)
                                         _3313_ (net)
                  0.03    0.00    0.43 ^ _4676_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4676_/X (sky130_fd_sc_hd__buf_1)
                                         _0594_ (net)
                  0.03    0.00    0.49 ^ _8418_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8418_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8419_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8419_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8419_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8419_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][4] (net)
                  0.04    0.00    0.30 ^ _4677_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4677_/X (sky130_fd_sc_hd__mux2_2)
                                         _3314_ (net)
                  0.03    0.00    0.43 ^ _4678_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4678_/X (sky130_fd_sc_hd__buf_1)
                                         _0595_ (net)
                  0.03    0.00    0.49 ^ _8419_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8419_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8420_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8420_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8420_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8420_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][5] (net)
                  0.04    0.00    0.30 ^ _4680_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4680_/X (sky130_fd_sc_hd__mux2_2)
                                         _3316_ (net)
                  0.03    0.00    0.43 ^ _4681_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4681_/X (sky130_fd_sc_hd__buf_1)
                                         _0596_ (net)
                  0.03    0.00    0.49 ^ _8420_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8420_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8421_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8421_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8421_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8421_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][6] (net)
                  0.04    0.00    0.30 ^ _4682_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4682_/X (sky130_fd_sc_hd__mux2_2)
                                         _3317_ (net)
                  0.03    0.00    0.43 ^ _4683_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4683_/X (sky130_fd_sc_hd__buf_1)
                                         _0597_ (net)
                  0.03    0.00    0.49 ^ _8421_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8421_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8422_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8422_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8422_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8422_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][7] (net)
                  0.04    0.00    0.30 ^ _4684_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4684_/X (sky130_fd_sc_hd__mux2_2)
                                         _3318_ (net)
                  0.03    0.00    0.43 ^ _4685_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4685_/X (sky130_fd_sc_hd__buf_1)
                                         _0598_ (net)
                  0.03    0.00    0.49 ^ _8422_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8422_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8423_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8423_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8423_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8423_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][8] (net)
                  0.04    0.00    0.30 ^ _4686_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4686_/X (sky130_fd_sc_hd__mux2_2)
                                         _3319_ (net)
                  0.03    0.00    0.43 ^ _4687_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4687_/X (sky130_fd_sc_hd__buf_1)
                                         _0599_ (net)
                  0.03    0.00    0.49 ^ _8423_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8423_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8424_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8424_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8424_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8424_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][9] (net)
                  0.04    0.00    0.30 ^ _4688_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4688_/X (sky130_fd_sc_hd__mux2_2)
                                         _3320_ (net)
                  0.03    0.00    0.43 ^ _4689_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4689_/X (sky130_fd_sc_hd__buf_1)
                                         _0600_ (net)
                  0.03    0.00    0.49 ^ _8424_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8424_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8425_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8425_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8425_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8425_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][10] (net)
                  0.04    0.00    0.30 ^ _4691_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4691_/X (sky130_fd_sc_hd__mux2_2)
                                         _3322_ (net)
                  0.03    0.00    0.43 ^ _4692_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4692_/X (sky130_fd_sc_hd__buf_1)
                                         _0601_ (net)
                  0.03    0.00    0.49 ^ _8425_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8425_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8426_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8426_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8426_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8426_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][11] (net)
                  0.04    0.00    0.30 ^ _4693_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4693_/X (sky130_fd_sc_hd__mux2_2)
                                         _3323_ (net)
                  0.03    0.00    0.43 ^ _4694_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4694_/X (sky130_fd_sc_hd__buf_1)
                                         _0602_ (net)
                  0.03    0.00    0.49 ^ _8426_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8426_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8427_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8427_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8427_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8427_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][12] (net)
                  0.04    0.00    0.30 ^ _4695_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4695_/X (sky130_fd_sc_hd__mux2_2)
                                         _3324_ (net)
                  0.03    0.00    0.43 ^ _4696_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4696_/X (sky130_fd_sc_hd__buf_1)
                                         _0603_ (net)
                  0.03    0.00    0.49 ^ _8427_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8427_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8428_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8428_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8428_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8428_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][13] (net)
                  0.04    0.00    0.30 ^ _4697_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4697_/X (sky130_fd_sc_hd__mux2_2)
                                         _3325_ (net)
                  0.03    0.00    0.43 ^ _4698_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4698_/X (sky130_fd_sc_hd__buf_1)
                                         _0604_ (net)
                  0.03    0.00    0.49 ^ _8428_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8428_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8429_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8429_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8429_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8429_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][14] (net)
                  0.04    0.00    0.30 ^ _4699_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4699_/X (sky130_fd_sc_hd__mux2_2)
                                         _3326_ (net)
                  0.03    0.00    0.43 ^ _4700_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4700_/X (sky130_fd_sc_hd__buf_1)
                                         _0605_ (net)
                  0.03    0.00    0.49 ^ _8429_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8429_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8430_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8430_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8430_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8430_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][15] (net)
                  0.04    0.00    0.30 ^ _4702_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4702_/X (sky130_fd_sc_hd__mux2_2)
                                         _3328_ (net)
                  0.03    0.00    0.43 ^ _4703_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4703_/X (sky130_fd_sc_hd__buf_1)
                                         _0606_ (net)
                  0.03    0.00    0.49 ^ _8430_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8430_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8431_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8431_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8431_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8431_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][16] (net)
                  0.04    0.00    0.30 ^ _4704_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4704_/X (sky130_fd_sc_hd__mux2_2)
                                         _3329_ (net)
                  0.03    0.00    0.43 ^ _4705_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4705_/X (sky130_fd_sc_hd__buf_1)
                                         _0607_ (net)
                  0.03    0.00    0.49 ^ _8431_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8431_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8432_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8432_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8432_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8432_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][17] (net)
                  0.04    0.00    0.30 ^ _4706_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4706_/X (sky130_fd_sc_hd__mux2_2)
                                         _3330_ (net)
                  0.03    0.00    0.43 ^ _4707_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4707_/X (sky130_fd_sc_hd__buf_1)
                                         _0608_ (net)
                  0.03    0.00    0.49 ^ _8432_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8432_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8433_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8433_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8433_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8433_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][18] (net)
                  0.04    0.00    0.30 ^ _4708_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4708_/X (sky130_fd_sc_hd__mux2_2)
                                         _3331_ (net)
                  0.03    0.00    0.43 ^ _4709_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4709_/X (sky130_fd_sc_hd__buf_1)
                                         _0609_ (net)
                  0.03    0.00    0.49 ^ _8433_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8433_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8434_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8434_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8434_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8434_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][19] (net)
                  0.04    0.00    0.30 ^ _4710_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4710_/X (sky130_fd_sc_hd__mux2_2)
                                         _3332_ (net)
                  0.03    0.00    0.43 ^ _4711_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4711_/X (sky130_fd_sc_hd__buf_1)
                                         _0610_ (net)
                  0.03    0.00    0.49 ^ _8434_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8434_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8435_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8435_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8435_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8435_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][20] (net)
                  0.04    0.00    0.30 ^ _4713_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4713_/X (sky130_fd_sc_hd__mux2_2)
                                         _3334_ (net)
                  0.03    0.00    0.43 ^ _4714_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4714_/X (sky130_fd_sc_hd__buf_1)
                                         _0611_ (net)
                  0.03    0.00    0.49 ^ _8435_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8435_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8436_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8436_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8436_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8436_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][21] (net)
                  0.04    0.00    0.30 ^ _4715_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4715_/X (sky130_fd_sc_hd__mux2_2)
                                         _3335_ (net)
                  0.03    0.00    0.43 ^ _4716_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4716_/X (sky130_fd_sc_hd__buf_1)
                                         _0612_ (net)
                  0.03    0.00    0.49 ^ _8436_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8436_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8437_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8437_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8437_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8437_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][22] (net)
                  0.04    0.00    0.30 ^ _4717_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4717_/X (sky130_fd_sc_hd__mux2_2)
                                         _3336_ (net)
                  0.03    0.00    0.43 ^ _4718_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4718_/X (sky130_fd_sc_hd__buf_1)
                                         _0613_ (net)
                  0.03    0.00    0.49 ^ _8437_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8437_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8438_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8438_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8438_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8438_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][23] (net)
                  0.04    0.00    0.30 ^ _4719_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4719_/X (sky130_fd_sc_hd__mux2_2)
                                         _3337_ (net)
                  0.03    0.00    0.43 ^ _4720_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4720_/X (sky130_fd_sc_hd__buf_1)
                                         _0614_ (net)
                  0.03    0.00    0.49 ^ _8438_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8438_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8439_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8439_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8439_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8439_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][24] (net)
                  0.04    0.00    0.30 ^ _4721_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4721_/X (sky130_fd_sc_hd__mux2_2)
                                         _3338_ (net)
                  0.03    0.00    0.43 ^ _4722_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4722_/X (sky130_fd_sc_hd__buf_1)
                                         _0615_ (net)
                  0.03    0.00    0.49 ^ _8439_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8439_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8440_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8440_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8440_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8440_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][25] (net)
                  0.04    0.00    0.30 ^ _4724_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4724_/X (sky130_fd_sc_hd__mux2_2)
                                         _3340_ (net)
                  0.03    0.00    0.43 ^ _4725_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4725_/X (sky130_fd_sc_hd__buf_1)
                                         _0616_ (net)
                  0.03    0.00    0.49 ^ _8440_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8440_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8441_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8441_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8441_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8441_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][26] (net)
                  0.04    0.00    0.30 ^ _4726_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4726_/X (sky130_fd_sc_hd__mux2_2)
                                         _3341_ (net)
                  0.03    0.00    0.43 ^ _4727_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4727_/X (sky130_fd_sc_hd__buf_1)
                                         _0617_ (net)
                  0.03    0.00    0.49 ^ _8441_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8441_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8442_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8442_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8442_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8442_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][27] (net)
                  0.04    0.00    0.30 ^ _4728_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4728_/X (sky130_fd_sc_hd__mux2_2)
                                         _3342_ (net)
                  0.03    0.00    0.43 ^ _4729_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4729_/X (sky130_fd_sc_hd__buf_1)
                                         _0618_ (net)
                  0.03    0.00    0.49 ^ _8442_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8442_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8443_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8443_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8443_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8443_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][28] (net)
                  0.04    0.00    0.30 ^ _4730_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4730_/X (sky130_fd_sc_hd__mux2_2)
                                         _3343_ (net)
                  0.03    0.00    0.43 ^ _4731_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4731_/X (sky130_fd_sc_hd__buf_1)
                                         _0619_ (net)
                  0.03    0.00    0.49 ^ _8443_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8443_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8444_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8444_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8444_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8444_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][29] (net)
                  0.04    0.00    0.30 ^ _4732_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4732_/X (sky130_fd_sc_hd__mux2_2)
                                         _3344_ (net)
                  0.03    0.00    0.43 ^ _4733_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.49 ^ _4733_/X (sky130_fd_sc_hd__buf_1)
                                         _0620_ (net)
                  0.03    0.00    0.49 ^ _8444_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8444_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7965_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7965_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7965_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7965_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][30] (net)
                  0.04    0.00    0.30 ^ _7495_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7495_/X (sky130_fd_sc_hd__mux2_2)
                                         _2642_ (net)
                  0.03    0.00    0.43 ^ _7496_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7496_/X (sky130_fd_sc_hd__buf_1)
                                         _0141_ (net)
                  0.03    0.00    0.50 ^ _7965_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7965_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7966_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7966_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7966_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7966_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][31] (net)
                  0.04    0.00    0.30 ^ _7497_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7497_/X (sky130_fd_sc_hd__mux2_2)
                                         _2643_ (net)
                  0.03    0.00    0.43 ^ _7498_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7498_/X (sky130_fd_sc_hd__buf_1)
                                         _0142_ (net)
                  0.03    0.00    0.50 ^ _7966_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7966_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8221_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8221_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8221_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8221_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][30] (net)
                  0.04    0.00    0.30 ^ _4195_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4195_/X (sky130_fd_sc_hd__mux2_2)
                                         _3030_ (net)
                  0.03    0.00    0.43 ^ _4196_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4196_/X (sky130_fd_sc_hd__buf_1)
                                         _0397_ (net)
                  0.03    0.00    0.50 ^ _8221_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8221_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8222_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8222_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8222_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8222_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][31] (net)
                  0.04    0.00    0.30 ^ _4198_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4198_/X (sky130_fd_sc_hd__mux2_2)
                                         _3032_ (net)
                  0.03    0.00    0.43 ^ _4199_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4199_/X (sky130_fd_sc_hd__buf_1)
                                         _0398_ (net)
                  0.03    0.00    0.50 ^ _8222_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8222_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8349_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8349_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8349_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8349_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][30] (net)
                  0.04    0.00    0.30 ^ _4500_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4500_/X (sky130_fd_sc_hd__mux2_2)
                                         _3207_ (net)
                  0.03    0.00    0.43 ^ _4501_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4501_/X (sky130_fd_sc_hd__buf_1)
                                         _0525_ (net)
                  0.03    0.00    0.50 ^ _8349_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8349_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8350_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8350_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8350_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8350_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][31] (net)
                  0.04    0.00    0.30 ^ _4502_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4502_/X (sky130_fd_sc_hd__mux2_2)
                                         _3208_ (net)
                  0.03    0.00    0.43 ^ _4503_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4503_/X (sky130_fd_sc_hd__buf_1)
                                         _0526_ (net)
                  0.03    0.00    0.50 ^ _8350_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8350_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8637_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8637_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8637_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8637_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][30] (net)
                  0.04    0.00    0.30 ^ _5199_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5199_/X (sky130_fd_sc_hd__mux2_2)
                                         _3618_ (net)
                  0.03    0.00    0.43 ^ _5200_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5200_/X (sky130_fd_sc_hd__buf_1)
                                         _0813_ (net)
                  0.03    0.00    0.50 ^ _8637_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8637_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8638_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8638_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8638_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8638_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][31] (net)
                  0.04    0.00    0.30 ^ _5201_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5201_/X (sky130_fd_sc_hd__mux2_2)
                                         _3619_ (net)
                  0.03    0.00    0.43 ^ _5202_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5202_/X (sky130_fd_sc_hd__buf_1)
                                         _0814_ (net)
                  0.03    0.00    0.50 ^ _8638_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8638_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7935_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7935_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7935_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7935_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][0] (net)
                  0.04    0.00    0.30 ^ _7430_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7430_/X (sky130_fd_sc_hd__mux2_2)
                                         _2607_ (net)
                  0.03    0.00    0.43 ^ _7431_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7431_/X (sky130_fd_sc_hd__buf_1)
                                         _0111_ (net)
                  0.03    0.00    0.50 ^ _7935_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7935_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7936_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7936_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7936_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7936_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][1] (net)
                  0.04    0.00    0.30 ^ _7432_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7432_/X (sky130_fd_sc_hd__mux2_2)
                                         _2608_ (net)
                  0.03    0.00    0.43 ^ _7433_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7433_/X (sky130_fd_sc_hd__buf_1)
                                         _0112_ (net)
                  0.03    0.00    0.50 ^ _7936_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7936_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7937_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7937_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7937_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7937_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][2] (net)
                  0.04    0.00    0.30 ^ _7434_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7434_/X (sky130_fd_sc_hd__mux2_2)
                                         _2609_ (net)
                  0.03    0.00    0.43 ^ _7435_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7435_/X (sky130_fd_sc_hd__buf_1)
                                         _0113_ (net)
                  0.03    0.00    0.50 ^ _7937_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7937_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7938_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7938_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7938_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7938_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][3] (net)
                  0.04    0.00    0.30 ^ _7436_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7436_/X (sky130_fd_sc_hd__mux2_2)
                                         _2610_ (net)
                  0.03    0.00    0.43 ^ _7437_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7437_/X (sky130_fd_sc_hd__buf_1)
                                         _0114_ (net)
                  0.03    0.00    0.50 ^ _7938_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7938_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7939_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7939_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7939_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7939_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][4] (net)
                  0.04    0.00    0.30 ^ _7438_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7438_/X (sky130_fd_sc_hd__mux2_2)
                                         _2611_ (net)
                  0.03    0.00    0.43 ^ _7439_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7439_/X (sky130_fd_sc_hd__buf_1)
                                         _0115_ (net)
                  0.03    0.00    0.50 ^ _7939_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7939_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7940_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7940_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7940_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7940_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][5] (net)
                  0.04    0.00    0.30 ^ _7441_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7441_/X (sky130_fd_sc_hd__mux2_2)
                                         _2613_ (net)
                  0.03    0.00    0.43 ^ _7442_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7442_/X (sky130_fd_sc_hd__buf_1)
                                         _0116_ (net)
                  0.03    0.00    0.50 ^ _7940_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7940_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7941_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7941_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7941_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7941_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][6] (net)
                  0.04    0.00    0.30 ^ _7443_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7443_/X (sky130_fd_sc_hd__mux2_2)
                                         _2614_ (net)
                  0.03    0.00    0.43 ^ _7444_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7444_/X (sky130_fd_sc_hd__buf_1)
                                         _0117_ (net)
                  0.03    0.00    0.50 ^ _7941_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7941_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7942_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7942_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7942_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7942_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][7] (net)
                  0.04    0.00    0.30 ^ _7445_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7445_/X (sky130_fd_sc_hd__mux2_2)
                                         _2615_ (net)
                  0.03    0.00    0.43 ^ _7446_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7446_/X (sky130_fd_sc_hd__buf_1)
                                         _0118_ (net)
                  0.03    0.00    0.50 ^ _7942_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7942_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7943_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7943_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7943_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7943_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][8] (net)
                  0.04    0.00    0.30 ^ _7447_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7447_/X (sky130_fd_sc_hd__mux2_2)
                                         _2616_ (net)
                  0.03    0.00    0.43 ^ _7448_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7448_/X (sky130_fd_sc_hd__buf_1)
                                         _0119_ (net)
                  0.03    0.00    0.50 ^ _7943_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7943_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7944_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7944_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7944_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7944_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][9] (net)
                  0.04    0.00    0.30 ^ _7449_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7449_/X (sky130_fd_sc_hd__mux2_2)
                                         _2617_ (net)
                  0.03    0.00    0.43 ^ _7450_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7450_/X (sky130_fd_sc_hd__buf_1)
                                         _0120_ (net)
                  0.03    0.00    0.50 ^ _7944_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7944_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7945_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7945_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7945_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7945_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][10] (net)
                  0.04    0.00    0.30 ^ _7452_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7452_/X (sky130_fd_sc_hd__mux2_2)
                                         _2619_ (net)
                  0.03    0.00    0.43 ^ _7453_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7453_/X (sky130_fd_sc_hd__buf_1)
                                         _0121_ (net)
                  0.03    0.00    0.50 ^ _7945_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7945_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7946_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7946_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7946_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7946_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][11] (net)
                  0.04    0.00    0.30 ^ _7454_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7454_/X (sky130_fd_sc_hd__mux2_2)
                                         _2620_ (net)
                  0.03    0.00    0.43 ^ _7455_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7455_/X (sky130_fd_sc_hd__buf_1)
                                         _0122_ (net)
                  0.03    0.00    0.50 ^ _7946_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7946_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7947_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7947_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7947_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7947_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][12] (net)
                  0.04    0.00    0.30 ^ _7456_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7456_/X (sky130_fd_sc_hd__mux2_2)
                                         _2621_ (net)
                  0.03    0.00    0.43 ^ _7457_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7457_/X (sky130_fd_sc_hd__buf_1)
                                         _0123_ (net)
                  0.03    0.00    0.50 ^ _7947_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7947_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7948_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7948_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7948_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7948_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][13] (net)
                  0.04    0.00    0.30 ^ _7458_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7458_/X (sky130_fd_sc_hd__mux2_2)
                                         _2622_ (net)
                  0.03    0.00    0.43 ^ _7459_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7459_/X (sky130_fd_sc_hd__buf_1)
                                         _0124_ (net)
                  0.03    0.00    0.50 ^ _7948_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7948_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7949_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7949_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7949_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7949_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][14] (net)
                  0.04    0.00    0.30 ^ _7460_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7460_/X (sky130_fd_sc_hd__mux2_2)
                                         _2623_ (net)
                  0.03    0.00    0.43 ^ _7461_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7461_/X (sky130_fd_sc_hd__buf_1)
                                         _0125_ (net)
                  0.03    0.00    0.50 ^ _7949_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7949_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7950_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7950_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7950_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7950_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][15] (net)
                  0.04    0.00    0.30 ^ _7463_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7463_/X (sky130_fd_sc_hd__mux2_2)
                                         _2625_ (net)
                  0.03    0.00    0.43 ^ _7464_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7464_/X (sky130_fd_sc_hd__buf_1)
                                         _0126_ (net)
                  0.03    0.00    0.50 ^ _7950_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7950_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7951_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7951_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7951_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7951_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][16] (net)
                  0.04    0.00    0.30 ^ _7465_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7465_/X (sky130_fd_sc_hd__mux2_2)
                                         _2626_ (net)
                  0.03    0.00    0.43 ^ _7466_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7466_/X (sky130_fd_sc_hd__buf_1)
                                         _0127_ (net)
                  0.03    0.00    0.50 ^ _7951_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7951_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7952_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7952_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7952_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7952_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][17] (net)
                  0.04    0.00    0.30 ^ _7467_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7467_/X (sky130_fd_sc_hd__mux2_2)
                                         _2627_ (net)
                  0.03    0.00    0.43 ^ _7468_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7468_/X (sky130_fd_sc_hd__buf_1)
                                         _0128_ (net)
                  0.03    0.00    0.50 ^ _7952_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7952_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7953_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7953_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7953_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7953_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][18] (net)
                  0.04    0.00    0.30 ^ _7469_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7469_/X (sky130_fd_sc_hd__mux2_2)
                                         _2628_ (net)
                  0.03    0.00    0.43 ^ _7470_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7470_/X (sky130_fd_sc_hd__buf_1)
                                         _0129_ (net)
                  0.03    0.00    0.50 ^ _7953_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7953_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7954_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7954_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7954_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7954_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][19] (net)
                  0.04    0.00    0.30 ^ _7471_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7471_/X (sky130_fd_sc_hd__mux2_2)
                                         _2629_ (net)
                  0.03    0.00    0.43 ^ _7472_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7472_/X (sky130_fd_sc_hd__buf_1)
                                         _0130_ (net)
                  0.03    0.00    0.50 ^ _7954_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7954_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7955_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7955_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7955_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7955_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][20] (net)
                  0.04    0.00    0.30 ^ _7474_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7474_/X (sky130_fd_sc_hd__mux2_2)
                                         _2631_ (net)
                  0.03    0.00    0.43 ^ _7475_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7475_/X (sky130_fd_sc_hd__buf_1)
                                         _0131_ (net)
                  0.03    0.00    0.50 ^ _7955_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7955_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7956_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7956_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7956_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7956_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][21] (net)
                  0.04    0.00    0.30 ^ _7476_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7476_/X (sky130_fd_sc_hd__mux2_2)
                                         _2632_ (net)
                  0.03    0.00    0.43 ^ _7477_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7477_/X (sky130_fd_sc_hd__buf_1)
                                         _0132_ (net)
                  0.03    0.00    0.50 ^ _7956_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7956_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7957_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7957_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7957_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7957_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][22] (net)
                  0.04    0.00    0.30 ^ _7478_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7478_/X (sky130_fd_sc_hd__mux2_2)
                                         _2633_ (net)
                  0.03    0.00    0.43 ^ _7479_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7479_/X (sky130_fd_sc_hd__buf_1)
                                         _0133_ (net)
                  0.03    0.00    0.50 ^ _7957_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7957_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7958_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7958_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7958_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7958_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][23] (net)
                  0.04    0.00    0.30 ^ _7480_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7480_/X (sky130_fd_sc_hd__mux2_2)
                                         _2634_ (net)
                  0.03    0.00    0.43 ^ _7481_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7481_/X (sky130_fd_sc_hd__buf_1)
                                         _0134_ (net)
                  0.03    0.00    0.50 ^ _7958_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7958_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7959_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7959_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7959_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7959_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][24] (net)
                  0.04    0.00    0.30 ^ _7482_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7482_/X (sky130_fd_sc_hd__mux2_2)
                                         _2635_ (net)
                  0.03    0.00    0.43 ^ _7483_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7483_/X (sky130_fd_sc_hd__buf_1)
                                         _0135_ (net)
                  0.03    0.00    0.50 ^ _7959_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7959_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7960_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7960_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7960_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7960_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][25] (net)
                  0.04    0.00    0.30 ^ _7485_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7485_/X (sky130_fd_sc_hd__mux2_2)
                                         _2637_ (net)
                  0.03    0.00    0.43 ^ _7486_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7486_/X (sky130_fd_sc_hd__buf_1)
                                         _0136_ (net)
                  0.03    0.00    0.50 ^ _7960_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7960_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7961_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7961_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7961_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7961_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][26] (net)
                  0.04    0.00    0.30 ^ _7487_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7487_/X (sky130_fd_sc_hd__mux2_2)
                                         _2638_ (net)
                  0.03    0.00    0.43 ^ _7488_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7488_/X (sky130_fd_sc_hd__buf_1)
                                         _0137_ (net)
                  0.03    0.00    0.50 ^ _7961_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7961_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7962_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7962_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7962_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7962_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][27] (net)
                  0.04    0.00    0.30 ^ _7489_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7489_/X (sky130_fd_sc_hd__mux2_2)
                                         _2639_ (net)
                  0.03    0.00    0.43 ^ _7490_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7490_/X (sky130_fd_sc_hd__buf_1)
                                         _0138_ (net)
                  0.03    0.00    0.50 ^ _7962_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7962_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7963_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7963_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7963_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7963_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][28] (net)
                  0.04    0.00    0.30 ^ _7491_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7491_/X (sky130_fd_sc_hd__mux2_2)
                                         _2640_ (net)
                  0.03    0.00    0.43 ^ _7492_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7492_/X (sky130_fd_sc_hd__buf_1)
                                         _0139_ (net)
                  0.03    0.00    0.50 ^ _7963_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7963_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7964_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7964_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7964_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7964_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][29] (net)
                  0.04    0.00    0.30 ^ _7493_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7493_/X (sky130_fd_sc_hd__mux2_2)
                                         _2641_ (net)
                  0.03    0.00    0.43 ^ _7494_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7494_/X (sky130_fd_sc_hd__buf_1)
                                         _0140_ (net)
                  0.03    0.00    0.50 ^ _7964_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7964_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8191_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8191_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8191_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8191_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][0] (net)
                  0.04    0.00    0.30 ^ _4100_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4100_/X (sky130_fd_sc_hd__mux2_2)
                                         _2965_ (net)
                  0.03    0.00    0.43 ^ _4101_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4101_/X (sky130_fd_sc_hd__buf_1)
                                         _0367_ (net)
                  0.03    0.00    0.50 ^ _8191_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8191_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8192_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8192_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8192_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8192_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][1] (net)
                  0.04    0.00    0.30 ^ _4103_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4103_/X (sky130_fd_sc_hd__mux2_2)
                                         _2967_ (net)
                  0.03    0.00    0.43 ^ _4104_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4104_/X (sky130_fd_sc_hd__buf_1)
                                         _0368_ (net)
                  0.03    0.00    0.50 ^ _8192_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8192_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8193_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8193_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8193_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8193_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][2] (net)
                  0.04    0.00    0.30 ^ _4106_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4106_/X (sky130_fd_sc_hd__mux2_2)
                                         _2969_ (net)
                  0.03    0.00    0.43 ^ _4107_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4107_/X (sky130_fd_sc_hd__buf_1)
                                         _0369_ (net)
                  0.03    0.00    0.50 ^ _8193_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8193_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8194_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8194_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8194_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8194_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][3] (net)
                  0.04    0.00    0.30 ^ _4109_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4109_/X (sky130_fd_sc_hd__mux2_2)
                                         _2971_ (net)
                  0.03    0.00    0.43 ^ _4110_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4110_/X (sky130_fd_sc_hd__buf_1)
                                         _0370_ (net)
                  0.03    0.00    0.50 ^ _8194_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8194_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8195_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8195_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8195_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8195_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][4] (net)
                  0.04    0.00    0.30 ^ _4112_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4112_/X (sky130_fd_sc_hd__mux2_2)
                                         _2973_ (net)
                  0.03    0.00    0.43 ^ _4113_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4113_/X (sky130_fd_sc_hd__buf_1)
                                         _0371_ (net)
                  0.03    0.00    0.50 ^ _8195_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8196_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8196_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8196_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8196_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][5] (net)
                  0.04    0.00    0.30 ^ _4116_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4116_/X (sky130_fd_sc_hd__mux2_2)
                                         _2976_ (net)
                  0.03    0.00    0.43 ^ _4117_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4117_/X (sky130_fd_sc_hd__buf_1)
                                         _0372_ (net)
                  0.03    0.00    0.50 ^ _8196_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8196_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8197_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8197_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8197_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8197_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][6] (net)
                  0.04    0.00    0.30 ^ _4119_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4119_/X (sky130_fd_sc_hd__mux2_2)
                                         _2978_ (net)
                  0.03    0.00    0.43 ^ _4120_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4120_/X (sky130_fd_sc_hd__buf_1)
                                         _0373_ (net)
                  0.03    0.00    0.50 ^ _8197_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8197_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8198_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8198_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8198_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8198_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][7] (net)
                  0.04    0.00    0.30 ^ _4122_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4122_/X (sky130_fd_sc_hd__mux2_2)
                                         _2980_ (net)
                  0.03    0.00    0.43 ^ _4123_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4123_/X (sky130_fd_sc_hd__buf_1)
                                         _0374_ (net)
                  0.03    0.00    0.50 ^ _8198_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8198_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8199_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8199_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8199_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8199_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][8] (net)
                  0.04    0.00    0.30 ^ _4125_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4125_/X (sky130_fd_sc_hd__mux2_2)
                                         _2982_ (net)
                  0.03    0.00    0.43 ^ _4126_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4126_/X (sky130_fd_sc_hd__buf_1)
                                         _0375_ (net)
                  0.03    0.00    0.50 ^ _8199_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8199_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8200_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8200_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8200_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8200_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][9] (net)
                  0.04    0.00    0.30 ^ _4128_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4128_/X (sky130_fd_sc_hd__mux2_2)
                                         _2984_ (net)
                  0.03    0.00    0.43 ^ _4129_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4129_/X (sky130_fd_sc_hd__buf_1)
                                         _0376_ (net)
                  0.03    0.00    0.50 ^ _8200_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8200_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8201_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8201_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8201_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8201_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][10] (net)
                  0.04    0.00    0.30 ^ _4132_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4132_/X (sky130_fd_sc_hd__mux2_2)
                                         _2987_ (net)
                  0.03    0.00    0.43 ^ _4133_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4133_/X (sky130_fd_sc_hd__buf_1)
                                         _0377_ (net)
                  0.03    0.00    0.50 ^ _8201_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8201_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8202_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8202_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8202_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8202_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][11] (net)
                  0.04    0.00    0.30 ^ _4135_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4135_/X (sky130_fd_sc_hd__mux2_2)
                                         _2989_ (net)
                  0.03    0.00    0.43 ^ _4136_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4136_/X (sky130_fd_sc_hd__buf_1)
                                         _0378_ (net)
                  0.03    0.00    0.50 ^ _8202_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8202_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8203_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8203_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8203_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8203_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][12] (net)
                  0.04    0.00    0.30 ^ _4138_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4138_/X (sky130_fd_sc_hd__mux2_2)
                                         _2991_ (net)
                  0.03    0.00    0.43 ^ _4139_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4139_/X (sky130_fd_sc_hd__buf_1)
                                         _0379_ (net)
                  0.03    0.00    0.50 ^ _8203_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8203_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8204_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8204_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8204_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8204_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][13] (net)
                  0.04    0.00    0.30 ^ _4141_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4141_/X (sky130_fd_sc_hd__mux2_2)
                                         _2993_ (net)
                  0.03    0.00    0.43 ^ _4142_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4142_/X (sky130_fd_sc_hd__buf_1)
                                         _0380_ (net)
                  0.03    0.00    0.50 ^ _8204_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8204_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8205_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8205_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8205_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8205_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][14] (net)
                  0.04    0.00    0.30 ^ _4144_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4144_/X (sky130_fd_sc_hd__mux2_2)
                                         _2995_ (net)
                  0.03    0.00    0.43 ^ _4145_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4145_/X (sky130_fd_sc_hd__buf_1)
                                         _0381_ (net)
                  0.03    0.00    0.50 ^ _8205_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8205_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8206_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8206_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8206_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8206_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][15] (net)
                  0.04    0.00    0.30 ^ _4148_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4148_/X (sky130_fd_sc_hd__mux2_2)
                                         _2998_ (net)
                  0.03    0.00    0.43 ^ _4149_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4149_/X (sky130_fd_sc_hd__buf_1)
                                         _0382_ (net)
                  0.03    0.00    0.50 ^ _8206_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8206_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8207_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8207_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8207_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8207_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][16] (net)
                  0.04    0.00    0.30 ^ _4151_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4151_/X (sky130_fd_sc_hd__mux2_2)
                                         _3000_ (net)
                  0.03    0.00    0.43 ^ _4152_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4152_/X (sky130_fd_sc_hd__buf_1)
                                         _0383_ (net)
                  0.03    0.00    0.50 ^ _8207_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8207_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8208_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8208_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8208_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8208_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][17] (net)
                  0.04    0.00    0.30 ^ _4154_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4154_/X (sky130_fd_sc_hd__mux2_2)
                                         _3002_ (net)
                  0.03    0.00    0.43 ^ _4155_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4155_/X (sky130_fd_sc_hd__buf_1)
                                         _0384_ (net)
                  0.03    0.00    0.50 ^ _8208_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8208_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8209_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8209_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8209_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8209_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][18] (net)
                  0.04    0.00    0.30 ^ _4157_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4157_/X (sky130_fd_sc_hd__mux2_2)
                                         _3004_ (net)
                  0.03    0.00    0.43 ^ _4158_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4158_/X (sky130_fd_sc_hd__buf_1)
                                         _0385_ (net)
                  0.03    0.00    0.50 ^ _8209_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8209_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8210_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8210_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8210_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8210_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][19] (net)
                  0.04    0.00    0.30 ^ _4160_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4160_/X (sky130_fd_sc_hd__mux2_2)
                                         _3006_ (net)
                  0.03    0.00    0.43 ^ _4161_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4161_/X (sky130_fd_sc_hd__buf_1)
                                         _0386_ (net)
                  0.03    0.00    0.50 ^ _8210_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8210_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8211_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8211_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8211_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8211_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][20] (net)
                  0.04    0.00    0.30 ^ _4164_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4164_/X (sky130_fd_sc_hd__mux2_2)
                                         _3009_ (net)
                  0.03    0.00    0.43 ^ _4165_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4165_/X (sky130_fd_sc_hd__buf_1)
                                         _0387_ (net)
                  0.03    0.00    0.50 ^ _8211_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8211_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8212_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8212_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8212_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8212_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][21] (net)
                  0.04    0.00    0.30 ^ _4167_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4167_/X (sky130_fd_sc_hd__mux2_2)
                                         _3011_ (net)
                  0.03    0.00    0.43 ^ _4168_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4168_/X (sky130_fd_sc_hd__buf_1)
                                         _0388_ (net)
                  0.03    0.00    0.50 ^ _8212_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8212_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8213_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8213_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8213_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8213_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][22] (net)
                  0.04    0.00    0.30 ^ _4170_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4170_/X (sky130_fd_sc_hd__mux2_2)
                                         _3013_ (net)
                  0.03    0.00    0.43 ^ _4171_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4171_/X (sky130_fd_sc_hd__buf_1)
                                         _0389_ (net)
                  0.03    0.00    0.50 ^ _8213_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8213_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8214_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8214_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8214_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8214_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][23] (net)
                  0.04    0.00    0.30 ^ _4173_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4173_/X (sky130_fd_sc_hd__mux2_2)
                                         _3015_ (net)
                  0.03    0.00    0.43 ^ _4174_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4174_/X (sky130_fd_sc_hd__buf_1)
                                         _0390_ (net)
                  0.03    0.00    0.50 ^ _8214_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8214_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8215_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8215_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8215_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8215_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][24] (net)
                  0.04    0.00    0.30 ^ _4176_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4176_/X (sky130_fd_sc_hd__mux2_2)
                                         _3017_ (net)
                  0.03    0.00    0.43 ^ _4177_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4177_/X (sky130_fd_sc_hd__buf_1)
                                         _0391_ (net)
                  0.03    0.00    0.50 ^ _8215_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8215_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8216_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8216_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8216_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8216_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][25] (net)
                  0.04    0.00    0.30 ^ _4180_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4180_/X (sky130_fd_sc_hd__mux2_2)
                                         _3020_ (net)
                  0.03    0.00    0.43 ^ _4181_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4181_/X (sky130_fd_sc_hd__buf_1)
                                         _0392_ (net)
                  0.03    0.00    0.50 ^ _8216_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8216_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8217_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8217_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8217_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8217_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][26] (net)
                  0.04    0.00    0.30 ^ _4183_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4183_/X (sky130_fd_sc_hd__mux2_2)
                                         _3022_ (net)
                  0.03    0.00    0.43 ^ _4184_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4184_/X (sky130_fd_sc_hd__buf_1)
                                         _0393_ (net)
                  0.03    0.00    0.50 ^ _8217_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8217_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8218_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8218_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][27] (net)
                  0.04    0.00    0.30 ^ _4186_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4186_/X (sky130_fd_sc_hd__mux2_2)
                                         _3024_ (net)
                  0.03    0.00    0.43 ^ _4187_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4187_/X (sky130_fd_sc_hd__buf_1)
                                         _0394_ (net)
                  0.03    0.00    0.50 ^ _8218_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8218_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8219_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8219_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8219_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8219_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][28] (net)
                  0.04    0.00    0.30 ^ _4189_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4189_/X (sky130_fd_sc_hd__mux2_2)
                                         _3026_ (net)
                  0.03    0.00    0.43 ^ _4190_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4190_/X (sky130_fd_sc_hd__buf_1)
                                         _0395_ (net)
                  0.03    0.00    0.50 ^ _8219_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8219_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8220_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8220_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8220_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8220_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][29] (net)
                  0.04    0.00    0.30 ^ _4192_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4192_/X (sky130_fd_sc_hd__mux2_2)
                                         _3028_ (net)
                  0.03    0.00    0.43 ^ _4193_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4193_/X (sky130_fd_sc_hd__buf_1)
                                         _0396_ (net)
                  0.03    0.00    0.50 ^ _8220_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8220_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8319_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8319_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8319_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8319_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][0] (net)
                  0.04    0.00    0.30 ^ _4435_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4435_/X (sky130_fd_sc_hd__mux2_2)
                                         _3172_ (net)
                  0.03    0.00    0.43 ^ _4436_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4436_/X (sky130_fd_sc_hd__buf_1)
                                         _0495_ (net)
                  0.03    0.00    0.50 ^ _8319_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8319_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8320_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8320_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8320_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8320_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][1] (net)
                  0.04    0.00    0.30 ^ _4437_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4437_/X (sky130_fd_sc_hd__mux2_2)
                                         _3173_ (net)
                  0.03    0.00    0.43 ^ _4438_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4438_/X (sky130_fd_sc_hd__buf_1)
                                         _0496_ (net)
                  0.03    0.00    0.50 ^ _8320_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8320_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8321_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8321_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8321_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8321_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][2] (net)
                  0.04    0.00    0.30 ^ _4439_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4439_/X (sky130_fd_sc_hd__mux2_2)
                                         _3174_ (net)
                  0.03    0.00    0.43 ^ _4440_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4440_/X (sky130_fd_sc_hd__buf_1)
                                         _0497_ (net)
                  0.03    0.00    0.50 ^ _8321_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8321_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8322_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8322_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8322_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8322_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][3] (net)
                  0.04    0.00    0.30 ^ _4441_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4441_/X (sky130_fd_sc_hd__mux2_2)
                                         _3175_ (net)
                  0.03    0.00    0.43 ^ _4442_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4442_/X (sky130_fd_sc_hd__buf_1)
                                         _0498_ (net)
                  0.03    0.00    0.50 ^ _8322_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8322_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8323_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8323_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8323_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8323_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][4] (net)
                  0.04    0.00    0.30 ^ _4443_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4443_/X (sky130_fd_sc_hd__mux2_2)
                                         _3176_ (net)
                  0.03    0.00    0.43 ^ _4444_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4444_/X (sky130_fd_sc_hd__buf_1)
                                         _0499_ (net)
                  0.03    0.00    0.50 ^ _8323_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8323_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8324_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8324_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8324_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8324_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][5] (net)
                  0.04    0.00    0.30 ^ _4446_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4446_/X (sky130_fd_sc_hd__mux2_2)
                                         _3178_ (net)
                  0.03    0.00    0.43 ^ _4447_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4447_/X (sky130_fd_sc_hd__buf_1)
                                         _0500_ (net)
                  0.03    0.00    0.50 ^ _8324_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8324_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8325_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8325_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8325_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8325_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][6] (net)
                  0.04    0.00    0.30 ^ _4448_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4448_/X (sky130_fd_sc_hd__mux2_2)
                                         _3179_ (net)
                  0.03    0.00    0.43 ^ _4449_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4449_/X (sky130_fd_sc_hd__buf_1)
                                         _0501_ (net)
                  0.03    0.00    0.50 ^ _8325_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8325_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8326_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8326_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8326_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8326_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][7] (net)
                  0.04    0.00    0.30 ^ _4450_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4450_/X (sky130_fd_sc_hd__mux2_2)
                                         _3180_ (net)
                  0.03    0.00    0.43 ^ _4451_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4451_/X (sky130_fd_sc_hd__buf_1)
                                         _0502_ (net)
                  0.03    0.00    0.50 ^ _8326_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8326_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8327_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8327_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8327_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8327_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][8] (net)
                  0.04    0.00    0.30 ^ _4452_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4452_/X (sky130_fd_sc_hd__mux2_2)
                                         _3181_ (net)
                  0.03    0.00    0.43 ^ _4453_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4453_/X (sky130_fd_sc_hd__buf_1)
                                         _0503_ (net)
                  0.03    0.00    0.50 ^ _8327_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8327_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8328_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8328_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8328_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8328_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][9] (net)
                  0.04    0.00    0.30 ^ _4454_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4454_/X (sky130_fd_sc_hd__mux2_2)
                                         _3182_ (net)
                  0.03    0.00    0.43 ^ _4455_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4455_/X (sky130_fd_sc_hd__buf_1)
                                         _0504_ (net)
                  0.03    0.00    0.50 ^ _8328_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8328_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8329_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8329_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8329_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8329_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][10] (net)
                  0.04    0.00    0.30 ^ _4457_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4457_/X (sky130_fd_sc_hd__mux2_2)
                                         _3184_ (net)
                  0.03    0.00    0.43 ^ _4458_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4458_/X (sky130_fd_sc_hd__buf_1)
                                         _0505_ (net)
                  0.03    0.00    0.50 ^ _8329_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8329_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8330_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8330_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8330_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8330_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][11] (net)
                  0.04    0.00    0.30 ^ _4459_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4459_/X (sky130_fd_sc_hd__mux2_2)
                                         _3185_ (net)
                  0.03    0.00    0.43 ^ _4460_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4460_/X (sky130_fd_sc_hd__buf_1)
                                         _0506_ (net)
                  0.03    0.00    0.50 ^ _8330_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8330_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8331_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8331_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8331_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8331_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][12] (net)
                  0.04    0.00    0.30 ^ _4461_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4461_/X (sky130_fd_sc_hd__mux2_2)
                                         _3186_ (net)
                  0.03    0.00    0.43 ^ _4462_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4462_/X (sky130_fd_sc_hd__buf_1)
                                         _0507_ (net)
                  0.03    0.00    0.50 ^ _8331_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8331_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8332_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8332_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8332_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8332_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][13] (net)
                  0.04    0.00    0.30 ^ _4463_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4463_/X (sky130_fd_sc_hd__mux2_2)
                                         _3187_ (net)
                  0.03    0.00    0.43 ^ _4464_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4464_/X (sky130_fd_sc_hd__buf_1)
                                         _0508_ (net)
                  0.03    0.00    0.50 ^ _8332_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8332_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8333_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8333_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8333_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8333_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][14] (net)
                  0.04    0.00    0.30 ^ _4465_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4465_/X (sky130_fd_sc_hd__mux2_2)
                                         _3188_ (net)
                  0.03    0.00    0.43 ^ _4466_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4466_/X (sky130_fd_sc_hd__buf_1)
                                         _0509_ (net)
                  0.03    0.00    0.50 ^ _8333_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8333_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8334_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8334_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8334_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8334_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][15] (net)
                  0.04    0.00    0.30 ^ _4468_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4468_/X (sky130_fd_sc_hd__mux2_2)
                                         _3190_ (net)
                  0.03    0.00    0.43 ^ _4469_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4469_/X (sky130_fd_sc_hd__buf_1)
                                         _0510_ (net)
                  0.03    0.00    0.50 ^ _8334_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8334_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8335_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8335_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8335_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8335_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][16] (net)
                  0.04    0.00    0.30 ^ _4470_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4470_/X (sky130_fd_sc_hd__mux2_2)
                                         _3191_ (net)
                  0.03    0.00    0.43 ^ _4471_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4471_/X (sky130_fd_sc_hd__buf_1)
                                         _0511_ (net)
                  0.03    0.00    0.50 ^ _8335_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8335_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8336_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8336_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8336_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8336_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][17] (net)
                  0.04    0.00    0.30 ^ _4472_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4472_/X (sky130_fd_sc_hd__mux2_2)
                                         _3192_ (net)
                  0.03    0.00    0.43 ^ _4473_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4473_/X (sky130_fd_sc_hd__buf_1)
                                         _0512_ (net)
                  0.03    0.00    0.50 ^ _8336_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8336_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8337_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8337_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8337_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8337_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][18] (net)
                  0.04    0.00    0.30 ^ _4474_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4474_/X (sky130_fd_sc_hd__mux2_2)
                                         _3193_ (net)
                  0.03    0.00    0.43 ^ _4475_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4475_/X (sky130_fd_sc_hd__buf_1)
                                         _0513_ (net)
                  0.03    0.00    0.50 ^ _8337_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8337_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8338_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8338_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8338_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8338_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][19] (net)
                  0.04    0.00    0.30 ^ _4476_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4476_/X (sky130_fd_sc_hd__mux2_2)
                                         _3194_ (net)
                  0.03    0.00    0.43 ^ _4477_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4477_/X (sky130_fd_sc_hd__buf_1)
                                         _0514_ (net)
                  0.03    0.00    0.50 ^ _8338_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8338_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8339_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8339_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8339_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8339_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][20] (net)
                  0.04    0.00    0.30 ^ _4479_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4479_/X (sky130_fd_sc_hd__mux2_2)
                                         _3196_ (net)
                  0.03    0.00    0.43 ^ _4480_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4480_/X (sky130_fd_sc_hd__buf_1)
                                         _0515_ (net)
                  0.03    0.00    0.50 ^ _8339_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8339_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8340_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8340_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8340_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8340_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][21] (net)
                  0.04    0.00    0.30 ^ _4481_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4481_/X (sky130_fd_sc_hd__mux2_2)
                                         _3197_ (net)
                  0.03    0.00    0.43 ^ _4482_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4482_/X (sky130_fd_sc_hd__buf_1)
                                         _0516_ (net)
                  0.03    0.00    0.50 ^ _8340_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8340_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8341_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8341_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8341_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8341_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][22] (net)
                  0.04    0.00    0.30 ^ _4483_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4483_/X (sky130_fd_sc_hd__mux2_2)
                                         _3198_ (net)
                  0.03    0.00    0.43 ^ _4484_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4484_/X (sky130_fd_sc_hd__buf_1)
                                         _0517_ (net)
                  0.03    0.00    0.50 ^ _8341_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8341_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8342_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8342_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8342_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8342_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][23] (net)
                  0.04    0.00    0.30 ^ _4485_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4485_/X (sky130_fd_sc_hd__mux2_2)
                                         _3199_ (net)
                  0.03    0.00    0.43 ^ _4486_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4486_/X (sky130_fd_sc_hd__buf_1)
                                         _0518_ (net)
                  0.03    0.00    0.50 ^ _8342_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8342_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8343_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8343_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8343_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8343_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][24] (net)
                  0.04    0.00    0.30 ^ _4487_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4487_/X (sky130_fd_sc_hd__mux2_2)
                                         _3200_ (net)
                  0.03    0.00    0.43 ^ _4488_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4488_/X (sky130_fd_sc_hd__buf_1)
                                         _0519_ (net)
                  0.03    0.00    0.50 ^ _8343_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8343_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8344_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8344_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8344_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8344_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][25] (net)
                  0.04    0.00    0.30 ^ _4490_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4490_/X (sky130_fd_sc_hd__mux2_2)
                                         _3202_ (net)
                  0.03    0.00    0.43 ^ _4491_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4491_/X (sky130_fd_sc_hd__buf_1)
                                         _0520_ (net)
                  0.03    0.00    0.50 ^ _8344_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8344_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8345_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8345_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8345_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8345_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][26] (net)
                  0.04    0.00    0.30 ^ _4492_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4492_/X (sky130_fd_sc_hd__mux2_2)
                                         _3203_ (net)
                  0.03    0.00    0.43 ^ _4493_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4493_/X (sky130_fd_sc_hd__buf_1)
                                         _0521_ (net)
                  0.03    0.00    0.50 ^ _8345_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8345_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8346_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8346_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8346_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8346_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][27] (net)
                  0.04    0.00    0.30 ^ _4494_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4494_/X (sky130_fd_sc_hd__mux2_2)
                                         _3204_ (net)
                  0.03    0.00    0.43 ^ _4495_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4495_/X (sky130_fd_sc_hd__buf_1)
                                         _0522_ (net)
                  0.03    0.00    0.50 ^ _8346_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8346_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8347_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8347_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8347_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8347_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][28] (net)
                  0.04    0.00    0.30 ^ _4496_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4496_/X (sky130_fd_sc_hd__mux2_2)
                                         _3205_ (net)
                  0.03    0.00    0.43 ^ _4497_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4497_/X (sky130_fd_sc_hd__buf_1)
                                         _0523_ (net)
                  0.03    0.00    0.50 ^ _8347_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8347_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8348_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8348_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8348_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8348_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][29] (net)
                  0.04    0.00    0.30 ^ _4498_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4498_/X (sky130_fd_sc_hd__mux2_2)
                                         _3206_ (net)
                  0.03    0.00    0.43 ^ _4499_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4499_/X (sky130_fd_sc_hd__buf_1)
                                         _0524_ (net)
                  0.03    0.00    0.50 ^ _8348_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8348_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8607_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8607_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8607_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8607_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][0] (net)
                  0.04    0.00    0.30 ^ _5134_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5134_/X (sky130_fd_sc_hd__mux2_2)
                                         _3583_ (net)
                  0.03    0.00    0.43 ^ _5135_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5135_/X (sky130_fd_sc_hd__buf_1)
                                         _0783_ (net)
                  0.03    0.00    0.50 ^ _8607_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8607_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8608_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8608_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8608_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8608_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][1] (net)
                  0.04    0.00    0.30 ^ _5136_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5136_/X (sky130_fd_sc_hd__mux2_2)
                                         _3584_ (net)
                  0.03    0.00    0.43 ^ _5137_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5137_/X (sky130_fd_sc_hd__buf_1)
                                         _0784_ (net)
                  0.03    0.00    0.50 ^ _8608_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8608_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8609_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8609_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8609_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8609_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][2] (net)
                  0.04    0.00    0.30 ^ _5138_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5138_/X (sky130_fd_sc_hd__mux2_2)
                                         _3585_ (net)
                  0.03    0.00    0.43 ^ _5139_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5139_/X (sky130_fd_sc_hd__buf_1)
                                         _0785_ (net)
                  0.03    0.00    0.50 ^ _8609_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8609_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8610_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8610_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8610_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8610_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][3] (net)
                  0.04    0.00    0.30 ^ _5140_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5140_/X (sky130_fd_sc_hd__mux2_2)
                                         _3586_ (net)
                  0.03    0.00    0.43 ^ _5141_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5141_/X (sky130_fd_sc_hd__buf_1)
                                         _0786_ (net)
                  0.03    0.00    0.50 ^ _8610_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8610_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8611_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8611_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8611_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8611_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][4] (net)
                  0.04    0.00    0.30 ^ _5142_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5142_/X (sky130_fd_sc_hd__mux2_2)
                                         _3587_ (net)
                  0.03    0.00    0.43 ^ _5143_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5143_/X (sky130_fd_sc_hd__buf_1)
                                         _0787_ (net)
                  0.03    0.00    0.50 ^ _8611_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8611_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8612_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8612_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8612_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8612_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][5] (net)
                  0.04    0.00    0.30 ^ _5145_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5145_/X (sky130_fd_sc_hd__mux2_2)
                                         _3589_ (net)
                  0.03    0.00    0.43 ^ _5146_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5146_/X (sky130_fd_sc_hd__buf_1)
                                         _0788_ (net)
                  0.03    0.00    0.50 ^ _8612_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8612_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8613_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8613_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8613_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8613_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][6] (net)
                  0.04    0.00    0.30 ^ _5147_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5147_/X (sky130_fd_sc_hd__mux2_2)
                                         _3590_ (net)
                  0.03    0.00    0.43 ^ _5148_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5148_/X (sky130_fd_sc_hd__buf_1)
                                         _0789_ (net)
                  0.03    0.00    0.50 ^ _8613_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8613_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8614_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8614_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8614_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8614_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][7] (net)
                  0.04    0.00    0.30 ^ _5149_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5149_/X (sky130_fd_sc_hd__mux2_2)
                                         _3591_ (net)
                  0.03    0.00    0.43 ^ _5150_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5150_/X (sky130_fd_sc_hd__buf_1)
                                         _0790_ (net)
                  0.03    0.00    0.50 ^ _8614_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8614_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8615_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8615_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8615_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8615_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][8] (net)
                  0.04    0.00    0.30 ^ _5151_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5151_/X (sky130_fd_sc_hd__mux2_2)
                                         _3592_ (net)
                  0.03    0.00    0.43 ^ _5152_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5152_/X (sky130_fd_sc_hd__buf_1)
                                         _0791_ (net)
                  0.03    0.00    0.50 ^ _8615_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8615_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8616_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8616_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8616_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8616_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][9] (net)
                  0.04    0.00    0.30 ^ _5153_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5153_/X (sky130_fd_sc_hd__mux2_2)
                                         _3593_ (net)
                  0.03    0.00    0.43 ^ _5154_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5154_/X (sky130_fd_sc_hd__buf_1)
                                         _0792_ (net)
                  0.03    0.00    0.50 ^ _8616_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8616_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8617_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8617_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8617_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8617_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][10] (net)
                  0.04    0.00    0.30 ^ _5156_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5156_/X (sky130_fd_sc_hd__mux2_2)
                                         _3595_ (net)
                  0.03    0.00    0.43 ^ _5157_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5157_/X (sky130_fd_sc_hd__buf_1)
                                         _0793_ (net)
                  0.03    0.00    0.50 ^ _8617_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8617_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8618_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8618_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8618_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8618_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][11] (net)
                  0.04    0.00    0.30 ^ _5158_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5158_/X (sky130_fd_sc_hd__mux2_2)
                                         _3596_ (net)
                  0.03    0.00    0.43 ^ _5159_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5159_/X (sky130_fd_sc_hd__buf_1)
                                         _0794_ (net)
                  0.03    0.00    0.50 ^ _8618_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8618_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8619_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8619_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8619_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8619_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][12] (net)
                  0.04    0.00    0.30 ^ _5160_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5160_/X (sky130_fd_sc_hd__mux2_2)
                                         _3597_ (net)
                  0.03    0.00    0.43 ^ _5161_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5161_/X (sky130_fd_sc_hd__buf_1)
                                         _0795_ (net)
                  0.03    0.00    0.50 ^ _8619_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8619_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8620_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8620_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8620_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8620_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][13] (net)
                  0.04    0.00    0.30 ^ _5162_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5162_/X (sky130_fd_sc_hd__mux2_2)
                                         _3598_ (net)
                  0.03    0.00    0.43 ^ _5163_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5163_/X (sky130_fd_sc_hd__buf_1)
                                         _0796_ (net)
                  0.03    0.00    0.50 ^ _8620_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8620_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8621_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8621_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8621_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8621_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][14] (net)
                  0.04    0.00    0.30 ^ _5164_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5164_/X (sky130_fd_sc_hd__mux2_2)
                                         _3599_ (net)
                  0.03    0.00    0.43 ^ _5165_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5165_/X (sky130_fd_sc_hd__buf_1)
                                         _0797_ (net)
                  0.03    0.00    0.50 ^ _8621_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8621_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8622_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8622_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8622_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8622_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][15] (net)
                  0.04    0.00    0.30 ^ _5167_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5167_/X (sky130_fd_sc_hd__mux2_2)
                                         _3601_ (net)
                  0.03    0.00    0.43 ^ _5168_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5168_/X (sky130_fd_sc_hd__buf_1)
                                         _0798_ (net)
                  0.03    0.00    0.50 ^ _8622_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8622_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8623_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8623_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8623_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8623_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][16] (net)
                  0.04    0.00    0.30 ^ _5169_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5169_/X (sky130_fd_sc_hd__mux2_2)
                                         _3602_ (net)
                  0.03    0.00    0.43 ^ _5170_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5170_/X (sky130_fd_sc_hd__buf_1)
                                         _0799_ (net)
                  0.03    0.00    0.50 ^ _8623_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8623_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8624_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8624_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8624_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8624_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][17] (net)
                  0.04    0.00    0.30 ^ _5171_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5171_/X (sky130_fd_sc_hd__mux2_2)
                                         _3603_ (net)
                  0.03    0.00    0.43 ^ _5172_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5172_/X (sky130_fd_sc_hd__buf_1)
                                         _0800_ (net)
                  0.03    0.00    0.50 ^ _8624_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8624_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8625_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8625_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8625_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8625_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][18] (net)
                  0.04    0.00    0.30 ^ _5173_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5173_/X (sky130_fd_sc_hd__mux2_2)
                                         _3604_ (net)
                  0.03    0.00    0.43 ^ _5174_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5174_/X (sky130_fd_sc_hd__buf_1)
                                         _0801_ (net)
                  0.03    0.00    0.50 ^ _8625_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8625_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8626_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8626_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8626_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8626_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][19] (net)
                  0.04    0.00    0.30 ^ _5175_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5175_/X (sky130_fd_sc_hd__mux2_2)
                                         _3605_ (net)
                  0.03    0.00    0.43 ^ _5176_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5176_/X (sky130_fd_sc_hd__buf_1)
                                         _0802_ (net)
                  0.03    0.00    0.50 ^ _8626_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8626_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8627_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8627_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8627_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8627_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][20] (net)
                  0.04    0.00    0.30 ^ _5178_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5178_/X (sky130_fd_sc_hd__mux2_2)
                                         _3607_ (net)
                  0.03    0.00    0.43 ^ _5179_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5179_/X (sky130_fd_sc_hd__buf_1)
                                         _0803_ (net)
                  0.03    0.00    0.50 ^ _8627_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8627_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8628_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8628_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8628_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8628_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][21] (net)
                  0.04    0.00    0.30 ^ _5180_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5180_/X (sky130_fd_sc_hd__mux2_2)
                                         _3608_ (net)
                  0.03    0.00    0.43 ^ _5181_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5181_/X (sky130_fd_sc_hd__buf_1)
                                         _0804_ (net)
                  0.03    0.00    0.50 ^ _8628_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8628_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8629_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8629_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8629_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8629_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][22] (net)
                  0.04    0.00    0.30 ^ _5182_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5182_/X (sky130_fd_sc_hd__mux2_2)
                                         _3609_ (net)
                  0.03    0.00    0.43 ^ _5183_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5183_/X (sky130_fd_sc_hd__buf_1)
                                         _0805_ (net)
                  0.03    0.00    0.50 ^ _8629_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8629_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8630_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8630_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8630_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8630_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][23] (net)
                  0.04    0.00    0.30 ^ _5184_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5184_/X (sky130_fd_sc_hd__mux2_2)
                                         _3610_ (net)
                  0.03    0.00    0.43 ^ _5185_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5185_/X (sky130_fd_sc_hd__buf_1)
                                         _0806_ (net)
                  0.03    0.00    0.50 ^ _8630_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8630_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8631_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8631_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8631_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8631_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][24] (net)
                  0.04    0.00    0.30 ^ _5186_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5186_/X (sky130_fd_sc_hd__mux2_2)
                                         _3611_ (net)
                  0.03    0.00    0.43 ^ _5187_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5187_/X (sky130_fd_sc_hd__buf_1)
                                         _0807_ (net)
                  0.03    0.00    0.50 ^ _8631_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8631_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8632_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8632_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8632_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8632_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][25] (net)
                  0.04    0.00    0.30 ^ _5189_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5189_/X (sky130_fd_sc_hd__mux2_2)
                                         _3613_ (net)
                  0.03    0.00    0.43 ^ _5190_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5190_/X (sky130_fd_sc_hd__buf_1)
                                         _0808_ (net)
                  0.03    0.00    0.50 ^ _8632_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8632_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8633_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8633_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8633_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8633_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][26] (net)
                  0.04    0.00    0.30 ^ _5191_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5191_/X (sky130_fd_sc_hd__mux2_2)
                                         _3614_ (net)
                  0.03    0.00    0.43 ^ _5192_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5192_/X (sky130_fd_sc_hd__buf_1)
                                         _0809_ (net)
                  0.03    0.00    0.50 ^ _8633_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8633_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8634_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8634_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8634_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8634_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][27] (net)
                  0.04    0.00    0.30 ^ _5193_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5193_/X (sky130_fd_sc_hd__mux2_2)
                                         _3615_ (net)
                  0.03    0.00    0.43 ^ _5194_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5194_/X (sky130_fd_sc_hd__buf_1)
                                         _0810_ (net)
                  0.03    0.00    0.50 ^ _8634_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8634_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8635_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8635_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8635_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8635_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][28] (net)
                  0.04    0.00    0.30 ^ _5195_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5195_/X (sky130_fd_sc_hd__mux2_2)
                                         _3616_ (net)
                  0.03    0.00    0.43 ^ _5196_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5196_/X (sky130_fd_sc_hd__buf_1)
                                         _0811_ (net)
                  0.03    0.00    0.50 ^ _8635_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8635_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8636_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8636_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8636_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8636_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][29] (net)
                  0.04    0.00    0.30 ^ _5197_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5197_/X (sky130_fd_sc_hd__mux2_2)
                                         _3617_ (net)
                  0.03    0.00    0.43 ^ _5198_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5198_/X (sky130_fd_sc_hd__buf_1)
                                         _0812_ (net)
                  0.03    0.00    0.50 ^ _8636_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8636_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8061_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8061_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8061_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8061_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][30] (net)
                  0.04    0.00    0.30 ^ _7746_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7746_/X (sky130_fd_sc_hd__mux2_2)
                                         _2797_ (net)
                  0.03    0.00    0.43 ^ _7747_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7747_/X (sky130_fd_sc_hd__buf_1)
                                         _0237_ (net)
                  0.03    0.00    0.50 ^ _8061_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8061_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8062_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8062_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8062_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8062_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][31] (net)
                  0.04    0.00    0.30 ^ _7748_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7748_/X (sky130_fd_sc_hd__mux2_2)
                                         _2798_ (net)
                  0.03    0.00    0.43 ^ _7749_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7749_/X (sky130_fd_sc_hd__buf_1)
                                         _0238_ (net)
                  0.03    0.00    0.50 ^ _8062_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8062_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8413_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8413_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8413_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8413_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][30] (net)
                  0.04    0.00    0.30 ^ _4662_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4662_/X (sky130_fd_sc_hd__mux2_2)
                                         _3305_ (net)
                  0.03    0.00    0.43 ^ _4663_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4663_/X (sky130_fd_sc_hd__buf_1)
                                         _0589_ (net)
                  0.03    0.00    0.50 ^ _8413_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8413_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8414_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8414_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8414_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8414_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][31] (net)
                  0.04    0.00    0.30 ^ _4664_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4664_/X (sky130_fd_sc_hd__mux2_2)
                                         _3306_ (net)
                  0.03    0.00    0.43 ^ _4665_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4665_/X (sky130_fd_sc_hd__buf_1)
                                         _0590_ (net)
                  0.03    0.00    0.50 ^ _8414_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8414_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8509_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8509_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8509_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8509_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][30] (net)
                  0.04    0.00    0.30 ^ _4879_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4879_/X (sky130_fd_sc_hd__mux2_2)
                                         _3426_ (net)
                  0.03    0.00    0.43 ^ _4880_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4880_/X (sky130_fd_sc_hd__buf_1)
                                         _0685_ (net)
                  0.03    0.00    0.50 ^ _8509_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8509_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8510_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8510_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8510_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8510_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][31] (net)
                  0.04    0.00    0.30 ^ _4881_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4881_/X (sky130_fd_sc_hd__mux2_2)
                                         _3427_ (net)
                  0.03    0.00    0.43 ^ _4882_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4882_/X (sky130_fd_sc_hd__buf_1)
                                         _0686_ (net)
                  0.03    0.00    0.50 ^ _8510_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8510_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8829_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8829_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8829_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8829_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][30] (net)
                  0.04    0.00    0.30 ^ _5631_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5631_/X (sky130_fd_sc_hd__mux2_2)
                                         _3858_ (net)
                  0.03    0.00    0.43 ^ _5632_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5632_/X (sky130_fd_sc_hd__buf_1)
                                         _1005_ (net)
                  0.03    0.00    0.50 ^ _8829_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8829_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8830_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8830_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8830_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8830_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][31] (net)
                  0.04    0.00    0.30 ^ _5633_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5633_/X (sky130_fd_sc_hd__mux2_2)
                                         _3859_ (net)
                  0.03    0.00    0.43 ^ _5634_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5634_/X (sky130_fd_sc_hd__buf_1)
                                         _1006_ (net)
                  0.03    0.00    0.50 ^ _8830_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8830_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8031_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8031_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8031_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8031_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][0] (net)
                  0.04    0.00    0.30 ^ _7681_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7681_/X (sky130_fd_sc_hd__mux2_2)
                                         _2762_ (net)
                  0.03    0.00    0.43 ^ _7682_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7682_/X (sky130_fd_sc_hd__buf_1)
                                         _0207_ (net)
                  0.03    0.00    0.50 ^ _8031_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8031_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8032_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8032_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8032_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8032_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][1] (net)
                  0.04    0.00    0.30 ^ _7683_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7683_/X (sky130_fd_sc_hd__mux2_2)
                                         _2763_ (net)
                  0.03    0.00    0.43 ^ _7684_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7684_/X (sky130_fd_sc_hd__buf_1)
                                         _0208_ (net)
                  0.03    0.00    0.50 ^ _8032_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8032_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8033_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8033_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8033_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8033_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][2] (net)
                  0.04    0.00    0.30 ^ _7685_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7685_/X (sky130_fd_sc_hd__mux2_2)
                                         _2764_ (net)
                  0.03    0.00    0.43 ^ _7686_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7686_/X (sky130_fd_sc_hd__buf_1)
                                         _0209_ (net)
                  0.03    0.00    0.50 ^ _8033_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8033_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8034_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8034_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8034_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8034_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][3] (net)
                  0.04    0.00    0.30 ^ _7687_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7687_/X (sky130_fd_sc_hd__mux2_2)
                                         _2765_ (net)
                  0.03    0.00    0.43 ^ _7688_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7688_/X (sky130_fd_sc_hd__buf_1)
                                         _0210_ (net)
                  0.03    0.00    0.50 ^ _8034_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8034_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8035_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8035_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8035_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8035_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][4] (net)
                  0.04    0.00    0.30 ^ _7689_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7689_/X (sky130_fd_sc_hd__mux2_2)
                                         _2766_ (net)
                  0.03    0.00    0.43 ^ _7690_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7690_/X (sky130_fd_sc_hd__buf_1)
                                         _0211_ (net)
                  0.03    0.00    0.50 ^ _8035_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8035_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8036_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8036_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8036_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8036_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][5] (net)
                  0.04    0.00    0.30 ^ _7692_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7692_/X (sky130_fd_sc_hd__mux2_2)
                                         _2768_ (net)
                  0.03    0.00    0.43 ^ _7693_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7693_/X (sky130_fd_sc_hd__buf_1)
                                         _0212_ (net)
                  0.03    0.00    0.50 ^ _8036_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8036_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8037_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8037_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8037_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8037_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][6] (net)
                  0.04    0.00    0.30 ^ _7694_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7694_/X (sky130_fd_sc_hd__mux2_2)
                                         _2769_ (net)
                  0.03    0.00    0.43 ^ _7695_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7695_/X (sky130_fd_sc_hd__buf_1)
                                         _0213_ (net)
                  0.03    0.00    0.50 ^ _8037_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8037_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8038_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8038_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8038_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8038_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][7] (net)
                  0.04    0.00    0.30 ^ _7696_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7696_/X (sky130_fd_sc_hd__mux2_2)
                                         _2770_ (net)
                  0.03    0.00    0.43 ^ _7697_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7697_/X (sky130_fd_sc_hd__buf_1)
                                         _0214_ (net)
                  0.03    0.00    0.50 ^ _8038_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8038_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8039_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8039_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8039_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8039_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][8] (net)
                  0.04    0.00    0.30 ^ _7698_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7698_/X (sky130_fd_sc_hd__mux2_2)
                                         _2771_ (net)
                  0.03    0.00    0.43 ^ _7699_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7699_/X (sky130_fd_sc_hd__buf_1)
                                         _0215_ (net)
                  0.03    0.00    0.50 ^ _8039_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8039_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8040_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8040_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8040_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8040_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][9] (net)
                  0.04    0.00    0.30 ^ _7700_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7700_/X (sky130_fd_sc_hd__mux2_2)
                                         _2772_ (net)
                  0.03    0.00    0.43 ^ _7701_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7701_/X (sky130_fd_sc_hd__buf_1)
                                         _0216_ (net)
                  0.03    0.00    0.50 ^ _8040_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8040_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8041_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8041_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8041_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8041_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][10] (net)
                  0.04    0.00    0.30 ^ _7703_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7703_/X (sky130_fd_sc_hd__mux2_2)
                                         _2774_ (net)
                  0.03    0.00    0.43 ^ _7704_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7704_/X (sky130_fd_sc_hd__buf_1)
                                         _0217_ (net)
                  0.03    0.00    0.50 ^ _8041_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8041_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8042_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8042_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8042_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8042_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][11] (net)
                  0.04    0.00    0.30 ^ _7705_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7705_/X (sky130_fd_sc_hd__mux2_2)
                                         _2775_ (net)
                  0.03    0.00    0.43 ^ _7706_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7706_/X (sky130_fd_sc_hd__buf_1)
                                         _0218_ (net)
                  0.03    0.00    0.50 ^ _8042_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8042_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8043_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8043_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8043_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8043_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][12] (net)
                  0.04    0.00    0.30 ^ _7707_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7707_/X (sky130_fd_sc_hd__mux2_2)
                                         _2776_ (net)
                  0.03    0.00    0.43 ^ _7708_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7708_/X (sky130_fd_sc_hd__buf_1)
                                         _0219_ (net)
                  0.03    0.00    0.50 ^ _8043_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8043_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8044_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8044_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8044_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8044_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][13] (net)
                  0.04    0.00    0.30 ^ _7709_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7709_/X (sky130_fd_sc_hd__mux2_2)
                                         _2777_ (net)
                  0.03    0.00    0.43 ^ _7710_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7710_/X (sky130_fd_sc_hd__buf_1)
                                         _0220_ (net)
                  0.03    0.00    0.50 ^ _8044_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8044_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8045_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8045_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8045_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8045_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][14] (net)
                  0.04    0.00    0.30 ^ _7711_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7711_/X (sky130_fd_sc_hd__mux2_2)
                                         _2778_ (net)
                  0.03    0.00    0.43 ^ _7712_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7712_/X (sky130_fd_sc_hd__buf_1)
                                         _0221_ (net)
                  0.03    0.00    0.50 ^ _8045_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8045_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8046_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8046_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8046_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8046_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][15] (net)
                  0.04    0.00    0.30 ^ _7714_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7714_/X (sky130_fd_sc_hd__mux2_2)
                                         _2780_ (net)
                  0.03    0.00    0.43 ^ _7715_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7715_/X (sky130_fd_sc_hd__buf_1)
                                         _0222_ (net)
                  0.03    0.00    0.50 ^ _8046_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8046_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8047_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8047_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8047_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8047_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][16] (net)
                  0.04    0.00    0.30 ^ _7716_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7716_/X (sky130_fd_sc_hd__mux2_2)
                                         _2781_ (net)
                  0.03    0.00    0.43 ^ _7717_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7717_/X (sky130_fd_sc_hd__buf_1)
                                         _0223_ (net)
                  0.03    0.00    0.50 ^ _8047_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8047_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8048_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8048_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8048_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8048_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][17] (net)
                  0.04    0.00    0.30 ^ _7718_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7718_/X (sky130_fd_sc_hd__mux2_2)
                                         _2782_ (net)
                  0.03    0.00    0.43 ^ _7719_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7719_/X (sky130_fd_sc_hd__buf_1)
                                         _0224_ (net)
                  0.03    0.00    0.50 ^ _8048_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8048_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8049_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8049_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8049_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8049_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][18] (net)
                  0.04    0.00    0.30 ^ _7720_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7720_/X (sky130_fd_sc_hd__mux2_2)
                                         _2783_ (net)
                  0.03    0.00    0.43 ^ _7721_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7721_/X (sky130_fd_sc_hd__buf_1)
                                         _0225_ (net)
                  0.03    0.00    0.50 ^ _8049_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8049_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8050_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8050_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8050_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8050_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][19] (net)
                  0.04    0.00    0.30 ^ _7722_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7722_/X (sky130_fd_sc_hd__mux2_2)
                                         _2784_ (net)
                  0.03    0.00    0.43 ^ _7723_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7723_/X (sky130_fd_sc_hd__buf_1)
                                         _0226_ (net)
                  0.03    0.00    0.50 ^ _8050_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8050_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8051_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8051_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8051_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8051_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][20] (net)
                  0.04    0.00    0.30 ^ _7725_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7725_/X (sky130_fd_sc_hd__mux2_2)
                                         _2786_ (net)
                  0.03    0.00    0.43 ^ _7726_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7726_/X (sky130_fd_sc_hd__buf_1)
                                         _0227_ (net)
                  0.03    0.00    0.50 ^ _8051_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8051_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8052_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8052_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8052_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8052_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][21] (net)
                  0.04    0.00    0.30 ^ _7727_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7727_/X (sky130_fd_sc_hd__mux2_2)
                                         _2787_ (net)
                  0.03    0.00    0.43 ^ _7728_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7728_/X (sky130_fd_sc_hd__buf_1)
                                         _0228_ (net)
                  0.03    0.00    0.50 ^ _8052_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8052_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8053_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8053_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8053_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8053_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][22] (net)
                  0.04    0.00    0.30 ^ _7729_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7729_/X (sky130_fd_sc_hd__mux2_2)
                                         _2788_ (net)
                  0.03    0.00    0.43 ^ _7730_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7730_/X (sky130_fd_sc_hd__buf_1)
                                         _0229_ (net)
                  0.03    0.00    0.50 ^ _8053_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8053_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8054_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8054_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8054_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8054_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][23] (net)
                  0.04    0.00    0.30 ^ _7731_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7731_/X (sky130_fd_sc_hd__mux2_2)
                                         _2789_ (net)
                  0.03    0.00    0.43 ^ _7732_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7732_/X (sky130_fd_sc_hd__buf_1)
                                         _0230_ (net)
                  0.03    0.00    0.50 ^ _8054_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8054_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8055_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8055_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8055_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8055_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][24] (net)
                  0.04    0.00    0.30 ^ _7733_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7733_/X (sky130_fd_sc_hd__mux2_2)
                                         _2790_ (net)
                  0.03    0.00    0.43 ^ _7734_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7734_/X (sky130_fd_sc_hd__buf_1)
                                         _0231_ (net)
                  0.03    0.00    0.50 ^ _8055_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8055_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8056_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8056_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8056_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8056_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][25] (net)
                  0.04    0.00    0.30 ^ _7736_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7736_/X (sky130_fd_sc_hd__mux2_2)
                                         _2792_ (net)
                  0.03    0.00    0.43 ^ _7737_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7737_/X (sky130_fd_sc_hd__buf_1)
                                         _0232_ (net)
                  0.03    0.00    0.50 ^ _8056_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8056_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8057_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8057_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8057_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8057_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][26] (net)
                  0.04    0.00    0.30 ^ _7738_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7738_/X (sky130_fd_sc_hd__mux2_2)
                                         _2793_ (net)
                  0.03    0.00    0.43 ^ _7739_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7739_/X (sky130_fd_sc_hd__buf_1)
                                         _0233_ (net)
                  0.03    0.00    0.50 ^ _8057_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8057_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8058_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8058_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8058_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8058_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][27] (net)
                  0.04    0.00    0.30 ^ _7740_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7740_/X (sky130_fd_sc_hd__mux2_2)
                                         _2794_ (net)
                  0.03    0.00    0.43 ^ _7741_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7741_/X (sky130_fd_sc_hd__buf_1)
                                         _0234_ (net)
                  0.03    0.00    0.50 ^ _8058_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8058_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8059_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8059_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8059_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8059_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][28] (net)
                  0.04    0.00    0.30 ^ _7742_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7742_/X (sky130_fd_sc_hd__mux2_2)
                                         _2795_ (net)
                  0.03    0.00    0.43 ^ _7743_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7743_/X (sky130_fd_sc_hd__buf_1)
                                         _0235_ (net)
                  0.03    0.00    0.50 ^ _8059_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8059_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8060_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8060_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8060_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8060_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][29] (net)
                  0.04    0.00    0.30 ^ _7744_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7744_/X (sky130_fd_sc_hd__mux2_2)
                                         _2796_ (net)
                  0.03    0.00    0.43 ^ _7745_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7745_/X (sky130_fd_sc_hd__buf_1)
                                         _0236_ (net)
                  0.03    0.00    0.50 ^ _8060_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8060_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8383_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8383_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8383_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8383_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][0] (net)
                  0.04    0.00    0.30 ^ _4581_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4581_/X (sky130_fd_sc_hd__mux2_2)
                                         _3254_ (net)
                  0.03    0.00    0.43 ^ _4582_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4582_/X (sky130_fd_sc_hd__buf_1)
                                         _0559_ (net)
                  0.03    0.00    0.50 ^ _8383_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8383_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8384_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8384_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8384_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8384_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][1] (net)
                  0.04    0.00    0.30 ^ _4584_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4584_/X (sky130_fd_sc_hd__mux2_2)
                                         _3256_ (net)
                  0.03    0.00    0.43 ^ _4585_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4585_/X (sky130_fd_sc_hd__buf_1)
                                         _0560_ (net)
                  0.03    0.00    0.50 ^ _8384_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8384_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8385_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8385_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8385_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8385_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][2] (net)
                  0.04    0.00    0.30 ^ _4587_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4587_/X (sky130_fd_sc_hd__mux2_2)
                                         _3258_ (net)
                  0.03    0.00    0.43 ^ _4588_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4588_/X (sky130_fd_sc_hd__buf_1)
                                         _0561_ (net)
                  0.03    0.00    0.50 ^ _8385_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8385_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8386_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8386_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8386_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8386_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][3] (net)
                  0.04    0.00    0.30 ^ _4590_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4590_/X (sky130_fd_sc_hd__mux2_2)
                                         _3260_ (net)
                  0.03    0.00    0.43 ^ _4591_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4591_/X (sky130_fd_sc_hd__buf_1)
                                         _0562_ (net)
                  0.03    0.00    0.50 ^ _8386_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8386_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8387_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8387_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8387_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8387_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][4] (net)
                  0.04    0.00    0.30 ^ _4593_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4593_/X (sky130_fd_sc_hd__mux2_2)
                                         _3262_ (net)
                  0.03    0.00    0.43 ^ _4594_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4594_/X (sky130_fd_sc_hd__buf_1)
                                         _0563_ (net)
                  0.03    0.00    0.50 ^ _8387_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8387_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8388_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8388_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8388_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8388_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][5] (net)
                  0.04    0.00    0.30 ^ _4597_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4597_/X (sky130_fd_sc_hd__mux2_2)
                                         _3265_ (net)
                  0.03    0.00    0.43 ^ _4598_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4598_/X (sky130_fd_sc_hd__buf_1)
                                         _0564_ (net)
                  0.03    0.00    0.50 ^ _8388_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8388_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8389_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8389_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8389_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8389_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][6] (net)
                  0.04    0.00    0.30 ^ _4600_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4600_/X (sky130_fd_sc_hd__mux2_2)
                                         _3267_ (net)
                  0.03    0.00    0.43 ^ _4601_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4601_/X (sky130_fd_sc_hd__buf_1)
                                         _0565_ (net)
                  0.03    0.00    0.50 ^ _8389_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8389_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8390_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8390_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8390_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8390_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][7] (net)
                  0.04    0.00    0.30 ^ _4603_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4603_/X (sky130_fd_sc_hd__mux2_2)
                                         _3269_ (net)
                  0.03    0.00    0.43 ^ _4604_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4604_/X (sky130_fd_sc_hd__buf_1)
                                         _0566_ (net)
                  0.03    0.00    0.50 ^ _8390_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8390_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8391_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8391_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8391_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8391_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][8] (net)
                  0.04    0.00    0.30 ^ _4606_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4606_/X (sky130_fd_sc_hd__mux2_2)
                                         _3271_ (net)
                  0.03    0.00    0.43 ^ _4607_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4607_/X (sky130_fd_sc_hd__buf_1)
                                         _0567_ (net)
                  0.03    0.00    0.50 ^ _8391_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8391_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8392_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8392_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8392_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8392_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][9] (net)
                  0.04    0.00    0.30 ^ _4609_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4609_/X (sky130_fd_sc_hd__mux2_2)
                                         _3273_ (net)
                  0.03    0.00    0.43 ^ _4610_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4610_/X (sky130_fd_sc_hd__buf_1)
                                         _0568_ (net)
                  0.03    0.00    0.50 ^ _8392_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8392_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8393_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8393_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8393_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8393_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][10] (net)
                  0.04    0.00    0.30 ^ _4613_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4613_/X (sky130_fd_sc_hd__mux2_2)
                                         _3276_ (net)
                  0.03    0.00    0.43 ^ _4614_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4614_/X (sky130_fd_sc_hd__buf_1)
                                         _0569_ (net)
                  0.03    0.00    0.50 ^ _8393_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8393_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8394_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8394_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8394_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8394_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][11] (net)
                  0.04    0.00    0.30 ^ _4616_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4616_/X (sky130_fd_sc_hd__mux2_2)
                                         _3278_ (net)
                  0.03    0.00    0.43 ^ _4617_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4617_/X (sky130_fd_sc_hd__buf_1)
                                         _0570_ (net)
                  0.03    0.00    0.50 ^ _8394_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8394_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8395_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8395_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8395_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8395_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][12] (net)
                  0.04    0.00    0.30 ^ _4619_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4619_/X (sky130_fd_sc_hd__mux2_2)
                                         _3280_ (net)
                  0.03    0.00    0.43 ^ _4620_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4620_/X (sky130_fd_sc_hd__buf_1)
                                         _0571_ (net)
                  0.03    0.00    0.50 ^ _8395_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8395_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8396_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8396_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8396_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8396_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][13] (net)
                  0.04    0.00    0.30 ^ _4622_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4622_/X (sky130_fd_sc_hd__mux2_2)
                                         _3282_ (net)
                  0.03    0.00    0.43 ^ _4623_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4623_/X (sky130_fd_sc_hd__buf_1)
                                         _0572_ (net)
                  0.03    0.00    0.50 ^ _8396_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8396_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8397_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8397_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8397_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8397_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][14] (net)
                  0.04    0.00    0.30 ^ _4625_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4625_/X (sky130_fd_sc_hd__mux2_2)
                                         _3284_ (net)
                  0.03    0.00    0.43 ^ _4626_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4626_/X (sky130_fd_sc_hd__buf_1)
                                         _0573_ (net)
                  0.03    0.00    0.50 ^ _8397_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8397_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8398_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8398_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8398_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8398_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][15] (net)
                  0.04    0.00    0.30 ^ _4629_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4629_/X (sky130_fd_sc_hd__mux2_2)
                                         _3287_ (net)
                  0.03    0.00    0.43 ^ _4630_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4630_/X (sky130_fd_sc_hd__buf_1)
                                         _0574_ (net)
                  0.03    0.00    0.50 ^ _8398_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8398_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8399_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8399_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8399_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8399_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][16] (net)
                  0.04    0.00    0.30 ^ _4632_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4632_/X (sky130_fd_sc_hd__mux2_2)
                                         _3289_ (net)
                  0.03    0.00    0.43 ^ _4633_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4633_/X (sky130_fd_sc_hd__buf_1)
                                         _0575_ (net)
                  0.03    0.00    0.50 ^ _8399_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8399_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8400_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8400_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8400_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8400_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][17] (net)
                  0.04    0.00    0.30 ^ _4634_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4634_/X (sky130_fd_sc_hd__mux2_2)
                                         _3290_ (net)
                  0.03    0.00    0.43 ^ _4635_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4635_/X (sky130_fd_sc_hd__buf_1)
                                         _0576_ (net)
                  0.03    0.00    0.50 ^ _8400_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8400_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8401_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8401_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8401_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8401_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][18] (net)
                  0.04    0.00    0.30 ^ _4636_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4636_/X (sky130_fd_sc_hd__mux2_2)
                                         _3291_ (net)
                  0.03    0.00    0.43 ^ _4637_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4637_/X (sky130_fd_sc_hd__buf_1)
                                         _0577_ (net)
                  0.03    0.00    0.50 ^ _8401_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8401_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8402_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8402_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8402_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8402_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][19] (net)
                  0.04    0.00    0.30 ^ _4638_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4638_/X (sky130_fd_sc_hd__mux2_2)
                                         _3292_ (net)
                  0.03    0.00    0.43 ^ _4639_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4639_/X (sky130_fd_sc_hd__buf_1)
                                         _0578_ (net)
                  0.03    0.00    0.50 ^ _8402_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8402_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8403_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8403_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8403_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8403_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][20] (net)
                  0.04    0.00    0.30 ^ _4641_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4641_/X (sky130_fd_sc_hd__mux2_2)
                                         _3294_ (net)
                  0.03    0.00    0.43 ^ _4642_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4642_/X (sky130_fd_sc_hd__buf_1)
                                         _0579_ (net)
                  0.03    0.00    0.50 ^ _8403_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8403_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8404_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8404_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8404_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8404_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][21] (net)
                  0.04    0.00    0.30 ^ _4643_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4643_/X (sky130_fd_sc_hd__mux2_2)
                                         _3295_ (net)
                  0.03    0.00    0.43 ^ _4644_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4644_/X (sky130_fd_sc_hd__buf_1)
                                         _0580_ (net)
                  0.03    0.00    0.50 ^ _8404_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8404_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8405_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8405_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8405_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8405_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][22] (net)
                  0.04    0.00    0.30 ^ _4645_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4645_/X (sky130_fd_sc_hd__mux2_2)
                                         _3296_ (net)
                  0.03    0.00    0.43 ^ _4646_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4646_/X (sky130_fd_sc_hd__buf_1)
                                         _0581_ (net)
                  0.03    0.00    0.50 ^ _8405_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8405_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8406_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8406_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8406_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8406_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][23] (net)
                  0.04    0.00    0.30 ^ _4647_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4647_/X (sky130_fd_sc_hd__mux2_2)
                                         _3297_ (net)
                  0.03    0.00    0.43 ^ _4648_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4648_/X (sky130_fd_sc_hd__buf_1)
                                         _0582_ (net)
                  0.03    0.00    0.50 ^ _8406_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8406_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8407_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8407_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8407_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8407_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][24] (net)
                  0.04    0.00    0.30 ^ _4649_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4649_/X (sky130_fd_sc_hd__mux2_2)
                                         _3298_ (net)
                  0.03    0.00    0.43 ^ _4650_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4650_/X (sky130_fd_sc_hd__buf_1)
                                         _0583_ (net)
                  0.03    0.00    0.50 ^ _8407_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8407_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8408_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8408_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8408_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8408_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][25] (net)
                  0.04    0.00    0.30 ^ _4652_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4652_/X (sky130_fd_sc_hd__mux2_2)
                                         _3300_ (net)
                  0.03    0.00    0.43 ^ _4653_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4653_/X (sky130_fd_sc_hd__buf_1)
                                         _0584_ (net)
                  0.03    0.00    0.50 ^ _8408_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8408_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8409_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8409_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8409_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8409_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][26] (net)
                  0.04    0.00    0.30 ^ _4654_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4654_/X (sky130_fd_sc_hd__mux2_2)
                                         _3301_ (net)
                  0.03    0.00    0.43 ^ _4655_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4655_/X (sky130_fd_sc_hd__buf_1)
                                         _0585_ (net)
                  0.03    0.00    0.50 ^ _8409_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8409_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8410_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8410_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8410_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8410_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][27] (net)
                  0.04    0.00    0.30 ^ _4656_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4656_/X (sky130_fd_sc_hd__mux2_2)
                                         _3302_ (net)
                  0.03    0.00    0.43 ^ _4657_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4657_/X (sky130_fd_sc_hd__buf_1)
                                         _0586_ (net)
                  0.03    0.00    0.50 ^ _8410_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8410_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8411_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8411_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8411_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8411_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][28] (net)
                  0.04    0.00    0.30 ^ _4658_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4658_/X (sky130_fd_sc_hd__mux2_2)
                                         _3303_ (net)
                  0.03    0.00    0.43 ^ _4659_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4659_/X (sky130_fd_sc_hd__buf_1)
                                         _0587_ (net)
                  0.03    0.00    0.50 ^ _8411_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8411_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8412_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8412_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8412_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8412_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][29] (net)
                  0.04    0.00    0.30 ^ _4660_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4660_/X (sky130_fd_sc_hd__mux2_2)
                                         _3304_ (net)
                  0.03    0.00    0.43 ^ _4661_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4661_/X (sky130_fd_sc_hd__buf_1)
                                         _0588_ (net)
                  0.03    0.00    0.50 ^ _8412_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8412_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8479_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8479_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8479_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8479_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][0] (net)
                  0.04    0.00    0.30 ^ _4814_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4814_/X (sky130_fd_sc_hd__mux2_2)
                                         _3391_ (net)
                  0.03    0.00    0.43 ^ _4815_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4815_/X (sky130_fd_sc_hd__buf_1)
                                         _0655_ (net)
                  0.03    0.00    0.50 ^ _8479_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8479_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8480_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8480_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8480_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8480_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][1] (net)
                  0.04    0.00    0.30 ^ _4816_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4816_/X (sky130_fd_sc_hd__mux2_2)
                                         _3392_ (net)
                  0.03    0.00    0.43 ^ _4817_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4817_/X (sky130_fd_sc_hd__buf_1)
                                         _0656_ (net)
                  0.03    0.00    0.50 ^ _8480_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8480_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8481_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8481_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8481_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8481_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][2] (net)
                  0.04    0.00    0.30 ^ _4818_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4818_/X (sky130_fd_sc_hd__mux2_2)
                                         _3393_ (net)
                  0.03    0.00    0.43 ^ _4819_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4819_/X (sky130_fd_sc_hd__buf_1)
                                         _0657_ (net)
                  0.03    0.00    0.50 ^ _8481_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8481_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8482_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8482_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8482_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8482_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][3] (net)
                  0.04    0.00    0.30 ^ _4820_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4820_/X (sky130_fd_sc_hd__mux2_2)
                                         _3394_ (net)
                  0.03    0.00    0.43 ^ _4821_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4821_/X (sky130_fd_sc_hd__buf_1)
                                         _0658_ (net)
                  0.03    0.00    0.50 ^ _8482_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8482_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8483_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8483_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8483_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8483_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][4] (net)
                  0.04    0.00    0.30 ^ _4822_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4822_/X (sky130_fd_sc_hd__mux2_2)
                                         _3395_ (net)
                  0.03    0.00    0.43 ^ _4823_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4823_/X (sky130_fd_sc_hd__buf_1)
                                         _0659_ (net)
                  0.03    0.00    0.50 ^ _8483_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8483_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8484_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8484_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8484_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8484_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][5] (net)
                  0.04    0.00    0.30 ^ _4825_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4825_/X (sky130_fd_sc_hd__mux2_2)
                                         _3397_ (net)
                  0.03    0.00    0.43 ^ _4826_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4826_/X (sky130_fd_sc_hd__buf_1)
                                         _0660_ (net)
                  0.03    0.00    0.50 ^ _8484_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8484_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8485_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8485_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8485_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8485_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][6] (net)
                  0.04    0.00    0.30 ^ _4827_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4827_/X (sky130_fd_sc_hd__mux2_2)
                                         _3398_ (net)
                  0.03    0.00    0.43 ^ _4828_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4828_/X (sky130_fd_sc_hd__buf_1)
                                         _0661_ (net)
                  0.03    0.00    0.50 ^ _8485_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8485_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8486_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8486_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8486_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8486_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][7] (net)
                  0.04    0.00    0.30 ^ _4829_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4829_/X (sky130_fd_sc_hd__mux2_2)
                                         _3399_ (net)
                  0.03    0.00    0.43 ^ _4830_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4830_/X (sky130_fd_sc_hd__buf_1)
                                         _0662_ (net)
                  0.03    0.00    0.50 ^ _8486_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8486_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8487_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8487_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8487_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8487_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][8] (net)
                  0.04    0.00    0.30 ^ _4831_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4831_/X (sky130_fd_sc_hd__mux2_2)
                                         _3400_ (net)
                  0.03    0.00    0.43 ^ _4832_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4832_/X (sky130_fd_sc_hd__buf_1)
                                         _0663_ (net)
                  0.03    0.00    0.50 ^ _8487_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8487_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8488_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8488_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8488_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8488_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][9] (net)
                  0.04    0.00    0.30 ^ _4833_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4833_/X (sky130_fd_sc_hd__mux2_2)
                                         _3401_ (net)
                  0.03    0.00    0.43 ^ _4834_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4834_/X (sky130_fd_sc_hd__buf_1)
                                         _0664_ (net)
                  0.03    0.00    0.50 ^ _8488_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8488_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8489_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8489_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8489_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8489_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][10] (net)
                  0.04    0.00    0.30 ^ _4836_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4836_/X (sky130_fd_sc_hd__mux2_2)
                                         _3403_ (net)
                  0.03    0.00    0.43 ^ _4837_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4837_/X (sky130_fd_sc_hd__buf_1)
                                         _0665_ (net)
                  0.03    0.00    0.50 ^ _8489_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8489_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8490_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8490_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8490_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8490_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][11] (net)
                  0.04    0.00    0.30 ^ _4838_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4838_/X (sky130_fd_sc_hd__mux2_2)
                                         _3404_ (net)
                  0.03    0.00    0.43 ^ _4839_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4839_/X (sky130_fd_sc_hd__buf_1)
                                         _0666_ (net)
                  0.03    0.00    0.50 ^ _8490_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8490_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8491_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8491_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8491_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8491_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][12] (net)
                  0.04    0.00    0.30 ^ _4840_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4840_/X (sky130_fd_sc_hd__mux2_2)
                                         _3405_ (net)
                  0.03    0.00    0.43 ^ _4841_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4841_/X (sky130_fd_sc_hd__buf_1)
                                         _0667_ (net)
                  0.03    0.00    0.50 ^ _8491_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8491_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8492_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8492_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8492_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8492_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][13] (net)
                  0.04    0.00    0.30 ^ _4842_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4842_/X (sky130_fd_sc_hd__mux2_2)
                                         _3406_ (net)
                  0.03    0.00    0.43 ^ _4843_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4843_/X (sky130_fd_sc_hd__buf_1)
                                         _0668_ (net)
                  0.03    0.00    0.50 ^ _8492_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8492_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8493_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8493_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8493_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8493_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][14] (net)
                  0.04    0.00    0.30 ^ _4844_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4844_/X (sky130_fd_sc_hd__mux2_2)
                                         _3407_ (net)
                  0.03    0.00    0.43 ^ _4845_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4845_/X (sky130_fd_sc_hd__buf_1)
                                         _0669_ (net)
                  0.03    0.00    0.50 ^ _8493_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8493_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8494_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8494_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8494_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8494_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][15] (net)
                  0.04    0.00    0.30 ^ _4847_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4847_/X (sky130_fd_sc_hd__mux2_2)
                                         _3409_ (net)
                  0.03    0.00    0.43 ^ _4848_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4848_/X (sky130_fd_sc_hd__buf_1)
                                         _0670_ (net)
                  0.03    0.00    0.50 ^ _8494_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8494_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8495_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8495_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8495_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8495_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][16] (net)
                  0.04    0.00    0.30 ^ _4849_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4849_/X (sky130_fd_sc_hd__mux2_2)
                                         _3410_ (net)
                  0.03    0.00    0.43 ^ _4850_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4850_/X (sky130_fd_sc_hd__buf_1)
                                         _0671_ (net)
                  0.03    0.00    0.50 ^ _8495_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8495_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8496_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8496_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8496_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8496_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][17] (net)
                  0.04    0.00    0.30 ^ _4851_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4851_/X (sky130_fd_sc_hd__mux2_2)
                                         _3411_ (net)
                  0.03    0.00    0.43 ^ _4852_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4852_/X (sky130_fd_sc_hd__buf_1)
                                         _0672_ (net)
                  0.03    0.00    0.50 ^ _8496_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8496_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8497_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8497_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8497_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8497_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][18] (net)
                  0.04    0.00    0.30 ^ _4853_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4853_/X (sky130_fd_sc_hd__mux2_2)
                                         _3412_ (net)
                  0.03    0.00    0.43 ^ _4854_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4854_/X (sky130_fd_sc_hd__buf_1)
                                         _0673_ (net)
                  0.03    0.00    0.50 ^ _8497_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8497_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8498_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8498_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8498_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8498_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][19] (net)
                  0.04    0.00    0.30 ^ _4855_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4855_/X (sky130_fd_sc_hd__mux2_2)
                                         _3413_ (net)
                  0.03    0.00    0.43 ^ _4856_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4856_/X (sky130_fd_sc_hd__buf_1)
                                         _0674_ (net)
                  0.03    0.00    0.50 ^ _8498_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8498_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8499_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8499_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8499_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8499_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][20] (net)
                  0.04    0.00    0.30 ^ _4858_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4858_/X (sky130_fd_sc_hd__mux2_2)
                                         _3415_ (net)
                  0.03    0.00    0.43 ^ _4859_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4859_/X (sky130_fd_sc_hd__buf_1)
                                         _0675_ (net)
                  0.03    0.00    0.50 ^ _8499_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8499_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8500_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8500_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8500_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8500_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][21] (net)
                  0.04    0.00    0.30 ^ _4860_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4860_/X (sky130_fd_sc_hd__mux2_2)
                                         _3416_ (net)
                  0.03    0.00    0.43 ^ _4861_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4861_/X (sky130_fd_sc_hd__buf_1)
                                         _0676_ (net)
                  0.03    0.00    0.50 ^ _8500_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8500_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8501_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8501_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8501_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8501_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][22] (net)
                  0.04    0.00    0.30 ^ _4862_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4862_/X (sky130_fd_sc_hd__mux2_2)
                                         _3417_ (net)
                  0.03    0.00    0.43 ^ _4863_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4863_/X (sky130_fd_sc_hd__buf_1)
                                         _0677_ (net)
                  0.03    0.00    0.50 ^ _8501_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8501_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8502_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8502_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8502_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8502_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][23] (net)
                  0.04    0.00    0.30 ^ _4864_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4864_/X (sky130_fd_sc_hd__mux2_2)
                                         _3418_ (net)
                  0.03    0.00    0.43 ^ _4865_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4865_/X (sky130_fd_sc_hd__buf_1)
                                         _0678_ (net)
                  0.03    0.00    0.50 ^ _8502_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8502_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8503_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8503_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8503_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8503_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][24] (net)
                  0.04    0.00    0.30 ^ _4866_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4866_/X (sky130_fd_sc_hd__mux2_2)
                                         _3419_ (net)
                  0.03    0.00    0.43 ^ _4867_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4867_/X (sky130_fd_sc_hd__buf_1)
                                         _0679_ (net)
                  0.03    0.00    0.50 ^ _8503_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8503_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8504_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8504_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8504_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8504_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][25] (net)
                  0.04    0.00    0.30 ^ _4869_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4869_/X (sky130_fd_sc_hd__mux2_2)
                                         _3421_ (net)
                  0.03    0.00    0.43 ^ _4870_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4870_/X (sky130_fd_sc_hd__buf_1)
                                         _0680_ (net)
                  0.03    0.00    0.50 ^ _8504_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8504_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8505_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8505_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8505_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8505_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][26] (net)
                  0.04    0.00    0.30 ^ _4871_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4871_/X (sky130_fd_sc_hd__mux2_2)
                                         _3422_ (net)
                  0.03    0.00    0.43 ^ _4872_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4872_/X (sky130_fd_sc_hd__buf_1)
                                         _0681_ (net)
                  0.03    0.00    0.50 ^ _8505_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8505_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8506_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8506_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8506_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8506_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][27] (net)
                  0.04    0.00    0.30 ^ _4873_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4873_/X (sky130_fd_sc_hd__mux2_2)
                                         _3423_ (net)
                  0.03    0.00    0.43 ^ _4874_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4874_/X (sky130_fd_sc_hd__buf_1)
                                         _0682_ (net)
                  0.03    0.00    0.50 ^ _8506_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8506_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8507_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8507_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8507_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8507_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][28] (net)
                  0.04    0.00    0.30 ^ _4875_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4875_/X (sky130_fd_sc_hd__mux2_2)
                                         _3424_ (net)
                  0.03    0.00    0.43 ^ _4876_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4876_/X (sky130_fd_sc_hd__buf_1)
                                         _0683_ (net)
                  0.03    0.00    0.50 ^ _8507_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8507_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8508_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8508_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8508_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8508_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][29] (net)
                  0.04    0.00    0.30 ^ _4877_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4877_/X (sky130_fd_sc_hd__mux2_2)
                                         _3425_ (net)
                  0.03    0.00    0.43 ^ _4878_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4878_/X (sky130_fd_sc_hd__buf_1)
                                         _0684_ (net)
                  0.03    0.00    0.50 ^ _8508_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8508_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8799_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8799_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8799_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8799_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][0] (net)
                  0.04    0.00    0.30 ^ _5566_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5566_/X (sky130_fd_sc_hd__mux2_2)
                                         _3823_ (net)
                  0.03    0.00    0.43 ^ _5567_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5567_/X (sky130_fd_sc_hd__buf_1)
                                         _0975_ (net)
                  0.03    0.00    0.50 ^ _8799_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8799_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8800_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8800_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8800_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8800_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][1] (net)
                  0.04    0.00    0.30 ^ _5568_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5568_/X (sky130_fd_sc_hd__mux2_2)
                                         _3824_ (net)
                  0.03    0.00    0.43 ^ _5569_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5569_/X (sky130_fd_sc_hd__buf_1)
                                         _0976_ (net)
                  0.03    0.00    0.50 ^ _8800_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8800_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8801_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8801_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8801_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8801_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][2] (net)
                  0.04    0.00    0.30 ^ _5570_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5570_/X (sky130_fd_sc_hd__mux2_2)
                                         _3825_ (net)
                  0.03    0.00    0.43 ^ _5571_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5571_/X (sky130_fd_sc_hd__buf_1)
                                         _0977_ (net)
                  0.03    0.00    0.50 ^ _8801_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8801_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8802_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8802_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8802_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8802_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][3] (net)
                  0.04    0.00    0.30 ^ _5572_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5572_/X (sky130_fd_sc_hd__mux2_2)
                                         _3826_ (net)
                  0.03    0.00    0.43 ^ _5573_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5573_/X (sky130_fd_sc_hd__buf_1)
                                         _0978_ (net)
                  0.03    0.00    0.50 ^ _8802_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8802_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8803_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8803_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8803_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8803_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][4] (net)
                  0.04    0.00    0.30 ^ _5574_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5574_/X (sky130_fd_sc_hd__mux2_2)
                                         _3827_ (net)
                  0.03    0.00    0.43 ^ _5575_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5575_/X (sky130_fd_sc_hd__buf_1)
                                         _0979_ (net)
                  0.03    0.00    0.50 ^ _8803_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8803_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8804_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8804_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8804_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8804_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][5] (net)
                  0.04    0.00    0.30 ^ _5577_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5577_/X (sky130_fd_sc_hd__mux2_2)
                                         _3829_ (net)
                  0.03    0.00    0.43 ^ _5578_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5578_/X (sky130_fd_sc_hd__buf_1)
                                         _0980_ (net)
                  0.03    0.00    0.50 ^ _8804_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8804_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8805_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8805_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8805_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8805_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][6] (net)
                  0.04    0.00    0.30 ^ _5579_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5579_/X (sky130_fd_sc_hd__mux2_2)
                                         _3830_ (net)
                  0.03    0.00    0.43 ^ _5580_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5580_/X (sky130_fd_sc_hd__buf_1)
                                         _0981_ (net)
                  0.03    0.00    0.50 ^ _8805_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8805_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8806_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8806_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8806_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8806_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][7] (net)
                  0.04    0.00    0.30 ^ _5581_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5581_/X (sky130_fd_sc_hd__mux2_2)
                                         _3831_ (net)
                  0.03    0.00    0.43 ^ _5582_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5582_/X (sky130_fd_sc_hd__buf_1)
                                         _0982_ (net)
                  0.03    0.00    0.50 ^ _8806_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8806_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8807_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8807_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8807_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8807_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][8] (net)
                  0.04    0.00    0.30 ^ _5583_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5583_/X (sky130_fd_sc_hd__mux2_2)
                                         _3832_ (net)
                  0.03    0.00    0.43 ^ _5584_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5584_/X (sky130_fd_sc_hd__buf_1)
                                         _0983_ (net)
                  0.03    0.00    0.50 ^ _8807_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8807_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8808_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8808_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8808_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8808_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][9] (net)
                  0.04    0.00    0.30 ^ _5585_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5585_/X (sky130_fd_sc_hd__mux2_2)
                                         _3833_ (net)
                  0.03    0.00    0.43 ^ _5586_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5586_/X (sky130_fd_sc_hd__buf_1)
                                         _0984_ (net)
                  0.03    0.00    0.50 ^ _8808_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8808_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8809_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8809_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8809_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8809_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][10] (net)
                  0.04    0.00    0.30 ^ _5588_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5588_/X (sky130_fd_sc_hd__mux2_2)
                                         _3835_ (net)
                  0.03    0.00    0.43 ^ _5589_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5589_/X (sky130_fd_sc_hd__buf_1)
                                         _0985_ (net)
                  0.03    0.00    0.50 ^ _8809_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8809_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8810_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8810_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8810_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8810_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][11] (net)
                  0.04    0.00    0.30 ^ _5590_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5590_/X (sky130_fd_sc_hd__mux2_2)
                                         _3836_ (net)
                  0.03    0.00    0.43 ^ _5591_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5591_/X (sky130_fd_sc_hd__buf_1)
                                         _0986_ (net)
                  0.03    0.00    0.50 ^ _8810_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8810_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8811_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8811_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8811_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8811_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][12] (net)
                  0.04    0.00    0.30 ^ _5592_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5592_/X (sky130_fd_sc_hd__mux2_2)
                                         _3837_ (net)
                  0.03    0.00    0.43 ^ _5593_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5593_/X (sky130_fd_sc_hd__buf_1)
                                         _0987_ (net)
                  0.03    0.00    0.50 ^ _8811_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8811_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8812_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8812_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8812_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8812_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][13] (net)
                  0.04    0.00    0.30 ^ _5594_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5594_/X (sky130_fd_sc_hd__mux2_2)
                                         _3838_ (net)
                  0.03    0.00    0.43 ^ _5595_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5595_/X (sky130_fd_sc_hd__buf_1)
                                         _0988_ (net)
                  0.03    0.00    0.50 ^ _8812_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8812_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8813_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8813_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8813_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8813_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][14] (net)
                  0.04    0.00    0.30 ^ _5596_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5596_/X (sky130_fd_sc_hd__mux2_2)
                                         _3839_ (net)
                  0.03    0.00    0.43 ^ _5597_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5597_/X (sky130_fd_sc_hd__buf_1)
                                         _0989_ (net)
                  0.03    0.00    0.50 ^ _8813_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8813_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8814_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8814_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8814_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8814_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][15] (net)
                  0.04    0.00    0.30 ^ _5599_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5599_/X (sky130_fd_sc_hd__mux2_2)
                                         _3841_ (net)
                  0.03    0.00    0.43 ^ _5600_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5600_/X (sky130_fd_sc_hd__buf_1)
                                         _0990_ (net)
                  0.03    0.00    0.50 ^ _8814_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8814_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8815_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8815_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8815_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8815_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][16] (net)
                  0.04    0.00    0.30 ^ _5601_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5601_/X (sky130_fd_sc_hd__mux2_2)
                                         _3842_ (net)
                  0.03    0.00    0.43 ^ _5602_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5602_/X (sky130_fd_sc_hd__buf_1)
                                         _0991_ (net)
                  0.03    0.00    0.50 ^ _8815_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8815_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8816_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8816_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8816_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8816_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][17] (net)
                  0.04    0.00    0.30 ^ _5603_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5603_/X (sky130_fd_sc_hd__mux2_2)
                                         _3843_ (net)
                  0.03    0.00    0.43 ^ _5604_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5604_/X (sky130_fd_sc_hd__buf_1)
                                         _0992_ (net)
                  0.03    0.00    0.50 ^ _8816_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8816_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8817_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8817_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8817_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8817_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][18] (net)
                  0.04    0.00    0.30 ^ _5605_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5605_/X (sky130_fd_sc_hd__mux2_2)
                                         _3844_ (net)
                  0.03    0.00    0.43 ^ _5606_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5606_/X (sky130_fd_sc_hd__buf_1)
                                         _0993_ (net)
                  0.03    0.00    0.50 ^ _8817_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8817_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8818_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8818_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8818_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8818_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][19] (net)
                  0.04    0.00    0.30 ^ _5607_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5607_/X (sky130_fd_sc_hd__mux2_2)
                                         _3845_ (net)
                  0.03    0.00    0.43 ^ _5608_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5608_/X (sky130_fd_sc_hd__buf_1)
                                         _0994_ (net)
                  0.03    0.00    0.50 ^ _8818_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8818_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8819_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8819_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8819_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8819_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][20] (net)
                  0.04    0.00    0.30 ^ _5610_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5610_/X (sky130_fd_sc_hd__mux2_2)
                                         _3847_ (net)
                  0.03    0.00    0.43 ^ _5611_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5611_/X (sky130_fd_sc_hd__buf_1)
                                         _0995_ (net)
                  0.03    0.00    0.50 ^ _8819_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8819_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8820_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8820_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8820_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8820_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][21] (net)
                  0.04    0.00    0.30 ^ _5612_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5612_/X (sky130_fd_sc_hd__mux2_2)
                                         _3848_ (net)
                  0.03    0.00    0.43 ^ _5613_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5613_/X (sky130_fd_sc_hd__buf_1)
                                         _0996_ (net)
                  0.03    0.00    0.50 ^ _8820_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8820_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8821_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8821_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8821_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8821_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][22] (net)
                  0.04    0.00    0.30 ^ _5614_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5614_/X (sky130_fd_sc_hd__mux2_2)
                                         _3849_ (net)
                  0.03    0.00    0.43 ^ _5615_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5615_/X (sky130_fd_sc_hd__buf_1)
                                         _0997_ (net)
                  0.03    0.00    0.50 ^ _8821_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8821_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8822_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8822_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8822_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8822_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][23] (net)
                  0.04    0.00    0.30 ^ _5616_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5616_/X (sky130_fd_sc_hd__mux2_2)
                                         _3850_ (net)
                  0.03    0.00    0.43 ^ _5617_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5617_/X (sky130_fd_sc_hd__buf_1)
                                         _0998_ (net)
                  0.03    0.00    0.50 ^ _8822_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8822_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8823_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8823_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8823_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8823_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][24] (net)
                  0.04    0.00    0.30 ^ _5618_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5618_/X (sky130_fd_sc_hd__mux2_2)
                                         _3851_ (net)
                  0.03    0.00    0.43 ^ _5619_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5619_/X (sky130_fd_sc_hd__buf_1)
                                         _0999_ (net)
                  0.03    0.00    0.50 ^ _8823_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8823_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8824_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8824_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8824_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8824_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][25] (net)
                  0.04    0.00    0.30 ^ _5621_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5621_/X (sky130_fd_sc_hd__mux2_2)
                                         _3853_ (net)
                  0.03    0.00    0.43 ^ _5622_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5622_/X (sky130_fd_sc_hd__buf_1)
                                         _1000_ (net)
                  0.03    0.00    0.50 ^ _8824_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8824_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8825_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8825_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8825_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8825_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][26] (net)
                  0.04    0.00    0.30 ^ _5623_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5623_/X (sky130_fd_sc_hd__mux2_2)
                                         _3854_ (net)
                  0.03    0.00    0.43 ^ _5624_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5624_/X (sky130_fd_sc_hd__buf_1)
                                         _1001_ (net)
                  0.03    0.00    0.50 ^ _8825_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8825_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8826_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8826_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8826_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8826_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][27] (net)
                  0.04    0.00    0.30 ^ _5625_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5625_/X (sky130_fd_sc_hd__mux2_2)
                                         _3855_ (net)
                  0.03    0.00    0.43 ^ _5626_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5626_/X (sky130_fd_sc_hd__buf_1)
                                         _1002_ (net)
                  0.03    0.00    0.50 ^ _8826_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8826_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8827_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8827_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8827_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8827_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][28] (net)
                  0.04    0.00    0.30 ^ _5627_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5627_/X (sky130_fd_sc_hd__mux2_2)
                                         _3856_ (net)
                  0.03    0.00    0.43 ^ _5628_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5628_/X (sky130_fd_sc_hd__buf_1)
                                         _1003_ (net)
                  0.03    0.00    0.50 ^ _8827_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8827_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8828_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8828_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8828_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8828_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][29] (net)
                  0.04    0.00    0.30 ^ _5629_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5629_/X (sky130_fd_sc_hd__mux2_2)
                                         _3857_ (net)
                  0.03    0.00    0.43 ^ _5630_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5630_/X (sky130_fd_sc_hd__buf_1)
                                         _1004_ (net)
                  0.03    0.00    0.50 ^ _8828_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8828_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8605_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8605_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8605_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8605_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][30] (net)
                  0.04    0.00    0.30 ^ _5127_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5127_/X (sky130_fd_sc_hd__mux2_2)
                                         _3578_ (net)
                  0.03    0.00    0.43 ^ _5128_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5128_/X (sky130_fd_sc_hd__buf_1)
                                         _0781_ (net)
                  0.03    0.00    0.50 ^ _8605_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8605_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8606_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8606_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8606_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8606_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][31] (net)
                  0.04    0.00    0.30 ^ _5129_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5129_/X (sky130_fd_sc_hd__mux2_2)
                                         _3579_ (net)
                  0.03    0.00    0.43 ^ _5130_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5130_/X (sky130_fd_sc_hd__buf_1)
                                         _0782_ (net)
                  0.03    0.00    0.50 ^ _8606_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8606_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8669_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8669_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8669_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8669_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][30] (net)
                  0.04    0.00    0.30 ^ _5271_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5271_/X (sky130_fd_sc_hd__mux2_2)
                                         _3658_ (net)
                  0.03    0.00    0.43 ^ _5272_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5272_/X (sky130_fd_sc_hd__buf_1)
                                         _0845_ (net)
                  0.03    0.00    0.50 ^ _8669_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8669_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8670_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8670_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8670_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8670_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][31] (net)
                  0.04    0.00    0.30 ^ _5273_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5273_/X (sky130_fd_sc_hd__mux2_2)
                                         _3659_ (net)
                  0.03    0.00    0.43 ^ _5274_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5274_/X (sky130_fd_sc_hd__buf_1)
                                         _0846_ (net)
                  0.03    0.00    0.50 ^ _8670_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8670_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8701_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8701_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8701_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8701_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][30] (net)
                  0.04    0.00    0.30 ^ _5343_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5343_/X (sky130_fd_sc_hd__mux2_2)
                                         _3698_ (net)
                  0.03    0.00    0.43 ^ _5344_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5344_/X (sky130_fd_sc_hd__buf_1)
                                         _0877_ (net)
                  0.03    0.00    0.50 ^ _8701_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8701_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8702_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8702_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8702_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8702_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][31] (net)
                  0.04    0.00    0.30 ^ _5345_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5345_/X (sky130_fd_sc_hd__mux2_2)
                                         _3699_ (net)
                  0.03    0.00    0.43 ^ _5346_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5346_/X (sky130_fd_sc_hd__buf_1)
                                         _0878_ (net)
                  0.03    0.00    0.50 ^ _8702_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8702_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8846_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8846_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8846_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8846_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][15] (net)
                  0.04    0.00    0.30 ^ _5668_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5668_/X (sky130_fd_sc_hd__mux2_2)
                                         _3878_ (net)
                  0.03    0.00    0.43 ^ _5669_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5669_/X (sky130_fd_sc_hd__buf_1)
                                         _1022_ (net)
                  0.03    0.00    0.50 ^ _8846_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8846_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8847_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8847_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8847_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8847_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][16] (net)
                  0.04    0.00    0.30 ^ _5670_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5670_/X (sky130_fd_sc_hd__mux2_2)
                                         _3879_ (net)
                  0.03    0.00    0.43 ^ _5671_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5671_/X (sky130_fd_sc_hd__buf_1)
                                         _1023_ (net)
                  0.03    0.00    0.50 ^ _8847_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8847_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7824_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7824_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7824_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7824_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][17] (net)
                  0.04    0.00    0.30 ^ _7076_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7076_/X (sky130_fd_sc_hd__mux2_2)
                                         _2364_ (net)
                  0.03    0.00    0.43 ^ _7077_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7077_/X (sky130_fd_sc_hd__buf_1)
                                         _0000_ (net)
                  0.03    0.00    0.50 ^ _7824_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7824_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7825_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7825_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7825_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7825_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][18] (net)
                  0.04    0.00    0.30 ^ _7079_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7079_/X (sky130_fd_sc_hd__mux2_2)
                                         _2366_ (net)
                  0.03    0.00    0.43 ^ _7080_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7080_/X (sky130_fd_sc_hd__buf_1)
                                         _0001_ (net)
                  0.03    0.00    0.50 ^ _7825_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7825_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7826_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7826_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7826_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7826_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][19] (net)
                  0.04    0.00    0.30 ^ _7082_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7082_/X (sky130_fd_sc_hd__mux2_2)
                                         _2368_ (net)
                  0.03    0.00    0.43 ^ _7083_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7083_/X (sky130_fd_sc_hd__buf_1)
                                         _0002_ (net)
                  0.03    0.00    0.50 ^ _7826_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7826_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7827_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7827_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7827_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7827_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][20] (net)
                  0.04    0.00    0.30 ^ _7085_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7085_/X (sky130_fd_sc_hd__mux2_2)
                                         _2370_ (net)
                  0.03    0.00    0.43 ^ _7086_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7086_/X (sky130_fd_sc_hd__buf_1)
                                         _0003_ (net)
                  0.03    0.00    0.50 ^ _7827_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7827_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7828_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7828_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7828_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7828_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][21] (net)
                  0.04    0.00    0.30 ^ _7088_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7088_/X (sky130_fd_sc_hd__mux2_2)
                                         _2372_ (net)
                  0.03    0.00    0.43 ^ _7089_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7089_/X (sky130_fd_sc_hd__buf_1)
                                         _0004_ (net)
                  0.03    0.00    0.50 ^ _7828_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7828_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7829_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7829_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7829_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7829_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][22] (net)
                  0.04    0.00    0.30 ^ _7092_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7092_/X (sky130_fd_sc_hd__mux2_2)
                                         _2375_ (net)
                  0.03    0.00    0.43 ^ _7093_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7093_/X (sky130_fd_sc_hd__buf_1)
                                         _0005_ (net)
                  0.03    0.00    0.50 ^ _7829_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7829_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7830_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7830_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7830_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7830_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][23] (net)
                  0.04    0.00    0.30 ^ _7095_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7095_/X (sky130_fd_sc_hd__mux2_2)
                                         _2377_ (net)
                  0.03    0.00    0.43 ^ _7096_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7096_/X (sky130_fd_sc_hd__buf_1)
                                         _0006_ (net)
                  0.03    0.00    0.50 ^ _7830_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7830_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7831_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7831_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7831_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7831_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][24] (net)
                  0.04    0.00    0.30 ^ _7098_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7098_/X (sky130_fd_sc_hd__mux2_2)
                                         _2379_ (net)
                  0.03    0.00    0.43 ^ _7099_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7099_/X (sky130_fd_sc_hd__buf_1)
                                         _0007_ (net)
                  0.03    0.00    0.50 ^ _7831_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7831_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7832_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7832_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7832_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7832_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][25] (net)
                  0.04    0.00    0.30 ^ _7101_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7101_/X (sky130_fd_sc_hd__mux2_2)
                                         _2381_ (net)
                  0.03    0.00    0.43 ^ _7102_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7102_/X (sky130_fd_sc_hd__buf_1)
                                         _0008_ (net)
                  0.03    0.00    0.50 ^ _7832_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7832_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7833_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7833_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7833_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7833_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][26] (net)
                  0.04    0.00    0.30 ^ _7104_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7104_/X (sky130_fd_sc_hd__mux2_2)
                                         _2383_ (net)
                  0.03    0.00    0.43 ^ _7105_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7105_/X (sky130_fd_sc_hd__buf_1)
                                         _0009_ (net)
                  0.03    0.00    0.50 ^ _7833_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7833_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7834_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7834_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7834_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7834_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][27] (net)
                  0.04    0.00    0.30 ^ _7108_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7108_/X (sky130_fd_sc_hd__mux2_2)
                                         _2386_ (net)
                  0.03    0.00    0.43 ^ _7109_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7109_/X (sky130_fd_sc_hd__buf_1)
                                         _0010_ (net)
                  0.03    0.00    0.50 ^ _7834_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7834_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7835_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7835_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7835_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7835_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][28] (net)
                  0.04    0.00    0.30 ^ _7111_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7111_/X (sky130_fd_sc_hd__mux2_2)
                                         _2388_ (net)
                  0.03    0.00    0.43 ^ _7112_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7112_/X (sky130_fd_sc_hd__buf_1)
                                         _0011_ (net)
                  0.03    0.00    0.50 ^ _7835_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7835_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7836_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7836_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7836_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7836_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][29] (net)
                  0.04    0.00    0.30 ^ _7114_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7114_/X (sky130_fd_sc_hd__mux2_2)
                                         _2390_ (net)
                  0.03    0.00    0.43 ^ _7115_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7115_/X (sky130_fd_sc_hd__buf_1)
                                         _0012_ (net)
                  0.03    0.00    0.50 ^ _7836_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7836_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7837_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7837_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7837_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7837_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][30] (net)
                  0.04    0.00    0.30 ^ _7117_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7117_/X (sky130_fd_sc_hd__mux2_2)
                                         _2392_ (net)
                  0.03    0.00    0.43 ^ _7118_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7118_/X (sky130_fd_sc_hd__buf_1)
                                         _0013_ (net)
                  0.03    0.00    0.50 ^ _7837_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7837_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7838_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7838_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7838_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7838_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][31] (net)
                  0.04    0.00    0.30 ^ _7120_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7120_/X (sky130_fd_sc_hd__mux2_2)
                                         _2394_ (net)
                  0.03    0.00    0.43 ^ _7121_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7121_/X (sky130_fd_sc_hd__buf_1)
                                         _0014_ (net)
                  0.03    0.00    0.50 ^ _7838_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7838_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8575_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8575_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8575_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8575_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][0] (net)
                  0.04    0.00    0.30 ^ _5046_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5046_/X (sky130_fd_sc_hd__mux2_2)
                                         _3527_ (net)
                  0.03    0.00    0.43 ^ _5047_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5047_/X (sky130_fd_sc_hd__buf_1)
                                         _0751_ (net)
                  0.03    0.00    0.50 ^ _8575_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8575_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8576_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8576_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8576_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8576_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][1] (net)
                  0.04    0.00    0.30 ^ _5049_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5049_/X (sky130_fd_sc_hd__mux2_2)
                                         _3529_ (net)
                  0.03    0.00    0.43 ^ _5050_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5050_/X (sky130_fd_sc_hd__buf_1)
                                         _0752_ (net)
                  0.03    0.00    0.50 ^ _8576_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8576_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8577_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8577_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8577_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8577_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][2] (net)
                  0.04    0.00    0.30 ^ _5052_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5052_/X (sky130_fd_sc_hd__mux2_2)
                                         _3531_ (net)
                  0.03    0.00    0.43 ^ _5053_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5053_/X (sky130_fd_sc_hd__buf_1)
                                         _0753_ (net)
                  0.03    0.00    0.50 ^ _8577_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8577_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8578_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8578_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8578_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8578_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][3] (net)
                  0.04    0.00    0.30 ^ _5055_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5055_/X (sky130_fd_sc_hd__mux2_2)
                                         _3533_ (net)
                  0.03    0.00    0.43 ^ _5056_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5056_/X (sky130_fd_sc_hd__buf_1)
                                         _0754_ (net)
                  0.03    0.00    0.50 ^ _8578_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8578_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8579_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8579_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8579_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8579_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][4] (net)
                  0.04    0.00    0.30 ^ _5058_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5058_/X (sky130_fd_sc_hd__mux2_2)
                                         _3535_ (net)
                  0.03    0.00    0.43 ^ _5059_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5059_/X (sky130_fd_sc_hd__buf_1)
                                         _0755_ (net)
                  0.03    0.00    0.50 ^ _8579_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8579_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8580_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8580_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8580_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8580_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][5] (net)
                  0.04    0.00    0.30 ^ _5062_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5062_/X (sky130_fd_sc_hd__mux2_2)
                                         _3538_ (net)
                  0.03    0.00    0.43 ^ _5063_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5063_/X (sky130_fd_sc_hd__buf_1)
                                         _0756_ (net)
                  0.03    0.00    0.50 ^ _8580_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8580_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8581_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8581_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8581_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8581_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][6] (net)
                  0.04    0.00    0.30 ^ _5065_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5065_/X (sky130_fd_sc_hd__mux2_2)
                                         _3540_ (net)
                  0.03    0.00    0.43 ^ _5066_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5066_/X (sky130_fd_sc_hd__buf_1)
                                         _0757_ (net)
                  0.03    0.00    0.50 ^ _8581_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8581_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8582_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8582_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8582_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8582_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][7] (net)
                  0.04    0.00    0.30 ^ _5068_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5068_/X (sky130_fd_sc_hd__mux2_2)
                                         _3542_ (net)
                  0.03    0.00    0.43 ^ _5069_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5069_/X (sky130_fd_sc_hd__buf_1)
                                         _0758_ (net)
                  0.03    0.00    0.50 ^ _8582_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8582_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8583_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8583_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8583_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8583_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][8] (net)
                  0.04    0.00    0.30 ^ _5071_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5071_/X (sky130_fd_sc_hd__mux2_2)
                                         _3544_ (net)
                  0.03    0.00    0.43 ^ _5072_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5072_/X (sky130_fd_sc_hd__buf_1)
                                         _0759_ (net)
                  0.03    0.00    0.50 ^ _8583_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8583_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8584_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8584_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8584_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8584_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][9] (net)
                  0.04    0.00    0.30 ^ _5074_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5074_/X (sky130_fd_sc_hd__mux2_2)
                                         _3546_ (net)
                  0.03    0.00    0.43 ^ _5075_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5075_/X (sky130_fd_sc_hd__buf_1)
                                         _0760_ (net)
                  0.03    0.00    0.50 ^ _8584_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8584_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8585_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8585_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8585_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8585_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][10] (net)
                  0.04    0.00    0.30 ^ _5078_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5078_/X (sky130_fd_sc_hd__mux2_2)
                                         _3549_ (net)
                  0.03    0.00    0.43 ^ _5079_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5079_/X (sky130_fd_sc_hd__buf_1)
                                         _0761_ (net)
                  0.03    0.00    0.50 ^ _8585_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8585_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8586_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8586_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8586_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8586_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][11] (net)
                  0.04    0.00    0.30 ^ _5081_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5081_/X (sky130_fd_sc_hd__mux2_2)
                                         _3551_ (net)
                  0.03    0.00    0.43 ^ _5082_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5082_/X (sky130_fd_sc_hd__buf_1)
                                         _0762_ (net)
                  0.03    0.00    0.50 ^ _8586_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8586_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8587_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8587_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8587_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8587_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][12] (net)
                  0.04    0.00    0.30 ^ _5084_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5084_/X (sky130_fd_sc_hd__mux2_2)
                                         _3553_ (net)
                  0.03    0.00    0.43 ^ _5085_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5085_/X (sky130_fd_sc_hd__buf_1)
                                         _0763_ (net)
                  0.03    0.00    0.50 ^ _8587_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8587_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8588_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8588_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8588_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8588_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][13] (net)
                  0.04    0.00    0.30 ^ _5087_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5087_/X (sky130_fd_sc_hd__mux2_2)
                                         _3555_ (net)
                  0.03    0.00    0.43 ^ _5088_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5088_/X (sky130_fd_sc_hd__buf_1)
                                         _0764_ (net)
                  0.03    0.00    0.50 ^ _8588_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8588_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8589_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8589_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8589_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8589_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][14] (net)
                  0.04    0.00    0.30 ^ _5090_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5090_/X (sky130_fd_sc_hd__mux2_2)
                                         _3557_ (net)
                  0.03    0.00    0.43 ^ _5091_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5091_/X (sky130_fd_sc_hd__buf_1)
                                         _0765_ (net)
                  0.03    0.00    0.50 ^ _8589_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8589_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8590_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8590_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8590_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8590_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][15] (net)
                  0.04    0.00    0.30 ^ _5094_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5094_/X (sky130_fd_sc_hd__mux2_2)
                                         _3560_ (net)
                  0.03    0.00    0.43 ^ _5095_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5095_/X (sky130_fd_sc_hd__buf_1)
                                         _0766_ (net)
                  0.03    0.00    0.50 ^ _8590_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8590_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8591_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8591_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8591_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8591_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][16] (net)
                  0.04    0.00    0.30 ^ _5097_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5097_/X (sky130_fd_sc_hd__mux2_2)
                                         _3562_ (net)
                  0.03    0.00    0.43 ^ _5098_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5098_/X (sky130_fd_sc_hd__buf_1)
                                         _0767_ (net)
                  0.03    0.00    0.50 ^ _8591_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8591_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8592_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8592_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8592_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8592_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][17] (net)
                  0.04    0.00    0.30 ^ _5099_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5099_/X (sky130_fd_sc_hd__mux2_2)
                                         _3563_ (net)
                  0.03    0.00    0.43 ^ _5100_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5100_/X (sky130_fd_sc_hd__buf_1)
                                         _0768_ (net)
                  0.03    0.00    0.50 ^ _8592_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8592_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8593_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8593_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8593_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8593_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][18] (net)
                  0.04    0.00    0.30 ^ _5101_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5101_/X (sky130_fd_sc_hd__mux2_2)
                                         _3564_ (net)
                  0.03    0.00    0.43 ^ _5102_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5102_/X (sky130_fd_sc_hd__buf_1)
                                         _0769_ (net)
                  0.03    0.00    0.50 ^ _8593_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8593_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8594_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8594_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8594_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8594_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][19] (net)
                  0.04    0.00    0.30 ^ _5103_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5103_/X (sky130_fd_sc_hd__mux2_2)
                                         _3565_ (net)
                  0.03    0.00    0.43 ^ _5104_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5104_/X (sky130_fd_sc_hd__buf_1)
                                         _0770_ (net)
                  0.03    0.00    0.50 ^ _8594_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8594_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8595_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8595_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8595_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8595_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][20] (net)
                  0.04    0.00    0.30 ^ _5106_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5106_/X (sky130_fd_sc_hd__mux2_2)
                                         _3567_ (net)
                  0.03    0.00    0.43 ^ _5107_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5107_/X (sky130_fd_sc_hd__buf_1)
                                         _0771_ (net)
                  0.03    0.00    0.50 ^ _8595_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8595_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8596_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8596_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8596_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8596_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][21] (net)
                  0.04    0.00    0.30 ^ _5108_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5108_/X (sky130_fd_sc_hd__mux2_2)
                                         _3568_ (net)
                  0.03    0.00    0.43 ^ _5109_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5109_/X (sky130_fd_sc_hd__buf_1)
                                         _0772_ (net)
                  0.03    0.00    0.50 ^ _8596_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8596_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8597_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8597_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8597_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8597_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][22] (net)
                  0.04    0.00    0.30 ^ _5110_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5110_/X (sky130_fd_sc_hd__mux2_2)
                                         _3569_ (net)
                  0.03    0.00    0.43 ^ _5111_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5111_/X (sky130_fd_sc_hd__buf_1)
                                         _0773_ (net)
                  0.03    0.00    0.50 ^ _8597_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8597_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8598_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8598_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8598_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8598_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][23] (net)
                  0.04    0.00    0.30 ^ _5112_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5112_/X (sky130_fd_sc_hd__mux2_2)
                                         _3570_ (net)
                  0.03    0.00    0.43 ^ _5113_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5113_/X (sky130_fd_sc_hd__buf_1)
                                         _0774_ (net)
                  0.03    0.00    0.50 ^ _8598_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8598_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8599_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8599_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8599_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8599_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][24] (net)
                  0.04    0.00    0.30 ^ _5114_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5114_/X (sky130_fd_sc_hd__mux2_2)
                                         _3571_ (net)
                  0.03    0.00    0.43 ^ _5115_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5115_/X (sky130_fd_sc_hd__buf_1)
                                         _0775_ (net)
                  0.03    0.00    0.50 ^ _8599_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8599_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8600_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8600_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8600_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8600_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][25] (net)
                  0.04    0.00    0.30 ^ _5117_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5117_/X (sky130_fd_sc_hd__mux2_2)
                                         _3573_ (net)
                  0.03    0.00    0.43 ^ _5118_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5118_/X (sky130_fd_sc_hd__buf_1)
                                         _0776_ (net)
                  0.03    0.00    0.50 ^ _8600_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8600_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8601_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8601_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8601_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8601_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][26] (net)
                  0.04    0.00    0.30 ^ _5119_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5119_/X (sky130_fd_sc_hd__mux2_2)
                                         _3574_ (net)
                  0.03    0.00    0.43 ^ _5120_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5120_/X (sky130_fd_sc_hd__buf_1)
                                         _0777_ (net)
                  0.03    0.00    0.50 ^ _8601_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8601_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8602_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8602_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8602_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8602_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][27] (net)
                  0.04    0.00    0.30 ^ _5121_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5121_/X (sky130_fd_sc_hd__mux2_2)
                                         _3575_ (net)
                  0.03    0.00    0.43 ^ _5122_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5122_/X (sky130_fd_sc_hd__buf_1)
                                         _0778_ (net)
                  0.03    0.00    0.50 ^ _8602_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8602_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8603_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8603_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8603_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8603_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][28] (net)
                  0.04    0.00    0.30 ^ _5123_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5123_/X (sky130_fd_sc_hd__mux2_2)
                                         _3576_ (net)
                  0.03    0.00    0.43 ^ _5124_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5124_/X (sky130_fd_sc_hd__buf_1)
                                         _0779_ (net)
                  0.03    0.00    0.50 ^ _8603_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8603_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8604_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8604_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8604_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8604_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][29] (net)
                  0.04    0.00    0.30 ^ _5125_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5125_/X (sky130_fd_sc_hd__mux2_2)
                                         _3577_ (net)
                  0.03    0.00    0.43 ^ _5126_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5126_/X (sky130_fd_sc_hd__buf_1)
                                         _0780_ (net)
                  0.03    0.00    0.50 ^ _8604_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8604_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8639_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8639_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8639_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8639_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][0] (net)
                  0.04    0.00    0.30 ^ _5206_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5206_/X (sky130_fd_sc_hd__mux2_2)
                                         _3623_ (net)
                  0.03    0.00    0.43 ^ _5207_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5207_/X (sky130_fd_sc_hd__buf_1)
                                         _0815_ (net)
                  0.03    0.00    0.50 ^ _8639_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8639_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8640_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8640_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8640_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8640_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][1] (net)
                  0.04    0.00    0.30 ^ _5208_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5208_/X (sky130_fd_sc_hd__mux2_2)
                                         _3624_ (net)
                  0.03    0.00    0.43 ^ _5209_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5209_/X (sky130_fd_sc_hd__buf_1)
                                         _0816_ (net)
                  0.03    0.00    0.50 ^ _8640_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8640_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8641_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8641_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8641_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][2] (net)
                  0.04    0.00    0.30 ^ _5210_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5210_/X (sky130_fd_sc_hd__mux2_2)
                                         _3625_ (net)
                  0.03    0.00    0.43 ^ _5211_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5211_/X (sky130_fd_sc_hd__buf_1)
                                         _0817_ (net)
                  0.03    0.00    0.50 ^ _8641_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8641_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8642_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8642_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8642_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8642_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][3] (net)
                  0.04    0.00    0.30 ^ _5212_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5212_/X (sky130_fd_sc_hd__mux2_2)
                                         _3626_ (net)
                  0.03    0.00    0.43 ^ _5213_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5213_/X (sky130_fd_sc_hd__buf_1)
                                         _0818_ (net)
                  0.03    0.00    0.50 ^ _8642_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8642_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8643_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8643_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8643_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8643_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][4] (net)
                  0.04    0.00    0.30 ^ _5214_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5214_/X (sky130_fd_sc_hd__mux2_2)
                                         _3627_ (net)
                  0.03    0.00    0.43 ^ _5215_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5215_/X (sky130_fd_sc_hd__buf_1)
                                         _0819_ (net)
                  0.03    0.00    0.50 ^ _8643_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8643_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8644_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8644_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8644_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8644_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][5] (net)
                  0.04    0.00    0.30 ^ _5217_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5217_/X (sky130_fd_sc_hd__mux2_2)
                                         _3629_ (net)
                  0.03    0.00    0.43 ^ _5218_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5218_/X (sky130_fd_sc_hd__buf_1)
                                         _0820_ (net)
                  0.03    0.00    0.50 ^ _8644_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8644_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8645_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8645_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8645_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8645_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][6] (net)
                  0.04    0.00    0.30 ^ _5219_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5219_/X (sky130_fd_sc_hd__mux2_2)
                                         _3630_ (net)
                  0.03    0.00    0.43 ^ _5220_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5220_/X (sky130_fd_sc_hd__buf_1)
                                         _0821_ (net)
                  0.03    0.00    0.50 ^ _8645_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8645_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8646_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8646_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8646_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8646_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][7] (net)
                  0.04    0.00    0.30 ^ _5221_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5221_/X (sky130_fd_sc_hd__mux2_2)
                                         _3631_ (net)
                  0.03    0.00    0.43 ^ _5222_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5222_/X (sky130_fd_sc_hd__buf_1)
                                         _0822_ (net)
                  0.03    0.00    0.50 ^ _8646_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8646_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8647_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8647_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8647_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8647_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][8] (net)
                  0.04    0.00    0.30 ^ _5223_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5223_/X (sky130_fd_sc_hd__mux2_2)
                                         _3632_ (net)
                  0.03    0.00    0.43 ^ _5224_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5224_/X (sky130_fd_sc_hd__buf_1)
                                         _0823_ (net)
                  0.03    0.00    0.50 ^ _8647_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8647_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8648_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8648_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8648_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8648_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][9] (net)
                  0.04    0.00    0.30 ^ _5225_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5225_/X (sky130_fd_sc_hd__mux2_2)
                                         _3633_ (net)
                  0.03    0.00    0.43 ^ _5226_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5226_/X (sky130_fd_sc_hd__buf_1)
                                         _0824_ (net)
                  0.03    0.00    0.50 ^ _8648_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8648_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8649_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8649_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8649_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8649_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][10] (net)
                  0.04    0.00    0.30 ^ _5228_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5228_/X (sky130_fd_sc_hd__mux2_2)
                                         _3635_ (net)
                  0.03    0.00    0.43 ^ _5229_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5229_/X (sky130_fd_sc_hd__buf_1)
                                         _0825_ (net)
                  0.03    0.00    0.50 ^ _8649_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8649_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8650_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8650_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8650_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8650_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][11] (net)
                  0.04    0.00    0.30 ^ _5230_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5230_/X (sky130_fd_sc_hd__mux2_2)
                                         _3636_ (net)
                  0.03    0.00    0.43 ^ _5231_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5231_/X (sky130_fd_sc_hd__buf_1)
                                         _0826_ (net)
                  0.03    0.00    0.50 ^ _8650_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8650_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8651_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8651_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8651_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8651_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][12] (net)
                  0.04    0.00    0.30 ^ _5232_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5232_/X (sky130_fd_sc_hd__mux2_2)
                                         _3637_ (net)
                  0.03    0.00    0.43 ^ _5233_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5233_/X (sky130_fd_sc_hd__buf_1)
                                         _0827_ (net)
                  0.03    0.00    0.50 ^ _8651_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8651_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8652_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8652_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8652_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8652_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][13] (net)
                  0.04    0.00    0.30 ^ _5234_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5234_/X (sky130_fd_sc_hd__mux2_2)
                                         _3638_ (net)
                  0.03    0.00    0.43 ^ _5235_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5235_/X (sky130_fd_sc_hd__buf_1)
                                         _0828_ (net)
                  0.03    0.00    0.50 ^ _8652_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8652_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8653_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8653_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8653_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8653_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][14] (net)
                  0.04    0.00    0.30 ^ _5236_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5236_/X (sky130_fd_sc_hd__mux2_2)
                                         _3639_ (net)
                  0.03    0.00    0.43 ^ _5237_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5237_/X (sky130_fd_sc_hd__buf_1)
                                         _0829_ (net)
                  0.03    0.00    0.50 ^ _8653_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8653_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8654_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8654_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8654_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8654_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][15] (net)
                  0.04    0.00    0.30 ^ _5239_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5239_/X (sky130_fd_sc_hd__mux2_2)
                                         _3641_ (net)
                  0.03    0.00    0.43 ^ _5240_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5240_/X (sky130_fd_sc_hd__buf_1)
                                         _0830_ (net)
                  0.03    0.00    0.50 ^ _8654_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8654_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8655_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8655_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8655_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8655_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][16] (net)
                  0.04    0.00    0.30 ^ _5241_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5241_/X (sky130_fd_sc_hd__mux2_2)
                                         _3642_ (net)
                  0.03    0.00    0.43 ^ _5242_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5242_/X (sky130_fd_sc_hd__buf_1)
                                         _0831_ (net)
                  0.03    0.00    0.50 ^ _8655_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8655_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8656_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8656_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8656_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][17] (net)
                  0.04    0.00    0.30 ^ _5243_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5243_/X (sky130_fd_sc_hd__mux2_2)
                                         _3643_ (net)
                  0.03    0.00    0.43 ^ _5244_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5244_/X (sky130_fd_sc_hd__buf_1)
                                         _0832_ (net)
                  0.03    0.00    0.50 ^ _8656_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8656_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8657_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8657_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8657_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8657_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][18] (net)
                  0.04    0.00    0.30 ^ _5245_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5245_/X (sky130_fd_sc_hd__mux2_2)
                                         _3644_ (net)
                  0.03    0.00    0.43 ^ _5246_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5246_/X (sky130_fd_sc_hd__buf_1)
                                         _0833_ (net)
                  0.03    0.00    0.50 ^ _8657_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8657_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8658_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8658_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8658_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8658_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][19] (net)
                  0.04    0.00    0.30 ^ _5247_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5247_/X (sky130_fd_sc_hd__mux2_2)
                                         _3645_ (net)
                  0.03    0.00    0.43 ^ _5248_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5248_/X (sky130_fd_sc_hd__buf_1)
                                         _0834_ (net)
                  0.03    0.00    0.50 ^ _8658_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8658_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8659_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8659_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8659_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8659_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][20] (net)
                  0.04    0.00    0.30 ^ _5250_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5250_/X (sky130_fd_sc_hd__mux2_2)
                                         _3647_ (net)
                  0.03    0.00    0.43 ^ _5251_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5251_/X (sky130_fd_sc_hd__buf_1)
                                         _0835_ (net)
                  0.03    0.00    0.50 ^ _8659_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8659_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8660_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8660_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8660_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8660_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][21] (net)
                  0.04    0.00    0.30 ^ _5252_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5252_/X (sky130_fd_sc_hd__mux2_2)
                                         _3648_ (net)
                  0.03    0.00    0.43 ^ _5253_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5253_/X (sky130_fd_sc_hd__buf_1)
                                         _0836_ (net)
                  0.03    0.00    0.50 ^ _8660_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8660_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8661_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8661_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8661_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8661_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][22] (net)
                  0.04    0.00    0.30 ^ _5254_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5254_/X (sky130_fd_sc_hd__mux2_2)
                                         _3649_ (net)
                  0.03    0.00    0.43 ^ _5255_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5255_/X (sky130_fd_sc_hd__buf_1)
                                         _0837_ (net)
                  0.03    0.00    0.50 ^ _8661_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8661_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8662_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8662_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8662_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8662_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][23] (net)
                  0.04    0.00    0.30 ^ _5256_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5256_/X (sky130_fd_sc_hd__mux2_2)
                                         _3650_ (net)
                  0.03    0.00    0.43 ^ _5257_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5257_/X (sky130_fd_sc_hd__buf_1)
                                         _0838_ (net)
                  0.03    0.00    0.50 ^ _8662_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8662_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8663_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8663_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8663_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8663_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][24] (net)
                  0.04    0.00    0.30 ^ _5258_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5258_/X (sky130_fd_sc_hd__mux2_2)
                                         _3651_ (net)
                  0.03    0.00    0.43 ^ _5259_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5259_/X (sky130_fd_sc_hd__buf_1)
                                         _0839_ (net)
                  0.03    0.00    0.50 ^ _8663_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8663_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8664_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8664_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8664_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8664_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][25] (net)
                  0.04    0.00    0.30 ^ _5261_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5261_/X (sky130_fd_sc_hd__mux2_2)
                                         _3653_ (net)
                  0.03    0.00    0.43 ^ _5262_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5262_/X (sky130_fd_sc_hd__buf_1)
                                         _0840_ (net)
                  0.03    0.00    0.50 ^ _8664_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8664_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8665_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8665_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8665_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8665_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][26] (net)
                  0.04    0.00    0.30 ^ _5263_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5263_/X (sky130_fd_sc_hd__mux2_2)
                                         _3654_ (net)
                  0.03    0.00    0.43 ^ _5264_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5264_/X (sky130_fd_sc_hd__buf_1)
                                         _0841_ (net)
                  0.03    0.00    0.50 ^ _8665_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8665_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8666_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8666_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8666_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8666_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][27] (net)
                  0.04    0.00    0.30 ^ _5265_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5265_/X (sky130_fd_sc_hd__mux2_2)
                                         _3655_ (net)
                  0.03    0.00    0.43 ^ _5266_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5266_/X (sky130_fd_sc_hd__buf_1)
                                         _0842_ (net)
                  0.03    0.00    0.50 ^ _8666_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8666_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8667_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8667_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8667_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8667_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][28] (net)
                  0.04    0.00    0.30 ^ _5267_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5267_/X (sky130_fd_sc_hd__mux2_2)
                                         _3656_ (net)
                  0.03    0.00    0.43 ^ _5268_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5268_/X (sky130_fd_sc_hd__buf_1)
                                         _0843_ (net)
                  0.03    0.00    0.50 ^ _8667_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8667_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8668_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8668_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8668_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8668_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][29] (net)
                  0.04    0.00    0.30 ^ _5269_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5269_/X (sky130_fd_sc_hd__mux2_2)
                                         _3657_ (net)
                  0.03    0.00    0.43 ^ _5270_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5270_/X (sky130_fd_sc_hd__buf_1)
                                         _0844_ (net)
                  0.03    0.00    0.50 ^ _8668_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8668_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8671_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8671_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8671_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8671_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][0] (net)
                  0.04    0.00    0.30 ^ _5278_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5278_/X (sky130_fd_sc_hd__mux2_2)
                                         _3663_ (net)
                  0.03    0.00    0.43 ^ _5279_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5279_/X (sky130_fd_sc_hd__buf_1)
                                         _0847_ (net)
                  0.03    0.00    0.50 ^ _8671_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8671_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8672_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8672_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8672_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8672_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][1] (net)
                  0.04    0.00    0.30 ^ _5280_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5280_/X (sky130_fd_sc_hd__mux2_2)
                                         _3664_ (net)
                  0.03    0.00    0.43 ^ _5281_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5281_/X (sky130_fd_sc_hd__buf_1)
                                         _0848_ (net)
                  0.03    0.00    0.50 ^ _8672_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8672_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8673_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8673_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8673_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8673_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][2] (net)
                  0.04    0.00    0.30 ^ _5282_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5282_/X (sky130_fd_sc_hd__mux2_2)
                                         _3665_ (net)
                  0.03    0.00    0.43 ^ _5283_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5283_/X (sky130_fd_sc_hd__buf_1)
                                         _0849_ (net)
                  0.03    0.00    0.50 ^ _8673_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8673_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8674_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8674_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8674_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8674_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][3] (net)
                  0.04    0.00    0.30 ^ _5284_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5284_/X (sky130_fd_sc_hd__mux2_2)
                                         _3666_ (net)
                  0.03    0.00    0.43 ^ _5285_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5285_/X (sky130_fd_sc_hd__buf_1)
                                         _0850_ (net)
                  0.03    0.00    0.50 ^ _8674_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8674_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8675_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8675_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8675_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8675_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][4] (net)
                  0.04    0.00    0.30 ^ _5286_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5286_/X (sky130_fd_sc_hd__mux2_2)
                                         _3667_ (net)
                  0.03    0.00    0.43 ^ _5287_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5287_/X (sky130_fd_sc_hd__buf_1)
                                         _0851_ (net)
                  0.03    0.00    0.50 ^ _8675_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8675_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8676_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8676_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8676_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8676_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][5] (net)
                  0.04    0.00    0.30 ^ _5289_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5289_/X (sky130_fd_sc_hd__mux2_2)
                                         _3669_ (net)
                  0.03    0.00    0.43 ^ _5290_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5290_/X (sky130_fd_sc_hd__buf_1)
                                         _0852_ (net)
                  0.03    0.00    0.50 ^ _8676_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8676_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8677_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8677_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8677_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8677_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][6] (net)
                  0.04    0.00    0.30 ^ _5291_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5291_/X (sky130_fd_sc_hd__mux2_2)
                                         _3670_ (net)
                  0.03    0.00    0.43 ^ _5292_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5292_/X (sky130_fd_sc_hd__buf_1)
                                         _0853_ (net)
                  0.03    0.00    0.50 ^ _8677_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8677_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8678_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8678_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8678_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8678_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][7] (net)
                  0.04    0.00    0.30 ^ _5293_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5293_/X (sky130_fd_sc_hd__mux2_2)
                                         _3671_ (net)
                  0.03    0.00    0.43 ^ _5294_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5294_/X (sky130_fd_sc_hd__buf_1)
                                         _0854_ (net)
                  0.03    0.00    0.50 ^ _8678_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8678_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8679_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8679_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8679_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8679_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][8] (net)
                  0.04    0.00    0.30 ^ _5295_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5295_/X (sky130_fd_sc_hd__mux2_2)
                                         _3672_ (net)
                  0.03    0.00    0.43 ^ _5296_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5296_/X (sky130_fd_sc_hd__buf_1)
                                         _0855_ (net)
                  0.03    0.00    0.50 ^ _8679_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8679_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8680_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8680_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8680_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8680_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][9] (net)
                  0.04    0.00    0.30 ^ _5297_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5297_/X (sky130_fd_sc_hd__mux2_2)
                                         _3673_ (net)
                  0.03    0.00    0.43 ^ _5298_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5298_/X (sky130_fd_sc_hd__buf_1)
                                         _0856_ (net)
                  0.03    0.00    0.50 ^ _8680_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8680_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8681_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8681_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8681_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8681_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][10] (net)
                  0.04    0.00    0.30 ^ _5300_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5300_/X (sky130_fd_sc_hd__mux2_2)
                                         _3675_ (net)
                  0.03    0.00    0.43 ^ _5301_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5301_/X (sky130_fd_sc_hd__buf_1)
                                         _0857_ (net)
                  0.03    0.00    0.50 ^ _8681_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8681_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8682_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8682_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8682_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8682_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][11] (net)
                  0.04    0.00    0.30 ^ _5302_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5302_/X (sky130_fd_sc_hd__mux2_2)
                                         _3676_ (net)
                  0.03    0.00    0.43 ^ _5303_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5303_/X (sky130_fd_sc_hd__buf_1)
                                         _0858_ (net)
                  0.03    0.00    0.50 ^ _8682_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8682_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8683_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8683_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8683_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8683_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][12] (net)
                  0.04    0.00    0.30 ^ _5304_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5304_/X (sky130_fd_sc_hd__mux2_2)
                                         _3677_ (net)
                  0.03    0.00    0.43 ^ _5305_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5305_/X (sky130_fd_sc_hd__buf_1)
                                         _0859_ (net)
                  0.03    0.00    0.50 ^ _8683_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8683_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8684_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8684_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8684_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8684_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][13] (net)
                  0.04    0.00    0.30 ^ _5306_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5306_/X (sky130_fd_sc_hd__mux2_2)
                                         _3678_ (net)
                  0.03    0.00    0.43 ^ _5307_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5307_/X (sky130_fd_sc_hd__buf_1)
                                         _0860_ (net)
                  0.03    0.00    0.50 ^ _8684_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8684_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8685_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8685_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8685_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8685_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][14] (net)
                  0.04    0.00    0.30 ^ _5308_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5308_/X (sky130_fd_sc_hd__mux2_2)
                                         _3679_ (net)
                  0.03    0.00    0.43 ^ _5309_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5309_/X (sky130_fd_sc_hd__buf_1)
                                         _0861_ (net)
                  0.03    0.00    0.50 ^ _8685_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8685_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8686_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8686_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8686_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8686_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][15] (net)
                  0.04    0.00    0.30 ^ _5311_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5311_/X (sky130_fd_sc_hd__mux2_2)
                                         _3681_ (net)
                  0.03    0.00    0.43 ^ _5312_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5312_/X (sky130_fd_sc_hd__buf_1)
                                         _0862_ (net)
                  0.03    0.00    0.50 ^ _8686_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8686_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8687_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8687_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8687_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8687_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][16] (net)
                  0.04    0.00    0.30 ^ _5313_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5313_/X (sky130_fd_sc_hd__mux2_2)
                                         _3682_ (net)
                  0.03    0.00    0.43 ^ _5314_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5314_/X (sky130_fd_sc_hd__buf_1)
                                         _0863_ (net)
                  0.03    0.00    0.50 ^ _8687_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8687_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8688_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8688_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8688_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8688_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][17] (net)
                  0.04    0.00    0.30 ^ _5315_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5315_/X (sky130_fd_sc_hd__mux2_2)
                                         _3683_ (net)
                  0.03    0.00    0.43 ^ _5316_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5316_/X (sky130_fd_sc_hd__buf_1)
                                         _0864_ (net)
                  0.03    0.00    0.50 ^ _8688_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8688_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8689_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8689_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8689_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8689_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][18] (net)
                  0.04    0.00    0.30 ^ _5317_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5317_/X (sky130_fd_sc_hd__mux2_2)
                                         _3684_ (net)
                  0.03    0.00    0.43 ^ _5318_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5318_/X (sky130_fd_sc_hd__buf_1)
                                         _0865_ (net)
                  0.03    0.00    0.50 ^ _8689_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8689_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8690_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8690_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8690_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8690_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][19] (net)
                  0.04    0.00    0.30 ^ _5319_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5319_/X (sky130_fd_sc_hd__mux2_2)
                                         _3685_ (net)
                  0.03    0.00    0.43 ^ _5320_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5320_/X (sky130_fd_sc_hd__buf_1)
                                         _0866_ (net)
                  0.03    0.00    0.50 ^ _8690_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8690_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8691_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8691_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8691_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8691_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][20] (net)
                  0.04    0.00    0.30 ^ _5322_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5322_/X (sky130_fd_sc_hd__mux2_2)
                                         _3687_ (net)
                  0.03    0.00    0.43 ^ _5323_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5323_/X (sky130_fd_sc_hd__buf_1)
                                         _0867_ (net)
                  0.03    0.00    0.50 ^ _8691_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8691_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8692_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8692_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8692_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][21] (net)
                  0.04    0.00    0.30 ^ _5324_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5324_/X (sky130_fd_sc_hd__mux2_2)
                                         _3688_ (net)
                  0.03    0.00    0.43 ^ _5325_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5325_/X (sky130_fd_sc_hd__buf_1)
                                         _0868_ (net)
                  0.03    0.00    0.50 ^ _8692_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8692_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8693_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8693_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8693_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8693_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][22] (net)
                  0.04    0.00    0.30 ^ _5326_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5326_/X (sky130_fd_sc_hd__mux2_2)
                                         _3689_ (net)
                  0.03    0.00    0.43 ^ _5327_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5327_/X (sky130_fd_sc_hd__buf_1)
                                         _0869_ (net)
                  0.03    0.00    0.50 ^ _8693_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8693_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8694_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8694_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8694_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][23] (net)
                  0.04    0.00    0.30 ^ _5328_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5328_/X (sky130_fd_sc_hd__mux2_2)
                                         _3690_ (net)
                  0.03    0.00    0.43 ^ _5329_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5329_/X (sky130_fd_sc_hd__buf_1)
                                         _0870_ (net)
                  0.03    0.00    0.50 ^ _8694_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8694_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8695_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8695_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8695_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8695_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][24] (net)
                  0.04    0.00    0.30 ^ _5330_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5330_/X (sky130_fd_sc_hd__mux2_2)
                                         _3691_ (net)
                  0.03    0.00    0.43 ^ _5331_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5331_/X (sky130_fd_sc_hd__buf_1)
                                         _0871_ (net)
                  0.03    0.00    0.50 ^ _8695_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8695_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8696_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8696_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8696_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8696_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][25] (net)
                  0.04    0.00    0.30 ^ _5333_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5333_/X (sky130_fd_sc_hd__mux2_2)
                                         _3693_ (net)
                  0.03    0.00    0.43 ^ _5334_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5334_/X (sky130_fd_sc_hd__buf_1)
                                         _0872_ (net)
                  0.03    0.00    0.50 ^ _8696_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8696_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8697_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8697_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8697_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8697_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][26] (net)
                  0.04    0.00    0.30 ^ _5335_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5335_/X (sky130_fd_sc_hd__mux2_2)
                                         _3694_ (net)
                  0.03    0.00    0.43 ^ _5336_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5336_/X (sky130_fd_sc_hd__buf_1)
                                         _0873_ (net)
                  0.03    0.00    0.50 ^ _8697_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8697_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8698_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8698_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8698_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8698_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][27] (net)
                  0.04    0.00    0.30 ^ _5337_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5337_/X (sky130_fd_sc_hd__mux2_2)
                                         _3695_ (net)
                  0.03    0.00    0.43 ^ _5338_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5338_/X (sky130_fd_sc_hd__buf_1)
                                         _0874_ (net)
                  0.03    0.00    0.50 ^ _8698_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8698_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8699_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8699_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8699_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8699_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][28] (net)
                  0.04    0.00    0.30 ^ _5339_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5339_/X (sky130_fd_sc_hd__mux2_2)
                                         _3696_ (net)
                  0.03    0.00    0.43 ^ _5340_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5340_/X (sky130_fd_sc_hd__buf_1)
                                         _0875_ (net)
                  0.03    0.00    0.50 ^ _8699_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8699_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8700_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8700_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8700_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8700_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][29] (net)
                  0.04    0.00    0.30 ^ _5341_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5341_/X (sky130_fd_sc_hd__mux2_2)
                                         _3697_ (net)
                  0.03    0.00    0.43 ^ _5342_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5342_/X (sky130_fd_sc_hd__buf_1)
                                         _0876_ (net)
                  0.03    0.00    0.50 ^ _8700_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8700_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8831_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8831_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8831_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8831_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][0] (net)
                  0.04    0.00    0.30 ^ _5636_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5636_/X (sky130_fd_sc_hd__mux2_2)
                                         _3861_ (net)
                  0.03    0.00    0.43 ^ _5637_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5637_/X (sky130_fd_sc_hd__buf_1)
                                         _1007_ (net)
                  0.03    0.00    0.50 ^ _8831_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8831_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8832_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8832_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8832_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8832_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][1] (net)
                  0.04    0.00    0.30 ^ _5638_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5638_/X (sky130_fd_sc_hd__mux2_2)
                                         _3862_ (net)
                  0.03    0.00    0.43 ^ _5639_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5639_/X (sky130_fd_sc_hd__buf_1)
                                         _1008_ (net)
                  0.03    0.00    0.50 ^ _8832_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8832_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8833_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8833_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8833_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8833_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][2] (net)
                  0.04    0.00    0.30 ^ _5640_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5640_/X (sky130_fd_sc_hd__mux2_2)
                                         _3863_ (net)
                  0.03    0.00    0.43 ^ _5641_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5641_/X (sky130_fd_sc_hd__buf_1)
                                         _1009_ (net)
                  0.03    0.00    0.50 ^ _8833_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8833_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8834_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8834_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8834_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8834_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][3] (net)
                  0.04    0.00    0.30 ^ _5642_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5642_/X (sky130_fd_sc_hd__mux2_2)
                                         _3864_ (net)
                  0.03    0.00    0.43 ^ _5643_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5643_/X (sky130_fd_sc_hd__buf_1)
                                         _1010_ (net)
                  0.03    0.00    0.50 ^ _8834_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8834_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8835_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8835_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8835_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8835_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][4] (net)
                  0.04    0.00    0.30 ^ _5644_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5644_/X (sky130_fd_sc_hd__mux2_2)
                                         _3865_ (net)
                  0.03    0.00    0.43 ^ _5645_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5645_/X (sky130_fd_sc_hd__buf_1)
                                         _1011_ (net)
                  0.03    0.00    0.50 ^ _8835_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8835_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8836_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8836_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8836_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8836_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][5] (net)
                  0.04    0.00    0.30 ^ _5647_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5647_/X (sky130_fd_sc_hd__mux2_2)
                                         _3867_ (net)
                  0.03    0.00    0.43 ^ _5648_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5648_/X (sky130_fd_sc_hd__buf_1)
                                         _1012_ (net)
                  0.03    0.00    0.50 ^ _8836_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8836_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8837_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8837_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8837_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8837_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][6] (net)
                  0.04    0.00    0.30 ^ _5649_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5649_/X (sky130_fd_sc_hd__mux2_2)
                                         _3868_ (net)
                  0.03    0.00    0.43 ^ _5650_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5650_/X (sky130_fd_sc_hd__buf_1)
                                         _1013_ (net)
                  0.03    0.00    0.50 ^ _8837_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8837_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8838_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8838_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8838_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8838_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][7] (net)
                  0.04    0.00    0.30 ^ _5651_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5651_/X (sky130_fd_sc_hd__mux2_2)
                                         _3869_ (net)
                  0.03    0.00    0.43 ^ _5652_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5652_/X (sky130_fd_sc_hd__buf_1)
                                         _1014_ (net)
                  0.03    0.00    0.50 ^ _8838_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8838_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8839_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8839_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8839_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8839_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][8] (net)
                  0.04    0.00    0.30 ^ _5653_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5653_/X (sky130_fd_sc_hd__mux2_2)
                                         _3870_ (net)
                  0.03    0.00    0.43 ^ _5654_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5654_/X (sky130_fd_sc_hd__buf_1)
                                         _1015_ (net)
                  0.03    0.00    0.50 ^ _8839_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8839_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8840_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8840_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8840_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8840_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][9] (net)
                  0.04    0.00    0.30 ^ _5655_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5655_/X (sky130_fd_sc_hd__mux2_2)
                                         _3871_ (net)
                  0.03    0.00    0.43 ^ _5656_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5656_/X (sky130_fd_sc_hd__buf_1)
                                         _1016_ (net)
                  0.03    0.00    0.50 ^ _8840_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8840_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8841_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8841_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8841_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8841_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][10] (net)
                  0.04    0.00    0.30 ^ _5658_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5658_/X (sky130_fd_sc_hd__mux2_2)
                                         _3873_ (net)
                  0.03    0.00    0.43 ^ _5659_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5659_/X (sky130_fd_sc_hd__buf_1)
                                         _1017_ (net)
                  0.03    0.00    0.50 ^ _8841_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8841_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8842_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8842_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8842_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8842_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][11] (net)
                  0.04    0.00    0.30 ^ _5660_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5660_/X (sky130_fd_sc_hd__mux2_2)
                                         _3874_ (net)
                  0.03    0.00    0.43 ^ _5661_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5661_/X (sky130_fd_sc_hd__buf_1)
                                         _1018_ (net)
                  0.03    0.00    0.50 ^ _8842_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8842_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8843_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8843_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8843_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8843_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][12] (net)
                  0.04    0.00    0.30 ^ _5662_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5662_/X (sky130_fd_sc_hd__mux2_2)
                                         _3875_ (net)
                  0.03    0.00    0.43 ^ _5663_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5663_/X (sky130_fd_sc_hd__buf_1)
                                         _1019_ (net)
                  0.03    0.00    0.50 ^ _8843_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8843_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8844_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8844_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8844_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8844_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][13] (net)
                  0.04    0.00    0.30 ^ _5664_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5664_/X (sky130_fd_sc_hd__mux2_2)
                                         _3876_ (net)
                  0.03    0.00    0.43 ^ _5665_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5665_/X (sky130_fd_sc_hd__buf_1)
                                         _1020_ (net)
                  0.03    0.00    0.50 ^ _8844_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8844_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8845_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8845_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8845_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8845_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][14] (net)
                  0.04    0.00    0.30 ^ _5666_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5666_/X (sky130_fd_sc_hd__mux2_2)
                                         _3877_ (net)
                  0.03    0.00    0.43 ^ _5667_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5667_/X (sky130_fd_sc_hd__buf_1)
                                         _1021_ (net)
                  0.03    0.00    0.50 ^ _8845_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8845_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7901_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7901_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7901_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7901_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][30] (net)
                  0.04    0.00    0.30 ^ _7346_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7346_/X (sky130_fd_sc_hd__mux2_2)
                                         _2557_ (net)
                  0.03    0.00    0.43 ^ _7347_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7347_/X (sky130_fd_sc_hd__buf_1)
                                         _0077_ (net)
                  0.03    0.00    0.50 ^ _7901_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7901_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7902_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7902_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7902_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7902_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][31] (net)
                  0.04    0.00    0.30 ^ _7350_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7350_/X (sky130_fd_sc_hd__mux2_2)
                                         _2560_ (net)
                  0.03    0.00    0.43 ^ _7351_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7351_/X (sky130_fd_sc_hd__buf_1)
                                         _0078_ (net)
                  0.03    0.00    0.50 ^ _7902_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7902_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8157_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8157_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8157_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8157_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][30] (net)
                  0.04    0.00    0.30 ^ _4020_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4020_/X (sky130_fd_sc_hd__mux2_2)
                                         _2919_ (net)
                  0.03    0.00    0.43 ^ _4021_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4021_/X (sky130_fd_sc_hd__buf_1)
                                         _0333_ (net)
                  0.03    0.00    0.50 ^ _8157_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8157_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8158_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8158_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8158_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8158_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][31] (net)
                  0.04    0.00    0.30 ^ _4022_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4022_/X (sky130_fd_sc_hd__mux2_2)
                                         _2920_ (net)
                  0.03    0.00    0.43 ^ _4023_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4023_/X (sky130_fd_sc_hd__buf_1)
                                         _0334_ (net)
                  0.03    0.00    0.50 ^ _8158_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8158_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8285_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8285_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8285_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8285_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][30] (net)
                  0.04    0.00    0.30 ^ _4356_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4356_/X (sky130_fd_sc_hd__mux2_2)
                                         _3127_ (net)
                  0.03    0.00    0.43 ^ _4357_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4357_/X (sky130_fd_sc_hd__buf_1)
                                         _0461_ (net)
                  0.03    0.00    0.50 ^ _8285_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8285_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8286_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8286_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8286_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8286_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][31] (net)
                  0.04    0.00    0.30 ^ _4358_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4358_/X (sky130_fd_sc_hd__mux2_2)
                                         _3128_ (net)
                  0.03    0.00    0.43 ^ _4359_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4359_/X (sky130_fd_sc_hd__buf_1)
                                         _0462_ (net)
                  0.03    0.00    0.50 ^ _8286_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8286_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8733_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8733_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8733_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8733_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][30] (net)
                  0.04    0.00    0.30 ^ _5415_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5415_/X (sky130_fd_sc_hd__mux2_2)
                                         _3738_ (net)
                  0.03    0.00    0.43 ^ _5416_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5416_/X (sky130_fd_sc_hd__buf_1)
                                         _0909_ (net)
                  0.03    0.00    0.50 ^ _8733_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8733_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8734_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8734_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8734_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8734_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][31] (net)
                  0.04    0.00    0.30 ^ _5417_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5417_/X (sky130_fd_sc_hd__mux2_2)
                                         _3739_ (net)
                  0.03    0.00    0.43 ^ _5418_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5418_/X (sky130_fd_sc_hd__buf_1)
                                         _0910_ (net)
                  0.03    0.00    0.50 ^ _8734_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8734_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7871_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7871_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7871_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7871_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][0] (net)
                  0.04    0.00    0.30 ^ _7221_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7221_/X (sky130_fd_sc_hd__mux2_2)
                                         _2462_ (net)
                  0.03    0.00    0.43 ^ _7222_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7222_/X (sky130_fd_sc_hd__buf_1)
                                         _0047_ (net)
                  0.03    0.00    0.50 ^ _7871_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7871_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7872_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7872_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7872_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7872_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][1] (net)
                  0.04    0.00    0.30 ^ _7225_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7225_/X (sky130_fd_sc_hd__mux2_2)
                                         _2465_ (net)
                  0.03    0.00    0.43 ^ _7226_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7226_/X (sky130_fd_sc_hd__buf_1)
                                         _0048_ (net)
                  0.03    0.00    0.50 ^ _7872_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7872_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7873_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7873_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7873_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7873_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][2] (net)
                  0.04    0.00    0.30 ^ _7229_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7229_/X (sky130_fd_sc_hd__mux2_2)
                                         _2468_ (net)
                  0.03    0.00    0.43 ^ _7230_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7230_/X (sky130_fd_sc_hd__buf_1)
                                         _0049_ (net)
                  0.03    0.00    0.50 ^ _7873_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7873_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7874_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7874_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7874_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7874_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][3] (net)
                  0.04    0.00    0.30 ^ _7233_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7233_/X (sky130_fd_sc_hd__mux2_2)
                                         _2471_ (net)
                  0.03    0.00    0.43 ^ _7234_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7234_/X (sky130_fd_sc_hd__buf_1)
                                         _0050_ (net)
                  0.03    0.00    0.50 ^ _7874_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7874_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7875_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7875_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7875_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7875_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][4] (net)
                  0.04    0.00    0.30 ^ _7237_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7237_/X (sky130_fd_sc_hd__mux2_2)
                                         _2474_ (net)
                  0.03    0.00    0.43 ^ _7238_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7238_/X (sky130_fd_sc_hd__buf_1)
                                         _0051_ (net)
                  0.03    0.00    0.50 ^ _7875_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7875_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7876_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7876_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7876_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7876_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][5] (net)
                  0.04    0.00    0.30 ^ _7242_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7242_/X (sky130_fd_sc_hd__mux2_2)
                                         _2478_ (net)
                  0.03    0.00    0.43 ^ _7243_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7243_/X (sky130_fd_sc_hd__buf_1)
                                         _0052_ (net)
                  0.03    0.00    0.50 ^ _7876_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7876_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7877_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7877_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7877_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7877_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][6] (net)
                  0.04    0.00    0.30 ^ _7246_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7246_/X (sky130_fd_sc_hd__mux2_2)
                                         _2481_ (net)
                  0.03    0.00    0.43 ^ _7247_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7247_/X (sky130_fd_sc_hd__buf_1)
                                         _0053_ (net)
                  0.03    0.00    0.50 ^ _7877_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7877_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7878_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7878_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7878_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7878_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][7] (net)
                  0.04    0.00    0.30 ^ _7250_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7250_/X (sky130_fd_sc_hd__mux2_2)
                                         _2484_ (net)
                  0.03    0.00    0.43 ^ _7251_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7251_/X (sky130_fd_sc_hd__buf_1)
                                         _0054_ (net)
                  0.03    0.00    0.50 ^ _7878_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7878_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7879_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7879_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7879_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7879_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][8] (net)
                  0.04    0.00    0.30 ^ _7254_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7254_/X (sky130_fd_sc_hd__mux2_2)
                                         _2487_ (net)
                  0.03    0.00    0.43 ^ _7255_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7255_/X (sky130_fd_sc_hd__buf_1)
                                         _0055_ (net)
                  0.03    0.00    0.50 ^ _7879_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7879_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7880_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7880_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7880_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7880_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][9] (net)
                  0.04    0.00    0.30 ^ _7258_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7258_/X (sky130_fd_sc_hd__mux2_2)
                                         _2490_ (net)
                  0.03    0.00    0.43 ^ _7259_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7259_/X (sky130_fd_sc_hd__buf_1)
                                         _0056_ (net)
                  0.03    0.00    0.50 ^ _7880_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7880_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7881_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7881_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7881_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7881_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][10] (net)
                  0.04    0.00    0.30 ^ _7263_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7263_/X (sky130_fd_sc_hd__mux2_2)
                                         _2494_ (net)
                  0.03    0.00    0.43 ^ _7264_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7264_/X (sky130_fd_sc_hd__buf_1)
                                         _0057_ (net)
                  0.03    0.00    0.50 ^ _7881_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7881_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7882_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7882_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7882_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7882_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][11] (net)
                  0.04    0.00    0.30 ^ _7267_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7267_/X (sky130_fd_sc_hd__mux2_2)
                                         _2497_ (net)
                  0.03    0.00    0.43 ^ _7268_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7268_/X (sky130_fd_sc_hd__buf_1)
                                         _0058_ (net)
                  0.03    0.00    0.50 ^ _7882_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7882_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7883_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7883_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7883_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7883_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][12] (net)
                  0.04    0.00    0.30 ^ _7271_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7271_/X (sky130_fd_sc_hd__mux2_2)
                                         _2500_ (net)
                  0.03    0.00    0.43 ^ _7272_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7272_/X (sky130_fd_sc_hd__buf_1)
                                         _0059_ (net)
                  0.03    0.00    0.50 ^ _7883_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7883_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7884_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7884_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7884_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7884_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][13] (net)
                  0.04    0.00    0.30 ^ _7275_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7275_/X (sky130_fd_sc_hd__mux2_2)
                                         _2503_ (net)
                  0.03    0.00    0.43 ^ _7276_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7276_/X (sky130_fd_sc_hd__buf_1)
                                         _0060_ (net)
                  0.03    0.00    0.50 ^ _7884_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7884_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7885_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7885_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7885_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7885_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][14] (net)
                  0.04    0.00    0.30 ^ _7279_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7279_/X (sky130_fd_sc_hd__mux2_2)
                                         _2506_ (net)
                  0.03    0.00    0.43 ^ _7280_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7280_/X (sky130_fd_sc_hd__buf_1)
                                         _0061_ (net)
                  0.03    0.00    0.50 ^ _7885_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7885_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7886_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7886_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7886_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7886_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][15] (net)
                  0.04    0.00    0.30 ^ _7284_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7284_/X (sky130_fd_sc_hd__mux2_2)
                                         _2510_ (net)
                  0.03    0.00    0.43 ^ _7285_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7285_/X (sky130_fd_sc_hd__buf_1)
                                         _0062_ (net)
                  0.03    0.00    0.50 ^ _7886_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7886_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7887_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7887_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7887_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7887_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][16] (net)
                  0.04    0.00    0.30 ^ _7288_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7288_/X (sky130_fd_sc_hd__mux2_2)
                                         _2513_ (net)
                  0.03    0.00    0.43 ^ _7289_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7289_/X (sky130_fd_sc_hd__buf_1)
                                         _0063_ (net)
                  0.03    0.00    0.50 ^ _7887_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7887_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7888_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7888_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7888_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7888_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][17] (net)
                  0.04    0.00    0.30 ^ _7292_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7292_/X (sky130_fd_sc_hd__mux2_2)
                                         _2516_ (net)
                  0.03    0.00    0.43 ^ _7293_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7293_/X (sky130_fd_sc_hd__buf_1)
                                         _0064_ (net)
                  0.03    0.00    0.50 ^ _7888_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7888_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7889_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7889_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7889_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7889_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][18] (net)
                  0.04    0.00    0.30 ^ _7296_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7296_/X (sky130_fd_sc_hd__mux2_2)
                                         _2519_ (net)
                  0.03    0.00    0.43 ^ _7297_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7297_/X (sky130_fd_sc_hd__buf_1)
                                         _0065_ (net)
                  0.03    0.00    0.50 ^ _7889_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7889_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7890_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7890_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7890_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7890_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][19] (net)
                  0.04    0.00    0.30 ^ _7300_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7300_/X (sky130_fd_sc_hd__mux2_2)
                                         _2522_ (net)
                  0.03    0.00    0.43 ^ _7301_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7301_/X (sky130_fd_sc_hd__buf_1)
                                         _0066_ (net)
                  0.03    0.00    0.50 ^ _7890_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7890_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7891_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7891_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7891_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7891_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][20] (net)
                  0.04    0.00    0.30 ^ _7305_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7305_/X (sky130_fd_sc_hd__mux2_2)
                                         _2526_ (net)
                  0.03    0.00    0.43 ^ _7306_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7306_/X (sky130_fd_sc_hd__buf_1)
                                         _0067_ (net)
                  0.03    0.00    0.50 ^ _7891_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7891_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7892_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7892_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7892_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7892_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][21] (net)
                  0.04    0.00    0.30 ^ _7309_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7309_/X (sky130_fd_sc_hd__mux2_2)
                                         _2529_ (net)
                  0.03    0.00    0.43 ^ _7310_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7310_/X (sky130_fd_sc_hd__buf_1)
                                         _0068_ (net)
                  0.03    0.00    0.50 ^ _7892_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7892_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7893_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7893_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7893_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7893_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][22] (net)
                  0.04    0.00    0.30 ^ _7313_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7313_/X (sky130_fd_sc_hd__mux2_2)
                                         _2532_ (net)
                  0.03    0.00    0.43 ^ _7314_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7314_/X (sky130_fd_sc_hd__buf_1)
                                         _0069_ (net)
                  0.03    0.00    0.50 ^ _7893_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7893_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7894_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7894_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7894_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7894_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][23] (net)
                  0.04    0.00    0.30 ^ _7317_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7317_/X (sky130_fd_sc_hd__mux2_2)
                                         _2535_ (net)
                  0.03    0.00    0.43 ^ _7318_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7318_/X (sky130_fd_sc_hd__buf_1)
                                         _0070_ (net)
                  0.03    0.00    0.50 ^ _7894_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7894_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7895_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7895_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7895_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7895_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][24] (net)
                  0.04    0.00    0.30 ^ _7321_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7321_/X (sky130_fd_sc_hd__mux2_2)
                                         _2538_ (net)
                  0.03    0.00    0.43 ^ _7322_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7322_/X (sky130_fd_sc_hd__buf_1)
                                         _0071_ (net)
                  0.03    0.00    0.50 ^ _7895_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7895_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7896_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7896_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7896_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7896_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][25] (net)
                  0.04    0.00    0.30 ^ _7326_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7326_/X (sky130_fd_sc_hd__mux2_2)
                                         _2542_ (net)
                  0.03    0.00    0.43 ^ _7327_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7327_/X (sky130_fd_sc_hd__buf_1)
                                         _0072_ (net)
                  0.03    0.00    0.50 ^ _7896_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7896_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7897_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7897_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7897_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7897_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][26] (net)
                  0.04    0.00    0.30 ^ _7330_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7330_/X (sky130_fd_sc_hd__mux2_2)
                                         _2545_ (net)
                  0.03    0.00    0.43 ^ _7331_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7331_/X (sky130_fd_sc_hd__buf_1)
                                         _0073_ (net)
                  0.03    0.00    0.50 ^ _7897_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7897_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7898_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7898_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7898_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7898_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][27] (net)
                  0.04    0.00    0.30 ^ _7334_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7334_/X (sky130_fd_sc_hd__mux2_2)
                                         _2548_ (net)
                  0.03    0.00    0.43 ^ _7335_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7335_/X (sky130_fd_sc_hd__buf_1)
                                         _0074_ (net)
                  0.03    0.00    0.50 ^ _7898_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7898_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7899_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7899_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7899_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7899_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][28] (net)
                  0.04    0.00    0.30 ^ _7338_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7338_/X (sky130_fd_sc_hd__mux2_2)
                                         _2551_ (net)
                  0.03    0.00    0.43 ^ _7339_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7339_/X (sky130_fd_sc_hd__buf_1)
                                         _0075_ (net)
                  0.03    0.00    0.50 ^ _7899_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7899_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7900_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7900_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7900_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7900_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][29] (net)
                  0.04    0.00    0.30 ^ _7342_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7342_/X (sky130_fd_sc_hd__mux2_2)
                                         _2554_ (net)
                  0.03    0.00    0.43 ^ _7343_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7343_/X (sky130_fd_sc_hd__buf_1)
                                         _0076_ (net)
                  0.03    0.00    0.50 ^ _7900_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7900_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8127_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8127_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8127_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8127_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][0] (net)
                  0.04    0.00    0.30 ^ _3955_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3955_/X (sky130_fd_sc_hd__mux2_2)
                                         _2884_ (net)
                  0.03    0.00    0.43 ^ _3956_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3956_/X (sky130_fd_sc_hd__buf_1)
                                         _0303_ (net)
                  0.03    0.00    0.50 ^ _8127_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8127_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8128_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8128_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8128_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8128_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][1] (net)
                  0.04    0.00    0.30 ^ _3957_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3957_/X (sky130_fd_sc_hd__mux2_2)
                                         _2885_ (net)
                  0.03    0.00    0.43 ^ _3958_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3958_/X (sky130_fd_sc_hd__buf_1)
                                         _0304_ (net)
                  0.03    0.00    0.50 ^ _8128_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8128_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8129_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8129_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8129_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8129_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][2] (net)
                  0.04    0.00    0.30 ^ _3959_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3959_/X (sky130_fd_sc_hd__mux2_2)
                                         _2886_ (net)
                  0.03    0.00    0.43 ^ _3960_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3960_/X (sky130_fd_sc_hd__buf_1)
                                         _0305_ (net)
                  0.03    0.00    0.50 ^ _8129_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8129_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8130_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8130_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8130_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8130_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][3] (net)
                  0.04    0.00    0.30 ^ _3961_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3961_/X (sky130_fd_sc_hd__mux2_2)
                                         _2887_ (net)
                  0.03    0.00    0.43 ^ _3962_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3962_/X (sky130_fd_sc_hd__buf_1)
                                         _0306_ (net)
                  0.03    0.00    0.50 ^ _8130_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8130_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8131_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8131_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8131_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8131_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][4] (net)
                  0.04    0.00    0.30 ^ _3963_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3963_/X (sky130_fd_sc_hd__mux2_2)
                                         _2888_ (net)
                  0.03    0.00    0.43 ^ _3964_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3964_/X (sky130_fd_sc_hd__buf_1)
                                         _0307_ (net)
                  0.03    0.00    0.50 ^ _8131_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8131_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8132_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8132_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8132_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8132_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][5] (net)
                  0.04    0.00    0.30 ^ _3966_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3966_/X (sky130_fd_sc_hd__mux2_2)
                                         _2890_ (net)
                  0.03    0.00    0.43 ^ _3967_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3967_/X (sky130_fd_sc_hd__buf_1)
                                         _0308_ (net)
                  0.03    0.00    0.50 ^ _8132_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8132_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8133_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8133_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8133_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8133_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][6] (net)
                  0.04    0.00    0.30 ^ _3968_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3968_/X (sky130_fd_sc_hd__mux2_2)
                                         _2891_ (net)
                  0.03    0.00    0.43 ^ _3969_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3969_/X (sky130_fd_sc_hd__buf_1)
                                         _0309_ (net)
                  0.03    0.00    0.50 ^ _8133_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8133_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8134_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8134_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8134_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8134_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][7] (net)
                  0.04    0.00    0.30 ^ _3970_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3970_/X (sky130_fd_sc_hd__mux2_2)
                                         _2892_ (net)
                  0.03    0.00    0.43 ^ _3971_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3971_/X (sky130_fd_sc_hd__buf_1)
                                         _0310_ (net)
                  0.03    0.00    0.50 ^ _8134_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8134_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8135_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8135_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8135_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8135_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][8] (net)
                  0.04    0.00    0.30 ^ _3972_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3972_/X (sky130_fd_sc_hd__mux2_2)
                                         _2893_ (net)
                  0.03    0.00    0.43 ^ _3973_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3973_/X (sky130_fd_sc_hd__buf_1)
                                         _0311_ (net)
                  0.03    0.00    0.50 ^ _8135_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8135_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8136_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8136_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8136_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8136_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][9] (net)
                  0.04    0.00    0.30 ^ _3974_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3974_/X (sky130_fd_sc_hd__mux2_2)
                                         _2894_ (net)
                  0.03    0.00    0.43 ^ _3975_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3975_/X (sky130_fd_sc_hd__buf_1)
                                         _0312_ (net)
                  0.03    0.00    0.50 ^ _8136_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8136_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8137_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8137_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8137_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8137_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][10] (net)
                  0.04    0.00    0.30 ^ _3977_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3977_/X (sky130_fd_sc_hd__mux2_2)
                                         _2896_ (net)
                  0.03    0.00    0.43 ^ _3978_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3978_/X (sky130_fd_sc_hd__buf_1)
                                         _0313_ (net)
                  0.03    0.00    0.50 ^ _8137_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8137_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8138_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8138_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8138_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8138_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][11] (net)
                  0.04    0.00    0.30 ^ _3979_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3979_/X (sky130_fd_sc_hd__mux2_2)
                                         _2897_ (net)
                  0.03    0.00    0.43 ^ _3980_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3980_/X (sky130_fd_sc_hd__buf_1)
                                         _0314_ (net)
                  0.03    0.00    0.50 ^ _8138_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8138_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8139_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8139_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8139_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8139_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][12] (net)
                  0.04    0.00    0.30 ^ _3981_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3981_/X (sky130_fd_sc_hd__mux2_2)
                                         _2898_ (net)
                  0.03    0.00    0.43 ^ _3982_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3982_/X (sky130_fd_sc_hd__buf_1)
                                         _0315_ (net)
                  0.03    0.00    0.50 ^ _8139_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8139_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8140_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8140_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8140_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8140_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][13] (net)
                  0.04    0.00    0.30 ^ _3983_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3983_/X (sky130_fd_sc_hd__mux2_2)
                                         _2899_ (net)
                  0.03    0.00    0.43 ^ _3984_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3984_/X (sky130_fd_sc_hd__buf_1)
                                         _0316_ (net)
                  0.03    0.00    0.50 ^ _8140_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8140_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8141_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8141_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8141_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8141_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][14] (net)
                  0.04    0.00    0.30 ^ _3985_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3985_/X (sky130_fd_sc_hd__mux2_2)
                                         _2900_ (net)
                  0.03    0.00    0.43 ^ _3986_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3986_/X (sky130_fd_sc_hd__buf_1)
                                         _0317_ (net)
                  0.03    0.00    0.50 ^ _8141_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8141_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8142_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8142_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8142_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8142_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][15] (net)
                  0.04    0.00    0.30 ^ _3988_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3988_/X (sky130_fd_sc_hd__mux2_2)
                                         _2902_ (net)
                  0.03    0.00    0.43 ^ _3989_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3989_/X (sky130_fd_sc_hd__buf_1)
                                         _0318_ (net)
                  0.03    0.00    0.50 ^ _8142_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8142_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8143_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8143_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8143_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8143_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][16] (net)
                  0.04    0.00    0.30 ^ _3990_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3990_/X (sky130_fd_sc_hd__mux2_2)
                                         _2903_ (net)
                  0.03    0.00    0.43 ^ _3991_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3991_/X (sky130_fd_sc_hd__buf_1)
                                         _0319_ (net)
                  0.03    0.00    0.50 ^ _8143_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8143_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8144_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8144_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8144_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8144_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][17] (net)
                  0.04    0.00    0.30 ^ _3992_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3992_/X (sky130_fd_sc_hd__mux2_2)
                                         _2904_ (net)
                  0.03    0.00    0.43 ^ _3993_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3993_/X (sky130_fd_sc_hd__buf_1)
                                         _0320_ (net)
                  0.03    0.00    0.50 ^ _8144_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8144_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8145_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8145_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8145_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8145_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][18] (net)
                  0.04    0.00    0.30 ^ _3994_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3994_/X (sky130_fd_sc_hd__mux2_2)
                                         _2905_ (net)
                  0.03    0.00    0.43 ^ _3995_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3995_/X (sky130_fd_sc_hd__buf_1)
                                         _0321_ (net)
                  0.03    0.00    0.50 ^ _8145_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8145_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8146_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8146_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8146_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8146_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][19] (net)
                  0.04    0.00    0.30 ^ _3996_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3996_/X (sky130_fd_sc_hd__mux2_2)
                                         _2906_ (net)
                  0.03    0.00    0.43 ^ _3997_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3997_/X (sky130_fd_sc_hd__buf_1)
                                         _0322_ (net)
                  0.03    0.00    0.50 ^ _8146_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8146_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8147_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8147_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8147_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8147_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][20] (net)
                  0.04    0.00    0.30 ^ _3999_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3999_/X (sky130_fd_sc_hd__mux2_2)
                                         _2908_ (net)
                  0.03    0.00    0.43 ^ _4000_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4000_/X (sky130_fd_sc_hd__buf_1)
                                         _0323_ (net)
                  0.03    0.00    0.50 ^ _8147_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8147_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8148_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8148_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8148_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8148_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][21] (net)
                  0.04    0.00    0.30 ^ _4001_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4001_/X (sky130_fd_sc_hd__mux2_2)
                                         _2909_ (net)
                  0.03    0.00    0.43 ^ _4002_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4002_/X (sky130_fd_sc_hd__buf_1)
                                         _0324_ (net)
                  0.03    0.00    0.50 ^ _8148_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8148_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8149_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8149_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8149_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8149_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][22] (net)
                  0.04    0.00    0.30 ^ _4003_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4003_/X (sky130_fd_sc_hd__mux2_2)
                                         _2910_ (net)
                  0.03    0.00    0.43 ^ _4004_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4004_/X (sky130_fd_sc_hd__buf_1)
                                         _0325_ (net)
                  0.03    0.00    0.50 ^ _8149_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8149_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8150_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8150_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8150_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8150_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][23] (net)
                  0.04    0.00    0.30 ^ _4005_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4005_/X (sky130_fd_sc_hd__mux2_2)
                                         _2911_ (net)
                  0.03    0.00    0.43 ^ _4006_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4006_/X (sky130_fd_sc_hd__buf_1)
                                         _0326_ (net)
                  0.03    0.00    0.50 ^ _8150_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8150_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8151_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8151_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8151_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8151_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][24] (net)
                  0.04    0.00    0.30 ^ _4007_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4007_/X (sky130_fd_sc_hd__mux2_2)
                                         _2912_ (net)
                  0.03    0.00    0.43 ^ _4008_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4008_/X (sky130_fd_sc_hd__buf_1)
                                         _0327_ (net)
                  0.03    0.00    0.50 ^ _8151_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8151_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8152_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8152_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8152_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8152_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][25] (net)
                  0.04    0.00    0.30 ^ _4010_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4010_/X (sky130_fd_sc_hd__mux2_2)
                                         _2914_ (net)
                  0.03    0.00    0.43 ^ _4011_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4011_/X (sky130_fd_sc_hd__buf_1)
                                         _0328_ (net)
                  0.03    0.00    0.50 ^ _8152_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8152_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8153_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8153_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8153_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8153_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][26] (net)
                  0.04    0.00    0.30 ^ _4012_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4012_/X (sky130_fd_sc_hd__mux2_2)
                                         _2915_ (net)
                  0.03    0.00    0.43 ^ _4013_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4013_/X (sky130_fd_sc_hd__buf_1)
                                         _0329_ (net)
                  0.03    0.00    0.50 ^ _8153_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8153_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8154_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8154_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8154_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8154_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][27] (net)
                  0.04    0.00    0.30 ^ _4014_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4014_/X (sky130_fd_sc_hd__mux2_2)
                                         _2916_ (net)
                  0.03    0.00    0.43 ^ _4015_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4015_/X (sky130_fd_sc_hd__buf_1)
                                         _0330_ (net)
                  0.03    0.00    0.50 ^ _8154_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8154_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8155_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8155_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8155_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8155_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][28] (net)
                  0.04    0.00    0.30 ^ _4016_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4016_/X (sky130_fd_sc_hd__mux2_2)
                                         _2917_ (net)
                  0.03    0.00    0.43 ^ _4017_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4017_/X (sky130_fd_sc_hd__buf_1)
                                         _0331_ (net)
                  0.03    0.00    0.50 ^ _8155_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8155_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8156_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8156_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8156_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8156_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][29] (net)
                  0.04    0.00    0.30 ^ _4018_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4018_/X (sky130_fd_sc_hd__mux2_2)
                                         _2918_ (net)
                  0.03    0.00    0.43 ^ _4019_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4019_/X (sky130_fd_sc_hd__buf_1)
                                         _0332_ (net)
                  0.03    0.00    0.50 ^ _8156_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8156_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8255_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8255_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8255_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8255_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][0] (net)
                  0.04    0.00    0.30 ^ _4291_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4291_/X (sky130_fd_sc_hd__mux2_2)
                                         _3092_ (net)
                  0.03    0.00    0.43 ^ _4292_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4292_/X (sky130_fd_sc_hd__buf_1)
                                         _0431_ (net)
                  0.03    0.00    0.50 ^ _8255_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8255_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8256_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8256_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8256_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8256_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][1] (net)
                  0.04    0.00    0.30 ^ _4293_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4293_/X (sky130_fd_sc_hd__mux2_2)
                                         _3093_ (net)
                  0.03    0.00    0.43 ^ _4294_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4294_/X (sky130_fd_sc_hd__buf_1)
                                         _0432_ (net)
                  0.03    0.00    0.50 ^ _8256_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8256_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8257_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8257_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8257_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8257_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][2] (net)
                  0.04    0.00    0.30 ^ _4295_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4295_/X (sky130_fd_sc_hd__mux2_2)
                                         _3094_ (net)
                  0.03    0.00    0.43 ^ _4296_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4296_/X (sky130_fd_sc_hd__buf_1)
                                         _0433_ (net)
                  0.03    0.00    0.50 ^ _8257_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8257_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8258_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8258_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8258_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8258_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][3] (net)
                  0.04    0.00    0.30 ^ _4297_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4297_/X (sky130_fd_sc_hd__mux2_2)
                                         _3095_ (net)
                  0.03    0.00    0.43 ^ _4298_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4298_/X (sky130_fd_sc_hd__buf_1)
                                         _0434_ (net)
                  0.03    0.00    0.50 ^ _8258_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8258_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8259_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8259_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8259_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8259_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][4] (net)
                  0.04    0.00    0.30 ^ _4299_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4299_/X (sky130_fd_sc_hd__mux2_2)
                                         _3096_ (net)
                  0.03    0.00    0.43 ^ _4300_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4300_/X (sky130_fd_sc_hd__buf_1)
                                         _0435_ (net)
                  0.03    0.00    0.50 ^ _8259_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8259_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8260_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8260_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8260_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8260_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][5] (net)
                  0.04    0.00    0.30 ^ _4302_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4302_/X (sky130_fd_sc_hd__mux2_2)
                                         _3098_ (net)
                  0.03    0.00    0.43 ^ _4303_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4303_/X (sky130_fd_sc_hd__buf_1)
                                         _0436_ (net)
                  0.03    0.00    0.50 ^ _8260_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8260_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8261_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8261_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8261_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8261_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][6] (net)
                  0.04    0.00    0.30 ^ _4304_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4304_/X (sky130_fd_sc_hd__mux2_2)
                                         _3099_ (net)
                  0.03    0.00    0.43 ^ _4305_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4305_/X (sky130_fd_sc_hd__buf_1)
                                         _0437_ (net)
                  0.03    0.00    0.50 ^ _8261_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8261_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8262_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8262_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8262_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8262_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][7] (net)
                  0.04    0.00    0.30 ^ _4306_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4306_/X (sky130_fd_sc_hd__mux2_2)
                                         _3100_ (net)
                  0.03    0.00    0.43 ^ _4307_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4307_/X (sky130_fd_sc_hd__buf_1)
                                         _0438_ (net)
                  0.03    0.00    0.50 ^ _8262_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8262_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8263_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8263_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8263_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8263_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][8] (net)
                  0.04    0.00    0.30 ^ _4308_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4308_/X (sky130_fd_sc_hd__mux2_2)
                                         _3101_ (net)
                  0.03    0.00    0.43 ^ _4309_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4309_/X (sky130_fd_sc_hd__buf_1)
                                         _0439_ (net)
                  0.03    0.00    0.50 ^ _8263_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8263_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8264_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8264_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8264_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8264_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][9] (net)
                  0.04    0.00    0.30 ^ _4310_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4310_/X (sky130_fd_sc_hd__mux2_2)
                                         _3102_ (net)
                  0.03    0.00    0.43 ^ _4311_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4311_/X (sky130_fd_sc_hd__buf_1)
                                         _0440_ (net)
                  0.03    0.00    0.50 ^ _8264_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8264_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8265_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8265_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8265_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8265_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][10] (net)
                  0.04    0.00    0.30 ^ _4313_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4313_/X (sky130_fd_sc_hd__mux2_2)
                                         _3104_ (net)
                  0.03    0.00    0.43 ^ _4314_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4314_/X (sky130_fd_sc_hd__buf_1)
                                         _0441_ (net)
                  0.03    0.00    0.50 ^ _8265_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8265_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8266_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8266_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8266_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8266_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][11] (net)
                  0.04    0.00    0.30 ^ _4315_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4315_/X (sky130_fd_sc_hd__mux2_2)
                                         _3105_ (net)
                  0.03    0.00    0.43 ^ _4316_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4316_/X (sky130_fd_sc_hd__buf_1)
                                         _0442_ (net)
                  0.03    0.00    0.50 ^ _8266_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8266_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8267_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8267_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8267_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8267_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][12] (net)
                  0.04    0.00    0.30 ^ _4317_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4317_/X (sky130_fd_sc_hd__mux2_2)
                                         _3106_ (net)
                  0.03    0.00    0.43 ^ _4318_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4318_/X (sky130_fd_sc_hd__buf_1)
                                         _0443_ (net)
                  0.03    0.00    0.50 ^ _8267_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8267_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8268_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8268_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8268_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8268_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][13] (net)
                  0.04    0.00    0.30 ^ _4319_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4319_/X (sky130_fd_sc_hd__mux2_2)
                                         _3107_ (net)
                  0.03    0.00    0.43 ^ _4320_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4320_/X (sky130_fd_sc_hd__buf_1)
                                         _0444_ (net)
                  0.03    0.00    0.50 ^ _8268_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8268_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8269_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8269_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8269_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8269_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][14] (net)
                  0.04    0.00    0.30 ^ _4321_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4321_/X (sky130_fd_sc_hd__mux2_2)
                                         _3108_ (net)
                  0.03    0.00    0.43 ^ _4322_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4322_/X (sky130_fd_sc_hd__buf_1)
                                         _0445_ (net)
                  0.03    0.00    0.50 ^ _8269_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8269_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8270_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8270_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8270_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8270_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][15] (net)
                  0.04    0.00    0.30 ^ _4324_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4324_/X (sky130_fd_sc_hd__mux2_2)
                                         _3110_ (net)
                  0.03    0.00    0.43 ^ _4325_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4325_/X (sky130_fd_sc_hd__buf_1)
                                         _0446_ (net)
                  0.03    0.00    0.50 ^ _8270_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8270_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8271_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8271_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8271_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8271_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][16] (net)
                  0.04    0.00    0.30 ^ _4326_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4326_/X (sky130_fd_sc_hd__mux2_2)
                                         _3111_ (net)
                  0.03    0.00    0.43 ^ _4327_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4327_/X (sky130_fd_sc_hd__buf_1)
                                         _0447_ (net)
                  0.03    0.00    0.50 ^ _8271_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8271_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8272_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8272_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8272_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8272_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][17] (net)
                  0.04    0.00    0.30 ^ _4328_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4328_/X (sky130_fd_sc_hd__mux2_2)
                                         _3112_ (net)
                  0.03    0.00    0.43 ^ _4329_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4329_/X (sky130_fd_sc_hd__buf_1)
                                         _0448_ (net)
                  0.03    0.00    0.50 ^ _8272_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8272_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8273_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8273_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8273_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8273_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][18] (net)
                  0.04    0.00    0.30 ^ _4330_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4330_/X (sky130_fd_sc_hd__mux2_2)
                                         _3113_ (net)
                  0.03    0.00    0.43 ^ _4331_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4331_/X (sky130_fd_sc_hd__buf_1)
                                         _0449_ (net)
                  0.03    0.00    0.50 ^ _8273_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8273_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8274_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8274_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8274_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8274_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][19] (net)
                  0.04    0.00    0.30 ^ _4332_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4332_/X (sky130_fd_sc_hd__mux2_2)
                                         _3114_ (net)
                  0.03    0.00    0.43 ^ _4333_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4333_/X (sky130_fd_sc_hd__buf_1)
                                         _0450_ (net)
                  0.03    0.00    0.50 ^ _8274_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8274_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8275_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8275_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8275_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8275_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][20] (net)
                  0.04    0.00    0.30 ^ _4335_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4335_/X (sky130_fd_sc_hd__mux2_2)
                                         _3116_ (net)
                  0.03    0.00    0.43 ^ _4336_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4336_/X (sky130_fd_sc_hd__buf_1)
                                         _0451_ (net)
                  0.03    0.00    0.50 ^ _8275_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8275_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8276_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8276_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8276_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8276_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][21] (net)
                  0.04    0.00    0.30 ^ _4337_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4337_/X (sky130_fd_sc_hd__mux2_2)
                                         _3117_ (net)
                  0.03    0.00    0.43 ^ _4338_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4338_/X (sky130_fd_sc_hd__buf_1)
                                         _0452_ (net)
                  0.03    0.00    0.50 ^ _8276_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8276_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8277_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8277_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8277_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8277_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][22] (net)
                  0.04    0.00    0.30 ^ _4339_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4339_/X (sky130_fd_sc_hd__mux2_2)
                                         _3118_ (net)
                  0.03    0.00    0.43 ^ _4340_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4340_/X (sky130_fd_sc_hd__buf_1)
                                         _0453_ (net)
                  0.03    0.00    0.50 ^ _8277_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8277_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8278_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8278_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8278_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8278_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][23] (net)
                  0.04    0.00    0.30 ^ _4341_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4341_/X (sky130_fd_sc_hd__mux2_2)
                                         _3119_ (net)
                  0.03    0.00    0.43 ^ _4342_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4342_/X (sky130_fd_sc_hd__buf_1)
                                         _0454_ (net)
                  0.03    0.00    0.50 ^ _8278_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8278_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8279_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8279_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8279_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8279_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][24] (net)
                  0.04    0.00    0.30 ^ _4343_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4343_/X (sky130_fd_sc_hd__mux2_2)
                                         _3120_ (net)
                  0.03    0.00    0.43 ^ _4344_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4344_/X (sky130_fd_sc_hd__buf_1)
                                         _0455_ (net)
                  0.03    0.00    0.50 ^ _8279_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8279_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8280_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8280_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8280_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8280_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][25] (net)
                  0.04    0.00    0.30 ^ _4346_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4346_/X (sky130_fd_sc_hd__mux2_2)
                                         _3122_ (net)
                  0.03    0.00    0.43 ^ _4347_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4347_/X (sky130_fd_sc_hd__buf_1)
                                         _0456_ (net)
                  0.03    0.00    0.50 ^ _8280_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8280_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8281_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8281_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8281_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8281_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][26] (net)
                  0.04    0.00    0.30 ^ _4348_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4348_/X (sky130_fd_sc_hd__mux2_2)
                                         _3123_ (net)
                  0.03    0.00    0.43 ^ _4349_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4349_/X (sky130_fd_sc_hd__buf_1)
                                         _0457_ (net)
                  0.03    0.00    0.50 ^ _8281_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8281_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8282_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8282_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8282_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8282_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][27] (net)
                  0.04    0.00    0.30 ^ _4350_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4350_/X (sky130_fd_sc_hd__mux2_2)
                                         _3124_ (net)
                  0.03    0.00    0.43 ^ _4351_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4351_/X (sky130_fd_sc_hd__buf_1)
                                         _0458_ (net)
                  0.03    0.00    0.50 ^ _8282_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8282_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8283_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8283_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8283_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8283_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][28] (net)
                  0.04    0.00    0.30 ^ _4352_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4352_/X (sky130_fd_sc_hd__mux2_2)
                                         _3125_ (net)
                  0.03    0.00    0.43 ^ _4353_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4353_/X (sky130_fd_sc_hd__buf_1)
                                         _0459_ (net)
                  0.03    0.00    0.50 ^ _8283_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8283_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8284_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8284_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8284_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8284_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][29] (net)
                  0.04    0.00    0.30 ^ _4354_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4354_/X (sky130_fd_sc_hd__mux2_2)
                                         _3126_ (net)
                  0.03    0.00    0.43 ^ _4355_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4355_/X (sky130_fd_sc_hd__buf_1)
                                         _0460_ (net)
                  0.03    0.00    0.50 ^ _8284_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8284_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8703_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8703_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8703_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8703_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][0] (net)
                  0.04    0.00    0.30 ^ _5350_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5350_/X (sky130_fd_sc_hd__mux2_2)
                                         _3703_ (net)
                  0.03    0.00    0.43 ^ _5351_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5351_/X (sky130_fd_sc_hd__buf_1)
                                         _0879_ (net)
                  0.03    0.00    0.50 ^ _8703_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8703_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8704_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8704_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8704_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8704_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][1] (net)
                  0.04    0.00    0.30 ^ _5352_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5352_/X (sky130_fd_sc_hd__mux2_2)
                                         _3704_ (net)
                  0.03    0.00    0.43 ^ _5353_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5353_/X (sky130_fd_sc_hd__buf_1)
                                         _0880_ (net)
                  0.03    0.00    0.50 ^ _8704_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8704_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8705_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8705_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8705_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8705_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][2] (net)
                  0.04    0.00    0.30 ^ _5354_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5354_/X (sky130_fd_sc_hd__mux2_2)
                                         _3705_ (net)
                  0.03    0.00    0.43 ^ _5355_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5355_/X (sky130_fd_sc_hd__buf_1)
                                         _0881_ (net)
                  0.03    0.00    0.50 ^ _8705_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8705_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8706_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8706_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8706_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8706_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][3] (net)
                  0.04    0.00    0.30 ^ _5356_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5356_/X (sky130_fd_sc_hd__mux2_2)
                                         _3706_ (net)
                  0.03    0.00    0.43 ^ _5357_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5357_/X (sky130_fd_sc_hd__buf_1)
                                         _0882_ (net)
                  0.03    0.00    0.50 ^ _8706_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8706_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8707_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8707_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8707_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8707_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][4] (net)
                  0.04    0.00    0.30 ^ _5358_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5358_/X (sky130_fd_sc_hd__mux2_2)
                                         _3707_ (net)
                  0.03    0.00    0.43 ^ _5359_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5359_/X (sky130_fd_sc_hd__buf_1)
                                         _0883_ (net)
                  0.03    0.00    0.50 ^ _8707_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8707_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8708_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8708_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8708_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8708_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][5] (net)
                  0.04    0.00    0.30 ^ _5361_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5361_/X (sky130_fd_sc_hd__mux2_2)
                                         _3709_ (net)
                  0.03    0.00    0.43 ^ _5362_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5362_/X (sky130_fd_sc_hd__buf_1)
                                         _0884_ (net)
                  0.03    0.00    0.50 ^ _8708_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8708_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8709_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8709_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8709_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8709_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][6] (net)
                  0.04    0.00    0.30 ^ _5363_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5363_/X (sky130_fd_sc_hd__mux2_2)
                                         _3710_ (net)
                  0.03    0.00    0.43 ^ _5364_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5364_/X (sky130_fd_sc_hd__buf_1)
                                         _0885_ (net)
                  0.03    0.00    0.50 ^ _8709_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8709_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8710_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8710_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8710_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8710_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][7] (net)
                  0.04    0.00    0.30 ^ _5365_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5365_/X (sky130_fd_sc_hd__mux2_2)
                                         _3711_ (net)
                  0.03    0.00    0.43 ^ _5366_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5366_/X (sky130_fd_sc_hd__buf_1)
                                         _0886_ (net)
                  0.03    0.00    0.50 ^ _8710_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8710_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8711_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8711_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8711_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8711_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][8] (net)
                  0.04    0.00    0.30 ^ _5367_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5367_/X (sky130_fd_sc_hd__mux2_2)
                                         _3712_ (net)
                  0.03    0.00    0.43 ^ _5368_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5368_/X (sky130_fd_sc_hd__buf_1)
                                         _0887_ (net)
                  0.03    0.00    0.50 ^ _8711_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8711_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8712_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8712_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8712_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8712_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][9] (net)
                  0.04    0.00    0.30 ^ _5369_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5369_/X (sky130_fd_sc_hd__mux2_2)
                                         _3713_ (net)
                  0.03    0.00    0.43 ^ _5370_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5370_/X (sky130_fd_sc_hd__buf_1)
                                         _0888_ (net)
                  0.03    0.00    0.50 ^ _8712_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8712_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8713_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8713_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8713_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8713_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][10] (net)
                  0.04    0.00    0.30 ^ _5372_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5372_/X (sky130_fd_sc_hd__mux2_2)
                                         _3715_ (net)
                  0.03    0.00    0.43 ^ _5373_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5373_/X (sky130_fd_sc_hd__buf_1)
                                         _0889_ (net)
                  0.03    0.00    0.50 ^ _8713_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8713_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8714_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8714_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8714_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8714_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][11] (net)
                  0.04    0.00    0.30 ^ _5374_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5374_/X (sky130_fd_sc_hd__mux2_2)
                                         _3716_ (net)
                  0.03    0.00    0.43 ^ _5375_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5375_/X (sky130_fd_sc_hd__buf_1)
                                         _0890_ (net)
                  0.03    0.00    0.50 ^ _8714_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8714_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8715_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8715_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8715_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8715_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][12] (net)
                  0.04    0.00    0.30 ^ _5376_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5376_/X (sky130_fd_sc_hd__mux2_2)
                                         _3717_ (net)
                  0.03    0.00    0.43 ^ _5377_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5377_/X (sky130_fd_sc_hd__buf_1)
                                         _0891_ (net)
                  0.03    0.00    0.50 ^ _8715_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8715_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8716_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8716_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8716_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8716_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][13] (net)
                  0.04    0.00    0.30 ^ _5378_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5378_/X (sky130_fd_sc_hd__mux2_2)
                                         _3718_ (net)
                  0.03    0.00    0.43 ^ _5379_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5379_/X (sky130_fd_sc_hd__buf_1)
                                         _0892_ (net)
                  0.03    0.00    0.50 ^ _8716_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8716_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8717_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8717_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8717_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8717_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][14] (net)
                  0.04    0.00    0.30 ^ _5380_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5380_/X (sky130_fd_sc_hd__mux2_2)
                                         _3719_ (net)
                  0.03    0.00    0.43 ^ _5381_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5381_/X (sky130_fd_sc_hd__buf_1)
                                         _0893_ (net)
                  0.03    0.00    0.50 ^ _8717_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8717_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8718_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8718_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8718_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8718_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][15] (net)
                  0.04    0.00    0.30 ^ _5383_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5383_/X (sky130_fd_sc_hd__mux2_2)
                                         _3721_ (net)
                  0.03    0.00    0.43 ^ _5384_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5384_/X (sky130_fd_sc_hd__buf_1)
                                         _0894_ (net)
                  0.03    0.00    0.50 ^ _8718_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8718_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8719_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8719_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8719_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8719_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][16] (net)
                  0.04    0.00    0.30 ^ _5385_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5385_/X (sky130_fd_sc_hd__mux2_2)
                                         _3722_ (net)
                  0.03    0.00    0.43 ^ _5386_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5386_/X (sky130_fd_sc_hd__buf_1)
                                         _0895_ (net)
                  0.03    0.00    0.50 ^ _8719_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8719_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8720_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8720_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8720_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8720_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][17] (net)
                  0.04    0.00    0.30 ^ _5387_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5387_/X (sky130_fd_sc_hd__mux2_2)
                                         _3723_ (net)
                  0.03    0.00    0.43 ^ _5388_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5388_/X (sky130_fd_sc_hd__buf_1)
                                         _0896_ (net)
                  0.03    0.00    0.50 ^ _8720_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8720_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8721_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8721_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8721_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8721_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][18] (net)
                  0.04    0.00    0.30 ^ _5389_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5389_/X (sky130_fd_sc_hd__mux2_2)
                                         _3724_ (net)
                  0.03    0.00    0.43 ^ _5390_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5390_/X (sky130_fd_sc_hd__buf_1)
                                         _0897_ (net)
                  0.03    0.00    0.50 ^ _8721_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8721_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8722_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8722_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8722_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8722_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][19] (net)
                  0.04    0.00    0.30 ^ _5391_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5391_/X (sky130_fd_sc_hd__mux2_2)
                                         _3725_ (net)
                  0.03    0.00    0.43 ^ _5392_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5392_/X (sky130_fd_sc_hd__buf_1)
                                         _0898_ (net)
                  0.03    0.00    0.50 ^ _8722_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8723_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8723_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8723_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8723_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][20] (net)
                  0.04    0.00    0.30 ^ _5394_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5394_/X (sky130_fd_sc_hd__mux2_2)
                                         _3727_ (net)
                  0.03    0.00    0.43 ^ _5395_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5395_/X (sky130_fd_sc_hd__buf_1)
                                         _0899_ (net)
                  0.03    0.00    0.50 ^ _8723_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8723_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8724_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8724_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8724_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8724_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][21] (net)
                  0.04    0.00    0.30 ^ _5396_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5396_/X (sky130_fd_sc_hd__mux2_2)
                                         _3728_ (net)
                  0.03    0.00    0.43 ^ _5397_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5397_/X (sky130_fd_sc_hd__buf_1)
                                         _0900_ (net)
                  0.03    0.00    0.50 ^ _8724_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8724_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8725_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8725_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8725_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8725_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][22] (net)
                  0.04    0.00    0.30 ^ _5398_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5398_/X (sky130_fd_sc_hd__mux2_2)
                                         _3729_ (net)
                  0.03    0.00    0.43 ^ _5399_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5399_/X (sky130_fd_sc_hd__buf_1)
                                         _0901_ (net)
                  0.03    0.00    0.50 ^ _8725_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8725_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8726_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8726_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8726_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8726_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][23] (net)
                  0.04    0.00    0.30 ^ _5400_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5400_/X (sky130_fd_sc_hd__mux2_2)
                                         _3730_ (net)
                  0.03    0.00    0.43 ^ _5401_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5401_/X (sky130_fd_sc_hd__buf_1)
                                         _0902_ (net)
                  0.03    0.00    0.50 ^ _8726_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8726_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8727_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8727_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8727_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8727_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][24] (net)
                  0.04    0.00    0.30 ^ _5402_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5402_/X (sky130_fd_sc_hd__mux2_2)
                                         _3731_ (net)
                  0.03    0.00    0.43 ^ _5403_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5403_/X (sky130_fd_sc_hd__buf_1)
                                         _0903_ (net)
                  0.03    0.00    0.50 ^ _8727_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8727_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8728_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8728_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8728_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8728_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][25] (net)
                  0.04    0.00    0.30 ^ _5405_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5405_/X (sky130_fd_sc_hd__mux2_2)
                                         _3733_ (net)
                  0.03    0.00    0.43 ^ _5406_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5406_/X (sky130_fd_sc_hd__buf_1)
                                         _0904_ (net)
                  0.03    0.00    0.50 ^ _8728_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8728_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8729_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8729_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8729_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8729_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][26] (net)
                  0.04    0.00    0.30 ^ _5407_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5407_/X (sky130_fd_sc_hd__mux2_2)
                                         _3734_ (net)
                  0.03    0.00    0.43 ^ _5408_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5408_/X (sky130_fd_sc_hd__buf_1)
                                         _0905_ (net)
                  0.03    0.00    0.50 ^ _8729_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8729_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8730_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8730_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8730_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8730_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][27] (net)
                  0.04    0.00    0.30 ^ _5409_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5409_/X (sky130_fd_sc_hd__mux2_2)
                                         _3735_ (net)
                  0.03    0.00    0.43 ^ _5410_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5410_/X (sky130_fd_sc_hd__buf_1)
                                         _0906_ (net)
                  0.03    0.00    0.50 ^ _8730_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8730_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8731_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8731_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8731_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8731_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][28] (net)
                  0.04    0.00    0.30 ^ _5411_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5411_/X (sky130_fd_sc_hd__mux2_2)
                                         _3736_ (net)
                  0.03    0.00    0.43 ^ _5412_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5412_/X (sky130_fd_sc_hd__buf_1)
                                         _0907_ (net)
                  0.03    0.00    0.50 ^ _8731_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8731_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8732_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8732_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8732_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8732_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][29] (net)
                  0.04    0.00    0.30 ^ _5413_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5413_/X (sky130_fd_sc_hd__mux2_2)
                                         _3737_ (net)
                  0.03    0.00    0.43 ^ _5414_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5414_/X (sky130_fd_sc_hd__buf_1)
                                         _0908_ (net)
                  0.03    0.00    0.50 ^ _8732_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8732_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8381_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8381_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8381_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8381_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][30] (net)
                  0.04    0.00    0.30 ^ _4573_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4573_/X (sky130_fd_sc_hd__mux2_2)
                                         _3248_ (net)
                  0.03    0.00    0.43 ^ _4574_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4574_/X (sky130_fd_sc_hd__buf_1)
                                         _0557_ (net)
                  0.03    0.00    0.50 ^ _8381_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8381_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8382_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8382_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8382_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8382_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][31] (net)
                  0.04    0.00    0.30 ^ _4575_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4575_/X (sky130_fd_sc_hd__mux2_2)
                                         _3249_ (net)
                  0.03    0.00    0.43 ^ _4576_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4576_/X (sky130_fd_sc_hd__buf_1)
                                         _0558_ (net)
                  0.03    0.00    0.50 ^ _8382_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8382_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8351_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8351_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8351_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8351_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][0] (net)
                  0.04    0.00    0.30 ^ _4508_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4508_/X (sky130_fd_sc_hd__mux2_2)
                                         _3213_ (net)
                  0.03    0.00    0.43 ^ _4509_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4509_/X (sky130_fd_sc_hd__buf_1)
                                         _0527_ (net)
                  0.03    0.00    0.50 ^ _8351_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8351_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8352_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8352_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8352_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8352_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][1] (net)
                  0.04    0.00    0.30 ^ _4510_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4510_/X (sky130_fd_sc_hd__mux2_2)
                                         _3214_ (net)
                  0.03    0.00    0.43 ^ _4511_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4511_/X (sky130_fd_sc_hd__buf_1)
                                         _0528_ (net)
                  0.03    0.00    0.50 ^ _8352_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8352_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8353_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8353_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8353_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8353_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][2] (net)
                  0.04    0.00    0.30 ^ _4512_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4512_/X (sky130_fd_sc_hd__mux2_2)
                                         _3215_ (net)
                  0.03    0.00    0.43 ^ _4513_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4513_/X (sky130_fd_sc_hd__buf_1)
                                         _0529_ (net)
                  0.03    0.00    0.50 ^ _8353_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8353_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8354_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8354_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8354_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8354_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][3] (net)
                  0.04    0.00    0.30 ^ _4514_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4514_/X (sky130_fd_sc_hd__mux2_2)
                                         _3216_ (net)
                  0.03    0.00    0.43 ^ _4515_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4515_/X (sky130_fd_sc_hd__buf_1)
                                         _0530_ (net)
                  0.03    0.00    0.50 ^ _8354_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8354_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8355_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8355_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8355_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8355_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][4] (net)
                  0.04    0.00    0.30 ^ _4516_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4516_/X (sky130_fd_sc_hd__mux2_2)
                                         _3217_ (net)
                  0.03    0.00    0.43 ^ _4517_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4517_/X (sky130_fd_sc_hd__buf_1)
                                         _0531_ (net)
                  0.03    0.00    0.50 ^ _8355_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8355_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8356_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8356_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8356_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8356_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][5] (net)
                  0.04    0.00    0.30 ^ _4519_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4519_/X (sky130_fd_sc_hd__mux2_2)
                                         _3219_ (net)
                  0.03    0.00    0.43 ^ _4520_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4520_/X (sky130_fd_sc_hd__buf_1)
                                         _0532_ (net)
                  0.03    0.00    0.50 ^ _8356_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8356_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8357_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8357_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8357_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8357_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][6] (net)
                  0.04    0.00    0.30 ^ _4521_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4521_/X (sky130_fd_sc_hd__mux2_2)
                                         _3220_ (net)
                  0.03    0.00    0.43 ^ _4522_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4522_/X (sky130_fd_sc_hd__buf_1)
                                         _0533_ (net)
                  0.03    0.00    0.50 ^ _8357_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8357_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8358_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8358_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8358_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8358_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][7] (net)
                  0.04    0.00    0.30 ^ _4523_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4523_/X (sky130_fd_sc_hd__mux2_2)
                                         _3221_ (net)
                  0.03    0.00    0.43 ^ _4524_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4524_/X (sky130_fd_sc_hd__buf_1)
                                         _0534_ (net)
                  0.03    0.00    0.50 ^ _8358_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8358_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8359_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8359_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8359_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8359_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][8] (net)
                  0.04    0.00    0.30 ^ _4525_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4525_/X (sky130_fd_sc_hd__mux2_2)
                                         _3222_ (net)
                  0.03    0.00    0.43 ^ _4526_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4526_/X (sky130_fd_sc_hd__buf_1)
                                         _0535_ (net)
                  0.03    0.00    0.50 ^ _8359_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8359_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8360_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8360_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8360_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8360_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][9] (net)
                  0.04    0.00    0.30 ^ _4527_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4527_/X (sky130_fd_sc_hd__mux2_2)
                                         _3223_ (net)
                  0.03    0.00    0.43 ^ _4528_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4528_/X (sky130_fd_sc_hd__buf_1)
                                         _0536_ (net)
                  0.03    0.00    0.50 ^ _8360_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8360_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8361_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8361_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8361_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8361_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][10] (net)
                  0.04    0.00    0.30 ^ _4530_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4530_/X (sky130_fd_sc_hd__mux2_2)
                                         _3225_ (net)
                  0.03    0.00    0.43 ^ _4531_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4531_/X (sky130_fd_sc_hd__buf_1)
                                         _0537_ (net)
                  0.03    0.00    0.50 ^ _8361_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8361_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8362_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8362_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8362_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][11] (net)
                  0.04    0.00    0.30 ^ _4532_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4532_/X (sky130_fd_sc_hd__mux2_2)
                                         _3226_ (net)
                  0.03    0.00    0.43 ^ _4533_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4533_/X (sky130_fd_sc_hd__buf_1)
                                         _0538_ (net)
                  0.03    0.00    0.50 ^ _8362_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8362_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8363_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8363_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8363_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8363_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][12] (net)
                  0.04    0.00    0.30 ^ _4534_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4534_/X (sky130_fd_sc_hd__mux2_2)
                                         _3227_ (net)
                  0.03    0.00    0.43 ^ _4535_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4535_/X (sky130_fd_sc_hd__buf_1)
                                         _0539_ (net)
                  0.03    0.00    0.50 ^ _8363_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8363_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8364_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8364_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8364_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8364_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][13] (net)
                  0.04    0.00    0.30 ^ _4536_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4536_/X (sky130_fd_sc_hd__mux2_2)
                                         _3228_ (net)
                  0.03    0.00    0.43 ^ _4537_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4537_/X (sky130_fd_sc_hd__buf_1)
                                         _0540_ (net)
                  0.03    0.00    0.50 ^ _8364_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8364_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8365_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8365_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8365_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8365_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][14] (net)
                  0.04    0.00    0.30 ^ _4538_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4538_/X (sky130_fd_sc_hd__mux2_2)
                                         _3229_ (net)
                  0.03    0.00    0.43 ^ _4539_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4539_/X (sky130_fd_sc_hd__buf_1)
                                         _0541_ (net)
                  0.03    0.00    0.50 ^ _8365_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8365_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8366_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8366_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8366_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8366_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][15] (net)
                  0.04    0.00    0.30 ^ _4541_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4541_/X (sky130_fd_sc_hd__mux2_2)
                                         _3231_ (net)
                  0.03    0.00    0.43 ^ _4542_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4542_/X (sky130_fd_sc_hd__buf_1)
                                         _0542_ (net)
                  0.03    0.00    0.50 ^ _8366_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8366_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8367_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8367_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8367_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8367_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][16] (net)
                  0.04    0.00    0.30 ^ _4543_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4543_/X (sky130_fd_sc_hd__mux2_2)
                                         _3232_ (net)
                  0.03    0.00    0.43 ^ _4544_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4544_/X (sky130_fd_sc_hd__buf_1)
                                         _0543_ (net)
                  0.03    0.00    0.50 ^ _8367_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8367_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8368_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8368_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8368_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8368_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][17] (net)
                  0.04    0.00    0.30 ^ _4545_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4545_/X (sky130_fd_sc_hd__mux2_2)
                                         _3233_ (net)
                  0.03    0.00    0.43 ^ _4546_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4546_/X (sky130_fd_sc_hd__buf_1)
                                         _0544_ (net)
                  0.03    0.00    0.50 ^ _8368_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8368_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8369_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8369_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8369_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8369_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][18] (net)
                  0.04    0.00    0.30 ^ _4547_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4547_/X (sky130_fd_sc_hd__mux2_2)
                                         _3234_ (net)
                  0.03    0.00    0.43 ^ _4548_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4548_/X (sky130_fd_sc_hd__buf_1)
                                         _0545_ (net)
                  0.03    0.00    0.50 ^ _8369_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8369_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8370_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8370_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8370_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8370_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][19] (net)
                  0.04    0.00    0.30 ^ _4549_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4549_/X (sky130_fd_sc_hd__mux2_2)
                                         _3235_ (net)
                  0.03    0.00    0.43 ^ _4550_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4550_/X (sky130_fd_sc_hd__buf_1)
                                         _0546_ (net)
                  0.03    0.00    0.50 ^ _8370_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8370_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8371_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8371_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8371_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8371_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][20] (net)
                  0.04    0.00    0.30 ^ _4552_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4552_/X (sky130_fd_sc_hd__mux2_2)
                                         _3237_ (net)
                  0.03    0.00    0.43 ^ _4553_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4553_/X (sky130_fd_sc_hd__buf_1)
                                         _0547_ (net)
                  0.03    0.00    0.50 ^ _8371_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8371_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8372_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8372_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8372_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8372_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][21] (net)
                  0.04    0.00    0.30 ^ _4554_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4554_/X (sky130_fd_sc_hd__mux2_2)
                                         _3238_ (net)
                  0.03    0.00    0.43 ^ _4555_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4555_/X (sky130_fd_sc_hd__buf_1)
                                         _0548_ (net)
                  0.03    0.00    0.50 ^ _8372_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8372_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8373_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8373_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8373_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8373_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][22] (net)
                  0.04    0.00    0.30 ^ _4556_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4556_/X (sky130_fd_sc_hd__mux2_2)
                                         _3239_ (net)
                  0.03    0.00    0.43 ^ _4557_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4557_/X (sky130_fd_sc_hd__buf_1)
                                         _0549_ (net)
                  0.03    0.00    0.50 ^ _8373_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8373_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8374_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8374_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8374_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8374_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][23] (net)
                  0.04    0.00    0.30 ^ _4558_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4558_/X (sky130_fd_sc_hd__mux2_2)
                                         _3240_ (net)
                  0.03    0.00    0.43 ^ _4559_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4559_/X (sky130_fd_sc_hd__buf_1)
                                         _0550_ (net)
                  0.03    0.00    0.50 ^ _8374_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8374_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8375_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8375_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8375_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8375_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][24] (net)
                  0.04    0.00    0.30 ^ _4560_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4560_/X (sky130_fd_sc_hd__mux2_2)
                                         _3241_ (net)
                  0.03    0.00    0.43 ^ _4561_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4561_/X (sky130_fd_sc_hd__buf_1)
                                         _0551_ (net)
                  0.03    0.00    0.50 ^ _8375_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8375_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8376_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8376_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8376_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8376_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][25] (net)
                  0.04    0.00    0.30 ^ _4563_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4563_/X (sky130_fd_sc_hd__mux2_2)
                                         _3243_ (net)
                  0.03    0.00    0.43 ^ _4564_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4564_/X (sky130_fd_sc_hd__buf_1)
                                         _0552_ (net)
                  0.03    0.00    0.50 ^ _8376_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8376_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8377_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8377_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8377_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8377_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][26] (net)
                  0.04    0.00    0.30 ^ _4565_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4565_/X (sky130_fd_sc_hd__mux2_2)
                                         _3244_ (net)
                  0.03    0.00    0.43 ^ _4566_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4566_/X (sky130_fd_sc_hd__buf_1)
                                         _0553_ (net)
                  0.03    0.00    0.50 ^ _8377_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8377_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8378_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8378_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8378_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8378_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][27] (net)
                  0.04    0.00    0.30 ^ _4567_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4567_/X (sky130_fd_sc_hd__mux2_2)
                                         _3245_ (net)
                  0.03    0.00    0.43 ^ _4568_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4568_/X (sky130_fd_sc_hd__buf_1)
                                         _0554_ (net)
                  0.03    0.00    0.50 ^ _8378_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8378_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8379_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8379_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8379_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8379_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][28] (net)
                  0.04    0.00    0.30 ^ _4569_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4569_/X (sky130_fd_sc_hd__mux2_2)
                                         _3246_ (net)
                  0.03    0.00    0.43 ^ _4570_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4570_/X (sky130_fd_sc_hd__buf_1)
                                         _0555_ (net)
                  0.03    0.00    0.50 ^ _8379_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8379_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8380_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8380_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8380_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8380_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][29] (net)
                  0.04    0.00    0.30 ^ _4571_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4571_/X (sky130_fd_sc_hd__mux2_2)
                                         _3247_ (net)
                  0.03    0.00    0.43 ^ _4572_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4572_/X (sky130_fd_sc_hd__buf_1)
                                         _0556_ (net)
                  0.03    0.00    0.50 ^ _8380_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8380_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8029_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8029_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8029_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8029_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][30] (net)
                  0.04    0.00    0.30 ^ _7673_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7673_/X (sky130_fd_sc_hd__mux2_2)
                                         _2756_ (net)
                  0.03    0.00    0.43 ^ _7674_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7674_/X (sky130_fd_sc_hd__buf_1)
                                         _0205_ (net)
                  0.03    0.00    0.50 ^ _8029_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8029_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8030_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8030_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8030_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8030_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][31] (net)
                  0.04    0.00    0.30 ^ _7675_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7675_/X (sky130_fd_sc_hd__mux2_2)
                                         _2757_ (net)
                  0.03    0.00    0.43 ^ _7676_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7676_/X (sky130_fd_sc_hd__buf_1)
                                         _0206_ (net)
                  0.03    0.00    0.50 ^ _8030_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8030_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8093_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8093_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8093_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8093_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][30] (net)
                  0.04    0.00    0.30 ^ _7819_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7819_/X (sky130_fd_sc_hd__mux2_2)
                                         _2838_ (net)
                  0.03    0.00    0.43 ^ _7820_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7820_/X (sky130_fd_sc_hd__buf_1)
                                         _0269_ (net)
                  0.03    0.00    0.50 ^ _8093_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8093_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8094_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8094_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8094_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8094_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][31] (net)
                  0.04    0.00    0.30 ^ _7821_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7821_/X (sky130_fd_sc_hd__mux2_2)
                                         _2839_ (net)
                  0.03    0.00    0.43 ^ _7822_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7822_/X (sky130_fd_sc_hd__buf_1)
                                         _0270_ (net)
                  0.03    0.00    0.50 ^ _8094_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8094_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8477_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8477_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8477_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8477_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][30] (net)
                  0.04    0.00    0.30 ^ _4806_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4806_/X (sky130_fd_sc_hd__mux2_2)
                                         _3385_ (net)
                  0.03    0.00    0.43 ^ _4807_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4807_/X (sky130_fd_sc_hd__buf_1)
                                         _0653_ (net)
                  0.03    0.00    0.50 ^ _8477_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8477_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8478_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8478_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8478_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8478_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][31] (net)
                  0.04    0.00    0.30 ^ _4808_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4808_/X (sky130_fd_sc_hd__mux2_2)
                                         _3386_ (net)
                  0.03    0.00    0.43 ^ _4809_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4809_/X (sky130_fd_sc_hd__buf_1)
                                         _0654_ (net)
                  0.03    0.00    0.50 ^ _8478_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8478_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8541_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8541_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8541_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8541_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][30] (net)
                  0.04    0.00    0.30 ^ _4951_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4951_/X (sky130_fd_sc_hd__mux2_2)
                                         _3466_ (net)
                  0.03    0.00    0.43 ^ _4952_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4952_/X (sky130_fd_sc_hd__buf_1)
                                         _0717_ (net)
                  0.03    0.00    0.50 ^ _8541_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8541_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8542_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8542_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8542_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8542_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][31] (net)
                  0.04    0.00    0.30 ^ _4953_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4953_/X (sky130_fd_sc_hd__mux2_2)
                                         _3467_ (net)
                  0.03    0.00    0.43 ^ _4954_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4954_/X (sky130_fd_sc_hd__buf_1)
                                         _0718_ (net)
                  0.03    0.00    0.50 ^ _8542_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8542_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7999_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7999_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7999_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7999_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][0] (net)
                  0.04    0.00    0.30 ^ _7592_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7592_/X (sky130_fd_sc_hd__mux2_2)
                                         _2705_ (net)
                  0.03    0.00    0.43 ^ _7593_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7593_/X (sky130_fd_sc_hd__buf_1)
                                         _0175_ (net)
                  0.03    0.00    0.50 ^ _7999_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7999_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8000_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8000_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8000_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8000_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][1] (net)
                  0.04    0.00    0.30 ^ _7595_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7595_/X (sky130_fd_sc_hd__mux2_2)
                                         _2707_ (net)
                  0.03    0.00    0.43 ^ _7596_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7596_/X (sky130_fd_sc_hd__buf_1)
                                         _0176_ (net)
                  0.03    0.00    0.50 ^ _8000_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8000_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8001_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8001_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8001_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8001_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][2] (net)
                  0.04    0.00    0.30 ^ _7598_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7598_/X (sky130_fd_sc_hd__mux2_2)
                                         _2709_ (net)
                  0.03    0.00    0.43 ^ _7599_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7599_/X (sky130_fd_sc_hd__buf_1)
                                         _0177_ (net)
                  0.03    0.00    0.50 ^ _8001_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8001_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8002_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8002_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8002_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8002_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][3] (net)
                  0.04    0.00    0.30 ^ _7601_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7601_/X (sky130_fd_sc_hd__mux2_2)
                                         _2711_ (net)
                  0.03    0.00    0.43 ^ _7602_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7602_/X (sky130_fd_sc_hd__buf_1)
                                         _0178_ (net)
                  0.03    0.00    0.50 ^ _8002_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8002_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8003_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8003_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8003_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8003_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][4] (net)
                  0.04    0.00    0.30 ^ _7604_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7604_/X (sky130_fd_sc_hd__mux2_2)
                                         _2713_ (net)
                  0.03    0.00    0.43 ^ _7605_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7605_/X (sky130_fd_sc_hd__buf_1)
                                         _0179_ (net)
                  0.03    0.00    0.50 ^ _8003_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8003_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8004_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8004_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8004_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8004_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][5] (net)
                  0.04    0.00    0.30 ^ _7608_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7608_/X (sky130_fd_sc_hd__mux2_2)
                                         _2716_ (net)
                  0.03    0.00    0.43 ^ _7609_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7609_/X (sky130_fd_sc_hd__buf_1)
                                         _0180_ (net)
                  0.03    0.00    0.50 ^ _8004_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8004_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8005_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8005_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8005_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8005_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][6] (net)
                  0.04    0.00    0.30 ^ _7611_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7611_/X (sky130_fd_sc_hd__mux2_2)
                                         _2718_ (net)
                  0.03    0.00    0.43 ^ _7612_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7612_/X (sky130_fd_sc_hd__buf_1)
                                         _0181_ (net)
                  0.03    0.00    0.50 ^ _8005_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8005_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8006_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8006_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8006_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8006_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][7] (net)
                  0.04    0.00    0.30 ^ _7614_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7614_/X (sky130_fd_sc_hd__mux2_2)
                                         _2720_ (net)
                  0.03    0.00    0.43 ^ _7615_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7615_/X (sky130_fd_sc_hd__buf_1)
                                         _0182_ (net)
                  0.03    0.00    0.50 ^ _8006_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8006_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8007_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8007_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8007_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8007_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][8] (net)
                  0.04    0.00    0.30 ^ _7617_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7617_/X (sky130_fd_sc_hd__mux2_2)
                                         _2722_ (net)
                  0.03    0.00    0.43 ^ _7618_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7618_/X (sky130_fd_sc_hd__buf_1)
                                         _0183_ (net)
                  0.03    0.00    0.50 ^ _8007_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8007_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8008_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8008_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8008_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8008_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][9] (net)
                  0.04    0.00    0.30 ^ _7620_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7620_/X (sky130_fd_sc_hd__mux2_2)
                                         _2724_ (net)
                  0.03    0.00    0.43 ^ _7621_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7621_/X (sky130_fd_sc_hd__buf_1)
                                         _0184_ (net)
                  0.03    0.00    0.50 ^ _8008_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8008_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8009_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8009_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8009_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8009_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][10] (net)
                  0.04    0.00    0.30 ^ _7624_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7624_/X (sky130_fd_sc_hd__mux2_2)
                                         _2727_ (net)
                  0.03    0.00    0.43 ^ _7625_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7625_/X (sky130_fd_sc_hd__buf_1)
                                         _0185_ (net)
                  0.03    0.00    0.50 ^ _8009_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8009_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8010_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8010_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8010_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8010_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][11] (net)
                  0.04    0.00    0.30 ^ _7627_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7627_/X (sky130_fd_sc_hd__mux2_2)
                                         _2729_ (net)
                  0.03    0.00    0.43 ^ _7628_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7628_/X (sky130_fd_sc_hd__buf_1)
                                         _0186_ (net)
                  0.03    0.00    0.50 ^ _8010_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8010_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8011_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8011_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8011_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8011_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][12] (net)
                  0.04    0.00    0.30 ^ _7630_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7630_/X (sky130_fd_sc_hd__mux2_2)
                                         _2731_ (net)
                  0.03    0.00    0.43 ^ _7631_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7631_/X (sky130_fd_sc_hd__buf_1)
                                         _0187_ (net)
                  0.03    0.00    0.50 ^ _8011_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8011_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8012_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8012_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8012_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8012_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][13] (net)
                  0.04    0.00    0.30 ^ _7633_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7633_/X (sky130_fd_sc_hd__mux2_2)
                                         _2733_ (net)
                  0.03    0.00    0.43 ^ _7634_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7634_/X (sky130_fd_sc_hd__buf_1)
                                         _0188_ (net)
                  0.03    0.00    0.50 ^ _8012_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8012_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8013_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8013_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8013_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8013_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][14] (net)
                  0.04    0.00    0.30 ^ _7636_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7636_/X (sky130_fd_sc_hd__mux2_2)
                                         _2735_ (net)
                  0.03    0.00    0.43 ^ _7637_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7637_/X (sky130_fd_sc_hd__buf_1)
                                         _0189_ (net)
                  0.03    0.00    0.50 ^ _8013_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8013_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8014_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8014_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8014_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8014_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][15] (net)
                  0.04    0.00    0.30 ^ _7640_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7640_/X (sky130_fd_sc_hd__mux2_2)
                                         _2738_ (net)
                  0.03    0.00    0.43 ^ _7641_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7641_/X (sky130_fd_sc_hd__buf_1)
                                         _0190_ (net)
                  0.03    0.00    0.50 ^ _8014_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8014_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8015_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8015_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8015_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8015_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][16] (net)
                  0.04    0.00    0.30 ^ _7643_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7643_/X (sky130_fd_sc_hd__mux2_2)
                                         _2740_ (net)
                  0.03    0.00    0.43 ^ _7644_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7644_/X (sky130_fd_sc_hd__buf_1)
                                         _0191_ (net)
                  0.03    0.00    0.50 ^ _8015_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8015_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8016_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8016_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8016_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8016_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][17] (net)
                  0.04    0.00    0.30 ^ _7645_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7645_/X (sky130_fd_sc_hd__mux2_2)
                                         _2741_ (net)
                  0.03    0.00    0.43 ^ _7646_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7646_/X (sky130_fd_sc_hd__buf_1)
                                         _0192_ (net)
                  0.03    0.00    0.50 ^ _8016_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8016_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8017_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8017_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8017_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8017_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][18] (net)
                  0.04    0.00    0.30 ^ _7647_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7647_/X (sky130_fd_sc_hd__mux2_2)
                                         _2742_ (net)
                  0.03    0.00    0.43 ^ _7648_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7648_/X (sky130_fd_sc_hd__buf_1)
                                         _0193_ (net)
                  0.03    0.00    0.50 ^ _8017_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8017_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8018_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8018_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8018_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8018_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][19] (net)
                  0.04    0.00    0.30 ^ _7649_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7649_/X (sky130_fd_sc_hd__mux2_2)
                                         _2743_ (net)
                  0.03    0.00    0.43 ^ _7650_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7650_/X (sky130_fd_sc_hd__buf_1)
                                         _0194_ (net)
                  0.03    0.00    0.50 ^ _8018_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8018_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8019_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8019_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8019_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8019_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][20] (net)
                  0.04    0.00    0.30 ^ _7652_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7652_/X (sky130_fd_sc_hd__mux2_2)
                                         _2745_ (net)
                  0.03    0.00    0.43 ^ _7653_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7653_/X (sky130_fd_sc_hd__buf_1)
                                         _0195_ (net)
                  0.03    0.00    0.50 ^ _8019_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8019_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8020_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8020_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8020_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8020_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][21] (net)
                  0.04    0.00    0.30 ^ _7654_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7654_/X (sky130_fd_sc_hd__mux2_2)
                                         _2746_ (net)
                  0.03    0.00    0.43 ^ _7655_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7655_/X (sky130_fd_sc_hd__buf_1)
                                         _0196_ (net)
                  0.03    0.00    0.50 ^ _8020_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8020_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8021_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8021_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8021_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8021_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][22] (net)
                  0.04    0.00    0.30 ^ _7656_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7656_/X (sky130_fd_sc_hd__mux2_2)
                                         _2747_ (net)
                  0.03    0.00    0.43 ^ _7657_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7657_/X (sky130_fd_sc_hd__buf_1)
                                         _0197_ (net)
                  0.03    0.00    0.50 ^ _8021_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8021_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8022_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8022_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8022_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8022_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][23] (net)
                  0.04    0.00    0.30 ^ _7658_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7658_/X (sky130_fd_sc_hd__mux2_2)
                                         _2748_ (net)
                  0.03    0.00    0.43 ^ _7659_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7659_/X (sky130_fd_sc_hd__buf_1)
                                         _0198_ (net)
                  0.03    0.00    0.50 ^ _8022_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8022_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8023_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8023_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8023_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8023_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][24] (net)
                  0.04    0.00    0.30 ^ _7660_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7660_/X (sky130_fd_sc_hd__mux2_2)
                                         _2749_ (net)
                  0.03    0.00    0.43 ^ _7661_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7661_/X (sky130_fd_sc_hd__buf_1)
                                         _0199_ (net)
                  0.03    0.00    0.50 ^ _8023_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8023_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8024_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8024_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8024_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8024_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][25] (net)
                  0.04    0.00    0.30 ^ _7663_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7663_/X (sky130_fd_sc_hd__mux2_2)
                                         _2751_ (net)
                  0.03    0.00    0.43 ^ _7664_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7664_/X (sky130_fd_sc_hd__buf_1)
                                         _0200_ (net)
                  0.03    0.00    0.50 ^ _8024_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8024_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8025_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8025_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8025_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8025_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][26] (net)
                  0.04    0.00    0.30 ^ _7665_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7665_/X (sky130_fd_sc_hd__mux2_2)
                                         _2752_ (net)
                  0.03    0.00    0.43 ^ _7666_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7666_/X (sky130_fd_sc_hd__buf_1)
                                         _0201_ (net)
                  0.03    0.00    0.50 ^ _8025_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8025_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8026_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8026_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8026_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8026_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][27] (net)
                  0.04    0.00    0.30 ^ _7667_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7667_/X (sky130_fd_sc_hd__mux2_2)
                                         _2753_ (net)
                  0.03    0.00    0.43 ^ _7668_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7668_/X (sky130_fd_sc_hd__buf_1)
                                         _0202_ (net)
                  0.03    0.00    0.50 ^ _8026_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8026_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8027_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8027_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8027_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8027_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][28] (net)
                  0.04    0.00    0.30 ^ _7669_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7669_/X (sky130_fd_sc_hd__mux2_2)
                                         _2754_ (net)
                  0.03    0.00    0.43 ^ _7670_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7670_/X (sky130_fd_sc_hd__buf_1)
                                         _0203_ (net)
                  0.03    0.00    0.50 ^ _8027_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8027_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8028_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8028_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8028_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8028_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][29] (net)
                  0.04    0.00    0.30 ^ _7671_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7671_/X (sky130_fd_sc_hd__mux2_2)
                                         _2755_ (net)
                  0.03    0.00    0.43 ^ _7672_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7672_/X (sky130_fd_sc_hd__buf_1)
                                         _0204_ (net)
                  0.03    0.00    0.50 ^ _8028_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8028_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8063_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8063_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8063_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8063_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][0] (net)
                  0.04    0.00    0.30 ^ _7754_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7754_/X (sky130_fd_sc_hd__mux2_2)
                                         _2803_ (net)
                  0.03    0.00    0.43 ^ _7755_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7755_/X (sky130_fd_sc_hd__buf_1)
                                         _0239_ (net)
                  0.03    0.00    0.50 ^ _8063_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8063_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8064_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8064_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8064_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8064_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][1] (net)
                  0.04    0.00    0.30 ^ _7756_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7756_/X (sky130_fd_sc_hd__mux2_2)
                                         _2804_ (net)
                  0.03    0.00    0.43 ^ _7757_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7757_/X (sky130_fd_sc_hd__buf_1)
                                         _0240_ (net)
                  0.03    0.00    0.50 ^ _8064_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8064_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8065_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8065_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8065_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8065_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][2] (net)
                  0.04    0.00    0.30 ^ _7758_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7758_/X (sky130_fd_sc_hd__mux2_2)
                                         _2805_ (net)
                  0.03    0.00    0.43 ^ _7759_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7759_/X (sky130_fd_sc_hd__buf_1)
                                         _0241_ (net)
                  0.03    0.00    0.50 ^ _8065_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8065_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8066_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8066_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8066_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8066_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][3] (net)
                  0.04    0.00    0.30 ^ _7760_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7760_/X (sky130_fd_sc_hd__mux2_2)
                                         _2806_ (net)
                  0.03    0.00    0.43 ^ _7761_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7761_/X (sky130_fd_sc_hd__buf_1)
                                         _0242_ (net)
                  0.03    0.00    0.50 ^ _8066_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8066_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8067_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8067_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8067_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8067_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][4] (net)
                  0.04    0.00    0.30 ^ _7762_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7762_/X (sky130_fd_sc_hd__mux2_2)
                                         _2807_ (net)
                  0.03    0.00    0.43 ^ _7763_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7763_/X (sky130_fd_sc_hd__buf_1)
                                         _0243_ (net)
                  0.03    0.00    0.50 ^ _8067_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8067_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8068_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8068_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8068_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8068_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][5] (net)
                  0.04    0.00    0.30 ^ _7765_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7765_/X (sky130_fd_sc_hd__mux2_2)
                                         _2809_ (net)
                  0.03    0.00    0.43 ^ _7766_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7766_/X (sky130_fd_sc_hd__buf_1)
                                         _0244_ (net)
                  0.03    0.00    0.50 ^ _8068_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8068_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8069_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8069_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8069_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8069_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][6] (net)
                  0.04    0.00    0.30 ^ _7767_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7767_/X (sky130_fd_sc_hd__mux2_2)
                                         _2810_ (net)
                  0.03    0.00    0.43 ^ _7768_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7768_/X (sky130_fd_sc_hd__buf_1)
                                         _0245_ (net)
                  0.03    0.00    0.50 ^ _8069_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8069_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8070_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8070_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8070_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8070_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][7] (net)
                  0.04    0.00    0.30 ^ _7769_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7769_/X (sky130_fd_sc_hd__mux2_2)
                                         _2811_ (net)
                  0.03    0.00    0.43 ^ _7770_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7770_/X (sky130_fd_sc_hd__buf_1)
                                         _0246_ (net)
                  0.03    0.00    0.50 ^ _8070_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8070_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8071_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8071_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8071_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8071_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][8] (net)
                  0.04    0.00    0.30 ^ _7771_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7771_/X (sky130_fd_sc_hd__mux2_2)
                                         _2812_ (net)
                  0.03    0.00    0.43 ^ _7772_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7772_/X (sky130_fd_sc_hd__buf_1)
                                         _0247_ (net)
                  0.03    0.00    0.50 ^ _8071_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8071_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8072_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8072_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8072_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8072_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][9] (net)
                  0.04    0.00    0.30 ^ _7773_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7773_/X (sky130_fd_sc_hd__mux2_2)
                                         _2813_ (net)
                  0.03    0.00    0.43 ^ _7774_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7774_/X (sky130_fd_sc_hd__buf_1)
                                         _0248_ (net)
                  0.03    0.00    0.50 ^ _8072_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8072_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8073_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8073_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8073_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8073_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][10] (net)
                  0.04    0.00    0.30 ^ _7776_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7776_/X (sky130_fd_sc_hd__mux2_2)
                                         _2815_ (net)
                  0.03    0.00    0.43 ^ _7777_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7777_/X (sky130_fd_sc_hd__buf_1)
                                         _0249_ (net)
                  0.03    0.00    0.50 ^ _8073_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8073_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8074_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8074_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8074_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8074_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][11] (net)
                  0.04    0.00    0.30 ^ _7778_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7778_/X (sky130_fd_sc_hd__mux2_2)
                                         _2816_ (net)
                  0.03    0.00    0.43 ^ _7779_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7779_/X (sky130_fd_sc_hd__buf_1)
                                         _0250_ (net)
                  0.03    0.00    0.50 ^ _8074_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8074_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8075_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8075_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8075_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8075_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][12] (net)
                  0.04    0.00    0.30 ^ _7780_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7780_/X (sky130_fd_sc_hd__mux2_2)
                                         _2817_ (net)
                  0.03    0.00    0.43 ^ _7781_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7781_/X (sky130_fd_sc_hd__buf_1)
                                         _0251_ (net)
                  0.03    0.00    0.50 ^ _8075_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8075_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8076_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8076_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8076_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8076_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][13] (net)
                  0.04    0.00    0.30 ^ _7782_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7782_/X (sky130_fd_sc_hd__mux2_2)
                                         _2818_ (net)
                  0.03    0.00    0.43 ^ _7783_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7783_/X (sky130_fd_sc_hd__buf_1)
                                         _0252_ (net)
                  0.03    0.00    0.50 ^ _8076_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8076_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8077_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8077_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8077_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8077_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][14] (net)
                  0.04    0.00    0.30 ^ _7784_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7784_/X (sky130_fd_sc_hd__mux2_2)
                                         _2819_ (net)
                  0.03    0.00    0.43 ^ _7785_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7785_/X (sky130_fd_sc_hd__buf_1)
                                         _0253_ (net)
                  0.03    0.00    0.50 ^ _8077_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8077_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8078_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8078_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8078_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8078_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][15] (net)
                  0.04    0.00    0.30 ^ _7787_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7787_/X (sky130_fd_sc_hd__mux2_2)
                                         _2821_ (net)
                  0.03    0.00    0.43 ^ _7788_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7788_/X (sky130_fd_sc_hd__buf_1)
                                         _0254_ (net)
                  0.03    0.00    0.50 ^ _8078_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8078_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8079_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8079_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8079_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8079_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][16] (net)
                  0.04    0.00    0.30 ^ _7789_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7789_/X (sky130_fd_sc_hd__mux2_2)
                                         _2822_ (net)
                  0.03    0.00    0.43 ^ _7790_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7790_/X (sky130_fd_sc_hd__buf_1)
                                         _0255_ (net)
                  0.03    0.00    0.50 ^ _8079_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8079_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8080_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8080_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8080_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8080_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][17] (net)
                  0.04    0.00    0.30 ^ _7791_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7791_/X (sky130_fd_sc_hd__mux2_2)
                                         _2823_ (net)
                  0.03    0.00    0.43 ^ _7792_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7792_/X (sky130_fd_sc_hd__buf_1)
                                         _0256_ (net)
                  0.03    0.00    0.50 ^ _8080_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8080_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8081_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8081_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8081_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8081_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][18] (net)
                  0.04    0.00    0.30 ^ _7793_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7793_/X (sky130_fd_sc_hd__mux2_2)
                                         _2824_ (net)
                  0.03    0.00    0.43 ^ _7794_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7794_/X (sky130_fd_sc_hd__buf_1)
                                         _0257_ (net)
                  0.03    0.00    0.50 ^ _8081_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8081_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8082_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8082_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8082_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8082_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][19] (net)
                  0.04    0.00    0.30 ^ _7795_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7795_/X (sky130_fd_sc_hd__mux2_2)
                                         _2825_ (net)
                  0.03    0.00    0.43 ^ _7796_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7796_/X (sky130_fd_sc_hd__buf_1)
                                         _0258_ (net)
                  0.03    0.00    0.50 ^ _8082_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8082_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8083_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8083_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8083_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8083_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][20] (net)
                  0.04    0.00    0.30 ^ _7798_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7798_/X (sky130_fd_sc_hd__mux2_2)
                                         _2827_ (net)
                  0.03    0.00    0.43 ^ _7799_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7799_/X (sky130_fd_sc_hd__buf_1)
                                         _0259_ (net)
                  0.03    0.00    0.50 ^ _8083_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8083_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8084_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8084_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8084_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8084_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][21] (net)
                  0.04    0.00    0.30 ^ _7800_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7800_/X (sky130_fd_sc_hd__mux2_2)
                                         _2828_ (net)
                  0.03    0.00    0.43 ^ _7801_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7801_/X (sky130_fd_sc_hd__buf_1)
                                         _0260_ (net)
                  0.03    0.00    0.50 ^ _8084_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8084_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8085_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8085_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8085_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8085_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][22] (net)
                  0.04    0.00    0.30 ^ _7802_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7802_/X (sky130_fd_sc_hd__mux2_2)
                                         _2829_ (net)
                  0.03    0.00    0.43 ^ _7803_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7803_/X (sky130_fd_sc_hd__buf_1)
                                         _0261_ (net)
                  0.03    0.00    0.50 ^ _8085_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8085_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8086_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8086_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8086_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8086_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][23] (net)
                  0.04    0.00    0.30 ^ _7804_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7804_/X (sky130_fd_sc_hd__mux2_2)
                                         _2830_ (net)
                  0.03    0.00    0.43 ^ _7805_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7805_/X (sky130_fd_sc_hd__buf_1)
                                         _0262_ (net)
                  0.03    0.00    0.50 ^ _8086_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8086_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8087_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8087_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8087_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8087_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][24] (net)
                  0.04    0.00    0.30 ^ _7806_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7806_/X (sky130_fd_sc_hd__mux2_2)
                                         _2831_ (net)
                  0.03    0.00    0.43 ^ _7807_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7807_/X (sky130_fd_sc_hd__buf_1)
                                         _0263_ (net)
                  0.03    0.00    0.50 ^ _8087_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8087_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8088_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8088_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8088_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8088_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][25] (net)
                  0.04    0.00    0.30 ^ _7809_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7809_/X (sky130_fd_sc_hd__mux2_2)
                                         _2833_ (net)
                  0.03    0.00    0.43 ^ _7810_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7810_/X (sky130_fd_sc_hd__buf_1)
                                         _0264_ (net)
                  0.03    0.00    0.50 ^ _8088_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8088_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8089_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8089_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8089_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8089_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][26] (net)
                  0.04    0.00    0.30 ^ _7811_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7811_/X (sky130_fd_sc_hd__mux2_2)
                                         _2834_ (net)
                  0.03    0.00    0.43 ^ _7812_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7812_/X (sky130_fd_sc_hd__buf_1)
                                         _0265_ (net)
                  0.03    0.00    0.50 ^ _8089_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8089_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8090_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8090_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8090_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8090_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][27] (net)
                  0.04    0.00    0.30 ^ _7813_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7813_/X (sky130_fd_sc_hd__mux2_2)
                                         _2835_ (net)
                  0.03    0.00    0.43 ^ _7814_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7814_/X (sky130_fd_sc_hd__buf_1)
                                         _0266_ (net)
                  0.03    0.00    0.50 ^ _8090_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8090_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8091_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8091_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8091_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8091_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][28] (net)
                  0.04    0.00    0.30 ^ _7815_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7815_/X (sky130_fd_sc_hd__mux2_2)
                                         _2836_ (net)
                  0.03    0.00    0.43 ^ _7816_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7816_/X (sky130_fd_sc_hd__buf_1)
                                         _0267_ (net)
                  0.03    0.00    0.50 ^ _8091_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8091_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8092_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8092_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8092_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8092_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][29] (net)
                  0.04    0.00    0.30 ^ _7817_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7817_/X (sky130_fd_sc_hd__mux2_2)
                                         _2837_ (net)
                  0.03    0.00    0.43 ^ _7818_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7818_/X (sky130_fd_sc_hd__buf_1)
                                         _0268_ (net)
                  0.03    0.00    0.50 ^ _8092_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8092_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8447_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8447_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8447_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8447_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][0] (net)
                  0.04    0.00    0.30 ^ _4741_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4741_/X (sky130_fd_sc_hd__mux2_2)
                                         _3350_ (net)
                  0.03    0.00    0.43 ^ _4742_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4742_/X (sky130_fd_sc_hd__buf_1)
                                         _0623_ (net)
                  0.03    0.00    0.50 ^ _8447_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8447_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8448_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8448_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8448_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8448_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][1] (net)
                  0.04    0.00    0.30 ^ _4743_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4743_/X (sky130_fd_sc_hd__mux2_2)
                                         _3351_ (net)
                  0.03    0.00    0.43 ^ _4744_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4744_/X (sky130_fd_sc_hd__buf_1)
                                         _0624_ (net)
                  0.03    0.00    0.50 ^ _8448_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8448_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8449_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8449_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8449_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8449_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][2] (net)
                  0.04    0.00    0.30 ^ _4745_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4745_/X (sky130_fd_sc_hd__mux2_2)
                                         _3352_ (net)
                  0.03    0.00    0.43 ^ _4746_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4746_/X (sky130_fd_sc_hd__buf_1)
                                         _0625_ (net)
                  0.03    0.00    0.50 ^ _8449_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8449_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8450_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8450_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8450_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8450_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][3] (net)
                  0.04    0.00    0.30 ^ _4747_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4747_/X (sky130_fd_sc_hd__mux2_2)
                                         _3353_ (net)
                  0.03    0.00    0.43 ^ _4748_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4748_/X (sky130_fd_sc_hd__buf_1)
                                         _0626_ (net)
                  0.03    0.00    0.50 ^ _8450_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8450_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8451_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8451_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8451_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8451_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][4] (net)
                  0.04    0.00    0.30 ^ _4749_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4749_/X (sky130_fd_sc_hd__mux2_2)
                                         _3354_ (net)
                  0.03    0.00    0.43 ^ _4750_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4750_/X (sky130_fd_sc_hd__buf_1)
                                         _0627_ (net)
                  0.03    0.00    0.50 ^ _8451_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8451_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8452_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8452_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8452_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8452_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][5] (net)
                  0.04    0.00    0.30 ^ _4752_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4752_/X (sky130_fd_sc_hd__mux2_2)
                                         _3356_ (net)
                  0.03    0.00    0.43 ^ _4753_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4753_/X (sky130_fd_sc_hd__buf_1)
                                         _0628_ (net)
                  0.03    0.00    0.50 ^ _8452_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8452_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8453_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8453_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8453_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8453_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][6] (net)
                  0.04    0.00    0.30 ^ _4754_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4754_/X (sky130_fd_sc_hd__mux2_2)
                                         _3357_ (net)
                  0.03    0.00    0.43 ^ _4755_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4755_/X (sky130_fd_sc_hd__buf_1)
                                         _0629_ (net)
                  0.03    0.00    0.50 ^ _8453_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8453_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8454_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8454_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8454_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8454_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][7] (net)
                  0.04    0.00    0.30 ^ _4756_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4756_/X (sky130_fd_sc_hd__mux2_2)
                                         _3358_ (net)
                  0.03    0.00    0.43 ^ _4757_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4757_/X (sky130_fd_sc_hd__buf_1)
                                         _0630_ (net)
                  0.03    0.00    0.50 ^ _8454_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8454_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8455_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8455_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8455_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8455_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][8] (net)
                  0.04    0.00    0.30 ^ _4758_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4758_/X (sky130_fd_sc_hd__mux2_2)
                                         _3359_ (net)
                  0.03    0.00    0.43 ^ _4759_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4759_/X (sky130_fd_sc_hd__buf_1)
                                         _0631_ (net)
                  0.03    0.00    0.50 ^ _8455_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8455_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8456_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8456_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8456_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8456_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][9] (net)
                  0.04    0.00    0.30 ^ _4760_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4760_/X (sky130_fd_sc_hd__mux2_2)
                                         _3360_ (net)
                  0.03    0.00    0.43 ^ _4761_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4761_/X (sky130_fd_sc_hd__buf_1)
                                         _0632_ (net)
                  0.03    0.00    0.50 ^ _8456_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8456_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8457_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8457_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8457_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8457_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][10] (net)
                  0.04    0.00    0.30 ^ _4763_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4763_/X (sky130_fd_sc_hd__mux2_2)
                                         _3362_ (net)
                  0.03    0.00    0.43 ^ _4764_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4764_/X (sky130_fd_sc_hd__buf_1)
                                         _0633_ (net)
                  0.03    0.00    0.50 ^ _8457_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8457_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8458_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8458_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8458_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8458_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][11] (net)
                  0.04    0.00    0.30 ^ _4765_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4765_/X (sky130_fd_sc_hd__mux2_2)
                                         _3363_ (net)
                  0.03    0.00    0.43 ^ _4766_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4766_/X (sky130_fd_sc_hd__buf_1)
                                         _0634_ (net)
                  0.03    0.00    0.50 ^ _8458_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8458_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8459_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8459_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8459_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8459_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][12] (net)
                  0.04    0.00    0.30 ^ _4767_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4767_/X (sky130_fd_sc_hd__mux2_2)
                                         _3364_ (net)
                  0.03    0.00    0.43 ^ _4768_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4768_/X (sky130_fd_sc_hd__buf_1)
                                         _0635_ (net)
                  0.03    0.00    0.50 ^ _8459_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8459_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8460_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8460_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8460_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8460_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][13] (net)
                  0.04    0.00    0.30 ^ _4769_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4769_/X (sky130_fd_sc_hd__mux2_2)
                                         _3365_ (net)
                  0.03    0.00    0.43 ^ _4770_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4770_/X (sky130_fd_sc_hd__buf_1)
                                         _0636_ (net)
                  0.03    0.00    0.50 ^ _8460_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8460_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8461_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8461_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8461_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8461_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][14] (net)
                  0.04    0.00    0.30 ^ _4771_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4771_/X (sky130_fd_sc_hd__mux2_2)
                                         _3366_ (net)
                  0.03    0.00    0.43 ^ _4772_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4772_/X (sky130_fd_sc_hd__buf_1)
                                         _0637_ (net)
                  0.03    0.00    0.50 ^ _8461_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8461_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8462_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8462_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8462_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8462_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][15] (net)
                  0.04    0.00    0.30 ^ _4774_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4774_/X (sky130_fd_sc_hd__mux2_2)
                                         _3368_ (net)
                  0.03    0.00    0.43 ^ _4775_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4775_/X (sky130_fd_sc_hd__buf_1)
                                         _0638_ (net)
                  0.03    0.00    0.50 ^ _8462_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8462_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8463_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8463_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8463_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8463_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][16] (net)
                  0.04    0.00    0.30 ^ _4776_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4776_/X (sky130_fd_sc_hd__mux2_2)
                                         _3369_ (net)
                  0.03    0.00    0.43 ^ _4777_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4777_/X (sky130_fd_sc_hd__buf_1)
                                         _0639_ (net)
                  0.03    0.00    0.50 ^ _8463_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8463_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8464_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8464_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8464_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8464_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][17] (net)
                  0.04    0.00    0.30 ^ _4778_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4778_/X (sky130_fd_sc_hd__mux2_2)
                                         _3370_ (net)
                  0.03    0.00    0.43 ^ _4779_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4779_/X (sky130_fd_sc_hd__buf_1)
                                         _0640_ (net)
                  0.03    0.00    0.50 ^ _8464_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8464_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8465_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8465_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8465_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8465_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][18] (net)
                  0.04    0.00    0.30 ^ _4780_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4780_/X (sky130_fd_sc_hd__mux2_2)
                                         _3371_ (net)
                  0.03    0.00    0.43 ^ _4781_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4781_/X (sky130_fd_sc_hd__buf_1)
                                         _0641_ (net)
                  0.03    0.00    0.50 ^ _8465_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8465_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8466_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8466_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8466_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8466_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][19] (net)
                  0.04    0.00    0.30 ^ _4782_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4782_/X (sky130_fd_sc_hd__mux2_2)
                                         _3372_ (net)
                  0.03    0.00    0.43 ^ _4783_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4783_/X (sky130_fd_sc_hd__buf_1)
                                         _0642_ (net)
                  0.03    0.00    0.50 ^ _8466_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8466_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8467_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8467_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8467_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8467_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][20] (net)
                  0.04    0.00    0.30 ^ _4785_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4785_/X (sky130_fd_sc_hd__mux2_2)
                                         _3374_ (net)
                  0.03    0.00    0.43 ^ _4786_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4786_/X (sky130_fd_sc_hd__buf_1)
                                         _0643_ (net)
                  0.03    0.00    0.50 ^ _8467_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8467_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8468_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8468_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8468_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8468_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][21] (net)
                  0.04    0.00    0.30 ^ _4787_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4787_/X (sky130_fd_sc_hd__mux2_2)
                                         _3375_ (net)
                  0.03    0.00    0.43 ^ _4788_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4788_/X (sky130_fd_sc_hd__buf_1)
                                         _0644_ (net)
                  0.03    0.00    0.50 ^ _8468_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8468_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8469_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8469_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8469_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8469_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][22] (net)
                  0.04    0.00    0.30 ^ _4789_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4789_/X (sky130_fd_sc_hd__mux2_2)
                                         _3376_ (net)
                  0.03    0.00    0.43 ^ _4790_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4790_/X (sky130_fd_sc_hd__buf_1)
                                         _0645_ (net)
                  0.03    0.00    0.50 ^ _8469_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8469_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8470_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8470_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8470_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8470_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][23] (net)
                  0.04    0.00    0.30 ^ _4791_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4791_/X (sky130_fd_sc_hd__mux2_2)
                                         _3377_ (net)
                  0.03    0.00    0.43 ^ _4792_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4792_/X (sky130_fd_sc_hd__buf_1)
                                         _0646_ (net)
                  0.03    0.00    0.50 ^ _8470_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8470_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8471_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8471_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8471_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8471_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][24] (net)
                  0.04    0.00    0.30 ^ _4793_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4793_/X (sky130_fd_sc_hd__mux2_2)
                                         _3378_ (net)
                  0.03    0.00    0.43 ^ _4794_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4794_/X (sky130_fd_sc_hd__buf_1)
                                         _0647_ (net)
                  0.03    0.00    0.50 ^ _8471_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8471_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8472_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8472_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8472_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8472_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][25] (net)
                  0.04    0.00    0.30 ^ _4796_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4796_/X (sky130_fd_sc_hd__mux2_2)
                                         _3380_ (net)
                  0.03    0.00    0.43 ^ _4797_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4797_/X (sky130_fd_sc_hd__buf_1)
                                         _0648_ (net)
                  0.03    0.00    0.50 ^ _8472_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8472_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8473_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8473_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8473_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8473_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][26] (net)
                  0.04    0.00    0.30 ^ _4798_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4798_/X (sky130_fd_sc_hd__mux2_2)
                                         _3381_ (net)
                  0.03    0.00    0.43 ^ _4799_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4799_/X (sky130_fd_sc_hd__buf_1)
                                         _0649_ (net)
                  0.03    0.00    0.50 ^ _8473_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8473_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8474_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8474_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8474_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8474_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][27] (net)
                  0.04    0.00    0.30 ^ _4800_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4800_/X (sky130_fd_sc_hd__mux2_2)
                                         _3382_ (net)
                  0.03    0.00    0.43 ^ _4801_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4801_/X (sky130_fd_sc_hd__buf_1)
                                         _0650_ (net)
                  0.03    0.00    0.50 ^ _8474_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8474_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8475_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8475_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8475_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8475_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][28] (net)
                  0.04    0.00    0.30 ^ _4802_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4802_/X (sky130_fd_sc_hd__mux2_2)
                                         _3383_ (net)
                  0.03    0.00    0.43 ^ _4803_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4803_/X (sky130_fd_sc_hd__buf_1)
                                         _0651_ (net)
                  0.03    0.00    0.50 ^ _8475_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8475_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8476_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8476_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8476_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8476_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][29] (net)
                  0.04    0.00    0.30 ^ _4804_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4804_/X (sky130_fd_sc_hd__mux2_2)
                                         _3384_ (net)
                  0.03    0.00    0.43 ^ _4805_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4805_/X (sky130_fd_sc_hd__buf_1)
                                         _0652_ (net)
                  0.03    0.00    0.50 ^ _8476_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8476_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8511_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8511_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8511_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8511_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][0] (net)
                  0.04    0.00    0.30 ^ _4886_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4886_/X (sky130_fd_sc_hd__mux2_2)
                                         _3431_ (net)
                  0.03    0.00    0.43 ^ _4887_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4887_/X (sky130_fd_sc_hd__buf_1)
                                         _0687_ (net)
                  0.03    0.00    0.50 ^ _8511_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8511_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8512_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8512_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8512_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8512_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][1] (net)
                  0.04    0.00    0.30 ^ _4888_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4888_/X (sky130_fd_sc_hd__mux2_2)
                                         _3432_ (net)
                  0.03    0.00    0.43 ^ _4889_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4889_/X (sky130_fd_sc_hd__buf_1)
                                         _0688_ (net)
                  0.03    0.00    0.50 ^ _8512_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8512_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8513_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8513_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8513_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8513_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][2] (net)
                  0.04    0.00    0.30 ^ _4890_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4890_/X (sky130_fd_sc_hd__mux2_2)
                                         _3433_ (net)
                  0.03    0.00    0.43 ^ _4891_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4891_/X (sky130_fd_sc_hd__buf_1)
                                         _0689_ (net)
                  0.03    0.00    0.50 ^ _8513_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8513_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8514_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8514_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8514_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8514_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][3] (net)
                  0.04    0.00    0.30 ^ _4892_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4892_/X (sky130_fd_sc_hd__mux2_2)
                                         _3434_ (net)
                  0.03    0.00    0.43 ^ _4893_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4893_/X (sky130_fd_sc_hd__buf_1)
                                         _0690_ (net)
                  0.03    0.00    0.50 ^ _8514_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8514_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8515_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8515_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8515_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8515_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][4] (net)
                  0.04    0.00    0.30 ^ _4894_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4894_/X (sky130_fd_sc_hd__mux2_2)
                                         _3435_ (net)
                  0.03    0.00    0.43 ^ _4895_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4895_/X (sky130_fd_sc_hd__buf_1)
                                         _0691_ (net)
                  0.03    0.00    0.50 ^ _8515_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8515_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8516_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8516_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8516_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8516_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][5] (net)
                  0.04    0.00    0.30 ^ _4897_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4897_/X (sky130_fd_sc_hd__mux2_2)
                                         _3437_ (net)
                  0.03    0.00    0.43 ^ _4898_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4898_/X (sky130_fd_sc_hd__buf_1)
                                         _0692_ (net)
                  0.03    0.00    0.50 ^ _8516_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8516_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8517_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8517_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8517_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8517_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][6] (net)
                  0.04    0.00    0.30 ^ _4899_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4899_/X (sky130_fd_sc_hd__mux2_2)
                                         _3438_ (net)
                  0.03    0.00    0.43 ^ _4900_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4900_/X (sky130_fd_sc_hd__buf_1)
                                         _0693_ (net)
                  0.03    0.00    0.50 ^ _8517_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8517_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8518_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8518_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8518_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8518_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][7] (net)
                  0.04    0.00    0.30 ^ _4901_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4901_/X (sky130_fd_sc_hd__mux2_2)
                                         _3439_ (net)
                  0.03    0.00    0.43 ^ _4902_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4902_/X (sky130_fd_sc_hd__buf_1)
                                         _0694_ (net)
                  0.03    0.00    0.50 ^ _8518_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8518_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8519_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8519_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8519_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8519_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][8] (net)
                  0.04    0.00    0.30 ^ _4903_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4903_/X (sky130_fd_sc_hd__mux2_2)
                                         _3440_ (net)
                  0.03    0.00    0.43 ^ _4904_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4904_/X (sky130_fd_sc_hd__buf_1)
                                         _0695_ (net)
                  0.03    0.00    0.50 ^ _8519_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8519_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8520_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8520_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8520_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8520_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][9] (net)
                  0.04    0.00    0.30 ^ _4905_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4905_/X (sky130_fd_sc_hd__mux2_2)
                                         _3441_ (net)
                  0.03    0.00    0.43 ^ _4906_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4906_/X (sky130_fd_sc_hd__buf_1)
                                         _0696_ (net)
                  0.03    0.00    0.50 ^ _8520_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8520_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8521_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8521_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8521_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8521_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][10] (net)
                  0.04    0.00    0.30 ^ _4908_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4908_/X (sky130_fd_sc_hd__mux2_2)
                                         _3443_ (net)
                  0.03    0.00    0.43 ^ _4909_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4909_/X (sky130_fd_sc_hd__buf_1)
                                         _0697_ (net)
                  0.03    0.00    0.50 ^ _8521_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8521_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8522_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8522_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8522_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8522_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][11] (net)
                  0.04    0.00    0.30 ^ _4910_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4910_/X (sky130_fd_sc_hd__mux2_2)
                                         _3444_ (net)
                  0.03    0.00    0.43 ^ _4911_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4911_/X (sky130_fd_sc_hd__buf_1)
                                         _0698_ (net)
                  0.03    0.00    0.50 ^ _8522_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8522_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8523_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8523_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8523_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8523_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][12] (net)
                  0.04    0.00    0.30 ^ _4912_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4912_/X (sky130_fd_sc_hd__mux2_2)
                                         _3445_ (net)
                  0.03    0.00    0.43 ^ _4913_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4913_/X (sky130_fd_sc_hd__buf_1)
                                         _0699_ (net)
                  0.03    0.00    0.50 ^ _8523_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8523_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8524_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8524_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8524_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8524_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][13] (net)
                  0.04    0.00    0.30 ^ _4914_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4914_/X (sky130_fd_sc_hd__mux2_2)
                                         _3446_ (net)
                  0.03    0.00    0.43 ^ _4915_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4915_/X (sky130_fd_sc_hd__buf_1)
                                         _0700_ (net)
                  0.03    0.00    0.50 ^ _8524_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8524_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8525_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8525_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8525_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][14] (net)
                  0.04    0.00    0.30 ^ _4916_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4916_/X (sky130_fd_sc_hd__mux2_2)
                                         _3447_ (net)
                  0.03    0.00    0.43 ^ _4917_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4917_/X (sky130_fd_sc_hd__buf_1)
                                         _0701_ (net)
                  0.03    0.00    0.50 ^ _8525_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8525_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8526_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8526_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8526_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8526_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][15] (net)
                  0.04    0.00    0.30 ^ _4919_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4919_/X (sky130_fd_sc_hd__mux2_2)
                                         _3449_ (net)
                  0.03    0.00    0.43 ^ _4920_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4920_/X (sky130_fd_sc_hd__buf_1)
                                         _0702_ (net)
                  0.03    0.00    0.50 ^ _8526_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8526_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8527_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8527_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8527_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8527_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][16] (net)
                  0.04    0.00    0.30 ^ _4921_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4921_/X (sky130_fd_sc_hd__mux2_2)
                                         _3450_ (net)
                  0.03    0.00    0.43 ^ _4922_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4922_/X (sky130_fd_sc_hd__buf_1)
                                         _0703_ (net)
                  0.03    0.00    0.50 ^ _8527_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8527_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8528_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8528_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8528_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8528_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][17] (net)
                  0.04    0.00    0.30 ^ _4923_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4923_/X (sky130_fd_sc_hd__mux2_2)
                                         _3451_ (net)
                  0.03    0.00    0.43 ^ _4924_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4924_/X (sky130_fd_sc_hd__buf_1)
                                         _0704_ (net)
                  0.03    0.00    0.50 ^ _8528_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8528_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8529_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8529_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8529_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8529_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][18] (net)
                  0.04    0.00    0.30 ^ _4925_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4925_/X (sky130_fd_sc_hd__mux2_2)
                                         _3452_ (net)
                  0.03    0.00    0.43 ^ _4926_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4926_/X (sky130_fd_sc_hd__buf_1)
                                         _0705_ (net)
                  0.03    0.00    0.50 ^ _8529_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8529_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8530_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8530_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8530_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][19] (net)
                  0.04    0.00    0.30 ^ _4927_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4927_/X (sky130_fd_sc_hd__mux2_2)
                                         _3453_ (net)
                  0.03    0.00    0.43 ^ _4928_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4928_/X (sky130_fd_sc_hd__buf_1)
                                         _0706_ (net)
                  0.03    0.00    0.50 ^ _8530_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8531_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8531_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8531_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8531_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][20] (net)
                  0.04    0.00    0.30 ^ _4930_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4930_/X (sky130_fd_sc_hd__mux2_2)
                                         _3455_ (net)
                  0.03    0.00    0.43 ^ _4931_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4931_/X (sky130_fd_sc_hd__buf_1)
                                         _0707_ (net)
                  0.03    0.00    0.50 ^ _8531_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8531_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8532_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8532_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8532_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8532_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][21] (net)
                  0.04    0.00    0.30 ^ _4932_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4932_/X (sky130_fd_sc_hd__mux2_2)
                                         _3456_ (net)
                  0.03    0.00    0.43 ^ _4933_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4933_/X (sky130_fd_sc_hd__buf_1)
                                         _0708_ (net)
                  0.03    0.00    0.50 ^ _8532_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8532_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8533_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8533_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8533_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8533_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][22] (net)
                  0.04    0.00    0.30 ^ _4934_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4934_/X (sky130_fd_sc_hd__mux2_2)
                                         _3457_ (net)
                  0.03    0.00    0.43 ^ _4935_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4935_/X (sky130_fd_sc_hd__buf_1)
                                         _0709_ (net)
                  0.03    0.00    0.50 ^ _8533_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8533_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8534_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8534_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8534_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8534_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][23] (net)
                  0.04    0.00    0.30 ^ _4936_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4936_/X (sky130_fd_sc_hd__mux2_2)
                                         _3458_ (net)
                  0.03    0.00    0.43 ^ _4937_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4937_/X (sky130_fd_sc_hd__buf_1)
                                         _0710_ (net)
                  0.03    0.00    0.50 ^ _8534_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8534_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8535_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8535_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8535_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8535_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][24] (net)
                  0.04    0.00    0.30 ^ _4938_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4938_/X (sky130_fd_sc_hd__mux2_2)
                                         _3459_ (net)
                  0.03    0.00    0.43 ^ _4939_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4939_/X (sky130_fd_sc_hd__buf_1)
                                         _0711_ (net)
                  0.03    0.00    0.50 ^ _8535_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8535_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8536_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8536_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8536_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8536_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][25] (net)
                  0.04    0.00    0.30 ^ _4941_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4941_/X (sky130_fd_sc_hd__mux2_2)
                                         _3461_ (net)
                  0.03    0.00    0.43 ^ _4942_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4942_/X (sky130_fd_sc_hd__buf_1)
                                         _0712_ (net)
                  0.03    0.00    0.50 ^ _8536_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8536_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8537_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8537_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8537_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8537_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][26] (net)
                  0.04    0.00    0.30 ^ _4943_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4943_/X (sky130_fd_sc_hd__mux2_2)
                                         _3462_ (net)
                  0.03    0.00    0.43 ^ _4944_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4944_/X (sky130_fd_sc_hd__buf_1)
                                         _0713_ (net)
                  0.03    0.00    0.50 ^ _8537_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8537_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8538_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8538_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8538_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8538_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][27] (net)
                  0.04    0.00    0.30 ^ _4945_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4945_/X (sky130_fd_sc_hd__mux2_2)
                                         _3463_ (net)
                  0.03    0.00    0.43 ^ _4946_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4946_/X (sky130_fd_sc_hd__buf_1)
                                         _0714_ (net)
                  0.03    0.00    0.50 ^ _8538_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8538_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8539_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8539_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8539_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8539_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][28] (net)
                  0.04    0.00    0.30 ^ _4947_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4947_/X (sky130_fd_sc_hd__mux2_2)
                                         _3464_ (net)
                  0.03    0.00    0.43 ^ _4948_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4948_/X (sky130_fd_sc_hd__buf_1)
                                         _0715_ (net)
                  0.03    0.00    0.50 ^ _8539_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8539_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8540_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8540_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8540_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8540_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][29] (net)
                  0.04    0.00    0.30 ^ _4949_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4949_/X (sky130_fd_sc_hd__mux2_2)
                                         _3465_ (net)
                  0.03    0.00    0.43 ^ _4950_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4950_/X (sky130_fd_sc_hd__buf_1)
                                         _0716_ (net)
                  0.03    0.00    0.50 ^ _8540_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8540_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8125_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8125_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8125_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8125_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][30] (net)
                  0.04    0.00    0.30 ^ _3948_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3948_/X (sky130_fd_sc_hd__mux2_2)
                                         _2879_ (net)
                  0.03    0.00    0.43 ^ _3949_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3949_/X (sky130_fd_sc_hd__buf_1)
                                         _0301_ (net)
                  0.03    0.00    0.50 ^ _8125_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8125_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8126_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8126_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8126_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8126_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][31] (net)
                  0.04    0.00    0.30 ^ _3950_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3950_/X (sky130_fd_sc_hd__mux2_2)
                                         _2880_ (net)
                  0.03    0.00    0.43 ^ _3951_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3951_/X (sky130_fd_sc_hd__buf_1)
                                         _0302_ (net)
                  0.03    0.00    0.50 ^ _8126_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8126_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8253_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8253_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8253_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8253_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][30] (net)
                  0.04    0.00    0.30 ^ _4283_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4283_/X (sky130_fd_sc_hd__mux2_2)
                                         _3086_ (net)
                  0.03    0.00    0.43 ^ _4284_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4284_/X (sky130_fd_sc_hd__buf_1)
                                         _0429_ (net)
                  0.03    0.00    0.50 ^ _8253_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8253_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8254_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8254_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8254_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8254_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][31] (net)
                  0.04    0.00    0.30 ^ _4286_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4286_/X (sky130_fd_sc_hd__mux2_2)
                                         _3088_ (net)
                  0.03    0.00    0.43 ^ _4287_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4287_/X (sky130_fd_sc_hd__buf_1)
                                         _0430_ (net)
                  0.03    0.00    0.50 ^ _8254_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8254_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7869_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7869_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7869_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7869_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][30] (net)
                  0.04    0.00    0.30 ^ _7211_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7211_/X (sky130_fd_sc_hd__mux2_2)
                                         _2454_ (net)
                  0.03    0.00    0.43 ^ _7212_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7212_/X (sky130_fd_sc_hd__buf_1)
                                         _0045_ (net)
                  0.03    0.00    0.50 ^ _7869_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7869_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7870_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7870_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7870_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7870_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][31] (net)
                  0.04    0.00    0.30 ^ _7213_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7213_/X (sky130_fd_sc_hd__mux2_2)
                                         _2455_ (net)
                  0.03    0.00    0.43 ^ _7214_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7214_/X (sky130_fd_sc_hd__buf_1)
                                         _0046_ (net)
                  0.03    0.00    0.50 ^ _7870_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7870_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7997_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7997_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7997_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7997_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][30] (net)
                  0.04    0.00    0.30 ^ _7582_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7582_/X (sky130_fd_sc_hd__mux2_2)
                                         _2697_ (net)
                  0.03    0.00    0.43 ^ _7583_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7583_/X (sky130_fd_sc_hd__buf_1)
                                         _0173_ (net)
                  0.03    0.00    0.50 ^ _7997_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7997_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7998_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7998_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7998_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7998_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][31] (net)
                  0.04    0.00    0.30 ^ _7585_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7585_/X (sky130_fd_sc_hd__mux2_2)
                                         _2699_ (net)
                  0.03    0.00    0.43 ^ _7586_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7586_/X (sky130_fd_sc_hd__buf_1)
                                         _0174_ (net)
                  0.03    0.00    0.50 ^ _7998_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7998_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8573_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8573_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8573_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8573_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][30] (net)
                  0.04    0.00    0.30 ^ _5037_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5037_/X (sky130_fd_sc_hd__mux2_2)
                                         _3520_ (net)
                  0.03    0.00    0.43 ^ _5038_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5038_/X (sky130_fd_sc_hd__buf_1)
                                         _0749_ (net)
                  0.03    0.00    0.50 ^ _8573_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8573_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8574_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8574_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8574_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][31] (net)
                  0.04    0.00    0.30 ^ _5040_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5040_/X (sky130_fd_sc_hd__mux2_2)
                                         _3522_ (net)
                  0.03    0.00    0.43 ^ _5041_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5041_/X (sky130_fd_sc_hd__buf_1)
                                         _0750_ (net)
                  0.03    0.00    0.50 ^ _8574_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8574_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8765_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8765_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8765_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8765_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][30] (net)
                  0.04    0.00    0.30 ^ _5487_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5487_/X (sky130_fd_sc_hd__mux2_2)
                                         _3778_ (net)
                  0.03    0.00    0.43 ^ _5488_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5488_/X (sky130_fd_sc_hd__buf_1)
                                         _0941_ (net)
                  0.03    0.00    0.50 ^ _8765_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8765_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8766_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8766_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8766_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8766_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][31] (net)
                  0.04    0.00    0.30 ^ _5489_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5489_/X (sky130_fd_sc_hd__mux2_2)
                                         _3779_ (net)
                  0.03    0.00    0.43 ^ _5490_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5490_/X (sky130_fd_sc_hd__buf_1)
                                         _0942_ (net)
                  0.03    0.00    0.50 ^ _8766_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8766_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8797_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8797_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8797_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8797_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][30] (net)
                  0.04    0.00    0.30 ^ _5559_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5559_/X (sky130_fd_sc_hd__mux2_2)
                                         _3818_ (net)
                  0.03    0.00    0.43 ^ _5560_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5560_/X (sky130_fd_sc_hd__buf_1)
                                         _0973_ (net)
                  0.03    0.00    0.50 ^ _8797_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8797_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8798_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8798_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8798_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8798_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][31] (net)
                  0.04    0.00    0.30 ^ _5561_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5561_/X (sky130_fd_sc_hd__mux2_2)
                                         _3819_ (net)
                  0.03    0.00    0.43 ^ _5562_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5562_/X (sky130_fd_sc_hd__buf_1)
                                         _0974_ (net)
                  0.03    0.00    0.50 ^ _8798_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8798_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7839_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7839_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7839_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7839_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][0] (net)
                  0.04    0.00    0.30 ^ _7130_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7130_/X (sky130_fd_sc_hd__mux2_2)
                                         _2403_ (net)
                  0.03    0.00    0.43 ^ _7131_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7131_/X (sky130_fd_sc_hd__buf_1)
                                         _0015_ (net)
                  0.03    0.00    0.50 ^ _7839_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7839_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7840_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7840_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7840_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7840_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][1] (net)
                  0.04    0.00    0.30 ^ _7133_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7133_/X (sky130_fd_sc_hd__mux2_2)
                                         _2405_ (net)
                  0.03    0.00    0.43 ^ _7134_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7134_/X (sky130_fd_sc_hd__buf_1)
                                         _0016_ (net)
                  0.03    0.00    0.50 ^ _7840_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7840_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7841_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7841_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7841_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7841_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][2] (net)
                  0.04    0.00    0.30 ^ _7136_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7136_/X (sky130_fd_sc_hd__mux2_2)
                                         _2407_ (net)
                  0.03    0.00    0.43 ^ _7137_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7137_/X (sky130_fd_sc_hd__buf_1)
                                         _0017_ (net)
                  0.03    0.00    0.50 ^ _7841_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7841_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7842_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7842_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7842_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7842_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][3] (net)
                  0.04    0.00    0.30 ^ _7139_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7139_/X (sky130_fd_sc_hd__mux2_2)
                                         _2409_ (net)
                  0.03    0.00    0.43 ^ _7140_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7140_/X (sky130_fd_sc_hd__buf_1)
                                         _0018_ (net)
                  0.03    0.00    0.50 ^ _7842_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7842_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7843_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7843_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7843_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7843_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][4] (net)
                  0.04    0.00    0.30 ^ _7142_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7142_/X (sky130_fd_sc_hd__mux2_2)
                                         _2411_ (net)
                  0.03    0.00    0.43 ^ _7143_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7143_/X (sky130_fd_sc_hd__buf_1)
                                         _0019_ (net)
                  0.03    0.00    0.50 ^ _7843_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7843_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7844_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7844_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7844_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7844_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][5] (net)
                  0.04    0.00    0.30 ^ _7146_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7146_/X (sky130_fd_sc_hd__mux2_2)
                                         _2414_ (net)
                  0.03    0.00    0.43 ^ _7147_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7147_/X (sky130_fd_sc_hd__buf_1)
                                         _0020_ (net)
                  0.03    0.00    0.50 ^ _7844_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7844_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7845_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7845_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7845_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7845_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][6] (net)
                  0.04    0.00    0.30 ^ _7149_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7149_/X (sky130_fd_sc_hd__mux2_2)
                                         _2416_ (net)
                  0.03    0.00    0.43 ^ _7150_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7150_/X (sky130_fd_sc_hd__buf_1)
                                         _0021_ (net)
                  0.03    0.00    0.50 ^ _7845_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7845_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7846_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7846_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7846_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7846_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][7] (net)
                  0.04    0.00    0.30 ^ _7152_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7152_/X (sky130_fd_sc_hd__mux2_2)
                                         _2418_ (net)
                  0.03    0.00    0.43 ^ _7153_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7153_/X (sky130_fd_sc_hd__buf_1)
                                         _0022_ (net)
                  0.03    0.00    0.50 ^ _7846_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7846_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7847_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7847_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7847_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7847_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][8] (net)
                  0.04    0.00    0.30 ^ _7155_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7155_/X (sky130_fd_sc_hd__mux2_2)
                                         _2420_ (net)
                  0.03    0.00    0.43 ^ _7156_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7156_/X (sky130_fd_sc_hd__buf_1)
                                         _0023_ (net)
                  0.03    0.00    0.50 ^ _7847_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7847_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7848_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7848_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7848_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7848_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][9] (net)
                  0.04    0.00    0.30 ^ _7158_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7158_/X (sky130_fd_sc_hd__mux2_2)
                                         _2422_ (net)
                  0.03    0.00    0.43 ^ _7159_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7159_/X (sky130_fd_sc_hd__buf_1)
                                         _0024_ (net)
                  0.03    0.00    0.50 ^ _7848_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7848_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7849_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7849_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7849_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7849_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][10] (net)
                  0.04    0.00    0.30 ^ _7162_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7162_/X (sky130_fd_sc_hd__mux2_2)
                                         _2425_ (net)
                  0.03    0.00    0.43 ^ _7163_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7163_/X (sky130_fd_sc_hd__buf_1)
                                         _0025_ (net)
                  0.03    0.00    0.50 ^ _7849_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7850_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7850_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7850_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7850_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][11] (net)
                  0.04    0.00    0.30 ^ _7165_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7165_/X (sky130_fd_sc_hd__mux2_2)
                                         _2427_ (net)
                  0.03    0.00    0.43 ^ _7166_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7166_/X (sky130_fd_sc_hd__buf_1)
                                         _0026_ (net)
                  0.03    0.00    0.50 ^ _7850_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7850_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7851_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7851_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7851_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7851_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][12] (net)
                  0.04    0.00    0.30 ^ _7168_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7168_/X (sky130_fd_sc_hd__mux2_2)
                                         _2429_ (net)
                  0.03    0.00    0.43 ^ _7169_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7169_/X (sky130_fd_sc_hd__buf_1)
                                         _0027_ (net)
                  0.03    0.00    0.50 ^ _7851_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7851_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7852_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7852_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7852_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7852_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][13] (net)
                  0.04    0.00    0.30 ^ _7171_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7171_/X (sky130_fd_sc_hd__mux2_2)
                                         _2431_ (net)
                  0.03    0.00    0.43 ^ _7172_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7172_/X (sky130_fd_sc_hd__buf_1)
                                         _0028_ (net)
                  0.03    0.00    0.50 ^ _7852_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7852_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7853_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7853_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7853_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7853_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][14] (net)
                  0.04    0.00    0.30 ^ _7174_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7174_/X (sky130_fd_sc_hd__mux2_2)
                                         _2433_ (net)
                  0.03    0.00    0.43 ^ _7175_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7175_/X (sky130_fd_sc_hd__buf_1)
                                         _0029_ (net)
                  0.03    0.00    0.50 ^ _7853_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7853_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7854_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7854_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7854_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7854_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][15] (net)
                  0.04    0.00    0.30 ^ _7178_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7178_/X (sky130_fd_sc_hd__mux2_2)
                                         _2436_ (net)
                  0.03    0.00    0.43 ^ _7179_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7179_/X (sky130_fd_sc_hd__buf_1)
                                         _0030_ (net)
                  0.03    0.00    0.50 ^ _7854_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7854_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7855_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7855_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7855_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7855_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][16] (net)
                  0.04    0.00    0.30 ^ _7181_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7181_/X (sky130_fd_sc_hd__mux2_2)
                                         _2438_ (net)
                  0.03    0.00    0.43 ^ _7182_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7182_/X (sky130_fd_sc_hd__buf_1)
                                         _0031_ (net)
                  0.03    0.00    0.50 ^ _7855_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7855_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7856_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7856_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7856_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7856_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][17] (net)
                  0.04    0.00    0.30 ^ _7183_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7183_/X (sky130_fd_sc_hd__mux2_2)
                                         _2439_ (net)
                  0.03    0.00    0.43 ^ _7184_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7184_/X (sky130_fd_sc_hd__buf_1)
                                         _0032_ (net)
                  0.03    0.00    0.50 ^ _7856_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7856_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7857_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7857_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7857_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7857_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][18] (net)
                  0.04    0.00    0.30 ^ _7185_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7185_/X (sky130_fd_sc_hd__mux2_2)
                                         _2440_ (net)
                  0.03    0.00    0.43 ^ _7186_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7186_/X (sky130_fd_sc_hd__buf_1)
                                         _0033_ (net)
                  0.03    0.00    0.50 ^ _7857_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7857_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7858_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7858_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7858_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7858_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][19] (net)
                  0.04    0.00    0.30 ^ _7187_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7187_/X (sky130_fd_sc_hd__mux2_2)
                                         _2441_ (net)
                  0.03    0.00    0.43 ^ _7188_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7188_/X (sky130_fd_sc_hd__buf_1)
                                         _0034_ (net)
                  0.03    0.00    0.50 ^ _7858_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7858_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7859_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7859_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7859_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7859_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][20] (net)
                  0.04    0.00    0.30 ^ _7190_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7190_/X (sky130_fd_sc_hd__mux2_2)
                                         _2443_ (net)
                  0.03    0.00    0.43 ^ _7191_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7191_/X (sky130_fd_sc_hd__buf_1)
                                         _0035_ (net)
                  0.03    0.00    0.50 ^ _7859_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7859_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7860_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7860_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7860_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7860_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][21] (net)
                  0.04    0.00    0.30 ^ _7192_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7192_/X (sky130_fd_sc_hd__mux2_2)
                                         _2444_ (net)
                  0.03    0.00    0.43 ^ _7193_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7193_/X (sky130_fd_sc_hd__buf_1)
                                         _0036_ (net)
                  0.03    0.00    0.50 ^ _7860_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7860_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7861_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7861_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7861_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7861_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][22] (net)
                  0.04    0.00    0.30 ^ _7194_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7194_/X (sky130_fd_sc_hd__mux2_2)
                                         _2445_ (net)
                  0.03    0.00    0.43 ^ _7195_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7195_/X (sky130_fd_sc_hd__buf_1)
                                         _0037_ (net)
                  0.03    0.00    0.50 ^ _7861_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7861_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7862_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7862_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7862_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7862_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][23] (net)
                  0.04    0.00    0.30 ^ _7196_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7196_/X (sky130_fd_sc_hd__mux2_2)
                                         _2446_ (net)
                  0.03    0.00    0.43 ^ _7197_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7197_/X (sky130_fd_sc_hd__buf_1)
                                         _0038_ (net)
                  0.03    0.00    0.50 ^ _7862_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7862_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7863_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7863_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7863_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7863_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][24] (net)
                  0.04    0.00    0.30 ^ _7198_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7198_/X (sky130_fd_sc_hd__mux2_2)
                                         _2447_ (net)
                  0.03    0.00    0.43 ^ _7199_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7199_/X (sky130_fd_sc_hd__buf_1)
                                         _0039_ (net)
                  0.03    0.00    0.50 ^ _7863_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7863_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7864_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7864_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7864_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7864_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][25] (net)
                  0.04    0.00    0.30 ^ _7201_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7201_/X (sky130_fd_sc_hd__mux2_2)
                                         _2449_ (net)
                  0.03    0.00    0.43 ^ _7202_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7202_/X (sky130_fd_sc_hd__buf_1)
                                         _0040_ (net)
                  0.03    0.00    0.50 ^ _7864_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7864_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7865_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7865_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7865_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7865_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][26] (net)
                  0.04    0.00    0.30 ^ _7203_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7203_/X (sky130_fd_sc_hd__mux2_2)
                                         _2450_ (net)
                  0.03    0.00    0.43 ^ _7204_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7204_/X (sky130_fd_sc_hd__buf_1)
                                         _0041_ (net)
                  0.03    0.00    0.50 ^ _7865_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7865_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7866_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7866_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7866_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7866_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][27] (net)
                  0.04    0.00    0.30 ^ _7205_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7205_/X (sky130_fd_sc_hd__mux2_2)
                                         _2451_ (net)
                  0.03    0.00    0.43 ^ _7206_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7206_/X (sky130_fd_sc_hd__buf_1)
                                         _0042_ (net)
                  0.03    0.00    0.50 ^ _7866_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7866_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7867_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7867_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7867_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7867_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][28] (net)
                  0.04    0.00    0.30 ^ _7207_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7207_/X (sky130_fd_sc_hd__mux2_2)
                                         _2452_ (net)
                  0.03    0.00    0.43 ^ _7208_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7208_/X (sky130_fd_sc_hd__buf_1)
                                         _0043_ (net)
                  0.03    0.00    0.50 ^ _7867_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7867_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7868_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7868_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7868_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7868_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][29] (net)
                  0.04    0.00    0.30 ^ _7209_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7209_/X (sky130_fd_sc_hd__mux2_2)
                                         _2453_ (net)
                  0.03    0.00    0.43 ^ _7210_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7210_/X (sky130_fd_sc_hd__buf_1)
                                         _0044_ (net)
                  0.03    0.00    0.50 ^ _7868_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7868_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7967_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7967_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7967_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7967_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][0] (net)
                  0.04    0.00    0.30 ^ _7503_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7503_/X (sky130_fd_sc_hd__mux2_2)
                                         _2648_ (net)
                  0.03    0.00    0.43 ^ _7504_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7504_/X (sky130_fd_sc_hd__buf_1)
                                         _0143_ (net)
                  0.03    0.00    0.50 ^ _7967_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7967_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7968_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7968_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7968_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7968_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][1] (net)
                  0.04    0.00    0.30 ^ _7505_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7505_/X (sky130_fd_sc_hd__mux2_2)
                                         _2649_ (net)
                  0.03    0.00    0.43 ^ _7506_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7506_/X (sky130_fd_sc_hd__buf_1)
                                         _0144_ (net)
                  0.03    0.00    0.50 ^ _7968_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7968_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7969_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7969_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7969_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7969_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][2] (net)
                  0.04    0.00    0.30 ^ _7507_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7507_/X (sky130_fd_sc_hd__mux2_2)
                                         _2650_ (net)
                  0.03    0.00    0.43 ^ _7508_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7508_/X (sky130_fd_sc_hd__buf_1)
                                         _0145_ (net)
                  0.03    0.00    0.50 ^ _7969_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7969_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7970_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7970_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7970_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7970_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][3] (net)
                  0.04    0.00    0.30 ^ _7509_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7509_/X (sky130_fd_sc_hd__mux2_2)
                                         _2651_ (net)
                  0.03    0.00    0.43 ^ _7510_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7510_/X (sky130_fd_sc_hd__buf_1)
                                         _0146_ (net)
                  0.03    0.00    0.50 ^ _7970_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7970_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7971_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7971_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7971_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7971_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][4] (net)
                  0.04    0.00    0.30 ^ _7511_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7511_/X (sky130_fd_sc_hd__mux2_2)
                                         _2652_ (net)
                  0.03    0.00    0.43 ^ _7512_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7512_/X (sky130_fd_sc_hd__buf_1)
                                         _0147_ (net)
                  0.03    0.00    0.50 ^ _7971_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7971_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7972_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7972_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7972_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7972_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][5] (net)
                  0.04    0.00    0.30 ^ _7514_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7514_/X (sky130_fd_sc_hd__mux2_2)
                                         _2654_ (net)
                  0.03    0.00    0.43 ^ _7515_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7515_/X (sky130_fd_sc_hd__buf_1)
                                         _0148_ (net)
                  0.03    0.00    0.50 ^ _7972_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7972_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7973_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7973_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7973_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7973_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][6] (net)
                  0.04    0.00    0.30 ^ _7516_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7516_/X (sky130_fd_sc_hd__mux2_2)
                                         _2655_ (net)
                  0.03    0.00    0.43 ^ _7517_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7517_/X (sky130_fd_sc_hd__buf_1)
                                         _0149_ (net)
                  0.03    0.00    0.50 ^ _7973_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7973_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7974_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7974_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7974_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7974_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][7] (net)
                  0.04    0.00    0.30 ^ _7518_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7518_/X (sky130_fd_sc_hd__mux2_2)
                                         _2656_ (net)
                  0.03    0.00    0.43 ^ _7519_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7519_/X (sky130_fd_sc_hd__buf_1)
                                         _0150_ (net)
                  0.03    0.00    0.50 ^ _7974_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7974_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7975_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7975_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7975_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7975_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][8] (net)
                  0.04    0.00    0.30 ^ _7520_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7520_/X (sky130_fd_sc_hd__mux2_2)
                                         _2657_ (net)
                  0.03    0.00    0.43 ^ _7521_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7521_/X (sky130_fd_sc_hd__buf_1)
                                         _0151_ (net)
                  0.03    0.00    0.50 ^ _7975_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7975_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7976_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7976_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7976_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7976_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][9] (net)
                  0.04    0.00    0.30 ^ _7522_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7522_/X (sky130_fd_sc_hd__mux2_2)
                                         _2658_ (net)
                  0.03    0.00    0.43 ^ _7523_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7523_/X (sky130_fd_sc_hd__buf_1)
                                         _0152_ (net)
                  0.03    0.00    0.50 ^ _7976_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7976_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7977_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7977_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7977_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7977_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][10] (net)
                  0.04    0.00    0.30 ^ _7525_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7525_/X (sky130_fd_sc_hd__mux2_2)
                                         _2660_ (net)
                  0.03    0.00    0.43 ^ _7526_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7526_/X (sky130_fd_sc_hd__buf_1)
                                         _0153_ (net)
                  0.03    0.00    0.50 ^ _7977_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7977_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7978_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7978_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7978_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7978_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][11] (net)
                  0.04    0.00    0.30 ^ _7527_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7527_/X (sky130_fd_sc_hd__mux2_2)
                                         _2661_ (net)
                  0.03    0.00    0.43 ^ _7528_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7528_/X (sky130_fd_sc_hd__buf_1)
                                         _0154_ (net)
                  0.03    0.00    0.50 ^ _7978_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7978_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7979_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7979_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7979_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7979_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][12] (net)
                  0.04    0.00    0.30 ^ _7529_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7529_/X (sky130_fd_sc_hd__mux2_2)
                                         _2662_ (net)
                  0.03    0.00    0.43 ^ _7530_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7530_/X (sky130_fd_sc_hd__buf_1)
                                         _0155_ (net)
                  0.03    0.00    0.50 ^ _7979_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7979_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7980_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7980_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7980_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7980_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][13] (net)
                  0.04    0.00    0.30 ^ _7531_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7531_/X (sky130_fd_sc_hd__mux2_2)
                                         _2663_ (net)
                  0.03    0.00    0.43 ^ _7532_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7532_/X (sky130_fd_sc_hd__buf_1)
                                         _0156_ (net)
                  0.03    0.00    0.50 ^ _7980_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7980_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7981_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7981_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7981_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7981_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][14] (net)
                  0.04    0.00    0.30 ^ _7533_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7533_/X (sky130_fd_sc_hd__mux2_2)
                                         _2664_ (net)
                  0.03    0.00    0.43 ^ _7534_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7534_/X (sky130_fd_sc_hd__buf_1)
                                         _0157_ (net)
                  0.03    0.00    0.50 ^ _7981_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7981_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7982_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7982_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7982_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7982_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][15] (net)
                  0.04    0.00    0.30 ^ _7536_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7536_/X (sky130_fd_sc_hd__mux2_2)
                                         _2666_ (net)
                  0.03    0.00    0.43 ^ _7537_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7537_/X (sky130_fd_sc_hd__buf_1)
                                         _0158_ (net)
                  0.03    0.00    0.50 ^ _7982_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7982_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7983_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7983_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7983_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7983_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][16] (net)
                  0.04    0.00    0.30 ^ _7538_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7538_/X (sky130_fd_sc_hd__mux2_2)
                                         _2667_ (net)
                  0.03    0.00    0.43 ^ _7539_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7539_/X (sky130_fd_sc_hd__buf_1)
                                         _0159_ (net)
                  0.03    0.00    0.50 ^ _7983_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7983_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7984_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7984_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7984_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7984_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][17] (net)
                  0.04    0.00    0.30 ^ _7541_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7541_/X (sky130_fd_sc_hd__mux2_2)
                                         _2669_ (net)
                  0.03    0.00    0.43 ^ _7542_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7542_/X (sky130_fd_sc_hd__buf_1)
                                         _0160_ (net)
                  0.03    0.00    0.50 ^ _7984_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7984_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7985_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7985_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7985_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7985_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][18] (net)
                  0.04    0.00    0.30 ^ _7544_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7544_/X (sky130_fd_sc_hd__mux2_2)
                                         _2671_ (net)
                  0.03    0.00    0.43 ^ _7545_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7545_/X (sky130_fd_sc_hd__buf_1)
                                         _0161_ (net)
                  0.03    0.00    0.50 ^ _7985_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7985_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7986_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7986_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7986_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7986_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][19] (net)
                  0.04    0.00    0.30 ^ _7547_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7547_/X (sky130_fd_sc_hd__mux2_2)
                                         _2673_ (net)
                  0.03    0.00    0.43 ^ _7548_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7548_/X (sky130_fd_sc_hd__buf_1)
                                         _0162_ (net)
                  0.03    0.00    0.50 ^ _7986_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7986_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7987_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7987_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7987_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7987_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][20] (net)
                  0.04    0.00    0.30 ^ _7551_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7551_/X (sky130_fd_sc_hd__mux2_2)
                                         _2676_ (net)
                  0.03    0.00    0.43 ^ _7552_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7552_/X (sky130_fd_sc_hd__buf_1)
                                         _0163_ (net)
                  0.03    0.00    0.50 ^ _7987_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7987_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7988_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7988_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7988_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7988_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][21] (net)
                  0.04    0.00    0.30 ^ _7554_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7554_/X (sky130_fd_sc_hd__mux2_2)
                                         _2678_ (net)
                  0.03    0.00    0.43 ^ _7555_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7555_/X (sky130_fd_sc_hd__buf_1)
                                         _0164_ (net)
                  0.03    0.00    0.50 ^ _7988_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7988_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7989_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7989_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7989_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7989_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][22] (net)
                  0.04    0.00    0.30 ^ _7557_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7557_/X (sky130_fd_sc_hd__mux2_2)
                                         _2680_ (net)
                  0.03    0.00    0.43 ^ _7558_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7558_/X (sky130_fd_sc_hd__buf_1)
                                         _0165_ (net)
                  0.03    0.00    0.50 ^ _7989_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7989_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7990_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7990_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7990_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7990_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][23] (net)
                  0.04    0.00    0.30 ^ _7560_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7560_/X (sky130_fd_sc_hd__mux2_2)
                                         _2682_ (net)
                  0.03    0.00    0.43 ^ _7561_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7561_/X (sky130_fd_sc_hd__buf_1)
                                         _0166_ (net)
                  0.03    0.00    0.50 ^ _7990_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7990_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7991_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7991_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7991_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7991_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][24] (net)
                  0.04    0.00    0.30 ^ _7563_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7563_/X (sky130_fd_sc_hd__mux2_2)
                                         _2684_ (net)
                  0.03    0.00    0.43 ^ _7564_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7564_/X (sky130_fd_sc_hd__buf_1)
                                         _0167_ (net)
                  0.03    0.00    0.50 ^ _7991_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7991_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7992_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7992_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7992_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7992_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][25] (net)
                  0.04    0.00    0.30 ^ _7567_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7567_/X (sky130_fd_sc_hd__mux2_2)
                                         _2687_ (net)
                  0.03    0.00    0.43 ^ _7568_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7568_/X (sky130_fd_sc_hd__buf_1)
                                         _0168_ (net)
                  0.03    0.00    0.50 ^ _7992_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7992_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7993_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7993_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7993_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7993_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][26] (net)
                  0.04    0.00    0.30 ^ _7570_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7570_/X (sky130_fd_sc_hd__mux2_2)
                                         _2689_ (net)
                  0.03    0.00    0.43 ^ _7571_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7571_/X (sky130_fd_sc_hd__buf_1)
                                         _0169_ (net)
                  0.03    0.00    0.50 ^ _7993_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7993_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7994_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7994_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7994_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7994_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][27] (net)
                  0.04    0.00    0.30 ^ _7573_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7573_/X (sky130_fd_sc_hd__mux2_2)
                                         _2691_ (net)
                  0.03    0.00    0.43 ^ _7574_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7574_/X (sky130_fd_sc_hd__buf_1)
                                         _0170_ (net)
                  0.03    0.00    0.50 ^ _7994_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7994_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7995_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7995_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7995_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7995_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][28] (net)
                  0.04    0.00    0.30 ^ _7576_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7576_/X (sky130_fd_sc_hd__mux2_2)
                                         _2693_ (net)
                  0.03    0.00    0.43 ^ _7577_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7577_/X (sky130_fd_sc_hd__buf_1)
                                         _0171_ (net)
                  0.03    0.00    0.50 ^ _7995_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7995_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _7996_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7996_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7996_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _7996_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][29] (net)
                  0.04    0.00    0.30 ^ _7579_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _7579_/X (sky130_fd_sc_hd__mux2_2)
                                         _2695_ (net)
                  0.03    0.00    0.43 ^ _7580_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _7580_/X (sky130_fd_sc_hd__buf_1)
                                         _0172_ (net)
                  0.03    0.00    0.50 ^ _7996_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _7996_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8095_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8095_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8095_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8095_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][0] (net)
                  0.04    0.00    0.30 ^ _3883_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3883_/X (sky130_fd_sc_hd__mux2_2)
                                         _2844_ (net)
                  0.03    0.00    0.43 ^ _3884_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3884_/X (sky130_fd_sc_hd__buf_1)
                                         _0271_ (net)
                  0.03    0.00    0.50 ^ _8095_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8095_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8096_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8096_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8096_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8096_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][1] (net)
                  0.04    0.00    0.30 ^ _3885_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3885_/X (sky130_fd_sc_hd__mux2_2)
                                         _2845_ (net)
                  0.03    0.00    0.43 ^ _3886_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3886_/X (sky130_fd_sc_hd__buf_1)
                                         _0272_ (net)
                  0.03    0.00    0.50 ^ _8096_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8096_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8097_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8097_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8097_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8097_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][2] (net)
                  0.04    0.00    0.30 ^ _3887_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3887_/X (sky130_fd_sc_hd__mux2_2)
                                         _2846_ (net)
                  0.03    0.00    0.43 ^ _3888_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3888_/X (sky130_fd_sc_hd__buf_1)
                                         _0273_ (net)
                  0.03    0.00    0.50 ^ _8097_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8097_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8098_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8098_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8098_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8098_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][3] (net)
                  0.04    0.00    0.30 ^ _3889_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3889_/X (sky130_fd_sc_hd__mux2_2)
                                         _2847_ (net)
                  0.03    0.00    0.43 ^ _3890_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3890_/X (sky130_fd_sc_hd__buf_1)
                                         _0274_ (net)
                  0.03    0.00    0.50 ^ _8098_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8098_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8099_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8099_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8099_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8099_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][4] (net)
                  0.04    0.00    0.30 ^ _3891_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3891_/X (sky130_fd_sc_hd__mux2_2)
                                         _2848_ (net)
                  0.03    0.00    0.43 ^ _3892_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3892_/X (sky130_fd_sc_hd__buf_1)
                                         _0275_ (net)
                  0.03    0.00    0.50 ^ _8099_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8099_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8100_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8100_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8100_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8100_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][5] (net)
                  0.04    0.00    0.30 ^ _3894_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3894_/X (sky130_fd_sc_hd__mux2_2)
                                         _2850_ (net)
                  0.03    0.00    0.43 ^ _3895_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3895_/X (sky130_fd_sc_hd__buf_1)
                                         _0276_ (net)
                  0.03    0.00    0.50 ^ _8100_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8100_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8101_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8101_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8101_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8101_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][6] (net)
                  0.04    0.00    0.30 ^ _3896_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3896_/X (sky130_fd_sc_hd__mux2_2)
                                         _2851_ (net)
                  0.03    0.00    0.43 ^ _3897_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3897_/X (sky130_fd_sc_hd__buf_1)
                                         _0277_ (net)
                  0.03    0.00    0.50 ^ _8101_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8101_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8102_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8102_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8102_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8102_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][7] (net)
                  0.04    0.00    0.30 ^ _3898_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3898_/X (sky130_fd_sc_hd__mux2_2)
                                         _2852_ (net)
                  0.03    0.00    0.43 ^ _3899_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3899_/X (sky130_fd_sc_hd__buf_1)
                                         _0278_ (net)
                  0.03    0.00    0.50 ^ _8102_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8102_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8103_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8103_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8103_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8103_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][8] (net)
                  0.04    0.00    0.30 ^ _3900_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3900_/X (sky130_fd_sc_hd__mux2_2)
                                         _2853_ (net)
                  0.03    0.00    0.43 ^ _3901_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3901_/X (sky130_fd_sc_hd__buf_1)
                                         _0279_ (net)
                  0.03    0.00    0.50 ^ _8103_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8103_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8104_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8104_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8104_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8104_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][9] (net)
                  0.04    0.00    0.30 ^ _3902_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3902_/X (sky130_fd_sc_hd__mux2_2)
                                         _2854_ (net)
                  0.03    0.00    0.43 ^ _3903_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3903_/X (sky130_fd_sc_hd__buf_1)
                                         _0280_ (net)
                  0.03    0.00    0.50 ^ _8104_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8104_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8105_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8105_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8105_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8105_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][10] (net)
                  0.04    0.00    0.30 ^ _3905_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3905_/X (sky130_fd_sc_hd__mux2_2)
                                         _2856_ (net)
                  0.03    0.00    0.43 ^ _3906_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3906_/X (sky130_fd_sc_hd__buf_1)
                                         _0281_ (net)
                  0.03    0.00    0.50 ^ _8105_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8105_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8106_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8106_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8106_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8106_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][11] (net)
                  0.04    0.00    0.30 ^ _3907_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3907_/X (sky130_fd_sc_hd__mux2_2)
                                         _2857_ (net)
                  0.03    0.00    0.43 ^ _3908_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3908_/X (sky130_fd_sc_hd__buf_1)
                                         _0282_ (net)
                  0.03    0.00    0.50 ^ _8106_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8106_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8107_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8107_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8107_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8107_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][12] (net)
                  0.04    0.00    0.30 ^ _3909_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3909_/X (sky130_fd_sc_hd__mux2_2)
                                         _2858_ (net)
                  0.03    0.00    0.43 ^ _3910_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3910_/X (sky130_fd_sc_hd__buf_1)
                                         _0283_ (net)
                  0.03    0.00    0.50 ^ _8107_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8107_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8108_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8108_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8108_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8108_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][13] (net)
                  0.04    0.00    0.30 ^ _3911_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3911_/X (sky130_fd_sc_hd__mux2_2)
                                         _2859_ (net)
                  0.03    0.00    0.43 ^ _3912_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3912_/X (sky130_fd_sc_hd__buf_1)
                                         _0284_ (net)
                  0.03    0.00    0.50 ^ _8108_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8108_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8109_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8109_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8109_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8109_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][14] (net)
                  0.04    0.00    0.30 ^ _3913_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3913_/X (sky130_fd_sc_hd__mux2_2)
                                         _2860_ (net)
                  0.03    0.00    0.43 ^ _3914_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3914_/X (sky130_fd_sc_hd__buf_1)
                                         _0285_ (net)
                  0.03    0.00    0.50 ^ _8109_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8109_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8110_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8110_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8110_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8110_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][15] (net)
                  0.04    0.00    0.30 ^ _3916_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3916_/X (sky130_fd_sc_hd__mux2_2)
                                         _2862_ (net)
                  0.03    0.00    0.43 ^ _3917_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3917_/X (sky130_fd_sc_hd__buf_1)
                                         _0286_ (net)
                  0.03    0.00    0.50 ^ _8110_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8110_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8111_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8111_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8111_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8111_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][16] (net)
                  0.04    0.00    0.30 ^ _3918_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3918_/X (sky130_fd_sc_hd__mux2_2)
                                         _2863_ (net)
                  0.03    0.00    0.43 ^ _3919_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3919_/X (sky130_fd_sc_hd__buf_1)
                                         _0287_ (net)
                  0.03    0.00    0.50 ^ _8111_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8111_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8112_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8112_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8112_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8112_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][17] (net)
                  0.04    0.00    0.30 ^ _3920_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3920_/X (sky130_fd_sc_hd__mux2_2)
                                         _2864_ (net)
                  0.03    0.00    0.43 ^ _3921_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3921_/X (sky130_fd_sc_hd__buf_1)
                                         _0288_ (net)
                  0.03    0.00    0.50 ^ _8112_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8112_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8113_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8113_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8113_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8113_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][18] (net)
                  0.04    0.00    0.30 ^ _3922_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3922_/X (sky130_fd_sc_hd__mux2_2)
                                         _2865_ (net)
                  0.03    0.00    0.43 ^ _3923_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3923_/X (sky130_fd_sc_hd__buf_1)
                                         _0289_ (net)
                  0.03    0.00    0.50 ^ _8113_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8113_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8114_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8114_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8114_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8114_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][19] (net)
                  0.04    0.00    0.30 ^ _3924_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3924_/X (sky130_fd_sc_hd__mux2_2)
                                         _2866_ (net)
                  0.03    0.00    0.43 ^ _3925_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3925_/X (sky130_fd_sc_hd__buf_1)
                                         _0290_ (net)
                  0.03    0.00    0.50 ^ _8114_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8114_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8115_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8115_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8115_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8115_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][20] (net)
                  0.04    0.00    0.30 ^ _3927_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3927_/X (sky130_fd_sc_hd__mux2_2)
                                         _2868_ (net)
                  0.03    0.00    0.43 ^ _3928_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3928_/X (sky130_fd_sc_hd__buf_1)
                                         _0291_ (net)
                  0.03    0.00    0.50 ^ _8115_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8115_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8116_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8116_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8116_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8116_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][21] (net)
                  0.04    0.00    0.30 ^ _3929_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3929_/X (sky130_fd_sc_hd__mux2_2)
                                         _2869_ (net)
                  0.03    0.00    0.43 ^ _3930_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3930_/X (sky130_fd_sc_hd__buf_1)
                                         _0292_ (net)
                  0.03    0.00    0.50 ^ _8116_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8116_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8117_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8117_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8117_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8117_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][22] (net)
                  0.04    0.00    0.30 ^ _3931_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3931_/X (sky130_fd_sc_hd__mux2_2)
                                         _2870_ (net)
                  0.03    0.00    0.43 ^ _3932_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3932_/X (sky130_fd_sc_hd__buf_1)
                                         _0293_ (net)
                  0.03    0.00    0.50 ^ _8117_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8117_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8118_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8118_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8118_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8118_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][23] (net)
                  0.04    0.00    0.30 ^ _3933_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3933_/X (sky130_fd_sc_hd__mux2_2)
                                         _2871_ (net)
                  0.03    0.00    0.43 ^ _3934_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3934_/X (sky130_fd_sc_hd__buf_1)
                                         _0294_ (net)
                  0.03    0.00    0.50 ^ _8118_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8118_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8119_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8119_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8119_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8119_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][24] (net)
                  0.04    0.00    0.30 ^ _3935_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3935_/X (sky130_fd_sc_hd__mux2_2)
                                         _2872_ (net)
                  0.03    0.00    0.43 ^ _3936_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3936_/X (sky130_fd_sc_hd__buf_1)
                                         _0295_ (net)
                  0.03    0.00    0.50 ^ _8119_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8119_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8120_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8120_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8120_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8120_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][25] (net)
                  0.04    0.00    0.30 ^ _3938_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3938_/X (sky130_fd_sc_hd__mux2_2)
                                         _2874_ (net)
                  0.03    0.00    0.43 ^ _3939_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3939_/X (sky130_fd_sc_hd__buf_1)
                                         _0296_ (net)
                  0.03    0.00    0.50 ^ _8120_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8120_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8121_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8121_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8121_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8121_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][26] (net)
                  0.04    0.00    0.30 ^ _3940_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3940_/X (sky130_fd_sc_hd__mux2_2)
                                         _2875_ (net)
                  0.03    0.00    0.43 ^ _3941_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3941_/X (sky130_fd_sc_hd__buf_1)
                                         _0297_ (net)
                  0.03    0.00    0.50 ^ _8121_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8121_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8122_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8122_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8122_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8122_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][27] (net)
                  0.04    0.00    0.30 ^ _3942_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3942_/X (sky130_fd_sc_hd__mux2_2)
                                         _2876_ (net)
                  0.03    0.00    0.43 ^ _3943_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3943_/X (sky130_fd_sc_hd__buf_1)
                                         _0298_ (net)
                  0.03    0.00    0.50 ^ _8122_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8122_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8123_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8123_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8123_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8123_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][28] (net)
                  0.04    0.00    0.30 ^ _3944_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3944_/X (sky130_fd_sc_hd__mux2_2)
                                         _2877_ (net)
                  0.03    0.00    0.43 ^ _3945_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3945_/X (sky130_fd_sc_hd__buf_1)
                                         _0299_ (net)
                  0.03    0.00    0.50 ^ _8123_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8123_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8124_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8124_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8124_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8124_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][29] (net)
                  0.04    0.00    0.30 ^ _3946_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _3946_/X (sky130_fd_sc_hd__mux2_2)
                                         _2878_ (net)
                  0.03    0.00    0.43 ^ _3947_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _3947_/X (sky130_fd_sc_hd__buf_1)
                                         _0300_ (net)
                  0.03    0.00    0.50 ^ _8124_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8124_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8223_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8223_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8223_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8223_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][0] (net)
                  0.04    0.00    0.30 ^ _4204_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4204_/X (sky130_fd_sc_hd__mux2_2)
                                         _3037_ (net)
                  0.03    0.00    0.43 ^ _4205_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4205_/X (sky130_fd_sc_hd__buf_1)
                                         _0399_ (net)
                  0.03    0.00    0.50 ^ _8223_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8223_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8224_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8224_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8224_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8224_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][1] (net)
                  0.04    0.00    0.30 ^ _4206_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4206_/X (sky130_fd_sc_hd__mux2_2)
                                         _3038_ (net)
                  0.03    0.00    0.43 ^ _4207_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4207_/X (sky130_fd_sc_hd__buf_1)
                                         _0400_ (net)
                  0.03    0.00    0.50 ^ _8224_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8224_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8225_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8225_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8225_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8225_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][2] (net)
                  0.04    0.00    0.30 ^ _4208_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4208_/X (sky130_fd_sc_hd__mux2_2)
                                         _3039_ (net)
                  0.03    0.00    0.43 ^ _4209_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4209_/X (sky130_fd_sc_hd__buf_1)
                                         _0401_ (net)
                  0.03    0.00    0.50 ^ _8225_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8225_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8226_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8226_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8226_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8226_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][3] (net)
                  0.04    0.00    0.30 ^ _4210_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4210_/X (sky130_fd_sc_hd__mux2_2)
                                         _3040_ (net)
                  0.03    0.00    0.43 ^ _4211_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4211_/X (sky130_fd_sc_hd__buf_1)
                                         _0402_ (net)
                  0.03    0.00    0.50 ^ _8226_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8226_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8227_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8227_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8227_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8227_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][4] (net)
                  0.04    0.00    0.30 ^ _4212_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4212_/X (sky130_fd_sc_hd__mux2_2)
                                         _3041_ (net)
                  0.03    0.00    0.43 ^ _4213_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4213_/X (sky130_fd_sc_hd__buf_1)
                                         _0403_ (net)
                  0.03    0.00    0.50 ^ _8227_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8227_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8228_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8228_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8228_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8228_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][5] (net)
                  0.04    0.00    0.30 ^ _4215_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4215_/X (sky130_fd_sc_hd__mux2_2)
                                         _3043_ (net)
                  0.03    0.00    0.43 ^ _4216_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4216_/X (sky130_fd_sc_hd__buf_1)
                                         _0404_ (net)
                  0.03    0.00    0.50 ^ _8228_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8228_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8229_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8229_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8229_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8229_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][6] (net)
                  0.04    0.00    0.30 ^ _4217_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4217_/X (sky130_fd_sc_hd__mux2_2)
                                         _3044_ (net)
                  0.03    0.00    0.43 ^ _4218_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4218_/X (sky130_fd_sc_hd__buf_1)
                                         _0405_ (net)
                  0.03    0.00    0.50 ^ _8229_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8229_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8230_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8230_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8230_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8230_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][7] (net)
                  0.04    0.00    0.30 ^ _4219_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4219_/X (sky130_fd_sc_hd__mux2_2)
                                         _3045_ (net)
                  0.03    0.00    0.43 ^ _4220_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4220_/X (sky130_fd_sc_hd__buf_1)
                                         _0406_ (net)
                  0.03    0.00    0.50 ^ _8230_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8230_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8231_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8231_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8231_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8231_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][8] (net)
                  0.04    0.00    0.30 ^ _4221_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4221_/X (sky130_fd_sc_hd__mux2_2)
                                         _3046_ (net)
                  0.03    0.00    0.43 ^ _4222_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4222_/X (sky130_fd_sc_hd__buf_1)
                                         _0407_ (net)
                  0.03    0.00    0.50 ^ _8231_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8231_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8232_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8232_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][9] (net)
                  0.04    0.00    0.30 ^ _4223_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4223_/X (sky130_fd_sc_hd__mux2_2)
                                         _3047_ (net)
                  0.03    0.00    0.43 ^ _4224_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4224_/X (sky130_fd_sc_hd__buf_1)
                                         _0408_ (net)
                  0.03    0.00    0.50 ^ _8232_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8232_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8233_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8233_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8233_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8233_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][10] (net)
                  0.04    0.00    0.30 ^ _4226_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4226_/X (sky130_fd_sc_hd__mux2_2)
                                         _3049_ (net)
                  0.03    0.00    0.43 ^ _4227_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4227_/X (sky130_fd_sc_hd__buf_1)
                                         _0409_ (net)
                  0.03    0.00    0.50 ^ _8233_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8233_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8234_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8234_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][11] (net)
                  0.04    0.00    0.30 ^ _4228_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4228_/X (sky130_fd_sc_hd__mux2_2)
                                         _3050_ (net)
                  0.03    0.00    0.43 ^ _4229_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4229_/X (sky130_fd_sc_hd__buf_1)
                                         _0410_ (net)
                  0.03    0.00    0.50 ^ _8234_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8234_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8235_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8235_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8235_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8235_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][12] (net)
                  0.04    0.00    0.30 ^ _4230_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4230_/X (sky130_fd_sc_hd__mux2_2)
                                         _3051_ (net)
                  0.03    0.00    0.43 ^ _4231_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4231_/X (sky130_fd_sc_hd__buf_1)
                                         _0411_ (net)
                  0.03    0.00    0.50 ^ _8235_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8235_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8236_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8236_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8236_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8236_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][13] (net)
                  0.04    0.00    0.30 ^ _4232_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4232_/X (sky130_fd_sc_hd__mux2_2)
                                         _3052_ (net)
                  0.03    0.00    0.43 ^ _4233_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4233_/X (sky130_fd_sc_hd__buf_1)
                                         _0412_ (net)
                  0.03    0.00    0.50 ^ _8236_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8236_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8237_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8237_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8237_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8237_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][14] (net)
                  0.04    0.00    0.30 ^ _4234_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4234_/X (sky130_fd_sc_hd__mux2_2)
                                         _3053_ (net)
                  0.03    0.00    0.43 ^ _4235_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4235_/X (sky130_fd_sc_hd__buf_1)
                                         _0413_ (net)
                  0.03    0.00    0.50 ^ _8237_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8237_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8238_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8238_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8238_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8238_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][15] (net)
                  0.04    0.00    0.30 ^ _4237_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4237_/X (sky130_fd_sc_hd__mux2_2)
                                         _3055_ (net)
                  0.03    0.00    0.43 ^ _4238_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4238_/X (sky130_fd_sc_hd__buf_1)
                                         _0414_ (net)
                  0.03    0.00    0.50 ^ _8238_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8238_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8239_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8239_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8239_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8239_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][16] (net)
                  0.04    0.00    0.30 ^ _4239_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4239_/X (sky130_fd_sc_hd__mux2_2)
                                         _3056_ (net)
                  0.03    0.00    0.43 ^ _4240_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4240_/X (sky130_fd_sc_hd__buf_1)
                                         _0415_ (net)
                  0.03    0.00    0.50 ^ _8239_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8239_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8240_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8240_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8240_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8240_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][17] (net)
                  0.04    0.00    0.30 ^ _4242_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4242_/X (sky130_fd_sc_hd__mux2_2)
                                         _3058_ (net)
                  0.03    0.00    0.43 ^ _4243_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4243_/X (sky130_fd_sc_hd__buf_1)
                                         _0416_ (net)
                  0.03    0.00    0.50 ^ _8240_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8240_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8241_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8241_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8241_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8241_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][18] (net)
                  0.04    0.00    0.30 ^ _4245_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4245_/X (sky130_fd_sc_hd__mux2_2)
                                         _3060_ (net)
                  0.03    0.00    0.43 ^ _4246_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4246_/X (sky130_fd_sc_hd__buf_1)
                                         _0417_ (net)
                  0.03    0.00    0.50 ^ _8241_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8241_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8242_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8242_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8242_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8242_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][19] (net)
                  0.04    0.00    0.30 ^ _4248_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4248_/X (sky130_fd_sc_hd__mux2_2)
                                         _3062_ (net)
                  0.03    0.00    0.43 ^ _4249_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4249_/X (sky130_fd_sc_hd__buf_1)
                                         _0418_ (net)
                  0.03    0.00    0.50 ^ _8242_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8242_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8243_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8243_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8243_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8243_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][20] (net)
                  0.04    0.00    0.30 ^ _4252_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4252_/X (sky130_fd_sc_hd__mux2_2)
                                         _3065_ (net)
                  0.03    0.00    0.43 ^ _4253_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4253_/X (sky130_fd_sc_hd__buf_1)
                                         _0419_ (net)
                  0.03    0.00    0.50 ^ _8243_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8243_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8244_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8244_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8244_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8244_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][21] (net)
                  0.04    0.00    0.30 ^ _4255_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4255_/X (sky130_fd_sc_hd__mux2_2)
                                         _3067_ (net)
                  0.03    0.00    0.43 ^ _4256_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4256_/X (sky130_fd_sc_hd__buf_1)
                                         _0420_ (net)
                  0.03    0.00    0.50 ^ _8244_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8244_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8245_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8245_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8245_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8245_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][22] (net)
                  0.04    0.00    0.30 ^ _4258_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4258_/X (sky130_fd_sc_hd__mux2_2)
                                         _3069_ (net)
                  0.03    0.00    0.43 ^ _4259_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4259_/X (sky130_fd_sc_hd__buf_1)
                                         _0421_ (net)
                  0.03    0.00    0.50 ^ _8245_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8245_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8246_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8246_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8246_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8246_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][23] (net)
                  0.04    0.00    0.30 ^ _4261_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4261_/X (sky130_fd_sc_hd__mux2_2)
                                         _3071_ (net)
                  0.03    0.00    0.43 ^ _4262_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4262_/X (sky130_fd_sc_hd__buf_1)
                                         _0422_ (net)
                  0.03    0.00    0.50 ^ _8246_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8246_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8247_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8247_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8247_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8247_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][24] (net)
                  0.04    0.00    0.30 ^ _4264_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4264_/X (sky130_fd_sc_hd__mux2_2)
                                         _3073_ (net)
                  0.03    0.00    0.43 ^ _4265_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4265_/X (sky130_fd_sc_hd__buf_1)
                                         _0423_ (net)
                  0.03    0.00    0.50 ^ _8247_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8247_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8248_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8248_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8248_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8248_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][25] (net)
                  0.04    0.00    0.30 ^ _4268_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4268_/X (sky130_fd_sc_hd__mux2_2)
                                         _3076_ (net)
                  0.03    0.00    0.43 ^ _4269_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4269_/X (sky130_fd_sc_hd__buf_1)
                                         _0424_ (net)
                  0.03    0.00    0.50 ^ _8248_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8248_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8249_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8249_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8249_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8249_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][26] (net)
                  0.04    0.00    0.30 ^ _4271_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4271_/X (sky130_fd_sc_hd__mux2_2)
                                         _3078_ (net)
                  0.03    0.00    0.43 ^ _4272_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4272_/X (sky130_fd_sc_hd__buf_1)
                                         _0425_ (net)
                  0.03    0.00    0.50 ^ _8249_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8249_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8250_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8250_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8250_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8250_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][27] (net)
                  0.04    0.00    0.30 ^ _4274_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4274_/X (sky130_fd_sc_hd__mux2_2)
                                         _3080_ (net)
                  0.03    0.00    0.43 ^ _4275_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4275_/X (sky130_fd_sc_hd__buf_1)
                                         _0426_ (net)
                  0.03    0.00    0.50 ^ _8250_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8250_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8251_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8251_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8251_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8251_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][28] (net)
                  0.04    0.00    0.30 ^ _4277_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4277_/X (sky130_fd_sc_hd__mux2_2)
                                         _3082_ (net)
                  0.03    0.00    0.43 ^ _4278_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4278_/X (sky130_fd_sc_hd__buf_1)
                                         _0427_ (net)
                  0.03    0.00    0.50 ^ _8251_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8251_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8252_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8252_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8252_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8252_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][29] (net)
                  0.04    0.00    0.30 ^ _4280_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4280_/X (sky130_fd_sc_hd__mux2_2)
                                         _3084_ (net)
                  0.03    0.00    0.43 ^ _4281_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4281_/X (sky130_fd_sc_hd__buf_1)
                                         _0428_ (net)
                  0.03    0.00    0.50 ^ _8252_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8252_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8543_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8543_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8543_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8543_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][0] (net)
                  0.04    0.00    0.30 ^ _4958_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4958_/X (sky130_fd_sc_hd__mux2_2)
                                         _3471_ (net)
                  0.03    0.00    0.43 ^ _4959_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4959_/X (sky130_fd_sc_hd__buf_1)
                                         _0719_ (net)
                  0.03    0.00    0.50 ^ _8543_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8543_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8544_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8544_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8544_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8544_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][1] (net)
                  0.04    0.00    0.30 ^ _4960_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4960_/X (sky130_fd_sc_hd__mux2_2)
                                         _3472_ (net)
                  0.03    0.00    0.43 ^ _4961_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4961_/X (sky130_fd_sc_hd__buf_1)
                                         _0720_ (net)
                  0.03    0.00    0.50 ^ _8544_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8544_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8545_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8545_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8545_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8545_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][2] (net)
                  0.04    0.00    0.30 ^ _4962_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4962_/X (sky130_fd_sc_hd__mux2_2)
                                         _3473_ (net)
                  0.03    0.00    0.43 ^ _4963_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4963_/X (sky130_fd_sc_hd__buf_1)
                                         _0721_ (net)
                  0.03    0.00    0.50 ^ _8545_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8545_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8546_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8546_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8546_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8546_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][3] (net)
                  0.04    0.00    0.30 ^ _4964_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4964_/X (sky130_fd_sc_hd__mux2_2)
                                         _3474_ (net)
                  0.03    0.00    0.43 ^ _4965_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4965_/X (sky130_fd_sc_hd__buf_1)
                                         _0722_ (net)
                  0.03    0.00    0.50 ^ _8546_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8546_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8547_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8547_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8547_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8547_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][4] (net)
                  0.04    0.00    0.30 ^ _4966_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4966_/X (sky130_fd_sc_hd__mux2_2)
                                         _3475_ (net)
                  0.03    0.00    0.43 ^ _4967_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4967_/X (sky130_fd_sc_hd__buf_1)
                                         _0723_ (net)
                  0.03    0.00    0.50 ^ _8547_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8547_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8548_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8548_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8548_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8548_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][5] (net)
                  0.04    0.00    0.30 ^ _4969_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4969_/X (sky130_fd_sc_hd__mux2_2)
                                         _3477_ (net)
                  0.03    0.00    0.43 ^ _4970_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4970_/X (sky130_fd_sc_hd__buf_1)
                                         _0724_ (net)
                  0.03    0.00    0.50 ^ _8548_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8548_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8549_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8549_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8549_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8549_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][6] (net)
                  0.04    0.00    0.30 ^ _4971_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4971_/X (sky130_fd_sc_hd__mux2_2)
                                         _3478_ (net)
                  0.03    0.00    0.43 ^ _4972_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4972_/X (sky130_fd_sc_hd__buf_1)
                                         _0725_ (net)
                  0.03    0.00    0.50 ^ _8549_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8549_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8550_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8550_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8550_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8550_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][7] (net)
                  0.04    0.00    0.30 ^ _4973_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4973_/X (sky130_fd_sc_hd__mux2_2)
                                         _3479_ (net)
                  0.03    0.00    0.43 ^ _4974_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4974_/X (sky130_fd_sc_hd__buf_1)
                                         _0726_ (net)
                  0.03    0.00    0.50 ^ _8550_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8550_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8551_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8551_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8551_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8551_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][8] (net)
                  0.04    0.00    0.30 ^ _4975_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4975_/X (sky130_fd_sc_hd__mux2_2)
                                         _3480_ (net)
                  0.03    0.00    0.43 ^ _4976_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4976_/X (sky130_fd_sc_hd__buf_1)
                                         _0727_ (net)
                  0.03    0.00    0.50 ^ _8551_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8551_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8552_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8552_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8552_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8552_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][9] (net)
                  0.04    0.00    0.30 ^ _4977_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4977_/X (sky130_fd_sc_hd__mux2_2)
                                         _3481_ (net)
                  0.03    0.00    0.43 ^ _4978_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4978_/X (sky130_fd_sc_hd__buf_1)
                                         _0728_ (net)
                  0.03    0.00    0.50 ^ _8552_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8552_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8553_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8553_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8553_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8553_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][10] (net)
                  0.04    0.00    0.30 ^ _4980_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4980_/X (sky130_fd_sc_hd__mux2_2)
                                         _3483_ (net)
                  0.03    0.00    0.43 ^ _4981_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4981_/X (sky130_fd_sc_hd__buf_1)
                                         _0729_ (net)
                  0.03    0.00    0.50 ^ _8553_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8553_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8554_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8554_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8554_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8554_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][11] (net)
                  0.04    0.00    0.30 ^ _4982_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4982_/X (sky130_fd_sc_hd__mux2_2)
                                         _3484_ (net)
                  0.03    0.00    0.43 ^ _4983_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4983_/X (sky130_fd_sc_hd__buf_1)
                                         _0730_ (net)
                  0.03    0.00    0.50 ^ _8554_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8554_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8555_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8555_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8555_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8555_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][12] (net)
                  0.04    0.00    0.30 ^ _4984_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4984_/X (sky130_fd_sc_hd__mux2_2)
                                         _3485_ (net)
                  0.03    0.00    0.43 ^ _4985_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4985_/X (sky130_fd_sc_hd__buf_1)
                                         _0731_ (net)
                  0.03    0.00    0.50 ^ _8555_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8555_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8556_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8556_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8556_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8556_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][13] (net)
                  0.04    0.00    0.30 ^ _4986_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4986_/X (sky130_fd_sc_hd__mux2_2)
                                         _3486_ (net)
                  0.03    0.00    0.43 ^ _4987_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4987_/X (sky130_fd_sc_hd__buf_1)
                                         _0732_ (net)
                  0.03    0.00    0.50 ^ _8556_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8556_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8557_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8557_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8557_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8557_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][14] (net)
                  0.04    0.00    0.30 ^ _4988_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4988_/X (sky130_fd_sc_hd__mux2_2)
                                         _3487_ (net)
                  0.03    0.00    0.43 ^ _4989_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4989_/X (sky130_fd_sc_hd__buf_1)
                                         _0733_ (net)
                  0.03    0.00    0.50 ^ _8557_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8557_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8558_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8558_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8558_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8558_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][15] (net)
                  0.04    0.00    0.30 ^ _4991_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4991_/X (sky130_fd_sc_hd__mux2_2)
                                         _3489_ (net)
                  0.03    0.00    0.43 ^ _4992_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4992_/X (sky130_fd_sc_hd__buf_1)
                                         _0734_ (net)
                  0.03    0.00    0.50 ^ _8558_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8558_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8559_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8559_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8559_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8559_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][16] (net)
                  0.04    0.00    0.30 ^ _4993_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4993_/X (sky130_fd_sc_hd__mux2_2)
                                         _3490_ (net)
                  0.03    0.00    0.43 ^ _4994_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4994_/X (sky130_fd_sc_hd__buf_1)
                                         _0735_ (net)
                  0.03    0.00    0.50 ^ _8559_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8559_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8560_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8560_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8560_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8560_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][17] (net)
                  0.04    0.00    0.30 ^ _4996_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4996_/X (sky130_fd_sc_hd__mux2_2)
                                         _3492_ (net)
                  0.03    0.00    0.43 ^ _4997_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _4997_/X (sky130_fd_sc_hd__buf_1)
                                         _0736_ (net)
                  0.03    0.00    0.50 ^ _8560_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8560_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8561_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8561_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8561_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8561_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][18] (net)
                  0.04    0.00    0.30 ^ _4999_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _4999_/X (sky130_fd_sc_hd__mux2_2)
                                         _3494_ (net)
                  0.03    0.00    0.43 ^ _5000_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5000_/X (sky130_fd_sc_hd__buf_1)
                                         _0737_ (net)
                  0.03    0.00    0.50 ^ _8561_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8561_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8562_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8562_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8562_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8562_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][19] (net)
                  0.04    0.00    0.30 ^ _5002_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5002_/X (sky130_fd_sc_hd__mux2_2)
                                         _3496_ (net)
                  0.03    0.00    0.43 ^ _5003_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5003_/X (sky130_fd_sc_hd__buf_1)
                                         _0738_ (net)
                  0.03    0.00    0.50 ^ _8562_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8562_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8563_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8563_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8563_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8563_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][20] (net)
                  0.04    0.00    0.30 ^ _5006_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5006_/X (sky130_fd_sc_hd__mux2_2)
                                         _3499_ (net)
                  0.03    0.00    0.43 ^ _5007_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5007_/X (sky130_fd_sc_hd__buf_1)
                                         _0739_ (net)
                  0.03    0.00    0.50 ^ _8563_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8563_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8564_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8564_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8564_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8564_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][21] (net)
                  0.04    0.00    0.30 ^ _5009_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5009_/X (sky130_fd_sc_hd__mux2_2)
                                         _3501_ (net)
                  0.03    0.00    0.43 ^ _5010_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5010_/X (sky130_fd_sc_hd__buf_1)
                                         _0740_ (net)
                  0.03    0.00    0.50 ^ _8564_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8564_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8565_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8565_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8565_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8565_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][22] (net)
                  0.04    0.00    0.30 ^ _5012_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5012_/X (sky130_fd_sc_hd__mux2_2)
                                         _3503_ (net)
                  0.03    0.00    0.43 ^ _5013_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5013_/X (sky130_fd_sc_hd__buf_1)
                                         _0741_ (net)
                  0.03    0.00    0.50 ^ _8565_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8565_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8566_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8566_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8566_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8566_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][23] (net)
                  0.04    0.00    0.30 ^ _5015_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5015_/X (sky130_fd_sc_hd__mux2_2)
                                         _3505_ (net)
                  0.03    0.00    0.43 ^ _5016_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5016_/X (sky130_fd_sc_hd__buf_1)
                                         _0742_ (net)
                  0.03    0.00    0.50 ^ _8566_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8566_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8567_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8567_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8567_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8567_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][24] (net)
                  0.04    0.00    0.30 ^ _5018_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5018_/X (sky130_fd_sc_hd__mux2_2)
                                         _3507_ (net)
                  0.03    0.00    0.43 ^ _5019_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5019_/X (sky130_fd_sc_hd__buf_1)
                                         _0743_ (net)
                  0.03    0.00    0.50 ^ _8567_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8567_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8568_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8568_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8568_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8568_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][25] (net)
                  0.04    0.00    0.30 ^ _5022_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5022_/X (sky130_fd_sc_hd__mux2_2)
                                         _3510_ (net)
                  0.03    0.00    0.43 ^ _5023_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5023_/X (sky130_fd_sc_hd__buf_1)
                                         _0744_ (net)
                  0.03    0.00    0.50 ^ _8568_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8568_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8569_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8569_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8569_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8569_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][26] (net)
                  0.04    0.00    0.30 ^ _5025_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5025_/X (sky130_fd_sc_hd__mux2_2)
                                         _3512_ (net)
                  0.03    0.00    0.43 ^ _5026_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5026_/X (sky130_fd_sc_hd__buf_1)
                                         _0745_ (net)
                  0.03    0.00    0.50 ^ _8569_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8569_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8570_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8570_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8570_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8570_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][27] (net)
                  0.04    0.00    0.30 ^ _5028_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5028_/X (sky130_fd_sc_hd__mux2_2)
                                         _3514_ (net)
                  0.03    0.00    0.43 ^ _5029_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5029_/X (sky130_fd_sc_hd__buf_1)
                                         _0746_ (net)
                  0.03    0.00    0.50 ^ _8570_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8570_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8571_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8571_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8571_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8571_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][28] (net)
                  0.04    0.00    0.30 ^ _5031_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5031_/X (sky130_fd_sc_hd__mux2_2)
                                         _3516_ (net)
                  0.03    0.00    0.43 ^ _5032_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5032_/X (sky130_fd_sc_hd__buf_1)
                                         _0747_ (net)
                  0.03    0.00    0.50 ^ _8571_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8571_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8572_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8572_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8572_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8572_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][29] (net)
                  0.04    0.00    0.30 ^ _5034_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5034_/X (sky130_fd_sc_hd__mux2_2)
                                         _3518_ (net)
                  0.03    0.00    0.43 ^ _5035_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5035_/X (sky130_fd_sc_hd__buf_1)
                                         _0748_ (net)
                  0.03    0.00    0.50 ^ _8572_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8572_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8735_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8735_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8735_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8735_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][0] (net)
                  0.04    0.00    0.30 ^ _5422_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5422_/X (sky130_fd_sc_hd__mux2_2)
                                         _3743_ (net)
                  0.03    0.00    0.43 ^ _5423_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5423_/X (sky130_fd_sc_hd__buf_1)
                                         _0911_ (net)
                  0.03    0.00    0.50 ^ _8735_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8735_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8736_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8736_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8736_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8736_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][1] (net)
                  0.04    0.00    0.30 ^ _5424_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5424_/X (sky130_fd_sc_hd__mux2_2)
                                         _3744_ (net)
                  0.03    0.00    0.43 ^ _5425_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5425_/X (sky130_fd_sc_hd__buf_1)
                                         _0912_ (net)
                  0.03    0.00    0.50 ^ _8736_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8736_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8737_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8737_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8737_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8737_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][2] (net)
                  0.04    0.00    0.30 ^ _5426_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5426_/X (sky130_fd_sc_hd__mux2_2)
                                         _3745_ (net)
                  0.03    0.00    0.43 ^ _5427_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5427_/X (sky130_fd_sc_hd__buf_1)
                                         _0913_ (net)
                  0.03    0.00    0.50 ^ _8737_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8737_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8738_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8738_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8738_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8738_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][3] (net)
                  0.04    0.00    0.30 ^ _5428_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5428_/X (sky130_fd_sc_hd__mux2_2)
                                         _3746_ (net)
                  0.03    0.00    0.43 ^ _5429_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5429_/X (sky130_fd_sc_hd__buf_1)
                                         _0914_ (net)
                  0.03    0.00    0.50 ^ _8738_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8738_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8739_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8739_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8739_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8739_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][4] (net)
                  0.04    0.00    0.30 ^ _5430_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5430_/X (sky130_fd_sc_hd__mux2_2)
                                         _3747_ (net)
                  0.03    0.00    0.43 ^ _5431_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5431_/X (sky130_fd_sc_hd__buf_1)
                                         _0915_ (net)
                  0.03    0.00    0.50 ^ _8739_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8739_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8740_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8740_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8740_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8740_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][5] (net)
                  0.04    0.00    0.30 ^ _5433_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5433_/X (sky130_fd_sc_hd__mux2_2)
                                         _3749_ (net)
                  0.03    0.00    0.43 ^ _5434_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5434_/X (sky130_fd_sc_hd__buf_1)
                                         _0916_ (net)
                  0.03    0.00    0.50 ^ _8740_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8740_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8741_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8741_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8741_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8741_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][6] (net)
                  0.04    0.00    0.30 ^ _5435_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5435_/X (sky130_fd_sc_hd__mux2_2)
                                         _3750_ (net)
                  0.03    0.00    0.43 ^ _5436_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5436_/X (sky130_fd_sc_hd__buf_1)
                                         _0917_ (net)
                  0.03    0.00    0.50 ^ _8741_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8741_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8742_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8742_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8742_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8742_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][7] (net)
                  0.04    0.00    0.30 ^ _5437_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5437_/X (sky130_fd_sc_hd__mux2_2)
                                         _3751_ (net)
                  0.03    0.00    0.43 ^ _5438_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5438_/X (sky130_fd_sc_hd__buf_1)
                                         _0918_ (net)
                  0.03    0.00    0.50 ^ _8742_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8742_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8743_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8743_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8743_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8743_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][8] (net)
                  0.04    0.00    0.30 ^ _5439_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5439_/X (sky130_fd_sc_hd__mux2_2)
                                         _3752_ (net)
                  0.03    0.00    0.43 ^ _5440_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5440_/X (sky130_fd_sc_hd__buf_1)
                                         _0919_ (net)
                  0.03    0.00    0.50 ^ _8743_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8743_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8744_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8744_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8744_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8744_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][9] (net)
                  0.04    0.00    0.30 ^ _5441_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5441_/X (sky130_fd_sc_hd__mux2_2)
                                         _3753_ (net)
                  0.03    0.00    0.43 ^ _5442_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5442_/X (sky130_fd_sc_hd__buf_1)
                                         _0920_ (net)
                  0.03    0.00    0.50 ^ _8744_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8744_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8745_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8745_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8745_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8745_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][10] (net)
                  0.04    0.00    0.30 ^ _5444_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5444_/X (sky130_fd_sc_hd__mux2_2)
                                         _3755_ (net)
                  0.03    0.00    0.43 ^ _5445_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5445_/X (sky130_fd_sc_hd__buf_1)
                                         _0921_ (net)
                  0.03    0.00    0.50 ^ _8745_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8745_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8746_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8746_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8746_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8746_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][11] (net)
                  0.04    0.00    0.30 ^ _5446_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5446_/X (sky130_fd_sc_hd__mux2_2)
                                         _3756_ (net)
                  0.03    0.00    0.43 ^ _5447_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5447_/X (sky130_fd_sc_hd__buf_1)
                                         _0922_ (net)
                  0.03    0.00    0.50 ^ _8746_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8746_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8747_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8747_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8747_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8747_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][12] (net)
                  0.04    0.00    0.30 ^ _5448_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5448_/X (sky130_fd_sc_hd__mux2_2)
                                         _3757_ (net)
                  0.03    0.00    0.43 ^ _5449_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5449_/X (sky130_fd_sc_hd__buf_1)
                                         _0923_ (net)
                  0.03    0.00    0.50 ^ _8747_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8747_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8748_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8748_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8748_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8748_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][13] (net)
                  0.04    0.00    0.30 ^ _5450_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5450_/X (sky130_fd_sc_hd__mux2_2)
                                         _3758_ (net)
                  0.03    0.00    0.43 ^ _5451_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5451_/X (sky130_fd_sc_hd__buf_1)
                                         _0924_ (net)
                  0.03    0.00    0.50 ^ _8748_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8748_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8749_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8749_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8749_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8749_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][14] (net)
                  0.04    0.00    0.30 ^ _5452_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5452_/X (sky130_fd_sc_hd__mux2_2)
                                         _3759_ (net)
                  0.03    0.00    0.43 ^ _5453_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5453_/X (sky130_fd_sc_hd__buf_1)
                                         _0925_ (net)
                  0.03    0.00    0.50 ^ _8749_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8749_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8750_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8750_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8750_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8750_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][15] (net)
                  0.04    0.00    0.30 ^ _5455_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5455_/X (sky130_fd_sc_hd__mux2_2)
                                         _3761_ (net)
                  0.03    0.00    0.43 ^ _5456_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5456_/X (sky130_fd_sc_hd__buf_1)
                                         _0926_ (net)
                  0.03    0.00    0.50 ^ _8750_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8750_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8751_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8751_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8751_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8751_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][16] (net)
                  0.04    0.00    0.30 ^ _5457_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5457_/X (sky130_fd_sc_hd__mux2_2)
                                         _3762_ (net)
                  0.03    0.00    0.43 ^ _5458_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5458_/X (sky130_fd_sc_hd__buf_1)
                                         _0927_ (net)
                  0.03    0.00    0.50 ^ _8751_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8751_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8752_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8752_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8752_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8752_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][17] (net)
                  0.04    0.00    0.30 ^ _5459_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5459_/X (sky130_fd_sc_hd__mux2_2)
                                         _3763_ (net)
                  0.03    0.00    0.43 ^ _5460_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5460_/X (sky130_fd_sc_hd__buf_1)
                                         _0928_ (net)
                  0.03    0.00    0.50 ^ _8752_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8752_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8753_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8753_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8753_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8753_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][18] (net)
                  0.04    0.00    0.30 ^ _5461_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5461_/X (sky130_fd_sc_hd__mux2_2)
                                         _3764_ (net)
                  0.03    0.00    0.43 ^ _5462_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5462_/X (sky130_fd_sc_hd__buf_1)
                                         _0929_ (net)
                  0.03    0.00    0.50 ^ _8753_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8753_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8754_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8754_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8754_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8754_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][19] (net)
                  0.04    0.00    0.30 ^ _5463_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5463_/X (sky130_fd_sc_hd__mux2_2)
                                         _3765_ (net)
                  0.03    0.00    0.43 ^ _5464_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5464_/X (sky130_fd_sc_hd__buf_1)
                                         _0930_ (net)
                  0.03    0.00    0.50 ^ _8754_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8754_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8755_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8755_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8755_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8755_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][20] (net)
                  0.04    0.00    0.30 ^ _5466_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5466_/X (sky130_fd_sc_hd__mux2_2)
                                         _3767_ (net)
                  0.03    0.00    0.43 ^ _5467_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5467_/X (sky130_fd_sc_hd__buf_1)
                                         _0931_ (net)
                  0.03    0.00    0.50 ^ _8755_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8755_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8756_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8756_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8756_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8756_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][21] (net)
                  0.04    0.00    0.30 ^ _5468_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5468_/X (sky130_fd_sc_hd__mux2_2)
                                         _3768_ (net)
                  0.03    0.00    0.43 ^ _5469_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5469_/X (sky130_fd_sc_hd__buf_1)
                                         _0932_ (net)
                  0.03    0.00    0.50 ^ _8756_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8756_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8757_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8757_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8757_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8757_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][22] (net)
                  0.04    0.00    0.30 ^ _5470_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5470_/X (sky130_fd_sc_hd__mux2_2)
                                         _3769_ (net)
                  0.03    0.00    0.43 ^ _5471_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5471_/X (sky130_fd_sc_hd__buf_1)
                                         _0933_ (net)
                  0.03    0.00    0.50 ^ _8757_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8757_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8758_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8758_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8758_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8758_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][23] (net)
                  0.04    0.00    0.30 ^ _5472_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5472_/X (sky130_fd_sc_hd__mux2_2)
                                         _3770_ (net)
                  0.03    0.00    0.43 ^ _5473_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5473_/X (sky130_fd_sc_hd__buf_1)
                                         _0934_ (net)
                  0.03    0.00    0.50 ^ _8758_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8758_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8759_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8759_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8759_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8759_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][24] (net)
                  0.04    0.00    0.30 ^ _5474_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5474_/X (sky130_fd_sc_hd__mux2_2)
                                         _3771_ (net)
                  0.03    0.00    0.43 ^ _5475_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5475_/X (sky130_fd_sc_hd__buf_1)
                                         _0935_ (net)
                  0.03    0.00    0.50 ^ _8759_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8759_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8760_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8760_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][25] (net)
                  0.04    0.00    0.30 ^ _5477_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5477_/X (sky130_fd_sc_hd__mux2_2)
                                         _3773_ (net)
                  0.03    0.00    0.43 ^ _5478_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5478_/X (sky130_fd_sc_hd__buf_1)
                                         _0936_ (net)
                  0.03    0.00    0.50 ^ _8760_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8760_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8761_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8761_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8761_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8761_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][26] (net)
                  0.04    0.00    0.30 ^ _5479_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5479_/X (sky130_fd_sc_hd__mux2_2)
                                         _3774_ (net)
                  0.03    0.00    0.43 ^ _5480_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5480_/X (sky130_fd_sc_hd__buf_1)
                                         _0937_ (net)
                  0.03    0.00    0.50 ^ _8761_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8761_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8762_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8762_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8762_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8762_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][27] (net)
                  0.04    0.00    0.30 ^ _5481_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5481_/X (sky130_fd_sc_hd__mux2_2)
                                         _3775_ (net)
                  0.03    0.00    0.43 ^ _5482_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5482_/X (sky130_fd_sc_hd__buf_1)
                                         _0938_ (net)
                  0.03    0.00    0.50 ^ _8762_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8762_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8763_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8763_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8763_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8763_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][28] (net)
                  0.04    0.00    0.30 ^ _5483_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5483_/X (sky130_fd_sc_hd__mux2_2)
                                         _3776_ (net)
                  0.03    0.00    0.43 ^ _5484_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5484_/X (sky130_fd_sc_hd__buf_1)
                                         _0939_ (net)
                  0.03    0.00    0.50 ^ _8763_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8763_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8764_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8764_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8764_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8764_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][29] (net)
                  0.04    0.00    0.30 ^ _5485_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5485_/X (sky130_fd_sc_hd__mux2_2)
                                         _3777_ (net)
                  0.03    0.00    0.43 ^ _5486_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5486_/X (sky130_fd_sc_hd__buf_1)
                                         _0940_ (net)
                  0.03    0.00    0.50 ^ _8764_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8764_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8767_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8767_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8767_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8767_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][0] (net)
                  0.04    0.00    0.30 ^ _5494_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5494_/X (sky130_fd_sc_hd__mux2_2)
                                         _3783_ (net)
                  0.03    0.00    0.43 ^ _5495_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5495_/X (sky130_fd_sc_hd__buf_1)
                                         _0943_ (net)
                  0.03    0.00    0.50 ^ _8767_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8767_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8768_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8768_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8768_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8768_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][1] (net)
                  0.04    0.00    0.30 ^ _5496_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5496_/X (sky130_fd_sc_hd__mux2_2)
                                         _3784_ (net)
                  0.03    0.00    0.43 ^ _5497_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5497_/X (sky130_fd_sc_hd__buf_1)
                                         _0944_ (net)
                  0.03    0.00    0.50 ^ _8768_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8768_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8769_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8769_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8769_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8769_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][2] (net)
                  0.04    0.00    0.30 ^ _5498_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5498_/X (sky130_fd_sc_hd__mux2_2)
                                         _3785_ (net)
                  0.03    0.00    0.43 ^ _5499_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5499_/X (sky130_fd_sc_hd__buf_1)
                                         _0945_ (net)
                  0.03    0.00    0.50 ^ _8769_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8769_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8770_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8770_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8770_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8770_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][3] (net)
                  0.04    0.00    0.30 ^ _5500_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5500_/X (sky130_fd_sc_hd__mux2_2)
                                         _3786_ (net)
                  0.03    0.00    0.43 ^ _5501_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5501_/X (sky130_fd_sc_hd__buf_1)
                                         _0946_ (net)
                  0.03    0.00    0.50 ^ _8770_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8770_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8771_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8771_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8771_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8771_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][4] (net)
                  0.04    0.00    0.30 ^ _5502_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5502_/X (sky130_fd_sc_hd__mux2_2)
                                         _3787_ (net)
                  0.03    0.00    0.43 ^ _5503_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5503_/X (sky130_fd_sc_hd__buf_1)
                                         _0947_ (net)
                  0.03    0.00    0.50 ^ _8771_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8771_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _8772_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8772_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8772_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _8772_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][5] (net)
                  0.04    0.00    0.30 ^ _5505_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.13    0.43 ^ _5505_/X (sky130_fd_sc_hd__mux2_2)
                                         _3789_ (net)
                  0.03    0.00    0.43 ^ _5506_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.50 ^ _5506_/X (sky130_fd_sc_hd__buf_1)
                                         _0948_ (net)
                  0.03    0.00    0.50 ^ _8772_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8772_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



worst slack corner Typical: 0.5296
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _8351_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8351_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8351_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8351_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][0] (net)
                  0.03    0.00    0.29 v _4508_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4508_/X (sky130_fd_sc_hd__mux2_2)
                                         _3213_ (net)
                  0.05    0.00    0.54 v _4509_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4509_/X (sky130_fd_sc_hd__buf_1)
                                         _0527_ (net)
                  0.02    0.00    0.62 v _8351_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8351_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8352_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8352_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8352_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8352_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][1] (net)
                  0.03    0.00    0.29 v _4510_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4510_/X (sky130_fd_sc_hd__mux2_2)
                                         _3214_ (net)
                  0.05    0.00    0.54 v _4511_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4511_/X (sky130_fd_sc_hd__buf_1)
                                         _0528_ (net)
                  0.02    0.00    0.62 v _8352_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8352_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8353_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8353_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8353_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8353_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][2] (net)
                  0.03    0.00    0.29 v _4512_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4512_/X (sky130_fd_sc_hd__mux2_2)
                                         _3215_ (net)
                  0.05    0.00    0.54 v _4513_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4513_/X (sky130_fd_sc_hd__buf_1)
                                         _0529_ (net)
                  0.02    0.00    0.62 v _8353_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8353_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8354_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8354_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8354_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8354_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][3] (net)
                  0.03    0.00    0.29 v _4514_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4514_/X (sky130_fd_sc_hd__mux2_2)
                                         _3216_ (net)
                  0.05    0.00    0.54 v _4515_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4515_/X (sky130_fd_sc_hd__buf_1)
                                         _0530_ (net)
                  0.02    0.00    0.62 v _8354_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8354_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8355_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8355_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8355_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8355_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][4] (net)
                  0.03    0.00    0.29 v _4516_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4516_/X (sky130_fd_sc_hd__mux2_2)
                                         _3217_ (net)
                  0.05    0.00    0.54 v _4517_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4517_/X (sky130_fd_sc_hd__buf_1)
                                         _0531_ (net)
                  0.02    0.00    0.62 v _8355_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8355_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8356_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8356_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8356_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8356_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][5] (net)
                  0.03    0.00    0.29 v _4519_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4519_/X (sky130_fd_sc_hd__mux2_2)
                                         _3219_ (net)
                  0.05    0.00    0.54 v _4520_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4520_/X (sky130_fd_sc_hd__buf_1)
                                         _0532_ (net)
                  0.02    0.00    0.62 v _8356_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8356_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8357_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8357_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8357_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8357_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][6] (net)
                  0.03    0.00    0.29 v _4521_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4521_/X (sky130_fd_sc_hd__mux2_2)
                                         _3220_ (net)
                  0.05    0.00    0.54 v _4522_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4522_/X (sky130_fd_sc_hd__buf_1)
                                         _0533_ (net)
                  0.02    0.00    0.62 v _8357_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8357_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8358_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8358_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8358_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8358_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][7] (net)
                  0.03    0.00    0.29 v _4523_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4523_/X (sky130_fd_sc_hd__mux2_2)
                                         _3221_ (net)
                  0.05    0.00    0.54 v _4524_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4524_/X (sky130_fd_sc_hd__buf_1)
                                         _0534_ (net)
                  0.02    0.00    0.62 v _8358_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8358_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8359_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8359_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8359_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8359_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][8] (net)
                  0.03    0.00    0.29 v _4525_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4525_/X (sky130_fd_sc_hd__mux2_2)
                                         _3222_ (net)
                  0.05    0.00    0.54 v _4526_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4526_/X (sky130_fd_sc_hd__buf_1)
                                         _0535_ (net)
                  0.02    0.00    0.62 v _8359_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8359_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8360_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8360_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8360_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8360_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][9] (net)
                  0.03    0.00    0.29 v _4527_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4527_/X (sky130_fd_sc_hd__mux2_2)
                                         _3223_ (net)
                  0.05    0.00    0.54 v _4528_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4528_/X (sky130_fd_sc_hd__buf_1)
                                         _0536_ (net)
                  0.02    0.00    0.62 v _8360_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8360_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8361_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8361_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8361_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8361_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][10] (net)
                  0.03    0.00    0.29 v _4530_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4530_/X (sky130_fd_sc_hd__mux2_2)
                                         _3225_ (net)
                  0.05    0.00    0.54 v _4531_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4531_/X (sky130_fd_sc_hd__buf_1)
                                         _0537_ (net)
                  0.02    0.00    0.62 v _8361_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8361_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8362_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8362_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8362_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8362_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][11] (net)
                  0.03    0.00    0.29 v _4532_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4532_/X (sky130_fd_sc_hd__mux2_2)
                                         _3226_ (net)
                  0.05    0.00    0.54 v _4533_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4533_/X (sky130_fd_sc_hd__buf_1)
                                         _0538_ (net)
                  0.02    0.00    0.62 v _8362_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8362_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8363_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8363_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8363_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8363_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][12] (net)
                  0.03    0.00    0.29 v _4534_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4534_/X (sky130_fd_sc_hd__mux2_2)
                                         _3227_ (net)
                  0.05    0.00    0.54 v _4535_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4535_/X (sky130_fd_sc_hd__buf_1)
                                         _0539_ (net)
                  0.02    0.00    0.62 v _8363_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8363_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8364_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8364_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8364_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8364_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][13] (net)
                  0.03    0.00    0.29 v _4536_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4536_/X (sky130_fd_sc_hd__mux2_2)
                                         _3228_ (net)
                  0.05    0.00    0.54 v _4537_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4537_/X (sky130_fd_sc_hd__buf_1)
                                         _0540_ (net)
                  0.02    0.00    0.62 v _8364_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8364_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8365_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8365_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8365_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8365_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][14] (net)
                  0.03    0.00    0.29 v _4538_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4538_/X (sky130_fd_sc_hd__mux2_2)
                                         _3229_ (net)
                  0.05    0.00    0.54 v _4539_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4539_/X (sky130_fd_sc_hd__buf_1)
                                         _0541_ (net)
                  0.02    0.00    0.62 v _8365_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8365_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8366_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8366_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8366_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8366_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][15] (net)
                  0.03    0.00    0.29 v _4541_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4541_/X (sky130_fd_sc_hd__mux2_2)
                                         _3231_ (net)
                  0.05    0.00    0.54 v _4542_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4542_/X (sky130_fd_sc_hd__buf_1)
                                         _0542_ (net)
                  0.02    0.00    0.62 v _8366_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8366_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8367_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8367_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8367_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8367_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][16] (net)
                  0.03    0.00    0.29 v _4543_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4543_/X (sky130_fd_sc_hd__mux2_2)
                                         _3232_ (net)
                  0.05    0.00    0.54 v _4544_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4544_/X (sky130_fd_sc_hd__buf_1)
                                         _0543_ (net)
                  0.02    0.00    0.62 v _8367_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8367_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8368_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8368_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8368_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8368_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][17] (net)
                  0.03    0.00    0.29 v _4545_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4545_/X (sky130_fd_sc_hd__mux2_2)
                                         _3233_ (net)
                  0.05    0.00    0.54 v _4546_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4546_/X (sky130_fd_sc_hd__buf_1)
                                         _0544_ (net)
                  0.02    0.00    0.62 v _8368_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8368_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8369_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8369_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8369_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8369_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][18] (net)
                  0.03    0.00    0.29 v _4547_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4547_/X (sky130_fd_sc_hd__mux2_2)
                                         _3234_ (net)
                  0.05    0.00    0.54 v _4548_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4548_/X (sky130_fd_sc_hd__buf_1)
                                         _0545_ (net)
                  0.02    0.00    0.62 v _8369_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8369_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8370_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8370_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8370_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8370_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][19] (net)
                  0.03    0.00    0.29 v _4549_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4549_/X (sky130_fd_sc_hd__mux2_2)
                                         _3235_ (net)
                  0.05    0.00    0.54 v _4550_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4550_/X (sky130_fd_sc_hd__buf_1)
                                         _0546_ (net)
                  0.02    0.00    0.62 v _8370_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8370_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8371_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8371_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8371_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8371_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][20] (net)
                  0.03    0.00    0.29 v _4552_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4552_/X (sky130_fd_sc_hd__mux2_2)
                                         _3237_ (net)
                  0.05    0.00    0.54 v _4553_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4553_/X (sky130_fd_sc_hd__buf_1)
                                         _0547_ (net)
                  0.02    0.00    0.62 v _8371_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8371_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8372_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8372_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8372_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8372_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][21] (net)
                  0.03    0.00    0.29 v _4554_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4554_/X (sky130_fd_sc_hd__mux2_2)
                                         _3238_ (net)
                  0.05    0.00    0.54 v _4555_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4555_/X (sky130_fd_sc_hd__buf_1)
                                         _0548_ (net)
                  0.02    0.00    0.62 v _8372_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8372_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8373_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8373_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8373_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8373_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][22] (net)
                  0.03    0.00    0.29 v _4556_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4556_/X (sky130_fd_sc_hd__mux2_2)
                                         _3239_ (net)
                  0.05    0.00    0.54 v _4557_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4557_/X (sky130_fd_sc_hd__buf_1)
                                         _0549_ (net)
                  0.02    0.00    0.62 v _8373_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8373_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8374_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8374_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8374_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8374_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][23] (net)
                  0.03    0.00    0.29 v _4558_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4558_/X (sky130_fd_sc_hd__mux2_2)
                                         _3240_ (net)
                  0.05    0.00    0.54 v _4559_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4559_/X (sky130_fd_sc_hd__buf_1)
                                         _0550_ (net)
                  0.02    0.00    0.62 v _8374_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8374_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8375_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8375_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8375_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8375_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][24] (net)
                  0.03    0.00    0.29 v _4560_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4560_/X (sky130_fd_sc_hd__mux2_2)
                                         _3241_ (net)
                  0.05    0.00    0.54 v _4561_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4561_/X (sky130_fd_sc_hd__buf_1)
                                         _0551_ (net)
                  0.02    0.00    0.62 v _8375_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8375_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8376_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8376_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8376_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8376_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][25] (net)
                  0.03    0.00    0.29 v _4563_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4563_/X (sky130_fd_sc_hd__mux2_2)
                                         _3243_ (net)
                  0.05    0.00    0.54 v _4564_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4564_/X (sky130_fd_sc_hd__buf_1)
                                         _0552_ (net)
                  0.02    0.00    0.62 v _8376_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8376_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8377_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8377_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8377_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8377_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][26] (net)
                  0.03    0.00    0.29 v _4565_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4565_/X (sky130_fd_sc_hd__mux2_2)
                                         _3244_ (net)
                  0.05    0.00    0.54 v _4566_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4566_/X (sky130_fd_sc_hd__buf_1)
                                         _0553_ (net)
                  0.02    0.00    0.62 v _8377_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8377_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8378_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8378_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8378_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8378_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][27] (net)
                  0.03    0.00    0.29 v _4567_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4567_/X (sky130_fd_sc_hd__mux2_2)
                                         _3245_ (net)
                  0.05    0.00    0.54 v _4568_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4568_/X (sky130_fd_sc_hd__buf_1)
                                         _0554_ (net)
                  0.02    0.00    0.62 v _8378_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8378_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8379_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8379_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8379_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8379_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][28] (net)
                  0.03    0.00    0.29 v _4569_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4569_/X (sky130_fd_sc_hd__mux2_2)
                                         _3246_ (net)
                  0.05    0.00    0.54 v _4570_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4570_/X (sky130_fd_sc_hd__buf_1)
                                         _0555_ (net)
                  0.02    0.00    0.62 v _8379_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8379_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8380_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8380_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8380_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8380_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][29] (net)
                  0.03    0.00    0.29 v _4571_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4571_/X (sky130_fd_sc_hd__mux2_2)
                                         _3247_ (net)
                  0.05    0.00    0.54 v _4572_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4572_/X (sky130_fd_sc_hd__buf_1)
                                         _0556_ (net)
                  0.02    0.00    0.62 v _8380_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8380_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8381_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8381_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8381_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8381_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][30] (net)
                  0.03    0.00    0.29 v _4573_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4573_/X (sky130_fd_sc_hd__mux2_2)
                                         _3248_ (net)
                  0.05    0.00    0.54 v _4574_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4574_/X (sky130_fd_sc_hd__buf_1)
                                         _0557_ (net)
                  0.02    0.00    0.62 v _8381_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8381_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8382_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8382_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8382_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8382_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][31] (net)
                  0.03    0.00    0.29 v _4575_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4575_/X (sky130_fd_sc_hd__mux2_2)
                                         _3249_ (net)
                  0.05    0.00    0.54 v _4576_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4576_/X (sky130_fd_sc_hd__buf_1)
                                         _0558_ (net)
                  0.02    0.00    0.62 v _8382_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8382_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7871_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7871_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7871_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7871_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][0] (net)
                  0.03    0.00    0.29 v _7221_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7221_/X (sky130_fd_sc_hd__mux2_2)
                                         _2462_ (net)
                  0.05    0.00    0.54 v _7222_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7222_/X (sky130_fd_sc_hd__buf_1)
                                         _0047_ (net)
                  0.02    0.00    0.62 v _7871_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7871_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7872_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7872_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7872_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7872_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][1] (net)
                  0.03    0.00    0.29 v _7225_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7225_/X (sky130_fd_sc_hd__mux2_2)
                                         _2465_ (net)
                  0.05    0.00    0.54 v _7226_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7226_/X (sky130_fd_sc_hd__buf_1)
                                         _0048_ (net)
                  0.02    0.00    0.62 v _7872_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7872_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7873_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7873_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7873_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7873_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][2] (net)
                  0.03    0.00    0.29 v _7229_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7229_/X (sky130_fd_sc_hd__mux2_2)
                                         _2468_ (net)
                  0.05    0.00    0.54 v _7230_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7230_/X (sky130_fd_sc_hd__buf_1)
                                         _0049_ (net)
                  0.02    0.00    0.62 v _7873_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7873_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7874_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7874_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7874_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7874_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][3] (net)
                  0.03    0.00    0.29 v _7233_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7233_/X (sky130_fd_sc_hd__mux2_2)
                                         _2471_ (net)
                  0.05    0.00    0.54 v _7234_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7234_/X (sky130_fd_sc_hd__buf_1)
                                         _0050_ (net)
                  0.02    0.00    0.62 v _7874_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7874_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7875_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7875_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7875_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7875_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][4] (net)
                  0.03    0.00    0.29 v _7237_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7237_/X (sky130_fd_sc_hd__mux2_2)
                                         _2474_ (net)
                  0.05    0.00    0.54 v _7238_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7238_/X (sky130_fd_sc_hd__buf_1)
                                         _0051_ (net)
                  0.02    0.00    0.62 v _7875_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7875_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7876_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7876_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7876_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7876_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][5] (net)
                  0.03    0.00    0.29 v _7242_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7242_/X (sky130_fd_sc_hd__mux2_2)
                                         _2478_ (net)
                  0.05    0.00    0.54 v _7243_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7243_/X (sky130_fd_sc_hd__buf_1)
                                         _0052_ (net)
                  0.02    0.00    0.62 v _7876_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7876_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7877_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7877_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7877_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7877_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][6] (net)
                  0.03    0.00    0.29 v _7246_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7246_/X (sky130_fd_sc_hd__mux2_2)
                                         _2481_ (net)
                  0.05    0.00    0.54 v _7247_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7247_/X (sky130_fd_sc_hd__buf_1)
                                         _0053_ (net)
                  0.02    0.00    0.62 v _7877_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7877_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7878_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7878_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7878_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7878_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][7] (net)
                  0.03    0.00    0.29 v _7250_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7250_/X (sky130_fd_sc_hd__mux2_2)
                                         _2484_ (net)
                  0.05    0.00    0.54 v _7251_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7251_/X (sky130_fd_sc_hd__buf_1)
                                         _0054_ (net)
                  0.02    0.00    0.62 v _7878_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7878_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7879_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7879_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7879_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7879_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][8] (net)
                  0.03    0.00    0.29 v _7254_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7254_/X (sky130_fd_sc_hd__mux2_2)
                                         _2487_ (net)
                  0.05    0.00    0.54 v _7255_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7255_/X (sky130_fd_sc_hd__buf_1)
                                         _0055_ (net)
                  0.02    0.00    0.62 v _7879_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7879_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7880_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7880_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7880_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7880_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][9] (net)
                  0.03    0.00    0.29 v _7258_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7258_/X (sky130_fd_sc_hd__mux2_2)
                                         _2490_ (net)
                  0.05    0.00    0.54 v _7259_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7259_/X (sky130_fd_sc_hd__buf_1)
                                         _0056_ (net)
                  0.02    0.00    0.62 v _7880_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7880_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7881_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7881_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7881_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7881_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][10] (net)
                  0.03    0.00    0.29 v _7263_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7263_/X (sky130_fd_sc_hd__mux2_2)
                                         _2494_ (net)
                  0.05    0.00    0.54 v _7264_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7264_/X (sky130_fd_sc_hd__buf_1)
                                         _0057_ (net)
                  0.02    0.00    0.62 v _7881_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7881_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7882_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7882_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7882_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7882_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][11] (net)
                  0.03    0.00    0.29 v _7267_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7267_/X (sky130_fd_sc_hd__mux2_2)
                                         _2497_ (net)
                  0.05    0.00    0.54 v _7268_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7268_/X (sky130_fd_sc_hd__buf_1)
                                         _0058_ (net)
                  0.02    0.00    0.62 v _7882_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7882_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7883_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7883_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7883_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7883_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][12] (net)
                  0.03    0.00    0.29 v _7271_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7271_/X (sky130_fd_sc_hd__mux2_2)
                                         _2500_ (net)
                  0.05    0.00    0.54 v _7272_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7272_/X (sky130_fd_sc_hd__buf_1)
                                         _0059_ (net)
                  0.02    0.00    0.62 v _7883_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7883_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7884_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7884_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7884_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7884_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][13] (net)
                  0.03    0.00    0.29 v _7275_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7275_/X (sky130_fd_sc_hd__mux2_2)
                                         _2503_ (net)
                  0.05    0.00    0.54 v _7276_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7276_/X (sky130_fd_sc_hd__buf_1)
                                         _0060_ (net)
                  0.02    0.00    0.62 v _7884_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7884_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7885_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7885_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7885_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7885_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][14] (net)
                  0.03    0.00    0.29 v _7279_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7279_/X (sky130_fd_sc_hd__mux2_2)
                                         _2506_ (net)
                  0.05    0.00    0.54 v _7280_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7280_/X (sky130_fd_sc_hd__buf_1)
                                         _0061_ (net)
                  0.02    0.00    0.62 v _7885_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7885_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7886_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7886_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7886_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7886_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][15] (net)
                  0.03    0.00    0.29 v _7284_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7284_/X (sky130_fd_sc_hd__mux2_2)
                                         _2510_ (net)
                  0.05    0.00    0.54 v _7285_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7285_/X (sky130_fd_sc_hd__buf_1)
                                         _0062_ (net)
                  0.02    0.00    0.62 v _7886_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7886_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7887_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7887_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7887_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7887_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][16] (net)
                  0.03    0.00    0.29 v _7288_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7288_/X (sky130_fd_sc_hd__mux2_2)
                                         _2513_ (net)
                  0.05    0.00    0.54 v _7289_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7289_/X (sky130_fd_sc_hd__buf_1)
                                         _0063_ (net)
                  0.02    0.00    0.62 v _7887_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7887_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7888_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7888_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7888_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7888_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][17] (net)
                  0.03    0.00    0.29 v _7292_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7292_/X (sky130_fd_sc_hd__mux2_2)
                                         _2516_ (net)
                  0.05    0.00    0.54 v _7293_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7293_/X (sky130_fd_sc_hd__buf_1)
                                         _0064_ (net)
                  0.02    0.00    0.62 v _7888_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7888_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7889_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7889_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7889_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7889_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][18] (net)
                  0.03    0.00    0.29 v _7296_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7296_/X (sky130_fd_sc_hd__mux2_2)
                                         _2519_ (net)
                  0.05    0.00    0.54 v _7297_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7297_/X (sky130_fd_sc_hd__buf_1)
                                         _0065_ (net)
                  0.02    0.00    0.62 v _7889_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7889_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7890_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7890_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7890_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7890_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][19] (net)
                  0.03    0.00    0.29 v _7300_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7300_/X (sky130_fd_sc_hd__mux2_2)
                                         _2522_ (net)
                  0.05    0.00    0.54 v _7301_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7301_/X (sky130_fd_sc_hd__buf_1)
                                         _0066_ (net)
                  0.02    0.00    0.62 v _7890_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7890_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7891_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7891_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7891_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7891_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][20] (net)
                  0.03    0.00    0.29 v _7305_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7305_/X (sky130_fd_sc_hd__mux2_2)
                                         _2526_ (net)
                  0.05    0.00    0.54 v _7306_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7306_/X (sky130_fd_sc_hd__buf_1)
                                         _0067_ (net)
                  0.02    0.00    0.62 v _7891_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7891_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7892_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7892_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7892_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7892_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][21] (net)
                  0.03    0.00    0.29 v _7309_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7309_/X (sky130_fd_sc_hd__mux2_2)
                                         _2529_ (net)
                  0.05    0.00    0.54 v _7310_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7310_/X (sky130_fd_sc_hd__buf_1)
                                         _0068_ (net)
                  0.02    0.00    0.62 v _7892_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7892_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7893_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7893_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7893_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7893_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][22] (net)
                  0.03    0.00    0.29 v _7313_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7313_/X (sky130_fd_sc_hd__mux2_2)
                                         _2532_ (net)
                  0.05    0.00    0.54 v _7314_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7314_/X (sky130_fd_sc_hd__buf_1)
                                         _0069_ (net)
                  0.02    0.00    0.62 v _7893_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7893_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7894_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7894_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7894_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7894_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][23] (net)
                  0.03    0.00    0.29 v _7317_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7317_/X (sky130_fd_sc_hd__mux2_2)
                                         _2535_ (net)
                  0.05    0.00    0.54 v _7318_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7318_/X (sky130_fd_sc_hd__buf_1)
                                         _0070_ (net)
                  0.02    0.00    0.62 v _7894_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7894_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7895_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7895_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7895_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7895_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][24] (net)
                  0.03    0.00    0.29 v _7321_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7321_/X (sky130_fd_sc_hd__mux2_2)
                                         _2538_ (net)
                  0.05    0.00    0.54 v _7322_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7322_/X (sky130_fd_sc_hd__buf_1)
                                         _0071_ (net)
                  0.02    0.00    0.62 v _7895_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7895_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7896_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7896_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7896_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7896_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][25] (net)
                  0.03    0.00    0.29 v _7326_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7326_/X (sky130_fd_sc_hd__mux2_2)
                                         _2542_ (net)
                  0.05    0.00    0.54 v _7327_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7327_/X (sky130_fd_sc_hd__buf_1)
                                         _0072_ (net)
                  0.02    0.00    0.62 v _7896_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7896_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7897_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7897_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7897_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7897_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][26] (net)
                  0.03    0.00    0.29 v _7330_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7330_/X (sky130_fd_sc_hd__mux2_2)
                                         _2545_ (net)
                  0.05    0.00    0.54 v _7331_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7331_/X (sky130_fd_sc_hd__buf_1)
                                         _0073_ (net)
                  0.02    0.00    0.62 v _7897_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7897_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7898_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7898_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7898_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7898_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][27] (net)
                  0.03    0.00    0.29 v _7334_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7334_/X (sky130_fd_sc_hd__mux2_2)
                                         _2548_ (net)
                  0.05    0.00    0.54 v _7335_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7335_/X (sky130_fd_sc_hd__buf_1)
                                         _0074_ (net)
                  0.02    0.00    0.62 v _7898_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7898_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7899_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7899_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7899_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7899_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][28] (net)
                  0.03    0.00    0.29 v _7338_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7338_/X (sky130_fd_sc_hd__mux2_2)
                                         _2551_ (net)
                  0.05    0.00    0.54 v _7339_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7339_/X (sky130_fd_sc_hd__buf_1)
                                         _0075_ (net)
                  0.02    0.00    0.62 v _7899_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7899_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7900_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7900_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7900_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7900_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][29] (net)
                  0.03    0.00    0.29 v _7342_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7342_/X (sky130_fd_sc_hd__mux2_2)
                                         _2554_ (net)
                  0.05    0.00    0.54 v _7343_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7343_/X (sky130_fd_sc_hd__buf_1)
                                         _0076_ (net)
                  0.02    0.00    0.62 v _7900_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7900_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7901_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7901_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7901_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7901_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][30] (net)
                  0.03    0.00    0.29 v _7346_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7346_/X (sky130_fd_sc_hd__mux2_2)
                                         _2557_ (net)
                  0.05    0.00    0.54 v _7347_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7347_/X (sky130_fd_sc_hd__buf_1)
                                         _0077_ (net)
                  0.02    0.00    0.62 v _7901_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7901_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7902_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7902_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7902_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7902_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[13][31] (net)
                  0.03    0.00    0.29 v _7350_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7350_/X (sky130_fd_sc_hd__mux2_2)
                                         _2560_ (net)
                  0.05    0.00    0.54 v _7351_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7351_/X (sky130_fd_sc_hd__buf_1)
                                         _0078_ (net)
                  0.02    0.00    0.62 v _7902_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7902_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8127_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8127_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8127_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8127_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][0] (net)
                  0.03    0.00    0.29 v _3955_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3955_/X (sky130_fd_sc_hd__mux2_2)
                                         _2884_ (net)
                  0.05    0.00    0.54 v _3956_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3956_/X (sky130_fd_sc_hd__buf_1)
                                         _0303_ (net)
                  0.02    0.00    0.62 v _8127_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8127_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8128_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8128_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8128_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8128_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][1] (net)
                  0.03    0.00    0.29 v _3957_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3957_/X (sky130_fd_sc_hd__mux2_2)
                                         _2885_ (net)
                  0.05    0.00    0.54 v _3958_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3958_/X (sky130_fd_sc_hd__buf_1)
                                         _0304_ (net)
                  0.02    0.00    0.62 v _8128_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8128_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8129_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8129_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8129_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8129_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][2] (net)
                  0.03    0.00    0.29 v _3959_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3959_/X (sky130_fd_sc_hd__mux2_2)
                                         _2886_ (net)
                  0.05    0.00    0.54 v _3960_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3960_/X (sky130_fd_sc_hd__buf_1)
                                         _0305_ (net)
                  0.02    0.00    0.62 v _8129_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8129_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8130_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8130_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8130_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8130_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][3] (net)
                  0.03    0.00    0.29 v _3961_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3961_/X (sky130_fd_sc_hd__mux2_2)
                                         _2887_ (net)
                  0.05    0.00    0.54 v _3962_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3962_/X (sky130_fd_sc_hd__buf_1)
                                         _0306_ (net)
                  0.02    0.00    0.62 v _8130_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8130_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8131_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8131_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8131_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8131_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][4] (net)
                  0.03    0.00    0.29 v _3963_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3963_/X (sky130_fd_sc_hd__mux2_2)
                                         _2888_ (net)
                  0.05    0.00    0.54 v _3964_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3964_/X (sky130_fd_sc_hd__buf_1)
                                         _0307_ (net)
                  0.02    0.00    0.62 v _8131_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8131_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8132_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8132_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8132_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8132_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][5] (net)
                  0.03    0.00    0.29 v _3966_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3966_/X (sky130_fd_sc_hd__mux2_2)
                                         _2890_ (net)
                  0.05    0.00    0.54 v _3967_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3967_/X (sky130_fd_sc_hd__buf_1)
                                         _0308_ (net)
                  0.02    0.00    0.62 v _8132_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8132_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8133_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8133_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8133_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8133_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][6] (net)
                  0.03    0.00    0.29 v _3968_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3968_/X (sky130_fd_sc_hd__mux2_2)
                                         _2891_ (net)
                  0.05    0.00    0.54 v _3969_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3969_/X (sky130_fd_sc_hd__buf_1)
                                         _0309_ (net)
                  0.02    0.00    0.62 v _8133_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8133_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8134_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8134_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8134_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8134_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][7] (net)
                  0.03    0.00    0.29 v _3970_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3970_/X (sky130_fd_sc_hd__mux2_2)
                                         _2892_ (net)
                  0.05    0.00    0.54 v _3971_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3971_/X (sky130_fd_sc_hd__buf_1)
                                         _0310_ (net)
                  0.02    0.00    0.62 v _8134_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8134_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8135_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8135_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8135_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8135_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][8] (net)
                  0.03    0.00    0.29 v _3972_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3972_/X (sky130_fd_sc_hd__mux2_2)
                                         _2893_ (net)
                  0.05    0.00    0.54 v _3973_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3973_/X (sky130_fd_sc_hd__buf_1)
                                         _0311_ (net)
                  0.02    0.00    0.62 v _8135_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8135_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8136_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8136_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8136_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8136_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][9] (net)
                  0.03    0.00    0.29 v _3974_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3974_/X (sky130_fd_sc_hd__mux2_2)
                                         _2894_ (net)
                  0.05    0.00    0.54 v _3975_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3975_/X (sky130_fd_sc_hd__buf_1)
                                         _0312_ (net)
                  0.02    0.00    0.62 v _8136_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8136_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8137_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8137_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8137_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8137_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][10] (net)
                  0.03    0.00    0.29 v _3977_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3977_/X (sky130_fd_sc_hd__mux2_2)
                                         _2896_ (net)
                  0.05    0.00    0.54 v _3978_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3978_/X (sky130_fd_sc_hd__buf_1)
                                         _0313_ (net)
                  0.02    0.00    0.62 v _8137_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8137_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8138_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8138_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8138_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8138_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][11] (net)
                  0.03    0.00    0.29 v _3979_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3979_/X (sky130_fd_sc_hd__mux2_2)
                                         _2897_ (net)
                  0.05    0.00    0.54 v _3980_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3980_/X (sky130_fd_sc_hd__buf_1)
                                         _0314_ (net)
                  0.02    0.00    0.62 v _8138_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8138_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8139_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8139_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8139_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8139_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][12] (net)
                  0.03    0.00    0.29 v _3981_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3981_/X (sky130_fd_sc_hd__mux2_2)
                                         _2898_ (net)
                  0.05    0.00    0.54 v _3982_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3982_/X (sky130_fd_sc_hd__buf_1)
                                         _0315_ (net)
                  0.02    0.00    0.62 v _8139_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8139_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8140_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8140_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8140_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8140_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][13] (net)
                  0.03    0.00    0.29 v _3983_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3983_/X (sky130_fd_sc_hd__mux2_2)
                                         _2899_ (net)
                  0.05    0.00    0.54 v _3984_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3984_/X (sky130_fd_sc_hd__buf_1)
                                         _0316_ (net)
                  0.02    0.00    0.62 v _8140_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8140_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8141_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8141_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8141_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8141_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][14] (net)
                  0.03    0.00    0.29 v _3985_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3985_/X (sky130_fd_sc_hd__mux2_2)
                                         _2900_ (net)
                  0.05    0.00    0.54 v _3986_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3986_/X (sky130_fd_sc_hd__buf_1)
                                         _0317_ (net)
                  0.02    0.00    0.62 v _8141_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8141_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8142_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8142_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8142_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8142_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][15] (net)
                  0.03    0.00    0.29 v _3988_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3988_/X (sky130_fd_sc_hd__mux2_2)
                                         _2902_ (net)
                  0.05    0.00    0.54 v _3989_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3989_/X (sky130_fd_sc_hd__buf_1)
                                         _0318_ (net)
                  0.02    0.00    0.62 v _8142_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8142_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8143_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8143_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8143_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8143_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][16] (net)
                  0.03    0.00    0.29 v _3990_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3990_/X (sky130_fd_sc_hd__mux2_2)
                                         _2903_ (net)
                  0.05    0.00    0.54 v _3991_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3991_/X (sky130_fd_sc_hd__buf_1)
                                         _0319_ (net)
                  0.02    0.00    0.62 v _8143_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8143_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8144_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8144_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8144_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8144_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][17] (net)
                  0.03    0.00    0.29 v _3992_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3992_/X (sky130_fd_sc_hd__mux2_2)
                                         _2904_ (net)
                  0.05    0.00    0.54 v _3993_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3993_/X (sky130_fd_sc_hd__buf_1)
                                         _0320_ (net)
                  0.02    0.00    0.62 v _8144_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8144_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8145_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8145_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8145_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8145_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][18] (net)
                  0.03    0.00    0.29 v _3994_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3994_/X (sky130_fd_sc_hd__mux2_2)
                                         _2905_ (net)
                  0.05    0.00    0.54 v _3995_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3995_/X (sky130_fd_sc_hd__buf_1)
                                         _0321_ (net)
                  0.02    0.00    0.62 v _8145_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8145_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8146_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8146_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8146_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8146_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][19] (net)
                  0.03    0.00    0.29 v _3996_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3996_/X (sky130_fd_sc_hd__mux2_2)
                                         _2906_ (net)
                  0.05    0.00    0.54 v _3997_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3997_/X (sky130_fd_sc_hd__buf_1)
                                         _0322_ (net)
                  0.02    0.00    0.62 v _8146_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8146_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8147_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8147_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8147_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8147_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][20] (net)
                  0.03    0.00    0.29 v _3999_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _3999_/X (sky130_fd_sc_hd__mux2_2)
                                         _2908_ (net)
                  0.05    0.00    0.54 v _4000_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4000_/X (sky130_fd_sc_hd__buf_1)
                                         _0323_ (net)
                  0.02    0.00    0.62 v _8147_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8147_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8148_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8148_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8148_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8148_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][21] (net)
                  0.03    0.00    0.29 v _4001_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4001_/X (sky130_fd_sc_hd__mux2_2)
                                         _2909_ (net)
                  0.05    0.00    0.54 v _4002_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4002_/X (sky130_fd_sc_hd__buf_1)
                                         _0324_ (net)
                  0.02    0.00    0.62 v _8148_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8148_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8149_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8149_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8149_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8149_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][22] (net)
                  0.03    0.00    0.29 v _4003_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4003_/X (sky130_fd_sc_hd__mux2_2)
                                         _2910_ (net)
                  0.05    0.00    0.54 v _4004_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4004_/X (sky130_fd_sc_hd__buf_1)
                                         _0325_ (net)
                  0.02    0.00    0.62 v _8149_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8149_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8150_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8150_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8150_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8150_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][23] (net)
                  0.03    0.00    0.29 v _4005_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4005_/X (sky130_fd_sc_hd__mux2_2)
                                         _2911_ (net)
                  0.05    0.00    0.54 v _4006_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4006_/X (sky130_fd_sc_hd__buf_1)
                                         _0326_ (net)
                  0.02    0.00    0.62 v _8150_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8150_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8151_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8151_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8151_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8151_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][24] (net)
                  0.03    0.00    0.29 v _4007_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4007_/X (sky130_fd_sc_hd__mux2_2)
                                         _2912_ (net)
                  0.05    0.00    0.54 v _4008_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4008_/X (sky130_fd_sc_hd__buf_1)
                                         _0327_ (net)
                  0.02    0.00    0.62 v _8151_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8151_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8152_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8152_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8152_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8152_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][25] (net)
                  0.03    0.00    0.29 v _4010_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4010_/X (sky130_fd_sc_hd__mux2_2)
                                         _2914_ (net)
                  0.05    0.00    0.54 v _4011_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4011_/X (sky130_fd_sc_hd__buf_1)
                                         _0328_ (net)
                  0.02    0.00    0.62 v _8152_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8152_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8153_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8153_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8153_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8153_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][26] (net)
                  0.03    0.00    0.29 v _4012_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4012_/X (sky130_fd_sc_hd__mux2_2)
                                         _2915_ (net)
                  0.05    0.00    0.54 v _4013_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4013_/X (sky130_fd_sc_hd__buf_1)
                                         _0329_ (net)
                  0.02    0.00    0.62 v _8153_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8153_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8154_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8154_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8154_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8154_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][27] (net)
                  0.03    0.00    0.29 v _4014_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4014_/X (sky130_fd_sc_hd__mux2_2)
                                         _2916_ (net)
                  0.05    0.00    0.54 v _4015_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4015_/X (sky130_fd_sc_hd__buf_1)
                                         _0330_ (net)
                  0.02    0.00    0.62 v _8154_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8154_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8155_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8155_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8155_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8155_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][28] (net)
                  0.03    0.00    0.29 v _4016_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4016_/X (sky130_fd_sc_hd__mux2_2)
                                         _2917_ (net)
                  0.05    0.00    0.54 v _4017_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4017_/X (sky130_fd_sc_hd__buf_1)
                                         _0331_ (net)
                  0.02    0.00    0.62 v _8155_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8155_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8156_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8156_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8156_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8156_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][29] (net)
                  0.03    0.00    0.29 v _4018_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4018_/X (sky130_fd_sc_hd__mux2_2)
                                         _2918_ (net)
                  0.05    0.00    0.54 v _4019_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4019_/X (sky130_fd_sc_hd__buf_1)
                                         _0332_ (net)
                  0.02    0.00    0.62 v _8156_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8156_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8157_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8157_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8157_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8157_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][30] (net)
                  0.03    0.00    0.29 v _4020_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4020_/X (sky130_fd_sc_hd__mux2_2)
                                         _2919_ (net)
                  0.05    0.00    0.54 v _4021_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4021_/X (sky130_fd_sc_hd__buf_1)
                                         _0333_ (net)
                  0.02    0.00    0.62 v _8157_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8157_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8158_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8158_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8158_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8158_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[21][31] (net)
                  0.03    0.00    0.29 v _4022_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4022_/X (sky130_fd_sc_hd__mux2_2)
                                         _2920_ (net)
                  0.05    0.00    0.54 v _4023_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4023_/X (sky130_fd_sc_hd__buf_1)
                                         _0334_ (net)
                  0.02    0.00    0.62 v _8158_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8158_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8255_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8255_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8255_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8255_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][0] (net)
                  0.03    0.00    0.29 v _4291_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4291_/X (sky130_fd_sc_hd__mux2_2)
                                         _3092_ (net)
                  0.05    0.00    0.54 v _4292_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4292_/X (sky130_fd_sc_hd__buf_1)
                                         _0431_ (net)
                  0.02    0.00    0.62 v _8255_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8255_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8256_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8256_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8256_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8256_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][1] (net)
                  0.03    0.00    0.29 v _4293_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4293_/X (sky130_fd_sc_hd__mux2_2)
                                         _3093_ (net)
                  0.05    0.00    0.54 v _4294_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4294_/X (sky130_fd_sc_hd__buf_1)
                                         _0432_ (net)
                  0.02    0.00    0.62 v _8256_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8256_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8257_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8257_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8257_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8257_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][2] (net)
                  0.03    0.00    0.29 v _4295_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4295_/X (sky130_fd_sc_hd__mux2_2)
                                         _3094_ (net)
                  0.05    0.00    0.54 v _4296_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4296_/X (sky130_fd_sc_hd__buf_1)
                                         _0433_ (net)
                  0.02    0.00    0.62 v _8257_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8257_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8258_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8258_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8258_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8258_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][3] (net)
                  0.03    0.00    0.29 v _4297_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4297_/X (sky130_fd_sc_hd__mux2_2)
                                         _3095_ (net)
                  0.05    0.00    0.54 v _4298_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4298_/X (sky130_fd_sc_hd__buf_1)
                                         _0434_ (net)
                  0.02    0.00    0.62 v _8258_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8258_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8259_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8259_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8259_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8259_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][4] (net)
                  0.03    0.00    0.29 v _4299_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4299_/X (sky130_fd_sc_hd__mux2_2)
                                         _3096_ (net)
                  0.05    0.00    0.54 v _4300_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4300_/X (sky130_fd_sc_hd__buf_1)
                                         _0435_ (net)
                  0.02    0.00    0.62 v _8259_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8259_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8260_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8260_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8260_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8260_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][5] (net)
                  0.03    0.00    0.29 v _4302_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4302_/X (sky130_fd_sc_hd__mux2_2)
                                         _3098_ (net)
                  0.05    0.00    0.54 v _4303_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4303_/X (sky130_fd_sc_hd__buf_1)
                                         _0436_ (net)
                  0.02    0.00    0.62 v _8260_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8260_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8261_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8261_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8261_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8261_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][6] (net)
                  0.03    0.00    0.29 v _4304_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4304_/X (sky130_fd_sc_hd__mux2_2)
                                         _3099_ (net)
                  0.05    0.00    0.54 v _4305_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4305_/X (sky130_fd_sc_hd__buf_1)
                                         _0437_ (net)
                  0.02    0.00    0.62 v _8261_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8261_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8262_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8262_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8262_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8262_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][7] (net)
                  0.03    0.00    0.29 v _4306_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4306_/X (sky130_fd_sc_hd__mux2_2)
                                         _3100_ (net)
                  0.05    0.00    0.54 v _4307_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4307_/X (sky130_fd_sc_hd__buf_1)
                                         _0438_ (net)
                  0.02    0.00    0.62 v _8262_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8262_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8263_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8263_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8263_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8263_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][8] (net)
                  0.03    0.00    0.29 v _4308_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4308_/X (sky130_fd_sc_hd__mux2_2)
                                         _3101_ (net)
                  0.05    0.00    0.54 v _4309_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4309_/X (sky130_fd_sc_hd__buf_1)
                                         _0439_ (net)
                  0.02    0.00    0.62 v _8263_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8263_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8264_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8264_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8264_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8264_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][9] (net)
                  0.03    0.00    0.29 v _4310_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4310_/X (sky130_fd_sc_hd__mux2_2)
                                         _3102_ (net)
                  0.05    0.00    0.54 v _4311_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4311_/X (sky130_fd_sc_hd__buf_1)
                                         _0440_ (net)
                  0.02    0.00    0.62 v _8264_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8264_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8265_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8265_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8265_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8265_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][10] (net)
                  0.03    0.00    0.29 v _4313_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4313_/X (sky130_fd_sc_hd__mux2_2)
                                         _3104_ (net)
                  0.05    0.00    0.54 v _4314_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4314_/X (sky130_fd_sc_hd__buf_1)
                                         _0441_ (net)
                  0.02    0.00    0.62 v _8265_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8265_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8266_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8266_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8266_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8266_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][11] (net)
                  0.03    0.00    0.29 v _4315_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4315_/X (sky130_fd_sc_hd__mux2_2)
                                         _3105_ (net)
                  0.05    0.00    0.54 v _4316_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4316_/X (sky130_fd_sc_hd__buf_1)
                                         _0442_ (net)
                  0.02    0.00    0.62 v _8266_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8266_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8267_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8267_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8267_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8267_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][12] (net)
                  0.03    0.00    0.29 v _4317_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4317_/X (sky130_fd_sc_hd__mux2_2)
                                         _3106_ (net)
                  0.05    0.00    0.54 v _4318_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4318_/X (sky130_fd_sc_hd__buf_1)
                                         _0443_ (net)
                  0.02    0.00    0.62 v _8267_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8267_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8268_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8268_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8268_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8268_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][13] (net)
                  0.03    0.00    0.29 v _4319_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4319_/X (sky130_fd_sc_hd__mux2_2)
                                         _3107_ (net)
                  0.05    0.00    0.54 v _4320_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4320_/X (sky130_fd_sc_hd__buf_1)
                                         _0444_ (net)
                  0.02    0.00    0.62 v _8268_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8268_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8269_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8269_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8269_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8269_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][14] (net)
                  0.03    0.00    0.29 v _4321_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4321_/X (sky130_fd_sc_hd__mux2_2)
                                         _3108_ (net)
                  0.05    0.00    0.54 v _4322_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4322_/X (sky130_fd_sc_hd__buf_1)
                                         _0445_ (net)
                  0.02    0.00    0.62 v _8269_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8269_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8270_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8270_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8270_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8270_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][15] (net)
                  0.03    0.00    0.29 v _4324_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4324_/X (sky130_fd_sc_hd__mux2_2)
                                         _3110_ (net)
                  0.05    0.00    0.54 v _4325_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4325_/X (sky130_fd_sc_hd__buf_1)
                                         _0446_ (net)
                  0.02    0.00    0.62 v _8270_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8270_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8271_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8271_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8271_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8271_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][16] (net)
                  0.03    0.00    0.29 v _4326_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4326_/X (sky130_fd_sc_hd__mux2_2)
                                         _3111_ (net)
                  0.05    0.00    0.54 v _4327_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4327_/X (sky130_fd_sc_hd__buf_1)
                                         _0447_ (net)
                  0.02    0.00    0.62 v _8271_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8271_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8272_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8272_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8272_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8272_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][17] (net)
                  0.03    0.00    0.29 v _4328_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4328_/X (sky130_fd_sc_hd__mux2_2)
                                         _3112_ (net)
                  0.05    0.00    0.54 v _4329_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4329_/X (sky130_fd_sc_hd__buf_1)
                                         _0448_ (net)
                  0.02    0.00    0.62 v _8272_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8272_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8273_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8273_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8273_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8273_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][18] (net)
                  0.03    0.00    0.29 v _4330_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4330_/X (sky130_fd_sc_hd__mux2_2)
                                         _3113_ (net)
                  0.05    0.00    0.54 v _4331_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4331_/X (sky130_fd_sc_hd__buf_1)
                                         _0449_ (net)
                  0.02    0.00    0.62 v _8273_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8273_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8274_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8274_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8274_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8274_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][19] (net)
                  0.03    0.00    0.29 v _4332_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4332_/X (sky130_fd_sc_hd__mux2_2)
                                         _3114_ (net)
                  0.05    0.00    0.54 v _4333_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4333_/X (sky130_fd_sc_hd__buf_1)
                                         _0450_ (net)
                  0.02    0.00    0.62 v _8274_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8274_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8275_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8275_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8275_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8275_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][20] (net)
                  0.03    0.00    0.29 v _4335_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4335_/X (sky130_fd_sc_hd__mux2_2)
                                         _3116_ (net)
                  0.05    0.00    0.54 v _4336_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4336_/X (sky130_fd_sc_hd__buf_1)
                                         _0451_ (net)
                  0.02    0.00    0.62 v _8275_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8275_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8276_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8276_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8276_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8276_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][21] (net)
                  0.03    0.00    0.29 v _4337_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4337_/X (sky130_fd_sc_hd__mux2_2)
                                         _3117_ (net)
                  0.05    0.00    0.54 v _4338_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4338_/X (sky130_fd_sc_hd__buf_1)
                                         _0452_ (net)
                  0.02    0.00    0.62 v _8276_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8276_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8277_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8277_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8277_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8277_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][22] (net)
                  0.03    0.00    0.29 v _4339_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4339_/X (sky130_fd_sc_hd__mux2_2)
                                         _3118_ (net)
                  0.05    0.00    0.54 v _4340_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4340_/X (sky130_fd_sc_hd__buf_1)
                                         _0453_ (net)
                  0.02    0.00    0.62 v _8277_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8277_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8278_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8278_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8278_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8278_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][23] (net)
                  0.03    0.00    0.29 v _4341_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4341_/X (sky130_fd_sc_hd__mux2_2)
                                         _3119_ (net)
                  0.05    0.00    0.54 v _4342_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4342_/X (sky130_fd_sc_hd__buf_1)
                                         _0454_ (net)
                  0.02    0.00    0.62 v _8278_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8278_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8279_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8279_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8279_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8279_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][24] (net)
                  0.03    0.00    0.29 v _4343_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4343_/X (sky130_fd_sc_hd__mux2_2)
                                         _3120_ (net)
                  0.05    0.00    0.54 v _4344_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4344_/X (sky130_fd_sc_hd__buf_1)
                                         _0455_ (net)
                  0.02    0.00    0.62 v _8279_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8279_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8280_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8280_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8280_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8280_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][25] (net)
                  0.03    0.00    0.29 v _4346_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4346_/X (sky130_fd_sc_hd__mux2_2)
                                         _3122_ (net)
                  0.05    0.00    0.54 v _4347_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4347_/X (sky130_fd_sc_hd__buf_1)
                                         _0456_ (net)
                  0.02    0.00    0.62 v _8280_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8280_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8281_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8281_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8281_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8281_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][26] (net)
                  0.03    0.00    0.29 v _4348_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4348_/X (sky130_fd_sc_hd__mux2_2)
                                         _3123_ (net)
                  0.05    0.00    0.54 v _4349_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4349_/X (sky130_fd_sc_hd__buf_1)
                                         _0457_ (net)
                  0.02    0.00    0.62 v _8281_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8281_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8282_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8282_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8282_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8282_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][27] (net)
                  0.03    0.00    0.29 v _4350_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4350_/X (sky130_fd_sc_hd__mux2_2)
                                         _3124_ (net)
                  0.05    0.00    0.54 v _4351_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4351_/X (sky130_fd_sc_hd__buf_1)
                                         _0458_ (net)
                  0.02    0.00    0.62 v _8282_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8282_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8283_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8283_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8283_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8283_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][28] (net)
                  0.03    0.00    0.29 v _4352_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4352_/X (sky130_fd_sc_hd__mux2_2)
                                         _3125_ (net)
                  0.05    0.00    0.54 v _4353_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4353_/X (sky130_fd_sc_hd__buf_1)
                                         _0459_ (net)
                  0.02    0.00    0.62 v _8283_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8283_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8284_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8284_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8284_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8284_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][29] (net)
                  0.03    0.00    0.29 v _4354_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4354_/X (sky130_fd_sc_hd__mux2_2)
                                         _3126_ (net)
                  0.05    0.00    0.54 v _4355_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4355_/X (sky130_fd_sc_hd__buf_1)
                                         _0460_ (net)
                  0.02    0.00    0.62 v _8284_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8284_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8285_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8285_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8285_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8285_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][30] (net)
                  0.03    0.00    0.29 v _4356_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4356_/X (sky130_fd_sc_hd__mux2_2)
                                         _3127_ (net)
                  0.05    0.00    0.54 v _4357_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4357_/X (sky130_fd_sc_hd__buf_1)
                                         _0461_ (net)
                  0.02    0.00    0.62 v _8285_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8285_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8286_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8286_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8286_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8286_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[25][31] (net)
                  0.03    0.00    0.29 v _4358_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4358_/X (sky130_fd_sc_hd__mux2_2)
                                         _3128_ (net)
                  0.05    0.00    0.54 v _4359_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4359_/X (sky130_fd_sc_hd__buf_1)
                                         _0462_ (net)
                  0.02    0.00    0.62 v _8286_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8286_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8703_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8703_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8703_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8703_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][0] (net)
                  0.03    0.00    0.29 v _5350_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5350_/X (sky130_fd_sc_hd__mux2_2)
                                         _3703_ (net)
                  0.05    0.00    0.54 v _5351_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5351_/X (sky130_fd_sc_hd__buf_1)
                                         _0879_ (net)
                  0.02    0.00    0.62 v _8703_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8703_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8704_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8704_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8704_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8704_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][1] (net)
                  0.03    0.00    0.29 v _5352_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5352_/X (sky130_fd_sc_hd__mux2_2)
                                         _3704_ (net)
                  0.05    0.00    0.54 v _5353_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5353_/X (sky130_fd_sc_hd__buf_1)
                                         _0880_ (net)
                  0.02    0.00    0.62 v _8704_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8704_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8705_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8705_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8705_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8705_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][2] (net)
                  0.03    0.00    0.29 v _5354_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5354_/X (sky130_fd_sc_hd__mux2_2)
                                         _3705_ (net)
                  0.05    0.00    0.54 v _5355_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5355_/X (sky130_fd_sc_hd__buf_1)
                                         _0881_ (net)
                  0.02    0.00    0.62 v _8705_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8705_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8706_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8706_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8706_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8706_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][3] (net)
                  0.03    0.00    0.29 v _5356_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5356_/X (sky130_fd_sc_hd__mux2_2)
                                         _3706_ (net)
                  0.05    0.00    0.54 v _5357_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5357_/X (sky130_fd_sc_hd__buf_1)
                                         _0882_ (net)
                  0.02    0.00    0.62 v _8706_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8706_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8707_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8707_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8707_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8707_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][4] (net)
                  0.03    0.00    0.29 v _5358_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5358_/X (sky130_fd_sc_hd__mux2_2)
                                         _3707_ (net)
                  0.05    0.00    0.54 v _5359_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5359_/X (sky130_fd_sc_hd__buf_1)
                                         _0883_ (net)
                  0.02    0.00    0.62 v _8707_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8707_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8708_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8708_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8708_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8708_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][5] (net)
                  0.03    0.00    0.29 v _5361_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5361_/X (sky130_fd_sc_hd__mux2_2)
                                         _3709_ (net)
                  0.05    0.00    0.54 v _5362_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5362_/X (sky130_fd_sc_hd__buf_1)
                                         _0884_ (net)
                  0.02    0.00    0.62 v _8708_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8708_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8709_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8709_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8709_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8709_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][6] (net)
                  0.03    0.00    0.29 v _5363_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5363_/X (sky130_fd_sc_hd__mux2_2)
                                         _3710_ (net)
                  0.05    0.00    0.54 v _5364_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5364_/X (sky130_fd_sc_hd__buf_1)
                                         _0885_ (net)
                  0.02    0.00    0.62 v _8709_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8709_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8710_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8710_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8710_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8710_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][7] (net)
                  0.03    0.00    0.29 v _5365_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5365_/X (sky130_fd_sc_hd__mux2_2)
                                         _3711_ (net)
                  0.05    0.00    0.54 v _5366_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5366_/X (sky130_fd_sc_hd__buf_1)
                                         _0886_ (net)
                  0.02    0.00    0.62 v _8710_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8710_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8711_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8711_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8711_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8711_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][8] (net)
                  0.03    0.00    0.29 v _5367_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5367_/X (sky130_fd_sc_hd__mux2_2)
                                         _3712_ (net)
                  0.05    0.00    0.54 v _5368_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5368_/X (sky130_fd_sc_hd__buf_1)
                                         _0887_ (net)
                  0.02    0.00    0.62 v _8711_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8711_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8712_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8712_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8712_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8712_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][9] (net)
                  0.03    0.00    0.29 v _5369_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5369_/X (sky130_fd_sc_hd__mux2_2)
                                         _3713_ (net)
                  0.05    0.00    0.54 v _5370_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5370_/X (sky130_fd_sc_hd__buf_1)
                                         _0888_ (net)
                  0.02    0.00    0.62 v _8712_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8712_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8713_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8713_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8713_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8713_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][10] (net)
                  0.03    0.00    0.29 v _5372_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5372_/X (sky130_fd_sc_hd__mux2_2)
                                         _3715_ (net)
                  0.05    0.00    0.54 v _5373_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5373_/X (sky130_fd_sc_hd__buf_1)
                                         _0889_ (net)
                  0.02    0.00    0.62 v _8713_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8713_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8714_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8714_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8714_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8714_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][11] (net)
                  0.03    0.00    0.29 v _5374_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5374_/X (sky130_fd_sc_hd__mux2_2)
                                         _3716_ (net)
                  0.05    0.00    0.54 v _5375_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5375_/X (sky130_fd_sc_hd__buf_1)
                                         _0890_ (net)
                  0.02    0.00    0.62 v _8714_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8714_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8715_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8715_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8715_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8715_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][12] (net)
                  0.03    0.00    0.29 v _5376_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5376_/X (sky130_fd_sc_hd__mux2_2)
                                         _3717_ (net)
                  0.05    0.00    0.54 v _5377_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5377_/X (sky130_fd_sc_hd__buf_1)
                                         _0891_ (net)
                  0.02    0.00    0.62 v _8715_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8715_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8716_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8716_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8716_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8716_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][13] (net)
                  0.03    0.00    0.29 v _5378_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5378_/X (sky130_fd_sc_hd__mux2_2)
                                         _3718_ (net)
                  0.05    0.00    0.54 v _5379_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5379_/X (sky130_fd_sc_hd__buf_1)
                                         _0892_ (net)
                  0.02    0.00    0.62 v _8716_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8716_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8717_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8717_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8717_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8717_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][14] (net)
                  0.03    0.00    0.29 v _5380_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5380_/X (sky130_fd_sc_hd__mux2_2)
                                         _3719_ (net)
                  0.05    0.00    0.54 v _5381_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5381_/X (sky130_fd_sc_hd__buf_1)
                                         _0893_ (net)
                  0.02    0.00    0.62 v _8717_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8717_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8718_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8718_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8718_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8718_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][15] (net)
                  0.03    0.00    0.29 v _5383_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5383_/X (sky130_fd_sc_hd__mux2_2)
                                         _3721_ (net)
                  0.05    0.00    0.54 v _5384_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5384_/X (sky130_fd_sc_hd__buf_1)
                                         _0894_ (net)
                  0.02    0.00    0.62 v _8718_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8718_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8719_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8719_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8719_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8719_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][16] (net)
                  0.03    0.00    0.29 v _5385_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5385_/X (sky130_fd_sc_hd__mux2_2)
                                         _3722_ (net)
                  0.05    0.00    0.54 v _5386_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5386_/X (sky130_fd_sc_hd__buf_1)
                                         _0895_ (net)
                  0.02    0.00    0.62 v _8719_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8719_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8720_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8720_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8720_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8720_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][17] (net)
                  0.03    0.00    0.29 v _5387_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5387_/X (sky130_fd_sc_hd__mux2_2)
                                         _3723_ (net)
                  0.05    0.00    0.54 v _5388_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5388_/X (sky130_fd_sc_hd__buf_1)
                                         _0896_ (net)
                  0.02    0.00    0.62 v _8720_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8720_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8721_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8721_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8721_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8721_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][18] (net)
                  0.03    0.00    0.29 v _5389_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5389_/X (sky130_fd_sc_hd__mux2_2)
                                         _3724_ (net)
                  0.05    0.00    0.54 v _5390_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5390_/X (sky130_fd_sc_hd__buf_1)
                                         _0897_ (net)
                  0.02    0.00    0.62 v _8721_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8721_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8722_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8722_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8722_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8722_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][19] (net)
                  0.03    0.00    0.29 v _5391_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5391_/X (sky130_fd_sc_hd__mux2_2)
                                         _3725_ (net)
                  0.05    0.00    0.54 v _5392_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5392_/X (sky130_fd_sc_hd__buf_1)
                                         _0898_ (net)
                  0.02    0.00    0.62 v _8722_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8722_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8723_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8723_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8723_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8723_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][20] (net)
                  0.03    0.00    0.29 v _5394_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5394_/X (sky130_fd_sc_hd__mux2_2)
                                         _3727_ (net)
                  0.05    0.00    0.54 v _5395_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5395_/X (sky130_fd_sc_hd__buf_1)
                                         _0899_ (net)
                  0.02    0.00    0.62 v _8723_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8723_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8724_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8724_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8724_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8724_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][21] (net)
                  0.03    0.00    0.29 v _5396_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5396_/X (sky130_fd_sc_hd__mux2_2)
                                         _3728_ (net)
                  0.05    0.00    0.54 v _5397_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5397_/X (sky130_fd_sc_hd__buf_1)
                                         _0900_ (net)
                  0.02    0.00    0.62 v _8724_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8724_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8725_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8725_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8725_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8725_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][22] (net)
                  0.03    0.00    0.29 v _5398_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5398_/X (sky130_fd_sc_hd__mux2_2)
                                         _3729_ (net)
                  0.05    0.00    0.54 v _5399_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5399_/X (sky130_fd_sc_hd__buf_1)
                                         _0901_ (net)
                  0.02    0.00    0.62 v _8725_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8725_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8726_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8726_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8726_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8726_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][23] (net)
                  0.03    0.00    0.29 v _5400_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5400_/X (sky130_fd_sc_hd__mux2_2)
                                         _3730_ (net)
                  0.05    0.00    0.54 v _5401_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5401_/X (sky130_fd_sc_hd__buf_1)
                                         _0902_ (net)
                  0.02    0.00    0.62 v _8726_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8726_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8727_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8727_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8727_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8727_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][24] (net)
                  0.03    0.00    0.29 v _5402_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5402_/X (sky130_fd_sc_hd__mux2_2)
                                         _3731_ (net)
                  0.05    0.00    0.54 v _5403_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5403_/X (sky130_fd_sc_hd__buf_1)
                                         _0903_ (net)
                  0.02    0.00    0.62 v _8727_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8727_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8728_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8728_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8728_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8728_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][25] (net)
                  0.03    0.00    0.29 v _5405_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5405_/X (sky130_fd_sc_hd__mux2_2)
                                         _3733_ (net)
                  0.05    0.00    0.54 v _5406_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5406_/X (sky130_fd_sc_hd__buf_1)
                                         _0904_ (net)
                  0.02    0.00    0.62 v _8728_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8728_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8729_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8729_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8729_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8729_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][26] (net)
                  0.03    0.00    0.29 v _5407_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5407_/X (sky130_fd_sc_hd__mux2_2)
                                         _3734_ (net)
                  0.05    0.00    0.54 v _5408_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5408_/X (sky130_fd_sc_hd__buf_1)
                                         _0905_ (net)
                  0.02    0.00    0.62 v _8729_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8729_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8730_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8730_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8730_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8730_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][27] (net)
                  0.03    0.00    0.29 v _5409_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5409_/X (sky130_fd_sc_hd__mux2_2)
                                         _3735_ (net)
                  0.05    0.00    0.54 v _5410_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5410_/X (sky130_fd_sc_hd__buf_1)
                                         _0906_ (net)
                  0.02    0.00    0.62 v _8730_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8730_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8731_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8731_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8731_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8731_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][28] (net)
                  0.03    0.00    0.29 v _5411_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5411_/X (sky130_fd_sc_hd__mux2_2)
                                         _3736_ (net)
                  0.05    0.00    0.54 v _5412_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5412_/X (sky130_fd_sc_hd__buf_1)
                                         _0907_ (net)
                  0.02    0.00    0.62 v _8731_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8731_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8732_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8732_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8732_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8732_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][29] (net)
                  0.03    0.00    0.29 v _5413_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5413_/X (sky130_fd_sc_hd__mux2_2)
                                         _3737_ (net)
                  0.05    0.00    0.54 v _5414_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5414_/X (sky130_fd_sc_hd__buf_1)
                                         _0908_ (net)
                  0.02    0.00    0.62 v _8732_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8732_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8733_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8733_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8733_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8733_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][30] (net)
                  0.03    0.00    0.29 v _5415_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5415_/X (sky130_fd_sc_hd__mux2_2)
                                         _3738_ (net)
                  0.05    0.00    0.54 v _5416_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5416_/X (sky130_fd_sc_hd__buf_1)
                                         _0909_ (net)
                  0.02    0.00    0.62 v _8733_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8733_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8734_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8734_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8734_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8734_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[29][31] (net)
                  0.03    0.00    0.29 v _5417_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5417_/X (sky130_fd_sc_hd__mux2_2)
                                         _3739_ (net)
                  0.05    0.00    0.54 v _5418_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5418_/X (sky130_fd_sc_hd__buf_1)
                                         _0910_ (net)
                  0.02    0.00    0.62 v _8734_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8734_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7935_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7935_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7935_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7935_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][0] (net)
                  0.03    0.00    0.29 v _7430_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7430_/X (sky130_fd_sc_hd__mux2_2)
                                         _2607_ (net)
                  0.05    0.00    0.54 v _7431_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7431_/X (sky130_fd_sc_hd__buf_1)
                                         _0111_ (net)
                  0.02    0.00    0.62 v _7935_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7935_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7936_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7936_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7936_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7936_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][1] (net)
                  0.03    0.00    0.29 v _7432_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7432_/X (sky130_fd_sc_hd__mux2_2)
                                         _2608_ (net)
                  0.05    0.00    0.54 v _7433_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7433_/X (sky130_fd_sc_hd__buf_1)
                                         _0112_ (net)
                  0.02    0.00    0.62 v _7936_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7936_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7937_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7937_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7937_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7937_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][2] (net)
                  0.03    0.00    0.29 v _7434_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7434_/X (sky130_fd_sc_hd__mux2_2)
                                         _2609_ (net)
                  0.05    0.00    0.54 v _7435_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7435_/X (sky130_fd_sc_hd__buf_1)
                                         _0113_ (net)
                  0.02    0.00    0.62 v _7937_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7937_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7938_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7938_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7938_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7938_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][3] (net)
                  0.03    0.00    0.29 v _7436_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7436_/X (sky130_fd_sc_hd__mux2_2)
                                         _2610_ (net)
                  0.05    0.00    0.54 v _7437_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7437_/X (sky130_fd_sc_hd__buf_1)
                                         _0114_ (net)
                  0.02    0.00    0.62 v _7938_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7938_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7939_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7939_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7939_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7939_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][4] (net)
                  0.03    0.00    0.29 v _7438_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7438_/X (sky130_fd_sc_hd__mux2_2)
                                         _2611_ (net)
                  0.05    0.00    0.54 v _7439_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7439_/X (sky130_fd_sc_hd__buf_1)
                                         _0115_ (net)
                  0.02    0.00    0.62 v _7939_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7939_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7940_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7940_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7940_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7940_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][5] (net)
                  0.03    0.00    0.29 v _7441_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7441_/X (sky130_fd_sc_hd__mux2_2)
                                         _2613_ (net)
                  0.05    0.00    0.54 v _7442_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7442_/X (sky130_fd_sc_hd__buf_1)
                                         _0116_ (net)
                  0.02    0.00    0.62 v _7940_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7940_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7941_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7941_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7941_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7941_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][6] (net)
                  0.03    0.00    0.29 v _7443_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7443_/X (sky130_fd_sc_hd__mux2_2)
                                         _2614_ (net)
                  0.05    0.00    0.54 v _7444_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7444_/X (sky130_fd_sc_hd__buf_1)
                                         _0117_ (net)
                  0.02    0.00    0.62 v _7941_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7941_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7942_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7942_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7942_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7942_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][7] (net)
                  0.03    0.00    0.29 v _7445_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7445_/X (sky130_fd_sc_hd__mux2_2)
                                         _2615_ (net)
                  0.05    0.00    0.54 v _7446_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7446_/X (sky130_fd_sc_hd__buf_1)
                                         _0118_ (net)
                  0.02    0.00    0.62 v _7942_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7942_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7943_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7943_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7943_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7943_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][8] (net)
                  0.03    0.00    0.29 v _7447_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7447_/X (sky130_fd_sc_hd__mux2_2)
                                         _2616_ (net)
                  0.05    0.00    0.54 v _7448_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7448_/X (sky130_fd_sc_hd__buf_1)
                                         _0119_ (net)
                  0.02    0.00    0.62 v _7943_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7943_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7944_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7944_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7944_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7944_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][9] (net)
                  0.03    0.00    0.29 v _7449_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7449_/X (sky130_fd_sc_hd__mux2_2)
                                         _2617_ (net)
                  0.05    0.00    0.54 v _7450_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7450_/X (sky130_fd_sc_hd__buf_1)
                                         _0120_ (net)
                  0.02    0.00    0.62 v _7944_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7944_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7945_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7945_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7945_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7945_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][10] (net)
                  0.03    0.00    0.29 v _7452_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7452_/X (sky130_fd_sc_hd__mux2_2)
                                         _2619_ (net)
                  0.05    0.00    0.54 v _7453_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7453_/X (sky130_fd_sc_hd__buf_1)
                                         _0121_ (net)
                  0.02    0.00    0.62 v _7945_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7945_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7946_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7946_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7946_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7946_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][11] (net)
                  0.03    0.00    0.29 v _7454_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7454_/X (sky130_fd_sc_hd__mux2_2)
                                         _2620_ (net)
                  0.05    0.00    0.54 v _7455_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7455_/X (sky130_fd_sc_hd__buf_1)
                                         _0122_ (net)
                  0.02    0.00    0.62 v _7946_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7946_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7947_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7947_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7947_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7947_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][12] (net)
                  0.03    0.00    0.29 v _7456_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7456_/X (sky130_fd_sc_hd__mux2_2)
                                         _2621_ (net)
                  0.05    0.00    0.54 v _7457_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7457_/X (sky130_fd_sc_hd__buf_1)
                                         _0123_ (net)
                  0.02    0.00    0.62 v _7947_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7947_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7948_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7948_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7948_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7948_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][13] (net)
                  0.03    0.00    0.29 v _7458_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7458_/X (sky130_fd_sc_hd__mux2_2)
                                         _2622_ (net)
                  0.05    0.00    0.54 v _7459_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7459_/X (sky130_fd_sc_hd__buf_1)
                                         _0124_ (net)
                  0.02    0.00    0.62 v _7948_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7948_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7949_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7949_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7949_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7949_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][14] (net)
                  0.03    0.00    0.29 v _7460_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7460_/X (sky130_fd_sc_hd__mux2_2)
                                         _2623_ (net)
                  0.05    0.00    0.54 v _7461_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7461_/X (sky130_fd_sc_hd__buf_1)
                                         _0125_ (net)
                  0.02    0.00    0.62 v _7949_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7949_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7950_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7950_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7950_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7950_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][15] (net)
                  0.03    0.00    0.29 v _7463_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7463_/X (sky130_fd_sc_hd__mux2_2)
                                         _2625_ (net)
                  0.05    0.00    0.54 v _7464_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7464_/X (sky130_fd_sc_hd__buf_1)
                                         _0126_ (net)
                  0.02    0.00    0.62 v _7950_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7950_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7951_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7951_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7951_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7951_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][16] (net)
                  0.03    0.00    0.29 v _7465_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7465_/X (sky130_fd_sc_hd__mux2_2)
                                         _2626_ (net)
                  0.05    0.00    0.54 v _7466_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7466_/X (sky130_fd_sc_hd__buf_1)
                                         _0127_ (net)
                  0.02    0.00    0.62 v _7951_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7951_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7952_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7952_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7952_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7952_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][17] (net)
                  0.03    0.00    0.29 v _7467_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7467_/X (sky130_fd_sc_hd__mux2_2)
                                         _2627_ (net)
                  0.05    0.00    0.54 v _7468_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7468_/X (sky130_fd_sc_hd__buf_1)
                                         _0128_ (net)
                  0.02    0.00    0.62 v _7952_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7952_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7953_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7953_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7953_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7953_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][18] (net)
                  0.03    0.00    0.29 v _7469_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7469_/X (sky130_fd_sc_hd__mux2_2)
                                         _2628_ (net)
                  0.05    0.00    0.54 v _7470_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7470_/X (sky130_fd_sc_hd__buf_1)
                                         _0129_ (net)
                  0.02    0.00    0.62 v _7953_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7953_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7954_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7954_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7954_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7954_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][19] (net)
                  0.03    0.00    0.29 v _7471_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7471_/X (sky130_fd_sc_hd__mux2_2)
                                         _2629_ (net)
                  0.05    0.00    0.54 v _7472_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7472_/X (sky130_fd_sc_hd__buf_1)
                                         _0130_ (net)
                  0.02    0.00    0.62 v _7954_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7954_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7955_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7955_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7955_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7955_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][20] (net)
                  0.03    0.00    0.29 v _7474_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7474_/X (sky130_fd_sc_hd__mux2_2)
                                         _2631_ (net)
                  0.05    0.00    0.54 v _7475_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7475_/X (sky130_fd_sc_hd__buf_1)
                                         _0131_ (net)
                  0.02    0.00    0.62 v _7955_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7955_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7956_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7956_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7956_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7956_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][21] (net)
                  0.03    0.00    0.29 v _7476_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7476_/X (sky130_fd_sc_hd__mux2_2)
                                         _2632_ (net)
                  0.05    0.00    0.54 v _7477_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7477_/X (sky130_fd_sc_hd__buf_1)
                                         _0132_ (net)
                  0.02    0.00    0.62 v _7956_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7956_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7957_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7957_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7957_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7957_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][22] (net)
                  0.03    0.00    0.29 v _7478_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7478_/X (sky130_fd_sc_hd__mux2_2)
                                         _2633_ (net)
                  0.05    0.00    0.54 v _7479_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7479_/X (sky130_fd_sc_hd__buf_1)
                                         _0133_ (net)
                  0.02    0.00    0.62 v _7957_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7957_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7958_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7958_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7958_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7958_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][23] (net)
                  0.03    0.00    0.29 v _7480_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7480_/X (sky130_fd_sc_hd__mux2_2)
                                         _2634_ (net)
                  0.05    0.00    0.54 v _7481_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7481_/X (sky130_fd_sc_hd__buf_1)
                                         _0134_ (net)
                  0.02    0.00    0.62 v _7958_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7958_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7959_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7959_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7959_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7959_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][24] (net)
                  0.03    0.00    0.29 v _7482_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7482_/X (sky130_fd_sc_hd__mux2_2)
                                         _2635_ (net)
                  0.05    0.00    0.54 v _7483_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7483_/X (sky130_fd_sc_hd__buf_1)
                                         _0135_ (net)
                  0.02    0.00    0.62 v _7959_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7959_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7960_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7960_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7960_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7960_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][25] (net)
                  0.03    0.00    0.29 v _7485_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7485_/X (sky130_fd_sc_hd__mux2_2)
                                         _2637_ (net)
                  0.05    0.00    0.54 v _7486_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7486_/X (sky130_fd_sc_hd__buf_1)
                                         _0136_ (net)
                  0.02    0.00    0.62 v _7960_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7960_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7961_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7961_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7961_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7961_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][26] (net)
                  0.03    0.00    0.29 v _7487_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7487_/X (sky130_fd_sc_hd__mux2_2)
                                         _2638_ (net)
                  0.05    0.00    0.54 v _7488_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7488_/X (sky130_fd_sc_hd__buf_1)
                                         _0137_ (net)
                  0.02    0.00    0.62 v _7961_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7961_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7962_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7962_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7962_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7962_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][27] (net)
                  0.03    0.00    0.29 v _7489_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7489_/X (sky130_fd_sc_hd__mux2_2)
                                         _2639_ (net)
                  0.05    0.00    0.54 v _7490_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7490_/X (sky130_fd_sc_hd__buf_1)
                                         _0138_ (net)
                  0.02    0.00    0.62 v _7962_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7962_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7963_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7963_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7963_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7963_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][28] (net)
                  0.03    0.00    0.29 v _7491_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7491_/X (sky130_fd_sc_hd__mux2_2)
                                         _2640_ (net)
                  0.05    0.00    0.54 v _7492_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7492_/X (sky130_fd_sc_hd__buf_1)
                                         _0139_ (net)
                  0.02    0.00    0.62 v _7963_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7963_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7964_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7964_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7964_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7964_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][29] (net)
                  0.03    0.00    0.29 v _7493_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7493_/X (sky130_fd_sc_hd__mux2_2)
                                         _2641_ (net)
                  0.05    0.00    0.54 v _7494_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7494_/X (sky130_fd_sc_hd__buf_1)
                                         _0140_ (net)
                  0.02    0.00    0.62 v _7964_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7964_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7965_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7965_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7965_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7965_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][30] (net)
                  0.03    0.00    0.29 v _7495_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7495_/X (sky130_fd_sc_hd__mux2_2)
                                         _2642_ (net)
                  0.05    0.00    0.54 v _7496_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7496_/X (sky130_fd_sc_hd__buf_1)
                                         _0141_ (net)
                  0.02    0.00    0.62 v _7965_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7965_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7966_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7966_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7966_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7966_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[15][31] (net)
                  0.03    0.00    0.29 v _7497_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7497_/X (sky130_fd_sc_hd__mux2_2)
                                         _2643_ (net)
                  0.05    0.00    0.54 v _7498_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7498_/X (sky130_fd_sc_hd__buf_1)
                                         _0142_ (net)
                  0.02    0.00    0.62 v _7966_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7966_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8191_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8191_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8191_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8191_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][0] (net)
                  0.03    0.00    0.29 v _4100_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4100_/X (sky130_fd_sc_hd__mux2_2)
                                         _2965_ (net)
                  0.05    0.00    0.54 v _4101_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4101_/X (sky130_fd_sc_hd__buf_1)
                                         _0367_ (net)
                  0.02    0.00    0.62 v _8191_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8191_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8192_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8192_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8192_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8192_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][1] (net)
                  0.03    0.00    0.29 v _4103_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4103_/X (sky130_fd_sc_hd__mux2_2)
                                         _2967_ (net)
                  0.05    0.00    0.54 v _4104_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4104_/X (sky130_fd_sc_hd__buf_1)
                                         _0368_ (net)
                  0.02    0.00    0.62 v _8192_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8192_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8193_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8193_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8193_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8193_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][2] (net)
                  0.03    0.00    0.29 v _4106_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4106_/X (sky130_fd_sc_hd__mux2_2)
                                         _2969_ (net)
                  0.05    0.00    0.54 v _4107_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4107_/X (sky130_fd_sc_hd__buf_1)
                                         _0369_ (net)
                  0.02    0.00    0.62 v _8193_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8193_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8194_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8194_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8194_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8194_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][3] (net)
                  0.03    0.00    0.29 v _4109_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4109_/X (sky130_fd_sc_hd__mux2_2)
                                         _2971_ (net)
                  0.05    0.00    0.54 v _4110_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4110_/X (sky130_fd_sc_hd__buf_1)
                                         _0370_ (net)
                  0.02    0.00    0.62 v _8194_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8194_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8195_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8195_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8195_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8195_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][4] (net)
                  0.03    0.00    0.29 v _4112_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4112_/X (sky130_fd_sc_hd__mux2_2)
                                         _2973_ (net)
                  0.05    0.00    0.54 v _4113_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4113_/X (sky130_fd_sc_hd__buf_1)
                                         _0371_ (net)
                  0.02    0.00    0.62 v _8195_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8196_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8196_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8196_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8196_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][5] (net)
                  0.03    0.00    0.29 v _4116_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4116_/X (sky130_fd_sc_hd__mux2_2)
                                         _2976_ (net)
                  0.05    0.00    0.54 v _4117_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4117_/X (sky130_fd_sc_hd__buf_1)
                                         _0372_ (net)
                  0.02    0.00    0.62 v _8196_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8196_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8197_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8197_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8197_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8197_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][6] (net)
                  0.03    0.00    0.29 v _4119_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4119_/X (sky130_fd_sc_hd__mux2_2)
                                         _2978_ (net)
                  0.05    0.00    0.54 v _4120_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4120_/X (sky130_fd_sc_hd__buf_1)
                                         _0373_ (net)
                  0.02    0.00    0.62 v _8197_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8197_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8198_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8198_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8198_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8198_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][7] (net)
                  0.03    0.00    0.29 v _4122_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4122_/X (sky130_fd_sc_hd__mux2_2)
                                         _2980_ (net)
                  0.05    0.00    0.54 v _4123_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4123_/X (sky130_fd_sc_hd__buf_1)
                                         _0374_ (net)
                  0.02    0.00    0.62 v _8198_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8198_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8199_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8199_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8199_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8199_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][8] (net)
                  0.03    0.00    0.29 v _4125_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4125_/X (sky130_fd_sc_hd__mux2_2)
                                         _2982_ (net)
                  0.05    0.00    0.54 v _4126_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4126_/X (sky130_fd_sc_hd__buf_1)
                                         _0375_ (net)
                  0.02    0.00    0.62 v _8199_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8199_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8200_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8200_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8200_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8200_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][9] (net)
                  0.03    0.00    0.29 v _4128_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4128_/X (sky130_fd_sc_hd__mux2_2)
                                         _2984_ (net)
                  0.05    0.00    0.54 v _4129_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4129_/X (sky130_fd_sc_hd__buf_1)
                                         _0376_ (net)
                  0.02    0.00    0.62 v _8200_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8200_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8201_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8201_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8201_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8201_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][10] (net)
                  0.03    0.00    0.29 v _4132_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4132_/X (sky130_fd_sc_hd__mux2_2)
                                         _2987_ (net)
                  0.05    0.00    0.54 v _4133_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4133_/X (sky130_fd_sc_hd__buf_1)
                                         _0377_ (net)
                  0.02    0.00    0.62 v _8201_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8201_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8202_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8202_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8202_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8202_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][11] (net)
                  0.03    0.00    0.29 v _4135_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4135_/X (sky130_fd_sc_hd__mux2_2)
                                         _2989_ (net)
                  0.05    0.00    0.54 v _4136_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4136_/X (sky130_fd_sc_hd__buf_1)
                                         _0378_ (net)
                  0.02    0.00    0.62 v _8202_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8202_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8203_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8203_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8203_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8203_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][12] (net)
                  0.03    0.00    0.29 v _4138_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4138_/X (sky130_fd_sc_hd__mux2_2)
                                         _2991_ (net)
                  0.05    0.00    0.54 v _4139_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4139_/X (sky130_fd_sc_hd__buf_1)
                                         _0379_ (net)
                  0.02    0.00    0.62 v _8203_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8203_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8204_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8204_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8204_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8204_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][13] (net)
                  0.03    0.00    0.29 v _4141_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4141_/X (sky130_fd_sc_hd__mux2_2)
                                         _2993_ (net)
                  0.05    0.00    0.54 v _4142_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4142_/X (sky130_fd_sc_hd__buf_1)
                                         _0380_ (net)
                  0.02    0.00    0.62 v _8204_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8204_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8205_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8205_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8205_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8205_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][14] (net)
                  0.03    0.00    0.29 v _4144_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4144_/X (sky130_fd_sc_hd__mux2_2)
                                         _2995_ (net)
                  0.05    0.00    0.54 v _4145_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4145_/X (sky130_fd_sc_hd__buf_1)
                                         _0381_ (net)
                  0.02    0.00    0.62 v _8205_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8205_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8206_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8206_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8206_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8206_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][15] (net)
                  0.03    0.00    0.29 v _4148_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4148_/X (sky130_fd_sc_hd__mux2_2)
                                         _2998_ (net)
                  0.05    0.00    0.54 v _4149_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4149_/X (sky130_fd_sc_hd__buf_1)
                                         _0382_ (net)
                  0.02    0.00    0.62 v _8206_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8206_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8207_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8207_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8207_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8207_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][16] (net)
                  0.03    0.00    0.29 v _4151_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4151_/X (sky130_fd_sc_hd__mux2_2)
                                         _3000_ (net)
                  0.05    0.00    0.54 v _4152_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4152_/X (sky130_fd_sc_hd__buf_1)
                                         _0383_ (net)
                  0.02    0.00    0.62 v _8207_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8207_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8208_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8208_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8208_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8208_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][17] (net)
                  0.03    0.00    0.29 v _4154_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4154_/X (sky130_fd_sc_hd__mux2_2)
                                         _3002_ (net)
                  0.05    0.00    0.54 v _4155_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4155_/X (sky130_fd_sc_hd__buf_1)
                                         _0384_ (net)
                  0.02    0.00    0.62 v _8208_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8208_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8209_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8209_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8209_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8209_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][18] (net)
                  0.03    0.00    0.29 v _4157_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4157_/X (sky130_fd_sc_hd__mux2_2)
                                         _3004_ (net)
                  0.05    0.00    0.54 v _4158_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4158_/X (sky130_fd_sc_hd__buf_1)
                                         _0385_ (net)
                  0.02    0.00    0.62 v _8209_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8209_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8210_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8210_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8210_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8210_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][19] (net)
                  0.03    0.00    0.29 v _4160_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4160_/X (sky130_fd_sc_hd__mux2_2)
                                         _3006_ (net)
                  0.05    0.00    0.54 v _4161_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4161_/X (sky130_fd_sc_hd__buf_1)
                                         _0386_ (net)
                  0.02    0.00    0.62 v _8210_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8210_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8211_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8211_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8211_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8211_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][20] (net)
                  0.03    0.00    0.29 v _4164_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4164_/X (sky130_fd_sc_hd__mux2_2)
                                         _3009_ (net)
                  0.05    0.00    0.54 v _4165_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4165_/X (sky130_fd_sc_hd__buf_1)
                                         _0387_ (net)
                  0.02    0.00    0.62 v _8211_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8211_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8212_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8212_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8212_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8212_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][21] (net)
                  0.03    0.00    0.29 v _4167_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4167_/X (sky130_fd_sc_hd__mux2_2)
                                         _3011_ (net)
                  0.05    0.00    0.54 v _4168_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4168_/X (sky130_fd_sc_hd__buf_1)
                                         _0388_ (net)
                  0.02    0.00    0.62 v _8212_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8212_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8213_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8213_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8213_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8213_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][22] (net)
                  0.03    0.00    0.29 v _4170_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4170_/X (sky130_fd_sc_hd__mux2_2)
                                         _3013_ (net)
                  0.05    0.00    0.54 v _4171_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4171_/X (sky130_fd_sc_hd__buf_1)
                                         _0389_ (net)
                  0.02    0.00    0.62 v _8213_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8213_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8214_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8214_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8214_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8214_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][23] (net)
                  0.03    0.00    0.29 v _4173_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4173_/X (sky130_fd_sc_hd__mux2_2)
                                         _3015_ (net)
                  0.05    0.00    0.54 v _4174_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4174_/X (sky130_fd_sc_hd__buf_1)
                                         _0390_ (net)
                  0.02    0.00    0.62 v _8214_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8214_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8215_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8215_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8215_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8215_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][24] (net)
                  0.03    0.00    0.29 v _4176_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4176_/X (sky130_fd_sc_hd__mux2_2)
                                         _3017_ (net)
                  0.05    0.00    0.54 v _4177_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4177_/X (sky130_fd_sc_hd__buf_1)
                                         _0391_ (net)
                  0.02    0.00    0.62 v _8215_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8215_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8216_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8216_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8216_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8216_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][25] (net)
                  0.03    0.00    0.29 v _4180_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4180_/X (sky130_fd_sc_hd__mux2_2)
                                         _3020_ (net)
                  0.05    0.00    0.54 v _4181_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4181_/X (sky130_fd_sc_hd__buf_1)
                                         _0392_ (net)
                  0.02    0.00    0.62 v _8216_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8216_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8217_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8217_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8217_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8217_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][26] (net)
                  0.03    0.00    0.29 v _4183_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4183_/X (sky130_fd_sc_hd__mux2_2)
                                         _3022_ (net)
                  0.05    0.00    0.54 v _4184_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4184_/X (sky130_fd_sc_hd__buf_1)
                                         _0393_ (net)
                  0.02    0.00    0.62 v _8217_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8217_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8218_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8218_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][27] (net)
                  0.03    0.00    0.29 v _4186_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4186_/X (sky130_fd_sc_hd__mux2_2)
                                         _3024_ (net)
                  0.05    0.00    0.54 v _4187_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4187_/X (sky130_fd_sc_hd__buf_1)
                                         _0394_ (net)
                  0.02    0.00    0.62 v _8218_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8218_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8219_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8219_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8219_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8219_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][28] (net)
                  0.03    0.00    0.29 v _4189_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4189_/X (sky130_fd_sc_hd__mux2_2)
                                         _3026_ (net)
                  0.05    0.00    0.54 v _4190_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4190_/X (sky130_fd_sc_hd__buf_1)
                                         _0395_ (net)
                  0.02    0.00    0.62 v _8219_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8219_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8220_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8220_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8220_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8220_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][29] (net)
                  0.03    0.00    0.29 v _4192_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4192_/X (sky130_fd_sc_hd__mux2_2)
                                         _3028_ (net)
                  0.05    0.00    0.54 v _4193_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4193_/X (sky130_fd_sc_hd__buf_1)
                                         _0396_ (net)
                  0.02    0.00    0.62 v _8220_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8220_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8221_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8221_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8221_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8221_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][30] (net)
                  0.03    0.00    0.29 v _4195_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4195_/X (sky130_fd_sc_hd__mux2_2)
                                         _3030_ (net)
                  0.05    0.00    0.54 v _4196_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4196_/X (sky130_fd_sc_hd__buf_1)
                                         _0397_ (net)
                  0.02    0.00    0.62 v _8221_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8221_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8222_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8222_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8222_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8222_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[23][31] (net)
                  0.03    0.00    0.29 v _4198_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4198_/X (sky130_fd_sc_hd__mux2_2)
                                         _3032_ (net)
                  0.05    0.00    0.54 v _4199_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4199_/X (sky130_fd_sc_hd__buf_1)
                                         _0398_ (net)
                  0.02    0.00    0.62 v _8222_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8222_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8319_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8319_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8319_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8319_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][0] (net)
                  0.03    0.00    0.29 v _4435_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4435_/X (sky130_fd_sc_hd__mux2_2)
                                         _3172_ (net)
                  0.05    0.00    0.54 v _4436_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4436_/X (sky130_fd_sc_hd__buf_1)
                                         _0495_ (net)
                  0.02    0.00    0.62 v _8319_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8319_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8320_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8320_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8320_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8320_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][1] (net)
                  0.03    0.00    0.29 v _4437_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4437_/X (sky130_fd_sc_hd__mux2_2)
                                         _3173_ (net)
                  0.05    0.00    0.54 v _4438_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4438_/X (sky130_fd_sc_hd__buf_1)
                                         _0496_ (net)
                  0.02    0.00    0.62 v _8320_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8320_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8321_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8321_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8321_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8321_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][2] (net)
                  0.03    0.00    0.29 v _4439_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4439_/X (sky130_fd_sc_hd__mux2_2)
                                         _3174_ (net)
                  0.05    0.00    0.54 v _4440_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4440_/X (sky130_fd_sc_hd__buf_1)
                                         _0497_ (net)
                  0.02    0.00    0.62 v _8321_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8321_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8322_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8322_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8322_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8322_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][3] (net)
                  0.03    0.00    0.29 v _4441_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4441_/X (sky130_fd_sc_hd__mux2_2)
                                         _3175_ (net)
                  0.05    0.00    0.54 v _4442_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4442_/X (sky130_fd_sc_hd__buf_1)
                                         _0498_ (net)
                  0.02    0.00    0.62 v _8322_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8322_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8323_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8323_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8323_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8323_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][4] (net)
                  0.03    0.00    0.29 v _4443_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4443_/X (sky130_fd_sc_hd__mux2_2)
                                         _3176_ (net)
                  0.05    0.00    0.54 v _4444_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4444_/X (sky130_fd_sc_hd__buf_1)
                                         _0499_ (net)
                  0.02    0.00    0.62 v _8323_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8323_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8324_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8324_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8324_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8324_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][5] (net)
                  0.03    0.00    0.29 v _4446_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4446_/X (sky130_fd_sc_hd__mux2_2)
                                         _3178_ (net)
                  0.05    0.00    0.54 v _4447_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4447_/X (sky130_fd_sc_hd__buf_1)
                                         _0500_ (net)
                  0.02    0.00    0.62 v _8324_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8324_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8325_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8325_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8325_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8325_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][6] (net)
                  0.03    0.00    0.29 v _4448_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4448_/X (sky130_fd_sc_hd__mux2_2)
                                         _3179_ (net)
                  0.05    0.00    0.54 v _4449_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4449_/X (sky130_fd_sc_hd__buf_1)
                                         _0501_ (net)
                  0.02    0.00    0.62 v _8325_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8325_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8326_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8326_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8326_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8326_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][7] (net)
                  0.03    0.00    0.29 v _4450_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4450_/X (sky130_fd_sc_hd__mux2_2)
                                         _3180_ (net)
                  0.05    0.00    0.54 v _4451_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4451_/X (sky130_fd_sc_hd__buf_1)
                                         _0502_ (net)
                  0.02    0.00    0.62 v _8326_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8326_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8327_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8327_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8327_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8327_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][8] (net)
                  0.03    0.00    0.29 v _4452_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4452_/X (sky130_fd_sc_hd__mux2_2)
                                         _3181_ (net)
                  0.05    0.00    0.54 v _4453_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4453_/X (sky130_fd_sc_hd__buf_1)
                                         _0503_ (net)
                  0.02    0.00    0.62 v _8327_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8327_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8328_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8328_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8328_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8328_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][9] (net)
                  0.03    0.00    0.29 v _4454_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4454_/X (sky130_fd_sc_hd__mux2_2)
                                         _3182_ (net)
                  0.05    0.00    0.54 v _4455_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4455_/X (sky130_fd_sc_hd__buf_1)
                                         _0504_ (net)
                  0.02    0.00    0.62 v _8328_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8328_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8329_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8329_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8329_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8329_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][10] (net)
                  0.03    0.00    0.29 v _4457_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4457_/X (sky130_fd_sc_hd__mux2_2)
                                         _3184_ (net)
                  0.05    0.00    0.54 v _4458_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4458_/X (sky130_fd_sc_hd__buf_1)
                                         _0505_ (net)
                  0.02    0.00    0.62 v _8329_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8329_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8330_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8330_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8330_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8330_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][11] (net)
                  0.03    0.00    0.29 v _4459_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4459_/X (sky130_fd_sc_hd__mux2_2)
                                         _3185_ (net)
                  0.05    0.00    0.54 v _4460_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4460_/X (sky130_fd_sc_hd__buf_1)
                                         _0506_ (net)
                  0.02    0.00    0.62 v _8330_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8330_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8331_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8331_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8331_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8331_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][12] (net)
                  0.03    0.00    0.29 v _4461_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4461_/X (sky130_fd_sc_hd__mux2_2)
                                         _3186_ (net)
                  0.05    0.00    0.54 v _4462_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4462_/X (sky130_fd_sc_hd__buf_1)
                                         _0507_ (net)
                  0.02    0.00    0.62 v _8331_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8331_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8332_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8332_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8332_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8332_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][13] (net)
                  0.03    0.00    0.29 v _4463_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4463_/X (sky130_fd_sc_hd__mux2_2)
                                         _3187_ (net)
                  0.05    0.00    0.54 v _4464_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4464_/X (sky130_fd_sc_hd__buf_1)
                                         _0508_ (net)
                  0.02    0.00    0.62 v _8332_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8332_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8333_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8333_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8333_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8333_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][14] (net)
                  0.03    0.00    0.29 v _4465_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4465_/X (sky130_fd_sc_hd__mux2_2)
                                         _3188_ (net)
                  0.05    0.00    0.54 v _4466_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4466_/X (sky130_fd_sc_hd__buf_1)
                                         _0509_ (net)
                  0.02    0.00    0.62 v _8333_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8333_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8334_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8334_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8334_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8334_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][15] (net)
                  0.03    0.00    0.29 v _4468_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4468_/X (sky130_fd_sc_hd__mux2_2)
                                         _3190_ (net)
                  0.05    0.00    0.54 v _4469_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4469_/X (sky130_fd_sc_hd__buf_1)
                                         _0510_ (net)
                  0.02    0.00    0.62 v _8334_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8334_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8335_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8335_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8335_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8335_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][16] (net)
                  0.03    0.00    0.29 v _4470_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4470_/X (sky130_fd_sc_hd__mux2_2)
                                         _3191_ (net)
                  0.05    0.00    0.54 v _4471_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4471_/X (sky130_fd_sc_hd__buf_1)
                                         _0511_ (net)
                  0.02    0.00    0.62 v _8335_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8335_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8336_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8336_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8336_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8336_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][17] (net)
                  0.03    0.00    0.29 v _4472_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4472_/X (sky130_fd_sc_hd__mux2_2)
                                         _3192_ (net)
                  0.05    0.00    0.54 v _4473_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4473_/X (sky130_fd_sc_hd__buf_1)
                                         _0512_ (net)
                  0.02    0.00    0.62 v _8336_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8336_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8337_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8337_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8337_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8337_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][18] (net)
                  0.03    0.00    0.29 v _4474_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4474_/X (sky130_fd_sc_hd__mux2_2)
                                         _3193_ (net)
                  0.05    0.00    0.54 v _4475_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4475_/X (sky130_fd_sc_hd__buf_1)
                                         _0513_ (net)
                  0.02    0.00    0.62 v _8337_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8337_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8338_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8338_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8338_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8338_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][19] (net)
                  0.03    0.00    0.29 v _4476_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4476_/X (sky130_fd_sc_hd__mux2_2)
                                         _3194_ (net)
                  0.05    0.00    0.54 v _4477_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4477_/X (sky130_fd_sc_hd__buf_1)
                                         _0514_ (net)
                  0.02    0.00    0.62 v _8338_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8338_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8339_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8339_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8339_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8339_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][20] (net)
                  0.03    0.00    0.29 v _4479_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4479_/X (sky130_fd_sc_hd__mux2_2)
                                         _3196_ (net)
                  0.05    0.00    0.54 v _4480_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4480_/X (sky130_fd_sc_hd__buf_1)
                                         _0515_ (net)
                  0.02    0.00    0.62 v _8339_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8339_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8340_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8340_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8340_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8340_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][21] (net)
                  0.03    0.00    0.29 v _4481_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4481_/X (sky130_fd_sc_hd__mux2_2)
                                         _3197_ (net)
                  0.05    0.00    0.54 v _4482_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4482_/X (sky130_fd_sc_hd__buf_1)
                                         _0516_ (net)
                  0.02    0.00    0.62 v _8340_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8340_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8341_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8341_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8341_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8341_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][22] (net)
                  0.03    0.00    0.29 v _4483_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4483_/X (sky130_fd_sc_hd__mux2_2)
                                         _3198_ (net)
                  0.05    0.00    0.54 v _4484_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4484_/X (sky130_fd_sc_hd__buf_1)
                                         _0517_ (net)
                  0.02    0.00    0.62 v _8341_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8341_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8342_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8342_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8342_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8342_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][23] (net)
                  0.03    0.00    0.29 v _4485_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4485_/X (sky130_fd_sc_hd__mux2_2)
                                         _3199_ (net)
                  0.05    0.00    0.54 v _4486_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4486_/X (sky130_fd_sc_hd__buf_1)
                                         _0518_ (net)
                  0.02    0.00    0.62 v _8342_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8342_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8343_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8343_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8343_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8343_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][24] (net)
                  0.03    0.00    0.29 v _4487_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4487_/X (sky130_fd_sc_hd__mux2_2)
                                         _3200_ (net)
                  0.05    0.00    0.54 v _4488_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4488_/X (sky130_fd_sc_hd__buf_1)
                                         _0519_ (net)
                  0.02    0.00    0.62 v _8343_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8343_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8344_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8344_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8344_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8344_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][25] (net)
                  0.03    0.00    0.29 v _4490_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4490_/X (sky130_fd_sc_hd__mux2_2)
                                         _3202_ (net)
                  0.05    0.00    0.54 v _4491_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4491_/X (sky130_fd_sc_hd__buf_1)
                                         _0520_ (net)
                  0.02    0.00    0.62 v _8344_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8344_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8345_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8345_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8345_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8345_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][26] (net)
                  0.03    0.00    0.29 v _4492_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4492_/X (sky130_fd_sc_hd__mux2_2)
                                         _3203_ (net)
                  0.05    0.00    0.54 v _4493_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4493_/X (sky130_fd_sc_hd__buf_1)
                                         _0521_ (net)
                  0.02    0.00    0.62 v _8345_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8345_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8346_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8346_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8346_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8346_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][27] (net)
                  0.03    0.00    0.29 v _4494_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4494_/X (sky130_fd_sc_hd__mux2_2)
                                         _3204_ (net)
                  0.05    0.00    0.54 v _4495_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4495_/X (sky130_fd_sc_hd__buf_1)
                                         _0522_ (net)
                  0.02    0.00    0.62 v _8346_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8346_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8347_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8347_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8347_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8347_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][28] (net)
                  0.03    0.00    0.29 v _4496_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4496_/X (sky130_fd_sc_hd__mux2_2)
                                         _3205_ (net)
                  0.05    0.00    0.54 v _4497_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4497_/X (sky130_fd_sc_hd__buf_1)
                                         _0523_ (net)
                  0.02    0.00    0.62 v _8347_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8347_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8348_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8348_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8348_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8348_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][29] (net)
                  0.03    0.00    0.29 v _4498_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4498_/X (sky130_fd_sc_hd__mux2_2)
                                         _3206_ (net)
                  0.05    0.00    0.54 v _4499_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4499_/X (sky130_fd_sc_hd__buf_1)
                                         _0524_ (net)
                  0.02    0.00    0.62 v _8348_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8348_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8349_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8349_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8349_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8349_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][30] (net)
                  0.03    0.00    0.29 v _4500_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4500_/X (sky130_fd_sc_hd__mux2_2)
                                         _3207_ (net)
                  0.05    0.00    0.54 v _4501_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4501_/X (sky130_fd_sc_hd__buf_1)
                                         _0525_ (net)
                  0.02    0.00    0.62 v _8349_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8349_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8350_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8350_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8350_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8350_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[27][31] (net)
                  0.03    0.00    0.29 v _4502_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4502_/X (sky130_fd_sc_hd__mux2_2)
                                         _3208_ (net)
                  0.05    0.00    0.54 v _4503_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4503_/X (sky130_fd_sc_hd__buf_1)
                                         _0526_ (net)
                  0.02    0.00    0.62 v _8350_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8350_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8607_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8607_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8607_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8607_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][0] (net)
                  0.03    0.00    0.29 v _5134_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5134_/X (sky130_fd_sc_hd__mux2_2)
                                         _3583_ (net)
                  0.05    0.00    0.54 v _5135_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5135_/X (sky130_fd_sc_hd__buf_1)
                                         _0783_ (net)
                  0.02    0.00    0.62 v _8607_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8607_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8608_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8608_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8608_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8608_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][1] (net)
                  0.03    0.00    0.29 v _5136_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5136_/X (sky130_fd_sc_hd__mux2_2)
                                         _3584_ (net)
                  0.05    0.00    0.54 v _5137_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5137_/X (sky130_fd_sc_hd__buf_1)
                                         _0784_ (net)
                  0.02    0.00    0.62 v _8608_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8608_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8609_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8609_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8609_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8609_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][2] (net)
                  0.03    0.00    0.29 v _5138_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5138_/X (sky130_fd_sc_hd__mux2_2)
                                         _3585_ (net)
                  0.05    0.00    0.54 v _5139_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5139_/X (sky130_fd_sc_hd__buf_1)
                                         _0785_ (net)
                  0.02    0.00    0.62 v _8609_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8609_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8610_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8610_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8610_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8610_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][3] (net)
                  0.03    0.00    0.29 v _5140_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5140_/X (sky130_fd_sc_hd__mux2_2)
                                         _3586_ (net)
                  0.05    0.00    0.54 v _5141_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5141_/X (sky130_fd_sc_hd__buf_1)
                                         _0786_ (net)
                  0.02    0.00    0.62 v _8610_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8610_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8611_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8611_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8611_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8611_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][4] (net)
                  0.03    0.00    0.29 v _5142_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5142_/X (sky130_fd_sc_hd__mux2_2)
                                         _3587_ (net)
                  0.05    0.00    0.54 v _5143_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5143_/X (sky130_fd_sc_hd__buf_1)
                                         _0787_ (net)
                  0.02    0.00    0.62 v _8611_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8611_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8612_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8612_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8612_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8612_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][5] (net)
                  0.03    0.00    0.29 v _5145_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5145_/X (sky130_fd_sc_hd__mux2_2)
                                         _3589_ (net)
                  0.05    0.00    0.54 v _5146_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5146_/X (sky130_fd_sc_hd__buf_1)
                                         _0788_ (net)
                  0.02    0.00    0.62 v _8612_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8612_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8613_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8613_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8613_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8613_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][6] (net)
                  0.03    0.00    0.29 v _5147_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5147_/X (sky130_fd_sc_hd__mux2_2)
                                         _3590_ (net)
                  0.05    0.00    0.54 v _5148_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5148_/X (sky130_fd_sc_hd__buf_1)
                                         _0789_ (net)
                  0.02    0.00    0.62 v _8613_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8613_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8614_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8614_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8614_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8614_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][7] (net)
                  0.03    0.00    0.29 v _5149_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5149_/X (sky130_fd_sc_hd__mux2_2)
                                         _3591_ (net)
                  0.05    0.00    0.54 v _5150_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5150_/X (sky130_fd_sc_hd__buf_1)
                                         _0790_ (net)
                  0.02    0.00    0.62 v _8614_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8614_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8615_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8615_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8615_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8615_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][8] (net)
                  0.03    0.00    0.29 v _5151_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5151_/X (sky130_fd_sc_hd__mux2_2)
                                         _3592_ (net)
                  0.05    0.00    0.54 v _5152_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5152_/X (sky130_fd_sc_hd__buf_1)
                                         _0791_ (net)
                  0.02    0.00    0.62 v _8615_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8615_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8616_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8616_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8616_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8616_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][9] (net)
                  0.03    0.00    0.29 v _5153_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5153_/X (sky130_fd_sc_hd__mux2_2)
                                         _3593_ (net)
                  0.05    0.00    0.54 v _5154_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5154_/X (sky130_fd_sc_hd__buf_1)
                                         _0792_ (net)
                  0.02    0.00    0.62 v _8616_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8616_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8617_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8617_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8617_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8617_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][10] (net)
                  0.03    0.00    0.29 v _5156_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5156_/X (sky130_fd_sc_hd__mux2_2)
                                         _3595_ (net)
                  0.05    0.00    0.54 v _5157_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5157_/X (sky130_fd_sc_hd__buf_1)
                                         _0793_ (net)
                  0.02    0.00    0.62 v _8617_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8617_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8618_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8618_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8618_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8618_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][11] (net)
                  0.03    0.00    0.29 v _5158_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5158_/X (sky130_fd_sc_hd__mux2_2)
                                         _3596_ (net)
                  0.05    0.00    0.54 v _5159_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5159_/X (sky130_fd_sc_hd__buf_1)
                                         _0794_ (net)
                  0.02    0.00    0.62 v _8618_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8618_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8619_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8619_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8619_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8619_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][12] (net)
                  0.03    0.00    0.29 v _5160_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5160_/X (sky130_fd_sc_hd__mux2_2)
                                         _3597_ (net)
                  0.05    0.00    0.54 v _5161_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5161_/X (sky130_fd_sc_hd__buf_1)
                                         _0795_ (net)
                  0.02    0.00    0.62 v _8619_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8619_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8620_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8620_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8620_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8620_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][13] (net)
                  0.03    0.00    0.29 v _5162_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5162_/X (sky130_fd_sc_hd__mux2_2)
                                         _3598_ (net)
                  0.05    0.00    0.54 v _5163_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5163_/X (sky130_fd_sc_hd__buf_1)
                                         _0796_ (net)
                  0.02    0.00    0.62 v _8620_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8620_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8621_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8621_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8621_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8621_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][14] (net)
                  0.03    0.00    0.29 v _5164_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5164_/X (sky130_fd_sc_hd__mux2_2)
                                         _3599_ (net)
                  0.05    0.00    0.54 v _5165_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5165_/X (sky130_fd_sc_hd__buf_1)
                                         _0797_ (net)
                  0.02    0.00    0.62 v _8621_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8621_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8622_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8622_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8622_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8622_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][15] (net)
                  0.03    0.00    0.29 v _5167_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5167_/X (sky130_fd_sc_hd__mux2_2)
                                         _3601_ (net)
                  0.05    0.00    0.54 v _5168_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5168_/X (sky130_fd_sc_hd__buf_1)
                                         _0798_ (net)
                  0.02    0.00    0.62 v _8622_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8622_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8623_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8623_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8623_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8623_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][16] (net)
                  0.03    0.00    0.29 v _5169_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5169_/X (sky130_fd_sc_hd__mux2_2)
                                         _3602_ (net)
                  0.05    0.00    0.54 v _5170_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5170_/X (sky130_fd_sc_hd__buf_1)
                                         _0799_ (net)
                  0.02    0.00    0.62 v _8623_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8623_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8624_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8624_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8624_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8624_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][17] (net)
                  0.03    0.00    0.29 v _5171_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5171_/X (sky130_fd_sc_hd__mux2_2)
                                         _3603_ (net)
                  0.05    0.00    0.54 v _5172_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5172_/X (sky130_fd_sc_hd__buf_1)
                                         _0800_ (net)
                  0.02    0.00    0.62 v _8624_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8624_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8625_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8625_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8625_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8625_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][18] (net)
                  0.03    0.00    0.29 v _5173_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5173_/X (sky130_fd_sc_hd__mux2_2)
                                         _3604_ (net)
                  0.05    0.00    0.54 v _5174_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5174_/X (sky130_fd_sc_hd__buf_1)
                                         _0801_ (net)
                  0.02    0.00    0.62 v _8625_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8625_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8626_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8626_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8626_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8626_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][19] (net)
                  0.03    0.00    0.29 v _5175_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5175_/X (sky130_fd_sc_hd__mux2_2)
                                         _3605_ (net)
                  0.05    0.00    0.54 v _5176_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5176_/X (sky130_fd_sc_hd__buf_1)
                                         _0802_ (net)
                  0.02    0.00    0.62 v _8626_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8626_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8627_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8627_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8627_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8627_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][20] (net)
                  0.03    0.00    0.29 v _5178_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5178_/X (sky130_fd_sc_hd__mux2_2)
                                         _3607_ (net)
                  0.05    0.00    0.54 v _5179_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5179_/X (sky130_fd_sc_hd__buf_1)
                                         _0803_ (net)
                  0.02    0.00    0.62 v _8627_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8627_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8628_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8628_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8628_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8628_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][21] (net)
                  0.03    0.00    0.29 v _5180_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5180_/X (sky130_fd_sc_hd__mux2_2)
                                         _3608_ (net)
                  0.05    0.00    0.54 v _5181_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5181_/X (sky130_fd_sc_hd__buf_1)
                                         _0804_ (net)
                  0.02    0.00    0.62 v _8628_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8628_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8629_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8629_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8629_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8629_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][22] (net)
                  0.03    0.00    0.29 v _5182_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5182_/X (sky130_fd_sc_hd__mux2_2)
                                         _3609_ (net)
                  0.05    0.00    0.54 v _5183_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5183_/X (sky130_fd_sc_hd__buf_1)
                                         _0805_ (net)
                  0.02    0.00    0.62 v _8629_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8629_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8630_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8630_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8630_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8630_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][23] (net)
                  0.03    0.00    0.29 v _5184_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5184_/X (sky130_fd_sc_hd__mux2_2)
                                         _3610_ (net)
                  0.05    0.00    0.54 v _5185_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5185_/X (sky130_fd_sc_hd__buf_1)
                                         _0806_ (net)
                  0.02    0.00    0.62 v _8630_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8630_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8631_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8631_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8631_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8631_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][24] (net)
                  0.03    0.00    0.29 v _5186_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5186_/X (sky130_fd_sc_hd__mux2_2)
                                         _3611_ (net)
                  0.05    0.00    0.54 v _5187_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5187_/X (sky130_fd_sc_hd__buf_1)
                                         _0807_ (net)
                  0.02    0.00    0.62 v _8631_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8631_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8632_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8632_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8632_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8632_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][25] (net)
                  0.03    0.00    0.29 v _5189_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5189_/X (sky130_fd_sc_hd__mux2_2)
                                         _3613_ (net)
                  0.05    0.00    0.54 v _5190_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5190_/X (sky130_fd_sc_hd__buf_1)
                                         _0808_ (net)
                  0.02    0.00    0.62 v _8632_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8632_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8633_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8633_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8633_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8633_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][26] (net)
                  0.03    0.00    0.29 v _5191_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5191_/X (sky130_fd_sc_hd__mux2_2)
                                         _3614_ (net)
                  0.05    0.00    0.54 v _5192_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5192_/X (sky130_fd_sc_hd__buf_1)
                                         _0809_ (net)
                  0.02    0.00    0.62 v _8633_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8633_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8634_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8634_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8634_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8634_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][27] (net)
                  0.03    0.00    0.29 v _5193_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5193_/X (sky130_fd_sc_hd__mux2_2)
                                         _3615_ (net)
                  0.05    0.00    0.54 v _5194_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5194_/X (sky130_fd_sc_hd__buf_1)
                                         _0810_ (net)
                  0.02    0.00    0.62 v _8634_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8634_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8635_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8635_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8635_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8635_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][28] (net)
                  0.03    0.00    0.29 v _5195_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5195_/X (sky130_fd_sc_hd__mux2_2)
                                         _3616_ (net)
                  0.05    0.00    0.54 v _5196_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5196_/X (sky130_fd_sc_hd__buf_1)
                                         _0811_ (net)
                  0.02    0.00    0.62 v _8635_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8635_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8636_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8636_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8636_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8636_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][29] (net)
                  0.03    0.00    0.29 v _5197_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5197_/X (sky130_fd_sc_hd__mux2_2)
                                         _3617_ (net)
                  0.05    0.00    0.54 v _5198_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5198_/X (sky130_fd_sc_hd__buf_1)
                                         _0812_ (net)
                  0.02    0.00    0.62 v _8636_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8636_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8637_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8637_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8637_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8637_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][30] (net)
                  0.03    0.00    0.29 v _5199_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5199_/X (sky130_fd_sc_hd__mux2_2)
                                         _3618_ (net)
                  0.05    0.00    0.54 v _5200_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5200_/X (sky130_fd_sc_hd__buf_1)
                                         _0813_ (net)
                  0.02    0.00    0.62 v _8637_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8637_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8638_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8638_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8638_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8638_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[31][31] (net)
                  0.03    0.00    0.29 v _5201_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _5201_/X (sky130_fd_sc_hd__mux2_2)
                                         _3619_ (net)
                  0.05    0.00    0.54 v _5202_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5202_/X (sky130_fd_sc_hd__buf_1)
                                         _0814_ (net)
                  0.02    0.00    0.62 v _8638_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8638_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7903_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7903_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7903_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7903_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][0] (net)
                  0.03    0.00    0.29 v _7357_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7357_/X (sky130_fd_sc_hd__mux2_2)
                                         _2566_ (net)
                  0.05    0.00    0.54 v _7358_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7358_/X (sky130_fd_sc_hd__buf_1)
                                         _0079_ (net)
                  0.02    0.00    0.62 v _7903_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7903_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7904_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7904_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7904_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7904_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][1] (net)
                  0.03    0.00    0.29 v _7359_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7359_/X (sky130_fd_sc_hd__mux2_2)
                                         _2567_ (net)
                  0.05    0.00    0.54 v _7360_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7360_/X (sky130_fd_sc_hd__buf_1)
                                         _0080_ (net)
                  0.02    0.00    0.62 v _7904_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7904_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7905_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7905_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7905_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7905_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][2] (net)
                  0.03    0.00    0.29 v _7361_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7361_/X (sky130_fd_sc_hd__mux2_2)
                                         _2568_ (net)
                  0.05    0.00    0.54 v _7362_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7362_/X (sky130_fd_sc_hd__buf_1)
                                         _0081_ (net)
                  0.02    0.00    0.62 v _7905_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7905_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7906_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7906_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7906_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7906_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][3] (net)
                  0.03    0.00    0.29 v _7363_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7363_/X (sky130_fd_sc_hd__mux2_2)
                                         _2569_ (net)
                  0.05    0.00    0.54 v _7364_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7364_/X (sky130_fd_sc_hd__buf_1)
                                         _0082_ (net)
                  0.02    0.00    0.62 v _7906_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7906_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7907_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7907_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7907_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7907_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][4] (net)
                  0.03    0.00    0.29 v _7365_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7365_/X (sky130_fd_sc_hd__mux2_2)
                                         _2570_ (net)
                  0.05    0.00    0.54 v _7366_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7366_/X (sky130_fd_sc_hd__buf_1)
                                         _0083_ (net)
                  0.02    0.00    0.62 v _7907_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7907_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7908_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7908_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7908_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7908_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][5] (net)
                  0.03    0.00    0.29 v _7368_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7368_/X (sky130_fd_sc_hd__mux2_2)
                                         _2572_ (net)
                  0.05    0.00    0.54 v _7369_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7369_/X (sky130_fd_sc_hd__buf_1)
                                         _0084_ (net)
                  0.02    0.00    0.62 v _7908_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7908_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7909_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7909_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7909_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7909_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][6] (net)
                  0.03    0.00    0.29 v _7370_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7370_/X (sky130_fd_sc_hd__mux2_2)
                                         _2573_ (net)
                  0.05    0.00    0.54 v _7371_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7371_/X (sky130_fd_sc_hd__buf_1)
                                         _0085_ (net)
                  0.02    0.00    0.62 v _7909_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7909_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7910_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7910_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7910_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7910_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][7] (net)
                  0.03    0.00    0.29 v _7372_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7372_/X (sky130_fd_sc_hd__mux2_2)
                                         _2574_ (net)
                  0.05    0.00    0.54 v _7373_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7373_/X (sky130_fd_sc_hd__buf_1)
                                         _0086_ (net)
                  0.02    0.00    0.62 v _7910_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7910_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7911_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7911_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7911_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7911_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][8] (net)
                  0.03    0.00    0.29 v _7374_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7374_/X (sky130_fd_sc_hd__mux2_2)
                                         _2575_ (net)
                  0.05    0.00    0.54 v _7375_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7375_/X (sky130_fd_sc_hd__buf_1)
                                         _0087_ (net)
                  0.02    0.00    0.62 v _7911_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7911_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7912_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7912_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7912_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7912_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][9] (net)
                  0.03    0.00    0.29 v _7376_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7376_/X (sky130_fd_sc_hd__mux2_2)
                                         _2576_ (net)
                  0.05    0.00    0.54 v _7377_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7377_/X (sky130_fd_sc_hd__buf_1)
                                         _0088_ (net)
                  0.02    0.00    0.62 v _7912_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7912_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7913_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7913_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7913_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7913_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][10] (net)
                  0.03    0.00    0.29 v _7379_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7379_/X (sky130_fd_sc_hd__mux2_2)
                                         _2578_ (net)
                  0.05    0.00    0.54 v _7380_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7380_/X (sky130_fd_sc_hd__buf_1)
                                         _0089_ (net)
                  0.02    0.00    0.62 v _7913_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7913_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7914_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7914_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7914_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7914_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][11] (net)
                  0.03    0.00    0.29 v _7381_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7381_/X (sky130_fd_sc_hd__mux2_2)
                                         _2579_ (net)
                  0.05    0.00    0.54 v _7382_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7382_/X (sky130_fd_sc_hd__buf_1)
                                         _0090_ (net)
                  0.02    0.00    0.62 v _7914_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7914_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7915_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7915_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7915_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7915_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][12] (net)
                  0.03    0.00    0.29 v _7383_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7383_/X (sky130_fd_sc_hd__mux2_2)
                                         _2580_ (net)
                  0.05    0.00    0.54 v _7384_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7384_/X (sky130_fd_sc_hd__buf_1)
                                         _0091_ (net)
                  0.02    0.00    0.62 v _7915_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7915_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7916_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7916_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7916_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7916_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][13] (net)
                  0.03    0.00    0.29 v _7385_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7385_/X (sky130_fd_sc_hd__mux2_2)
                                         _2581_ (net)
                  0.05    0.00    0.54 v _7386_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7386_/X (sky130_fd_sc_hd__buf_1)
                                         _0092_ (net)
                  0.02    0.00    0.62 v _7916_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7916_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7917_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7917_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7917_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7917_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][14] (net)
                  0.03    0.00    0.29 v _7387_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7387_/X (sky130_fd_sc_hd__mux2_2)
                                         _2582_ (net)
                  0.05    0.00    0.54 v _7388_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7388_/X (sky130_fd_sc_hd__buf_1)
                                         _0093_ (net)
                  0.02    0.00    0.62 v _7917_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7917_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7918_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7918_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7918_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7918_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][15] (net)
                  0.03    0.00    0.29 v _7390_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7390_/X (sky130_fd_sc_hd__mux2_2)
                                         _2584_ (net)
                  0.05    0.00    0.54 v _7391_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7391_/X (sky130_fd_sc_hd__buf_1)
                                         _0094_ (net)
                  0.02    0.00    0.62 v _7918_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7918_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7919_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7919_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7919_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7919_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][16] (net)
                  0.03    0.00    0.29 v _7392_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7392_/X (sky130_fd_sc_hd__mux2_2)
                                         _2585_ (net)
                  0.05    0.00    0.54 v _7393_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7393_/X (sky130_fd_sc_hd__buf_1)
                                         _0095_ (net)
                  0.02    0.00    0.62 v _7919_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7919_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7920_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7920_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7920_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7920_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][17] (net)
                  0.03    0.00    0.29 v _7394_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7394_/X (sky130_fd_sc_hd__mux2_2)
                                         _2586_ (net)
                  0.05    0.00    0.54 v _7395_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7395_/X (sky130_fd_sc_hd__buf_1)
                                         _0096_ (net)
                  0.02    0.00    0.62 v _7920_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7920_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7921_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7921_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7921_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7921_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][18] (net)
                  0.03    0.00    0.29 v _7396_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7396_/X (sky130_fd_sc_hd__mux2_2)
                                         _2587_ (net)
                  0.05    0.00    0.54 v _7397_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7397_/X (sky130_fd_sc_hd__buf_1)
                                         _0097_ (net)
                  0.02    0.00    0.62 v _7921_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7921_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7922_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7922_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7922_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7922_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][19] (net)
                  0.03    0.00    0.29 v _7398_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7398_/X (sky130_fd_sc_hd__mux2_2)
                                         _2588_ (net)
                  0.05    0.00    0.54 v _7399_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7399_/X (sky130_fd_sc_hd__buf_1)
                                         _0098_ (net)
                  0.02    0.00    0.62 v _7922_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7922_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7923_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7923_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7923_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7923_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][20] (net)
                  0.03    0.00    0.29 v _7401_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7401_/X (sky130_fd_sc_hd__mux2_2)
                                         _2590_ (net)
                  0.05    0.00    0.54 v _7402_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7402_/X (sky130_fd_sc_hd__buf_1)
                                         _0099_ (net)
                  0.02    0.00    0.62 v _7923_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7923_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7924_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7924_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7924_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7924_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][21] (net)
                  0.03    0.00    0.29 v _7403_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7403_/X (sky130_fd_sc_hd__mux2_2)
                                         _2591_ (net)
                  0.05    0.00    0.54 v _7404_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7404_/X (sky130_fd_sc_hd__buf_1)
                                         _0100_ (net)
                  0.02    0.00    0.62 v _7924_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7924_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7925_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7925_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7925_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7925_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][22] (net)
                  0.03    0.00    0.29 v _7405_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7405_/X (sky130_fd_sc_hd__mux2_2)
                                         _2592_ (net)
                  0.05    0.00    0.54 v _7406_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7406_/X (sky130_fd_sc_hd__buf_1)
                                         _0101_ (net)
                  0.02    0.00    0.62 v _7925_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7925_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7926_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7926_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7926_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7926_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][23] (net)
                  0.03    0.00    0.29 v _7407_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7407_/X (sky130_fd_sc_hd__mux2_2)
                                         _2593_ (net)
                  0.05    0.00    0.54 v _7408_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7408_/X (sky130_fd_sc_hd__buf_1)
                                         _0102_ (net)
                  0.02    0.00    0.62 v _7926_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7926_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7927_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7927_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7927_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7927_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][24] (net)
                  0.03    0.00    0.29 v _7409_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7409_/X (sky130_fd_sc_hd__mux2_2)
                                         _2594_ (net)
                  0.05    0.00    0.54 v _7410_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7410_/X (sky130_fd_sc_hd__buf_1)
                                         _0103_ (net)
                  0.02    0.00    0.62 v _7927_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7927_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7928_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7928_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7928_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7928_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][25] (net)
                  0.03    0.00    0.29 v _7412_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7412_/X (sky130_fd_sc_hd__mux2_2)
                                         _2596_ (net)
                  0.05    0.00    0.54 v _7413_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7413_/X (sky130_fd_sc_hd__buf_1)
                                         _0104_ (net)
                  0.02    0.00    0.62 v _7928_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7928_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7929_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7929_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7929_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7929_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][26] (net)
                  0.03    0.00    0.29 v _7414_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7414_/X (sky130_fd_sc_hd__mux2_2)
                                         _2597_ (net)
                  0.05    0.00    0.54 v _7415_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7415_/X (sky130_fd_sc_hd__buf_1)
                                         _0105_ (net)
                  0.02    0.00    0.62 v _7929_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7929_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7930_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7930_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7930_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7930_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][27] (net)
                  0.03    0.00    0.29 v _7416_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7416_/X (sky130_fd_sc_hd__mux2_2)
                                         _2598_ (net)
                  0.05    0.00    0.54 v _7417_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7417_/X (sky130_fd_sc_hd__buf_1)
                                         _0106_ (net)
                  0.02    0.00    0.62 v _7930_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7930_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7931_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7931_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7931_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7931_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][28] (net)
                  0.03    0.00    0.29 v _7418_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7418_/X (sky130_fd_sc_hd__mux2_2)
                                         _2599_ (net)
                  0.05    0.00    0.54 v _7419_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7419_/X (sky130_fd_sc_hd__buf_1)
                                         _0107_ (net)
                  0.02    0.00    0.62 v _7931_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7931_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7932_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7932_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7932_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7932_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][29] (net)
                  0.03    0.00    0.29 v _7420_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7420_/X (sky130_fd_sc_hd__mux2_2)
                                         _2600_ (net)
                  0.05    0.00    0.54 v _7421_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7421_/X (sky130_fd_sc_hd__buf_1)
                                         _0108_ (net)
                  0.02    0.00    0.62 v _7932_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7932_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7933_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7933_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7933_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7933_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][30] (net)
                  0.03    0.00    0.29 v _7422_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7422_/X (sky130_fd_sc_hd__mux2_2)
                                         _2601_ (net)
                  0.05    0.00    0.54 v _7423_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7423_/X (sky130_fd_sc_hd__buf_1)
                                         _0109_ (net)
                  0.02    0.00    0.62 v _7933_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7933_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7934_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7934_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7934_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _7934_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[14][31] (net)
                  0.03    0.00    0.29 v _7424_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _7424_/X (sky130_fd_sc_hd__mux2_2)
                                         _2602_ (net)
                  0.05    0.00    0.54 v _7425_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7425_/X (sky130_fd_sc_hd__buf_1)
                                         _0110_ (net)
                  0.02    0.00    0.62 v _7934_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7934_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8159_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8159_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8159_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8159_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][0] (net)
                  0.03    0.00    0.29 v _4027_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4027_/X (sky130_fd_sc_hd__mux2_2)
                                         _2924_ (net)
                  0.05    0.00    0.54 v _4028_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4028_/X (sky130_fd_sc_hd__buf_1)
                                         _0335_ (net)
                  0.02    0.00    0.62 v _8159_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8159_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8160_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8160_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8160_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8160_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][1] (net)
                  0.03    0.00    0.29 v _4029_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4029_/X (sky130_fd_sc_hd__mux2_2)
                                         _2925_ (net)
                  0.05    0.00    0.54 v _4030_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4030_/X (sky130_fd_sc_hd__buf_1)
                                         _0336_ (net)
                  0.02    0.00    0.62 v _8160_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8160_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8161_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8161_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8161_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8161_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][2] (net)
                  0.03    0.00    0.29 v _4031_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4031_/X (sky130_fd_sc_hd__mux2_2)
                                         _2926_ (net)
                  0.05    0.00    0.54 v _4032_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4032_/X (sky130_fd_sc_hd__buf_1)
                                         _0337_ (net)
                  0.02    0.00    0.62 v _8161_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8161_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8162_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8162_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8162_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8162_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][3] (net)
                  0.03    0.00    0.29 v _4033_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4033_/X (sky130_fd_sc_hd__mux2_2)
                                         _2927_ (net)
                  0.05    0.00    0.54 v _4034_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4034_/X (sky130_fd_sc_hd__buf_1)
                                         _0338_ (net)
                  0.02    0.00    0.62 v _8162_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8162_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8163_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8163_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8163_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8163_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][4] (net)
                  0.03    0.00    0.29 v _4035_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4035_/X (sky130_fd_sc_hd__mux2_2)
                                         _2928_ (net)
                  0.05    0.00    0.54 v _4036_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4036_/X (sky130_fd_sc_hd__buf_1)
                                         _0339_ (net)
                  0.02    0.00    0.62 v _8163_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8163_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8164_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8164_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8164_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8164_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][5] (net)
                  0.03    0.00    0.29 v _4038_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4038_/X (sky130_fd_sc_hd__mux2_2)
                                         _2930_ (net)
                  0.05    0.00    0.54 v _4039_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4039_/X (sky130_fd_sc_hd__buf_1)
                                         _0340_ (net)
                  0.02    0.00    0.62 v _8164_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8164_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8165_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8165_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8165_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8165_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][6] (net)
                  0.03    0.00    0.29 v _4040_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4040_/X (sky130_fd_sc_hd__mux2_2)
                                         _2931_ (net)
                  0.05    0.00    0.54 v _4041_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4041_/X (sky130_fd_sc_hd__buf_1)
                                         _0341_ (net)
                  0.02    0.00    0.62 v _8165_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8165_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8166_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8166_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8166_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8166_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][7] (net)
                  0.03    0.00    0.29 v _4042_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4042_/X (sky130_fd_sc_hd__mux2_2)
                                         _2932_ (net)
                  0.05    0.00    0.54 v _4043_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4043_/X (sky130_fd_sc_hd__buf_1)
                                         _0342_ (net)
                  0.02    0.00    0.62 v _8166_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8166_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8167_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8167_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8167_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8167_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][8] (net)
                  0.03    0.00    0.29 v _4044_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4044_/X (sky130_fd_sc_hd__mux2_2)
                                         _2933_ (net)
                  0.05    0.00    0.54 v _4045_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4045_/X (sky130_fd_sc_hd__buf_1)
                                         _0343_ (net)
                  0.02    0.00    0.62 v _8167_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8167_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8168_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8168_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8168_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8168_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][9] (net)
                  0.03    0.00    0.29 v _4046_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4046_/X (sky130_fd_sc_hd__mux2_2)
                                         _2934_ (net)
                  0.05    0.00    0.54 v _4047_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4047_/X (sky130_fd_sc_hd__buf_1)
                                         _0344_ (net)
                  0.02    0.00    0.62 v _8168_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8168_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8169_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8169_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8169_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8169_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][10] (net)
                  0.03    0.00    0.29 v _4049_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4049_/X (sky130_fd_sc_hd__mux2_2)
                                         _2936_ (net)
                  0.05    0.00    0.54 v _4050_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4050_/X (sky130_fd_sc_hd__buf_1)
                                         _0345_ (net)
                  0.02    0.00    0.62 v _8169_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8169_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8170_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8170_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8170_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8170_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][11] (net)
                  0.03    0.00    0.29 v _4051_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4051_/X (sky130_fd_sc_hd__mux2_2)
                                         _2937_ (net)
                  0.05    0.00    0.54 v _4052_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4052_/X (sky130_fd_sc_hd__buf_1)
                                         _0346_ (net)
                  0.02    0.00    0.62 v _8170_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8170_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8171_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8171_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8171_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8171_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][12] (net)
                  0.03    0.00    0.29 v _4053_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4053_/X (sky130_fd_sc_hd__mux2_2)
                                         _2938_ (net)
                  0.05    0.00    0.54 v _4054_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4054_/X (sky130_fd_sc_hd__buf_1)
                                         _0347_ (net)
                  0.02    0.00    0.62 v _8171_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8171_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8172_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8172_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8172_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8172_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][13] (net)
                  0.03    0.00    0.29 v _4055_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4055_/X (sky130_fd_sc_hd__mux2_2)
                                         _2939_ (net)
                  0.05    0.00    0.54 v _4056_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4056_/X (sky130_fd_sc_hd__buf_1)
                                         _0348_ (net)
                  0.02    0.00    0.62 v _8172_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8172_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8173_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8173_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8173_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8173_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][14] (net)
                  0.03    0.00    0.29 v _4057_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4057_/X (sky130_fd_sc_hd__mux2_2)
                                         _2940_ (net)
                  0.05    0.00    0.54 v _4058_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4058_/X (sky130_fd_sc_hd__buf_1)
                                         _0349_ (net)
                  0.02    0.00    0.62 v _8173_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8173_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8174_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8174_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8174_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8174_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][15] (net)
                  0.03    0.00    0.29 v _4060_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4060_/X (sky130_fd_sc_hd__mux2_2)
                                         _2942_ (net)
                  0.05    0.00    0.54 v _4061_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4061_/X (sky130_fd_sc_hd__buf_1)
                                         _0350_ (net)
                  0.02    0.00    0.62 v _8174_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8174_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8175_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8175_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8175_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8175_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][16] (net)
                  0.03    0.00    0.29 v _4062_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4062_/X (sky130_fd_sc_hd__mux2_2)
                                         _2943_ (net)
                  0.05    0.00    0.54 v _4063_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4063_/X (sky130_fd_sc_hd__buf_1)
                                         _0351_ (net)
                  0.02    0.00    0.62 v _8175_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8175_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8176_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8176_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8176_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8176_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][17] (net)
                  0.03    0.00    0.29 v _4064_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4064_/X (sky130_fd_sc_hd__mux2_2)
                                         _2944_ (net)
                  0.05    0.00    0.54 v _4065_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4065_/X (sky130_fd_sc_hd__buf_1)
                                         _0352_ (net)
                  0.02    0.00    0.62 v _8176_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8176_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8177_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8177_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8177_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8177_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][18] (net)
                  0.03    0.00    0.29 v _4066_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4066_/X (sky130_fd_sc_hd__mux2_2)
                                         _2945_ (net)
                  0.05    0.00    0.54 v _4067_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4067_/X (sky130_fd_sc_hd__buf_1)
                                         _0353_ (net)
                  0.02    0.00    0.62 v _8177_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8177_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8178_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8178_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8178_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8178_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][19] (net)
                  0.03    0.00    0.29 v _4068_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4068_/X (sky130_fd_sc_hd__mux2_2)
                                         _2946_ (net)
                  0.05    0.00    0.54 v _4069_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4069_/X (sky130_fd_sc_hd__buf_1)
                                         _0354_ (net)
                  0.02    0.00    0.62 v _8178_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8178_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8179_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8179_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8179_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8179_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][20] (net)
                  0.03    0.00    0.29 v _4071_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4071_/X (sky130_fd_sc_hd__mux2_2)
                                         _2948_ (net)
                  0.05    0.00    0.54 v _4072_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4072_/X (sky130_fd_sc_hd__buf_1)
                                         _0355_ (net)
                  0.02    0.00    0.62 v _8179_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8179_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8180_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8180_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8180_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8180_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][21] (net)
                  0.03    0.00    0.29 v _4073_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4073_/X (sky130_fd_sc_hd__mux2_2)
                                         _2949_ (net)
                  0.05    0.00    0.54 v _4074_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4074_/X (sky130_fd_sc_hd__buf_1)
                                         _0356_ (net)
                  0.02    0.00    0.62 v _8180_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8180_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8181_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8181_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8181_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8181_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][22] (net)
                  0.03    0.00    0.29 v _4075_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4075_/X (sky130_fd_sc_hd__mux2_2)
                                         _2950_ (net)
                  0.05    0.00    0.54 v _4076_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4076_/X (sky130_fd_sc_hd__buf_1)
                                         _0357_ (net)
                  0.02    0.00    0.62 v _8181_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8181_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8182_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8182_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8182_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8182_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][23] (net)
                  0.03    0.00    0.29 v _4077_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4077_/X (sky130_fd_sc_hd__mux2_2)
                                         _2951_ (net)
                  0.05    0.00    0.54 v _4078_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4078_/X (sky130_fd_sc_hd__buf_1)
                                         _0358_ (net)
                  0.02    0.00    0.62 v _8182_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8182_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8183_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8183_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8183_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8183_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][24] (net)
                  0.03    0.00    0.29 v _4079_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4079_/X (sky130_fd_sc_hd__mux2_2)
                                         _2952_ (net)
                  0.05    0.00    0.54 v _4080_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4080_/X (sky130_fd_sc_hd__buf_1)
                                         _0359_ (net)
                  0.02    0.00    0.62 v _8183_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8183_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8184_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8184_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8184_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8184_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][25] (net)
                  0.03    0.00    0.29 v _4082_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4082_/X (sky130_fd_sc_hd__mux2_2)
                                         _2954_ (net)
                  0.05    0.00    0.54 v _4083_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4083_/X (sky130_fd_sc_hd__buf_1)
                                         _0360_ (net)
                  0.02    0.00    0.62 v _8184_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8184_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8185_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8185_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8185_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8185_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][26] (net)
                  0.03    0.00    0.29 v _4084_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4084_/X (sky130_fd_sc_hd__mux2_2)
                                         _2955_ (net)
                  0.05    0.00    0.54 v _4085_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4085_/X (sky130_fd_sc_hd__buf_1)
                                         _0361_ (net)
                  0.02    0.00    0.62 v _8185_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8185_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8186_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8186_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8186_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8186_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][27] (net)
                  0.03    0.00    0.29 v _4086_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4086_/X (sky130_fd_sc_hd__mux2_2)
                                         _2956_ (net)
                  0.05    0.00    0.54 v _4087_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4087_/X (sky130_fd_sc_hd__buf_1)
                                         _0362_ (net)
                  0.02    0.00    0.62 v _8186_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8186_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8187_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8187_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8187_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8187_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][28] (net)
                  0.03    0.00    0.29 v _4088_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4088_/X (sky130_fd_sc_hd__mux2_2)
                                         _2957_ (net)
                  0.05    0.00    0.54 v _4089_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4089_/X (sky130_fd_sc_hd__buf_1)
                                         _0363_ (net)
                  0.02    0.00    0.62 v _8187_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8187_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8188_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8188_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8188_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8188_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][29] (net)
                  0.03    0.00    0.29 v _4090_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4090_/X (sky130_fd_sc_hd__mux2_2)
                                         _2958_ (net)
                  0.05    0.00    0.54 v _4091_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4091_/X (sky130_fd_sc_hd__buf_1)
                                         _0364_ (net)
                  0.02    0.00    0.62 v _8188_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8188_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8189_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8189_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8189_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8189_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][30] (net)
                  0.03    0.00    0.29 v _4092_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4092_/X (sky130_fd_sc_hd__mux2_2)
                                         _2959_ (net)
                  0.05    0.00    0.54 v _4093_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4093_/X (sky130_fd_sc_hd__buf_1)
                                         _0365_ (net)
                  0.02    0.00    0.62 v _8189_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8189_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8190_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8190_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8190_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8190_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[22][31] (net)
                  0.03    0.00    0.29 v _4094_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4094_/X (sky130_fd_sc_hd__mux2_2)
                                         _2960_ (net)
                  0.05    0.00    0.54 v _4095_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4095_/X (sky130_fd_sc_hd__buf_1)
                                         _0366_ (net)
                  0.02    0.00    0.62 v _8190_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8190_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8287_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8287_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8287_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8287_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][0] (net)
                  0.03    0.00    0.29 v _4363_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4363_/X (sky130_fd_sc_hd__mux2_2)
                                         _3132_ (net)
                  0.05    0.00    0.54 v _4364_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4364_/X (sky130_fd_sc_hd__buf_1)
                                         _0463_ (net)
                  0.02    0.00    0.62 v _8287_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8287_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8288_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8288_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8288_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8288_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][1] (net)
                  0.03    0.00    0.29 v _4365_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4365_/X (sky130_fd_sc_hd__mux2_2)
                                         _3133_ (net)
                  0.05    0.00    0.54 v _4366_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4366_/X (sky130_fd_sc_hd__buf_1)
                                         _0464_ (net)
                  0.02    0.00    0.62 v _8288_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8288_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8289_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8289_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8289_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8289_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][2] (net)
                  0.03    0.00    0.29 v _4367_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4367_/X (sky130_fd_sc_hd__mux2_2)
                                         _3134_ (net)
                  0.05    0.00    0.54 v _4368_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4368_/X (sky130_fd_sc_hd__buf_1)
                                         _0465_ (net)
                  0.02    0.00    0.62 v _8289_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8289_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8290_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8290_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8290_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8290_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][3] (net)
                  0.03    0.00    0.29 v _4369_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4369_/X (sky130_fd_sc_hd__mux2_2)
                                         _3135_ (net)
                  0.05    0.00    0.54 v _4370_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4370_/X (sky130_fd_sc_hd__buf_1)
                                         _0466_ (net)
                  0.02    0.00    0.62 v _8290_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8290_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8291_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8291_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8291_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8291_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][4] (net)
                  0.03    0.00    0.29 v _4371_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4371_/X (sky130_fd_sc_hd__mux2_2)
                                         _3136_ (net)
                  0.05    0.00    0.54 v _4372_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4372_/X (sky130_fd_sc_hd__buf_1)
                                         _0467_ (net)
                  0.02    0.00    0.62 v _8291_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8291_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8292_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8292_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8292_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8292_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][5] (net)
                  0.03    0.00    0.29 v _4374_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4374_/X (sky130_fd_sc_hd__mux2_2)
                                         _3138_ (net)
                  0.05    0.00    0.54 v _4375_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4375_/X (sky130_fd_sc_hd__buf_1)
                                         _0468_ (net)
                  0.02    0.00    0.62 v _8292_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8292_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8293_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8293_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8293_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8293_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][6] (net)
                  0.03    0.00    0.29 v _4376_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4376_/X (sky130_fd_sc_hd__mux2_2)
                                         _3139_ (net)
                  0.05    0.00    0.54 v _4377_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4377_/X (sky130_fd_sc_hd__buf_1)
                                         _0469_ (net)
                  0.02    0.00    0.62 v _8293_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8293_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8294_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8294_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8294_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8294_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][7] (net)
                  0.03    0.00    0.29 v _4378_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4378_/X (sky130_fd_sc_hd__mux2_2)
                                         _3140_ (net)
                  0.05    0.00    0.54 v _4379_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4379_/X (sky130_fd_sc_hd__buf_1)
                                         _0470_ (net)
                  0.02    0.00    0.62 v _8294_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8294_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8295_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8295_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8295_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8295_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][8] (net)
                  0.03    0.00    0.29 v _4380_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4380_/X (sky130_fd_sc_hd__mux2_2)
                                         _3141_ (net)
                  0.05    0.00    0.54 v _4381_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4381_/X (sky130_fd_sc_hd__buf_1)
                                         _0471_ (net)
                  0.02    0.00    0.62 v _8295_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8295_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8296_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8296_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8296_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8296_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][9] (net)
                  0.03    0.00    0.29 v _4382_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4382_/X (sky130_fd_sc_hd__mux2_2)
                                         _3142_ (net)
                  0.05    0.00    0.54 v _4383_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4383_/X (sky130_fd_sc_hd__buf_1)
                                         _0472_ (net)
                  0.02    0.00    0.62 v _8296_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8296_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8297_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8297_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8297_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8297_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][10] (net)
                  0.03    0.00    0.29 v _4385_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4385_/X (sky130_fd_sc_hd__mux2_2)
                                         _3144_ (net)
                  0.05    0.00    0.54 v _4386_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4386_/X (sky130_fd_sc_hd__buf_1)
                                         _0473_ (net)
                  0.02    0.00    0.62 v _8297_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8297_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8298_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8298_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8298_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8298_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][11] (net)
                  0.03    0.00    0.29 v _4387_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4387_/X (sky130_fd_sc_hd__mux2_2)
                                         _3145_ (net)
                  0.05    0.00    0.54 v _4388_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4388_/X (sky130_fd_sc_hd__buf_1)
                                         _0474_ (net)
                  0.02    0.00    0.62 v _8298_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8298_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8299_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8299_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8299_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8299_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][12] (net)
                  0.03    0.00    0.29 v _4389_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4389_/X (sky130_fd_sc_hd__mux2_2)
                                         _3146_ (net)
                  0.05    0.00    0.54 v _4390_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4390_/X (sky130_fd_sc_hd__buf_1)
                                         _0475_ (net)
                  0.02    0.00    0.62 v _8299_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8299_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8300_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8300_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8300_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8300_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][13] (net)
                  0.03    0.00    0.29 v _4391_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4391_/X (sky130_fd_sc_hd__mux2_2)
                                         _3147_ (net)
                  0.05    0.00    0.54 v _4392_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4392_/X (sky130_fd_sc_hd__buf_1)
                                         _0476_ (net)
                  0.02    0.00    0.62 v _8300_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8300_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8301_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8301_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8301_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8301_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][14] (net)
                  0.03    0.00    0.29 v _4393_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4393_/X (sky130_fd_sc_hd__mux2_2)
                                         _3148_ (net)
                  0.05    0.00    0.54 v _4394_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4394_/X (sky130_fd_sc_hd__buf_1)
                                         _0477_ (net)
                  0.02    0.00    0.62 v _8301_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8301_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8302_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8302_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8302_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8302_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][15] (net)
                  0.03    0.00    0.29 v _4396_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4396_/X (sky130_fd_sc_hd__mux2_2)
                                         _3150_ (net)
                  0.05    0.00    0.54 v _4397_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4397_/X (sky130_fd_sc_hd__buf_1)
                                         _0478_ (net)
                  0.02    0.00    0.62 v _8302_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8302_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8303_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8303_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8303_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8303_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][16] (net)
                  0.03    0.00    0.29 v _4398_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4398_/X (sky130_fd_sc_hd__mux2_2)
                                         _3151_ (net)
                  0.05    0.00    0.54 v _4399_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4399_/X (sky130_fd_sc_hd__buf_1)
                                         _0479_ (net)
                  0.02    0.00    0.62 v _8303_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8303_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8304_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8304_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8304_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8304_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][17] (net)
                  0.03    0.00    0.29 v _4400_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4400_/X (sky130_fd_sc_hd__mux2_2)
                                         _3152_ (net)
                  0.05    0.00    0.54 v _4401_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4401_/X (sky130_fd_sc_hd__buf_1)
                                         _0480_ (net)
                  0.02    0.00    0.62 v _8304_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8304_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8305_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8305_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8305_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8305_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][18] (net)
                  0.03    0.00    0.29 v _4402_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4402_/X (sky130_fd_sc_hd__mux2_2)
                                         _3153_ (net)
                  0.05    0.00    0.54 v _4403_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4403_/X (sky130_fd_sc_hd__buf_1)
                                         _0481_ (net)
                  0.02    0.00    0.62 v _8305_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8305_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8306_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8306_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8306_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8306_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][19] (net)
                  0.03    0.00    0.29 v _4404_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4404_/X (sky130_fd_sc_hd__mux2_2)
                                         _3154_ (net)
                  0.05    0.00    0.54 v _4405_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4405_/X (sky130_fd_sc_hd__buf_1)
                                         _0482_ (net)
                  0.02    0.00    0.62 v _8306_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8306_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8307_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8307_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8307_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8307_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][20] (net)
                  0.03    0.00    0.29 v _4407_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4407_/X (sky130_fd_sc_hd__mux2_2)
                                         _3156_ (net)
                  0.05    0.00    0.54 v _4408_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4408_/X (sky130_fd_sc_hd__buf_1)
                                         _0483_ (net)
                  0.02    0.00    0.62 v _8307_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8307_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8308_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8308_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8308_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8308_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][21] (net)
                  0.03    0.00    0.29 v _4409_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4409_/X (sky130_fd_sc_hd__mux2_2)
                                         _3157_ (net)
                  0.05    0.00    0.54 v _4410_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4410_/X (sky130_fd_sc_hd__buf_1)
                                         _0484_ (net)
                  0.02    0.00    0.62 v _8308_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8308_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8309_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8309_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8309_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8309_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][22] (net)
                  0.03    0.00    0.29 v _4411_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4411_/X (sky130_fd_sc_hd__mux2_2)
                                         _3158_ (net)
                  0.05    0.00    0.54 v _4412_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4412_/X (sky130_fd_sc_hd__buf_1)
                                         _0485_ (net)
                  0.02    0.00    0.62 v _8309_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8309_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8310_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8310_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8310_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8310_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][23] (net)
                  0.03    0.00    0.29 v _4413_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4413_/X (sky130_fd_sc_hd__mux2_2)
                                         _3159_ (net)
                  0.05    0.00    0.54 v _4414_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4414_/X (sky130_fd_sc_hd__buf_1)
                                         _0486_ (net)
                  0.02    0.00    0.62 v _8310_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8310_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8311_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8311_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8311_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8311_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][24] (net)
                  0.03    0.00    0.29 v _4415_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4415_/X (sky130_fd_sc_hd__mux2_2)
                                         _3160_ (net)
                  0.05    0.00    0.54 v _4416_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4416_/X (sky130_fd_sc_hd__buf_1)
                                         _0487_ (net)
                  0.02    0.00    0.62 v _8311_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8311_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8312_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8312_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8312_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8312_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][25] (net)
                  0.03    0.00    0.29 v _4418_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4418_/X (sky130_fd_sc_hd__mux2_2)
                                         _3162_ (net)
                  0.05    0.00    0.54 v _4419_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4419_/X (sky130_fd_sc_hd__buf_1)
                                         _0488_ (net)
                  0.02    0.00    0.62 v _8312_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8312_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8313_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8313_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8313_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8313_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][26] (net)
                  0.03    0.00    0.29 v _4420_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4420_/X (sky130_fd_sc_hd__mux2_2)
                                         _3163_ (net)
                  0.05    0.00    0.54 v _4421_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4421_/X (sky130_fd_sc_hd__buf_1)
                                         _0489_ (net)
                  0.02    0.00    0.62 v _8313_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8313_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8314_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8314_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8314_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8314_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][27] (net)
                  0.03    0.00    0.29 v _4422_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4422_/X (sky130_fd_sc_hd__mux2_2)
                                         _3164_ (net)
                  0.05    0.00    0.54 v _4423_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4423_/X (sky130_fd_sc_hd__buf_1)
                                         _0490_ (net)
                  0.02    0.00    0.62 v _8314_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8314_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8315_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8315_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8315_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8315_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][28] (net)
                  0.03    0.00    0.29 v _4424_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4424_/X (sky130_fd_sc_hd__mux2_2)
                                         _3165_ (net)
                  0.05    0.00    0.54 v _4425_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4425_/X (sky130_fd_sc_hd__buf_1)
                                         _0491_ (net)
                  0.02    0.00    0.62 v _8315_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8315_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8316_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8316_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8316_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8316_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][29] (net)
                  0.03    0.00    0.29 v _4426_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4426_/X (sky130_fd_sc_hd__mux2_2)
                                         _3166_ (net)
                  0.05    0.00    0.54 v _4427_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4427_/X (sky130_fd_sc_hd__buf_1)
                                         _0492_ (net)
                  0.02    0.00    0.62 v _8316_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8316_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8317_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8317_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8317_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8317_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][30] (net)
                  0.03    0.00    0.29 v _4428_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4428_/X (sky130_fd_sc_hd__mux2_2)
                                         _3167_ (net)
                  0.05    0.00    0.54 v _4429_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4429_/X (sky130_fd_sc_hd__buf_1)
                                         _0493_ (net)
                  0.02    0.00    0.62 v _8317_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8317_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8318_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8318_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8318_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8318_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[26][31] (net)
                  0.03    0.00    0.29 v _4430_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4430_/X (sky130_fd_sc_hd__mux2_2)
                                         _3168_ (net)
                  0.05    0.00    0.54 v _4431_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4431_/X (sky130_fd_sc_hd__buf_1)
                                         _0494_ (net)
                  0.02    0.00    0.62 v _8318_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8318_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8415_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8415_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8415_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8415_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][0] (net)
                  0.03    0.00    0.29 v _4669_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4669_/X (sky130_fd_sc_hd__mux2_2)
                                         _3310_ (net)
                  0.05    0.00    0.54 v _4670_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4670_/X (sky130_fd_sc_hd__buf_1)
                                         _0591_ (net)
                  0.02    0.00    0.62 v _8415_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8415_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8416_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8416_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8416_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8416_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][1] (net)
                  0.03    0.00    0.29 v _4671_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4671_/X (sky130_fd_sc_hd__mux2_2)
                                         _3311_ (net)
                  0.05    0.00    0.54 v _4672_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4672_/X (sky130_fd_sc_hd__buf_1)
                                         _0592_ (net)
                  0.02    0.00    0.62 v _8416_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8416_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8417_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8417_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8417_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8417_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][2] (net)
                  0.03    0.00    0.29 v _4673_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4673_/X (sky130_fd_sc_hd__mux2_2)
                                         _3312_ (net)
                  0.05    0.00    0.54 v _4674_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4674_/X (sky130_fd_sc_hd__buf_1)
                                         _0593_ (net)
                  0.02    0.00    0.62 v _8417_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8417_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8418_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8418_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8418_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8418_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][3] (net)
                  0.03    0.00    0.29 v _4675_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4675_/X (sky130_fd_sc_hd__mux2_2)
                                         _3313_ (net)
                  0.05    0.00    0.54 v _4676_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4676_/X (sky130_fd_sc_hd__buf_1)
                                         _0594_ (net)
                  0.02    0.00    0.62 v _8418_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8418_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8419_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8419_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8419_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8419_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][4] (net)
                  0.03    0.00    0.29 v _4677_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4677_/X (sky130_fd_sc_hd__mux2_2)
                                         _3314_ (net)
                  0.05    0.00    0.54 v _4678_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4678_/X (sky130_fd_sc_hd__buf_1)
                                         _0595_ (net)
                  0.02    0.00    0.62 v _8419_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8419_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8420_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8420_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8420_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8420_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][5] (net)
                  0.03    0.00    0.29 v _4680_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4680_/X (sky130_fd_sc_hd__mux2_2)
                                         _3316_ (net)
                  0.05    0.00    0.54 v _4681_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4681_/X (sky130_fd_sc_hd__buf_1)
                                         _0596_ (net)
                  0.02    0.00    0.62 v _8420_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8420_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8421_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8421_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8421_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8421_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][6] (net)
                  0.03    0.00    0.29 v _4682_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4682_/X (sky130_fd_sc_hd__mux2_2)
                                         _3317_ (net)
                  0.05    0.00    0.54 v _4683_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4683_/X (sky130_fd_sc_hd__buf_1)
                                         _0597_ (net)
                  0.02    0.00    0.62 v _8421_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8421_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8422_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8422_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8422_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8422_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][7] (net)
                  0.03    0.00    0.29 v _4684_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4684_/X (sky130_fd_sc_hd__mux2_2)
                                         _3318_ (net)
                  0.05    0.00    0.54 v _4685_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4685_/X (sky130_fd_sc_hd__buf_1)
                                         _0598_ (net)
                  0.02    0.00    0.62 v _8422_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8422_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8423_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8423_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8423_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8423_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][8] (net)
                  0.03    0.00    0.29 v _4686_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4686_/X (sky130_fd_sc_hd__mux2_2)
                                         _3319_ (net)
                  0.05    0.00    0.54 v _4687_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4687_/X (sky130_fd_sc_hd__buf_1)
                                         _0599_ (net)
                  0.02    0.00    0.62 v _8423_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8423_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8424_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8424_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8424_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8424_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][9] (net)
                  0.03    0.00    0.29 v _4688_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4688_/X (sky130_fd_sc_hd__mux2_2)
                                         _3320_ (net)
                  0.05    0.00    0.54 v _4689_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4689_/X (sky130_fd_sc_hd__buf_1)
                                         _0600_ (net)
                  0.02    0.00    0.62 v _8424_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8424_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8425_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8425_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8425_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8425_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][10] (net)
                  0.03    0.00    0.29 v _4691_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4691_/X (sky130_fd_sc_hd__mux2_2)
                                         _3322_ (net)
                  0.05    0.00    0.54 v _4692_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4692_/X (sky130_fd_sc_hd__buf_1)
                                         _0601_ (net)
                  0.02    0.00    0.62 v _8425_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8425_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8426_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8426_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8426_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8426_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][11] (net)
                  0.03    0.00    0.29 v _4693_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4693_/X (sky130_fd_sc_hd__mux2_2)
                                         _3323_ (net)
                  0.05    0.00    0.54 v _4694_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4694_/X (sky130_fd_sc_hd__buf_1)
                                         _0602_ (net)
                  0.02    0.00    0.62 v _8426_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8426_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8427_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8427_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8427_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8427_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][12] (net)
                  0.03    0.00    0.29 v _4695_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4695_/X (sky130_fd_sc_hd__mux2_2)
                                         _3324_ (net)
                  0.05    0.00    0.54 v _4696_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4696_/X (sky130_fd_sc_hd__buf_1)
                                         _0603_ (net)
                  0.02    0.00    0.62 v _8427_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8427_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8428_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8428_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8428_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8428_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][13] (net)
                  0.03    0.00    0.29 v _4697_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4697_/X (sky130_fd_sc_hd__mux2_2)
                                         _3325_ (net)
                  0.05    0.00    0.54 v _4698_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4698_/X (sky130_fd_sc_hd__buf_1)
                                         _0604_ (net)
                  0.02    0.00    0.62 v _8428_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8428_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8429_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8429_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8429_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8429_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][14] (net)
                  0.03    0.00    0.29 v _4699_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4699_/X (sky130_fd_sc_hd__mux2_2)
                                         _3326_ (net)
                  0.05    0.00    0.54 v _4700_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4700_/X (sky130_fd_sc_hd__buf_1)
                                         _0605_ (net)
                  0.02    0.00    0.62 v _8429_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8429_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8430_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8430_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8430_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8430_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][15] (net)
                  0.03    0.00    0.29 v _4702_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4702_/X (sky130_fd_sc_hd__mux2_2)
                                         _3328_ (net)
                  0.05    0.00    0.54 v _4703_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4703_/X (sky130_fd_sc_hd__buf_1)
                                         _0606_ (net)
                  0.02    0.00    0.62 v _8430_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8430_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8431_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8431_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8431_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8431_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][16] (net)
                  0.03    0.00    0.29 v _4704_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4704_/X (sky130_fd_sc_hd__mux2_2)
                                         _3329_ (net)
                  0.05    0.00    0.54 v _4705_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4705_/X (sky130_fd_sc_hd__buf_1)
                                         _0607_ (net)
                  0.02    0.00    0.62 v _8431_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8431_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8432_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8432_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8432_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8432_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][17] (net)
                  0.03    0.00    0.29 v _4706_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4706_/X (sky130_fd_sc_hd__mux2_2)
                                         _3330_ (net)
                  0.05    0.00    0.54 v _4707_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4707_/X (sky130_fd_sc_hd__buf_1)
                                         _0608_ (net)
                  0.02    0.00    0.62 v _8432_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8432_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8433_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8433_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8433_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8433_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][18] (net)
                  0.03    0.00    0.29 v _4708_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4708_/X (sky130_fd_sc_hd__mux2_2)
                                         _3331_ (net)
                  0.05    0.00    0.54 v _4709_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4709_/X (sky130_fd_sc_hd__buf_1)
                                         _0609_ (net)
                  0.02    0.00    0.62 v _8433_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8433_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8434_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8434_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8434_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8434_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][19] (net)
                  0.03    0.00    0.29 v _4710_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4710_/X (sky130_fd_sc_hd__mux2_2)
                                         _3332_ (net)
                  0.05    0.00    0.54 v _4711_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4711_/X (sky130_fd_sc_hd__buf_1)
                                         _0610_ (net)
                  0.02    0.00    0.62 v _8434_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8434_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8435_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8435_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8435_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8435_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][20] (net)
                  0.03    0.00    0.29 v _4713_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4713_/X (sky130_fd_sc_hd__mux2_2)
                                         _3334_ (net)
                  0.05    0.00    0.54 v _4714_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4714_/X (sky130_fd_sc_hd__buf_1)
                                         _0611_ (net)
                  0.02    0.00    0.62 v _8435_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8435_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8436_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8436_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8436_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8436_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][21] (net)
                  0.03    0.00    0.29 v _4715_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4715_/X (sky130_fd_sc_hd__mux2_2)
                                         _3335_ (net)
                  0.05    0.00    0.54 v _4716_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4716_/X (sky130_fd_sc_hd__buf_1)
                                         _0612_ (net)
                  0.02    0.00    0.62 v _8436_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8436_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8437_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8437_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8437_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8437_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][22] (net)
                  0.03    0.00    0.29 v _4717_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4717_/X (sky130_fd_sc_hd__mux2_2)
                                         _3336_ (net)
                  0.05    0.00    0.54 v _4718_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4718_/X (sky130_fd_sc_hd__buf_1)
                                         _0613_ (net)
                  0.02    0.00    0.62 v _8437_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8437_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8438_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8438_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8438_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8438_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][23] (net)
                  0.03    0.00    0.29 v _4719_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4719_/X (sky130_fd_sc_hd__mux2_2)
                                         _3337_ (net)
                  0.05    0.00    0.54 v _4720_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4720_/X (sky130_fd_sc_hd__buf_1)
                                         _0614_ (net)
                  0.02    0.00    0.62 v _8438_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8438_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8439_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8439_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8439_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8439_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][24] (net)
                  0.03    0.00    0.29 v _4721_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4721_/X (sky130_fd_sc_hd__mux2_2)
                                         _3338_ (net)
                  0.05    0.00    0.54 v _4722_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4722_/X (sky130_fd_sc_hd__buf_1)
                                         _0615_ (net)
                  0.02    0.00    0.62 v _8439_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8439_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8440_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8440_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8440_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8440_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][25] (net)
                  0.03    0.00    0.29 v _4724_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4724_/X (sky130_fd_sc_hd__mux2_2)
                                         _3340_ (net)
                  0.05    0.00    0.54 v _4725_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4725_/X (sky130_fd_sc_hd__buf_1)
                                         _0616_ (net)
                  0.02    0.00    0.62 v _8440_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8440_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8441_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8441_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8441_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8441_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][26] (net)
                  0.03    0.00    0.29 v _4726_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4726_/X (sky130_fd_sc_hd__mux2_2)
                                         _3341_ (net)
                  0.05    0.00    0.54 v _4727_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4727_/X (sky130_fd_sc_hd__buf_1)
                                         _0617_ (net)
                  0.02    0.00    0.62 v _8441_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8441_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8442_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8442_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8442_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8442_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][27] (net)
                  0.03    0.00    0.29 v _4728_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4728_/X (sky130_fd_sc_hd__mux2_2)
                                         _3342_ (net)
                  0.05    0.00    0.54 v _4729_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4729_/X (sky130_fd_sc_hd__buf_1)
                                         _0618_ (net)
                  0.02    0.00    0.62 v _8442_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8442_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8443_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8443_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8443_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8443_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][28] (net)
                  0.03    0.00    0.29 v _4730_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4730_/X (sky130_fd_sc_hd__mux2_2)
                                         _3343_ (net)
                  0.05    0.00    0.54 v _4731_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4731_/X (sky130_fd_sc_hd__buf_1)
                                         _0619_ (net)
                  0.02    0.00    0.62 v _8443_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8443_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8444_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8444_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8444_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8444_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][29] (net)
                  0.03    0.00    0.29 v _4732_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4732_/X (sky130_fd_sc_hd__mux2_2)
                                         _3344_ (net)
                  0.05    0.00    0.54 v _4733_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4733_/X (sky130_fd_sc_hd__buf_1)
                                         _0620_ (net)
                  0.02    0.00    0.62 v _8444_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8444_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8445_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8445_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8445_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8445_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][30] (net)
                  0.03    0.00    0.29 v _4734_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4734_/X (sky130_fd_sc_hd__mux2_2)
                                         _3345_ (net)
                  0.05    0.00    0.54 v _4735_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4735_/X (sky130_fd_sc_hd__buf_1)
                                         _0621_ (net)
                  0.02    0.00    0.62 v _8445_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8445_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8446_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8446_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8446_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.00    0.03    0.29    0.29 v _8446_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[30][31] (net)
                  0.03    0.00    0.29 v _4736_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4736_/X (sky130_fd_sc_hd__mux2_2)
                                         _3346_ (net)
                  0.05    0.00    0.54 v _4737_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4737_/X (sky130_fd_sc_hd__buf_1)
                                         _0622_ (net)
                  0.02    0.00    0.62 v _8446_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8446_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7839_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7839_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7839_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7839_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][0] (net)
                  0.03    0.00    0.29 v _7130_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7130_/X (sky130_fd_sc_hd__mux2_2)
                                         _2403_ (net)
                  0.05    0.00    0.54 v _7131_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7131_/X (sky130_fd_sc_hd__buf_1)
                                         _0015_ (net)
                  0.02    0.00    0.62 v _7839_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7839_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7840_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7840_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7840_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7840_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][1] (net)
                  0.03    0.00    0.29 v _7133_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7133_/X (sky130_fd_sc_hd__mux2_2)
                                         _2405_ (net)
                  0.05    0.00    0.54 v _7134_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7134_/X (sky130_fd_sc_hd__buf_1)
                                         _0016_ (net)
                  0.02    0.00    0.62 v _7840_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7840_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7841_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7841_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7841_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7841_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][2] (net)
                  0.03    0.00    0.29 v _7136_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7136_/X (sky130_fd_sc_hd__mux2_2)
                                         _2407_ (net)
                  0.05    0.00    0.54 v _7137_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7137_/X (sky130_fd_sc_hd__buf_1)
                                         _0017_ (net)
                  0.02    0.00    0.62 v _7841_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7841_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7842_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7842_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7842_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7842_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][3] (net)
                  0.03    0.00    0.29 v _7139_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7139_/X (sky130_fd_sc_hd__mux2_2)
                                         _2409_ (net)
                  0.05    0.00    0.54 v _7140_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7140_/X (sky130_fd_sc_hd__buf_1)
                                         _0018_ (net)
                  0.02    0.00    0.62 v _7842_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7842_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7843_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7843_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7843_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7843_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][4] (net)
                  0.03    0.00    0.29 v _7142_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7142_/X (sky130_fd_sc_hd__mux2_2)
                                         _2411_ (net)
                  0.05    0.00    0.54 v _7143_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7143_/X (sky130_fd_sc_hd__buf_1)
                                         _0019_ (net)
                  0.02    0.00    0.62 v _7843_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7843_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7844_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7844_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7844_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7844_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][5] (net)
                  0.03    0.00    0.29 v _7146_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7146_/X (sky130_fd_sc_hd__mux2_2)
                                         _2414_ (net)
                  0.05    0.00    0.54 v _7147_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7147_/X (sky130_fd_sc_hd__buf_1)
                                         _0020_ (net)
                  0.02    0.00    0.62 v _7844_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7844_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7845_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7845_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7845_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7845_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][6] (net)
                  0.03    0.00    0.29 v _7149_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7149_/X (sky130_fd_sc_hd__mux2_2)
                                         _2416_ (net)
                  0.05    0.00    0.54 v _7150_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7150_/X (sky130_fd_sc_hd__buf_1)
                                         _0021_ (net)
                  0.02    0.00    0.62 v _7845_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7845_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7846_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7846_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7846_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7846_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][7] (net)
                  0.03    0.00    0.29 v _7152_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7152_/X (sky130_fd_sc_hd__mux2_2)
                                         _2418_ (net)
                  0.05    0.00    0.54 v _7153_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7153_/X (sky130_fd_sc_hd__buf_1)
                                         _0022_ (net)
                  0.02    0.00    0.62 v _7846_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7846_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7847_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7847_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7847_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7847_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][8] (net)
                  0.03    0.00    0.29 v _7155_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7155_/X (sky130_fd_sc_hd__mux2_2)
                                         _2420_ (net)
                  0.05    0.00    0.54 v _7156_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7156_/X (sky130_fd_sc_hd__buf_1)
                                         _0023_ (net)
                  0.02    0.00    0.62 v _7847_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7847_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7848_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7848_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7848_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7848_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][9] (net)
                  0.03    0.00    0.29 v _7158_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7158_/X (sky130_fd_sc_hd__mux2_2)
                                         _2422_ (net)
                  0.05    0.00    0.54 v _7159_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7159_/X (sky130_fd_sc_hd__buf_1)
                                         _0024_ (net)
                  0.02    0.00    0.62 v _7848_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7848_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7849_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7849_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7849_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7849_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][10] (net)
                  0.03    0.00    0.29 v _7162_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7162_/X (sky130_fd_sc_hd__mux2_2)
                                         _2425_ (net)
                  0.05    0.00    0.54 v _7163_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7163_/X (sky130_fd_sc_hd__buf_1)
                                         _0025_ (net)
                  0.02    0.00    0.62 v _7849_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7849_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7850_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7850_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7850_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7850_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][11] (net)
                  0.03    0.00    0.29 v _7165_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7165_/X (sky130_fd_sc_hd__mux2_2)
                                         _2427_ (net)
                  0.05    0.00    0.54 v _7166_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7166_/X (sky130_fd_sc_hd__buf_1)
                                         _0026_ (net)
                  0.02    0.00    0.62 v _7850_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7850_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7851_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7851_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7851_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7851_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][12] (net)
                  0.03    0.00    0.29 v _7168_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7168_/X (sky130_fd_sc_hd__mux2_2)
                                         _2429_ (net)
                  0.05    0.00    0.54 v _7169_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7169_/X (sky130_fd_sc_hd__buf_1)
                                         _0027_ (net)
                  0.02    0.00    0.62 v _7851_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7851_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7852_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7852_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7852_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7852_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][13] (net)
                  0.03    0.00    0.29 v _7171_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7171_/X (sky130_fd_sc_hd__mux2_2)
                                         _2431_ (net)
                  0.05    0.00    0.54 v _7172_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7172_/X (sky130_fd_sc_hd__buf_1)
                                         _0028_ (net)
                  0.02    0.00    0.62 v _7852_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7852_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7853_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7853_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7853_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7853_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][14] (net)
                  0.03    0.00    0.29 v _7174_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7174_/X (sky130_fd_sc_hd__mux2_2)
                                         _2433_ (net)
                  0.05    0.00    0.54 v _7175_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7175_/X (sky130_fd_sc_hd__buf_1)
                                         _0029_ (net)
                  0.02    0.00    0.62 v _7853_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7853_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7854_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7854_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7854_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7854_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][15] (net)
                  0.03    0.00    0.29 v _7178_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7178_/X (sky130_fd_sc_hd__mux2_2)
                                         _2436_ (net)
                  0.05    0.00    0.54 v _7179_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7179_/X (sky130_fd_sc_hd__buf_1)
                                         _0030_ (net)
                  0.02    0.00    0.62 v _7854_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7854_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7855_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7855_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7855_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7855_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][16] (net)
                  0.03    0.00    0.29 v _7181_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7181_/X (sky130_fd_sc_hd__mux2_2)
                                         _2438_ (net)
                  0.05    0.00    0.54 v _7182_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7182_/X (sky130_fd_sc_hd__buf_1)
                                         _0031_ (net)
                  0.02    0.00    0.62 v _7855_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7855_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7856_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7856_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7856_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7856_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][17] (net)
                  0.03    0.00    0.29 v _7183_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7183_/X (sky130_fd_sc_hd__mux2_2)
                                         _2439_ (net)
                  0.05    0.00    0.54 v _7184_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7184_/X (sky130_fd_sc_hd__buf_1)
                                         _0032_ (net)
                  0.02    0.00    0.62 v _7856_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7856_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7857_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7857_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7857_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7857_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][18] (net)
                  0.03    0.00    0.29 v _7185_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7185_/X (sky130_fd_sc_hd__mux2_2)
                                         _2440_ (net)
                  0.05    0.00    0.54 v _7186_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7186_/X (sky130_fd_sc_hd__buf_1)
                                         _0033_ (net)
                  0.02    0.00    0.62 v _7857_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7857_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7858_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7858_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7858_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7858_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][19] (net)
                  0.03    0.00    0.29 v _7187_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7187_/X (sky130_fd_sc_hd__mux2_2)
                                         _2441_ (net)
                  0.05    0.00    0.54 v _7188_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7188_/X (sky130_fd_sc_hd__buf_1)
                                         _0034_ (net)
                  0.02    0.00    0.62 v _7858_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7858_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7859_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7859_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7859_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7859_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][20] (net)
                  0.03    0.00    0.29 v _7190_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7190_/X (sky130_fd_sc_hd__mux2_2)
                                         _2443_ (net)
                  0.05    0.00    0.54 v _7191_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7191_/X (sky130_fd_sc_hd__buf_1)
                                         _0035_ (net)
                  0.02    0.00    0.62 v _7859_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7859_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7860_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7860_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7860_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7860_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][21] (net)
                  0.03    0.00    0.29 v _7192_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7192_/X (sky130_fd_sc_hd__mux2_2)
                                         _2444_ (net)
                  0.05    0.00    0.54 v _7193_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7193_/X (sky130_fd_sc_hd__buf_1)
                                         _0036_ (net)
                  0.02    0.00    0.62 v _7860_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7860_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7861_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7861_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7861_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7861_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][22] (net)
                  0.03    0.00    0.29 v _7194_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7194_/X (sky130_fd_sc_hd__mux2_2)
                                         _2445_ (net)
                  0.05    0.00    0.54 v _7195_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7195_/X (sky130_fd_sc_hd__buf_1)
                                         _0037_ (net)
                  0.02    0.00    0.62 v _7861_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7861_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7862_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7862_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7862_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7862_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][23] (net)
                  0.03    0.00    0.29 v _7196_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7196_/X (sky130_fd_sc_hd__mux2_2)
                                         _2446_ (net)
                  0.05    0.00    0.54 v _7197_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7197_/X (sky130_fd_sc_hd__buf_1)
                                         _0038_ (net)
                  0.02    0.00    0.62 v _7862_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7862_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7863_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7863_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7863_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7863_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][24] (net)
                  0.03    0.00    0.29 v _7198_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7198_/X (sky130_fd_sc_hd__mux2_2)
                                         _2447_ (net)
                  0.05    0.00    0.54 v _7199_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7199_/X (sky130_fd_sc_hd__buf_1)
                                         _0039_ (net)
                  0.02    0.00    0.62 v _7863_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7863_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7864_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7864_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7864_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7864_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][25] (net)
                  0.03    0.00    0.29 v _7201_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7201_/X (sky130_fd_sc_hd__mux2_2)
                                         _2449_ (net)
                  0.05    0.00    0.54 v _7202_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7202_/X (sky130_fd_sc_hd__buf_1)
                                         _0040_ (net)
                  0.02    0.00    0.62 v _7864_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7864_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7865_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7865_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7865_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7865_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][26] (net)
                  0.03    0.00    0.29 v _7203_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7203_/X (sky130_fd_sc_hd__mux2_2)
                                         _2450_ (net)
                  0.05    0.00    0.54 v _7204_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7204_/X (sky130_fd_sc_hd__buf_1)
                                         _0041_ (net)
                  0.02    0.00    0.62 v _7865_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7865_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7866_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7866_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7866_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7866_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][27] (net)
                  0.03    0.00    0.29 v _7205_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7205_/X (sky130_fd_sc_hd__mux2_2)
                                         _2451_ (net)
                  0.05    0.00    0.54 v _7206_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7206_/X (sky130_fd_sc_hd__buf_1)
                                         _0042_ (net)
                  0.02    0.00    0.62 v _7866_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7866_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7867_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7867_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7867_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7867_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][28] (net)
                  0.03    0.00    0.29 v _7207_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7207_/X (sky130_fd_sc_hd__mux2_2)
                                         _2452_ (net)
                  0.05    0.00    0.54 v _7208_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7208_/X (sky130_fd_sc_hd__buf_1)
                                         _0043_ (net)
                  0.02    0.00    0.62 v _7867_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7867_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7868_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7868_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7868_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7868_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][29] (net)
                  0.03    0.00    0.29 v _7209_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7209_/X (sky130_fd_sc_hd__mux2_2)
                                         _2453_ (net)
                  0.05    0.00    0.54 v _7210_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7210_/X (sky130_fd_sc_hd__buf_1)
                                         _0044_ (net)
                  0.02    0.00    0.62 v _7868_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7868_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7869_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7869_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7869_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7869_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][30] (net)
                  0.03    0.00    0.29 v _7211_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7211_/X (sky130_fd_sc_hd__mux2_2)
                                         _2454_ (net)
                  0.05    0.00    0.54 v _7212_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7212_/X (sky130_fd_sc_hd__buf_1)
                                         _0045_ (net)
                  0.02    0.00    0.62 v _7869_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7869_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7870_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7870_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7870_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7870_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[12][31] (net)
                  0.03    0.00    0.29 v _7213_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7213_/X (sky130_fd_sc_hd__mux2_2)
                                         _2455_ (net)
                  0.05    0.00    0.54 v _7214_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7214_/X (sky130_fd_sc_hd__buf_1)
                                         _0046_ (net)
                  0.02    0.00    0.62 v _7870_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7870_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7967_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7967_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7967_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7967_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][0] (net)
                  0.03    0.00    0.29 v _7503_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7503_/X (sky130_fd_sc_hd__mux2_2)
                                         _2648_ (net)
                  0.05    0.00    0.54 v _7504_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7504_/X (sky130_fd_sc_hd__buf_1)
                                         _0143_ (net)
                  0.02    0.00    0.62 v _7967_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7967_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7968_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7968_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7968_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7968_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][1] (net)
                  0.03    0.00    0.29 v _7505_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7505_/X (sky130_fd_sc_hd__mux2_2)
                                         _2649_ (net)
                  0.05    0.00    0.54 v _7506_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7506_/X (sky130_fd_sc_hd__buf_1)
                                         _0144_ (net)
                  0.02    0.00    0.62 v _7968_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7968_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7969_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7969_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7969_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7969_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][2] (net)
                  0.03    0.00    0.29 v _7507_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7507_/X (sky130_fd_sc_hd__mux2_2)
                                         _2650_ (net)
                  0.05    0.00    0.54 v _7508_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7508_/X (sky130_fd_sc_hd__buf_1)
                                         _0145_ (net)
                  0.02    0.00    0.62 v _7969_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7969_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7970_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7970_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7970_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7970_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][3] (net)
                  0.03    0.00    0.29 v _7509_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7509_/X (sky130_fd_sc_hd__mux2_2)
                                         _2651_ (net)
                  0.05    0.00    0.54 v _7510_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7510_/X (sky130_fd_sc_hd__buf_1)
                                         _0146_ (net)
                  0.02    0.00    0.62 v _7970_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7970_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7971_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7971_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7971_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7971_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][4] (net)
                  0.03    0.00    0.29 v _7511_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7511_/X (sky130_fd_sc_hd__mux2_2)
                                         _2652_ (net)
                  0.05    0.00    0.54 v _7512_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7512_/X (sky130_fd_sc_hd__buf_1)
                                         _0147_ (net)
                  0.02    0.00    0.62 v _7971_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7971_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7972_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7972_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7972_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7972_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][5] (net)
                  0.03    0.00    0.29 v _7514_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7514_/X (sky130_fd_sc_hd__mux2_2)
                                         _2654_ (net)
                  0.05    0.00    0.54 v _7515_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7515_/X (sky130_fd_sc_hd__buf_1)
                                         _0148_ (net)
                  0.02    0.00    0.62 v _7972_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7972_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7973_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7973_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7973_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7973_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][6] (net)
                  0.03    0.00    0.29 v _7516_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7516_/X (sky130_fd_sc_hd__mux2_2)
                                         _2655_ (net)
                  0.05    0.00    0.54 v _7517_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7517_/X (sky130_fd_sc_hd__buf_1)
                                         _0149_ (net)
                  0.02    0.00    0.62 v _7973_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7973_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7974_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7974_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7974_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7974_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][7] (net)
                  0.03    0.00    0.29 v _7518_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7518_/X (sky130_fd_sc_hd__mux2_2)
                                         _2656_ (net)
                  0.05    0.00    0.54 v _7519_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7519_/X (sky130_fd_sc_hd__buf_1)
                                         _0150_ (net)
                  0.02    0.00    0.62 v _7974_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7974_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7975_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7975_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7975_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7975_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][8] (net)
                  0.03    0.00    0.29 v _7520_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7520_/X (sky130_fd_sc_hd__mux2_2)
                                         _2657_ (net)
                  0.05    0.00    0.54 v _7521_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7521_/X (sky130_fd_sc_hd__buf_1)
                                         _0151_ (net)
                  0.02    0.00    0.62 v _7975_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7975_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7976_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7976_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7976_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7976_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][9] (net)
                  0.03    0.00    0.29 v _7522_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7522_/X (sky130_fd_sc_hd__mux2_2)
                                         _2658_ (net)
                  0.05    0.00    0.54 v _7523_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7523_/X (sky130_fd_sc_hd__buf_1)
                                         _0152_ (net)
                  0.02    0.00    0.62 v _7976_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7976_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7977_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7977_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7977_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7977_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][10] (net)
                  0.03    0.00    0.29 v _7525_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7525_/X (sky130_fd_sc_hd__mux2_2)
                                         _2660_ (net)
                  0.05    0.00    0.54 v _7526_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7526_/X (sky130_fd_sc_hd__buf_1)
                                         _0153_ (net)
                  0.02    0.00    0.62 v _7977_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7977_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7978_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7978_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7978_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7978_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][11] (net)
                  0.03    0.00    0.29 v _7527_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7527_/X (sky130_fd_sc_hd__mux2_2)
                                         _2661_ (net)
                  0.05    0.00    0.54 v _7528_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7528_/X (sky130_fd_sc_hd__buf_1)
                                         _0154_ (net)
                  0.02    0.00    0.62 v _7978_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7978_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7979_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7979_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7979_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7979_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][12] (net)
                  0.03    0.00    0.29 v _7529_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7529_/X (sky130_fd_sc_hd__mux2_2)
                                         _2662_ (net)
                  0.05    0.00    0.54 v _7530_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7530_/X (sky130_fd_sc_hd__buf_1)
                                         _0155_ (net)
                  0.02    0.00    0.62 v _7979_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7979_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7980_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7980_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7980_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7980_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][13] (net)
                  0.03    0.00    0.29 v _7531_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7531_/X (sky130_fd_sc_hd__mux2_2)
                                         _2663_ (net)
                  0.05    0.00    0.54 v _7532_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7532_/X (sky130_fd_sc_hd__buf_1)
                                         _0156_ (net)
                  0.02    0.00    0.62 v _7980_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7980_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7981_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7981_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7981_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7981_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][14] (net)
                  0.03    0.00    0.29 v _7533_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7533_/X (sky130_fd_sc_hd__mux2_2)
                                         _2664_ (net)
                  0.05    0.00    0.54 v _7534_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7534_/X (sky130_fd_sc_hd__buf_1)
                                         _0157_ (net)
                  0.02    0.00    0.62 v _7981_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7981_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7982_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7982_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7982_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7982_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][15] (net)
                  0.03    0.00    0.29 v _7536_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7536_/X (sky130_fd_sc_hd__mux2_2)
                                         _2666_ (net)
                  0.05    0.00    0.54 v _7537_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7537_/X (sky130_fd_sc_hd__buf_1)
                                         _0158_ (net)
                  0.02    0.00    0.62 v _7982_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7982_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7983_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7983_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7983_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7983_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][16] (net)
                  0.03    0.00    0.29 v _7538_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7538_/X (sky130_fd_sc_hd__mux2_2)
                                         _2667_ (net)
                  0.05    0.00    0.54 v _7539_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7539_/X (sky130_fd_sc_hd__buf_1)
                                         _0159_ (net)
                  0.02    0.00    0.62 v _7983_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7983_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7984_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7984_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7984_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7984_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][17] (net)
                  0.03    0.00    0.29 v _7541_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7541_/X (sky130_fd_sc_hd__mux2_2)
                                         _2669_ (net)
                  0.05    0.00    0.54 v _7542_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7542_/X (sky130_fd_sc_hd__buf_1)
                                         _0160_ (net)
                  0.02    0.00    0.62 v _7984_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7984_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7985_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7985_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7985_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7985_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][18] (net)
                  0.03    0.00    0.29 v _7544_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7544_/X (sky130_fd_sc_hd__mux2_2)
                                         _2671_ (net)
                  0.05    0.00    0.54 v _7545_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7545_/X (sky130_fd_sc_hd__buf_1)
                                         _0161_ (net)
                  0.02    0.00    0.62 v _7985_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7985_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7986_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7986_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7986_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7986_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][19] (net)
                  0.03    0.00    0.29 v _7547_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7547_/X (sky130_fd_sc_hd__mux2_2)
                                         _2673_ (net)
                  0.05    0.00    0.54 v _7548_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7548_/X (sky130_fd_sc_hd__buf_1)
                                         _0162_ (net)
                  0.02    0.00    0.62 v _7986_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7986_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7987_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7987_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7987_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7987_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][20] (net)
                  0.03    0.00    0.29 v _7551_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7551_/X (sky130_fd_sc_hd__mux2_2)
                                         _2676_ (net)
                  0.05    0.00    0.54 v _7552_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7552_/X (sky130_fd_sc_hd__buf_1)
                                         _0163_ (net)
                  0.02    0.00    0.62 v _7987_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7987_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7988_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7988_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7988_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7988_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][21] (net)
                  0.03    0.00    0.29 v _7554_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7554_/X (sky130_fd_sc_hd__mux2_2)
                                         _2678_ (net)
                  0.05    0.00    0.54 v _7555_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7555_/X (sky130_fd_sc_hd__buf_1)
                                         _0164_ (net)
                  0.02    0.00    0.62 v _7988_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7988_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7989_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7989_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7989_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7989_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][22] (net)
                  0.03    0.00    0.29 v _7557_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7557_/X (sky130_fd_sc_hd__mux2_2)
                                         _2680_ (net)
                  0.05    0.00    0.54 v _7558_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7558_/X (sky130_fd_sc_hd__buf_1)
                                         _0165_ (net)
                  0.02    0.00    0.62 v _7989_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7989_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7990_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7990_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7990_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7990_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][23] (net)
                  0.03    0.00    0.29 v _7560_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7560_/X (sky130_fd_sc_hd__mux2_2)
                                         _2682_ (net)
                  0.05    0.00    0.54 v _7561_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7561_/X (sky130_fd_sc_hd__buf_1)
                                         _0166_ (net)
                  0.02    0.00    0.62 v _7990_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7990_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7991_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7991_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7991_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7991_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][24] (net)
                  0.03    0.00    0.29 v _7563_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7563_/X (sky130_fd_sc_hd__mux2_2)
                                         _2684_ (net)
                  0.05    0.00    0.54 v _7564_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7564_/X (sky130_fd_sc_hd__buf_1)
                                         _0167_ (net)
                  0.02    0.00    0.62 v _7991_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7991_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7992_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7992_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7992_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7992_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][25] (net)
                  0.03    0.00    0.29 v _7567_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7567_/X (sky130_fd_sc_hd__mux2_2)
                                         _2687_ (net)
                  0.05    0.00    0.54 v _7568_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7568_/X (sky130_fd_sc_hd__buf_1)
                                         _0168_ (net)
                  0.02    0.00    0.62 v _7992_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7992_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7993_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7993_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7993_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7993_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][26] (net)
                  0.03    0.00    0.29 v _7570_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7570_/X (sky130_fd_sc_hd__mux2_2)
                                         _2689_ (net)
                  0.05    0.00    0.54 v _7571_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7571_/X (sky130_fd_sc_hd__buf_1)
                                         _0169_ (net)
                  0.02    0.00    0.62 v _7993_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7993_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7994_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7994_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7994_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7994_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][27] (net)
                  0.03    0.00    0.29 v _7573_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7573_/X (sky130_fd_sc_hd__mux2_2)
                                         _2691_ (net)
                  0.05    0.00    0.54 v _7574_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7574_/X (sky130_fd_sc_hd__buf_1)
                                         _0170_ (net)
                  0.02    0.00    0.62 v _7994_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7994_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7995_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7995_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7995_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7995_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][28] (net)
                  0.03    0.00    0.29 v _7576_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7576_/X (sky130_fd_sc_hd__mux2_2)
                                         _2693_ (net)
                  0.05    0.00    0.54 v _7577_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7577_/X (sky130_fd_sc_hd__buf_1)
                                         _0171_ (net)
                  0.02    0.00    0.62 v _7995_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7995_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7996_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7996_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7996_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7996_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][29] (net)
                  0.03    0.00    0.29 v _7579_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7579_/X (sky130_fd_sc_hd__mux2_2)
                                         _2695_ (net)
                  0.05    0.00    0.54 v _7580_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7580_/X (sky130_fd_sc_hd__buf_1)
                                         _0172_ (net)
                  0.02    0.00    0.62 v _7996_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7996_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7997_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7997_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7997_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7997_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][30] (net)
                  0.03    0.00    0.29 v _7582_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7582_/X (sky130_fd_sc_hd__mux2_2)
                                         _2697_ (net)
                  0.05    0.00    0.54 v _7583_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7583_/X (sky130_fd_sc_hd__buf_1)
                                         _0173_ (net)
                  0.02    0.00    0.62 v _7997_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7997_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7998_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7998_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7998_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7998_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[16][31] (net)
                  0.03    0.00    0.29 v _7585_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7585_/X (sky130_fd_sc_hd__mux2_2)
                                         _2699_ (net)
                  0.05    0.00    0.54 v _7586_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7586_/X (sky130_fd_sc_hd__buf_1)
                                         _0174_ (net)
                  0.02    0.00    0.62 v _7998_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7998_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8095_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8095_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8095_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8095_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][0] (net)
                  0.03    0.00    0.29 v _3883_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3883_/X (sky130_fd_sc_hd__mux2_2)
                                         _2844_ (net)
                  0.05    0.00    0.54 v _3884_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3884_/X (sky130_fd_sc_hd__buf_1)
                                         _0271_ (net)
                  0.02    0.00    0.62 v _8095_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8095_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8096_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8096_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8096_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8096_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][1] (net)
                  0.03    0.00    0.29 v _3885_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3885_/X (sky130_fd_sc_hd__mux2_2)
                                         _2845_ (net)
                  0.05    0.00    0.54 v _3886_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3886_/X (sky130_fd_sc_hd__buf_1)
                                         _0272_ (net)
                  0.02    0.00    0.62 v _8096_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8096_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8097_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8097_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8097_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8097_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][2] (net)
                  0.03    0.00    0.29 v _3887_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3887_/X (sky130_fd_sc_hd__mux2_2)
                                         _2846_ (net)
                  0.05    0.00    0.54 v _3888_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3888_/X (sky130_fd_sc_hd__buf_1)
                                         _0273_ (net)
                  0.02    0.00    0.62 v _8097_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8097_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8098_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8098_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8098_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8098_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][3] (net)
                  0.03    0.00    0.29 v _3889_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3889_/X (sky130_fd_sc_hd__mux2_2)
                                         _2847_ (net)
                  0.05    0.00    0.54 v _3890_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3890_/X (sky130_fd_sc_hd__buf_1)
                                         _0274_ (net)
                  0.02    0.00    0.62 v _8098_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8098_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8099_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8099_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8099_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8099_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][4] (net)
                  0.03    0.00    0.29 v _3891_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3891_/X (sky130_fd_sc_hd__mux2_2)
                                         _2848_ (net)
                  0.05    0.00    0.54 v _3892_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3892_/X (sky130_fd_sc_hd__buf_1)
                                         _0275_ (net)
                  0.02    0.00    0.62 v _8099_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8099_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8100_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8100_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8100_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8100_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][5] (net)
                  0.03    0.00    0.29 v _3894_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3894_/X (sky130_fd_sc_hd__mux2_2)
                                         _2850_ (net)
                  0.05    0.00    0.54 v _3895_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3895_/X (sky130_fd_sc_hd__buf_1)
                                         _0276_ (net)
                  0.02    0.00    0.62 v _8100_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8100_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8101_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8101_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8101_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8101_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][6] (net)
                  0.03    0.00    0.29 v _3896_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3896_/X (sky130_fd_sc_hd__mux2_2)
                                         _2851_ (net)
                  0.05    0.00    0.54 v _3897_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3897_/X (sky130_fd_sc_hd__buf_1)
                                         _0277_ (net)
                  0.02    0.00    0.62 v _8101_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8101_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8102_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8102_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8102_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8102_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][7] (net)
                  0.03    0.00    0.29 v _3898_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3898_/X (sky130_fd_sc_hd__mux2_2)
                                         _2852_ (net)
                  0.05    0.00    0.54 v _3899_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3899_/X (sky130_fd_sc_hd__buf_1)
                                         _0278_ (net)
                  0.02    0.00    0.62 v _8102_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8102_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8103_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8103_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8103_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8103_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][8] (net)
                  0.03    0.00    0.29 v _3900_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3900_/X (sky130_fd_sc_hd__mux2_2)
                                         _2853_ (net)
                  0.05    0.00    0.54 v _3901_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3901_/X (sky130_fd_sc_hd__buf_1)
                                         _0279_ (net)
                  0.02    0.00    0.62 v _8103_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8103_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8104_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8104_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8104_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8104_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][9] (net)
                  0.03    0.00    0.29 v _3902_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3902_/X (sky130_fd_sc_hd__mux2_2)
                                         _2854_ (net)
                  0.05    0.00    0.54 v _3903_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3903_/X (sky130_fd_sc_hd__buf_1)
                                         _0280_ (net)
                  0.02    0.00    0.62 v _8104_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8104_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8105_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8105_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8105_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8105_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][10] (net)
                  0.03    0.00    0.29 v _3905_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3905_/X (sky130_fd_sc_hd__mux2_2)
                                         _2856_ (net)
                  0.05    0.00    0.54 v _3906_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3906_/X (sky130_fd_sc_hd__buf_1)
                                         _0281_ (net)
                  0.02    0.00    0.62 v _8105_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8105_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8106_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8106_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8106_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8106_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][11] (net)
                  0.03    0.00    0.29 v _3907_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3907_/X (sky130_fd_sc_hd__mux2_2)
                                         _2857_ (net)
                  0.05    0.00    0.54 v _3908_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3908_/X (sky130_fd_sc_hd__buf_1)
                                         _0282_ (net)
                  0.02    0.00    0.62 v _8106_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8106_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8107_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8107_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8107_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8107_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][12] (net)
                  0.03    0.00    0.29 v _3909_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3909_/X (sky130_fd_sc_hd__mux2_2)
                                         _2858_ (net)
                  0.05    0.00    0.54 v _3910_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3910_/X (sky130_fd_sc_hd__buf_1)
                                         _0283_ (net)
                  0.02    0.00    0.62 v _8107_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8107_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8108_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8108_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8108_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8108_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][13] (net)
                  0.03    0.00    0.29 v _3911_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3911_/X (sky130_fd_sc_hd__mux2_2)
                                         _2859_ (net)
                  0.05    0.00    0.54 v _3912_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3912_/X (sky130_fd_sc_hd__buf_1)
                                         _0284_ (net)
                  0.02    0.00    0.62 v _8108_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8108_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8109_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8109_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8109_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8109_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][14] (net)
                  0.03    0.00    0.29 v _3913_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3913_/X (sky130_fd_sc_hd__mux2_2)
                                         _2860_ (net)
                  0.05    0.00    0.54 v _3914_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3914_/X (sky130_fd_sc_hd__buf_1)
                                         _0285_ (net)
                  0.02    0.00    0.62 v _8109_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8109_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8110_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8110_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8110_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8110_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][15] (net)
                  0.03    0.00    0.29 v _3916_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3916_/X (sky130_fd_sc_hd__mux2_2)
                                         _2862_ (net)
                  0.05    0.00    0.54 v _3917_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3917_/X (sky130_fd_sc_hd__buf_1)
                                         _0286_ (net)
                  0.02    0.00    0.62 v _8110_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8110_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8111_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8111_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8111_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8111_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][16] (net)
                  0.03    0.00    0.29 v _3918_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3918_/X (sky130_fd_sc_hd__mux2_2)
                                         _2863_ (net)
                  0.05    0.00    0.54 v _3919_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3919_/X (sky130_fd_sc_hd__buf_1)
                                         _0287_ (net)
                  0.02    0.00    0.62 v _8111_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8111_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8112_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8112_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8112_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8112_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][17] (net)
                  0.03    0.00    0.29 v _3920_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3920_/X (sky130_fd_sc_hd__mux2_2)
                                         _2864_ (net)
                  0.05    0.00    0.54 v _3921_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3921_/X (sky130_fd_sc_hd__buf_1)
                                         _0288_ (net)
                  0.02    0.00    0.62 v _8112_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8112_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8113_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8113_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8113_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8113_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][18] (net)
                  0.03    0.00    0.29 v _3922_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3922_/X (sky130_fd_sc_hd__mux2_2)
                                         _2865_ (net)
                  0.05    0.00    0.54 v _3923_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3923_/X (sky130_fd_sc_hd__buf_1)
                                         _0289_ (net)
                  0.02    0.00    0.62 v _8113_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8113_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8114_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8114_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8114_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8114_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][19] (net)
                  0.03    0.00    0.29 v _3924_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3924_/X (sky130_fd_sc_hd__mux2_2)
                                         _2866_ (net)
                  0.05    0.00    0.54 v _3925_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3925_/X (sky130_fd_sc_hd__buf_1)
                                         _0290_ (net)
                  0.02    0.00    0.62 v _8114_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8114_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8115_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8115_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8115_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8115_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][20] (net)
                  0.03    0.00    0.29 v _3927_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3927_/X (sky130_fd_sc_hd__mux2_2)
                                         _2868_ (net)
                  0.05    0.00    0.54 v _3928_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3928_/X (sky130_fd_sc_hd__buf_1)
                                         _0291_ (net)
                  0.02    0.00    0.62 v _8115_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8115_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8116_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8116_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8116_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8116_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][21] (net)
                  0.03    0.00    0.29 v _3929_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3929_/X (sky130_fd_sc_hd__mux2_2)
                                         _2869_ (net)
                  0.05    0.00    0.54 v _3930_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3930_/X (sky130_fd_sc_hd__buf_1)
                                         _0292_ (net)
                  0.02    0.00    0.62 v _8116_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8116_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8117_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8117_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8117_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8117_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][22] (net)
                  0.03    0.00    0.29 v _3931_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3931_/X (sky130_fd_sc_hd__mux2_2)
                                         _2870_ (net)
                  0.05    0.00    0.54 v _3932_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3932_/X (sky130_fd_sc_hd__buf_1)
                                         _0293_ (net)
                  0.02    0.00    0.62 v _8117_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8117_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8118_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8118_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8118_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8118_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][23] (net)
                  0.03    0.00    0.29 v _3933_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3933_/X (sky130_fd_sc_hd__mux2_2)
                                         _2871_ (net)
                  0.05    0.00    0.54 v _3934_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3934_/X (sky130_fd_sc_hd__buf_1)
                                         _0294_ (net)
                  0.02    0.00    0.62 v _8118_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8118_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8119_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8119_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8119_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8119_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][24] (net)
                  0.03    0.00    0.29 v _3935_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3935_/X (sky130_fd_sc_hd__mux2_2)
                                         _2872_ (net)
                  0.05    0.00    0.54 v _3936_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3936_/X (sky130_fd_sc_hd__buf_1)
                                         _0295_ (net)
                  0.02    0.00    0.62 v _8119_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8119_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8120_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8120_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8120_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8120_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][25] (net)
                  0.03    0.00    0.29 v _3938_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3938_/X (sky130_fd_sc_hd__mux2_2)
                                         _2874_ (net)
                  0.05    0.00    0.54 v _3939_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3939_/X (sky130_fd_sc_hd__buf_1)
                                         _0296_ (net)
                  0.02    0.00    0.62 v _8120_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8120_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8121_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8121_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8121_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8121_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][26] (net)
                  0.03    0.00    0.29 v _3940_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3940_/X (sky130_fd_sc_hd__mux2_2)
                                         _2875_ (net)
                  0.05    0.00    0.54 v _3941_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3941_/X (sky130_fd_sc_hd__buf_1)
                                         _0297_ (net)
                  0.02    0.00    0.62 v _8121_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8121_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8122_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8122_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8122_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8122_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][27] (net)
                  0.03    0.00    0.29 v _3942_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3942_/X (sky130_fd_sc_hd__mux2_2)
                                         _2876_ (net)
                  0.05    0.00    0.54 v _3943_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3943_/X (sky130_fd_sc_hd__buf_1)
                                         _0298_ (net)
                  0.02    0.00    0.62 v _8122_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8122_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8123_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8123_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8123_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8123_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][28] (net)
                  0.03    0.00    0.29 v _3944_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3944_/X (sky130_fd_sc_hd__mux2_2)
                                         _2877_ (net)
                  0.05    0.00    0.54 v _3945_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3945_/X (sky130_fd_sc_hd__buf_1)
                                         _0299_ (net)
                  0.02    0.00    0.62 v _8123_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8123_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8124_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8124_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8124_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8124_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][29] (net)
                  0.03    0.00    0.29 v _3946_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3946_/X (sky130_fd_sc_hd__mux2_2)
                                         _2878_ (net)
                  0.05    0.00    0.54 v _3947_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3947_/X (sky130_fd_sc_hd__buf_1)
                                         _0300_ (net)
                  0.02    0.00    0.62 v _8124_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8124_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8125_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8125_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8125_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8125_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][30] (net)
                  0.03    0.00    0.29 v _3948_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3948_/X (sky130_fd_sc_hd__mux2_2)
                                         _2879_ (net)
                  0.05    0.00    0.54 v _3949_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3949_/X (sky130_fd_sc_hd__buf_1)
                                         _0301_ (net)
                  0.02    0.00    0.62 v _8125_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8125_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8126_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8126_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8126_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8126_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[20][31] (net)
                  0.03    0.00    0.29 v _3950_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _3950_/X (sky130_fd_sc_hd__mux2_2)
                                         _2880_ (net)
                  0.05    0.00    0.54 v _3951_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _3951_/X (sky130_fd_sc_hd__buf_1)
                                         _0302_ (net)
                  0.02    0.00    0.62 v _8126_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8126_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8223_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8223_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8223_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8223_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][0] (net)
                  0.03    0.00    0.29 v _4204_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4204_/X (sky130_fd_sc_hd__mux2_2)
                                         _3037_ (net)
                  0.05    0.00    0.54 v _4205_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4205_/X (sky130_fd_sc_hd__buf_1)
                                         _0399_ (net)
                  0.02    0.00    0.62 v _8223_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8223_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8224_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8224_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8224_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8224_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][1] (net)
                  0.03    0.00    0.29 v _4206_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4206_/X (sky130_fd_sc_hd__mux2_2)
                                         _3038_ (net)
                  0.05    0.00    0.54 v _4207_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4207_/X (sky130_fd_sc_hd__buf_1)
                                         _0400_ (net)
                  0.02    0.00    0.62 v _8224_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8224_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8225_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8225_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8225_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8225_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][2] (net)
                  0.03    0.00    0.29 v _4208_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4208_/X (sky130_fd_sc_hd__mux2_2)
                                         _3039_ (net)
                  0.05    0.00    0.54 v _4209_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4209_/X (sky130_fd_sc_hd__buf_1)
                                         _0401_ (net)
                  0.02    0.00    0.62 v _8225_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8225_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8226_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8226_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8226_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8226_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][3] (net)
                  0.03    0.00    0.29 v _4210_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4210_/X (sky130_fd_sc_hd__mux2_2)
                                         _3040_ (net)
                  0.05    0.00    0.54 v _4211_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4211_/X (sky130_fd_sc_hd__buf_1)
                                         _0402_ (net)
                  0.02    0.00    0.62 v _8226_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8226_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8227_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8227_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8227_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8227_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][4] (net)
                  0.03    0.00    0.29 v _4212_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4212_/X (sky130_fd_sc_hd__mux2_2)
                                         _3041_ (net)
                  0.05    0.00    0.54 v _4213_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4213_/X (sky130_fd_sc_hd__buf_1)
                                         _0403_ (net)
                  0.02    0.00    0.62 v _8227_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8227_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8228_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8228_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8228_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8228_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][5] (net)
                  0.03    0.00    0.29 v _4215_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4215_/X (sky130_fd_sc_hd__mux2_2)
                                         _3043_ (net)
                  0.05    0.00    0.54 v _4216_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4216_/X (sky130_fd_sc_hd__buf_1)
                                         _0404_ (net)
                  0.02    0.00    0.62 v _8228_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8228_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8229_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8229_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8229_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8229_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][6] (net)
                  0.03    0.00    0.29 v _4217_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4217_/X (sky130_fd_sc_hd__mux2_2)
                                         _3044_ (net)
                  0.05    0.00    0.54 v _4218_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4218_/X (sky130_fd_sc_hd__buf_1)
                                         _0405_ (net)
                  0.02    0.00    0.62 v _8229_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8229_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8230_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8230_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8230_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8230_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][7] (net)
                  0.03    0.00    0.29 v _4219_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4219_/X (sky130_fd_sc_hd__mux2_2)
                                         _3045_ (net)
                  0.05    0.00    0.54 v _4220_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4220_/X (sky130_fd_sc_hd__buf_1)
                                         _0406_ (net)
                  0.02    0.00    0.62 v _8230_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8230_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8231_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8231_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8231_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8231_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][8] (net)
                  0.03    0.00    0.29 v _4221_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4221_/X (sky130_fd_sc_hd__mux2_2)
                                         _3046_ (net)
                  0.05    0.00    0.54 v _4222_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4222_/X (sky130_fd_sc_hd__buf_1)
                                         _0407_ (net)
                  0.02    0.00    0.62 v _8231_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8231_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8232_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8232_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][9] (net)
                  0.03    0.00    0.29 v _4223_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4223_/X (sky130_fd_sc_hd__mux2_2)
                                         _3047_ (net)
                  0.05    0.00    0.54 v _4224_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4224_/X (sky130_fd_sc_hd__buf_1)
                                         _0408_ (net)
                  0.02    0.00    0.62 v _8232_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8232_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8233_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8233_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8233_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8233_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][10] (net)
                  0.03    0.00    0.29 v _4226_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4226_/X (sky130_fd_sc_hd__mux2_2)
                                         _3049_ (net)
                  0.05    0.00    0.54 v _4227_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4227_/X (sky130_fd_sc_hd__buf_1)
                                         _0409_ (net)
                  0.02    0.00    0.62 v _8233_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8233_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8234_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8234_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][11] (net)
                  0.03    0.00    0.29 v _4228_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4228_/X (sky130_fd_sc_hd__mux2_2)
                                         _3050_ (net)
                  0.05    0.00    0.54 v _4229_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4229_/X (sky130_fd_sc_hd__buf_1)
                                         _0410_ (net)
                  0.02    0.00    0.62 v _8234_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8234_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8235_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8235_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8235_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8235_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][12] (net)
                  0.03    0.00    0.29 v _4230_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4230_/X (sky130_fd_sc_hd__mux2_2)
                                         _3051_ (net)
                  0.05    0.00    0.54 v _4231_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4231_/X (sky130_fd_sc_hd__buf_1)
                                         _0411_ (net)
                  0.02    0.00    0.62 v _8235_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8235_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8236_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8236_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8236_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8236_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][13] (net)
                  0.03    0.00    0.29 v _4232_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4232_/X (sky130_fd_sc_hd__mux2_2)
                                         _3052_ (net)
                  0.05    0.00    0.54 v _4233_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4233_/X (sky130_fd_sc_hd__buf_1)
                                         _0412_ (net)
                  0.02    0.00    0.62 v _8236_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8236_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8237_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8237_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8237_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8237_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][14] (net)
                  0.03    0.00    0.29 v _4234_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4234_/X (sky130_fd_sc_hd__mux2_2)
                                         _3053_ (net)
                  0.05    0.00    0.54 v _4235_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4235_/X (sky130_fd_sc_hd__buf_1)
                                         _0413_ (net)
                  0.02    0.00    0.62 v _8237_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8237_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8238_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8238_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8238_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8238_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][15] (net)
                  0.03    0.00    0.29 v _4237_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4237_/X (sky130_fd_sc_hd__mux2_2)
                                         _3055_ (net)
                  0.05    0.00    0.54 v _4238_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4238_/X (sky130_fd_sc_hd__buf_1)
                                         _0414_ (net)
                  0.02    0.00    0.62 v _8238_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8238_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8239_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8239_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8239_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8239_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][16] (net)
                  0.03    0.00    0.29 v _4239_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4239_/X (sky130_fd_sc_hd__mux2_2)
                                         _3056_ (net)
                  0.05    0.00    0.54 v _4240_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4240_/X (sky130_fd_sc_hd__buf_1)
                                         _0415_ (net)
                  0.02    0.00    0.62 v _8239_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8239_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8240_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8240_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8240_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8240_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][17] (net)
                  0.03    0.00    0.29 v _4242_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4242_/X (sky130_fd_sc_hd__mux2_2)
                                         _3058_ (net)
                  0.05    0.00    0.54 v _4243_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4243_/X (sky130_fd_sc_hd__buf_1)
                                         _0416_ (net)
                  0.02    0.00    0.62 v _8240_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8240_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8241_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8241_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8241_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8241_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][18] (net)
                  0.03    0.00    0.29 v _4245_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4245_/X (sky130_fd_sc_hd__mux2_2)
                                         _3060_ (net)
                  0.05    0.00    0.54 v _4246_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4246_/X (sky130_fd_sc_hd__buf_1)
                                         _0417_ (net)
                  0.02    0.00    0.62 v _8241_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8241_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8242_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8242_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8242_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8242_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][19] (net)
                  0.03    0.00    0.29 v _4248_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4248_/X (sky130_fd_sc_hd__mux2_2)
                                         _3062_ (net)
                  0.05    0.00    0.54 v _4249_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4249_/X (sky130_fd_sc_hd__buf_1)
                                         _0418_ (net)
                  0.02    0.00    0.62 v _8242_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8242_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8243_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8243_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8243_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8243_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][20] (net)
                  0.03    0.00    0.29 v _4252_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4252_/X (sky130_fd_sc_hd__mux2_2)
                                         _3065_ (net)
                  0.05    0.00    0.54 v _4253_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4253_/X (sky130_fd_sc_hd__buf_1)
                                         _0419_ (net)
                  0.02    0.00    0.62 v _8243_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8243_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8244_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8244_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8244_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8244_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][21] (net)
                  0.03    0.00    0.29 v _4255_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4255_/X (sky130_fd_sc_hd__mux2_2)
                                         _3067_ (net)
                  0.05    0.00    0.54 v _4256_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4256_/X (sky130_fd_sc_hd__buf_1)
                                         _0420_ (net)
                  0.02    0.00    0.62 v _8244_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8244_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8245_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8245_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8245_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8245_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][22] (net)
                  0.03    0.00    0.29 v _4258_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4258_/X (sky130_fd_sc_hd__mux2_2)
                                         _3069_ (net)
                  0.05    0.00    0.54 v _4259_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4259_/X (sky130_fd_sc_hd__buf_1)
                                         _0421_ (net)
                  0.02    0.00    0.62 v _8245_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8245_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8246_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8246_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8246_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8246_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][23] (net)
                  0.03    0.00    0.29 v _4261_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4261_/X (sky130_fd_sc_hd__mux2_2)
                                         _3071_ (net)
                  0.05    0.00    0.54 v _4262_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4262_/X (sky130_fd_sc_hd__buf_1)
                                         _0422_ (net)
                  0.02    0.00    0.62 v _8246_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8246_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8247_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8247_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8247_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8247_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][24] (net)
                  0.03    0.00    0.29 v _4264_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4264_/X (sky130_fd_sc_hd__mux2_2)
                                         _3073_ (net)
                  0.05    0.00    0.54 v _4265_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4265_/X (sky130_fd_sc_hd__buf_1)
                                         _0423_ (net)
                  0.02    0.00    0.62 v _8247_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8247_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8248_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8248_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8248_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8248_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][25] (net)
                  0.03    0.00    0.29 v _4268_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4268_/X (sky130_fd_sc_hd__mux2_2)
                                         _3076_ (net)
                  0.05    0.00    0.54 v _4269_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4269_/X (sky130_fd_sc_hd__buf_1)
                                         _0424_ (net)
                  0.02    0.00    0.62 v _8248_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8248_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8249_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8249_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8249_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8249_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][26] (net)
                  0.03    0.00    0.29 v _4271_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4271_/X (sky130_fd_sc_hd__mux2_2)
                                         _3078_ (net)
                  0.05    0.00    0.54 v _4272_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4272_/X (sky130_fd_sc_hd__buf_1)
                                         _0425_ (net)
                  0.02    0.00    0.62 v _8249_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8249_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8250_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8250_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8250_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8250_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][27] (net)
                  0.03    0.00    0.29 v _4274_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4274_/X (sky130_fd_sc_hd__mux2_2)
                                         _3080_ (net)
                  0.05    0.00    0.54 v _4275_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4275_/X (sky130_fd_sc_hd__buf_1)
                                         _0426_ (net)
                  0.02    0.00    0.62 v _8250_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8250_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8251_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8251_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8251_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8251_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][28] (net)
                  0.03    0.00    0.29 v _4277_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4277_/X (sky130_fd_sc_hd__mux2_2)
                                         _3082_ (net)
                  0.05    0.00    0.54 v _4278_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4278_/X (sky130_fd_sc_hd__buf_1)
                                         _0427_ (net)
                  0.02    0.00    0.62 v _8251_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8251_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8252_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8252_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8252_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8252_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][29] (net)
                  0.03    0.00    0.29 v _4280_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4280_/X (sky130_fd_sc_hd__mux2_2)
                                         _3084_ (net)
                  0.05    0.00    0.54 v _4281_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4281_/X (sky130_fd_sc_hd__buf_1)
                                         _0428_ (net)
                  0.02    0.00    0.62 v _8252_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8252_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8253_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8253_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8253_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8253_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][30] (net)
                  0.03    0.00    0.29 v _4283_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4283_/X (sky130_fd_sc_hd__mux2_2)
                                         _3086_ (net)
                  0.05    0.00    0.54 v _4284_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4284_/X (sky130_fd_sc_hd__buf_1)
                                         _0429_ (net)
                  0.02    0.00    0.62 v _8253_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8253_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8254_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8254_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8254_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8254_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[24][31] (net)
                  0.03    0.00    0.29 v _4286_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4286_/X (sky130_fd_sc_hd__mux2_2)
                                         _3088_ (net)
                  0.05    0.00    0.54 v _4287_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4287_/X (sky130_fd_sc_hd__buf_1)
                                         _0430_ (net)
                  0.02    0.00    0.62 v _8254_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8254_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8543_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8543_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8543_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8543_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][0] (net)
                  0.03    0.00    0.29 v _4958_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4958_/X (sky130_fd_sc_hd__mux2_2)
                                         _3471_ (net)
                  0.05    0.00    0.54 v _4959_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4959_/X (sky130_fd_sc_hd__buf_1)
                                         _0719_ (net)
                  0.02    0.00    0.62 v _8543_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8543_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8544_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8544_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8544_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8544_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][1] (net)
                  0.03    0.00    0.29 v _4960_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4960_/X (sky130_fd_sc_hd__mux2_2)
                                         _3472_ (net)
                  0.05    0.00    0.54 v _4961_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4961_/X (sky130_fd_sc_hd__buf_1)
                                         _0720_ (net)
                  0.02    0.00    0.62 v _8544_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8544_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8545_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8545_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8545_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8545_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][2] (net)
                  0.03    0.00    0.29 v _4962_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4962_/X (sky130_fd_sc_hd__mux2_2)
                                         _3473_ (net)
                  0.05    0.00    0.54 v _4963_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4963_/X (sky130_fd_sc_hd__buf_1)
                                         _0721_ (net)
                  0.02    0.00    0.62 v _8545_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8545_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8546_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8546_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8546_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8546_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][3] (net)
                  0.03    0.00    0.29 v _4964_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4964_/X (sky130_fd_sc_hd__mux2_2)
                                         _3474_ (net)
                  0.05    0.00    0.54 v _4965_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4965_/X (sky130_fd_sc_hd__buf_1)
                                         _0722_ (net)
                  0.02    0.00    0.62 v _8546_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8546_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8547_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8547_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8547_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8547_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][4] (net)
                  0.03    0.00    0.29 v _4966_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4966_/X (sky130_fd_sc_hd__mux2_2)
                                         _3475_ (net)
                  0.05    0.00    0.54 v _4967_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4967_/X (sky130_fd_sc_hd__buf_1)
                                         _0723_ (net)
                  0.02    0.00    0.62 v _8547_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8547_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8548_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8548_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8548_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8548_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][5] (net)
                  0.03    0.00    0.29 v _4969_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4969_/X (sky130_fd_sc_hd__mux2_2)
                                         _3477_ (net)
                  0.05    0.00    0.54 v _4970_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4970_/X (sky130_fd_sc_hd__buf_1)
                                         _0724_ (net)
                  0.02    0.00    0.62 v _8548_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8548_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8549_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8549_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8549_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8549_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][6] (net)
                  0.03    0.00    0.29 v _4971_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4971_/X (sky130_fd_sc_hd__mux2_2)
                                         _3478_ (net)
                  0.05    0.00    0.54 v _4972_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4972_/X (sky130_fd_sc_hd__buf_1)
                                         _0725_ (net)
                  0.02    0.00    0.62 v _8549_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8549_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8550_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8550_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8550_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8550_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][7] (net)
                  0.03    0.00    0.29 v _4973_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4973_/X (sky130_fd_sc_hd__mux2_2)
                                         _3479_ (net)
                  0.05    0.00    0.54 v _4974_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4974_/X (sky130_fd_sc_hd__buf_1)
                                         _0726_ (net)
                  0.02    0.00    0.62 v _8550_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8550_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8551_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8551_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8551_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8551_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][8] (net)
                  0.03    0.00    0.29 v _4975_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4975_/X (sky130_fd_sc_hd__mux2_2)
                                         _3480_ (net)
                  0.05    0.00    0.54 v _4976_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4976_/X (sky130_fd_sc_hd__buf_1)
                                         _0727_ (net)
                  0.02    0.00    0.62 v _8551_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8551_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8552_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8552_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8552_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8552_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][9] (net)
                  0.03    0.00    0.29 v _4977_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4977_/X (sky130_fd_sc_hd__mux2_2)
                                         _3481_ (net)
                  0.05    0.00    0.54 v _4978_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4978_/X (sky130_fd_sc_hd__buf_1)
                                         _0728_ (net)
                  0.02    0.00    0.62 v _8552_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8552_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8553_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8553_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8553_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8553_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][10] (net)
                  0.03    0.00    0.29 v _4980_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4980_/X (sky130_fd_sc_hd__mux2_2)
                                         _3483_ (net)
                  0.05    0.00    0.54 v _4981_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4981_/X (sky130_fd_sc_hd__buf_1)
                                         _0729_ (net)
                  0.02    0.00    0.62 v _8553_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8553_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8554_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8554_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8554_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8554_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][11] (net)
                  0.03    0.00    0.29 v _4982_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4982_/X (sky130_fd_sc_hd__mux2_2)
                                         _3484_ (net)
                  0.05    0.00    0.54 v _4983_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4983_/X (sky130_fd_sc_hd__buf_1)
                                         _0730_ (net)
                  0.02    0.00    0.62 v _8554_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8554_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8555_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8555_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8555_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8555_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][12] (net)
                  0.03    0.00    0.29 v _4984_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4984_/X (sky130_fd_sc_hd__mux2_2)
                                         _3485_ (net)
                  0.05    0.00    0.54 v _4985_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4985_/X (sky130_fd_sc_hd__buf_1)
                                         _0731_ (net)
                  0.02    0.00    0.62 v _8555_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8555_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8556_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8556_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8556_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8556_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][13] (net)
                  0.03    0.00    0.29 v _4986_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4986_/X (sky130_fd_sc_hd__mux2_2)
                                         _3486_ (net)
                  0.05    0.00    0.54 v _4987_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4987_/X (sky130_fd_sc_hd__buf_1)
                                         _0732_ (net)
                  0.02    0.00    0.62 v _8556_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8556_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8557_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8557_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8557_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8557_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][14] (net)
                  0.03    0.00    0.29 v _4988_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4988_/X (sky130_fd_sc_hd__mux2_2)
                                         _3487_ (net)
                  0.05    0.00    0.54 v _4989_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4989_/X (sky130_fd_sc_hd__buf_1)
                                         _0733_ (net)
                  0.02    0.00    0.62 v _8557_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8557_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8558_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8558_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8558_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8558_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][15] (net)
                  0.03    0.00    0.29 v _4991_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4991_/X (sky130_fd_sc_hd__mux2_2)
                                         _3489_ (net)
                  0.05    0.00    0.54 v _4992_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4992_/X (sky130_fd_sc_hd__buf_1)
                                         _0734_ (net)
                  0.02    0.00    0.62 v _8558_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8558_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8559_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8559_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8559_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8559_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][16] (net)
                  0.03    0.00    0.29 v _4993_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4993_/X (sky130_fd_sc_hd__mux2_2)
                                         _3490_ (net)
                  0.05    0.00    0.54 v _4994_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4994_/X (sky130_fd_sc_hd__buf_1)
                                         _0735_ (net)
                  0.02    0.00    0.62 v _8559_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8559_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8560_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8560_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8560_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8560_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][17] (net)
                  0.03    0.00    0.29 v _4996_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4996_/X (sky130_fd_sc_hd__mux2_2)
                                         _3492_ (net)
                  0.05    0.00    0.54 v _4997_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4997_/X (sky130_fd_sc_hd__buf_1)
                                         _0736_ (net)
                  0.02    0.00    0.62 v _8560_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8560_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8561_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8561_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8561_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8561_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][18] (net)
                  0.03    0.00    0.29 v _4999_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4999_/X (sky130_fd_sc_hd__mux2_2)
                                         _3494_ (net)
                  0.05    0.00    0.54 v _5000_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5000_/X (sky130_fd_sc_hd__buf_1)
                                         _0737_ (net)
                  0.02    0.00    0.62 v _8561_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8561_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8562_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8562_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8562_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8562_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][19] (net)
                  0.03    0.00    0.29 v _5002_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5002_/X (sky130_fd_sc_hd__mux2_2)
                                         _3496_ (net)
                  0.05    0.00    0.54 v _5003_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5003_/X (sky130_fd_sc_hd__buf_1)
                                         _0738_ (net)
                  0.02    0.00    0.62 v _8562_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8562_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8563_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8563_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8563_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8563_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][20] (net)
                  0.03    0.00    0.29 v _5006_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5006_/X (sky130_fd_sc_hd__mux2_2)
                                         _3499_ (net)
                  0.05    0.00    0.54 v _5007_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5007_/X (sky130_fd_sc_hd__buf_1)
                                         _0739_ (net)
                  0.02    0.00    0.62 v _8563_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8563_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8564_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8564_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8564_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8564_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][21] (net)
                  0.03    0.00    0.29 v _5009_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5009_/X (sky130_fd_sc_hd__mux2_2)
                                         _3501_ (net)
                  0.05    0.00    0.54 v _5010_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5010_/X (sky130_fd_sc_hd__buf_1)
                                         _0740_ (net)
                  0.02    0.00    0.62 v _8564_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8564_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8565_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8565_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8565_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8565_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][22] (net)
                  0.03    0.00    0.29 v _5012_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5012_/X (sky130_fd_sc_hd__mux2_2)
                                         _3503_ (net)
                  0.05    0.00    0.54 v _5013_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5013_/X (sky130_fd_sc_hd__buf_1)
                                         _0741_ (net)
                  0.02    0.00    0.62 v _8565_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8565_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8566_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8566_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8566_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8566_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][23] (net)
                  0.03    0.00    0.29 v _5015_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5015_/X (sky130_fd_sc_hd__mux2_2)
                                         _3505_ (net)
                  0.05    0.00    0.54 v _5016_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5016_/X (sky130_fd_sc_hd__buf_1)
                                         _0742_ (net)
                  0.02    0.00    0.62 v _8566_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8566_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8567_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8567_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8567_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8567_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][24] (net)
                  0.03    0.00    0.29 v _5018_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5018_/X (sky130_fd_sc_hd__mux2_2)
                                         _3507_ (net)
                  0.05    0.00    0.54 v _5019_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5019_/X (sky130_fd_sc_hd__buf_1)
                                         _0743_ (net)
                  0.02    0.00    0.62 v _8567_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8567_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8568_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8568_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8568_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8568_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][25] (net)
                  0.03    0.00    0.29 v _5022_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5022_/X (sky130_fd_sc_hd__mux2_2)
                                         _3510_ (net)
                  0.05    0.00    0.54 v _5023_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5023_/X (sky130_fd_sc_hd__buf_1)
                                         _0744_ (net)
                  0.02    0.00    0.62 v _8568_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8568_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8569_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8569_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8569_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8569_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][26] (net)
                  0.03    0.00    0.29 v _5025_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5025_/X (sky130_fd_sc_hd__mux2_2)
                                         _3512_ (net)
                  0.05    0.00    0.54 v _5026_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5026_/X (sky130_fd_sc_hd__buf_1)
                                         _0745_ (net)
                  0.02    0.00    0.62 v _8569_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8569_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8570_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8570_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8570_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8570_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][27] (net)
                  0.03    0.00    0.29 v _5028_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5028_/X (sky130_fd_sc_hd__mux2_2)
                                         _3514_ (net)
                  0.05    0.00    0.54 v _5029_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5029_/X (sky130_fd_sc_hd__buf_1)
                                         _0746_ (net)
                  0.02    0.00    0.62 v _8570_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8570_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8571_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8571_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8571_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8571_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][28] (net)
                  0.03    0.00    0.29 v _5031_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5031_/X (sky130_fd_sc_hd__mux2_2)
                                         _3516_ (net)
                  0.05    0.00    0.54 v _5032_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5032_/X (sky130_fd_sc_hd__buf_1)
                                         _0747_ (net)
                  0.02    0.00    0.62 v _8571_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8571_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8572_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8572_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8572_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8572_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][29] (net)
                  0.03    0.00    0.29 v _5034_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5034_/X (sky130_fd_sc_hd__mux2_2)
                                         _3518_ (net)
                  0.05    0.00    0.54 v _5035_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5035_/X (sky130_fd_sc_hd__buf_1)
                                         _0748_ (net)
                  0.02    0.00    0.62 v _8572_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8572_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8573_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8573_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8573_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8573_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][30] (net)
                  0.03    0.00    0.29 v _5037_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5037_/X (sky130_fd_sc_hd__mux2_2)
                                         _3520_ (net)
                  0.05    0.00    0.54 v _5038_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5038_/X (sky130_fd_sc_hd__buf_1)
                                         _0749_ (net)
                  0.02    0.00    0.62 v _8573_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8573_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8574_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8574_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8574_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8574_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[4][31] (net)
                  0.03    0.00    0.29 v _5040_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5040_/X (sky130_fd_sc_hd__mux2_2)
                                         _3522_ (net)
                  0.05    0.00    0.54 v _5041_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5041_/X (sky130_fd_sc_hd__buf_1)
                                         _0750_ (net)
                  0.02    0.00    0.62 v _8574_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8574_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8735_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8735_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8735_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8735_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][0] (net)
                  0.03    0.00    0.29 v _5422_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5422_/X (sky130_fd_sc_hd__mux2_2)
                                         _3743_ (net)
                  0.05    0.00    0.54 v _5423_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5423_/X (sky130_fd_sc_hd__buf_1)
                                         _0911_ (net)
                  0.02    0.00    0.62 v _8735_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8735_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8736_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8736_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8736_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8736_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][1] (net)
                  0.03    0.00    0.29 v _5424_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5424_/X (sky130_fd_sc_hd__mux2_2)
                                         _3744_ (net)
                  0.05    0.00    0.54 v _5425_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5425_/X (sky130_fd_sc_hd__buf_1)
                                         _0912_ (net)
                  0.02    0.00    0.62 v _8736_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8736_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8737_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8737_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8737_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8737_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][2] (net)
                  0.03    0.00    0.29 v _5426_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5426_/X (sky130_fd_sc_hd__mux2_2)
                                         _3745_ (net)
                  0.05    0.00    0.54 v _5427_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5427_/X (sky130_fd_sc_hd__buf_1)
                                         _0913_ (net)
                  0.02    0.00    0.62 v _8737_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8737_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8738_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8738_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8738_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8738_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][3] (net)
                  0.03    0.00    0.29 v _5428_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5428_/X (sky130_fd_sc_hd__mux2_2)
                                         _3746_ (net)
                  0.05    0.00    0.54 v _5429_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5429_/X (sky130_fd_sc_hd__buf_1)
                                         _0914_ (net)
                  0.02    0.00    0.62 v _8738_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8738_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8739_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8739_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8739_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8739_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][4] (net)
                  0.03    0.00    0.29 v _5430_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5430_/X (sky130_fd_sc_hd__mux2_2)
                                         _3747_ (net)
                  0.05    0.00    0.54 v _5431_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5431_/X (sky130_fd_sc_hd__buf_1)
                                         _0915_ (net)
                  0.02    0.00    0.62 v _8739_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8739_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8740_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8740_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8740_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8740_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][5] (net)
                  0.03    0.00    0.29 v _5433_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5433_/X (sky130_fd_sc_hd__mux2_2)
                                         _3749_ (net)
                  0.05    0.00    0.54 v _5434_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5434_/X (sky130_fd_sc_hd__buf_1)
                                         _0916_ (net)
                  0.02    0.00    0.62 v _8740_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8740_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8741_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8741_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8741_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8741_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][6] (net)
                  0.03    0.00    0.29 v _5435_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5435_/X (sky130_fd_sc_hd__mux2_2)
                                         _3750_ (net)
                  0.05    0.00    0.54 v _5436_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5436_/X (sky130_fd_sc_hd__buf_1)
                                         _0917_ (net)
                  0.02    0.00    0.62 v _8741_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8741_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8742_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8742_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8742_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8742_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][7] (net)
                  0.03    0.00    0.29 v _5437_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5437_/X (sky130_fd_sc_hd__mux2_2)
                                         _3751_ (net)
                  0.05    0.00    0.54 v _5438_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5438_/X (sky130_fd_sc_hd__buf_1)
                                         _0918_ (net)
                  0.02    0.00    0.62 v _8742_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8742_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8743_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8743_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8743_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8743_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][8] (net)
                  0.03    0.00    0.29 v _5439_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5439_/X (sky130_fd_sc_hd__mux2_2)
                                         _3752_ (net)
                  0.05    0.00    0.54 v _5440_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5440_/X (sky130_fd_sc_hd__buf_1)
                                         _0919_ (net)
                  0.02    0.00    0.62 v _8743_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8743_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8744_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8744_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8744_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8744_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][9] (net)
                  0.03    0.00    0.29 v _5441_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5441_/X (sky130_fd_sc_hd__mux2_2)
                                         _3753_ (net)
                  0.05    0.00    0.54 v _5442_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5442_/X (sky130_fd_sc_hd__buf_1)
                                         _0920_ (net)
                  0.02    0.00    0.62 v _8744_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8744_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8745_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8745_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8745_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8745_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][10] (net)
                  0.03    0.00    0.29 v _5444_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5444_/X (sky130_fd_sc_hd__mux2_2)
                                         _3755_ (net)
                  0.05    0.00    0.54 v _5445_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5445_/X (sky130_fd_sc_hd__buf_1)
                                         _0921_ (net)
                  0.02    0.00    0.62 v _8745_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8745_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8746_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8746_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8746_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8746_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][11] (net)
                  0.03    0.00    0.29 v _5446_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5446_/X (sky130_fd_sc_hd__mux2_2)
                                         _3756_ (net)
                  0.05    0.00    0.54 v _5447_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5447_/X (sky130_fd_sc_hd__buf_1)
                                         _0922_ (net)
                  0.02    0.00    0.62 v _8746_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8746_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8747_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8747_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8747_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8747_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][12] (net)
                  0.03    0.00    0.29 v _5448_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5448_/X (sky130_fd_sc_hd__mux2_2)
                                         _3757_ (net)
                  0.05    0.00    0.54 v _5449_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5449_/X (sky130_fd_sc_hd__buf_1)
                                         _0923_ (net)
                  0.02    0.00    0.62 v _8747_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8747_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8748_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8748_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8748_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8748_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][13] (net)
                  0.03    0.00    0.29 v _5450_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5450_/X (sky130_fd_sc_hd__mux2_2)
                                         _3758_ (net)
                  0.05    0.00    0.54 v _5451_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5451_/X (sky130_fd_sc_hd__buf_1)
                                         _0924_ (net)
                  0.02    0.00    0.62 v _8748_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8748_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8749_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8749_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8749_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8749_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][14] (net)
                  0.03    0.00    0.29 v _5452_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5452_/X (sky130_fd_sc_hd__mux2_2)
                                         _3759_ (net)
                  0.05    0.00    0.54 v _5453_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5453_/X (sky130_fd_sc_hd__buf_1)
                                         _0925_ (net)
                  0.02    0.00    0.62 v _8749_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8749_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8750_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8750_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8750_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8750_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][15] (net)
                  0.03    0.00    0.29 v _5455_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5455_/X (sky130_fd_sc_hd__mux2_2)
                                         _3761_ (net)
                  0.05    0.00    0.54 v _5456_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5456_/X (sky130_fd_sc_hd__buf_1)
                                         _0926_ (net)
                  0.02    0.00    0.62 v _8750_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8750_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8751_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8751_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8751_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8751_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][16] (net)
                  0.03    0.00    0.29 v _5457_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5457_/X (sky130_fd_sc_hd__mux2_2)
                                         _3762_ (net)
                  0.05    0.00    0.54 v _5458_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5458_/X (sky130_fd_sc_hd__buf_1)
                                         _0927_ (net)
                  0.02    0.00    0.62 v _8751_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8751_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8752_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8752_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8752_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8752_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][17] (net)
                  0.03    0.00    0.29 v _5459_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5459_/X (sky130_fd_sc_hd__mux2_2)
                                         _3763_ (net)
                  0.05    0.00    0.54 v _5460_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5460_/X (sky130_fd_sc_hd__buf_1)
                                         _0928_ (net)
                  0.02    0.00    0.62 v _8752_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8752_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8753_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8753_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8753_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8753_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][18] (net)
                  0.03    0.00    0.29 v _5461_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5461_/X (sky130_fd_sc_hd__mux2_2)
                                         _3764_ (net)
                  0.05    0.00    0.54 v _5462_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5462_/X (sky130_fd_sc_hd__buf_1)
                                         _0929_ (net)
                  0.02    0.00    0.62 v _8753_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8753_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8754_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8754_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8754_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8754_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][19] (net)
                  0.03    0.00    0.29 v _5463_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5463_/X (sky130_fd_sc_hd__mux2_2)
                                         _3765_ (net)
                  0.05    0.00    0.54 v _5464_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5464_/X (sky130_fd_sc_hd__buf_1)
                                         _0930_ (net)
                  0.02    0.00    0.62 v _8754_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8754_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8755_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8755_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8755_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8755_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][20] (net)
                  0.03    0.00    0.29 v _5466_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5466_/X (sky130_fd_sc_hd__mux2_2)
                                         _3767_ (net)
                  0.05    0.00    0.54 v _5467_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5467_/X (sky130_fd_sc_hd__buf_1)
                                         _0931_ (net)
                  0.02    0.00    0.62 v _8755_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8755_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8756_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8756_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8756_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8756_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][21] (net)
                  0.03    0.00    0.29 v _5468_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5468_/X (sky130_fd_sc_hd__mux2_2)
                                         _3768_ (net)
                  0.05    0.00    0.54 v _5469_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5469_/X (sky130_fd_sc_hd__buf_1)
                                         _0932_ (net)
                  0.02    0.00    0.62 v _8756_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8756_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8757_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8757_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8757_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8757_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][22] (net)
                  0.03    0.00    0.29 v _5470_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5470_/X (sky130_fd_sc_hd__mux2_2)
                                         _3769_ (net)
                  0.05    0.00    0.54 v _5471_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5471_/X (sky130_fd_sc_hd__buf_1)
                                         _0933_ (net)
                  0.02    0.00    0.62 v _8757_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8757_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8758_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8758_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8758_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8758_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][23] (net)
                  0.03    0.00    0.29 v _5472_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5472_/X (sky130_fd_sc_hd__mux2_2)
                                         _3770_ (net)
                  0.05    0.00    0.54 v _5473_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5473_/X (sky130_fd_sc_hd__buf_1)
                                         _0934_ (net)
                  0.02    0.00    0.62 v _8758_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8758_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8759_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8759_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8759_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8759_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][24] (net)
                  0.03    0.00    0.29 v _5474_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5474_/X (sky130_fd_sc_hd__mux2_2)
                                         _3771_ (net)
                  0.05    0.00    0.54 v _5475_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5475_/X (sky130_fd_sc_hd__buf_1)
                                         _0935_ (net)
                  0.02    0.00    0.62 v _8759_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8759_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8760_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8760_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8760_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8760_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][25] (net)
                  0.03    0.00    0.29 v _5477_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5477_/X (sky130_fd_sc_hd__mux2_2)
                                         _3773_ (net)
                  0.05    0.00    0.54 v _5478_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5478_/X (sky130_fd_sc_hd__buf_1)
                                         _0936_ (net)
                  0.02    0.00    0.62 v _8760_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8760_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8761_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8761_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8761_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8761_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][26] (net)
                  0.03    0.00    0.29 v _5479_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5479_/X (sky130_fd_sc_hd__mux2_2)
                                         _3774_ (net)
                  0.05    0.00    0.54 v _5480_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5480_/X (sky130_fd_sc_hd__buf_1)
                                         _0937_ (net)
                  0.02    0.00    0.62 v _8761_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8761_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8762_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8762_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8762_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8762_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][27] (net)
                  0.03    0.00    0.29 v _5481_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5481_/X (sky130_fd_sc_hd__mux2_2)
                                         _3775_ (net)
                  0.05    0.00    0.54 v _5482_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5482_/X (sky130_fd_sc_hd__buf_1)
                                         _0938_ (net)
                  0.02    0.00    0.62 v _8762_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8762_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8763_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8763_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8763_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8763_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][28] (net)
                  0.03    0.00    0.29 v _5483_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5483_/X (sky130_fd_sc_hd__mux2_2)
                                         _3776_ (net)
                  0.05    0.00    0.54 v _5484_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5484_/X (sky130_fd_sc_hd__buf_1)
                                         _0939_ (net)
                  0.02    0.00    0.62 v _8763_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8763_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8764_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8764_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8764_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8764_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][29] (net)
                  0.03    0.00    0.29 v _5485_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5485_/X (sky130_fd_sc_hd__mux2_2)
                                         _3777_ (net)
                  0.05    0.00    0.54 v _5486_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5486_/X (sky130_fd_sc_hd__buf_1)
                                         _0940_ (net)
                  0.02    0.00    0.62 v _8764_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8764_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8765_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8765_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8765_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8765_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][30] (net)
                  0.03    0.00    0.29 v _5487_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5487_/X (sky130_fd_sc_hd__mux2_2)
                                         _3778_ (net)
                  0.05    0.00    0.54 v _5488_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5488_/X (sky130_fd_sc_hd__buf_1)
                                         _0941_ (net)
                  0.02    0.00    0.62 v _8765_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8765_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8766_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8766_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8766_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8766_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[8][31] (net)
                  0.03    0.00    0.29 v _5489_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5489_/X (sky130_fd_sc_hd__mux2_2)
                                         _3779_ (net)
                  0.05    0.00    0.54 v _5490_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5490_/X (sky130_fd_sc_hd__buf_1)
                                         _0942_ (net)
                  0.02    0.00    0.62 v _8766_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8766_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8767_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8767_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8767_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8767_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][0] (net)
                  0.03    0.00    0.29 v _5494_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5494_/X (sky130_fd_sc_hd__mux2_2)
                                         _3783_ (net)
                  0.05    0.00    0.54 v _5495_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5495_/X (sky130_fd_sc_hd__buf_1)
                                         _0943_ (net)
                  0.02    0.00    0.62 v _8767_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8767_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8768_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8768_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8768_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8768_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][1] (net)
                  0.03    0.00    0.29 v _5496_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5496_/X (sky130_fd_sc_hd__mux2_2)
                                         _3784_ (net)
                  0.05    0.00    0.54 v _5497_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5497_/X (sky130_fd_sc_hd__buf_1)
                                         _0944_ (net)
                  0.02    0.00    0.62 v _8768_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8768_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8769_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8769_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8769_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8769_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][2] (net)
                  0.03    0.00    0.29 v _5498_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5498_/X (sky130_fd_sc_hd__mux2_2)
                                         _3785_ (net)
                  0.05    0.00    0.54 v _5499_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5499_/X (sky130_fd_sc_hd__buf_1)
                                         _0945_ (net)
                  0.02    0.00    0.62 v _8769_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8769_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8770_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8770_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8770_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8770_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][3] (net)
                  0.03    0.00    0.29 v _5500_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5500_/X (sky130_fd_sc_hd__mux2_2)
                                         _3786_ (net)
                  0.05    0.00    0.54 v _5501_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5501_/X (sky130_fd_sc_hd__buf_1)
                                         _0946_ (net)
                  0.02    0.00    0.62 v _8770_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8770_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8771_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8771_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8771_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8771_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][4] (net)
                  0.03    0.00    0.29 v _5502_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5502_/X (sky130_fd_sc_hd__mux2_2)
                                         _3787_ (net)
                  0.05    0.00    0.54 v _5503_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5503_/X (sky130_fd_sc_hd__buf_1)
                                         _0947_ (net)
                  0.02    0.00    0.62 v _8771_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8771_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8772_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8772_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8772_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8772_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][5] (net)
                  0.03    0.00    0.29 v _5505_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5505_/X (sky130_fd_sc_hd__mux2_2)
                                         _3789_ (net)
                  0.05    0.00    0.54 v _5506_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5506_/X (sky130_fd_sc_hd__buf_1)
                                         _0948_ (net)
                  0.02    0.00    0.62 v _8772_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8772_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8773_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8773_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8773_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8773_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][6] (net)
                  0.03    0.00    0.29 v _5507_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5507_/X (sky130_fd_sc_hd__mux2_2)
                                         _3790_ (net)
                  0.05    0.00    0.54 v _5508_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5508_/X (sky130_fd_sc_hd__buf_1)
                                         _0949_ (net)
                  0.02    0.00    0.62 v _8773_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8773_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8774_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8774_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8774_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8774_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][7] (net)
                  0.03    0.00    0.29 v _5509_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5509_/X (sky130_fd_sc_hd__mux2_2)
                                         _3791_ (net)
                  0.05    0.00    0.54 v _5510_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5510_/X (sky130_fd_sc_hd__buf_1)
                                         _0950_ (net)
                  0.02    0.00    0.62 v _8774_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8774_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8775_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8775_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8775_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8775_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][8] (net)
                  0.03    0.00    0.29 v _5511_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5511_/X (sky130_fd_sc_hd__mux2_2)
                                         _3792_ (net)
                  0.05    0.00    0.54 v _5512_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5512_/X (sky130_fd_sc_hd__buf_1)
                                         _0951_ (net)
                  0.02    0.00    0.62 v _8775_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8775_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8776_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8776_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8776_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8776_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][9] (net)
                  0.03    0.00    0.29 v _5513_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5513_/X (sky130_fd_sc_hd__mux2_2)
                                         _3793_ (net)
                  0.05    0.00    0.54 v _5514_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5514_/X (sky130_fd_sc_hd__buf_1)
                                         _0952_ (net)
                  0.02    0.00    0.62 v _8776_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8776_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8777_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8777_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8777_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8777_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][10] (net)
                  0.03    0.00    0.29 v _5516_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5516_/X (sky130_fd_sc_hd__mux2_2)
                                         _3795_ (net)
                  0.05    0.00    0.54 v _5517_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5517_/X (sky130_fd_sc_hd__buf_1)
                                         _0953_ (net)
                  0.02    0.00    0.62 v _8777_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8777_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8778_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8778_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8778_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8778_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][11] (net)
                  0.03    0.00    0.29 v _5518_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5518_/X (sky130_fd_sc_hd__mux2_2)
                                         _3796_ (net)
                  0.05    0.00    0.54 v _5519_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5519_/X (sky130_fd_sc_hd__buf_1)
                                         _0954_ (net)
                  0.02    0.00    0.62 v _8778_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8778_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8779_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8779_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8779_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8779_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][12] (net)
                  0.03    0.00    0.29 v _5520_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5520_/X (sky130_fd_sc_hd__mux2_2)
                                         _3797_ (net)
                  0.05    0.00    0.54 v _5521_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5521_/X (sky130_fd_sc_hd__buf_1)
                                         _0955_ (net)
                  0.02    0.00    0.62 v _8779_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8779_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8780_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8780_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8780_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8780_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][13] (net)
                  0.03    0.00    0.29 v _5522_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5522_/X (sky130_fd_sc_hd__mux2_2)
                                         _3798_ (net)
                  0.05    0.00    0.54 v _5523_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5523_/X (sky130_fd_sc_hd__buf_1)
                                         _0956_ (net)
                  0.02    0.00    0.62 v _8780_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8780_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8781_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8781_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8781_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8781_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][14] (net)
                  0.03    0.00    0.29 v _5524_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5524_/X (sky130_fd_sc_hd__mux2_2)
                                         _3799_ (net)
                  0.05    0.00    0.54 v _5525_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5525_/X (sky130_fd_sc_hd__buf_1)
                                         _0957_ (net)
                  0.02    0.00    0.62 v _8781_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8781_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8782_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8782_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8782_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8782_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][15] (net)
                  0.03    0.00    0.29 v _5527_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5527_/X (sky130_fd_sc_hd__mux2_2)
                                         _3801_ (net)
                  0.05    0.00    0.54 v _5528_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5528_/X (sky130_fd_sc_hd__buf_1)
                                         _0958_ (net)
                  0.02    0.00    0.62 v _8782_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8782_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8783_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8783_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8783_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8783_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][16] (net)
                  0.03    0.00    0.29 v _5529_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5529_/X (sky130_fd_sc_hd__mux2_2)
                                         _3802_ (net)
                  0.05    0.00    0.54 v _5530_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5530_/X (sky130_fd_sc_hd__buf_1)
                                         _0959_ (net)
                  0.02    0.00    0.62 v _8783_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8783_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8784_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8784_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8784_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8784_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][17] (net)
                  0.03    0.00    0.29 v _5531_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5531_/X (sky130_fd_sc_hd__mux2_2)
                                         _3803_ (net)
                  0.05    0.00    0.54 v _5532_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5532_/X (sky130_fd_sc_hd__buf_1)
                                         _0960_ (net)
                  0.02    0.00    0.62 v _8784_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8784_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8785_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8785_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8785_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8785_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][18] (net)
                  0.03    0.00    0.29 v _5533_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5533_/X (sky130_fd_sc_hd__mux2_2)
                                         _3804_ (net)
                  0.05    0.00    0.54 v _5534_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5534_/X (sky130_fd_sc_hd__buf_1)
                                         _0961_ (net)
                  0.02    0.00    0.62 v _8785_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8785_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8786_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8786_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8786_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8786_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][19] (net)
                  0.03    0.00    0.29 v _5535_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5535_/X (sky130_fd_sc_hd__mux2_2)
                                         _3805_ (net)
                  0.05    0.00    0.54 v _5536_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5536_/X (sky130_fd_sc_hd__buf_1)
                                         _0962_ (net)
                  0.02    0.00    0.62 v _8786_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8786_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8787_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8787_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8787_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8787_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][20] (net)
                  0.03    0.00    0.29 v _5538_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5538_/X (sky130_fd_sc_hd__mux2_2)
                                         _3807_ (net)
                  0.05    0.00    0.54 v _5539_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5539_/X (sky130_fd_sc_hd__buf_1)
                                         _0963_ (net)
                  0.02    0.00    0.62 v _8787_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8787_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8788_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8788_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8788_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8788_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][21] (net)
                  0.03    0.00    0.29 v _5540_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5540_/X (sky130_fd_sc_hd__mux2_2)
                                         _3808_ (net)
                  0.05    0.00    0.54 v _5541_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5541_/X (sky130_fd_sc_hd__buf_1)
                                         _0964_ (net)
                  0.02    0.00    0.62 v _8788_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8788_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8789_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8789_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8789_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8789_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][22] (net)
                  0.03    0.00    0.29 v _5542_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5542_/X (sky130_fd_sc_hd__mux2_2)
                                         _3809_ (net)
                  0.05    0.00    0.54 v _5543_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5543_/X (sky130_fd_sc_hd__buf_1)
                                         _0965_ (net)
                  0.02    0.00    0.62 v _8789_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8789_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8790_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8790_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8790_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8790_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][23] (net)
                  0.03    0.00    0.29 v _5544_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5544_/X (sky130_fd_sc_hd__mux2_2)
                                         _3810_ (net)
                  0.05    0.00    0.54 v _5545_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5545_/X (sky130_fd_sc_hd__buf_1)
                                         _0966_ (net)
                  0.02    0.00    0.62 v _8790_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8790_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8791_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8791_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8791_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8791_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][24] (net)
                  0.03    0.00    0.29 v _5546_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5546_/X (sky130_fd_sc_hd__mux2_2)
                                         _3811_ (net)
                  0.05    0.00    0.54 v _5547_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5547_/X (sky130_fd_sc_hd__buf_1)
                                         _0967_ (net)
                  0.02    0.00    0.62 v _8791_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8791_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8792_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8792_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8792_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8792_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][25] (net)
                  0.03    0.00    0.29 v _5549_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5549_/X (sky130_fd_sc_hd__mux2_2)
                                         _3813_ (net)
                  0.05    0.00    0.54 v _5550_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5550_/X (sky130_fd_sc_hd__buf_1)
                                         _0968_ (net)
                  0.02    0.00    0.62 v _8792_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8792_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8793_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8793_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8793_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8793_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][26] (net)
                  0.03    0.00    0.29 v _5551_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5551_/X (sky130_fd_sc_hd__mux2_2)
                                         _3814_ (net)
                  0.05    0.00    0.54 v _5552_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5552_/X (sky130_fd_sc_hd__buf_1)
                                         _0969_ (net)
                  0.02    0.00    0.62 v _8793_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8793_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8794_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8794_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8794_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8794_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][27] (net)
                  0.03    0.00    0.29 v _5553_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5553_/X (sky130_fd_sc_hd__mux2_2)
                                         _3815_ (net)
                  0.05    0.00    0.54 v _5554_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5554_/X (sky130_fd_sc_hd__buf_1)
                                         _0970_ (net)
                  0.02    0.00    0.62 v _8794_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8794_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8795_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8795_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8795_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8795_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][28] (net)
                  0.03    0.00    0.29 v _5555_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5555_/X (sky130_fd_sc_hd__mux2_2)
                                         _3816_ (net)
                  0.05    0.00    0.54 v _5556_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5556_/X (sky130_fd_sc_hd__buf_1)
                                         _0971_ (net)
                  0.02    0.00    0.62 v _8795_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8795_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8796_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8796_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8796_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8796_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][29] (net)
                  0.03    0.00    0.29 v _5557_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5557_/X (sky130_fd_sc_hd__mux2_2)
                                         _3817_ (net)
                  0.05    0.00    0.54 v _5558_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5558_/X (sky130_fd_sc_hd__buf_1)
                                         _0972_ (net)
                  0.02    0.00    0.62 v _8796_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8796_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8797_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8797_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8797_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8797_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][30] (net)
                  0.03    0.00    0.29 v _5559_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5559_/X (sky130_fd_sc_hd__mux2_2)
                                         _3818_ (net)
                  0.05    0.00    0.54 v _5560_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5560_/X (sky130_fd_sc_hd__buf_1)
                                         _0973_ (net)
                  0.02    0.00    0.62 v _8797_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8797_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8798_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8798_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8798_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8798_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[0][31] (net)
                  0.03    0.00    0.29 v _5561_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5561_/X (sky130_fd_sc_hd__mux2_2)
                                         _3819_ (net)
                  0.05    0.00    0.54 v _5562_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5562_/X (sky130_fd_sc_hd__buf_1)
                                         _0974_ (net)
                  0.02    0.00    0.62 v _8798_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8798_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7999_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7999_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7999_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7999_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][0] (net)
                  0.03    0.00    0.29 v _7592_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7592_/X (sky130_fd_sc_hd__mux2_2)
                                         _2705_ (net)
                  0.05    0.00    0.54 v _7593_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7593_/X (sky130_fd_sc_hd__buf_1)
                                         _0175_ (net)
                  0.02    0.00    0.62 v _7999_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7999_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8000_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8000_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8000_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8000_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][1] (net)
                  0.03    0.00    0.29 v _7595_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7595_/X (sky130_fd_sc_hd__mux2_2)
                                         _2707_ (net)
                  0.05    0.00    0.54 v _7596_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7596_/X (sky130_fd_sc_hd__buf_1)
                                         _0176_ (net)
                  0.02    0.00    0.62 v _8000_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8000_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8001_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8001_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8001_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8001_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][2] (net)
                  0.03    0.00    0.29 v _7598_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7598_/X (sky130_fd_sc_hd__mux2_2)
                                         _2709_ (net)
                  0.05    0.00    0.54 v _7599_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7599_/X (sky130_fd_sc_hd__buf_1)
                                         _0177_ (net)
                  0.02    0.00    0.62 v _8001_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8001_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8002_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8002_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8002_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8002_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][3] (net)
                  0.03    0.00    0.29 v _7601_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7601_/X (sky130_fd_sc_hd__mux2_2)
                                         _2711_ (net)
                  0.05    0.00    0.54 v _7602_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7602_/X (sky130_fd_sc_hd__buf_1)
                                         _0178_ (net)
                  0.02    0.00    0.62 v _8002_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8002_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8003_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8003_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8003_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8003_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][4] (net)
                  0.03    0.00    0.29 v _7604_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7604_/X (sky130_fd_sc_hd__mux2_2)
                                         _2713_ (net)
                  0.05    0.00    0.54 v _7605_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7605_/X (sky130_fd_sc_hd__buf_1)
                                         _0179_ (net)
                  0.02    0.00    0.62 v _8003_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8003_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8004_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8004_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8004_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8004_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][5] (net)
                  0.03    0.00    0.29 v _7608_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7608_/X (sky130_fd_sc_hd__mux2_2)
                                         _2716_ (net)
                  0.05    0.00    0.54 v _7609_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7609_/X (sky130_fd_sc_hd__buf_1)
                                         _0180_ (net)
                  0.02    0.00    0.62 v _8004_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8004_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8005_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8005_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8005_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8005_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][6] (net)
                  0.03    0.00    0.29 v _7611_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7611_/X (sky130_fd_sc_hd__mux2_2)
                                         _2718_ (net)
                  0.05    0.00    0.54 v _7612_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7612_/X (sky130_fd_sc_hd__buf_1)
                                         _0181_ (net)
                  0.02    0.00    0.62 v _8005_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8005_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8006_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8006_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8006_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8006_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][7] (net)
                  0.03    0.00    0.29 v _7614_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7614_/X (sky130_fd_sc_hd__mux2_2)
                                         _2720_ (net)
                  0.05    0.00    0.54 v _7615_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7615_/X (sky130_fd_sc_hd__buf_1)
                                         _0182_ (net)
                  0.02    0.00    0.62 v _8006_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8006_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8007_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8007_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8007_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8007_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][8] (net)
                  0.03    0.00    0.29 v _7617_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7617_/X (sky130_fd_sc_hd__mux2_2)
                                         _2722_ (net)
                  0.05    0.00    0.54 v _7618_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7618_/X (sky130_fd_sc_hd__buf_1)
                                         _0183_ (net)
                  0.02    0.00    0.62 v _8007_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8007_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8008_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8008_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8008_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8008_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][9] (net)
                  0.03    0.00    0.29 v _7620_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7620_/X (sky130_fd_sc_hd__mux2_2)
                                         _2724_ (net)
                  0.05    0.00    0.54 v _7621_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7621_/X (sky130_fd_sc_hd__buf_1)
                                         _0184_ (net)
                  0.02    0.00    0.62 v _8008_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8008_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8009_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8009_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8009_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8009_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][10] (net)
                  0.03    0.00    0.29 v _7624_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7624_/X (sky130_fd_sc_hd__mux2_2)
                                         _2727_ (net)
                  0.05    0.00    0.54 v _7625_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7625_/X (sky130_fd_sc_hd__buf_1)
                                         _0185_ (net)
                  0.02    0.00    0.62 v _8009_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8009_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8010_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8010_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8010_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8010_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][11] (net)
                  0.03    0.00    0.29 v _7627_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7627_/X (sky130_fd_sc_hd__mux2_2)
                                         _2729_ (net)
                  0.05    0.00    0.54 v _7628_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7628_/X (sky130_fd_sc_hd__buf_1)
                                         _0186_ (net)
                  0.02    0.00    0.62 v _8010_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8010_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8011_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8011_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8011_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8011_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][12] (net)
                  0.03    0.00    0.29 v _7630_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7630_/X (sky130_fd_sc_hd__mux2_2)
                                         _2731_ (net)
                  0.05    0.00    0.54 v _7631_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7631_/X (sky130_fd_sc_hd__buf_1)
                                         _0187_ (net)
                  0.02    0.00    0.62 v _8011_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8011_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8012_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8012_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8012_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8012_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][13] (net)
                  0.03    0.00    0.29 v _7633_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7633_/X (sky130_fd_sc_hd__mux2_2)
                                         _2733_ (net)
                  0.05    0.00    0.54 v _7634_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7634_/X (sky130_fd_sc_hd__buf_1)
                                         _0188_ (net)
                  0.02    0.00    0.62 v _8012_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8012_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8013_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8013_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8013_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8013_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][14] (net)
                  0.03    0.00    0.29 v _7636_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7636_/X (sky130_fd_sc_hd__mux2_2)
                                         _2735_ (net)
                  0.05    0.00    0.54 v _7637_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7637_/X (sky130_fd_sc_hd__buf_1)
                                         _0189_ (net)
                  0.02    0.00    0.62 v _8013_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8013_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8014_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8014_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8014_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8014_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][15] (net)
                  0.03    0.00    0.29 v _7640_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7640_/X (sky130_fd_sc_hd__mux2_2)
                                         _2738_ (net)
                  0.05    0.00    0.54 v _7641_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7641_/X (sky130_fd_sc_hd__buf_1)
                                         _0190_ (net)
                  0.02    0.00    0.62 v _8014_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8014_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8015_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8015_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8015_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8015_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][16] (net)
                  0.03    0.00    0.29 v _7643_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7643_/X (sky130_fd_sc_hd__mux2_2)
                                         _2740_ (net)
                  0.05    0.00    0.54 v _7644_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7644_/X (sky130_fd_sc_hd__buf_1)
                                         _0191_ (net)
                  0.02    0.00    0.62 v _8015_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8015_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8016_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8016_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8016_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8016_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][17] (net)
                  0.03    0.00    0.29 v _7645_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7645_/X (sky130_fd_sc_hd__mux2_2)
                                         _2741_ (net)
                  0.05    0.00    0.54 v _7646_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7646_/X (sky130_fd_sc_hd__buf_1)
                                         _0192_ (net)
                  0.02    0.00    0.62 v _8016_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8016_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8017_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8017_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8017_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8017_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][18] (net)
                  0.03    0.00    0.29 v _7647_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7647_/X (sky130_fd_sc_hd__mux2_2)
                                         _2742_ (net)
                  0.05    0.00    0.54 v _7648_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7648_/X (sky130_fd_sc_hd__buf_1)
                                         _0193_ (net)
                  0.02    0.00    0.62 v _8017_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8017_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8018_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8018_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8018_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8018_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][19] (net)
                  0.03    0.00    0.29 v _7649_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7649_/X (sky130_fd_sc_hd__mux2_2)
                                         _2743_ (net)
                  0.05    0.00    0.54 v _7650_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7650_/X (sky130_fd_sc_hd__buf_1)
                                         _0194_ (net)
                  0.02    0.00    0.62 v _8018_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8018_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8019_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8019_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8019_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8019_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][20] (net)
                  0.03    0.00    0.29 v _7652_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7652_/X (sky130_fd_sc_hd__mux2_2)
                                         _2745_ (net)
                  0.05    0.00    0.54 v _7653_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7653_/X (sky130_fd_sc_hd__buf_1)
                                         _0195_ (net)
                  0.02    0.00    0.62 v _8019_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8019_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8020_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8020_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8020_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8020_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][21] (net)
                  0.03    0.00    0.29 v _7654_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7654_/X (sky130_fd_sc_hd__mux2_2)
                                         _2746_ (net)
                  0.05    0.00    0.54 v _7655_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7655_/X (sky130_fd_sc_hd__buf_1)
                                         _0196_ (net)
                  0.02    0.00    0.62 v _8020_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8020_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8021_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8021_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8021_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8021_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][22] (net)
                  0.03    0.00    0.29 v _7656_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7656_/X (sky130_fd_sc_hd__mux2_2)
                                         _2747_ (net)
                  0.05    0.00    0.54 v _7657_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7657_/X (sky130_fd_sc_hd__buf_1)
                                         _0197_ (net)
                  0.02    0.00    0.62 v _8021_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8021_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8022_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8022_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8022_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8022_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][23] (net)
                  0.03    0.00    0.29 v _7658_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7658_/X (sky130_fd_sc_hd__mux2_2)
                                         _2748_ (net)
                  0.05    0.00    0.54 v _7659_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7659_/X (sky130_fd_sc_hd__buf_1)
                                         _0198_ (net)
                  0.02    0.00    0.62 v _8022_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8022_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8023_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8023_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8023_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8023_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][24] (net)
                  0.03    0.00    0.29 v _7660_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7660_/X (sky130_fd_sc_hd__mux2_2)
                                         _2749_ (net)
                  0.05    0.00    0.54 v _7661_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7661_/X (sky130_fd_sc_hd__buf_1)
                                         _0199_ (net)
                  0.02    0.00    0.62 v _8023_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8023_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8024_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8024_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8024_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8024_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][25] (net)
                  0.03    0.00    0.29 v _7663_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7663_/X (sky130_fd_sc_hd__mux2_2)
                                         _2751_ (net)
                  0.05    0.00    0.54 v _7664_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7664_/X (sky130_fd_sc_hd__buf_1)
                                         _0200_ (net)
                  0.02    0.00    0.62 v _8024_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8024_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8025_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8025_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8025_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8025_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][26] (net)
                  0.03    0.00    0.29 v _7665_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7665_/X (sky130_fd_sc_hd__mux2_2)
                                         _2752_ (net)
                  0.05    0.00    0.54 v _7666_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7666_/X (sky130_fd_sc_hd__buf_1)
                                         _0201_ (net)
                  0.02    0.00    0.62 v _8025_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8025_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8026_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8026_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8026_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8026_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][27] (net)
                  0.03    0.00    0.29 v _7667_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7667_/X (sky130_fd_sc_hd__mux2_2)
                                         _2753_ (net)
                  0.05    0.00    0.54 v _7668_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7668_/X (sky130_fd_sc_hd__buf_1)
                                         _0202_ (net)
                  0.02    0.00    0.62 v _8026_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8026_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8027_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8027_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8027_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8027_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][28] (net)
                  0.03    0.00    0.29 v _7669_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7669_/X (sky130_fd_sc_hd__mux2_2)
                                         _2754_ (net)
                  0.05    0.00    0.54 v _7670_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7670_/X (sky130_fd_sc_hd__buf_1)
                                         _0203_ (net)
                  0.02    0.00    0.62 v _8027_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8027_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8028_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8028_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8028_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8028_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][29] (net)
                  0.03    0.00    0.29 v _7671_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7671_/X (sky130_fd_sc_hd__mux2_2)
                                         _2755_ (net)
                  0.05    0.00    0.54 v _7672_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7672_/X (sky130_fd_sc_hd__buf_1)
                                         _0204_ (net)
                  0.02    0.00    0.62 v _8028_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8028_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8029_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8029_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8029_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8029_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][30] (net)
                  0.03    0.00    0.29 v _7673_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7673_/X (sky130_fd_sc_hd__mux2_2)
                                         _2756_ (net)
                  0.05    0.00    0.54 v _7674_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7674_/X (sky130_fd_sc_hd__buf_1)
                                         _0205_ (net)
                  0.02    0.00    0.62 v _8029_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8029_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8030_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8030_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8030_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8030_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[17][31] (net)
                  0.03    0.00    0.29 v _7675_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7675_/X (sky130_fd_sc_hd__mux2_2)
                                         _2757_ (net)
                  0.05    0.00    0.54 v _7676_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7676_/X (sky130_fd_sc_hd__buf_1)
                                         _0206_ (net)
                  0.02    0.00    0.62 v _8030_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8030_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8063_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8063_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8063_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8063_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][0] (net)
                  0.03    0.00    0.29 v _7754_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7754_/X (sky130_fd_sc_hd__mux2_2)
                                         _2803_ (net)
                  0.05    0.00    0.54 v _7755_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7755_/X (sky130_fd_sc_hd__buf_1)
                                         _0239_ (net)
                  0.02    0.00    0.62 v _8063_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8063_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8064_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8064_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8064_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8064_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][1] (net)
                  0.03    0.00    0.29 v _7756_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7756_/X (sky130_fd_sc_hd__mux2_2)
                                         _2804_ (net)
                  0.05    0.00    0.54 v _7757_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7757_/X (sky130_fd_sc_hd__buf_1)
                                         _0240_ (net)
                  0.02    0.00    0.62 v _8064_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8064_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8065_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8065_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8065_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8065_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][2] (net)
                  0.03    0.00    0.29 v _7758_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7758_/X (sky130_fd_sc_hd__mux2_2)
                                         _2805_ (net)
                  0.05    0.00    0.54 v _7759_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7759_/X (sky130_fd_sc_hd__buf_1)
                                         _0241_ (net)
                  0.02    0.00    0.62 v _8065_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8065_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8066_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8066_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8066_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8066_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][3] (net)
                  0.03    0.00    0.29 v _7760_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7760_/X (sky130_fd_sc_hd__mux2_2)
                                         _2806_ (net)
                  0.05    0.00    0.54 v _7761_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7761_/X (sky130_fd_sc_hd__buf_1)
                                         _0242_ (net)
                  0.02    0.00    0.62 v _8066_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8066_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8067_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8067_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8067_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8067_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][4] (net)
                  0.03    0.00    0.29 v _7762_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7762_/X (sky130_fd_sc_hd__mux2_2)
                                         _2807_ (net)
                  0.05    0.00    0.54 v _7763_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7763_/X (sky130_fd_sc_hd__buf_1)
                                         _0243_ (net)
                  0.02    0.00    0.62 v _8067_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8067_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8068_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8068_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8068_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8068_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][5] (net)
                  0.03    0.00    0.29 v _7765_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7765_/X (sky130_fd_sc_hd__mux2_2)
                                         _2809_ (net)
                  0.05    0.00    0.54 v _7766_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7766_/X (sky130_fd_sc_hd__buf_1)
                                         _0244_ (net)
                  0.02    0.00    0.62 v _8068_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8068_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8069_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8069_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8069_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8069_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][6] (net)
                  0.03    0.00    0.29 v _7767_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7767_/X (sky130_fd_sc_hd__mux2_2)
                                         _2810_ (net)
                  0.05    0.00    0.54 v _7768_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7768_/X (sky130_fd_sc_hd__buf_1)
                                         _0245_ (net)
                  0.02    0.00    0.62 v _8069_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8069_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8070_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8070_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8070_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8070_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][7] (net)
                  0.03    0.00    0.29 v _7769_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7769_/X (sky130_fd_sc_hd__mux2_2)
                                         _2811_ (net)
                  0.05    0.00    0.54 v _7770_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7770_/X (sky130_fd_sc_hd__buf_1)
                                         _0246_ (net)
                  0.02    0.00    0.62 v _8070_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8070_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8071_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8071_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8071_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8071_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][8] (net)
                  0.03    0.00    0.29 v _7771_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7771_/X (sky130_fd_sc_hd__mux2_2)
                                         _2812_ (net)
                  0.05    0.00    0.54 v _7772_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7772_/X (sky130_fd_sc_hd__buf_1)
                                         _0247_ (net)
                  0.02    0.00    0.62 v _8071_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8071_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8072_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8072_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8072_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8072_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][9] (net)
                  0.03    0.00    0.29 v _7773_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7773_/X (sky130_fd_sc_hd__mux2_2)
                                         _2813_ (net)
                  0.05    0.00    0.54 v _7774_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7774_/X (sky130_fd_sc_hd__buf_1)
                                         _0248_ (net)
                  0.02    0.00    0.62 v _8072_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8072_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8073_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8073_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8073_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8073_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][10] (net)
                  0.03    0.00    0.29 v _7776_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7776_/X (sky130_fd_sc_hd__mux2_2)
                                         _2815_ (net)
                  0.05    0.00    0.54 v _7777_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7777_/X (sky130_fd_sc_hd__buf_1)
                                         _0249_ (net)
                  0.02    0.00    0.62 v _8073_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8073_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8074_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8074_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8074_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8074_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][11] (net)
                  0.03    0.00    0.29 v _7778_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7778_/X (sky130_fd_sc_hd__mux2_2)
                                         _2816_ (net)
                  0.05    0.00    0.54 v _7779_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7779_/X (sky130_fd_sc_hd__buf_1)
                                         _0250_ (net)
                  0.02    0.00    0.62 v _8074_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8074_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8075_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8075_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8075_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8075_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][12] (net)
                  0.03    0.00    0.29 v _7780_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7780_/X (sky130_fd_sc_hd__mux2_2)
                                         _2817_ (net)
                  0.05    0.00    0.54 v _7781_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7781_/X (sky130_fd_sc_hd__buf_1)
                                         _0251_ (net)
                  0.02    0.00    0.62 v _8075_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8075_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8076_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8076_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8076_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8076_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][13] (net)
                  0.03    0.00    0.29 v _7782_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7782_/X (sky130_fd_sc_hd__mux2_2)
                                         _2818_ (net)
                  0.05    0.00    0.54 v _7783_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7783_/X (sky130_fd_sc_hd__buf_1)
                                         _0252_ (net)
                  0.02    0.00    0.62 v _8076_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8076_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8077_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8077_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8077_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8077_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][14] (net)
                  0.03    0.00    0.29 v _7784_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7784_/X (sky130_fd_sc_hd__mux2_2)
                                         _2819_ (net)
                  0.05    0.00    0.54 v _7785_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7785_/X (sky130_fd_sc_hd__buf_1)
                                         _0253_ (net)
                  0.02    0.00    0.62 v _8077_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8077_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8078_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8078_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8078_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8078_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][15] (net)
                  0.03    0.00    0.29 v _7787_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7787_/X (sky130_fd_sc_hd__mux2_2)
                                         _2821_ (net)
                  0.05    0.00    0.54 v _7788_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7788_/X (sky130_fd_sc_hd__buf_1)
                                         _0254_ (net)
                  0.02    0.00    0.62 v _8078_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8078_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8079_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8079_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8079_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8079_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][16] (net)
                  0.03    0.00    0.29 v _7789_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7789_/X (sky130_fd_sc_hd__mux2_2)
                                         _2822_ (net)
                  0.05    0.00    0.54 v _7790_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7790_/X (sky130_fd_sc_hd__buf_1)
                                         _0255_ (net)
                  0.02    0.00    0.62 v _8079_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8079_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8080_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8080_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8080_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8080_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][17] (net)
                  0.03    0.00    0.29 v _7791_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7791_/X (sky130_fd_sc_hd__mux2_2)
                                         _2823_ (net)
                  0.05    0.00    0.54 v _7792_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7792_/X (sky130_fd_sc_hd__buf_1)
                                         _0256_ (net)
                  0.02    0.00    0.62 v _8080_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8080_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8081_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8081_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8081_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8081_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][18] (net)
                  0.03    0.00    0.29 v _7793_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7793_/X (sky130_fd_sc_hd__mux2_2)
                                         _2824_ (net)
                  0.05    0.00    0.54 v _7794_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7794_/X (sky130_fd_sc_hd__buf_1)
                                         _0257_ (net)
                  0.02    0.00    0.62 v _8081_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8081_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8082_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8082_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8082_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8082_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][19] (net)
                  0.03    0.00    0.29 v _7795_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7795_/X (sky130_fd_sc_hd__mux2_2)
                                         _2825_ (net)
                  0.05    0.00    0.54 v _7796_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7796_/X (sky130_fd_sc_hd__buf_1)
                                         _0258_ (net)
                  0.02    0.00    0.62 v _8082_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8082_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8083_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8083_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8083_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8083_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][20] (net)
                  0.03    0.00    0.29 v _7798_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7798_/X (sky130_fd_sc_hd__mux2_2)
                                         _2827_ (net)
                  0.05    0.00    0.54 v _7799_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7799_/X (sky130_fd_sc_hd__buf_1)
                                         _0259_ (net)
                  0.02    0.00    0.62 v _8083_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8083_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8084_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8084_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8084_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8084_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][21] (net)
                  0.03    0.00    0.29 v _7800_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7800_/X (sky130_fd_sc_hd__mux2_2)
                                         _2828_ (net)
                  0.05    0.00    0.54 v _7801_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7801_/X (sky130_fd_sc_hd__buf_1)
                                         _0260_ (net)
                  0.02    0.00    0.62 v _8084_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8084_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8085_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8085_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8085_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8085_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][22] (net)
                  0.03    0.00    0.29 v _7802_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7802_/X (sky130_fd_sc_hd__mux2_2)
                                         _2829_ (net)
                  0.05    0.00    0.54 v _7803_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7803_/X (sky130_fd_sc_hd__buf_1)
                                         _0261_ (net)
                  0.02    0.00    0.62 v _8085_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8085_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8086_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8086_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8086_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8086_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][23] (net)
                  0.03    0.00    0.29 v _7804_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7804_/X (sky130_fd_sc_hd__mux2_2)
                                         _2830_ (net)
                  0.05    0.00    0.54 v _7805_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7805_/X (sky130_fd_sc_hd__buf_1)
                                         _0262_ (net)
                  0.02    0.00    0.62 v _8086_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8086_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8087_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8087_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8087_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8087_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][24] (net)
                  0.03    0.00    0.29 v _7806_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7806_/X (sky130_fd_sc_hd__mux2_2)
                                         _2831_ (net)
                  0.05    0.00    0.54 v _7807_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7807_/X (sky130_fd_sc_hd__buf_1)
                                         _0263_ (net)
                  0.02    0.00    0.62 v _8087_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8087_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8088_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8088_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8088_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8088_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][25] (net)
                  0.03    0.00    0.29 v _7809_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7809_/X (sky130_fd_sc_hd__mux2_2)
                                         _2833_ (net)
                  0.05    0.00    0.54 v _7810_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7810_/X (sky130_fd_sc_hd__buf_1)
                                         _0264_ (net)
                  0.02    0.00    0.62 v _8088_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8088_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8089_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8089_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8089_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8089_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][26] (net)
                  0.03    0.00    0.29 v _7811_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7811_/X (sky130_fd_sc_hd__mux2_2)
                                         _2834_ (net)
                  0.05    0.00    0.54 v _7812_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7812_/X (sky130_fd_sc_hd__buf_1)
                                         _0265_ (net)
                  0.02    0.00    0.62 v _8089_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8089_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8090_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8090_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8090_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8090_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][27] (net)
                  0.03    0.00    0.29 v _7813_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7813_/X (sky130_fd_sc_hd__mux2_2)
                                         _2835_ (net)
                  0.05    0.00    0.54 v _7814_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7814_/X (sky130_fd_sc_hd__buf_1)
                                         _0266_ (net)
                  0.02    0.00    0.62 v _8090_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8090_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8091_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8091_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8091_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8091_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][28] (net)
                  0.03    0.00    0.29 v _7815_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7815_/X (sky130_fd_sc_hd__mux2_2)
                                         _2836_ (net)
                  0.05    0.00    0.54 v _7816_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7816_/X (sky130_fd_sc_hd__buf_1)
                                         _0267_ (net)
                  0.02    0.00    0.62 v _8091_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8091_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8092_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8092_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8092_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8092_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][29] (net)
                  0.03    0.00    0.29 v _7817_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7817_/X (sky130_fd_sc_hd__mux2_2)
                                         _2837_ (net)
                  0.05    0.00    0.54 v _7818_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7818_/X (sky130_fd_sc_hd__buf_1)
                                         _0268_ (net)
                  0.02    0.00    0.62 v _8092_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8092_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8093_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8093_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8093_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8093_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][30] (net)
                  0.03    0.00    0.29 v _7819_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7819_/X (sky130_fd_sc_hd__mux2_2)
                                         _2838_ (net)
                  0.05    0.00    0.54 v _7820_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7820_/X (sky130_fd_sc_hd__buf_1)
                                         _0269_ (net)
                  0.02    0.00    0.62 v _8093_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8093_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8094_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8094_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8094_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8094_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[1][31] (net)
                  0.03    0.00    0.29 v _7821_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7821_/X (sky130_fd_sc_hd__mux2_2)
                                         _2839_ (net)
                  0.05    0.00    0.54 v _7822_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7822_/X (sky130_fd_sc_hd__buf_1)
                                         _0270_ (net)
                  0.02    0.00    0.62 v _8094_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8094_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8447_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8447_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8447_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8447_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][0] (net)
                  0.03    0.00    0.29 v _4741_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4741_/X (sky130_fd_sc_hd__mux2_2)
                                         _3350_ (net)
                  0.05    0.00    0.54 v _4742_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4742_/X (sky130_fd_sc_hd__buf_1)
                                         _0623_ (net)
                  0.02    0.00    0.62 v _8447_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8447_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8448_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8448_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8448_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8448_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][1] (net)
                  0.03    0.00    0.29 v _4743_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4743_/X (sky130_fd_sc_hd__mux2_2)
                                         _3351_ (net)
                  0.05    0.00    0.54 v _4744_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4744_/X (sky130_fd_sc_hd__buf_1)
                                         _0624_ (net)
                  0.02    0.00    0.62 v _8448_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8448_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8449_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8449_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8449_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8449_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][2] (net)
                  0.03    0.00    0.29 v _4745_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4745_/X (sky130_fd_sc_hd__mux2_2)
                                         _3352_ (net)
                  0.05    0.00    0.54 v _4746_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4746_/X (sky130_fd_sc_hd__buf_1)
                                         _0625_ (net)
                  0.02    0.00    0.62 v _8449_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8449_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8450_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8450_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8450_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8450_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][3] (net)
                  0.03    0.00    0.29 v _4747_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4747_/X (sky130_fd_sc_hd__mux2_2)
                                         _3353_ (net)
                  0.05    0.00    0.54 v _4748_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4748_/X (sky130_fd_sc_hd__buf_1)
                                         _0626_ (net)
                  0.02    0.00    0.62 v _8450_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8450_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8451_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8451_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8451_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8451_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][4] (net)
                  0.03    0.00    0.29 v _4749_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4749_/X (sky130_fd_sc_hd__mux2_2)
                                         _3354_ (net)
                  0.05    0.00    0.54 v _4750_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4750_/X (sky130_fd_sc_hd__buf_1)
                                         _0627_ (net)
                  0.02    0.00    0.62 v _8451_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8451_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8452_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8452_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8452_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8452_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][5] (net)
                  0.03    0.00    0.29 v _4752_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4752_/X (sky130_fd_sc_hd__mux2_2)
                                         _3356_ (net)
                  0.05    0.00    0.54 v _4753_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4753_/X (sky130_fd_sc_hd__buf_1)
                                         _0628_ (net)
                  0.02    0.00    0.62 v _8452_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8452_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8453_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8453_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8453_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8453_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][6] (net)
                  0.03    0.00    0.29 v _4754_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4754_/X (sky130_fd_sc_hd__mux2_2)
                                         _3357_ (net)
                  0.05    0.00    0.54 v _4755_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4755_/X (sky130_fd_sc_hd__buf_1)
                                         _0629_ (net)
                  0.02    0.00    0.62 v _8453_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8453_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8454_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8454_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8454_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8454_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][7] (net)
                  0.03    0.00    0.29 v _4756_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4756_/X (sky130_fd_sc_hd__mux2_2)
                                         _3358_ (net)
                  0.05    0.00    0.54 v _4757_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4757_/X (sky130_fd_sc_hd__buf_1)
                                         _0630_ (net)
                  0.02    0.00    0.62 v _8454_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8454_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8455_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8455_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8455_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8455_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][8] (net)
                  0.03    0.00    0.29 v _4758_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4758_/X (sky130_fd_sc_hd__mux2_2)
                                         _3359_ (net)
                  0.05    0.00    0.54 v _4759_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4759_/X (sky130_fd_sc_hd__buf_1)
                                         _0631_ (net)
                  0.02    0.00    0.62 v _8455_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8455_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8456_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8456_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8456_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8456_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][9] (net)
                  0.03    0.00    0.29 v _4760_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4760_/X (sky130_fd_sc_hd__mux2_2)
                                         _3360_ (net)
                  0.05    0.00    0.54 v _4761_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4761_/X (sky130_fd_sc_hd__buf_1)
                                         _0632_ (net)
                  0.02    0.00    0.62 v _8456_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8456_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8457_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8457_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8457_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8457_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][10] (net)
                  0.03    0.00    0.29 v _4763_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4763_/X (sky130_fd_sc_hd__mux2_2)
                                         _3362_ (net)
                  0.05    0.00    0.54 v _4764_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4764_/X (sky130_fd_sc_hd__buf_1)
                                         _0633_ (net)
                  0.02    0.00    0.62 v _8457_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8457_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8458_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8458_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8458_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8458_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][11] (net)
                  0.03    0.00    0.29 v _4765_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4765_/X (sky130_fd_sc_hd__mux2_2)
                                         _3363_ (net)
                  0.05    0.00    0.54 v _4766_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4766_/X (sky130_fd_sc_hd__buf_1)
                                         _0634_ (net)
                  0.02    0.00    0.62 v _8458_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8458_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8459_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8459_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8459_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8459_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][12] (net)
                  0.03    0.00    0.29 v _4767_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4767_/X (sky130_fd_sc_hd__mux2_2)
                                         _3364_ (net)
                  0.05    0.00    0.54 v _4768_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4768_/X (sky130_fd_sc_hd__buf_1)
                                         _0635_ (net)
                  0.02    0.00    0.62 v _8459_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8459_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8460_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8460_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8460_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8460_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][13] (net)
                  0.03    0.00    0.29 v _4769_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4769_/X (sky130_fd_sc_hd__mux2_2)
                                         _3365_ (net)
                  0.05    0.00    0.54 v _4770_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4770_/X (sky130_fd_sc_hd__buf_1)
                                         _0636_ (net)
                  0.02    0.00    0.62 v _8460_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8460_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8461_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8461_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8461_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8461_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][14] (net)
                  0.03    0.00    0.29 v _4771_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4771_/X (sky130_fd_sc_hd__mux2_2)
                                         _3366_ (net)
                  0.05    0.00    0.54 v _4772_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4772_/X (sky130_fd_sc_hd__buf_1)
                                         _0637_ (net)
                  0.02    0.00    0.62 v _8461_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8461_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8462_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8462_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8462_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8462_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][15] (net)
                  0.03    0.00    0.29 v _4774_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4774_/X (sky130_fd_sc_hd__mux2_2)
                                         _3368_ (net)
                  0.05    0.00    0.54 v _4775_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4775_/X (sky130_fd_sc_hd__buf_1)
                                         _0638_ (net)
                  0.02    0.00    0.62 v _8462_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8462_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8463_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8463_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8463_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8463_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][16] (net)
                  0.03    0.00    0.29 v _4776_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4776_/X (sky130_fd_sc_hd__mux2_2)
                                         _3369_ (net)
                  0.05    0.00    0.54 v _4777_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4777_/X (sky130_fd_sc_hd__buf_1)
                                         _0639_ (net)
                  0.02    0.00    0.62 v _8463_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8463_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8464_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8464_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8464_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8464_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][17] (net)
                  0.03    0.00    0.29 v _4778_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4778_/X (sky130_fd_sc_hd__mux2_2)
                                         _3370_ (net)
                  0.05    0.00    0.54 v _4779_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4779_/X (sky130_fd_sc_hd__buf_1)
                                         _0640_ (net)
                  0.02    0.00    0.62 v _8464_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8464_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8465_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8465_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8465_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8465_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][18] (net)
                  0.03    0.00    0.29 v _4780_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4780_/X (sky130_fd_sc_hd__mux2_2)
                                         _3371_ (net)
                  0.05    0.00    0.54 v _4781_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4781_/X (sky130_fd_sc_hd__buf_1)
                                         _0641_ (net)
                  0.02    0.00    0.62 v _8465_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8465_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8466_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8466_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8466_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8466_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][19] (net)
                  0.03    0.00    0.29 v _4782_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4782_/X (sky130_fd_sc_hd__mux2_2)
                                         _3372_ (net)
                  0.05    0.00    0.54 v _4783_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4783_/X (sky130_fd_sc_hd__buf_1)
                                         _0642_ (net)
                  0.02    0.00    0.62 v _8466_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8466_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8467_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8467_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8467_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8467_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][20] (net)
                  0.03    0.00    0.29 v _4785_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4785_/X (sky130_fd_sc_hd__mux2_2)
                                         _3374_ (net)
                  0.05    0.00    0.54 v _4786_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4786_/X (sky130_fd_sc_hd__buf_1)
                                         _0643_ (net)
                  0.02    0.00    0.62 v _8467_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8467_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8468_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8468_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8468_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8468_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][21] (net)
                  0.03    0.00    0.29 v _4787_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4787_/X (sky130_fd_sc_hd__mux2_2)
                                         _3375_ (net)
                  0.05    0.00    0.54 v _4788_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4788_/X (sky130_fd_sc_hd__buf_1)
                                         _0644_ (net)
                  0.02    0.00    0.62 v _8468_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8468_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8469_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8469_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8469_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8469_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][22] (net)
                  0.03    0.00    0.29 v _4789_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4789_/X (sky130_fd_sc_hd__mux2_2)
                                         _3376_ (net)
                  0.05    0.00    0.54 v _4790_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4790_/X (sky130_fd_sc_hd__buf_1)
                                         _0645_ (net)
                  0.02    0.00    0.62 v _8469_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8469_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8470_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8470_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8470_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8470_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][23] (net)
                  0.03    0.00    0.29 v _4791_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4791_/X (sky130_fd_sc_hd__mux2_2)
                                         _3377_ (net)
                  0.05    0.00    0.54 v _4792_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4792_/X (sky130_fd_sc_hd__buf_1)
                                         _0646_ (net)
                  0.02    0.00    0.62 v _8470_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8470_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8471_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8471_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8471_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8471_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][24] (net)
                  0.03    0.00    0.29 v _4793_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4793_/X (sky130_fd_sc_hd__mux2_2)
                                         _3378_ (net)
                  0.05    0.00    0.54 v _4794_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4794_/X (sky130_fd_sc_hd__buf_1)
                                         _0647_ (net)
                  0.02    0.00    0.62 v _8471_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8471_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8472_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8472_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8472_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8472_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][25] (net)
                  0.03    0.00    0.29 v _4796_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4796_/X (sky130_fd_sc_hd__mux2_2)
                                         _3380_ (net)
                  0.05    0.00    0.54 v _4797_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4797_/X (sky130_fd_sc_hd__buf_1)
                                         _0648_ (net)
                  0.02    0.00    0.62 v _8472_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8472_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8473_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8473_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8473_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8473_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][26] (net)
                  0.03    0.00    0.29 v _4798_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4798_/X (sky130_fd_sc_hd__mux2_2)
                                         _3381_ (net)
                  0.05    0.00    0.54 v _4799_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4799_/X (sky130_fd_sc_hd__buf_1)
                                         _0649_ (net)
                  0.02    0.00    0.62 v _8473_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8473_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8474_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8474_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8474_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8474_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][27] (net)
                  0.03    0.00    0.29 v _4800_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4800_/X (sky130_fd_sc_hd__mux2_2)
                                         _3382_ (net)
                  0.05    0.00    0.54 v _4801_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4801_/X (sky130_fd_sc_hd__buf_1)
                                         _0650_ (net)
                  0.02    0.00    0.62 v _8474_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8474_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8475_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8475_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8475_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8475_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][28] (net)
                  0.03    0.00    0.29 v _4802_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4802_/X (sky130_fd_sc_hd__mux2_2)
                                         _3383_ (net)
                  0.05    0.00    0.54 v _4803_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4803_/X (sky130_fd_sc_hd__buf_1)
                                         _0651_ (net)
                  0.02    0.00    0.62 v _8475_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8475_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8476_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8476_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8476_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8476_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][29] (net)
                  0.03    0.00    0.29 v _4804_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4804_/X (sky130_fd_sc_hd__mux2_2)
                                         _3384_ (net)
                  0.05    0.00    0.54 v _4805_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4805_/X (sky130_fd_sc_hd__buf_1)
                                         _0652_ (net)
                  0.02    0.00    0.62 v _8476_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8476_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8477_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8477_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8477_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8477_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][30] (net)
                  0.03    0.00    0.29 v _4806_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4806_/X (sky130_fd_sc_hd__mux2_2)
                                         _3385_ (net)
                  0.05    0.00    0.54 v _4807_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4807_/X (sky130_fd_sc_hd__buf_1)
                                         _0653_ (net)
                  0.02    0.00    0.62 v _8477_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8477_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8478_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8478_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8478_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8478_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[9][31] (net)
                  0.03    0.00    0.29 v _4808_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4808_/X (sky130_fd_sc_hd__mux2_2)
                                         _3386_ (net)
                  0.05    0.00    0.54 v _4809_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4809_/X (sky130_fd_sc_hd__buf_1)
                                         _0654_ (net)
                  0.02    0.00    0.62 v _8478_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8478_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8511_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8511_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8511_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8511_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][0] (net)
                  0.03    0.00    0.29 v _4886_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4886_/X (sky130_fd_sc_hd__mux2_2)
                                         _3431_ (net)
                  0.05    0.00    0.54 v _4887_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4887_/X (sky130_fd_sc_hd__buf_1)
                                         _0687_ (net)
                  0.02    0.00    0.62 v _8511_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8511_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8512_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8512_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8512_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8512_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][1] (net)
                  0.03    0.00    0.29 v _4888_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4888_/X (sky130_fd_sc_hd__mux2_2)
                                         _3432_ (net)
                  0.05    0.00    0.54 v _4889_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4889_/X (sky130_fd_sc_hd__buf_1)
                                         _0688_ (net)
                  0.02    0.00    0.62 v _8512_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8512_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8513_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8513_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8513_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8513_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][2] (net)
                  0.03    0.00    0.29 v _4890_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4890_/X (sky130_fd_sc_hd__mux2_2)
                                         _3433_ (net)
                  0.05    0.00    0.54 v _4891_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4891_/X (sky130_fd_sc_hd__buf_1)
                                         _0689_ (net)
                  0.02    0.00    0.62 v _8513_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8513_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8514_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8514_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8514_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8514_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][3] (net)
                  0.03    0.00    0.29 v _4892_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4892_/X (sky130_fd_sc_hd__mux2_2)
                                         _3434_ (net)
                  0.05    0.00    0.54 v _4893_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4893_/X (sky130_fd_sc_hd__buf_1)
                                         _0690_ (net)
                  0.02    0.00    0.62 v _8514_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8514_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8515_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8515_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8515_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8515_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][4] (net)
                  0.03    0.00    0.29 v _4894_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4894_/X (sky130_fd_sc_hd__mux2_2)
                                         _3435_ (net)
                  0.05    0.00    0.54 v _4895_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4895_/X (sky130_fd_sc_hd__buf_1)
                                         _0691_ (net)
                  0.02    0.00    0.62 v _8515_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8515_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8516_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8516_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8516_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8516_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][5] (net)
                  0.03    0.00    0.29 v _4897_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4897_/X (sky130_fd_sc_hd__mux2_2)
                                         _3437_ (net)
                  0.05    0.00    0.54 v _4898_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4898_/X (sky130_fd_sc_hd__buf_1)
                                         _0692_ (net)
                  0.02    0.00    0.62 v _8516_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8516_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8517_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8517_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8517_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8517_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][6] (net)
                  0.03    0.00    0.29 v _4899_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4899_/X (sky130_fd_sc_hd__mux2_2)
                                         _3438_ (net)
                  0.05    0.00    0.54 v _4900_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4900_/X (sky130_fd_sc_hd__buf_1)
                                         _0693_ (net)
                  0.02    0.00    0.62 v _8517_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8517_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8518_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8518_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8518_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8518_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][7] (net)
                  0.03    0.00    0.29 v _4901_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4901_/X (sky130_fd_sc_hd__mux2_2)
                                         _3439_ (net)
                  0.05    0.00    0.54 v _4902_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4902_/X (sky130_fd_sc_hd__buf_1)
                                         _0694_ (net)
                  0.02    0.00    0.62 v _8518_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8518_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8519_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8519_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8519_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8519_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][8] (net)
                  0.03    0.00    0.29 v _4903_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4903_/X (sky130_fd_sc_hd__mux2_2)
                                         _3440_ (net)
                  0.05    0.00    0.54 v _4904_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4904_/X (sky130_fd_sc_hd__buf_1)
                                         _0695_ (net)
                  0.02    0.00    0.62 v _8519_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8519_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8520_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8520_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8520_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8520_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][9] (net)
                  0.03    0.00    0.29 v _4905_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4905_/X (sky130_fd_sc_hd__mux2_2)
                                         _3441_ (net)
                  0.05    0.00    0.54 v _4906_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4906_/X (sky130_fd_sc_hd__buf_1)
                                         _0696_ (net)
                  0.02    0.00    0.62 v _8520_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8520_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8521_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8521_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8521_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8521_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][10] (net)
                  0.03    0.00    0.29 v _4908_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4908_/X (sky130_fd_sc_hd__mux2_2)
                                         _3443_ (net)
                  0.05    0.00    0.54 v _4909_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4909_/X (sky130_fd_sc_hd__buf_1)
                                         _0697_ (net)
                  0.02    0.00    0.62 v _8521_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8521_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8522_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8522_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8522_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8522_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][11] (net)
                  0.03    0.00    0.29 v _4910_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4910_/X (sky130_fd_sc_hd__mux2_2)
                                         _3444_ (net)
                  0.05    0.00    0.54 v _4911_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4911_/X (sky130_fd_sc_hd__buf_1)
                                         _0698_ (net)
                  0.02    0.00    0.62 v _8522_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8522_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8523_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8523_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8523_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8523_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][12] (net)
                  0.03    0.00    0.29 v _4912_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4912_/X (sky130_fd_sc_hd__mux2_2)
                                         _3445_ (net)
                  0.05    0.00    0.54 v _4913_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4913_/X (sky130_fd_sc_hd__buf_1)
                                         _0699_ (net)
                  0.02    0.00    0.62 v _8523_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8523_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8524_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8524_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8524_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8524_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][13] (net)
                  0.03    0.00    0.29 v _4914_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4914_/X (sky130_fd_sc_hd__mux2_2)
                                         _3446_ (net)
                  0.05    0.00    0.54 v _4915_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4915_/X (sky130_fd_sc_hd__buf_1)
                                         _0700_ (net)
                  0.02    0.00    0.62 v _8524_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8524_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8525_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8525_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8525_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8525_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][14] (net)
                  0.03    0.00    0.29 v _4916_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4916_/X (sky130_fd_sc_hd__mux2_2)
                                         _3447_ (net)
                  0.05    0.00    0.54 v _4917_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4917_/X (sky130_fd_sc_hd__buf_1)
                                         _0701_ (net)
                  0.02    0.00    0.62 v _8525_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8525_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8526_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8526_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8526_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8526_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][15] (net)
                  0.03    0.00    0.29 v _4919_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4919_/X (sky130_fd_sc_hd__mux2_2)
                                         _3449_ (net)
                  0.05    0.00    0.54 v _4920_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4920_/X (sky130_fd_sc_hd__buf_1)
                                         _0702_ (net)
                  0.02    0.00    0.62 v _8526_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8526_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8527_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8527_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8527_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8527_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][16] (net)
                  0.03    0.00    0.29 v _4921_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4921_/X (sky130_fd_sc_hd__mux2_2)
                                         _3450_ (net)
                  0.05    0.00    0.54 v _4922_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4922_/X (sky130_fd_sc_hd__buf_1)
                                         _0703_ (net)
                  0.02    0.00    0.62 v _8527_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8527_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8528_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8528_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8528_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8528_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][17] (net)
                  0.03    0.00    0.29 v _4923_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4923_/X (sky130_fd_sc_hd__mux2_2)
                                         _3451_ (net)
                  0.05    0.00    0.54 v _4924_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4924_/X (sky130_fd_sc_hd__buf_1)
                                         _0704_ (net)
                  0.02    0.00    0.62 v _8528_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8528_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8529_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8529_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8529_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8529_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][18] (net)
                  0.03    0.00    0.29 v _4925_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4925_/X (sky130_fd_sc_hd__mux2_2)
                                         _3452_ (net)
                  0.05    0.00    0.54 v _4926_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4926_/X (sky130_fd_sc_hd__buf_1)
                                         _0705_ (net)
                  0.02    0.00    0.62 v _8529_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8529_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8530_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8530_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8530_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][19] (net)
                  0.03    0.00    0.29 v _4927_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4927_/X (sky130_fd_sc_hd__mux2_2)
                                         _3453_ (net)
                  0.05    0.00    0.54 v _4928_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4928_/X (sky130_fd_sc_hd__buf_1)
                                         _0706_ (net)
                  0.02    0.00    0.62 v _8530_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8530_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8531_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8531_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8531_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8531_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][20] (net)
                  0.03    0.00    0.29 v _4930_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4930_/X (sky130_fd_sc_hd__mux2_2)
                                         _3455_ (net)
                  0.05    0.00    0.54 v _4931_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4931_/X (sky130_fd_sc_hd__buf_1)
                                         _0707_ (net)
                  0.02    0.00    0.62 v _8531_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8531_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8532_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8532_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8532_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8532_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][21] (net)
                  0.03    0.00    0.29 v _4932_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4932_/X (sky130_fd_sc_hd__mux2_2)
                                         _3456_ (net)
                  0.05    0.00    0.54 v _4933_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4933_/X (sky130_fd_sc_hd__buf_1)
                                         _0708_ (net)
                  0.02    0.00    0.62 v _8532_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8532_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8533_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8533_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8533_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8533_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][22] (net)
                  0.03    0.00    0.29 v _4934_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4934_/X (sky130_fd_sc_hd__mux2_2)
                                         _3457_ (net)
                  0.05    0.00    0.54 v _4935_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4935_/X (sky130_fd_sc_hd__buf_1)
                                         _0709_ (net)
                  0.02    0.00    0.62 v _8533_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8533_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8534_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8534_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8534_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8534_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][23] (net)
                  0.03    0.00    0.29 v _4936_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4936_/X (sky130_fd_sc_hd__mux2_2)
                                         _3458_ (net)
                  0.05    0.00    0.54 v _4937_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4937_/X (sky130_fd_sc_hd__buf_1)
                                         _0710_ (net)
                  0.02    0.00    0.62 v _8534_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8534_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8535_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8535_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8535_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8535_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][24] (net)
                  0.03    0.00    0.29 v _4938_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4938_/X (sky130_fd_sc_hd__mux2_2)
                                         _3459_ (net)
                  0.05    0.00    0.54 v _4939_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4939_/X (sky130_fd_sc_hd__buf_1)
                                         _0711_ (net)
                  0.02    0.00    0.62 v _8535_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8535_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8536_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8536_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8536_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8536_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][25] (net)
                  0.03    0.00    0.29 v _4941_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4941_/X (sky130_fd_sc_hd__mux2_2)
                                         _3461_ (net)
                  0.05    0.00    0.54 v _4942_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4942_/X (sky130_fd_sc_hd__buf_1)
                                         _0712_ (net)
                  0.02    0.00    0.62 v _8536_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8536_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8537_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8537_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8537_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8537_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][26] (net)
                  0.03    0.00    0.29 v _4943_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4943_/X (sky130_fd_sc_hd__mux2_2)
                                         _3462_ (net)
                  0.05    0.00    0.54 v _4944_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4944_/X (sky130_fd_sc_hd__buf_1)
                                         _0713_ (net)
                  0.02    0.00    0.62 v _8537_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8537_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8538_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8538_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8538_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8538_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][27] (net)
                  0.03    0.00    0.29 v _4945_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4945_/X (sky130_fd_sc_hd__mux2_2)
                                         _3463_ (net)
                  0.05    0.00    0.54 v _4946_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4946_/X (sky130_fd_sc_hd__buf_1)
                                         _0714_ (net)
                  0.02    0.00    0.62 v _8538_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8538_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8539_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8539_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8539_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8539_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][28] (net)
                  0.03    0.00    0.29 v _4947_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4947_/X (sky130_fd_sc_hd__mux2_2)
                                         _3464_ (net)
                  0.05    0.00    0.54 v _4948_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4948_/X (sky130_fd_sc_hd__buf_1)
                                         _0715_ (net)
                  0.02    0.00    0.62 v _8539_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8539_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8540_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8540_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8540_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8540_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][29] (net)
                  0.03    0.00    0.29 v _4949_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4949_/X (sky130_fd_sc_hd__mux2_2)
                                         _3465_ (net)
                  0.05    0.00    0.54 v _4950_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4950_/X (sky130_fd_sc_hd__buf_1)
                                         _0716_ (net)
                  0.02    0.00    0.62 v _8540_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8540_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8541_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8541_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8541_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8541_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][30] (net)
                  0.03    0.00    0.29 v _4951_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4951_/X (sky130_fd_sc_hd__mux2_2)
                                         _3466_ (net)
                  0.05    0.00    0.54 v _4952_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4952_/X (sky130_fd_sc_hd__buf_1)
                                         _0717_ (net)
                  0.02    0.00    0.62 v _8541_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8541_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8542_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8542_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8542_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8542_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[5][31] (net)
                  0.03    0.00    0.29 v _4953_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4953_/X (sky130_fd_sc_hd__mux2_2)
                                         _3467_ (net)
                  0.05    0.00    0.54 v _4954_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4954_/X (sky130_fd_sc_hd__buf_1)
                                         _0718_ (net)
                  0.02    0.00    0.62 v _8542_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8542_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7824_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7824_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7824_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7824_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][17] (net)
                  0.03    0.00    0.29 v _7076_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7076_/X (sky130_fd_sc_hd__mux2_2)
                                         _2364_ (net)
                  0.05    0.00    0.54 v _7077_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7077_/X (sky130_fd_sc_hd__buf_1)
                                         _0000_ (net)
                  0.02    0.00    0.62 v _7824_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7824_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7825_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7825_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7825_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7825_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][18] (net)
                  0.03    0.00    0.29 v _7079_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7079_/X (sky130_fd_sc_hd__mux2_2)
                                         _2366_ (net)
                  0.05    0.00    0.54 v _7080_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7080_/X (sky130_fd_sc_hd__buf_1)
                                         _0001_ (net)
                  0.02    0.00    0.62 v _7825_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7825_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7826_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7826_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7826_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7826_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][19] (net)
                  0.03    0.00    0.29 v _7082_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7082_/X (sky130_fd_sc_hd__mux2_2)
                                         _2368_ (net)
                  0.05    0.00    0.54 v _7083_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7083_/X (sky130_fd_sc_hd__buf_1)
                                         _0002_ (net)
                  0.02    0.00    0.62 v _7826_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7826_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7827_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7827_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7827_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7827_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][20] (net)
                  0.03    0.00    0.29 v _7085_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7085_/X (sky130_fd_sc_hd__mux2_2)
                                         _2370_ (net)
                  0.05    0.00    0.54 v _7086_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7086_/X (sky130_fd_sc_hd__buf_1)
                                         _0003_ (net)
                  0.02    0.00    0.62 v _7827_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7827_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7828_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7828_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7828_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7828_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][21] (net)
                  0.03    0.00    0.29 v _7088_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7088_/X (sky130_fd_sc_hd__mux2_2)
                                         _2372_ (net)
                  0.05    0.00    0.54 v _7089_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7089_/X (sky130_fd_sc_hd__buf_1)
                                         _0004_ (net)
                  0.02    0.00    0.62 v _7828_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7828_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7829_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7829_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7829_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7829_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][22] (net)
                  0.03    0.00    0.29 v _7092_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7092_/X (sky130_fd_sc_hd__mux2_2)
                                         _2375_ (net)
                  0.05    0.00    0.54 v _7093_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7093_/X (sky130_fd_sc_hd__buf_1)
                                         _0005_ (net)
                  0.02    0.00    0.62 v _7829_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7829_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7830_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7830_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7830_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7830_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][23] (net)
                  0.03    0.00    0.29 v _7095_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7095_/X (sky130_fd_sc_hd__mux2_2)
                                         _2377_ (net)
                  0.05    0.00    0.54 v _7096_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7096_/X (sky130_fd_sc_hd__buf_1)
                                         _0006_ (net)
                  0.02    0.00    0.62 v _7830_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7830_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7831_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7831_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7831_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7831_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][24] (net)
                  0.03    0.00    0.29 v _7098_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7098_/X (sky130_fd_sc_hd__mux2_2)
                                         _2379_ (net)
                  0.05    0.00    0.54 v _7099_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7099_/X (sky130_fd_sc_hd__buf_1)
                                         _0007_ (net)
                  0.02    0.00    0.62 v _7831_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7831_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7832_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7832_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7832_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7832_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][25] (net)
                  0.03    0.00    0.29 v _7101_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7101_/X (sky130_fd_sc_hd__mux2_2)
                                         _2381_ (net)
                  0.05    0.00    0.54 v _7102_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7102_/X (sky130_fd_sc_hd__buf_1)
                                         _0008_ (net)
                  0.02    0.00    0.62 v _7832_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7832_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7833_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7833_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7833_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7833_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][26] (net)
                  0.03    0.00    0.29 v _7104_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7104_/X (sky130_fd_sc_hd__mux2_2)
                                         _2383_ (net)
                  0.05    0.00    0.54 v _7105_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7105_/X (sky130_fd_sc_hd__buf_1)
                                         _0009_ (net)
                  0.02    0.00    0.62 v _7833_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7833_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7834_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7834_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7834_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7834_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][27] (net)
                  0.03    0.00    0.29 v _7108_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7108_/X (sky130_fd_sc_hd__mux2_2)
                                         _2386_ (net)
                  0.05    0.00    0.54 v _7109_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7109_/X (sky130_fd_sc_hd__buf_1)
                                         _0010_ (net)
                  0.02    0.00    0.62 v _7834_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7834_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7835_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7835_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7835_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7835_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][28] (net)
                  0.03    0.00    0.29 v _7111_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7111_/X (sky130_fd_sc_hd__mux2_2)
                                         _2388_ (net)
                  0.05    0.00    0.54 v _7112_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7112_/X (sky130_fd_sc_hd__buf_1)
                                         _0011_ (net)
                  0.02    0.00    0.62 v _7835_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7835_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7836_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7836_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7836_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7836_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][29] (net)
                  0.03    0.00    0.29 v _7114_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7114_/X (sky130_fd_sc_hd__mux2_2)
                                         _2390_ (net)
                  0.05    0.00    0.54 v _7115_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7115_/X (sky130_fd_sc_hd__buf_1)
                                         _0012_ (net)
                  0.02    0.00    0.62 v _7836_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7836_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7837_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7837_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7837_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7837_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][30] (net)
                  0.03    0.00    0.29 v _7117_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7117_/X (sky130_fd_sc_hd__mux2_2)
                                         _2392_ (net)
                  0.05    0.00    0.54 v _7118_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7118_/X (sky130_fd_sc_hd__buf_1)
                                         _0013_ (net)
                  0.02    0.00    0.62 v _7837_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7837_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _7838_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _7838_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _7838_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _7838_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][31] (net)
                  0.03    0.00    0.29 v _7120_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7120_/X (sky130_fd_sc_hd__mux2_2)
                                         _2394_ (net)
                  0.05    0.00    0.54 v _7121_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7121_/X (sky130_fd_sc_hd__buf_1)
                                         _0014_ (net)
                  0.02    0.00    0.62 v _7838_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _7838_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8575_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8575_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8575_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8575_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][0] (net)
                  0.03    0.00    0.29 v _5046_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5046_/X (sky130_fd_sc_hd__mux2_2)
                                         _3527_ (net)
                  0.05    0.00    0.54 v _5047_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5047_/X (sky130_fd_sc_hd__buf_1)
                                         _0751_ (net)
                  0.02    0.00    0.62 v _8575_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8575_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8576_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8576_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8576_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8576_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][1] (net)
                  0.03    0.00    0.29 v _5049_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5049_/X (sky130_fd_sc_hd__mux2_2)
                                         _3529_ (net)
                  0.05    0.00    0.54 v _5050_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5050_/X (sky130_fd_sc_hd__buf_1)
                                         _0752_ (net)
                  0.02    0.00    0.62 v _8576_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8576_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8577_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8577_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8577_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8577_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][2] (net)
                  0.03    0.00    0.29 v _5052_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5052_/X (sky130_fd_sc_hd__mux2_2)
                                         _3531_ (net)
                  0.05    0.00    0.54 v _5053_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5053_/X (sky130_fd_sc_hd__buf_1)
                                         _0753_ (net)
                  0.02    0.00    0.62 v _8577_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8577_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8578_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8578_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8578_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8578_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][3] (net)
                  0.03    0.00    0.29 v _5055_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5055_/X (sky130_fd_sc_hd__mux2_2)
                                         _3533_ (net)
                  0.05    0.00    0.54 v _5056_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5056_/X (sky130_fd_sc_hd__buf_1)
                                         _0754_ (net)
                  0.02    0.00    0.62 v _8578_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8578_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8579_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8579_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8579_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8579_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][4] (net)
                  0.03    0.00    0.29 v _5058_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5058_/X (sky130_fd_sc_hd__mux2_2)
                                         _3535_ (net)
                  0.05    0.00    0.54 v _5059_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5059_/X (sky130_fd_sc_hd__buf_1)
                                         _0755_ (net)
                  0.02    0.00    0.62 v _8579_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8579_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8580_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8580_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8580_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8580_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][5] (net)
                  0.03    0.00    0.29 v _5062_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5062_/X (sky130_fd_sc_hd__mux2_2)
                                         _3538_ (net)
                  0.05    0.00    0.54 v _5063_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5063_/X (sky130_fd_sc_hd__buf_1)
                                         _0756_ (net)
                  0.02    0.00    0.62 v _8580_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8580_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8581_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8581_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8581_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8581_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][6] (net)
                  0.03    0.00    0.29 v _5065_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5065_/X (sky130_fd_sc_hd__mux2_2)
                                         _3540_ (net)
                  0.05    0.00    0.54 v _5066_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5066_/X (sky130_fd_sc_hd__buf_1)
                                         _0757_ (net)
                  0.02    0.00    0.62 v _8581_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8581_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8582_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8582_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8582_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8582_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][7] (net)
                  0.03    0.00    0.29 v _5068_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5068_/X (sky130_fd_sc_hd__mux2_2)
                                         _3542_ (net)
                  0.05    0.00    0.54 v _5069_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5069_/X (sky130_fd_sc_hd__buf_1)
                                         _0758_ (net)
                  0.02    0.00    0.62 v _8582_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8582_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8583_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8583_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8583_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8583_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][8] (net)
                  0.03    0.00    0.29 v _5071_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5071_/X (sky130_fd_sc_hd__mux2_2)
                                         _3544_ (net)
                  0.05    0.00    0.54 v _5072_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5072_/X (sky130_fd_sc_hd__buf_1)
                                         _0759_ (net)
                  0.02    0.00    0.62 v _8583_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8583_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8584_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8584_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8584_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8584_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][9] (net)
                  0.03    0.00    0.29 v _5074_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5074_/X (sky130_fd_sc_hd__mux2_2)
                                         _3546_ (net)
                  0.05    0.00    0.54 v _5075_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5075_/X (sky130_fd_sc_hd__buf_1)
                                         _0760_ (net)
                  0.02    0.00    0.62 v _8584_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8584_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8585_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8585_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8585_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8585_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][10] (net)
                  0.03    0.00    0.29 v _5078_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5078_/X (sky130_fd_sc_hd__mux2_2)
                                         _3549_ (net)
                  0.05    0.00    0.54 v _5079_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5079_/X (sky130_fd_sc_hd__buf_1)
                                         _0761_ (net)
                  0.02    0.00    0.62 v _8585_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8585_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8586_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8586_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8586_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8586_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][11] (net)
                  0.03    0.00    0.29 v _5081_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5081_/X (sky130_fd_sc_hd__mux2_2)
                                         _3551_ (net)
                  0.05    0.00    0.54 v _5082_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5082_/X (sky130_fd_sc_hd__buf_1)
                                         _0762_ (net)
                  0.02    0.00    0.62 v _8586_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8586_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8587_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8587_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8587_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8587_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][12] (net)
                  0.03    0.00    0.29 v _5084_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5084_/X (sky130_fd_sc_hd__mux2_2)
                                         _3553_ (net)
                  0.05    0.00    0.54 v _5085_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5085_/X (sky130_fd_sc_hd__buf_1)
                                         _0763_ (net)
                  0.02    0.00    0.62 v _8587_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8587_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8588_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8588_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8588_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8588_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][13] (net)
                  0.03    0.00    0.29 v _5087_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5087_/X (sky130_fd_sc_hd__mux2_2)
                                         _3555_ (net)
                  0.05    0.00    0.54 v _5088_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5088_/X (sky130_fd_sc_hd__buf_1)
                                         _0764_ (net)
                  0.02    0.00    0.62 v _8588_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8588_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8589_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8589_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8589_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8589_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][14] (net)
                  0.03    0.00    0.29 v _5090_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5090_/X (sky130_fd_sc_hd__mux2_2)
                                         _3557_ (net)
                  0.05    0.00    0.54 v _5091_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5091_/X (sky130_fd_sc_hd__buf_1)
                                         _0765_ (net)
                  0.02    0.00    0.62 v _8589_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8589_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8590_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8590_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8590_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8590_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][15] (net)
                  0.03    0.00    0.29 v _5094_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5094_/X (sky130_fd_sc_hd__mux2_2)
                                         _3560_ (net)
                  0.05    0.00    0.54 v _5095_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5095_/X (sky130_fd_sc_hd__buf_1)
                                         _0766_ (net)
                  0.02    0.00    0.62 v _8590_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8590_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8591_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8591_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8591_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8591_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][16] (net)
                  0.03    0.00    0.29 v _5097_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5097_/X (sky130_fd_sc_hd__mux2_2)
                                         _3562_ (net)
                  0.05    0.00    0.54 v _5098_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5098_/X (sky130_fd_sc_hd__buf_1)
                                         _0767_ (net)
                  0.02    0.00    0.62 v _8591_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8591_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8592_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8592_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8592_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8592_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][17] (net)
                  0.03    0.00    0.29 v _5099_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5099_/X (sky130_fd_sc_hd__mux2_2)
                                         _3563_ (net)
                  0.05    0.00    0.54 v _5100_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5100_/X (sky130_fd_sc_hd__buf_1)
                                         _0768_ (net)
                  0.02    0.00    0.62 v _8592_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8592_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8593_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8593_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8593_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8593_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][18] (net)
                  0.03    0.00    0.29 v _5101_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5101_/X (sky130_fd_sc_hd__mux2_2)
                                         _3564_ (net)
                  0.05    0.00    0.54 v _5102_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5102_/X (sky130_fd_sc_hd__buf_1)
                                         _0769_ (net)
                  0.02    0.00    0.62 v _8593_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8593_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8594_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8594_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8594_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8594_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][19] (net)
                  0.03    0.00    0.29 v _5103_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5103_/X (sky130_fd_sc_hd__mux2_2)
                                         _3565_ (net)
                  0.05    0.00    0.54 v _5104_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5104_/X (sky130_fd_sc_hd__buf_1)
                                         _0770_ (net)
                  0.02    0.00    0.62 v _8594_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8594_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8595_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8595_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8595_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8595_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][20] (net)
                  0.03    0.00    0.29 v _5106_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5106_/X (sky130_fd_sc_hd__mux2_2)
                                         _3567_ (net)
                  0.05    0.00    0.54 v _5107_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5107_/X (sky130_fd_sc_hd__buf_1)
                                         _0771_ (net)
                  0.02    0.00    0.62 v _8595_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8595_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8596_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8596_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8596_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8596_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][21] (net)
                  0.03    0.00    0.29 v _5108_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5108_/X (sky130_fd_sc_hd__mux2_2)
                                         _3568_ (net)
                  0.05    0.00    0.54 v _5109_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5109_/X (sky130_fd_sc_hd__buf_1)
                                         _0772_ (net)
                  0.02    0.00    0.62 v _8596_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8596_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8597_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8597_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8597_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8597_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][22] (net)
                  0.03    0.00    0.29 v _5110_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5110_/X (sky130_fd_sc_hd__mux2_2)
                                         _3569_ (net)
                  0.05    0.00    0.54 v _5111_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5111_/X (sky130_fd_sc_hd__buf_1)
                                         _0773_ (net)
                  0.02    0.00    0.62 v _8597_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8597_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8598_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8598_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8598_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8598_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][23] (net)
                  0.03    0.00    0.29 v _5112_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5112_/X (sky130_fd_sc_hd__mux2_2)
                                         _3570_ (net)
                  0.05    0.00    0.54 v _5113_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5113_/X (sky130_fd_sc_hd__buf_1)
                                         _0774_ (net)
                  0.02    0.00    0.62 v _8598_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8598_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8599_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8599_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8599_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8599_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][24] (net)
                  0.03    0.00    0.29 v _5114_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5114_/X (sky130_fd_sc_hd__mux2_2)
                                         _3571_ (net)
                  0.05    0.00    0.54 v _5115_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5115_/X (sky130_fd_sc_hd__buf_1)
                                         _0775_ (net)
                  0.02    0.00    0.62 v _8599_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8599_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8600_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8600_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8600_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8600_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][25] (net)
                  0.03    0.00    0.29 v _5117_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5117_/X (sky130_fd_sc_hd__mux2_2)
                                         _3573_ (net)
                  0.05    0.00    0.54 v _5118_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5118_/X (sky130_fd_sc_hd__buf_1)
                                         _0776_ (net)
                  0.02    0.00    0.62 v _8600_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8600_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8601_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8601_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8601_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8601_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][26] (net)
                  0.03    0.00    0.29 v _5119_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5119_/X (sky130_fd_sc_hd__mux2_2)
                                         _3574_ (net)
                  0.05    0.00    0.54 v _5120_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5120_/X (sky130_fd_sc_hd__buf_1)
                                         _0777_ (net)
                  0.02    0.00    0.62 v _8601_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8601_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8602_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8602_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8602_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8602_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][27] (net)
                  0.03    0.00    0.29 v _5121_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5121_/X (sky130_fd_sc_hd__mux2_2)
                                         _3575_ (net)
                  0.05    0.00    0.54 v _5122_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5122_/X (sky130_fd_sc_hd__buf_1)
                                         _0778_ (net)
                  0.02    0.00    0.62 v _8602_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8602_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8603_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8603_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8603_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8603_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][28] (net)
                  0.03    0.00    0.29 v _5123_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5123_/X (sky130_fd_sc_hd__mux2_2)
                                         _3576_ (net)
                  0.05    0.00    0.54 v _5124_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5124_/X (sky130_fd_sc_hd__buf_1)
                                         _0779_ (net)
                  0.02    0.00    0.62 v _8603_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8603_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8604_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8604_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8604_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8604_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][29] (net)
                  0.03    0.00    0.29 v _5125_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5125_/X (sky130_fd_sc_hd__mux2_2)
                                         _3577_ (net)
                  0.05    0.00    0.54 v _5126_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5126_/X (sky130_fd_sc_hd__buf_1)
                                         _0780_ (net)
                  0.02    0.00    0.62 v _8604_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8604_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8605_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8605_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8605_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8605_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][30] (net)
                  0.03    0.00    0.29 v _5127_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5127_/X (sky130_fd_sc_hd__mux2_2)
                                         _3578_ (net)
                  0.05    0.00    0.54 v _5128_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5128_/X (sky130_fd_sc_hd__buf_1)
                                         _0781_ (net)
                  0.02    0.00    0.62 v _8605_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8605_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8606_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8606_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8606_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8606_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[3][31] (net)
                  0.03    0.00    0.29 v _5129_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5129_/X (sky130_fd_sc_hd__mux2_2)
                                         _3579_ (net)
                  0.05    0.00    0.54 v _5130_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5130_/X (sky130_fd_sc_hd__buf_1)
                                         _0782_ (net)
                  0.02    0.00    0.62 v _8606_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8606_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8639_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8639_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8639_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8639_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][0] (net)
                  0.03    0.00    0.29 v _5206_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5206_/X (sky130_fd_sc_hd__mux2_2)
                                         _3623_ (net)
                  0.05    0.00    0.54 v _5207_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5207_/X (sky130_fd_sc_hd__buf_1)
                                         _0815_ (net)
                  0.02    0.00    0.62 v _8639_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8639_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8640_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8640_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8640_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8640_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][1] (net)
                  0.03    0.00    0.29 v _5208_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5208_/X (sky130_fd_sc_hd__mux2_2)
                                         _3624_ (net)
                  0.05    0.00    0.54 v _5209_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5209_/X (sky130_fd_sc_hd__buf_1)
                                         _0816_ (net)
                  0.02    0.00    0.62 v _8640_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8640_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8641_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8641_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8641_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8641_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][2] (net)
                  0.03    0.00    0.29 v _5210_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5210_/X (sky130_fd_sc_hd__mux2_2)
                                         _3625_ (net)
                  0.05    0.00    0.54 v _5211_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5211_/X (sky130_fd_sc_hd__buf_1)
                                         _0817_ (net)
                  0.02    0.00    0.62 v _8641_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8641_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8642_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8642_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8642_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8642_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][3] (net)
                  0.03    0.00    0.29 v _5212_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5212_/X (sky130_fd_sc_hd__mux2_2)
                                         _3626_ (net)
                  0.05    0.00    0.54 v _5213_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5213_/X (sky130_fd_sc_hd__buf_1)
                                         _0818_ (net)
                  0.02    0.00    0.62 v _8642_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8642_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8643_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8643_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8643_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8643_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][4] (net)
                  0.03    0.00    0.29 v _5214_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5214_/X (sky130_fd_sc_hd__mux2_2)
                                         _3627_ (net)
                  0.05    0.00    0.54 v _5215_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5215_/X (sky130_fd_sc_hd__buf_1)
                                         _0819_ (net)
                  0.02    0.00    0.62 v _8643_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8643_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8644_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8644_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8644_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8644_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][5] (net)
                  0.03    0.00    0.29 v _5217_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5217_/X (sky130_fd_sc_hd__mux2_2)
                                         _3629_ (net)
                  0.05    0.00    0.54 v _5218_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5218_/X (sky130_fd_sc_hd__buf_1)
                                         _0820_ (net)
                  0.02    0.00    0.62 v _8644_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8644_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8645_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8645_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8645_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8645_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][6] (net)
                  0.03    0.00    0.29 v _5219_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5219_/X (sky130_fd_sc_hd__mux2_2)
                                         _3630_ (net)
                  0.05    0.00    0.54 v _5220_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5220_/X (sky130_fd_sc_hd__buf_1)
                                         _0821_ (net)
                  0.02    0.00    0.62 v _8645_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8645_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8646_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8646_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8646_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8646_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][7] (net)
                  0.03    0.00    0.29 v _5221_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5221_/X (sky130_fd_sc_hd__mux2_2)
                                         _3631_ (net)
                  0.05    0.00    0.54 v _5222_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5222_/X (sky130_fd_sc_hd__buf_1)
                                         _0822_ (net)
                  0.02    0.00    0.62 v _8646_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8646_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8647_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8647_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8647_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8647_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][8] (net)
                  0.03    0.00    0.29 v _5223_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5223_/X (sky130_fd_sc_hd__mux2_2)
                                         _3632_ (net)
                  0.05    0.00    0.54 v _5224_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5224_/X (sky130_fd_sc_hd__buf_1)
                                         _0823_ (net)
                  0.02    0.00    0.62 v _8647_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8647_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8648_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8648_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8648_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8648_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][9] (net)
                  0.03    0.00    0.29 v _5225_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5225_/X (sky130_fd_sc_hd__mux2_2)
                                         _3633_ (net)
                  0.05    0.00    0.54 v _5226_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5226_/X (sky130_fd_sc_hd__buf_1)
                                         _0824_ (net)
                  0.02    0.00    0.62 v _8648_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8648_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8649_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8649_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8649_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8649_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][10] (net)
                  0.03    0.00    0.29 v _5228_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5228_/X (sky130_fd_sc_hd__mux2_2)
                                         _3635_ (net)
                  0.05    0.00    0.54 v _5229_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5229_/X (sky130_fd_sc_hd__buf_1)
                                         _0825_ (net)
                  0.02    0.00    0.62 v _8649_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8649_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8650_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8650_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8650_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8650_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][11] (net)
                  0.03    0.00    0.29 v _5230_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5230_/X (sky130_fd_sc_hd__mux2_2)
                                         _3636_ (net)
                  0.05    0.00    0.54 v _5231_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5231_/X (sky130_fd_sc_hd__buf_1)
                                         _0826_ (net)
                  0.02    0.00    0.62 v _8650_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8650_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8651_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8651_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8651_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8651_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][12] (net)
                  0.03    0.00    0.29 v _5232_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5232_/X (sky130_fd_sc_hd__mux2_2)
                                         _3637_ (net)
                  0.05    0.00    0.54 v _5233_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5233_/X (sky130_fd_sc_hd__buf_1)
                                         _0827_ (net)
                  0.02    0.00    0.62 v _8651_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8651_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8652_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8652_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8652_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8652_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][13] (net)
                  0.03    0.00    0.29 v _5234_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5234_/X (sky130_fd_sc_hd__mux2_2)
                                         _3638_ (net)
                  0.05    0.00    0.54 v _5235_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5235_/X (sky130_fd_sc_hd__buf_1)
                                         _0828_ (net)
                  0.02    0.00    0.62 v _8652_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8652_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8653_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8653_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8653_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8653_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][14] (net)
                  0.03    0.00    0.29 v _5236_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5236_/X (sky130_fd_sc_hd__mux2_2)
                                         _3639_ (net)
                  0.05    0.00    0.54 v _5237_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5237_/X (sky130_fd_sc_hd__buf_1)
                                         _0829_ (net)
                  0.02    0.00    0.62 v _8653_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8653_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8654_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8654_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8654_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8654_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][15] (net)
                  0.03    0.00    0.29 v _5239_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5239_/X (sky130_fd_sc_hd__mux2_2)
                                         _3641_ (net)
                  0.05    0.00    0.54 v _5240_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5240_/X (sky130_fd_sc_hd__buf_1)
                                         _0830_ (net)
                  0.02    0.00    0.62 v _8654_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8654_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8655_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8655_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8655_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8655_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][16] (net)
                  0.03    0.00    0.29 v _5241_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5241_/X (sky130_fd_sc_hd__mux2_2)
                                         _3642_ (net)
                  0.05    0.00    0.54 v _5242_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5242_/X (sky130_fd_sc_hd__buf_1)
                                         _0831_ (net)
                  0.02    0.00    0.62 v _8655_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8655_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8656_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8656_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8656_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][17] (net)
                  0.03    0.00    0.29 v _5243_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5243_/X (sky130_fd_sc_hd__mux2_2)
                                         _3643_ (net)
                  0.05    0.00    0.54 v _5244_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5244_/X (sky130_fd_sc_hd__buf_1)
                                         _0832_ (net)
                  0.02    0.00    0.62 v _8656_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8656_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8657_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8657_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8657_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8657_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][18] (net)
                  0.03    0.00    0.29 v _5245_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5245_/X (sky130_fd_sc_hd__mux2_2)
                                         _3644_ (net)
                  0.05    0.00    0.54 v _5246_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5246_/X (sky130_fd_sc_hd__buf_1)
                                         _0833_ (net)
                  0.02    0.00    0.62 v _8657_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8657_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8658_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8658_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8658_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8658_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][19] (net)
                  0.03    0.00    0.29 v _5247_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5247_/X (sky130_fd_sc_hd__mux2_2)
                                         _3645_ (net)
                  0.05    0.00    0.54 v _5248_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5248_/X (sky130_fd_sc_hd__buf_1)
                                         _0834_ (net)
                  0.02    0.00    0.62 v _8658_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8658_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8659_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8659_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8659_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8659_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][20] (net)
                  0.03    0.00    0.29 v _5250_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5250_/X (sky130_fd_sc_hd__mux2_2)
                                         _3647_ (net)
                  0.05    0.00    0.54 v _5251_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5251_/X (sky130_fd_sc_hd__buf_1)
                                         _0835_ (net)
                  0.02    0.00    0.62 v _8659_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8659_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8660_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8660_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8660_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8660_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][21] (net)
                  0.03    0.00    0.29 v _5252_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5252_/X (sky130_fd_sc_hd__mux2_2)
                                         _3648_ (net)
                  0.05    0.00    0.54 v _5253_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5253_/X (sky130_fd_sc_hd__buf_1)
                                         _0836_ (net)
                  0.02    0.00    0.62 v _8660_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8660_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8661_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8661_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8661_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8661_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][22] (net)
                  0.03    0.00    0.29 v _5254_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5254_/X (sky130_fd_sc_hd__mux2_2)
                                         _3649_ (net)
                  0.05    0.00    0.54 v _5255_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5255_/X (sky130_fd_sc_hd__buf_1)
                                         _0837_ (net)
                  0.02    0.00    0.62 v _8661_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8661_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8662_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8662_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8662_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8662_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][23] (net)
                  0.03    0.00    0.29 v _5256_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5256_/X (sky130_fd_sc_hd__mux2_2)
                                         _3650_ (net)
                  0.05    0.00    0.54 v _5257_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5257_/X (sky130_fd_sc_hd__buf_1)
                                         _0838_ (net)
                  0.02    0.00    0.62 v _8662_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8662_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8663_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8663_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8663_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8663_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][24] (net)
                  0.03    0.00    0.29 v _5258_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5258_/X (sky130_fd_sc_hd__mux2_2)
                                         _3651_ (net)
                  0.05    0.00    0.54 v _5259_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5259_/X (sky130_fd_sc_hd__buf_1)
                                         _0839_ (net)
                  0.02    0.00    0.62 v _8663_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8663_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8664_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8664_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8664_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8664_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][25] (net)
                  0.03    0.00    0.29 v _5261_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5261_/X (sky130_fd_sc_hd__mux2_2)
                                         _3653_ (net)
                  0.05    0.00    0.54 v _5262_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5262_/X (sky130_fd_sc_hd__buf_1)
                                         _0840_ (net)
                  0.02    0.00    0.62 v _8664_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8664_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8665_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8665_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8665_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8665_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][26] (net)
                  0.03    0.00    0.29 v _5263_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5263_/X (sky130_fd_sc_hd__mux2_2)
                                         _3654_ (net)
                  0.05    0.00    0.54 v _5264_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5264_/X (sky130_fd_sc_hd__buf_1)
                                         _0841_ (net)
                  0.02    0.00    0.62 v _8665_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8665_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8666_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8666_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8666_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8666_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][27] (net)
                  0.03    0.00    0.29 v _5265_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5265_/X (sky130_fd_sc_hd__mux2_2)
                                         _3655_ (net)
                  0.05    0.00    0.54 v _5266_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5266_/X (sky130_fd_sc_hd__buf_1)
                                         _0842_ (net)
                  0.02    0.00    0.62 v _8666_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8666_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8667_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8667_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8667_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8667_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][28] (net)
                  0.03    0.00    0.29 v _5267_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5267_/X (sky130_fd_sc_hd__mux2_2)
                                         _3656_ (net)
                  0.05    0.00    0.54 v _5268_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5268_/X (sky130_fd_sc_hd__buf_1)
                                         _0843_ (net)
                  0.02    0.00    0.62 v _8667_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8667_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8668_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8668_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8668_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8668_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][29] (net)
                  0.03    0.00    0.29 v _5269_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5269_/X (sky130_fd_sc_hd__mux2_2)
                                         _3657_ (net)
                  0.05    0.00    0.54 v _5270_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5270_/X (sky130_fd_sc_hd__buf_1)
                                         _0844_ (net)
                  0.02    0.00    0.62 v _8668_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8668_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8669_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8669_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8669_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8669_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][30] (net)
                  0.03    0.00    0.29 v _5271_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5271_/X (sky130_fd_sc_hd__mux2_2)
                                         _3658_ (net)
                  0.05    0.00    0.54 v _5272_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5272_/X (sky130_fd_sc_hd__buf_1)
                                         _0845_ (net)
                  0.02    0.00    0.62 v _8669_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8669_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8670_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8670_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8670_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8670_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[19][31] (net)
                  0.03    0.00    0.29 v _5273_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5273_/X (sky130_fd_sc_hd__mux2_2)
                                         _3659_ (net)
                  0.05    0.00    0.54 v _5274_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5274_/X (sky130_fd_sc_hd__buf_1)
                                         _0846_ (net)
                  0.02    0.00    0.62 v _8670_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8670_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8671_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8671_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8671_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8671_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][0] (net)
                  0.03    0.00    0.29 v _5278_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5278_/X (sky130_fd_sc_hd__mux2_2)
                                         _3663_ (net)
                  0.05    0.00    0.54 v _5279_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5279_/X (sky130_fd_sc_hd__buf_1)
                                         _0847_ (net)
                  0.02    0.00    0.62 v _8671_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8671_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8672_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8672_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8672_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8672_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][1] (net)
                  0.03    0.00    0.29 v _5280_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5280_/X (sky130_fd_sc_hd__mux2_2)
                                         _3664_ (net)
                  0.05    0.00    0.54 v _5281_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5281_/X (sky130_fd_sc_hd__buf_1)
                                         _0848_ (net)
                  0.02    0.00    0.62 v _8672_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8672_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8673_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8673_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8673_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8673_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][2] (net)
                  0.03    0.00    0.29 v _5282_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5282_/X (sky130_fd_sc_hd__mux2_2)
                                         _3665_ (net)
                  0.05    0.00    0.54 v _5283_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5283_/X (sky130_fd_sc_hd__buf_1)
                                         _0849_ (net)
                  0.02    0.00    0.62 v _8673_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8673_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8674_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8674_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8674_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8674_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][3] (net)
                  0.03    0.00    0.29 v _5284_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5284_/X (sky130_fd_sc_hd__mux2_2)
                                         _3666_ (net)
                  0.05    0.00    0.54 v _5285_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5285_/X (sky130_fd_sc_hd__buf_1)
                                         _0850_ (net)
                  0.02    0.00    0.62 v _8674_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8674_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8675_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8675_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8675_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8675_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][4] (net)
                  0.03    0.00    0.29 v _5286_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5286_/X (sky130_fd_sc_hd__mux2_2)
                                         _3667_ (net)
                  0.05    0.00    0.54 v _5287_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5287_/X (sky130_fd_sc_hd__buf_1)
                                         _0851_ (net)
                  0.02    0.00    0.62 v _8675_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8675_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8676_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8676_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8676_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8676_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][5] (net)
                  0.03    0.00    0.29 v _5289_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5289_/X (sky130_fd_sc_hd__mux2_2)
                                         _3669_ (net)
                  0.05    0.00    0.54 v _5290_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5290_/X (sky130_fd_sc_hd__buf_1)
                                         _0852_ (net)
                  0.02    0.00    0.62 v _8676_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8676_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8677_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8677_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8677_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8677_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][6] (net)
                  0.03    0.00    0.29 v _5291_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5291_/X (sky130_fd_sc_hd__mux2_2)
                                         _3670_ (net)
                  0.05    0.00    0.54 v _5292_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5292_/X (sky130_fd_sc_hd__buf_1)
                                         _0853_ (net)
                  0.02    0.00    0.62 v _8677_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8677_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8678_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8678_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8678_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8678_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][7] (net)
                  0.03    0.00    0.29 v _5293_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5293_/X (sky130_fd_sc_hd__mux2_2)
                                         _3671_ (net)
                  0.05    0.00    0.54 v _5294_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5294_/X (sky130_fd_sc_hd__buf_1)
                                         _0854_ (net)
                  0.02    0.00    0.62 v _8678_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8678_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8679_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8679_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8679_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8679_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][8] (net)
                  0.03    0.00    0.29 v _5295_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5295_/X (sky130_fd_sc_hd__mux2_2)
                                         _3672_ (net)
                  0.05    0.00    0.54 v _5296_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5296_/X (sky130_fd_sc_hd__buf_1)
                                         _0855_ (net)
                  0.02    0.00    0.62 v _8679_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8679_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8680_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8680_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8680_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8680_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][9] (net)
                  0.03    0.00    0.29 v _5297_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5297_/X (sky130_fd_sc_hd__mux2_2)
                                         _3673_ (net)
                  0.05    0.00    0.54 v _5298_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5298_/X (sky130_fd_sc_hd__buf_1)
                                         _0856_ (net)
                  0.02    0.00    0.62 v _8680_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8680_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8681_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8681_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8681_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8681_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][10] (net)
                  0.03    0.00    0.29 v _5300_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5300_/X (sky130_fd_sc_hd__mux2_2)
                                         _3675_ (net)
                  0.05    0.00    0.54 v _5301_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5301_/X (sky130_fd_sc_hd__buf_1)
                                         _0857_ (net)
                  0.02    0.00    0.62 v _8681_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8681_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8682_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8682_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8682_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8682_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][11] (net)
                  0.03    0.00    0.29 v _5302_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5302_/X (sky130_fd_sc_hd__mux2_2)
                                         _3676_ (net)
                  0.05    0.00    0.54 v _5303_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5303_/X (sky130_fd_sc_hd__buf_1)
                                         _0858_ (net)
                  0.02    0.00    0.62 v _8682_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8682_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8683_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8683_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8683_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8683_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][12] (net)
                  0.03    0.00    0.29 v _5304_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5304_/X (sky130_fd_sc_hd__mux2_2)
                                         _3677_ (net)
                  0.05    0.00    0.54 v _5305_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5305_/X (sky130_fd_sc_hd__buf_1)
                                         _0859_ (net)
                  0.02    0.00    0.62 v _8683_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8683_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8684_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8684_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8684_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8684_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][13] (net)
                  0.03    0.00    0.29 v _5306_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5306_/X (sky130_fd_sc_hd__mux2_2)
                                         _3678_ (net)
                  0.05    0.00    0.54 v _5307_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5307_/X (sky130_fd_sc_hd__buf_1)
                                         _0860_ (net)
                  0.02    0.00    0.62 v _8684_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8684_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8685_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8685_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8685_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8685_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][14] (net)
                  0.03    0.00    0.29 v _5308_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5308_/X (sky130_fd_sc_hd__mux2_2)
                                         _3679_ (net)
                  0.05    0.00    0.54 v _5309_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5309_/X (sky130_fd_sc_hd__buf_1)
                                         _0861_ (net)
                  0.02    0.00    0.62 v _8685_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8685_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8686_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8686_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8686_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8686_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][15] (net)
                  0.03    0.00    0.29 v _5311_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5311_/X (sky130_fd_sc_hd__mux2_2)
                                         _3681_ (net)
                  0.05    0.00    0.54 v _5312_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5312_/X (sky130_fd_sc_hd__buf_1)
                                         _0862_ (net)
                  0.02    0.00    0.62 v _8686_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8686_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8687_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8687_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8687_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8687_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][16] (net)
                  0.03    0.00    0.29 v _5313_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5313_/X (sky130_fd_sc_hd__mux2_2)
                                         _3682_ (net)
                  0.05    0.00    0.54 v _5314_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5314_/X (sky130_fd_sc_hd__buf_1)
                                         _0863_ (net)
                  0.02    0.00    0.62 v _8687_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8687_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8688_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8688_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8688_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8688_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][17] (net)
                  0.03    0.00    0.29 v _5315_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5315_/X (sky130_fd_sc_hd__mux2_2)
                                         _3683_ (net)
                  0.05    0.00    0.54 v _5316_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5316_/X (sky130_fd_sc_hd__buf_1)
                                         _0864_ (net)
                  0.02    0.00    0.62 v _8688_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8688_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8689_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8689_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8689_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8689_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][18] (net)
                  0.03    0.00    0.29 v _5317_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5317_/X (sky130_fd_sc_hd__mux2_2)
                                         _3684_ (net)
                  0.05    0.00    0.54 v _5318_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5318_/X (sky130_fd_sc_hd__buf_1)
                                         _0865_ (net)
                  0.02    0.00    0.62 v _8689_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8689_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8690_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8690_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8690_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8690_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][19] (net)
                  0.03    0.00    0.29 v _5319_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5319_/X (sky130_fd_sc_hd__mux2_2)
                                         _3685_ (net)
                  0.05    0.00    0.54 v _5320_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5320_/X (sky130_fd_sc_hd__buf_1)
                                         _0866_ (net)
                  0.02    0.00    0.62 v _8690_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8690_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8691_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8691_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8691_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8691_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][20] (net)
                  0.03    0.00    0.29 v _5322_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5322_/X (sky130_fd_sc_hd__mux2_2)
                                         _3687_ (net)
                  0.05    0.00    0.54 v _5323_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5323_/X (sky130_fd_sc_hd__buf_1)
                                         _0867_ (net)
                  0.02    0.00    0.62 v _8691_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8691_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8692_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8692_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8692_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][21] (net)
                  0.03    0.00    0.29 v _5324_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5324_/X (sky130_fd_sc_hd__mux2_2)
                                         _3688_ (net)
                  0.05    0.00    0.54 v _5325_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5325_/X (sky130_fd_sc_hd__buf_1)
                                         _0868_ (net)
                  0.02    0.00    0.62 v _8692_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8692_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8693_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8693_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8693_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8693_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][22] (net)
                  0.03    0.00    0.29 v _5326_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5326_/X (sky130_fd_sc_hd__mux2_2)
                                         _3689_ (net)
                  0.05    0.00    0.54 v _5327_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5327_/X (sky130_fd_sc_hd__buf_1)
                                         _0869_ (net)
                  0.02    0.00    0.62 v _8693_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8693_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8694_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8694_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8694_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][23] (net)
                  0.03    0.00    0.29 v _5328_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5328_/X (sky130_fd_sc_hd__mux2_2)
                                         _3690_ (net)
                  0.05    0.00    0.54 v _5329_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5329_/X (sky130_fd_sc_hd__buf_1)
                                         _0870_ (net)
                  0.02    0.00    0.62 v _8694_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8694_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8695_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8695_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8695_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8695_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][24] (net)
                  0.03    0.00    0.29 v _5330_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5330_/X (sky130_fd_sc_hd__mux2_2)
                                         _3691_ (net)
                  0.05    0.00    0.54 v _5331_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5331_/X (sky130_fd_sc_hd__buf_1)
                                         _0871_ (net)
                  0.02    0.00    0.62 v _8695_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8695_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8696_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8696_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8696_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8696_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][25] (net)
                  0.03    0.00    0.29 v _5333_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5333_/X (sky130_fd_sc_hd__mux2_2)
                                         _3693_ (net)
                  0.05    0.00    0.54 v _5334_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5334_/X (sky130_fd_sc_hd__buf_1)
                                         _0872_ (net)
                  0.02    0.00    0.62 v _8696_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8696_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8697_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8697_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8697_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8697_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][26] (net)
                  0.03    0.00    0.29 v _5335_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5335_/X (sky130_fd_sc_hd__mux2_2)
                                         _3694_ (net)
                  0.05    0.00    0.54 v _5336_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5336_/X (sky130_fd_sc_hd__buf_1)
                                         _0873_ (net)
                  0.02    0.00    0.62 v _8697_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8697_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8698_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8698_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8698_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8698_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][27] (net)
                  0.03    0.00    0.29 v _5337_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5337_/X (sky130_fd_sc_hd__mux2_2)
                                         _3695_ (net)
                  0.05    0.00    0.54 v _5338_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5338_/X (sky130_fd_sc_hd__buf_1)
                                         _0874_ (net)
                  0.02    0.00    0.62 v _8698_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8698_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8699_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8699_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8699_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8699_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][28] (net)
                  0.03    0.00    0.29 v _5339_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5339_/X (sky130_fd_sc_hd__mux2_2)
                                         _3696_ (net)
                  0.05    0.00    0.54 v _5340_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5340_/X (sky130_fd_sc_hd__buf_1)
                                         _0875_ (net)
                  0.02    0.00    0.62 v _8699_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8699_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8700_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8700_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8700_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8700_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][29] (net)
                  0.03    0.00    0.29 v _5341_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5341_/X (sky130_fd_sc_hd__mux2_2)
                                         _3697_ (net)
                  0.05    0.00    0.54 v _5342_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5342_/X (sky130_fd_sc_hd__buf_1)
                                         _0876_ (net)
                  0.02    0.00    0.62 v _8700_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8700_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8701_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8701_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8701_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8701_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][30] (net)
                  0.03    0.00    0.29 v _5343_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5343_/X (sky130_fd_sc_hd__mux2_2)
                                         _3698_ (net)
                  0.05    0.00    0.54 v _5344_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5344_/X (sky130_fd_sc_hd__buf_1)
                                         _0877_ (net)
                  0.02    0.00    0.62 v _8701_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8701_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8702_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8702_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8702_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8702_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[7][31] (net)
                  0.03    0.00    0.29 v _5345_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5345_/X (sky130_fd_sc_hd__mux2_2)
                                         _3699_ (net)
                  0.05    0.00    0.54 v _5346_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5346_/X (sky130_fd_sc_hd__buf_1)
                                         _0878_ (net)
                  0.02    0.00    0.62 v _8702_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8702_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8831_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8831_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8831_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8831_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][0] (net)
                  0.03    0.00    0.29 v _5636_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5636_/X (sky130_fd_sc_hd__mux2_2)
                                         _3861_ (net)
                  0.05    0.00    0.54 v _5637_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5637_/X (sky130_fd_sc_hd__buf_1)
                                         _1007_ (net)
                  0.02    0.00    0.62 v _8831_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8831_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8832_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8832_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8832_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8832_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][1] (net)
                  0.03    0.00    0.29 v _5638_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5638_/X (sky130_fd_sc_hd__mux2_2)
                                         _3862_ (net)
                  0.05    0.00    0.54 v _5639_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5639_/X (sky130_fd_sc_hd__buf_1)
                                         _1008_ (net)
                  0.02    0.00    0.62 v _8832_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8832_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8833_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8833_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8833_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8833_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][2] (net)
                  0.03    0.00    0.29 v _5640_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5640_/X (sky130_fd_sc_hd__mux2_2)
                                         _3863_ (net)
                  0.05    0.00    0.54 v _5641_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5641_/X (sky130_fd_sc_hd__buf_1)
                                         _1009_ (net)
                  0.02    0.00    0.62 v _8833_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8833_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8834_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8834_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8834_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8834_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][3] (net)
                  0.03    0.00    0.29 v _5642_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5642_/X (sky130_fd_sc_hd__mux2_2)
                                         _3864_ (net)
                  0.05    0.00    0.54 v _5643_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5643_/X (sky130_fd_sc_hd__buf_1)
                                         _1010_ (net)
                  0.02    0.00    0.62 v _8834_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8834_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8835_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8835_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8835_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8835_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][4] (net)
                  0.03    0.00    0.29 v _5644_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5644_/X (sky130_fd_sc_hd__mux2_2)
                                         _3865_ (net)
                  0.05    0.00    0.54 v _5645_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5645_/X (sky130_fd_sc_hd__buf_1)
                                         _1011_ (net)
                  0.02    0.00    0.62 v _8835_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8835_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8836_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8836_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8836_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8836_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][5] (net)
                  0.03    0.00    0.29 v _5647_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5647_/X (sky130_fd_sc_hd__mux2_2)
                                         _3867_ (net)
                  0.05    0.00    0.54 v _5648_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5648_/X (sky130_fd_sc_hd__buf_1)
                                         _1012_ (net)
                  0.02    0.00    0.62 v _8836_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8836_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8837_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8837_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8837_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8837_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][6] (net)
                  0.03    0.00    0.29 v _5649_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5649_/X (sky130_fd_sc_hd__mux2_2)
                                         _3868_ (net)
                  0.05    0.00    0.54 v _5650_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5650_/X (sky130_fd_sc_hd__buf_1)
                                         _1013_ (net)
                  0.02    0.00    0.62 v _8837_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8837_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8838_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8838_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8838_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8838_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][7] (net)
                  0.03    0.00    0.29 v _5651_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5651_/X (sky130_fd_sc_hd__mux2_2)
                                         _3869_ (net)
                  0.05    0.00    0.54 v _5652_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5652_/X (sky130_fd_sc_hd__buf_1)
                                         _1014_ (net)
                  0.02    0.00    0.62 v _8838_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8838_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8839_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8839_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8839_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8839_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][8] (net)
                  0.03    0.00    0.29 v _5653_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5653_/X (sky130_fd_sc_hd__mux2_2)
                                         _3870_ (net)
                  0.05    0.00    0.54 v _5654_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5654_/X (sky130_fd_sc_hd__buf_1)
                                         _1015_ (net)
                  0.02    0.00    0.62 v _8839_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8839_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8840_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8840_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8840_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8840_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][9] (net)
                  0.03    0.00    0.29 v _5655_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5655_/X (sky130_fd_sc_hd__mux2_2)
                                         _3871_ (net)
                  0.05    0.00    0.54 v _5656_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5656_/X (sky130_fd_sc_hd__buf_1)
                                         _1016_ (net)
                  0.02    0.00    0.62 v _8840_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8840_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8841_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8841_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8841_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8841_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][10] (net)
                  0.03    0.00    0.29 v _5658_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5658_/X (sky130_fd_sc_hd__mux2_2)
                                         _3873_ (net)
                  0.05    0.00    0.54 v _5659_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5659_/X (sky130_fd_sc_hd__buf_1)
                                         _1017_ (net)
                  0.02    0.00    0.62 v _8841_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8841_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8842_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8842_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8842_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8842_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][11] (net)
                  0.03    0.00    0.29 v _5660_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5660_/X (sky130_fd_sc_hd__mux2_2)
                                         _3874_ (net)
                  0.05    0.00    0.54 v _5661_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5661_/X (sky130_fd_sc_hd__buf_1)
                                         _1018_ (net)
                  0.02    0.00    0.62 v _8842_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8842_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8843_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8843_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8843_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8843_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][12] (net)
                  0.03    0.00    0.29 v _5662_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5662_/X (sky130_fd_sc_hd__mux2_2)
                                         _3875_ (net)
                  0.05    0.00    0.54 v _5663_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5663_/X (sky130_fd_sc_hd__buf_1)
                                         _1019_ (net)
                  0.02    0.00    0.62 v _8843_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8843_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8844_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8844_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8844_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8844_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][13] (net)
                  0.03    0.00    0.29 v _5664_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5664_/X (sky130_fd_sc_hd__mux2_2)
                                         _3876_ (net)
                  0.05    0.00    0.54 v _5665_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5665_/X (sky130_fd_sc_hd__buf_1)
                                         _1020_ (net)
                  0.02    0.00    0.62 v _8844_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8844_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8845_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8845_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8845_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8845_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][14] (net)
                  0.03    0.00    0.29 v _5666_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5666_/X (sky130_fd_sc_hd__mux2_2)
                                         _3877_ (net)
                  0.05    0.00    0.54 v _5667_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5667_/X (sky130_fd_sc_hd__buf_1)
                                         _1021_ (net)
                  0.02    0.00    0.62 v _8845_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8845_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8846_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8846_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8846_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8846_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][15] (net)
                  0.03    0.00    0.29 v _5668_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5668_/X (sky130_fd_sc_hd__mux2_2)
                                         _3878_ (net)
                  0.05    0.00    0.54 v _5669_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5669_/X (sky130_fd_sc_hd__buf_1)
                                         _1022_ (net)
                  0.02    0.00    0.62 v _8846_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8846_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8847_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8847_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8847_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8847_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[11][16] (net)
                  0.03    0.00    0.29 v _5670_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5670_/X (sky130_fd_sc_hd__mux2_2)
                                         _3879_ (net)
                  0.05    0.00    0.54 v _5671_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5671_/X (sky130_fd_sc_hd__buf_1)
                                         _1023_ (net)
                  0.02    0.00    0.62 v _8847_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8847_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8031_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8031_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8031_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8031_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][0] (net)
                  0.03    0.00    0.29 v _7681_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7681_/X (sky130_fd_sc_hd__mux2_2)
                                         _2762_ (net)
                  0.05    0.00    0.54 v _7682_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7682_/X (sky130_fd_sc_hd__buf_1)
                                         _0207_ (net)
                  0.02    0.00    0.62 v _8031_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8031_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8032_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8032_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8032_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8032_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][1] (net)
                  0.03    0.00    0.29 v _7683_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7683_/X (sky130_fd_sc_hd__mux2_2)
                                         _2763_ (net)
                  0.05    0.00    0.54 v _7684_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7684_/X (sky130_fd_sc_hd__buf_1)
                                         _0208_ (net)
                  0.02    0.00    0.62 v _8032_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8032_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8033_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8033_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8033_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8033_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][2] (net)
                  0.03    0.00    0.29 v _7685_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7685_/X (sky130_fd_sc_hd__mux2_2)
                                         _2764_ (net)
                  0.05    0.00    0.54 v _7686_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7686_/X (sky130_fd_sc_hd__buf_1)
                                         _0209_ (net)
                  0.02    0.00    0.62 v _8033_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8033_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8034_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8034_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8034_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8034_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][3] (net)
                  0.03    0.00    0.29 v _7687_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7687_/X (sky130_fd_sc_hd__mux2_2)
                                         _2765_ (net)
                  0.05    0.00    0.54 v _7688_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7688_/X (sky130_fd_sc_hd__buf_1)
                                         _0210_ (net)
                  0.02    0.00    0.62 v _8034_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8034_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8035_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8035_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8035_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8035_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][4] (net)
                  0.03    0.00    0.29 v _7689_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7689_/X (sky130_fd_sc_hd__mux2_2)
                                         _2766_ (net)
                  0.05    0.00    0.54 v _7690_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7690_/X (sky130_fd_sc_hd__buf_1)
                                         _0211_ (net)
                  0.02    0.00    0.62 v _8035_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8035_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8036_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8036_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8036_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8036_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][5] (net)
                  0.03    0.00    0.29 v _7692_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7692_/X (sky130_fd_sc_hd__mux2_2)
                                         _2768_ (net)
                  0.05    0.00    0.54 v _7693_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7693_/X (sky130_fd_sc_hd__buf_1)
                                         _0212_ (net)
                  0.02    0.00    0.62 v _8036_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8036_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8037_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8037_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8037_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8037_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][6] (net)
                  0.03    0.00    0.29 v _7694_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7694_/X (sky130_fd_sc_hd__mux2_2)
                                         _2769_ (net)
                  0.05    0.00    0.54 v _7695_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7695_/X (sky130_fd_sc_hd__buf_1)
                                         _0213_ (net)
                  0.02    0.00    0.62 v _8037_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8037_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8038_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8038_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8038_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8038_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][7] (net)
                  0.03    0.00    0.29 v _7696_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7696_/X (sky130_fd_sc_hd__mux2_2)
                                         _2770_ (net)
                  0.05    0.00    0.54 v _7697_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7697_/X (sky130_fd_sc_hd__buf_1)
                                         _0214_ (net)
                  0.02    0.00    0.62 v _8038_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8038_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8039_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8039_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8039_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8039_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][8] (net)
                  0.03    0.00    0.29 v _7698_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7698_/X (sky130_fd_sc_hd__mux2_2)
                                         _2771_ (net)
                  0.05    0.00    0.54 v _7699_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7699_/X (sky130_fd_sc_hd__buf_1)
                                         _0215_ (net)
                  0.02    0.00    0.62 v _8039_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8039_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8040_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8040_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8040_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8040_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][9] (net)
                  0.03    0.00    0.29 v _7700_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7700_/X (sky130_fd_sc_hd__mux2_2)
                                         _2772_ (net)
                  0.05    0.00    0.54 v _7701_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7701_/X (sky130_fd_sc_hd__buf_1)
                                         _0216_ (net)
                  0.02    0.00    0.62 v _8040_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8040_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8041_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8041_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8041_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8041_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][10] (net)
                  0.03    0.00    0.29 v _7703_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7703_/X (sky130_fd_sc_hd__mux2_2)
                                         _2774_ (net)
                  0.05    0.00    0.54 v _7704_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7704_/X (sky130_fd_sc_hd__buf_1)
                                         _0217_ (net)
                  0.02    0.00    0.62 v _8041_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8041_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8042_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8042_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8042_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8042_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][11] (net)
                  0.03    0.00    0.29 v _7705_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7705_/X (sky130_fd_sc_hd__mux2_2)
                                         _2775_ (net)
                  0.05    0.00    0.54 v _7706_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7706_/X (sky130_fd_sc_hd__buf_1)
                                         _0218_ (net)
                  0.02    0.00    0.62 v _8042_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8042_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8043_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8043_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8043_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8043_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][12] (net)
                  0.03    0.00    0.29 v _7707_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7707_/X (sky130_fd_sc_hd__mux2_2)
                                         _2776_ (net)
                  0.05    0.00    0.54 v _7708_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7708_/X (sky130_fd_sc_hd__buf_1)
                                         _0219_ (net)
                  0.02    0.00    0.62 v _8043_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8043_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8044_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8044_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8044_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8044_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][13] (net)
                  0.03    0.00    0.29 v _7709_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7709_/X (sky130_fd_sc_hd__mux2_2)
                                         _2777_ (net)
                  0.05    0.00    0.54 v _7710_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7710_/X (sky130_fd_sc_hd__buf_1)
                                         _0220_ (net)
                  0.02    0.00    0.62 v _8044_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8044_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8045_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8045_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8045_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8045_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][14] (net)
                  0.03    0.00    0.29 v _7711_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7711_/X (sky130_fd_sc_hd__mux2_2)
                                         _2778_ (net)
                  0.05    0.00    0.54 v _7712_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7712_/X (sky130_fd_sc_hd__buf_1)
                                         _0221_ (net)
                  0.02    0.00    0.62 v _8045_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8045_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8046_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8046_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8046_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8046_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][15] (net)
                  0.03    0.00    0.29 v _7714_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7714_/X (sky130_fd_sc_hd__mux2_2)
                                         _2780_ (net)
                  0.05    0.00    0.54 v _7715_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7715_/X (sky130_fd_sc_hd__buf_1)
                                         _0222_ (net)
                  0.02    0.00    0.62 v _8046_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8046_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8047_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8047_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8047_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8047_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][16] (net)
                  0.03    0.00    0.29 v _7716_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7716_/X (sky130_fd_sc_hd__mux2_2)
                                         _2781_ (net)
                  0.05    0.00    0.54 v _7717_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7717_/X (sky130_fd_sc_hd__buf_1)
                                         _0223_ (net)
                  0.02    0.00    0.62 v _8047_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8047_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8048_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8048_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8048_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8048_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][17] (net)
                  0.03    0.00    0.29 v _7718_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7718_/X (sky130_fd_sc_hd__mux2_2)
                                         _2782_ (net)
                  0.05    0.00    0.54 v _7719_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7719_/X (sky130_fd_sc_hd__buf_1)
                                         _0224_ (net)
                  0.02    0.00    0.62 v _8048_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8048_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8049_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8049_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8049_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8049_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][18] (net)
                  0.03    0.00    0.29 v _7720_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7720_/X (sky130_fd_sc_hd__mux2_2)
                                         _2783_ (net)
                  0.05    0.00    0.54 v _7721_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7721_/X (sky130_fd_sc_hd__buf_1)
                                         _0225_ (net)
                  0.02    0.00    0.62 v _8049_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8049_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8050_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8050_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8050_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8050_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][19] (net)
                  0.03    0.00    0.29 v _7722_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7722_/X (sky130_fd_sc_hd__mux2_2)
                                         _2784_ (net)
                  0.05    0.00    0.54 v _7723_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7723_/X (sky130_fd_sc_hd__buf_1)
                                         _0226_ (net)
                  0.02    0.00    0.62 v _8050_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8050_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8051_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8051_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8051_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8051_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][20] (net)
                  0.03    0.00    0.29 v _7725_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7725_/X (sky130_fd_sc_hd__mux2_2)
                                         _2786_ (net)
                  0.05    0.00    0.54 v _7726_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7726_/X (sky130_fd_sc_hd__buf_1)
                                         _0227_ (net)
                  0.02    0.00    0.62 v _8051_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8051_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8052_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8052_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8052_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8052_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][21] (net)
                  0.03    0.00    0.29 v _7727_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7727_/X (sky130_fd_sc_hd__mux2_2)
                                         _2787_ (net)
                  0.05    0.00    0.54 v _7728_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7728_/X (sky130_fd_sc_hd__buf_1)
                                         _0228_ (net)
                  0.02    0.00    0.62 v _8052_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8052_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8053_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8053_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8053_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8053_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][22] (net)
                  0.03    0.00    0.29 v _7729_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7729_/X (sky130_fd_sc_hd__mux2_2)
                                         _2788_ (net)
                  0.05    0.00    0.54 v _7730_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7730_/X (sky130_fd_sc_hd__buf_1)
                                         _0229_ (net)
                  0.02    0.00    0.62 v _8053_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8053_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8054_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8054_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8054_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8054_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][23] (net)
                  0.03    0.00    0.29 v _7731_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7731_/X (sky130_fd_sc_hd__mux2_2)
                                         _2789_ (net)
                  0.05    0.00    0.54 v _7732_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7732_/X (sky130_fd_sc_hd__buf_1)
                                         _0230_ (net)
                  0.02    0.00    0.62 v _8054_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8054_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8055_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8055_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8055_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8055_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][24] (net)
                  0.03    0.00    0.29 v _7733_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7733_/X (sky130_fd_sc_hd__mux2_2)
                                         _2790_ (net)
                  0.05    0.00    0.54 v _7734_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7734_/X (sky130_fd_sc_hd__buf_1)
                                         _0231_ (net)
                  0.02    0.00    0.62 v _8055_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8055_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8056_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8056_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8056_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8056_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][25] (net)
                  0.03    0.00    0.29 v _7736_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7736_/X (sky130_fd_sc_hd__mux2_2)
                                         _2792_ (net)
                  0.05    0.00    0.54 v _7737_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7737_/X (sky130_fd_sc_hd__buf_1)
                                         _0232_ (net)
                  0.02    0.00    0.62 v _8056_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8056_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8057_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8057_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8057_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8057_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][26] (net)
                  0.03    0.00    0.29 v _7738_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7738_/X (sky130_fd_sc_hd__mux2_2)
                                         _2793_ (net)
                  0.05    0.00    0.54 v _7739_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7739_/X (sky130_fd_sc_hd__buf_1)
                                         _0233_ (net)
                  0.02    0.00    0.62 v _8057_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8057_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8058_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8058_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8058_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8058_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][27] (net)
                  0.03    0.00    0.29 v _7740_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7740_/X (sky130_fd_sc_hd__mux2_2)
                                         _2794_ (net)
                  0.05    0.00    0.54 v _7741_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7741_/X (sky130_fd_sc_hd__buf_1)
                                         _0234_ (net)
                  0.02    0.00    0.62 v _8058_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8058_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8059_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8059_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8059_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8059_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][28] (net)
                  0.03    0.00    0.29 v _7742_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7742_/X (sky130_fd_sc_hd__mux2_2)
                                         _2795_ (net)
                  0.05    0.00    0.54 v _7743_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7743_/X (sky130_fd_sc_hd__buf_1)
                                         _0235_ (net)
                  0.02    0.00    0.62 v _8059_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8059_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8060_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8060_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8060_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8060_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][29] (net)
                  0.03    0.00    0.29 v _7744_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7744_/X (sky130_fd_sc_hd__mux2_2)
                                         _2796_ (net)
                  0.05    0.00    0.54 v _7745_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7745_/X (sky130_fd_sc_hd__buf_1)
                                         _0236_ (net)
                  0.02    0.00    0.62 v _8060_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8060_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8061_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8061_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8061_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8061_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][30] (net)
                  0.03    0.00    0.29 v _7746_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7746_/X (sky130_fd_sc_hd__mux2_2)
                                         _2797_ (net)
                  0.05    0.00    0.54 v _7747_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7747_/X (sky130_fd_sc_hd__buf_1)
                                         _0237_ (net)
                  0.02    0.00    0.62 v _8061_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8061_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8062_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8062_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8062_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8062_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[18][31] (net)
                  0.03    0.00    0.29 v _7748_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _7748_/X (sky130_fd_sc_hd__mux2_2)
                                         _2798_ (net)
                  0.05    0.00    0.54 v _7749_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _7749_/X (sky130_fd_sc_hd__buf_1)
                                         _0238_ (net)
                  0.02    0.00    0.62 v _8062_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8062_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8383_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8383_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8383_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8383_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][0] (net)
                  0.03    0.00    0.29 v _4581_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4581_/X (sky130_fd_sc_hd__mux2_2)
                                         _3254_ (net)
                  0.05    0.00    0.54 v _4582_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4582_/X (sky130_fd_sc_hd__buf_1)
                                         _0559_ (net)
                  0.02    0.00    0.62 v _8383_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8383_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8384_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8384_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8384_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8384_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][1] (net)
                  0.03    0.00    0.29 v _4584_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4584_/X (sky130_fd_sc_hd__mux2_2)
                                         _3256_ (net)
                  0.05    0.00    0.54 v _4585_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4585_/X (sky130_fd_sc_hd__buf_1)
                                         _0560_ (net)
                  0.02    0.00    0.62 v _8384_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8384_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8385_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8385_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8385_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8385_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][2] (net)
                  0.03    0.00    0.29 v _4587_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4587_/X (sky130_fd_sc_hd__mux2_2)
                                         _3258_ (net)
                  0.05    0.00    0.54 v _4588_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4588_/X (sky130_fd_sc_hd__buf_1)
                                         _0561_ (net)
                  0.02    0.00    0.62 v _8385_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8385_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8386_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8386_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8386_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8386_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][3] (net)
                  0.03    0.00    0.29 v _4590_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4590_/X (sky130_fd_sc_hd__mux2_2)
                                         _3260_ (net)
                  0.05    0.00    0.54 v _4591_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4591_/X (sky130_fd_sc_hd__buf_1)
                                         _0562_ (net)
                  0.02    0.00    0.62 v _8386_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8386_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8387_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8387_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8387_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8387_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][4] (net)
                  0.03    0.00    0.29 v _4593_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4593_/X (sky130_fd_sc_hd__mux2_2)
                                         _3262_ (net)
                  0.05    0.00    0.54 v _4594_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4594_/X (sky130_fd_sc_hd__buf_1)
                                         _0563_ (net)
                  0.02    0.00    0.62 v _8387_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8387_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8388_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8388_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8388_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8388_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][5] (net)
                  0.03    0.00    0.29 v _4597_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4597_/X (sky130_fd_sc_hd__mux2_2)
                                         _3265_ (net)
                  0.05    0.00    0.54 v _4598_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4598_/X (sky130_fd_sc_hd__buf_1)
                                         _0564_ (net)
                  0.02    0.00    0.62 v _8388_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8388_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8389_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8389_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8389_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8389_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][6] (net)
                  0.03    0.00    0.29 v _4600_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4600_/X (sky130_fd_sc_hd__mux2_2)
                                         _3267_ (net)
                  0.05    0.00    0.54 v _4601_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4601_/X (sky130_fd_sc_hd__buf_1)
                                         _0565_ (net)
                  0.02    0.00    0.62 v _8389_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8389_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8390_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8390_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8390_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8390_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][7] (net)
                  0.03    0.00    0.29 v _4603_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4603_/X (sky130_fd_sc_hd__mux2_2)
                                         _3269_ (net)
                  0.05    0.00    0.54 v _4604_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4604_/X (sky130_fd_sc_hd__buf_1)
                                         _0566_ (net)
                  0.02    0.00    0.62 v _8390_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8390_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8391_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8391_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8391_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8391_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][8] (net)
                  0.03    0.00    0.29 v _4606_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4606_/X (sky130_fd_sc_hd__mux2_2)
                                         _3271_ (net)
                  0.05    0.00    0.54 v _4607_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4607_/X (sky130_fd_sc_hd__buf_1)
                                         _0567_ (net)
                  0.02    0.00    0.62 v _8391_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8391_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8392_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8392_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8392_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8392_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][9] (net)
                  0.03    0.00    0.29 v _4609_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4609_/X (sky130_fd_sc_hd__mux2_2)
                                         _3273_ (net)
                  0.05    0.00    0.54 v _4610_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4610_/X (sky130_fd_sc_hd__buf_1)
                                         _0568_ (net)
                  0.02    0.00    0.62 v _8392_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8392_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8393_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8393_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8393_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8393_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][10] (net)
                  0.03    0.00    0.29 v _4613_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4613_/X (sky130_fd_sc_hd__mux2_2)
                                         _3276_ (net)
                  0.05    0.00    0.54 v _4614_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4614_/X (sky130_fd_sc_hd__buf_1)
                                         _0569_ (net)
                  0.02    0.00    0.62 v _8393_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8393_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8394_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8394_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8394_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8394_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][11] (net)
                  0.03    0.00    0.29 v _4616_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4616_/X (sky130_fd_sc_hd__mux2_2)
                                         _3278_ (net)
                  0.05    0.00    0.54 v _4617_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4617_/X (sky130_fd_sc_hd__buf_1)
                                         _0570_ (net)
                  0.02    0.00    0.62 v _8394_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8394_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8395_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8395_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8395_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8395_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][12] (net)
                  0.03    0.00    0.29 v _4619_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4619_/X (sky130_fd_sc_hd__mux2_2)
                                         _3280_ (net)
                  0.05    0.00    0.54 v _4620_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4620_/X (sky130_fd_sc_hd__buf_1)
                                         _0571_ (net)
                  0.02    0.00    0.62 v _8395_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8395_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8396_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8396_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8396_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8396_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][13] (net)
                  0.03    0.00    0.29 v _4622_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4622_/X (sky130_fd_sc_hd__mux2_2)
                                         _3282_ (net)
                  0.05    0.00    0.54 v _4623_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4623_/X (sky130_fd_sc_hd__buf_1)
                                         _0572_ (net)
                  0.02    0.00    0.62 v _8396_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8396_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8397_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8397_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8397_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8397_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][14] (net)
                  0.03    0.00    0.29 v _4625_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4625_/X (sky130_fd_sc_hd__mux2_2)
                                         _3284_ (net)
                  0.05    0.00    0.54 v _4626_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4626_/X (sky130_fd_sc_hd__buf_1)
                                         _0573_ (net)
                  0.02    0.00    0.62 v _8397_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8397_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8398_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8398_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8398_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8398_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][15] (net)
                  0.03    0.00    0.29 v _4629_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4629_/X (sky130_fd_sc_hd__mux2_2)
                                         _3287_ (net)
                  0.05    0.00    0.54 v _4630_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4630_/X (sky130_fd_sc_hd__buf_1)
                                         _0574_ (net)
                  0.02    0.00    0.62 v _8398_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8398_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8399_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8399_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8399_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8399_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][16] (net)
                  0.03    0.00    0.29 v _4632_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4632_/X (sky130_fd_sc_hd__mux2_2)
                                         _3289_ (net)
                  0.05    0.00    0.54 v _4633_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4633_/X (sky130_fd_sc_hd__buf_1)
                                         _0575_ (net)
                  0.02    0.00    0.62 v _8399_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8399_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8400_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8400_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8400_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8400_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][17] (net)
                  0.03    0.00    0.29 v _4634_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4634_/X (sky130_fd_sc_hd__mux2_2)
                                         _3290_ (net)
                  0.05    0.00    0.54 v _4635_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4635_/X (sky130_fd_sc_hd__buf_1)
                                         _0576_ (net)
                  0.02    0.00    0.62 v _8400_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8400_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8401_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8401_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8401_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8401_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][18] (net)
                  0.03    0.00    0.29 v _4636_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4636_/X (sky130_fd_sc_hd__mux2_2)
                                         _3291_ (net)
                  0.05    0.00    0.54 v _4637_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4637_/X (sky130_fd_sc_hd__buf_1)
                                         _0577_ (net)
                  0.02    0.00    0.62 v _8401_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8401_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8402_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8402_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8402_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8402_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][19] (net)
                  0.03    0.00    0.29 v _4638_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4638_/X (sky130_fd_sc_hd__mux2_2)
                                         _3292_ (net)
                  0.05    0.00    0.54 v _4639_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4639_/X (sky130_fd_sc_hd__buf_1)
                                         _0578_ (net)
                  0.02    0.00    0.62 v _8402_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8402_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8403_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8403_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8403_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8403_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][20] (net)
                  0.03    0.00    0.29 v _4641_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4641_/X (sky130_fd_sc_hd__mux2_2)
                                         _3294_ (net)
                  0.05    0.00    0.54 v _4642_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4642_/X (sky130_fd_sc_hd__buf_1)
                                         _0579_ (net)
                  0.02    0.00    0.62 v _8403_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8403_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8404_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8404_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8404_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8404_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][21] (net)
                  0.03    0.00    0.29 v _4643_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4643_/X (sky130_fd_sc_hd__mux2_2)
                                         _3295_ (net)
                  0.05    0.00    0.54 v _4644_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4644_/X (sky130_fd_sc_hd__buf_1)
                                         _0580_ (net)
                  0.02    0.00    0.62 v _8404_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8404_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8405_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8405_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8405_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8405_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][22] (net)
                  0.03    0.00    0.29 v _4645_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4645_/X (sky130_fd_sc_hd__mux2_2)
                                         _3296_ (net)
                  0.05    0.00    0.54 v _4646_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4646_/X (sky130_fd_sc_hd__buf_1)
                                         _0581_ (net)
                  0.02    0.00    0.62 v _8405_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8405_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8406_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8406_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8406_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8406_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][23] (net)
                  0.03    0.00    0.29 v _4647_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4647_/X (sky130_fd_sc_hd__mux2_2)
                                         _3297_ (net)
                  0.05    0.00    0.54 v _4648_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4648_/X (sky130_fd_sc_hd__buf_1)
                                         _0582_ (net)
                  0.02    0.00    0.62 v _8406_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8406_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8407_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8407_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8407_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8407_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][24] (net)
                  0.03    0.00    0.29 v _4649_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4649_/X (sky130_fd_sc_hd__mux2_2)
                                         _3298_ (net)
                  0.05    0.00    0.54 v _4650_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4650_/X (sky130_fd_sc_hd__buf_1)
                                         _0583_ (net)
                  0.02    0.00    0.62 v _8407_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8407_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8408_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8408_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8408_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8408_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][25] (net)
                  0.03    0.00    0.29 v _4652_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4652_/X (sky130_fd_sc_hd__mux2_2)
                                         _3300_ (net)
                  0.05    0.00    0.54 v _4653_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4653_/X (sky130_fd_sc_hd__buf_1)
                                         _0584_ (net)
                  0.02    0.00    0.62 v _8408_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8408_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8409_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8409_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8409_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8409_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][26] (net)
                  0.03    0.00    0.29 v _4654_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4654_/X (sky130_fd_sc_hd__mux2_2)
                                         _3301_ (net)
                  0.05    0.00    0.54 v _4655_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4655_/X (sky130_fd_sc_hd__buf_1)
                                         _0585_ (net)
                  0.02    0.00    0.62 v _8409_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8409_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8410_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8410_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8410_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8410_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][27] (net)
                  0.03    0.00    0.29 v _4656_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4656_/X (sky130_fd_sc_hd__mux2_2)
                                         _3302_ (net)
                  0.05    0.00    0.54 v _4657_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4657_/X (sky130_fd_sc_hd__buf_1)
                                         _0586_ (net)
                  0.02    0.00    0.62 v _8410_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8410_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8411_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8411_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8411_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8411_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][28] (net)
                  0.03    0.00    0.29 v _4658_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4658_/X (sky130_fd_sc_hd__mux2_2)
                                         _3303_ (net)
                  0.05    0.00    0.54 v _4659_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4659_/X (sky130_fd_sc_hd__buf_1)
                                         _0587_ (net)
                  0.02    0.00    0.62 v _8411_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8411_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8412_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8412_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8412_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8412_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][29] (net)
                  0.03    0.00    0.29 v _4660_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4660_/X (sky130_fd_sc_hd__mux2_2)
                                         _3304_ (net)
                  0.05    0.00    0.54 v _4661_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4661_/X (sky130_fd_sc_hd__buf_1)
                                         _0588_ (net)
                  0.02    0.00    0.62 v _8412_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8412_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8413_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8413_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8413_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8413_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][30] (net)
                  0.03    0.00    0.29 v _4662_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4662_/X (sky130_fd_sc_hd__mux2_2)
                                         _3305_ (net)
                  0.05    0.00    0.54 v _4663_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4663_/X (sky130_fd_sc_hd__buf_1)
                                         _0589_ (net)
                  0.02    0.00    0.62 v _8413_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8413_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8414_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8414_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8414_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8414_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[2][31] (net)
                  0.03    0.00    0.29 v _4664_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4664_/X (sky130_fd_sc_hd__mux2_2)
                                         _3306_ (net)
                  0.05    0.00    0.54 v _4665_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4665_/X (sky130_fd_sc_hd__buf_1)
                                         _0590_ (net)
                  0.02    0.00    0.62 v _8414_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8414_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8479_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8479_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8479_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8479_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][0] (net)
                  0.03    0.00    0.29 v _4814_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4814_/X (sky130_fd_sc_hd__mux2_2)
                                         _3391_ (net)
                  0.05    0.00    0.54 v _4815_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4815_/X (sky130_fd_sc_hd__buf_1)
                                         _0655_ (net)
                  0.02    0.00    0.62 v _8479_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8479_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8480_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8480_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8480_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8480_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][1] (net)
                  0.03    0.00    0.29 v _4816_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4816_/X (sky130_fd_sc_hd__mux2_2)
                                         _3392_ (net)
                  0.05    0.00    0.54 v _4817_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4817_/X (sky130_fd_sc_hd__buf_1)
                                         _0656_ (net)
                  0.02    0.00    0.62 v _8480_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8480_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8481_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8481_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8481_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8481_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][2] (net)
                  0.03    0.00    0.29 v _4818_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4818_/X (sky130_fd_sc_hd__mux2_2)
                                         _3393_ (net)
                  0.05    0.00    0.54 v _4819_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4819_/X (sky130_fd_sc_hd__buf_1)
                                         _0657_ (net)
                  0.02    0.00    0.62 v _8481_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8481_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8482_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8482_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8482_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8482_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][3] (net)
                  0.03    0.00    0.29 v _4820_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4820_/X (sky130_fd_sc_hd__mux2_2)
                                         _3394_ (net)
                  0.05    0.00    0.54 v _4821_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4821_/X (sky130_fd_sc_hd__buf_1)
                                         _0658_ (net)
                  0.02    0.00    0.62 v _8482_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8482_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8483_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8483_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8483_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8483_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][4] (net)
                  0.03    0.00    0.29 v _4822_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4822_/X (sky130_fd_sc_hd__mux2_2)
                                         _3395_ (net)
                  0.05    0.00    0.54 v _4823_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4823_/X (sky130_fd_sc_hd__buf_1)
                                         _0659_ (net)
                  0.02    0.00    0.62 v _8483_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8483_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8484_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8484_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8484_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8484_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][5] (net)
                  0.03    0.00    0.29 v _4825_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4825_/X (sky130_fd_sc_hd__mux2_2)
                                         _3397_ (net)
                  0.05    0.00    0.54 v _4826_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4826_/X (sky130_fd_sc_hd__buf_1)
                                         _0660_ (net)
                  0.02    0.00    0.62 v _8484_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8484_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8485_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8485_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8485_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8485_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][6] (net)
                  0.03    0.00    0.29 v _4827_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4827_/X (sky130_fd_sc_hd__mux2_2)
                                         _3398_ (net)
                  0.05    0.00    0.54 v _4828_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4828_/X (sky130_fd_sc_hd__buf_1)
                                         _0661_ (net)
                  0.02    0.00    0.62 v _8485_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8485_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8486_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8486_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8486_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8486_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][7] (net)
                  0.03    0.00    0.29 v _4829_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4829_/X (sky130_fd_sc_hd__mux2_2)
                                         _3399_ (net)
                  0.05    0.00    0.54 v _4830_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4830_/X (sky130_fd_sc_hd__buf_1)
                                         _0662_ (net)
                  0.02    0.00    0.62 v _8486_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8486_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8487_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8487_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8487_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8487_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][8] (net)
                  0.03    0.00    0.29 v _4831_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4831_/X (sky130_fd_sc_hd__mux2_2)
                                         _3400_ (net)
                  0.05    0.00    0.54 v _4832_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4832_/X (sky130_fd_sc_hd__buf_1)
                                         _0663_ (net)
                  0.02    0.00    0.62 v _8487_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8487_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8488_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8488_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8488_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8488_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][9] (net)
                  0.03    0.00    0.29 v _4833_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4833_/X (sky130_fd_sc_hd__mux2_2)
                                         _3401_ (net)
                  0.05    0.00    0.54 v _4834_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4834_/X (sky130_fd_sc_hd__buf_1)
                                         _0664_ (net)
                  0.02    0.00    0.62 v _8488_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8488_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8489_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8489_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8489_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8489_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][10] (net)
                  0.03    0.00    0.29 v _4836_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4836_/X (sky130_fd_sc_hd__mux2_2)
                                         _3403_ (net)
                  0.05    0.00    0.54 v _4837_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4837_/X (sky130_fd_sc_hd__buf_1)
                                         _0665_ (net)
                  0.02    0.00    0.62 v _8489_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8489_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8490_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8490_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8490_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8490_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][11] (net)
                  0.03    0.00    0.29 v _4838_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4838_/X (sky130_fd_sc_hd__mux2_2)
                                         _3404_ (net)
                  0.05    0.00    0.54 v _4839_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4839_/X (sky130_fd_sc_hd__buf_1)
                                         _0666_ (net)
                  0.02    0.00    0.62 v _8490_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8490_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8491_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8491_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8491_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8491_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][12] (net)
                  0.03    0.00    0.29 v _4840_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4840_/X (sky130_fd_sc_hd__mux2_2)
                                         _3405_ (net)
                  0.05    0.00    0.54 v _4841_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4841_/X (sky130_fd_sc_hd__buf_1)
                                         _0667_ (net)
                  0.02    0.00    0.62 v _8491_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8491_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8492_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8492_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8492_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8492_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][13] (net)
                  0.03    0.00    0.29 v _4842_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4842_/X (sky130_fd_sc_hd__mux2_2)
                                         _3406_ (net)
                  0.05    0.00    0.54 v _4843_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4843_/X (sky130_fd_sc_hd__buf_1)
                                         _0668_ (net)
                  0.02    0.00    0.62 v _8492_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8492_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8493_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8493_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8493_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8493_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][14] (net)
                  0.03    0.00    0.29 v _4844_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4844_/X (sky130_fd_sc_hd__mux2_2)
                                         _3407_ (net)
                  0.05    0.00    0.54 v _4845_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4845_/X (sky130_fd_sc_hd__buf_1)
                                         _0669_ (net)
                  0.02    0.00    0.62 v _8493_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8493_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8494_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8494_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8494_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8494_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][15] (net)
                  0.03    0.00    0.29 v _4847_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4847_/X (sky130_fd_sc_hd__mux2_2)
                                         _3409_ (net)
                  0.05    0.00    0.54 v _4848_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4848_/X (sky130_fd_sc_hd__buf_1)
                                         _0670_ (net)
                  0.02    0.00    0.62 v _8494_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8494_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8495_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8495_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8495_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8495_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][16] (net)
                  0.03    0.00    0.29 v _4849_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4849_/X (sky130_fd_sc_hd__mux2_2)
                                         _3410_ (net)
                  0.05    0.00    0.54 v _4850_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4850_/X (sky130_fd_sc_hd__buf_1)
                                         _0671_ (net)
                  0.02    0.00    0.62 v _8495_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8495_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8496_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8496_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8496_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8496_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][17] (net)
                  0.03    0.00    0.29 v _4851_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4851_/X (sky130_fd_sc_hd__mux2_2)
                                         _3411_ (net)
                  0.05    0.00    0.54 v _4852_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4852_/X (sky130_fd_sc_hd__buf_1)
                                         _0672_ (net)
                  0.02    0.00    0.62 v _8496_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8496_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8497_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8497_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8497_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8497_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][18] (net)
                  0.03    0.00    0.29 v _4853_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4853_/X (sky130_fd_sc_hd__mux2_2)
                                         _3412_ (net)
                  0.05    0.00    0.54 v _4854_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4854_/X (sky130_fd_sc_hd__buf_1)
                                         _0673_ (net)
                  0.02    0.00    0.62 v _8497_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8497_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8498_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8498_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8498_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8498_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][19] (net)
                  0.03    0.00    0.29 v _4855_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4855_/X (sky130_fd_sc_hd__mux2_2)
                                         _3413_ (net)
                  0.05    0.00    0.54 v _4856_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4856_/X (sky130_fd_sc_hd__buf_1)
                                         _0674_ (net)
                  0.02    0.00    0.62 v _8498_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8498_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8499_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8499_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8499_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8499_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][20] (net)
                  0.03    0.00    0.29 v _4858_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4858_/X (sky130_fd_sc_hd__mux2_2)
                                         _3415_ (net)
                  0.05    0.00    0.54 v _4859_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4859_/X (sky130_fd_sc_hd__buf_1)
                                         _0675_ (net)
                  0.02    0.00    0.62 v _8499_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8499_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8500_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8500_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8500_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8500_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][21] (net)
                  0.03    0.00    0.29 v _4860_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4860_/X (sky130_fd_sc_hd__mux2_2)
                                         _3416_ (net)
                  0.05    0.00    0.54 v _4861_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4861_/X (sky130_fd_sc_hd__buf_1)
                                         _0676_ (net)
                  0.02    0.00    0.62 v _8500_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8500_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8501_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8501_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8501_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8501_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][22] (net)
                  0.03    0.00    0.29 v _4862_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4862_/X (sky130_fd_sc_hd__mux2_2)
                                         _3417_ (net)
                  0.05    0.00    0.54 v _4863_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4863_/X (sky130_fd_sc_hd__buf_1)
                                         _0677_ (net)
                  0.02    0.00    0.62 v _8501_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8501_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8502_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8502_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8502_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8502_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][23] (net)
                  0.03    0.00    0.29 v _4864_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4864_/X (sky130_fd_sc_hd__mux2_2)
                                         _3418_ (net)
                  0.05    0.00    0.54 v _4865_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4865_/X (sky130_fd_sc_hd__buf_1)
                                         _0678_ (net)
                  0.02    0.00    0.62 v _8502_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8502_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8503_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8503_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8503_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8503_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][24] (net)
                  0.03    0.00    0.29 v _4866_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4866_/X (sky130_fd_sc_hd__mux2_2)
                                         _3419_ (net)
                  0.05    0.00    0.54 v _4867_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4867_/X (sky130_fd_sc_hd__buf_1)
                                         _0679_ (net)
                  0.02    0.00    0.62 v _8503_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8503_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8504_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8504_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8504_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8504_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][25] (net)
                  0.03    0.00    0.29 v _4869_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4869_/X (sky130_fd_sc_hd__mux2_2)
                                         _3421_ (net)
                  0.05    0.00    0.54 v _4870_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4870_/X (sky130_fd_sc_hd__buf_1)
                                         _0680_ (net)
                  0.02    0.00    0.62 v _8504_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8504_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8505_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8505_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8505_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8505_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][26] (net)
                  0.03    0.00    0.29 v _4871_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4871_/X (sky130_fd_sc_hd__mux2_2)
                                         _3422_ (net)
                  0.05    0.00    0.54 v _4872_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4872_/X (sky130_fd_sc_hd__buf_1)
                                         _0681_ (net)
                  0.02    0.00    0.62 v _8505_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8505_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8506_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8506_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8506_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8506_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][27] (net)
                  0.03    0.00    0.29 v _4873_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4873_/X (sky130_fd_sc_hd__mux2_2)
                                         _3423_ (net)
                  0.05    0.00    0.54 v _4874_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4874_/X (sky130_fd_sc_hd__buf_1)
                                         _0682_ (net)
                  0.02    0.00    0.62 v _8506_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8506_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8507_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8507_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8507_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8507_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][28] (net)
                  0.03    0.00    0.29 v _4875_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4875_/X (sky130_fd_sc_hd__mux2_2)
                                         _3424_ (net)
                  0.05    0.00    0.54 v _4876_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4876_/X (sky130_fd_sc_hd__buf_1)
                                         _0683_ (net)
                  0.02    0.00    0.62 v _8507_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8507_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8508_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8508_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8508_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8508_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][29] (net)
                  0.03    0.00    0.29 v _4877_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4877_/X (sky130_fd_sc_hd__mux2_2)
                                         _3425_ (net)
                  0.05    0.00    0.54 v _4878_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4878_/X (sky130_fd_sc_hd__buf_1)
                                         _0684_ (net)
                  0.02    0.00    0.62 v _8508_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8508_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8509_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8509_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8509_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8509_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][30] (net)
                  0.03    0.00    0.29 v _4879_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4879_/X (sky130_fd_sc_hd__mux2_2)
                                         _3426_ (net)
                  0.05    0.00    0.54 v _4880_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4880_/X (sky130_fd_sc_hd__buf_1)
                                         _0685_ (net)
                  0.02    0.00    0.62 v _8509_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8509_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8510_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8510_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8510_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8510_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[6][31] (net)
                  0.03    0.00    0.29 v _4881_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _4881_/X (sky130_fd_sc_hd__mux2_2)
                                         _3427_ (net)
                  0.05    0.00    0.54 v _4882_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4882_/X (sky130_fd_sc_hd__buf_1)
                                         _0686_ (net)
                  0.02    0.00    0.62 v _8510_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8510_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8799_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8799_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8799_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8799_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][0] (net)
                  0.03    0.00    0.29 v _5566_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5566_/X (sky130_fd_sc_hd__mux2_2)
                                         _3823_ (net)
                  0.05    0.00    0.54 v _5567_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5567_/X (sky130_fd_sc_hd__buf_1)
                                         _0975_ (net)
                  0.02    0.00    0.62 v _8799_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8799_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8800_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8800_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8800_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8800_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][1] (net)
                  0.03    0.00    0.29 v _5568_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5568_/X (sky130_fd_sc_hd__mux2_2)
                                         _3824_ (net)
                  0.05    0.00    0.54 v _5569_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5569_/X (sky130_fd_sc_hd__buf_1)
                                         _0976_ (net)
                  0.02    0.00    0.62 v _8800_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8800_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8801_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8801_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8801_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8801_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][2] (net)
                  0.03    0.00    0.29 v _5570_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5570_/X (sky130_fd_sc_hd__mux2_2)
                                         _3825_ (net)
                  0.05    0.00    0.54 v _5571_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5571_/X (sky130_fd_sc_hd__buf_1)
                                         _0977_ (net)
                  0.02    0.00    0.62 v _8801_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8801_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8802_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8802_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8802_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8802_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][3] (net)
                  0.03    0.00    0.29 v _5572_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5572_/X (sky130_fd_sc_hd__mux2_2)
                                         _3826_ (net)
                  0.05    0.00    0.54 v _5573_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5573_/X (sky130_fd_sc_hd__buf_1)
                                         _0978_ (net)
                  0.02    0.00    0.62 v _8802_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8802_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8803_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8803_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8803_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8803_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][4] (net)
                  0.03    0.00    0.29 v _5574_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5574_/X (sky130_fd_sc_hd__mux2_2)
                                         _3827_ (net)
                  0.05    0.00    0.54 v _5575_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5575_/X (sky130_fd_sc_hd__buf_1)
                                         _0979_ (net)
                  0.02    0.00    0.62 v _8803_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8803_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8804_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8804_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8804_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8804_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][5] (net)
                  0.03    0.00    0.29 v _5577_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5577_/X (sky130_fd_sc_hd__mux2_2)
                                         _3829_ (net)
                  0.05    0.00    0.54 v _5578_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5578_/X (sky130_fd_sc_hd__buf_1)
                                         _0980_ (net)
                  0.02    0.00    0.62 v _8804_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8804_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8805_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8805_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8805_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8805_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][6] (net)
                  0.03    0.00    0.29 v _5579_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5579_/X (sky130_fd_sc_hd__mux2_2)
                                         _3830_ (net)
                  0.05    0.00    0.54 v _5580_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5580_/X (sky130_fd_sc_hd__buf_1)
                                         _0981_ (net)
                  0.02    0.00    0.62 v _8805_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8805_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)


Startpoint: _8806_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8806_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8806_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8806_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[10][7] (net)
                  0.03    0.00    0.29 v _5581_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.24    0.54 v _5581_/X (sky130_fd_sc_hd__mux2_2)
                                         _3831_ (net)
                  0.05    0.00    0.54 v _5582_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _5582_/X (sky130_fd_sc_hd__buf_1)
                                         _0982_ (net)
                  0.02    0.00    0.62 v _8806_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8806_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)



worst slack corner Typical: 9.2664
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _8351_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _8351_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8351_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.03    0.29    0.29 v _8351_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         registers[28][0] (net)
                  0.03    0.00    0.29 v _4508_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.25    0.54 v _4508_/X (sky130_fd_sc_hd__mux2_2)
                                         _3213_ (net)
                  0.05    0.00    0.54 v _4509_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    0.62 v _4509_/X (sky130_fd_sc_hd__buf_1)
                                         _0527_ (net)
                  0.02    0.00    0.62 v _8351_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _8351_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11    9.89   library setup time
                                  9.89   data required time
-----------------------------------------------------------------------------
                                  9.89   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.27   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5017 unannotated drivers.
 A1[0]
 A1[1]
 A1[2]
 A1[3]
 A1[4]
 A2[0]
 A2[1]
 A2[2]
 A2[3]
 A2[4]
 A3[0]
 A3[1]
 A3[2]
 A3[3]
 A3[4]
 WD3[0]
 WD3[10]
 WD3[11]
 WD3[12]
 WD3[13]
 WD3[14]
 WD3[15]
 WD3[16]
 WD3[17]
 WD3[18]
 WD3[19]
 WD3[1]
 WD3[20]
 WD3[21]
 WD3[22]
 WD3[23]
 WD3[24]
 WD3[25]
 WD3[26]
 WD3[27]
 WD3[28]
 WD3[29]
 WD3[2]
 WD3[30]
 WD3[31]
 WD3[3]
 WD3[4]
 WD3[5]
 WD3[6]
 WD3[7]
 WD3[8]
 WD3[9]
 WE3
 clk
 _3880_/X
 _3881_/X
 _3882_/X
 _3883_/X
 _3884_/X
 _3885_/X
 _3886_/X
 _3887_/X
 _3888_/X
 _3889_/X
 _3890_/X
 _3891_/X
 _3892_/X
 _3893_/X
 _3894_/X
 _3895_/X
 _3896_/X
 _3897_/X
 _3898_/X
 _3899_/X
 _3900_/X
 _3901_/X
 _3902_/X
 _3903_/X
 _3904_/X
 _3905_/X
 _3906_/X
 _3907_/X
 _3908_/X
 _3909_/X
 _3910_/X
 _3911_/X
 _3912_/X
 _3913_/X
 _3914_/X
 _3915_/X
 _3916_/X
 _3917_/X
 _3918_/X
 _3919_/X
 _3920_/X
 _3921_/X
 _3922_/X
 _3923_/X
 _3924_/X
 _3925_/X
 _3926_/X
 _3927_/X
 _3928_/X
 _3929_/X
 _3930_/X
 _3931_/X
 _3932_/X
 _3933_/X
 _3934_/X
 _3935_/X
 _3936_/X
 _3937_/X
 _3938_/X
 _3939_/X
 _3940_/X
 _3941_/X
 _3942_/X
 _3943_/X
 _3944_/X
 _3945_/X
 _3946_/X
 _3947_/X
 _3948_/X
 _3949_/X
 _3950_/X
 _3951_/X
 _3952_/Y
 _3953_/X
 _3954_/X
 _3955_/X
 _3956_/X
 _3957_/X
 _3958_/X
 _3959_/X
 _3960_/X
 _3961_/X
 _3962_/X
 _3963_/X
 _3964_/X
 _3965_/X
 _3966_/X
 _3967_/X
 _3968_/X
 _3969_/X
 _3970_/X
 _3971_/X
 _3972_/X
 _3973_/X
 _3974_/X
 _3975_/X
 _3976_/X
 _3977_/X
 _3978_/X
 _3979_/X
 _3980_/X
 _3981_/X
 _3982_/X
 _3983_/X
 _3984_/X
 _3985_/X
 _3986_/X
 _3987_/X
 _3988_/X
 _3989_/X
 _3990_/X
 _3991_/X
 _3992_/X
 _3993_/X
 _3994_/X
 _3995_/X
 _3996_/X
 _3997_/X
 _3998_/X
 _3999_/X
 _4000_/X
 _4001_/X
 _4002_/X
 _4003_/X
 _4004_/X
 _4005_/X
 _4006_/X
 _4007_/X
 _4008_/X
 _4009_/X
 _4010_/X
 _4011_/X
 _4012_/X
 _4013_/X
 _4014_/X
 _4015_/X
 _4016_/X
 _4017_/X
 _4018_/X
 _4019_/X
 _4020_/X
 _4021_/X
 _4022_/X
 _4023_/X
 _4024_/Y
 _4025_/X
 _4026_/X
 _4027_/X
 _4028_/X
 _4029_/X
 _4030_/X
 _4031_/X
 _4032_/X
 _4033_/X
 _4034_/X
 _4035_/X
 _4036_/X
 _4037_/X
 _4038_/X
 _4039_/X
 _4040_/X
 _4041_/X
 _4042_/X
 _4043_/X
 _4044_/X
 _4045_/X
 _4046_/X
 _4047_/X
 _4048_/X
 _4049_/X
 _4050_/X
 _4051_/X
 _4052_/X
 _4053_/X
 _4054_/X
 _4055_/X
 _4056_/X
 _4057_/X
 _4058_/X
 _4059_/X
 _4060_/X
 _4061_/X
 _4062_/X
 _4063_/X
 _4064_/X
 _4065_/X
 _4066_/X
 _4067_/X
 _4068_/X
 _4069_/X
 _4070_/X
 _4071_/X
 _4072_/X
 _4073_/X
 _4074_/X
 _4075_/X
 _4076_/X
 _4077_/X
 _4078_/X
 _4079_/X
 _4080_/X
 _4081_/X
 _4082_/X
 _4083_/X
 _4084_/X
 _4085_/X
 _4086_/X
 _4087_/X
 _4088_/X
 _4089_/X
 _4090_/X
 _4091_/X
 _4092_/X
 _4093_/X
 _4094_/X
 _4095_/X
 _4096_/X
 _4097_/Y
 _4098_/X
 _4099_/X
 _4100_/X
 _4101_/X
 _4102_/X
 _4103_/X
 _4104_/X
 _4105_/X
 _4106_/X
 _4107_/X
 _4108_/X
 _4109_/X
 _4110_/X
 _4111_/X
 _4112_/X
 _4113_/X
 _4114_/X
 _4115_/X
 _4116_/X
 _4117_/X
 _4118_/X
 _4119_/X
 _4120_/X
 _4121_/X
 _4122_/X
 _4123_/X
 _4124_/X
 _4125_/X
 _4126_/X
 _4127_/X
 _4128_/X
 _4129_/X
 _4130_/X
 _4131_/X
 _4132_/X
 _4133_/X
 _4134_/X
 _4135_/X
 _4136_/X
 _4137_/X
 _4138_/X
 _4139_/X
 _4140_/X
 _4141_/X
 _4142_/X
 _4143_/X
 _4144_/X
 _4145_/X
 _4146_/X
 _4147_/X
 _4148_/X
 _4149_/X
 _4150_/X
 _4151_/X
 _4152_/X
 _4153_/X
 _4154_/X
 _4155_/X
 _4156_/X
 _4157_/X
 _4158_/X
 _4159_/X
 _4160_/X
 _4161_/X
 _4162_/X
 _4163_/X
 _4164_/X
 _4165_/X
 _4166_/X
 _4167_/X
 _4168_/X
 _4169_/X
 _4170_/X
 _4171_/X
 _4172_/X
 _4173_/X
 _4174_/X
 _4175_/X
 _4176_/X
 _4177_/X
 _4178_/X
 _4179_/X
 _4180_/X
 _4181_/X
 _4182_/X
 _4183_/X
 _4184_/X
 _4185_/X
 _4186_/X
 _4187_/X
 _4188_/X
 _4189_/X
 _4190_/X
 _4191_/X
 _4192_/X
 _4193_/X
 _4194_/X
 _4195_/X
 _4196_/X
 _4197_/X
 _4198_/X
 _4199_/X
 _4200_/X
 _4201_/X
 _4202_/X
 _4203_/X
 _4204_/X
 _4205_/X
 _4206_/X
 _4207_/X
 _4208_/X
 _4209_/X
 _4210_/X
 _4211_/X
 _4212_/X
 _4213_/X
 _4214_/X
 _4215_/X
 _4216_/X
 _4217_/X
 _4218_/X
 _4219_/X
 _4220_/X
 _4221_/X
 _4222_/X
 _4223_/X
 _4224_/X
 _4225_/X
 _4226_/X
 _4227_/X
 _4228_/X
 _4229_/X
 _4230_/X
 _4231_/X
 _4232_/X
 _4233_/X
 _4234_/X
 _4235_/X
 _4236_/X
 _4237_/X
 _4238_/X
 _4239_/X
 _4240_/X
 _4241_/X
 _4242_/X
 _4243_/X
 _4244_/X
 _4245_/X
 _4246_/X
 _4247_/X
 _4248_/X
 _4249_/X
 _4250_/X
 _4251_/X
 _4252_/X
 _4253_/X
 _4254_/X
 _4255_/X
 _4256_/X
 _4257_/X
 _4258_/X
 _4259_/X
 _4260_/X
 _4261_/X
 _4262_/X
 _4263_/X
 _4264_/X
 _4265_/X
 _4266_/X
 _4267_/X
 _4268_/X
 _4269_/X
 _4270_/X
 _4271_/X
 _4272_/X
 _4273_/X
 _4274_/X
 _4275_/X
 _4276_/X
 _4277_/X
 _4278_/X
 _4279_/X
 _4280_/X
 _4281_/X
 _4282_/X
 _4283_/X
 _4284_/X
 _4285_/X
 _4286_/X
 _4287_/X
 _4288_/Y
 _4289_/X
 _4290_/X
 _4291_/X
 _4292_/X
 _4293_/X
 _4294_/X
 _4295_/X
 _4296_/X
 _4297_/X
 _4298_/X
 _4299_/X
 _4300_/X
 _4301_/X
 _4302_/X
 _4303_/X
 _4304_/X
 _4305_/X
 _4306_/X
 _4307_/X
 _4308_/X
 _4309_/X
 _4310_/X
 _4311_/X
 _4312_/X
 _4313_/X
 _4314_/X
 _4315_/X
 _4316_/X
 _4317_/X
 _4318_/X
 _4319_/X
 _4320_/X
 _4321_/X
 _4322_/X
 _4323_/X
 _4324_/X
 _4325_/X
 _4326_/X
 _4327_/X
 _4328_/X
 _4329_/X
 _4330_/X
 _4331_/X
 _4332_/X
 _4333_/X
 _4334_/X
 _4335_/X
 _4336_/X
 _4337_/X
 _4338_/X
 _4339_/X
 _4340_/X
 _4341_/X
 _4342_/X
 _4343_/X
 _4344_/X
 _4345_/X
 _4346_/X
 _4347_/X
 _4348_/X
 _4349_/X
 _4350_/X
 _4351_/X
 _4352_/X
 _4353_/X
 _4354_/X
 _4355_/X
 _4356_/X
 _4357_/X
 _4358_/X
 _4359_/X
 _4360_/Y
 _4361_/X
 _4362_/X
 _4363_/X
 _4364_/X
 _4365_/X
 _4366_/X
 _4367_/X
 _4368_/X
 _4369_/X
 _4370_/X
 _4371_/X
 _4372_/X
 _4373_/X
 _4374_/X
 _4375_/X
 _4376_/X
 _4377_/X
 _4378_/X
 _4379_/X
 _4380_/X
 _4381_/X
 _4382_/X
 _4383_/X
 _4384_/X
 _4385_/X
 _4386_/X
 _4387_/X
 _4388_/X
 _4389_/X
 _4390_/X
 _4391_/X
 _4392_/X
 _4393_/X
 _4394_/X
 _4395_/X
 _4396_/X
 _4397_/X
 _4398_/X
 _4399_/X
 _4400_/X
 _4401_/X
 _4402_/X
 _4403_/X
 _4404_/X
 _4405_/X
 _4406_/X
 _4407_/X
 _4408_/X
 _4409_/X
 _4410_/X
 _4411_/X
 _4412_/X
 _4413_/X
 _4414_/X
 _4415_/X
 _4416_/X
 _4417_/X
 _4418_/X
 _4419_/X
 _4420_/X
 _4421_/X
 _4422_/X
 _4423_/X
 _4424_/X
 _4425_/X
 _4426_/X
 _4427_/X
 _4428_/X
 _4429_/X
 _4430_/X
 _4431_/X
 _4432_/Y
 _4433_/X
 _4434_/X
 _4435_/X
 _4436_/X
 _4437_/X
 _4438_/X
 _4439_/X
 _4440_/X
 _4441_/X
 _4442_/X
 _4443_/X
 _4444_/X
 _4445_/X
 _4446_/X
 _4447_/X
 _4448_/X
 _4449_/X
 _4450_/X
 _4451_/X
 _4452_/X
 _4453_/X
 _4454_/X
 _4455_/X
 _4456_/X
 _4457_/X
 _4458_/X
 _4459_/X
 _4460_/X
 _4461_/X
 _4462_/X
 _4463_/X
 _4464_/X
 _4465_/X
 _4466_/X
 _4467_/X
 _4468_/X
 _4469_/X
 _4470_/X
 _4471_/X
 _4472_/X
 _4473_/X
 _4474_/X
 _4475_/X
 _4476_/X
 _4477_/X
 _4478_/X
 _4479_/X
 _4480_/X
 _4481_/X
 _4482_/X
 _4483_/X
 _4484_/X
 _4485_/X
 _4486_/X
 _4487_/X
 _4488_/X
 _4489_/X
 _4490_/X
 _4491_/X
 _4492_/X
 _4493_/X
 _4494_/X
 _4495_/X
 _4496_/X
 _4497_/X
 _4498_/X
 _4499_/X
 _4500_/X
 _4501_/X
 _4502_/X
 _4503_/X
 _4504_/X
 _4505_/X
 _4506_/X
 _4507_/X
 _4508_/X
 _4509_/X
 _4510_/X
 _4511_/X
 _4512_/X
 _4513_/X
 _4514_/X
 _4515_/X
 _4516_/X
 _4517_/X
 _4518_/X
 _4519_/X
 _4520_/X
 _4521_/X
 _4522_/X
 _4523_/X
 _4524_/X
 _4525_/X
 _4526_/X
 _4527_/X
 _4528_/X
 _4529_/X
 _4530_/X
 _4531_/X
 _4532_/X
 _4533_/X
 _4534_/X
 _4535_/X
 _4536_/X
 _4537_/X
 _4538_/X
 _4539_/X
 _4540_/X
 _4541_/X
 _4542_/X
 _4543_/X
 _4544_/X
 _4545_/X
 _4546_/X
 _4547_/X
 _4548_/X
 _4549_/X
 _4550_/X
 _4551_/X
 _4552_/X
 _4553_/X
 _4554_/X
 _4555_/X
 _4556_/X
 _4557_/X
 _4558_/X
 _4559_/X
 _4560_/X
 _4561_/X
 _4562_/X
 _4563_/X
 _4564_/X
 _4565_/X
 _4566_/X
 _4567_/X
 _4568_/X
 _4569_/X
 _4570_/X
 _4571_/X
 _4572_/X
 _4573_/X
 _4574_/X
 _4575_/X
 _4576_/X
 _4577_/X
 _4578_/Y
 _4579_/X
 _4580_/X
 _4581_/X
 _4582_/X
 _4583_/X
 _4584_/X
 _4585_/X
 _4586_/X
 _4587_/X
 _4588_/X
 _4589_/X
 _4590_/X
 _4591_/X
 _4592_/X
 _4593_/X
 _4594_/X
 _4595_/X
 _4596_/X
 _4597_/X
 _4598_/X
 _4599_/X
 _4600_/X
 _4601_/X
 _4602_/X
 _4603_/X
 _4604_/X
 _4605_/X
 _4606_/X
 _4607_/X
 _4608_/X
 _4609_/X
 _4610_/X
 _4611_/X
 _4612_/X
 _4613_/X
 _4614_/X
 _4615_/X
 _4616_/X
 _4617_/X
 _4618_/X
 _4619_/X
 _4620_/X
 _4621_/X
 _4622_/X
 _4623_/X
 _4624_/X
 _4625_/X
 _4626_/X
 _4627_/X
 _4628_/X
 _4629_/X
 _4630_/X
 _4631_/X
 _4632_/X
 _4633_/X
 _4634_/X
 _4635_/X
 _4636_/X
 _4637_/X
 _4638_/X
 _4639_/X
 _4640_/X
 _4641_/X
 _4642_/X
 _4643_/X
 _4644_/X
 _4645_/X
 _4646_/X
 _4647_/X
 _4648_/X
 _4649_/X
 _4650_/X
 _4651_/X
 _4652_/X
 _4653_/X
 _4654_/X
 _4655_/X
 _4656_/X
 _4657_/X
 _4658_/X
 _4659_/X
 _4660_/X
 _4661_/X
 _4662_/X
 _4663_/X
 _4664_/X
 _4665_/X
 _4666_/Y
 _4667_/X
 _4668_/X
 _4669_/X
 _4670_/X
 _4671_/X
 _4672_/X
 _4673_/X
 _4674_/X
 _4675_/X
 _4676_/X
 _4677_/X
 _4678_/X
 _4679_/X
 _4680_/X
 _4681_/X
 _4682_/X
 _4683_/X
 _4684_/X
 _4685_/X
 _4686_/X
 _4687_/X
 _4688_/X
 _4689_/X
 _4690_/X
 _4691_/X
 _4692_/X
 _4693_/X
 _4694_/X
 _4695_/X
 _4696_/X
 _4697_/X
 _4698_/X
 _4699_/X
 _4700_/X
 _4701_/X
 _4702_/X
 _4703_/X
 _4704_/X
 _4705_/X
 _4706_/X
 _4707_/X
 _4708_/X
 _4709_/X
 _4710_/X
 _4711_/X
 _4712_/X
 _4713_/X
 _4714_/X
 _4715_/X
 _4716_/X
 _4717_/X
 _4718_/X
 _4719_/X
 _4720_/X
 _4721_/X
 _4722_/X
 _4723_/X
 _4724_/X
 _4725_/X
 _4726_/X
 _4727_/X
 _4728_/X
 _4729_/X
 _4730_/X
 _4731_/X
 _4732_/X
 _4733_/X
 _4734_/X
 _4735_/X
 _4736_/X
 _4737_/X
 _4738_/Y
 _4739_/X
 _4740_/X
 _4741_/X
 _4742_/X
 _4743_/X
 _4744_/X
 _4745_/X
 _4746_/X
 _4747_/X
 _4748_/X
 _4749_/X
 _4750_/X
 _4751_/X
 _4752_/X
 _4753_/X
 _4754_/X
 _4755_/X
 _4756_/X
 _4757_/X
 _4758_/X
 _4759_/X
 _4760_/X
 _4761_/X
 _4762_/X
 _4763_/X
 _4764_/X
 _4765_/X
 _4766_/X
 _4767_/X
 _4768_/X
 _4769_/X
 _4770_/X
 _4771_/X
 _4772_/X
 _4773_/X
 _4774_/X
 _4775_/X
 _4776_/X
 _4777_/X
 _4778_/X
 _4779_/X
 _4780_/X
 _4781_/X
 _4782_/X
 _4783_/X
 _4784_/X
 _4785_/X
 _4786_/X
 _4787_/X
 _4788_/X
 _4789_/X
 _4790_/X
 _4791_/X
 _4792_/X
 _4793_/X
 _4794_/X
 _4795_/X
 _4796_/X
 _4797_/X
 _4798_/X
 _4799_/X
 _4800_/X
 _4801_/X
 _4802_/X
 _4803_/X
 _4804_/X
 _4805_/X
 _4806_/X
 _4807_/X
 _4808_/X
 _4809_/X
 _4810_/X
 _4811_/Y
 _4812_/X
 _4813_/X
 _4814_/X
 _4815_/X
 _4816_/X
 _4817_/X
 _4818_/X
 _4819_/X
 _4820_/X
 _4821_/X
 _4822_/X
 _4823_/X
 _4824_/X
 _4825_/X
 _4826_/X
 _4827_/X
 _4828_/X
 _4829_/X
 _4830_/X
 _4831_/X
 _4832_/X
 _4833_/X
 _4834_/X
 _4835_/X
 _4836_/X
 _4837_/X
 _4838_/X
 _4839_/X
 _4840_/X
 _4841_/X
 _4842_/X
 _4843_/X
 _4844_/X
 _4845_/X
 _4846_/X
 _4847_/X
 _4848_/X
 _4849_/X
 _4850_/X
 _4851_/X
 _4852_/X
 _4853_/X
 _4854_/X
 _4855_/X
 _4856_/X
 _4857_/X
 _4858_/X
 _4859_/X
 _4860_/X
 _4861_/X
 _4862_/X
 _4863_/X
 _4864_/X
 _4865_/X
 _4866_/X
 _4867_/X
 _4868_/X
 _4869_/X
 _4870_/X
 _4871_/X
 _4872_/X
 _4873_/X
 _4874_/X
 _4875_/X
 _4876_/X
 _4877_/X
 _4878_/X
 _4879_/X
 _4880_/X
 _4881_/X
 _4882_/X
 _4883_/Y
 _4884_/X
 _4885_/X
 _4886_/X
 _4887_/X
 _4888_/X
 _4889_/X
 _4890_/X
 _4891_/X
 _4892_/X
 _4893_/X
 _4894_/X
 _4895_/X
 _4896_/X
 _4897_/X
 _4898_/X
 _4899_/X
 _4900_/X
 _4901_/X
 _4902_/X
 _4903_/X
 _4904_/X
 _4905_/X
 _4906_/X
 _4907_/X
 _4908_/X
 _4909_/X
 _4910_/X
 _4911_/X
 _4912_/X
 _4913_/X
 _4914_/X
 _4915_/X
 _4916_/X
 _4917_/X
 _4918_/X
 _4919_/X
 _4920_/X
 _4921_/X
 _4922_/X
 _4923_/X
 _4924_/X
 _4925_/X
 _4926_/X
 _4927_/X
 _4928_/X
 _4929_/X
 _4930_/X
 _4931_/X
 _4932_/X
 _4933_/X
 _4934_/X
 _4935_/X
 _4936_/X
 _4937_/X
 _4938_/X
 _4939_/X
 _4940_/X
 _4941_/X
 _4942_/X
 _4943_/X
 _4944_/X
 _4945_/X
 _4946_/X
 _4947_/X
 _4948_/X
 _4949_/X
 _4950_/X
 _4951_/X
 _4952_/X
 _4953_/X
 _4954_/X
 _4955_/Y
 _4956_/X
 _4957_/X
 _4958_/X
 _4959_/X
 _4960_/X
 _4961_/X
 _4962_/X
 _4963_/X
 _4964_/X
 _4965_/X
 _4966_/X
 _4967_/X
 _4968_/X
 _4969_/X
 _4970_/X
 _4971_/X
 _4972_/X
 _4973_/X
 _4974_/X
 _4975_/X
 _4976_/X
 _4977_/X
 _4978_/X
 _4979_/X
 _4980_/X
 _4981_/X
 _4982_/X
 _4983_/X
 _4984_/X
 _4985_/X
 _4986_/X
 _4987_/X
 _4988_/X
 _4989_/X
 _4990_/X
 _4991_/X
 _4992_/X
 _4993_/X
 _4994_/X
 _4995_/X
 _4996_/X
 _4997_/X
 _4998_/X
 _4999_/X
 _5000_/X
 _5001_/X
 _5002_/X
 _5003_/X
 _5004_/X
 _5005_/X
 _5006_/X
 _5007_/X
 _5008_/X
 _5009_/X
 _5010_/X
 _5011_/X
 _5012_/X
 _5013_/X
 _5014_/X
 _5015_/X
 _5016_/X
 _5017_/X
 _5018_/X
 _5019_/X
 _5020_/X
 _5021_/X
 _5022_/X
 _5023_/X
 _5024_/X
 _5025_/X
 _5026_/X
 _5027_/X
 _5028_/X
 _5029_/X
 _5030_/X
 _5031_/X
 _5032_/X
 _5033_/X
 _5034_/X
 _5035_/X
 _5036_/X
 _5037_/X
 _5038_/X
 _5039_/X
 _5040_/X
 _5041_/X
 _5042_/X
 _5043_/Y
 _5044_/X
 _5045_/X
 _5046_/X
 _5047_/X
 _5048_/X
 _5049_/X
 _5050_/X
 _5051_/X
 _5052_/X
 _5053_/X
 _5054_/X
 _5055_/X
 _5056_/X
 _5057_/X
 _5058_/X
 _5059_/X
 _5060_/X
 _5061_/X
 _5062_/X
 _5063_/X
 _5064_/X
 _5065_/X
 _5066_/X
 _5067_/X
 _5068_/X
 _5069_/X
 _5070_/X
 _5071_/X
 _5072_/X
 _5073_/X
 _5074_/X
 _5075_/X
 _5076_/X
 _5077_/X
 _5078_/X
 _5079_/X
 _5080_/X
 _5081_/X
 _5082_/X
 _5083_/X
 _5084_/X
 _5085_/X
 _5086_/X
 _5087_/X
 _5088_/X
 _5089_/X
 _5090_/X
 _5091_/X
 _5092_/X
 _5093_/X
 _5094_/X
 _5095_/X
 _5096_/X
 _5097_/X
 _5098_/X
 _5099_/X
 _5100_/X
 _5101_/X
 _5102_/X
 _5103_/X
 _5104_/X
 _5105_/X
 _5106_/X
 _5107_/X
 _5108_/X
 _5109_/X
 _5110_/X
 _5111_/X
 _5112_/X
 _5113_/X
 _5114_/X
 _5115_/X
 _5116_/X
 _5117_/X
 _5118_/X
 _5119_/X
 _5120_/X
 _5121_/X
 _5122_/X
 _5123_/X
 _5124_/X
 _5125_/X
 _5126_/X
 _5127_/X
 _5128_/X
 _5129_/X
 _5130_/X
 _5131_/Y
 _5132_/X
 _5133_/X
 _5134_/X
 _5135_/X
 _5136_/X
 _5137_/X
 _5138_/X
 _5139_/X
 _5140_/X
 _5141_/X
 _5142_/X
 _5143_/X
 _5144_/X
 _5145_/X
 _5146_/X
 _5147_/X
 _5148_/X
 _5149_/X
 _5150_/X
 _5151_/X
 _5152_/X
 _5153_/X
 _5154_/X
 _5155_/X
 _5156_/X
 _5157_/X
 _5158_/X
 _5159_/X
 _5160_/X
 _5161_/X
 _5162_/X
 _5163_/X
 _5164_/X
 _5165_/X
 _5166_/X
 _5167_/X
 _5168_/X
 _5169_/X
 _5170_/X
 _5171_/X
 _5172_/X
 _5173_/X
 _5174_/X
 _5175_/X
 _5176_/X
 _5177_/X
 _5178_/X
 _5179_/X
 _5180_/X
 _5181_/X
 _5182_/X
 _5183_/X
 _5184_/X
 _5185_/X
 _5186_/X
 _5187_/X
 _5188_/X
 _5189_/X
 _5190_/X
 _5191_/X
 _5192_/X
 _5193_/X
 _5194_/X
 _5195_/X
 _5196_/X
 _5197_/X
 _5198_/X
 _5199_/X
 _5200_/X
 _5201_/X
 _5202_/X
 _5203_/Y
 _5204_/X
 _5205_/X
 _5206_/X
 _5207_/X
 _5208_/X
 _5209_/X
 _5210_/X
 _5211_/X
 _5212_/X
 _5213_/X
 _5214_/X
 _5215_/X
 _5216_/X
 _5217_/X
 _5218_/X
 _5219_/X
 _5220_/X
 _5221_/X
 _5222_/X
 _5223_/X
 _5224_/X
 _5225_/X
 _5226_/X
 _5227_/X
 _5228_/X
 _5229_/X
 _5230_/X
 _5231_/X
 _5232_/X
 _5233_/X
 _5234_/X
 _5235_/X
 _5236_/X
 _5237_/X
 _5238_/X
 _5239_/X
 _5240_/X
 _5241_/X
 _5242_/X
 _5243_/X
 _5244_/X
 _5245_/X
 _5246_/X
 _5247_/X
 _5248_/X
 _5249_/X
 _5250_/X
 _5251_/X
 _5252_/X
 _5253_/X
 _5254_/X
 _5255_/X
 _5256_/X
 _5257_/X
 _5258_/X
 _5259_/X
 _5260_/X
 _5261_/X
 _5262_/X
 _5263_/X
 _5264_/X
 _5265_/X
 _5266_/X
 _5267_/X
 _5268_/X
 _5269_/X
 _5270_/X
 _5271_/X
 _5272_/X
 _5273_/X
 _5274_/X
 _5275_/Y
 _5276_/X
 _5277_/X
 _5278_/X
 _5279_/X
 _5280_/X
 _5281_/X
 _5282_/X
 _5283_/X
 _5284_/X
 _5285_/X
 _5286_/X
 _5287_/X
 _5288_/X
 _5289_/X
 _5290_/X
 _5291_/X
 _5292_/X
 _5293_/X
 _5294_/X
 _5295_/X
 _5296_/X
 _5297_/X
 _5298_/X
 _5299_/X
 _5300_/X
 _5301_/X
 _5302_/X
 _5303_/X
 _5304_/X
 _5305_/X
 _5306_/X
 _5307_/X
 _5308_/X
 _5309_/X
 _5310_/X
 _5311_/X
 _5312_/X
 _5313_/X
 _5314_/X
 _5315_/X
 _5316_/X
 _5317_/X
 _5318_/X
 _5319_/X
 _5320_/X
 _5321_/X
 _5322_/X
 _5323_/X
 _5324_/X
 _5325_/X
 _5326_/X
 _5327_/X
 _5328_/X
 _5329_/X
 _5330_/X
 _5331_/X
 _5332_/X
 _5333_/X
 _5334_/X
 _5335_/X
 _5336_/X
 _5337_/X
 _5338_/X
 _5339_/X
 _5340_/X
 _5341_/X
 _5342_/X
 _5343_/X
 _5344_/X
 _5345_/X
 _5346_/X
 _5347_/Y
 _5348_/X
 _5349_/X
 _5350_/X
 _5351_/X
 _5352_/X
 _5353_/X
 _5354_/X
 _5355_/X
 _5356_/X
 _5357_/X
 _5358_/X
 _5359_/X
 _5360_/X
 _5361_/X
 _5362_/X
 _5363_/X
 _5364_/X
 _5365_/X
 _5366_/X
 _5367_/X
 _5368_/X
 _5369_/X
 _5370_/X
 _5371_/X
 _5372_/X
 _5373_/X
 _5374_/X
 _5375_/X
 _5376_/X
 _5377_/X
 _5378_/X
 _5379_/X
 _5380_/X
 _5381_/X
 _5382_/X
 _5383_/X
 _5384_/X
 _5385_/X
 _5386_/X
 _5387_/X
 _5388_/X
 _5389_/X
 _5390_/X
 _5391_/X
 _5392_/X
 _5393_/X
 _5394_/X
 _5395_/X
 _5396_/X
 _5397_/X
 _5398_/X
 _5399_/X
 _5400_/X
 _5401_/X
 _5402_/X
 _5403_/X
 _5404_/X
 _5405_/X
 _5406_/X
 _5407_/X
 _5408_/X
 _5409_/X
 _5410_/X
 _5411_/X
 _5412_/X
 _5413_/X
 _5414_/X
 _5415_/X
 _5416_/X
 _5417_/X
 _5418_/X
 _5419_/Y
 _5420_/X
 _5421_/X
 _5422_/X
 _5423_/X
 _5424_/X
 _5425_/X
 _5426_/X
 _5427_/X
 _5428_/X
 _5429_/X
 _5430_/X
 _5431_/X
 _5432_/X
 _5433_/X
 _5434_/X
 _5435_/X
 _5436_/X
 _5437_/X
 _5438_/X
 _5439_/X
 _5440_/X
 _5441_/X
 _5442_/X
 _5443_/X
 _5444_/X
 _5445_/X
 _5446_/X
 _5447_/X
 _5448_/X
 _5449_/X
 _5450_/X
 _5451_/X
 _5452_/X
 _5453_/X
 _5454_/X
 _5455_/X
 _5456_/X
 _5457_/X
 _5458_/X
 _5459_/X
 _5460_/X
 _5461_/X
 _5462_/X
 _5463_/X
 _5464_/X
 _5465_/X
 _5466_/X
 _5467_/X
 _5468_/X
 _5469_/X
 _5470_/X
 _5471_/X
 _5472_/X
 _5473_/X
 _5474_/X
 _5475_/X
 _5476_/X
 _5477_/X
 _5478_/X
 _5479_/X
 _5480_/X
 _5481_/X
 _5482_/X
 _5483_/X
 _5484_/X
 _5485_/X
 _5486_/X
 _5487_/X
 _5488_/X
 _5489_/X
 _5490_/X
 _5491_/Y
 _5492_/X
 _5493_/X
 _5494_/X
 _5495_/X
 _5496_/X
 _5497_/X
 _5498_/X
 _5499_/X
 _5500_/X
 _5501_/X
 _5502_/X
 _5503_/X
 _5504_/X
 _5505_/X
 _5506_/X
 _5507_/X
 _5508_/X
 _5509_/X
 _5510_/X
 _5511_/X
 _5512_/X
 _5513_/X
 _5514_/X
 _5515_/X
 _5516_/X
 _5517_/X
 _5518_/X
 _5519_/X
 _5520_/X
 _5521_/X
 _5522_/X
 _5523_/X
 _5524_/X
 _5525_/X
 _5526_/X
 _5527_/X
 _5528_/X
 _5529_/X
 _5530_/X
 _5531_/X
 _5532_/X
 _5533_/X
 _5534_/X
 _5535_/X
 _5536_/X
 _5537_/X
 _5538_/X
 _5539_/X
 _5540_/X
 _5541_/X
 _5542_/X
 _5543_/X
 _5544_/X
 _5545_/X
 _5546_/X
 _5547_/X
 _5548_/X
 _5549_/X
 _5550_/X
 _5551_/X
 _5552_/X
 _5553_/X
 _5554_/X
 _5555_/X
 _5556_/X
 _5557_/X
 _5558_/X
 _5559_/X
 _5560_/X
 _5561_/X
 _5562_/X
 _5563_/Y
 _5564_/X
 _5565_/X
 _5566_/X
 _5567_/X
 _5568_/X
 _5569_/X
 _5570_/X
 _5571_/X
 _5572_/X
 _5573_/X
 _5574_/X
 _5575_/X
 _5576_/X
 _5577_/X
 _5578_/X
 _5579_/X
 _5580_/X
 _5581_/X
 _5582_/X
 _5583_/X
 _5584_/X
 _5585_/X
 _5586_/X
 _5587_/X
 _5588_/X
 _5589_/X
 _5590_/X
 _5591_/X
 _5592_/X
 _5593_/X
 _5594_/X
 _5595_/X
 _5596_/X
 _5597_/X
 _5598_/X
 _5599_/X
 _5600_/X
 _5601_/X
 _5602_/X
 _5603_/X
 _5604_/X
 _5605_/X
 _5606_/X
 _5607_/X
 _5608_/X
 _5609_/X
 _5610_/X
 _5611_/X
 _5612_/X
 _5613_/X
 _5614_/X
 _5615_/X
 _5616_/X
 _5617_/X
 _5618_/X
 _5619_/X
 _5620_/X
 _5621_/X
 _5622_/X
 _5623_/X
 _5624_/X
 _5625_/X
 _5626_/X
 _5627_/X
 _5628_/X
 _5629_/X
 _5630_/X
 _5631_/X
 _5632_/X
 _5633_/X
 _5634_/X
 _5635_/X
 _5636_/X
 _5637_/X
 _5638_/X
 _5639_/X
 _5640_/X
 _5641_/X
 _5642_/X
 _5643_/X
 _5644_/X
 _5645_/X
 _5646_/X
 _5647_/X
 _5648_/X
 _5649_/X
 _5650_/X
 _5651_/X
 _5652_/X
 _5653_/X
 _5654_/X
 _5655_/X
 _5656_/X
 _5657_/X
 _5658_/X
 _5659_/X
 _5660_/X
 _5661_/X
 _5662_/X
 _5663_/X
 _5664_/X
 _5665_/X
 _5666_/X
 _5667_/X
 _5668_/X
 _5669_/X
 _5670_/X
 _5671_/X
 _5672_/Y
 _5673_/X
 _5674_/X
 _5675_/X
 _5676_/X
 _5677_/X
 _5678_/X
 _5679_/X
 _5680_/X
 _5681_/X
 _5682_/X
 _5683_/X
 _5684_/X
 _5685_/X
 _5686_/X
 _5687_/X
 _5688_/X
 _5689_/X
 _5690_/X
 _5691_/X
 _5692_/X
 _5693_/X
 _5694_/X
 _5695_/X
 _5696_/X
 _5697_/X
 _5698_/X
 _5699_/X
 _5700_/X
 _5701_/X
 _5702_/X
 _5703_/X
 _5704_/X
 _5705_/X
 _5706_/X
 _5707_/X
 _5708_/X
 _5709_/X
 _5710_/X
 _5711_/X
 _5712_/X
 _5713_/X
 _5714_/X
 _5715_/X
 _5716_/X
 _5717_/X
 _5718_/X
 _5719_/X
 _5720_/X
 _5721_/X
 _5722_/X
 _5723_/X
 _5724_/X
 _5725_/X
 _5726_/X
 _5727_/X
 _5728_/X
 _5729_/X
 _5730_/X
 _5731_/X
 _5732_/X
 _5733_/X
 _5734_/X
 _5735_/X
 _5736_/X
 _5737_/X
 _5738_/X
 _5739_/X
 _5740_/X
 _5741_/X
 _5742_/X
 _5743_/X
 _5744_/X
 _5745_/X
 _5746_/X
 _5747_/X
 _5748_/X
 _5749_/X
 _5750_/X
 _5751_/X
 _5752_/X
 _5753_/X
 _5754_/X
 _5755_/X
 _5756_/X
 _5757_/X
 _5758_/X
 _5759_/X
 _5760_/X
 _5761_/X
 _5762_/X
 _5763_/X
 _5764_/X
 _5765_/X
 _5766_/X
 _5767_/X
 _5768_/X
 _5769_/X
 _5770_/X
 _5771_/X
 _5772_/X
 _5773_/X
 _5774_/X
 _5775_/X
 _5776_/X
 _5777_/X
 _5778_/X
 _5779_/X
 _5780_/X
 _5781_/X
 _5782_/X
 _5783_/X
 _5784_/X
 _5785_/X
 _5786_/X
 _5787_/X
 _5788_/X
 _5789_/X
 _5790_/X
 _5791_/X
 _5792_/X
 _5793_/X
 _5794_/X
 _5795_/X
 _5796_/X
 _5797_/X
 _5798_/X
 _5799_/X
 _5800_/X
 _5801_/X
 _5802_/X
 _5803_/X
 _5804_/X
 _5805_/X
 _5806_/X
 _5807_/X
 _5808_/X
 _5809_/X
 _5810_/X
 _5811_/X
 _5812_/X
 _5813_/X
 _5814_/X
 _5815_/X
 _5816_/X
 _5817_/X
 _5818_/X
 _5819_/X
 _5820_/X
 _5821_/X
 _5822_/X
 _5823_/X
 _5824_/X
 _5825_/X
 _5826_/X
 _5827_/X
 _5828_/X
 _5829_/X
 _5830_/X
 _5831_/X
 _5832_/X
 _5833_/X
 _5834_/X
 _5835_/X
 _5836_/X
 _5837_/X
 _5838_/X
 _5839_/X
 _5840_/X
 _5841_/X
 _5842_/X
 _5843_/X
 _5844_/X
 _5845_/X
 _5846_/X
 _5847_/X
 _5848_/X
 _5849_/X
 _5850_/X
 _5851_/X
 _5852_/X
 _5853_/X
 _5854_/X
 _5855_/X
 _5856_/X
 _5857_/X
 _5858_/X
 _5859_/X
 _5860_/X
 _5861_/X
 _5862_/X
 _5863_/X
 _5864_/X
 _5865_/X
 _5866_/X
 _5867_/X
 _5868_/X
 _5869_/X
 _5870_/X
 _5871_/X
 _5872_/X
 _5873_/X
 _5874_/X
 _5875_/X
 _5876_/X
 _5877_/X
 _5878_/X
 _5879_/X
 _5880_/X
 _5881_/X
 _5882_/X
 _5883_/X
 _5884_/X
 _5885_/X
 _5886_/X
 _5887_/X
 _5888_/X
 _5889_/X
 _5890_/X
 _5891_/X
 _5892_/X
 _5893_/X
 _5894_/X
 _5895_/X
 _5896_/X
 _5897_/X
 _5898_/X
 _5899_/X
 _5900_/X
 _5901_/X
 _5902_/X
 _5903_/X
 _5904_/X
 _5905_/X
 _5906_/X
 _5907_/X
 _5908_/X
 _5909_/X
 _5910_/X
 _5911_/X
 _5912_/X
 _5913_/X
 _5914_/X
 _5915_/X
 _5916_/X
 _5917_/X
 _5918_/X
 _5919_/X
 _5920_/X
 _5921_/X
 _5922_/X
 _5923_/X
 _5924_/X
 _5925_/X
 _5926_/X
 _5927_/X
 _5928_/X
 _5929_/X
 _5930_/X
 _5931_/X
 _5932_/X
 _5933_/X
 _5934_/X
 _5935_/X
 _5936_/X
 _5937_/X
 _5938_/X
 _5939_/X
 _5940_/X
 _5941_/X
 _5942_/X
 _5943_/X
 _5944_/X
 _5945_/X
 _5946_/X
 _5947_/X
 _5948_/X
 _5949_/X
 _5950_/X
 _5951_/X
 _5952_/X
 _5953_/X
 _5954_/X
 _5955_/X
 _5956_/X
 _5957_/X
 _5958_/X
 _5959_/X
 _5960_/X
 _5961_/X
 _5962_/X
 _5963_/X
 _5964_/X
 _5965_/X
 _5966_/X
 _5967_/X
 _5968_/X
 _5969_/X
 _5970_/X
 _5971_/X
 _5972_/X
 _5973_/X
 _5974_/X
 _5975_/X
 _5976_/X
 _5977_/X
 _5978_/X
 _5979_/X
 _5980_/X
 _5981_/X
 _5982_/X
 _5983_/X
 _5984_/X
 _5985_/X
 _5986_/X
 _5987_/X
 _5988_/X
 _5989_/X
 _5990_/X
 _5991_/X
 _5992_/X
 _5993_/X
 _5994_/X
 _5995_/X
 _5996_/X
 _5997_/X
 _5998_/X
 _5999_/X
 _6000_/X
 _6001_/X
 _6002_/X
 _6003_/X
 _6004_/X
 _6005_/X
 _6006_/X
 _6007_/X
 _6008_/X
 _6009_/X
 _6010_/X
 _6011_/X
 _6012_/X
 _6013_/X
 _6014_/X
 _6015_/X
 _6016_/X
 _6017_/X
 _6018_/X
 _6019_/X
 _6020_/X
 _6021_/X
 _6022_/X
 _6023_/X
 _6024_/X
 _6025_/X
 _6026_/X
 _6027_/X
 _6028_/X
 _6029_/X
 _6030_/X
 _6031_/X
 _6032_/X
 _6033_/X
 _6034_/X
 _6035_/X
 _6036_/X
 _6037_/X
 _6038_/X
 _6039_/X
 _6040_/X
 _6041_/X
 _6042_/X
 _6043_/X
 _6044_/X
 _6045_/X
 _6046_/X
 _6047_/X
 _6048_/X
 _6049_/X
 _6050_/X
 _6051_/X
 _6052_/X
 _6053_/X
 _6054_/X
 _6055_/X
 _6056_/X
 _6057_/X
 _6058_/X
 _6059_/X
 _6060_/X
 _6061_/X
 _6062_/X
 _6063_/X
 _6064_/X
 _6065_/X
 _6066_/X
 _6067_/X
 _6068_/X
 _6069_/X
 _6070_/X
 _6071_/X
 _6072_/X
 _6073_/X
 _6074_/X
 _6075_/X
 _6076_/X
 _6077_/X
 _6078_/X
 _6079_/X
 _6080_/X
 _6081_/X
 _6082_/X
 _6083_/X
 _6084_/X
 _6085_/X
 _6086_/X
 _6087_/X
 _6088_/X
 _6089_/X
 _6090_/X
 _6091_/X
 _6092_/X
 _6093_/X
 _6094_/X
 _6095_/X
 _6096_/X
 _6097_/X
 _6098_/X
 _6099_/X
 _6100_/X
 _6101_/X
 _6102_/X
 _6103_/X
 _6104_/X
 _6105_/X
 _6106_/X
 _6107_/X
 _6108_/X
 _6109_/X
 _6110_/X
 _6111_/X
 _6112_/X
 _6113_/X
 _6114_/X
 _6115_/X
 _6116_/X
 _6117_/X
 _6118_/X
 _6119_/X
 _6120_/X
 _6121_/X
 _6122_/X
 _6123_/X
 _6124_/X
 _6125_/X
 _6126_/X
 _6127_/X
 _6128_/X
 _6129_/X
 _6130_/X
 _6131_/X
 _6132_/X
 _6133_/X
 _6134_/X
 _6135_/X
 _6136_/X
 _6137_/X
 _6138_/X
 _6139_/X
 _6140_/X
 _6141_/X
 _6142_/X
 _6143_/X
 _6144_/X
 _6145_/X
 _6146_/X
 _6147_/X
 _6148_/X
 _6149_/X
 _6150_/X
 _6151_/X
 _6152_/X
 _6153_/X
 _6154_/X
 _6155_/X
 _6156_/X
 _6157_/X
 _6158_/X
 _6159_/X
 _6160_/X
 _6161_/X
 _6162_/X
 _6163_/X
 _6164_/X
 _6165_/X
 _6166_/X
 _6167_/X
 _6168_/X
 _6169_/X
 _6170_/X
 _6171_/X
 _6172_/X
 _6173_/X
 _6174_/X
 _6175_/X
 _6176_/X
 _6177_/X
 _6178_/X
 _6179_/X
 _6180_/X
 _6181_/X
 _6182_/X
 _6183_/X
 _6184_/X
 _6185_/X
 _6186_/X
 _6187_/X
 _6188_/X
 _6189_/X
 _6190_/X
 _6191_/X
 _6192_/X
 _6193_/X
 _6194_/X
 _6195_/X
 _6196_/X
 _6197_/X
 _6198_/X
 _6199_/X
 _6200_/X
 _6201_/X
 _6202_/X
 _6203_/X
 _6204_/X
 _6205_/X
 _6206_/X
 _6207_/X
 _6208_/X
 _6209_/X
 _6210_/X
 _6211_/X
 _6212_/X
 _6213_/X
 _6214_/X
 _6215_/X
 _6216_/X
 _6217_/X
 _6218_/X
 _6219_/X
 _6220_/X
 _6221_/X
 _6222_/X
 _6223_/X
 _6224_/X
 _6225_/X
 _6226_/X
 _6227_/X
 _6228_/X
 _6229_/X
 _6230_/X
 _6231_/X
 _6232_/X
 _6233_/X
 _6234_/X
 _6235_/X
 _6236_/X
 _6237_/X
 _6238_/X
 _6239_/X
 _6240_/X
 _6241_/X
 _6242_/X
 _6243_/X
 _6244_/X
 _6245_/X
 _6246_/X
 _6247_/X
 _6248_/X
 _6249_/X
 _6250_/X
 _6251_/X
 _6252_/X
 _6253_/X
 _6254_/X
 _6255_/X
 _6256_/X
 _6257_/X
 _6258_/X
 _6259_/X
 _6260_/X
 _6261_/X
 _6262_/X
 _6263_/X
 _6264_/X
 _6265_/X
 _6266_/X
 _6267_/X
 _6268_/X
 _6269_/X
 _6270_/X
 _6271_/X
 _6272_/X
 _6273_/X
 _6274_/X
 _6275_/X
 _6276_/X
 _6277_/X
 _6278_/X
 _6279_/X
 _6280_/X
 _6281_/X
 _6282_/X
 _6283_/X
 _6284_/X
 _6285_/X
 _6286_/X
 _6287_/X
 _6288_/X
 _6289_/X
 _6290_/X
 _6291_/X
 _6292_/X
 _6293_/X
 _6294_/X
 _6295_/X
 _6296_/X
 _6297_/X
 _6298_/X
 _6299_/X
 _6300_/X
 _6301_/X
 _6302_/X
 _6303_/X
 _6304_/X
 _6305_/X
 _6306_/X
 _6307_/X
 _6308_/X
 _6309_/X
 _6310_/X
 _6311_/X
 _6312_/X
 _6313_/X
 _6314_/X
 _6315_/X
 _6316_/X
 _6317_/X
 _6318_/X
 _6319_/X
 _6320_/X
 _6321_/X
 _6322_/X
 _6323_/X
 _6324_/X
 _6325_/X
 _6326_/X
 _6327_/X
 _6328_/X
 _6329_/X
 _6330_/X
 _6331_/X
 _6332_/X
 _6333_/X
 _6334_/X
 _6335_/X
 _6336_/X
 _6337_/X
 _6338_/X
 _6339_/X
 _6340_/X
 _6341_/X
 _6342_/X
 _6343_/X
 _6344_/X
 _6345_/X
 _6346_/X
 _6347_/X
 _6348_/X
 _6349_/X
 _6350_/X
 _6351_/X
 _6352_/X
 _6353_/X
 _6354_/X
 _6355_/X
 _6356_/X
 _6357_/Y
 _6358_/X
 _6359_/X
 _6360_/X
 _6361_/X
 _6362_/X
 _6363_/X
 _6364_/X
 _6365_/X
 _6366_/X
 _6367_/X
 _6368_/X
 _6369_/X
 _6370_/X
 _6371_/X
 _6372_/X
 _6373_/X
 _6374_/X
 _6375_/X
 _6376_/X
 _6377_/X
 _6378_/X
 _6379_/X
 _6380_/X
 _6381_/X
 _6382_/X
 _6383_/X
 _6384_/X
 _6385_/X
 _6386_/X
 _6387_/X
 _6388_/X
 _6389_/X
 _6390_/X
 _6391_/X
 _6392_/X
 _6393_/X
 _6394_/X
 _6395_/X
 _6396_/X
 _6397_/X
 _6398_/X
 _6399_/X
 _6400_/X
 _6401_/X
 _6402_/X
 _6403_/X
 _6404_/X
 _6405_/X
 _6406_/X
 _6407_/X
 _6408_/X
 _6409_/X
 _6410_/X
 _6411_/X
 _6412_/X
 _6413_/X
 _6414_/X
 _6415_/X
 _6416_/X
 _6417_/X
 _6418_/X
 _6419_/X
 _6420_/X
 _6421_/X
 _6422_/X
 _6423_/X
 _6424_/X
 _6425_/X
 _6426_/X
 _6427_/X
 _6428_/X
 _6429_/X
 _6430_/X
 _6431_/X
 _6432_/X
 _6433_/X
 _6434_/X
 _6435_/X
 _6436_/X
 _6437_/X
 _6438_/X
 _6439_/X
 _6440_/X
 _6441_/X
 _6442_/X
 _6443_/X
 _6444_/X
 _6445_/X
 _6446_/X
 _6447_/X
 _6448_/X
 _6449_/X
 _6450_/X
 _6451_/X
 _6452_/X
 _6453_/X
 _6454_/X
 _6455_/X
 _6456_/X
 _6457_/X
 _6458_/X
 _6459_/X
 _6460_/X
 _6461_/X
 _6462_/X
 _6463_/X
 _6464_/X
 _6465_/X
 _6466_/X
 _6467_/X
 _6468_/X
 _6469_/X
 _6470_/X
 _6471_/X
 _6472_/X
 _6473_/X
 _6474_/X
 _6475_/X
 _6476_/X
 _6477_/X
 _6478_/X
 _6479_/X
 _6480_/X
 _6481_/X
 _6482_/X
 _6483_/X
 _6484_/X
 _6485_/X
 _6486_/X
 _6487_/X
 _6488_/X
 _6489_/X
 _6490_/X
 _6491_/X
 _6492_/X
 _6493_/X
 _6494_/X
 _6495_/X
 _6496_/X
 _6497_/X
 _6498_/X
 _6499_/X
 _6500_/X
 _6501_/X
 _6502_/X
 _6503_/X
 _6504_/X
 _6505_/X
 _6506_/X
 _6507_/X
 _6508_/X
 _6509_/X
 _6510_/X
 _6511_/X
 _6512_/X
 _6513_/X
 _6514_/X
 _6515_/X
 _6516_/X
 _6517_/X
 _6518_/X
 _6519_/X
 _6520_/X
 _6521_/X
 _6522_/X
 _6523_/X
 _6524_/X
 _6525_/X
 _6526_/X
 _6527_/X
 _6528_/X
 _6529_/X
 _6530_/X
 _6531_/X
 _6532_/X
 _6533_/X
 _6534_/X
 _6535_/X
 _6536_/X
 _6537_/X
 _6538_/X
 _6539_/X
 _6540_/X
 _6541_/X
 _6542_/X
 _6543_/X
 _6544_/X
 _6545_/X
 _6546_/X
 _6547_/X
 _6548_/X
 _6549_/X
 _6550_/X
 _6551_/X
 _6552_/X
 _6553_/X
 _6554_/X
 _6555_/X
 _6556_/X
 _6557_/X
 _6558_/X
 _6559_/X
 _6560_/X
 _6561_/X
 _6562_/X
 _6563_/X
 _6564_/X
 _6565_/X
 _6566_/X
 _6567_/X
 _6568_/X
 _6569_/X
 _6570_/X
 _6571_/X
 _6572_/X
 _6573_/X
 _6574_/X
 _6575_/X
 _6576_/X
 _6577_/X
 _6578_/X
 _6579_/X
 _6580_/X
 _6581_/X
 _6582_/X
 _6583_/X
 _6584_/X
 _6585_/X
 _6586_/X
 _6587_/X
 _6588_/X
 _6589_/X
 _6590_/X
 _6591_/X
 _6592_/X
 _6593_/X
 _6594_/X
 _6595_/X
 _6596_/X
 _6597_/X
 _6598_/X
 _6599_/X
 _6600_/X
 _6601_/X
 _6602_/X
 _6603_/X
 _6604_/X
 _6605_/X
 _6606_/X
 _6607_/X
 _6608_/X
 _6609_/X
 _6610_/X
 _6611_/X
 _6612_/X
 _6613_/X
 _6614_/X
 _6615_/X
 _6616_/X
 _6617_/X
 _6618_/X
 _6619_/X
 _6620_/X
 _6621_/X
 _6622_/X
 _6623_/X
 _6624_/X
 _6625_/X
 _6626_/X
 _6627_/X
 _6628_/X
 _6629_/X
 _6630_/X
 _6631_/X
 _6632_/X
 _6633_/X
 _6634_/X
 _6635_/X
 _6636_/X
 _6637_/X
 _6638_/X
 _6639_/X
 _6640_/X
 _6641_/X
 _6642_/X
 _6643_/X
 _6644_/X
 _6645_/X
 _6646_/X
 _6647_/X
 _6648_/X
 _6649_/X
 _6650_/X
 _6651_/X
 _6652_/X
 _6653_/X
 _6654_/X
 _6655_/X
 _6656_/X
 _6657_/X
 _6658_/X
 _6659_/X
 _6660_/X
 _6661_/X
 _6662_/X
 _6663_/X
 _6664_/X
 _6665_/X
 _6666_/X
 _6667_/X
 _6668_/X
 _6669_/X
 _6670_/X
 _6671_/X
 _6672_/X
 _6673_/X
 _6674_/X
 _6675_/X
 _6676_/X
 _6677_/X
 _6678_/X
 _6679_/X
 _6680_/X
 _6681_/X
 _6682_/X
 _6683_/X
 _6684_/X
 _6685_/X
 _6686_/X
 _6687_/X
 _6688_/X
 _6689_/X
 _6690_/X
 _6691_/X
 _6692_/X
 _6693_/X
 _6694_/X
 _6695_/X
 _6696_/X
 _6697_/X
 _6698_/X
 _6699_/X
 _6700_/X
 _6701_/X
 _6702_/X
 _6703_/X
 _6704_/X
 _6705_/X
 _6706_/X
 _6707_/X
 _6708_/X
 _6709_/X
 _6710_/X
 _6711_/X
 _6712_/X
 _6713_/X
 _6714_/X
 _6715_/X
 _6716_/X
 _6717_/X
 _6718_/X
 _6719_/X
 _6720_/X
 _6721_/X
 _6722_/X
 _6723_/X
 _6724_/X
 _6725_/X
 _6726_/X
 _6727_/X
 _6728_/X
 _6729_/X
 _6730_/X
 _6731_/X
 _6732_/X
 _6733_/X
 _6734_/X
 _6735_/X
 _6736_/X
 _6737_/X
 _6738_/X
 _6739_/X
 _6740_/X
 _6741_/X
 _6742_/X
 _6743_/X
 _6744_/X
 _6745_/X
 _6746_/X
 _6747_/X
 _6748_/X
 _6749_/X
 _6750_/X
 _6751_/X
 _6752_/X
 _6753_/X
 _6754_/X
 _6755_/X
 _6756_/X
 _6757_/X
 _6758_/X
 _6759_/X
 _6760_/X
 _6761_/X
 _6762_/X
 _6763_/X
 _6764_/X
 _6765_/X
 _6766_/X
 _6767_/X
 _6768_/X
 _6769_/X
 _6770_/X
 _6771_/X
 _6772_/X
 _6773_/X
 _6774_/X
 _6775_/X
 _6776_/X
 _6777_/X
 _6778_/X
 _6779_/X
 _6780_/X
 _6781_/X
 _6782_/X
 _6783_/X
 _6784_/X
 _6785_/X
 _6786_/X
 _6787_/X
 _6788_/X
 _6789_/X
 _6790_/X
 _6791_/X
 _6792_/X
 _6793_/X
 _6794_/X
 _6795_/X
 _6796_/X
 _6797_/X
 _6798_/X
 _6799_/X
 _6800_/X
 _6801_/X
 _6802_/X
 _6803_/X
 _6804_/X
 _6805_/X
 _6806_/X
 _6807_/X
 _6808_/X
 _6809_/X
 _6810_/X
 _6811_/X
 _6812_/X
 _6813_/X
 _6814_/X
 _6815_/X
 _6816_/X
 _6817_/X
 _6818_/X
 _6819_/X
 _6820_/X
 _6821_/X
 _6822_/X
 _6823_/X
 _6824_/X
 _6825_/X
 _6826_/X
 _6827_/X
 _6828_/X
 _6829_/X
 _6830_/X
 _6831_/X
 _6832_/X
 _6833_/X
 _6834_/X
 _6835_/X
 _6836_/X
 _6837_/X
 _6838_/X
 _6839_/X
 _6840_/X
 _6841_/X
 _6842_/X
 _6843_/X
 _6844_/X
 _6845_/X
 _6846_/X
 _6847_/X
 _6848_/X
 _6849_/X
 _6850_/X
 _6851_/X
 _6852_/X
 _6853_/X
 _6854_/X
 _6855_/X
 _6856_/X
 _6857_/X
 _6858_/X
 _6859_/X
 _6860_/X
 _6861_/X
 _6862_/X
 _6863_/X
 _6864_/X
 _6865_/X
 _6866_/X
 _6867_/X
 _6868_/X
 _6869_/X
 _6870_/X
 _6871_/X
 _6872_/X
 _6873_/X
 _6874_/X
 _6875_/X
 _6876_/X
 _6877_/X
 _6878_/X
 _6879_/X
 _6880_/X
 _6881_/X
 _6882_/X
 _6883_/X
 _6884_/X
 _6885_/X
 _6886_/X
 _6887_/X
 _6888_/X
 _6889_/X
 _6890_/X
 _6891_/X
 _6892_/X
 _6893_/X
 _6894_/X
 _6895_/X
 _6896_/X
 _6897_/X
 _6898_/X
 _6899_/X
 _6900_/X
 _6901_/X
 _6902_/X
 _6903_/X
 _6904_/X
 _6905_/X
 _6906_/X
 _6907_/X
 _6908_/X
 _6909_/X
 _6910_/X
 _6911_/X
 _6912_/X
 _6913_/X
 _6914_/X
 _6915_/X
 _6916_/X
 _6917_/X
 _6918_/X
 _6919_/X
 _6920_/X
 _6921_/X
 _6922_/X
 _6923_/X
 _6924_/X
 _6925_/X
 _6926_/X
 _6927_/X
 _6928_/X
 _6929_/X
 _6930_/X
 _6931_/X
 _6932_/X
 _6933_/X
 _6934_/X
 _6935_/X
 _6936_/X
 _6937_/X
 _6938_/X
 _6939_/X
 _6940_/X
 _6941_/X
 _6942_/X
 _6943_/X
 _6944_/X
 _6945_/X
 _6946_/X
 _6947_/X
 _6948_/X
 _6949_/X
 _6950_/X
 _6951_/X
 _6952_/X
 _6953_/X
 _6954_/X
 _6955_/X
 _6956_/X
 _6957_/X
 _6958_/X
 _6959_/X
 _6960_/X
 _6961_/X
 _6962_/X
 _6963_/X
 _6964_/X
 _6965_/X
 _6966_/X
 _6967_/X
 _6968_/X
 _6969_/X
 _6970_/X
 _6971_/X
 _6972_/X
 _6973_/X
 _6974_/X
 _6975_/X
 _6976_/X
 _6977_/X
 _6978_/X
 _6979_/X
 _6980_/X
 _6981_/X
 _6982_/X
 _6983_/X
 _6984_/X
 _6985_/X
 _6986_/X
 _6987_/X
 _6988_/X
 _6989_/X
 _6990_/X
 _6991_/X
 _6992_/X
 _6993_/X
 _6994_/X
 _6995_/X
 _6996_/X
 _6997_/X
 _6998_/X
 _6999_/X
 _7000_/X
 _7001_/X
 _7002_/X
 _7003_/X
 _7004_/X
 _7005_/X
 _7006_/X
 _7007_/X
 _7008_/X
 _7009_/X
 _7010_/X
 _7011_/X
 _7012_/X
 _7013_/X
 _7014_/X
 _7015_/X
 _7016_/X
 _7017_/X
 _7018_/X
 _7019_/X
 _7020_/X
 _7021_/X
 _7022_/X
 _7023_/X
 _7024_/X
 _7025_/X
 _7026_/X
 _7027_/X
 _7028_/X
 _7029_/X
 _7030_/X
 _7031_/X
 _7032_/X
 _7033_/X
 _7034_/X
 _7035_/X
 _7036_/X
 _7037_/X
 _7038_/X
 _7039_/X
 _7040_/X
 _7041_/X
 _7042_/X
 _7043_/X
 _7044_/X
 _7045_/X
 _7046_/X
 _7047_/X
 _7048_/X
 _7049_/X
 _7050_/X
 _7051_/X
 _7052_/X
 _7053_/X
 _7054_/X
 _7055_/X
 _7056_/X
 _7057_/X
 _7058_/X
 _7059_/X
 _7060_/X
 _7061_/X
 _7062_/X
 _7063_/X
 _7064_/X
 _7065_/X
 _7066_/X
 _7067_/X
 _7068_/Y
 _7069_/X
 _7070_/X
 _7071_/X
 _7072_/X
 _7073_/Y
 _7074_/X
 _7075_/X
 _7076_/X
 _7077_/X
 _7078_/X
 _7079_/X
 _7080_/X
 _7081_/X
 _7082_/X
 _7083_/X
 _7084_/X
 _7085_/X
 _7086_/X
 _7087_/X
 _7088_/X
 _7089_/X
 _7090_/X
 _7091_/X
 _7092_/X
 _7093_/X
 _7094_/X
 _7095_/X
 _7096_/X
 _7097_/X
 _7098_/X
 _7099_/X
 _7100_/X
 _7101_/X
 _7102_/X
 _7103_/X
 _7104_/X
 _7105_/X
 _7106_/X
 _7107_/X
 _7108_/X
 _7109_/X
 _7110_/X
 _7111_/X
 _7112_/X
 _7113_/X
 _7114_/X
 _7115_/X
 _7116_/X
 _7117_/X
 _7118_/X
 _7119_/X
 _7120_/X
 _7121_/X
 _7122_/X
 _7123_/X
 _7124_/Y
 _7125_/X
 _7126_/X
 _7127_/Y
 _7128_/X
 _7129_/X
 _7130_/X
 _7131_/X
 _7132_/X
 _7133_/X
 _7134_/X
 _7135_/X
 _7136_/X
 _7137_/X
 _7138_/X
 _7139_/X
 _7140_/X
 _7141_/X
 _7142_/X
 _7143_/X
 _7144_/X
 _7145_/X
 _7146_/X
 _7147_/X
 _7148_/X
 _7149_/X
 _7150_/X
 _7151_/X
 _7152_/X
 _7153_/X
 _7154_/X
 _7155_/X
 _7156_/X
 _7157_/X
 _7158_/X
 _7159_/X
 _7160_/X
 _7161_/X
 _7162_/X
 _7163_/X
 _7164_/X
 _7165_/X
 _7166_/X
 _7167_/X
 _7168_/X
 _7169_/X
 _7170_/X
 _7171_/X
 _7172_/X
 _7173_/X
 _7174_/X
 _7175_/X
 _7176_/X
 _7177_/X
 _7178_/X
 _7179_/X
 _7180_/X
 _7181_/X
 _7182_/X
 _7183_/X
 _7184_/X
 _7185_/X
 _7186_/X
 _7187_/X
 _7188_/X
 _7189_/X
 _7190_/X
 _7191_/X
 _7192_/X
 _7193_/X
 _7194_/X
 _7195_/X
 _7196_/X
 _7197_/X
 _7198_/X
 _7199_/X
 _7200_/X
 _7201_/X
 _7202_/X
 _7203_/X
 _7204_/X
 _7205_/X
 _7206_/X
 _7207_/X
 _7208_/X
 _7209_/X
 _7210_/X
 _7211_/X
 _7212_/X
 _7213_/X
 _7214_/X
 _7215_/X
 _7216_/X
 _7217_/X
 _7218_/Y
 _7219_/X
 _7220_/X
 _7221_/X
 _7222_/X
 _7223_/X
 _7224_/X
 _7225_/X
 _7226_/X
 _7227_/X
 _7228_/X
 _7229_/X
 _7230_/X
 _7231_/X
 _7232_/X
 _7233_/X
 _7234_/X
 _7235_/X
 _7236_/X
 _7237_/X
 _7238_/X
 _7239_/X
 _7240_/X
 _7241_/X
 _7242_/X
 _7243_/X
 _7244_/X
 _7245_/X
 _7246_/X
 _7247_/X
 _7248_/X
 _7249_/X
 _7250_/X
 _7251_/X
 _7252_/X
 _7253_/X
 _7254_/X
 _7255_/X
 _7256_/X
 _7257_/X
 _7258_/X
 _7259_/X
 _7260_/X
 _7261_/X
 _7262_/X
 _7263_/X
 _7264_/X
 _7265_/X
 _7266_/X
 _7267_/X
 _7268_/X
 _7269_/X
 _7270_/X
 _7271_/X
 _7272_/X
 _7273_/X
 _7274_/X
 _7275_/X
 _7276_/X
 _7277_/X
 _7278_/X
 _7279_/X
 _7280_/X
 _7281_/X
 _7282_/X
 _7283_/X
 _7284_/X
 _7285_/X
 _7286_/X
 _7287_/X
 _7288_/X
 _7289_/X
 _7290_/X
 _7291_/X
 _7292_/X
 _7293_/X
 _7294_/X
 _7295_/X
 _7296_/X
 _7297_/X
 _7298_/X
 _7299_/X
 _7300_/X
 _7301_/X
 _7302_/X
 _7303_/X
 _7304_/X
 _7305_/X
 _7306_/X
 _7307_/X
 _7308_/X
 _7309_/X
 _7310_/X
 _7311_/X
 _7312_/X
 _7313_/X
 _7314_/X
 _7315_/X
 _7316_/X
 _7317_/X
 _7318_/X
 _7319_/X
 _7320_/X
 _7321_/X
 _7322_/X
 _7323_/X
 _7324_/X
 _7325_/X
 _7326_/X
 _7327_/X
 _7328_/X
 _7329_/X
 _7330_/X
 _7331_/X
 _7332_/X
 _7333_/X
 _7334_/X
 _7335_/X
 _7336_/X
 _7337_/X
 _7338_/X
 _7339_/X
 _7340_/X
 _7341_/X
 _7342_/X
 _7343_/X
 _7344_/X
 _7345_/X
 _7346_/X
 _7347_/X
 _7348_/X
 _7349_/X
 _7350_/X
 _7351_/X
 _7352_/Y
 _7353_/Y
 _7354_/Y
 _7355_/X
 _7356_/X
 _7357_/X
 _7358_/X
 _7359_/X
 _7360_/X
 _7361_/X
 _7362_/X
 _7363_/X
 _7364_/X
 _7365_/X
 _7366_/X
 _7367_/X
 _7368_/X
 _7369_/X
 _7370_/X
 _7371_/X
 _7372_/X
 _7373_/X
 _7374_/X
 _7375_/X
 _7376_/X
 _7377_/X
 _7378_/X
 _7379_/X
 _7380_/X
 _7381_/X
 _7382_/X
 _7383_/X
 _7384_/X
 _7385_/X
 _7386_/X
 _7387_/X
 _7388_/X
 _7389_/X
 _7390_/X
 _7391_/X
 _7392_/X
 _7393_/X
 _7394_/X
 _7395_/X
 _7396_/X
 _7397_/X
 _7398_/X
 _7399_/X
 _7400_/X
 _7401_/X
 _7402_/X
 _7403_/X
 _7404_/X
 _7405_/X
 _7406_/X
 _7407_/X
 _7408_/X
 _7409_/X
 _7410_/X
 _7411_/X
 _7412_/X
 _7413_/X
 _7414_/X
 _7415_/X
 _7416_/X
 _7417_/X
 _7418_/X
 _7419_/X
 _7420_/X
 _7421_/X
 _7422_/X
 _7423_/X
 _7424_/X
 _7425_/X
 _7426_/X
 _7427_/Y
 _7428_/X
 _7429_/X
 _7430_/X
 _7431_/X
 _7432_/X
 _7433_/X
 _7434_/X
 _7435_/X
 _7436_/X
 _7437_/X
 _7438_/X
 _7439_/X
 _7440_/X
 _7441_/X
 _7442_/X
 _7443_/X
 _7444_/X
 _7445_/X
 _7446_/X
 _7447_/X
 _7448_/X
 _7449_/X
 _7450_/X
 _7451_/X
 _7452_/X
 _7453_/X
 _7454_/X
 _7455_/X
 _7456_/X
 _7457_/X
 _7458_/X
 _7459_/X
 _7460_/X
 _7461_/X
 _7462_/X
 _7463_/X
 _7464_/X
 _7465_/X
 _7466_/X
 _7467_/X
 _7468_/X
 _7469_/X
 _7470_/X
 _7471_/X
 _7472_/X
 _7473_/X
 _7474_/X
 _7475_/X
 _7476_/X
 _7477_/X
 _7478_/X
 _7479_/X
 _7480_/X
 _7481_/X
 _7482_/X
 _7483_/X
 _7484_/X
 _7485_/X
 _7486_/X
 _7487_/X
 _7488_/X
 _7489_/X
 _7490_/X
 _7491_/X
 _7492_/X
 _7493_/X
 _7494_/X
 _7495_/X
 _7496_/X
 _7497_/X
 _7498_/X
 _7499_/X
 _7500_/Y
 _7501_/X
 _7502_/X
 _7503_/X
 _7504_/X
 _7505_/X
 _7506_/X
 _7507_/X
 _7508_/X
 _7509_/X
 _7510_/X
 _7511_/X
 _7512_/X
 _7513_/X
 _7514_/X
 _7515_/X
 _7516_/X
 _7517_/X
 _7518_/X
 _7519_/X
 _7520_/X
 _7521_/X
 _7522_/X
 _7523_/X
 _7524_/X
 _7525_/X
 _7526_/X
 _7527_/X
 _7528_/X
 _7529_/X
 _7530_/X
 _7531_/X
 _7532_/X
 _7533_/X
 _7534_/X
 _7535_/X
 _7536_/X
 _7537_/X
 _7538_/X
 _7539_/X
 _7540_/X
 _7541_/X
 _7542_/X
 _7543_/X
 _7544_/X
 _7545_/X
 _7546_/X
 _7547_/X
 _7548_/X
 _7549_/X
 _7550_/X
 _7551_/X
 _7552_/X
 _7553_/X
 _7554_/X
 _7555_/X
 _7556_/X
 _7557_/X
 _7558_/X
 _7559_/X
 _7560_/X
 _7561_/X
 _7562_/X
 _7563_/X
 _7564_/X
 _7565_/X
 _7566_/X
 _7567_/X
 _7568_/X
 _7569_/X
 _7570_/X
 _7571_/X
 _7572_/X
 _7573_/X
 _7574_/X
 _7575_/X
 _7576_/X
 _7577_/X
 _7578_/X
 _7579_/X
 _7580_/X
 _7581_/X
 _7582_/X
 _7583_/X
 _7584_/X
 _7585_/X
 _7586_/X
 _7587_/X
 _7588_/Y
 _7589_/Y
 _7590_/X
 _7591_/X
 _7592_/X
 _7593_/X
 _7594_/X
 _7595_/X
 _7596_/X
 _7597_/X
 _7598_/X
 _7599_/X
 _7600_/X
 _7601_/X
 _7602_/X
 _7603_/X
 _7604_/X
 _7605_/X
 _7606_/X
 _7607_/X
 _7608_/X
 _7609_/X
 _7610_/X
 _7611_/X
 _7612_/X
 _7613_/X
 _7614_/X
 _7615_/X
 _7616_/X
 _7617_/X
 _7618_/X
 _7619_/X
 _7620_/X
 _7621_/X
 _7622_/X
 _7623_/X
 _7624_/X
 _7625_/X
 _7626_/X
 _7627_/X
 _7628_/X
 _7629_/X
 _7630_/X
 _7631_/X
 _7632_/X
 _7633_/X
 _7634_/X
 _7635_/X
 _7636_/X
 _7637_/X
 _7638_/X
 _7639_/X
 _7640_/X
 _7641_/X
 _7642_/X
 _7643_/X
 _7644_/X
 _7645_/X
 _7646_/X
 _7647_/X
 _7648_/X
 _7649_/X
 _7650_/X
 _7651_/X
 _7652_/X
 _7653_/X
 _7654_/X
 _7655_/X
 _7656_/X
 _7657_/X
 _7658_/X
 _7659_/X
 _7660_/X
 _7661_/X
 _7662_/X
 _7663_/X
 _7664_/X
 _7665_/X
 _7666_/X
 _7667_/X
 _7668_/X
 _7669_/X
 _7670_/X
 _7671_/X
 _7672_/X
 _7673_/X
 _7674_/X
 _7675_/X
 _7676_/X
 _7677_/X
 _7678_/Y
 _7679_/X
 _7680_/X
 _7681_/X
 _7682_/X
 _7683_/X
 _7684_/X
 _7685_/X
 _7686_/X
 _7687_/X
 _7688_/X
 _7689_/X
 _7690_/X
 _7691_/X
 _7692_/X
 _7693_/X
 _7694_/X
 _7695_/X
 _7696_/X
 _7697_/X
 _7698_/X
 _7699_/X
 _7700_/X
 _7701_/X
 _7702_/X
 _7703_/X
 _7704_/X
 _7705_/X
 _7706_/X
 _7707_/X
 _7708_/X
 _7709_/X
 _7710_/X
 _7711_/X
 _7712_/X
 _7713_/X
 _7714_/X
 _7715_/X
 _7716_/X
 _7717_/X
 _7718_/X
 _7719_/X
 _7720_/X
 _7721_/X
 _7722_/X
 _7723_/X
 _7724_/X
 _7725_/X
 _7726_/X
 _7727_/X
 _7728_/X
 _7729_/X
 _7730_/X
 _7731_/X
 _7732_/X
 _7733_/X
 _7734_/X
 _7735_/X
 _7736_/X
 _7737_/X
 _7738_/X
 _7739_/X
 _7740_/X
 _7741_/X
 _7742_/X
 _7743_/X
 _7744_/X
 _7745_/X
 _7746_/X
 _7747_/X
 _7748_/X
 _7749_/X
 _7750_/X
 _7751_/Y
 _7752_/X
 _7753_/X
 _7754_/X
 _7755_/X
 _7756_/X
 _7757_/X
 _7758_/X
 _7759_/X
 _7760_/X
 _7761_/X
 _7762_/X
 _7763_/X
 _7764_/X
 _7765_/X
 _7766_/X
 _7767_/X
 _7768_/X
 _7769_/X
 _7770_/X
 _7771_/X
 _7772_/X
 _7773_/X
 _7774_/X
 _7775_/X
 _7776_/X
 _7777_/X
 _7778_/X
 _7779_/X
 _7780_/X
 _7781_/X
 _7782_/X
 _7783_/X
 _7784_/X
 _7785_/X
 _7786_/X
 _7787_/X
 _7788_/X
 _7789_/X
 _7790_/X
 _7791_/X
 _7792_/X
 _7793_/X
 _7794_/X
 _7795_/X
 _7796_/X
 _7797_/X
 _7798_/X
 _7799_/X
 _7800_/X
 _7801_/X
 _7802_/X
 _7803_/X
 _7804_/X
 _7805_/X
 _7806_/X
 _7807_/X
 _7808_/X
 _7809_/X
 _7810_/X
 _7811_/X
 _7812_/X
 _7813_/X
 _7814_/X
 _7815_/X
 _7816_/X
 _7817_/X
 _7818_/X
 _7819_/X
 _7820_/X
 _7821_/X
 _7822_/X
 _7823_/X
 _7824_/Q
 _7825_/Q
 _7826_/Q
 _7827_/Q
 _7828_/Q
 _7829_/Q
 _7830_/Q
 _7831_/Q
 _7832_/Q
 _7833_/Q
 _7834_/Q
 _7835_/Q
 _7836_/Q
 _7837_/Q
 _7838_/Q
 _7839_/Q
 _7840_/Q
 _7841_/Q
 _7842_/Q
 _7843_/Q
 _7844_/Q
 _7845_/Q
 _7846_/Q
 _7847_/Q
 _7848_/Q
 _7849_/Q
 _7850_/Q
 _7851_/Q
 _7852_/Q
 _7853_/Q
 _7854_/Q
 _7855_/Q
 _7856_/Q
 _7857_/Q
 _7858_/Q
 _7859_/Q
 _7860_/Q
 _7861_/Q
 _7862_/Q
 _7863_/Q
 _7864_/Q
 _7865_/Q
 _7866_/Q
 _7867_/Q
 _7868_/Q
 _7869_/Q
 _7870_/Q
 _7871_/Q
 _7872_/Q
 _7873_/Q
 _7874_/Q
 _7875_/Q
 _7876_/Q
 _7877_/Q
 _7878_/Q
 _7879_/Q
 _7880_/Q
 _7881_/Q
 _7882_/Q
 _7883_/Q
 _7884_/Q
 _7885_/Q
 _7886_/Q
 _7887_/Q
 _7888_/Q
 _7889_/Q
 _7890_/Q
 _7891_/Q
 _7892_/Q
 _7893_/Q
 _7894_/Q
 _7895_/Q
 _7896_/Q
 _7897_/Q
 _7898_/Q
 _7899_/Q
 _7900_/Q
 _7901_/Q
 _7902_/Q
 _7903_/Q
 _7904_/Q
 _7905_/Q
 _7906_/Q
 _7907_/Q
 _7908_/Q
 _7909_/Q
 _7910_/Q
 _7911_/Q
 _7912_/Q
 _7913_/Q
 _7914_/Q
 _7915_/Q
 _7916_/Q
 _7917_/Q
 _7918_/Q
 _7919_/Q
 _7920_/Q
 _7921_/Q
 _7922_/Q
 _7923_/Q
 _7924_/Q
 _7925_/Q
 _7926_/Q
 _7927_/Q
 _7928_/Q
 _7929_/Q
 _7930_/Q
 _7931_/Q
 _7932_/Q
 _7933_/Q
 _7934_/Q
 _7935_/Q
 _7936_/Q
 _7937_/Q
 _7938_/Q
 _7939_/Q
 _7940_/Q
 _7941_/Q
 _7942_/Q
 _7943_/Q
 _7944_/Q
 _7945_/Q
 _7946_/Q
 _7947_/Q
 _7948_/Q
 _7949_/Q
 _7950_/Q
 _7951_/Q
 _7952_/Q
 _7953_/Q
 _7954_/Q
 _7955_/Q
 _7956_/Q
 _7957_/Q
 _7958_/Q
 _7959_/Q
 _7960_/Q
 _7961_/Q
 _7962_/Q
 _7963_/Q
 _7964_/Q
 _7965_/Q
 _7966_/Q
 _7967_/Q
 _7968_/Q
 _7969_/Q
 _7970_/Q
 _7971_/Q
 _7972_/Q
 _7973_/Q
 _7974_/Q
 _7975_/Q
 _7976_/Q
 _7977_/Q
 _7978_/Q
 _7979_/Q
 _7980_/Q
 _7981_/Q
 _7982_/Q
 _7983_/Q
 _7984_/Q
 _7985_/Q
 _7986_/Q
 _7987_/Q
 _7988_/Q
 _7989_/Q
 _7990_/Q
 _7991_/Q
 _7992_/Q
 _7993_/Q
 _7994_/Q
 _7995_/Q
 _7996_/Q
 _7997_/Q
 _7998_/Q
 _7999_/Q
 _8000_/Q
 _8001_/Q
 _8002_/Q
 _8003_/Q
 _8004_/Q
 _8005_/Q
 _8006_/Q
 _8007_/Q
 _8008_/Q
 _8009_/Q
 _8010_/Q
 _8011_/Q
 _8012_/Q
 _8013_/Q
 _8014_/Q
 _8015_/Q
 _8016_/Q
 _8017_/Q
 _8018_/Q
 _8019_/Q
 _8020_/Q
 _8021_/Q
 _8022_/Q
 _8023_/Q
 _8024_/Q
 _8025_/Q
 _8026_/Q
 _8027_/Q
 _8028_/Q
 _8029_/Q
 _8030_/Q
 _8031_/Q
 _8032_/Q
 _8033_/Q
 _8034_/Q
 _8035_/Q
 _8036_/Q
 _8037_/Q
 _8038_/Q
 _8039_/Q
 _8040_/Q
 _8041_/Q
 _8042_/Q
 _8043_/Q
 _8044_/Q
 _8045_/Q
 _8046_/Q
 _8047_/Q
 _8048_/Q
 _8049_/Q
 _8050_/Q
 _8051_/Q
 _8052_/Q
 _8053_/Q
 _8054_/Q
 _8055_/Q
 _8056_/Q
 _8057_/Q
 _8058_/Q
 _8059_/Q
 _8060_/Q
 _8061_/Q
 _8062_/Q
 _8063_/Q
 _8064_/Q
 _8065_/Q
 _8066_/Q
 _8067_/Q
 _8068_/Q
 _8069_/Q
 _8070_/Q
 _8071_/Q
 _8072_/Q
 _8073_/Q
 _8074_/Q
 _8075_/Q
 _8076_/Q
 _8077_/Q
 _8078_/Q
 _8079_/Q
 _8080_/Q
 _8081_/Q
 _8082_/Q
 _8083_/Q
 _8084_/Q
 _8085_/Q
 _8086_/Q
 _8087_/Q
 _8088_/Q
 _8089_/Q
 _8090_/Q
 _8091_/Q
 _8092_/Q
 _8093_/Q
 _8094_/Q
 _8095_/Q
 _8096_/Q
 _8097_/Q
 _8098_/Q
 _8099_/Q
 _8100_/Q
 _8101_/Q
 _8102_/Q
 _8103_/Q
 _8104_/Q
 _8105_/Q
 _8106_/Q
 _8107_/Q
 _8108_/Q
 _8109_/Q
 _8110_/Q
 _8111_/Q
 _8112_/Q
 _8113_/Q
 _8114_/Q
 _8115_/Q
 _8116_/Q
 _8117_/Q
 _8118_/Q
 _8119_/Q
 _8120_/Q
 _8121_/Q
 _8122_/Q
 _8123_/Q
 _8124_/Q
 _8125_/Q
 _8126_/Q
 _8127_/Q
 _8128_/Q
 _8129_/Q
 _8130_/Q
 _8131_/Q
 _8132_/Q
 _8133_/Q
 _8134_/Q
 _8135_/Q
 _8136_/Q
 _8137_/Q
 _8138_/Q
 _8139_/Q
 _8140_/Q
 _8141_/Q
 _8142_/Q
 _8143_/Q
 _8144_/Q
 _8145_/Q
 _8146_/Q
 _8147_/Q
 _8148_/Q
 _8149_/Q
 _8150_/Q
 _8151_/Q
 _8152_/Q
 _8153_/Q
 _8154_/Q
 _8155_/Q
 _8156_/Q
 _8157_/Q
 _8158_/Q
 _8159_/Q
 _8160_/Q
 _8161_/Q
 _8162_/Q
 _8163_/Q
 _8164_/Q
 _8165_/Q
 _8166_/Q
 _8167_/Q
 _8168_/Q
 _8169_/Q
 _8170_/Q
 _8171_/Q
 _8172_/Q
 _8173_/Q
 _8174_/Q
 _8175_/Q
 _8176_/Q
 _8177_/Q
 _8178_/Q
 _8179_/Q
 _8180_/Q
 _8181_/Q
 _8182_/Q
 _8183_/Q
 _8184_/Q
 _8185_/Q
 _8186_/Q
 _8187_/Q
 _8188_/Q
 _8189_/Q
 _8190_/Q
 _8191_/Q
 _8192_/Q
 _8193_/Q
 _8194_/Q
 _8195_/Q
 _8196_/Q
 _8197_/Q
 _8198_/Q
 _8199_/Q
 _8200_/Q
 _8201_/Q
 _8202_/Q
 _8203_/Q
 _8204_/Q
 _8205_/Q
 _8206_/Q
 _8207_/Q
 _8208_/Q
 _8209_/Q
 _8210_/Q
 _8211_/Q
 _8212_/Q
 _8213_/Q
 _8214_/Q
 _8215_/Q
 _8216_/Q
 _8217_/Q
 _8218_/Q
 _8219_/Q
 _8220_/Q
 _8221_/Q
 _8222_/Q
 _8223_/Q
 _8224_/Q
 _8225_/Q
 _8226_/Q
 _8227_/Q
 _8228_/Q
 _8229_/Q
 _8230_/Q
 _8231_/Q
 _8232_/Q
 _8233_/Q
 _8234_/Q
 _8235_/Q
 _8236_/Q
 _8237_/Q
 _8238_/Q
 _8239_/Q
 _8240_/Q
 _8241_/Q
 _8242_/Q
 _8243_/Q
 _8244_/Q
 _8245_/Q
 _8246_/Q
 _8247_/Q
 _8248_/Q
 _8249_/Q
 _8250_/Q
 _8251_/Q
 _8252_/Q
 _8253_/Q
 _8254_/Q
 _8255_/Q
 _8256_/Q
 _8257_/Q
 _8258_/Q
 _8259_/Q
 _8260_/Q
 _8261_/Q
 _8262_/Q
 _8263_/Q
 _8264_/Q
 _8265_/Q
 _8266_/Q
 _8267_/Q
 _8268_/Q
 _8269_/Q
 _8270_/Q
 _8271_/Q
 _8272_/Q
 _8273_/Q
 _8274_/Q
 _8275_/Q
 _8276_/Q
 _8277_/Q
 _8278_/Q
 _8279_/Q
 _8280_/Q
 _8281_/Q
 _8282_/Q
 _8283_/Q
 _8284_/Q
 _8285_/Q
 _8286_/Q
 _8287_/Q
 _8288_/Q
 _8289_/Q
 _8290_/Q
 _8291_/Q
 _8292_/Q
 _8293_/Q
 _8294_/Q
 _8295_/Q
 _8296_/Q
 _8297_/Q
 _8298_/Q
 _8299_/Q
 _8300_/Q
 _8301_/Q
 _8302_/Q
 _8303_/Q
 _8304_/Q
 _8305_/Q
 _8306_/Q
 _8307_/Q
 _8308_/Q
 _8309_/Q
 _8310_/Q
 _8311_/Q
 _8312_/Q
 _8313_/Q
 _8314_/Q
 _8315_/Q
 _8316_/Q
 _8317_/Q
 _8318_/Q
 _8319_/Q
 _8320_/Q
 _8321_/Q
 _8322_/Q
 _8323_/Q
 _8324_/Q
 _8325_/Q
 _8326_/Q
 _8327_/Q
 _8328_/Q
 _8329_/Q
 _8330_/Q
 _8331_/Q
 _8332_/Q
 _8333_/Q
 _8334_/Q
 _8335_/Q
 _8336_/Q
 _8337_/Q
 _8338_/Q
 _8339_/Q
 _8340_/Q
 _8341_/Q
 _8342_/Q
 _8343_/Q
 _8344_/Q
 _8345_/Q
 _8346_/Q
 _8347_/Q
 _8348_/Q
 _8349_/Q
 _8350_/Q
 _8351_/Q
 _8352_/Q
 _8353_/Q
 _8354_/Q
 _8355_/Q
 _8356_/Q
 _8357_/Q
 _8358_/Q
 _8359_/Q
 _8360_/Q
 _8361_/Q
 _8362_/Q
 _8363_/Q
 _8364_/Q
 _8365_/Q
 _8366_/Q
 _8367_/Q
 _8368_/Q
 _8369_/Q
 _8370_/Q
 _8371_/Q
 _8372_/Q
 _8373_/Q
 _8374_/Q
 _8375_/Q
 _8376_/Q
 _8377_/Q
 _8378_/Q
 _8379_/Q
 _8380_/Q
 _8381_/Q
 _8382_/Q
 _8383_/Q
 _8384_/Q
 _8385_/Q
 _8386_/Q
 _8387_/Q
 _8388_/Q
 _8389_/Q
 _8390_/Q
 _8391_/Q
 _8392_/Q
 _8393_/Q
 _8394_/Q
 _8395_/Q
 _8396_/Q
 _8397_/Q
 _8398_/Q
 _8399_/Q
 _8400_/Q
 _8401_/Q
 _8402_/Q
 _8403_/Q
 _8404_/Q
 _8405_/Q
 _8406_/Q
 _8407_/Q
 _8408_/Q
 _8409_/Q
 _8410_/Q
 _8411_/Q
 _8412_/Q
 _8413_/Q
 _8414_/Q
 _8415_/Q
 _8416_/Q
 _8417_/Q
 _8418_/Q
 _8419_/Q
 _8420_/Q
 _8421_/Q
 _8422_/Q
 _8423_/Q
 _8424_/Q
 _8425_/Q
 _8426_/Q
 _8427_/Q
 _8428_/Q
 _8429_/Q
 _8430_/Q
 _8431_/Q
 _8432_/Q
 _8433_/Q
 _8434_/Q
 _8435_/Q
 _8436_/Q
 _8437_/Q
 _8438_/Q
 _8439_/Q
 _8440_/Q
 _8441_/Q
 _8442_/Q
 _8443_/Q
 _8444_/Q
 _8445_/Q
 _8446_/Q
 _8447_/Q
 _8448_/Q
 _8449_/Q
 _8450_/Q
 _8451_/Q
 _8452_/Q
 _8453_/Q
 _8454_/Q
 _8455_/Q
 _8456_/Q
 _8457_/Q
 _8458_/Q
 _8459_/Q
 _8460_/Q
 _8461_/Q
 _8462_/Q
 _8463_/Q
 _8464_/Q
 _8465_/Q
 _8466_/Q
 _8467_/Q
 _8468_/Q
 _8469_/Q
 _8470_/Q
 _8471_/Q
 _8472_/Q
 _8473_/Q
 _8474_/Q
 _8475_/Q
 _8476_/Q
 _8477_/Q
 _8478_/Q
 _8479_/Q
 _8480_/Q
 _8481_/Q
 _8482_/Q
 _8483_/Q
 _8484_/Q
 _8485_/Q
 _8486_/Q
 _8487_/Q
 _8488_/Q
 _8489_/Q
 _8490_/Q
 _8491_/Q
 _8492_/Q
 _8493_/Q
 _8494_/Q
 _8495_/Q
 _8496_/Q
 _8497_/Q
 _8498_/Q
 _8499_/Q
 _8500_/Q
 _8501_/Q
 _8502_/Q
 _8503_/Q
 _8504_/Q
 _8505_/Q
 _8506_/Q
 _8507_/Q
 _8508_/Q
 _8509_/Q
 _8510_/Q
 _8511_/Q
 _8512_/Q
 _8513_/Q
 _8514_/Q
 _8515_/Q
 _8516_/Q
 _8517_/Q
 _8518_/Q
 _8519_/Q
 _8520_/Q
 _8521_/Q
 _8522_/Q
 _8523_/Q
 _8524_/Q
 _8525_/Q
 _8526_/Q
 _8527_/Q
 _8528_/Q
 _8529_/Q
 _8530_/Q
 _8531_/Q
 _8532_/Q
 _8533_/Q
 _8534_/Q
 _8535_/Q
 _8536_/Q
 _8537_/Q
 _8538_/Q
 _8539_/Q
 _8540_/Q
 _8541_/Q
 _8542_/Q
 _8543_/Q
 _8544_/Q
 _8545_/Q
 _8546_/Q
 _8547_/Q
 _8548_/Q
 _8549_/Q
 _8550_/Q
 _8551_/Q
 _8552_/Q
 _8553_/Q
 _8554_/Q
 _8555_/Q
 _8556_/Q
 _8557_/Q
 _8558_/Q
 _8559_/Q
 _8560_/Q
 _8561_/Q
 _8562_/Q
 _8563_/Q
 _8564_/Q
 _8565_/Q
 _8566_/Q
 _8567_/Q
 _8568_/Q
 _8569_/Q
 _8570_/Q
 _8571_/Q
 _8572_/Q
 _8573_/Q
 _8574_/Q
 _8575_/Q
 _8576_/Q
 _8577_/Q
 _8578_/Q
 _8579_/Q
 _8580_/Q
 _8581_/Q
 _8582_/Q
 _8583_/Q
 _8584_/Q
 _8585_/Q
 _8586_/Q
 _8587_/Q
 _8588_/Q
 _8589_/Q
 _8590_/Q
 _8591_/Q
 _8592_/Q
 _8593_/Q
 _8594_/Q
 _8595_/Q
 _8596_/Q
 _8597_/Q
 _8598_/Q
 _8599_/Q
 _8600_/Q
 _8601_/Q
 _8602_/Q
 _8603_/Q
 _8604_/Q
 _8605_/Q
 _8606_/Q
 _8607_/Q
 _8608_/Q
 _8609_/Q
 _8610_/Q
 _8611_/Q
 _8612_/Q
 _8613_/Q
 _8614_/Q
 _8615_/Q
 _8616_/Q
 _8617_/Q
 _8618_/Q
 _8619_/Q
 _8620_/Q
 _8621_/Q
 _8622_/Q
 _8623_/Q
 _8624_/Q
 _8625_/Q
 _8626_/Q
 _8627_/Q
 _8628_/Q
 _8629_/Q
 _8630_/Q
 _8631_/Q
 _8632_/Q
 _8633_/Q
 _8634_/Q
 _8635_/Q
 _8636_/Q
 _8637_/Q
 _8638_/Q
 _8639_/Q
 _8640_/Q
 _8641_/Q
 _8642_/Q
 _8643_/Q
 _8644_/Q
 _8645_/Q
 _8646_/Q
 _8647_/Q
 _8648_/Q
 _8649_/Q
 _8650_/Q
 _8651_/Q
 _8652_/Q
 _8653_/Q
 _8654_/Q
 _8655_/Q
 _8656_/Q
 _8657_/Q
 _8658_/Q
 _8659_/Q
 _8660_/Q
 _8661_/Q
 _8662_/Q
 _8663_/Q
 _8664_/Q
 _8665_/Q
 _8666_/Q
 _8667_/Q
 _8668_/Q
 _8669_/Q
 _8670_/Q
 _8671_/Q
 _8672_/Q
 _8673_/Q
 _8674_/Q
 _8675_/Q
 _8676_/Q
 _8677_/Q
 _8678_/Q
 _8679_/Q
 _8680_/Q
 _8681_/Q
 _8682_/Q
 _8683_/Q
 _8684_/Q
 _8685_/Q
 _8686_/Q
 _8687_/Q
 _8688_/Q
 _8689_/Q
 _8690_/Q
 _8691_/Q
 _8692_/Q
 _8693_/Q
 _8694_/Q
 _8695_/Q
 _8696_/Q
 _8697_/Q
 _8698_/Q
 _8699_/Q
 _8700_/Q
 _8701_/Q
 _8702_/Q
 _8703_/Q
 _8704_/Q
 _8705_/Q
 _8706_/Q
 _8707_/Q
 _8708_/Q
 _8709_/Q
 _8710_/Q
 _8711_/Q
 _8712_/Q
 _8713_/Q
 _8714_/Q
 _8715_/Q
 _8716_/Q
 _8717_/Q
 _8718_/Q
 _8719_/Q
 _8720_/Q
 _8721_/Q
 _8722_/Q
 _8723_/Q
 _8724_/Q
 _8725_/Q
 _8726_/Q
 _8727_/Q
 _8728_/Q
 _8729_/Q
 _8730_/Q
 _8731_/Q
 _8732_/Q
 _8733_/Q
 _8734_/Q
 _8735_/Q
 _8736_/Q
 _8737_/Q
 _8738_/Q
 _8739_/Q
 _8740_/Q
 _8741_/Q
 _8742_/Q
 _8743_/Q
 _8744_/Q
 _8745_/Q
 _8746_/Q
 _8747_/Q
 _8748_/Q
 _8749_/Q
 _8750_/Q
 _8751_/Q
 _8752_/Q
 _8753_/Q
 _8754_/Q
 _8755_/Q
 _8756_/Q
 _8757_/Q
 _8758_/Q
 _8759_/Q
 _8760_/Q
 _8761_/Q
 _8762_/Q
 _8763_/Q
 _8764_/Q
 _8765_/Q
 _8766_/Q
 _8767_/Q
 _8768_/Q
 _8769_/Q
 _8770_/Q
 _8771_/Q
 _8772_/Q
 _8773_/Q
 _8774_/Q
 _8775_/Q
 _8776_/Q
 _8777_/Q
 _8778_/Q
 _8779_/Q
 _8780_/Q
 _8781_/Q
 _8782_/Q
 _8783_/Q
 _8784_/Q
 _8785_/Q
 _8786_/Q
 _8787_/Q
 _8788_/Q
 _8789_/Q
 _8790_/Q
 _8791_/Q
 _8792_/Q
 _8793_/Q
 _8794_/Q
 _8795_/Q
 _8796_/Q
 _8797_/Q
 _8798_/Q
 _8799_/Q
 _8800_/Q
 _8801_/Q
 _8802_/Q
 _8803_/Q
 _8804_/Q
 _8805_/Q
 _8806_/Q
 _8807_/Q
 _8808_/Q
 _8809_/Q
 _8810_/Q
 _8811_/Q
 _8812_/Q
 _8813_/Q
 _8814_/Q
 _8815_/Q
 _8816_/Q
 _8817_/Q
 _8818_/Q
 _8819_/Q
 _8820_/Q
 _8821_/Q
 _8822_/Q
 _8823_/Q
 _8824_/Q
 _8825_/Q
 _8826_/Q
 _8827_/Q
 _8828_/Q
 _8829_/Q
 _8830_/Q
 _8831_/Q
 _8832_/Q
 _8833_/Q
 _8834_/Q
 _8835_/Q
 _8836_/Q
 _8837_/Q
 _8838_/Q
 _8839_/Q
 _8840_/Q
 _8841_/Q
 _8842_/Q
 _8843_/Q
 _8844_/Q
 _8845_/Q
 _8846_/Q
 _8847_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 48 input ports missing set_input_delay.
  A1[0]
  A1[1]
  A1[2]
  A1[3]
  A1[4]
  A2[0]
  A2[1]
  A2[2]
  A2[3]
  A2[4]
  A3[0]
  A3[1]
  A3[2]
  A3[3]
  A3[4]
  WD3[0]
  WD3[10]
  WD3[11]
  WD3[12]
  WD3[13]
  WD3[14]
  WD3[15]
  WD3[16]
  WD3[17]
  WD3[18]
  WD3[19]
  WD3[1]
  WD3[20]
  WD3[21]
  WD3[22]
  WD3[23]
  WD3[24]
  WD3[25]
  WD3[26]
  WD3[27]
  WD3[28]
  WD3[29]
  WD3[2]
  WD3[30]
  WD3[31]
  WD3[3]
  WD3[4]
  WD3[5]
  WD3[6]
  WD3[7]
  WD3[8]
  WD3[9]
  WE3
Warning: There are 64 unconstrained endpoints.
  RD1[0]
  RD1[10]
  RD1[11]
  RD1[12]
  RD1[13]
  RD1[14]
  RD1[15]
  RD1[16]
  RD1[17]
  RD1[18]
  RD1[19]
  RD1[1]
  RD1[20]
  RD1[21]
  RD1[22]
  RD1[23]
  RD1[24]
  RD1[25]
  RD1[26]
  RD1[27]
  RD1[28]
  RD1[29]
  RD1[2]
  RD1[30]
  RD1[31]
  RD1[3]
  RD1[4]
  RD1[5]
  RD1[6]
  RD1[7]
  RD1[8]
  RD1[9]
  RD2[0]
  RD2[10]
  RD2[11]
  RD2[12]
  RD2[13]
  RD2[14]
  RD2[15]
  RD2[16]
  RD2[17]
  RD2[18]
  RD2[19]
  RD2[1]
  RD2[20]
  RD2[21]
  RD2[22]
  RD2[23]
  RD2[24]
  RD2[25]
  RD2[26]
  RD2[27]
  RD2[28]
  RD2[29]
  RD2[2]
  RD2[30]
  RD2[31]
  RD2[3]
  RD2[4]
  RD2[5]
  RD2[6]
  RD2[7]
  RD2[8]
  RD2[9]
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.52e-03   4.64e-04   8.79e-09   5.98e-03  68.4%
Combinational          2.31e-03   4.58e-04   1.27e-08   2.76e-03  31.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.82e-03   9.21e-04   2.15e-08   8.74e-03 100.0%
                          89.5%      10.5%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock core_clock
Latency      CRPR       Skew
_7824_/CLK ^
   0.00
_7824_/CLK ^
   0.00      0.00       0.00

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 9.27

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.53
summary_report_end
check_nonpropagated_clocks
core_clock
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/project4/runs/RUN_2025.06.01_17.41.00/results/synthesis/project4.sdf'…
