<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Mar  8 20:35:56 2020" VIVADOVERSION="2019.2.1">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="dtpu" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="test_mode" SIGIS="undef" SIGNAME="External_Ports_test_mode">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dtpu_core_0" PORT="test_mode"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="External_Ports_enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dtpu_core_0" PORT="enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="intr_dtpu" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axis_accelerator_ada_0_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="S_AXIS_0_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_0_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXIS_0_0_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tdest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_0_tdest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXIS_0_0_tid" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_0_tid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_0_0_tlast" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_0_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXIS_0_0_tready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_0_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S_AXIS_0_0_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_0_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_0_0_tvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_0_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="M_AXIS_0_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="m_axis_0_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M_AXIS_0_0_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tdest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="m_axis_0_tdest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="M_AXIS_0_0_tid" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="m_axis_0_tid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_0_0_tlast" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="m_axis_0_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXIS_0_0_tready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="m_axis_0_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="M_AXIS_0_0_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="m_axis_0_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_0_0_tvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="m_axis_0_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="S_AXIS_2_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_2_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXIS_2_0_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tdest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_2_tdest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXIS_2_0_tid" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_2_tid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_2_0_tlast" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_2_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXIS_2_0_tready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_2_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S_AXIS_2_0_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_2_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_2_0_tvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_2_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="12" NAME="S_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_arready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_arvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="12" NAME="S_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_awready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_awvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_bready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_bvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_rready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_rvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_wready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_wvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="S_AXIS_1_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_1_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXIS_1_0_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tdest">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_1_tdest"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXIS_1_0_tid" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_1_tid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_1_0_tlast" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_1_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXIS_1_0_tready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_1_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="S_AXIS_1_0_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_1_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_1_0_tvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_1_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="aclk"/>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="m_axis_aclk"/>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="dtpu_core_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_resetn" SIGIS="rst" SIGNAME="External_Ports_axi_resetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="m_axis_aresetn"/>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axis_aresetn"/>
        <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dtpu_clk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00007FFF" INSTANCE="axis_accelerator_ada_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="S_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axis_accelerator_ada_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axis_accelerator_ada_0_M_AXIS_0" NAME="M_AXIS_0_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="4"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="8"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dtpu_clk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_0_0_tdata"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="M_AXIS_0_0_tdest"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="M_AXIS_0_0_tid"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_0_0_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_0_0_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="M_AXIS_0_0_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_0_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_1_0" NAME="S_AXIS_1_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="4"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="8"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dtpu_clk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_1_0_tdata"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="S_AXIS_1_0_tdest"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="S_AXIS_1_0_tid"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_1_0_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_1_0_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="S_AXIS_1_0_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_1_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_0_0" NAME="S_AXIS_0_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="4"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="8"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dtpu_clk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_0_0_tdata"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="S_AXIS_0_0_tdest"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="S_AXIS_0_0_tid"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_0_0_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_0_0_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="S_AXIS_0_0_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_0_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_2_0" NAME="S_AXIS_2_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="4"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="8"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="dtpu_clk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_2_0_tdata"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="S_AXIS_2_0_tdest"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="S_AXIS_2_0_tid"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_2_0_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_2_0_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="S_AXIS_2_0_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_2_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="16" FULLNAME="/axis_accelerator_ada_0" HWVERSION="2.1" INSTANCE="axis_accelerator_ada_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_accelerator_adapter" VLNV="xilinx.com:ip:axis_accelerator_adapter:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_accelerator_adapter;v=v2_1;d=pg081-axis-accelerator-adapter.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_ADAPTER_ID" VALUE="1"/>
        <PARAMETER NAME="C_N_INPUT_ARGS" VALUE="3"/>
        <PARAMETER NAME="C_N_OUTPUT_ARGS" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXIS_TUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_S_AXIS_TID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXIS_TDEST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_IARG_TYPE" VALUE="0x0000000000000000000000000000000000000000000000010000000000000000"/>
        <PARAMETER NAME="C_AP_IARG_MB_DEPTH" VALUE="0x0000000400000004000000040000000400000004000000040000000200000001"/>
        <PARAMETER NAME="C_AP_IARG_WIDTH" VALUE="0x0000002000000020000000200000002000000020000000400000004000000008"/>
        <PARAMETER NAME="C_AP_IARG_N_DIM" VALUE="0x0000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER NAME="C_AP_IARG_DIM_1" VALUE="0x0000040000000400000004000000040000000400000008000000080000000400"/>
        <PARAMETER NAME="C_AP_IARG_DIM_2" VALUE="0x0000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER NAME="C_AP_IARG_FORMAT_TYPE" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="C_AP_IARG_FORMAT_FACTOR" VALUE="0x0000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER NAME="C_AP_IARG_FORMAT_DIM" VALUE="0x0000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER NAME="C_AP_IARG_0_DWIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AP_IARG_1_DWIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AP_IARG_2_DWIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AP_IARG_3_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_IARG_4_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_IARG_5_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_IARG_6_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_IARG_7_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXIS_TUSER_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXIS_TID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_M_AXIS_TDEST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_OARG_TYPE" VALUE="0x0000000000000000000000000000000000000000000000000000000000000001"/>
        <PARAMETER NAME="C_AP_OARG_MB_DEPTH" VALUE="0x0000000400000004000000040000000400000004000000040000000400000004"/>
        <PARAMETER NAME="C_AP_OARG_WIDTH" VALUE="0x0000002000000020000000200000002000000020000000200000002000000040"/>
        <PARAMETER NAME="C_AP_OARG_N_DIM" VALUE="0x0000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER NAME="C_AP_OARG_DIM" VALUE="0x0000000100000001000000010000040000000001000000010000000100000400000000010000000100000001000004000000000100000001000000010000040000000001000000010000000100000400000000010000000100000001000004000000000100000001000000010000080000000001000000010000000100000008"/>
        <PARAMETER NAME="C_AP_OARG_DIM_1" VALUE="0x0000040000000400000004000000040000000400000004000000040000000800"/>
        <PARAMETER NAME="C_AP_OARG_DIM_2" VALUE="0x0000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER NAME="C_AP_OARG_FORMAT_TYPE" VALUE="0x0000000000000000000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="C_AP_OARG_FORMAT_FACTOR" VALUE="0x0000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER NAME="C_AP_OARG_FORMAT_DIM" VALUE="0x0000000100000001000000010000000100000001000000010000000100000001"/>
        <PARAMETER NAME="C_AP_OARG_0_DWIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AP_OARG_1_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_2_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_3_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_4_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_5_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_6_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_7_DWIDTH" VALUE="32"/>
        <PARAMETER NAME="C_N_INOUT_SCALARS" VALUE="0"/>
        <PARAMETER NAME="C_N_INPUT_SCALARS" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_SCALAR_DWIDTH" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020"/>
        <PARAMETER NAME="C_INPUT_SCALAR_MODE" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_MODE" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="C_AP_ISCALAR_DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_ISCALAR_IO_DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_6_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_7_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_8_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_9_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_10_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_11_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_12_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_13_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_14_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INPUT_SCALAR_15_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_6_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_7_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_8_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_9_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_10_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_11_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_12_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_13_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_14_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_15_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_N_OUTPUT_SCALARS" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_SCALAR_DWIDTH" VALUE="0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020"/>
        <PARAMETER NAME="C_AP_OSCALAR_DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OSCALAR_IO_DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ENABLE_STREAM_CLK" VALUE="0"/>
        <PARAMETER NAME="C_PRMRY_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_S_AXIS_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_NONE" VALUE="2"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="dtpu_axis_accelerator_ada_0_0"/>
        <PARAMETER NAME="C_AP_IARG_0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_IARG_0_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_IARG_0_MB_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_0_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_0_DIM_1" VALUE="1024"/>
        <PARAMETER NAME="C_AP_IARG_0_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_0_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_IARG_0_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_0_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_IARG_2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_IARG_3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_IARG_4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_IARG_5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_IARG_6_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_IARG_7_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_IARG_1_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_IARG_2_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_3_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_IARG_4_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_IARG_5_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_IARG_6_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_IARG_7_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_IARG_1_MB_DEPTH" VALUE="2"/>
        <PARAMETER NAME="C_AP_IARG_2_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_IARG_3_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_IARG_4_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_IARG_5_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_IARG_6_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_IARG_7_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_IARG_1_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_2_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_3_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_4_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_5_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_6_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_7_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_1_DIM_1" VALUE="2048"/>
        <PARAMETER NAME="C_AP_IARG_2_DIM_1" VALUE="2048"/>
        <PARAMETER NAME="C_AP_IARG_3_DIM_1" VALUE="1024"/>
        <PARAMETER NAME="C_AP_IARG_4_DIM_1" VALUE="1024"/>
        <PARAMETER NAME="C_AP_IARG_5_DIM_1" VALUE="1024"/>
        <PARAMETER NAME="C_AP_IARG_6_DIM_1" VALUE="1024"/>
        <PARAMETER NAME="C_AP_IARG_7_DIM_1" VALUE="1024"/>
        <PARAMETER NAME="C_AP_IARG_1_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_2_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_3_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_4_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_5_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_6_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_7_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_1_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_IARG_2_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_IARG_3_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_IARG_4_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_IARG_5_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_IARG_6_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_IARG_7_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_IARG_1_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_2_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_3_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_4_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_5_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_6_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_7_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_1_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_2_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_3_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_4_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_5_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_6_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_IARG_7_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_3_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_4_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_5_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_6_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_7_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AP_OARG_0_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_1_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_OARG_2_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_OARG_3_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_OARG_4_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_OARG_5_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_OARG_6_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_OARG_7_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AP_OARG_0_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_OARG_1_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_OARG_2_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_OARG_3_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_OARG_4_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_OARG_5_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_OARG_6_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_OARG_7_MB_DEPTH" VALUE="4"/>
        <PARAMETER NAME="C_AP_OARG_0_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_1_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_2_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_3_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_4_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_5_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_6_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_7_N_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_0_DIM_1" VALUE="2048"/>
        <PARAMETER NAME="C_AP_OARG_1_DIM_1" VALUE="1024"/>
        <PARAMETER NAME="C_AP_OARG_2_DIM_1" VALUE="1024"/>
        <PARAMETER NAME="C_AP_OARG_3_DIM_1" VALUE="1024"/>
        <PARAMETER NAME="C_AP_OARG_4_DIM_1" VALUE="1024"/>
        <PARAMETER NAME="C_AP_OARG_5_DIM_1" VALUE="1024"/>
        <PARAMETER NAME="C_AP_OARG_6_DIM_1" VALUE="1024"/>
        <PARAMETER NAME="C_AP_OARG_7_DIM_1" VALUE="1024"/>
        <PARAMETER NAME="C_AP_OARG_0_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_1_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_2_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_3_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_4_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_5_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_6_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_7_DIM_2" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_0_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_OARG_1_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_OARG_2_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_OARG_3_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_OARG_4_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_OARG_5_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_OARG_6_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_OARG_7_FORMAT_TYPE" VALUE="NONE"/>
        <PARAMETER NAME="C_AP_OARG_0_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_1_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_2_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_3_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_4_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_5_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_6_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_7_FORMAT_FACTOR" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_0_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_1_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_2_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_3_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_4_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_5_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_6_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_AP_OARG_7_FORMAT_DIM" VALUE="1"/>
        <PARAMETER NAME="C_HAS_AXIS_TID" VALUE="false"/>
        <PARAMETER NAME="C_HAS_AXIS_TDEST" VALUE="false"/>
        <PARAMETER NAME="C_HAS_AXIS_TUSER" VALUE="false"/>
        <PARAMETER NAME="C_IARG_HAS_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_IARG_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_OARG_NUM_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_OARG_HAS_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_OARG_HAS_FIFO" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="C_M_AXIS_HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="C_OSCALAR_0_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_1_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_2_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_3_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_4_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_5_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_6_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_7_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_8_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_9_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_10_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_11_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_12_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_13_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_14_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_OSCALAR_15_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_0_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_1_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_2_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_3_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_4_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_5_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_6_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_7_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_8_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_9_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_10_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_11_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_12_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_13_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_14_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="C_ISCALAR_15_MODE" VALUE="AP_NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00007FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_axi_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_axi_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_0_tvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_0_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_0_tready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_0_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_0_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_0_tlast" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_0_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_0_tid" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_0_0_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_0_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_0_0_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_0_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_0_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_0_0_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_1_tvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_1_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_1_tready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_1_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_1_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_1_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_1_tlast" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_1_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_1_tid" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_1_0_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_1_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_1_0_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_1_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_1_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_1_0_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_2_tvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_2_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_2_tready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_2_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_2_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_2_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_2_tlast" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_2_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_2_tid" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_2_0_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_2_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_2_0_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axis_2_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_s_axis_2_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="S_AXIS_2_0_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_iarg_0_clk" SIGIS="clk" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="csr_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_iarg_0_rst" SIGIS="rst" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="csr_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ap_iarg_0_addr" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="csr_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_iarg_0_ce" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="csr_ce"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ap_iarg_0_we" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="csr_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ap_iarg_0_din" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="csr_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="ap_iarg_0_dout" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="csr_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_iarg_1_clk" SIGIS="clk" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="wm_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_iarg_1_rst" SIGIS="rst" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="wm_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ap_iarg_1_addr" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="wm_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_iarg_1_ce" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="wm_ce"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="ap_iarg_1_we" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="wm_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="ap_iarg_1_din" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="wm_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ap_iarg_1_dout" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="wm_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="ap_fifo_iarg_2_dout" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_fifo_iarg_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="infifo_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_fifo_iarg_2_read" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_fifo_iarg_2_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="infifo_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_fifo_iarg_2_empty_n" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_fifo_iarg_2_empty_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="infifo_is_empty"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_axi_resetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_resetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tvalid" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="M_AXIS_0_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_0_tready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="M_AXIS_0_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="M_AXIS_0_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_0_tlast" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="M_AXIS_0_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_0_tid" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="M_AXIS_0_0_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_0_tdest" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tdest">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="M_AXIS_0_0_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axis_0_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_m_axis_0_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_imp" PORT="M_AXIS_0_0_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="ap_fifo_oarg_0_din" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_fifo_oarg_0_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="outfifo_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_fifo_oarg_0_write" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_fifo_oarg_0_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="outfifo_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_fifo_oarg_0_full_n" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_fifo_oarg_0_full_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="outfifo_is_full"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="aresetn" SIGIS="rst" SIGNAME="axis_accelerator_ada_0_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_start" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="cs_start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_ready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="cs_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_done" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="cs_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ap_continue" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_continue">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="cs_continue"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_idle" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dtpu_core_0" PORT="cs_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="axis_accelerator_ada_0_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="intr_dtpu"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="13"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dtpu_clk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_accelerator_ada_0_M_AXIS_0" NAME="M_AXIS_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="4"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="8"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dtpu_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_0_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="m_axis_0_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="m_axis_0_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_0_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_0_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_0_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_0_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_0_0" NAME="S_AXIS_0" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="4"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="8"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dtpu_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_0_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_0_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_0_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_0_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_0_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_0_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_0_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_1_0" NAME="S_AXIS_1" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="4"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="8"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dtpu_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_1_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_1_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_1_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_1_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_1_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_1_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_1_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS_2_0" NAME="S_AXIS_2" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="4"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="4"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="8"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="dtpu_clk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_2_tdata"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="s_axis_2_tdest"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="s_axis_2_tid"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_2_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_2_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_2_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_2_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dtpu_core_0_input_fifo" NAME="AP_FIFO_IARG_2" TYPE="TARGET" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="ap_fifo_iarg_2_empty_n"/>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="ap_fifo_iarg_2_dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="ap_fifo_iarg_2_read"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dtpu_core_0_output_fifo" NAME="AP_FIFO_OARG_0" TYPE="TARGET" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="ap_fifo_oarg_0_full_n"/>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="ap_fifo_oarg_0_din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="ap_fifo_oarg_0_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dtpu_core_0_csr_mem_interface" NAME="AP_BRAM_IARG_0" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="1024"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="8"/>
          <PARAMETER NAME="MEM_ECC" VALUE="no"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="ap_iarg_0_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="ap_iarg_0_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="ap_iarg_0_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="ap_iarg_0_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ap_iarg_0_ce"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="ap_iarg_0_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="ap_iarg_0_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dtpu_core_0_weight_mem_interface" NAME="AP_BRAM_IARG_1" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MEM_ECC" VALUE="no"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="ap_iarg_1_addr"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="ap_iarg_1_clk"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="ap_iarg_1_din"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="ap_iarg_1_dout"/>
            <PORTMAP LOGICAL="EN" PHYSICAL="ap_iarg_1_ce"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="ap_iarg_1_rst"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="ap_iarg_1_we"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_accelerator_ada_0_AP_CTRL" NAME="AP_CTRL" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ap_continue" PHYSICAL="ap_continue"/>
            <PORTMAP LOGICAL="ap_done" PHYSICAL="ap_done"/>
            <PORTMAP LOGICAL="ap_idle" PHYSICAL="ap_idle"/>
            <PORTMAP LOGICAL="ap_ready" PHYSICAL="ap_ready"/>
            <PORTMAP LOGICAL="ap_start" PHYSICAL="ap_start"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dtpu_core_0" HWVERSION="1.0" INSTANCE="dtpu_core_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dtpu_core" VLNV="xilinx.com:module_ref:dtpu_core:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DATA_WIDTH_MAC" VALUE="4"/>
        <PARAMETER NAME="ROWS" VALUE="3"/>
        <PARAMETER NAME="COLUMNS" VALUE="3"/>
        <PARAMETER NAME="SIZE_WMEMORY" VALUE="8196"/>
        <PARAMETER NAME="SIZE_CSR" VALUE="1024"/>
        <PARAMETER NAME="DATA_WIDTH_CSR" VALUE="8"/>
        <PARAMETER NAME="DATA_WIDTH_WMEMORY" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH_FIFO_IN" VALUE="64"/>
        <PARAMETER NAME="DATA_WIDTH_FIFO_OUT" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="dtpu_dtpu_core_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="axis_accelerator_ada_0_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="test_mode" SIGIS="undef" SIGNAME="External_Ports_test_mode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="test_mode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="External_Ports_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="csr_address" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_0_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="csr_clk" SIGIS="clk" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_0_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="csr_din" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_0_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="csr_dout" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_0_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="csr_ce" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_0_ce"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="csr_reset" SIGIS="rst" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_0_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="csr_we" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_0_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_0_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wm_address" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_1_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wm_clk" SIGIS="clk" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_1_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="wm_din" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_1_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="wm_dout" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_1_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wm_ce" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_ce">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_1_ce"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wm_reset" SIGIS="rst" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_1_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wm_we" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_iarg_1_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_iarg_1_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="infifo_is_empty" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_fifo_iarg_2_empty_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_fifo_iarg_2_empty_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="infifo_dout" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_fifo_iarg_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_fifo_iarg_2_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="infifo_read" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_fifo_iarg_2_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_fifo_iarg_2_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="outfifo_is_full" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_fifo_oarg_0_full_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_fifo_oarg_0_full_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="outfifo_din" RIGHT="0" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_fifo_oarg_0_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_fifo_oarg_0_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="outfifo_write" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_fifo_oarg_0_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_fifo_oarg_0_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cs_continue" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_continue">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_continue"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cs_done" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cs_idle" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_idle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_idle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cs_ready" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cs_start" SIGIS="undef" SIGNAME="axis_accelerator_ada_0_ap_start">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_accelerator_ada_0" PORT="ap_start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dtpu_core_0_csr_mem_interface" NAME="csr_mem_interface" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="no"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="8"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="1024"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="csr_ce"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="csr_dout"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="csr_din"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="csr_we"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="csr_address"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="csr_clk"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="csr_reset"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dtpu_core_0_weight_mem_interface" NAME="weight_mem_interface" TYPE="INITIATOR" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="BRAM_CTRL"/>
          <PARAMETER NAME="MEM_ECC" VALUE="no"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="64"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="READ_WRITE_MODE"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="EN" PHYSICAL="wm_ce"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="wm_dout"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="wm_din"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wm_we"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="wm_address"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="wm_clk"/>
            <PORTMAP LOGICAL="RST" PHYSICAL="wm_reset"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dtpu_core_0_input_fifo" NAME="input_fifo" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_read:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="RD_DATA" PHYSICAL="infifo_dout"/>
            <PORTMAP LOGICAL="RD_EN" PHYSICAL="infifo_read"/>
            <PORTMAP LOGICAL="EMPTY_N" PHYSICAL="infifo_is_empty"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="dtpu_core_0_output_fifo" NAME="output_fifo" TYPE="INITIATOR" VLNV="xilinx.com:interface:acc_fifo_write:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="WR_DATA" PHYSICAL="outfifo_din"/>
            <PORTMAP LOGICAL="WR_EN" PHYSICAL="outfifo_write"/>
            <PORTMAP LOGICAL="FULL_N" PHYSICAL="outfifo_is_full"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_accelerator_ada_0_AP_CTRL" NAME="control_interface" TYPE="TARGET" VLNV="xilinx.com:interface:acc_handshake:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ap_start" PHYSICAL="cs_start"/>
            <PORTMAP LOGICAL="ap_ready" PHYSICAL="cs_ready"/>
            <PORTMAP LOGICAL="ap_done" PHYSICAL="cs_done"/>
            <PORTMAP LOGICAL="ap_continue" PHYSICAL="cs_continue"/>
            <PORTMAP LOGICAL="ap_idle" PHYSICAL="cs_idle"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
