// Seed: 1322088735
module module_0 #(
    parameter id_1 = 32'd88
);
  wire _id_1, id_2[id_1  .  id_1 : id_1];
  wire id_3, id_4;
  wire id_5, id_6, id_7, id_8;
  parameter id_9 = 1;
  parameter id_10 = id_9;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_1;
  logic id_3;
  assign id_1 = id_3;
endmodule
module module_2 #(
    parameter id_6 = 32'd63
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10[-1'b0 : id_6],
    id_11
);
  inout wire id_11;
  input logic [7:0] id_10;
  and primCall (id_11, id_4, id_5, id_7, id_8);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire _id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_9 = id_7 - id_8 == id_4;
  module_0 modCall_1 ();
endmodule
