# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano_processor_V2.srcs/sources_1/new/Adder_4bit.vhd" \
"../../../../../nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd" \
"../../../../../nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/HA.vhd" \
"../../../../../Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd" \
"../../../../Nano_processor_V2.srcs/sim_1/new/Sim_adder_4bit.vhd" \

# Do not sort compile order
nosort
