//----------------------------------------design---------------------------------------------------
module encoder_2_1(input [1:0]D ,output y);
  assign y=(D==2'b01 | D==2'b10) ? 1'b1:1'b0;
endmodule 

//---------------------------------------test_bench-------------------------------------------------
module tb;
   reg [1:0]D;
wire y;
  encoder_2_1  en1(D,y);
initial begin
  $monitor("D=%b -> y=%b", D, y);
  D = 2'b00; #1;   
  D = 2'b01; #1;   
  D = 2'b10; #1;   
  D = 2'b11; #1;   
end
endmodule
