$date
	Tue Aug 12 16:49:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! parity_ok $end
$var wire 4 " counter [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ data_in $end
$var reg 1 % mode $end
$var reg 1 & reset $end
$var reg 1 ' valid $end
$scope module u1 $end
$var wire 1 # clk $end
$var wire 1 $ data_in $end
$var wire 1 % mode $end
$var wire 1 & reset $end
$var wire 1 ' valid $end
$var reg 4 ( counter [3:0] $end
$var reg 1 ) curr_state $end
$var reg 1 * next_state $end
$var reg 1 ! parity_ok $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
b0 (
0'
1&
0%
0$
0#
b0 "
0!
$end
#5000
1#
#10000
1*
0#
1$
1'
0&
#15000
0*
b1 "
b1 (
1)
1#
#20000
0#
#25000
1*
b10 "
b10 (
0)
1#
#30000
0*
0#
0$
#35000
b11 "
b11 (
1#
#40000
1*
0#
1$
#45000
0*
b100 "
b100 (
1)
1#
#50000
1*
0#
0$
#55000
b101 "
b101 (
1#
#60000
0#
#65000
b110 "
b110 (
1#
#70000
0#
#75000
b111 "
b111 (
1#
#80000
0*
0#
1$
#85000
1*
b1000 "
b1000 (
0)
1#
#90000
0#
#95000
0*
1!
b0 "
b0 (
1)
1#
#100000
0#
