// Seed: 3501646476
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output id_1
);
  type_4(
      1, 1
  );
  logic id_2;
endmodule
