{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 23:31:41 2016 " "Info: Processing started: Thu Jun 16 23:31:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CIRCUITO -c CIRCUITO " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CIRCUITO -c CIRCUITO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CIRCUITO.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file CIRCUITO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIRCUITO-CIR " "Info: Found design unit 1: CIRCUITO-CIR" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PROJETO12-PROJ12 " "Info: Found design unit 2: PROJETO12-PROJ12" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 75 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 CIRCUITO " "Info: Found entity 1: CIRCUITO" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 PROJETO12 " "Info: Found entity 2: PROJETO12" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "CIRCUITO " "Info: Elaborating entity \"CIRCUITO\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROJETO12 PROJETO12:FF0 " "Info: Elaborating entity \"PROJETO12\" for hierarchy \"PROJETO12:FF0\"" {  } { { "CIRCUITO.vhd" "FF0" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PROJETO12:FF5\|QSTATE High " "Critical Warning: Register PROJETO12:FF5\|QSTATE will power up to High" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PROJETO12:FF4\|QSTATE High " "Critical Warning: Register PROJETO12:FF4\|QSTATE will power up to High" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "PROJETO12:FF3\|QSTATE High " "Critical Warning: Register PROJETO12:FF3\|QSTATE will power up to High" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Info: Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Allocated 222 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 23:31:44 2016 " "Info: Processing ended: Thu Jun 16 23:31:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 23:31:47 2016 " "Info: Processing started: Thu Jun 16 23:31:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "CIRCUITO EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"CIRCUITO\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "37 Top " "Info: Previous placement does not exist for 37 of 37 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "Warning: No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0 " "Info: Pin S0 not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { S0 } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1 " "Info: Pin S1 not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { S1 } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[2\] " "Info: Pin D\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { D[2] } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 5 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[1\] " "Info: Pin D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { D[1] } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 5 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[0\] " "Info: Pin D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { D[0] } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 5 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[3\] " "Info: Pin D\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { D[3] } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 5 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[6\] " "Info: Pin D\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { D[6] } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 5 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[5\] " "Info: Pin D\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { D[5] } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 5 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[4\] " "Info: Pin D\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { D[4] } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 5 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[7\] " "Info: Pin D\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { D[7] } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 5 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INICIA " "Info: Pin INICIA not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { INICIA } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 6 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { INICIA } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { INICIA } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Info: Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { CLOCK } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 6 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node CLOCK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROJETO12:FF2\|QSTATE " "Info: Destination node PROJETO12:FF2\|QSTATE" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF2|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF2|QSTATE } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { CLOCK } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 6 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PROJETO12:FF3\|QSTATE  " "Info: Automatically promoted node PROJETO12:FF3\|QSTATE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROJETO12:FF4\|QSTATE " "Info: Destination node PROJETO12:FF4\|QSTATE" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF4|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF4|QSTATE } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~41 " "Info: Destination node Mux0~41" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 40 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~41 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~41 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~43 " "Info: Destination node Mux0~43" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 40 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~43 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~43 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUX1 " "Info: Destination node AUX1" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 14 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUX1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUX1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROJETO12:FF3\|QSTATE~6 " "Info: Destination node PROJETO12:FF3\|QSTATE~6" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF3|QSTATE~6 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF3|QSTATE~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF3|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF3|QSTATE } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "INICIA (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node INICIA (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUX1 " "Info: Destination node AUX1" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 14 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUX1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUX1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { INICIA } } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 6 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { INICIA } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { INICIA } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUX1  " "Info: Automatically promoted node AUX1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 14 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUX1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUX1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.30 8 2 0 " "Info: Number of I/O pins in group: 10 (unused VREF, 3.30 VCCIO, 8 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.707 ns register register " "Info: Estimated most critical path is register to register delay of 0.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PROJETO12:FF2\|QSTATE 1 REG LAB_X10_Y19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y19; Fanout = 4; REG Node = 'PROJETO12:FF2\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF2|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.275 ns) 0.623 ns PROJETO12:FF0\|QSTATE~34 2 COMB LAB_X10_Y19 1 " "Info: 2: + IC(0.348 ns) + CELL(0.275 ns) = 0.623 ns; Loc. = LAB_X10_Y19; Fanout = 1; COMB Node = 'PROJETO12:FF0\|QSTATE~34'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { PROJETO12:FF2|QSTATE PROJETO12:FF0|QSTATE~34 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.707 ns PROJETO12:FF0\|QSTATE 3 REG LAB_X10_Y19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.707 ns; Loc. = LAB_X10_Y19; Fanout = 2; REG Node = 'PROJETO12:FF0\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { PROJETO12:FF0|QSTATE~34 PROJETO12:FF0|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 50.78 % ) " "Info: Total cell delay = 0.359 ns ( 50.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.348 ns ( 49.22 % ) " "Info: Total interconnect delay = 0.348 ns ( 49.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { PROJETO12:FF2|QSTATE PROJETO12:FF0|QSTATE~34 PROJETO12:FF0|QSTATE } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y23 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0 0 " "Info: Pin \"S0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1 0 " "Info: Pin \"S1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.fit.smsg " "Info: Generated suppressed messages file C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Allocated 267 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 23:31:54 2016 " "Info: Processing ended: Thu Jun 16 23:31:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 23:31:57 2016 " "Info: Processing started: Thu Jun 16 23:31:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Allocated 241 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 23:32:04 2016 " "Info: Processing ended: Thu Jun 16 23:32:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 23:32:16 2016 " "Info: Processing started: Thu Jun 16 23:32:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CIRCUITO -c CIRCUITO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 6 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "PROJETO12:FF4\|QSTATE " "Info: Detected ripple clock \"PROJETO12:FF4\|QSTATE\" as buffer" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROJETO12:FF4\|QSTATE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PROJETO12:FF2\|QSTATE " "Info: Detected ripple clock \"PROJETO12:FF2\|QSTATE\" as buffer" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROJETO12:FF2\|QSTATE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "PROJETO12:FF3\|QSTATE " "Info: Detected ripple clock \"PROJETO12:FF3\|QSTATE\" as buffer" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PROJETO12:FF3\|QSTATE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register PROJETO12:FF8\|QSTATE PROJETO12:FF6\|QSTATE 420.17 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 420.17 MHz between source register \"PROJETO12:FF8\|QSTATE\" and destination register \"PROJETO12:FF6\|QSTATE\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.767 ns + Longest register register " "Info: + Longest register to register delay is 0.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PROJETO12:FF8\|QSTATE 1 REG LCFF_X7_Y19_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y19_N3; Fanout = 3; REG Node = 'PROJETO12:FF8\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF8|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.371 ns) 0.683 ns PROJETO12:FF6\|QSTATE~28 2 COMB LCCOMB_X7_Y19_N14 1 " "Info: 2: + IC(0.312 ns) + CELL(0.371 ns) = 0.683 ns; Loc. = LCCOMB_X7_Y19_N14; Fanout = 1; COMB Node = 'PROJETO12:FF6\|QSTATE~28'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { PROJETO12:FF8|QSTATE PROJETO12:FF6|QSTATE~28 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.767 ns PROJETO12:FF6\|QSTATE 3 REG LCFF_X7_Y19_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.767 ns; Loc. = LCFF_X7_Y19_N15; Fanout = 3; REG Node = 'PROJETO12:FF6\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { PROJETO12:FF6|QSTATE~28 PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.455 ns ( 59.32 % ) " "Info: Total cell delay = 0.455 ns ( 59.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 40.68 % ) " "Info: Total interconnect delay = 0.312 ns ( 40.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { PROJETO12:FF8|QSTATE PROJETO12:FF6|QSTATE~28 PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.767 ns" { PROJETO12:FF8|QSTATE {} PROJETO12:FF6|QSTATE~28 {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.371ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 7.616 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 7.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.787 ns) 2.736 ns PROJETO12:FF2\|QSTATE 2 REG LCFF_X10_Y19_N1 4 " "Info: 2: + IC(0.950 ns) + CELL(0.787 ns) = 2.736 ns; Loc. = LCFF_X10_Y19_N1; Fanout = 4; REG Node = 'PROJETO12:FF2\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { CLOCK PROJETO12:FF2|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 3.996 ns PROJETO12:FF3\|QSTATE 3 REG LCFF_X9_Y19_N29 6 " "Info: 3: + IC(0.473 ns) + CELL(0.787 ns) = 3.996 ns; Loc. = LCFF_X9_Y19_N29; Fanout = 6; REG Node = 'PROJETO12:FF3\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.000 ns) 6.065 ns PROJETO12:FF3\|QSTATE~clkctrl 4 COMB CLKCTRL_G5 3 " "Info: 4: + IC(2.069 ns) + CELL(0.000 ns) = 6.065 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'PROJETO12:FF3\|QSTATE~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 7.616 ns PROJETO12:FF6\|QSTATE 5 REG LCFF_X7_Y19_N15 3 " "Info: 5: + IC(1.014 ns) + CELL(0.537 ns) = 7.616 ns; Loc. = LCFF_X7_Y19_N15; Fanout = 3; REG Node = 'PROJETO12:FF6\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 40.84 % ) " "Info: Total cell delay = 3.110 ns ( 40.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.506 ns ( 59.16 % ) " "Info: Total interconnect delay = 4.506 ns ( 59.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 7.616 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 7.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.787 ns) 2.736 ns PROJETO12:FF2\|QSTATE 2 REG LCFF_X10_Y19_N1 4 " "Info: 2: + IC(0.950 ns) + CELL(0.787 ns) = 2.736 ns; Loc. = LCFF_X10_Y19_N1; Fanout = 4; REG Node = 'PROJETO12:FF2\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { CLOCK PROJETO12:FF2|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 3.996 ns PROJETO12:FF3\|QSTATE 3 REG LCFF_X9_Y19_N29 6 " "Info: 3: + IC(0.473 ns) + CELL(0.787 ns) = 3.996 ns; Loc. = LCFF_X9_Y19_N29; Fanout = 6; REG Node = 'PROJETO12:FF3\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.000 ns) 6.065 ns PROJETO12:FF3\|QSTATE~clkctrl 4 COMB CLKCTRL_G5 3 " "Info: 4: + IC(2.069 ns) + CELL(0.000 ns) = 6.065 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'PROJETO12:FF3\|QSTATE~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 7.616 ns PROJETO12:FF8\|QSTATE 5 REG LCFF_X7_Y19_N3 3 " "Info: 5: + IC(1.014 ns) + CELL(0.537 ns) = 7.616 ns; Loc. = LCFF_X7_Y19_N3; Fanout = 3; REG Node = 'PROJETO12:FF8\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF8|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 40.84 % ) " "Info: Total cell delay = 3.110 ns ( 40.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.506 ns ( 59.16 % ) " "Info: Total interconnect delay = 4.506 ns ( 59.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF8|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF8|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF8|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF8|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { PROJETO12:FF8|QSTATE PROJETO12:FF6|QSTATE~28 PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.767 ns" { PROJETO12:FF8|QSTATE {} PROJETO12:FF6|QSTATE~28 {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.312ns 0.000ns } { 0.000ns 0.371ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF8|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF8|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { PROJETO12:FF6|QSTATE {} } {  } {  } "" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK S0 PROJETO12:FF6\|QSTATE 12.692 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"S0\" through register \"PROJETO12:FF6\|QSTATE\" is 12.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 7.616 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 7.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.787 ns) 2.736 ns PROJETO12:FF2\|QSTATE 2 REG LCFF_X10_Y19_N1 4 " "Info: 2: + IC(0.950 ns) + CELL(0.787 ns) = 2.736 ns; Loc. = LCFF_X10_Y19_N1; Fanout = 4; REG Node = 'PROJETO12:FF2\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { CLOCK PROJETO12:FF2|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 3.996 ns PROJETO12:FF3\|QSTATE 3 REG LCFF_X9_Y19_N29 6 " "Info: 3: + IC(0.473 ns) + CELL(0.787 ns) = 3.996 ns; Loc. = LCFF_X9_Y19_N29; Fanout = 6; REG Node = 'PROJETO12:FF3\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.000 ns) 6.065 ns PROJETO12:FF3\|QSTATE~clkctrl 4 COMB CLKCTRL_G5 3 " "Info: 4: + IC(2.069 ns) + CELL(0.000 ns) = 6.065 ns; Loc. = CLKCTRL_G5; Fanout = 3; COMB Node = 'PROJETO12:FF3\|QSTATE~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 7.616 ns PROJETO12:FF6\|QSTATE 5 REG LCFF_X7_Y19_N15 3 " "Info: 5: + IC(1.014 ns) + CELL(0.537 ns) = 7.616 ns; Loc. = LCFF_X7_Y19_N15; Fanout = 3; REG Node = 'PROJETO12:FF6\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 40.84 % ) " "Info: Total cell delay = 3.110 ns ( 40.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.506 ns ( 59.16 % ) " "Info: Total interconnect delay = 4.506 ns ( 59.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.826 ns + Longest register pin " "Info: + Longest register to pin delay is 4.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PROJETO12:FF6\|QSTATE 1 REG LCFF_X7_Y19_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y19_N15; Fanout = 3; REG Node = 'PROJETO12:FF6\|QSTATE'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.438 ns) 0.970 ns S0~8 2 COMB LCCOMB_X8_Y19_N16 1 " "Info: 2: + IC(0.532 ns) + CELL(0.438 ns) = 0.970 ns; Loc. = LCCOMB_X8_Y19_N16; Fanout = 1; COMB Node = 'S0~8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { PROJETO12:FF6|QSTATE S0~8 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(2.642 ns) 4.826 ns S0 3 PIN PIN_M2 0 " "Info: 3: + IC(1.214 ns) + CELL(2.642 ns) = 4.826 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'S0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { S0~8 S0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.080 ns ( 63.82 % ) " "Info: Total cell delay = 3.080 ns ( 63.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.746 ns ( 36.18 % ) " "Info: Total interconnect delay = 1.746 ns ( 36.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.826 ns" { PROJETO12:FF6|QSTATE S0~8 S0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.826 ns" { PROJETO12:FF6|QSTATE {} S0~8 {} S0 {} } { 0.000ns 0.532ns 1.214ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.616 ns" { CLOCK PROJETO12:FF2|QSTATE PROJETO12:FF3|QSTATE PROJETO12:FF3|QSTATE~clkctrl PROJETO12:FF6|QSTATE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.616 ns" { CLOCK {} CLOCK~combout {} PROJETO12:FF2|QSTATE {} PROJETO12:FF3|QSTATE {} PROJETO12:FF3|QSTATE~clkctrl {} PROJETO12:FF6|QSTATE {} } { 0.000ns 0.000ns 0.950ns 0.473ns 2.069ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.826 ns" { PROJETO12:FF6|QSTATE S0~8 S0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.826 ns" { PROJETO12:FF6|QSTATE {} S0~8 {} S0 {} } { 0.000ns 0.532ns 1.214ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "D\[6\] S0 11.442 ns Longest " "Info: Longest tpd from source pin \"D\[6\]\" to destination pin \"S0\" is 11.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns D\[6\] 1 PIN PIN_AC7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC7; Fanout = 1; PIN Node = 'D\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.592 ns) + CELL(0.438 ns) 6.870 ns Mux0~44 2 COMB LCCOMB_X8_Y19_N10 2 " "Info: 2: + IC(5.592 ns) + CELL(0.438 ns) = 6.870 ns; Loc. = LCCOMB_X8_Y19_N10; Fanout = 2; COMB Node = 'Mux0~44'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { D[6] Mux0~44 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.275 ns) 7.586 ns S0~8 3 COMB LCCOMB_X8_Y19_N16 1 " "Info: 3: + IC(0.441 ns) + CELL(0.275 ns) = 7.586 ns; Loc. = LCCOMB_X8_Y19_N16; Fanout = 1; COMB Node = 'S0~8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { Mux0~44 S0~8 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(2.642 ns) 11.442 ns S0 4 PIN PIN_M2 0 " "Info: 4: + IC(1.214 ns) + CELL(2.642 ns) = 11.442 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'S0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.856 ns" { S0~8 S0 } "NODE_NAME" } } { "CIRCUITO.vhd" "" { Text "C:/Users/ACCIO/Documents/02 - UFU/DISCIPLINAS/ELETRÔNICA DIGITAL/EDG - Arquivos Estudantes/VHDL - PROJETOS/PROJETO18/CIRCUITO.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.195 ns ( 36.66 % ) " "Info: Total cell delay = 4.195 ns ( 36.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.247 ns ( 63.34 % ) " "Info: Total interconnect delay = 7.247 ns ( 63.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.442 ns" { D[6] Mux0~44 S0~8 S0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.442 ns" { D[6] {} D[6]~combout {} Mux0~44 {} S0~8 {} S0 {} } { 0.000ns 0.000ns 5.592ns 0.441ns 1.214ns } { 0.000ns 0.840ns 0.438ns 0.275ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Allocated 174 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 23:32:17 2016 " "Info: Processing ended: Thu Jun 16 23:32:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
