library ieee;
use ieee.std_logic_1164.all;
entity AND2_1 is
    port (
        A : in std_logic;
        B : in std_logic;
        Y : out std_logic
    );
end entity AND2_1;

architecture Dataflow of AND2_1 is
    begin
        Y <= A and B;

end architecture Dataflow;
