gateway design autom cydebot electron design autom compani verilog hdl origin autom integr design system renam gateway design autom compani wa privat held time dr prabhu goel inventor podem test gener algorithm verilog hdl wa design phil moorbi wa becom chief design verilogxl corpor fellow cadenc design system gateway design autom grew rapidli success verilogxl wa final acquir cadenc design system san jose citat ad refer goel role podem invent briefli describ alberto sangiovannivincentelli novemberdecemb tide eda ieee design test comput view septemb uc berkeley web site design autom confer award pdf dac web site verilogcom view septemb