[10/06 17:47:22      0s] 
[10/06 17:47:22      0s] Cadence Innovus(TM) Implementation System.
[10/06 17:47:22      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/06 17:47:22      0s] 
[10/06 17:47:22      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[10/06 17:47:22      0s] Options:	
[10/06 17:47:22      0s] Date:		Wed Oct  6 17:47:22 2021
[10/06 17:47:22      0s] Host:		vlsicadclient05 (x86_64 w/Linux 3.10.0-957.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
[10/06 17:47:22      0s] OS:		Red Hat Enterprise Linux Workstation release 7.6 (Maipo)
[10/06 17:47:22      0s] 
[10/06 17:47:22      0s] License:
[10/06 17:47:22      0s] 		invs	Innovus Implementation System	17.1	Denied
[10/06 17:47:22      0s] 		invsb	Innovus Implementation System Basic	17.1	checkout succeeded
[10/06 17:47:22      0s] 		4 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/06 17:47:48      8s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[10/06 17:47:48      8s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[10/06 17:47:48      8s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[10/06 17:47:48      8s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[10/06 17:47:48      8s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[10/06 17:47:48      8s] @(#)CDS: CPE v17.12-s076
[10/06 17:47:48      8s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[10/06 17:47:48      8s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[10/06 17:47:48      8s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[10/06 17:47:48      8s] @(#)CDS: RCDB 11.10
[10/06 17:47:48      8s] --- Running on vlsicadclient05 (x86_64 w/Linux 3.10.0-957.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB) ---
[10/06 17:47:48      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_27638_vlsicadclient05_cad5_3D69GH.

[10/06 17:47:48      8s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[10/06 17:47:49      8s] Sourcing startup file ./enc.tcl
[10/06 17:47:49      8s] <CMD> setNanoRouteMode -routeIgnoreAntennaTopCellPin false
[10/06 17:47:49      8s] <CMD> set_message -suppress -id IMPLF-201
[10/06 17:47:49      8s] <CMD> set_message -suppress -id TECHLIB-436
[10/06 17:47:49      8s] <CMD> set_message -suppress -id IMPEXT-2760
[10/06 17:47:49      8s] <CMD> set_message -suppress -id IMPEXT-2710
[10/06 17:47:49      8s] <CMD> set_message -suppress -id IMPEXT-2771
[10/06 17:47:49      8s] <CMD> set_message -suppress -id IMPEXT-6140
[10/06 17:47:49      8s] <CMD> set_message -suppress -id NRDB-728
[10/06 17:47:49      8s] <CMD> set_message -suppress -id NRDB-2077
[10/06 17:47:49      8s] <CMD> set_message -suppress -id NRDB-2078
[10/06 17:47:49      8s] 
[10/06 17:47:49      8s] **INFO:  MMMC transition support version v31-84 
[10/06 17:47:49      8s] 
[10/06 17:47:49      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/06 17:47:49      8s] <CMD> suppressMessage ENCEXT-2799
[10/06 17:47:49      8s] <CMD> getVersion
[10/06 17:47:50      8s] <CMD> getDrawView
[10/06 17:47:50      8s] <CMD> loadWorkspace -name Physical
[10/06 17:47:50      8s] <CMD> win
[10/06 17:48:35     15s] <CMD> set conf_qxconf_file NULL
[10/06 17:48:35     15s] <CMD> set conf_qxlib_file NULL
[10/06 17:48:35     15s] <CMD> set defHierChar /
[10/06 17:48:35     15s] <CMD> set init_design_settop 0
[10/06 17:48:35     15s] <CMD> set init_gnd_net VSS
[10/06 17:48:35     15s] <CMD> set init_lef_file {LIBS/lef/gsclib045.fixed2.lef LIBS/lef/MEM2_128X32.lef LIBS/lef/MEM1_256X32.lef LIBS/lef/pads.lef}
[10/06 17:48:35     15s] <CMD> set init_mmmc_file DATA/mmmc.tcl
[10/06 17:48:35     15s] <CMD> set init_pwr_net VDD
[10/06 17:48:35     15s] <CMD> set init_verilog DATA/leon.v.gz
[10/06 17:48:40     16s] <CMD> init_design
[10/06 17:48:40     16s] #% Begin Load MMMC data ... (date=10/06 17:48:40, mem=454.6M)
[10/06 17:48:40     16s] #% End Load MMMC data ... (date=10/06 17:48:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=454.6M, current mem=450.9M)
[10/06 17:48:40     16s] 
[10/06 17:48:40     16s] Loading LEF file LIBS/lef/gsclib045.fixed2.lef ...
[10/06 17:48:40     16s] Set DBUPerIGU to M2 pitch 400.
[10/06 17:48:40     16s] 
[10/06 17:48:40     16s] Loading LEF file LIBS/lef/MEM2_128X32.lef ...
[10/06 17:48:40     16s] 
[10/06 17:48:40     16s] Loading LEF file LIBS/lef/MEM1_256X32.lef ...
[10/06 17:48:40     16s] 
[10/06 17:48:40     16s] Loading LEF file LIBS/lef/pads.lef ...
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BUMPCELL' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'A[0]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'A[1]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'A[2]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'A[3]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'A[4]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'A[5]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'A[6]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'A[7]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'CE' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'CK' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'D[0]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'D[10]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'D[11]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'D[12]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'D[13]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] **WARN: (IMPLF-200):	Pin 'D[14]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:48:40     16s] Type 'man IMPLF-200' for more detail.
[10/06 17:48:40     16s] 
[10/06 17:48:40     16s] viaInitial starts at Wed Oct  6 17:48:40 2021
viaInitial ends at Wed Oct  6 17:48:40 2021
Loading view definition file from DATA/mmmc.tcl
[10/06 17:48:40     16s] Reading slow timing library '/home/cad5/Week5/PNRLeonLab/RAK_18.1_blockImplementation/LIBS/lib/max/slow.lib' ...
[10/06 17:48:41     17s] Read 477 cells in library 'gpdk045bc' 
[10/06 17:48:41     17s] Reading slow timing library '/home/cad5/Week5/PNRLeonLab/RAK_18.1_blockImplementation/LIBS/lib/min/MEM1_256X32_slow.lib' ...
[10/06 17:48:41     17s] **ERROR: (TECHLIB-1198):	The 'index_2' is defined but its corresponding 'variable_2' is not defined for template 'lu_table_template' 'load_template'. This may lead to undesirable analysis results. (File /home/cad5/Week5/PNRLeonLab/RAK_18.1_blockImplementation/LIBS/lib/min/MEM1_256X32_slow.lib, Line 135)
Read 1 cells in library 'MEM1_256X32' 
[10/06 17:48:41     17s] Reading slow timing library '/home/cad5/Week5/PNRLeonLab/RAK_18.1_blockImplementation/LIBS/lib/min/MEM2_128X32_slow.lib' ...
[10/06 17:48:41     17s] **ERROR: (TECHLIB-1198):	The 'index_2' is defined but its corresponding 'variable_2' is not defined for template 'lu_table_template' 'load_template'. This may lead to undesirable analysis results. (File /home/cad5/Week5/PNRLeonLab/RAK_18.1_blockImplementation/LIBS/lib/min/MEM2_128X32_slow.lib, Line 135)
Read 1 cells in library 'MEM2_128X32' 
[10/06 17:48:41     17s] Reading fast timing library '/home/cad5/Week5/PNRLeonLab/RAK_18.1_blockImplementation/LIBS/lib/min/fast.lib' ...
[10/06 17:48:41     17s] **WARN: (TECHLIB-9153):	Duplicate definition for attribute 'dont_use' encountered. The last definition will be retained. (File /home/cad5/Week5/PNRLeonLab/RAK_18.1_blockImplementation/LIBS/lib/min/fast.lib, Line 19302)
[10/06 17:48:41     17s] Read 477 cells in library 'gpdk045wc' 
[10/06 17:48:41     17s] *** End library_loading (cpu=0.01min, real=0.02min, mem=13.5M, fe_cpu=0.29min, fe_real=1.32min, fe_mem=553.1M) ***
[10/06 17:48:41     17s] #% Begin Load netlist data ... (date=10/06 17:48:41, mem=514.2M)
[10/06 17:48:41     17s] *** Begin netlist parsing (mem=553.1M) ***
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
[10/06 17:48:41     17s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[10/06 17:48:41     17s] To increase the message display limit, refer to the product command reference manual.
[10/06 17:48:41     17s] Created 479 new cells from 4 timing libraries.
[10/06 17:48:41     17s] Reading netlist ...
[10/06 17:48:41     17s] Backslashed names will retain backslash and a trailing blank character.
[10/06 17:48:41     17s] Reading verilog netlist 'DATA/leon.v.gz'
[10/06 17:48:41     17s] 
[10/06 17:48:41     17s] *** Memory Usage v#1 (Current mem = 610.141M, initial mem = 187.902M) ***
[10/06 17:48:41     17s] *** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=610.1M) ***
[10/06 17:48:41     17s] #% End Load netlist data ... (date=10/06 17:48:41, total cpu=0:00:00.4, real=0:00:00.0, peak res=535.5M, current mem=535.5M)
[10/06 17:48:41     17s] Top level cell is leon.
[10/06 17:48:42     18s] Hooked 956 DB cells to tlib cells.
[10/06 17:48:42     18s] Starting recursive module instantiation check.
[10/06 17:48:42     18s] No recursion found.
[10/06 17:48:42     18s] Building hierarchical netlist for Cell leon ...
[10/06 17:48:42     18s] *** Netlist is unique.
[10/06 17:48:42     18s] ** info: there are 12588 modules.
[10/06 17:48:42     18s] ** info: there are 35610 stdCell insts.
[10/06 17:48:42     18s] ** info: there are 4 macros.
[10/06 17:48:42     18s] 
[10/06 17:48:42     18s] *** Memory Usage v#1 (Current mem = 702.812M, initial mem = 187.902M) ***
[10/06 17:48:42     18s] Horizontal Layer M1 offset = 190 (derived)
[10/06 17:48:42     18s] Vertical Layer M2 offset = 200 (derived)
[10/06 17:48:42     18s] Generated pitch 0.2 in Metal9 is different from 0.33 defined in technology file in unpreferred direction.
[10/06 17:48:42     18s] Generated pitch 0.38 in Metal9 is different from 0.33 defined in technology file in preferred direction.
[10/06 17:48:42     18s] Generated pitch 0.285 in Metal8 is different from 0.2 defined in technology file in unpreferred direction.
[10/06 17:48:42     18s] Generated pitch 0.285 in Metal7 is different from 0.2 defined in technology file in preferred direction.
[10/06 17:48:42     18s] Generated pitch 0.19 in Metal6 is different from 0.2 defined in technology file in unpreferred direction.
[10/06 17:48:42     18s] Generated pitch 0.19 in Metal5 is different from 0.2 defined in technology file in preferred direction.
[10/06 17:48:42     18s] Generated pitch 0.19 in Metal4 is different from 0.2 defined in technology file in unpreferred direction.
[10/06 17:48:42     18s] Generated pitch 0.19 in Metal3 is different from 0.2 defined in technology file in preferred direction.
[10/06 17:48:42     18s] Generated pitch 0.19 in Metal2 is different from 0.2 defined in technology file in unpreferred direction.
[10/06 17:48:42     18s] Generated pitch 0.2 in Metal1 is different from 0.19 defined in technology file in unpreferred direction.
[10/06 17:48:42     18s] Set Default Net Delay as 1000 ps.
[10/06 17:48:42     18s] Set Default Net Load as 0.5 pF. 
[10/06 17:48:42     18s] Set Default Input Pin Transition as 0.1 ps.
[10/06 17:48:42     18s] Extraction setup Delayed 
[10/06 17:48:42     18s] *Info: initialize multi-corner CTS.
[10/06 17:48:42     18s] Reading timing constraints file 'DATA/leon_func_slow_max.sdc' ...
[10/06 17:48:42     18s] Current (total cpu=0:00:18.7, real=0:01:20, peak res=746.3M, current mem=746.3M)
[10/06 17:48:42     18s] **WARN: (TCLCMD-1142):	Virtual clock 'my_clk_v0' is being created with no source objects. (File DATA/leon_func_slow_max.sdc, Line 7).
[10/06 17:48:42     18s] 
[10/06 17:48:42     18s] **WARN: (TCLCMD-1142):	Virtual clock 'my_clk_v1' is being created with no source objects. (File DATA/leon_func_slow_max.sdc, Line 8).
[10/06 17:48:42     18s] 
[10/06 17:48:42     18s] **WARN: (TCLCMD-1142):	Virtual clock 'my_clk_v2' is being created with no source objects. (File DATA/leon_func_slow_max.sdc, Line 9).
[10/06 17:48:42     18s] 
[10/06 17:48:42     18s] Number of path exceptions in the constraint file = 73
[10/06 17:48:42     18s] INFO (CTE): Reading of timing constraints file DATA/leon_func_slow_max.sdc completed, with 3 WARNING
[10/06 17:48:42     18s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=768.1M, current mem=768.1M)
[10/06 17:48:42     18s] Current (total cpu=0:00:18.8, real=0:01:20, peak res=768.1M, current mem=768.1M)
[10/06 17:48:42     18s] Creating Cell Server ...(0, 1, 1, 1)
[10/06 17:48:42     18s] Summary for sequential cells identification: 
[10/06 17:48:42     18s]   Identified SBFF number: 94
[10/06 17:48:42     18s]   Identified MBFF number: 0
[10/06 17:48:42     18s]   Identified SB Latch number: 0
[10/06 17:48:42     18s]   Identified MB Latch number: 0
[10/06 17:48:42     18s]   Not identified SBFF number: 24
[10/06 17:48:42     18s]   Not identified MBFF number: 0
[10/06 17:48:42     18s]   Not identified SB Latch number: 0
[10/06 17:48:42     18s]   Not identified MB Latch number: 0
[10/06 17:48:42     18s]   Number of sequential cells which are not FFs: 32
[10/06 17:48:42     18s] Total number of combinational cells: 317
[10/06 17:48:42     18s] Total number of sequential cells: 150
[10/06 17:48:42     18s] Total number of tristate cells: 10
[10/06 17:48:42     18s] Total number of level shifter cells: 0
[10/06 17:48:42     18s] Total number of power gating cells: 0
[10/06 17:48:42     18s] Total number of isolation cells: 0
[10/06 17:48:42     18s] Total number of power switch cells: 0
[10/06 17:48:42     18s] Total number of pulse generator cells: 0
[10/06 17:48:42     18s] Total number of always on buffers: 0
[10/06 17:48:42     18s] Total number of retention cells: 0
[10/06 17:48:42     18s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFX6
[10/06 17:48:42     18s] Total number of usable buffers: 8
[10/06 17:48:42     18s] List of unusable buffers: CLKBUFX2 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX3
[10/06 17:48:42     18s] Total number of unusable buffers: 8
[10/06 17:48:42     18s] List of usable inverters: INVX1 INVX12 INVX2 INVX3 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
[10/06 17:48:42     18s] Total number of usable inverters: 10
[10/06 17:48:42     18s] List of unusable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8
[10/06 17:48:42     18s] Total number of unusable inverters: 9
[10/06 17:48:42     18s] List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
[10/06 17:48:42     18s] Total number of identified usable delay cells: 8
[10/06 17:48:42     18s] List of identified unusable delay cells:
[10/06 17:48:42     18s] Total number of identified unusable delay cells: 0
[10/06 17:48:42     18s] Creating Cell Server, finished. 
[10/06 17:48:42     18s] 
[10/06 17:48:42     18s] Deleting Cell Server ...
[10/06 17:48:42     18s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[10/06 17:48:42     18s] Extraction setup Started 
[10/06 17:48:42     18s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[10/06 17:48:42     18s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[10/06 17:48:42     18s] Type 'man IMPEXT-6202' for more detail.
[10/06 17:48:42     18s] Reading Capacitance Table File LIBS/captbl/worst/capTable ...
[10/06 17:48:42     18s] Cap table was created using Encounter 09.12-e135_1.
[10/06 17:48:42     18s] Process name: GPDK45.
[10/06 17:48:42     18s] Reading Capacitance Table File LIBS/captbl/worst/capTable ...
[10/06 17:48:42     18s] Cap table was created using Encounter 09.12-e135_1.
[10/06 17:48:42     18s] Process name: GPDK45.
[10/06 17:48:42     18s] Importing multi-corner RC tables ... 
[10/06 17:48:42     18s] Summary of Active RC-Corners : 
[10/06 17:48:42     18s]  
[10/06 17:48:42     18s]  Analysis View: func_slow_max
[10/06 17:48:42     18s]     RC-Corner Name        : rc_worst
[10/06 17:48:42     18s]     RC-Corner Index       : 0
[10/06 17:48:42     18s]     RC-Corner Temperature : 125 Celsius
[10/06 17:48:42     18s]     RC-Corner Cap Table   : 'LIBS/captbl/worst/capTable'
[10/06 17:48:42     18s]     RC-Corner PreRoute Res Factor         : 1.34
[10/06 17:48:42     18s]     RC-Corner PreRoute Cap Factor         : 1.1
[10/06 17:48:42     18s]     RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
[10/06 17:48:42     18s]     RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
[10/06 17:48:42     18s]     RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
[10/06 17:48:42     18s]     RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
[10/06 17:48:42     18s]     RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
[10/06 17:48:42     18s]     RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
[10/06 17:48:42     18s]     RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/06 17:48:42     18s]     RC-Corner Technology file: 'LIBS/qx/qrcTechFile'
[10/06 17:48:42     18s]  
[10/06 17:48:42     18s]  Analysis View: func_fast_min
[10/06 17:48:42     18s]     RC-Corner Name        : rc_best
[10/06 17:48:42     18s]     RC-Corner Index       : 1
[10/06 17:48:42     18s]     RC-Corner Temperature : 0 Celsius
[10/06 17:48:42     18s]     RC-Corner Cap Table   : 'LIBS/captbl/worst/capTable'
[10/06 17:48:42     18s]     RC-Corner PreRoute Res Factor         : 1.34
[10/06 17:48:42     18s]     RC-Corner PreRoute Cap Factor         : 1.1
[10/06 17:48:42     18s]     RC-Corner PostRoute Res Factor        : 1.34 {1.34 1 1}
[10/06 17:48:42     18s]     RC-Corner PostRoute Cap Factor        : 0.96 {0.96 1 1}
[10/06 17:48:42     18s]     RC-Corner PostRoute XCap Factor       : 1.22 {1.22 1 1}
[10/06 17:48:42     18s]     RC-Corner PreRoute Clock Res Factor   : 1.34	[Derived from postRoute_res (effortLevel low)]
[10/06 17:48:42     18s]     RC-Corner PreRoute Clock Cap Factor   : 0.96	[Derived from postRoute_cap (effortLevel low)]
[10/06 17:48:42     18s]     RC-Corner PostRoute Clock Cap Factor  : 0.969 {0.969 1 1} 
[10/06 17:48:42     18s]     RC-Corner PostRoute Clock Res Factor  : 1.34 {1.34 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/06 17:48:42     18s]     RC-Corner Technology file: 'LIBS/qx/qrcTechFile'
[10/06 17:48:42     18s] Technology file 'LIBS/qx/qrcTechFile' associated with first view 'func_slow_max' will be used as the primary corner for the multi-corner extraction.
[10/06 17:48:42     18s] 
[10/06 17:48:42     18s] *** Summary of all messages that are not suppressed in this session:
[10/06 17:48:42     18s] Severity  ID               Count  Summary                                  
[10/06 17:48:42     18s] WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/06 17:48:42     18s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[10/06 17:48:42     18s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[10/06 17:48:42     18s] WARNING   TCLCMD-1142          3  Virtual clock '%s' is being created with...
[10/06 17:48:42     18s] ERROR     TECHLIB-1198         2  The 'index_%d' is defined but its corres...
[10/06 17:48:42     18s] WARNING   TECHLIB-9153         1  Duplicate definition for attribute '%s' ...
[10/06 17:48:42     18s] *** Message Summary: 1094 warning(s), 2 error(s)
[10/06 17:48:42     18s] 
[10/06 17:49:10     24s] <CMD> setDrawView fplan
[10/06 17:49:24     26s] <CMD> gui_select -rect {297.315 402.719 68.345 414.563}
[10/06 17:49:43     30s] <CMD> setDrawView place
[10/06 17:50:20     37s] <CMD> encMessage warning 0
[10/06 17:50:20     37s] Suppress "**WARN ..." messages.
[10/06 17:50:20     37s] <CMD> encMessage debug 0
[10/06 17:50:20     37s] <CMD> encMessage info 0
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hgrant (SDFQD1_SPC_10633) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_0 (SDFQD1_SPC_10634) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_1 (SDFQD1_SPC_10635) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_10 (SDFQD1_SPC_10636) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_11 (SDFQD1_SPC_10637) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_12 (SDFQD1_SPC_10638) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_13 (SDFQD1_SPC_10639) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_14 (SDFQD1_SPC_10640) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_15 (SDFQD1_SPC_10641) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_16 (SDFQD1_SPC_10642) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_17 (SDFQD1_SPC_10643) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_18 (SDFQD1_SPC_10644) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_19 (SDFQD1_SPC_10645) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_2 (SDFQD1_SPC_10646) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_20 (SDFQD1_SPC_10647) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_21 (SDFQD1_SPC_10648) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_22 (SDFQD1_SPC_10649) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_23 (SDFQD1_SPC_10650) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_24 (SDFQD1_SPC_10651) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_25 (SDFQD1_SPC_10652) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_26 (SDFQD1_SPC_10653) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_27 (SDFQD1_SPC_10654) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_28 (SDFQD1_SPC_10655) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_29 (SDFQD1_SPC_10656) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_3 (SDFQD1_SPC_10657) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_30 (SDFQD1_SPC_10658) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_31 (SDFQD1_SPC_10659) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_4 (SDFQD1_SPC_10660) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_5 (SDFQD1_SPC_10661) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_6 (SDFQD1_SPC_10662) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_7 (SDFQD1_SPC_10663) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_8 (SDFQD1_SPC_10664) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hrdata_9 (SDFQD1_SPC_10665) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hready (SDFQD1_SPC_10666) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hresp_0 (SDFQD1_SPC_10667) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmi_out_reg_3_hresp_1 (SDFQD1_SPC_10668) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_0 (SDFQD1_SPC_10669) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_1 (SDFQD1_SPC_10670) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_10 (SDFQD1_SPC_10671) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_11 (SDFQD1_SPC_10672) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_12 (SDFQD1_SPC_10673) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_13 (SDFQD1_SPC_10674) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_14 (SDFQD1_SPC_10675) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_15 (SDFQD1_SPC_10676) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_16 (SDFQD1_SPC_10677) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_17 (SDFQD1_SPC_10678) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_18 (SDFQD1_SPC_10679) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_19 (SDFQD1_SPC_10680) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_2 (SDFQD1_SPC_10681) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_20 (SDFQD1_SPC_10682) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_21 (SDFQD1_SPC_10683) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_22 (SDFQD1_SPC_10684) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_23 (SDFQD1_SPC_10685) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_24 (SDFQD1_SPC_10686) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_25 (SDFQD1_SPC_10687) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_26 (SDFQD1_SPC_10688) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_27 (SDFQD1_SPC_10689) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_28 (SDFQD1_SPC_10690) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_29 (SDFQD1_SPC_10691) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_3 (SDFQD1_SPC_10692) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_30 (SDFQD1_SPC_10693) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_31 (SDFQD1_SPC_10694) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_4 (SDFQD1_SPC_10695) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_5 (SDFQD1_SPC_10696) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_6 (SDFQD1_SPC_10697) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_7 (SDFQD1_SPC_10698) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_8 (SDFQD1_SPC_10699) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_haddr_9 (SDFQD1_SPC_10700) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hburst_0 (SDFQD1_SPC_10701) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hburst_1 (SDFQD1_SPC_10702) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hburst_2 (SDFQD1_SPC_10703) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hbusreq (SDFQD1_SPC_10704) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hlock (SDFQD1_SPC_10705) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hprot_0 (SDFQD1_SPC_10706) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hprot_1 (SDFQD1_SPC_10707) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hprot_2 (SDFQD1_SPC_10708) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hprot_3 (SDFQD1_SPC_10709) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hsize_0 (SDFQD1_SPC_10710) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hsize_1 (SDFQD1_SPC_10711) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hsize_2 (SDFQD1_SPC_10712) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_htrans_0 (SDFQD1_SPC_10713) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_htrans_1 (SDFQD1_SPC_10714) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_0 (SDFQD1_SPC_10715) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_1 (SDFQD1_SPC_10716) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_10 (SDFQD1_SPC_10717) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_11 (SDFQD1_SPC_10718) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_12 (SDFQD1_SPC_10719) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_13 (SDFQD1_SPC_10720) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_14 (SDFQD1_SPC_10721) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_15 (SDFQD1_SPC_10722) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_16 (SDFQD1_SPC_10723) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_17 (SDFQD1_SPC_10724) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_18 (SDFQD1_SPC_10725) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_19 (SDFQD1_SPC_10726) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_2 (SDFQD1_SPC_10727) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_20 (SDFQD1_SPC_10728) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_21 (SDFQD1_SPC_10729) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_22 (SDFQD1_SPC_10730) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_23 (SDFQD1_SPC_10731) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_24 (SDFQD1_SPC_10732) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_25 (SDFQD1_SPC_10733) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_26 (SDFQD1_SPC_10734) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_27 (SDFQD1_SPC_10735) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_28 (SDFQD1_SPC_10736) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_29 (SDFQD1_SPC_10737) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_3 (SDFQD1_SPC_10738) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_30 (SDFQD1_SPC_10739) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_31 (SDFQD1_SPC_10740) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_4 (SDFQD1_SPC_10741) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_5 (SDFQD1_SPC_10742) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_6 (SDFQD1_SPC_10743) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_7 (SDFQD1_SPC_10744) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_8 (SDFQD1_SPC_10745) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwdata_9 (SDFQD1_SPC_10746) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbmo_reg_3_hwrite (SDFQD1_SPC_10747) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_0 (SDFQD1_SPC_10748) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_1 (SDFQD1_SPC_10749) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_10 (SDFQD1_SPC_10750) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_11 (SDFQD1_SPC_10751) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_12 (SDFQD1_SPC_10752) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_13 (SDFQD1_SPC_10753) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_14 (SDFQD1_SPC_10754) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_15 (SDFQD1_SPC_10755) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_16 (SDFQD1_SPC_10756) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_17 (SDFQD1_SPC_10757) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_18 (SDFQD1_SPC_10758) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_19 (SDFQD1_SPC_10759) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_2 (SDFQD1_SPC_10760) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_20 (SDFQD1_SPC_10761) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_21 (SDFQD1_SPC_10762) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_22 (SDFQD1_SPC_10763) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_23 (SDFQD1_SPC_10764) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_24 (SDFQD1_SPC_10765) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_25 (SDFQD1_SPC_10766) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_26 (SDFQD1_SPC_10767) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_27 (SDFQD1_SPC_10768) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_28 (SDFQD1_SPC_10769) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_29 (SDFQD1_SPC_10770) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_3 (SDFQD1_SPC_10771) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_30 (SDFQD1_SPC_10772) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_31 (SDFQD1_SPC_10773) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_4 (SDFQD1_SPC_10774) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_5 (SDFQD1_SPC_10775) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_6 (SDFQD1_SPC_10776) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_7 (SDFQD1_SPC_10777) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_8 (SDFQD1_SPC_10778) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_haddr_9 (SDFQD1_SPC_10779) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hburst_0 (SDFQD1_SPC_10780) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hburst_1 (SDFQD1_SPC_10781) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hburst_2 (SDFQD1_SPC_10782) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hmaster_0 (SDFQD1_SPC_10783) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hmaster_1 (SDFQD1_SPC_10784) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hmaster_2 (SDFQD1_SPC_10785) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hmaster_3 (SDFQD1_SPC_10786) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hmastlock (SDFQD1_SPC_10787) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hprot_0 (SDFQD1_SPC_10788) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hprot_1 (SDFQD1_SPC_10789) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hprot_2 (SDFQD1_SPC_10790) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hprot_3 (SDFQD1_SPC_10791) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hready (SDFQD1_SPC_10792) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hsel (SDFQD1_SPC_10793) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hsize_0 (SDFQD1_SPC_10794) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hsize_1 (SDFQD1_SPC_10795) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hsize_2 (SDFQD1_SPC_10796) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_htrans_0 (SDFQD1_SPC_10797) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_htrans_1 (SDFQD1_SPC_10798) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_0 (SDFQD1_SPC_10799) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_1 (SDFQD1_SPC_10800) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_10 (SDFQD1_SPC_10801) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_11 (SDFQD1_SPC_10802) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_12 (SDFQD1_SPC_10803) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_13 (SDFQD1_SPC_10804) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_14 (SDFQD1_SPC_10805) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_15 (SDFQD1_SPC_10806) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_16 (SDFQD1_SPC_10807) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_17 (SDFQD1_SPC_10808) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_18 (SDFQD1_SPC_10809) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_19 (SDFQD1_SPC_10810) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_2 (SDFQD1_SPC_10811) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_20 (SDFQD1_SPC_10812) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_21 (SDFQD1_SPC_10813) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_22 (SDFQD1_SPC_10814) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_23 (SDFQD1_SPC_10815) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_24 (SDFQD1_SPC_10816) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_25 (SDFQD1_SPC_10817) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_26 (SDFQD1_SPC_10818) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_27 (SDFQD1_SPC_10819) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_28 (SDFQD1_SPC_10820) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_29 (SDFQD1_SPC_10821) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_3 (SDFQD1_SPC_10822) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_30 (SDFQD1_SPC_10823) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_31 (SDFQD1_SPC_10824) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_4 (SDFQD1_SPC_10825) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_5 (SDFQD1_SPC_10826) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_6 (SDFQD1_SPC_10827) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_7 (SDFQD1_SPC_10828) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_8 (SDFQD1_SPC_10829) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwdata_9 (SDFQD1_SPC_10830) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_10_hwrite (SDFQD1_SPC_10831) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_0 (SDFQD1_SPC_10832) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_1 (SDFQD1_SPC_10833) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_10 (SDFQD1_SPC_10834) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_11 (SDFQD1_SPC_10835) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_12 (SDFQD1_SPC_10836) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_13 (SDFQD1_SPC_10837) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_14 (SDFQD1_SPC_10838) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_15 (SDFQD1_SPC_10839) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_16 (SDFQD1_SPC_10840) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_17 (SDFQD1_SPC_10841) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_18 (SDFQD1_SPC_10842) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_19 (SDFQD1_SPC_10843) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_2 (SDFQD1_SPC_10844) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_20 (SDFQD1_SPC_10845) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_21 (SDFQD1_SPC_10846) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_22 (SDFQD1_SPC_10847) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_23 (SDFQD1_SPC_10848) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_24 (SDFQD1_SPC_10849) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_25 (SDFQD1_SPC_10850) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_26 (SDFQD1_SPC_10851) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_27 (SDFQD1_SPC_10852) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_28 (SDFQD1_SPC_10853) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_29 (SDFQD1_SPC_10854) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_3 (SDFQD1_SPC_10855) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_30 (SDFQD1_SPC_10856) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_31 (SDFQD1_SPC_10857) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_4 (SDFQD1_SPC_10858) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_5 (SDFQD1_SPC_10859) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_6 (SDFQD1_SPC_10860) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_7 (SDFQD1_SPC_10861) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_8 (SDFQD1_SPC_10862) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_haddr_9 (SDFQD1_SPC_10863) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hburst_0 (SDFQD1_SPC_10864) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hburst_1 (SDFQD1_SPC_10865) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hburst_2 (SDFQD1_SPC_10866) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hmaster_0 (SDFQD1_SPC_10867) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hmaster_1 (SDFQD1_SPC_10868) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hmaster_2 (SDFQD1_SPC_10869) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hmaster_3 (SDFQD1_SPC_10870) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hmastlock (SDFQD1_SPC_10871) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hprot_0 (SDFQD1_SPC_10872) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hprot_1 (SDFQD1_SPC_10873) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hprot_2 (SDFQD1_SPC_10874) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hprot_3 (SDFQD1_SPC_10875) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hready (SDFQD1_SPC_10876) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hsel (SDFQD1_SPC_10877) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hsize_0 (SDFQD1_SPC_10878) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hsize_1 (SDFQD1_SPC_10879) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hsize_2 (SDFQD1_SPC_10880) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_htrans_0 (SDFQD1_SPC_10881) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_htrans_1 (SDFQD1_SPC_10882) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_0 (SDFQD1_SPC_10883) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_1 (SDFQD1_SPC_10884) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_10 (SDFQD1_SPC_10885) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_11 (SDFQD1_SPC_10886) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_12 (SDFQD1_SPC_10887) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_13 (SDFQD1_SPC_10888) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_14 (SDFQD1_SPC_10889) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_15 (SDFQD1_SPC_10890) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_16 (SDFQD1_SPC_10891) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_17 (SDFQD1_SPC_10892) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_18 (SDFQD1_SPC_10893) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_19 (SDFQD1_SPC_10894) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_2 (SDFQD1_SPC_10895) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_20 (SDFQD1_SPC_10896) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_21 (SDFQD1_SPC_10897) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_22 (SDFQD1_SPC_10898) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_23 (SDFQD1_SPC_10899) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_24 (SDFQD1_SPC_10900) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_25 (SDFQD1_SPC_10901) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_26 (SDFQD1_SPC_10902) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_27 (SDFQD1_SPC_10903) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_28 (SDFQD1_SPC_10904) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_29 (SDFQD1_SPC_10905) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_3 (SDFQD1_SPC_10906) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_30 (SDFQD1_SPC_10907) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_31 (SDFQD1_SPC_10908) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_4 (SDFQD1_SPC_10909) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_5 (SDFQD1_SPC_10910) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_6 (SDFQD1_SPC_10911) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_7 (SDFQD1_SPC_10912) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_8 (SDFQD1_SPC_10913) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwdata_9 (SDFQD1_SPC_10914) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_4_hwrite (SDFQD1_SPC_10915) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_0 (SDFQD1_SPC_10916) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_1 (SDFQD1_SPC_10917) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_10 (SDFQD1_SPC_10918) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_11 (SDFQD1_SPC_10919) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_12 (SDFQD1_SPC_10920) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_13 (SDFQD1_SPC_10921) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_14 (SDFQD1_SPC_10922) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_15 (SDFQD1_SPC_10923) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_16 (SDFQD1_SPC_10924) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_17 (SDFQD1_SPC_10925) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_18 (SDFQD1_SPC_10926) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_19 (SDFQD1_SPC_10927) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_2 (SDFQD1_SPC_10928) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_20 (SDFQD1_SPC_10929) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_21 (SDFQD1_SPC_10930) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_22 (SDFQD1_SPC_10931) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_23 (SDFQD1_SPC_10932) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_24 (SDFQD1_SPC_10933) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_25 (SDFQD1_SPC_10934) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_26 (SDFQD1_SPC_10935) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_27 (SDFQD1_SPC_10936) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_28 (SDFQD1_SPC_10937) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_29 (SDFQD1_SPC_10938) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_3 (SDFQD1_SPC_10939) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_30 (SDFQD1_SPC_10940) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_31 (SDFQD1_SPC_10941) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_4 (SDFQD1_SPC_10942) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_5 (SDFQD1_SPC_10943) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_6 (SDFQD1_SPC_10944) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_7 (SDFQD1_SPC_10945) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_8 (SDFQD1_SPC_10946) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_haddr_9 (SDFQD1_SPC_10947) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hburst_0 (SDFQD1_SPC_10948) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hburst_1 (SDFQD1_SPC_10949) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hburst_2 (SDFQD1_SPC_10950) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hmaster_0 (SDFQD1_SPC_10951) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hmaster_1 (SDFQD1_SPC_10952) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hmaster_2 (SDFQD1_SPC_10953) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hmaster_3 (SDFQD1_SPC_10954) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hmastlock (SDFQD1_SPC_10955) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hprot_0 (SDFQD1_SPC_10956) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hprot_1 (SDFQD1_SPC_10957) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hprot_2 (SDFQD1_SPC_10958) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hprot_3 (SDFQD1_SPC_10959) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hready (SDFQD1_SPC_10960) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hsel (SDFQD1_SPC_10961) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hsize_0 (SDFQD1_SPC_10962) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hsize_1 (SDFQD1_SPC_10963) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hsize_2 (SDFQD1_SPC_10964) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_htrans_0 (SDFQD1_SPC_10965) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_htrans_1 (SDFQD1_SPC_10966) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_0 (SDFQD1_SPC_10967) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_1 (SDFQD1_SPC_10968) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_10 (SDFQD1_SPC_10969) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_11 (SDFQD1_SPC_10970) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_12 (SDFQD1_SPC_10971) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_13 (SDFQD1_SPC_10972) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_14 (SDFQD1_SPC_10973) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_15 (SDFQD1_SPC_10974) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_16 (SDFQD1_SPC_10975) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_17 (SDFQD1_SPC_10976) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_18 (SDFQD1_SPC_10977) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_19 (SDFQD1_SPC_10978) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_2 (SDFQD1_SPC_10979) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_20 (SDFQD1_SPC_10980) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_21 (SDFQD1_SPC_10981) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_22 (SDFQD1_SPC_10982) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_23 (SDFQD1_SPC_10983) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_24 (SDFQD1_SPC_10984) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_25 (SDFQD1_SPC_10985) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_26 (SDFQD1_SPC_10986) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_27 (SDFQD1_SPC_10987) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_28 (SDFQD1_SPC_10988) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_29 (SDFQD1_SPC_10989) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_3 (SDFQD1_SPC_10990) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_30 (SDFQD1_SPC_10991) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_31 (SDFQD1_SPC_10992) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_4 (SDFQD1_SPC_10993) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_5 (SDFQD1_SPC_10994) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_6 (SDFQD1_SPC_10995) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_7 (SDFQD1_SPC_10996) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_8 (SDFQD1_SPC_10997) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwdata_9 (SDFQD1_SPC_10998) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_5_hwrite (SDFQD1_SPC_10999) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_0 (SDFQD1_SPC_11000) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_1 (SDFQD1_SPC_11001) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_10 (SDFQD1_SPC_11002) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_11 (SDFQD1_SPC_11003) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_12 (SDFQD1_SPC_11004) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_13 (SDFQD1_SPC_11005) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_14 (SDFQD1_SPC_11006) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_15 (SDFQD1_SPC_11007) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_16 (SDFQD1_SPC_11008) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_17 (SDFQD1_SPC_11009) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_18 (SDFQD1_SPC_11010) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_19 (SDFQD1_SPC_11011) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_2 (SDFQD1_SPC_11012) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_20 (SDFQD1_SPC_11013) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_21 (SDFQD1_SPC_11014) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_22 (SDFQD1_SPC_11015) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_23 (SDFQD1_SPC_11016) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_24 (SDFQD1_SPC_11017) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_25 (SDFQD1_SPC_11018) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_26 (SDFQD1_SPC_11019) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_27 (SDFQD1_SPC_11020) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_28 (SDFQD1_SPC_11021) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_29 (SDFQD1_SPC_11022) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_3 (SDFQD1_SPC_11023) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_30 (SDFQD1_SPC_11024) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_31 (SDFQD1_SPC_11025) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_4 (SDFQD1_SPC_11026) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_5 (SDFQD1_SPC_11027) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_6 (SDFQD1_SPC_11028) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_7 (SDFQD1_SPC_11029) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_8 (SDFQD1_SPC_11030) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_haddr_9 (SDFQD1_SPC_11031) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hburst_0 (SDFQD1_SPC_11032) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hburst_1 (SDFQD1_SPC_11033) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hburst_2 (SDFQD1_SPC_11034) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hmaster_0 (SDFQD1_SPC_11035) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hmaster_1 (SDFQD1_SPC_11036) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hmaster_2 (SDFQD1_SPC_11037) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hmaster_3 (SDFQD1_SPC_11038) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hmastlock (SDFQD1_SPC_11039) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hprot_0 (SDFQD1_SPC_11040) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hprot_1 (SDFQD1_SPC_11041) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hprot_2 (SDFQD1_SPC_11042) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hprot_3 (SDFQD1_SPC_11043) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hready (SDFQD1_SPC_11044) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hsel (SDFQD1_SPC_11045) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hsize_0 (SDFQD1_SPC_11046) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hsize_1 (SDFQD1_SPC_11047) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hsize_2 (SDFQD1_SPC_11048) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_htrans_0 (SDFQD1_SPC_11049) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_htrans_1 (SDFQD1_SPC_11050) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_0 (SDFQD1_SPC_11051) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_1 (SDFQD1_SPC_11052) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_10 (SDFQD1_SPC_11053) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_11 (SDFQD1_SPC_11054) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_12 (SDFQD1_SPC_11055) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_13 (SDFQD1_SPC_11056) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_14 (SDFQD1_SPC_11057) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_15 (SDFQD1_SPC_11058) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_16 (SDFQD1_SPC_11059) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_17 (SDFQD4_SPC_1155) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_18 (SDFQD1_SPC_11060) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_19 (SDFQD1_SPC_11061) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_2 (SDFQD1_SPC_11062) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_20 (SDFQD1_SPC_11063) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_21 (SDFQD1_SPC_11064) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_22 (SDFQD1_SPC_11065) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_23 (SDFQD1_SPC_11066) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_24 (SDFQD1_SPC_11067) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_25 (SDFQD1_SPC_11068) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_26 (SDFQD1_SPC_11069) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_27 (SDFQD1_SPC_11070) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_28 (SDFQD1_SPC_11071) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_29 (SDFQD1_SPC_11072) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_3 (SDFQD1_SPC_11073) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_30 (SDFQD1_SPC_11074) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_31 (SDFQD4_SPC_1156) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_4 (SDFQD1_SPC_11075) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_5 (SDFQD1_SPC_11076) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_6 (SDFQD1_SPC_11077) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_7 (SDFQD1_SPC_11078) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_8 (SDFQD1_SPC_11079) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwdata_9 (SDFQD1_SPC_11080) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_6_hwrite (SDFQD1_SPC_11081) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_0 (SDFQD1_SPC_11082) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_1 (SDFQD1_SPC_11083) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_10 (SDFQD1_SPC_11084) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_11 (SDFQD1_SPC_11085) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_12 (SDFQD1_SPC_11086) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_13 (SDFQD1_SPC_11087) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_14 (SDFQD1_SPC_11088) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_15 (SDFQD1_SPC_11089) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_16 (SDFQD1_SPC_11090) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_17 (SDFQD1_SPC_11091) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_18 (SDFQD1_SPC_11092) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_19 (SDFQD1_SPC_11093) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_2 (SDFQD1_SPC_11094) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_20 (SDFQD1_SPC_11095) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_21 (SDFQD1_SPC_11096) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_22 (SDFQD1_SPC_11097) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_23 (SDFQD1_SPC_11098) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_24 (SDFQD1_SPC_11099) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_25 (SDFQD1_SPC_11100) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_26 (SDFQD1_SPC_11101) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_27 (SDFQD1_SPC_11102) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_28 (SDFQD1_SPC_11103) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_29 (SDFQD1_SPC_11104) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_3 (SDFQD1_SPC_11105) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_30 (SDFQD1_SPC_11106) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_31 (SDFQD1_SPC_11107) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_4 (SDFQD1_SPC_11108) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_5 (SDFQD1_SPC_11109) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_6 (SDFQD1_SPC_11110) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_7 (SDFQD1_SPC_11111) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_8 (SDFQD1_SPC_11112) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_haddr_9 (SDFQD1_SPC_11113) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hburst_0 (SDFQD1_SPC_11114) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hburst_1 (SDFQD1_SPC_11115) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hburst_2 (SDFQD1_SPC_11116) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hmaster_0 (SDFQD1_SPC_11117) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hmaster_1 (SDFQD1_SPC_11118) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hmaster_2 (SDFQD1_SPC_11119) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hmaster_3 (SDFQD1_SPC_11120) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hmastlock (SDFQD1_SPC_11121) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hprot_0 (SDFQD1_SPC_11122) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hprot_1 (SDFQD1_SPC_11123) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hprot_2 (SDFQD1_SPC_11124) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hprot_3 (SDFQD1_SPC_11125) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hready (SDFQD1_SPC_11126) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hsel (SDFQD1_SPC_11127) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hsize_0 (SDFQD1_SPC_11128) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hsize_1 (SDFQD1_SPC_11129) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hsize_2 (SDFQD1_SPC_11130) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_htrans_0 (SDFQD1_SPC_11131) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_htrans_1 (SDFQD1_SPC_11132) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_0 (SDFQD1_SPC_11133) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_1 (SDFQD1_SPC_11134) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_10 (SDFQD1_SPC_11135) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_11 (SDFQD1_SPC_11136) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_12 (SDFQD1_SPC_11137) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_13 (SDFQD1_SPC_11138) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_14 (SDFQD1_SPC_11139) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_15 (SDFQD1_SPC_11140) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_16 (SDFQD1_SPC_11141) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_17 (SDFQD1_SPC_11142) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_18 (SDFQD1_SPC_11143) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_19 (SDFQD1_SPC_11144) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_2 (SDFQD1_SPC_11145) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_20 (SDFQD1_SPC_11146) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_21 (SDFQD1_SPC_11147) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_22 (SDFQD1_SPC_11148) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_23 (SDFQD1_SPC_11149) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_24 (SDFQD1_SPC_11150) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_25 (SDFQD4_SPC_1157) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_26 (SDFQD1_SPC_11151) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_27 (SDFQD1_SPC_11152) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_28 (SDFQD4_SPC_1158) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_29 (SDFQD1_SPC_11153) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_3 (SDFQD1_SPC_11154) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_30 (SDFQD1_SPC_11155) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_31 (SDFQD1_SPC_11156) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_4 (SDFQD1_SPC_11157) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_5 (SDFQD1_SPC_11158) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_6 (SDFQD1_SPC_11159) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_7 (SDFQD1_SPC_11160) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_8 (SDFQD1_SPC_11161) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwdata_9 (SDFQD1_SPC_11162) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_7_hwrite (SDFQD1_SPC_11163) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_0 (SDFQD1_SPC_11164) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_1 (SDFQD1_SPC_11165) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_10 (SDFQD1_SPC_11166) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_11 (SDFQD1_SPC_11167) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_12 (SDFQD1_SPC_11168) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_13 (SDFQD1_SPC_11169) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_14 (SDFQD1_SPC_11170) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_15 (SDFQD1_SPC_11171) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_16 (SDFQD1_SPC_11172) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_17 (SDFQD1_SPC_11173) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_18 (SDFQD1_SPC_11174) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_19 (SDFQD1_SPC_11175) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_2 (SDFQD1_SPC_11176) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_20 (SDFQD1_SPC_11177) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_21 (SDFQD1_SPC_11178) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_22 (SDFQD1_SPC_11179) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_23 (SDFQD1_SPC_11180) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_24 (SDFQD1_SPC_11181) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_25 (SDFQD1_SPC_11182) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_26 (SDFQD1_SPC_11183) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_27 (SDFQD1_SPC_11184) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_28 (SDFQD1_SPC_11185) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_29 (SDFQD1_SPC_11186) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_3 (SDFQD1_SPC_11187) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_30 (SDFQD1_SPC_11188) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_31 (SDFQD1_SPC_11189) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_4 (SDFQD1_SPC_11190) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_5 (SDFQD1_SPC_11191) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_6 (SDFQD1_SPC_11192) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_7 (SDFQD1_SPC_11193) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_8 (SDFQD1_SPC_11194) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_haddr_9 (SDFQD1_SPC_11195) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hburst_0 (SDFQD1_SPC_11196) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hburst_1 (SDFQD1_SPC_11197) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hburst_2 (SDFQD1_SPC_11198) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hmaster_0 (SDFQD1_SPC_11199) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hmaster_1 (SDFQD1_SPC_11200) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hmaster_2 (SDFQD1_SPC_11201) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hmaster_3 (SDFQD1_SPC_11202) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hmastlock (SDFQD1_SPC_11203) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hprot_0 (SDFQD1_SPC_11204) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hprot_1 (SDFQD1_SPC_11205) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hprot_2 (SDFQD1_SPC_11206) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hprot_3 (SDFQD1_SPC_11207) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hready (SDFQD1_SPC_11208) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hsel (SDFQD1_SPC_11209) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hsize_0 (SDFQD1_SPC_11210) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hsize_1 (SDFQD1_SPC_11211) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hsize_2 (SDFQD1_SPC_11212) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_htrans_0 (SDFQD1_SPC_11213) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_htrans_1 (SDFQD1_SPC_11214) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_0 (SDFQD1_SPC_11215) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_1 (SDFQD1_SPC_11216) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_10 (SDFQD1_SPC_11217) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_11 (SDFQD1_SPC_11218) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_12 (SDFQD1_SPC_11219) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_13 (SDFQD1_SPC_11220) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_14 (SDFQD1_SPC_11221) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_15 (SDFQD1_SPC_11222) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_16 (SDFQD1_SPC_11223) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_17 (SDFQD1_SPC_11224) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_18 (SDFQD1_SPC_11225) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_19 (SDFQD1_SPC_11226) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_2 (SDFQD1_SPC_11227) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_20 (SDFQD1_SPC_11228) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_21 (SDFQD1_SPC_11229) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_22 (SDFQD1_SPC_11230) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_23 (SDFQD1_SPC_11231) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_24 (SDFQD1_SPC_11232) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_25 (SDFQD1_SPC_11233) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_26 (SDFQD1_SPC_11234) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_27 (SDFQD1_SPC_11235) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_28 (SDFQD1_SPC_11236) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_29 (SDFQD1_SPC_11237) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_3 (SDFQD1_SPC_11238) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_30 (SDFQD1_SPC_11239) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_31 (SDFQD1_SPC_11240) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_4 (SDFQD1_SPC_11241) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_5 (SDFQD1_SPC_11242) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_6 (SDFQD1_SPC_11243) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_7 (SDFQD1_SPC_11244) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_8 (SDFQD1_SPC_11245) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwdata_9 (SDFQD1_SPC_11246) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_8_hwrite (SDFQD1_SPC_11247) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_0 (SDFQD1_SPC_11248) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_1 (SDFQD1_SPC_11249) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_10 (SDFQD1_SPC_11250) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_11 (SDFQD1_SPC_11251) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_12 (SDFQD1_SPC_11252) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_13 (SDFQD1_SPC_11253) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_14 (SDFQD1_SPC_11254) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_15 (SDFQD1_SPC_11255) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_16 (SDFQD1_SPC_11256) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_17 (SDFQD1_SPC_11257) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_18 (SDFQD1_SPC_11258) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_19 (SDFQD1_SPC_11259) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_2 (SDFQD4_SPC_1159) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_20 (SDFQD1_SPC_11260) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_21 (SDFQD1_SPC_11261) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_22 (SDFQD1_SPC_11262) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_23 (SDFQD1_SPC_11263) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_24 (SDFQD1_SPC_11264) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_25 (SDFQD1_SPC_11265) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_26 (SDFQD1_SPC_11266) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_27 (SDFQD1_SPC_11267) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_28 (SDFQD1_SPC_11268) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_29 (SDFQD1_SPC_11269) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_3 (SDFQD1_SPC_11270) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_30 (SDFQD1_SPC_11271) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_31 (SDFQD1_SPC_11272) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_4 (SDFQD1_SPC_11273) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_5 (SDFQD1_SPC_11274) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_6 (SDFQD1_SPC_11275) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_7 (SDFQD1_SPC_11276) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_8 (SDFQD1_SPC_11277) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_haddr_9 (SDFQD1_SPC_11278) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hburst_0 (SDFQD1_SPC_11279) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hburst_1 (SDFQD1_SPC_11280) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hburst_2 (SDFQD1_SPC_11281) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hmaster_0 (SDFQD1_SPC_11282) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hmaster_1 (SDFQD1_SPC_11283) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hmaster_2 (SDFQD1_SPC_11284) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hmaster_3 (SDFQD1_SPC_11285) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hmastlock (SDFQD1_SPC_11286) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hprot_0 (SDFQD1_SPC_11287) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hprot_1 (SDFQD1_SPC_11288) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hprot_2 (SDFQD1_SPC_11289) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hprot_3 (SDFQD1_SPC_11290) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hready (SDFQD1_SPC_11291) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hsel (SDFQD1_SPC_11292) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hsize_0 (SDFQD1_SPC_11293) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hsize_1 (SDFQD1_SPC_11294) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hsize_2 (SDFQD1_SPC_11295) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_htrans_0 (SDFQD1_SPC_11296) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_htrans_1 (SDFQD1_SPC_11297) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_0 (SDFQD1_SPC_11298) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_1 (SDFQD1_SPC_11299) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_10 (SDFQD1_SPC_11300) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_11 (SDFQD4_SPC_1160) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_12 (SDFQD1_SPC_11301) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_13 (SDFQD1_SPC_11302) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_14 (SDFQD4_SPC_1161) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_15 (SDFQD4_SPC_1162) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_16 (SDFQD4_SPC_1163) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_17 (SDFQD1_SPC_11303) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_18 (SDFQD1_SPC_11304) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_19 (SDFQD1_SPC_11305) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_2 (SDFQD1_SPC_11306) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_20 (SDFQD1_SPC_11307) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_21 (SDFQD1_SPC_11308) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_22 (SDFQD1_SPC_11309) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_23 (SDFQD1_SPC_11310) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_24 (SDFQD1_SPC_11311) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_25 (SDFQD1_SPC_11312) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_26 (SDFQD1_SPC_11313) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_27 (SDFQD1_SPC_11314) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_28 (SDFQD1_SPC_11315) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_29 (SDFQD1_SPC_11316) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_3 (SDFQD1_SPC_11317) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_30 (SDFQD1_SPC_11318) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_31 (SDFQD1_SPC_11319) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_4 (SDFQD1_SPC_11320) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_5 (SDFQD1_SPC_11321) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_6 (SDFQD1_SPC_11322) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_7 (SDFQD1_SPC_11323) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_8 (SDFQD1_SPC_11324) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwdata_9 (SDFQD1_SPC_11325) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbsi_out_reg_9_hwrite (SDFQD1_SPC_11326) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_0 (SDFQD1_SPC_11327) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_1 (SDFQD1_SPC_11328) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_10 (SDFQD1_SPC_11329) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_11 (SDFQD1_SPC_11330) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_12 (SDFQD1_SPC_11331) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_13 (SDFQD1_SPC_11332) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_14 (SDFQD1_SPC_11333) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_15 (SDFQD1_SPC_11334) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_16 (SDFQD1_SPC_11335) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_17 (SDFQD1_SPC_11336) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_18 (SDFQD1_SPC_11337) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_19 (SDFQD1_SPC_11338) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_2 (SDFQD1_SPC_11339) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_20 (SDFQD1_SPC_11340) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_21 (SDFQD1_SPC_11341) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_22 (SDFQD1_SPC_11342) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_23 (SDFQD1_SPC_11343) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_24 (SDFQD1_SPC_11344) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_25 (SDFQD1_SPC_11345) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_26 (SDFQD1_SPC_11346) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_27 (SDFQD1_SPC_11347) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_28 (SDFQD1_SPC_11348) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_29 (SDFQD1_SPC_11349) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_3 (SDFQD1_SPC_11350) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_30 (SDFQD1_SPC_11351) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_31 (SDFQD1_SPC_11352) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_4 (SDFQD1_SPC_11353) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_5 (SDFQD1_SPC_11354) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_6 (SDFQD1_SPC_11355) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_7 (SDFQD1_SPC_11356) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_8 (SDFQD1_SPC_11357) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hrdata_9 (SDFQD1_SPC_11358) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hready (SDFQD1_SPC_11359) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hresp_0 (SDFQD1_SPC_11360) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hresp_1 (SDFQD1_SPC_11361) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_0 (SDFQD1_SPC_11362) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_1 (SDFQD1_SPC_11363) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_10 (SDFQD1_SPC_11364) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_11 (SDFQD1_SPC_11365) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_12 (SDFQD1_SPC_11366) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_13 (SDFQD1_SPC_11367) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_14 (SDFQD2_SPC_70) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_15 (SDFQD1_SPC_11368) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_2 (SDFQD1_SPC_11369) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_3 (SDFQD1_SPC_11370) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_4 (SDFQD1_SPC_11371) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_5 (SDFQD1_SPC_11372) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_6 (SDFQD1_SPC_11373) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_7 (SDFQD1_SPC_11374) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_8 (SDFQD1_SPC_11375) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_10_hsplit_9 (SDFQD1_SPC_11376) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_0 (SDFQD1_SPC_11377) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_1 (SDFQD1_SPC_11378) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_10 (SDFQD1_SPC_11379) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_11 (SDFQD1_SPC_11380) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_12 (SDFQD1_SPC_11381) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_13 (SDFQD1_SPC_11382) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_14 (SDFQD1_SPC_11383) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_15 (SDFQD1_SPC_11384) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_16 (SDFQD1_SPC_11385) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_17 (SDFQD1_SPC_11386) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_18 (SDFQD1_SPC_11387) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_19 (SDFQD1_SPC_11388) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_2 (SDFQD1_SPC_11389) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_20 (SDFQD1_SPC_11390) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_21 (SDFQD1_SPC_11391) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_22 (SDFQD1_SPC_11392) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_23 (SDFQD1_SPC_11393) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_24 (SDFQD1_SPC_11394) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_25 (SDFQD1_SPC_11395) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_26 (SDFQD1_SPC_11396) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_27 (SDFQD1_SPC_11397) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_28 (SDFQD1_SPC_11398) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_29 (SDFQD1_SPC_11399) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_3 (SDFQD1_SPC_11400) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_30 (SDFQD1_SPC_11401) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_31 (SDFQD1_SPC_11402) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_4 (SDFQD1_SPC_11403) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_5 (SDFQD1_SPC_11404) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_6 (SDFQD1_SPC_11405) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_7 (SDFQD1_SPC_11406) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_8 (SDFQD1_SPC_11407) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hrdata_9 (SDFQD1_SPC_11408) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hready (SDFQD1_SPC_11409) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hresp_0 (SDFQD1_SPC_11410) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hresp_1 (SDFQD1_SPC_11411) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_0 (SDFQD1_SPC_11412) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_1 (SDFQD1_SPC_11413) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_10 (SDFQD1_SPC_11414) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_11 (SDFQD1_SPC_11415) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_12 (SDFQD1_SPC_11416) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_13 (SDFQD1_SPC_11417) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_14 (SDFQD1_SPC_11418) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_15 (SDFQD1_SPC_11419) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_2 (SDFQD1_SPC_11420) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_3 (SDFQD1_SPC_11421) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_4 (SDFQD1_SPC_11422) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_5 (SDFQD1_SPC_11423) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_6 (SDFQD1_SPC_11424) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_7 (SDFQD1_SPC_11425) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_8 (SDFQD1_SPC_11426) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_4_hsplit_9 (SDFQD1_SPC_11427) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_0 (SDFQD1_SPC_11428) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_1 (SDFQD1_SPC_11429) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_10 (SDFQD1_SPC_11430) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_11 (SDFQD1_SPC_11431) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_12 (SDFQD1_SPC_11432) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_13 (SDFQD1_SPC_11433) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_14 (SDFQD1_SPC_11434) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_15 (SDFQD1_SPC_11435) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_16 (SDFQD1_SPC_11436) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_17 (SDFQD1_SPC_11437) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_18 (SDFQD1_SPC_11438) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_19 (SDFQD1_SPC_11439) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_2 (SDFQD1_SPC_11440) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_20 (SDFQD1_SPC_11441) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_21 (SDFQD1_SPC_11442) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_22 (SDFQD1_SPC_11443) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_23 (SDFQD1_SPC_11444) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_24 (SDFQD1_SPC_11445) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_25 (SDFQD1_SPC_11446) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_26 (SDFQD1_SPC_11447) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_27 (SDFQD1_SPC_11448) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_28 (SDFQD1_SPC_11449) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_29 (SDFQD1_SPC_11450) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_3 (SDFQD1_SPC_11451) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_30 (SDFQD1_SPC_11452) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_31 (SDFQD1_SPC_11453) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_4 (SDFQD1_SPC_11454) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_5 (SDFQD1_SPC_11455) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_6 (SDFQD1_SPC_11456) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_7 (SDFQD1_SPC_11457) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_8 (SDFQD1_SPC_11458) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hrdata_9 (SDFQD1_SPC_11459) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hready (SDFQD1_SPC_11460) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hresp_0 (SDFQD1_SPC_11461) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hresp_1 (SDFQD1_SPC_11462) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_0 (SDFQD1_SPC_11463) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_1 (SDFQD2_SPC_71) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_10 (SDFQD1_SPC_11464) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_11 (SDFQD1_SPC_11465) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_12 (SDFQD1_SPC_11466) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_13 (SDFQD1_SPC_11467) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_14 (SDFQD1_SPC_11468) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_15 (SDFQD2_SPC_72) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_2 (SDFQD1_SPC_11469) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_3 (SDFQD1_SPC_11470) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_4 (SDFQD1_SPC_11471) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_5 (SDFQD1_SPC_11472) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_6 (SDFQD1_SPC_11473) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_7 (SDFQD1_SPC_11474) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_8 (SDFQD1_SPC_11475) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_5_hsplit_9 (SDFQD1_SPC_11476) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_0 (SDFQD1_SPC_11477) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_1 (SDFQD4_SPC_1164) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_10 (SDFQD1_SPC_11478) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_11 (SDFQD1_SPC_11479) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_12 (SDFQD1_SPC_11480) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_13 (SDFQD1_SPC_11481) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_14 (SDFQD1_SPC_11482) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_15 (SDFQD1_SPC_11483) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_16 (SDFQD1_SPC_11484) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_17 (SDFQD1_SPC_11485) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_18 (SDFQD1_SPC_11486) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_19 (SDFQD1_SPC_11487) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_2 (SDFQD1_SPC_11488) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_20 (SDFQD1_SPC_11489) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_21 (SDFQD1_SPC_11490) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_22 (SDFQD1_SPC_11491) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_23 (SDFQD1_SPC_11492) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_24 (SDFQD1_SPC_11493) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_25 (SDFQD1_SPC_11494) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_26 (SDFQD1_SPC_11495) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_27 (SDFQD1_SPC_11496) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_28 (SDFQD1_SPC_11497) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_29 (SDFQD1_SPC_11498) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_3 (SDFQD1_SPC_11499) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_30 (SDFQD1_SPC_11500) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_31 (SDFQD1_SPC_11501) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_4 (SDFQD1_SPC_11502) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_5 (SDFQD1_SPC_11503) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_6 (SDFQD1_SPC_11504) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_7 (SDFQD1_SPC_11505) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_8 (SDFQD1_SPC_11506) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hrdata_9 (SDFQD1_SPC_11507) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hready (SDFQD1_SPC_11508) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hresp_0 (SDFQD1_SPC_11509) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hresp_1 (SDFQD1_SPC_11510) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_0 (SDFQD1_SPC_11511) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_1 (SDFQD1_SPC_11512) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_10 (SDFQD1_SPC_11513) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_11 (SDFQD1_SPC_11514) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_12 (SDFQD1_SPC_11515) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_13 (SDFQD1_SPC_11516) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_14 (SDFQD1_SPC_11517) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_15 (SDFQD1_SPC_11518) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_2 (SDFQD1_SPC_11519) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_3 (SDFQD1_SPC_11520) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_4 (SDFQD1_SPC_11521) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_5 (SDFQD1_SPC_11522) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_6 (SDFQD1_SPC_11523) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_7 (SDFQD2_SPC_73) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_8 (SDFQD1_SPC_11524) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_6_hsplit_9 (SDFQD1_SPC_11525) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_0 (SDFQD1_SPC_11526) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_1 (SDFQD1_SPC_11527) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_10 (SDFQD1_SPC_11528) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_11 (SDFQD1_SPC_11529) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_12 (SDFQD1_SPC_11530) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_13 (SDFQD1_SPC_11531) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_14 (SDFQD1_SPC_11532) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_15 (SDFQD1_SPC_11533) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_16 (SDFQD1_SPC_11534) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_17 (SDFQD1_SPC_11535) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_18 (SDFQD1_SPC_11536) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_19 (SDFQD1_SPC_11537) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_2 (SDFQD1_SPC_11538) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_20 (SDFQD1_SPC_11539) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_21 (SDFQD1_SPC_11540) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_22 (SDFQD1_SPC_11541) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_23 (SDFQD1_SPC_11542) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_24 (SDFQD1_SPC_11543) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_25 (SDFQD1_SPC_11544) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_26 (SDFQD1_SPC_11545) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_27 (SDFQD1_SPC_11546) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_28 (SDFQD1_SPC_11547) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_29 (SDFQD1_SPC_11548) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_3 (SDFQD1_SPC_11549) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_30 (SDFQD1_SPC_11550) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_31 (SDFQD1_SPC_11551) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_4 (SDFQD1_SPC_11552) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_5 (SDFQD1_SPC_11553) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_6 (SDFQD1_SPC_11554) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_7 (SDFQD1_SPC_11555) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_8 (SDFQD1_SPC_11556) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hrdata_9 (SDFQD1_SPC_11557) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hready (SDFQD1_SPC_11558) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hresp_0 (SDFQD1_SPC_11559) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hresp_1 (SDFQD1_SPC_11560) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_0 (SDFQD1_SPC_11561) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_1 (SDFQD1_SPC_11562) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_10 (SDFQD1_SPC_11563) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_11 (SDFQD1_SPC_11564) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_12 (SDFQD1_SPC_11565) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_13 (SDFQD1_SPC_11566) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_14 (SDFQD1_SPC_11567) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_15 (SDFQD1_SPC_11568) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_2 (SDFQD1_SPC_11569) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_3 (SDFQD1_SPC_11570) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_4 (SDFQD1_SPC_11571) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_5 (SDFQD1_SPC_11572) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_6 (SDFQD1_SPC_11573) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_7 (SDFQD1_SPC_11574) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_8 (SDFQD1_SPC_11575) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_7_hsplit_9 (SDFQD1_SPC_11576) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_0 (SDFQD1_SPC_11577) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_1 (SDFQD1_SPC_11578) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_10 (SDFQD1_SPC_11579) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_11 (SDFQD1_SPC_11580) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_12 (SDFQD1_SPC_11581) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_13 (SDFQD1_SPC_11582) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_14 (SDFQD1_SPC_11583) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_15 (SDFQD1_SPC_11584) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_16 (SDFQD1_SPC_11585) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_17 (SDFQD1_SPC_11586) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_18 (SDFQD1_SPC_11587) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_19 (SDFQD1_SPC_11588) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_2 (SDFQD1_SPC_11589) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_20 (SDFQD1_SPC_11590) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_21 (SDFQD1_SPC_11591) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_22 (SDFQD1_SPC_11592) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_23 (SDFQD1_SPC_11593) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_24 (SDFQD1_SPC_11594) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_25 (SDFQD1_SPC_11595) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_26 (SDFQD1_SPC_11596) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_27 (SDFQD1_SPC_11597) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_28 (SDFQD1_SPC_11598) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_29 (SDFQD1_SPC_11599) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_3 (SDFQD1_SPC_11600) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_30 (SDFQD1_SPC_11601) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_31 (SDFQD1_SPC_11602) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_4 (SDFQD1_SPC_11603) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_5 (SDFQD1_SPC_11604) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_6 (SDFQD1_SPC_11605) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_7 (SDFQD1_SPC_11606) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_8 (SDFQD1_SPC_11607) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hrdata_9 (SDFQD1_SPC_11608) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hready (SDFQD1_SPC_11609) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hresp_0 (SDFQD1_SPC_11610) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hresp_1 (SDFQD1_SPC_11611) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_0 (SDFQD1_SPC_11612) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_1 (SDFQD1_SPC_11613) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_10 (SDFQD1_SPC_11614) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_11 (SDFQD1_SPC_11615) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_12 (SDFQD1_SPC_11616) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_13 (SDFQD1_SPC_11617) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_14 (SDFQD1_SPC_11618) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_15 (SDFQD1_SPC_11619) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_2 (SDFQD1_SPC_11620) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_3 (SDFQD1_SPC_11621) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_4 (SDFQD1_SPC_11622) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_5 (SDFQD1_SPC_11623) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_6 (SDFQD1_SPC_11624) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_7 (SDFQD1_SPC_11625) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_8 (SDFQD1_SPC_11626) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_8_hsplit_9 (SDFQD1_SPC_11627) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_9_hrdata_0 (SDFQD1_SPC_11628) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_9_hrdata_1 (SDFQD1_SPC_11629) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_9_hrdata_10 (SDFQD1_SPC_11630) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_9_hrdata_11 (SDFQD1_SPC_11631) and all their descendants.
[10/06 17:50:20     38s] Reset to color id 0 for ahbso_reg_9_hrdata_12 (SDFQD1_SPC_11632) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_13 (SDFQD1_SPC_11633) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_14 (SDFQD1_SPC_11634) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_15 (SDFQD1_SPC_11635) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_16 (SDFQD1_SPC_11636) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_17 (SDFQD1_SPC_11637) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_18 (SDFQD1_SPC_11638) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_19 (SDFQD1_SPC_11639) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_2 (SDFQD1_SPC_11640) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_20 (SDFQD1_SPC_11641) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_21 (SDFQD1_SPC_11642) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_22 (SDFQD1_SPC_11643) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_23 (SDFQD1_SPC_11644) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_24 (SDFQD1_SPC_11645) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_25 (SDFQD1_SPC_11646) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_26 (SDFQD1_SPC_11647) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_27 (SDFQD1_SPC_11648) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_28 (SDFQD1_SPC_11649) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_29 (SDFQD1_SPC_11650) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_3 (SDFQD1_SPC_11651) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_30 (SDFQD1_SPC_11652) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_31 (SDFQD1_SPC_11653) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_4 (SDFQD1_SPC_11654) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_5 (SDFQD1_SPC_11655) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_6 (SDFQD1_SPC_11656) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_7 (SDFQD1_SPC_11657) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_8 (SDFQD1_SPC_11658) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hrdata_9 (SDFQD1_SPC_11659) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hready (SDFQD1_SPC_11660) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hresp_0 (SDFQD1_SPC_11661) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hresp_1 (SDFQD1_SPC_11662) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_0 (SDFQD1_SPC_11663) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_1 (SDFQD1_SPC_11664) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_10 (SDFQD1_SPC_11665) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_11 (SDFQD1_SPC_11666) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_12 (SDFQD1_SPC_11667) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_13 (SDFQD1_SPC_11668) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_14 (SDFQD1_SPC_11669) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_15 (SDFQD1_SPC_11670) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_2 (SDFQD1_SPC_11671) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_3 (SDFQD1_SPC_11672) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_4 (SDFQD1_SPC_11673) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_5 (SDFQD1_SPC_11674) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_6 (SDFQD1_SPC_11675) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_7 (SDFQD1_SPC_11676) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_8 (SDFQD1_SPC_11677) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for ahbso_reg_9_hsplit_9 (SDFQD1_SPC_11678) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for mcore0 (mcore) and all their descendants.
[10/06 17:50:21     38s] Reset to color id 0 for proc0 (proc) and all their descendants.
[10/06 17:50:24     38s] Free PSO.
[10/06 17:50:24     38s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/06 17:50:25     38s] 
[10/06 17:50:25     38s] 
[10/06 17:50:25     38s] Info (SM2C): Status of key globals:
[10/06 17:50:25     38s] 	 MMMC-by-default flow     : 1
[10/06 17:50:25     38s] 	 Default MMMC objs envvar : 0
[10/06 17:50:25     38s] 	 Data portability         : 0
[10/06 17:50:25     38s] 	 MMMC PV Emulation        : 0
[10/06 17:50:25     38s] 	 MMMC debug               : 0
[10/06 17:50:25     38s] 	 Init_Design flow         : 1
[10/06 17:50:25     38s] 
[10/06 17:50:25     38s] 
[10/06 17:50:25     38s] 	 CTE SM2C global          : false
[10/06 17:50:25     38s] 	 Reporting view filter    : false
[10/06 17:50:25     38s] **WARN: (IMPIMEX-4008):	Variable 'lsgOCPGainMult' is no longer supported in user data manager and will be ignored.
[10/06 17:50:25     38s] **WARN: (GLOBAL-100):	Global 'lib_build_timing_cond_default_arc' has become obsolete. It will be removed in the next release.
[10/06 17:50:25     38s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[10/06 17:50:25     38s] **WARN: (GLOBAL-100):	Global 'timing_latch_budget_mode_compatibility' has become obsolete. It will be removed in the next release.
[10/06 17:50:25     38s] **ERROR: (GLOBAL-105):	Unknown global 'timing_number_worker_thread' specified
**WARN: (GLOBAL-100):	Global 'timing_disable_inferred_clock_gating_checks_sequential' has become obsolete. It will be removed in the next release.
[10/06 17:50:25     38s] **WARN: (GLOBAL-100):	Global 'timing_disable_default_arc' has become obsolete. It will be removed in the next release.
[10/06 17:50:25     38s] **ERROR: (GLOBAL-105):	Unknown global 'timing_enable_backward_compatible_case_analysis_mode' specified
**WARN: (GLOBAL-100):	Global 'timing_aocv_slack_threshold' has become obsolete. It will be removed in the next release.
[10/06 17:50:25     38s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_pulse_width_check' has become obsolete. It will be removed in the next release.
[10/06 17:50:25     38s] **ERROR: (GLOBAL-105):	Unknown global 'timing_enable_efficient_input_output_delay_mode' specified
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_cppr_mode' has become obsolete. It will be removed in the next release.
[10/06 17:50:25     38s] **ERROR: (GLOBAL-105):	Unknown global 'timing_enable_backward_compatible_pessimistic_cppr_mode' specified
**WARN: (GLOBAL-100):	Global 'timing_aocv_enable_gba_combine_launch_capture' has become obsolete. It will be removed in the next release.
[10/06 17:50:25     38s] **WARN: (GLOBAL-100):	Global 'timing_disable_invalid_clock_check' has become obsolete. It will be removed in the next release.
[10/06 17:50:25     38s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_latch_budget_mode' has become obsolete. It will be removed in the next release.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BUMPCELL' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'A[0]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'A[1]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'A[2]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'A[3]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'A[4]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'A[5]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'A[6]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'A[7]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'CE' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'CK' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'D[0]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'D[10]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'D[11]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'D[12]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'D[13]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] **WARN: (IMPLF-200):	Pin 'D[14]' in macro 'MEM1_256X32' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/06 17:50:25     38s] Loading view definition file from DATA/route.enc.dat/viewDefinition.tcl
[10/06 17:50:25     38s] **ERROR: (TECHLIB-1198):	The 'index_2' is defined but its corresponding 'variable_2' is not defined for template 'lu_table_template' 'load_template'. This may lead to undesirable analysis results. (File /home/cad5/Week5/PNRLeonLab/RAK_18.1_blockImplementation/LIBS/lib/max/MEM1_256X32_slow.lib, Line 135)
**ERROR: (TECHLIB-1198):	The 'index_2' is defined but its corresponding 'variable_2' is not defined for template 'lu_table_template' 'load_template'. This may lead to undesirable analysis results. (File /home/cad5/Week5/PNRLeonLab/RAK_18.1_blockImplementation/LIBS/lib/max/MEM2_128X32_slow.lib, Line 135)
**WARN: (TECHLIB-9153):	Duplicate definition for attribute 'dont_use' encountered. The last definition will be retained. (File /home/cad5/Week5/PNRLeonLab/RAK_18.1_blockImplementation/LIBS/lib/min/fast.lib, Line 19302)
[10/06 17:50:26     39s] **ERROR: (TECHLIB-1198):	The 'index_2' is defined but its corresponding 'variable_2' is not defined for template 'lu_table_template' 'load_template'. This may lead to undesirable analysis results. (File /home/cad5/Week5/PNRLeonLab/RAK_18.1_blockImplementation/LIBS/lib/min/MEM1_256X32_slow.lib, Line 135)
**ERROR: (TECHLIB-1198):	The 'index_2' is defined but its corresponding 'variable_2' is not defined for template 'lu_table_template' 'load_template'. This may lead to undesirable analysis results. (File /home/cad5/Week5/PNRLeonLab/RAK_18.1_blockImplementation/LIBS/lib/min/MEM2_128X32_slow.lib, Line 135)
*** End library_loading (cpu=0.01min, real=0.02min, mem=-4.0M, fe_cpu=0.65min, fe_real=3.07min, fe_mem=922.1M) ***
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
[10/06 17:50:26     39s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[10/06 17:50:26     39s] To increase the message display limit, refer to the product command reference manual.
[10/06 17:50:26     40s] *** Netlist is unique.
[10/06 17:50:26     40s] Loading preference file DATA/route.enc.dat/gui.pref.tcl ...
[10/06 17:50:26     40s] **WARN: (IMPSYT-3004):	Preference BlockSnapRule for Snap Macros/Blackboxes is obsolete and will be removed in future release.To avoid this warning and to ensure compatibility with future releases, please remove the obsolete preference from your script.
[10/06 17:50:26     40s] **WARN: (IMPSYT-3004):	Preference GuideSnapRule for Snap Guides/Regions/Fences is obsolete and will be removed in future release.To avoid this warning and to ensure compatibility with future releases, please remove the obsolete preference from your script.
[10/06 17:50:26     40s] **WARN: (IMPSYT-3046):	Unknown preference name "InstDisplayThreshold".
[10/06 17:50:26     40s] **WARN: (IMPSYT-3046):	Unknown preference name "WireDisplayCheck2D".
[10/06 17:50:26     40s] **WARN: (IMPSYT-3046):	Unknown preference name "WireDisplayThreshold".
[10/06 17:50:26     40s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/06 17:50:26     40s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 17:50:27     40s] **WARN: analysis view func_fast_min not found, use default_view_setup
[10/06 17:50:27     40s] **WARN: analysis view func_slow_max not found, use default_view_setup
[10/06 17:50:27     40s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[10/06 17:50:27     40s] **WARN: (EMS-42):	Message (IMPEXT-2760) has been suppressed from output.
[10/06 17:50:27     40s] **WARN: (EMS-42):	Message (IMPEXT-2771) has been suppressed from output.
[10/06 17:50:27     40s] **WARN: (EMS-42):	Message (IMPEXT-2710) has been suppressed from output.
[10/06 17:50:27     40s] **WARN: (TCLCMD-1142):	Virtual clock 'my_clk_v1' is being created with no source objects. (File DATA/route.enc.dat/libs/mmmc/functional_func_slow_max.sdc, Line 9).
[10/06 17:50:27     40s] 
[10/06 17:50:27     40s] **WARN: (TCLCMD-1142):	Virtual clock 'my_clk_v2' is being created with no source objects. (File DATA/route.enc.dat/libs/mmmc/functional_func_slow_max.sdc, Line 10).
[10/06 17:50:27     40s] 
[10/06 17:50:27     40s] **WARN: (TCLCMD-1142):	Virtual clock 'my_clk_v0' is being created with no source objects. (File DATA/route.enc.dat/libs/mmmc/functional_func_slow_max.sdc, Line 17).
[10/06 17:50:27     40s] 
[10/06 17:50:29     41s] **WARN: (IMPIMEX-4008):	Variable 'lsgOCPGainMult' is no longer supported in user data manager and will be ignored.
[10/06 17:50:29     41s] **WARN: (GLOBAL-100):	Global 'lib_build_timing_cond_default_arc' has become obsolete. It will be removed in the next release.
[10/06 17:50:29     41s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[10/06 17:50:29     41s] **WARN: (GLOBAL-100):	Global 'timing_latch_budget_mode_compatibility' has become obsolete. It will be removed in the next release.
[10/06 17:50:29     41s] **ERROR: (GLOBAL-105):	Unknown global 'timing_number_worker_thread' specified
**WARN: (GLOBAL-100):	Global 'timing_disable_inferred_clock_gating_checks_sequential' has become obsolete. It will be removed in the next release.
[10/06 17:50:29     41s] **WARN: (GLOBAL-100):	Global 'timing_disable_default_arc' has become obsolete. It will be removed in the next release.
[10/06 17:50:29     41s] **ERROR: (GLOBAL-105):	Unknown global 'timing_enable_backward_compatible_case_analysis_mode' specified
**WARN: (GLOBAL-100):	Global 'timing_aocv_slack_threshold' has become obsolete. It will be removed in the next release.
[10/06 17:50:29     41s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_pulse_width_check' has become obsolete. It will be removed in the next release.
[10/06 17:50:29     41s] **ERROR: (GLOBAL-105):	Unknown global 'timing_enable_efficient_input_output_delay_mode' specified
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_cppr_mode' has become obsolete. It will be removed in the next release.
[10/06 17:50:29     41s] **ERROR: (GLOBAL-105):	Unknown global 'timing_enable_backward_compatible_pessimistic_cppr_mode' specified
**WARN: (GLOBAL-100):	Global 'timing_aocv_enable_gba_combine_launch_capture' has become obsolete. It will be removed in the next release.
[10/06 17:50:30     42s] **WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/06 17:50:53     47s] <CMD> gui_select -rect {-377.033 493.100 -202.260 430.445}
[10/06 17:51:01     49s] <CMD> setDrawView fplan
[10/06 17:51:03     49s] <CMD> fit
[10/06 17:51:12     51s] <CMD> gui_select -rect {-1117.919 312.230 -514.616 41.181}
[10/06 17:51:20     53s] <CMD> gui_select -rect {-501.790 219.279 123.612 -99.740}
[10/06 17:51:20     53s] Set RLRP Inst: clk_half__L7_I28
[10/06 17:51:21     53s] <CMD> deselectAll
[10/06 17:51:27     54s] <CMD> fit
[10/06 17:51:32     55s] <CMD> setDrawView place
[10/06 17:52:34     68s] <CMD> setDrawView fplan
[10/06 17:52:35     68s] <CMD> setDrawView ameba
[10/06 17:52:37     69s] <CMD> setDrawView place
[10/06 17:56:09    115s] <CMD> set conf_qxconf_file NULL
[10/06 17:56:09    115s] <CMD> set conf_qxlib_file NULL
[10/06 17:56:09    115s] <CMD> set defHierChar /
[10/06 17:56:09    115s] <CMD> set init_design_settop 0
[10/06 17:56:09    115s] <CMD> set init_gnd_net VSS
[10/06 17:56:09    115s] <CMD> set init_lef_file {LIBS/lef/gsclib045.fixed2.lef LIBS/lef/MEM2_128X32.lef LIBS/lef/MEM1_256X32.lef LIBS/lef/pads.lef}
[10/06 17:56:09    115s] <CMD> set init_mmmc_file DATA/mmmc.tcl
[10/06 17:56:09    115s] <CMD> set init_pwr_net VDD
[10/06 17:56:09    115s] <CMD> set init_verilog DATA/leon.v.gz
[10/06 17:56:11    115s] <CMD> init_design
[10/06 17:56:11    115s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[10/06 17:56:11    115s] 
[10/06 17:56:11    115s] *** Summary of all messages that are not suppressed in this session:
[10/06 17:56:11    115s] Severity  ID               Count  Summary                                  
[10/06 17:56:11    115s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[10/06 17:56:11    115s] *** Message Summary: 1 warning(s), 0 error(s)
[10/06 17:56:11    115s] 
[10/06 17:56:13    115s] <CMD> fit
[10/06 17:56:14    116s] <CMD> fit
[10/06 17:56:14    116s] <CMD> fit
[10/06 17:56:35    121s] <CMD> fit
[10/06 17:57:02    126s] **ERROR: (IMPSYT-16325):	Floorplan has no partitions.
[10/06 17:57:06    126s] **ERROR: (IMPSYT-16325):	Floorplan has no partitions.
[10/06 17:57:19    129s] <CMD> loadFPlan DATA/leon.power.fp
[10/06 17:57:19    129s] Reading floorplan file - DATA/leon.power.fp (mem = 1290.1M).
[10/06 17:57:19    129s] #% Begin Load floorplan data ... (date=10/06 17:57:19, mem=1118.6M)
[10/06 17:57:19    129s] *info: reset 555 existing net weight
[10/06 17:57:19    129s] *info: reset 49224 existing net BottomPreferredLayer and AvoidDetour
[10/06 17:57:19    129s] Deleting old partition specification.
[10/06 17:57:19    129s]  ... processed partition successfully.
[10/06 17:57:19    129s] #% End Load floorplan data ... (date=10/06 17:57:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1118.6M, current mem=1118.6M)
[10/06 17:57:19    129s] <CMD> setDrawView fplan
[10/06 17:57:19    129s] <CMD> fit
[10/06 17:57:28    130s] <CMD> fit
[10/06 17:57:32    131s] <CMD> fit
[10/06 17:59:00    150s] <CMD> setDesignMode -process 45
[10/06 17:59:00    150s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[10/06 17:59:00    150s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[10/06 17:59:00    150s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[10/06 17:59:00    150s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[10/06 17:59:00    150s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[10/06 17:59:00    150s] Updating process node dependent CCOpt properties for the 45nm process node.
[10/06 17:59:08    152s] <CMD> fit
[10/06 18:00:23    168s] <CMD> setMultiCpuUsage -localCpu 2 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[10/06 18:00:23    168s] Setting releaseMultiCpuLicenseMode to false.
[10/06 18:00:23    168s] <CMD> setDistributeHost -local
[10/06 18:00:23    168s] The timeout for a remote job to respond is 30 seconds.
[10/06 18:00:23    168s] Submit command for task runs will be: local
[10/06 18:00:25    168s] <CMD> fit
[10/06 18:00:29    169s] <CMD> setDrawView place
[10/06 18:01:40    183s] <CMD> fit
[10/06 18:02:03    187s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:02:03    187s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:02:03    187s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[10/06 18:04:08    211s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[10/06 18:04:08    211s] <CMD> setEndCapMode -reset
[10/06 18:04:08    211s] <CMD> setEndCapMode -boundary_tap false
[10/06 18:04:08    211s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[10/06 18:04:08    211s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VLMDefaultSetup
[10/06 18:04:08    211s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:08    211s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:08    211s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:08    211s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:08    211s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:08    211s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:09    211s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY3X1 DLY2X1 BUFX6 DLY4X1 DLY1X1 BUFX8 DLY3X4 DLY2X4 DLY1X4 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX16 INVX6 INVX4 INVX20 INVX3 INVX2 INVX12 INVX1} -maxAllowedDelay 1
[10/06 18:04:09    211s] <CMD> setPlaceMode -reset
[10/06 18:04:09    211s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[10/06 18:04:09    211s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:09    211s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[10/06 18:04:10    212s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[10/06 18:04:10    212s] <CMD> setEndCapMode -reset
[10/06 18:04:10    212s] <CMD> setEndCapMode -boundary_tap false
[10/06 18:04:10    212s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:10    212s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:10    212s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:10    212s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:10    212s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:10    212s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:10    212s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY3X1 DLY2X1 BUFX6 DLY4X1 DLY1X1 BUFX8 DLY3X4 DLY2X4 DLY1X4 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX16 INVX6 INVX4 INVX20 INVX3 INVX2 INVX12 INVX1} -maxAllowedDelay 1
[10/06 18:04:10    212s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:10    212s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[10/06 18:04:10    212s] <CMD> setPlaceMode -reset
[10/06 18:04:10    212s] <CMD> setPlaceMode -congEffort high -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[10/06 18:04:10    212s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:04:10    212s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[10/06 18:04:12    212s] <CMD> fit
[10/06 18:06:00    236s] <CMD> set_dont_use *XL true
[10/06 18:06:14    239s] <CMD> set_dont_use *X1 true
[10/06 18:06:29    242s] <CMD> um::enable_metric -on
[10/06 18:07:00    249s] <CMD> place_opt_design
[10/06 18:07:00    249s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[10/06 18:07:00    249s] *** Starting GigaPlace ***
[10/06 18:07:00    249s] **INFO: user set placement options
[10/06 18:07:00    249s] setPlaceMode -modulePlan true -place_detail_check_route false -place_detail_preserve_routing false -place_detail_remove_affected_routing false -place_detail_swap_eeq_cells false -place_global_clock_gate_aware true -place_global_cong_effort high -place_global_ignore_scan true -place_global_ignore_spare true -place_global_module_aware_spare false -place_global_place_io_pins true -place_global_reorder_scan true -powerDriven false -timingDriven true
[10/06 18:07:00    249s] **INFO: user set opt options
[10/06 18:07:00    249s] setOptMode -deleteInst true -drcMargin 0 -effort high -fixDrc true -setupTargetSlack 0
[10/06 18:07:00    249s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/06 18:07:00    249s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 11567, percentage of missing scan cell = 0.00% (0 / 11567)
[10/06 18:07:00    250s] *** Start deleteBufferTree ***
[10/06 18:07:01    250s] Multithreaded Timing Analysis is initialized with 2 threads
[10/06 18:07:01    250s] 
[10/06 18:07:01    250s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
[10/06 18:07:01    250s] Info: Detect buffers to remove automatically.
[10/06 18:07:01    250s] Analyzing netlist ...
[10/06 18:07:01    251s] Updating netlist
[10/06 18:07:01    251s] AAE DB initialization (MEM=1433.72 CPU=0:00:00.1 REAL=0:00:00.0) 
[10/06 18:07:02    251s] Start AAE Lib Loading. (MEM=1433.72)
[10/06 18:07:02    251s] End AAE Lib Loading. (MEM=1635 CPU=0:00:00.0 Real=0:00:00.0)
[10/06 18:07:02    251s] 
[10/06 18:07:02    251s] *summary: 1146 instances (buffers/inverters) removed
[10/06 18:07:02    251s] *** Finish deleteBufferTree (0:00:01.8) ***
[10/06 18:07:02    251s] Deleted 0 physical inst  (cell - / prefix -).
[10/06 18:07:02    251s] No user setting net weight.
[10/06 18:07:02    251s] Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=high gpeffort=medium 
[10/06 18:07:02    251s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[10/06 18:07:02    251s] Define the scan chains before using this option.
[10/06 18:07:02    251s] Type 'man IMPSP-9042' for more detail.
[10/06 18:07:02    251s] #spOpts: N=45 
[10/06 18:07:02    252s] #std cell=35238 (0 fixed + 35238 movable) #block=4 (0 floating + 4 preplaced)
[10/06 18:07:02    252s] #ioInst=0 #net=35839 #term=157608 #term/net=4.40, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=893
[10/06 18:07:02    252s] stdCell: 35238 single + 0 double + 0 multi
[10/06 18:07:02    252s] Total standard cell length = 86.9984 (mm), area = 0.1488 (mm^2)
[10/06 18:07:02    252s] Core basic site is CoreSite
[10/06 18:07:02    252s] Estimated cell power/ground rail width = 0.160 um
[10/06 18:07:02    252s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 18:07:02    252s] Mark StBox On SiteArr starts
[10/06 18:07:02    252s] Mark StBox On SiteArr ends
[10/06 18:07:02    252s] spiAuditVddOnBottomForRows for llg="default" starts
[10/06 18:07:02    252s] spiAuditVddOnBottomForRows ends
[10/06 18:07:02    252s] Apply auto density screen in pre-place stage.
[10/06 18:07:02    252s] Auto density screen increases utilization from 0.407 to 0.430
[10/06 18:07:02    252s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1662.0M
[10/06 18:07:02    252s] Average module density = 0.430.
[10/06 18:07:02    252s] Density for the design = 0.430.
[10/06 18:07:02    252s]        = stdcell_area 434992 sites (148767 um^2) / alloc_area 1011184 sites (345825 um^2).
[10/06 18:07:02    252s] Pin Density = 0.08770.
[10/06 18:07:02    252s]             = total # of pins 157608 / total area 1797036.
[10/06 18:07:02    252s] Initial padding reaches pin density 0.233 for top
[10/06 18:07:02    252s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.210
[10/06 18:07:02    252s] Initial padding increases density from 0.430 to 0.690 for top
[10/06 18:07:02    252s] Enabling multi-CPU acceleration with 2 CPU(s) for placement
[10/06 18:07:02    252s] === lastAutoLevel = 10 
[10/06 18:07:02    252s] [adp] 0:1:0:1
[10/06 18:07:03    253s] End AAE Lib Interpolated Model. (MEM=1702.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 18:07:03    253s] First Iteration Infinite Tw... 
[10/06 18:07:04    255s] Total number of fetched objects 35968
[10/06 18:07:04    255s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/06 18:07:04    255s] End delay calculation. (MEM=1848.4 CPU=0:00:02.0 REAL=0:00:01.0)
[10/06 18:07:05    256s] Redoing specifyClockTree ...
[10/06 18:07:05    256s] Checking spec file integrity...
[10/06 18:07:05    256s] Clock gating cells inferred from clock spec file.
[10/06 18:07:06    256s] Iteration  1: Total net bbox = 2.351e+05 (7.68e+04 1.58e+05)
[10/06 18:07:06    256s]               Est.  stn bbox = 2.535e+05 (8.28e+04 1.71e+05)
[10/06 18:07:06    256s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1677.6M
[10/06 18:07:06    256s] Iteration  2: Total net bbox = 2.351e+05 (7.68e+04 1.58e+05)
[10/06 18:07:06    256s]               Est.  stn bbox = 2.535e+05 (8.28e+04 1.71e+05)
[10/06 18:07:06    256s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1677.6M
[10/06 18:07:09    259s] End AAE Lib Interpolated Model. (MEM=1726.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 18:07:10    261s] Total number of fetched objects 35968
[10/06 18:07:10    261s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/06 18:07:10    261s] End delay calculation. (MEM=1885.28 CPU=0:00:02.0 REAL=0:00:01.0)
[10/06 18:07:13    266s] exp_mt_sequential is set from setPlaceMode option to 1
[10/06 18:07:13    266s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=2)
[10/06 18:07:13    266s] place_exp_mt_interval set to default 32
[10/06 18:07:13    266s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/06 18:07:18    276s] Iteration  3: Total net bbox = 2.503e+05 (1.02e+05 1.48e+05)
[10/06 18:07:18    276s]               Est.  stn bbox = 3.073e+05 (1.20e+05 1.87e+05)
[10/06 18:07:18    276s]               cpu = 0:00:19.5 real = 0:00:12.0 mem = 2023.9M
[10/06 18:07:34    303s] Iteration  4: Total net bbox = 6.840e+05 (2.98e+05 3.86e+05)
[10/06 18:07:34    303s]               Est.  stn bbox = 8.954e+05 (4.01e+05 4.95e+05)
[10/06 18:07:34    303s]               cpu = 0:00:27.1 real = 0:00:16.0 mem = 2027.1M
[10/06 18:07:34    303s] Iteration  5: Total net bbox = 6.840e+05 (2.98e+05 3.86e+05)
[10/06 18:07:34    303s]               Est.  stn bbox = 8.954e+05 (4.01e+05 4.95e+05)
[10/06 18:07:34    303s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2027.1M
[10/06 18:07:44    321s] Iteration  6: Total net bbox = 1.008e+06 (5.93e+05 4.16e+05)
[10/06 18:07:44    321s]               Est.  stn bbox = 1.362e+06 (8.19e+05 5.43e+05)
[10/06 18:07:44    321s]               cpu = 0:00:17.8 real = 0:00:10.0 mem = 2068.4M
[10/06 18:07:44    321s] Iteration  7: Total net bbox = 1.255e+06 (7.39e+05 5.16e+05)
[10/06 18:07:44    321s]               Est.  stn bbox = 1.610e+06 (9.68e+05 6.43e+05)
[10/06 18:07:44    321s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2036.4M
[10/06 18:07:44    321s] Iteration  8: Total net bbox = 1.255e+06 (7.39e+05 5.16e+05)
[10/06 18:07:44    321s]               Est.  stn bbox = 1.610e+06 (9.68e+05 6.43e+05)
[10/06 18:07:44    321s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2036.4M
[10/06 18:07:54    340s] Starting Early Global Route rough congestion estimation: mem = 2045.1M
[10/06 18:07:54    340s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 18:07:54    340s] (I)       Reading DB...
[10/06 18:07:55    340s] (I)       before initializing RouteDB syMemory usage = 2057.1 MB
[10/06 18:07:55    340s] (I)       congestionReportName   : 
[10/06 18:07:55    340s] (I)       layerRangeFor2DCongestion : 
[10/06 18:07:55    340s] (I)       buildTerm2TermWires    : 1
[10/06 18:07:55    340s] (I)       doTrackAssignment      : 1
[10/06 18:07:55    340s] (I)       dumpBookshelfFiles     : 0
[10/06 18:07:55    340s] (I)       numThreads             : 2
[10/06 18:07:55    340s] (I)       bufferingAwareRouting  : false
[10/06 18:07:55    340s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 18:07:55    340s] (I)       honorPin               : false
[10/06 18:07:55    340s] (I)       honorPinGuide          : true
[10/06 18:07:55    340s] (I)       honorPartition         : false
[10/06 18:07:55    340s] (I)       allowPartitionCrossover: false
[10/06 18:07:55    340s] (I)       honorSingleEntry       : true
[10/06 18:07:55    340s] (I)       honorSingleEntryStrong : true
[10/06 18:07:55    340s] (I)       handleViaSpacingRule   : false
[10/06 18:07:55    340s] (I)       handleEolSpacingRule   : false
[10/06 18:07:55    340s] (I)       PDConstraint           : none
[10/06 18:07:55    340s] (I)       expBetterNDRHandling   : false
[10/06 18:07:55    340s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 18:07:55    340s] (I)       routingEffortLevel     : 3
[10/06 18:07:55    340s] (I)       effortLevel            : standard
[10/06 18:07:55    340s] [NR-eGR] minRouteLayer          : 2
[10/06 18:07:55    340s] [NR-eGR] maxRouteLayer          : 127
[10/06 18:07:55    340s] (I)       relaxedTopLayerCeiling : 127
[10/06 18:07:55    340s] (I)       relaxedBottomLayerFloor: 2
[10/06 18:07:55    340s] (I)       numRowsPerGCell        : 15
[10/06 18:07:55    340s] (I)       speedUpLargeDesign     : 0
[10/06 18:07:55    340s] (I)       multiThreadingTA       : 1
[10/06 18:07:55    340s] (I)       blkAwareLayerSwitching : 1
[10/06 18:07:55    340s] (I)       optimizationMode       : false
[10/06 18:07:55    340s] (I)       routeSecondPG          : false
[10/06 18:07:55    340s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 18:07:55    340s] (I)       detourLimitForLayerRelax: 0.00
[10/06 18:07:55    340s] (I)       punchThroughDistance   : 500.00
[10/06 18:07:55    340s] (I)       scenicBound            : 1.15
[10/06 18:07:55    340s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 18:07:55    340s] (I)       source-to-sink ratio   : 0.00
[10/06 18:07:55    340s] (I)       targetCongestionRatioH : 1.00
[10/06 18:07:55    340s] (I)       targetCongestionRatioV : 1.00
[10/06 18:07:55    340s] (I)       layerCongestionRatio   : 0.70
[10/06 18:07:55    340s] (I)       m1CongestionRatio      : 0.10
[10/06 18:07:55    340s] (I)       m2m3CongestionRatio    : 0.70
[10/06 18:07:55    340s] (I)       localRouteEffort       : 1.00
[10/06 18:07:55    340s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 18:07:55    340s] (I)       supplyScaleFactorH     : 1.00
[10/06 18:07:55    340s] (I)       supplyScaleFactorV     : 1.00
[10/06 18:07:55    340s] (I)       highlight3DOverflowFactor: 0.00
[10/06 18:07:55    340s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 18:07:55    340s] (I)       routeVias              : 
[10/06 18:07:55    340s] (I)       readTROption           : true
[10/06 18:07:55    340s] (I)       extraSpacingFactor     : 1.00
[10/06 18:07:55    340s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 18:07:55    340s] (I)       routeSelectedNetsOnly  : false
[10/06 18:07:55    340s] (I)       clkNetUseMaxDemand     : false
[10/06 18:07:55    340s] (I)       extraDemandForClocks   : 0
[10/06 18:07:55    340s] (I)       steinerRemoveLayers    : false
[10/06 18:07:55    340s] (I)       demoteLayerScenicScale : 1.00
[10/06 18:07:55    340s] (I)       nonpreferLayerCostScale : 100.00
[10/06 18:07:55    340s] (I)       similarTopologyRoutingFast : false
[10/06 18:07:55    340s] (I)       spanningTreeRefinement : false
[10/06 18:07:55    340s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 18:07:55    340s] (I)       starting read tracks
[10/06 18:07:55    340s] (I)       build grid graph
[10/06 18:07:55    340s] (I)       build grid graph start
[10/06 18:07:55    340s] [NR-eGR] Layer1 has no routable track
[10/06 18:07:55    340s] [NR-eGR] Layer2 has single uniform track structure
[10/06 18:07:55    340s] [NR-eGR] Layer3 has single uniform track structure
[10/06 18:07:55    340s] [NR-eGR] Layer4 has single uniform track structure
[10/06 18:07:55    340s] [NR-eGR] Layer5 has single uniform track structure
[10/06 18:07:55    340s] [NR-eGR] Layer6 has single uniform track structure
[10/06 18:07:55    340s] [NR-eGR] Layer7 has single uniform track structure
[10/06 18:07:55    340s] [NR-eGR] Layer8 has single uniform track structure
[10/06 18:07:55    340s] [NR-eGR] Layer9 has single uniform track structure
[10/06 18:07:55    340s] (I)       build grid graph end
[10/06 18:07:55    340s] (I)       numViaLayers=9
[10/06 18:07:55    340s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 18:07:55    340s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 18:07:55    340s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 18:07:55    340s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 18:07:55    340s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 18:07:55    340s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 18:07:55    340s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 18:07:55    340s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 18:07:55    340s] (I)       end build via table
[10/06 18:07:55    340s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 18:07:55    340s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 18:07:55    340s] (I)       readDataFromPlaceDB
[10/06 18:07:55    340s] (I)       Read net information..
[10/06 18:07:55    340s] [NR-eGR] Read numTotalNets=35839  numIgnoredNets=0
[10/06 18:07:55    340s] (I)       Read testcase time = 0.000 seconds
[10/06 18:07:55    340s] 
[10/06 18:07:55    340s] (I)       read default dcut vias
[10/06 18:07:55    340s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 18:07:55    340s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 18:07:55    340s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 18:07:55    340s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 18:07:55    340s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 18:07:55    340s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 18:07:55    340s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 18:07:55    340s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 18:07:55    340s] (I)       build grid graph start
[10/06 18:07:55    340s] (I)       build grid graph end
[10/06 18:07:55    340s] (I)       Model blockage into capacity
[10/06 18:07:55    340s] (I)       Read numBlocks=28739  numPreroutedWires=0  numCapScreens=0
[10/06 18:07:55    340s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 18:07:55    340s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 18:07:55    340s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 18:07:55    340s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 18:07:55    340s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 18:07:55    340s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 18:07:55    340s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 18:07:55    340s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 18:07:55    340s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 18:07:55    340s] (I)       Modeling time = 0.000 seconds
[10/06 18:07:55    340s] 
[10/06 18:07:55    340s] (I)       Number of ignored nets = 0
[10/06 18:07:55    340s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 18:07:55    340s] (I)       Number of clock nets = 555.  Ignored: No
[10/06 18:07:55    340s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 18:07:55    340s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 18:07:55    340s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 18:07:55    340s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 18:07:55    340s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 18:07:55    340s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 18:07:55    340s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 18:07:55    340s] [NR-eGR] There are 555 clock nets ( 555 with NDR ).
[10/06 18:07:55    340s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2057.1 MB
[10/06 18:07:55    340s] (I)       Ndr track 0 does not exist
[10/06 18:07:55    340s] (I)       Ndr track 0 does not exist
[10/06 18:07:55    340s] (I)       Layer1  viaCost=200.00
[10/06 18:07:55    340s] (I)       Layer2  viaCost=200.00
[10/06 18:07:55    340s] (I)       Layer3  viaCost=100.00
[10/06 18:07:55    340s] (I)       Layer4  viaCost=100.00
[10/06 18:07:55    340s] (I)       Layer5  viaCost=200.00
[10/06 18:07:55    340s] (I)       Layer6  viaCost=300.00
[10/06 18:07:55    340s] (I)       Layer7  viaCost=300.00
[10/06 18:07:55    340s] (I)       Layer8  viaCost=300.00
[10/06 18:07:55    340s] (I)       ---------------------Grid Graph Info--------------------
[10/06 18:07:55    340s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 18:07:55    340s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 18:07:55    340s] (I)       Site Width          :   400  (dbu)
[10/06 18:07:55    340s] (I)       Row Height          :  3420  (dbu)
[10/06 18:07:55    340s] (I)       GCell Width         : 51300  (dbu)
[10/06 18:07:55    340s] (I)       GCell Height        : 51300  (dbu)
[10/06 18:07:55    340s] (I)       grid                :    39    28     9
[10/06 18:07:55    340s] (I)       vertical capacity   :     0 51300     0 51300     0 51300     0 51300     0
[10/06 18:07:55    340s] (I)       horizontal capacity :     0     0 51300     0 51300     0 51300     0 51300
[10/06 18:07:55    340s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 18:07:55    340s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 18:07:55    340s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 18:07:55    340s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 18:07:55    340s] (I)       Num tracks per GCell: 213.75 128.25 135.00 128.25 135.00 128.25 90.00 128.25 67.50
[10/06 18:07:55    340s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 18:07:55    340s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 18:07:55    340s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 18:07:55    340s] (I)       --------------------------------------------------------
[10/06 18:07:55    340s] 
[10/06 18:07:55    340s] [NR-eGR] ============ Routing rule table ============
[10/06 18:07:55    340s] [NR-eGR] Rule id 0. Nets 35241 
[10/06 18:07:55    340s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 18:07:55    340s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 18:07:55    340s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:07:55    340s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:07:55    340s] [NR-eGR] Rule id 1. Nets 598 
[10/06 18:07:55    340s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 18:07:55    340s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 18:07:55    340s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 18:07:55    340s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:07:55    340s] [NR-eGR] ========================================
[10/06 18:07:55    340s] [NR-eGR] 
[10/06 18:07:55    340s] (I)       After initializing earlyGlobalRoute syMemory usage = 2057.1 MB
[10/06 18:07:55    340s] (I)       Loading and dumping file time : 0.11 seconds
[10/06 18:07:55    340s] (I)       ============= Initialization =============
[10/06 18:07:55    340s] (I)       numLocalWires=173086  numGlobalNetBranches=59251  numLocalNetBranches=27328
[10/06 18:07:55    340s] (I)       totalPins=157607  totalGlobalPin=52247 (33.15%)
[10/06 18:07:55    340s] (I)       total 2D Cap : 799066 = (373914 H, 425152 V)
[10/06 18:07:55    340s] (I)       ============  Phase 1a Route ============
[10/06 18:07:55    340s] (I)       Phase 1a runs 0.00 seconds
[10/06 18:07:55    340s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/06 18:07:55    340s] (I)       Usage: 54827 = (29701 H, 25126 V) = (7.94% H, 5.91% V) = (7.618e+05um H, 6.445e+05um V)
[10/06 18:07:55    340s] (I)       
[10/06 18:07:55    340s] (I)       ============  Phase 1b Route ============
[10/06 18:07:55    340s] (I)       Usage: 54827 = (29701 H, 25126 V) = (7.94% H, 5.91% V) = (7.618e+05um H, 6.445e+05um V)
[10/06 18:07:55    340s] (I)       
[10/06 18:07:55    340s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[10/06 18:07:55    340s] 
[10/06 18:07:55    340s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 18:07:55    340s] Finished Early Global Route rough congestion estimation: mem = 2057.1M
[10/06 18:07:55    340s] earlyGlobalRoute rough estimation gcell size 15 row height
[10/06 18:07:55    340s] Congestion driven padding in post-place stage.
[10/06 18:07:55    340s] Congestion driven padding increases utilization from 0.690 to 0.689
[10/06 18:07:55    340s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 2057.1M
[10/06 18:07:55    340s] Global placement CDP skipped at cutLevel 9.
[10/06 18:07:55    340s] Iteration  9: Total net bbox = 1.200e+06 (6.83e+05 5.17e+05)
[10/06 18:07:55    340s]               Est.  stn bbox = 1.577e+06 (9.19e+05 6.58e+05)
[10/06 18:07:55    340s]               cpu = 0:00:19.2 real = 0:00:11.0 mem = 2057.1M
[10/06 18:07:55    340s] Iteration 10: Total net bbox = 1.200e+06 (6.83e+05 5.17e+05)
[10/06 18:07:55    340s]               Est.  stn bbox = 1.577e+06 (9.19e+05 6.58e+05)
[10/06 18:07:55    340s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2057.1M
[10/06 18:08:03    354s] Starting Early Global Route rough congestion estimation: mem = 2057.1M
[10/06 18:08:03    354s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 18:08:03    354s] (I)       Reading DB...
[10/06 18:08:03    354s] (I)       before initializing RouteDB syMemory usage = 2057.1 MB
[10/06 18:08:03    354s] (I)       congestionReportName   : 
[10/06 18:08:03    354s] (I)       layerRangeFor2DCongestion : 
[10/06 18:08:03    354s] (I)       buildTerm2TermWires    : 1
[10/06 18:08:03    354s] (I)       doTrackAssignment      : 1
[10/06 18:08:03    354s] (I)       dumpBookshelfFiles     : 0
[10/06 18:08:03    354s] (I)       numThreads             : 2
[10/06 18:08:03    354s] (I)       bufferingAwareRouting  : false
[10/06 18:08:03    354s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 18:08:03    354s] (I)       honorPin               : false
[10/06 18:08:03    354s] (I)       honorPinGuide          : true
[10/06 18:08:03    354s] (I)       honorPartition         : false
[10/06 18:08:03    354s] (I)       allowPartitionCrossover: false
[10/06 18:08:03    354s] (I)       honorSingleEntry       : true
[10/06 18:08:03    354s] (I)       honorSingleEntryStrong : true
[10/06 18:08:03    354s] (I)       handleViaSpacingRule   : false
[10/06 18:08:03    354s] (I)       handleEolSpacingRule   : false
[10/06 18:08:03    354s] (I)       PDConstraint           : none
[10/06 18:08:03    354s] (I)       expBetterNDRHandling   : false
[10/06 18:08:03    354s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 18:08:03    354s] (I)       routingEffortLevel     : 3
[10/06 18:08:03    354s] (I)       effortLevel            : standard
[10/06 18:08:03    354s] [NR-eGR] minRouteLayer          : 2
[10/06 18:08:03    354s] [NR-eGR] maxRouteLayer          : 127
[10/06 18:08:03    354s] (I)       relaxedTopLayerCeiling : 127
[10/06 18:08:03    354s] (I)       relaxedBottomLayerFloor: 2
[10/06 18:08:03    354s] (I)       numRowsPerGCell        : 8
[10/06 18:08:03    354s] (I)       speedUpLargeDesign     : 0
[10/06 18:08:03    354s] (I)       multiThreadingTA       : 1
[10/06 18:08:03    354s] (I)       blkAwareLayerSwitching : 1
[10/06 18:08:03    354s] (I)       optimizationMode       : false
[10/06 18:08:03    354s] (I)       routeSecondPG          : false
[10/06 18:08:03    354s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 18:08:03    354s] (I)       detourLimitForLayerRelax: 0.00
[10/06 18:08:03    354s] (I)       punchThroughDistance   : 500.00
[10/06 18:08:03    354s] (I)       scenicBound            : 1.15
[10/06 18:08:03    354s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 18:08:03    354s] (I)       source-to-sink ratio   : 0.00
[10/06 18:08:03    354s] (I)       targetCongestionRatioH : 1.00
[10/06 18:08:03    354s] (I)       targetCongestionRatioV : 1.00
[10/06 18:08:03    354s] (I)       layerCongestionRatio   : 0.70
[10/06 18:08:03    354s] (I)       m1CongestionRatio      : 0.10
[10/06 18:08:03    354s] (I)       m2m3CongestionRatio    : 0.70
[10/06 18:08:03    354s] (I)       localRouteEffort       : 1.00
[10/06 18:08:03    354s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 18:08:03    354s] (I)       supplyScaleFactorH     : 1.00
[10/06 18:08:03    354s] (I)       supplyScaleFactorV     : 1.00
[10/06 18:08:03    354s] (I)       highlight3DOverflowFactor: 0.00
[10/06 18:08:03    354s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 18:08:03    354s] (I)       routeVias              : 
[10/06 18:08:03    354s] (I)       readTROption           : true
[10/06 18:08:03    354s] (I)       extraSpacingFactor     : 1.00
[10/06 18:08:03    354s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 18:08:03    354s] (I)       routeSelectedNetsOnly  : false
[10/06 18:08:03    354s] (I)       clkNetUseMaxDemand     : false
[10/06 18:08:03    354s] (I)       extraDemandForClocks   : 0
[10/06 18:08:03    354s] (I)       steinerRemoveLayers    : false
[10/06 18:08:03    354s] (I)       demoteLayerScenicScale : 1.00
[10/06 18:08:03    354s] (I)       nonpreferLayerCostScale : 100.00
[10/06 18:08:03    354s] (I)       similarTopologyRoutingFast : false
[10/06 18:08:03    354s] (I)       spanningTreeRefinement : false
[10/06 18:08:03    354s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 18:08:03    354s] (I)       starting read tracks
[10/06 18:08:03    354s] (I)       build grid graph
[10/06 18:08:03    354s] (I)       build grid graph start
[10/06 18:08:03    354s] [NR-eGR] Layer1 has no routable track
[10/06 18:08:03    354s] [NR-eGR] Layer2 has single uniform track structure
[10/06 18:08:03    354s] [NR-eGR] Layer3 has single uniform track structure
[10/06 18:08:03    354s] [NR-eGR] Layer4 has single uniform track structure
[10/06 18:08:03    354s] [NR-eGR] Layer5 has single uniform track structure
[10/06 18:08:03    354s] [NR-eGR] Layer6 has single uniform track structure
[10/06 18:08:03    354s] [NR-eGR] Layer7 has single uniform track structure
[10/06 18:08:03    354s] [NR-eGR] Layer8 has single uniform track structure
[10/06 18:08:03    354s] [NR-eGR] Layer9 has single uniform track structure
[10/06 18:08:03    354s] (I)       build grid graph end
[10/06 18:08:03    354s] (I)       numViaLayers=9
[10/06 18:08:03    354s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 18:08:03    354s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 18:08:03    354s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 18:08:03    354s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 18:08:03    354s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 18:08:03    354s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 18:08:03    354s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 18:08:03    354s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 18:08:03    354s] (I)       end build via table
[10/06 18:08:03    354s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 18:08:03    354s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 18:08:03    354s] (I)       readDataFromPlaceDB
[10/06 18:08:03    354s] (I)       Read net information..
[10/06 18:08:03    354s] [NR-eGR] Read numTotalNets=35839  numIgnoredNets=0
[10/06 18:08:03    354s] (I)       Read testcase time = 0.000 seconds
[10/06 18:08:03    354s] 
[10/06 18:08:03    354s] (I)       read default dcut vias
[10/06 18:08:03    354s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 18:08:03    354s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 18:08:03    354s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 18:08:03    354s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 18:08:03    354s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 18:08:03    354s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 18:08:03    354s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 18:08:03    354s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 18:08:03    354s] (I)       build grid graph start
[10/06 18:08:03    354s] (I)       build grid graph end
[10/06 18:08:03    354s] (I)       Model blockage into capacity
[10/06 18:08:03    354s] (I)       Read numBlocks=28739  numPreroutedWires=0  numCapScreens=0
[10/06 18:08:03    354s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 18:08:03    354s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 18:08:03    354s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 18:08:03    354s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 18:08:03    354s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 18:08:03    354s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 18:08:03    354s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 18:08:03    354s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 18:08:03    354s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 18:08:03    354s] (I)       Modeling time = 0.010 seconds
[10/06 18:08:03    354s] 
[10/06 18:08:03    354s] (I)       Number of ignored nets = 0
[10/06 18:08:03    354s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 18:08:03    354s] (I)       Number of clock nets = 555.  Ignored: No
[10/06 18:08:03    354s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 18:08:03    354s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 18:08:03    354s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 18:08:03    354s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 18:08:03    354s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 18:08:03    354s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 18:08:03    354s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 18:08:03    354s] [NR-eGR] There are 555 clock nets ( 555 with NDR ).
[10/06 18:08:03    354s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2057.1 MB
[10/06 18:08:03    354s] (I)       Ndr track 0 does not exist
[10/06 18:08:03    354s] (I)       Ndr track 0 does not exist
[10/06 18:08:03    354s] (I)       Layer1  viaCost=200.00
[10/06 18:08:03    354s] (I)       Layer2  viaCost=200.00
[10/06 18:08:03    354s] (I)       Layer3  viaCost=100.00
[10/06 18:08:03    354s] (I)       Layer4  viaCost=100.00
[10/06 18:08:03    354s] (I)       Layer5  viaCost=200.00
[10/06 18:08:03    354s] (I)       Layer6  viaCost=300.00
[10/06 18:08:03    354s] (I)       Layer7  viaCost=300.00
[10/06 18:08:03    354s] (I)       Layer8  viaCost=300.00
[10/06 18:08:03    354s] (I)       ---------------------Grid Graph Info--------------------
[10/06 18:08:03    354s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 18:08:03    354s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 18:08:03    354s] (I)       Site Width          :   400  (dbu)
[10/06 18:08:03    354s] (I)       Row Height          :  3420  (dbu)
[10/06 18:08:03    354s] (I)       GCell Width         : 27360  (dbu)
[10/06 18:08:03    354s] (I)       GCell Height        : 27360  (dbu)
[10/06 18:08:03    354s] (I)       grid                :    73    52     9
[10/06 18:08:03    354s] (I)       vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0
[10/06 18:08:03    354s] (I)       horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360
[10/06 18:08:03    354s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 18:08:03    354s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 18:08:03    354s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 18:08:03    354s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 18:08:03    354s] (I)       Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 48.00 68.40 36.00
[10/06 18:08:03    354s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 18:08:03    354s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 18:08:03    354s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 18:08:03    354s] (I)       --------------------------------------------------------
[10/06 18:08:03    354s] 
[10/06 18:08:03    354s] [NR-eGR] ============ Routing rule table ============
[10/06 18:08:03    354s] [NR-eGR] Rule id 0. Nets 35241 
[10/06 18:08:03    354s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 18:08:03    354s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 18:08:03    354s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:08:03    354s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:08:03    354s] [NR-eGR] Rule id 1. Nets 598 
[10/06 18:08:03    354s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 18:08:03    354s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 18:08:03    354s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 18:08:03    354s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:08:03    354s] [NR-eGR] ========================================
[10/06 18:08:03    354s] [NR-eGR] 
[10/06 18:08:03    354s] (I)       After initializing earlyGlobalRoute syMemory usage = 2057.1 MB
[10/06 18:08:03    354s] (I)       Loading and dumping file time : 0.12 seconds
[10/06 18:08:03    354s] (I)       ============= Initialization =============
[10/06 18:08:03    354s] (I)       numLocalWires=137810  numGlobalNetBranches=50396  numLocalNetBranches=18526
[10/06 18:08:03    354s] (I)       totalPins=157607  totalGlobalPin=73778 (46.81%)
[10/06 18:08:03    354s] (I)       total 2D Cap : 1490564 = (701716 H, 788848 V)
[10/06 18:08:03    354s] (I)       ============  Phase 1a Route ============
[10/06 18:08:03    354s] (I)       Phase 1a runs 0.01 seconds
[10/06 18:08:03    354s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/06 18:08:03    354s] (I)       Usage: 103221 = (56638 H, 46583 V) = (8.07% H, 5.91% V) = (7.748e+05um H, 6.373e+05um V)
[10/06 18:08:03    354s] (I)       
[10/06 18:08:03    354s] (I)       ============  Phase 1b Route ============
[10/06 18:08:03    354s] (I)       Usage: 103221 = (56638 H, 46583 V) = (8.07% H, 5.91% V) = (7.748e+05um H, 6.373e+05um V)
[10/06 18:08:03    354s] (I)       
[10/06 18:08:03    354s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[10/06 18:08:03    354s] 
[10/06 18:08:03    354s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 18:08:03    354s] Finished Early Global Route rough congestion estimation: mem = 2057.1M
[10/06 18:08:03    354s] earlyGlobalRoute rough estimation gcell size 8 row height
[10/06 18:08:03    354s] Congestion driven padding in post-place stage.
[10/06 18:08:03    354s] Congestion driven padding increases utilization from 0.689 to 0.688
[10/06 18:08:03    354s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 2057.1M
[10/06 18:08:03    355s] Global placement CDP skipped at cutLevel 11.
[10/06 18:08:03    355s] Iteration 11: Total net bbox = 1.189e+06 (6.90e+05 4.98e+05)
[10/06 18:08:03    355s]               Est.  stn bbox = 1.565e+06 (9.25e+05 6.40e+05)
[10/06 18:08:03    355s]               cpu = 0:00:14.2 real = 0:00:08.0 mem = 2057.1M
[10/06 18:08:03    355s] Iteration 12: Total net bbox = 1.189e+06 (6.90e+05 4.98e+05)
[10/06 18:08:03    355s]               Est.  stn bbox = 1.565e+06 (9.25e+05 6.40e+05)
[10/06 18:08:03    355s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2057.1M
[10/06 18:08:15    376s] Starting Early Global Route rough congestion estimation: mem = 2057.1M
[10/06 18:08:15    376s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 18:08:15    376s] (I)       Reading DB...
[10/06 18:08:15    376s] (I)       before initializing RouteDB syMemory usage = 2057.1 MB
[10/06 18:08:15    376s] (I)       congestionReportName   : 
[10/06 18:08:15    376s] (I)       layerRangeFor2DCongestion : 
[10/06 18:08:15    376s] (I)       buildTerm2TermWires    : 1
[10/06 18:08:15    376s] (I)       doTrackAssignment      : 1
[10/06 18:08:15    376s] (I)       dumpBookshelfFiles     : 0
[10/06 18:08:15    376s] (I)       numThreads             : 2
[10/06 18:08:15    376s] (I)       bufferingAwareRouting  : false
[10/06 18:08:15    376s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 18:08:15    376s] (I)       honorPin               : false
[10/06 18:08:15    376s] (I)       honorPinGuide          : true
[10/06 18:08:15    376s] (I)       honorPartition         : false
[10/06 18:08:15    376s] (I)       allowPartitionCrossover: false
[10/06 18:08:15    376s] (I)       honorSingleEntry       : true
[10/06 18:08:15    376s] (I)       honorSingleEntryStrong : true
[10/06 18:08:15    376s] (I)       handleViaSpacingRule   : false
[10/06 18:08:15    376s] (I)       handleEolSpacingRule   : false
[10/06 18:08:15    376s] (I)       PDConstraint           : none
[10/06 18:08:15    376s] (I)       expBetterNDRHandling   : false
[10/06 18:08:15    376s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 18:08:15    376s] (I)       routingEffortLevel     : 3
[10/06 18:08:15    376s] (I)       effortLevel            : standard
[10/06 18:08:15    376s] [NR-eGR] minRouteLayer          : 2
[10/06 18:08:15    376s] [NR-eGR] maxRouteLayer          : 127
[10/06 18:08:15    376s] (I)       relaxedTopLayerCeiling : 127
[10/06 18:08:15    376s] (I)       relaxedBottomLayerFloor: 2
[10/06 18:08:15    376s] (I)       numRowsPerGCell        : 4
[10/06 18:08:15    376s] (I)       speedUpLargeDesign     : 0
[10/06 18:08:15    376s] (I)       multiThreadingTA       : 1
[10/06 18:08:15    376s] (I)       blkAwareLayerSwitching : 1
[10/06 18:08:15    376s] (I)       optimizationMode       : false
[10/06 18:08:15    376s] (I)       routeSecondPG          : false
[10/06 18:08:15    376s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 18:08:15    376s] (I)       detourLimitForLayerRelax: 0.00
[10/06 18:08:15    376s] (I)       punchThroughDistance   : 500.00
[10/06 18:08:15    376s] (I)       scenicBound            : 1.15
[10/06 18:08:15    376s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 18:08:15    376s] (I)       source-to-sink ratio   : 0.00
[10/06 18:08:15    376s] (I)       targetCongestionRatioH : 1.00
[10/06 18:08:15    376s] (I)       targetCongestionRatioV : 1.00
[10/06 18:08:15    376s] (I)       layerCongestionRatio   : 0.70
[10/06 18:08:15    376s] (I)       m1CongestionRatio      : 0.10
[10/06 18:08:15    376s] (I)       m2m3CongestionRatio    : 0.70
[10/06 18:08:15    376s] (I)       localRouteEffort       : 1.00
[10/06 18:08:15    376s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 18:08:15    376s] (I)       supplyScaleFactorH     : 1.00
[10/06 18:08:15    376s] (I)       supplyScaleFactorV     : 1.00
[10/06 18:08:15    376s] (I)       highlight3DOverflowFactor: 0.00
[10/06 18:08:15    376s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 18:08:15    376s] (I)       routeVias              : 
[10/06 18:08:15    376s] (I)       readTROption           : true
[10/06 18:08:15    376s] (I)       extraSpacingFactor     : 1.00
[10/06 18:08:15    376s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 18:08:15    376s] (I)       routeSelectedNetsOnly  : false
[10/06 18:08:15    376s] (I)       clkNetUseMaxDemand     : false
[10/06 18:08:15    376s] (I)       extraDemandForClocks   : 0
[10/06 18:08:15    376s] (I)       steinerRemoveLayers    : false
[10/06 18:08:15    376s] (I)       demoteLayerScenicScale : 1.00
[10/06 18:08:15    376s] (I)       nonpreferLayerCostScale : 100.00
[10/06 18:08:15    376s] (I)       similarTopologyRoutingFast : false
[10/06 18:08:15    376s] (I)       spanningTreeRefinement : false
[10/06 18:08:15    376s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 18:08:15    376s] (I)       starting read tracks
[10/06 18:08:15    376s] (I)       build grid graph
[10/06 18:08:15    376s] (I)       build grid graph start
[10/06 18:08:15    376s] [NR-eGR] Layer1 has no routable track
[10/06 18:08:15    376s] [NR-eGR] Layer2 has single uniform track structure
[10/06 18:08:15    376s] [NR-eGR] Layer3 has single uniform track structure
[10/06 18:08:15    376s] [NR-eGR] Layer4 has single uniform track structure
[10/06 18:08:15    376s] [NR-eGR] Layer5 has single uniform track structure
[10/06 18:08:15    376s] [NR-eGR] Layer6 has single uniform track structure
[10/06 18:08:15    376s] [NR-eGR] Layer7 has single uniform track structure
[10/06 18:08:15    376s] [NR-eGR] Layer8 has single uniform track structure
[10/06 18:08:15    376s] [NR-eGR] Layer9 has single uniform track structure
[10/06 18:08:15    376s] (I)       build grid graph end
[10/06 18:08:15    376s] (I)       numViaLayers=9
[10/06 18:08:15    376s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 18:08:15    376s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 18:08:15    376s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 18:08:15    376s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 18:08:15    376s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 18:08:15    376s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 18:08:15    376s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 18:08:15    376s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 18:08:15    376s] (I)       end build via table
[10/06 18:08:15    376s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 18:08:15    376s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 18:08:15    376s] (I)       readDataFromPlaceDB
[10/06 18:08:15    376s] (I)       Read net information..
[10/06 18:08:15    376s] [NR-eGR] Read numTotalNets=35839  numIgnoredNets=0
[10/06 18:08:15    376s] (I)       Read testcase time = 0.010 seconds
[10/06 18:08:15    376s] 
[10/06 18:08:15    376s] (I)       read default dcut vias
[10/06 18:08:15    376s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 18:08:15    376s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 18:08:15    376s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 18:08:15    376s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 18:08:15    376s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 18:08:15    376s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 18:08:15    376s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 18:08:15    376s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 18:08:15    376s] (I)       build grid graph start
[10/06 18:08:15    376s] (I)       build grid graph end
[10/06 18:08:15    376s] (I)       Model blockage into capacity
[10/06 18:08:15    376s] (I)       Read numBlocks=28739  numPreroutedWires=0  numCapScreens=0
[10/06 18:08:15    376s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 18:08:15    376s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 18:08:15    376s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 18:08:15    376s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 18:08:15    376s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 18:08:15    376s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 18:08:15    376s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 18:08:15    376s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 18:08:15    376s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 18:08:15    376s] (I)       Modeling time = 0.010 seconds
[10/06 18:08:15    376s] 
[10/06 18:08:15    376s] (I)       Number of ignored nets = 0
[10/06 18:08:15    376s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 18:08:15    376s] (I)       Number of clock nets = 555.  Ignored: No
[10/06 18:08:15    376s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 18:08:15    376s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 18:08:15    376s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 18:08:15    376s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 18:08:15    376s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 18:08:15    376s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 18:08:15    376s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 18:08:15    376s] [NR-eGR] There are 555 clock nets ( 555 with NDR ).
[10/06 18:08:15    376s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2057.1 MB
[10/06 18:08:15    376s] (I)       Ndr track 0 does not exist
[10/06 18:08:15    376s] (I)       Ndr track 0 does not exist
[10/06 18:08:15    376s] (I)       Layer1  viaCost=200.00
[10/06 18:08:15    376s] (I)       Layer2  viaCost=200.00
[10/06 18:08:15    376s] (I)       Layer3  viaCost=100.00
[10/06 18:08:15    376s] (I)       Layer4  viaCost=100.00
[10/06 18:08:15    376s] (I)       Layer5  viaCost=200.00
[10/06 18:08:15    376s] (I)       Layer6  viaCost=300.00
[10/06 18:08:15    376s] (I)       Layer7  viaCost=300.00
[10/06 18:08:15    376s] (I)       Layer8  viaCost=300.00
[10/06 18:08:15    376s] (I)       ---------------------Grid Graph Info--------------------
[10/06 18:08:15    376s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 18:08:15    376s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 18:08:15    376s] (I)       Site Width          :   400  (dbu)
[10/06 18:08:15    376s] (I)       Row Height          :  3420  (dbu)
[10/06 18:08:15    376s] (I)       GCell Width         : 13680  (dbu)
[10/06 18:08:15    376s] (I)       GCell Height        : 13680  (dbu)
[10/06 18:08:15    376s] (I)       grid                :   145   103     9
[10/06 18:08:15    376s] (I)       vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0
[10/06 18:08:15    376s] (I)       horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680
[10/06 18:08:15    376s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 18:08:15    376s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 18:08:15    376s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 18:08:15    376s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 18:08:15    376s] (I)       Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 24.00 34.20 18.00
[10/06 18:08:15    376s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 18:08:15    376s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 18:08:15    376s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 18:08:15    376s] (I)       --------------------------------------------------------
[10/06 18:08:15    376s] 
[10/06 18:08:15    376s] [NR-eGR] ============ Routing rule table ============
[10/06 18:08:15    376s] [NR-eGR] Rule id 0. Nets 35241 
[10/06 18:08:15    376s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 18:08:15    376s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 18:08:15    376s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:08:15    376s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:08:15    376s] [NR-eGR] Rule id 1. Nets 598 
[10/06 18:08:15    376s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 18:08:15    376s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 18:08:15    376s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 18:08:15    376s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:08:15    376s] [NR-eGR] ========================================
[10/06 18:08:15    376s] [NR-eGR] 
[10/06 18:08:15    376s] (I)       After initializing earlyGlobalRoute syMemory usage = 2057.1 MB
[10/06 18:08:15    376s] (I)       Loading and dumping file time : 0.13 seconds
[10/06 18:08:16    376s] (I)       ============= Initialization =============
[10/06 18:08:16    376s] (I)       numLocalWires=86653  numGlobalNetBranches=31858  numLocalNetBranches=11473
[10/06 18:08:16    376s] (I)       totalPins=157607  totalGlobalPin=103538 (65.69%)
[10/06 18:08:16    376s] (I)       total 2D Cap : 2959597 = (1398874 H, 1560723 V)
[10/06 18:08:16    376s] (I)       ============  Phase 1a Route ============
[10/06 18:08:16    376s] (I)       Phase 1a runs 0.03 seconds
[10/06 18:08:16    376s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/06 18:08:16    376s] (I)       Usage: 208429 = (115616 H, 92813 V) = (8.26% H, 5.95% V) = (7.908e+05um H, 6.348e+05um V)
[10/06 18:08:16    376s] (I)       
[10/06 18:08:16    376s] (I)       ============  Phase 1b Route ============
[10/06 18:08:16    376s] (I)       Usage: 208429 = (115616 H, 92813 V) = (8.26% H, 5.95% V) = (7.908e+05um H, 6.348e+05um V)
[10/06 18:08:16    376s] (I)       
[10/06 18:08:16    376s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[10/06 18:08:16    376s] 
[10/06 18:08:16    376s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 18:08:16    376s] Finished Early Global Route rough congestion estimation: mem = 2057.1M
[10/06 18:08:16    376s] earlyGlobalRoute rough estimation gcell size 4 row height
[10/06 18:08:16    376s] Congestion driven padding in post-place stage.
[10/06 18:08:16    376s] Congestion driven padding increases utilization from 0.688 to 0.688
[10/06 18:08:16    376s] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 2057.1M
[10/06 18:08:16    377s] Global placement CDP skipped at cutLevel 13.
[10/06 18:08:16    377s] Iteration 13: Total net bbox = 1.173e+06 (6.82e+05 4.91e+05)
[10/06 18:08:16    377s]               Est.  stn bbox = 1.548e+06 (9.15e+05 6.33e+05)
[10/06 18:08:16    377s]               cpu = 0:00:22.0 real = 0:00:13.0 mem = 2057.1M
[10/06 18:08:16    377s] Iteration 14: Total net bbox = 1.173e+06 (6.82e+05 4.91e+05)
[10/06 18:08:16    377s]               Est.  stn bbox = 1.548e+06 (9.15e+05 6.33e+05)
[10/06 18:08:16    377s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2057.1M
[10/06 18:08:35    409s] Iteration 15: Total net bbox = 1.173e+06 (6.77e+05 4.96e+05)
[10/06 18:08:35    409s]               Est.  stn bbox = 1.537e+06 (9.00e+05 6.36e+05)
[10/06 18:08:35    409s]               cpu = 0:00:32.3 real = 0:00:19.0 mem = 2057.1M
[10/06 18:08:35    409s] Iteration 16: Total net bbox = 1.173e+06 (6.77e+05 4.96e+05)
[10/06 18:08:35    409s]               Est.  stn bbox = 1.537e+06 (9.00e+05 6.36e+05)
[10/06 18:08:35    409s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2057.1M
[10/06 18:08:35    409s] Iteration 17: Total net bbox = 1.173e+06 (6.77e+05 4.96e+05)
[10/06 18:08:35    409s]               Est.  stn bbox = 1.537e+06 (9.00e+05 6.36e+05)
[10/06 18:08:35    409s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2057.1M
[10/06 18:08:35    409s] Finished Global Placement (cpu=0:02:33, real=0:01:30, mem=2057.1M)
[10/06 18:08:35    409s] Placement multithread real runtime: 0:01:30 with 2 threads.
[10/06 18:08:35    409s] Info: 2 clock gating cells identified, 1 (on average) moved 8/8
[10/06 18:08:35    409s] Solver runtime cpu: 0:02:16 real: 0:01:16
[10/06 18:08:35    409s] Core Placement runtime cpu: 0:02:32 real: 0:01:27
[10/06 18:08:35    409s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/06 18:08:35    409s] Type 'man IMPSP-9025' for more detail.
[10/06 18:08:35    409s] #spOpts: N=45 mergeVia=F 
[10/06 18:08:35    409s] Core basic site is CoreSite
[10/06 18:08:35    409s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 18:08:35    409s] Mark StBox On SiteArr starts
[10/06 18:08:35    409s] Mark StBox On SiteArr ends
[10/06 18:08:35    409s] # Found 2 fixed insts to be non-legal.
[10/06 18:08:35    409s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1962.3MB).
[10/06 18:08:35    409s] *** Starting refinePlace (0:06:50 mem=1962.3M) ***
[10/06 18:08:35    409s] Total net bbox length = 1.173e+06 (6.774e+05 4.958e+05) (ext = 8.194e+04)
[10/06 18:08:35    409s] # spcSbClkGt: 39
[10/06 18:08:35    409s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:08:35    409s] Starting refinePlace ...
[10/06 18:08:35    409s] default core: bins with density >  0.75 = 0.326 % ( 7 / 2145 )
[10/06 18:08:35    409s] Density distribution unevenness ratio = 21.844%
[10/06 18:08:35    410s]   Spread Effort: high, standalone mode, useDDP on.
[10/06 18:08:35    410s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1962.3MB) @(0:06:50 - 0:06:50).
[10/06 18:08:35    410s] Move report: preRPlace moves 35238 insts, mean move: 0.48 um, max move: 3.35 um
[10/06 18:08:35    410s] 	Max move on inst (proc0/c0/dcache0/g3479): (522.39, 216.74) --> (525.60, 216.60)
[10/06 18:08:35    410s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[10/06 18:08:35    410s] 	Violation at original loc: Placement Blockage Violation
[10/06 18:08:36    410s] wireLenOptFixPriorityInst 12084 inst fixed
[10/06 18:08:36    410s] tweakage running in 2 threads.
[10/06 18:08:36    410s] Placement tweakage begins.
[10/06 18:08:36    410s] wire length = 1.509e+06
[10/06 18:08:37    412s] wire length = 1.508e+06
[10/06 18:08:37    412s] Placement tweakage ends.
[10/06 18:08:37    412s] Move report: tweak moves 2377 insts, mean move: 4.12 um, max move: 21.13 um
[10/06 18:08:37    412s] 	Max move on inst (proc0/iu0/g65720): (589.00, 375.63) --> (605.00, 380.76)
[10/06 18:08:37    412s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.7, real=0:00:01.0, mem=1962.3MB) @(0:06:50 - 0:06:52).
[10/06 18:08:37    412s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:08:37    412s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1962.3MB) @(0:06:52 - 0:06:52).
[10/06 18:08:37    412s] Move report: Detail placement moves 35238 insts, mean move: 0.74 um, max move: 21.57 um
[10/06 18:08:37    412s] 	Max move on inst (proc0/iu0/g65720): (588.94, 375.25) --> (605.00, 380.76)
[10/06 18:08:37    412s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1962.3MB
[10/06 18:08:37    412s] Statistics of distance of Instance movement in refine placement:
[10/06 18:08:37    412s]   maximum (X+Y) =        21.57 um
[10/06 18:08:37    412s]   inst (proc0/iu0/g65720) with max move: (588.942, 375.252) -> (605, 380.76)
[10/06 18:08:37    412s]   mean    (X+Y) =         0.74 um
[10/06 18:08:37    412s] Summary Report:
[10/06 18:08:37    412s] Instances move: 35238 (out of 35238 movable)
[10/06 18:08:37    412s] Instances flipped: 0
[10/06 18:08:37    412s] Mean displacement: 0.74 um
[10/06 18:08:37    412s] Max displacement: 21.57 um (Instance: proc0/iu0/g65720) (588.942, 375.252) -> (605, 380.76)
[10/06 18:08:37    412s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: AOI21XL
[10/06 18:08:37    412s] Total instances moved : 35238
[10/06 18:08:37    412s] Total net bbox length = 1.173e+06 (6.768e+05 4.962e+05) (ext = 8.198e+04)
[10/06 18:08:37    412s] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 1962.3MB
[10/06 18:08:37    412s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=1962.3MB) @(0:06:50 - 0:06:52).
[10/06 18:08:37    412s] *** Finished refinePlace (0:06:52 mem=1962.3M) ***
[10/06 18:08:37    412s] *** Finished Initial Placement (cpu=0:02:41, real=0:01:35, mem=1962.3M) ***
[10/06 18:08:37    412s] #spOpts: N=45 mergeVia=F 
[10/06 18:08:37    412s] Core basic site is CoreSite
[10/06 18:08:37    412s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 18:08:37    412s] Mark StBox On SiteArr starts
[10/06 18:08:37    412s] Mark StBox On SiteArr ends
[10/06 18:08:37    412s] default core: bins with density >  0.75 = 39.4 % ( 845 / 2145 )
[10/06 18:08:37    412s] Density distribution unevenness ratio = 21.558%
[10/06 18:08:37    412s] Starting IO pin assignment...
[10/06 18:08:37    412s] The design is not routed. Using placement based method for pin assignment.
[10/06 18:08:38    412s] Completed IO pin assignment.
[10/06 18:08:38    412s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 18:08:38    412s] UM:                                                                   final
[10/06 18:08:38    412s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 18:08:38    412s] UM:                                                                   global_place
[10/06 18:08:38    412s] Starting congestion repair ...
[10/06 18:08:38    412s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/06 18:08:38    412s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 18:08:38    412s] Starting Early Global Route congestion estimation: mem = 1696.4M
[10/06 18:08:38    412s] (I)       Reading DB...
[10/06 18:08:38    413s] (I)       before initializing RouteDB syMemory usage = 1741.6 MB
[10/06 18:08:38    413s] (I)       congestionReportName   : 
[10/06 18:08:38    413s] (I)       layerRangeFor2DCongestion : 
[10/06 18:08:38    413s] (I)       buildTerm2TermWires    : 1
[10/06 18:08:38    413s] (I)       doTrackAssignment      : 1
[10/06 18:08:38    413s] (I)       dumpBookshelfFiles     : 0
[10/06 18:08:38    413s] (I)       numThreads             : 2
[10/06 18:08:38    413s] (I)       bufferingAwareRouting  : false
[10/06 18:08:38    413s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 18:08:38    413s] (I)       honorPin               : false
[10/06 18:08:38    413s] (I)       honorPinGuide          : true
[10/06 18:08:38    413s] (I)       honorPartition         : false
[10/06 18:08:38    413s] (I)       allowPartitionCrossover: false
[10/06 18:08:38    413s] (I)       honorSingleEntry       : true
[10/06 18:08:38    413s] (I)       honorSingleEntryStrong : true
[10/06 18:08:38    413s] (I)       handleViaSpacingRule   : false
[10/06 18:08:38    413s] (I)       handleEolSpacingRule   : false
[10/06 18:08:38    413s] (I)       PDConstraint           : none
[10/06 18:08:38    413s] (I)       expBetterNDRHandling   : false
[10/06 18:08:38    413s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 18:08:38    413s] (I)       routingEffortLevel     : 3
[10/06 18:08:38    413s] (I)       effortLevel            : standard
[10/06 18:08:38    413s] [NR-eGR] minRouteLayer          : 2
[10/06 18:08:38    413s] [NR-eGR] maxRouteLayer          : 127
[10/06 18:08:38    413s] (I)       relaxedTopLayerCeiling : 127
[10/06 18:08:38    413s] (I)       relaxedBottomLayerFloor: 2
[10/06 18:08:38    413s] (I)       numRowsPerGCell        : 1
[10/06 18:08:38    413s] (I)       speedUpLargeDesign     : 0
[10/06 18:08:38    413s] (I)       multiThreadingTA       : 1
[10/06 18:08:38    413s] (I)       blkAwareLayerSwitching : 1
[10/06 18:08:38    413s] (I)       optimizationMode       : false
[10/06 18:08:38    413s] (I)       routeSecondPG          : false
[10/06 18:08:38    413s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 18:08:38    413s] (I)       detourLimitForLayerRelax: 0.00
[10/06 18:08:38    413s] (I)       punchThroughDistance   : 500.00
[10/06 18:08:38    413s] (I)       scenicBound            : 1.15
[10/06 18:08:38    413s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 18:08:38    413s] (I)       source-to-sink ratio   : 0.00
[10/06 18:08:38    413s] (I)       targetCongestionRatioH : 1.00
[10/06 18:08:38    413s] (I)       targetCongestionRatioV : 1.00
[10/06 18:08:38    413s] (I)       layerCongestionRatio   : 0.70
[10/06 18:08:38    413s] (I)       m1CongestionRatio      : 0.10
[10/06 18:08:38    413s] (I)       m2m3CongestionRatio    : 0.70
[10/06 18:08:38    413s] (I)       localRouteEffort       : 1.00
[10/06 18:08:38    413s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 18:08:38    413s] (I)       supplyScaleFactorH     : 1.00
[10/06 18:08:38    413s] (I)       supplyScaleFactorV     : 1.00
[10/06 18:08:38    413s] (I)       highlight3DOverflowFactor: 0.00
[10/06 18:08:38    413s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 18:08:38    413s] (I)       routeVias              : 
[10/06 18:08:38    413s] (I)       readTROption           : true
[10/06 18:08:38    413s] (I)       extraSpacingFactor     : 1.00
[10/06 18:08:38    413s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 18:08:38    413s] (I)       routeSelectedNetsOnly  : false
[10/06 18:08:38    413s] (I)       clkNetUseMaxDemand     : false
[10/06 18:08:38    413s] (I)       extraDemandForClocks   : 0
[10/06 18:08:38    413s] (I)       steinerRemoveLayers    : false
[10/06 18:08:38    413s] (I)       demoteLayerScenicScale : 1.00
[10/06 18:08:38    413s] (I)       nonpreferLayerCostScale : 100.00
[10/06 18:08:38    413s] (I)       similarTopologyRoutingFast : false
[10/06 18:08:38    413s] (I)       spanningTreeRefinement : false
[10/06 18:08:38    413s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 18:08:38    413s] (I)       starting read tracks
[10/06 18:08:38    413s] (I)       build grid graph
[10/06 18:08:38    413s] (I)       build grid graph start
[10/06 18:08:38    413s] [NR-eGR] Layer1 has no routable track
[10/06 18:08:38    413s] [NR-eGR] Layer2 has single uniform track structure
[10/06 18:08:38    413s] [NR-eGR] Layer3 has single uniform track structure
[10/06 18:08:38    413s] [NR-eGR] Layer4 has single uniform track structure
[10/06 18:08:38    413s] [NR-eGR] Layer5 has single uniform track structure
[10/06 18:08:38    413s] [NR-eGR] Layer6 has single uniform track structure
[10/06 18:08:38    413s] [NR-eGR] Layer7 has single uniform track structure
[10/06 18:08:38    413s] [NR-eGR] Layer8 has single uniform track structure
[10/06 18:08:38    413s] [NR-eGR] Layer9 has single uniform track structure
[10/06 18:08:38    413s] (I)       build grid graph end
[10/06 18:08:38    413s] (I)       numViaLayers=9
[10/06 18:08:38    413s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 18:08:38    413s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 18:08:38    413s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 18:08:38    413s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 18:08:38    413s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 18:08:38    413s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 18:08:38    413s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 18:08:38    413s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 18:08:38    413s] (I)       end build via table
[10/06 18:08:38    413s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 18:08:38    413s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 18:08:38    413s] (I)       readDataFromPlaceDB
[10/06 18:08:38    413s] (I)       Read net information..
[10/06 18:08:38    413s] [NR-eGR] Read numTotalNets=35839  numIgnoredNets=0
[10/06 18:08:38    413s] (I)       Read testcase time = 0.010 seconds
[10/06 18:08:38    413s] 
[10/06 18:08:38    413s] (I)       read default dcut vias
[10/06 18:08:38    413s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 18:08:38    413s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 18:08:38    413s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 18:08:38    413s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 18:08:38    413s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 18:08:38    413s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 18:08:38    413s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 18:08:38    413s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 18:08:38    413s] (I)       build grid graph start
[10/06 18:08:38    413s] (I)       build grid graph end
[10/06 18:08:38    413s] (I)       Model blockage into capacity
[10/06 18:08:38    413s] (I)       Read numBlocks=28739  numPreroutedWires=0  numCapScreens=0
[10/06 18:08:38    413s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 18:08:38    413s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 18:08:38    413s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 18:08:38    413s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 18:08:38    413s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 18:08:38    413s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 18:08:38    413s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 18:08:38    413s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 18:08:38    413s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 18:08:38    413s] (I)       Modeling time = 0.070 seconds
[10/06 18:08:38    413s] 
[10/06 18:08:38    413s] (I)       Number of ignored nets = 0
[10/06 18:08:38    413s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 18:08:38    413s] (I)       Number of clock nets = 555.  Ignored: No
[10/06 18:08:38    413s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 18:08:38    413s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 18:08:38    413s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 18:08:38    413s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 18:08:38    413s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 18:08:38    413s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 18:08:38    413s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 18:08:38    413s] [NR-eGR] There are 555 clock nets ( 555 with NDR ).
[10/06 18:08:38    413s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1741.6 MB
[10/06 18:08:38    413s] (I)       Ndr track 0 does not exist
[10/06 18:08:38    413s] (I)       Ndr track 0 does not exist
[10/06 18:08:38    413s] (I)       Layer1  viaCost=200.00
[10/06 18:08:38    413s] (I)       Layer2  viaCost=200.00
[10/06 18:08:38    413s] (I)       Layer3  viaCost=100.00
[10/06 18:08:38    413s] (I)       Layer4  viaCost=100.00
[10/06 18:08:38    413s] (I)       Layer5  viaCost=200.00
[10/06 18:08:38    413s] (I)       Layer6  viaCost=300.00
[10/06 18:08:38    413s] (I)       Layer7  viaCost=300.00
[10/06 18:08:38    413s] (I)       Layer8  viaCost=300.00
[10/06 18:08:38    413s] (I)       ---------------------Grid Graph Info--------------------
[10/06 18:08:38    413s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 18:08:38    413s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 18:08:38    413s] (I)       Site Width          :   400  (dbu)
[10/06 18:08:38    413s] (I)       Row Height          :  3420  (dbu)
[10/06 18:08:38    413s] (I)       GCell Width         :  3420  (dbu)
[10/06 18:08:38    413s] (I)       GCell Height        :  3420  (dbu)
[10/06 18:08:38    413s] (I)       grid                :   578   412     9
[10/06 18:08:38    413s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 18:08:38    413s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 18:08:38    413s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 18:08:38    413s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 18:08:38    413s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 18:08:38    413s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 18:08:38    413s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 18:08:38    413s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 18:08:38    413s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 18:08:38    413s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 18:08:38    413s] (I)       --------------------------------------------------------
[10/06 18:08:38    413s] 
[10/06 18:08:38    413s] [NR-eGR] ============ Routing rule table ============
[10/06 18:08:38    413s] [NR-eGR] Rule id 0. Nets 35241 
[10/06 18:08:38    413s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 18:08:38    413s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 18:08:38    413s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:08:38    413s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:08:38    413s] [NR-eGR] Rule id 1. Nets 598 
[10/06 18:08:38    413s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 18:08:38    413s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 18:08:38    413s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 18:08:38    413s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:08:38    413s] [NR-eGR] ========================================
[10/06 18:08:38    413s] [NR-eGR] 
[10/06 18:08:38    413s] (I)       After initializing earlyGlobalRoute syMemory usage = 1751.2 MB
[10/06 18:08:38    413s] (I)       Loading and dumping file time : 0.22 seconds
[10/06 18:08:38    413s] (I)       ============= Initialization =============
[10/06 18:08:38    413s] (I)       totalPins=157608  totalGlobalPin=157413 (99.88%)
[10/06 18:08:38    413s] (I)       total 2D Cap : 4516985 = (1590616 H, 2926369 V)
[10/06 18:08:38    413s] [NR-eGR] Layer group 1: route 555 net(s) in layer range [2, 4]
[10/06 18:08:38    413s] (I)       ============  Phase 1a Route ============
[10/06 18:08:38    413s] (I)       Phase 1a runs 0.00 seconds
[10/06 18:08:38    413s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/06 18:08:38    413s] (I)       Usage: 50787 = (27818 H, 22969 V) = (1.75% H, 0.78% V) = (4.757e+04um H, 3.928e+04um V)
[10/06 18:08:38    413s] (I)       
[10/06 18:08:38    413s] (I)       ============  Phase 1b Route ============
[10/06 18:08:38    413s] (I)       Phase 1b runs 0.00 seconds
[10/06 18:08:38    413s] (I)       Usage: 50787 = (27818 H, 22969 V) = (1.75% H, 0.78% V) = (4.757e+04um H, 3.928e+04um V)
[10/06 18:08:38    413s] (I)       
[10/06 18:08:38    413s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.684577e+04um
[10/06 18:08:38    413s] (I)       ============  Phase 1c Route ============
[10/06 18:08:38    413s] (I)       Level2 Grid: 116 x 83
[10/06 18:08:38    413s] (I)       Phase 1c runs 0.00 seconds
[10/06 18:08:38    413s] (I)       Usage: 50787 = (27818 H, 22969 V) = (1.75% H, 0.78% V) = (4.757e+04um H, 3.928e+04um V)
[10/06 18:08:38    413s] (I)       
[10/06 18:08:38    413s] (I)       ============  Phase 1d Route ============
[10/06 18:08:38    413s] (I)       Phase 1d runs 0.00 seconds
[10/06 18:08:38    413s] (I)       Usage: 50787 = (27818 H, 22969 V) = (1.75% H, 0.78% V) = (4.757e+04um H, 3.928e+04um V)
[10/06 18:08:38    413s] (I)       
[10/06 18:08:38    413s] (I)       ============  Phase 1e Route ============
[10/06 18:08:38    413s] (I)       Phase 1e runs 0.00 seconds
[10/06 18:08:38    413s] (I)       Usage: 50787 = (27818 H, 22969 V) = (1.75% H, 0.78% V) = (4.757e+04um H, 3.928e+04um V)
[10/06 18:08:38    413s] (I)       
[10/06 18:08:38    413s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.684577e+04um
[10/06 18:08:38    413s] [NR-eGR] 
[10/06 18:08:38    413s] (I)       Phase 1l runs 0.01 seconds
[10/06 18:08:38    413s] (I)       total 2D Cap : 11787221 = (5591787 H, 6195434 V)
[10/06 18:08:38    413s] [NR-eGR] Layer group 2: route 35284 net(s) in layer range [2, 9]
[10/06 18:08:38    413s] (I)       ============  Phase 1a Route ============
[10/06 18:08:38    413s] (I)       Phase 1a runs 0.11 seconds
[10/06 18:08:38    413s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=1
[10/06 18:08:38    413s] (I)       Usage: 848385 = (469502 H, 378883 V) = (8.40% H, 6.12% V) = (8.028e+05um H, 6.479e+05um V)
[10/06 18:08:38    413s] (I)       
[10/06 18:08:38    413s] (I)       ============  Phase 1b Route ============
[10/06 18:08:38    413s] (I)       Phase 1b runs 0.02 seconds
[10/06 18:08:38    413s] (I)       Usage: 848405 = (469523 H, 378882 V) = (8.40% H, 6.12% V) = (8.029e+05um H, 6.479e+05um V)
[10/06 18:08:38    413s] (I)       
[10/06 18:08:38    413s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.363927e+06um
[10/06 18:08:38    413s] (I)       ============  Phase 1c Route ============
[10/06 18:08:38    413s] (I)       Level2 Grid: 116 x 83
[10/06 18:08:38    413s] (I)       Phase 1c runs 0.01 seconds
[10/06 18:08:38    413s] (I)       Usage: 848405 = (469523 H, 378882 V) = (8.40% H, 6.12% V) = (8.029e+05um H, 6.479e+05um V)
[10/06 18:08:38    413s] (I)       
[10/06 18:08:38    413s] (I)       ============  Phase 1d Route ============
[10/06 18:08:38    413s] (I)       Phase 1d runs 0.06 seconds
[10/06 18:08:38    413s] (I)       Usage: 848406 = (469523 H, 378883 V) = (8.40% H, 6.12% V) = (8.029e+05um H, 6.479e+05um V)
[10/06 18:08:38    413s] (I)       
[10/06 18:08:38    413s] (I)       ============  Phase 1e Route ============
[10/06 18:08:38    413s] (I)       Phase 1e runs 0.01 seconds
[10/06 18:08:38    413s] (I)       Usage: 848406 = (469523 H, 378883 V) = (8.40% H, 6.12% V) = (8.029e+05um H, 6.479e+05um V)
[10/06 18:08:38    413s] (I)       
[10/06 18:08:38    413s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.363928e+06um
[10/06 18:08:38    413s] [NR-eGR] 
[10/06 18:08:38    413s] (I)       Phase 1l runs 0.16 seconds
[10/06 18:08:38    413s] (I)       ============  Phase 1l Route ============
[10/06 18:08:38    413s] (I)       
[10/06 18:08:38    413s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 18:08:38    413s] [NR-eGR]                OverCon         OverCon         OverCon            
[10/06 18:08:38    413s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[10/06 18:08:38    413s] [NR-eGR] Layer            (1-4)           (5-8)          (9-11)    OverCon 
[10/06 18:08:38    413s] [NR-eGR] ------------------------------------------------------------------
[10/06 18:08:38    413s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:08:38    413s] [NR-eGR] Layer2       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:08:38    413s] [NR-eGR] Layer3     133( 0.07%)       0( 0.00%)       0( 0.00%)   ( 0.07%) 
[10/06 18:08:38    413s] [NR-eGR] Layer4       6( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:08:38    413s] [NR-eGR] Layer5     158( 0.09%)       0( 0.00%)       0( 0.00%)   ( 0.09%) 
[10/06 18:08:38    413s] [NR-eGR] Layer6      15( 0.01%)       1( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 18:08:38    413s] [NR-eGR] Layer7      32( 0.01%)      10( 0.00%)       2( 0.00%)   ( 0.02%) 
[10/06 18:08:38    413s] [NR-eGR] Layer8      19( 0.01%)       3( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 18:08:38    413s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:08:38    413s] [NR-eGR] ------------------------------------------------------------------
[10/06 18:08:38    413s] [NR-eGR] Total      365( 0.02%)      14( 0.00%)       2( 0.00%)   ( 0.02%) 
[10/06 18:08:38    413s] [NR-eGR] 
[10/06 18:08:38    413s] (I)       Total Global Routing Runtime: 0.67 seconds
[10/06 18:08:39    413s] (I)       total 2D Cap : 11793903 = (5593921 H, 6199982 V)
[10/06 18:08:39    413s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 18:08:39    413s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 18:08:39    413s] Early Global Route congestion estimation runtime: 0.91 seconds, mem = 1751.2M
[10/06 18:08:39    413s] [hotspot] +------------+---------------+---------------+
[10/06 18:08:39    413s] [hotspot] |            |   max hotspot | total hotspot |
[10/06 18:08:39    413s] [hotspot] +------------+---------------+---------------+
[10/06 18:08:39    413s] [hotspot] | normalized |          0.00 |          0.00 |
[10/06 18:08:39    413s] [hotspot] +------------+---------------+---------------+
[10/06 18:08:39    413s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/06 18:08:39    413s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/06 18:08:39    413s] Skipped repairing congestion.
[10/06 18:08:39    413s] Starting Early Global Route wiring: mem = 1751.2M
[10/06 18:08:39    413s] (I)       ============= track Assignment ============
[10/06 18:08:39    413s] (I)       extract Global 3D Wires
[10/06 18:08:39    413s] (I)       Extract Global WL : time=0.01
[10/06 18:08:39    413s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 18:08:39    413s] (I)       Initialization real time=0.00 seconds
[10/06 18:08:39    413s] (I)       Run Multi-thread track assignment
[10/06 18:08:39    414s] (I)       merging nets...
[10/06 18:08:39    414s] (I)       merging nets done
[10/06 18:08:39    414s] (I)       Kernel real time=0.22 seconds
[10/06 18:08:39    414s] (I)       End Greedy Track Assignment
[10/06 18:08:39    414s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:08:39    414s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 156445
[10/06 18:08:39    414s] [NR-eGR] Layer2(Metal2)(V) length: 2.217674e+05um, number of vias: 205984
[10/06 18:08:39    414s] [NR-eGR] Layer3(Metal3)(H) length: 5.042013e+05um, number of vias: 102360
[10/06 18:08:39    414s] [NR-eGR] Layer4(Metal4)(V) length: 3.445217e+05um, number of vias: 14093
[10/06 18:08:39    414s] [NR-eGR] Layer5(Metal5)(H) length: 2.565080e+05um, number of vias: 2457
[10/06 18:08:39    414s] [NR-eGR] Layer6(Metal6)(V) length: 4.000627e+04um, number of vias: 1185
[10/06 18:08:39    414s] [NR-eGR] Layer7(Metal7)(H) length: 3.234201e+04um, number of vias: 1005
[10/06 18:08:39    414s] [NR-eGR] Layer8(Metal8)(V) length: 5.874170e+04um, number of vias: 346
[10/06 18:08:39    414s] [NR-eGR] Layer9(Metal9)(H) length: 2.075557e+04um, number of vias: 0
[10/06 18:08:39    414s] [NR-eGR] Total length: 1.478844e+06um, number of vias: 483875
[10/06 18:08:39    414s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:08:39    414s] [NR-eGR] Total clock nets wire length: 8.908787e+04um 
[10/06 18:08:39    414s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:08:39    414s] Early Global Route wiring runtime: 0.66 seconds, mem = 1768.2M
[10/06 18:08:39    414s] End of congRepair (cpu=0:00:01.6, real=0:00:01.0)
[10/06 18:08:39    414s] **placeDesign ... cpu = 0: 2:45, real = 0: 1:39, mem = 1753.6M **
[10/06 18:08:39    414s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/06 18:08:39    414s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 18:08:39    414s] UM:                                                                   final
[10/06 18:08:39    414s] UM: Capturing floorplan image ...
[10/06 18:08:40    415s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 18:08:40    415s] UM:                                                                   place_design
[10/06 18:08:40    415s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/06 18:08:40    415s] #spOpts: N=45 
[10/06 18:08:40    415s] Core basic site is CoreSite
[10/06 18:08:40    415s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 18:08:40    415s] Mark StBox On SiteArr starts
[10/06 18:08:40    415s] Mark StBox On SiteArr ends
[10/06 18:08:40    415s] #spOpts: N=45 mergeVia=F 
[10/06 18:08:40    415s] GigaOpt running with 2 threads.
[10/06 18:08:40    415s] Info: 2 threads available for lower-level modules during optimization.
[10/06 18:08:40    415s] #spOpts: N=45 mergeVia=F 
[10/06 18:08:40    415s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1753.6MB).
[10/06 18:08:40    415s] Initializing multi-corner capacitance tables ... 
[10/06 18:08:40    415s] Initializing multi-corner resistance tables ...
[10/06 18:08:40    416s] 
[10/06 18:08:40    416s] Creating Lib Analyzer ...
[10/06 18:08:40    416s]  Visiting view : func_slow_max
[10/06 18:08:40    416s]    : PowerDomain = none : Weighted F : unweighted  = 22.40 (1.000)
[10/06 18:08:40    416s]  Visiting view : func_fast_min
[10/06 18:08:40    416s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000)
[10/06 18:08:40    416s]  Setting StdDelay to 22.40
[10/06 18:08:40    416s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[10/06 18:08:40    416s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/06 18:08:40    416s] Total number of usable buffers from Lib Analyzer: 8 ( BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20)
[10/06 18:08:40    416s] Total number of usable inverters from Lib Analyzer: 8 ( INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX20)
[10/06 18:08:40    416s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[10/06 18:08:40    416s] 
[10/06 18:08:41    416s] Creating Lib Analyzer, finished. 
[10/06 18:08:41    416s] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[10/06 18:08:41    416s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1364.3M, totSessionCpu=0:06:56 **
[10/06 18:08:41    416s] setExtractRCMode -engine preRoute
[10/06 18:08:41    416s] *** optDesign -preCTS ***
[10/06 18:08:41    416s] DRC Margin: user margin 0.0; extra margin 0.2
[10/06 18:08:41    416s] Setup Target Slack: user slack 0; extra slack 0.1
[10/06 18:08:41    416s] Hold Target Slack: user slack 0
[10/06 18:08:41    416s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/06 18:08:41    416s] Type 'man IMPOPT-3195' for more detail.
[10/06 18:08:41    416s] Deleting Cell Server ...
[10/06 18:08:41    416s] Deleting Lib Analyzer.
[10/06 18:08:41    416s] Multi-VT timing optimization disabled based on library information.
[10/06 18:08:41    416s] Creating Cell Server ...(0, 0, 0, 0)
[10/06 18:08:41    416s] Summary for sequential cells identification: 
[10/06 18:08:41    416s]   Identified SBFF number: 94
[10/06 18:08:41    416s]   Identified MBFF number: 0
[10/06 18:08:41    416s]   Identified SB Latch number: 0
[10/06 18:08:41    416s]   Identified MB Latch number: 0
[10/06 18:08:41    416s]   Not identified SBFF number: 24
[10/06 18:08:41    416s]   Not identified MBFF number: 0
[10/06 18:08:41    416s]   Not identified SB Latch number: 0
[10/06 18:08:41    416s]   Not identified MB Latch number: 0
[10/06 18:08:41    416s]   Number of sequential cells which are not FFs: 32
[10/06 18:08:41    416s] Creating Cell Server, finished. 
[10/06 18:08:41    416s] 
[10/06 18:08:41    416s]  Visiting view : func_slow_max
[10/06 18:08:41    416s]    : PowerDomain = none : Weighted F : unweighted  = 22.40 (1.000)
[10/06 18:08:41    416s]  Visiting view : func_fast_min
[10/06 18:08:41    416s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000)
[10/06 18:08:41    416s]  Setting StdDelay to 22.40
[10/06 18:08:41    416s] Deleting Cell Server ...
[10/06 18:08:41    416s] Start to check current routing status for nets...
[10/06 18:08:41    416s] All nets are already routed correctly.
[10/06 18:08:41    416s] End to check current routing status for nets (mem=1757.6M)
[10/06 18:08:41    416s] Extraction called for design 'leon' of instances=35242 and nets=48085 using extraction engine 'preRoute' .
[10/06 18:08:41    416s] PreRoute RC Extraction called for design leon.
[10/06 18:08:41    416s] RC Extraction called in multi-corner(2) mode.
[10/06 18:08:41    416s] RCMode: PreRoute
[10/06 18:08:41    416s]       RC Corner Indexes            0       1   
[10/06 18:08:41    416s] Capacitance Scaling Factor   : 1.10066 1.10066 
[10/06 18:08:41    416s] Resistance Scaling Factor    : 1.34236 1.34236 
[10/06 18:08:41    416s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[10/06 18:08:41    416s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[10/06 18:08:41    416s] Shrink Factor                : 1.00000
[10/06 18:08:41    416s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/06 18:08:41    416s] Using capacitance table file ...
[10/06 18:08:41    416s] Updating RC grid for preRoute extraction ...
[10/06 18:08:41    416s] Initializing multi-corner capacitance tables ... 
[10/06 18:08:41    417s] Initializing multi-corner resistance tables ...
[10/06 18:08:42    417s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1751.594M)
[10/06 18:08:42    417s] #################################################################################
[10/06 18:08:42    417s] # Design Stage: PreRoute
[10/06 18:08:42    417s] # Design Name: leon
[10/06 18:08:42    417s] # Design Mode: 45nm
[10/06 18:08:42    417s] # Analysis Mode: MMMC OCV 
[10/06 18:08:42    417s] # Parasitics Mode: No SPEF/RCDB
[10/06 18:08:42    417s] # Signoff Settings: SI Off 
[10/06 18:08:42    417s] #################################################################################
[10/06 18:08:42    418s] Topological Sorting (REAL = 0:00:00.0, MEM = 1780.6M, InitMEM = 1775.2M)
[10/06 18:08:42    418s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
[10/06 18:08:42    418s] Calculate early delays in OCV mode...
[10/06 18:08:42    418s] Calculate late delays in OCV mode...
[10/06 18:08:42    418s] Start delay calculation (fullDC) (2 T). (MEM=1780.59)
[10/06 18:08:43    418s] End AAE Lib Interpolated Model. (MEM=1805.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 18:08:44    421s] Total number of fetched objects 35968
[10/06 18:08:44    422s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/06 18:08:44    422s] End delay calculation. (MEM=1934.55 CPU=0:00:02.8 REAL=0:00:01.0)
[10/06 18:08:44    422s] End delay calculation (fullDC). (MEM=1934.55 CPU=0:00:03.6 REAL=0:00:02.0)
[10/06 18:08:44    422s] *** CDM Built up (cpu=0:00:04.5  real=0:00:02.0  mem= 1934.6M) ***
[10/06 18:08:45    422s] *** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:03.0 totSessionCpu=0:07:03 mem=1925.0M)
[10/06 18:08:46    423s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.196  |
|           TNS (ns):| -9264.3 |
|    Violating Paths:|  3594   |
|          All Paths:|  12273  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    131 (131)     |  -20.526   |    131 (131)     |
|   max_tran     |   903 (14819)    |  -40.423   |   904 (14853)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.290%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 1440.7M, totSessionCpu=0:07:04 **
[10/06 18:08:46    423s] ** INFO : this run is activating medium effort placeOptDesign flow
[10/06 18:08:46    423s] PhyDesignGrid: maxLocalDensity 0.98
[10/06 18:08:46    423s] ### Creating PhyDesignMc. totSessionCpu=0:07:04 mem=1803.8M
[10/06 18:08:46    423s] #spOpts: N=45 mergeVia=F 
[10/06 18:08:46    423s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1803.8MB).
[10/06 18:08:46    423s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:04 mem=1803.8M
[10/06 18:08:46    423s] PhyDesignGrid: maxLocalDensity 0.98
[10/06 18:08:46    423s] ### Creating PhyDesignMc. totSessionCpu=0:07:04 mem=1803.8M
[10/06 18:08:46    423s] #spOpts: N=45 mergeVia=F 
[10/06 18:08:46    423s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1803.8MB).
[10/06 18:08:46    423s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:04 mem=1803.8M
[10/06 18:08:46    423s] *** Starting optimizing excluded clock nets MEM= 1803.8M) ***
[10/06 18:08:46    423s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1803.8M) ***
[10/06 18:08:46    423s] Creating Cell Server ...(0, 0, 0, 0)
[10/06 18:08:46    423s] Summary for sequential cells identification: 
[10/06 18:08:46    423s]   Identified SBFF number: 94
[10/06 18:08:46    423s]   Identified MBFF number: 0
[10/06 18:08:46    423s]   Identified SB Latch number: 0
[10/06 18:08:46    423s]   Identified MB Latch number: 0
[10/06 18:08:46    423s]   Not identified SBFF number: 24
[10/06 18:08:46    423s]   Not identified MBFF number: 0
[10/06 18:08:46    423s]   Not identified SB Latch number: 0
[10/06 18:08:46    423s]   Not identified MB Latch number: 0
[10/06 18:08:46    423s]   Number of sequential cells which are not FFs: 32
[10/06 18:08:46    423s] Creating Cell Server, finished. 
[10/06 18:08:46    423s] 
[10/06 18:08:46    423s]  Visiting view : func_slow_max
[10/06 18:08:46    423s]    : PowerDomain = none : Weighted F : unweighted  = 22.40 (1.000)
[10/06 18:08:46    423s]  Visiting view : func_fast_min
[10/06 18:08:46    423s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000)
[10/06 18:08:46    423s]  Setting StdDelay to 22.40
[10/06 18:08:47    424s] Info: 555 clock nets excluded from IPO operation.
[10/06 18:08:47    424s] ### Creating LA Mngr. totSessionCpu=0:07:05 mem=1807.8M
[10/06 18:08:47    425s] ### Creating LA Mngr, finished. totSessionCpu=0:07:05 mem=1813.8M
[10/06 18:08:47    425s] PhyDesignGrid: maxLocalDensity 0.98
[10/06 18:08:47    425s] ### Creating PhyDesignMc. totSessionCpu=0:07:05 mem=1821.8M
[10/06 18:08:47    425s] #spOpts: N=45 
[10/06 18:08:47    425s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1821.8MB).
[10/06 18:08:47    425s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:05 mem=1821.8M
[10/06 18:08:47    425s] ### Creating LA Mngr. totSessionCpu=0:07:05 mem=1821.8M
[10/06 18:08:47    425s] ### Creating LA Mngr, finished. totSessionCpu=0:07:05 mem=1821.8M
[10/06 18:08:47    425s] 
[10/06 18:08:47    425s] Footprint cell infomation for calculating maxBufDist
[10/06 18:08:47    425s] *info: There are 8 candidate Buffer cells
[10/06 18:08:47    425s] *info: There are 8 candidate Inverter cells
[10/06 18:08:47    425s] 
[10/06 18:08:47    425s] 
[10/06 18:08:47    425s] Creating Lib Analyzer ...
[10/06 18:08:47    425s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[10/06 18:08:47    425s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/06 18:08:47    425s] Total number of usable buffers from Lib Analyzer: 8 ( BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20)
[10/06 18:08:47    425s] Total number of usable inverters from Lib Analyzer: 8 ( INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX20)
[10/06 18:08:47    425s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[10/06 18:08:47    425s] 
[10/06 18:08:48    426s] Creating Lib Analyzer, finished. 
[10/06 18:08:48    426s] 
[10/06 18:08:48    426s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.6840} {9, 0.125, 0.5331} 
[10/06 18:08:48    426s] ### Creating LA Mngr. totSessionCpu=0:07:06 mem=1971.2M
[10/06 18:08:48    426s] ### Creating LA Mngr, finished. totSessionCpu=0:07:06 mem=1971.2M
[10/06 18:08:49    426s] 
[10/06 18:08:49    426s] Netlist preparation processing... 
[10/06 18:08:49    426s] Removed 0 instance
[10/06 18:08:49    426s] *info: Marking 0 isolation instances dont touch
[10/06 18:08:49    426s] *info: Marking 0 level shifter instances dont touch
[10/06 18:08:49    427s] ### Creating LA Mngr. totSessionCpu=0:07:07 mem=1914.0M
[10/06 18:08:49    427s] ### Creating LA Mngr, finished. totSessionCpu=0:07:07 mem=1914.0M
[10/06 18:08:49    427s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 18:08:49    427s] [NR-eGR] Started earlyGlobalRoute kernel
[10/06 18:08:49    427s] [NR-eGR] Initial Peak syMemory usage = 1914.0 MB
[10/06 18:08:49    427s] (I)       Reading DB...
[10/06 18:08:49    427s] (I)       before initializing RouteDB syMemory usage = 1951.7 MB
[10/06 18:08:49    427s] (I)       congestionReportName   : 
[10/06 18:08:49    427s] (I)       layerRangeFor2DCongestion : 
[10/06 18:08:49    427s] (I)       buildTerm2TermWires    : 1
[10/06 18:08:49    427s] (I)       doTrackAssignment      : 1
[10/06 18:08:49    427s] (I)       dumpBookshelfFiles     : 0
[10/06 18:08:49    427s] (I)       numThreads             : 2
[10/06 18:08:49    427s] (I)       bufferingAwareRouting  : false
[10/06 18:08:49    427s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 18:08:49    427s] (I)       honorPin               : false
[10/06 18:08:49    427s] (I)       honorPinGuide          : true
[10/06 18:08:49    427s] (I)       honorPartition         : false
[10/06 18:08:49    427s] (I)       allowPartitionCrossover: false
[10/06 18:08:49    427s] (I)       honorSingleEntry       : true
[10/06 18:08:49    427s] (I)       honorSingleEntryStrong : true
[10/06 18:08:49    427s] (I)       handleViaSpacingRule   : false
[10/06 18:08:49    427s] (I)       handleEolSpacingRule   : false
[10/06 18:08:49    427s] (I)       PDConstraint           : none
[10/06 18:08:49    427s] (I)       expBetterNDRHandling   : false
[10/06 18:08:49    427s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 18:08:49    427s] (I)       routingEffortLevel     : 3
[10/06 18:08:49    427s] (I)       effortLevel            : standard
[10/06 18:08:49    427s] [NR-eGR] minRouteLayer          : 2
[10/06 18:08:49    427s] [NR-eGR] maxRouteLayer          : 127
[10/06 18:08:49    427s] (I)       relaxedTopLayerCeiling : 127
[10/06 18:08:49    427s] (I)       relaxedBottomLayerFloor: 2
[10/06 18:08:49    427s] (I)       numRowsPerGCell        : 1
[10/06 18:08:49    427s] (I)       speedUpLargeDesign     : 0
[10/06 18:08:49    427s] (I)       multiThreadingTA       : 1
[10/06 18:08:49    427s] (I)       blkAwareLayerSwitching : 1
[10/06 18:08:49    427s] (I)       optimizationMode       : false
[10/06 18:08:49    427s] (I)       routeSecondPG          : false
[10/06 18:08:49    427s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 18:08:49    427s] (I)       detourLimitForLayerRelax: 0.00
[10/06 18:08:49    427s] (I)       punchThroughDistance   : 500.00
[10/06 18:08:49    427s] (I)       scenicBound            : 1.15
[10/06 18:08:49    427s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 18:08:49    427s] (I)       source-to-sink ratio   : 0.30
[10/06 18:08:49    427s] (I)       targetCongestionRatioH : 1.00
[10/06 18:08:49    427s] (I)       targetCongestionRatioV : 1.00
[10/06 18:08:49    427s] (I)       layerCongestionRatio   : 0.70
[10/06 18:08:49    427s] (I)       m1CongestionRatio      : 0.10
[10/06 18:08:49    427s] (I)       m2m3CongestionRatio    : 0.70
[10/06 18:08:49    427s] (I)       localRouteEffort       : 1.00
[10/06 18:08:49    427s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 18:08:49    427s] (I)       supplyScaleFactorH     : 1.00
[10/06 18:08:49    427s] (I)       supplyScaleFactorV     : 1.00
[10/06 18:08:49    427s] (I)       highlight3DOverflowFactor: 0.00
[10/06 18:08:49    427s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 18:08:49    427s] (I)       routeVias              : 
[10/06 18:08:49    427s] (I)       readTROption           : true
[10/06 18:08:49    427s] (I)       extraSpacingFactor     : 1.00
[10/06 18:08:49    427s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 18:08:49    427s] (I)       routeSelectedNetsOnly  : false
[10/06 18:08:49    427s] (I)       clkNetUseMaxDemand     : false
[10/06 18:08:49    427s] (I)       extraDemandForClocks   : 0
[10/06 18:08:49    427s] (I)       steinerRemoveLayers    : false
[10/06 18:08:49    427s] (I)       demoteLayerScenicScale : 1.00
[10/06 18:08:49    427s] (I)       nonpreferLayerCostScale : 100.00
[10/06 18:08:49    427s] (I)       similarTopologyRoutingFast : false
[10/06 18:08:49    427s] (I)       spanningTreeRefinement : false
[10/06 18:08:49    427s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 18:08:49    427s] (I)       starting read tracks
[10/06 18:08:49    427s] (I)       build grid graph
[10/06 18:08:49    427s] (I)       build grid graph start
[10/06 18:08:49    427s] [NR-eGR] Layer1 has no routable track
[10/06 18:08:49    427s] [NR-eGR] Layer2 has single uniform track structure
[10/06 18:08:49    427s] [NR-eGR] Layer3 has single uniform track structure
[10/06 18:08:49    427s] [NR-eGR] Layer4 has single uniform track structure
[10/06 18:08:49    427s] [NR-eGR] Layer5 has single uniform track structure
[10/06 18:08:49    427s] [NR-eGR] Layer6 has single uniform track structure
[10/06 18:08:49    427s] [NR-eGR] Layer7 has single uniform track structure
[10/06 18:08:49    427s] [NR-eGR] Layer8 has single uniform track structure
[10/06 18:08:49    427s] [NR-eGR] Layer9 has single uniform track structure
[10/06 18:08:49    427s] (I)       build grid graph end
[10/06 18:08:49    427s] (I)       numViaLayers=9
[10/06 18:08:49    427s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 18:08:49    427s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 18:08:49    427s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 18:08:49    427s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 18:08:49    427s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 18:08:49    427s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 18:08:49    427s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 18:08:49    427s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 18:08:49    427s] (I)       end build via table
[10/06 18:08:49    427s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 18:08:49    427s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 18:08:49    427s] (I)       readDataFromPlaceDB
[10/06 18:08:49    427s] (I)       Read net information..
[10/06 18:08:49    427s] [NR-eGR] Read numTotalNets=35839  numIgnoredNets=0
[10/06 18:08:49    427s] (I)       Read testcase time = 0.010 seconds
[10/06 18:08:49    427s] 
[10/06 18:08:49    427s] (I)       read default dcut vias
[10/06 18:08:49    427s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 18:08:49    427s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 18:08:49    427s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 18:08:49    427s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 18:08:49    427s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 18:08:49    427s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 18:08:49    427s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 18:08:49    427s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 18:08:49    427s] (I)       build grid graph start
[10/06 18:08:49    427s] (I)       build grid graph end
[10/06 18:08:49    427s] (I)       Model blockage into capacity
[10/06 18:08:49    427s] (I)       Read numBlocks=28739  numPreroutedWires=0  numCapScreens=0
[10/06 18:08:49    427s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 18:08:49    427s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 18:08:49    427s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 18:08:49    427s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 18:08:49    427s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 18:08:49    427s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 18:08:49    427s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 18:08:49    427s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 18:08:49    427s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 18:08:49    427s] (I)       Modeling time = 0.070 seconds
[10/06 18:08:49    427s] 
[10/06 18:08:49    427s] (I)       Number of ignored nets = 0
[10/06 18:08:49    427s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 18:08:49    427s] (I)       Number of clock nets = 555.  Ignored: No
[10/06 18:08:49    427s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 18:08:49    427s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 18:08:49    427s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 18:08:49    427s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 18:08:49    427s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 18:08:49    427s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 18:08:49    427s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 18:08:49    427s] [NR-eGR] There are 555 clock nets ( 555 with NDR ).
[10/06 18:08:49    427s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1951.7 MB
[10/06 18:08:49    427s] (I)       Ndr track 0 does not exist
[10/06 18:08:49    427s] (I)       Ndr track 0 does not exist
[10/06 18:08:49    427s] (I)       Layer1  viaCost=200.00
[10/06 18:08:49    427s] (I)       Layer2  viaCost=200.00
[10/06 18:08:49    427s] (I)       Layer3  viaCost=100.00
[10/06 18:08:49    427s] (I)       Layer4  viaCost=100.00
[10/06 18:08:49    427s] (I)       Layer5  viaCost=200.00
[10/06 18:08:49    427s] (I)       Layer6  viaCost=300.00
[10/06 18:08:49    427s] (I)       Layer7  viaCost=300.00
[10/06 18:08:49    427s] (I)       Layer8  viaCost=300.00
[10/06 18:08:49    427s] (I)       ---------------------Grid Graph Info--------------------
[10/06 18:08:49    427s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 18:08:49    427s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 18:08:49    427s] (I)       Site Width          :   400  (dbu)
[10/06 18:08:49    427s] (I)       Row Height          :  3420  (dbu)
[10/06 18:08:49    427s] (I)       GCell Width         :  3420  (dbu)
[10/06 18:08:49    427s] (I)       GCell Height        :  3420  (dbu)
[10/06 18:08:49    427s] (I)       grid                :   578   412     9
[10/06 18:08:49    427s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 18:08:49    427s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 18:08:49    427s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 18:08:49    427s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 18:08:49    427s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 18:08:49    427s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 18:08:49    427s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 18:08:49    427s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 18:08:49    427s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 18:08:49    427s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 18:08:49    427s] (I)       --------------------------------------------------------
[10/06 18:08:49    427s] 
[10/06 18:08:49    427s] [NR-eGR] ============ Routing rule table ============
[10/06 18:08:49    427s] [NR-eGR] Rule id 0. Nets 35241 
[10/06 18:08:49    427s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 18:08:49    427s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 18:08:49    427s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:08:49    427s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:08:49    427s] [NR-eGR] Rule id 1. Nets 598 
[10/06 18:08:49    427s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 18:08:49    427s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 18:08:49    427s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 18:08:49    427s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:08:49    427s] [NR-eGR] ========================================
[10/06 18:08:49    427s] [NR-eGR] 
[10/06 18:08:49    427s] (I)       After initializing earlyGlobalRoute syMemory usage = 1961.3 MB
[10/06 18:08:49    427s] (I)       Loading and dumping file time : 0.21 seconds
[10/06 18:08:49    427s] (I)       ============= Initialization =============
[10/06 18:08:49    427s] (I)       totalPins=157608  totalGlobalPin=157413 (99.88%)
[10/06 18:08:49    427s] (I)       total 2D Cap : 4516985 = (1590616 H, 2926369 V)
[10/06 18:08:49    427s] [NR-eGR] Layer group 1: route 555 net(s) in layer range [2, 4]
[10/06 18:08:49    427s] (I)       ============  Phase 1a Route ============
[10/06 18:08:49    427s] (I)       Phase 1a runs 0.00 seconds
[10/06 18:08:49    427s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/06 18:08:49    427s] (I)       Usage: 52203 = (28586 H, 23617 V) = (1.80% H, 0.81% V) = (4.888e+04um H, 4.039e+04um V)
[10/06 18:08:49    427s] (I)       
[10/06 18:08:49    427s] (I)       ============  Phase 1b Route ============
[10/06 18:08:49    427s] (I)       Phase 1b runs 0.01 seconds
[10/06 18:08:49    427s] (I)       Usage: 52203 = (28586 H, 23617 V) = (1.80% H, 0.81% V) = (4.888e+04um H, 4.039e+04um V)
[10/06 18:08:49    427s] (I)       
[10/06 18:08:49    427s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.926713e+04um
[10/06 18:08:49    427s] (I)       ============  Phase 1c Route ============
[10/06 18:08:49    427s] (I)       Level2 Grid: 116 x 83
[10/06 18:08:49    427s] (I)       Phase 1c runs 0.00 seconds
[10/06 18:08:49    427s] (I)       Usage: 52203 = (28586 H, 23617 V) = (1.80% H, 0.81% V) = (4.888e+04um H, 4.039e+04um V)
[10/06 18:08:49    427s] (I)       
[10/06 18:08:49    427s] (I)       ============  Phase 1d Route ============
[10/06 18:08:49    427s] (I)       Phase 1d runs 0.00 seconds
[10/06 18:08:49    427s] (I)       Usage: 52203 = (28586 H, 23617 V) = (1.80% H, 0.81% V) = (4.888e+04um H, 4.039e+04um V)
[10/06 18:08:49    427s] (I)       
[10/06 18:08:49    427s] (I)       ============  Phase 1e Route ============
[10/06 18:08:49    427s] (I)       Phase 1e runs 0.00 seconds
[10/06 18:08:49    427s] (I)       Usage: 52203 = (28586 H, 23617 V) = (1.80% H, 0.81% V) = (4.888e+04um H, 4.039e+04um V)
[10/06 18:08:49    427s] (I)       
[10/06 18:08:49    427s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.926713e+04um
[10/06 18:08:49    427s] [NR-eGR] 
[10/06 18:08:49    427s] (I)       Phase 1l runs 0.00 seconds
[10/06 18:08:49    427s] (I)       total 2D Cap : 11787221 = (5591787 H, 6195434 V)
[10/06 18:08:49    427s] (I)       numBigBoxes = 28
[10/06 18:08:49    427s] [NR-eGR] Layer group 2: route 35284 net(s) in layer range [2, 9]
[10/06 18:08:49    427s] (I)       ============  Phase 1a Route ============
[10/06 18:08:49    427s] (I)       Phase 1a runs 0.11 seconds
[10/06 18:08:49    427s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[10/06 18:08:49    427s] (I)       Usage: 861785 = (476850 H, 384935 V) = (8.53% H, 6.21% V) = (8.154e+05um H, 6.582e+05um V)
[10/06 18:08:49    427s] (I)       
[10/06 18:08:49    427s] (I)       ============  Phase 1b Route ============
[10/06 18:08:49    427s] (I)       Phase 1b runs 0.01 seconds
[10/06 18:08:49    427s] (I)       Usage: 861802 = (476866 H, 384936 V) = (8.53% H, 6.21% V) = (8.154e+05um H, 6.582e+05um V)
[10/06 18:08:49    427s] (I)       
[10/06 18:08:49    427s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.384414e+06um
[10/06 18:08:49    427s] (I)       ============  Phase 1c Route ============
[10/06 18:08:49    427s] (I)       Level2 Grid: 116 x 83
[10/06 18:08:49    427s] (I)       Phase 1c runs 0.01 seconds
[10/06 18:08:49    427s] (I)       Usage: 861802 = (476866 H, 384936 V) = (8.53% H, 6.21% V) = (8.154e+05um H, 6.582e+05um V)
[10/06 18:08:49    427s] (I)       
[10/06 18:08:49    427s] (I)       ============  Phase 1d Route ============
[10/06 18:08:49    427s] (I)       Phase 1d runs 0.11 seconds
[10/06 18:08:49    427s] (I)       Usage: 861803 = (476867 H, 384936 V) = (8.53% H, 6.21% V) = (8.154e+05um H, 6.582e+05um V)
[10/06 18:08:49    427s] (I)       
[10/06 18:08:49    427s] (I)       ============  Phase 1e Route ============
[10/06 18:08:49    427s] (I)       Phase 1e runs 0.01 seconds
[10/06 18:08:49    427s] (I)       Usage: 861803 = (476867 H, 384936 V) = (8.53% H, 6.21% V) = (8.154e+05um H, 6.582e+05um V)
[10/06 18:08:49    427s] (I)       
[10/06 18:08:49    427s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.384416e+06um
[10/06 18:08:49    427s] [NR-eGR] 
[10/06 18:08:50    427s] (I)       Phase 1l runs 0.18 seconds
[10/06 18:08:50    427s] (I)       ============  Phase 1l Route ============
[10/06 18:08:50    428s] (I)       
[10/06 18:08:50    428s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 18:08:50    428s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[10/06 18:08:50    428s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[10/06 18:08:50    428s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)         (13-13)    OverCon 
[10/06 18:08:50    428s] [NR-eGR] ---------------------------------------------------------------------------------
[10/06 18:08:50    428s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:08:50    428s] [NR-eGR] Layer2       1( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:08:50    428s] [NR-eGR] Layer3     289( 0.16%)      25( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[10/06 18:08:50    428s] [NR-eGR] Layer4       5( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:08:50    428s] [NR-eGR] Layer5     241( 0.13%)       4( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.14%) 
[10/06 18:08:50    428s] [NR-eGR] Layer6      17( 0.01%)       1( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 18:08:50    428s] [NR-eGR] Layer7      23( 0.01%)       8( 0.00%)       4( 0.00%)       1( 0.00%)   ( 0.02%) 
[10/06 18:08:50    428s] [NR-eGR] Layer8      21( 0.01%)       3( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 18:08:50    428s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:08:50    428s] [NR-eGR] ---------------------------------------------------------------------------------
[10/06 18:08:50    428s] [NR-eGR] Total      597( 0.04%)      41( 0.00%)       5( 0.00%)       1( 0.00%)   ( 0.04%) 
[10/06 18:08:50    428s] [NR-eGR] 
[10/06 18:08:50    428s] (I)       Total Global Routing Runtime: 0.74 seconds
[10/06 18:08:50    428s] (I)       total 2D Cap : 11793903 = (5593921 H, 6199982 V)
[10/06 18:08:50    428s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 18:08:50    428s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 18:08:50    428s] (I)       ============= track Assignment ============
[10/06 18:08:50    428s] (I)       extract Global 3D Wires
[10/06 18:08:50    428s] (I)       Extract Global WL : time=0.01
[10/06 18:08:50    428s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 18:08:50    428s] (I)       Initialization real time=0.00 seconds
[10/06 18:08:50    428s] (I)       Run Multi-thread track assignment
[10/06 18:08:50    428s] (I)       merging nets...
[10/06 18:08:50    428s] (I)       merging nets done
[10/06 18:08:50    428s] (I)       Kernel real time=0.22 seconds
[10/06 18:08:50    428s] (I)       End Greedy Track Assignment
[10/06 18:08:50    428s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:08:50    428s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 156445
[10/06 18:08:50    428s] [NR-eGR] Layer2(Metal2)(V) length: 2.262371e+05um, number of vias: 207723
[10/06 18:08:50    428s] [NR-eGR] Layer3(Metal3)(H) length: 5.120589e+05um, number of vias: 101714
[10/06 18:08:50    428s] [NR-eGR] Layer4(Metal4)(V) length: 3.492087e+05um, number of vias: 15107
[10/06 18:08:50    428s] [NR-eGR] Layer5(Metal5)(H) length: 2.625458e+05um, number of vias: 2662
[10/06 18:08:50    428s] [NR-eGR] Layer6(Metal6)(V) length: 4.199875e+04um, number of vias: 1210
[10/06 18:08:50    428s] [NR-eGR] Layer7(Metal7)(H) length: 3.214919e+04um, number of vias: 1005
[10/06 18:08:50    428s] [NR-eGR] Layer8(Metal8)(V) length: 5.845072e+04um, number of vias: 337
[10/06 18:08:50    428s] [NR-eGR] Layer9(Metal9)(H) length: 1.956243e+04um, number of vias: 0
[10/06 18:08:50    428s] [NR-eGR] Total length: 1.502212e+06um, number of vias: 486203
[10/06 18:08:50    428s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:08:50    428s] [NR-eGR] Total clock nets wire length: 9.161512e+04um 
[10/06 18:08:50    428s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:08:50    428s] [NR-eGR] End Peak syMemory usage = 1904.3 MB
[10/06 18:08:50    428s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.77 seconds
[10/06 18:08:50    428s] Extraction called for design 'leon' of instances=35242 and nets=48085 using extraction engine 'preRoute' .
[10/06 18:08:50    428s] PreRoute RC Extraction called for design leon.
[10/06 18:08:50    428s] RC Extraction called in multi-corner(2) mode.
[10/06 18:08:50    428s] RCMode: PreRoute
[10/06 18:08:50    428s]       RC Corner Indexes            0       1   
[10/06 18:08:50    428s] Capacitance Scaling Factor   : 1.10066 1.10066 
[10/06 18:08:50    428s] Resistance Scaling Factor    : 1.34236 1.34236 
[10/06 18:08:50    428s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[10/06 18:08:50    428s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[10/06 18:08:50    428s] Shrink Factor                : 1.00000
[10/06 18:08:50    428s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/06 18:08:50    428s] Using capacitance table file ...
[10/06 18:08:50    428s] Updating RC grid for preRoute extraction ...
[10/06 18:08:50    428s] Initializing multi-corner capacitance tables ... 
[10/06 18:08:51    429s] Initializing multi-corner resistance tables ...
[10/06 18:08:51    429s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1890.312M)
[10/06 18:08:51    429s] #################################################################################
[10/06 18:08:51    429s] # Design Stage: PreRoute
[10/06 18:08:51    429s] # Design Name: leon
[10/06 18:08:51    429s] # Design Mode: 45nm
[10/06 18:08:51    429s] # Analysis Mode: MMMC OCV 
[10/06 18:08:51    429s] # Parasitics Mode: No SPEF/RCDB
[10/06 18:08:51    429s] # Signoff Settings: SI Off 
[10/06 18:08:51    429s] #################################################################################
[10/06 18:08:51    430s] Topological Sorting (REAL = 0:00:00.0, MEM = 1911.8M, InitMEM = 1906.4M)
[10/06 18:08:51    430s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
[10/06 18:08:51    430s] Calculate early delays in OCV mode...
[10/06 18:08:51    430s] Calculate late delays in OCV mode...
[10/06 18:08:51    430s] Start delay calculation (fullDC) (2 T). (MEM=1907.85)
[10/06 18:08:52    430s] End AAE Lib Interpolated Model. (MEM=1932.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 18:08:53    433s] Total number of fetched objects 35968
[10/06 18:08:53    433s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/06 18:08:53    433s] End delay calculation. (MEM=2066.19 CPU=0:00:02.7 REAL=0:00:01.0)
[10/06 18:08:53    433s] End delay calculation (fullDC). (MEM=2066.19 CPU=0:00:03.6 REAL=0:00:02.0)
[10/06 18:08:53    433s] *** CDM Built up (cpu=0:00:04.4  real=0:00:02.0  mem= 2066.2M) ***
[10/06 18:08:55    435s] Deleting Lib Analyzer.
[10/06 18:08:55    435s] Begin: GigaOpt high fanout net optimization
[10/06 18:08:55    435s] Info: 555 clock nets excluded from IPO operation.
[10/06 18:08:55    435s] PhyDesignGrid: maxLocalDensity 0.98
[10/06 18:08:55    435s] ### Creating PhyDesignMc. totSessionCpu=0:07:16 mem=2040.6M
[10/06 18:08:55    435s] #spOpts: N=45 mergeVia=F 
[10/06 18:08:55    436s] Core basic site is CoreSite
[10/06 18:08:55    436s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 18:08:55    436s] Mark StBox On SiteArr starts
[10/06 18:08:55    436s] Mark StBox On SiteArr ends
[10/06 18:08:55    436s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2056.7MB).
[10/06 18:08:55    436s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:16 mem=2056.7M
[10/06 18:08:55    436s] 
[10/06 18:08:55    436s] Creating Lib Analyzer ...
[10/06 18:08:55    436s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[10/06 18:08:55    436s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/06 18:08:55    436s] Total number of usable buffers from Lib Analyzer: 8 ( BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20)
[10/06 18:08:55    436s] Total number of usable inverters from Lib Analyzer: 8 ( INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX20)
[10/06 18:08:55    436s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[10/06 18:08:55    436s] 
[10/06 18:08:55    436s] Creating Lib Analyzer, finished. 
[10/06 18:08:55    436s] 
[10/06 18:08:55    436s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8390} {7, 0.375, 0.6840} {8, 0.250, 0.5472} {9, 0.125, 0.4265} 
[10/06 18:08:55    436s] ### Creating LA Mngr. totSessionCpu=0:07:17 mem=2056.7M
[10/06 18:08:55    436s] ### Creating LA Mngr, finished. totSessionCpu=0:07:17 mem=2056.7M
[10/06 18:08:56    437s] +----------+---------+--------+---------+------------+--------+
[10/06 18:08:56    437s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[10/06 18:08:56    437s] +----------+---------+--------+---------+------------+--------+
[10/06 18:08:56    437s] |    40.29%|        -|  -9.191|-9671.891|   0:00:00.0| 2142.5M|
[10/06 18:08:56    437s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 18:08:56    437s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 18:08:56    437s] Info: violation cost 22.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 22.000000, glitch 0.000000)
[10/06 18:08:58    439s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 18:08:58    439s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 18:08:58    439s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/06 18:08:58    439s] |    40.77%|      272|  -9.191|-9671.882|   0:00:02.0| 2250.2M|
[10/06 18:08:58    439s] +----------+---------+--------+---------+------------+--------+
[10/06 18:08:58    439s] 
[10/06 18:08:58    439s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=2250.2M) ***
[10/06 18:08:58    440s] End: GigaOpt high fanout net optimization
[10/06 18:08:58    440s] Begin: GigaOpt DRV Optimization
[10/06 18:08:58    440s] Info: 555 clock nets excluded from IPO operation.
[10/06 18:08:58    440s] PhyDesignGrid: maxLocalDensity 3.00
[10/06 18:08:58    440s] ### Creating PhyDesignMc. totSessionCpu=0:07:20 mem=2189.5M
[10/06 18:08:58    440s] #spOpts: N=45 mergeVia=F 
[10/06 18:08:58    440s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2189.5MB).
[10/06 18:08:58    440s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:20 mem=2189.5M
[10/06 18:08:58    440s] 
[10/06 18:08:58    440s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8390} {7, 0.375, 0.6840} {8, 0.250, 0.5472} {9, 0.125, 0.4265} 
[10/06 18:08:58    440s] ### Creating LA Mngr. totSessionCpu=0:07:20 mem=2189.5M
[10/06 18:08:58    440s] ### Creating LA Mngr, finished. totSessionCpu=0:07:20 mem=2189.5M
[10/06 18:08:59    441s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 18:08:59    441s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/06 18:08:59    441s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 18:08:59    441s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/06 18:08:59    441s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 18:08:59    441s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 18:09:00    441s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 18:09:00    441s] Info: violation cost 117250.242188 (cap = 158.075897, tran = 117025.195312, len = 0.000000, fanout load = 0.000000, fanout count = 67.000000, glitch 0.000000)
[10/06 18:09:00    441s] |  1302| 17029|    -9.49|   173|   173|    -0.51|     0|     0|     0|     0|    -9.19| -9671.88|       0|       0|       0|  40.77|          |         |
[10/06 18:09:03    446s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 18:09:03    446s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 18:09:03    446s] Info: violation cost 0.367087 (cap = 0.000000, tran = 0.367087, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/06 18:09:03    447s] |     7|    17|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|    -1.54|  -175.03|     547|      10|     300|  41.18| 0:00:03.0|  2248.7M|
[10/06 18:09:03    447s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 18:09:03    447s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 18:09:03    447s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/06 18:09:03    447s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.44|  -164.17|       2|       0|       5|  41.18| 0:00:00.0|  2248.7M|
[10/06 18:09:03    447s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 18:09:03    447s] 
[10/06 18:09:03    447s] *** Finish DRV Fixing (cpu=0:00:05.9 real=0:00:04.0 mem=2248.7M) ***
[10/06 18:09:03    447s] 
[10/06 18:09:03    447s] End: GigaOpt DRV Optimization
[10/06 18:09:03    447s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/06 18:09:03    447s] **optDesign ... cpu = 0:00:31, real = 0:00:22, mem = 1576.2M, totSessionCpu=0:07:27 **
[10/06 18:09:03    447s] Deleting Lib Analyzer.
[10/06 18:09:03    447s] Begin: GigaOpt Global Optimization
[10/06 18:09:03    447s] *info: use new DP (enabled)
[10/06 18:09:03    447s] Info: 555 clock nets excluded from IPO operation.
[10/06 18:09:03    447s] PhyDesignGrid: maxLocalDensity 1.20
[10/06 18:09:03    447s] ### Creating PhyDesignMc. totSessionCpu=0:07:27 mem=1990.4M
[10/06 18:09:03    447s] #spOpts: N=45 mergeVia=F 
[10/06 18:09:03    447s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1990.4MB).
[10/06 18:09:03    447s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:27 mem=1990.4M
[10/06 18:09:03    447s] 
[10/06 18:09:03    447s] Creating Lib Analyzer ...
[10/06 18:09:03    447s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[10/06 18:09:03    447s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/06 18:09:03    447s] Total number of usable buffers from Lib Analyzer: 8 ( BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20)
[10/06 18:09:03    447s] Total number of usable inverters from Lib Analyzer: 8 ( INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX20)
[10/06 18:09:03    447s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[10/06 18:09:03    447s] 
[10/06 18:09:03    447s] Creating Lib Analyzer, finished. 
[10/06 18:09:03    447s] 
[10/06 18:09:03    447s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.6840} {9, 0.125, 0.5331} 
[10/06 18:09:03    447s] ### Creating LA Mngr. totSessionCpu=0:07:28 mem=1990.4M
[10/06 18:09:03    447s] ### Creating LA Mngr, finished. totSessionCpu=0:07:28 mem=1990.4M
[10/06 18:09:05    448s] *info: 555 clock nets excluded
[10/06 18:09:05    448s] *info: 2 special nets excluded.
[10/06 18:09:05    449s] *info: 12129 no-driver nets excluded.
[10/06 18:09:05    449s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 18:09:05    449s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 18:09:05    449s] ** GigaOpt Global Opt WNS Slack -1.444  TNS Slack -164.173 
[10/06 18:09:05    449s] +--------+--------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:09:05    449s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 18:09:05    449s] +--------+--------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:09:05    449s] |  -1.444|-164.173|    41.18%|   0:00:00.0| 2226.1M|func_slow_max|  default| proc0/iu0/ex_reg_rs2data_21/DFF/D                  |
[10/06 18:09:07    452s] |  -1.099|-100.087|    41.29%|   0:00:02.0| 2235.9M|func_slow_max|  default| mcore0/mctrl0/r_reg_ramoen_4/DFF/D                 |
[10/06 18:09:08    455s] |  -0.987| -80.153|    41.39%|   0:00:01.0| 2236.9M|func_slow_max|  default| mcore0/mctrl0/r_reg_ramoen_0/DFF/D                 |
[10/06 18:09:08    455s] |  -0.987| -80.153|    41.39%|   0:00:00.0| 2236.9M|func_slow_max|  default| mcore0/mctrl0/r_reg_ramoen_0/DFF/D                 |
[10/06 18:09:09    457s] |  -0.502| -25.200|    41.53%|   0:00:01.0| 2243.2M|func_slow_max|  default| mcore0/mctrl0/r_reg_ramoen_0/DFF/D                 |
[10/06 18:09:10    457s] |  -0.464| -22.084|    41.54%|   0:00:01.0| 2244.9M|func_slow_max|  default| mcore0/mctrl0/r_reg_ramoen_0/DFF/D                 |
[10/06 18:09:10    457s] |  -0.424| -18.248|    41.55%|   0:00:00.0| 2244.9M|func_slow_max|  default| mcore0/mctrl0/r_reg_ramoen_0/DFF/D                 |
[10/06 18:09:10    457s] |  -0.424| -18.248|    41.55%|   0:00:00.0| 2244.9M|func_slow_max|  default| mcore0/mctrl0/r_reg_ramoen_0/DFF/D                 |
[10/06 18:09:10    458s] |  -0.389| -12.831|    41.57%|   0:00:00.0| 2244.9M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:09:10    458s] |  -0.389| -12.831|    41.57%|   0:00:00.0| 2244.9M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:09:10    458s] |  -0.389| -12.831|    41.57%|   0:00:00.0| 2244.9M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:09:10    458s] |  -0.389| -12.831|    41.57%|   0:00:00.0| 2244.9M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:09:10    458s] |  -0.389| -11.088|    41.57%|   0:00:00.0| 2244.9M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:09:10    458s] +--------+--------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:09:10    458s] 
[10/06 18:09:10    458s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:08.7 real=0:00:05.0 mem=2244.9M) ***
[10/06 18:09:10    458s] 
[10/06 18:09:10    458s] *** Finish pre-CTS Setup Fixing (cpu=0:00:08.7 real=0:00:05.0 mem=2244.9M) ***
[10/06 18:09:10    458s] ** GigaOpt Global Opt End WNS Slack -0.390  TNS Slack -11.088 
[10/06 18:09:10    458s] End: GigaOpt Global Optimization
[10/06 18:09:10    458s] 
[10/06 18:09:10    458s] Active setup views:
[10/06 18:09:10    458s]  func_slow_max
[10/06 18:09:10    458s]   Dominating endpoints: 0
[10/06 18:09:10    458s]   Dominating TNS: -0.000
[10/06 18:09:10    458s] 
[10/06 18:09:10    458s] *** Timing NOT met, worst failing slack is -0.389
[10/06 18:09:10    458s] *** Check timing (0:00:00.1)
[10/06 18:09:10    458s] Deleting Lib Analyzer.
[10/06 18:09:10    458s] Info: 555 clock nets excluded from IPO operation.
[10/06 18:09:10    458s] ### Creating LA Mngr. totSessionCpu=0:07:39 mem=1999.3M
[10/06 18:09:10    458s] ### Creating LA Mngr, finished. totSessionCpu=0:07:39 mem=1999.3M
[10/06 18:09:10    458s] PhyDesignGrid: maxLocalDensity 0.98
[10/06 18:09:10    458s] ### Creating PhyDesignMc. totSessionCpu=0:07:39 mem=2230.2M
[10/06 18:09:10    458s] #spOpts: N=45 mergeVia=F 
[10/06 18:09:10    458s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2230.2MB).
[10/06 18:09:11    458s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:39 mem=2230.2M
[10/06 18:09:11    458s] Begin: Area Reclaim Optimization
[10/06 18:09:11    458s] 
[10/06 18:09:11    458s] Creating Lib Analyzer ...
[10/06 18:09:11    458s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[10/06 18:09:11    458s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/06 18:09:11    458s] Total number of usable buffers from Lib Analyzer: 8 ( BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20)
[10/06 18:09:11    458s] Total number of usable inverters from Lib Analyzer: 8 ( INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX20)
[10/06 18:09:11    458s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[10/06 18:09:11    458s] 
[10/06 18:09:11    459s] Creating Lib Analyzer, finished. 
[10/06 18:09:11    459s] 
[10/06 18:09:11    459s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.6840} {9, 0.125, 0.5331} 
[10/06 18:09:11    459s] ### Creating LA Mngr. totSessionCpu=0:07:39 mem=2232.2M
[10/06 18:09:11    459s] ### Creating LA Mngr, finished. totSessionCpu=0:07:39 mem=2232.2M
[10/06 18:09:11    459s] Reclaim Optimization WNS Slack -0.390  TNS Slack -11.088 Density 41.57
[10/06 18:09:11    459s] +----------+---------+--------+--------+------------+--------+
[10/06 18:09:11    459s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/06 18:09:11    459s] +----------+---------+--------+--------+------------+--------+
[10/06 18:09:11    459s] |    41.57%|        -|  -0.390| -11.088|   0:00:00.0| 2235.5M|
[10/06 18:09:12    460s] |    41.57%|        0|  -0.389| -11.088|   0:00:01.0| 2235.5M|
[10/06 18:09:12    460s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[10/06 18:09:12    460s] |    41.57%|        0|  -0.389| -11.088|   0:00:00.0| 2235.5M|
[10/06 18:09:12    461s] |    41.54%|       40|  -0.389| -11.089|   0:00:00.0| 2235.5M|
[10/06 18:09:13    461s] |    41.54%|        1|  -0.389| -11.089|   0:00:01.0| 2235.5M|
[10/06 18:09:15    466s] |    40.96%|     1109|  -0.389| -10.985|   0:00:02.0| 2245.5M|
[10/06 18:09:16    467s] |    40.94%|       99|  -0.389| -10.985|   0:00:01.0| 2245.5M|
[10/06 18:09:16    467s] |    40.94%|       10|  -0.389| -10.985|   0:00:00.0| 2245.5M|
[10/06 18:09:16    468s] |    40.94%|        1|  -0.389| -10.985|   0:00:00.0| 2245.5M|
[10/06 18:09:16    468s] |    40.94%|        0|  -0.389| -10.985|   0:00:00.0| 2245.5M|
[10/06 18:09:16    468s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[10/06 18:09:16    468s] |    40.94%|        0|  -0.389| -10.985|   0:00:00.0| 2245.5M|
[10/06 18:09:16    468s] +----------+---------+--------+--------+------------+--------+
[10/06 18:09:16    468s] Reclaim Optimization End WNS Slack -0.390  TNS Slack -10.985 Density 40.94
[10/06 18:09:16    468s] 
[10/06 18:09:16    468s] ** Summary: Restruct = 0 Buffer Deletion = 35 Declone = 11 Resize = 1211 **
[10/06 18:09:16    468s] --------------------------------------------------------------
[10/06 18:09:16    468s] |                                   | Total     | Sequential |
[10/06 18:09:16    468s] --------------------------------------------------------------
[10/06 18:09:16    468s] | Num insts resized                 |    1104  |      33    |
[10/06 18:09:16    468s] | Num insts undone                  |       8  |       2    |
[10/06 18:09:16    468s] | Num insts Downsized               |    1104  |      33    |
[10/06 18:09:16    468s] | Num insts Samesized               |       0  |       0    |
[10/06 18:09:16    468s] | Num insts Upsized                 |       0  |       0    |
[10/06 18:09:16    468s] | Num multiple commits+uncommits    |     107  |       -    |
[10/06 18:09:16    468s] --------------------------------------------------------------
[10/06 18:09:16    468s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:09.3) (real = 0:00:05.0) **
[10/06 18:09:16    468s] Executing incremental physical updates
[10/06 18:09:16    468s] Executing incremental physical updates
[10/06 18:09:16    468s] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:05, mem=2000.59M, totSessionCpu=0:07:48).
[10/06 18:09:17    468s] **INFO: Flow update: Design is easy to close.
[10/06 18:09:17    468s] setup target slack: 0.1
[10/06 18:09:17    468s] extra slack: 0.1
[10/06 18:09:17    468s] std delay: 0.0224
[10/06 18:09:17    468s] real setup target slack: 0.0224
[10/06 18:09:17    468s] incrSKP preserve mode is on...
[10/06 18:09:17    468s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 18:09:17    468s] [NR-eGR] Started earlyGlobalRoute kernel
[10/06 18:09:17    468s] [NR-eGR] Initial Peak syMemory usage = 2003.9 MB
[10/06 18:09:17    468s] (I)       Reading DB...
[10/06 18:09:17    469s] (I)       before initializing RouteDB syMemory usage = 2038.4 MB
[10/06 18:09:17    469s] (I)       congestionReportName   : 
[10/06 18:09:17    469s] (I)       layerRangeFor2DCongestion : 
[10/06 18:09:17    469s] (I)       buildTerm2TermWires    : 0
[10/06 18:09:17    469s] (I)       doTrackAssignment      : 1
[10/06 18:09:17    469s] (I)       dumpBookshelfFiles     : 0
[10/06 18:09:17    469s] (I)       numThreads             : 2
[10/06 18:09:17    469s] (I)       bufferingAwareRouting  : false
[10/06 18:09:17    469s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 18:09:17    469s] (I)       honorPin               : false
[10/06 18:09:17    469s] (I)       honorPinGuide          : true
[10/06 18:09:17    469s] (I)       honorPartition         : false
[10/06 18:09:17    469s] (I)       allowPartitionCrossover: false
[10/06 18:09:17    469s] (I)       honorSingleEntry       : true
[10/06 18:09:17    469s] (I)       honorSingleEntryStrong : true
[10/06 18:09:17    469s] (I)       handleViaSpacingRule   : false
[10/06 18:09:17    469s] (I)       handleEolSpacingRule   : false
[10/06 18:09:17    469s] (I)       PDConstraint           : none
[10/06 18:09:17    469s] (I)       expBetterNDRHandling   : false
[10/06 18:09:17    469s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 18:09:17    469s] (I)       routingEffortLevel     : 3
[10/06 18:09:17    469s] (I)       effortLevel            : standard
[10/06 18:09:17    469s] [NR-eGR] minRouteLayer          : 2
[10/06 18:09:17    469s] [NR-eGR] maxRouteLayer          : 127
[10/06 18:09:17    469s] (I)       relaxedTopLayerCeiling : 127
[10/06 18:09:17    469s] (I)       relaxedBottomLayerFloor: 2
[10/06 18:09:17    469s] (I)       numRowsPerGCell        : 1
[10/06 18:09:17    469s] (I)       speedUpLargeDesign     : 0
[10/06 18:09:17    469s] (I)       multiThreadingTA       : 1
[10/06 18:09:17    469s] (I)       blkAwareLayerSwitching : 1
[10/06 18:09:17    469s] (I)       optimizationMode       : false
[10/06 18:09:17    469s] (I)       routeSecondPG          : false
[10/06 18:09:17    469s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 18:09:17    469s] (I)       detourLimitForLayerRelax: 0.00
[10/06 18:09:17    469s] (I)       punchThroughDistance   : 500.00
[10/06 18:09:17    469s] (I)       scenicBound            : 1.15
[10/06 18:09:17    469s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 18:09:17    469s] (I)       source-to-sink ratio   : 0.00
[10/06 18:09:17    469s] (I)       targetCongestionRatioH : 1.00
[10/06 18:09:17    469s] (I)       targetCongestionRatioV : 1.00
[10/06 18:09:17    469s] (I)       layerCongestionRatio   : 0.70
[10/06 18:09:17    469s] (I)       m1CongestionRatio      : 0.10
[10/06 18:09:17    469s] (I)       m2m3CongestionRatio    : 0.70
[10/06 18:09:17    469s] (I)       localRouteEffort       : 1.00
[10/06 18:09:17    469s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 18:09:17    469s] (I)       supplyScaleFactorH     : 1.00
[10/06 18:09:17    469s] (I)       supplyScaleFactorV     : 1.00
[10/06 18:09:17    469s] (I)       highlight3DOverflowFactor: 0.00
[10/06 18:09:17    469s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 18:09:17    469s] (I)       routeVias              : 
[10/06 18:09:17    469s] (I)       readTROption           : true
[10/06 18:09:17    469s] (I)       extraSpacingFactor     : 1.00
[10/06 18:09:17    469s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 18:09:17    469s] (I)       routeSelectedNetsOnly  : false
[10/06 18:09:17    469s] (I)       clkNetUseMaxDemand     : false
[10/06 18:09:17    469s] (I)       extraDemandForClocks   : 0
[10/06 18:09:17    469s] (I)       steinerRemoveLayers    : false
[10/06 18:09:17    469s] (I)       demoteLayerScenicScale : 1.00
[10/06 18:09:17    469s] (I)       nonpreferLayerCostScale : 100.00
[10/06 18:09:17    469s] (I)       similarTopologyRoutingFast : false
[10/06 18:09:17    469s] (I)       spanningTreeRefinement : false
[10/06 18:09:17    469s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 18:09:17    469s] (I)       starting read tracks
[10/06 18:09:17    469s] (I)       build grid graph
[10/06 18:09:17    469s] (I)       build grid graph start
[10/06 18:09:17    469s] [NR-eGR] Layer1 has no routable track
[10/06 18:09:17    469s] [NR-eGR] Layer2 has single uniform track structure
[10/06 18:09:17    469s] [NR-eGR] Layer3 has single uniform track structure
[10/06 18:09:17    469s] [NR-eGR] Layer4 has single uniform track structure
[10/06 18:09:17    469s] [NR-eGR] Layer5 has single uniform track structure
[10/06 18:09:17    469s] [NR-eGR] Layer6 has single uniform track structure
[10/06 18:09:17    469s] [NR-eGR] Layer7 has single uniform track structure
[10/06 18:09:17    469s] [NR-eGR] Layer8 has single uniform track structure
[10/06 18:09:17    469s] [NR-eGR] Layer9 has single uniform track structure
[10/06 18:09:17    469s] (I)       build grid graph end
[10/06 18:09:17    469s] (I)       numViaLayers=9
[10/06 18:09:17    469s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 18:09:17    469s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 18:09:17    469s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 18:09:17    469s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 18:09:17    469s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 18:09:17    469s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 18:09:17    469s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 18:09:17    469s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 18:09:17    469s] (I)       end build via table
[10/06 18:09:17    469s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 18:09:17    469s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 18:09:17    469s] (I)       readDataFromPlaceDB
[10/06 18:09:17    469s] (I)       Read net information..
[10/06 18:09:17    469s] [NR-eGR] Read numTotalNets=36829  numIgnoredNets=0
[10/06 18:09:17    469s] (I)       Read testcase time = 0.010 seconds
[10/06 18:09:17    469s] 
[10/06 18:09:17    469s] (I)       read default dcut vias
[10/06 18:09:17    469s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 18:09:17    469s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 18:09:17    469s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 18:09:17    469s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 18:09:17    469s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 18:09:17    469s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 18:09:17    469s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 18:09:17    469s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 18:09:17    469s] (I)       build grid graph start
[10/06 18:09:17    469s] (I)       build grid graph end
[10/06 18:09:17    469s] (I)       Model blockage into capacity
[10/06 18:09:17    469s] (I)       Read numBlocks=28739  numPreroutedWires=0  numCapScreens=0
[10/06 18:09:17    469s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 18:09:17    469s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 18:09:17    469s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 18:09:17    469s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 18:09:17    469s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 18:09:17    469s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 18:09:17    469s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 18:09:17    469s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 18:09:17    469s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 18:09:17    469s] (I)       Modeling time = 0.070 seconds
[10/06 18:09:17    469s] 
[10/06 18:09:17    469s] (I)       Number of ignored nets = 0
[10/06 18:09:17    469s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 18:09:17    469s] (I)       Number of clock nets = 555.  Ignored: No
[10/06 18:09:17    469s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 18:09:17    469s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 18:09:17    469s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 18:09:17    469s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 18:09:17    469s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 18:09:17    469s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 18:09:17    469s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 18:09:17    469s] [NR-eGR] There are 555 clock nets ( 555 with NDR ).
[10/06 18:09:17    469s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2038.4 MB
[10/06 18:09:17    469s] (I)       Ndr track 0 does not exist
[10/06 18:09:17    469s] (I)       Ndr track 0 does not exist
[10/06 18:09:17    469s] (I)       Layer1  viaCost=200.00
[10/06 18:09:17    469s] (I)       Layer2  viaCost=200.00
[10/06 18:09:17    469s] (I)       Layer3  viaCost=100.00
[10/06 18:09:17    469s] (I)       Layer4  viaCost=100.00
[10/06 18:09:17    469s] (I)       Layer5  viaCost=200.00
[10/06 18:09:17    469s] (I)       Layer6  viaCost=300.00
[10/06 18:09:17    469s] (I)       Layer7  viaCost=300.00
[10/06 18:09:17    469s] (I)       Layer8  viaCost=300.00
[10/06 18:09:17    469s] (I)       ---------------------Grid Graph Info--------------------
[10/06 18:09:17    469s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 18:09:17    469s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 18:09:17    469s] (I)       Site Width          :   400  (dbu)
[10/06 18:09:17    469s] (I)       Row Height          :  3420  (dbu)
[10/06 18:09:17    469s] (I)       GCell Width         :  3420  (dbu)
[10/06 18:09:17    469s] (I)       GCell Height        :  3420  (dbu)
[10/06 18:09:17    469s] (I)       grid                :   578   412     9
[10/06 18:09:17    469s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 18:09:17    469s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 18:09:17    469s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 18:09:17    469s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 18:09:17    469s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 18:09:17    469s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 18:09:17    469s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 18:09:17    469s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 18:09:17    469s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 18:09:17    469s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 18:09:17    469s] (I)       --------------------------------------------------------
[10/06 18:09:17    469s] 
[10/06 18:09:17    469s] [NR-eGR] ============ Routing rule table ============
[10/06 18:09:17    469s] [NR-eGR] Rule id 0. Nets 36227 
[10/06 18:09:17    469s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 18:09:17    469s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 18:09:17    469s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:09:17    469s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:09:17    469s] [NR-eGR] Rule id 1. Nets 598 
[10/06 18:09:17    469s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 18:09:17    469s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 18:09:17    469s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 18:09:17    469s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:09:17    469s] [NR-eGR] ========================================
[10/06 18:09:17    469s] [NR-eGR] 
[10/06 18:09:17    469s] (I)       After initializing earlyGlobalRoute syMemory usage = 2047.9 MB
[10/06 18:09:17    469s] (I)       Loading and dumping file time : 0.25 seconds
[10/06 18:09:17    469s] (I)       ============= Initialization =============
[10/06 18:09:17    469s] (I)       totalPins=159580  totalGlobalPin=158896 (99.57%)
[10/06 18:09:17    469s] (I)       total 2D Cap : 4516985 = (1590616 H, 2926369 V)
[10/06 18:09:17    469s] [NR-eGR] Layer group 1: route 555 net(s) in layer range [2, 4]
[10/06 18:09:17    469s] (I)       ============  Phase 1a Route ============
[10/06 18:09:17    469s] (I)       Phase 1a runs 0.00 seconds
[10/06 18:09:17    469s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/06 18:09:17    469s] (I)       Usage: 50785 = (27823 H, 22962 V) = (1.75% H, 0.78% V) = (4.758e+04um H, 3.927e+04um V)
[10/06 18:09:17    469s] (I)       
[10/06 18:09:17    469s] (I)       ============  Phase 1b Route ============
[10/06 18:09:17    469s] (I)       Phase 1b runs 0.00 seconds
[10/06 18:09:17    469s] (I)       Usage: 50785 = (27823 H, 22962 V) = (1.75% H, 0.78% V) = (4.758e+04um H, 3.927e+04um V)
[10/06 18:09:17    469s] (I)       
[10/06 18:09:17    469s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.684235e+04um
[10/06 18:09:17    469s] (I)       ============  Phase 1c Route ============
[10/06 18:09:17    469s] (I)       Level2 Grid: 116 x 83
[10/06 18:09:17    469s] (I)       Phase 1c runs 0.00 seconds
[10/06 18:09:17    469s] (I)       Usage: 50785 = (27823 H, 22962 V) = (1.75% H, 0.78% V) = (4.758e+04um H, 3.927e+04um V)
[10/06 18:09:17    469s] (I)       
[10/06 18:09:17    469s] (I)       ============  Phase 1d Route ============
[10/06 18:09:17    469s] (I)       Phase 1d runs 0.00 seconds
[10/06 18:09:17    469s] (I)       Usage: 50785 = (27823 H, 22962 V) = (1.75% H, 0.78% V) = (4.758e+04um H, 3.927e+04um V)
[10/06 18:09:17    469s] (I)       
[10/06 18:09:17    469s] (I)       ============  Phase 1e Route ============
[10/06 18:09:17    469s] (I)       Phase 1e runs 0.00 seconds
[10/06 18:09:17    469s] (I)       Usage: 50785 = (27823 H, 22962 V) = (1.75% H, 0.78% V) = (4.758e+04um H, 3.927e+04um V)
[10/06 18:09:17    469s] (I)       
[10/06 18:09:17    469s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.684235e+04um
[10/06 18:09:17    469s] [NR-eGR] 
[10/06 18:09:17    469s] (I)       Phase 1l runs 0.01 seconds
[10/06 18:09:17    469s] (I)       total 2D Cap : 11787221 = (5591787 H, 6195434 V)
[10/06 18:09:17    469s] [NR-eGR] Layer group 2: route 36270 net(s) in layer range [2, 9]
[10/06 18:09:17    469s] (I)       ============  Phase 1a Route ============
[10/06 18:09:17    469s] (I)       Phase 1a runs 0.11 seconds
[10/06 18:09:17    469s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=1
[10/06 18:09:17    469s] (I)       Usage: 857006 = (473129 H, 383877 V) = (8.46% H, 6.20% V) = (8.091e+05um H, 6.564e+05um V)
[10/06 18:09:17    469s] (I)       
[10/06 18:09:17    469s] (I)       ============  Phase 1b Route ============
[10/06 18:09:17    469s] (I)       Phase 1b runs 0.02 seconds
[10/06 18:09:17    469s] (I)       Usage: 857020 = (473143 H, 383877 V) = (8.46% H, 6.20% V) = (8.091e+05um H, 6.564e+05um V)
[10/06 18:09:17    469s] (I)       
[10/06 18:09:17    469s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.378662e+06um
[10/06 18:09:17    469s] (I)       ============  Phase 1c Route ============
[10/06 18:09:17    469s] (I)       Level2 Grid: 116 x 83
[10/06 18:09:17    469s] (I)       Phase 1c runs 0.01 seconds
[10/06 18:09:17    469s] (I)       Usage: 857020 = (473143 H, 383877 V) = (8.46% H, 6.20% V) = (8.091e+05um H, 6.564e+05um V)
[10/06 18:09:17    469s] (I)       
[10/06 18:09:17    469s] (I)       ============  Phase 1d Route ============
[10/06 18:09:18    469s] (I)       Phase 1d runs 0.13 seconds
[10/06 18:09:18    469s] (I)       Usage: 857023 = (473145 H, 383878 V) = (8.46% H, 6.20% V) = (8.091e+05um H, 6.564e+05um V)
[10/06 18:09:18    469s] (I)       
[10/06 18:09:18    469s] (I)       ============  Phase 1e Route ============
[10/06 18:09:18    469s] (I)       Phase 1e runs 0.01 seconds
[10/06 18:09:18    469s] (I)       Usage: 857023 = (473145 H, 383878 V) = (8.46% H, 6.20% V) = (8.091e+05um H, 6.564e+05um V)
[10/06 18:09:18    469s] (I)       
[10/06 18:09:18    469s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.378667e+06um
[10/06 18:09:18    469s] [NR-eGR] 
[10/06 18:09:18    469s] (I)       Phase 1l runs 0.18 seconds
[10/06 18:09:18    469s] (I)       ============  Phase 1l Route ============
[10/06 18:09:18    469s] (I)       
[10/06 18:09:18    469s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 18:09:18    469s] [NR-eGR]                OverCon         OverCon         OverCon            
[10/06 18:09:18    469s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[10/06 18:09:18    469s] [NR-eGR] Layer            (1-4)           (5-8)          (9-11)    OverCon 
[10/06 18:09:18    469s] [NR-eGR] ------------------------------------------------------------------
[10/06 18:09:18    469s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:09:18    469s] [NR-eGR] Layer2       1( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:09:18    469s] [NR-eGR] Layer3     260( 0.14%)       0( 0.00%)       0( 0.00%)   ( 0.14%) 
[10/06 18:09:18    469s] [NR-eGR] Layer4       7( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:09:18    469s] [NR-eGR] Layer5     274( 0.15%)      25( 0.01%)       0( 0.00%)   ( 0.17%) 
[10/06 18:09:18    469s] [NR-eGR] Layer6      14( 0.01%)       1( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 18:09:18    469s] [NR-eGR] Layer7      25( 0.01%)      11( 0.00%)       1( 0.00%)   ( 0.02%) 
[10/06 18:09:18    469s] [NR-eGR] Layer8      21( 0.01%)       3( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 18:09:18    469s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:09:18    469s] [NR-eGR] ------------------------------------------------------------------
[10/06 18:09:18    469s] [NR-eGR] Total      602( 0.04%)      40( 0.00%)       1( 0.00%)   ( 0.04%) 
[10/06 18:09:18    469s] [NR-eGR] 
[10/06 18:09:18    469s] (I)       Total Global Routing Runtime: 0.77 seconds
[10/06 18:09:18    469s] (I)       total 2D Cap : 11793903 = (5593921 H, 6199982 V)
[10/06 18:09:18    469s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 18:09:18    469s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 18:09:18    469s] [NR-eGR] End Peak syMemory usage = 2045.5 MB
[10/06 18:09:18    469s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.04 seconds
[10/06 18:09:18    469s] [hotspot] +------------+---------------+---------------+
[10/06 18:09:18    469s] [hotspot] |            |   max hotspot | total hotspot |
[10/06 18:09:18    469s] [hotspot] +------------+---------------+---------------+
[10/06 18:09:18    469s] [hotspot] | normalized |          0.00 |          0.00 |
[10/06 18:09:18    469s] [hotspot] +------------+---------------+---------------+
[10/06 18:09:18    469s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/06 18:09:18    469s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/06 18:09:18    470s] #spOpts: N=45 
[10/06 18:09:18    470s] # Found 2 fixed insts to be non-legal.
[10/06 18:09:18    470s] Apply auto density screen in post-place stage.
[10/06 18:09:18    470s] Auto density screen increases utilization from 0.409 to 0.409
[10/06 18:09:18    470s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 2045.4M
[10/06 18:09:18    470s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2045.4MB).
[10/06 18:09:18    470s] *** Starting refinePlace (0:07:50 mem=2045.4M) ***
[10/06 18:09:18    470s] Total net bbox length = 1.235e+06 (7.058e+05 5.289e+05) (ext = 8.204e+04)
[10/06 18:09:18    470s] default core: bins with density >  0.75 = 0.606 % ( 13 / 2145 )
[10/06 18:09:18    470s] Density distribution unevenness ratio = 0.470%
[10/06 18:09:18    470s] RPlace IncrNP: Rollback Lev = -5
[10/06 18:09:18    470s] RPlace: Density =1.004651, incremental np is triggered.
[10/06 18:09:18    470s] incrNP running in 2 threads.
[10/06 18:09:18    470s] incr SKP is on..., with optDC mode
[10/06 18:09:21    473s] Persistent padding is off here.
[10/06 18:09:21    473s] Congestion driven padding in post-place stage.
[10/06 18:09:22    475s] Congestion driven padding increases utilization from 0.648 to 0.647
[10/06 18:09:22    475s] Congestion driven padding runtime: cpu = 0:00:01.3 real = 0:00:01.0 mem = 2155.7M
[10/06 18:09:22    475s] limitMaxMove 0, priorityInstMaxMove -1
[10/06 18:09:22    475s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[10/06 18:09:22    475s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[10/06 18:09:22    475s] No instances found in the vector
[10/06 18:09:22    475s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2175.7M, DRC: 0)
[10/06 18:09:22    475s] 0 (out of 0) MH cells were successfully legalized.
[10/06 18:09:25    479s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[10/06 18:09:25    479s] No instances found in the vector
[10/06 18:09:25    479s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2308.9M, DRC: 0)
[10/06 18:09:25    479s] 0 (out of 0) MH cells were successfully legalized.
[10/06 18:09:29    488s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[10/06 18:09:29    488s] No instances found in the vector
[10/06 18:09:29    488s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2309.9M, DRC: 0)
[10/06 18:09:29    488s] 0 (out of 0) MH cells were successfully legalized.
[10/06 18:09:35    497s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[10/06 18:09:35    497s] No instances found in the vector
[10/06 18:09:35    497s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2313.9M, DRC: 0)
[10/06 18:09:35    497s] 0 (out of 0) MH cells were successfully legalized.
[10/06 18:09:40    507s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[10/06 18:09:40    507s] No instances found in the vector
[10/06 18:09:40    507s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2314.9M, DRC: 0)
[10/06 18:09:40    507s] 0 (out of 0) MH cells were successfully legalized.
[10/06 18:09:46    516s] default core: bins with density >  0.75 = 0.326 % ( 7 / 2145 )
[10/06 18:09:46    516s] Density distribution unevenness ratio = 0.673%
[10/06 18:09:46    516s] RPlace postIncrNP: Density = 1.004651 -> 0.893023.
[10/06 18:09:46    516s] RPlace postIncrNP Info: Density distribution changes:
[10/06 18:09:46    516s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[10/06 18:09:46    516s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[10/06 18:09:46    516s] [1.00 - 1.05] :	 1 (0.05%) -> 0 (0.00%)
[10/06 18:09:46    516s] [0.95 - 1.00] :	 1 (0.05%) -> 0 (0.00%)
[10/06 18:09:46    516s] [0.90 - 0.95] :	 1 (0.05%) -> 0 (0.00%)
[10/06 18:09:46    516s] [0.85 - 0.90] :	 0 (0.00%) -> 3 (0.14%)
[10/06 18:09:46    516s] [0.80 - 0.85] :	 5 (0.23%) -> 1 (0.05%)
[10/06 18:09:46    516s] [CPU] RefinePlace/IncrNP (cpu=0:00:46.2, real=0:00:28.0, mem=2254.9MB) @(0:07:50 - 0:08:36).
[10/06 18:09:46    516s] Move report: incrNP moves 35936 insts, mean move: 4.72 um, max move: 129.00 um
[10/06 18:09:46    516s] 	Max move on inst (ahbmo_reg_3_hlock/DFF): (165.40, 320.91) --> (36.40, 320.91)
[10/06 18:09:46    516s] Move report: Timing Driven Placement moves 35936 insts, mean move: 4.72 um, max move: 129.00 um
[10/06 18:09:46    516s] 	Max move on inst (ahbmo_reg_3_hlock/DFF): (165.40, 320.91) --> (36.40, 320.91)
[10/06 18:09:46    516s] 	Runtime: CPU: 0:00:46.2 REAL: 0:00:28.0 MEM: 2254.9MB
[10/06 18:09:46    516s] Starting refinePlace ...
[10/06 18:09:46    516s] default core: bins with density >  0.75 = 0.233 % ( 5 / 2145 )
[10/06 18:09:46    516s] Density distribution unevenness ratio = 0.653%
[10/06 18:09:46    516s]   Spread Effort: high, pre-route mode, useDDP on.
[10/06 18:09:46    516s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=2254.9MB) @(0:08:36 - 0:08:37).
[10/06 18:09:46    516s] Move report: preRPlace moves 718 insts, mean move: 0.37 um, max move: 4.00 um
[10/06 18:09:46    516s] 	Max move on inst (mcore0/mctrl0/r_reg_data_4/DFF): (25.40, 298.68) --> (29.40, 298.68)
[10/06 18:09:46    516s] 	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: SDFFHQX4
[10/06 18:09:46    517s] wireLenOptFixPriorityInst 12084 inst fixed
[10/06 18:09:46    517s] tweakage running in 2 threads.
[10/06 18:09:46    517s] Placement tweakage begins.
[10/06 18:09:46    517s] wire length = 1.525e+06
[10/06 18:09:47    517s] wire length = 1.523e+06
[10/06 18:09:47    517s] Placement tweakage ends.
[10/06 18:09:47    517s] Move report: tweak moves 2181 insts, mean move: 3.27 um, max move: 20.60 um
[10/06 18:09:47    517s] 	Max move on inst (FE_OFC27_scan_enable_2core): (689.00, 676.59) --> (709.60, 676.59)
[10/06 18:09:47    517s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=2254.9MB) @(0:08:37 - 0:08:38).
[10/06 18:09:47    518s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:09:47    518s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2254.9MB) @(0:08:38 - 0:08:38).
[10/06 18:09:47    518s] Move report: Detail placement moves 2869 insts, mean move: 2.58 um, max move: 20.60 um
[10/06 18:09:47    518s] 	Max move on inst (FE_OFC27_scan_enable_2core): (689.00, 676.59) --> (709.60, 676.59)
[10/06 18:09:47    518s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2254.9MB
[10/06 18:09:47    518s] Statistics of distance of Instance movement in refine placement:
[10/06 18:09:47    518s]   maximum (X+Y) =       129.00 um
[10/06 18:09:47    518s]   inst (ahbmo_reg_3_hlock/DFF) with max move: (165.4, 320.91) -> (36.4, 320.91)
[10/06 18:09:47    518s]   mean    (X+Y) =         4.75 um
[10/06 18:09:47    518s] Summary Report:
[10/06 18:09:47    518s] Instances move: 35933 (out of 36228 movable)
[10/06 18:09:47    518s] Instances flipped: 0
[10/06 18:09:47    518s] Mean displacement: 4.75 um
[10/06 18:09:47    518s] Max displacement: 129.00 um (Instance: ahbmo_reg_3_hlock/DFF) (165.4, 320.91) -> (36.4, 320.91)
[10/06 18:09:47    518s] 	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: SDFFHQX4
[10/06 18:09:47    518s] Total instances moved : 35933
[10/06 18:09:47    518s] Total net bbox length = 1.223e+06 (6.975e+05 5.257e+05) (ext = 7.929e+04)
[10/06 18:09:47    518s] Runtime: CPU: 0:00:48.0 REAL: 0:00:29.0 MEM: 2254.9MB
[10/06 18:09:47    518s] [CPU] RefinePlace/total (cpu=0:00:48.0, real=0:00:29.0, mem=2254.9MB) @(0:07:50 - 0:08:38).
[10/06 18:09:47    518s] *** Finished refinePlace (0:08:38 mem=2254.9M) ***
[10/06 18:09:47    518s] #spOpts: N=45 
[10/06 18:09:47    518s] default core: bins with density >  0.75 = 39.2 % ( 841 / 2145 )
[10/06 18:09:47    518s] Density distribution unevenness ratio = 21.285%
[10/06 18:09:47    518s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/06 18:09:47    518s] Type 'man IMPSP-9025' for more detail.
[10/06 18:09:47    518s] Trial Route Overflow 0(H) 0(V)
[10/06 18:09:47    518s] Starting congestion repair ...
[10/06 18:09:47    518s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[10/06 18:09:47    518s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 18:09:47    518s] Starting Early Global Route congestion estimation: mem = 2254.9M
[10/06 18:09:47    518s] (I)       Reading DB...
[10/06 18:09:47    518s] (I)       before initializing RouteDB syMemory usage = 2254.9 MB
[10/06 18:09:47    518s] (I)       congestionReportName   : 
[10/06 18:09:47    518s] (I)       layerRangeFor2DCongestion : 
[10/06 18:09:47    518s] (I)       buildTerm2TermWires    : 1
[10/06 18:09:47    518s] (I)       doTrackAssignment      : 1
[10/06 18:09:47    518s] (I)       dumpBookshelfFiles     : 0
[10/06 18:09:47    518s] (I)       numThreads             : 2
[10/06 18:09:47    518s] (I)       bufferingAwareRouting  : false
[10/06 18:09:47    518s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 18:09:47    518s] (I)       honorPin               : false
[10/06 18:09:47    518s] (I)       honorPinGuide          : true
[10/06 18:09:47    518s] (I)       honorPartition         : false
[10/06 18:09:47    518s] (I)       allowPartitionCrossover: false
[10/06 18:09:47    518s] (I)       honorSingleEntry       : true
[10/06 18:09:47    518s] (I)       honorSingleEntryStrong : true
[10/06 18:09:47    518s] (I)       handleViaSpacingRule   : false
[10/06 18:09:47    518s] (I)       handleEolSpacingRule   : false
[10/06 18:09:47    518s] (I)       PDConstraint           : none
[10/06 18:09:47    518s] (I)       expBetterNDRHandling   : false
[10/06 18:09:47    518s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 18:09:47    518s] (I)       routingEffortLevel     : 3
[10/06 18:09:47    518s] (I)       effortLevel            : standard
[10/06 18:09:47    518s] [NR-eGR] minRouteLayer          : 2
[10/06 18:09:47    518s] [NR-eGR] maxRouteLayer          : 127
[10/06 18:09:47    518s] (I)       relaxedTopLayerCeiling : 127
[10/06 18:09:47    518s] (I)       relaxedBottomLayerFloor: 2
[10/06 18:09:47    518s] (I)       numRowsPerGCell        : 1
[10/06 18:09:47    518s] (I)       speedUpLargeDesign     : 0
[10/06 18:09:47    518s] (I)       multiThreadingTA       : 1
[10/06 18:09:47    518s] (I)       blkAwareLayerSwitching : 1
[10/06 18:09:47    518s] (I)       optimizationMode       : false
[10/06 18:09:47    518s] (I)       routeSecondPG          : false
[10/06 18:09:47    518s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 18:09:47    518s] (I)       detourLimitForLayerRelax: 0.00
[10/06 18:09:47    518s] (I)       punchThroughDistance   : 500.00
[10/06 18:09:47    518s] (I)       scenicBound            : 1.15
[10/06 18:09:47    518s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 18:09:47    518s] (I)       source-to-sink ratio   : 0.00
[10/06 18:09:47    518s] (I)       targetCongestionRatioH : 1.00
[10/06 18:09:47    518s] (I)       targetCongestionRatioV : 1.00
[10/06 18:09:47    518s] (I)       layerCongestionRatio   : 0.70
[10/06 18:09:47    518s] (I)       m1CongestionRatio      : 0.10
[10/06 18:09:47    518s] (I)       m2m3CongestionRatio    : 0.70
[10/06 18:09:47    518s] (I)       localRouteEffort       : 1.00
[10/06 18:09:47    518s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 18:09:47    518s] (I)       supplyScaleFactorH     : 1.00
[10/06 18:09:47    518s] (I)       supplyScaleFactorV     : 1.00
[10/06 18:09:47    518s] (I)       highlight3DOverflowFactor: 0.00
[10/06 18:09:47    518s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 18:09:47    518s] (I)       routeVias              : 
[10/06 18:09:47    518s] (I)       readTROption           : true
[10/06 18:09:47    518s] (I)       extraSpacingFactor     : 1.00
[10/06 18:09:47    518s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 18:09:47    518s] (I)       routeSelectedNetsOnly  : false
[10/06 18:09:47    518s] (I)       clkNetUseMaxDemand     : false
[10/06 18:09:47    518s] (I)       extraDemandForClocks   : 0
[10/06 18:09:47    518s] (I)       steinerRemoveLayers    : false
[10/06 18:09:47    518s] (I)       demoteLayerScenicScale : 1.00
[10/06 18:09:47    518s] (I)       nonpreferLayerCostScale : 100.00
[10/06 18:09:47    518s] (I)       similarTopologyRoutingFast : false
[10/06 18:09:47    518s] (I)       spanningTreeRefinement : false
[10/06 18:09:47    518s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 18:09:47    518s] (I)       starting read tracks
[10/06 18:09:47    518s] (I)       build grid graph
[10/06 18:09:47    518s] (I)       build grid graph start
[10/06 18:09:47    518s] [NR-eGR] Layer1 has no routable track
[10/06 18:09:47    518s] [NR-eGR] Layer2 has single uniform track structure
[10/06 18:09:47    518s] [NR-eGR] Layer3 has single uniform track structure
[10/06 18:09:47    518s] [NR-eGR] Layer4 has single uniform track structure
[10/06 18:09:47    518s] [NR-eGR] Layer5 has single uniform track structure
[10/06 18:09:47    518s] [NR-eGR] Layer6 has single uniform track structure
[10/06 18:09:47    518s] [NR-eGR] Layer7 has single uniform track structure
[10/06 18:09:47    518s] [NR-eGR] Layer8 has single uniform track structure
[10/06 18:09:47    518s] [NR-eGR] Layer9 has single uniform track structure
[10/06 18:09:47    518s] (I)       build grid graph end
[10/06 18:09:47    518s] (I)       numViaLayers=9
[10/06 18:09:47    518s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 18:09:47    518s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 18:09:47    518s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 18:09:47    518s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 18:09:47    518s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 18:09:47    518s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 18:09:47    518s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 18:09:47    518s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 18:09:47    518s] (I)       end build via table
[10/06 18:09:47    518s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 18:09:47    518s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 18:09:47    518s] (I)       readDataFromPlaceDB
[10/06 18:09:47    518s] (I)       Read net information..
[10/06 18:09:47    518s] [NR-eGR] Read numTotalNets=36829  numIgnoredNets=0
[10/06 18:09:47    518s] (I)       Read testcase time = 0.000 seconds
[10/06 18:09:47    518s] 
[10/06 18:09:47    518s] (I)       read default dcut vias
[10/06 18:09:47    518s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 18:09:47    518s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 18:09:47    518s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 18:09:47    518s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 18:09:47    518s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 18:09:47    518s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 18:09:47    518s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 18:09:47    518s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 18:09:47    518s] (I)       build grid graph start
[10/06 18:09:47    518s] (I)       build grid graph end
[10/06 18:09:47    518s] (I)       Model blockage into capacity
[10/06 18:09:47    518s] (I)       Read numBlocks=28739  numPreroutedWires=0  numCapScreens=0
[10/06 18:09:47    518s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 18:09:47    518s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 18:09:47    518s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 18:09:47    518s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 18:09:47    518s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 18:09:47    518s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 18:09:47    518s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 18:09:47    518s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 18:09:47    518s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 18:09:47    518s] (I)       Modeling time = 0.070 seconds
[10/06 18:09:47    518s] 
[10/06 18:09:47    518s] (I)       Number of ignored nets = 0
[10/06 18:09:47    518s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 18:09:47    518s] (I)       Number of clock nets = 555.  Ignored: No
[10/06 18:09:47    518s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 18:09:47    518s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 18:09:47    518s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 18:09:47    518s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 18:09:47    518s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 18:09:47    518s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 18:09:47    518s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 18:09:47    518s] [NR-eGR] There are 555 clock nets ( 555 with NDR ).
[10/06 18:09:47    518s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2254.9 MB
[10/06 18:09:47    518s] (I)       Ndr track 0 does not exist
[10/06 18:09:47    518s] (I)       Ndr track 0 does not exist
[10/06 18:09:47    518s] (I)       Layer1  viaCost=200.00
[10/06 18:09:47    518s] (I)       Layer2  viaCost=200.00
[10/06 18:09:47    518s] (I)       Layer3  viaCost=100.00
[10/06 18:09:47    518s] (I)       Layer4  viaCost=100.00
[10/06 18:09:47    518s] (I)       Layer5  viaCost=200.00
[10/06 18:09:47    518s] (I)       Layer6  viaCost=300.00
[10/06 18:09:47    518s] (I)       Layer7  viaCost=300.00
[10/06 18:09:47    518s] (I)       Layer8  viaCost=300.00
[10/06 18:09:47    518s] (I)       ---------------------Grid Graph Info--------------------
[10/06 18:09:47    518s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 18:09:47    518s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 18:09:47    518s] (I)       Site Width          :   400  (dbu)
[10/06 18:09:47    518s] (I)       Row Height          :  3420  (dbu)
[10/06 18:09:47    518s] (I)       GCell Width         :  3420  (dbu)
[10/06 18:09:47    518s] (I)       GCell Height        :  3420  (dbu)
[10/06 18:09:47    518s] (I)       grid                :   578   412     9
[10/06 18:09:47    518s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 18:09:47    518s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 18:09:47    518s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 18:09:47    518s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 18:09:47    518s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 18:09:47    518s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 18:09:47    518s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 18:09:47    518s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 18:09:47    518s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 18:09:47    518s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 18:09:47    518s] (I)       --------------------------------------------------------
[10/06 18:09:47    518s] 
[10/06 18:09:47    518s] [NR-eGR] ============ Routing rule table ============
[10/06 18:09:47    518s] [NR-eGR] Rule id 0. Nets 36231 
[10/06 18:09:47    518s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 18:09:47    518s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 18:09:47    518s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:09:47    518s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:09:47    518s] [NR-eGR] Rule id 1. Nets 598 
[10/06 18:09:47    518s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 18:09:47    518s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 18:09:47    518s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 18:09:47    518s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:09:47    518s] [NR-eGR] ========================================
[10/06 18:09:47    518s] [NR-eGR] 
[10/06 18:09:47    518s] (I)       After initializing earlyGlobalRoute syMemory usage = 2254.9 MB
[10/06 18:09:47    518s] (I)       Loading and dumping file time : 0.21 seconds
[10/06 18:09:47    518s] (I)       ============= Initialization =============
[10/06 18:09:47    518s] (I)       totalPins=159588  totalGlobalPin=159369 (99.86%)
[10/06 18:09:47    518s] (I)       total 2D Cap : 4516985 = (1590616 H, 2926369 V)
[10/06 18:09:47    518s] [NR-eGR] Layer group 1: route 555 net(s) in layer range [2, 4]
[10/06 18:09:47    518s] (I)       ============  Phase 1a Route ============
[10/06 18:09:47    518s] (I)       Phase 1a runs 0.00 seconds
[10/06 18:09:47    518s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/06 18:09:47    518s] (I)       Usage: 51155 = (27831 H, 23324 V) = (1.75% H, 0.80% V) = (4.759e+04um H, 3.988e+04um V)
[10/06 18:09:47    518s] (I)       
[10/06 18:09:47    518s] (I)       ============  Phase 1b Route ============
[10/06 18:09:47    518s] (I)       Phase 1b runs 0.00 seconds
[10/06 18:09:47    518s] (I)       Usage: 51155 = (27831 H, 23324 V) = (1.75% H, 0.80% V) = (4.759e+04um H, 3.988e+04um V)
[10/06 18:09:47    518s] (I)       
[10/06 18:09:47    518s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.747505e+04um
[10/06 18:09:47    518s] (I)       ============  Phase 1c Route ============
[10/06 18:09:47    518s] (I)       Level2 Grid: 116 x 83
[10/06 18:09:47    518s] (I)       Phase 1c runs 0.00 seconds
[10/06 18:09:47    518s] (I)       Usage: 51155 = (27831 H, 23324 V) = (1.75% H, 0.80% V) = (4.759e+04um H, 3.988e+04um V)
[10/06 18:09:47    518s] (I)       
[10/06 18:09:47    518s] (I)       ============  Phase 1d Route ============
[10/06 18:09:47    518s] (I)       Phase 1d runs 0.00 seconds
[10/06 18:09:47    518s] (I)       Usage: 51155 = (27831 H, 23324 V) = (1.75% H, 0.80% V) = (4.759e+04um H, 3.988e+04um V)
[10/06 18:09:47    518s] (I)       
[10/06 18:09:47    518s] (I)       ============  Phase 1e Route ============
[10/06 18:09:47    518s] (I)       Phase 1e runs 0.00 seconds
[10/06 18:09:47    518s] (I)       Usage: 51155 = (27831 H, 23324 V) = (1.75% H, 0.80% V) = (4.759e+04um H, 3.988e+04um V)
[10/06 18:09:47    518s] (I)       
[10/06 18:09:47    518s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.747505e+04um
[10/06 18:09:47    518s] [NR-eGR] 
[10/06 18:09:47    518s] (I)       Phase 1l runs 0.01 seconds
[10/06 18:09:48    518s] (I)       total 2D Cap : 11787221 = (5591787 H, 6195434 V)
[10/06 18:09:48    518s] [NR-eGR] Layer group 2: route 36274 net(s) in layer range [2, 9]
[10/06 18:09:48    518s] (I)       ============  Phase 1a Route ============
[10/06 18:09:48    518s] (I)       Phase 1a runs 0.11 seconds
[10/06 18:09:48    518s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[10/06 18:09:48    518s] (I)       Usage: 855155 = (470542 H, 384613 V) = (8.41% H, 6.21% V) = (8.046e+05um H, 6.577e+05um V)
[10/06 18:09:48    518s] (I)       
[10/06 18:09:48    519s] (I)       ============  Phase 1b Route ============
[10/06 18:09:48    519s] (I)       Phase 1b runs 0.02 seconds
[10/06 18:09:48    519s] (I)       Usage: 855180 = (470561 H, 384619 V) = (8.42% H, 6.21% V) = (8.047e+05um H, 6.577e+05um V)
[10/06 18:09:48    519s] (I)       
[10/06 18:09:48    519s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.374883e+06um
[10/06 18:09:48    519s] (I)       ============  Phase 1c Route ============
[10/06 18:09:48    519s] (I)       Level2 Grid: 116 x 83
[10/06 18:09:48    519s] (I)       Phase 1c runs 0.02 seconds
[10/06 18:09:48    519s] (I)       Usage: 855180 = (470561 H, 384619 V) = (8.42% H, 6.21% V) = (8.047e+05um H, 6.577e+05um V)
[10/06 18:09:48    519s] (I)       
[10/06 18:09:48    519s] (I)       ============  Phase 1d Route ============
[10/06 18:09:48    519s] (I)       Phase 1d runs 0.10 seconds
[10/06 18:09:48    519s] (I)       Usage: 855193 = (470568 H, 384625 V) = (8.42% H, 6.21% V) = (8.047e+05um H, 6.577e+05um V)
[10/06 18:09:48    519s] (I)       
[10/06 18:09:48    519s] (I)       ============  Phase 1e Route ============
[10/06 18:09:48    519s] (I)       Phase 1e runs 0.01 seconds
[10/06 18:09:48    519s] (I)       Usage: 855193 = (470568 H, 384625 V) = (8.42% H, 6.21% V) = (8.047e+05um H, 6.577e+05um V)
[10/06 18:09:48    519s] (I)       
[10/06 18:09:48    519s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.374905e+06um
[10/06 18:09:48    519s] [NR-eGR] 
[10/06 18:09:48    519s] (I)       Phase 1l runs 0.18 seconds
[10/06 18:09:48    519s] (I)       ============  Phase 1l Route ============
[10/06 18:09:48    519s] (I)       
[10/06 18:09:48    519s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 18:09:48    519s] [NR-eGR]                OverCon         OverCon         OverCon            
[10/06 18:09:48    519s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[10/06 18:09:48    519s] [NR-eGR] Layer            (1-4)           (5-8)           (9-9)    OverCon 
[10/06 18:09:48    519s] [NR-eGR] ------------------------------------------------------------------
[10/06 18:09:48    519s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:09:48    519s] [NR-eGR] Layer2       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:09:48    519s] [NR-eGR] Layer3     298( 0.17%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[10/06 18:09:48    519s] [NR-eGR] Layer4      33( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[10/06 18:09:48    519s] [NR-eGR] Layer5     243( 0.13%)       4( 0.00%)       0( 0.00%)   ( 0.14%) 
[10/06 18:09:48    519s] [NR-eGR] Layer6       8( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 18:09:48    519s] [NR-eGR] Layer7      28( 0.01%)      17( 0.01%)       1( 0.00%)   ( 0.02%) 
[10/06 18:09:48    519s] [NR-eGR] Layer8      18( 0.01%)       4( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 18:09:48    519s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:09:48    519s] [NR-eGR] ------------------------------------------------------------------
[10/06 18:09:48    519s] [NR-eGR] Total      630( 0.04%)      26( 0.00%)       1( 0.00%)   ( 0.04%) 
[10/06 18:09:48    519s] [NR-eGR] 
[10/06 18:09:48    519s] (I)       Total Global Routing Runtime: 0.73 seconds
[10/06 18:09:48    519s] (I)       total 2D Cap : 11793903 = (5593921 H, 6199982 V)
[10/06 18:09:48    519s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 18:09:48    519s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 18:09:48    519s] Early Global Route congestion estimation runtime: 0.96 seconds, mem = 2254.9M
[10/06 18:09:48    519s] [hotspot] +------------+---------------+---------------+
[10/06 18:09:48    519s] [hotspot] |            |   max hotspot | total hotspot |
[10/06 18:09:48    519s] [hotspot] +------------+---------------+---------------+
[10/06 18:09:48    519s] [hotspot] | normalized |          0.00 |          0.00 |
[10/06 18:09:48    519s] [hotspot] +------------+---------------+---------------+
[10/06 18:09:48    519s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/06 18:09:48    519s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/06 18:09:48    519s] Skipped repairing congestion.
[10/06 18:09:48    519s] Starting Early Global Route wiring: mem = 2254.9M
[10/06 18:09:48    519s] (I)       ============= track Assignment ============
[10/06 18:09:48    519s] (I)       extract Global 3D Wires
[10/06 18:09:48    519s] (I)       Extract Global WL : time=0.02
[10/06 18:09:48    519s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 18:09:48    519s] (I)       Initialization real time=0.00 seconds
[10/06 18:09:48    519s] (I)       Run Multi-thread track assignment
[10/06 18:09:48    519s] (I)       merging nets...
[10/06 18:09:48    519s] (I)       merging nets done
[10/06 18:09:48    519s] (I)       Kernel real time=0.21 seconds
[10/06 18:09:48    519s] (I)       End Greedy Track Assignment
[10/06 18:09:49    520s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:09:49    520s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 158425
[10/06 18:09:49    520s] [NR-eGR] Layer2(Metal2)(V) length: 2.203414e+05um, number of vias: 208632
[10/06 18:09:49    520s] [NR-eGR] Layer3(Metal3)(H) length: 5.038613e+05um, number of vias: 107606
[10/06 18:09:49    520s] [NR-eGR] Layer4(Metal4)(V) length: 3.574452e+05um, number of vias: 15700
[10/06 18:09:49    520s] [NR-eGR] Layer5(Metal5)(H) length: 2.635047e+05um, number of vias: 2664
[10/06 18:09:49    520s] [NR-eGR] Layer6(Metal6)(V) length: 3.894233e+04um, number of vias: 1223
[10/06 18:09:49    520s] [NR-eGR] Layer7(Metal7)(H) length: 2.897808e+04um, number of vias: 1000
[10/06 18:09:49    520s] [NR-eGR] Layer8(Metal8)(V) length: 5.831252e+04um, number of vias: 359
[10/06 18:09:49    520s] [NR-eGR] Layer9(Metal9)(H) length: 1.916898e+04um, number of vias: 0
[10/06 18:09:49    520s] [NR-eGR] Total length: 1.490555e+06um, number of vias: 495609
[10/06 18:09:49    520s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:09:49    520s] [NR-eGR] Total clock nets wire length: 8.981871e+04um 
[10/06 18:09:49    520s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:09:49    520s] Early Global Route wiring runtime: 0.79 seconds, mem = 1974.6M
[10/06 18:09:49    520s] End of congRepair (cpu=0:00:01.8, real=0:00:02.0)
[10/06 18:09:49    520s] Start to check current routing status for nets...
[10/06 18:09:49    520s] All nets are already routed correctly.
[10/06 18:09:49    520s] End to check current routing status for nets (mem=1968.7M)
[10/06 18:09:49    520s] Extraction called for design 'leon' of instances=36232 and nets=49082 using extraction engine 'preRoute' .
[10/06 18:09:49    520s] PreRoute RC Extraction called for design leon.
[10/06 18:09:49    520s] RC Extraction called in multi-corner(2) mode.
[10/06 18:09:49    520s] RCMode: PreRoute
[10/06 18:09:49    520s]       RC Corner Indexes            0       1   
[10/06 18:09:49    520s] Capacitance Scaling Factor   : 1.10066 1.10066 
[10/06 18:09:49    520s] Resistance Scaling Factor    : 1.34236 1.34236 
[10/06 18:09:49    520s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[10/06 18:09:49    520s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[10/06 18:09:49    520s] Shrink Factor                : 1.00000
[10/06 18:09:49    520s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/06 18:09:49    520s] Using capacitance table file ...
[10/06 18:09:49    520s] Updating RC grid for preRoute extraction ...
[10/06 18:09:49    520s] Initializing multi-corner capacitance tables ... 
[10/06 18:09:49    520s] Initializing multi-corner resistance tables ...
[10/06 18:09:49    521s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1968.711M)
[10/06 18:09:51    522s] Compute RC Scale Done ...
[10/06 18:09:51    522s] **optDesign ... cpu = 0:01:46, real = 0:01:10, mem = 1495.9M, totSessionCpu=0:08:42 **
[10/06 18:09:51    522s] #################################################################################
[10/06 18:09:51    522s] # Design Stage: PreRoute
[10/06 18:09:51    522s] # Design Name: leon
[10/06 18:09:51    522s] # Design Mode: 45nm
[10/06 18:09:51    522s] # Analysis Mode: MMMC OCV 
[10/06 18:09:51    522s] # Parasitics Mode: No SPEF/RCDB
[10/06 18:09:51    522s] # Signoff Settings: SI Off 
[10/06 18:09:51    522s] #################################################################################
[10/06 18:09:51    523s] Topological Sorting (REAL = 0:00:00.0, MEM = 1979.3M, InitMEM = 1973.8M)
[10/06 18:09:51    523s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
[10/06 18:09:51    523s] Calculate early delays in OCV mode...
[10/06 18:09:51    523s] Calculate late delays in OCV mode...
[10/06 18:09:51    523s] Start delay calculation (fullDC) (2 T). (MEM=1971.75)
[10/06 18:09:51    523s] End AAE Lib Interpolated Model. (MEM=1996.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 18:09:53    526s] Total number of fetched objects 36958
[10/06 18:09:53    526s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/06 18:09:53    526s] End delay calculation. (MEM=2130.09 CPU=0:00:02.8 REAL=0:00:01.0)
[10/06 18:09:53    526s] End delay calculation (fullDC). (MEM=2130.09 CPU=0:00:03.7 REAL=0:00:02.0)
[10/06 18:09:53    526s] *** CDM Built up (cpu=0:00:04.6  real=0:00:02.0  mem= 2130.1M) ***
[10/06 18:09:54    528s] Deleting Lib Analyzer.
[10/06 18:09:54    528s] Begin: GigaOpt DRV Optimization
[10/06 18:09:54    528s] Info: 555 clock nets excluded from IPO operation.
[10/06 18:09:54    528s] PhyDesignGrid: maxLocalDensity 3.00
[10/06 18:09:54    528s] ### Creating PhyDesignMc. totSessionCpu=0:08:49 mem=2097.0M
[10/06 18:09:54    528s] #spOpts: N=45 
[10/06 18:09:55    528s] Core basic site is CoreSite
[10/06 18:09:55    528s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 18:09:55    528s] Mark StBox On SiteArr starts
[10/06 18:09:55    528s] Mark StBox On SiteArr ends
[10/06 18:09:55    529s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2113.0MB).
[10/06 18:09:55    529s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:49 mem=2113.0M
[10/06 18:09:55    529s] 
[10/06 18:09:55    529s] Creating Lib Analyzer ...
[10/06 18:09:55    529s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[10/06 18:09:55    529s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/06 18:09:55    529s] Total number of usable buffers from Lib Analyzer: 8 ( BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20)
[10/06 18:09:55    529s] Total number of usable inverters from Lib Analyzer: 8 ( INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX20)
[10/06 18:09:55    529s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[10/06 18:09:55    529s] 
[10/06 18:09:55    529s] Creating Lib Analyzer, finished. 
[10/06 18:09:55    529s] 
[10/06 18:09:55    529s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8390} {7, 0.375, 0.6840} {8, 0.250, 0.5472} {9, 0.125, 0.4265} 
[10/06 18:09:55    529s] ### Creating LA Mngr. totSessionCpu=0:08:50 mem=2113.0M
[10/06 18:09:55    529s] ### Creating LA Mngr, finished. totSessionCpu=0:08:50 mem=2113.0M
[10/06 18:09:56    530s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 18:09:56    530s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/06 18:09:56    530s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 18:09:56    530s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/06 18:09:56    530s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 18:09:56    530s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 18:09:56    530s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 18:09:56    530s] Info: violation cost 4.452020 (cap = 0.000000, tran = 4.452020, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/06 18:09:56    531s] |    19|   116|    -0.25|     0|     0|     0.00|     0|     0|     0|     0|    -0.39|   -15.89|       0|       0|       0|  40.94|          |         |
[10/06 18:09:57    531s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 18:09:57    531s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 18:09:57    531s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/06 18:09:57    531s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.39|   -15.61|       5|       0|      15|  40.95| 0:00:01.0|  2237.2M|
[10/06 18:09:57    531s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 18:09:57    531s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 18:09:57    531s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/06 18:09:57    531s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.39|   -15.61|       0|       0|       0|  40.95| 0:00:00.0|  2237.2M|
[10/06 18:09:57    531s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 18:09:57    531s] 
[10/06 18:09:57    531s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2237.2M) ***
[10/06 18:09:57    531s] 
[10/06 18:09:57    531s] *** Starting refinePlace (0:08:52 mem=2237.2M) ***
[10/06 18:09:57    531s] Total net bbox length = 1.223e+06 (6.975e+05 5.257e+05) (ext = 7.929e+04)
[10/06 18:09:57    531s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:09:57    531s] default core: bins with density >  0.75 = 0.326 % ( 7 / 2145 )
[10/06 18:09:57    531s] Density distribution unevenness ratio = 22.935%
[10/06 18:09:57    531s] RPlace IncrNP Skipped
[10/06 18:09:57    531s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2237.2MB) @(0:08:52 - 0:08:52).
[10/06 18:09:57    531s] Starting refinePlace ...
[10/06 18:09:57    531s] default core: bins with density >  0.75 = 0.233 % ( 5 / 2145 )
[10/06 18:09:57    531s] Density distribution unevenness ratio = 22.569%
[10/06 18:09:57    531s]   Spread Effort: high, pre-route mode, useDDP on.
[10/06 18:09:57    531s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2240.8MB) @(0:08:52 - 0:08:52).
[10/06 18:09:57    531s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:09:57    531s] wireLenOptFixPriorityInst 12084 inst fixed
[10/06 18:09:57    532s] Move report: legalization moves 5 insts, mean move: 1.06 um, max move: 2.51 um
[10/06 18:09:57    532s] 	Max move on inst (proc0/rf0/u0/u1/FE_OFC1246_n_2283): (370.00, 635.55) --> (369.20, 637.26)
[10/06 18:09:57    532s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2240.8MB) @(0:08:52 - 0:08:52).
[10/06 18:09:57    532s] Move report: Detail placement moves 5 insts, mean move: 1.06 um, max move: 2.51 um
[10/06 18:09:57    532s] 	Max move on inst (proc0/rf0/u0/u1/FE_OFC1246_n_2283): (370.00, 635.55) --> (369.20, 637.26)
[10/06 18:09:57    532s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2240.8MB
[10/06 18:09:57    532s] Statistics of distance of Instance movement in refine placement:
[10/06 18:09:57    532s]   maximum (X+Y) =         2.51 um
[10/06 18:09:57    532s]   inst (proc0/rf0/u0/u1/FE_OFC1246_n_2283) with max move: (370, 635.55) -> (369.2, 637.26)
[10/06 18:09:57    532s]   mean    (X+Y) =         1.06 um
[10/06 18:09:57    532s] Summary Report:
[10/06 18:09:57    532s] Instances move: 5 (out of 36233 movable)
[10/06 18:09:57    532s] Instances flipped: 0
[10/06 18:09:57    532s] Mean displacement: 1.06 um
[10/06 18:09:57    532s] Max displacement: 2.51 um (Instance: proc0/rf0/u0/u1/FE_OFC1246_n_2283) (370, 635.55) -> (369.2, 637.26)
[10/06 18:09:57    532s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
[10/06 18:09:57    532s] Total instances moved : 5
[10/06 18:09:57    532s] Total net bbox length = 1.223e+06 (6.975e+05 5.257e+05) (ext = 7.929e+04)
[10/06 18:09:57    532s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2240.8MB
[10/06 18:09:57    532s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2240.8MB) @(0:08:52 - 0:08:52).
[10/06 18:09:57    532s] *** Finished refinePlace (0:08:52 mem=2240.8M) ***
[10/06 18:09:57    532s] *** maximum move = 2.51 um ***
[10/06 18:09:57    532s] *** Finished re-routing un-routed nets (2240.8M) ***
[10/06 18:09:58    532s] 
[10/06 18:09:58    532s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2240.8M) ***
[10/06 18:09:58    532s] End: GigaOpt DRV Optimization
[10/06 18:09:58    532s] GigaOpt DRV: restore maxLocalDensity to 0.98
[10/06 18:09:58    533s] 
------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=1998.5M)                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.392  |
|           TNS (ns):| -15.605 |
|    Violating Paths:|   172   |
|          All Paths:|  12273  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.946%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:57, real = 0:01:17, mem = 1583.5M, totSessionCpu=0:08:53 **
[10/06 18:09:58    533s] *** Timing NOT met, worst failing slack is -0.392
[10/06 18:09:58    533s] *** Check timing (0:00:00.0)
[10/06 18:09:58    533s] Deleting Lib Analyzer.
[10/06 18:09:58    533s] Begin: GigaOpt Optimization in WNS mode
[10/06 18:09:58    533s] Info: 555 clock nets excluded from IPO operation.
[10/06 18:09:58    533s] PhyDesignGrid: maxLocalDensity 1.00
[10/06 18:09:58    533s] ### Creating PhyDesignMc. totSessionCpu=0:08:53 mem=1998.5M
[10/06 18:09:58    533s] #spOpts: N=45 
[10/06 18:09:58    533s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1998.5MB).
[10/06 18:09:58    533s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:53 mem=1998.5M
[10/06 18:09:58    533s] 
[10/06 18:09:58    533s] Creating Lib Analyzer ...
[10/06 18:09:58    533s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[10/06 18:09:58    533s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/06 18:09:58    533s] Total number of usable buffers from Lib Analyzer: 8 ( BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20)
[10/06 18:09:58    533s] Total number of usable inverters from Lib Analyzer: 8 ( INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX20)
[10/06 18:09:58    533s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[10/06 18:09:58    533s] 
[10/06 18:09:59    533s] Creating Lib Analyzer, finished. 
[10/06 18:09:59    533s] 
[10/06 18:09:59    533s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.8500} {9, 0.125, 0.8500} 
[10/06 18:09:59    533s] ### Creating LA Mngr. totSessionCpu=0:08:54 mem=1998.5M
[10/06 18:09:59    533s] ### Creating LA Mngr, finished. totSessionCpu=0:08:54 mem=1998.5M
[10/06 18:10:00    534s] *info: 555 clock nets excluded
[10/06 18:10:00    534s] *info: 2 special nets excluded.
[10/06 18:10:00    535s] *info: 12129 no-driver nets excluded.
[10/06 18:10:01    535s] Effort level <high> specified for reg2reg path_group
[10/06 18:10:01    535s] Effort level <high> specified for reg2cgate path_group
[10/06 18:10:01    537s] PathGroup :  reg2cgate  TargetSlack : 0.0224 
[10/06 18:10:01    537s] PathGroup :  reg2reg  TargetSlack : 0.0224 
[10/06 18:10:02    537s] ** GigaOpt Optimizer WNS Slack -0.392 TNS Slack -15.605 Density 40.95
[10/06 18:10:02    537s] Optimizer WNS Pass 0
[10/06 18:10:02    537s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 18:10:02    537s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 18:10:02    537s] Active Path Group: reg2cgate reg2reg  
[10/06 18:10:02    537s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:02    537s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 18:10:02    537s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:02    537s] |  -0.365|   -0.392|  -6.759|  -15.605|    40.95%|   0:00:00.0| 2236.1M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs2data_9/DFF/D                   |
[10/06 18:10:02    537s] |  -0.229|   -0.392|  -5.716|  -14.563|    40.95%|   0:00:00.0| 2236.1M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs2data_9/DFF/D                   |
[10/06 18:10:02    538s] |  -0.215|   -0.392|  -5.242|  -14.088|    40.95%|   0:00:00.0| 2238.6M|func_slow_max|  reg2reg| mcore0/mctrl0/r_reg_ramoen_2/DFF/D                 |
[10/06 18:10:02    538s] |  -0.198|   -0.392|  -4.912|  -13.759|    40.95%|   0:00:00.0| 2240.4M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs2data_19/DFF/D                  |
[10/06 18:10:02    538s] |  -0.184|   -0.392|  -4.307|  -13.153|    40.95%|   0:00:00.0| 2240.4M|func_slow_max|  reg2reg| mcore0/mctrl0/r_reg_ramoen_2/DFF/D                 |
[10/06 18:10:02    538s] |  -0.161|   -0.392|  -3.432|  -12.278|    40.95%|   0:00:00.0| 2259.5M|func_slow_max|  reg2reg| mcore0/mctrl0/r_reg_ramoen_2/DFF/D                 |
[10/06 18:10:02    538s] |  -0.138|   -0.392|  -2.947|  -11.793|    40.96%|   0:00:00.0| 2259.5M|func_slow_max|  reg2reg| mcore0/mctrl0/r_reg_ramoen_2/DFF/D                 |
[10/06 18:10:03    538s] |  -0.132|   -0.392|  -2.409|  -11.255|    40.96%|   0:00:01.0| 2261.5M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs2data_22/DFF/D                  |
[10/06 18:10:03    538s] |  -0.132|   -0.392|  -2.194|  -11.040|    40.96%|   0:00:00.0| 2261.5M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs2data_22/DFF/D                  |
[10/06 18:10:03    538s] |  -0.115|   -0.392|  -1.988|  -10.835|    40.96%|   0:00:00.0| 2261.5M|func_slow_max|  reg2reg| mcore0/mctrl0/r_reg_ramoen_2/DFF/D                 |
[10/06 18:10:03    538s] |  -0.107|   -0.392|  -1.689|  -10.535|    40.96%|   0:00:00.0| 2261.5M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs2data_22/DFF/D                  |
[10/06 18:10:03    538s] |  -0.095|   -0.392|  -1.568|  -10.414|    40.96%|   0:00:00.0| 2261.5M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs2data_28/DFF/D                  |
[10/06 18:10:03    539s] |  -0.083|   -0.392|  -1.266|  -10.113|    40.97%|   0:00:00.0| 2261.5M|func_slow_max|  reg2reg| mcore0/mctrl0/r_reg_ramoen_0/DFF/D                 |
[10/06 18:10:03    539s] |  -0.069|   -0.392|  -1.150|   -9.996|    40.97%|   0:00:00.0| 2261.5M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_22/DFF/D                   |
[10/06 18:10:03    539s] |  -0.051|   -0.392|  -0.558|   -9.405|    40.97%|   0:00:00.0| 2261.5M|func_slow_max|  reg2reg| mcore0/mctrl0/r_reg_ramoen_0/DFF/D                 |
[10/06 18:10:03    539s] |  -0.038|   -0.392|  -0.452|   -9.298|    40.97%|   0:00:00.0| 2261.5M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs1data_25/DFF/D                  |
[10/06 18:10:03    539s] |  -0.036|   -0.392|  -0.231|   -9.077|    40.98%|   0:00:00.0| 2263.5M|func_slow_max|  reg2reg| mcore0/mctrl0/r_reg_ramoen_0/DFF/D                 |
[10/06 18:10:03    539s] |  -0.021|   -0.392|  -0.112|   -8.958|    40.98%|   0:00:00.0| 2263.5M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs1data_26/DFF/D                  |
[10/06 18:10:03    539s] |  -0.001|   -0.392|  -0.001|   -8.847|    40.99%|   0:00:00.0| 2263.5M|func_slow_max|  reg2reg| mcore0/mctrl0/r_reg_ramoen_0/DFF/D                 |
[10/06 18:10:03    540s] |   0.008|   -0.392|   0.000|   -8.846|    40.99%|   0:00:00.0| 2263.5M|func_slow_max|  reg2reg| proc0/iu0/fe_reg_pc_31/DFF/D                       |
[10/06 18:10:04    540s] |   0.016|   -0.392|   0.000|   -8.846|    41.00%|   0:00:01.0| 2263.5M|func_slow_max|  reg2reg| mcore0/mctrl0/r_reg_ramoen_0/DFF/D                 |
[10/06 18:10:04    540s] |   0.030|   -0.392|   0.000|   -8.846|    41.00%|   0:00:00.0| 2301.6M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs1data_17/DFF/D                  |
[10/06 18:10:04    540s] |   0.030|   -0.392|   0.000|   -8.846|    41.00%|   0:00:00.0| 2301.6M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs1data_17/DFF/D                  |
[10/06 18:10:04    540s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:04    540s] 
[10/06 18:10:04    540s] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:02.0 mem=2301.6M) ***
[10/06 18:10:04    540s] Active Path Group: default 
[10/06 18:10:04    540s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:04    540s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 18:10:04    540s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:04    540s] |  -0.392|   -0.392|  -8.846|   -8.846|    41.00%|   0:00:00.0| 2301.6M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:10:04    540s] |  -0.327|   -0.327|  -8.781|   -8.781|    41.00%|   0:00:00.0| 2301.6M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:10:04    540s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:04    540s] 
[10/06 18:10:04    540s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2301.6M) ***
[10/06 18:10:04    541s] 
[10/06 18:10:04    541s] *** Finished Optimize Step Cumulative (cpu=0:00:03.3 real=0:00:02.0 mem=2301.6M) ***
[10/06 18:10:04    541s] ** GigaOpt Optimizer WNS Slack -0.327 TNS Slack -8.781 Density 41.00
[10/06 18:10:04    541s] *** Starting refinePlace (0:09:01 mem=2301.6M) ***
[10/06 18:10:04    541s] Total net bbox length = 1.224e+06 (6.978e+05 5.258e+05) (ext = 7.924e+04)
[10/06 18:10:04    541s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:04    541s] default core: bins with density >  0.75 = 0.326 % ( 7 / 2145 )
[10/06 18:10:04    541s] Density distribution unevenness ratio = 22.913%
[10/06 18:10:04    541s] RPlace IncrNP Skipped
[10/06 18:10:04    541s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2301.6MB) @(0:09:01 - 0:09:01).
[10/06 18:10:04    541s] Starting refinePlace ...
[10/06 18:10:04    541s] default core: bins with density >  0.75 = 0.233 % ( 5 / 2145 )
[10/06 18:10:04    541s] Density distribution unevenness ratio = 22.548%
[10/06 18:10:05    541s]   Spread Effort: high, pre-route mode, useDDP on.
[10/06 18:10:05    541s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2301.6MB) @(0:09:01 - 0:09:02).
[10/06 18:10:05    541s] Move report: preRPlace moves 110 insts, mean move: 0.54 um, max move: 2.51 um
[10/06 18:10:05    541s] 	Max move on inst (mcore0/ahb0/FE_OCPC1258_n_417): (329.80, 314.07) --> (329.00, 312.36)
[10/06 18:10:05    541s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: BUFX6
[10/06 18:10:05    541s] Move report: Detail placement moves 110 insts, mean move: 0.54 um, max move: 2.51 um
[10/06 18:10:05    541s] 	Max move on inst (mcore0/ahb0/FE_OCPC1258_n_417): (329.80, 314.07) --> (329.00, 312.36)
[10/06 18:10:05    541s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2301.6MB
[10/06 18:10:05    541s] Statistics of distance of Instance movement in refine placement:
[10/06 18:10:05    541s]   maximum (X+Y) =         2.51 um
[10/06 18:10:05    541s]   inst (mcore0/ahb0/FE_OCPC1258_n_417) with max move: (329.8, 314.07) -> (329, 312.36)
[10/06 18:10:05    541s]   mean    (X+Y) =         0.54 um
[10/06 18:10:05    541s] Summary Report:
[10/06 18:10:05    541s] Instances move: 110 (out of 36271 movable)
[10/06 18:10:05    541s] Instances flipped: 0
[10/06 18:10:05    541s] Mean displacement: 0.54 um
[10/06 18:10:05    541s] Max displacement: 2.51 um (Instance: mcore0/ahb0/FE_OCPC1258_n_417) (329.8, 314.07) -> (329, 312.36)
[10/06 18:10:05    541s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: BUFX6
[10/06 18:10:05    541s] Total instances moved : 110
[10/06 18:10:05    541s] Total net bbox length = 1.224e+06 (6.978e+05 5.258e+05) (ext = 7.924e+04)
[10/06 18:10:05    541s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2301.6MB
[10/06 18:10:05    541s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2301.6MB) @(0:09:01 - 0:09:02).
[10/06 18:10:05    541s] *** Finished refinePlace (0:09:02 mem=2301.6M) ***
[10/06 18:10:05    542s] *** maximum move = 2.51 um ***
[10/06 18:10:05    542s] *** Finished re-routing un-routed nets (2301.6M) ***
[10/06 18:10:05    542s] 
[10/06 18:10:05    542s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2301.6M) ***
[10/06 18:10:05    542s] ** GigaOpt Optimizer WNS Slack -0.327 TNS Slack -8.781 Density 41.00
[10/06 18:10:05    542s] Optimizer WNS Pass 1
[10/06 18:10:05    542s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 18:10:05    542s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 18:10:05    542s] Active Path Group: default 
[10/06 18:10:05    542s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:05    542s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 18:10:05    542s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:05    542s] |  -0.327|   -0.327|  -8.781|   -8.781|    41.00%|   0:00:00.0| 2301.6M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:10:05    542s] |  -0.327|   -0.327|  -8.781|   -8.781|    41.00%|   0:00:00.0| 2301.6M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:10:05    542s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:05    542s] 
[10/06 18:10:05    542s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2301.6M) ***
[10/06 18:10:05    542s] 
[10/06 18:10:05    542s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2301.6M) ***
[10/06 18:10:05    542s] 
[10/06 18:10:05    542s] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.2 real=0:00:05.0 mem=2301.6M) ***
[10/06 18:10:05    542s] 
[10/06 18:10:05    542s] End: GigaOpt Optimization in WNS mode
[10/06 18:10:05    542s] *** Timing NOT met, worst failing slack is -0.326
[10/06 18:10:05    542s] *** Check timing (0:00:00.0)
[10/06 18:10:05    542s] Deleting Lib Analyzer.
[10/06 18:10:05    542s] Begin: GigaOpt Optimization in TNS mode
[10/06 18:10:05    543s] **INFO: Flow update: High effort path group timing met.
[10/06 18:10:06    543s] Info: 555 clock nets excluded from IPO operation.
[10/06 18:10:06    543s] PhyDesignGrid: maxLocalDensity 0.95
[10/06 18:10:06    543s] ### Creating PhyDesignMc. totSessionCpu=0:09:03 mem=2010.5M
[10/06 18:10:06    543s] #spOpts: N=45 
[10/06 18:10:06    543s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2010.5MB).
[10/06 18:10:06    543s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:03 mem=2010.5M
[10/06 18:10:06    543s] 
[10/06 18:10:06    543s] Creating Lib Analyzer ...
[10/06 18:10:06    543s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[10/06 18:10:06    543s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/06 18:10:06    543s] Total number of usable buffers from Lib Analyzer: 8 ( BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20)
[10/06 18:10:06    543s] Total number of usable inverters from Lib Analyzer: 8 ( INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX20)
[10/06 18:10:06    543s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[10/06 18:10:06    543s] 
[10/06 18:10:06    543s] Creating Lib Analyzer, finished. 
[10/06 18:10:06    543s] 
[10/06 18:10:06    543s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.8500} {9, 0.125, 0.8500} 
[10/06 18:10:06    543s] ### Creating LA Mngr. totSessionCpu=0:09:04 mem=2010.5M
[10/06 18:10:06    543s] ### Creating LA Mngr, finished. totSessionCpu=0:09:04 mem=2010.5M
[10/06 18:10:07    544s] *info: 555 clock nets excluded
[10/06 18:10:07    544s] *info: 2 special nets excluded.
[10/06 18:10:07    544s] *info: 12129 no-driver nets excluded.
[10/06 18:10:08    545s] PathGroup :  reg2cgate  TargetSlack : 0.0224 
[10/06 18:10:08    545s] PathGroup :  reg2reg  TargetSlack : 0.0224 
[10/06 18:10:08    545s] ** GigaOpt Optimizer WNS Slack -0.327 TNS Slack -8.781 Density 41.00
[10/06 18:10:08    545s] Optimizer TNS Opt
[10/06 18:10:08    545s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 18:10:08    545s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 18:10:08    545s] Active Path Group: default 
[10/06 18:10:08    545s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:08    545s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 18:10:08    545s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:08    545s] |  -0.327|   -0.327|  -8.781|   -8.781|    41.00%|   0:00:00.0| 2246.1M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:10:09    546s] |  -0.326|   -0.326|  -8.641|   -8.641|    41.01%|   0:00:01.0| 2257.7M|func_slow_max|  default| ahbso_reg_8_hresp_0/DFF/D                          |
[10/06 18:10:09    546s] |  -0.327|   -0.327|  -8.640|   -8.640|    41.03%|   0:00:00.0| 2257.7M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:10:09    546s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:09    546s] 
[10/06 18:10:09    546s] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=2257.7M) ***
[10/06 18:10:09    546s] 
[10/06 18:10:09    546s] *** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:01.0 mem=2257.7M) ***
[10/06 18:10:09    546s] ** GigaOpt Optimizer WNS Slack -0.327 TNS Slack -8.640 Density 41.03
[10/06 18:10:09    547s] *** Starting refinePlace (0:09:07 mem=2257.7M) ***
[10/06 18:10:09    547s] Total net bbox length = 1.224e+06 (6.978e+05 5.258e+05) (ext = 7.805e+04)
[10/06 18:10:09    547s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:09    547s] default core: bins with density >  0.75 = 0.326 % ( 7 / 2145 )
[10/06 18:10:09    547s] Density distribution unevenness ratio = 22.907%
[10/06 18:10:09    547s] RPlace IncrNP: Rollback Lev = -3
[10/06 18:10:09    547s] RPlace: Density =1.008140, incremental np is triggered.
[10/06 18:10:09    547s] nrCritNet: 1.97% ( 726 / 36889 ) cutoffSlk: 24.8ps stdDelay: 22.4ps
[10/06 18:10:09    547s] incrNP running in 2 threads.
[10/06 18:10:09    547s] Small incrNP thresh 1.000000, delta 0.100000, with padding 1.000000, delta 0.100000
[10/06 18:10:09    547s] limitMaxMove -1, priorityInstMaxMove 3
[10/06 18:10:09    547s] congRepair: freely movable inst 28, preplaced inst 36126, priority inst 122, db fixed inst 0
[10/06 18:10:09    547s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[10/06 18:10:09    547s] No instances found in the vector
[10/06 18:10:09    547s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2286.9M, DRC: 0)
[10/06 18:10:09    547s] 0 (out of 0) MH cells were successfully legalized.
[10/06 18:10:10    547s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[10/06 18:10:10    547s] No instances found in the vector
[10/06 18:10:10    547s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2323.0M, DRC: 0)
[10/06 18:10:10    547s] 0 (out of 0) MH cells were successfully legalized.
[10/06 18:10:10    547s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[10/06 18:10:10    547s] No instances found in the vector
[10/06 18:10:10    547s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2323.0M, DRC: 0)
[10/06 18:10:10    547s] 0 (out of 0) MH cells were successfully legalized.
[10/06 18:10:10    548s] default core: bins with density >  0.75 = 0.42 % ( 9 / 2145 )
[10/06 18:10:10    548s] Density distribution unevenness ratio = 22.907%
[10/06 18:10:10    548s] RPlace postIncrNP: Density = 1.008140 -> 0.879070.
[10/06 18:10:10    548s] RPlace postIncrNP Info: Density distribution changes:
[10/06 18:10:10    548s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[10/06 18:10:10    548s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[10/06 18:10:10    548s] [1.00 - 1.05] :	 1 (0.05%) -> 0 (0.00%)
[10/06 18:10:10    548s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[10/06 18:10:10    548s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[10/06 18:10:10    548s] [0.85 - 0.90] :	 2 (0.09%) -> 2 (0.09%)
[10/06 18:10:10    548s] [0.80 - 0.85] :	 1 (0.05%) -> 3 (0.14%)
[10/06 18:10:10    548s] [CPU] RefinePlace/IncrNP (cpu=0:00:01.4, real=0:00:01.0, mem=2290.9MB) @(0:09:07 - 0:09:09).
[10/06 18:10:10    548s] Move report: incrNP moves 144 insts, mean move: 2.90 um, max move: 9.73 um
[10/06 18:10:10    548s] 	Max move on inst (ahbso_reg_4_hrdata_26/DFF): (37.20, 329.46) --> (41.80, 334.59)
[10/06 18:10:10    548s] Move report: Timing Driven Placement moves 144 insts, mean move: 2.90 um, max move: 9.73 um
[10/06 18:10:10    548s] 	Max move on inst (ahbso_reg_4_hrdata_26/DFF): (37.20, 329.46) --> (41.80, 334.59)
[10/06 18:10:10    548s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2290.9MB
[10/06 18:10:10    548s] Starting refinePlace ...
[10/06 18:10:10    548s] default core: bins with density >  0.75 = 0.326 % ( 7 / 2145 )
[10/06 18:10:10    548s] Density distribution unevenness ratio = 22.544%
[10/06 18:10:10    549s]   Spread Effort: high, pre-route mode, useDDP on.
[10/06 18:10:10    549s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2290.9MB) @(0:09:09 - 0:09:09).
[10/06 18:10:10    549s] Move report: preRPlace moves 63 insts, mean move: 0.57 um, max move: 2.51 um
[10/06 18:10:10    549s] 	Max move on inst (mcore0/ahb0/g8424): (44.20, 320.91) --> (45.00, 319.20)
[10/06 18:10:10    549s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: AOI222X1
[10/06 18:10:11    549s] wireLenOptFixPriorityInst 12084 inst fixed
[10/06 18:10:11    549s] tweakage running in 2 threads.
[10/06 18:10:11    549s] Placement tweakage begins.
[10/06 18:10:11    549s] wire length = 1.523e+06
[10/06 18:10:11    549s] wire length = 1.523e+06
[10/06 18:10:11    549s] Placement tweakage ends.
[10/06 18:10:11    549s] Move report: tweak moves 253 insts, mean move: 2.96 um, max move: 8.20 um
[10/06 18:10:11    549s] 	Max move on inst (mcore0/a0/g882): (423.60, 315.78) --> (431.80, 315.78)
[10/06 18:10:11    549s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:00.0, mem=2290.9MB) @(0:09:09 - 0:09:10).
[10/06 18:10:11    550s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:11    550s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2290.9MB) @(0:09:10 - 0:09:10).
[10/06 18:10:11    550s] Move report: Detail placement moves 316 insts, mean move: 2.48 um, max move: 8.20 um
[10/06 18:10:11    550s] 	Max move on inst (mcore0/a0/g882): (423.60, 315.78) --> (431.80, 315.78)
[10/06 18:10:11    550s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2290.9MB
[10/06 18:10:11    550s] Statistics of distance of Instance movement in refine placement:
[10/06 18:10:11    550s]   maximum (X+Y) =         9.73 um
[10/06 18:10:11    550s]   inst (ahbso_reg_4_hrdata_26/DFF) with max move: (37.2, 329.46) -> (41.8, 334.59)
[10/06 18:10:11    550s]   mean    (X+Y) =         2.78 um
[10/06 18:10:11    550s] Total instances flipped for legalization: 3
[10/06 18:10:11    550s] Summary Report:
[10/06 18:10:11    550s] Instances move: 427 (out of 36276 movable)
[10/06 18:10:11    550s] Instances flipped: 3
[10/06 18:10:11    550s] Mean displacement: 2.78 um
[10/06 18:10:11    550s] Max displacement: 9.73 um (Instance: ahbso_reg_4_hrdata_26/DFF) (37.2, 329.46) -> (41.8, 334.59)
[10/06 18:10:11    550s] 	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: SDFFHQX4
[10/06 18:10:11    550s] Total instances moved : 427
[10/06 18:10:11    550s] Total net bbox length = 1.224e+06 (6.978e+05 5.259e+05) (ext = 7.829e+04)
[10/06 18:10:11    550s] Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 2290.9MB
[10/06 18:10:11    550s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:02.0, mem=2290.9MB) @(0:09:07 - 0:09:10).
[10/06 18:10:11    550s] *** Finished refinePlace (0:09:10 mem=2290.9M) ***
[10/06 18:10:11    550s] *** maximum move = 9.73 um ***
[10/06 18:10:11    550s] *** Finished re-routing un-routed nets (2290.9M) ***
[10/06 18:10:12    550s] 
[10/06 18:10:12    550s] *** Finish Physical Update (cpu=0:00:03.7 real=0:00:03.0 mem=2290.9M) ***
[10/06 18:10:12    550s] ** GigaOpt Optimizer WNS Slack -0.327 TNS Slack -8.640 Density 41.04
[10/06 18:10:12    550s] 
[10/06 18:10:12    550s] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.5 real=0:00:04.0 mem=2290.9M) ***
[10/06 18:10:12    550s] 
[10/06 18:10:12    550s] End: GigaOpt Optimization in TNS mode
[10/06 18:10:12    551s] Info: 555 clock nets excluded from IPO operation.
[10/06 18:10:12    551s] ### Creating LA Mngr. totSessionCpu=0:09:11 mem=2020.5M
[10/06 18:10:12    551s] ### Creating LA Mngr, finished. totSessionCpu=0:09:11 mem=2020.5M
[10/06 18:10:12    551s] PhyDesignGrid: maxLocalDensity 0.98
[10/06 18:10:12    551s] ### Creating PhyDesignMc. totSessionCpu=0:09:11 mem=2251.4M
[10/06 18:10:12    551s] #spOpts: N=45 
[10/06 18:10:12    551s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2251.4MB).
[10/06 18:10:12    551s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:11 mem=2251.4M
[10/06 18:10:12    551s] Begin: Area Reclaim Optimization
[10/06 18:10:12    551s] 
[10/06 18:10:12    551s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.6840} {9, 0.125, 0.5331} 
[10/06 18:10:12    551s] ### Creating LA Mngr. totSessionCpu=0:09:11 mem=2251.4M
[10/06 18:10:12    551s] ### Creating LA Mngr, finished. totSessionCpu=0:09:11 mem=2251.4M
[10/06 18:10:13    551s] Reclaim Optimization WNS Slack -0.327  TNS Slack -8.640 Density 41.04
[10/06 18:10:13    551s] +----------+---------+--------+--------+------------+--------+
[10/06 18:10:13    551s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/06 18:10:13    551s] +----------+---------+--------+--------+------------+--------+
[10/06 18:10:13    551s] |    41.04%|        -|  -0.327|  -8.640|   0:00:00.0| 2254.7M|
[10/06 18:10:13    551s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[10/06 18:10:13    551s] |    41.04%|        0|  -0.326|  -8.641|   0:00:00.0| 2254.7M|
[10/06 18:10:13    552s] |    41.02%|       32|  -0.326|  -8.641|   0:00:00.0| 2254.7M|
[10/06 18:10:13    552s] |    41.02%|        4|  -0.326|  -8.641|   0:00:00.0| 2254.7M|
[10/06 18:10:15    555s] |    40.95%|      259|  -0.326|  -8.640|   0:00:02.0| 2276.7M|
[10/06 18:10:15    555s] |    40.95%|       12|  -0.326|  -8.640|   0:00:00.0| 2276.7M|
[10/06 18:10:15    555s] |    40.95%|        0|  -0.326|  -8.640|   0:00:00.0| 2276.7M|
[10/06 18:10:15    555s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[10/06 18:10:15    555s] |    40.95%|        0|  -0.326|  -8.640|   0:00:00.0| 2276.7M|
[10/06 18:10:15    555s] +----------+---------+--------+--------+------------+--------+
[10/06 18:10:15    555s] Reclaim Optimization End WNS Slack -0.327  TNS Slack -8.640 Density 40.95
[10/06 18:10:15    555s] 
[10/06 18:10:15    555s] ** Summary: Restruct = 0 Buffer Deletion = 37 Declone = 0 Resize = 268 **
[10/06 18:10:15    555s] --------------------------------------------------------------
[10/06 18:10:15    555s] |                                   | Total     | Sequential |
[10/06 18:10:15    555s] --------------------------------------------------------------
[10/06 18:10:15    555s] | Num insts resized                 |     259  |      69    |
[10/06 18:10:15    555s] | Num insts undone                  |       3  |       0    |
[10/06 18:10:15    555s] | Num insts Downsized               |     259  |      69    |
[10/06 18:10:15    555s] | Num insts Samesized               |       0  |       0    |
[10/06 18:10:15    555s] | Num insts Upsized                 |       0  |       0    |
[10/06 18:10:15    555s] | Num multiple commits+uncommits    |       9  |       -    |
[10/06 18:10:15    555s] --------------------------------------------------------------
[10/06 18:10:15    555s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.3) (real = 0:00:03.0) **
[10/06 18:10:15    555s] *** Starting refinePlace (0:09:16 mem=2276.7M) ***
[10/06 18:10:15    555s] Total net bbox length = 1.223e+06 (6.976e+05 5.257e+05) (ext = 7.847e+04)
[10/06 18:10:15    555s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:15    555s] Starting refinePlace ...
[10/06 18:10:15    556s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:15    556s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2276.7MB) @(0:09:16 - 0:09:16).
[10/06 18:10:15    556s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:15    556s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2276.7MB
[10/06 18:10:15    556s] Statistics of distance of Instance movement in refine placement:
[10/06 18:10:15    556s]   maximum (X+Y) =         0.00 um
[10/06 18:10:15    556s]   mean    (X+Y) =         0.00 um
[10/06 18:10:15    556s] Summary Report:
[10/06 18:10:15    556s] Instances move: 0 (out of 36239 movable)
[10/06 18:10:15    556s] Instances flipped: 0
[10/06 18:10:15    556s] Mean displacement: 0.00 um
[10/06 18:10:15    556s] Max displacement: 0.00 um 
[10/06 18:10:15    556s] Total instances moved : 0
[10/06 18:10:15    556s] Total net bbox length = 1.223e+06 (6.976e+05 5.257e+05) (ext = 7.847e+04)
[10/06 18:10:15    556s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2276.7MB
[10/06 18:10:15    556s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2276.7MB) @(0:09:16 - 0:09:16).
[10/06 18:10:15    556s] *** Finished refinePlace (0:09:16 mem=2276.7M) ***
[10/06 18:10:16    556s] *** maximum move = 0.00 um ***
[10/06 18:10:16    556s] *** Finished re-routing un-routed nets (2276.7M) ***
[10/06 18:10:16    556s] 
[10/06 18:10:16    556s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2276.7M) ***
[10/06 18:10:16    556s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=2021.53M, totSessionCpu=0:09:17).
[10/06 18:10:16    556s] ### Creating LA Mngr. totSessionCpu=0:09:17 mem=2024.8M
[10/06 18:10:16    556s] ### Creating LA Mngr, finished. totSessionCpu=0:09:17 mem=2024.8M
[10/06 18:10:16    556s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 18:10:16    556s] [PSP]     Started earlyGlobalRoute kernel
[10/06 18:10:16    556s] [PSP]     Initial Peak syMemory usage = 2024.8 MB
[10/06 18:10:16    556s] (I)       Reading DB...
[10/06 18:10:16    556s] (I)       before initializing RouteDB syMemory usage = 2059.3 MB
[10/06 18:10:16    556s] (I)       congestionReportName   : 
[10/06 18:10:16    556s] (I)       layerRangeFor2DCongestion : 
[10/06 18:10:16    556s] (I)       buildTerm2TermWires    : 1
[10/06 18:10:16    556s] (I)       doTrackAssignment      : 1
[10/06 18:10:16    556s] (I)       dumpBookshelfFiles     : 0
[10/06 18:10:16    556s] (I)       numThreads             : 2
[10/06 18:10:16    556s] (I)       bufferingAwareRouting  : false
[10/06 18:10:16    556s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 18:10:16    556s] (I)       honorPin               : false
[10/06 18:10:16    556s] (I)       honorPinGuide          : true
[10/06 18:10:16    556s] (I)       honorPartition         : false
[10/06 18:10:16    556s] (I)       allowPartitionCrossover: false
[10/06 18:10:16    556s] (I)       honorSingleEntry       : true
[10/06 18:10:16    556s] (I)       honorSingleEntryStrong : true
[10/06 18:10:16    556s] (I)       handleViaSpacingRule   : false
[10/06 18:10:16    556s] (I)       handleEolSpacingRule   : false
[10/06 18:10:16    556s] (I)       PDConstraint           : none
[10/06 18:10:16    556s] (I)       expBetterNDRHandling   : false
[10/06 18:10:16    556s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 18:10:16    556s] (I)       routingEffortLevel     : 3
[10/06 18:10:16    556s] (I)       effortLevel            : standard
[10/06 18:10:16    556s] [NR-eGR] minRouteLayer          : 2
[10/06 18:10:16    556s] [NR-eGR] maxRouteLayer          : 127
[10/06 18:10:16    556s] (I)       relaxedTopLayerCeiling : 127
[10/06 18:10:16    556s] (I)       relaxedBottomLayerFloor: 2
[10/06 18:10:16    556s] (I)       numRowsPerGCell        : 1
[10/06 18:10:16    556s] (I)       speedUpLargeDesign     : 0
[10/06 18:10:16    556s] (I)       multiThreadingTA       : 1
[10/06 18:10:16    556s] (I)       blkAwareLayerSwitching : 1
[10/06 18:10:16    556s] (I)       optimizationMode       : false
[10/06 18:10:16    556s] (I)       routeSecondPG          : false
[10/06 18:10:16    556s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 18:10:16    556s] (I)       detourLimitForLayerRelax: 0.00
[10/06 18:10:16    556s] (I)       punchThroughDistance   : 500.00
[10/06 18:10:16    556s] (I)       scenicBound            : 1.15
[10/06 18:10:16    556s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 18:10:16    556s] (I)       source-to-sink ratio   : 0.00
[10/06 18:10:16    556s] (I)       targetCongestionRatioH : 1.00
[10/06 18:10:16    556s] (I)       targetCongestionRatioV : 1.00
[10/06 18:10:16    556s] (I)       layerCongestionRatio   : 0.70
[10/06 18:10:16    556s] (I)       m1CongestionRatio      : 0.10
[10/06 18:10:16    556s] (I)       m2m3CongestionRatio    : 0.70
[10/06 18:10:16    556s] (I)       localRouteEffort       : 1.00
[10/06 18:10:16    556s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 18:10:16    556s] (I)       supplyScaleFactorH     : 1.00
[10/06 18:10:16    556s] (I)       supplyScaleFactorV     : 1.00
[10/06 18:10:16    556s] (I)       highlight3DOverflowFactor: 0.00
[10/06 18:10:16    556s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 18:10:16    556s] (I)       routeVias              : 
[10/06 18:10:16    556s] (I)       readTROption           : true
[10/06 18:10:16    556s] (I)       extraSpacingFactor     : 1.00
[10/06 18:10:16    556s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 18:10:16    556s] (I)       routeSelectedNetsOnly  : false
[10/06 18:10:16    556s] (I)       clkNetUseMaxDemand     : false
[10/06 18:10:16    556s] (I)       extraDemandForClocks   : 0
[10/06 18:10:16    556s] (I)       steinerRemoveLayers    : false
[10/06 18:10:16    556s] (I)       demoteLayerScenicScale : 1.00
[10/06 18:10:16    556s] (I)       nonpreferLayerCostScale : 100.00
[10/06 18:10:16    556s] (I)       similarTopologyRoutingFast : false
[10/06 18:10:16    556s] (I)       spanningTreeRefinement : false
[10/06 18:10:16    556s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 18:10:16    556s] (I)       starting read tracks
[10/06 18:10:16    556s] (I)       build grid graph
[10/06 18:10:16    556s] (I)       build grid graph start
[10/06 18:10:16    556s] [NR-eGR] Layer1 has no routable track
[10/06 18:10:16    556s] [NR-eGR] Layer2 has single uniform track structure
[10/06 18:10:16    556s] [NR-eGR] Layer3 has single uniform track structure
[10/06 18:10:16    556s] [NR-eGR] Layer4 has single uniform track structure
[10/06 18:10:16    556s] [NR-eGR] Layer5 has single uniform track structure
[10/06 18:10:16    556s] [NR-eGR] Layer6 has single uniform track structure
[10/06 18:10:16    556s] [NR-eGR] Layer7 has single uniform track structure
[10/06 18:10:16    556s] [NR-eGR] Layer8 has single uniform track structure
[10/06 18:10:16    556s] [NR-eGR] Layer9 has single uniform track structure
[10/06 18:10:16    556s] (I)       build grid graph end
[10/06 18:10:16    556s] (I)       numViaLayers=9
[10/06 18:10:16    556s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 18:10:16    556s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 18:10:16    556s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 18:10:16    556s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 18:10:16    556s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 18:10:16    556s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 18:10:16    556s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 18:10:16    556s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 18:10:16    556s] (I)       end build via table
[10/06 18:10:16    556s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 18:10:16    556s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 18:10:16    556s] (I)       readDataFromPlaceDB
[10/06 18:10:16    556s] (I)       Read net information..
[10/06 18:10:16    556s] [NR-eGR] Read numTotalNets=36840  numIgnoredNets=0
[10/06 18:10:16    556s] (I)       Read testcase time = 0.000 seconds
[10/06 18:10:16    556s] 
[10/06 18:10:16    556s] (I)       read default dcut vias
[10/06 18:10:16    556s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 18:10:16    556s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 18:10:16    556s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 18:10:16    556s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 18:10:16    556s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 18:10:16    556s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 18:10:16    556s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 18:10:16    556s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 18:10:16    556s] (I)       build grid graph start
[10/06 18:10:16    556s] (I)       build grid graph end
[10/06 18:10:16    556s] (I)       Model blockage into capacity
[10/06 18:10:16    556s] (I)       Read numBlocks=28739  numPreroutedWires=0  numCapScreens=0
[10/06 18:10:16    556s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 18:10:16    556s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 18:10:16    556s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 18:10:16    556s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 18:10:16    556s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 18:10:16    556s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 18:10:16    556s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 18:10:16    556s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 18:10:16    556s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 18:10:16    556s] (I)       Modeling time = 0.070 seconds
[10/06 18:10:16    556s] 
[10/06 18:10:16    556s] (I)       Number of ignored nets = 0
[10/06 18:10:16    556s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 18:10:16    556s] (I)       Number of clock nets = 555.  Ignored: No
[10/06 18:10:16    556s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 18:10:16    556s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 18:10:16    556s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 18:10:16    556s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 18:10:16    556s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 18:10:16    556s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 18:10:16    556s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 18:10:16    556s] [NR-eGR] There are 555 clock nets ( 555 with NDR ).
[10/06 18:10:16    556s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2059.3 MB
[10/06 18:10:16    556s] (I)       Ndr track 0 does not exist
[10/06 18:10:16    556s] (I)       Ndr track 0 does not exist
[10/06 18:10:16    556s] (I)       Layer1  viaCost=200.00
[10/06 18:10:16    556s] (I)       Layer2  viaCost=200.00
[10/06 18:10:16    556s] (I)       Layer3  viaCost=100.00
[10/06 18:10:16    556s] (I)       Layer4  viaCost=100.00
[10/06 18:10:16    556s] (I)       Layer5  viaCost=200.00
[10/06 18:10:16    556s] (I)       Layer6  viaCost=300.00
[10/06 18:10:16    556s] (I)       Layer7  viaCost=300.00
[10/06 18:10:16    556s] (I)       Layer8  viaCost=300.00
[10/06 18:10:16    557s] (I)       ---------------------Grid Graph Info--------------------
[10/06 18:10:16    557s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 18:10:16    557s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 18:10:16    557s] (I)       Site Width          :   400  (dbu)
[10/06 18:10:16    557s] (I)       Row Height          :  3420  (dbu)
[10/06 18:10:16    557s] (I)       GCell Width         :  3420  (dbu)
[10/06 18:10:16    557s] (I)       GCell Height        :  3420  (dbu)
[10/06 18:10:16    557s] (I)       grid                :   578   412     9
[10/06 18:10:16    557s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 18:10:16    557s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 18:10:16    557s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 18:10:16    557s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 18:10:16    557s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 18:10:16    557s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 18:10:16    557s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 18:10:16    557s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 18:10:16    557s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 18:10:16    557s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 18:10:16    557s] (I)       --------------------------------------------------------
[10/06 18:10:16    557s] 
[10/06 18:10:16    557s] [NR-eGR] ============ Routing rule table ============
[10/06 18:10:16    557s] [NR-eGR] Rule id 0. Nets 36242 
[10/06 18:10:16    557s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 18:10:16    557s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 18:10:16    557s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:10:16    557s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:10:16    557s] [NR-eGR] Rule id 1. Nets 598 
[10/06 18:10:16    557s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 18:10:16    557s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 18:10:16    557s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 18:10:16    557s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:10:16    557s] [NR-eGR] ========================================
[10/06 18:10:16    557s] [NR-eGR] 
[10/06 18:10:16    557s] (I)       After initializing earlyGlobalRoute syMemory usage = 2068.9 MB
[10/06 18:10:16    557s] (I)       Loading and dumping file time : 0.22 seconds
[10/06 18:10:16    557s] (I)       ============= Initialization =============
[10/06 18:10:16    557s] (I)       totalPins=159611  totalGlobalPin=159382 (99.86%)
[10/06 18:10:16    557s] (I)       total 2D Cap : 4516985 = (1590616 H, 2926369 V)
[10/06 18:10:16    557s] [NR-eGR] Layer group 1: route 555 net(s) in layer range [2, 4]
[10/06 18:10:16    557s] (I)       ============  Phase 1a Route ============
[10/06 18:10:16    557s] (I)       Phase 1a runs 0.01 seconds
[10/06 18:10:16    557s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/06 18:10:16    557s] (I)       Usage: 51145 = (27827 H, 23318 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.987e+04um V)
[10/06 18:10:16    557s] (I)       
[10/06 18:10:16    557s] (I)       ============  Phase 1b Route ============
[10/06 18:10:16    557s] (I)       Phase 1b runs 0.00 seconds
[10/06 18:10:16    557s] (I)       Usage: 51145 = (27827 H, 23318 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.987e+04um V)
[10/06 18:10:16    557s] (I)       
[10/06 18:10:16    557s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.745795e+04um
[10/06 18:10:16    557s] (I)       ============  Phase 1c Route ============
[10/06 18:10:16    557s] (I)       Level2 Grid: 116 x 83
[10/06 18:10:16    557s] (I)       Phase 1c runs 0.00 seconds
[10/06 18:10:16    557s] (I)       Usage: 51145 = (27827 H, 23318 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.987e+04um V)
[10/06 18:10:16    557s] (I)       
[10/06 18:10:16    557s] (I)       ============  Phase 1d Route ============
[10/06 18:10:16    557s] (I)       Phase 1d runs 0.01 seconds
[10/06 18:10:16    557s] (I)       Usage: 51145 = (27827 H, 23318 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.987e+04um V)
[10/06 18:10:16    557s] (I)       
[10/06 18:10:16    557s] (I)       ============  Phase 1e Route ============
[10/06 18:10:16    557s] (I)       Phase 1e runs 0.00 seconds
[10/06 18:10:16    557s] (I)       Usage: 51145 = (27827 H, 23318 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.987e+04um V)
[10/06 18:10:16    557s] (I)       
[10/06 18:10:16    557s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.745795e+04um
[10/06 18:10:16    557s] [NR-eGR] 
[10/06 18:10:16    557s] (I)       Phase 1l runs 0.01 seconds
[10/06 18:10:16    557s] (I)       total 2D Cap : 11787221 = (5591787 H, 6195434 V)
[10/06 18:10:16    557s] [NR-eGR] Layer group 2: route 36285 net(s) in layer range [2, 9]
[10/06 18:10:16    557s] (I)       ============  Phase 1a Route ============
[10/06 18:10:16    557s] (I)       Phase 1a runs 0.12 seconds
[10/06 18:10:16    557s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/06 18:10:16    557s] (I)       Usage: 855259 = (470467 H, 384792 V) = (8.41% H, 6.21% V) = (8.045e+05um H, 6.580e+05um V)
[10/06 18:10:16    557s] (I)       
[10/06 18:10:16    557s] (I)       ============  Phase 1b Route ============
[10/06 18:10:16    557s] (I)       Phase 1b runs 0.02 seconds
[10/06 18:10:16    557s] (I)       Usage: 855284 = (470486 H, 384798 V) = (8.41% H, 6.21% V) = (8.045e+05um H, 6.580e+05um V)
[10/06 18:10:16    557s] (I)       
[10/06 18:10:16    557s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.375078e+06um
[10/06 18:10:16    557s] (I)       ============  Phase 1c Route ============
[10/06 18:10:16    557s] (I)       Level2 Grid: 116 x 83
[10/06 18:10:17    557s] (I)       Phase 1c runs 0.02 seconds
[10/06 18:10:17    557s] (I)       Usage: 855284 = (470486 H, 384798 V) = (8.41% H, 6.21% V) = (8.045e+05um H, 6.580e+05um V)
[10/06 18:10:17    557s] (I)       
[10/06 18:10:17    557s] (I)       ============  Phase 1d Route ============
[10/06 18:10:17    557s] (I)       Phase 1d runs 0.10 seconds
[10/06 18:10:17    557s] (I)       Usage: 855296 = (470492 H, 384804 V) = (8.41% H, 6.21% V) = (8.045e+05um H, 6.580e+05um V)
[10/06 18:10:17    557s] (I)       
[10/06 18:10:17    557s] (I)       ============  Phase 1e Route ============
[10/06 18:10:17    557s] (I)       Phase 1e runs 0.01 seconds
[10/06 18:10:17    557s] (I)       Usage: 855296 = (470492 H, 384804 V) = (8.41% H, 6.21% V) = (8.045e+05um H, 6.580e+05um V)
[10/06 18:10:17    557s] (I)       
[10/06 18:10:17    557s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.375098e+06um
[10/06 18:10:17    557s] [NR-eGR] 
[10/06 18:10:17    557s] (I)       Phase 1l runs 0.18 seconds
[10/06 18:10:17    557s] (I)       ============  Phase 1l Route ============
[10/06 18:10:17    557s] (I)       
[10/06 18:10:17    557s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 18:10:17    557s] [NR-eGR]                OverCon         OverCon         OverCon            
[10/06 18:10:17    557s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[10/06 18:10:17    557s] [NR-eGR] Layer            (1-4)           (5-8)          (9-10)    OverCon 
[10/06 18:10:17    557s] [NR-eGR] ------------------------------------------------------------------
[10/06 18:10:17    557s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:10:17    557s] [NR-eGR] Layer2       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:10:17    557s] [NR-eGR] Layer3     310( 0.17%)      25( 0.01%)       0( 0.00%)   ( 0.19%) 
[10/06 18:10:17    557s] [NR-eGR] Layer4      35( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[10/06 18:10:17    557s] [NR-eGR] Layer5     234( 0.13%)       4( 0.00%)       0( 0.00%)   ( 0.13%) 
[10/06 18:10:17    557s] [NR-eGR] Layer6       7( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:10:17    557s] [NR-eGR] Layer7      27( 0.01%)      14( 0.01%)       3( 0.00%)   ( 0.02%) 
[10/06 18:10:17    557s] [NR-eGR] Layer8      19( 0.01%)       4( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 18:10:17    557s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:10:17    557s] [NR-eGR] ------------------------------------------------------------------
[10/06 18:10:17    557s] [NR-eGR] Total      634( 0.04%)      48( 0.00%)       3( 0.00%)   ( 0.04%) 
[10/06 18:10:17    557s] [NR-eGR] 
[10/06 18:10:17    557s] (I)       Total Global Routing Runtime: 0.73 seconds
[10/06 18:10:17    557s] (I)       total 2D Cap : 11793903 = (5593921 H, 6199982 V)
[10/06 18:10:17    557s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 18:10:17    557s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 18:10:17    557s] (I)       ============= track Assignment ============
[10/06 18:10:17    557s] (I)       extract Global 3D Wires
[10/06 18:10:17    557s] (I)       Extract Global WL : time=0.01
[10/06 18:10:17    557s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 18:10:17    557s] (I)       Initialization real time=0.00 seconds
[10/06 18:10:17    557s] (I)       Run Multi-thread track assignment
[10/06 18:10:17    558s] (I)       merging nets...
[10/06 18:10:17    558s] (I)       merging nets done
[10/06 18:10:17    558s] (I)       Kernel real time=0.22 seconds
[10/06 18:10:17    558s] (I)       End Greedy Track Assignment
[10/06 18:10:17    558s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:10:17    558s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 158448
[10/06 18:10:17    558s] [NR-eGR] Layer2(Metal2)(V) length: 2.206445e+05um, number of vias: 208705
[10/06 18:10:17    558s] [NR-eGR] Layer3(Metal3)(H) length: 5.045838e+05um, number of vias: 107444
[10/06 18:10:17    558s] [NR-eGR] Layer4(Metal4)(V) length: 3.575827e+05um, number of vias: 15627
[10/06 18:10:17    558s] [NR-eGR] Layer5(Metal5)(H) length: 2.648211e+05um, number of vias: 2650
[10/06 18:10:17    558s] [NR-eGR] Layer6(Metal6)(V) length: 3.908703e+04um, number of vias: 1220
[10/06 18:10:17    558s] [NR-eGR] Layer7(Metal7)(H) length: 2.767055e+04um, number of vias: 981
[10/06 18:10:17    558s] [NR-eGR] Layer8(Metal8)(V) length: 5.803997e+04um, number of vias: 357
[10/06 18:10:17    558s] [NR-eGR] Layer9(Metal9)(H) length: 1.828310e+04um, number of vias: 0
[10/06 18:10:17    558s] [NR-eGR] Total length: 1.490713e+06um, number of vias: 495432
[10/06 18:10:17    558s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:10:17    558s] [NR-eGR] Total clock nets wire length: 8.980207e+04um 
[10/06 18:10:17    558s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:10:18    558s] [NR-eGR] End Peak syMemory usage = 1986.2 MB
[10/06 18:10:18    558s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.77 seconds
[10/06 18:10:18    558s] Extraction called for design 'leon' of instances=36243 and nets=49094 using extraction engine 'preRoute' .
[10/06 18:10:18    558s] PreRoute RC Extraction called for design leon.
[10/06 18:10:18    558s] RC Extraction called in multi-corner(2) mode.
[10/06 18:10:18    558s] RCMode: PreRoute
[10/06 18:10:18    558s]       RC Corner Indexes            0       1   
[10/06 18:10:18    558s] Capacitance Scaling Factor   : 1.10066 1.10066 
[10/06 18:10:18    558s] Resistance Scaling Factor    : 1.34236 1.34236 
[10/06 18:10:18    558s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[10/06 18:10:18    558s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[10/06 18:10:18    558s] Shrink Factor                : 1.00000
[10/06 18:10:18    558s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/06 18:10:18    558s] Using capacitance table file ...
[10/06 18:10:18    558s] Updating RC grid for preRoute extraction ...
[10/06 18:10:18    558s] Initializing multi-corner capacitance tables ... 
[10/06 18:10:18    558s] Initializing multi-corner resistance tables ...
[10/06 18:10:18    559s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1980.344M)
[10/06 18:10:19    560s] Compute RC Scale Done ...
[10/06 18:10:19    560s] [hotspot] +------------+---------------+---------------+
[10/06 18:10:19    560s] [hotspot] |            |   max hotspot | total hotspot |
[10/06 18:10:19    560s] [hotspot] +------------+---------------+---------------+
[10/06 18:10:19    560s] [hotspot] | normalized |          0.00 |          0.00 |
[10/06 18:10:19    560s] [hotspot] +------------+---------------+---------------+
[10/06 18:10:19    560s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/06 18:10:19    560s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/06 18:10:19    560s] #################################################################################
[10/06 18:10:19    560s] # Design Stage: PreRoute
[10/06 18:10:19    560s] # Design Name: leon
[10/06 18:10:19    560s] # Design Mode: 45nm
[10/06 18:10:19    560s] # Analysis Mode: MMMC OCV 
[10/06 18:10:19    560s] # Parasitics Mode: No SPEF/RCDB
[10/06 18:10:19    560s] # Signoff Settings: SI Off 
[10/06 18:10:19    560s] #################################################################################
[10/06 18:10:20    561s] Topological Sorting (REAL = 0:00:00.0, MEM = 2014.5M, InitMEM = 2014.5M)
[10/06 18:10:20    561s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
[10/06 18:10:20    561s] Calculate early delays in OCV mode...
[10/06 18:10:20    561s] Calculate late delays in OCV mode...
[10/06 18:10:20    561s] Start delay calculation (fullDC) (2 T). (MEM=2014.49)
[10/06 18:10:20    561s] End AAE Lib Interpolated Model. (MEM=2039.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 18:10:22    564s] Total number of fetched objects 36969
[10/06 18:10:22    565s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/06 18:10:22    565s] End delay calculation. (MEM=2134.68 CPU=0:00:02.8 REAL=0:00:01.0)
[10/06 18:10:22    565s] End delay calculation (fullDC). (MEM=2134.68 CPU=0:00:03.7 REAL=0:00:02.0)
[10/06 18:10:22    565s] *** CDM Built up (cpu=0:00:04.7  real=0:00:03.0  mem= 2134.7M) ***
[10/06 18:10:23    566s] Begin: GigaOpt postEco DRV Optimization
[10/06 18:10:23    566s] Info: 555 clock nets excluded from IPO operation.
[10/06 18:10:23    566s] PhyDesignGrid: maxLocalDensity 0.98
[10/06 18:10:23    566s] ### Creating PhyDesignMc. totSessionCpu=0:09:26 mem=2134.7M
[10/06 18:10:23    566s] #spOpts: N=45 
[10/06 18:10:23    566s] Core basic site is CoreSite
[10/06 18:10:23    566s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 18:10:23    566s] Mark StBox On SiteArr starts
[10/06 18:10:23    566s] Mark StBox On SiteArr ends
[10/06 18:10:23    566s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2118.7MB).
[10/06 18:10:23    566s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:27 mem=2126.7M
[10/06 18:10:23    566s] 
[10/06 18:10:23    566s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8390} {7, 0.375, 0.6840} {8, 0.250, 0.5472} {9, 0.125, 0.4265} 
[10/06 18:10:23    566s] ### Creating LA Mngr. totSessionCpu=0:09:27 mem=2126.7M
[10/06 18:10:23    566s] ### Creating LA Mngr, finished. totSessionCpu=0:09:27 mem=2126.7M
[10/06 18:10:24    568s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 18:10:24    568s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/06 18:10:24    568s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 18:10:24    568s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/06 18:10:24    568s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 18:10:24    568s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 18:10:24    568s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 18:10:24    568s] Info: violation cost 0.308082 (cap = 0.000000, tran = 0.308082, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/06 18:10:25    568s] |     2|    12|    -0.05|     0|     0|     0.00|     0|     0|     0|     0|    -0.33|    -8.71|       0|       0|       0|  40.95|          |         |
[10/06 18:10:25    568s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 18:10:25    568s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 18:10:25    568s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/06 18:10:25    568s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.33|    -8.71|       1|       0|       1|  40.95| 0:00:00.0|  2254.9M|
[10/06 18:10:25    568s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 18:10:25    568s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 18:10:25    568s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/06 18:10:25    568s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.33|    -8.71|       0|       0|       0|  40.95| 0:00:00.0|  2254.9M|
[10/06 18:10:25    568s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 18:10:25    568s] 
[10/06 18:10:25    568s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2254.9M) ***
[10/06 18:10:25    568s] 
[10/06 18:10:25    568s] *** Starting refinePlace (0:09:29 mem=2254.9M) ***
[10/06 18:10:25    568s] Total net bbox length = 1.223e+06 (6.976e+05 5.257e+05) (ext = 7.847e+04)
[10/06 18:10:25    569s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:25    569s] Starting refinePlace ...
[10/06 18:10:25    569s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:25    569s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2254.9MB) @(0:09:29 - 0:09:29).
[10/06 18:10:25    569s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:25    569s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2254.9MB
[10/06 18:10:25    569s] Statistics of distance of Instance movement in refine placement:
[10/06 18:10:25    569s]   maximum (X+Y) =         0.00 um
[10/06 18:10:25    569s]   mean    (X+Y) =         0.00 um
[10/06 18:10:25    569s] Summary Report:
[10/06 18:10:25    569s] Instances move: 0 (out of 36240 movable)
[10/06 18:10:25    569s] Instances flipped: 0
[10/06 18:10:25    569s] Mean displacement: 0.00 um
[10/06 18:10:25    569s] Max displacement: 0.00 um 
[10/06 18:10:25    569s] Total instances moved : 0
[10/06 18:10:25    569s] Total net bbox length = 1.223e+06 (6.976e+05 5.257e+05) (ext = 7.847e+04)
[10/06 18:10:25    569s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2254.9MB
[10/06 18:10:25    569s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2254.9MB) @(0:09:29 - 0:09:29).
[10/06 18:10:25    569s] *** Finished refinePlace (0:09:29 mem=2254.9M) ***
[10/06 18:10:25    569s] *** maximum move = 0.00 um ***
[10/06 18:10:25    569s] *** Finished re-routing un-routed nets (2254.9M) ***
[10/06 18:10:25    569s] 
[10/06 18:10:25    569s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2254.9M) ***
[10/06 18:10:25    569s] End: GigaOpt postEco DRV Optimization
[10/06 18:10:26    569s] GigaOpt: WNS changes after routing: -0.016 -> -0.034 (bump = 0.018)
[10/06 18:10:26    569s] Begin: GigaOpt postEco optimization
[10/06 18:10:26    569s] Info: 555 clock nets excluded from IPO operation.
[10/06 18:10:26    569s] PhyDesignGrid: maxLocalDensity 1.00
[10/06 18:10:26    569s] ### Creating PhyDesignMc. totSessionCpu=0:09:30 mem=2193.0M
[10/06 18:10:26    569s] #spOpts: N=45 
[10/06 18:10:26    569s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2193.0MB).
[10/06 18:10:26    570s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:30 mem=2193.0M
[10/06 18:10:26    570s] 
[10/06 18:10:26    570s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.8500} {9, 0.125, 0.8500} 
[10/06 18:10:26    570s] ### Creating LA Mngr. totSessionCpu=0:09:30 mem=2193.0M
[10/06 18:10:26    570s] ### Creating LA Mngr, finished. totSessionCpu=0:09:30 mem=2193.0M
[10/06 18:10:27    571s] *info: 555 clock nets excluded
[10/06 18:10:27    571s] *info: 2 special nets excluded.
[10/06 18:10:27    571s] *info: 12130 no-driver nets excluded.
[10/06 18:10:28    571s] PathGroup :  reg2cgate  TargetSlack : 0 
[10/06 18:10:28    571s] PathGroup :  reg2reg  TargetSlack : 0 
[10/06 18:10:28    572s] ** GigaOpt Optimizer WNS Slack -0.332 TNS Slack -8.707 Density 40.95
[10/06 18:10:28    572s] Optimizer WNS Pass 0
[10/06 18:10:28    572s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 18:10:28    572s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 18:10:28    572s] Active Path Group: reg2cgate reg2reg  
[10/06 18:10:28    572s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:28    572s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 18:10:28    572s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:28    572s] |  -0.017|   -0.332|  -0.042|   -8.707|    40.95%|   0:00:00.0| 2252.1M|func_slow_max|  reg2reg| mcore0/mctrl0/r_reg_ramoen_0/DFF/D                 |
[10/06 18:10:28    572s] |   0.000|   -0.332|   0.000|   -8.665|    40.95%|   0:00:00.0| 2275.2M|func_slow_max|       NA| NA                                                 |
[10/06 18:10:28    572s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:28    572s] 
[10/06 18:10:28    572s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=2275.2M) ***
[10/06 18:10:28    572s] Active Path Group: default 
[10/06 18:10:28    572s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:28    572s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 18:10:28    572s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:28    572s] |  -0.332|   -0.332|  -8.665|   -8.665|    40.95%|   0:00:00.0| 2275.2M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:10:28    572s] |  -0.332|   -0.332|  -8.665|   -8.665|    40.95%|   0:00:00.0| 2275.2M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:10:28    572s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:28    572s] 
[10/06 18:10:28    572s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2275.2M) ***
[10/06 18:10:28    572s] 
[10/06 18:10:28    572s] *** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:00.0 mem=2275.2M) ***
[10/06 18:10:28    572s] ** GigaOpt Optimizer WNS Slack -0.332 TNS Slack -8.665 Density 40.95
[10/06 18:10:28    573s] *** Starting refinePlace (0:09:33 mem=2275.2M) ***
[10/06 18:10:28    573s] Total net bbox length = 1.223e+06 (6.976e+05 5.257e+05) (ext = 7.847e+04)
[10/06 18:10:28    573s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:28    573s] Starting refinePlace ...
[10/06 18:10:29    573s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:29    573s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2275.2MB) @(0:09:33 - 0:09:33).
[10/06 18:10:29    573s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:29    573s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2275.2MB
[10/06 18:10:29    573s] Statistics of distance of Instance movement in refine placement:
[10/06 18:10:29    573s]   maximum (X+Y) =         0.00 um
[10/06 18:10:29    573s]   mean    (X+Y) =         0.00 um
[10/06 18:10:29    573s] Summary Report:
[10/06 18:10:29    573s] Instances move: 0 (out of 36244 movable)
[10/06 18:10:29    573s] Instances flipped: 0
[10/06 18:10:29    573s] Mean displacement: 0.00 um
[10/06 18:10:29    573s] Max displacement: 0.00 um 
[10/06 18:10:29    573s] Total instances moved : 0
[10/06 18:10:29    573s] Total net bbox length = 1.223e+06 (6.976e+05 5.257e+05) (ext = 7.847e+04)
[10/06 18:10:29    573s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2275.2MB
[10/06 18:10:29    573s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2275.2MB) @(0:09:33 - 0:09:33).
[10/06 18:10:29    573s] *** Finished refinePlace (0:09:33 mem=2275.2M) ***
[10/06 18:10:29    573s] *** maximum move = 0.00 um ***
[10/06 18:10:29    573s] *** Finished re-routing un-routed nets (2275.2M) ***
[10/06 18:10:29    573s] 
[10/06 18:10:29    573s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2275.2M) ***
[10/06 18:10:29    573s] ** GigaOpt Optimizer WNS Slack -0.332 TNS Slack -8.665 Density 40.96
[10/06 18:10:29    573s] 
[10/06 18:10:29    573s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.1 real=0:00:01.0 mem=2275.2M) ***
[10/06 18:10:29    573s] 
[10/06 18:10:29    574s] End: GigaOpt postEco optimization
[10/06 18:10:29    574s] GigaOpt: WNS changes after postEco optimization: -0.016 -> -0.017 (bump = 0.001)
[10/06 18:10:29    574s] GigaOpt: Skipping nonLegal postEco optimization
[10/06 18:10:30    574s] Design TNS changes after trial route: -8.540 -> -8.565
[10/06 18:10:30    574s] Begin: GigaOpt TNS recovery
[10/06 18:10:30    574s] Info: 555 clock nets excluded from IPO operation.
[10/06 18:10:30    574s] PhyDesignGrid: maxLocalDensity 1.00
[10/06 18:10:30    574s] ### Creating PhyDesignMc. totSessionCpu=0:09:35 mem=2216.1M
[10/06 18:10:30    574s] #spOpts: N=45 
[10/06 18:10:30    574s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2216.1MB).
[10/06 18:10:30    574s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:35 mem=2216.1M
[10/06 18:10:30    574s] 
[10/06 18:10:30    574s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.8500} {9, 0.125, 0.8500} 
[10/06 18:10:30    574s] ### Creating LA Mngr. totSessionCpu=0:09:35 mem=2216.1M
[10/06 18:10:30    574s] ### Creating LA Mngr, finished. totSessionCpu=0:09:35 mem=2216.1M
[10/06 18:10:31    576s] *info: 555 clock nets excluded
[10/06 18:10:31    576s] *info: 2 special nets excluded.
[10/06 18:10:31    576s] *info: 12130 no-driver nets excluded.
[10/06 18:10:32    576s] PathGroup :  reg2cgate  TargetSlack : 0 
[10/06 18:10:32    576s] PathGroup :  reg2reg  TargetSlack : 0 
[10/06 18:10:32    576s] ** GigaOpt Optimizer WNS Slack -0.332 TNS Slack -8.665 Density 40.96
[10/06 18:10:32    576s] Optimizer TNS Opt
[10/06 18:10:32    576s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 18:10:32    576s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 18:10:32    576s] Active Path Group: default 
[10/06 18:10:32    576s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:32    576s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 18:10:32    576s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:32    576s] |  -0.332|   -0.332|  -8.665|   -8.665|    40.96%|   0:00:00.0| 2275.2M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:10:32    577s] |  -0.332|   -0.332|  -8.523|   -8.523|    40.96%|   0:00:00.0| 2271.8M|func_slow_max|  default| ahbmo_reg_3_haddr_7/DFF/D                          |
[10/06 18:10:32    577s] |  -0.332|   -0.332|  -8.517|   -8.517|    40.96%|   0:00:00.0| 2271.8M|func_slow_max|  default| ahbmo_reg_3_haddr_7/DFF/D                          |
[10/06 18:10:32    577s] |  -0.332|   -0.332|  -8.513|   -8.513|    40.96%|   0:00:00.0| 2271.8M|func_slow_max|  default| ahbmo_reg_3_haddr_25/DFF/D                         |
[10/06 18:10:32    577s] |  -0.332|   -0.332|  -8.513|   -8.513|    40.96%|   0:00:00.0| 2271.8M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:10:32    577s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:32    577s] 
[10/06 18:10:32    577s] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=2271.8M) ***
[10/06 18:10:32    577s] 
[10/06 18:10:32    577s] *** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:00.0 mem=2271.8M) ***
[10/06 18:10:32    577s] ** GigaOpt Optimizer WNS Slack -0.332 TNS Slack -8.513 Density 40.96
[10/06 18:10:32    577s] *** Starting refinePlace (0:09:38 mem=2271.8M) ***
[10/06 18:10:32    577s] Total net bbox length = 1.223e+06 (6.977e+05 5.257e+05) (ext = 7.742e+04)
[10/06 18:10:32    577s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:33    577s] Starting refinePlace ...
[10/06 18:10:33    577s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:33    577s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2271.8MB) @(0:09:38 - 0:09:38).
[10/06 18:10:33    577s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 18:10:33    577s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2271.8MB
[10/06 18:10:33    577s] Statistics of distance of Instance movement in refine placement:
[10/06 18:10:33    577s]   maximum (X+Y) =         0.00 um
[10/06 18:10:33    577s]   mean    (X+Y) =         0.00 um
[10/06 18:10:33    577s] Summary Report:
[10/06 18:10:33    577s] Instances move: 0 (out of 36251 movable)
[10/06 18:10:33    577s] Instances flipped: 0
[10/06 18:10:33    577s] Mean displacement: 0.00 um
[10/06 18:10:33    577s] Max displacement: 0.00 um 
[10/06 18:10:33    577s] Total instances moved : 0
[10/06 18:10:33    577s] Total net bbox length = 1.223e+06 (6.977e+05 5.257e+05) (ext = 7.742e+04)
[10/06 18:10:33    577s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2271.8MB
[10/06 18:10:33    577s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2271.8MB) @(0:09:38 - 0:09:38).
[10/06 18:10:33    577s] *** Finished refinePlace (0:09:38 mem=2271.8M) ***
[10/06 18:10:33    578s] *** maximum move = 0.00 um ***
[10/06 18:10:33    578s] *** Finished re-routing un-routed nets (2271.8M) ***
[10/06 18:10:33    578s] 
[10/06 18:10:33    578s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2271.8M) ***
[10/06 18:10:33    578s] ** GigaOpt Optimizer WNS Slack -0.332 TNS Slack -8.513 Density 40.97
[10/06 18:10:33    578s] 
[10/06 18:10:33    578s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=2271.8M) ***
[10/06 18:10:33    578s] 
[10/06 18:10:33    578s] End: GigaOpt TNS recovery
[10/06 18:10:33    578s] *** Steiner Routed Nets: 0.098%; Threshold: 100; Threshold for Hold: 100
[10/06 18:10:33    578s] Start to check current routing status for nets...
[10/06 18:10:33    578s] All nets are already routed correctly.
[10/06 18:10:33    578s] End to check current routing status for nets (mem=2212.6M)
[10/06 18:10:33    578s] Begin: GigaOpt Optimization in post-eco TNS mode
[10/06 18:10:34    578s] Info: 555 clock nets excluded from IPO operation.
[10/06 18:10:34    578s] PhyDesignGrid: maxLocalDensity 1.00
[10/06 18:10:34    578s] ### Creating PhyDesignMc. totSessionCpu=0:09:39 mem=2212.6M
[10/06 18:10:34    578s] #spOpts: N=45 
[10/06 18:10:34    578s] Core basic site is CoreSite
[10/06 18:10:34    578s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 18:10:34    578s] Mark StBox On SiteArr starts
[10/06 18:10:34    578s] Mark StBox On SiteArr ends
[10/06 18:10:34    578s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2212.6MB).
[10/06 18:10:34    579s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:39 mem=2212.6M
[10/06 18:10:34    579s] 
[10/06 18:10:34    579s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.8500} {9, 0.125, 0.8500} 
[10/06 18:10:34    579s] ### Creating LA Mngr. totSessionCpu=0:09:39 mem=2212.6M
[10/06 18:10:34    579s] ### Creating LA Mngr, finished. totSessionCpu=0:09:39 mem=2212.6M
[10/06 18:10:35    580s] *info: 555 clock nets excluded
[10/06 18:10:35    580s] *info: 2 special nets excluded.
[10/06 18:10:35    580s] *info: 12130 no-driver nets excluded.
[10/06 18:10:35    580s] PathGroup :  reg2cgate  TargetSlack : 0 
[10/06 18:10:35    580s] PathGroup :  reg2reg  TargetSlack : 0 
[10/06 18:10:36    581s] ** GigaOpt Optimizer WNS Slack -0.332 TNS Slack -8.513 Density 40.97
[10/06 18:10:36    581s] Optimizer TNS Opt
[10/06 18:10:36    581s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 18:10:36    581s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 18:10:36    581s] Active Path Group: default 
[10/06 18:10:36    581s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:36    581s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 18:10:36    581s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:36    581s] |  -0.332|   -0.332|  -8.513|   -8.513|    40.97%|   0:00:00.0| 2273.2M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:10:36    581s] |  -0.332|   -0.332|  -8.513|   -8.513|    40.97%|   0:00:00.0| 2273.2M|func_slow_max|  default| ahbso_reg_6_hready/DFF/D                           |
[10/06 18:10:36    581s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 18:10:36    581s] 
[10/06 18:10:36    581s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2273.2M) ***
[10/06 18:10:36    581s] 
[10/06 18:10:36    581s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2273.2M) ***
[10/06 18:10:36    581s] 
[10/06 18:10:36    581s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2273.2M) ***
[10/06 18:10:36    581s] 
[10/06 18:10:36    581s] End: GigaOpt Optimization in post-eco TNS mode
[10/06 18:10:36    581s] 
[10/06 18:10:36    581s] Active setup views:
[10/06 18:10:36    581s]  func_slow_max
[10/06 18:10:36    581s]   Dominating endpoints: 0
[10/06 18:10:36    581s]   Dominating TNS: -0.000
[10/06 18:10:36    581s] 
[10/06 18:10:36    581s] Extraction called for design 'leon' of instances=36255 and nets=49106 using extraction engine 'preRoute' .
[10/06 18:10:36    581s] PreRoute RC Extraction called for design leon.
[10/06 18:10:36    581s] RC Extraction called in multi-corner(2) mode.
[10/06 18:10:36    581s] RCMode: PreRoute
[10/06 18:10:36    581s]       RC Corner Indexes            0       1   
[10/06 18:10:36    581s] Capacitance Scaling Factor   : 1.10066 1.10066 
[10/06 18:10:36    581s] Resistance Scaling Factor    : 1.34236 1.34236 
[10/06 18:10:36    581s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[10/06 18:10:36    581s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[10/06 18:10:36    581s] Shrink Factor                : 1.00000
[10/06 18:10:36    581s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/06 18:10:36    581s] Using capacitance table file ...
[10/06 18:10:36    581s] Initializing multi-corner capacitance tables ... 
[10/06 18:10:36    581s] Initializing multi-corner resistance tables ...
[10/06 18:10:37    582s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1978.352M)
[10/06 18:10:37    582s] Skewing Data Summary (End_of_FINAL)
[10/06 18:10:37    583s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
[10/06 18:10:37    583s] --------------------------------------------------
[10/06 18:10:37    583s]  Total skewed count:0
[10/06 18:10:37    583s] --------------------------------------------------
[10/06 18:10:37    583s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 18:10:37    583s] [PSP]     Started earlyGlobalRoute kernel
[10/06 18:10:37    583s] [PSP]     Initial Peak syMemory usage = 1989.4 MB
[10/06 18:10:37    583s] (I)       Reading DB...
[10/06 18:10:38    583s] (I)       before initializing RouteDB syMemory usage = 2028.9 MB
[10/06 18:10:38    583s] (I)       congestionReportName   : 
[10/06 18:10:38    583s] (I)       layerRangeFor2DCongestion : 
[10/06 18:10:38    583s] (I)       buildTerm2TermWires    : 0
[10/06 18:10:38    583s] (I)       doTrackAssignment      : 1
[10/06 18:10:38    583s] (I)       dumpBookshelfFiles     : 0
[10/06 18:10:38    583s] (I)       numThreads             : 2
[10/06 18:10:38    583s] (I)       bufferingAwareRouting  : false
[10/06 18:10:38    583s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 18:10:38    583s] (I)       honorPin               : false
[10/06 18:10:38    583s] (I)       honorPinGuide          : true
[10/06 18:10:38    583s] (I)       honorPartition         : false
[10/06 18:10:38    583s] (I)       allowPartitionCrossover: false
[10/06 18:10:38    583s] (I)       honorSingleEntry       : true
[10/06 18:10:38    583s] (I)       honorSingleEntryStrong : true
[10/06 18:10:38    583s] (I)       handleViaSpacingRule   : false
[10/06 18:10:38    583s] (I)       handleEolSpacingRule   : false
[10/06 18:10:38    583s] (I)       PDConstraint           : none
[10/06 18:10:38    583s] (I)       expBetterNDRHandling   : false
[10/06 18:10:38    583s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 18:10:38    583s] (I)       routingEffortLevel     : 3
[10/06 18:10:38    583s] (I)       effortLevel            : standard
[10/06 18:10:38    583s] [NR-eGR] minRouteLayer          : 2
[10/06 18:10:38    583s] [NR-eGR] maxRouteLayer          : 127
[10/06 18:10:38    583s] (I)       relaxedTopLayerCeiling : 127
[10/06 18:10:38    583s] (I)       relaxedBottomLayerFloor: 2
[10/06 18:10:38    583s] (I)       numRowsPerGCell        : 1
[10/06 18:10:38    583s] (I)       speedUpLargeDesign     : 0
[10/06 18:10:38    583s] (I)       multiThreadingTA       : 1
[10/06 18:10:38    583s] (I)       blkAwareLayerSwitching : 1
[10/06 18:10:38    583s] (I)       optimizationMode       : false
[10/06 18:10:38    583s] (I)       routeSecondPG          : false
[10/06 18:10:38    583s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 18:10:38    583s] (I)       detourLimitForLayerRelax: 0.00
[10/06 18:10:38    583s] (I)       punchThroughDistance   : 500.00
[10/06 18:10:38    583s] (I)       scenicBound            : 1.15
[10/06 18:10:38    583s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 18:10:38    583s] (I)       source-to-sink ratio   : 0.00
[10/06 18:10:38    583s] (I)       targetCongestionRatioH : 1.00
[10/06 18:10:38    583s] (I)       targetCongestionRatioV : 1.00
[10/06 18:10:38    583s] (I)       layerCongestionRatio   : 0.70
[10/06 18:10:38    583s] (I)       m1CongestionRatio      : 0.10
[10/06 18:10:38    583s] (I)       m2m3CongestionRatio    : 0.70
[10/06 18:10:38    583s] (I)       localRouteEffort       : 1.00
[10/06 18:10:38    583s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 18:10:38    583s] (I)       supplyScaleFactorH     : 1.00
[10/06 18:10:38    583s] (I)       supplyScaleFactorV     : 1.00
[10/06 18:10:38    583s] (I)       highlight3DOverflowFactor: 0.00
[10/06 18:10:38    583s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 18:10:38    583s] (I)       routeVias              : 
[10/06 18:10:38    583s] (I)       readTROption           : true
[10/06 18:10:38    583s] (I)       extraSpacingFactor     : 1.00
[10/06 18:10:38    583s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 18:10:38    583s] (I)       routeSelectedNetsOnly  : false
[10/06 18:10:38    583s] (I)       clkNetUseMaxDemand     : false
[10/06 18:10:38    583s] (I)       extraDemandForClocks   : 0
[10/06 18:10:38    583s] (I)       steinerRemoveLayers    : false
[10/06 18:10:38    583s] (I)       demoteLayerScenicScale : 1.00
[10/06 18:10:38    583s] (I)       nonpreferLayerCostScale : 100.00
[10/06 18:10:38    583s] (I)       similarTopologyRoutingFast : false
[10/06 18:10:38    583s] (I)       spanningTreeRefinement : false
[10/06 18:10:38    583s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 18:10:38    583s] (I)       starting read tracks
[10/06 18:10:38    583s] (I)       build grid graph
[10/06 18:10:38    583s] (I)       build grid graph start
[10/06 18:10:38    583s] [NR-eGR] Layer1 has no routable track
[10/06 18:10:38    583s] [NR-eGR] Layer2 has single uniform track structure
[10/06 18:10:38    583s] [NR-eGR] Layer3 has single uniform track structure
[10/06 18:10:38    583s] [NR-eGR] Layer4 has single uniform track structure
[10/06 18:10:38    583s] [NR-eGR] Layer5 has single uniform track structure
[10/06 18:10:38    583s] [NR-eGR] Layer6 has single uniform track structure
[10/06 18:10:38    583s] [NR-eGR] Layer7 has single uniform track structure
[10/06 18:10:38    583s] [NR-eGR] Layer8 has single uniform track structure
[10/06 18:10:38    583s] [NR-eGR] Layer9 has single uniform track structure
[10/06 18:10:38    583s] (I)       build grid graph end
[10/06 18:10:38    583s] (I)       numViaLayers=9
[10/06 18:10:38    583s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 18:10:38    583s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 18:10:38    583s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 18:10:38    583s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 18:10:38    583s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 18:10:38    583s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 18:10:38    583s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 18:10:38    583s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 18:10:38    583s] (I)       end build via table
[10/06 18:10:38    583s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 18:10:38    583s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 18:10:38    583s] (I)       readDataFromPlaceDB
[10/06 18:10:38    583s] (I)       Read net information..
[10/06 18:10:38    583s] [NR-eGR] Read numTotalNets=36852  numIgnoredNets=0
[10/06 18:10:38    583s] (I)       Read testcase time = 0.010 seconds
[10/06 18:10:38    583s] 
[10/06 18:10:38    583s] (I)       read default dcut vias
[10/06 18:10:38    583s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 18:10:38    583s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 18:10:38    583s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 18:10:38    583s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 18:10:38    583s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 18:10:38    583s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 18:10:38    583s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 18:10:38    583s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 18:10:38    583s] (I)       build grid graph start
[10/06 18:10:38    583s] (I)       build grid graph end
[10/06 18:10:38    583s] (I)       Model blockage into capacity
[10/06 18:10:38    583s] (I)       Read numBlocks=28739  numPreroutedWires=0  numCapScreens=0
[10/06 18:10:38    583s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 18:10:38    583s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 18:10:38    583s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 18:10:38    583s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 18:10:38    583s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 18:10:38    583s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 18:10:38    583s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 18:10:38    583s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 18:10:38    583s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 18:10:38    583s] (I)       Modeling time = 0.070 seconds
[10/06 18:10:38    583s] 
[10/06 18:10:38    583s] (I)       Number of ignored nets = 0
[10/06 18:10:38    583s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 18:10:38    583s] (I)       Number of clock nets = 555.  Ignored: No
[10/06 18:10:38    583s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 18:10:38    583s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 18:10:38    583s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 18:10:38    583s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 18:10:38    583s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 18:10:38    583s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 18:10:38    583s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 18:10:38    583s] [NR-eGR] There are 555 clock nets ( 555 with NDR ).
[10/06 18:10:38    583s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2028.9 MB
[10/06 18:10:38    583s] (I)       Ndr track 0 does not exist
[10/06 18:10:38    583s] (I)       Ndr track 0 does not exist
[10/06 18:10:38    583s] (I)       Layer1  viaCost=200.00
[10/06 18:10:38    583s] (I)       Layer2  viaCost=200.00
[10/06 18:10:38    583s] (I)       Layer3  viaCost=100.00
[10/06 18:10:38    583s] (I)       Layer4  viaCost=100.00
[10/06 18:10:38    583s] (I)       Layer5  viaCost=200.00
[10/06 18:10:38    583s] (I)       Layer6  viaCost=300.00
[10/06 18:10:38    583s] (I)       Layer7  viaCost=300.00
[10/06 18:10:38    583s] (I)       Layer8  viaCost=300.00
[10/06 18:10:38    583s] (I)       ---------------------Grid Graph Info--------------------
[10/06 18:10:38    583s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 18:10:38    583s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 18:10:38    583s] (I)       Site Width          :   400  (dbu)
[10/06 18:10:38    583s] (I)       Row Height          :  3420  (dbu)
[10/06 18:10:38    583s] (I)       GCell Width         :  3420  (dbu)
[10/06 18:10:38    583s] (I)       GCell Height        :  3420  (dbu)
[10/06 18:10:38    583s] (I)       grid                :   578   412     9
[10/06 18:10:38    583s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 18:10:38    583s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 18:10:38    583s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 18:10:38    583s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 18:10:38    583s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 18:10:38    583s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 18:10:38    583s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 18:10:38    583s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 18:10:38    583s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 18:10:38    583s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 18:10:38    583s] (I)       --------------------------------------------------------
[10/06 18:10:38    583s] 
[10/06 18:10:38    583s] [NR-eGR] ============ Routing rule table ============
[10/06 18:10:38    583s] [NR-eGR] Rule id 0. Nets 36254 
[10/06 18:10:38    583s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 18:10:38    583s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 18:10:38    583s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:10:38    583s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:10:38    583s] [NR-eGR] Rule id 1. Nets 598 
[10/06 18:10:38    583s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 18:10:38    583s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 18:10:38    583s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 18:10:38    583s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:10:38    583s] [NR-eGR] ========================================
[10/06 18:10:38    583s] [NR-eGR] 
[10/06 18:10:38    583s] (I)       After initializing earlyGlobalRoute syMemory usage = 2038.4 MB
[10/06 18:10:38    583s] (I)       Loading and dumping file time : 0.24 seconds
[10/06 18:10:38    583s] (I)       ============= Initialization =============
[10/06 18:10:38    583s] (I)       totalPins=159635  totalGlobalPin=159401 (99.85%)
[10/06 18:10:38    583s] (I)       total 2D Cap : 4516985 = (1590616 H, 2926369 V)
[10/06 18:10:38    583s] [NR-eGR] Layer group 1: route 555 net(s) in layer range [2, 4]
[10/06 18:10:38    583s] (I)       ============  Phase 1a Route ============
[10/06 18:10:38    583s] (I)       Phase 1a runs 0.01 seconds
[10/06 18:10:38    583s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/06 18:10:38    583s] (I)       Usage: 51146 = (27827 H, 23319 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.988e+04um V)
[10/06 18:10:38    583s] (I)       
[10/06 18:10:38    583s] (I)       ============  Phase 1b Route ============
[10/06 18:10:38    583s] (I)       Phase 1b runs 0.01 seconds
[10/06 18:10:38    583s] (I)       Usage: 51146 = (27827 H, 23319 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.988e+04um V)
[10/06 18:10:38    583s] (I)       
[10/06 18:10:38    583s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.745966e+04um
[10/06 18:10:38    583s] (I)       ============  Phase 1c Route ============
[10/06 18:10:38    583s] (I)       Level2 Grid: 116 x 83
[10/06 18:10:38    583s] (I)       Phase 1c runs 0.00 seconds
[10/06 18:10:38    583s] (I)       Usage: 51146 = (27827 H, 23319 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.988e+04um V)
[10/06 18:10:38    583s] (I)       
[10/06 18:10:38    583s] (I)       ============  Phase 1d Route ============
[10/06 18:10:38    583s] (I)       Phase 1d runs 0.00 seconds
[10/06 18:10:38    583s] (I)       Usage: 51146 = (27827 H, 23319 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.988e+04um V)
[10/06 18:10:38    583s] (I)       
[10/06 18:10:38    583s] (I)       ============  Phase 1e Route ============
[10/06 18:10:38    583s] (I)       Phase 1e runs 0.00 seconds
[10/06 18:10:38    583s] (I)       Usage: 51146 = (27827 H, 23319 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.988e+04um V)
[10/06 18:10:38    583s] (I)       
[10/06 18:10:38    583s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.745966e+04um
[10/06 18:10:38    583s] [NR-eGR] 
[10/06 18:10:38    583s] (I)       Phase 1l runs 0.01 seconds
[10/06 18:10:38    583s] (I)       total 2D Cap : 11787221 = (5591787 H, 6195434 V)
[10/06 18:10:38    583s] [NR-eGR] Layer group 2: route 36297 net(s) in layer range [2, 9]
[10/06 18:10:38    583s] (I)       ============  Phase 1a Route ============
[10/06 18:10:38    583s] (I)       Phase 1a runs 0.11 seconds
[10/06 18:10:38    583s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[10/06 18:10:38    583s] (I)       Usage: 855297 = (470501 H, 384796 V) = (8.41% H, 6.21% V) = (8.046e+05um H, 6.580e+05um V)
[10/06 18:10:38    583s] (I)       
[10/06 18:10:38    583s] (I)       ============  Phase 1b Route ============
[10/06 18:10:38    583s] (I)       Phase 1b runs 0.02 seconds
[10/06 18:10:38    583s] (I)       Usage: 855322 = (470520 H, 384802 V) = (8.41% H, 6.21% V) = (8.046e+05um H, 6.580e+05um V)
[10/06 18:10:38    583s] (I)       
[10/06 18:10:38    583s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.375141e+06um
[10/06 18:10:38    583s] (I)       ============  Phase 1c Route ============
[10/06 18:10:38    583s] (I)       Level2 Grid: 116 x 83
[10/06 18:10:38    583s] (I)       Phase 1c runs 0.01 seconds
[10/06 18:10:38    583s] (I)       Usage: 855322 = (470520 H, 384802 V) = (8.41% H, 6.21% V) = (8.046e+05um H, 6.580e+05um V)
[10/06 18:10:38    583s] (I)       
[10/06 18:10:38    583s] (I)       ============  Phase 1d Route ============
[10/06 18:10:38    583s] (I)       Phase 1d runs 0.11 seconds
[10/06 18:10:38    583s] (I)       Usage: 855334 = (470526 H, 384808 V) = (8.41% H, 6.21% V) = (8.046e+05um H, 6.580e+05um V)
[10/06 18:10:38    583s] (I)       
[10/06 18:10:38    583s] (I)       ============  Phase 1e Route ============
[10/06 18:10:38    583s] (I)       Phase 1e runs 0.01 seconds
[10/06 18:10:38    583s] (I)       Usage: 855334 = (470526 H, 384808 V) = (8.41% H, 6.21% V) = (8.046e+05um H, 6.580e+05um V)
[10/06 18:10:38    583s] (I)       
[10/06 18:10:38    583s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.375161e+06um
[10/06 18:10:38    583s] [NR-eGR] 
[10/06 18:10:38    584s] (I)       Phase 1l runs 0.17 seconds
[10/06 18:10:38    584s] (I)       ============  Phase 1l Route ============
[10/06 18:10:38    584s] (I)       
[10/06 18:10:38    584s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 18:10:38    584s] [NR-eGR]                OverCon         OverCon         OverCon            
[10/06 18:10:38    584s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[10/06 18:10:38    584s] [NR-eGR] Layer            (1-4)           (5-8)           (9-9)    OverCon 
[10/06 18:10:38    584s] [NR-eGR] ------------------------------------------------------------------
[10/06 18:10:38    584s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:10:38    584s] [NR-eGR] Layer2       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:10:38    584s] [NR-eGR] Layer3     309( 0.17%)      25( 0.01%)       0( 0.00%)   ( 0.19%) 
[10/06 18:10:38    584s] [NR-eGR] Layer4      35( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[10/06 18:10:38    584s] [NR-eGR] Layer5     233( 0.13%)       4( 0.00%)       0( 0.00%)   ( 0.13%) 
[10/06 18:10:38    584s] [NR-eGR] Layer6       6( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:10:38    584s] [NR-eGR] Layer7      29( 0.01%)      15( 0.01%)       2( 0.00%)   ( 0.02%) 
[10/06 18:10:38    584s] [NR-eGR] Layer8      22( 0.01%)       1( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 18:10:38    584s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:10:38    584s] [NR-eGR] ------------------------------------------------------------------
[10/06 18:10:38    584s] [NR-eGR] Total      636( 0.04%)      46( 0.00%)       2( 0.00%)   ( 0.04%) 
[10/06 18:10:38    584s] [NR-eGR] 
[10/06 18:10:38    584s] (I)       Total Global Routing Runtime: 0.73 seconds
[10/06 18:10:38    584s] (I)       total 2D Cap : 11793903 = (5593921 H, 6199982 V)
[10/06 18:10:38    584s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 18:10:38    584s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 18:10:38    584s] [NR-eGR] End Peak syMemory usage = 2038.4 MB
[10/06 18:10:38    584s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.01 seconds
[10/06 18:10:38    584s] [hotspot] +------------+---------------+---------------+
[10/06 18:10:38    584s] [hotspot] |            |   max hotspot | total hotspot |
[10/06 18:10:38    584s] [hotspot] +------------+---------------+---------------+
[10/06 18:10:38    584s] [hotspot] | normalized |          0.00 |          0.00 |
[10/06 18:10:38    584s] [hotspot] +------------+---------------+---------------+
[10/06 18:10:38    584s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/06 18:10:38    584s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/06 18:10:39    584s] #################################################################################
[10/06 18:10:39    584s] # Design Stage: PreRoute
[10/06 18:10:39    584s] # Design Name: leon
[10/06 18:10:39    584s] # Design Mode: 45nm
[10/06 18:10:39    584s] # Analysis Mode: MMMC OCV 
[10/06 18:10:39    584s] # Parasitics Mode: No SPEF/RCDB
[10/06 18:10:39    584s] # Signoff Settings: SI Off 
[10/06 18:10:39    584s] #################################################################################
[10/06 18:10:39    584s] Topological Sorting (REAL = 0:00:00.0, MEM = 2034.4M, InitMEM = 2034.4M)
[10/06 18:10:39    584s] Calculate early delays in OCV mode...
[10/06 18:10:39    584s] Calculate late delays in OCV mode...
[10/06 18:10:39    584s] Start delay calculation (fullDC) (2 T). (MEM=2034.42)
[10/06 18:10:39    584s] End AAE Lib Interpolated Model. (MEM=2059.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 18:10:40    588s] Total number of fetched objects 36981
[10/06 18:10:41    588s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[10/06 18:10:41    588s] End delay calculation. (MEM=2173.69 CPU=0:00:02.9 REAL=0:00:02.0)
[10/06 18:10:41    588s] End delay calculation (fullDC). (MEM=2173.69 CPU=0:00:03.7 REAL=0:00:02.0)
[10/06 18:10:41    588s] *** CDM Built up (cpu=0:00:03.9  real=0:00:02.0  mem= 2173.7M) ***
[10/06 18:10:41    589s] *** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:03.0 totSessionCpu=0:09:49 mem=2156.2M)
[10/06 18:10:41    589s] Reported timing to dir ./timingReports
[10/06 18:10:41    589s] **optDesign ... cpu = 0:02:53, real = 0:02:00, mem = 1599.0M, totSessionCpu=0:09:49 **
[10/06 18:10:43    590s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.332  |  0.000  |  0.257  | -0.332  |
|           TNS (ns):| -8.513  |  0.000  |  0.000  | -8.513  |
|    Violating Paths:|   91    |    0    |    0    |   91    |
|          All Paths:|  12273  |  11430  |   33    |  1052   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.970%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:54, real = 0:02:02, mem = 1593.9M, totSessionCpu=0:09:51 **
[10/06 18:10:43    590s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[10/06 18:10:43    590s] Type 'man IMPOPT-3195' for more detail.
[10/06 18:10:43    590s] *** Finished optDesign ***
[10/06 18:10:43    590s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 18:10:43    590s] UM:                                      -8.513 ns         -0.332 ns  final
[10/06 18:10:43    591s] UM: Capturing floorplan image ...
[10/06 18:10:43    591s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 18:10:43    591s] UM:                                                                   opt_design_prects
[10/06 18:10:43    591s] 
[10/06 18:10:43    591s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:04 real=  0:02:09)
[10/06 18:10:43    591s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.3 real=0:00:02.2)
[10/06 18:10:43    591s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.4 real=0:00:07.3)
[10/06 18:10:43    591s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:15.3 real=0:00:10.1)
[10/06 18:10:43    591s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:53.6 real=0:00:33.9)
[10/06 18:10:43    591s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:09.7 real=0:00:07.1)
[10/06 18:10:43    591s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:07.9 real=0:00:06.4)
[10/06 18:10:43    591s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:20.9 real=0:00:16.5)
[10/06 18:10:43    591s] Info: pop threads available for lower-level modules during optimization.
[10/06 18:10:43    591s] Deleting Lib Analyzer.
[10/06 18:10:43    591s] *** Free Virtual Timing Model ...(mem=1987.5M)
[10/06 18:10:43    591s] **place_opt_design ... cpu = 0:05:42, real = 0:03:43, mem = 1890.0M **
[10/06 18:10:43    591s] *** Finished GigaPlace ***
[10/06 18:10:43    591s] 
[10/06 18:10:43    591s] *** Summary of all messages that are not suppressed in this session:
[10/06 18:10:43    591s] Severity  ID               Count  Summary                                  
[10/06 18:10:43    591s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[10/06 18:10:43    591s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[10/06 18:10:43    591s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[10/06 18:10:43    591s] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[10/06 18:10:43    591s] WARNING   IMPTCM-77            9  Option "%s" for command %s is obsolete a...
[10/06 18:10:43    591s] *** Message Summary: 15 warning(s), 0 error(s)
[10/06 18:10:43    591s] 
[10/06 18:11:07    596s] <CMD> fit
[10/06 18:11:59    607s] <CMD> setDrawView place
[10/06 18:12:00    608s] <CMD> setDrawView fplan
[10/06 18:12:01    608s] <CMD> setDrawView place
[10/06 18:21:52    722s] <CMD> fit
[10/06 18:22:38    731s] <CMD> fit
[10/06 18:22:40    731s] <CMD> fit
[10/06 18:22:40    731s] <CMD> fit
[10/06 18:22:40    731s] <CMD> fit
[10/06 18:23:49    744s] <CMD> checkPlace leon.checkPlace
[10/06 18:23:49    744s] #spOpts: N=45 
[10/06 18:23:49    744s] Core basic site is CoreSite
[10/06 18:23:49    744s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 18:23:49    744s] Mark StBox On SiteArr starts
[10/06 18:23:49    744s] Mark StBox On SiteArr ends
[10/06 18:23:49    744s] Begin checking placement ... (start mem=1891.9M, init mem=1875.9M)
[10/06 18:23:49    744s] *info: Placed = 36255          (Fixed = 4)
[10/06 18:23:49    744s] *info: Unplaced = 0           
[10/06 18:23:49    744s] Placement Density:40.97%(151279/369239)
[10/06 18:23:49    744s] Placement Density (including fixed std cells):40.97%(151279/369239)
[10/06 18:23:49    744s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1875.9M)
[10/06 18:23:49    744s] <CMD> setDrawView place
[10/06 18:23:49    744s] <CMD> fit
[10/06 18:24:33    753s] <CMD> saveDesign DBS/prects.enc
[10/06 18:24:33    753s] #% Begin save design ... (date=10/06 18:24:33, mem=1439.8M)
[10/06 18:24:33    753s] % Begin Save clock tree specification data ... (date=10/06 18:24:33, mem=1440.4M)
[10/06 18:24:33    753s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/06 18:24:33    753s] Redoing specifyClockTree ...
[10/06 18:24:33    753s] Checking spec file integrity...
[10/06 18:24:33    753s] % End Save clock tree specification data ... (date=10/06 18:24:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1441.2M, current mem=1441.2M)
[10/06 18:24:33    754s] % Begin Save netlist data ... (date=10/06 18:24:33, mem=1441.2M)
[10/06 18:24:33    754s] Writing Binary DB to DBS/prects.enc.dat.tmp/leon.v.bin in single-threaded mode...
[10/06 18:24:33    754s] % End Save netlist data ... (date=10/06 18:24:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1443.7M, current mem=1443.7M)
[10/06 18:24:33    754s] % Begin Save AAE data ... (date=10/06 18:24:33, mem=1443.7M)
[10/06 18:24:33    754s] Saving AAE Data ...
[10/06 18:24:33    754s] % End Save AAE data ... (date=10/06 18:24:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1443.7M, current mem=1443.7M)
[10/06 18:24:34    754s] % Begin Save clock tree data ... (date=10/06 18:24:34, mem=1444.2M)
[10/06 18:24:34    754s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/06 18:24:34    754s] Saving clock tree spec file 'DBS/prects.enc.dat.tmp/leon.ctstch' ...
[10/06 18:24:34    754s] % End Save clock tree data ... (date=10/06 18:24:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1444.2M, current mem=1444.2M)
[10/06 18:24:34    754s] Saving preference file DBS/prects.enc.dat.tmp/gui.pref.tcl ...
[10/06 18:24:34    754s] Saving mode setting ...
[10/06 18:24:34    754s] Saving global file ...
[10/06 18:24:34    754s] % Begin Save floorplan data ... (date=10/06 18:24:34, mem=1445.0M)
[10/06 18:24:34    754s] Saving floorplan file ...
[10/06 18:24:34    754s] % End Save floorplan data ... (date=10/06 18:24:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1445.3M, current mem=1445.3M)
[10/06 18:24:34    754s] Saving Drc markers ...
[10/06 18:24:34    754s] ... No Drc file written since there is no markers found.
[10/06 18:24:34    754s] % Begin Save placement data ... (date=10/06 18:24:34, mem=1445.3M)
[10/06 18:24:34    754s] ** Saving stdCellPlacement_binary (version# 1) ...
[10/06 18:24:34    754s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1881.9M) ***
[10/06 18:24:34    754s] % End Save placement data ... (date=10/06 18:24:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1445.9M, current mem=1445.9M)
[10/06 18:24:34    754s] % Begin Save routing data ... (date=10/06 18:24:34, mem=1445.9M)
[10/06 18:24:34    754s] Saving route file ...
[10/06 18:24:35    754s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1881.9M) ***
[10/06 18:24:35    754s] % End Save routing data ... (date=10/06 18:24:35, total cpu=0:00:00.4, real=0:00:01.0, peak res=1446.6M, current mem=1446.6M)
[10/06 18:24:35    754s] Saving property file DBS/prects.enc.dat.tmp/leon.prop
[10/06 18:24:35    755s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1881.9M) ***
[10/06 18:24:35    755s] % Begin Save power constraints data ... (date=10/06 18:24:35, mem=1446.8M)
[10/06 18:24:35    755s] % End Save power constraints data ... (date=10/06 18:24:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1446.8M, current mem=1446.8M)
[10/06 18:24:35    755s] Saving rc congestion map DBS/prects.enc.dat.tmp/leon.congmap.gz ...
[10/06 18:24:35    755s] **ERROR: (IMPIMEX-7003):	QX library database NULL in the config file not found. File not copied to the testcase directory.
[10/06 18:24:35    755s] **ERROR: (IMPIMEX-7003):	QX Config File NULL in the config file not found. File not copied to the testcase directory.
[10/06 18:24:35    755s] Generated self-contained design prects.enc.dat.tmp
[10/06 18:24:35    755s] #% End save design ... (date=10/06 18:24:35, total cpu=0:00:01.2, real=0:00:02.0, peak res=1446.8M, current mem=1433.0M)
[10/06 18:24:35    755s] 
[10/06 18:24:35    755s] *** Summary of all messages that are not suppressed in this session:
[10/06 18:24:35    755s] Severity  ID               Count  Summary                                  
[10/06 18:24:35    755s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[10/06 18:24:35    755s] ERROR     IMPIMEX-7003         2  %s %s in the config file not found. File...
[10/06 18:24:35    755s] *** Message Summary: 2 warning(s), 2 error(s)
[10/06 18:24:35    755s] 
[10/06 18:28:13    797s] <CMD> earlyGlobalRoute -minRouteLayer 1 -maxRouteLayer 3 -routePartitionPinGuide
[10/06 18:28:13    797s] **WARN: (IMPTCM-77):	Option "-minRouteLayer" for command earlyGlobalRoute is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:28:13    797s] **WARN: (IMPTCM-77):	Option "-maxRouteLayer" for command earlyGlobalRoute is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:28:13    797s] **WARN: (IMPTCM-77):	Option "-routePartitionPinGuide" for command earlyGlobalRoute is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:28:13    797s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 18:28:13    797s] [NR-eGR] Started earlyGlobalRoute kernel
[10/06 18:28:13    797s] [NR-eGR] Initial Peak syMemory usage = 1887.7 MB
[10/06 18:28:13    797s] (I)       Reading DB...
[10/06 18:28:13    797s] (I)       before initializing RouteDB syMemory usage = 1920.7 MB
[10/06 18:28:13    797s] (I)       congestionReportName   : 
[10/06 18:28:13    797s] (I)       layerRangeFor2DCongestion : 
[10/06 18:28:13    797s] (I)       buildTerm2TermWires    : 1
[10/06 18:28:13    797s] (I)       doTrackAssignment      : 1
[10/06 18:28:13    797s] (I)       dumpBookshelfFiles     : 0
[10/06 18:28:13    797s] (I)       numThreads             : 2
[10/06 18:28:13    797s] (I)       bufferingAwareRouting  : false
[10/06 18:28:13    797s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 18:28:13    797s] (I)       honorPin               : false
[10/06 18:28:13    797s] (I)       honorPinGuide          : true
[10/06 18:28:13    797s] (I)       honorPartition         : false
[10/06 18:28:13    797s] (I)       allowPartitionCrossover: false
[10/06 18:28:13    797s] (I)       honorSingleEntry       : true
[10/06 18:28:13    797s] (I)       honorSingleEntryStrong : true
[10/06 18:28:13    797s] (I)       handleViaSpacingRule   : false
[10/06 18:28:13    797s] (I)       handleEolSpacingRule   : false
[10/06 18:28:13    797s] (I)       PDConstraint           : none
[10/06 18:28:13    797s] (I)       expBetterNDRHandling   : false
[10/06 18:28:13    797s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 18:28:13    797s] (I)       routingEffortLevel     : 3
[10/06 18:28:13    797s] (I)       effortLevel            : standard
[10/06 18:28:13    797s] [NR-eGR] minRouteLayer          : 1
[10/06 18:28:13    797s] [NR-eGR] maxRouteLayer          : 3
[10/06 18:28:13    797s] (I)       relaxedTopLayerCeiling : 127
[10/06 18:28:13    797s] (I)       relaxedBottomLayerFloor: 2
[10/06 18:28:13    797s] (I)       numRowsPerGCell        : 1
[10/06 18:28:13    797s] (I)       speedUpLargeDesign     : 0
[10/06 18:28:13    797s] (I)       multiThreadingTA       : 1
[10/06 18:28:13    797s] (I)       blkAwareLayerSwitching : 1
[10/06 18:28:13    797s] (I)       optimizationMode       : false
[10/06 18:28:13    797s] (I)       routeSecondPG          : false
[10/06 18:28:13    797s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 18:28:13    797s] (I)       detourLimitForLayerRelax: 0.00
[10/06 18:28:13    797s] (I)       punchThroughDistance   : 500.00
[10/06 18:28:13    797s] (I)       scenicBound            : 1.15
[10/06 18:28:13    797s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 18:28:13    797s] (I)       source-to-sink ratio   : 0.00
[10/06 18:28:13    797s] (I)       targetCongestionRatioH : 1.00
[10/06 18:28:13    797s] (I)       targetCongestionRatioV : 1.00
[10/06 18:28:13    797s] (I)       layerCongestionRatio   : 0.70
[10/06 18:28:13    797s] (I)       m1CongestionRatio      : 0.10
[10/06 18:28:13    797s] (I)       m2m3CongestionRatio    : 0.70
[10/06 18:28:13    797s] (I)       localRouteEffort       : 1.00
[10/06 18:28:13    797s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 18:28:13    797s] (I)       supplyScaleFactorH     : 1.00
[10/06 18:28:13    797s] (I)       supplyScaleFactorV     : 1.00
[10/06 18:28:13    797s] (I)       highlight3DOverflowFactor: 0.00
[10/06 18:28:13    797s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 18:28:13    797s] (I)       routeVias              : 
[10/06 18:28:13    797s] (I)       readTROption           : true
[10/06 18:28:13    797s] (I)       extraSpacingFactor     : 1.00
[10/06 18:28:13    797s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 18:28:13    797s] (I)       routeSelectedNetsOnly  : false
[10/06 18:28:13    797s] (I)       clkNetUseMaxDemand     : false
[10/06 18:28:13    797s] (I)       extraDemandForClocks   : 0
[10/06 18:28:13    797s] (I)       steinerRemoveLayers    : false
[10/06 18:28:13    797s] (I)       demoteLayerScenicScale : 1.00
[10/06 18:28:13    797s] (I)       nonpreferLayerCostScale : 100.00
[10/06 18:28:13    797s] (I)       similarTopologyRoutingFast : false
[10/06 18:28:13    797s] (I)       spanningTreeRefinement : false
[10/06 18:28:13    797s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 18:28:13    797s] (I)       starting read tracks
[10/06 18:28:13    797s] (I)       build grid graph
[10/06 18:28:13    797s] (I)       build grid graph start
[10/06 18:28:13    797s] [NR-eGR] Layer1 has single uniform track structure
[10/06 18:28:13    797s] [NR-eGR] Layer2 has single uniform track structure
[10/06 18:28:13    797s] [NR-eGR] Layer3 has single uniform track structure
[10/06 18:28:13    797s] (I)       build grid graph end
[10/06 18:28:13    797s] (I)       numViaLayers=9
[10/06 18:28:13    797s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 18:28:13    797s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 18:28:13    797s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 18:28:13    797s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 18:28:13    797s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 18:28:13    797s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 18:28:13    797s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 18:28:13    797s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 18:28:13    797s] (I)       end build via table
[10/06 18:28:13    797s] [NR-eGR] numRoutingBlks=0 numInstBlks=231660 numPGBlocks=12634 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 18:28:13    797s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 18:28:13    797s] (I)       readDataFromPlaceDB
[10/06 18:28:13    797s] (I)       Read net information..
[10/06 18:28:13    797s] [NR-eGR] Read numTotalNets=36852  numIgnoredNets=0
[10/06 18:28:13    797s] (I)       Read testcase time = 0.010 seconds
[10/06 18:28:13    797s] 
[10/06 18:28:13    797s] (I)       read default dcut vias
[10/06 18:28:13    797s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 18:28:13    797s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 18:28:13    797s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 18:28:13    797s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 18:28:13    797s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 18:28:13    797s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 18:28:13    797s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 18:28:13    797s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 18:28:13    797s] (I)       build grid graph start
[10/06 18:28:13    797s] (I)       build grid graph end
[10/06 18:28:13    797s] (I)       Model blockage into capacity
[10/06 18:28:13    797s] (I)       Read numBlocks=497838  numPreroutedWires=0  numCapScreens=0
[10/06 18:28:13    797s] (I)       blocked area on Layer1 : 2925239116200  (104.93%)
[10/06 18:28:13    797s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 18:28:13    797s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 18:28:13    797s] (I)       Modeling time = 0.050 seconds
[10/06 18:28:13    797s] 
[10/06 18:28:13    797s] (I)       Number of ignored nets = 0
[10/06 18:28:13    797s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 18:28:13    797s] (I)       Number of clock nets = 555.  Ignored: No
[10/06 18:28:13    797s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 18:28:13    797s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 18:28:13    797s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 18:28:13    797s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 18:28:13    797s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 18:28:13    797s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 18:28:13    797s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 18:28:13    797s] [NR-eGR] There are 555 clock nets ( 555 with NDR ).
[10/06 18:28:13    797s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1936.6 MB
[10/06 18:28:13    797s] (I)       Ndr track 0 does not exist
[10/06 18:28:13    797s] (I)       Ndr track 0 does not exist
[10/06 18:28:13    797s] (I)       Layer1  viaCost=100.00
[10/06 18:28:13    797s] (I)       Layer2  viaCost=200.00
[10/06 18:28:13    797s] (I)       ---------------------Grid Graph Info--------------------
[10/06 18:28:13    797s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 18:28:13    797s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 18:28:13    797s] (I)       Site Width          :   400  (dbu)
[10/06 18:28:13    797s] (I)       Row Height          :  3420  (dbu)
[10/06 18:28:13    797s] (I)       GCell Width         :  3420  (dbu)
[10/06 18:28:13    797s] (I)       GCell Height        :  3420  (dbu)
[10/06 18:28:13    797s] (I)       grid                :   578   412     3
[10/06 18:28:13    797s] (I)       vertical capacity   :     0  3420     0
[10/06 18:28:13    797s] (I)       horizontal capacity :  3420     0  3420
[10/06 18:28:13    797s] (I)       Default wire width  :   120   140   140
[10/06 18:28:13    797s] (I)       Default wire space  :   120   140   140
[10/06 18:28:13    797s] (I)       Default pitch size  :   380   400   380
[10/06 18:28:13    797s] (I)       First Track Coord   :   190   200   190
[10/06 18:28:13    797s] (I)       Num tracks per GCell:  9.00  8.55  9.00
[10/06 18:28:13    797s] (I)       Total num of tracks :  3710  4943  3710
[10/06 18:28:13    797s] (I)       Num of masks        :     1     1     1
[10/06 18:28:13    797s] (I)       Num of trim masks   :     0     0     0
[10/06 18:28:13    797s] (I)       --------------------------------------------------------
[10/06 18:28:13    797s] 
[10/06 18:28:13    797s] [NR-eGR] ============ Routing rule table ============
[10/06 18:28:13    797s] [NR-eGR] Rule id 0. Nets 36254 
[10/06 18:28:13    797s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 18:28:13    797s] [NR-eGR] Pitch:  L1=380  L2=400  L3=380
[10/06 18:28:13    797s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1
[10/06 18:28:13    797s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[10/06 18:28:13    797s] [NR-eGR] Rule id 1. Nets 598 
[10/06 18:28:13    797s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 18:28:13    797s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560
[10/06 18:28:13    797s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2
[10/06 18:28:13    797s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1
[10/06 18:28:13    797s] [NR-eGR] ========================================
[10/06 18:28:13    797s] [NR-eGR] 
[10/06 18:28:13    797s] (I)       After initializing earlyGlobalRoute syMemory usage = 1936.6 MB
[10/06 18:28:13    797s] (I)       Loading and dumping file time : 0.25 seconds
[10/06 18:28:13    797s] (I)       ============= Initialization =============
[10/06 18:28:13    797s] (I)       totalPins=159635  totalGlobalPin=159401 (99.85%)
[10/06 18:28:13    797s] (I)       total 2D Cap : 3840776 = (2400458 H, 1440318 V)
[10/06 18:28:13    797s] [NR-eGR] Layer group 1: route 36852 net(s) in layer range [1, 3]
[10/06 18:28:13    797s] (I)       ============  Phase 1a Route ============
[10/06 18:28:13    797s] (I)       Phase 1a runs 0.13 seconds
[10/06 18:28:13    797s] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=256
[10/06 18:28:13    797s] (I)       Usage: 893150 = (508462 H, 384688 V) = (21.18% H, 26.71% V) = (8.695e+05um H, 6.578e+05um V)
[10/06 18:28:13    797s] (I)       
[10/06 18:28:13    797s] (I)       ============  Phase 1b Route ============
[10/06 18:28:13    797s] (I)       Phase 1b runs 0.07 seconds
[10/06 18:28:13    797s] (I)       Usage: 894621 = (508995 H, 385626 V) = (21.20% H, 26.77% V) = (8.704e+05um H, 6.594e+05um V)
[10/06 18:28:13    797s] (I)       
[10/06 18:28:13    797s] (I)       earlyGlobalRoute overflow of layer group 1: 2.03% H + 3.13% V. EstWL: 1.529802e+06um
[10/06 18:28:13    797s] (I)       ============  Phase 1c Route ============
[10/06 18:28:13    797s] (I)       Level2 Grid: 116 x 83
[10/06 18:28:13    798s] (I)       Phase 1c runs 0.11 seconds
[10/06 18:28:13    798s] (I)       Usage: 905931 = (518978 H, 386953 V) = (21.62% H, 26.87% V) = (8.875e+05um H, 6.617e+05um V)
[10/06 18:28:13    798s] (I)       
[10/06 18:28:13    798s] (I)       ============  Phase 1d Route ============
[10/06 18:28:13    798s] (I)       Phase 1d runs 0.03 seconds
[10/06 18:28:13    798s] (I)       Usage: 905931 = (518978 H, 386953 V) = (21.62% H, 26.87% V) = (8.875e+05um H, 6.617e+05um V)
[10/06 18:28:13    798s] (I)       
[10/06 18:28:13    798s] (I)       ============  Phase 1e Route ============
[10/06 18:28:13    798s] (I)       Phase 1e runs 0.01 seconds
[10/06 18:28:13    798s] (I)       Usage: 905931 = (518978 H, 386953 V) = (21.62% H, 26.87% V) = (8.875e+05um H, 6.617e+05um V)
[10/06 18:28:13    798s] (I)       
[10/06 18:28:13    798s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.72% H + 2.30% V. EstWL: 1.549142e+06um
[10/06 18:28:13    798s] [NR-eGR] 
[10/06 18:28:13    798s] (I)       ============  Phase 1l Route ============
[10/06 18:28:13    798s] (I)       Phase 1l runs 0.08 seconds
[10/06 18:28:13    798s] (I)       
[10/06 18:28:13    798s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 18:28:13    798s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[10/06 18:28:13    798s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[10/06 18:28:13    798s] [NR-eGR] Layer            (1-5)          (6-10)         (11-15)         (16-21)    OverCon 
[10/06 18:28:13    798s] [NR-eGR] ---------------------------------------------------------------------------------
[10/06 18:28:13    798s] [NR-eGR] Layer1    1527( 0.90%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.90%) 
[10/06 18:28:13    798s] [NR-eGR] Layer2    2648( 1.50%)     339( 0.19%)      84( 0.05%)      70( 0.04%)   ( 1.78%) 
[10/06 18:28:13    798s] [NR-eGR] Layer3    4400( 2.44%)     349( 0.19%)      15( 0.01%)       1( 0.00%)   ( 2.65%) 
[10/06 18:28:13    798s] [NR-eGR] ---------------------------------------------------------------------------------
[10/06 18:28:13    798s] [NR-eGR] Total     8575( 1.63%)     688( 0.13%)      99( 0.02%)      71( 0.01%)   ( 1.79%) 
[10/06 18:28:13    798s] [NR-eGR] 
[10/06 18:28:13    798s] (I)       Total Global Routing Runtime: 0.60 seconds
[10/06 18:28:13    798s] (I)       total 2D Cap : 3887372 = (2431327 H, 1456045 V)
[10/06 18:28:13    798s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.41% H + 1.77% V
[10/06 18:28:13    798s] [NR-eGR] Overflow after earlyGlobalRoute 0.58% H + 2.82% V
[10/06 18:28:14    798s] (I)       ============= track Assignment ============
[10/06 18:28:14    798s] (I)       extract Global 3D Wires
[10/06 18:28:14    798s] (I)       Extract Global WL : time=0.01
[10/06 18:28:14    798s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 18:28:14    798s] (I)       Initialization real time=0.00 seconds
[10/06 18:28:14    798s] (I)       Run Multi-thread track assignment
[10/06 18:28:14    798s] (I)       merging nets...
[10/06 18:28:14    798s] (I)       merging nets done
[10/06 18:28:14    798s] (I)       Kernel real time=0.21 seconds
[10/06 18:28:14    798s] (I)       End Greedy Track Assignment
[10/06 18:28:14    798s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:28:14    798s] [NR-eGR] Layer1(Metal1)(H) length: 7.379041e+04um, number of vias: 186639
[10/06 18:28:14    798s] [NR-eGR] Layer2(Metal2)(V) length: 6.814549e+05um, number of vias: 150340
[10/06 18:28:14    798s] [NR-eGR] Layer3(Metal3)(H) length: 8.345889e+05um, number of vias: 749
[10/06 18:28:14    798s] [NR-eGR] Total length: 1.589834e+06um, number of vias: 337728
[10/06 18:28:14    798s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:28:14    798s] [NR-eGR] Total clock nets wire length: 9.107992e+04um 
[10/06 18:28:14    798s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:28:14    798s] [NR-eGR] End Peak syMemory usage = 1911.5 MB
[10/06 18:28:14    798s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.56 seconds
[10/06 18:28:22    799s] <CMD> setDrawView place
[10/06 18:28:52    804s] <CMD> setLayerPreference net -isVisible 0
[10/06 18:28:52    804s] <CMD> setLayerPreference power -isVisible 0
[10/06 18:28:52    804s] <CMD> setLayerPreference pgPower -isVisible 0
[10/06 18:28:52    804s] <CMD> setLayerPreference pgGround -isVisible 0
[10/06 18:28:52    804s] <CMD> setLayerPreference clock -isVisible 0
[10/06 18:29:10    807s] <CMD> setLayerPreference densityMap -isVisible 1
[10/06 18:29:10    807s] densityMap
[10/06 18:29:10    807s] <CMD> setLayerPreference pinDensityMap -isVisible 1
[10/06 18:29:10    807s] pinDensityMap
[10/06 18:29:10    807s] <CMD> setLayerPreference timingMap -isVisible 1
[10/06 18:29:11    807s] timingMap
[10/06 18:29:11    807s] <CMD> setLayerPreference metalDensityMap -isVisible 1
[10/06 18:29:11    807s] metalDensityMap
[10/06 18:29:11    807s] <CMD> setLayerPreference powerDensity -isVisible 1
[10/06 18:29:11    807s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[10/06 18:29:11    807s] congestH
[10/06 18:29:15    807s] <CMD> ::fit main.layout.win
[10/06 18:36:05    887s] <CMD> setLayerPreference congChan -isVisible 0
[10/06 18:36:39    894s] <CMD> setLayerPreference net -isVisible 1
[10/06 18:36:39    894s] <CMD> setLayerPreference power -isVisible 1
[10/06 18:36:39    894s] <CMD> setLayerPreference pgPower -isVisible 1
[10/06 18:36:39    894s] <CMD> setLayerPreference pgGround -isVisible 1
[10/06 18:36:39    894s] <CMD> setLayerPreference clock -isVisible 1
[10/06 18:36:56    897s] <CMD> fit
[10/06 18:37:27    904s] <CMD> reportCongestion -hotspot
[10/06 18:37:27    904s] [hotspot] +------------+---------------+---------------+
[10/06 18:37:27    904s] [hotspot] |            |   max hotspot | total hotspot |
[10/06 18:37:27    904s] [hotspot] +------------+---------------+---------------+
[10/06 18:37:27    904s] [hotspot] | normalized |         92.07 |        187.67 |
[10/06 18:37:27    904s] [hotspot] +------------+---------------+---------------+
[10/06 18:37:27    904s] Local HotSpot Analysis: normalized max congestion hotspot area = 92.07, normalized total congestion hotspot area = 187.67 (area is in unit of 4 std-cell row bins)
[10/06 18:37:27    904s] [hotspot] max/total 92.07/187.67, big hotspot (>10) total 170.75
[10/06 18:37:27    904s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[10/06 18:37:27    904s] [hotspot] +-----+-------------------------------------+---------------+
[10/06 18:37:27    904s] [hotspot] | top |            hotspot bbox             | hotspot score |
[10/06 18:37:27    904s] [hotspot] +-----+-------------------------------------+---------------+
[10/06 18:37:27    904s] [hotspot] |  1  |     1.06   192.66   110.50   343.14 |       93.11   |
[10/06 18:37:27    904s] [hotspot] +-----+-------------------------------------+---------------+
[10/06 18:37:27    904s] [hotspot] |  2  |   329.38   438.90   411.46   562.02 |       72.26   |
[10/06 18:37:27    904s] [hotspot] +-----+-------------------------------------+---------------+
[10/06 18:37:27    904s] [hotspot] |  3  |   753.46   507.30   794.50   603.06 |       13.90   |
[10/06 18:37:27    904s] [hotspot] +-----+-------------------------------------+---------------+
[10/06 18:37:27    904s] [hotspot] |  4  |   685.06   479.94   712.42   507.30 |        3.02   |
[10/06 18:37:27    904s] [hotspot] +-----+-------------------------------------+---------------+
[10/06 18:37:27    904s] [hotspot] |  5  |   425.14   302.10   452.50   329.46 |        2.75   |
[10/06 18:37:27    904s] [hotspot] +-----+-------------------------------------+---------------+
[10/06 18:37:27    904s] Top 5 hotspots total area: 185.05
[10/06 18:40:18    940s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[10/06 18:40:48    945s] <CMD> setLayerPreference allM0 -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM1 -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM2Cont -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM2 -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM3Cont -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM3 -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM4Cont -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM4 -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM5Cont -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM5 -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM6Cont -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM6 -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM7Cont -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM7 -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM8Cont -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM8 -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM9Cont -isVisible 0
[10/06 18:40:48    945s] <CMD> setLayerPreference allM9 -isVisible 0
[10/06 18:40:55    947s] <CMD> setLayerPreference allM3Cont -isVisible 1
[10/06 18:40:57    947s] <CMD> setLayerPreference allM3Cont -isVisible 0
[10/06 18:40:58    948s] <CMD> setLayerPreference allM2 -isVisible 1
[10/06 18:44:38    981s] <CMD> gui_select -rect {370.457 479.867 370.519 479.026}
[10/06 18:50:22   1047s] <CMD> earlyGlobalRoute -minRouteLayer 1 -maxRouteLayer 9 -routePartitionPinGuide
[10/06 18:50:22   1047s] **WARN: (IMPTCM-77):	Option "-minRouteLayer" for command earlyGlobalRoute is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:50:22   1047s] **WARN: (IMPTCM-77):	Option "-maxRouteLayer" for command earlyGlobalRoute is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:50:22   1047s] **WARN: (IMPTCM-77):	Option "-routePartitionPinGuide" for command earlyGlobalRoute is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 18:50:22   1047s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 18:50:22   1047s] [NR-eGR] Started earlyGlobalRoute kernel
[10/06 18:50:22   1047s] [NR-eGR] Initial Peak syMemory usage = 1923.1 MB
[10/06 18:50:22   1047s] (I)       Reading DB...
[10/06 18:50:22   1047s] (I)       before initializing RouteDB syMemory usage = 1953.4 MB
[10/06 18:50:22   1047s] (I)       congestionReportName   : 
[10/06 18:50:22   1047s] (I)       layerRangeFor2DCongestion : 
[10/06 18:50:22   1047s] (I)       buildTerm2TermWires    : 1
[10/06 18:50:22   1047s] (I)       doTrackAssignment      : 1
[10/06 18:50:22   1047s] (I)       dumpBookshelfFiles     : 0
[10/06 18:50:22   1047s] (I)       numThreads             : 2
[10/06 18:50:22   1047s] (I)       bufferingAwareRouting  : false
[10/06 18:50:22   1047s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 18:50:22   1047s] (I)       honorPin               : false
[10/06 18:50:22   1047s] (I)       honorPinGuide          : true
[10/06 18:50:22   1047s] (I)       honorPartition         : false
[10/06 18:50:22   1047s] (I)       allowPartitionCrossover: false
[10/06 18:50:22   1047s] (I)       honorSingleEntry       : true
[10/06 18:50:22   1047s] (I)       honorSingleEntryStrong : true
[10/06 18:50:22   1047s] (I)       handleViaSpacingRule   : false
[10/06 18:50:22   1047s] (I)       handleEolSpacingRule   : false
[10/06 18:50:22   1047s] (I)       PDConstraint           : none
[10/06 18:50:22   1047s] (I)       expBetterNDRHandling   : false
[10/06 18:50:22   1047s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 18:50:22   1047s] (I)       routingEffortLevel     : 3
[10/06 18:50:22   1047s] (I)       effortLevel            : standard
[10/06 18:50:22   1047s] [NR-eGR] minRouteLayer          : 1
[10/06 18:50:22   1047s] [NR-eGR] maxRouteLayer          : 9
[10/06 18:50:22   1047s] (I)       relaxedTopLayerCeiling : 127
[10/06 18:50:22   1047s] (I)       relaxedBottomLayerFloor: 2
[10/06 18:50:22   1047s] (I)       numRowsPerGCell        : 1
[10/06 18:50:22   1047s] (I)       speedUpLargeDesign     : 0
[10/06 18:50:22   1047s] (I)       multiThreadingTA       : 1
[10/06 18:50:22   1047s] (I)       blkAwareLayerSwitching : 1
[10/06 18:50:22   1047s] (I)       optimizationMode       : false
[10/06 18:50:22   1047s] (I)       routeSecondPG          : false
[10/06 18:50:22   1047s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 18:50:22   1047s] (I)       detourLimitForLayerRelax: 0.00
[10/06 18:50:22   1047s] (I)       punchThroughDistance   : 500.00
[10/06 18:50:22   1047s] (I)       scenicBound            : 1.15
[10/06 18:50:22   1047s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 18:50:22   1047s] (I)       source-to-sink ratio   : 0.00
[10/06 18:50:22   1047s] (I)       targetCongestionRatioH : 1.00
[10/06 18:50:22   1047s] (I)       targetCongestionRatioV : 1.00
[10/06 18:50:22   1047s] (I)       layerCongestionRatio   : 0.70
[10/06 18:50:22   1047s] (I)       m1CongestionRatio      : 0.10
[10/06 18:50:22   1047s] (I)       m2m3CongestionRatio    : 0.70
[10/06 18:50:22   1047s] (I)       localRouteEffort       : 1.00
[10/06 18:50:22   1047s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 18:50:22   1047s] (I)       supplyScaleFactorH     : 1.00
[10/06 18:50:22   1047s] (I)       supplyScaleFactorV     : 1.00
[10/06 18:50:22   1047s] (I)       highlight3DOverflowFactor: 0.00
[10/06 18:50:22   1047s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 18:50:22   1047s] (I)       routeVias              : 
[10/06 18:50:22   1047s] (I)       readTROption           : true
[10/06 18:50:22   1047s] (I)       extraSpacingFactor     : 1.00
[10/06 18:50:22   1047s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 18:50:22   1047s] (I)       routeSelectedNetsOnly  : false
[10/06 18:50:22   1047s] (I)       clkNetUseMaxDemand     : false
[10/06 18:50:22   1047s] (I)       extraDemandForClocks   : 0
[10/06 18:50:22   1047s] (I)       steinerRemoveLayers    : false
[10/06 18:50:22   1047s] (I)       demoteLayerScenicScale : 1.00
[10/06 18:50:22   1047s] (I)       nonpreferLayerCostScale : 100.00
[10/06 18:50:22   1047s] (I)       similarTopologyRoutingFast : false
[10/06 18:50:22   1047s] (I)       spanningTreeRefinement : false
[10/06 18:50:22   1047s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 18:50:22   1047s] (I)       starting read tracks
[10/06 18:50:22   1047s] (I)       build grid graph
[10/06 18:50:22   1047s] (I)       build grid graph start
[10/06 18:50:22   1047s] [NR-eGR] Layer1 has single uniform track structure
[10/06 18:50:22   1047s] [NR-eGR] Layer2 has single uniform track structure
[10/06 18:50:22   1047s] [NR-eGR] Layer3 has single uniform track structure
[10/06 18:50:22   1047s] [NR-eGR] Layer4 has single uniform track structure
[10/06 18:50:22   1047s] [NR-eGR] Layer5 has single uniform track structure
[10/06 18:50:22   1047s] [NR-eGR] Layer6 has single uniform track structure
[10/06 18:50:22   1047s] [NR-eGR] Layer7 has single uniform track structure
[10/06 18:50:22   1047s] [NR-eGR] Layer8 has single uniform track structure
[10/06 18:50:22   1047s] [NR-eGR] Layer9 has single uniform track structure
[10/06 18:50:22   1047s] (I)       build grid graph end
[10/06 18:50:22   1047s] (I)       numViaLayers=9
[10/06 18:50:22   1047s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 18:50:22   1047s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 18:50:22   1047s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 18:50:22   1047s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 18:50:22   1047s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 18:50:22   1047s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 18:50:22   1047s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 18:50:22   1047s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 18:50:22   1047s] (I)       end build via table
[10/06 18:50:22   1047s] [NR-eGR] numRoutingBlks=0 numInstBlks=233010 numPGBlocks=30967 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 18:50:22   1047s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 18:50:22   1047s] (I)       readDataFromPlaceDB
[10/06 18:50:22   1047s] (I)       Read net information..
[10/06 18:50:22   1047s] [NR-eGR] Read numTotalNets=36852  numIgnoredNets=0
[10/06 18:50:22   1047s] (I)       Read testcase time = 0.010 seconds
[10/06 18:50:22   1047s] 
[10/06 18:50:22   1047s] (I)       read default dcut vias
[10/06 18:50:22   1047s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 18:50:22   1047s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 18:50:22   1047s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 18:50:22   1047s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 18:50:22   1047s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 18:50:22   1047s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 18:50:22   1047s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 18:50:22   1047s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 18:50:22   1047s] (I)       build grid graph start
[10/06 18:50:22   1047s] (I)       build grid graph end
[10/06 18:50:22   1047s] (I)       Model blockage into capacity
[10/06 18:50:22   1047s] (I)       Read numBlocks=517521  numPreroutedWires=0  numCapScreens=0
[10/06 18:50:22   1047s] (I)       blocked area on Layer1 : 2925239116200  (104.93%)
[10/06 18:50:22   1047s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 18:50:22   1047s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 18:50:22   1047s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 18:50:22   1047s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 18:50:22   1047s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 18:50:22   1047s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 18:50:22   1047s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 18:50:22   1047s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 18:50:22   1047s] (I)       Modeling time = 0.100 seconds
[10/06 18:50:22   1047s] 
[10/06 18:50:22   1047s] (I)       Number of ignored nets = 0
[10/06 18:50:22   1047s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 18:50:22   1047s] (I)       Number of clock nets = 555.  Ignored: No
[10/06 18:50:22   1047s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 18:50:22   1047s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 18:50:22   1047s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 18:50:22   1047s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 18:50:22   1047s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 18:50:22   1047s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 18:50:22   1047s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 18:50:22   1047s] [NR-eGR] There are 555 clock nets ( 555 with NDR ).
[10/06 18:50:22   1047s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1969.3 MB
[10/06 18:50:22   1047s] (I)       Ndr track 0 does not exist
[10/06 18:50:22   1047s] (I)       Ndr track 0 does not exist
[10/06 18:50:22   1047s] (I)       Layer1  viaCost=100.00
[10/06 18:50:22   1047s] (I)       Layer2  viaCost=200.00
[10/06 18:50:22   1047s] (I)       Layer3  viaCost=100.00
[10/06 18:50:22   1047s] (I)       Layer4  viaCost=100.00
[10/06 18:50:22   1047s] (I)       Layer5  viaCost=200.00
[10/06 18:50:22   1047s] (I)       Layer6  viaCost=300.00
[10/06 18:50:22   1047s] (I)       Layer7  viaCost=300.00
[10/06 18:50:22   1047s] (I)       Layer8  viaCost=300.00
[10/06 18:50:22   1048s] (I)       ---------------------Grid Graph Info--------------------
[10/06 18:50:22   1048s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 18:50:22   1048s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 18:50:22   1048s] (I)       Site Width          :   400  (dbu)
[10/06 18:50:22   1048s] (I)       Row Height          :  3420  (dbu)
[10/06 18:50:22   1048s] (I)       GCell Width         :  3420  (dbu)
[10/06 18:50:22   1048s] (I)       GCell Height        :  3420  (dbu)
[10/06 18:50:22   1048s] (I)       grid                :   578   412     9
[10/06 18:50:22   1048s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 18:50:22   1048s] (I)       horizontal capacity :  3420     0  3420     0  3420     0  3420     0  3420
[10/06 18:50:22   1048s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 18:50:22   1048s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 18:50:22   1048s] (I)       Default pitch size  :   380   400   380   400   380   400   570   400   760
[10/06 18:50:22   1048s] (I)       First Track Coord   :   190   200   190   200   190   200   760   200   950
[10/06 18:50:22   1048s] (I)       Num tracks per GCell:  9.00  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 18:50:22   1048s] (I)       Total num of tracks :  3710  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 18:50:22   1048s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 18:50:22   1048s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 18:50:22   1048s] (I)       --------------------------------------------------------
[10/06 18:50:22   1048s] 
[10/06 18:50:22   1048s] [NR-eGR] ============ Routing rule table ============
[10/06 18:50:22   1048s] [NR-eGR] Rule id 0. Nets 36254 
[10/06 18:50:22   1048s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 18:50:22   1048s] [NR-eGR] Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 18:50:22   1048s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:50:22   1048s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:50:22   1048s] [NR-eGR] Rule id 1. Nets 598 
[10/06 18:50:22   1048s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 18:50:22   1048s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 18:50:22   1048s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 18:50:22   1048s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 18:50:22   1048s] [NR-eGR] ========================================
[10/06 18:50:22   1048s] [NR-eGR] 
[10/06 18:50:22   1048s] (I)       After initializing earlyGlobalRoute syMemory usage = 1969.3 MB
[10/06 18:50:22   1048s] (I)       Loading and dumping file time : 0.31 seconds
[10/06 18:50:22   1048s] (I)       ============= Initialization =============
[10/06 18:50:22   1048s] (I)       totalPins=159635  totalGlobalPin=159401 (99.85%)
[10/06 18:50:22   1048s] (I)       total 2D Cap : 5326827 = (2400458 H, 2926369 V)
[10/06 18:50:22   1048s] [NR-eGR] Layer group 1: route 555 net(s) in layer range [1, 4]
[10/06 18:50:22   1048s] (I)       ============  Phase 1a Route ============
[10/06 18:50:22   1048s] (I)       Phase 1a runs 0.01 seconds
[10/06 18:50:22   1048s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/06 18:50:22   1048s] (I)       Usage: 51146 = (27833 H, 23313 V) = (1.16% H, 0.80% V) = (4.759e+04um H, 3.987e+04um V)
[10/06 18:50:22   1048s] (I)       
[10/06 18:50:22   1048s] (I)       ============  Phase 1b Route ============
[10/06 18:50:22   1048s] (I)       Phase 1b runs 0.00 seconds
[10/06 18:50:22   1048s] (I)       Usage: 51146 = (27833 H, 23313 V) = (1.16% H, 0.80% V) = (4.759e+04um H, 3.987e+04um V)
[10/06 18:50:22   1048s] (I)       
[10/06 18:50:22   1048s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.745966e+04um
[10/06 18:50:22   1048s] (I)       ============  Phase 1c Route ============
[10/06 18:50:22   1048s] (I)       Level2 Grid: 116 x 83
[10/06 18:50:22   1048s] (I)       Phase 1c runs 0.00 seconds
[10/06 18:50:22   1048s] (I)       Usage: 51146 = (27833 H, 23313 V) = (1.16% H, 0.80% V) = (4.759e+04um H, 3.987e+04um V)
[10/06 18:50:22   1048s] (I)       
[10/06 18:50:22   1048s] (I)       ============  Phase 1d Route ============
[10/06 18:50:22   1048s] (I)       Phase 1d runs 0.01 seconds
[10/06 18:50:22   1048s] (I)       Usage: 51146 = (27833 H, 23313 V) = (1.16% H, 0.80% V) = (4.759e+04um H, 3.987e+04um V)
[10/06 18:50:22   1048s] (I)       
[10/06 18:50:22   1048s] (I)       ============  Phase 1e Route ============
[10/06 18:50:22   1048s] (I)       Phase 1e runs 0.00 seconds
[10/06 18:50:22   1048s] (I)       Usage: 51146 = (27833 H, 23313 V) = (1.16% H, 0.80% V) = (4.759e+04um H, 3.987e+04um V)
[10/06 18:50:22   1048s] (I)       
[10/06 18:50:22   1048s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.745966e+04um
[10/06 18:50:22   1048s] [NR-eGR] 
[10/06 18:50:22   1048s] (I)       Phase 1l runs 0.01 seconds
[10/06 18:50:22   1048s] (I)       total 2D Cap : 12597180 = (6401746 H, 6195434 V)
[10/06 18:50:22   1048s] [NR-eGR] Layer group 2: route 36297 net(s) in layer range [1, 9]
[10/06 18:50:22   1048s] (I)       ============  Phase 1a Route ============
[10/06 18:50:22   1048s] (I)       Phase 1a runs 0.11 seconds
[10/06 18:50:22   1048s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[10/06 18:50:22   1048s] (I)       Usage: 855295 = (470533 H, 384762 V) = (7.35% H, 6.21% V) = (8.046e+05um H, 6.579e+05um V)
[10/06 18:50:22   1048s] (I)       
[10/06 18:50:22   1048s] (I)       ============  Phase 1b Route ============
[10/06 18:50:22   1048s] (I)       Phase 1b runs 0.02 seconds
[10/06 18:50:22   1048s] (I)       Usage: 855306 = (470544 H, 384762 V) = (7.35% H, 6.21% V) = (8.046e+05um H, 6.579e+05um V)
[10/06 18:50:22   1048s] (I)       
[10/06 18:50:22   1048s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.375114e+06um
[10/06 18:50:22   1048s] (I)       ============  Phase 1c Route ============
[10/06 18:50:22   1048s] (I)       Level2 Grid: 116 x 83
[10/06 18:50:22   1048s] (I)       Phase 1c runs 0.02 seconds
[10/06 18:50:22   1048s] (I)       Usage: 855306 = (470544 H, 384762 V) = (7.35% H, 6.21% V) = (8.046e+05um H, 6.579e+05um V)
[10/06 18:50:22   1048s] (I)       
[10/06 18:50:22   1048s] (I)       ============  Phase 1d Route ============
[10/06 18:50:22   1048s] (I)       Phase 1d runs 0.06 seconds
[10/06 18:50:22   1048s] (I)       Usage: 855309 = (470546 H, 384763 V) = (7.35% H, 6.21% V) = (8.046e+05um H, 6.579e+05um V)
[10/06 18:50:22   1048s] (I)       
[10/06 18:50:22   1048s] (I)       ============  Phase 1e Route ============
[10/06 18:50:22   1048s] (I)       Phase 1e runs 0.00 seconds
[10/06 18:50:22   1048s] (I)       Usage: 855309 = (470546 H, 384763 V) = (7.35% H, 6.21% V) = (8.046e+05um H, 6.579e+05um V)
[10/06 18:50:22   1048s] (I)       
[10/06 18:50:22   1048s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.375119e+06um
[10/06 18:50:22   1048s] [NR-eGR] 
[10/06 18:50:23   1048s] (I)       Phase 1l runs 0.20 seconds
[10/06 18:50:23   1048s] (I)       ============  Phase 1l Route ============
[10/06 18:50:23   1048s] (I)       
[10/06 18:50:23   1048s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 18:50:23   1048s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[10/06 18:50:23   1048s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[10/06 18:50:23   1048s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)           (7-8)    OverCon 
[10/06 18:50:23   1048s] [NR-eGR] ---------------------------------------------------------------------------------
[10/06 18:50:23   1048s] [NR-eGR] Layer1    1238( 0.73%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.73%) 
[10/06 18:50:23   1048s] [NR-eGR] Layer2       4( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:50:23   1048s] [NR-eGR] Layer3     169( 0.09%)     128( 0.07%)       0( 0.00%)       0( 0.00%)   ( 0.16%) 
[10/06 18:50:23   1048s] [NR-eGR] Layer4      33( 0.02%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[10/06 18:50:23   1048s] [NR-eGR] Layer5     172( 0.10%)      38( 0.02%)      22( 0.01%)       3( 0.00%)   ( 0.13%) 
[10/06 18:50:23   1048s] [NR-eGR] Layer6       2( 0.00%)       5( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:50:23   1048s] [NR-eGR] Layer7      16( 0.01%)      11( 0.00%)       6( 0.00%)       3( 0.00%)   ( 0.02%) 
[10/06 18:50:23   1048s] [NR-eGR] Layer8      13( 0.01%)       7( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 18:50:23   1048s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 18:50:23   1048s] [NR-eGR] ---------------------------------------------------------------------------------
[10/06 18:50:23   1048s] [NR-eGR] Total     1647( 0.09%)     189( 0.01%)      30( 0.00%)       6( 0.00%)   ( 0.11%) 
[10/06 18:50:23   1048s] [NR-eGR] 
[10/06 18:50:23   1048s] (I)       Total Global Routing Runtime: 0.74 seconds
[10/06 18:50:23   1048s] (I)       total 2D Cap : 12633320 = (6433338 H, 6199982 V)
[10/06 18:50:23   1048s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 18:50:23   1048s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 18:50:23   1048s] (I)       ============= track Assignment ============
[10/06 18:50:23   1048s] (I)       extract Global 3D Wires
[10/06 18:50:23   1048s] (I)       Extract Global WL : time=0.02
[10/06 18:50:23   1048s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 18:50:23   1048s] (I)       Initialization real time=0.00 seconds
[10/06 18:50:23   1048s] (I)       Run Multi-thread track assignment
[10/06 18:50:23   1049s] (I)       merging nets...
[10/06 18:50:23   1049s] (I)       merging nets done
[10/06 18:50:23   1049s] (I)       Kernel real time=0.22 seconds
[10/06 18:50:23   1049s] (I)       End Greedy Track Assignment
[10/06 18:50:23   1049s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:50:23   1049s] [NR-eGR] Layer1(Metal1)(H) length: 4.207414e+04um, number of vias: 176633
[10/06 18:50:23   1049s] [NR-eGR] Layer2(Metal2)(V) length: 2.691756e+05um, number of vias: 135049
[10/06 18:50:23   1049s] [NR-eGR] Layer3(Metal3)(H) length: 4.903414e+05um, number of vias: 86903
[10/06 18:50:23   1049s] [NR-eGR] Layer4(Metal4)(V) length: 3.174112e+05um, number of vias: 12930
[10/06 18:50:23   1049s] [NR-eGR] Layer5(Metal5)(H) length: 2.404206e+05um, number of vias: 2229
[10/06 18:50:23   1049s] [NR-eGR] Layer6(Metal6)(V) length: 2.855033e+04um, number of vias: 1187
[10/06 18:50:23   1049s] [NR-eGR] Layer7(Metal7)(H) length: 3.010510e+04um, number of vias: 996
[10/06 18:50:23   1049s] [NR-eGR] Layer8(Metal8)(V) length: 5.841569e+04um, number of vias: 286
[10/06 18:50:23   1049s] [NR-eGR] Layer9(Metal9)(H) length: 1.456552e+04um, number of vias: 0
[10/06 18:50:23   1049s] [NR-eGR] Total length: 1.491060e+06um, number of vias: 416213
[10/06 18:50:23   1049s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:50:23   1049s] [NR-eGR] Total clock nets wire length: 9.008837e+04um 
[10/06 18:50:23   1049s] [NR-eGR] --------------------------------------------------------------------------
[10/06 18:50:23   1049s] [NR-eGR] End Peak syMemory usage = 1925.5 MB
[10/06 18:50:23   1049s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.78 seconds
[10/06 18:50:25   1049s] <CMD> fit
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM0 -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM1 -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM2Cont -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM3Cont -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM3 -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM4Cont -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM4 -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM5Cont -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM5 -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM6Cont -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM6 -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM7Cont -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM7 -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM8Cont -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM8 -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM9Cont -isVisible 1
[10/06 18:50:32   1050s] <CMD> setLayerPreference allM9 -isVisible 1
[10/06 18:50:33   1051s] <CMD> fit
[10/06 18:51:36   1063s] <CMD> fit
[10/06 18:51:53   1067s] <CMD> reportCongestion -hotspot
[10/06 18:51:53   1067s] [hotspot] +------------+---------------+---------------+
[10/06 18:51:53   1067s] [hotspot] |            |   max hotspot | total hotspot |
[10/06 18:51:53   1067s] [hotspot] +------------+---------------+---------------+
[10/06 18:51:53   1067s] [hotspot] | normalized |          0.00 |          0.00 |
[10/06 18:51:53   1067s] [hotspot] +------------+---------------+---------------+
[10/06 18:51:53   1067s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/06 18:51:53   1067s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/06 18:53:21   1084s] <CMD> reset_parasitics
[10/06 18:53:21   1084s] Performing RC Extraction ...
[10/06 18:53:21   1084s] <CMD> extractRC
[10/06 18:53:21   1084s] Extraction called for design 'leon' of instances=36255 and nets=49106 using extraction engine 'preRoute' .
[10/06 18:53:21   1084s] PreRoute RC Extraction called for design leon.
[10/06 18:53:21   1084s] RC Extraction called in multi-corner(2) mode.
[10/06 18:53:21   1084s] RCMode: PreRoute
[10/06 18:53:21   1084s]       RC Corner Indexes            0       1   
[10/06 18:53:21   1084s] Capacitance Scaling Factor   : 1.10066 1.10066 
[10/06 18:53:21   1084s] Resistance Scaling Factor    : 1.34236 1.34236 
[10/06 18:53:21   1084s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[10/06 18:53:21   1084s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[10/06 18:53:21   1084s] Shrink Factor                : 1.00000
[10/06 18:53:21   1084s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/06 18:53:21   1084s] Using capacitance table file ...
[10/06 18:53:21   1084s] Updating RC grid for preRoute extraction ...
[10/06 18:53:21   1084s] Initializing multi-corner capacitance tables ... 
[10/06 18:53:21   1084s] Initializing multi-corner resistance tables ...
[10/06 18:53:22   1085s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1925.531M)
[10/06 18:53:22   1085s] <CMD> rcOut -spef leon.spef -rc_corner rc_worst
[10/06 18:53:28   1086s] <CMD> fit
[10/06 18:54:08   1094s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/06 18:54:08   1094s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix leon_preCTS -outDir timingReports
[10/06 18:54:08   1094s] Start to check current routing status for nets...
[10/06 18:54:08   1094s] All nets are already routed correctly.
[10/06 18:54:08   1094s] End to check current routing status for nets (mem=1919.6M)
[10/06 18:54:08   1094s] Effort level <high> specified for reg2reg path_group
[10/06 18:54:09   1095s] Effort level <high> specified for reg2cgate path_group
[10/06 18:54:09   1095s] #################################################################################
[10/06 18:54:09   1095s] # Design Stage: PreRoute
[10/06 18:54:09   1095s] # Design Name: leon
[10/06 18:54:09   1095s] # Design Mode: 45nm
[10/06 18:54:09   1095s] # Analysis Mode: MMMC OCV 
[10/06 18:54:09   1095s] # Parasitics Mode: No SPEF/RCDB
[10/06 18:54:09   1095s] # Signoff Settings: SI On 
[10/06 18:54:09   1095s] #################################################################################
[10/06 18:54:09   1095s] Topological Sorting (REAL = 0:00:00.0, MEM = 1958.6M, InitMEM = 1953.0M)
[10/06 18:54:09   1095s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
[10/06 18:54:09   1095s] Calculate early delays in OCV mode...
[10/06 18:54:09   1095s] Calculate late delays in OCV mode...
[10/06 18:54:09   1095s] Start delay calculation (fullDC) (2 T). (MEM=1954.59)
[10/06 18:54:09   1095s] End AAE Lib Interpolated Model. (MEM=1979.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 18:54:11   1099s] Total number of fetched objects 36981
[10/06 18:54:11   1099s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/06 18:54:11   1099s] End delay calculation. (MEM=2093.86 CPU=0:00:02.8 REAL=0:00:01.0)
[10/06 18:54:11   1099s] End delay calculation (fullDC). (MEM=2093.86 CPU=0:00:03.7 REAL=0:00:02.0)
[10/06 18:54:11   1099s] *** CDM Built up (cpu=0:00:04.1  real=0:00:02.0  mem= 2093.9M) ***
[10/06 18:54:11   1100s] *** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:02.0 totSessionCpu=0:18:20 mem=2072.2M)
[10/06 18:54:13   1101s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.331  |  0.007  |  0.261  | -0.331  |
|           TNS (ns):| -8.512  |  0.000  |  0.000  | -8.512  |
|    Violating Paths:|   92    |    0    |    0    |   92    |
|          All Paths:|  12273  |  11430  |   33    |  1052   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.970%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[10/06 18:54:13   1101s] Total CPU time: 7.82 sec
[10/06 18:54:13   1101s] Total Real time: 5.0 sec
[10/06 18:54:13   1101s] Total Memory Usage: 1976.84375 Mbytes
[10/06 18:54:16   1102s] <CMD> fit
[10/06 18:55:58   1121s] <CMD> report_timing
[10/06 18:58:12   1147s] <CMD> um::set_metric -name design.power_domains -value {}
[10/06 18:58:13   1147s] <CMD> um::set_metric -name design.instances.icg -value 36
[10/06 18:58:13   1147s] <CMD> um::set_metric -name design.area.icg -value {358.416 um^2}
[10/06 18:58:13   1147s] <CMD> um::get_metric -pending design.instances.register
[10/06 18:58:13   1147s] <CMD> um::set_metric -name design.instances.register -value 11495
[10/06 18:58:13   1147s] <CMD> um::get_metric -pending design.area.register
[10/06 18:58:13   1147s] <CMD> um::set_metric -name design.area.register -value 88176.15
[10/06 18:58:13   1147s] <CMD> um::set_metric -name design.instances.power_switch -value 0
[10/06 18:58:13   1147s] <CMD> um::set_metric -name design.area.power_switch -value {0 um^2}
[10/06 18:58:13   1147s] <CMD> um::set_metric -name design.instances.iso_ls -value 0
[10/06 18:58:13   1147s] <CMD> um::set_metric -name design.area.iso_ls -value {0 um^2}
[10/06 18:58:13   1147s] UM: Capturing floorplan image ...
[10/06 18:58:13   1147s] <CMD> um::set_metric -name design.floorplan.image -value {boundary { data { G0.0,0.0,0.0,705.01,988.585,705.01,988.585,0.0,} fill_color {#FFFFFF} stroke_color {#002794} } macros { fixed { data { B93.605,159.295,520.57,273.51,B535.57,30.08,958.585,175.115,B93.605,30.08,520.57,144.295,B535.57,190.115,958.585,335.15,} fill_color {#E4F0D7} stroke_color {#000000} } } ports { data { C0.0,416.765,2, C0.0,368.125,2, C0.0,385.415,2, C0.0,368.885,2, C0.0,366.985,2, C0.0,348.175,2, C0.0,358.625,2, C0.0,361.475,2, C0.0,361.095,2, C0.0,358.815,2, C0.0,355.965,2, C0.0,354.825,2, C0.0,352.925,2, C0.0,351.975,2, C0.0,354.635,2, C0.0,355.015,2, C0.0,354.92,2, C0.0,352.545,2, C0.0,356.155,2, C0.0,360.905,2, C0.0,364.515,2, C0.0,367.555,2, C0.0,366.605,2, C0.0,366.795,2, C0.0,370.975,2, C0.0,371.925,2, C0.0,370.975,2, C0.0,366.89,2, C0.0,363.185,2, C0.0,359.955,2, C0.0,357.105,2, C0.0,331.455,2, C0.0,336.205,2, C0.0,323.665,2, C0.0,327.085,2, C0.0,324.995,2, C0.0,328.415,2, C0.0,325.375,2, C0.0,323.665,2, C0.0,313.405,2, C0.0,309.985,2, C0.0,299.63,2, C0.0,292.885,2, C0.0,285.95,2, C0.0,283.955,2, C0.0,279.11,2, C0.0,275.785,2, C0.0,273.695,2, C0.0,266.855,2, C0.0,256.595,2, C0.0,255.265,2, C0.0,255.265,2, C0.0,256.595,2, C0.0,262.105,2, C0.0,268.945,2, C0.0,273.695,2, C0.0,280.155,2, C0.0,283.955,2, C0.0,294.215,2, C0.0,296.305,2, C0.0,301.055,2, C0.0,304.475,2, C0.0,303.05,2, C0.0,302.955,2, C0.0,328.415,2, C0.0,324.615,2, C0.0,320.625,2, C0.0,320.055,2, C0.0,320.15,2, C0.0,317.965,2, C0.0,314.45,2, C0.0,311.695,2, C0.0,310.365,2, C0.0,303.715,2, C0.0,296.21,2, C0.0,292.695,2, C0.0,287.375,2, C0.0,283.005,2, C0.0,278.635,2, C0.0,277.875,2, C0.0,275.025,2, C0.0,267.615,2, C0.0,253.365,2, C0.0,248.425,2, C0.0,253.365,2, C0.0,259.825,2, C0.0,267.235,2, C0.0,271.605,2, C0.0,276.165,2, C0.0,282.435,2, C0.0,287.09,2, C0.0,293.36,2, C0.0,298.395,2, C0.0,298.585,2, C0.0,301.055,2, C0.0,302.385,2, C0.0,307.515,2, C0.0,340.765,2, C0.0,342.095,2, C0.0,338.675,2, C0.0,338.675,2, C0.0,341.715,2, C0.0,345.895,2, C0.0,348.555,2, C0.0,351.785,2, C0.0,342.095,2, C0.0,347.415,2, C0.0,350.835,2, C0.0,345.515,2, C0.0,332.975,2, C0.0,338.105,2, C0.0,337.155,2, C0.0,336.775,2, C0.0,339.055,2, C0.0,335.445,2, C0.0,321.955,2, C0.0,323.095,2, C0.0,317.395,2, C0.0,330.505,2, C0.0,379.715,2, C0.0,383.135,2, C0.0,381.805,2, C0.0,465.595,2, C0.0,459.135,2, C0.0,476.235,2, C0.0,472.245,2, C0.0,451.155,2, C0.0,336.395,2, C0.0,337.345,2, C0.0,318.535,2, C0.0,327.655,2, C0.0,311.315,2, C0.0,297.635,2, C302.7,0.0,2, C306.1,0.0,2, C310.1,0.0,2, C312.3,0.0,2, C314.7,0.0,2, C319.1,0.0,2, C321.5,0.0,2, C322.1,0.0,2, C319.7,0.0,2, C317.3,0.0,2, C315.7,0.0,2, C313.5,0.0,2, C315.1,0.0,2, C318.5,0.0,2, C322.1,0.0,2, C326.1,0.0,2, C325.3,0.0,2, C322.9,0.0,2, C320.5,0.0,2, C315.7,0.0,2, C311.1,0.0,2, C306.5,0.0,2, C305.3,0.0,2, C306.5,0.0,2, C306.5,0.0,2, C303.9,0.0,2, C298.9,0.0,2, C0.0,287.755,2, C0.0,290.035,2, C0.0,290.795,2, C0.0,320.055,2, C0.0,321.575,2, C0.0,313.31,2, C0.0,313.215,2, C0.0,309.89,2, C0.0,309.795,2, C0.0,310.365,2, C300.1,0.0,2, C0.0,306.565,2, C0.0,307.895,2, C308.5,0.0,2, C309.3,0.0,2, C318.1,0.0,2, C323.3,0.0,2, C323.3,0.0,2, C328.3,0.0,2, C323.3,0.0,2, C323.1,0.0,2, C318.3,0.0,2, C318.3,0.0,2, C318.5,0.0,2, C313.9,0.0,2, C313.3,0.0,2, C313.7,0.0,2, C323.5,0.0,2, C324.1,0.0,2, C324.1,0.0,2, C322.3,0.0,2, C314.1,0.0,2, C0.0,316.825,2, C0.0,319.865,2, C0.0,318.155,2, C0.0,321.575,2, C0.0,323.57,2, C0.0,316.825,2, C0.0,318.155,2, C0.0,325.375,2, C0.0,326.99,2, C0.0,323.475,2, C0.0,319.675,2, C0.0,326.895,2, C0.0,327.56,2, C0.0,324.045,2, C0.0,321.575,2, C0.0,316.73,2, C0.0,307.895,2, C0.0,302.765,2, C0.0,290.795,2, C290.9,0.0,2, C295.5,0.0,2, C299.3,0.0,2, C299.9,0.0,2, C300.3,0.0,2, C300.1,0.0,2, C0.0,297.635,2, C0.0,296.115,2, C0.0,294.215,2, C0.0,296.685,2, C0.0,295.925,2, C0.0,293.93,2, C304.3,0.0,2, C309.3,0.0,2, C314.3,0.0,2, C319.5,0.0,2, C324.5,0.0,2, C327.3,0.0,2, C327.7,0.0,2, C328.1,0.0,2, C322.9,0.0,2, C313.3,0.0,2, C312.9,0.0,2, C308.1,0.0,2, C307.1,0.0,2, C304.9,0.0,2, C302.5,0.0,2, C297.7,0.0,2, C291.7,0.0,2, C0.0,328.795,2, C0.0,329.175,2, C0.0,329.175,2, C0.0,329.555,2, C0.0,329.555,2, C0.0,329.555,2, C0.0,331.075,2, C0.0,330.885,2, C0.0,332.595,2, C0.0,332.595,2, C0.0,332.405,2, C0.0,334.305,2, C0.0,334.495,2, C0.0,336.015,2, C0.0,336.775,2, C0.0,337.535,2, C0.0,336.775,2, C0.0,339.815,2, C0.0,340.195,2, C0.0,340.1,2, C0.0,341.24,2, C0.0,341.335,2, C0.0,341.715,2, C0.0,342.475,2, C0.0,342.665,2, C0.0,343.235,2, C0.0,359.195,2, C0.0,360.335,2, C0.0,360.145,2, C0.0,358.625,2, C0.0,353.305,2, C0.0,351.975,2, C0.0,352.355,2, C0.0,357.865,2, C0.0,324.425,2, C0.0,322.525,2, C0.0,346.465,2, C0.0,347.225,2, C0.0,348.365,2, C0.0,349.695,2, C0.0,350.075,2, C0.0,350.265,2, C0.0,343.045,2, C0.0,338.675,2, C0.0,331.265,2, C0.0,320.815,2, C0.0,309.605,2, C0.0,297.065,2, C0.0,289.465,2, C0.0,287.755,2, C0.0,284.335,2, C0.0,281.485,2, C0.0,281.675,2, C0.0,281.39,2, C0.0,276.545,2, C0.0,265.525,2, C0.0,202.255,2, C0.0,134.425,2, C0.0,103.835,2, C74.3,0.0,2, C75.1,0.0,2, C74.7,0.0,2, C74.1,0.0,2, C74.1,0.0,2, C79.9,0.0,2, C85.7,0.0,2, C85.7,0.0,2, C0.0,279.205,2, C0.0,279.775,2, C0.0,281.675,2, C0.0,284.335,2, C0.0,294.595,2, C0.0,303.145,2, C0.0,303.715,2, C0.0,305.235,2, C0.0,305.235,2, C0.0,305.615,2, C0.0,305.615,2, C0.0,336.395,2, C0.0,339.435,2, C0.0,341.335,2, C0.0,342.095,2, C0.0,342.855,2, C0.0,343.615,2, C0.0,328.795,2, C0.0,325.945,2, C0.0,325.85,2, C0.0,324.235,2, C0.0,322.715,2, C0.0,322.335,2, C0.0,322.905,2, C0.0,323.0,2, C0.0,322.715,2, C0.0,324.235,2, C0.0,315.875,2, C0.0,315.875,2, C0.0,315.875,2, C0.0,316.255,2, C0.0,316.255,2, C0.0,315.875,2, C0.0,343.045,2, C0.0,343.425,2, C0.0,343.425,2, C0.0,344.565,2, C0.0,344.565,2, C0.0,359.575,2, C0.0,368.125,2, C0.0,374.965,2, C0.0,382.375,2, C0.0,386.555,2, C0.0,381.425,2, C0.0,374.585,2, C0.0,368.885,2, C0.0,363.565,2, C0.0,360.905,2, C0.0,361.475,2, C0.0,361.475,2, C0.0,350.645,2, C0.0,324.995,2, C0.0,324.995,2, C0.0,347.225,2, C0.0,353.495,2, C0.0,351.025,2, C0.0,350.36,2, C0.0,350.075,2, C0.0,351.595,2, C0.0,308.275,2, C0.0,318.535,2, C0.0,319.105,2, C0.0,314.735,2, C0.0,306.185,2, C0.0,297.635,2, C0.0,292.505,2, C0.0,288.515,2, C0.0,284.905,2, C0.0,283.955,2, C0.0,283.385,2, C0.0,281.295,2, C0.0,280.535,2, C0.0,280.535,2, C249.3,0.0,2, C252.9,0.0,2, C240.1,0.0,2, C215.3,0.0,2, C210.7,0.0,2, C145.3,0.0,2, C0.0,130.055,2, C0.0,131.765,2, C0.0,142.025,2, C167.1,0.0,2, C202.5,0.0,2, C243.5,0.0,2, C0.0,280.535,2, C0.0,282.245,2, C0.0,285.095,2, C0.0,290.035,2, C0.0,300.485,2, C0.0,308.275,2, C0.0,308.655,2, C0.0,307.135,2, C0.0,305.615,2, C0.0,305.045,2, C0.0,321.575,2, C0.0,317.205,2, C0.0,312.075,2, C0.0,311.885,2, C0.0,311.885,2, C0.0,301.91,2, C0.0,296.305,2, C0.0,353.495,2, C0.0,351.025,2, C0.0,351.595,2, C0.0,353.495,2, C0.0,355.015,2, C0.0,360.335,2, C0.0,365.275,2, C0.0,366.035,2, C0.0,363.755,2, C0.0,366.415,2, C0.0,374.965,2, C0.0,378.955,2, C0.0,379.715,2, C0.0,378.005,2, C0.0,377.435,2, C0.0,376.675,2, C0.0,375.535,2, C0.0,374.015,2, C0.0,371.545,2, C0.0,373.825,2, C0.0,375.725,2, C0.0,375.44,2, C0.0,378.005,2, C0.0,380.855,2, C0.0,380.095,2, C0.0,376.675,2, C0.0,372.115,2, C0.0,367.745,2, C0.0,362.045,2, C0.0,356.725,2, C0.0,355.205,2, C0.0,350.93,2, C0.0,308.18,2, C0.0,321.005,2, C0.0,302.005,2, C0.0,342.475,2, C0.0,348.08,2, C0.0,352.355,2, C0.0,340.765,2, C0.0,339.055,2, C0.0,333.925,2, C0.0,329.555,2, C0.0,327.085,2, C0.0,320.245,2, C0.0,313.405,2, C0.0,304.855,2, C0.0,295.165,2, C0.0,290.225,2, C0.0,288.325,2, C0.0,286.805,2, C0.0,284.81,2, C0.0,283.385,2, C0.0,279.205,2, C0.0,274.645,2, C0.0,265.145,2, C0.0,205.295,2, C0.0,146.585,2, C0.0,137.845,2, C0.0,114.095,2, C76.7,0.0,2, C81.9,0.0,2, C81.1,0.0,2, C80.9,0.0,2, C81.3,0.0,2, C0.0,115.045,2, C0.0,200.545,2, C0.0,265.525,2, C0.0,276.355,2, C0.0,283.385,2, C0.0,287.66,2, C0.0,291.745,2, C0.0,297.065,2, C0.0,303.145,2, C0.0,301.625,2, C0.0,301.815,2, C0.0,300.295,2, C0.0,298.775,2, C0.0,333.925,2, C0.0,345.895,2, C0.0,346.085,2, C0.0,346.655,2, C0.0,346.845,2, C0.0,346.845,2, C0.0,311.315,2, C0.0,298.965,2, C0.0,299.06,2, C0.0,298.49,2, C0.0,298.205,2, C0.0,292.125,2, C0.0,272.935,2, C0.0,272.935,2, C0.0,272.84,2, C0.0,272.935,2, C0.0,272.175,2, C0.0,271.415,2, C0.0,271.415,2, C0.0,271.415,2, C0.0,271.035,2, C0.0,270.655,2, C0.0,270.655,2, C0.0,269.895,2, C0.0,269.515,2, C0.0,269.515,2, C0.0,359.955,2, C0.0,364.325,2, C0.0,369.455,2, C0.0,376.295,2, C0.0,383.135,2, C0.0,387.695,2, C0.0,384.085,2, C0.0,374.585,2, C0.0,367.745,2, C0.0,364.325,2, C0.0,360.525,2, C0.0,360.715,2, C0.0,361.855,2, C0.0,354.065,2, C0.0,314.165,2, C0.0,327.655,2, C0.0,354.445,2, C0.0,353.115,2, C0.0,348.935,2, C0.0,346.655,2, C0.0,344.755,2, C0.0,344.66,2, C0.0,339.815,2, C0.0,336.015,2, C0.0,326.705,2, C0.0,317.585,2, C0.0,306.565,2, C0.0,295.165,2, C0.0,290.415,2, C0.0,288.23,2, C0.0,285.665,2, C0.0,282.245,2, C0.0,280.535,2, C0.0,278.825,2, C0.0,274.835,2, C0.0,262.675,2, C0.0,201.305,2, C0.0,140.695,2, C0.0,104.785,2, C74.3,0.0,2, C75.1,0.0,2, C72.3,0.0,2, C68.7,0.0,2, C67.9,0.0,2, C73.9,0.0,2, C80.3,0.0,2, C74.9,0.0,2, C0.0,118.085,2, C288.1,0.0,2, C289.9,0.0,2, C0.0,286.615,2, C0.0,294.215,2, C0.0,298.775,2, C0.0,308.845,2, C0.0,271.985,2, C0.0,271.985,2, C0.0,270.845,2, C0.0,270.275,2, C0.0,344.945,2, C0.0,352.355,2, C0.0,354.255,2, C0.0,354.35,2, C0.0,356.06,2, C0.0,356.63,2, C0.0,349.315,2, C0.0,356.345,2, C0.0,355.775,2, C0.0,357.105,2, C0.0,357.485,2, C0.0,357.865,2, C0.0,357.77,2, C0.0,357.2,2, C0.0,357.295,2, C0.0,356.535,2, C0.0,355.775,2, C0.0,358.055,2, C0.0,358.815,2, C0.0,359.765,2, C0.0,353.685,2, C0.0,358.435,2, C0.0,364.515,2, C0.0,371.355,2, C0.0,372.305,2, C0.0,373.255,2, C0.0,374.87,2, C0.0,373.73,2, C0.0,374.015,2, C0.0,378.385,2, C0.0,383.515,2, C0.0,386.935,2, C0.0,381.805,2, C0.0,371.45,2, C0.0,366.32,2, C0.0,362.995,2, C0.0,359.765,2, C0.0,358.245,2, C0.0,357.485,2, C0.0,347.605,2, C0.0,343.805,2, C0.0,328.415,2, C0.0,335.255,2, C0.0,343.805,2, C0.0,338.675,2, C0.0,362.235,2, C0.0,362.615,2, C0.0,362.615,2, C0.0,301.055,2, C0.0,313.025,2, C0.0,314.165,2, C0.0,309.985,2, C0.0,304.855,2, C0.0,299.725,2, C0.0,294.595,2, C0.0,291.745,2, C0.0,290.795,2, C0.0,290.415,2, C0.0,289.465,2, C0.0,283.195,2, C0.0,275.405,2, C0.0,274.835,2, C0.0,214.225,2, C272.5,0.0,2, C290.5,0.0,2, C303.3,0.0,2, C310.7,0.0,2, C317.9,0.0,2, C331.5,0.0,2, C348.3,0.0,2, C358.5,0.0,2, C345.3,0.0,2, C312.1,0.0,2, C295.3,0.0,2, C289.9,0.0,2, C0.0,281.865,2, C0.0,286.045,2, C0.0,293.455,2, C0.0,302.765,2, C0.0,313.025,2, C0.0,274.455,2, C0.0,274.075,2, C0.0,274.265,2, C0.0,269.705,2, C0.0,352.735,2, C0.0,360.715,2, C0.0,361.475,2, C0.0,362.235,2, C0.0,362.33,2, C0.0,362.9,2, C0.0,326.705,2, C0.0,363.375,2, C0.0,363.945,2, C0.0,364.895,2, C0.0,365.085,2, C0.0,365.465,2, C0.0,365.845,2, C0.0,365.655,2, C0.0,365.75,2, C0.0,365.18,2, C0.0,365.275,2, C0.0,363.755,2, C0.0,362.995,2, C0.0,367.175,2, C0.0,367.935,2, C0.0,368.695,2, C0.0,368.6,2, C0.0,368.505,2, C0.0,368.505,2, C0.0,369.265,2, C0.0,369.645,2, C0.0,363.755,2, C0.0,366.415,2, C0.0,372.02,2, C0.0,379.715,2, C0.0,383.135,2, C0.0,383.135,2, C0.0,377.435,2, C0.0,359.195,2, C0.0,359.195,2, C0.0,354.065,2, C0.0,370.025,2, C0.0,370.405,2, C0.0,337.915,2, C0.0,320.72,2, C0.0,332.975,2, C0.0,356.725,2, C0.0,355.395,2, C0.0,355.585,2, C0.0,347.605,2, C0.0,341.335,2, C0.0,332.975,2, C0.0,335.635,2, C0.0,331.075,2, C0.0,323.285,2, C0.0,312.455,2, C0.0,302.005,2, C0.0,295.355,2, C0.0,289.37,2, C0.0,286.045,2, C0.0,286.52,2, C0.0,285.665,2, C0.0,283.005,2, C0.0,280.915,2, C0.0,276.26,2, C0.0,268.565,2, C0.0,263.435,2, C0.0,254.315,2, C0.0,185.155,2, C0.0,105.355,2, C0.0,80.465,2, C185.9,0.0,2, C312.3,0.0,2, C345.5,0.0,2, C352.1,0.0,2, C338.1,0.0,2, C321.1,0.0,2, C306.9,0.0,2, C297.3,0.0,2, C290.3,0.0,2, C0.0,285.095,2, C0.0,291.175,2, C0.0,300.295,2, C0.0,307.325,2, C0.0,268.185,2, C0.0,268.185,2, C0.0,267.805,2, C0.0,267.425,2, C0.0,309.605,2, C0.0,269.895,2, C0.0,268.565,2, C0.0,268.28,2, C0.0,267.71,2, C0.0,267.615,2, C0.0,324.995,2, C0.0,330.98,2, C0.0,332.975,2, C0.0,369.17,2, C0.0,369.74,2, C0.0,370.31,2, C0.0,370.88,2, C0.0,370.595,2, C0.0,369.835,2, C0.0,369.835,2, C0.0,370.215,2, C0.0,371.735,2, C0.0,372.495,2, C0.0,372.875,2, C0.0,373.255,2, C0.0,373.16,2, C0.0,372.59,2, C0.0,372.495,2, C0.0,373.255,2, C0.0,374.775,2, C0.0,375.535,2, C0.0,376.295,2, C0.0,367.175,2, C0.0,372.875,2, C0.0,380.855,2, C0.0,385.225,2, C0.0,383.515,2, C0.0,377.15,2, C0.0,370.595,2, C0.0,364.705,2, C0.0,355.49,2, C0.0,374.3,2, C0.0,374.205,2, C0.0,346.465,2, C0.0,334.685,2, C0.0,332.215,2, C0.0,347.51,2, C0.0,351.595,2, C0.0,352.925,2, C0.0,376.01,2, C0.0,376.105,2, C0.0,375.915,2, C0.0,307.135,2, C0.0,309.035,2, C0.0,308.75,2, C0.0,305.615,2, C0.0,299.725,2, C0.0,294.5,2, C0.0,291.65,2, C0.0,290.035,2, C0.0,288.135,2, C0.0,286.995,2, C0.0,284.24,2, C0.0,281.96,2, C0.0,274.835,2, C0.0,262.675,2, C0.0,201.875,2, C0.0,138.035,2, C0.0,104.785,2, C74.5,0.0,2, C75.3,0.0,2, C75.5,0.0,2, C78.7,0.0,2, C81.5,0.0,2, C81.1,0.0,2, C0.0,122.645,2, C0.0,154.945,2, C0.0,209.855,2, C0.0,271.225,2, C0.0,282.53,2, C0.0,288.515,2, C0.0,293.455,2, C0.0,295.925,2, C0.0,297.065,2, C0.0,270.655,2, C0.0,269.895,2, C0.0,269.135,2, C0.0,268.375,2, C0.0,333.83,2, C0.0,376.58,2, C0.0,377.055,2, C0.0,377.055,2, C0.0,378.385,2, C0.0,378.765,2, C0.0,313.785,2, C0.0,327.655,2, C0.0,331.835,2, C0.0,345.515,2, C0.0,345.515,2, C0.0,345.515,2, C0.0,338.295,2, C0.0,330.505,2, C0.0,326.42,2, C0.0,310.46,2, C0.0,306.47,2, C0.0,297.635,2, C0.0,290.795,2, C0.0,284.715,2, C0.0,277.115,2, C0.0,270.275,2, C0.0,262.105,2, C0.0,248.425,2, C0.0,225.815,2, C0.0,225.815,2, C0.0,224.485,2, C0.0,242.915,2, C0.0,253.175,2, C0.0,263.435,2, C0.0,277.115,2, C0.0,282.625,2, C0.0,296.685,2, C0.0,303.62,2, C0.0,320.815,2, C0.0,321.195,2, C0.0,319.58,2, C0.0,299.535,2, C0.0,282.625,2, C0.0,272.365,2, C494.3,705.01,2, C494.3,705.01,2, C494.3,705.01,2, C494.3,705.01,2, C494.3,0.0,2, C494.3,0.0,2, C494.3,0.0,2, C494.3,0.0,2, C493.9,705.01,2, C493.9,705.01,2, C493.9,705.01,2, C493.9,705.01,2, C493.9,0.0,2, C493.9,0.0,2, C493.9,0.0,2, C493.9,0.0,2, C0.0,310.555,2, C0.0,328.415,2, C0.0,331.835,2, C0.0,342.095,2, C0.0,344.185,2, C0.0,344.185,2, C0.0,338.105,2, C0.0,328.035,2, C0.0,326.325,2, C0.0,313.785,2, C0.0,307.895,2, C0.0,299.345,2, C0.0,291.175,2, C0.0,285.855,2, C0.0,280.155,2, C0.0,270.275,2, C0.0,265.43,2, C0.0,258.685,2, C0.0,245.005,2, C0.0,231.325,2, C0.0,229.235,2, C0.0,242.915,2, C0.0,253.175,2, C0.0,263.435,2, C0.0,273.695,2, C0.0,280.915,2, C0.0,292.79,2, C0.0,301.055,2, C0.0,313.88,2, C0.0,318.155,2, C0.0,313.975,2, C0.0,304.475,2, C0.0,293.075,2, C0.0,279.015,2, C494.7,705.01,2, C494.7,705.01,2, C494.7,705.01,2, C494.7,705.01,2, C494.7,0.0,2, C494.7,0.0,2, C494.7,0.0,2, C494.7,0.0,2, C493.5,705.01,2, C493.5,705.01,2, C493.5,705.01,2, C493.5,705.01,2, C493.5,0.0,2, C493.5,0.0,2, C493.5,0.0,2, C493.5,0.0,2, C0.0,314.735,2, C0.0,326.325,2, C0.0,328.035,2, C0.0,333.735,2, C0.0,335.255,2, C0.0,335.255,2, C0.0,337.25,2, C0.0,335.065,2, C0.0,333.545,2, C0.0,326.135,2, C0.0,317.775,2, C0.0,307.61,2, C0.0,300.105,2, C0.0,293.835,2, C0.0,285.285,2, C0.0,279.965,2, C0.0,277.115,2, C0.0,279.585,2, C0.0,252.985,2, C0.0,248.33,2, C0.0,238.165,2, C0.0,245.005,2, C0.0,249.755,2, C0.0,262.01,2, C0.0,268.945,2, C0.0,275.785,2, C0.0,285.38,2, C0.0,293.835,2, C0.0,303.715,2, C0.0,308.655,2, C0.0,314.735,2, C0.0,315.115,2, C0.0,319.485,2, C0.0,292.695,2, C0.0,272.365,2, C495.1,705.01,2, C495.1,705.01,2, C495.1,705.01,2, C495.1,705.01,2, C495.1,0.0,2, C495.1,0.0,2, C495.1,0.0,2, C495.1,0.0,2, C493.1,705.01,2, C493.1,705.01,2, C493.1,705.01,2, C493.1,705.01,2, C493.1,0.0,2, C493.1,0.0,2, C493.1,0.0,2, C493.1,0.0,2, C0.0,309.32,2, C0.0,330.41,2, C0.0,334.685,2, C0.0,348.935,2, C0.0,348.935,2, C0.0,348.935,2, C0.0,340.67,2, C0.0,334.685,2, C0.0,330.315,2, C0.0,321.955,2, C0.0,312.74,2, C0.0,304.475,2, C0.0,293.455,2, C0.0,286.425,2, C0.0,279.775,2, C0.0,273.695,2, C0.0,263.435,2, C0.0,255.17,2, C0.0,249.755,2, C0.0,221.065,2, C0.0,222.395,2, C0.0,239.495,2, C0.0,244.91,2, C0.0,268.85,2, C0.0,275.69,2, C0.0,287.375,2, C0.0,298.015,2, C0.0,306.375,2, C0.0,317.585,2, C0.0,318.725,2, C0.0,315.115,2, C0.0,306.945,2, C0.0,294.975,2, C0.0,277.115,2, C495.5,705.01,2, C495.5,705.01,2, C495.5,705.01,2, C495.5,705.01,2, C495.5,0.0,2, C495.5,0.0,2, C495.5,0.0,2, C495.5,0.0,2, C492.7,705.01,2, C492.7,705.01,2, C492.7,705.01,2, C492.7,705.01,2, C492.7,0.0,2, C492.7,0.0,2, C492.7,0.0,2, C492.7,0.0,2, C0.0,312.645,2, C0.0,325.945,2, C0.0,331.835,2, C0.0,340.575,2, C0.0,340.385,2, C0.0,339.245,2, C0.0,337.535,2, C0.0,335.825,2, C0.0,324.425,2, C0.0,319.295,2, C0.0,311.315,2, C0.0,301.435,2, C0.0,292.315,2, C0.0,286.615,2, C0.0,278.54,2, C0.0,275.595,2, C0.0,266.855,2, C0.0,258.685,2, C0.0,249.755,2, C0.0,242.915,2, C0.0,242.915,2, C0.0,246.335,2, C0.0,260.015,2, C0.0,266.855,2, C0.0,275.405,2, C0.0,278.445,2, C0.0,287.375,2, C0.0,288.705,2, C0.0,306.185,2, C0.0,312.455,2, C0.0,309.225,2, C0.0,299.345,2, C0.0,278.255,2, C0.0,273.315,2, C495.9,705.01,2, C495.9,705.01,2, C495.9,705.01,2, C495.9,705.01,2, C495.9,0.0,2, C495.9,0.0,2, C495.9,0.0,2, C495.9,0.0,2, C492.3,705.01,2, C492.3,705.01,2, C492.3,705.01,2, C492.3,705.01,2, C492.3,0.0,2, C492.3,0.0,2, C492.3,0.0,2, C492.3,0.0,2, C0.0,311.315,2, C0.0,330.125,2, C0.0,334.305,2, C0.0,349.315,2, C0.0,349.505,2, C0.0,350.645,2, C0.0,339.435,2, C0.0,331.835,2, C0.0,328.985,2, C0.0,318.915,2, C0.0,316.635,2, C0.0,300.675,2, C0.0,295.545,2, C0.0,289.275,2, C0.0,278.255,2, C0.0,272.27,2, C0.0,260.015,2, C0.0,251.845,2, C0.0,227.905,2, C0.0,221.065,2, C0.0,224.485,2, C0.0,238.165,2, C0.0,246.335,2, C0.0,266.855,2, C0.0,274.075,2, C0.0,288.895,2, C0.0,300.2,2, C0.0,304.475,2, C0.0,315.02,2, C0.0,319.295,2, C0.0,315.495,2, C0.0,307.04,2, C0.0,302.48,2, C0.0,304.095,2, C496.3,705.01,2, C496.3,705.01,2, C496.3,705.01,2, C496.3,705.01,2, C496.3,0.0,2, C496.3,0.0,2, C496.3,0.0,2, C496.3,0.0,2, C491.9,705.01,2, C491.9,705.01,2, C491.9,705.01,2, C491.9,705.01,2, C491.9,0.0,2, C491.9,0.0,2, C491.9,0.0,2, C491.9,0.0,2, C0.0,315.495,2, C0.0,332.215,2, C0.0,339.435,2, C0.0,345.135,2, C0.0,347.985,2, C0.0,348.175,2, C0.0,344.09,2, C0.0,333.545,2, C0.0,330.125,2, C0.0,322.145,2, C0.0,310.935,2, C0.0,302.385,2, C0.0,291.555,2, C0.0,277.97,2, C0.0,277.875,2, C0.0,273.315,2, C0.0,263.055,2, C0.0,256.595,2, C0.0,232.655,2, C0.0,225.815,2, C0.0,229.235,2, C0.0,234.745,2, C0.0,241.585,2, C0.0,265.335,2, C0.0,276.355,2, C0.0,288.8,2, C0.0,296.875,2, C0.0,304.095,2, C0.0,312.265,2, C0.0,317.395,2, C0.0,310.745,2, C0.0,295.545,2, C0.0,289.085,2, C0.0,277.495,2, C496.7,705.01,2, C496.7,705.01,2, C496.7,705.01,2, C496.7,705.01,2, C496.7,0.0,2, C496.7,0.0,2, C496.7,0.0,2, C496.7,0.0,2, C491.5,705.01,2, C491.5,705.01,2, C491.5,705.01,2, C491.5,705.01,2, C491.5,0.0,2, C491.5,0.0,2, C491.5,0.0,2, C491.5,0.0,2, C0.0,431.205,2, C476.7,705.01,2, C0.0,277.495,2, C0.0,292.22,2, C0.0,521.835,2, C0.0,254.315,2, C0.0,276.735,2, C87.7,0.0,2, C0.0,119.985,2, C0.0,371.355,2, C425.1,705.01,2, C570.5,705.01,2, C988.585,504.735,2, C988.585,446.405,2, C384.3,705.01,2, C252.9,705.01,2, C679.9,705.01,2, C988.585,383.135,2, C202.3,705.01,2, C278.5,705.01,2, C988.585,397.005,2, C756.5,705.01,2, C263.1,705.01,2, C349.7,705.01,2, C823.5,705.01,2, C717.9,705.01,2, C673.7,705.01,2, C0.0,504.735,2, C184.5,705.01,2, C512.3,705.01,2, C498.3,0.0,2, C0.0,349.885,2, } fill_color {#CA354D} stroke_color {#CA354D} } }
[10/06 18:58:13   1147s] <CMD> report_message -errors
[10/06 18:58:13   1147s] <CMD> get_message -id IMPSYT-16325 -count
[10/06 18:58:13   1147s] <CMD> get_message -id IMPIMEX-7003 -count
[10/06 18:58:13   1147s] <CMD> get_message -id IMPIMEX-7003 -severity
[10/06 18:58:13   1147s] <CMD> get_message -id IMPIMEX-7003 -short
[10/06 18:58:13   1147s] <CMD> get_message -id GLOBAL-105 -count
[10/06 18:58:13   1147s] <CMD> get_message -id TECHLIB-1198 -count
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa789 flow.memory.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa789 flow.memory.resident.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa789 flow.memory.resident.peak.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa789 flow.tool.name.short
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa789 flow.tool.version
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa789 metric.version.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa789 name
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa794 flow.memory.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa789 flow.memory
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa794 flow.memory.resident.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa789 flow.memory.resident
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa794 flow.memory.resident.peak.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa789 flow.memory.resident.peak
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa794 flow.tool.name.short
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa794 flow.tool.version
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa794 metric.version.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa72f flow.memory.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa72f flow.memory.resident.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa72f flow.memory.resident.peak.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa72f flow.tool.name.short
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa72f flow.tool.version
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa72f metric.version.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa79f alerts
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa72f name
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa79f flow.memory.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa794 flow.memory
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa72f flow.memory
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa79f flow.memory.resident.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa794 flow.memory.resident
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa72f flow.memory.resident
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa79f flow.memory.resident.peak.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa794 flow.memory.resident.peak
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa72f flow.memory.resident.peak
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa79f flow.tool.name.short
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa79f flow.tool.version
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa79f metric.version.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa720 flow.memory.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa720 flow.memory.resident.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa720 flow.memory.resident.peak.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa720 flow.tool.name.short
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa720 flow.tool.version
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa720 metric.version.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa722 alerts
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa720 name
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa722 flow.memory.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa720 flow.memory
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa722 flow.memory.resident.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa720 flow.memory.resident
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa722 flow.memory.resident.peak.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa720 flow.memory.resident.peak
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa722 flow.tool.name.short
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa722 flow.tool.version
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa722 metric.version.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac17 alerts
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa722 name
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac17 flow.memory.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa79f flow.memory
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa722 flow.memory
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac17 flow.memory.resident.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa79f flow.memory.resident
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa722 flow.memory.resident
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac17 flow.memory.resident.peak.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa79f flow.memory.resident.peak
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aa722 flow.memory.resident.peak
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac17 flow.tool.name.short
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac17 flow.tool.version
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac17 metric.version.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac17 name
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac10 flow.memory.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac17 flow.memory
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac10 flow.memory.resident.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac17 flow.memory.resident
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac10 flow.memory.resident.peak.instant
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac17 flow.memory.resident.peak
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac10 flow.tool.name.short
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac10 flow.tool.version
[10/06 18:58:13   1147s] <CMD> get_metric -id current -uuid 051aac10 metric.version.instant
[10/06 18:58:13   1147s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 18:58:13   1147s] UM:       1147.79           4251         -8.512 ns         -0.331 ns  pre_CTS
[10/06 18:59:15   1158s] <CMD> get_time_unit
[10/06 18:59:15   1158s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
[10/06 18:59:15   1158s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[10/06 18:59:15   1158s] Parsing file top.mtarpt...
[10/06 19:00:33   1174s] Deleting Cell Server ...
[10/06 19:00:33   1174s] **WARN: (IMPSGN-1033):	This type of pin (HPIN) clk_div_reg is not yet supported by the schematic.
[10/06 19:00:33   1174s] Creating Cell Server ...(0, 0, 0, 0)
[10/06 19:00:34   1174s] <CMD> get_power_analysis_mode -leakage_power_view -quiet
[10/06 19:00:34   1174s] <CMD> get_power_analysis_mode -analysis_view -quiet
[10/06 19:00:34   1174s] <CMD> get_power_analysis_mode -state_dependent_leakage -quiet
[10/06 19:00:34   1174s] <CMD> get_power_analysis_mode -dynamic_power_view -quiet
[10/06 19:00:34   1174s] <CMD> get_power_analysis_mode -analysis_view -quiet
[10/06 19:00:34   1174s] Summary for sequential cells identification: 
[10/06 19:00:34   1174s]   Identified SBFF number: 94
[10/06 19:00:34   1174s]   Identified MBFF number: 0
[10/06 19:00:34   1174s]   Identified SB Latch number: 0
[10/06 19:00:34   1174s]   Identified MB Latch number: 0
[10/06 19:00:34   1174s]   Not identified SBFF number: 24
[10/06 19:00:34   1174s]   Not identified MBFF number: 0
[10/06 19:00:34   1174s]   Not identified SB Latch number: 0
[10/06 19:00:34   1174s]   Not identified MB Latch number: 0
[10/06 19:00:34   1174s]   Number of sequential cells which are not FFs: 32
[10/06 19:00:34   1174s] Creating Cell Server, finished. 
[10/06 19:00:34   1174s] 
[10/06 19:00:34   1174s] Deleting Cell Server ...
[10/06 19:00:34   1174s] Creating Cell Server ...(0, 0, 0, 0)
[10/06 19:00:34   1174s] Summary for sequential cells identification: 
[10/06 19:00:34   1174s]   Identified SBFF number: 94
[10/06 19:00:34   1174s]   Identified MBFF number: 0
[10/06 19:00:34   1174s]   Identified SB Latch number: 0
[10/06 19:00:34   1174s]   Identified MB Latch number: 0
[10/06 19:00:34   1174s]   Not identified SBFF number: 24
[10/06 19:00:34   1174s]   Not identified MBFF number: 0
[10/06 19:00:34   1174s]   Not identified SB Latch number: 0
[10/06 19:00:34   1174s]   Not identified MB Latch number: 0
[10/06 19:00:34   1174s]   Number of sequential cells which are not FFs: 32
[10/06 19:00:34   1174s] Creating Cell Server, finished. 
[10/06 19:00:34   1174s] 
[10/06 19:00:34   1174s] Deleting Cell Server ...
[10/06 19:00:34   1174s] Creating Cell Server ...(0, 0, 0, 0)
[10/06 19:00:34   1174s] Summary for sequential cells identification: 
[10/06 19:00:34   1174s]   Identified SBFF number: 94
[10/06 19:00:34   1174s]   Identified MBFF number: 0
[10/06 19:00:34   1174s]   Identified SB Latch number: 0
[10/06 19:00:34   1174s]   Identified MB Latch number: 0
[10/06 19:00:34   1174s]   Not identified SBFF number: 24
[10/06 19:00:34   1174s]   Not identified MBFF number: 0
[10/06 19:00:34   1174s]   Not identified SB Latch number: 0
[10/06 19:00:34   1174s]   Not identified MB Latch number: 0
[10/06 19:00:34   1174s]   Number of sequential cells which are not FFs: 32
[10/06 19:00:34   1174s] Creating Cell Server, finished. 
[10/06 19:00:34   1174s] 
[10/06 19:00:34   1174s] Deleting Cell Server ...
[10/06 19:00:49   1176s] **WARN: (IMPSGN-1033):	This type of pin (HPIN) clk_div_reg is not yet supported by the schematic.
[10/06 19:05:17   1230s] <CMD> add_ndr -width {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 } -spacing {Metal1 0.12 Metal2 0.14 Metal3 0.14 Metal4 0.14 Metal5 0.14 Metal6 0.14 Metal7 0.14 Metal8 0.14 Metal9 0.14 } -name 2w2s
[10/06 19:05:20   1231s] <CMD> fit
[10/06 19:05:22   1231s] <CMD> setDrawView place
[10/06 19:05:44   1235s] <CMD> fit
[10/06 19:08:09   1268s] <CMD> create_route_type -name clkroute -non_default_rule {2w2s -bottom_preferred_layer} {Metal5 -top_preferred_layer} Metal6
[10/06 19:08:09   1268s] 
[10/06 19:08:09   1268s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>] [-min_stack_layer <layer>] -name <string>
[10/06 19:08:09   1268s]                          [-one_side_spacing_range <bottomLayerNum:topLayerNum] [-pref_multi_cut_via] [-shield_side {one_side both_side}]
[10/06 19:08:09   1268s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[10/06 19:08:09   1268s] 
[10/06 19:08:09   1268s] **ERROR: (IMPTCM-48):	"Metal5 -top_preferred_layer" is not a legal option for command "create_route_type". Either the current option or an option prior to it is not specified correctly.

[10/06 19:08:41   1275s] <CMD> create_route_type -name clkroute -non_default_rule 2w2s { -bottom_preferred_layer} Metal5 { -top_preferred_layer} Metal6
[10/06 19:08:41   1275s] 
[10/06 19:08:41   1275s] Usage: create_route_type [-help] [-em_ndr_dist <float>] [-em_ndr_rule <rule_name>] [-min_stack_layer <layer>] -name <string>
[10/06 19:08:41   1275s]                          [-one_side_spacing_range <bottomLayerNum:topLayerNum] [-pref_multi_cut_via] [-shield_side {one_side both_side}]
[10/06 19:08:41   1275s]                          [-stack_distance <float>] [[[-non_default_rule <ndr_name>] [-shield_net <net_name>] [-top_preferred_layer <layer>] [-bottom_preferred_layer <layer>] [-preferred_routing_layer_effort {low medium high}]] ] [-mask <mask_number> [-layer_mask_range <bottomLayerNum:topLayerNum>]]
[10/06 19:08:41   1275s] 
[10/06 19:08:41   1275s] **ERROR: (IMPTCM-48):	" -bottom_preferred_layer" is not a legal option for command "create_route_type". Either the current option or an option prior to it is not specified correctly.

[10/06 19:09:02   1280s] <CMD> create_route_type -name clkroute -non_default_rule 2w2s -bottom_preferred_layer Metal5 -top_preferred_layer Metal6
[10/06 19:10:19   1297s] <CMD> set_ccopt_property route_type clkroute -net_type trunk
[10/06 19:10:25   1298s] <CMD> set_ccopt_property route_type clkroute -net_type leaf
[10/06 19:10:58   1305s] <CMD> set_ccopt_property buffer_cells {CLKBUFX8 CLKBUFX12}
[10/06 19:11:29   1312s] <CMD> set_ccopt_property clock_gating_cells TLATNTSCA*
[10/06 19:11:59   1319s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[10/06 19:11:59   1319s] Creating clock tree spec for modes (timing configs): functional_func_slow_max
[10/06 19:11:59   1319s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[10/06 19:11:59   1319s] Creating Cell Server ...(0, 0, 0, 0)
[10/06 19:11:59   1319s] Summary for sequential cells identification: 
[10/06 19:11:59   1319s]   Identified SBFF number: 94
[10/06 19:11:59   1319s]   Identified MBFF number: 0
[10/06 19:11:59   1319s]   Identified SB Latch number: 0
[10/06 19:11:59   1319s]   Identified MB Latch number: 0
[10/06 19:11:59   1319s]   Not identified SBFF number: 24
[10/06 19:11:59   1319s]   Not identified MBFF number: 0
[10/06 19:11:59   1319s]   Not identified SB Latch number: 0
[10/06 19:11:59   1319s]   Not identified MB Latch number: 0
[10/06 19:11:59   1319s]   Number of sequential cells which are not FFs: 32
[10/06 19:11:59   1319s] Creating Cell Server, finished. 
[10/06 19:11:59   1319s] 
[10/06 19:11:59   1319s]  Visiting view : func_slow_max
[10/06 19:11:59   1319s]    : PowerDomain = none : Weighted F : unweighted  = 22.40 (1.000)
[10/06 19:11:59   1319s]  Visiting view : func_fast_min
[10/06 19:11:59   1319s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000)
[10/06 19:11:59   1319s]  Setting StdDelay to 22.40
[10/06 19:11:59   1319s] Reset timing graph...
[10/06 19:11:59   1319s] Ignoring AAE DB Resetting ...
[10/06 19:11:59   1319s] Reset timing graph done.
[10/06 19:11:59   1319s] Ignoring AAE DB Resetting ...
[10/06 19:12:00   1320s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
[10/06 19:12:00   1320s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_fast_min'
[10/06 19:12:00   1320s] Analyzing clock structure...
[10/06 19:12:00   1321s] Analyzing clock structure done.
[10/06 19:12:01   1321s] Reset timing graph...
[10/06 19:12:01   1321s] Ignoring AAE DB Resetting ...
[10/06 19:12:01   1321s] Reset timing graph done.
[10/06 19:12:01   1321s] Wrote: ccopt.spec
[10/06 19:13:17   1337s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[10/06 19:13:17   1337s] <CMD> set_ccopt_property sink_type -pin clk_half__Exclude_0/A ignore
[10/06 19:13:17   1337s] <CMD> set_ccopt_property sink_type_reasons -pin clk_half__Exclude_0/A no_sdc_clock
[10/06 19:13:17   1337s] <CMD> create_ccopt_clock_tree -name test_clk -source scan_clk -no_skew_group
[10/06 19:13:17   1337s] Extracting original clock gating for test_clk...
[10/06 19:13:17   1337s]   clock_tree test_clk contains 11537 sinks and 35 clock gates.
[10/06 19:13:17   1337s]   Extraction for test_clk complete.
[10/06 19:13:17   1337s] Extracting original clock gating for test_clk done.
[10/06 19:13:17   1337s] <CMD> set_ccopt_property source_max_capacitance -clock_tree test_clk 1.000
[10/06 19:13:17   1337s] <CMD> set_ccopt_property clock_period -pin scan_clk 8
[10/06 19:13:17   1337s] <CMD> create_ccopt_clock_tree -name my_clk -source clk -no_skew_group
[10/06 19:13:17   1337s] Extracting original clock gating for my_clk...
[10/06 19:13:17   1337s]   clock_tree my_clk contains 9615 sinks and 15 clock gates.
[10/06 19:13:17   1337s]   Extraction for my_clk complete.
[10/06 19:13:17   1337s] Extracting original clock gating for my_clk done.
[10/06 19:13:17   1337s] <CMD> set_ccopt_property source_max_capacitance -clock_tree my_clk 1.000
[10/06 19:13:17   1338s] <CMD> set_ccopt_property clock_period -pin clk 4
[10/06 19:13:17   1338s] <CMD> create_ccopt_generated_clock_tree -name div_clk -source clk_div_reg/Q -generated_by clk_div_reg/CK
[10/06 19:13:17   1338s] Extracting original clock gating for div_clk...
[10/06 19:13:17   1338s]   clock_tree div_clk contains 1923 sinks and 21 clock gates.
[10/06 19:13:17   1338s]   Extraction for div_clk complete.
[10/06 19:13:17   1338s] Extracting original clock gating for div_clk done.
[10/06 19:13:17   1338s] Found 1 generator input for clock tree div_clk.
[10/06 19:13:17   1338s] <CMD> set_ccopt_property clock_period -pin clk_div_reg/Q 8
[10/06 19:13:17   1338s] <CMD> create_ccopt_skew_group -name div_clk/functional_func_slow_max -sources clk_div_reg/Q -auto_sinks
[10/06 19:13:17   1338s] <CMD> set_ccopt_property include_source_latency -skew_group div_clk/functional_func_slow_max true
[10/06 19:13:17   1338s] <CMD> set_ccopt_property constrains -skew_group div_clk/functional_func_slow_max none
[10/06 19:13:17   1338s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group div_clk/functional_func_slow_max div_clk
[10/06 19:13:17   1338s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group div_clk/functional_func_slow_max functional_func_slow_max
[10/06 19:13:17   1338s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group div_clk/functional_func_slow_max {slow_max fast_min}
[10/06 19:13:17   1338s] <CMD> create_ccopt_skew_group -name my_clk/functional_func_slow_max -sources clk -auto_sinks
[10/06 19:13:17   1338s] <CMD> set_ccopt_property include_source_latency -skew_group my_clk/functional_func_slow_max true
[10/06 19:13:17   1338s] <CMD> set_ccopt_property target_insertion_delay -skew_group my_clk/functional_func_slow_max 1.007
[10/06 19:13:17   1338s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group my_clk/functional_func_slow_max my_clk
[10/06 19:13:17   1338s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group my_clk/functional_func_slow_max functional_func_slow_max
[10/06 19:13:17   1338s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group my_clk/functional_func_slow_max {slow_max fast_min}
[10/06 19:13:17   1338s] <CMD> create_ccopt_skew_group -name test_clk/functional_func_slow_max -sources scan_clk -auto_sinks
[10/06 19:13:17   1338s] <CMD> set_ccopt_property include_source_latency -skew_group test_clk/functional_func_slow_max true
[10/06 19:13:17   1338s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group test_clk/functional_func_slow_max test_clk
[10/06 19:13:17   1338s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group test_clk/functional_func_slow_max functional_func_slow_max
[10/06 19:13:17   1338s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group test_clk/functional_func_slow_max {slow_max fast_min}
[10/06 19:13:17   1338s] <CMD> check_ccopt_clock_tree_convergence
[10/06 19:13:17   1338s] Checking clock tree convergence...
[10/06 19:13:17   1338s] Checking clock tree convergence done.
[10/06 19:13:17   1338s] <CMD> get_ccopt_property auto_design_state_for_ilms
[10/06 19:14:24   1353s] <CMD> ccopt_design -cts
[10/06 19:14:24   1353s] #% Begin ccopt_design (date=10/06 19:14:24, mem=1534.0M)
[10/06 19:14:24   1353s] Runtime...
[10/06 19:14:24   1353s] **WARN: (IMPCCOPT-2227):	The spec EDI-CTS spec won't be used.
[10/06 19:14:24   1353s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[10/06 19:14:24   1353s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[10/06 19:14:24   1353s] Set place::cacheFPlanSiteMark to 1
[10/06 19:14:24   1353s] CCOpt::Phase::Initialization...
[10/06 19:14:24   1353s] Check Prerequisites...
[10/06 19:14:24   1353s] Leaving CCOpt scope - CheckPlace...
[10/06 19:14:24   1353s] #spOpts: N=45 
[10/06 19:14:24   1353s] Core basic site is CoreSite
[10/06 19:14:24   1353s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 19:14:24   1353s] Mark StBox On SiteArr starts
[10/06 19:14:24   1353s] Mark StBox On SiteArr ends
[10/06 19:14:24   1353s] Begin checking placement ... (start mem=1945.7M, init mem=1961.7M)
[10/06 19:14:24   1353s] *info: Placed = 36255          (Fixed = 4)
[10/06 19:14:24   1353s] *info: Unplaced = 0           
[10/06 19:14:24   1353s] Placement Density:40.97%(151279/369239)
[10/06 19:14:24   1353s] Placement Density (including fixed std cells):40.97%(151279/369239)
[10/06 19:14:24   1353s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1961.7M)
[10/06 19:14:24   1353s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/06 19:14:24   1353s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:24   1353s] UM:                                                                   Leaving CCOpt scope - CheckPlace
[10/06 19:14:24   1353s] External - Set all clocks to propagated mode...
[10/06 19:14:24   1353s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[10/06 19:14:24   1353s]  * The following are in propagated mode:
[10/06 19:14:24   1353s]    - Root pin scan_clk of SDC clock test_clk in view func_slow_max
[10/06 19:14:24   1353s]    - Root pin clk of SDC clock my_clk in view func_slow_max
[10/06 19:14:24   1353s]    - Root pin clk_div_reg/Q of SDC clock div_clk in view func_slow_max
[10/06 19:14:24   1353s]    - Root pin scan_clk of SDC clock test_clk in view func_fast_min
[10/06 19:14:24   1353s]    - Root pin clk of SDC clock my_clk in view func_fast_min
[10/06 19:14:24   1353s]    - Root pin clk_div_reg/Q of SDC clock div_clk in view func_fast_min
[10/06 19:14:24   1353s] 
[10/06 19:14:24   1353s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/06 19:14:24   1353s] All good
[10/06 19:14:24   1353s] Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.2)
[10/06 19:14:24   1353s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:24   1353s] UM:                                                                   Check Prerequisites
[10/06 19:14:24   1353s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/06 19:14:24   1353s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:24   1353s] UM:                                                                   CCOpt::Phase::Initialization
[10/06 19:14:24   1353s] Executing ccopt post-processing.
[10/06 19:14:24   1353s] Synthesizing clock trees with CCOpt...
[10/06 19:14:24   1353s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/06 19:14:24   1353s] CCOpt::Phase::PreparingToBalance...
[10/06 19:14:24   1353s] 
[10/06 19:14:24   1353s] Positive (advancing) pin insertion delays
[10/06 19:14:24   1353s] =========================================
[10/06 19:14:24   1353s] 
[10/06 19:14:24   1353s] Found 0 advances (0.000% of 11537 clock tree sinks)
[10/06 19:14:24   1353s] 
[10/06 19:14:24   1353s] Negative (delaying) pin insertion delays
[10/06 19:14:24   1353s] ========================================
[10/06 19:14:24   1353s] 
[10/06 19:14:24   1353s] Found 0 delays (0.000% of 11537 clock tree sinks)
[10/06 19:14:24   1353s] 
[10/06 19:14:24   1353s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[10/06 19:14:24   1353s] ### Creating LA Mngr. totSessionCpu=0:22:33 mem=1956.2M
[10/06 19:14:24   1353s] ### Creating LA Mngr, finished. totSessionCpu=0:22:33 mem=1956.2M
[10/06 19:14:24   1353s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 19:14:24   1353s] [NR-eGR] Started earlyGlobalRoute kernel
[10/06 19:14:24   1353s] [NR-eGR] Initial Peak syMemory usage = 1956.2 MB
[10/06 19:14:24   1353s] (I)       Reading DB...
[10/06 19:14:25   1353s] (I)       before initializing RouteDB syMemory usage = 1990.7 MB
[10/06 19:14:25   1353s] (I)       congestionReportName   : 
[10/06 19:14:25   1353s] (I)       layerRangeFor2DCongestion : 
[10/06 19:14:25   1353s] (I)       buildTerm2TermWires    : 1
[10/06 19:14:25   1353s] (I)       doTrackAssignment      : 1
[10/06 19:14:25   1353s] (I)       dumpBookshelfFiles     : 0
[10/06 19:14:25   1353s] (I)       numThreads             : 2
[10/06 19:14:25   1353s] (I)       bufferingAwareRouting  : false
[10/06 19:14:25   1353s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 19:14:25   1353s] (I)       honorPin               : false
[10/06 19:14:25   1353s] (I)       honorPinGuide          : true
[10/06 19:14:25   1353s] (I)       honorPartition         : false
[10/06 19:14:25   1353s] (I)       allowPartitionCrossover: false
[10/06 19:14:25   1353s] (I)       honorSingleEntry       : true
[10/06 19:14:25   1353s] (I)       honorSingleEntryStrong : true
[10/06 19:14:25   1353s] (I)       handleViaSpacingRule   : false
[10/06 19:14:25   1353s] (I)       handleEolSpacingRule   : false
[10/06 19:14:25   1353s] (I)       PDConstraint           : none
[10/06 19:14:25   1353s] (I)       expBetterNDRHandling   : false
[10/06 19:14:25   1353s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 19:14:25   1353s] (I)       routingEffortLevel     : 3
[10/06 19:14:25   1353s] (I)       effortLevel            : standard
[10/06 19:14:25   1353s] [NR-eGR] minRouteLayer          : 2
[10/06 19:14:25   1353s] [NR-eGR] maxRouteLayer          : 127
[10/06 19:14:25   1353s] (I)       relaxedTopLayerCeiling : 127
[10/06 19:14:25   1353s] (I)       relaxedBottomLayerFloor: 2
[10/06 19:14:25   1353s] (I)       numRowsPerGCell        : 1
[10/06 19:14:25   1353s] (I)       speedUpLargeDesign     : 0
[10/06 19:14:25   1353s] (I)       multiThreadingTA       : 1
[10/06 19:14:25   1353s] (I)       blkAwareLayerSwitching : 1
[10/06 19:14:25   1353s] (I)       optimizationMode       : false
[10/06 19:14:25   1353s] (I)       routeSecondPG          : false
[10/06 19:14:25   1353s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 19:14:25   1353s] (I)       detourLimitForLayerRelax: 0.00
[10/06 19:14:25   1353s] (I)       punchThroughDistance   : 500.00
[10/06 19:14:25   1353s] (I)       scenicBound            : 1.15
[10/06 19:14:25   1353s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 19:14:25   1353s] (I)       source-to-sink ratio   : 0.00
[10/06 19:14:25   1353s] (I)       targetCongestionRatioH : 1.00
[10/06 19:14:25   1353s] (I)       targetCongestionRatioV : 1.00
[10/06 19:14:25   1353s] (I)       layerCongestionRatio   : 0.70
[10/06 19:14:25   1353s] (I)       m1CongestionRatio      : 0.10
[10/06 19:14:25   1353s] (I)       m2m3CongestionRatio    : 0.70
[10/06 19:14:25   1353s] (I)       localRouteEffort       : 1.00
[10/06 19:14:25   1353s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 19:14:25   1353s] (I)       supplyScaleFactorH     : 1.00
[10/06 19:14:25   1353s] (I)       supplyScaleFactorV     : 1.00
[10/06 19:14:25   1353s] (I)       highlight3DOverflowFactor: 0.00
[10/06 19:14:25   1353s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 19:14:25   1353s] (I)       routeVias              : 
[10/06 19:14:25   1353s] (I)       readTROption           : true
[10/06 19:14:25   1353s] (I)       extraSpacingFactor     : 1.00
[10/06 19:14:25   1353s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 19:14:25   1353s] (I)       routeSelectedNetsOnly  : false
[10/06 19:14:25   1353s] (I)       clkNetUseMaxDemand     : false
[10/06 19:14:25   1353s] (I)       extraDemandForClocks   : 0
[10/06 19:14:25   1353s] (I)       steinerRemoveLayers    : false
[10/06 19:14:25   1353s] (I)       demoteLayerScenicScale : 1.00
[10/06 19:14:25   1353s] (I)       nonpreferLayerCostScale : 100.00
[10/06 19:14:25   1353s] (I)       similarTopologyRoutingFast : false
[10/06 19:14:25   1353s] (I)       spanningTreeRefinement : false
[10/06 19:14:25   1353s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 19:14:25   1353s] (I)       starting read tracks
[10/06 19:14:25   1353s] (I)       build grid graph
[10/06 19:14:25   1353s] (I)       build grid graph start
[10/06 19:14:25   1353s] [NR-eGR] Layer1 has no routable track
[10/06 19:14:25   1353s] [NR-eGR] Layer2 has single uniform track structure
[10/06 19:14:25   1353s] [NR-eGR] Layer3 has single uniform track structure
[10/06 19:14:25   1353s] [NR-eGR] Layer4 has single uniform track structure
[10/06 19:14:25   1353s] [NR-eGR] Layer5 has single uniform track structure
[10/06 19:14:25   1353s] [NR-eGR] Layer6 has single uniform track structure
[10/06 19:14:25   1353s] [NR-eGR] Layer7 has single uniform track structure
[10/06 19:14:25   1353s] [NR-eGR] Layer8 has single uniform track structure
[10/06 19:14:25   1353s] [NR-eGR] Layer9 has single uniform track structure
[10/06 19:14:25   1353s] (I)       build grid graph end
[10/06 19:14:25   1353s] (I)       numViaLayers=9
[10/06 19:14:25   1353s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 19:14:25   1353s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 19:14:25   1353s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 19:14:25   1353s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 19:14:25   1353s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 19:14:25   1353s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 19:14:25   1353s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 19:14:25   1353s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 19:14:25   1353s] (I)       end build via table
[10/06 19:14:25   1353s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 19:14:25   1353s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 19:14:25   1353s] (I)       readDataFromPlaceDB
[10/06 19:14:25   1353s] (I)       Read net information..
[10/06 19:14:25   1353s] [NR-eGR] Read numTotalNets=36852  numIgnoredNets=0
[10/06 19:14:25   1353s] (I)       Read testcase time = 0.010 seconds
[10/06 19:14:25   1353s] 
[10/06 19:14:25   1353s] (I)       read default dcut vias
[10/06 19:14:25   1353s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 19:14:25   1353s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 19:14:25   1353s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 19:14:25   1353s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 19:14:25   1353s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 19:14:25   1353s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 19:14:25   1353s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 19:14:25   1353s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 19:14:25   1353s] (I)       build grid graph start
[10/06 19:14:25   1353s] (I)       build grid graph end
[10/06 19:14:25   1353s] (I)       Model blockage into capacity
[10/06 19:14:25   1353s] (I)       Read numBlocks=28739  numPreroutedWires=0  numCapScreens=0
[10/06 19:14:25   1353s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 19:14:25   1353s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 19:14:25   1353s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 19:14:25   1353s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 19:14:25   1353s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 19:14:25   1353s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 19:14:25   1353s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 19:14:25   1353s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 19:14:25   1353s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 19:14:25   1353s] (I)       Modeling time = 0.070 seconds
[10/06 19:14:25   1353s] 
[10/06 19:14:25   1353s] (I)       Number of ignored nets = 0
[10/06 19:14:25   1353s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 19:14:25   1353s] (I)       Number of clock nets = 555.  Ignored: No
[10/06 19:14:25   1353s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 19:14:25   1353s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 19:14:25   1353s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 19:14:25   1353s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 19:14:25   1353s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 19:14:25   1353s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 19:14:25   1353s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 19:14:25   1353s] [NR-eGR] There are 555 clock nets ( 555 with NDR ).
[10/06 19:14:25   1353s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1990.7 MB
[10/06 19:14:25   1353s] (I)       Ndr track 0 does not exist
[10/06 19:14:25   1353s] (I)       Ndr track 0 does not exist
[10/06 19:14:25   1353s] (I)       Layer1  viaCost=200.00
[10/06 19:14:25   1353s] (I)       Layer2  viaCost=200.00
[10/06 19:14:25   1353s] (I)       Layer3  viaCost=100.00
[10/06 19:14:25   1353s] (I)       Layer4  viaCost=100.00
[10/06 19:14:25   1353s] (I)       Layer5  viaCost=200.00
[10/06 19:14:25   1353s] (I)       Layer6  viaCost=300.00
[10/06 19:14:25   1353s] (I)       Layer7  viaCost=300.00
[10/06 19:14:25   1353s] (I)       Layer8  viaCost=300.00
[10/06 19:14:25   1353s] (I)       ---------------------Grid Graph Info--------------------
[10/06 19:14:25   1353s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 19:14:25   1353s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 19:14:25   1353s] (I)       Site Width          :   400  (dbu)
[10/06 19:14:25   1353s] (I)       Row Height          :  3420  (dbu)
[10/06 19:14:25   1353s] (I)       GCell Width         :  3420  (dbu)
[10/06 19:14:25   1353s] (I)       GCell Height        :  3420  (dbu)
[10/06 19:14:25   1353s] (I)       grid                :   578   412     9
[10/06 19:14:25   1353s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 19:14:25   1353s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 19:14:25   1353s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 19:14:25   1353s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 19:14:25   1353s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 19:14:25   1353s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 19:14:25   1353s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 19:14:25   1353s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 19:14:25   1353s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 19:14:25   1353s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 19:14:25   1353s] (I)       --------------------------------------------------------
[10/06 19:14:25   1353s] 
[10/06 19:14:25   1353s] [NR-eGR] ============ Routing rule table ============
[10/06 19:14:25   1353s] [NR-eGR] Rule id 0. Nets 36254 
[10/06 19:14:25   1353s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 19:14:25   1353s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 19:14:25   1353s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:14:25   1353s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:14:25   1353s] [NR-eGR] Rule id 1. Nets 598 
[10/06 19:14:25   1353s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 19:14:25   1353s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 19:14:25   1353s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 19:14:25   1353s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:14:25   1353s] [NR-eGR] ========================================
[10/06 19:14:25   1353s] [NR-eGR] 
[10/06 19:14:25   1353s] (I)       After initializing earlyGlobalRoute syMemory usage = 2000.2 MB
[10/06 19:14:25   1353s] (I)       Loading and dumping file time : 0.23 seconds
[10/06 19:14:25   1353s] (I)       ============= Initialization =============
[10/06 19:14:25   1353s] (I)       totalPins=159635  totalGlobalPin=159401 (99.85%)
[10/06 19:14:25   1353s] (I)       total 2D Cap : 4516985 = (1590616 H, 2926369 V)
[10/06 19:14:25   1353s] [NR-eGR] Layer group 1: route 555 net(s) in layer range [2, 4]
[10/06 19:14:25   1353s] (I)       ============  Phase 1a Route ============
[10/06 19:14:25   1353s] (I)       Phase 1a runs 0.01 seconds
[10/06 19:14:25   1353s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/06 19:14:25   1353s] (I)       Usage: 51146 = (27827 H, 23319 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.988e+04um V)
[10/06 19:14:25   1353s] (I)       
[10/06 19:14:25   1353s] (I)       ============  Phase 1b Route ============
[10/06 19:14:25   1353s] (I)       Phase 1b runs 0.01 seconds
[10/06 19:14:25   1353s] (I)       Usage: 51146 = (27827 H, 23319 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.988e+04um V)
[10/06 19:14:25   1353s] (I)       
[10/06 19:14:25   1353s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.745966e+04um
[10/06 19:14:25   1353s] (I)       ============  Phase 1c Route ============
[10/06 19:14:25   1353s] (I)       Level2 Grid: 116 x 83
[10/06 19:14:25   1353s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:14:25   1353s] (I)       Usage: 51146 = (27827 H, 23319 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.988e+04um V)
[10/06 19:14:25   1353s] (I)       
[10/06 19:14:25   1353s] (I)       ============  Phase 1d Route ============
[10/06 19:14:25   1353s] (I)       Phase 1d runs 0.01 seconds
[10/06 19:14:25   1353s] (I)       Usage: 51146 = (27827 H, 23319 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.988e+04um V)
[10/06 19:14:25   1353s] (I)       
[10/06 19:14:25   1353s] (I)       ============  Phase 1e Route ============
[10/06 19:14:25   1353s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:14:25   1353s] (I)       Usage: 51146 = (27827 H, 23319 V) = (1.75% H, 0.80% V) = (4.758e+04um H, 3.988e+04um V)
[10/06 19:14:25   1353s] (I)       
[10/06 19:14:25   1353s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.745966e+04um
[10/06 19:14:25   1353s] [NR-eGR] 
[10/06 19:14:25   1353s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:14:25   1353s] (I)       total 2D Cap : 11787221 = (5591787 H, 6195434 V)
[10/06 19:14:25   1353s] [NR-eGR] Layer group 2: route 36297 net(s) in layer range [2, 9]
[10/06 19:14:25   1353s] (I)       ============  Phase 1a Route ============
[10/06 19:14:25   1353s] (I)       Phase 1a runs 0.12 seconds
[10/06 19:14:25   1353s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/06 19:14:25   1353s] (I)       Usage: 855297 = (470501 H, 384796 V) = (8.41% H, 6.21% V) = (8.046e+05um H, 6.580e+05um V)
[10/06 19:14:25   1353s] (I)       
[10/06 19:14:25   1353s] (I)       ============  Phase 1b Route ============
[10/06 19:14:25   1354s] (I)       Phase 1b runs 0.03 seconds
[10/06 19:14:25   1354s] (I)       Usage: 855322 = (470520 H, 384802 V) = (8.41% H, 6.21% V) = (8.046e+05um H, 6.580e+05um V)
[10/06 19:14:25   1354s] (I)       
[10/06 19:14:25   1354s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.375141e+06um
[10/06 19:14:25   1354s] (I)       ============  Phase 1c Route ============
[10/06 19:14:25   1354s] (I)       Level2 Grid: 116 x 83
[10/06 19:14:25   1354s] (I)       Phase 1c runs 0.01 seconds
[10/06 19:14:25   1354s] (I)       Usage: 855322 = (470520 H, 384802 V) = (8.41% H, 6.21% V) = (8.046e+05um H, 6.580e+05um V)
[10/06 19:14:25   1354s] (I)       
[10/06 19:14:25   1354s] (I)       ============  Phase 1d Route ============
[10/06 19:14:25   1354s] (I)       Phase 1d runs 0.11 seconds
[10/06 19:14:25   1354s] (I)       Usage: 855334 = (470526 H, 384808 V) = (8.41% H, 6.21% V) = (8.046e+05um H, 6.580e+05um V)
[10/06 19:14:25   1354s] (I)       
[10/06 19:14:25   1354s] (I)       ============  Phase 1e Route ============
[10/06 19:14:25   1354s] (I)       Phase 1e runs 0.01 seconds
[10/06 19:14:25   1354s] (I)       Usage: 855334 = (470526 H, 384808 V) = (8.41% H, 6.21% V) = (8.046e+05um H, 6.580e+05um V)
[10/06 19:14:25   1354s] (I)       
[10/06 19:14:25   1354s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.375161e+06um
[10/06 19:14:25   1354s] [NR-eGR] 
[10/06 19:14:25   1354s] (I)       Phase 1l runs 0.18 seconds
[10/06 19:14:25   1354s] (I)       ============  Phase 1l Route ============
[10/06 19:14:25   1354s] (I)       
[10/06 19:14:25   1354s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 19:14:25   1354s] [NR-eGR]                OverCon         OverCon         OverCon            
[10/06 19:14:25   1354s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[10/06 19:14:25   1354s] [NR-eGR] Layer            (1-4)           (5-8)           (9-9)    OverCon 
[10/06 19:14:25   1354s] [NR-eGR] ------------------------------------------------------------------
[10/06 19:14:25   1354s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:14:25   1354s] [NR-eGR] Layer2       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:14:25   1354s] [NR-eGR] Layer3     309( 0.17%)      25( 0.01%)       0( 0.00%)   ( 0.19%) 
[10/06 19:14:25   1354s] [NR-eGR] Layer4      35( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[10/06 19:14:25   1354s] [NR-eGR] Layer5     233( 0.13%)       4( 0.00%)       0( 0.00%)   ( 0.13%) 
[10/06 19:14:25   1354s] [NR-eGR] Layer6       6( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:14:25   1354s] [NR-eGR] Layer7      29( 0.01%)      15( 0.01%)       2( 0.00%)   ( 0.02%) 
[10/06 19:14:25   1354s] [NR-eGR] Layer8      22( 0.01%)       1( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 19:14:25   1354s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:14:25   1354s] [NR-eGR] ------------------------------------------------------------------
[10/06 19:14:25   1354s] [NR-eGR] Total      636( 0.04%)      46( 0.00%)       2( 0.00%)   ( 0.04%) 
[10/06 19:14:25   1354s] [NR-eGR] 
[10/06 19:14:25   1354s] (I)       Total Global Routing Runtime: 0.77 seconds
[10/06 19:14:25   1354s] (I)       total 2D Cap : 11793903 = (5593921 H, 6199982 V)
[10/06 19:14:25   1354s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 19:14:25   1354s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 19:14:25   1354s] (I)       ============= track Assignment ============
[10/06 19:14:25   1354s] (I)       extract Global 3D Wires
[10/06 19:14:26   1354s] (I)       Extract Global WL : time=0.02
[10/06 19:14:26   1354s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 19:14:26   1354s] (I)       Initialization real time=0.00 seconds
[10/06 19:14:26   1354s] (I)       Run Multi-thread track assignment
[10/06 19:14:26   1354s] (I)       merging nets...
[10/06 19:14:26   1354s] (I)       merging nets done
[10/06 19:14:26   1354s] (I)       Kernel real time=0.22 seconds
[10/06 19:14:26   1354s] (I)       End Greedy Track Assignment
[10/06 19:14:26   1355s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:14:26   1355s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 158472
[10/06 19:14:26   1355s] [NR-eGR] Layer2(Metal2)(V) length: 2.208911e+05um, number of vias: 208827
[10/06 19:14:26   1355s] [NR-eGR] Layer3(Metal3)(H) length: 5.039733e+05um, number of vias: 107456
[10/06 19:14:26   1355s] [NR-eGR] Layer4(Metal4)(V) length: 3.579572e+05um, number of vias: 15707
[10/06 19:14:26   1355s] [NR-eGR] Layer5(Metal5)(H) length: 2.649120e+05um, number of vias: 2658
[10/06 19:14:26   1355s] [NR-eGR] Layer6(Metal6)(V) length: 3.843637e+04um, number of vias: 1237
[10/06 19:14:26   1355s] [NR-eGR] Layer7(Metal7)(H) length: 2.847908e+04um, number of vias: 1003
[10/06 19:14:26   1355s] [NR-eGR] Layer8(Metal8)(V) length: 5.809127e+04um, number of vias: 351
[10/06 19:14:26   1355s] [NR-eGR] Layer9(Metal9)(H) length: 1.808310e+04um, number of vias: 0
[10/06 19:14:26   1355s] [NR-eGR] Total length: 1.490823e+06um, number of vias: 495711
[10/06 19:14:26   1355s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:14:26   1355s] [NR-eGR] Total clock nets wire length: 8.980218e+04um 
[10/06 19:14:26   1355s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:14:26   1355s] [NR-eGR] End Peak syMemory usage = 1938.3 MB
[10/06 19:14:26   1355s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.70 seconds
[10/06 19:14:26   1355s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.8 real=0:00:01.5)
[10/06 19:14:26   1355s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:26   1355s] UM:                                                                   Leaving CCOpt scope - optDesignGlobalRouteStep
[10/06 19:14:26   1355s] Legalization setup...
[10/06 19:14:26   1355s] Using cell based legalization.
[10/06 19:14:26   1355s] EdiLegalizer::Interface::Instance
[10/06 19:14:26   1355s] EdiLegalizer::Interface::Instance done runtime = 0
[10/06 19:14:26   1355s] EdiLegalizer::Interface::Activate
[10/06 19:14:26   1355s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:14:26   1355s] #spOpts: N=45 
[10/06 19:14:26   1355s] Core basic site is CoreSite
[10/06 19:14:26   1355s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 19:14:26   1355s] Mark StBox On SiteArr starts
[10/06 19:14:26   1355s] Mark StBox On SiteArr ends
[10/06 19:14:26   1355s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1932.4MB).
[10/06 19:14:26   1355s] EdiLegalizer::Interface::Activate done runtime = 0.15
[10/06 19:14:26   1355s] Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.1)
[10/06 19:14:26   1355s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:26   1355s] UM:                                                                   Legalization setup
[10/06 19:14:26   1355s] Validating CTS configuration...
[10/06 19:14:26   1355s] Non-default CCOpt properties:
[10/06 19:14:26   1355s] buffer_cells is set for at least one key
[10/06 19:14:26   1355s] clock_gating_cells is set for at least one key
[10/06 19:14:26   1355s] route_type is set for at least one key
[10/06 19:14:26   1355s] source_max_capacitance is set for at least one key
[10/06 19:14:26   1355s] target_insertion_delay is set for at least one key
[10/06 19:14:26   1355s] Route type trimming info:
[10/06 19:14:26   1355s]   No route type modifications were made.
[10/06 19:14:26   1355s] Library Trimming...
[10/06 19:14:26   1355s] (I)       Initializing Steiner engine. 
[10/06 19:14:26   1355s] (I)       Reading DB...
[10/06 19:14:26   1355s] (I)       Number of ignored instance 0
[10/06 19:14:26   1355s] (I)       numMoveCells=36251, numMacros=4  numPads=1211  numMultiRowHeightInsts=0
[10/06 19:14:26   1355s] (I)       Identified Clock instances: Flop 11535, Clock buffer/inverter 0, Gate 36
[10/06 19:14:26   1355s] (I)       before initializing RouteDB syMemory usage = 1954.2 MB
[10/06 19:14:26   1355s] (I)       congestionReportName   : 
[10/06 19:14:26   1355s] (I)       layerRangeFor2DCongestion : 
[10/06 19:14:26   1355s] (I)       buildTerm2TermWires    : 1
[10/06 19:14:26   1355s] (I)       doTrackAssignment      : 0
[10/06 19:14:26   1355s] (I)       dumpBookshelfFiles     : 0
[10/06 19:14:26   1355s] (I)       numThreads             : 1
[10/06 19:14:26   1355s] (I)       bufferingAwareRouting  : true
[10/06 19:14:26   1355s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 19:14:26   1355s] (I)       honorPin               : false
[10/06 19:14:26   1355s] (I)       honorPinGuide          : true
[10/06 19:14:26   1355s] (I)       honorPartition         : false
[10/06 19:14:26   1355s] (I)       allowPartitionCrossover: false
[10/06 19:14:26   1355s] (I)       honorSingleEntry       : true
[10/06 19:14:26   1355s] (I)       honorSingleEntryStrong : true
[10/06 19:14:26   1355s] (I)       handleViaSpacingRule   : false
[10/06 19:14:26   1355s] (I)       handleEolSpacingRule   : true
[10/06 19:14:26   1355s] (I)       PDConstraint           : none
[10/06 19:14:26   1355s] (I)       expBetterNDRHandling   : true
[10/06 19:14:26   1355s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 19:14:26   1355s] (I)       routingEffortLevel     : 3
[10/06 19:14:26   1355s] (I)       effortLevel            : standard
[10/06 19:14:26   1355s] [NR-eGR] minRouteLayer          : 2
[10/06 19:14:26   1355s] [NR-eGR] maxRouteLayer          : 127
[10/06 19:14:26   1355s] (I)       relaxedTopLayerCeiling : 127
[10/06 19:14:26   1355s] (I)       relaxedBottomLayerFloor: 2
[10/06 19:14:26   1355s] (I)       numRowsPerGCell        : 1
[10/06 19:14:26   1355s] (I)       speedUpLargeDesign     : 0
[10/06 19:14:26   1355s] (I)       multiThreadingTA       : 1
[10/06 19:14:26   1355s] (I)       blkAwareLayerSwitching : 1
[10/06 19:14:26   1355s] (I)       optimizationMode       : false
[10/06 19:14:26   1355s] (I)       routeSecondPG          : false
[10/06 19:14:26   1355s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 19:14:26   1355s] (I)       detourLimitForLayerRelax: 0.00
[10/06 19:14:26   1355s] (I)       punchThroughDistance   : 2147483647.00
[10/06 19:14:26   1355s] (I)       scenicBound            : 1.15
[10/06 19:14:26   1355s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 19:14:26   1355s] (I)       source-to-sink ratio   : 0.30
[10/06 19:14:26   1355s] (I)       targetCongestionRatioH : 1.00
[10/06 19:14:26   1355s] (I)       targetCongestionRatioV : 1.00
[10/06 19:14:26   1355s] (I)       layerCongestionRatio   : 1.00
[10/06 19:14:26   1355s] (I)       m1CongestionRatio      : 0.10
[10/06 19:14:26   1355s] (I)       m2m3CongestionRatio    : 0.70
[10/06 19:14:26   1355s] (I)       localRouteEffort       : 1.00
[10/06 19:14:26   1355s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 19:14:26   1355s] (I)       supplyScaleFactorH     : 1.00
[10/06 19:14:26   1355s] (I)       supplyScaleFactorV     : 1.00
[10/06 19:14:26   1355s] (I)       highlight3DOverflowFactor: 0.00
[10/06 19:14:26   1355s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 19:14:26   1355s] (I)       routeVias              : 
[10/06 19:14:26   1355s] (I)       readTROption           : true
[10/06 19:14:26   1355s] (I)       extraSpacingFactor     : 1.00
[10/06 19:14:26   1355s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 19:14:26   1355s] (I)       routeSelectedNetsOnly  : false
[10/06 19:14:26   1355s] (I)       clkNetUseMaxDemand     : false
[10/06 19:14:26   1355s] (I)       extraDemandForClocks   : 0
[10/06 19:14:26   1355s] (I)       steinerRemoveLayers    : false
[10/06 19:14:26   1355s] (I)       demoteLayerScenicScale : 1.00
[10/06 19:14:26   1355s] (I)       nonpreferLayerCostScale : 100.00
[10/06 19:14:26   1355s] (I)       similarTopologyRoutingFast : true
[10/06 19:14:26   1355s] (I)       spanningTreeRefinement : false
[10/06 19:14:26   1355s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 19:14:26   1355s] (I)       starting read tracks
[10/06 19:14:26   1355s] (I)       build grid graph
[10/06 19:14:26   1355s] (I)       build grid graph start
[10/06 19:14:26   1355s] [NR-eGR] Layer1 has no routable track
[10/06 19:14:26   1355s] [NR-eGR] Layer2 has single uniform track structure
[10/06 19:14:26   1355s] [NR-eGR] Layer3 has single uniform track structure
[10/06 19:14:26   1355s] [NR-eGR] Layer4 has single uniform track structure
[10/06 19:14:26   1355s] [NR-eGR] Layer5 has single uniform track structure
[10/06 19:14:26   1355s] [NR-eGR] Layer6 has single uniform track structure
[10/06 19:14:26   1355s] [NR-eGR] Layer7 has single uniform track structure
[10/06 19:14:26   1355s] [NR-eGR] Layer8 has single uniform track structure
[10/06 19:14:26   1355s] [NR-eGR] Layer9 has single uniform track structure
[10/06 19:14:26   1355s] (I)       build grid graph end
[10/06 19:14:26   1355s] (I)       numViaLayers=9
[10/06 19:14:26   1355s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 19:14:26   1355s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 19:14:26   1355s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 19:14:26   1355s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 19:14:26   1355s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 19:14:26   1355s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 19:14:26   1355s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 19:14:26   1355s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 19:14:26   1355s] (I)       end build via table
[10/06 19:14:26   1355s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 19:14:26   1355s] (I)       readDataFromPlaceDB
[10/06 19:14:26   1355s] (I)       Read net information..
[10/06 19:14:26   1355s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[10/06 19:14:26   1355s] (I)       Read testcase time = 0.000 seconds
[10/06 19:14:26   1355s] 
[10/06 19:14:26   1355s] (I)       read default dcut vias
[10/06 19:14:26   1355s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 19:14:26   1355s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 19:14:26   1355s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 19:14:26   1355s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 19:14:26   1355s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 19:14:26   1355s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 19:14:26   1355s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 19:14:26   1355s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 19:14:26   1355s] (I)       build grid graph start
[10/06 19:14:26   1355s] (I)       build grid graph end
[10/06 19:14:26   1355s] (I)       Model blockage into capacity
[10/06 19:14:26   1355s] (I)       Read numBlocks=28739  numPreroutedWires=0  numCapScreens=0
[10/06 19:14:26   1355s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 19:14:26   1355s] (I)       blocked area on Layer2 : 776255366400  (27.84%)
[10/06 19:14:26   1355s] (I)       blocked area on Layer3 : 763689800400  (27.39%)
[10/06 19:14:26   1355s] (I)       blocked area on Layer4 : 732019030800  (26.26%)
[10/06 19:14:26   1355s] (I)       blocked area on Layer5 : 763474617600  (27.39%)
[10/06 19:14:26   1355s] (I)       blocked area on Layer6 : 732019030800  (26.26%)
[10/06 19:14:26   1355s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 19:14:26   1355s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 19:14:26   1355s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 19:14:26   1355s] (I)       Modeling time = 0.090 seconds
[10/06 19:14:26   1355s] 
[10/06 19:14:26   1355s] (I)       Moved 0 terms for better access 
[10/06 19:14:26   1355s] (I)       Number of ignored nets = 0
[10/06 19:14:26   1355s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 19:14:26   1355s] (I)       Number of clock nets = 0.  Ignored: No
[10/06 19:14:26   1355s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 19:14:26   1355s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 19:14:26   1355s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 19:14:26   1355s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 19:14:26   1355s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 19:14:26   1355s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 19:14:26   1355s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 19:14:26   1355s] (I)       Constructing bin map
[10/06 19:14:26   1355s] (I)       Initialize bin information with width=6840 height=6840
[10/06 19:14:26   1355s] (I)       Done constructing bin map
[10/06 19:14:26   1355s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1954.2 MB
[10/06 19:14:26   1355s] (I)       Ndr track 0 does not exist
[10/06 19:14:26   1355s] (I)       Layer1  viaCost=200.00
[10/06 19:14:26   1355s] (I)       Layer2  viaCost=200.00
[10/06 19:14:26   1355s] (I)       Layer3  viaCost=100.00
[10/06 19:14:26   1355s] (I)       Layer4  viaCost=100.00
[10/06 19:14:26   1355s] (I)       Layer5  viaCost=200.00
[10/06 19:14:26   1355s] (I)       Layer6  viaCost=300.00
[10/06 19:14:26   1355s] (I)       Layer7  viaCost=300.00
[10/06 19:14:26   1355s] (I)       Layer8  viaCost=300.00
[10/06 19:14:26   1355s] (I)       ---------------------Grid Graph Info--------------------
[10/06 19:14:26   1355s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 19:14:26   1355s] (I)       core area           :  (50000, 50160) - (1926800, 1360020)
[10/06 19:14:26   1355s] (I)       Site Width          :   400  (dbu)
[10/06 19:14:26   1355s] (I)       Row Height          :  3420  (dbu)
[10/06 19:14:26   1355s] (I)       GCell Width         :  3420  (dbu)
[10/06 19:14:26   1355s] (I)       GCell Height        :  3420  (dbu)
[10/06 19:14:26   1355s] (I)       grid                :   578   412     9
[10/06 19:14:26   1355s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 19:14:26   1355s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 19:14:26   1355s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 19:14:26   1355s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 19:14:26   1355s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 19:14:26   1355s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 19:14:26   1355s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 19:14:26   1355s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 19:14:26   1355s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 19:14:26   1355s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 19:14:26   1355s] (I)       --------------------------------------------------------
[10/06 19:14:26   1355s] 
[10/06 19:14:26   1355s] [NR-eGR] ============ Routing rule table ============
[10/06 19:14:26   1355s] [NR-eGR] Rule id 0. Nets 0 
[10/06 19:14:26   1355s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 19:14:26   1355s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 19:14:26   1355s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:14:26   1355s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:14:26   1355s] [NR-eGR] ========================================
[10/06 19:14:26   1355s] [NR-eGR] 
[10/06 19:14:26   1355s] (I)       After initializing earlyGlobalRoute syMemory usage = 1967.4 MB
[10/06 19:14:26   1355s] (I)       Loading and dumping file time : 0.17 seconds
[10/06 19:14:26   1355s] (I)       total 2D Cap : 11649758 = (5597787 H, 6051971 V)
[10/06 19:14:26   1355s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 19:14:26   1355s] Updating RC grid for preRoute extraction ...
[10/06 19:14:26   1355s] Initializing multi-corner capacitance tables ... 
[10/06 19:14:27   1356s] Initializing multi-corner resistance tables ...
[10/06 19:14:27   1356s] End AAE Lib Interpolated Model. (MEM=1982.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:14:27   1356s]   Library trimming buffers in power domain auto-default and half-corner slow_max:setup.late removed 0 of 2 cells
[10/06 19:14:27   1356s] Original list had 2 cells:
[10/06 19:14:27   1356s] CLKBUFX12 CLKBUFX8 
[10/06 19:14:27   1356s] Library trimming was not able to trim any cells:
[10/06 19:14:27   1356s] CLKBUFX12 CLKBUFX8 
[10/06 19:14:27   1356s]   Library trimming inverters in power domain auto-default and half-corner slow_max:setup.late removed 0 of 8 cells
[10/06 19:14:27   1356s] Original list had 8 cells:
[10/06 19:14:27   1356s] INVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 
[10/06 19:14:27   1356s] Library trimming was not able to trim any cells:
[10/06 19:14:27   1356s] INVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 
[10/06 19:14:27   1356s] Library Trimming done.
[10/06 19:14:27   1356s] Library Trimming...
[10/06 19:14:27   1356s] Library Trimming done.
[10/06 19:14:27   1356s] Library Trimming...
[10/06 19:14:27   1356s] Library Trimming done.
[10/06 19:14:27   1356s] Clock tree balancer configuration for clock_trees div_clk my_clk test_clk:
[10/06 19:14:27   1356s] Non-default CCOpt properties for clock tree div_clk:
[10/06 19:14:27   1356s]   route_type (leaf): clkroute (default: default)
[10/06 19:14:27   1356s]   route_type (trunk): clkroute (default: default)
[10/06 19:14:27   1356s]   route_type (top): default_route_type_nonleaf (default: default)
[10/06 19:14:27   1356s] Library Trimming...
[10/06 19:14:27   1356s]   For power domain auto-default:
[10/06 19:14:27   1356s]     Buffers:     CLKBUFX12 CLKBUFX8 
[10/06 19:14:27   1356s]     Inverters:   INVX20 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 
[10/06 19:14:27   1356s]     Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[10/06 19:14:27   1356s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 417077.454um^2
[10/06 19:14:27   1356s]   Top Routing info:
[10/06 19:14:27   1356s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[10/06 19:14:27   1356s]     Unshielded; Mask Constraint: 0; Source: route_type.
[10/06 19:14:27   1356s]   Trunk/Leaf Routing info:
[10/06 19:14:27   1356s]     Route-type name: clkroute; Top/bottom preferred layer name: Metal6/Metal5; 
[10/06 19:14:27   1356s]     Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[10/06 19:14:27   1356s]   For timing_corner slow_max:setup, late:
[10/06 19:14:27   1356s]     Slew time target (leaf):    0.104ns
[10/06 19:14:27   1356s]     Slew time target (trunk):   0.104ns
[10/06 19:14:27   1356s]     Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[10/06 19:14:27   1356s]     Buffer unit delay for power domain auto-default:   0.084ns
[10/06 19:14:27   1356s]     Buffer max distance for power domain auto-default: 402.791um
[10/06 19:14:27   1356s]   Fastest wire driving cells and distances for power domain auto-default:
[10/06 19:14:27   1356s]     Buffer    : {lib_cell:CLKBUFX12, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=402.791um, saturatedSlew=0.092ns, speed=3129.689um per ns, cellArea=12.736um^2 per 1000um}
[10/06 19:14:27   1356s]     Inverter  : {lib_cell:INVX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=539.355um, saturatedSlew=0.092ns, speed=6888.314um per ns, cellArea=12.048um^2 per 1000um}
[10/06 19:14:27   1356s]     Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=slow_max:setup.late, optimalDrivingDistance=554.074um, saturatedSlew=0.095ns, speed=1570.950um per ns, cellArea=27.159um^2 per 1000um}
[10/06 19:14:27   1356s] Library Trimming done.
[10/06 19:14:27   1356s] Library Trimming...
[10/06 19:14:27   1356s] Library Trimming done.
[10/06 19:14:27   1356s] Library Trimming...
[10/06 19:14:27   1356s] Library Trimming done.
[10/06 19:14:27   1356s] 
[10/06 19:14:27   1356s] Logic Sizing Table:
[10/06 19:14:27   1356s] 
[10/06 19:14:27   1356s] -------------------------------------------------------------------
[10/06 19:14:27   1356s] Cell     Instance count    Source         Eligible library cells
[10/06 19:14:27   1356s] -------------------------------------------------------------------
[10/06 19:14:27   1356s] MX2X4          2           library set    {MX2X8 MX2X6 MX2X4 MX2X2}
[10/06 19:14:27   1356s] -------------------------------------------------------------------
[10/06 19:14:27   1356s] 
[10/06 19:14:27   1356s] 
[10/06 19:14:28   1357s] Clock tree balancer configuration for skew_group my_clk/functional_func_slow_max:
[10/06 19:14:28   1357s]   Sources:                     pin clk
[10/06 19:14:28   1357s]   Total number of sinks:       11537
[10/06 19:14:28   1357s]   Delay constrained sinks:     11536
[10/06 19:14:28   1357s]   Non-leaf sinks:              0
[10/06 19:14:28   1357s]   Ignore pins:                 0
[10/06 19:14:28   1357s]  Timing corner slow_max:setup.late:
[10/06 19:14:28   1357s]   Skew target:                 0.084ns
[10/06 19:14:28   1357s]   Insertion delay target:      1.007ns
[10/06 19:14:28   1357s] Clock tree balancer configuration for skew_group test_clk/functional_func_slow_max:
[10/06 19:14:28   1357s]   Sources:                     pin scan_clk
[10/06 19:14:28   1357s]   Total number of sinks:       11537
[10/06 19:14:28   1357s]   Delay constrained sinks:     11536
[10/06 19:14:28   1357s]   Non-leaf sinks:              0
[10/06 19:14:28   1357s]   Ignore pins:                 0
[10/06 19:14:28   1357s]  Timing corner slow_max:setup.late:
[10/06 19:14:28   1357s]   Skew target:                 0.084ns
[10/06 19:14:28   1357s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree div_clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/06 19:14:28   1357s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree div_clk: preferred layers Metal5-Metal6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/06 19:14:28   1357s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree div_clk: preferred layers Metal5-Metal6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/06 19:14:28   1357s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree my_clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/06 19:14:28   1357s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree my_clk: preferred layers Metal5-Metal6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/06 19:14:28   1357s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree my_clk: preferred layers Metal5-Metal6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/06 19:14:28   1357s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree test_clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/06 19:14:28   1357s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree test_clk: preferred layers Metal5-Metal6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/06 19:14:28   1357s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree test_clk: preferred layers Metal5-Metal6 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[10/06 19:14:28   1357s] Primary reporting skew group is skew_group my_clk/functional_func_slow_max with 11537 clock sinks.
[10/06 19:14:28   1357s] 
[10/06 19:14:28   1357s] Via Selection for Estimated Routes (rule default):
[10/06 19:14:28   1357s] 
[10/06 19:14:28   1357s] --------------------------------------------------------------
[10/06 19:14:28   1357s] Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[10/06 19:14:28   1357s] Range                  (Ohm)    (fF)     (fs)     Only
[10/06 19:14:28   1357s] --------------------------------------------------------------
[10/06 19:14:28   1357s] M1-M2    VIA12_1C_H    8.860    0.010    0.089    false
[10/06 19:14:28   1357s] M2-M3    VIA23_1C_V    8.860    0.009    0.076    false
[10/06 19:14:28   1357s] M3-M4    VIA34_1C_H    8.860    0.009    0.076    false
[10/06 19:14:28   1357s] M4-M5    VIA45_1C_H    8.860    0.009    0.076    false
[10/06 19:14:28   1357s] M5-M6    VIA5_0_VH     8.860    0.010    0.091    false
[10/06 19:14:28   1357s] M6-M7    VIA6_0_HV     8.860    0.070    0.621    false
[10/06 19:14:28   1357s] M7-M8    VIA7_0_VH     8.860    0.070    0.621    false
[10/06 19:14:28   1357s] M8-M9    VIA8_0_VH     0.376    0.127    0.048    false
[10/06 19:14:28   1357s] --------------------------------------------------------------
[10/06 19:14:28   1357s] 
[10/06 19:14:28   1357s] Via Selection for Estimated Routes (rule 2w2s):
[10/06 19:14:28   1357s] 
[10/06 19:14:28   1357s] --------------------------------------------------------------
[10/06 19:14:28   1357s] Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[10/06 19:14:28   1357s] Range                  (Ohm)    (fF)     (fs)     Only
[10/06 19:14:28   1357s] --------------------------------------------------------------
[10/06 19:14:28   1357s] M1-M2    VIA12_1C_H    8.860    0.010    0.089    false
[10/06 19:14:28   1357s] M2-M3    VIA23_1C_V    8.860    0.009    0.076    false
[10/06 19:14:28   1357s] M3-M4    VIA34_1C_H    8.860    0.009    0.076    false
[10/06 19:14:28   1357s] M4-M5    VIA45_1C_H    8.860    0.009    0.076    false
[10/06 19:14:28   1357s] M5-M6    VIA5_0_VH     8.860    0.010    0.091    false
[10/06 19:14:28   1357s] M6-M7    VIA6_0_HV     8.860    0.070    0.621    false
[10/06 19:14:28   1357s] M7-M8    VIA7_0_VH     8.860    0.070    0.621    false
[10/06 19:14:28   1357s] M8-M9    VIA8_0_VH     0.376    0.127    0.048    false
[10/06 19:14:28   1357s] --------------------------------------------------------------
[10/06 19:14:28   1357s] 
[10/06 19:14:28   1357s] No ideal or dont_touch nets found in the clock tree
[10/06 19:14:28   1357s] Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:02.1)
[10/06 19:14:28   1357s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:28   1357s] UM:                                                                   Validating CTS configuration
[10/06 19:14:28   1357s] Adding exclusion drivers (these will be instances of the smallest area library cells).
[10/06 19:14:28   1357s] No exclusion drivers are needed.
[10/06 19:14:28   1357s] Adding driver cell for primary IO roots...
[10/06 19:14:28   1357s] Maximizing clock DAG abstraction...
[10/06 19:14:28   1357s] Maximizing clock DAG abstraction done.
[10/06 19:14:28   1357s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:04.0 real=0:00:04.0)
[10/06 19:14:28   1357s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:28   1357s] UM:                                                                   CCOpt::Phase::PreparingToBalance
[10/06 19:14:28   1357s] Synthesizing clock trees...
[10/06 19:14:28   1357s]   Preparing To Balance...
[10/06 19:14:28   1357s] EdiLegalizer::Interface::Deactivate
[10/06 19:14:28   1357s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:14:28   1357s] EdiLegalizer::Interface::Deactivate done runtime = 0.03
[10/06 19:14:28   1357s] EdiLegalizer::Interface::Reactivate
[10/06 19:14:28   1357s] EdiLegalizer::Interface::Activate
[10/06 19:14:29   1357s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:14:29   1357s] #spOpts: N=45 
[10/06 19:14:29   1357s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2065.1MB).
[10/06 19:14:29   1357s] EdiLegalizer::Interface::Activate done runtime = 0.18
[10/06 19:14:29   1357s] EdiLegalizer::Interface::Reactivate done runtime = 0.18
[10/06 19:14:29   1357s]   Library trimming clock gates in power domain auto-default and half-corner slow_max:setup.late removed 0 of 8 cells
[10/06 19:14:29   1357s] Original list had 8 cells:
[10/06 19:14:29   1357s] TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[10/06 19:14:29   1357s] Library trimming was not able to trim any cells:
[10/06 19:14:29   1357s] TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[10/06 19:14:29   1357s]   Merging duplicate siblings in DAG...
[10/06 19:14:29   1357s]     Clock DAG stats before merging:
[10/06 19:14:29   1357s]       cell counts      : b=0, i=0, icg=36, nicg=0, l=2, total=38
[10/06 19:14:29   1357s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=358.416um^2, nicg=0.000um^2, l=8.208um^2, total=366.624um^2
[10/06 19:14:29   1357s]     Clock DAG library cell distribution before merging {count}:
[10/06 19:14:29   1357s]        ICGs: TLATNTSCAX12: 21 TLATNTSCAX8: 1 TLATNTSCAX6: 14 
[10/06 19:14:29   1357s]      Logics: MX2X4: 2 
[10/06 19:14:29   1357s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:29   1357s] UM:                                                                   before merging
[10/06 19:14:29   1357s]     Resynthesising clock tree into netlist...
[10/06 19:14:32   1360s]       Reset timing graph...
[10/06 19:14:32   1360s] Ignoring AAE DB Resetting ...
[10/06 19:14:32   1360s]       Reset timing graph done.
[10/06 19:14:32   1360s]     Resynthesising clock tree into netlist done.
[10/06 19:14:32   1360s]     
[10/06 19:14:32   1360s]     Clock gate merging summary:
[10/06 19:14:32   1360s]     
[10/06 19:14:32   1360s]     ----------------------------------------------------------
[10/06 19:14:32   1360s]     Description                          Number of occurrences
[10/06 19:14:32   1360s]     ----------------------------------------------------------
[10/06 19:14:32   1360s]     Total clock gates                             36
[10/06 19:14:32   1360s]     Globally unique enables                       34
[10/06 19:14:32   1360s]     Potentially mergeable clock gates              2
[10/06 19:14:32   1360s]     Actually merged clock gates                    0
[10/06 19:14:32   1360s]     ----------------------------------------------------------
[10/06 19:14:32   1360s]     
[10/06 19:14:32   1360s]     -------------------------------------------------------
[10/06 19:14:32   1360s]     Cannot merge reason               Number of occurrences
[10/06 19:14:32   1360s]     -------------------------------------------------------
[10/06 19:14:32   1360s]     GloballyUnique                             32
[10/06 19:14:32   1360s]     ClockGateMergingDisabledOnTree              4
[10/06 19:14:32   1360s]     -------------------------------------------------------
[10/06 19:14:32   1360s]     
[10/06 19:14:32   1360s]     Clock logic merging summary:
[10/06 19:14:32   1360s]     
[10/06 19:14:32   1360s]     -----------------------------------------------------------
[10/06 19:14:32   1360s]     Description                           Number of occurrences
[10/06 19:14:32   1360s]     -----------------------------------------------------------
[10/06 19:14:32   1360s]     Total clock logics                              2
[10/06 19:14:32   1360s]     Globally unique logic expressions               2
[10/06 19:14:32   1360s]     Potentially mergeable clock logics              0
[10/06 19:14:32   1360s]     Actually merged clock logics                    0
[10/06 19:14:32   1360s]     -----------------------------------------------------------
[10/06 19:14:32   1360s]     
[10/06 19:14:32   1360s]     --------------------------------------------
[10/06 19:14:32   1360s]     Cannot merge reason    Number of occurrences
[10/06 19:14:32   1360s]     --------------------------------------------
[10/06 19:14:32   1360s]     GloballyUnique                   2
[10/06 19:14:32   1360s]     --------------------------------------------
[10/06 19:14:32   1360s]     
[10/06 19:14:32   1360s]     Disconnecting clock tree from netlist...
[10/06 19:14:32   1360s]     Disconnecting clock tree from netlist done.
[10/06 19:14:32   1360s]   Merging duplicate siblings in DAG done.
[10/06 19:14:32   1360s]   Preparing To Balance done. (took cpu=0:00:03.1 real=0:00:03.1)
[10/06 19:14:32   1360s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:32   1360s] UM:                                                                   Preparing To Balance
[10/06 19:14:32   1360s]   CCOpt::Phase::Construction...
[10/06 19:14:32   1360s]   Stage::Clustering...
[10/06 19:14:32   1360s]   Clustering...
[10/06 19:14:32   1360s]     Initialize for clustering...
[10/06 19:14:32   1360s]     Clock DAG stats before clustering:
[10/06 19:14:32   1360s]       cell counts      : b=0, i=0, icg=36, nicg=0, l=2, total=38
[10/06 19:14:32   1360s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=541.728um^2, nicg=0.000um^2, l=11.628um^2, total=553.356um^2
[10/06 19:14:32   1360s]     Clock DAG library cell distribution before clustering {count}:
[10/06 19:14:32   1360s]        ICGs: TLATNTSCAX20: 36 
[10/06 19:14:32   1360s]      Logics: MX2X8: 2 
[10/06 19:14:32   1360s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:32   1360s] UM:                                                                   before clustering
[10/06 19:14:32   1360s]     Computing max distances from locked parents...
[10/06 19:14:32   1360s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[10/06 19:14:32   1360s]     Computing max distances from locked parents done.
[10/06 19:14:32   1360s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/06 19:14:32   1360s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:32   1360s] UM:                                                                   Initialize for clustering
[10/06 19:14:32   1360s]     Bottom-up phase...
[10/06 19:14:32   1360s]     Clustering clock_tree test_clk...
[10/06 19:14:32   1360s] End AAE Lib Interpolated Model. (MEM=2108.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:14:45   1374s]     Clustering clock_tree test_clk done.
[10/06 19:14:45   1374s]     Clustering clock_tree my_clk...
[10/06 19:14:45   1374s]       Clustering clock_tree div_clk...
[10/06 19:14:45   1374s]       Clustering clock_tree div_clk done.
[10/06 19:14:45   1374s]     Clustering clock_tree my_clk done.
[10/06 19:14:45   1374s]     Clock DAG stats after bottom-up phase:
[10/06 19:14:45   1374s]       cell counts      : b=264, i=0, icg=36, nicg=0, l=2, total=302
[10/06 19:14:45   1374s]       cell areas       : b=1346.112um^2, i=0.000um^2, icg=351.918um^2, nicg=0.000um^2, l=11.628um^2, total=1709.658um^2
[10/06 19:14:45   1374s]     Clock DAG library cell distribution after bottom-up phase {count}:
[10/06 19:14:45   1374s]        Bufs: CLKBUFX12: 258 CLKBUFX8: 6 
[10/06 19:14:45   1374s]        ICGs: TLATNTSCAX20: 10 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 1 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:14:45   1374s]      Logics: MX2X8: 2 
[10/06 19:14:45   1374s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:45   1374s] UM:                                                                   after bottom-up phase
[10/06 19:14:45   1374s]     Bottom-up phase done. (took cpu=0:00:13.7 real=0:00:13.7)
[10/06 19:14:45   1374s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:45   1374s] UM:                                                                   Bottom-up phase
[10/06 19:14:45   1374s]     Legalizing clock trees...
[10/06 19:14:45   1374s]     Resynthesising clock tree into netlist...
[10/06 19:14:49   1377s]       Reset timing graph...
[10/06 19:14:49   1377s] Ignoring AAE DB Resetting ...
[10/06 19:14:49   1377s]       Reset timing graph done.
[10/06 19:14:49   1377s]     Resynthesising clock tree into netlist done.
[10/06 19:14:49   1377s]     Commiting net attributes....
[10/06 19:14:49   1377s]     Commiting net attributes. done.
[10/06 19:14:49   1377s]     Leaving CCOpt scope - ClockRefiner...
[10/06 19:14:49   1377s] EdiLegalizer::Interface::Instance
[10/06 19:14:49   1377s] EdiLegalizer::Interface::Instance done runtime = 0
[10/06 19:14:49   1377s] EdiLegalizer::Interface::Deactivate
[10/06 19:14:49   1377s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:14:49   1377s] EdiLegalizer::Interface::Deactivate done runtime = 0.04
[10/06 19:14:49   1377s]     Performing a single pass refine place with FGC disabled for datapath.
[10/06 19:14:49   1377s] #spOpts: N=45 
[10/06 19:14:49   1377s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2198.6MB).
[10/06 19:14:49   1377s] *** Starting refinePlace (0:22:57 mem=2198.6M) ***
[10/06 19:14:49   1377s] Total net bbox length = 1.203e+06 (6.827e+05 5.206e+05) (ext = 7.743e+04)
[10/06 19:14:49   1377s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:14:49   1377s] Starting refinePlace ...
[10/06 19:14:49   1377s] default core: bins with density >  0.75 = 0.326 % ( 7 / 2145 )
[10/06 19:14:49   1377s] Density distribution unevenness ratio = 21.658%
[10/06 19:14:49   1378s]   Spread Effort: high, standalone mode, useDDP on.
[10/06 19:14:49   1378s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2168.3MB) @(0:22:57 - 0:22:58).
[10/06 19:14:49   1378s] Move report: preRPlace moves 742 insts, mean move: 1.30 um, max move: 4.11 um
[10/06 19:14:49   1378s] 	Max move on inst (ahbmi_out_reg_3_hrdata_19/DFF): (308.60, 285.00) --> (311.00, 283.29)
[10/06 19:14:49   1378s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[10/06 19:14:49   1378s] wireLenOptFixPriorityInst 11532 inst fixed
[10/06 19:14:50   1378s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:14:50   1378s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2168.3MB) @(0:22:58 - 0:22:58).
[10/06 19:14:50   1378s] Move report: Detail placement moves 742 insts, mean move: 1.30 um, max move: 4.11 um
[10/06 19:14:50   1378s] 	Max move on inst (ahbmi_out_reg_3_hrdata_19/DFF): (308.60, 285.00) --> (311.00, 283.29)
[10/06 19:14:50   1378s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2168.3MB
[10/06 19:14:50   1378s] Statistics of distance of Instance movement in refine placement:
[10/06 19:14:50   1378s]   maximum (X+Y) =         4.11 um
[10/06 19:14:50   1378s]   inst (ahbmi_out_reg_3_hrdata_19/DFF) with max move: (308.6, 285) -> (311, 283.29)
[10/06 19:14:50   1378s]   mean    (X+Y) =         1.30 um
[10/06 19:14:50   1378s] Summary Report:
[10/06 19:14:50   1378s] Instances move: 742 (out of 36001 movable)
[10/06 19:14:50   1378s] Instances flipped: 0
[10/06 19:14:50   1378s] Mean displacement: 1.30 um
[10/06 19:14:50   1378s] Max displacement: 4.11 um (Instance: ahbmi_out_reg_3_hrdata_19/DFF) (308.6, 285) -> (311, 283.29)
[10/06 19:14:50   1378s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
[10/06 19:14:50   1378s] Total instances moved : 742
[10/06 19:14:50   1378s] Total net bbox length = 1.204e+06 (6.829e+05 5.208e+05) (ext = 7.744e+04)
[10/06 19:14:50   1378s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2168.3MB
[10/06 19:14:50   1378s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=2168.3MB) @(0:22:57 - 0:22:58).
[10/06 19:14:50   1378s] *** Finished refinePlace (0:22:58 mem=2168.3M) ***
[10/06 19:14:50   1378s]     Moved 350 and flipped 155 of 11839 clock instance(s) during refinement.
[10/06 19:14:50   1378s]     The largest move was 4.11 microns for ahbmi_out_reg_3_hrdata_19/DFF.
[10/06 19:14:50   1378s] Moved 32 and flipped 5 of 302 clock instances (excluding sinks) during refinement
[10/06 19:14:50   1378s] The largest move for clock insts (excluding sinks) was 4 microns. The inst with this movement was proc0/cmem0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A360d7
[10/06 19:14:50   1378s] Moved 318 and flipped 150 of 11537 clock sinks during refinement.
[10/06 19:14:50   1378s] The largest move for clock sinks was 4.11 microns. The inst with this movement was ahbmi_out_reg_3_hrdata_19/DFF
[10/06 19:14:50   1378s] EdiLegalizer::Interface::Instance
[10/06 19:14:50   1378s] EdiLegalizer::Interface::Instance done runtime = 0
[10/06 19:14:50   1378s] EdiLegalizer::Interface::Reactivate
[10/06 19:14:50   1378s] EdiLegalizer::Interface::Activate
[10/06 19:14:50   1378s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:14:50   1378s] #spOpts: N=45 
[10/06 19:14:50   1378s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2168.3MB).
[10/06 19:14:50   1378s] EdiLegalizer::Interface::Activate done runtime = 0.18
[10/06 19:14:50   1378s] EdiLegalizer::Interface::Reactivate done runtime = 0.18
[10/06 19:14:50   1378s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:01.0)
[10/06 19:14:50   1378s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:50   1378s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[10/06 19:14:50   1378s]     Disconnecting clock tree from netlist...
[10/06 19:14:50   1378s]     Disconnecting clock tree from netlist done.
[10/06 19:14:50   1378s] EdiLegalizer::Interface::Deactivate
[10/06 19:14:50   1378s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:14:50   1378s] EdiLegalizer::Interface::Deactivate done runtime = 0.04
[10/06 19:14:50   1378s] EdiLegalizer::Interface::Reactivate
[10/06 19:14:50   1378s] EdiLegalizer::Interface::Activate
[10/06 19:14:50   1378s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:14:50   1378s] #spOpts: N=45 
[10/06 19:14:50   1378s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2168.3MB).
[10/06 19:14:50   1378s] EdiLegalizer::Interface::Activate done runtime = 0.18
[10/06 19:14:50   1378s] EdiLegalizer::Interface::Reactivate done runtime = 0.18
[10/06 19:14:50   1378s] End AAE Lib Interpolated Model. (MEM=2168.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:14:50   1379s]     
[10/06 19:14:50   1379s]     Clock tree legalization - Histogram:
[10/06 19:14:50   1379s]     ====================================
[10/06 19:14:50   1379s]     
[10/06 19:14:50   1379s]     --------------------------------
[10/06 19:14:50   1379s]     Movement (um)    Number of cells
[10/06 19:14:50   1379s]     --------------------------------
[10/06 19:14:50   1379s]     [1,1.3)                 2
[10/06 19:14:50   1379s]     [1.3,1.6)               1
[10/06 19:14:50   1379s]     [1.6,1.9)               6
[10/06 19:14:50   1379s]     [1.9,2.2)               1
[10/06 19:14:50   1379s]     [2.2,2.5)               0
[10/06 19:14:50   1379s]     [2.5,2.8)               1
[10/06 19:14:50   1379s]     [2.8,3.1)               1
[10/06 19:14:50   1379s]     [3.1,3.4)               1
[10/06 19:14:50   1379s]     [3.4,3.7)              14
[10/06 19:14:50   1379s]     [3.7,4)                 5
[10/06 19:14:50   1379s]     --------------------------------
[10/06 19:14:50   1379s]     
[10/06 19:14:50   1379s]     
[10/06 19:14:50   1379s]     Clock tree legalization - Top 10 Movements:
[10/06 19:14:50   1379s]     ===========================================
[10/06 19:14:50   1379s]     
[10/06 19:14:50   1379s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:14:50   1379s]     Movement (um)    Desired              Achieved             Node
[10/06 19:14:50   1379s]                      location             location             
[10/06 19:14:50   1379s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:14:50   1379s]         4            (723.600,182.400)    (727.600,182.400)    ccl_a clock buffer, uid:A360a1 (a lib_cell CLKBUFX12) at (727.600,182.400), in power domain auto-default
[10/06 19:14:50   1379s]         4            (754.800,182.400)    (750.800,182.400)    ccl_a clock buffer, uid:A3609b (a lib_cell CLKBUFX12) at (750.800,182.400), in power domain auto-default
[10/06 19:14:50   1379s]         4            (754.800,182.400)    (758.800,182.400)    ccl_a clock buffer, uid:A360d8 (a lib_cell CLKBUFX12) at (758.800,182.400), in power domain auto-default
[10/06 19:14:50   1379s]         4            (282.000,151.620)    (278.000,151.620)    ccl_a clock buffer, uid:A360a7 (a lib_cell CLKBUFX12) at (278.000,151.620), in power domain auto-default
[10/06 19:14:50   1379s]         4            (282.000,151.620)    (286.000,151.620)    ccl_a clock buffer, uid:A360d7 (a lib_cell CLKBUFX12) at (286.000,151.620), in power domain auto-default
[10/06 19:14:50   1379s]         3.42         (419.000,356.820)    (419.000,353.400)    ccl_a clock buffer, uid:A360dc (a lib_cell CLKBUFX12) at (419.000,353.400), in power domain auto-default
[10/06 19:14:50   1379s]         3.42         (292.400,606.480)    (292.400,609.900)    ccl_a clock buffer, uid:A3608b (a lib_cell CLKBUFX12) at (292.400,609.900), in power domain auto-default
[10/06 19:14:50   1379s]         3.42         (290.400,507.300)    (290.400,503.880)    ccl_a clock buffer, uid:A3608a (a lib_cell CLKBUFX12) at (290.400,503.880), in power domain auto-default
[10/06 19:14:50   1379s]         3.42         (377.800,517.560)    (377.800,514.140)    ccl_a clock buffer, uid:A36089 (a lib_cell CLKBUFX12) at (377.800,514.140), in power domain auto-default
[10/06 19:14:50   1379s]         3.42         (808.000,442.320)    (808.000,445.740)    ccl_a clock buffer, uid:A35cce (a lib_cell CLKBUFX12) at (808.000,445.740), in power domain auto-default
[10/06 19:14:50   1379s]     -------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:14:50   1379s]     
[10/06 19:14:50   1379s]     Legalizing clock trees done. (took cpu=0:00:04.6 real=0:00:04.8)
[10/06 19:14:50   1379s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:50   1379s] UM:                                                                   Legalizing clock trees
[10/06 19:14:51   1379s]     Clock DAG stats after 'Clustering':
[10/06 19:14:51   1379s]       cell counts      : b=264, i=0, icg=36, nicg=0, l=2, total=302
[10/06 19:14:51   1379s]       cell areas       : b=1346.112um^2, i=0.000um^2, icg=351.918um^2, nicg=0.000um^2, l=11.628um^2, total=1709.658um^2
[10/06 19:14:51   1379s]       cell capacitance : b=0.575pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.600pF
[10/06 19:14:51   1379s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:14:51   1379s]       wire capacitance : top=0.000pF, trunk=1.091pF, leaf=5.894pF, total=6.985pF
[10/06 19:14:51   1379s]       wire lengths     : top=0.000um, trunk=12134.225um, leaf=57067.514um, total=69201.738um
[10/06 19:14:51   1379s]     Clock DAG net violations after 'Clustering':
[10/06 19:14:51   1379s]       Remaining Transition : {count=15, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, ...]} avg=0.056ns sd=0.070ns sum=0.846ns
[10/06 19:14:51   1379s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[10/06 19:14:51   1379s]       Trunk : target=0.104ns count=51 avg=0.067ns sd=0.022ns min=0.000ns max=0.104ns {3 <= 0.021ns, 3 <= 0.042ns, 9 <= 0.062ns, 25 <= 0.083ns, 10 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:14:51   1379s]       Leaf  : target=0.104ns count=255 avg=0.099ns sd=0.024ns min=0.050ns max=0.244ns {1 <= 0.062ns, 15 <= 0.083ns, 225 <= 0.104ns} {8 <= 0.109ns, 6 > 0.109ns}
[10/06 19:14:51   1379s]     Clock DAG library cell distribution after 'Clustering' {count}:
[10/06 19:14:51   1379s]        Bufs: CLKBUFX12: 258 CLKBUFX8: 6 
[10/06 19:14:51   1379s]        ICGs: TLATNTSCAX20: 10 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 1 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:14:51   1379s]      Logics: MX2X8: 2 
[10/06 19:14:51   1379s]     Primary reporting skew group after 'Clustering':
[10/06 19:14:51   1379s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.829, max=1.236, avg=1.131, sd=0.127], skew [0.407 vs 0.084*], 79.2% {1.162, 1.236} (wid=0.031 ws=0.024) (gid=1.211 gs=0.395)
[10/06 19:14:51   1379s]     Skew group summary after 'Clustering':
[10/06 19:14:51   1379s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.829, max=1.236, avg=1.131, sd=0.127], skew [0.407 vs 0.084*], 79.2% {1.162, 1.236} (wid=0.031 ws=0.024) (gid=1.211 gs=0.395)
[10/06 19:14:51   1379s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.578, max=0.945, avg=0.847, sd=0.113], skew [0.367 vs 0.084*], 79.2% {0.871, 0.945} (wid=0.032 ws=0.025) (gid=0.919 gs=0.355)
[10/06 19:14:51   1379s]     Clock network insertion delays are now [0.578ns, 1.236ns] average 1.131ns std.dev 0.127ns
[10/06 19:14:51   1379s]     Legalizer calls during this step: 5914 succeeded with DRC/Color checks: 5902 succeeded without DRC/Color checks: 12
[10/06 19:14:51   1379s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:51   1379s] UM:                                                                   Clustering
[10/06 19:14:51   1379s]   Clustering done. (took cpu=0:00:19.0 real=0:00:19.2)
[10/06 19:14:51   1379s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:51   1379s] UM:                                                                   Clustering
[10/06 19:14:51   1379s]   
[10/06 19:14:51   1379s]   Post-Clustering Statistics Report
[10/06 19:14:51   1379s]   =================================
[10/06 19:14:51   1379s]   
[10/06 19:14:51   1379s]   Fanout Statistics:
[10/06 19:14:51   1379s]   
[10/06 19:14:51   1379s]   -----------------------------------------------------------------------------------------------------------
[10/06 19:14:51   1379s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[10/06 19:14:51   1379s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[10/06 19:14:51   1379s]   -----------------------------------------------------------------------------------------------------------
[10/06 19:14:51   1379s]   Trunk         52      5.923      1         15        3.211      {24 <= 5.600, 26 <= 11.200, 2 <= 16.800}
[10/06 19:14:51   1379s]   Leaf         255     45.243      1         63       15.243      {30 <= 24.800, 86 <= 49.600, 139 <= 74.400}
[10/06 19:14:51   1379s]   -----------------------------------------------------------------------------------------------------------
[10/06 19:14:51   1379s]   
[10/06 19:14:51   1379s]   Clustering Failure Statistics:
[10/06 19:14:51   1379s]   
[10/06 19:14:51   1379s]   ----------------------------------------------------------
[10/06 19:14:51   1379s]   Net Type    Clusters    Clusters    Net Skew    Transition
[10/06 19:14:51   1379s]               Tried       Failed      Failures    Failures
[10/06 19:14:51   1379s]   ----------------------------------------------------------
[10/06 19:14:51   1379s]   Trunk           92         29          1            29
[10/06 19:14:51   1379s]   Leaf          2524        974          0           974
[10/06 19:14:51   1379s]   ----------------------------------------------------------
[10/06 19:14:51   1379s]   
[10/06 19:14:51   1379s]   
[10/06 19:14:51   1379s]   Update congestion based capacitance...
[10/06 19:14:51   1379s]   Resynthesising clock tree into netlist...
[10/06 19:14:53   1381s]     Reset timing graph...
[10/06 19:14:53   1381s] Ignoring AAE DB Resetting ...
[10/06 19:14:53   1381s]     Reset timing graph done.
[10/06 19:14:53   1381s]   Resynthesising clock tree into netlist done.
[10/06 19:14:53   1381s]   Updating congestion map to accurately time the clock tree...
[10/06 19:14:54   1382s]     Routing unrouted datapath nets connected to clock instances...
[10/06 19:14:54   1382s]       Routed 542 unrouted datapath nets connected to clock instances
[10/06 19:14:54   1382s]     Routing unrouted datapath nets connected to clock instances done.
[10/06 19:14:54   1382s]     Leaving CCOpt scope - extractRC...
[10/06 19:14:54   1382s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[10/06 19:14:54   1382s] Extraction called for design 'leon' of instances=36005 and nets=50981 using extraction engine 'preRoute' .
[10/06 19:14:54   1382s] PreRoute RC Extraction called for design leon.
[10/06 19:14:54   1382s] RC Extraction called in multi-corner(2) mode.
[10/06 19:14:54   1382s] RCMode: PreRoute
[10/06 19:14:54   1382s]       RC Corner Indexes            0       1   
[10/06 19:14:54   1382s] Capacitance Scaling Factor   : 1.10066 1.10066 
[10/06 19:14:54   1382s] Resistance Scaling Factor    : 1.34236 1.34236 
[10/06 19:14:54   1382s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[10/06 19:14:54   1382s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[10/06 19:14:54   1382s] Shrink Factor                : 1.00000
[10/06 19:14:54   1382s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/06 19:14:54   1382s] Using capacitance table file ...
[10/06 19:14:54   1382s] Updating RC grid for preRoute extraction ...
[10/06 19:14:54   1382s] Initializing multi-corner capacitance tables ... 
[10/06 19:14:54   1382s] Initializing multi-corner resistance tables ...
[10/06 19:14:54   1382s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 2204.645M)
[10/06 19:14:54   1382s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[10/06 19:14:54   1382s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[10/06 19:14:54   1382s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:54   1382s] UM:                                                                   Leaving CCOpt scope - extractRC
[10/06 19:14:54   1382s]   Updating congestion map to accurately time the clock tree done.
[10/06 19:14:54   1382s]   Disconnecting clock tree from netlist...
[10/06 19:14:54   1382s]   Disconnecting clock tree from netlist done.
[10/06 19:14:54   1382s] End AAE Lib Interpolated Model. (MEM=2204.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:14:55   1383s]   Clock DAG stats After congestion update:
[10/06 19:14:55   1383s]     cell counts      : b=264, i=0, icg=36, nicg=0, l=2, total=302
[10/06 19:14:55   1383s]     cell areas       : b=1346.112um^2, i=0.000um^2, icg=351.918um^2, nicg=0.000um^2, l=11.628um^2, total=1709.658um^2
[10/06 19:14:55   1383s]     cell capacitance : b=0.575pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.600pF
[10/06 19:14:55   1383s]     sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:14:55   1383s]     wire capacitance : top=0.000pF, trunk=1.120pF, leaf=6.028pF, total=7.148pF
[10/06 19:14:55   1383s]     wire lengths     : top=0.000um, trunk=12134.225um, leaf=57067.514um, total=69201.738um
[10/06 19:14:55   1383s]   Clock DAG net violations After congestion update:
[10/06 19:14:55   1383s]     Remaining Transition : {count=25, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.034ns sd=0.060ns sum=0.858ns
[10/06 19:14:55   1383s]   Clock DAG primary half-corner transition distribution After congestion update:
[10/06 19:14:55   1383s]     Trunk : target=0.104ns count=51 avg=0.068ns sd=0.022ns min=0.000ns max=0.106ns {3 <= 0.021ns, 3 <= 0.042ns, 9 <= 0.062ns, 24 <= 0.083ns, 11 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:14:55   1383s]     Leaf  : target=0.104ns count=255 avg=0.099ns sd=0.024ns min=0.051ns max=0.244ns {1 <= 0.062ns, 11 <= 0.083ns, 219 <= 0.104ns} {18 <= 0.109ns, 6 > 0.109ns}
[10/06 19:14:55   1383s]   Clock DAG library cell distribution After congestion update {count}:
[10/06 19:14:55   1383s]      Bufs: CLKBUFX12: 258 CLKBUFX8: 6 
[10/06 19:14:55   1383s]      ICGs: TLATNTSCAX20: 10 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 1 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:14:55   1383s]    Logics: MX2X8: 2 
[10/06 19:14:55   1383s]   Primary reporting skew group After congestion update:
[10/06 19:14:55   1383s]     skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.240, avg=1.135, sd=0.127], skew [0.408 vs 0.084*], 79.2% {1.165, 1.240} (wid=0.032 ws=0.025) (gid=1.214 gs=0.396)
[10/06 19:14:55   1383s]   Skew group summary After congestion update:
[10/06 19:14:55   1383s]     skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.240, avg=1.135, sd=0.127], skew [0.408 vs 0.084*], 79.2% {1.165, 1.240} (wid=0.032 ws=0.025) (gid=1.214 gs=0.396)
[10/06 19:14:55   1383s]     skew_group test_clk/functional_func_slow_max: insertion delay [min=0.580, max=0.949, avg=0.850, sd=0.113], skew [0.368 vs 0.084*], 79.2% {0.874, 0.949} (wid=0.033 ws=0.025) (gid=0.922 gs=0.356)
[10/06 19:14:55   1383s]   Clock network insertion delays are now [0.580ns, 1.240ns] average 1.135ns std.dev 0.127ns
[10/06 19:14:55   1383s]   Update congestion based capacitance done. (took cpu=0:00:03.7 real=0:00:04.2)
[10/06 19:14:55   1383s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:55   1383s] UM:                                                                   Update congestion based capacitance
[10/06 19:14:55   1383s]   Stage::Clustering done. (took cpu=0:00:22.8 real=0:00:23.5)
[10/06 19:14:55   1383s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:55   1383s] UM:                                                                   Stage::Clustering
[10/06 19:14:55   1383s]   Stage::DRV Fixing...
[10/06 19:14:55   1383s]   Fixing clock tree slew time and max cap violations...
[10/06 19:14:55   1383s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[10/06 19:14:57   1385s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[10/06 19:14:57   1385s]       cell counts      : b=279, i=0, icg=36, nicg=0, l=2, total=317
[10/06 19:14:57   1385s]       cell areas       : b=1406.646um^2, i=0.000um^2, icg=351.918um^2, nicg=0.000um^2, l=11.628um^2, total=1770.192um^2
[10/06 19:14:57   1385s]       cell capacitance : b=0.600pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.625pF
[10/06 19:14:57   1385s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:14:57   1385s]       wire capacitance : top=0.000pF, trunk=1.158pF, leaf=6.043pF, total=7.201pF
[10/06 19:14:57   1385s]       wire lengths     : top=0.000um, trunk=12520.748um, leaf=57263.295um, total=69784.042um
[10/06 19:14:57   1385s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[10/06 19:14:57   1385s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.001ns sum=0.839ns
[10/06 19:14:57   1385s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[10/06 19:14:57   1385s]       Trunk : target=0.104ns count=59 avg=0.063ns sd=0.025ns min=0.000ns max=0.103ns {3 <= 0.021ns, 11 <= 0.042ns, 9 <= 0.062ns, 23 <= 0.083ns, 13 <= 0.104ns}
[10/06 19:14:57   1385s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.023ns min=0.051ns max=0.244ns {1 <= 0.062ns, 16 <= 0.083ns, 239 <= 0.104ns} {6 > 0.109ns}
[10/06 19:14:57   1385s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[10/06 19:14:57   1385s]        Bufs: CLKBUFX12: 261 CLKBUFX8: 18 
[10/06 19:14:57   1385s]        ICGs: TLATNTSCAX20: 10 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 1 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:14:57   1385s]      Logics: MX2X8: 2 
[10/06 19:14:57   1385s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
[10/06 19:14:57   1385s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.304, avg=1.138, sd=0.129], skew [0.472 vs 0.084*], 75.7% {1.165, 1.250} (wid=0.031 ws=0.023) (gid=1.279 gs=0.460)
[10/06 19:14:57   1385s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[10/06 19:14:57   1385s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.304, avg=1.138, sd=0.129], skew [0.472 vs 0.084*], 75.7% {1.165, 1.250} (wid=0.031 ws=0.023) (gid=1.279 gs=0.460)
[10/06 19:14:57   1385s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.580, max=1.013, avg=0.853, sd=0.115], skew [0.433 vs 0.084*], 75.7% {0.874, 0.958} (wid=0.032 ws=0.024) (gid=0.987 gs=0.420)
[10/06 19:14:57   1385s]     Clock network insertion delays are now [0.580ns, 1.304ns] average 1.138ns std.dev 0.129ns
[10/06 19:14:57   1385s]     BalancingStep Fixing clock tree slew time and max cap violations has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:14:57   1385s]     {my_clk/functional_func_slow_max,WC: 10496.2 -> 13043}Legalizer calls during this step: 1109 succeeded with DRC/Color checks: 1054 succeeded without DRC/Color checks: 55
[10/06 19:14:57   1385s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:57   1385s] UM:                                                                   Fixing clock tree slew time and max cap violations
[10/06 19:14:57   1385s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:02.3 real=0:00:02.3)
[10/06 19:14:57   1385s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:57   1385s] UM:                                                                   Fixing clock tree slew time and max cap violations
[10/06 19:14:57   1385s]   Fixing clock tree slew time and max cap violations - detailed pass...
[10/06 19:14:57   1385s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[10/06 19:14:58   1385s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/06 19:14:58   1385s]       cell counts      : b=280, i=0, icg=36, nicg=0, l=2, total=318
[10/06 19:14:58   1385s]       cell areas       : b=1411.776um^2, i=0.000um^2, icg=351.918um^2, nicg=0.000um^2, l=11.628um^2, total=1775.322um^2
[10/06 19:14:58   1385s]       cell capacitance : b=0.602pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.627pF
[10/06 19:14:58   1385s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:14:58   1385s]       wire capacitance : top=0.000pF, trunk=1.159pF, leaf=6.043pF, total=7.202pF
[10/06 19:14:58   1385s]       wire lengths     : top=0.000um, trunk=12527.128um, leaf=57262.765um, total=69789.892um
[10/06 19:14:58   1385s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/06 19:14:58   1385s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:14:58   1385s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/06 19:14:58   1385s]       Trunk : target=0.104ns count=60 avg=0.063ns sd=0.025ns min=0.000ns max=0.103ns {3 <= 0.021ns, 12 <= 0.042ns, 9 <= 0.062ns, 23 <= 0.083ns, 13 <= 0.104ns}
[10/06 19:14:58   1385s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.023ns min=0.051ns max=0.244ns {1 <= 0.062ns, 16 <= 0.083ns, 239 <= 0.104ns} {6 > 0.109ns}
[10/06 19:14:58   1385s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[10/06 19:14:58   1385s]        Bufs: CLKBUFX12: 262 CLKBUFX8: 18 
[10/06 19:14:58   1385s]        ICGs: TLATNTSCAX20: 10 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 1 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:14:58   1385s]      Logics: MX2X8: 2 
[10/06 19:14:58   1386s]     Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/06 19:14:58   1386s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.304, avg=1.138, sd=0.129], skew [0.472 vs 0.084*], 75.7% {1.165, 1.250} (wid=0.031 ws=0.024) (gid=1.279 gs=0.460)
[10/06 19:14:58   1386s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[10/06 19:14:58   1386s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.304, avg=1.138, sd=0.129], skew [0.472 vs 0.084*], 75.7% {1.165, 1.250} (wid=0.031 ws=0.024) (gid=1.279 gs=0.460)
[10/06 19:14:58   1386s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.580, max=1.013, avg=0.853, sd=0.115], skew [0.433 vs 0.084*], 75.7% {0.874, 0.958} (wid=0.032 ws=0.024) (gid=0.987 gs=0.420)
[10/06 19:14:58   1386s]     Clock network insertion delays are now [0.580ns, 1.304ns] average 1.138ns std.dev 0.129ns
[10/06 19:14:58   1386s]     BalancingStep Fixing clock tree slew time and max cap violations - detailed pass has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:14:58   1386s]     {my_clk/functional_func_slow_max,WC: 10496.2 -> 13043}Legalizer calls during this step: 67 succeeded with DRC/Color checks: 67 succeeded without DRC/Color checks: 0
[10/06 19:14:58   1386s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:58   1386s] UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[10/06 19:14:58   1386s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/06 19:14:58   1386s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:58   1386s] UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[10/06 19:14:58   1386s]   Stage::DRV Fixing done. (took cpu=0:00:02.7 real=0:00:02.7)
[10/06 19:14:58   1386s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:58   1386s] UM:                                                                   Stage::DRV Fixing
[10/06 19:14:58   1386s]   Stage::Insertion Delay Reduction...
[10/06 19:14:58   1386s]   Removing unnecessary root buffering...
[10/06 19:14:58   1386s]     Clock DAG stats after 'Removing unnecessary root buffering':
[10/06 19:14:58   1386s]       cell counts      : b=280, i=0, icg=36, nicg=0, l=2, total=318
[10/06 19:14:58   1386s]       cell areas       : b=1411.776um^2, i=0.000um^2, icg=351.918um^2, nicg=0.000um^2, l=11.628um^2, total=1775.322um^2
[10/06 19:14:58   1386s]       cell capacitance : b=0.602pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.627pF
[10/06 19:14:58   1386s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:14:58   1386s]       wire capacitance : top=0.000pF, trunk=1.159pF, leaf=6.043pF, total=7.202pF
[10/06 19:14:58   1386s]       wire lengths     : top=0.000um, trunk=12527.128um, leaf=57262.765um, total=69789.892um
[10/06 19:14:58   1386s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[10/06 19:14:58   1386s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:14:58   1386s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[10/06 19:14:58   1386s]       Trunk : target=0.104ns count=60 avg=0.063ns sd=0.025ns min=0.000ns max=0.103ns {3 <= 0.021ns, 12 <= 0.042ns, 9 <= 0.062ns, 23 <= 0.083ns, 13 <= 0.104ns}
[10/06 19:14:58   1386s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.023ns min=0.051ns max=0.244ns {1 <= 0.062ns, 16 <= 0.083ns, 239 <= 0.104ns} {6 > 0.109ns}
[10/06 19:14:58   1386s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[10/06 19:14:58   1386s]        Bufs: CLKBUFX12: 262 CLKBUFX8: 18 
[10/06 19:14:58   1386s]        ICGs: TLATNTSCAX20: 10 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 1 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:14:58   1386s]      Logics: MX2X8: 2 
[10/06 19:14:58   1386s]     Primary reporting skew group after 'Removing unnecessary root buffering':
[10/06 19:14:58   1386s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.304, avg=1.138, sd=0.129], skew [0.472 vs 0.084*], 75.7% {1.165, 1.250} (wid=0.031 ws=0.024) (gid=1.279 gs=0.460)
[10/06 19:14:58   1386s]     Skew group summary after 'Removing unnecessary root buffering':
[10/06 19:14:58   1386s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.304, avg=1.138, sd=0.129], skew [0.472 vs 0.084*], 75.7% {1.165, 1.250} (wid=0.031 ws=0.024) (gid=1.279 gs=0.460)
[10/06 19:14:58   1386s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.580, max=1.013, avg=0.853, sd=0.115], skew [0.433 vs 0.084*], 75.7% {0.874, 0.958} (wid=0.032 ws=0.024) (gid=0.987 gs=0.420)
[10/06 19:14:58   1386s]     Clock network insertion delays are now [0.580ns, 1.304ns] average 1.138ns std.dev 0.129ns
[10/06 19:14:58   1386s]     BalancingStep Removing unnecessary root buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:14:58   1386s]     {my_clk/functional_func_slow_max,WC: 10496.2 -> 13043}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/06 19:14:58   1386s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:58   1386s] UM:                                                                   Removing unnecessary root buffering
[10/06 19:14:58   1386s]   Removing unnecessary root buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/06 19:14:58   1386s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:58   1386s] UM:                                                                   Removing unnecessary root buffering
[10/06 19:14:58   1386s]   Removing unconstrained drivers...
[10/06 19:14:58   1386s]     Clock DAG stats after 'Removing unconstrained drivers':
[10/06 19:14:58   1386s]       cell counts      : b=280, i=0, icg=36, nicg=0, l=2, total=318
[10/06 19:14:58   1386s]       cell areas       : b=1411.776um^2, i=0.000um^2, icg=351.918um^2, nicg=0.000um^2, l=11.628um^2, total=1775.322um^2
[10/06 19:14:58   1386s]       cell capacitance : b=0.602pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.627pF
[10/06 19:14:58   1386s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:14:58   1386s]       wire capacitance : top=0.000pF, trunk=1.159pF, leaf=6.043pF, total=7.202pF
[10/06 19:14:58   1386s]       wire lengths     : top=0.000um, trunk=12527.128um, leaf=57262.765um, total=69789.892um
[10/06 19:14:58   1386s]     Clock DAG net violations after 'Removing unconstrained drivers':
[10/06 19:14:58   1386s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:14:58   1386s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[10/06 19:14:58   1386s]       Trunk : target=0.104ns count=60 avg=0.063ns sd=0.025ns min=0.000ns max=0.103ns {3 <= 0.021ns, 12 <= 0.042ns, 9 <= 0.062ns, 23 <= 0.083ns, 13 <= 0.104ns}
[10/06 19:14:58   1386s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.023ns min=0.051ns max=0.244ns {1 <= 0.062ns, 16 <= 0.083ns, 239 <= 0.104ns} {6 > 0.109ns}
[10/06 19:14:58   1386s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[10/06 19:14:58   1386s]        Bufs: CLKBUFX12: 262 CLKBUFX8: 18 
[10/06 19:14:58   1386s]        ICGs: TLATNTSCAX20: 10 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 1 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:14:58   1386s]      Logics: MX2X8: 2 
[10/06 19:14:58   1386s]     Primary reporting skew group after 'Removing unconstrained drivers':
[10/06 19:14:58   1386s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.304, avg=1.138, sd=0.129], skew [0.472 vs 0.084*], 75.7% {1.165, 1.250} (wid=0.031 ws=0.024) (gid=1.279 gs=0.460)
[10/06 19:14:58   1386s]     Skew group summary after 'Removing unconstrained drivers':
[10/06 19:14:58   1386s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.304, avg=1.138, sd=0.129], skew [0.472 vs 0.084*], 75.7% {1.165, 1.250} (wid=0.031 ws=0.024) (gid=1.279 gs=0.460)
[10/06 19:14:58   1386s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.580, max=1.013, avg=0.853, sd=0.115], skew [0.433 vs 0.084*], 75.7% {0.874, 0.958} (wid=0.032 ws=0.024) (gid=0.987 gs=0.420)
[10/06 19:14:58   1386s]     Clock network insertion delays are now [0.580ns, 1.304ns] average 1.138ns std.dev 0.129ns
[10/06 19:14:58   1386s]     BalancingStep Removing unconstrained drivers has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:14:58   1386s]     {my_clk/functional_func_slow_max,WC: 10496.2 -> 13043}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/06 19:14:58   1386s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:58   1386s] UM:                                                                   Removing unconstrained drivers
[10/06 19:14:58   1386s]   Removing unconstrained drivers done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/06 19:14:58   1386s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:58   1386s] UM:                                                                   Removing unconstrained drivers
[10/06 19:14:58   1386s]   Reducing insertion delay 1...
[10/06 19:14:59   1386s]     Clock DAG stats after 'Reducing insertion delay 1':
[10/06 19:14:59   1386s]       cell counts      : b=280, i=0, icg=36, nicg=0, l=2, total=318
[10/06 19:14:59   1386s]       cell areas       : b=1411.776um^2, i=0.000um^2, icg=351.918um^2, nicg=0.000um^2, l=11.628um^2, total=1775.322um^2
[10/06 19:14:59   1386s]       cell capacitance : b=0.602pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.627pF
[10/06 19:14:59   1386s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:14:59   1386s]       wire capacitance : top=0.000pF, trunk=1.159pF, leaf=6.043pF, total=7.202pF
[10/06 19:14:59   1386s]       wire lengths     : top=0.000um, trunk=12527.128um, leaf=57262.765um, total=69789.892um
[10/06 19:14:59   1386s]     Clock DAG net violations after 'Reducing insertion delay 1':
[10/06 19:14:59   1386s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:14:59   1386s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[10/06 19:14:59   1386s]       Trunk : target=0.104ns count=60 avg=0.063ns sd=0.025ns min=0.000ns max=0.103ns {3 <= 0.021ns, 12 <= 0.042ns, 9 <= 0.062ns, 23 <= 0.083ns, 13 <= 0.104ns}
[10/06 19:14:59   1386s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.023ns min=0.051ns max=0.244ns {1 <= 0.062ns, 16 <= 0.083ns, 239 <= 0.104ns} {6 > 0.109ns}
[10/06 19:14:59   1386s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[10/06 19:14:59   1386s]        Bufs: CLKBUFX12: 262 CLKBUFX8: 18 
[10/06 19:14:59   1386s]        ICGs: TLATNTSCAX20: 10 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 1 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:14:59   1386s]      Logics: MX2X8: 2 
[10/06 19:14:59   1386s]     Primary reporting skew group after 'Reducing insertion delay 1':
[10/06 19:14:59   1386s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.304, avg=1.138, sd=0.129], skew [0.472 vs 0.084*], 75.7% {1.165, 1.250} (wid=0.031 ws=0.024) (gid=1.279 gs=0.460)
[10/06 19:14:59   1387s]     Skew group summary after 'Reducing insertion delay 1':
[10/06 19:14:59   1387s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.304, avg=1.138, sd=0.129], skew [0.472 vs 0.084*], 75.7% {1.165, 1.250} (wid=0.031 ws=0.024) (gid=1.279 gs=0.460)
[10/06 19:14:59   1387s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.580, max=1.013, avg=0.853, sd=0.115], skew [0.433 vs 0.084*], 75.7% {0.874, 0.958} (wid=0.032 ws=0.024) (gid=0.987 gs=0.420)
[10/06 19:14:59   1387s]     Clock network insertion delays are now [0.580ns, 1.304ns] average 1.138ns std.dev 0.129ns
[10/06 19:14:59   1387s]     BalancingStep Reducing insertion delay 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:14:59   1387s]     {my_clk/functional_func_slow_max,WC: 10496.2 -> 13043}Legalizer calls during this step: 10 succeeded with DRC/Color checks: 10 succeeded without DRC/Color checks: 0
[10/06 19:14:59   1387s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:59   1387s] UM:                                                                   Reducing insertion delay 1
[10/06 19:14:59   1387s]   Reducing insertion delay 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/06 19:14:59   1387s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:59   1387s] UM:                                                                   Reducing insertion delay 1
[10/06 19:14:59   1387s]   Removing longest path buffering...
[10/06 19:14:59   1387s]     Clock DAG stats after 'Removing longest path buffering':
[10/06 19:14:59   1387s]       cell counts      : b=278, i=0, icg=36, nicg=0, l=2, total=316
[10/06 19:14:59   1387s]       cell areas       : b=1404.252um^2, i=0.000um^2, icg=351.918um^2, nicg=0.000um^2, l=11.628um^2, total=1767.798um^2
[10/06 19:14:59   1387s]       cell capacitance : b=0.599pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.624pF
[10/06 19:14:59   1387s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:14:59   1387s]       wire capacitance : top=0.000pF, trunk=1.152pF, leaf=6.046pF, total=7.198pF
[10/06 19:14:59   1387s]       wire lengths     : top=0.000um, trunk=12454.114um, leaf=57287.499um, total=69741.612um
[10/06 19:14:59   1387s]     Clock DAG net violations after 'Removing longest path buffering':
[10/06 19:14:59   1387s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:14:59   1387s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[10/06 19:14:59   1387s]       Trunk : target=0.104ns count=58 avg=0.064ns sd=0.024ns min=0.000ns max=0.103ns {3 <= 0.021ns, 10 <= 0.042ns, 9 <= 0.062ns, 23 <= 0.083ns, 13 <= 0.104ns}
[10/06 19:14:59   1387s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.051ns max=0.244ns {2 <= 0.062ns, 16 <= 0.083ns, 238 <= 0.104ns} {6 > 0.109ns}
[10/06 19:14:59   1387s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[10/06 19:14:59   1387s]        Bufs: CLKBUFX12: 262 CLKBUFX8: 16 
[10/06 19:14:59   1387s]        ICGs: TLATNTSCAX20: 10 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 1 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:14:59   1387s]      Logics: MX2X8: 2 
[10/06 19:14:59   1387s]     Primary reporting skew group after 'Removing longest path buffering':
[10/06 19:14:59   1387s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.282, avg=1.137, sd=0.128], skew [0.450 vs 0.084*], 76.6% {1.165, 1.250} (wid=0.031 ws=0.024) (gid=1.260 gs=0.442)
[10/06 19:14:59   1387s]     Skew group summary after 'Removing longest path buffering':
[10/06 19:14:59   1387s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.282, avg=1.137, sd=0.128], skew [0.450 vs 0.084*], 76.6% {1.165, 1.250} (wid=0.031 ws=0.024) (gid=1.260 gs=0.442)
[10/06 19:14:59   1387s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.580, max=0.991, avg=0.852, sd=0.114], skew [0.411 vs 0.084*], 76.6% {0.874, 0.958} (wid=0.032 ws=0.024) (gid=0.968 gs=0.402)
[10/06 19:14:59   1387s]     Clock network insertion delays are now [0.580ns, 1.282ns] average 1.137ns std.dev 0.128ns
[10/06 19:14:59   1387s]     BalancingStep Removing longest path buffering has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:14:59   1387s]     {my_clk/functional_func_slow_max,WC: 10496.2 -> 12822}Legalizer calls during this step: 127 succeeded with DRC/Color checks: 127 succeeded without DRC/Color checks: 0
[10/06 19:14:59   1387s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:59   1387s] UM:                                                                   Removing longest path buffering
[10/06 19:14:59   1387s]   Removing longest path buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
[10/06 19:14:59   1387s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:14:59   1387s] UM:                                                                   Removing longest path buffering
[10/06 19:14:59   1387s]   Reducing insertion delay 2...
[10/06 19:15:01   1389s] Path optimization required 1418 stage delay updates 
[10/06 19:15:01   1389s]     Clock DAG stats after 'Reducing insertion delay 2':
[10/06 19:15:01   1389s]       cell counts      : b=278, i=0, icg=36, nicg=0, l=2, total=316
[10/06 19:15:01   1389s]       cell areas       : b=1409.724um^2, i=0.000um^2, icg=345.420um^2, nicg=0.000um^2, l=8.892um^2, total=1764.036um^2
[10/06 19:15:01   1389s]       cell capacitance : b=0.602pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.626pF
[10/06 19:15:01   1389s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:01   1389s]       wire capacitance : top=0.000pF, trunk=1.147pF, leaf=6.048pF, total=7.195pF
[10/06 19:15:01   1389s]       wire lengths     : top=0.000um, trunk=12395.452um, leaf=57315.379um, total=69710.830um
[10/06 19:15:01   1389s]     Clock DAG net violations after 'Reducing insertion delay 2':
[10/06 19:15:01   1389s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:01   1389s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[10/06 19:15:01   1389s]       Trunk : target=0.104ns count=58 avg=0.064ns sd=0.024ns min=0.000ns max=0.103ns {2 <= 0.021ns, 11 <= 0.042ns, 10 <= 0.062ns, 23 <= 0.083ns, 12 <= 0.104ns}
[10/06 19:15:01   1389s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.051ns max=0.244ns {3 <= 0.062ns, 18 <= 0.083ns, 235 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:01   1389s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[10/06 19:15:01   1389s]        Bufs: CLKBUFX12: 266 CLKBUFX8: 12 
[10/06 19:15:01   1389s]        ICGs: TLATNTSCAX20: 9 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:15:01   1389s]      Logics: MX2X8: 1 MX2X2: 1 
[10/06 19:15:01   1389s]     Primary reporting skew group after 'Reducing insertion delay 2':
[10/06 19:15:01   1389s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.138, avg=1.024, sd=0.080], skew [0.306 vs 0.084*], 76.6% {1.030, 1.114} (wid=0.031 ws=0.024) (gid=1.116 gs=0.298)
[10/06 19:15:01   1389s]     Skew group summary after 'Reducing insertion delay 2':
[10/06 19:15:01   1389s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.138, avg=1.024, sd=0.080], skew [0.306 vs 0.084*], 76.6% {1.030, 1.114} (wid=0.031 ws=0.024) (gid=1.116 gs=0.298)
[10/06 19:15:01   1389s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.581, max=0.911, avg=0.792, sd=0.088], skew [0.330 vs 0.084*], 76.6% {0.802, 0.887} (wid=0.032 ws=0.025) (gid=0.887 gs=0.321)
[10/06 19:15:01   1389s]     Clock network insertion delays are now [0.581ns, 1.138ns] average 1.024ns std.dev 0.080ns
[10/06 19:15:01   1389s]     BalancingStep Reducing insertion delay 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:15:01   1389s]     {my_clk/functional_func_slow_max,WC: 10496.2 -> 11385}Legalizer calls during this step: 576 succeeded with DRC/Color checks: 576 succeeded without DRC/Color checks: 0
[10/06 19:15:01   1389s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:01   1389s] UM:                                                                   Reducing insertion delay 2
[10/06 19:15:01   1389s]   Reducing insertion delay 2 done. (took cpu=0:00:01.5 real=0:00:01.5)
[10/06 19:15:01   1389s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:01   1389s] UM:                                                                   Reducing insertion delay 2
[10/06 19:15:01   1389s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:03.1 real=0:00:03.1)
[10/06 19:15:01   1389s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:01   1389s] UM:                                                                   Stage::Insertion Delay Reduction
[10/06 19:15:01   1389s]   CCOpt::Phase::Construction done. (took cpu=0:00:28.8 real=0:00:29.4)
[10/06 19:15:01   1389s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:01   1389s] UM:                                                                   CCOpt::Phase::Construction
[10/06 19:15:01   1389s]   CCOpt::Phase::Implementation...
[10/06 19:15:01   1389s]   Stage::Reducing Power...
[10/06 19:15:01   1389s]   Improving clock tree routing...
[10/06 19:15:01   1389s]     Iteration 1...
[10/06 19:15:01   1389s]     Iteration 1 done.
[10/06 19:15:01   1389s]     Clock DAG stats after 'Improving clock tree routing':
[10/06 19:15:01   1389s]       cell counts      : b=278, i=0, icg=36, nicg=0, l=2, total=316
[10/06 19:15:01   1389s]       cell areas       : b=1409.724um^2, i=0.000um^2, icg=345.420um^2, nicg=0.000um^2, l=8.892um^2, total=1764.036um^2
[10/06 19:15:01   1389s]       cell capacitance : b=0.602pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.626pF
[10/06 19:15:01   1389s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:01   1389s]       wire capacitance : top=0.000pF, trunk=1.145pF, leaf=6.048pF, total=7.193pF
[10/06 19:15:01   1389s]       wire lengths     : top=0.000um, trunk=12368.147um, leaf=57315.379um, total=69683.526um
[10/06 19:15:01   1389s]     Clock DAG net violations after 'Improving clock tree routing':
[10/06 19:15:01   1389s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:01   1389s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[10/06 19:15:01   1389s]       Trunk : target=0.104ns count=58 avg=0.064ns sd=0.024ns min=0.000ns max=0.103ns {2 <= 0.021ns, 11 <= 0.042ns, 10 <= 0.062ns, 23 <= 0.083ns, 12 <= 0.104ns}
[10/06 19:15:01   1389s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.051ns max=0.244ns {3 <= 0.062ns, 18 <= 0.083ns, 235 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:01   1389s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[10/06 19:15:01   1389s]        Bufs: CLKBUFX12: 266 CLKBUFX8: 12 
[10/06 19:15:01   1389s]        ICGs: TLATNTSCAX20: 9 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:15:01   1389s]      Logics: MX2X8: 1 MX2X2: 1 
[10/06 19:15:01   1389s]     Primary reporting skew group after 'Improving clock tree routing':
[10/06 19:15:01   1389s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.138, avg=1.024, sd=0.080], skew [0.306 vs 0.084*], 76.6% {1.030, 1.114} (wid=0.031 ws=0.024) (gid=1.116 gs=0.298)
[10/06 19:15:01   1389s]     Skew group summary after 'Improving clock tree routing':
[10/06 19:15:01   1389s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.832, max=1.138, avg=1.024, sd=0.080], skew [0.306 vs 0.084*], 76.6% {1.030, 1.114} (wid=0.031 ws=0.024) (gid=1.116 gs=0.298)
[10/06 19:15:01   1389s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.581, max=0.911, avg=0.792, sd=0.088], skew [0.330 vs 0.084*], 76.6% {0.802, 0.887} (wid=0.032 ws=0.025) (gid=0.887 gs=0.321)
[10/06 19:15:02   1389s]     Clock network insertion delays are now [0.581ns, 1.138ns] average 1.024ns std.dev 0.080ns
[10/06 19:15:02   1389s]     BalancingStep Improving clock tree routing has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:15:02   1389s]     {my_clk/functional_func_slow_max,WC: 10496.2 -> 11385}Legalizer calls during this step: 197 succeeded with DRC/Color checks: 197 succeeded without DRC/Color checks: 0
[10/06 19:15:02   1389s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:02   1389s] UM:                                                                   Improving clock tree routing
[10/06 19:15:02   1389s]   Improving clock tree routing done. (took cpu=0:00:00.5 real=0:00:00.5)
[10/06 19:15:02   1389s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:02   1389s] UM:                                                                   Improving clock tree routing
[10/06 19:15:02   1389s]   Reducing clock tree power 1...
[10/06 19:15:02   1389s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[10/06 19:15:02   1390s]     Clock DAG stats after 'Reducing clock tree power 1':
[10/06 19:15:02   1390s]       cell counts      : b=278, i=0, icg=36, nicg=0, l=2, total=316
[10/06 19:15:02   1390s]       cell areas       : b=1379.628um^2, i=0.000um^2, icg=335.160um^2, nicg=0.000um^2, l=8.892um^2, total=1723.680um^2
[10/06 19:15:02   1390s]       cell capacitance : b=0.587pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.612pF
[10/06 19:15:02   1390s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:02   1390s]       wire capacitance : top=0.000pF, trunk=1.144pF, leaf=6.048pF, total=7.192pF
[10/06 19:15:02   1390s]       wire lengths     : top=0.000um, trunk=12363.957um, leaf=57315.189um, total=69679.145um
[10/06 19:15:02   1390s]     Clock DAG net violations after 'Reducing clock tree power 1':
[10/06 19:15:02   1390s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:02   1390s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[10/06 19:15:02   1390s]       Trunk : target=0.104ns count=58 avg=0.068ns sd=0.026ns min=0.000ns max=0.103ns {2 <= 0.021ns, 9 <= 0.042ns, 10 <= 0.062ns, 17 <= 0.083ns, 20 <= 0.104ns}
[10/06 19:15:02   1390s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.051ns max=0.244ns {2 <= 0.062ns, 17 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:02   1390s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[10/06 19:15:02   1390s]        Bufs: CLKBUFX12: 244 CLKBUFX8: 34 
[10/06 19:15:02   1390s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 5 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:15:02   1390s]      Logics: MX2X8: 1 MX2X2: 1 
[10/06 19:15:02   1390s]     Primary reporting skew group after 'Reducing clock tree power 1':
[10/06 19:15:02   1390s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.835, max=1.136, avg=1.025, sd=0.078], skew [0.300 vs 0.084*], 77.8% {1.035, 1.119} (wid=0.031 ws=0.024) (gid=1.114 gs=0.290)
[10/06 19:15:02   1390s]     Skew group summary after 'Reducing clock tree power 1':
[10/06 19:15:02   1390s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.835, max=1.136, avg=1.025, sd=0.078], skew [0.300 vs 0.084*], 77.8% {1.035, 1.119} (wid=0.031 ws=0.024) (gid=1.114 gs=0.290)
[10/06 19:15:02   1390s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.584, max=0.908, avg=0.793, sd=0.086], skew [0.324 vs 0.084*], 77.8% {0.807, 0.891} (wid=0.032 ws=0.024) (gid=0.885 gs=0.313)
[10/06 19:15:03   1390s]     Clock network insertion delays are now [0.584ns, 1.136ns] average 1.025ns std.dev 0.078ns
[10/06 19:15:03   1390s]     BalancingStep Reducing clock tree power 1 has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:15:03   1390s]     {my_clk/functional_func_slow_max,WC: 10496.2 -> 11356}Legalizer calls during this step: 97 succeeded with DRC/Color checks: 97 succeeded without DRC/Color checks: 0
[10/06 19:15:03   1390s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:03   1390s] UM:                                                                   Reducing clock tree power 1
[10/06 19:15:03   1390s]   Reducing clock tree power 1 done. (took cpu=0:00:01.0 real=0:00:01.0)
[10/06 19:15:03   1391s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:03   1391s] UM:                                                                   Reducing clock tree power 1
[10/06 19:15:03   1391s]   Reducing clock tree power 2...
[10/06 19:15:07   1395s] Path optimization required 1945 stage delay updates 
[10/06 19:15:07   1395s]     Clock DAG stats after 'Reducing clock tree power 2':
[10/06 19:15:07   1395s]       cell counts      : b=278, i=0, icg=36, nicg=0, l=2, total=316
[10/06 19:15:07   1395s]       cell areas       : b=1379.628um^2, i=0.000um^2, icg=335.160um^2, nicg=0.000um^2, l=8.892um^2, total=1723.680um^2
[10/06 19:15:07   1395s]       cell capacitance : b=0.587pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.612pF
[10/06 19:15:07   1395s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:07   1395s]       wire capacitance : top=0.000pF, trunk=1.198pF, leaf=6.060pF, total=7.258pF
[10/06 19:15:07   1395s]       wire lengths     : top=0.000um, trunk=13010.986um, leaf=57463.819um, total=70474.805um
[10/06 19:15:07   1395s]     Clock DAG net violations after 'Reducing clock tree power 2':
[10/06 19:15:07   1395s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:07   1395s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[10/06 19:15:07   1395s]       Trunk : target=0.104ns count=58 avg=0.070ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 9 <= 0.042ns, 9 <= 0.062ns, 16 <= 0.083ns, 22 <= 0.104ns}
[10/06 19:15:07   1395s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.051ns max=0.244ns {2 <= 0.062ns, 17 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:07   1395s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[10/06 19:15:07   1395s]        Bufs: CLKBUFX12: 244 CLKBUFX8: 34 
[10/06 19:15:07   1395s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 5 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:15:07   1395s]      Logics: MX2X8: 1 MX2X2: 1 
[10/06 19:15:07   1395s]     Primary reporting skew group after 'Reducing clock tree power 2':
[10/06 19:15:07   1395s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.909, max=1.136, avg=1.035, sd=0.057], skew [0.227 vs 0.084*], 77.8% {1.035, 1.119} (wid=0.031 ws=0.023) (gid=1.114 gs=0.229)
[10/06 19:15:07   1395s]     Skew group summary after 'Reducing clock tree power 2':
[10/06 19:15:07   1395s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=0.909, max=1.136, avg=1.035, sd=0.057], skew [0.227 vs 0.084*], 77.8% {1.035, 1.119} (wid=0.031 ws=0.023) (gid=1.114 gs=0.229)
[10/06 19:15:07   1395s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.630, max=0.907, avg=0.799, sd=0.074], skew [0.277 vs 0.084*], 77.8% {0.806, 0.891} (wid=0.032 ws=0.024) (gid=0.885 gs=0.278)
[10/06 19:15:07   1395s]     Clock network insertion delays are now [0.630ns, 1.136ns] average 1.035ns std.dev 0.057ns
[10/06 19:15:08   1395s]     BalancingStep Reducing clock tree power 2 has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:15:08   1395s]     {my_clk/functional_func_slow_max,WC: 10496.2 -> 11356}Legalizer calls during this step: 819 succeeded with DRC/Color checks: 814 succeeded without DRC/Color checks: 5
[10/06 19:15:08   1395s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:08   1395s] UM:                                                                   Reducing clock tree power 2
[10/06 19:15:08   1395s]   Reducing clock tree power 2 done. (took cpu=0:00:04.9 real=0:00:04.9)
[10/06 19:15:08   1395s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:08   1395s] UM:                                                                   Reducing clock tree power 2
[10/06 19:15:08   1395s]   Stage::Reducing Power done. (took cpu=0:00:06.5 real=0:00:06.5)
[10/06 19:15:08   1395s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:08   1395s] UM:                                                                   Stage::Reducing Power
[10/06 19:15:08   1395s]   Stage::Balancing...
[10/06 19:15:08   1395s]   Approximately balancing fragments step...
[10/06 19:15:08   1395s]     Resolve constraints - Approximately balancing fragments...
[10/06 19:15:08   1395s]     Resolving skew group constraints...
[10/06 19:15:08   1396s]       Solving LP: 2 skew groups; 11 fragments, 11 fraglets and 10 vertices; 88 variables and 243 constraints; tolerance 1
[10/06 19:15:08   1396s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group my_clk/functional_func_slow_max from 1.050ns to 1.135ns.
[10/06 19:15:08   1396s]     Resolving skew group constraints done.
[10/06 19:15:08   1396s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.8 real=0:00:00.8)
[10/06 19:15:08   1396s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:08   1396s] UM:                                                                   Resolve constraints - Approximately balancing fragments
[10/06 19:15:08   1396s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[10/06 19:15:08   1396s]     Running the trial balancer to estimate the amount of delay to be added in Balancing...
[10/06 19:15:09   1396s]       Estimated delay to be added in balancing: 1.015ns
[10/06 19:15:09   1396s]     Running the trial balancer to estimate the amount of delay to be added in Balancing done.
[10/06 19:15:09   1396s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/06 19:15:09   1397s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:09   1397s] UM:                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[10/06 19:15:09   1397s]     Approximately balancing fragments...
[10/06 19:15:09   1397s]       Moving gates to improve sub-tree skew...
[10/06 19:15:09   1397s]         Tried: 321 Succeeded: 0
[10/06 19:15:09   1397s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[10/06 19:15:09   1397s]           cell counts      : b=278, i=0, icg=36, nicg=0, l=2, total=316
[10/06 19:15:09   1397s]           cell areas       : b=1379.628um^2, i=0.000um^2, icg=335.160um^2, nicg=0.000um^2, l=8.892um^2, total=1723.680um^2
[10/06 19:15:09   1397s]           cell capacitance : b=0.587pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.612pF
[10/06 19:15:09   1397s]           sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:09   1397s]           wire capacitance : top=0.000pF, trunk=1.198pF, leaf=6.060pF, total=7.258pF
[10/06 19:15:09   1397s]           wire lengths     : top=0.000um, trunk=13010.986um, leaf=57463.819um, total=70474.805um
[10/06 19:15:09   1397s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[10/06 19:15:09   1397s]           Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:09   1397s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[10/06 19:15:09   1397s]           Trunk : target=0.104ns count=58 avg=0.070ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 9 <= 0.042ns, 9 <= 0.062ns, 16 <= 0.083ns, 22 <= 0.104ns}
[10/06 19:15:09   1397s]           Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.051ns max=0.244ns {2 <= 0.062ns, 17 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:09   1397s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[10/06 19:15:09   1397s]            Bufs: CLKBUFX12: 244 CLKBUFX8: 34 
[10/06 19:15:09   1397s]            ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 5 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 1 TLATNTSCAX3: 6 TLATNTSCAX2: 9 
[10/06 19:15:09   1397s]          Logics: MX2X8: 1 MX2X2: 1 
[10/06 19:15:09   1397s]         Clock network insertion delays are now [0.630ns, 1.136ns] average 1.035ns std.dev 0.057ns
[10/06 19:15:09   1397s]         Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/06 19:15:09   1397s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:09   1397s] UM:                                                                   Moving gates to improve sub-tree skew
[10/06 19:15:09   1397s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/06 19:15:09   1397s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:09   1397s] UM:                                                                   Moving gates to improve sub-tree skew
[10/06 19:15:09   1397s]       Approximately balancing fragments bottom up...
[10/06 19:15:09   1397s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[10/06 19:15:09   1397s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[10/06 19:15:09   1397s]           cell counts      : b=281, i=0, icg=36, nicg=0, l=2, total=319
[10/06 19:15:09   1397s]           cell areas       : b=1389.546um^2, i=0.000um^2, icg=314.640um^2, nicg=0.000um^2, l=7.524um^2, total=1711.710um^2
[10/06 19:15:09   1397s]           cell capacitance : b=0.591pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.616pF
[10/06 19:15:09   1397s]           sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:09   1397s]           wire capacitance : top=0.000pF, trunk=1.204pF, leaf=6.060pF, total=7.264pF
[10/06 19:15:09   1397s]           wire lengths     : top=0.000um, trunk=13075.442um, leaf=57464.009um, total=70539.450um
[10/06 19:15:09   1397s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[10/06 19:15:09   1397s]           Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:09   1397s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[10/06 19:15:09   1397s]           Trunk : target=0.104ns count=61 avg=0.071ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 11 <= 0.042ns, 7 <= 0.062ns, 17 <= 0.083ns, 24 <= 0.104ns}
[10/06 19:15:09   1397s]           Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:09   1397s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[10/06 19:15:09   1397s]            Bufs: CLKBUFX12: 243 CLKBUFX8: 38 
[10/06 19:15:09   1397s]            ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 4 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 10 
[10/06 19:15:09   1397s]          Logics: MX2X6: 1 MX2X2: 1 
[10/06 19:15:09   1397s]         Clock network insertion delays are now [0.602ns, 1.136ns] average 1.032ns std.dev 0.066ns
[10/06 19:15:09   1397s]         Legalizer calls during this step: 89 succeeded with DRC/Color checks: 89 succeeded without DRC/Color checks: 0
[10/06 19:15:09   1397s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:09   1397s] UM:                                                                   Approximately balancing fragments bottom up
[10/06 19:15:09   1397s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.6 real=0:00:00.6)
[10/06 19:15:09   1397s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:09   1397s] UM:                                                                   Approximately balancing fragments bottom up
[10/06 19:15:09   1397s]       Approximately balancing fragments, wire and cell delays...
[10/06 19:15:09   1397s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[10/06 19:15:10   1398s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/06 19:15:10   1398s]           cell counts      : b=293, i=0, icg=36, nicg=0, l=2, total=331
[10/06 19:15:10   1398s]           cell areas       : b=1437.426um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1753.776um^2
[10/06 19:15:10   1398s]           cell capacitance : b=0.611pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.636pF
[10/06 19:15:10   1398s]           sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:10   1398s]           wire capacitance : top=0.000pF, trunk=1.305pF, leaf=6.060pF, total=7.365pF
[10/06 19:15:10   1398s]           wire lengths     : top=0.000um, trunk=14190.838um, leaf=57464.009um, total=71654.846um
[10/06 19:15:10   1398s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/06 19:15:10   1398s]           Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:10   1398s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[10/06 19:15:10   1398s]           Trunk : target=0.104ns count=73 avg=0.066ns sd=0.028ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 11 <= 0.062ns, 18 <= 0.083ns, 24 <= 0.104ns}
[10/06 19:15:10   1398s]           Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:10   1398s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[10/06 19:15:10   1398s]            Bufs: CLKBUFX12: 245 CLKBUFX8: 48 
[10/06 19:15:10   1398s]            ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:10   1398s]          Logics: MX2X2: 2 
[10/06 19:15:10   1398s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[10/06 19:15:10   1398s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[10/06 19:15:10   1398s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[10/06 19:15:10   1398s]           cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:10   1398s]           cell areas       : b=1442.556um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1758.906um^2
[10/06 19:15:10   1398s]           cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.638pF
[10/06 19:15:10   1398s]           sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:10   1398s]           wire capacitance : top=0.000pF, trunk=1.307pF, leaf=6.060pF, total=7.367pF
[10/06 19:15:10   1398s]           wire lengths     : top=0.000um, trunk=14211.798um, leaf=57464.009um, total=71675.806um
[10/06 19:15:10   1398s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
[10/06 19:15:10   1398s]           Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:10   1398s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[10/06 19:15:10   1398s]           Trunk : target=0.104ns count=74 avg=0.065ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 19 <= 0.042ns, 12 <= 0.062ns, 18 <= 0.083ns, 23 <= 0.104ns}
[10/06 19:15:10   1398s]           Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:10   1398s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[10/06 19:15:10   1398s]            Bufs: CLKBUFX12: 246 CLKBUFX8: 48 
[10/06 19:15:10   1398s]            ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:10   1398s]          Logics: MX2X2: 2 
[10/06 19:15:10   1398s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[10/06 19:15:10   1398s]       Approximately balancing fragments, wire and cell delays, iteration 3...
[10/06 19:15:10   1398s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 3:
[10/06 19:15:10   1398s]           cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:10   1398s]           cell areas       : b=1442.556um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1758.906um^2
[10/06 19:15:10   1398s]           cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.638pF
[10/06 19:15:10   1398s]           sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:10   1398s]           wire capacitance : top=0.000pF, trunk=1.307pF, leaf=6.060pF, total=7.367pF
[10/06 19:15:10   1398s]           wire lengths     : top=0.000um, trunk=14211.798um, leaf=57464.009um, total=71675.806um
[10/06 19:15:10   1398s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 3:
[10/06 19:15:10   1398s]           Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:10   1398s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 3:
[10/06 19:15:10   1398s]           Trunk : target=0.104ns count=74 avg=0.065ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 19 <= 0.042ns, 12 <= 0.062ns, 18 <= 0.083ns, 23 <= 0.104ns}
[10/06 19:15:10   1398s]           Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:10   1398s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 3 {count}:
[10/06 19:15:10   1398s]            Bufs: CLKBUFX12: 246 CLKBUFX8: 48 
[10/06 19:15:10   1398s]            ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:10   1398s]          Logics: MX2X2: 2 
[10/06 19:15:10   1398s]       Approximately balancing fragments, wire and cell delays, iteration 3 done.
[10/06 19:15:10   1398s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.8 real=0:00:00.8)
[10/06 19:15:10   1398s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:10   1398s] UM:                                                                   Approximately balancing fragments, wire and cell delays
[10/06 19:15:10   1398s]     Approximately balancing fragments done.
[10/06 19:15:10   1398s]     Clock DAG stats after 'Approximately balancing fragments step':
[10/06 19:15:10   1398s]       cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:10   1398s]       cell areas       : b=1442.556um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1758.906um^2
[10/06 19:15:10   1398s]       cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.638pF
[10/06 19:15:10   1398s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:10   1398s]       wire capacitance : top=0.000pF, trunk=1.307pF, leaf=6.060pF, total=7.367pF
[10/06 19:15:10   1398s]       wire lengths     : top=0.000um, trunk=14211.798um, leaf=57464.009um, total=71675.806um
[10/06 19:15:10   1398s]     Clock DAG net violations after 'Approximately balancing fragments step':
[10/06 19:15:10   1398s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:10   1398s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[10/06 19:15:10   1398s]       Trunk : target=0.104ns count=74 avg=0.065ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 19 <= 0.042ns, 12 <= 0.062ns, 18 <= 0.083ns, 23 <= 0.104ns}
[10/06 19:15:10   1398s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:10   1398s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[10/06 19:15:10   1398s]        Bufs: CLKBUFX12: 246 CLKBUFX8: 48 
[10/06 19:15:10   1398s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:10   1398s]      Logics: MX2X2: 2 
[10/06 19:15:10   1398s]     Clock network insertion delays are now [0.824ns, 1.136ns] average 1.089ns std.dev 0.027ns
[10/06 19:15:10   1398s]     Legalizer calls during this step: 616 succeeded with DRC/Color checks: 616 succeeded without DRC/Color checks: 0
[10/06 19:15:10   1398s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:10   1398s] UM:                                                                   Approximately balancing fragments step
[10/06 19:15:10   1398s]   Approximately balancing fragments step done. (took cpu=0:00:02.9 real=0:00:02.9)
[10/06 19:15:10   1398s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:10   1398s] UM:                                                                   Approximately balancing fragments step
[10/06 19:15:11   1398s]   Clock DAG stats after Approximately balancing fragments:
[10/06 19:15:11   1398s]     cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:11   1398s]     cell areas       : b=1442.556um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1758.906um^2
[10/06 19:15:11   1398s]     cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.638pF
[10/06 19:15:11   1398s]     sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:11   1398s]     wire capacitance : top=0.000pF, trunk=1.307pF, leaf=6.060pF, total=7.367pF
[10/06 19:15:11   1398s]     wire lengths     : top=0.000um, trunk=14211.798um, leaf=57464.009um, total=71675.806um
[10/06 19:15:11   1398s]   Clock DAG net violations after Approximately balancing fragments:
[10/06 19:15:11   1398s]     Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:11   1398s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[10/06 19:15:11   1398s]     Trunk : target=0.104ns count=74 avg=0.065ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 19 <= 0.042ns, 12 <= 0.062ns, 18 <= 0.083ns, 23 <= 0.104ns}
[10/06 19:15:11   1398s]     Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:11   1398s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[10/06 19:15:11   1398s]      Bufs: CLKBUFX12: 246 CLKBUFX8: 48 
[10/06 19:15:11   1398s]      ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:11   1398s]    Logics: MX2X2: 2 
[10/06 19:15:11   1399s]   Primary reporting skew group after Approximately balancing fragments:
[10/06 19:15:11   1399s]     skew_group my_clk/functional_func_slow_max: insertion delay [min=1.043, max=1.136, avg=1.089, sd=0.027], skew [0.093 vs 0.085*], 91.9% {1.048, 1.133} (wid=0.033 ws=0.021) (gid=1.122 gs=0.107)
[10/06 19:15:11   1399s]   Skew group summary after Approximately balancing fragments:
[10/06 19:15:11   1399s]     skew_group my_clk/functional_func_slow_max: insertion delay [min=1.043, max=1.136, avg=1.089, sd=0.027], skew [0.093 vs 0.085*], 91.9% {1.048, 1.133} (wid=0.033 ws=0.021) (gid=1.122 gs=0.107)
[10/06 19:15:11   1399s]     skew_group test_clk/functional_func_slow_max: insertion delay [min=0.824, max=0.908, avg=0.865, sd=0.024], skew [0.084 vs 0.085], 100% {0.824, 0.908} (wid=0.037 ws=0.025) (gid=0.894 gs=0.090)
[10/06 19:15:11   1399s]   Clock network insertion delays are now [0.824ns, 1.136ns] average 1.089ns std.dev 0.027ns
[10/06 19:15:11   1399s]   Improving fragments clock skew...
[10/06 19:15:11   1399s]     Iteration 1...
[10/06 19:15:11   1399s] Path optimization required 48 stage delay updates 
[10/06 19:15:11   1399s] Path optimization required 0 stage delay updates 
[10/06 19:15:11   1399s]     Iteration 1 done.
[10/06 19:15:11   1399s]     Clock DAG stats after 'Improving fragments clock skew':
[10/06 19:15:11   1399s]       cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:11   1399s]       cell areas       : b=1441.188um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1757.538um^2
[10/06 19:15:11   1399s]       cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:11   1399s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:11   1399s]       wire capacitance : top=0.000pF, trunk=1.312pF, leaf=6.060pF, total=7.372pF
[10/06 19:15:11   1399s]       wire lengths     : top=0.000um, trunk=14268.978um, leaf=57464.009um, total=71732.986um
[10/06 19:15:11   1399s]     Clock DAG net violations after 'Improving fragments clock skew':
[10/06 19:15:11   1399s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:11   1399s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[10/06 19:15:11   1399s]       Trunk : target=0.104ns count=74 avg=0.066ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 23 <= 0.104ns}
[10/06 19:15:11   1399s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:11   1399s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[10/06 19:15:11   1399s]        Bufs: CLKBUFX12: 245 CLKBUFX8: 49 
[10/06 19:15:11   1399s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:11   1399s]      Logics: MX2X2: 2 
[10/06 19:15:11   1399s]     Primary reporting skew group after 'Improving fragments clock skew':
[10/06 19:15:11   1399s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.136, avg=1.092, sd=0.024], skew [0.084 vs 0.085], 100% {1.052, 1.136} (wid=0.033 ws=0.022) (gid=1.122 gs=0.089)
[10/06 19:15:11   1399s]     Skew group summary after 'Improving fragments clock skew':
[10/06 19:15:11   1399s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.136, avg=1.092, sd=0.024], skew [0.084 vs 0.085], 100% {1.052, 1.136} (wid=0.033 ws=0.022) (gid=1.122 gs=0.089)
[10/06 19:15:11   1399s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.824, max=0.908, avg=0.865, sd=0.024], skew [0.084 vs 0.085], 100% {0.824, 0.908} (wid=0.037 ws=0.025) (gid=0.894 gs=0.090)
[10/06 19:15:11   1399s]     Clock network insertion delays are now [0.824ns, 1.136ns] average 1.092ns std.dev 0.024ns
[10/06 19:15:11   1399s]     BalancingStep Improving fragments clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:15:11   1399s]     {my_clk/functional_func_slow_max,WC: 11356 -> 11359, test_clk/functional_func_slow_max,WC: 9075 -> 9080}Legalizer calls during this step: 21 succeeded with DRC/Color checks: 21 succeeded without DRC/Color checks: 0
[10/06 19:15:11   1399s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:11   1399s] UM:                                                                   Improving fragments clock skew
[10/06 19:15:11   1399s]   Improving fragments clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/06 19:15:11   1399s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:11   1399s] UM:                                                                   Improving fragments clock skew
[10/06 19:15:11   1399s]   Approximately balancing step...
[10/06 19:15:11   1399s]     Resolve constraints - Approximately balancing...
[10/06 19:15:11   1399s]     Resolving skew group constraints...
[10/06 19:15:12   1400s]       Solving LP: 2 skew groups; 11 fragments, 12 fraglets and 11 vertices; 92 variables and 253 constraints; tolerance 1
[10/06 19:15:12   1400s]     Resolving skew group constraints done.
[10/06 19:15:12   1400s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
[10/06 19:15:12   1400s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:12   1400s] UM:                                                                   Resolve constraints - Approximately balancing
[10/06 19:15:12   1400s]     Approximately balancing...
[10/06 19:15:12   1400s]       Approximately balancing, wire and cell delays...
[10/06 19:15:12   1400s]       Approximately balancing, wire and cell delays, iteration 1...
[10/06 19:15:12   1400s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[10/06 19:15:12   1400s]           cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:12   1400s]           cell areas       : b=1441.188um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1757.538um^2
[10/06 19:15:12   1400s]           cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:12   1400s]           sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:12   1400s]           wire capacitance : top=0.000pF, trunk=1.312pF, leaf=6.060pF, total=7.372pF
[10/06 19:15:12   1400s]           wire lengths     : top=0.000um, trunk=14268.978um, leaf=57464.009um, total=71732.986um
[10/06 19:15:12   1400s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[10/06 19:15:12   1400s]           Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:12   1400s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[10/06 19:15:12   1400s]           Trunk : target=0.104ns count=74 avg=0.066ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 23 <= 0.104ns}
[10/06 19:15:12   1400s]           Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:12   1400s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[10/06 19:15:12   1400s]            Bufs: CLKBUFX12: 245 CLKBUFX8: 49 
[10/06 19:15:12   1400s]            ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:12   1400s]          Logics: MX2X2: 2 
[10/06 19:15:12   1400s]       Approximately balancing, wire and cell delays, iteration 1 done.
[10/06 19:15:12   1400s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/06 19:15:12   1400s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:12   1400s] UM:                                                                   Approximately balancing, wire and cell delays
[10/06 19:15:12   1400s]     Approximately balancing done.
[10/06 19:15:12   1400s]     Clock DAG stats after 'Approximately balancing step':
[10/06 19:15:12   1400s]       cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:12   1400s]       cell areas       : b=1441.188um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1757.538um^2
[10/06 19:15:12   1400s]       cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:12   1400s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:12   1400s]       wire capacitance : top=0.000pF, trunk=1.312pF, leaf=6.060pF, total=7.372pF
[10/06 19:15:12   1400s]       wire lengths     : top=0.000um, trunk=14268.978um, leaf=57464.009um, total=71732.986um
[10/06 19:15:12   1400s]     Clock DAG net violations after 'Approximately balancing step':
[10/06 19:15:12   1400s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:12   1400s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[10/06 19:15:12   1400s]       Trunk : target=0.104ns count=74 avg=0.066ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 23 <= 0.104ns}
[10/06 19:15:12   1400s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:12   1400s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[10/06 19:15:12   1400s]        Bufs: CLKBUFX12: 245 CLKBUFX8: 49 
[10/06 19:15:12   1400s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:12   1400s]      Logics: MX2X2: 2 
[10/06 19:15:12   1400s]     Primary reporting skew group after 'Approximately balancing step':
[10/06 19:15:12   1400s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.136, avg=1.092, sd=0.024], skew [0.084 vs 0.085], 100% {1.052, 1.136} (wid=0.033 ws=0.022) (gid=1.122 gs=0.089)
[10/06 19:15:12   1400s]     Skew group summary after 'Approximately balancing step':
[10/06 19:15:12   1400s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.136, avg=1.092, sd=0.024], skew [0.084 vs 0.085], 100% {1.052, 1.136} (wid=0.033 ws=0.022) (gid=1.122 gs=0.089)
[10/06 19:15:12   1400s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.824, max=0.908, avg=0.865, sd=0.024], skew [0.084 vs 0.084], 100% {0.824, 0.908} (wid=0.037 ws=0.025) (gid=0.894 gs=0.090)
[10/06 19:15:12   1400s]     Clock network insertion delays are now [0.824ns, 1.136ns] average 1.092ns std.dev 0.024ns
[10/06 19:15:12   1400s]     BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
[10/06 19:15:12   1400s]     {my_clk/functional_func_slow_max,WC: 11356 -> 11359, test_clk/functional_func_slow_max,WC: 9075 -> 9085.72}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/06 19:15:12   1400s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:12   1400s] UM:                                                                   Approximately balancing step
[10/06 19:15:12   1400s]   Approximately balancing step done. (took cpu=0:00:00.9 real=0:00:00.9)
[10/06 19:15:12   1400s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:12   1400s] UM:                                                                   Approximately balancing step
[10/06 19:15:12   1400s]   Fixing clock tree overload...
[10/06 19:15:12   1400s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[10/06 19:15:12   1400s]     Clock DAG stats after 'Fixing clock tree overload':
[10/06 19:15:12   1400s]       cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:12   1400s]       cell areas       : b=1441.188um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1757.538um^2
[10/06 19:15:12   1400s]       cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:12   1400s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:12   1400s]       wire capacitance : top=0.000pF, trunk=1.312pF, leaf=6.060pF, total=7.372pF
[10/06 19:15:12   1400s]       wire lengths     : top=0.000um, trunk=14268.978um, leaf=57464.009um, total=71732.986um
[10/06 19:15:12   1400s]     Clock DAG net violations after 'Fixing clock tree overload':
[10/06 19:15:12   1400s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:12   1400s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[10/06 19:15:12   1400s]       Trunk : target=0.104ns count=74 avg=0.066ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 23 <= 0.104ns}
[10/06 19:15:12   1400s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:12   1400s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[10/06 19:15:12   1400s]        Bufs: CLKBUFX12: 245 CLKBUFX8: 49 
[10/06 19:15:12   1400s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:12   1400s]      Logics: MX2X2: 2 
[10/06 19:15:12   1400s]     Primary reporting skew group after 'Fixing clock tree overload':
[10/06 19:15:12   1400s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.136, avg=1.092, sd=0.024], skew [0.084 vs 0.085], 100% {1.052, 1.136} (wid=0.033 ws=0.022) (gid=1.122 gs=0.089)
[10/06 19:15:12   1400s]     Skew group summary after 'Fixing clock tree overload':
[10/06 19:15:12   1400s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.136, avg=1.092, sd=0.024], skew [0.084 vs 0.085], 100% {1.052, 1.136} (wid=0.033 ws=0.022) (gid=1.122 gs=0.089)
[10/06 19:15:12   1400s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.824, max=0.908, avg=0.865, sd=0.024], skew [0.084 vs 0.084], 100% {0.824, 0.908} (wid=0.037 ws=0.025) (gid=0.894 gs=0.090)
[10/06 19:15:12   1400s]     Clock network insertion delays are now [0.824ns, 1.136ns] average 1.092ns std.dev 0.024ns
[10/06 19:15:12   1400s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/06 19:15:12   1400s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:12   1400s] UM:                                                                   Fixing clock tree overload
[10/06 19:15:12   1400s]   Fixing clock tree overload done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/06 19:15:12   1400s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:12   1400s] UM:                                                                   Fixing clock tree overload
[10/06 19:15:12   1400s]   Approximately balancing paths...
[10/06 19:15:12   1400s]     Added 0 buffers.
[10/06 19:15:12   1400s]     Clock DAG stats after 'Approximately balancing paths':
[10/06 19:15:12   1400s]       cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:12   1400s]       cell areas       : b=1441.188um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1757.538um^2
[10/06 19:15:12   1400s]       cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:12   1400s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:12   1400s]       wire capacitance : top=0.000pF, trunk=1.312pF, leaf=6.060pF, total=7.372pF
[10/06 19:15:12   1400s]       wire lengths     : top=0.000um, trunk=14268.978um, leaf=57464.009um, total=71732.986um
[10/06 19:15:12   1400s]     Clock DAG net violations after 'Approximately balancing paths':
[10/06 19:15:12   1400s]       Remaining Transition : {count=6, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns]} avg=0.140ns sd=0.000ns sum=0.838ns
[10/06 19:15:12   1400s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[10/06 19:15:12   1400s]       Trunk : target=0.104ns count=74 avg=0.066ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 23 <= 0.104ns}
[10/06 19:15:12   1400s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:12   1400s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[10/06 19:15:12   1400s]        Bufs: CLKBUFX12: 245 CLKBUFX8: 49 
[10/06 19:15:12   1400s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:12   1400s]      Logics: MX2X2: 2 
[10/06 19:15:13   1400s]     Primary reporting skew group after 'Approximately balancing paths':
[10/06 19:15:13   1400s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.136, avg=1.092, sd=0.024], skew [0.084 vs 0.085], 100% {1.052, 1.136} (wid=0.033 ws=0.022) (gid=1.122 gs=0.089)
[10/06 19:15:13   1401s]     Skew group summary after 'Approximately balancing paths':
[10/06 19:15:13   1401s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.136, avg=1.092, sd=0.024], skew [0.084 vs 0.085], 100% {1.052, 1.136} (wid=0.033 ws=0.022) (gid=1.122 gs=0.089)
[10/06 19:15:13   1401s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.824, max=0.908, avg=0.865, sd=0.024], skew [0.084 vs 0.084], 100% {0.824, 0.908} (wid=0.037 ws=0.025) (gid=0.894 gs=0.090)
[10/06 19:15:13   1401s]     Clock network insertion delays are now [0.824ns, 1.136ns] average 1.092ns std.dev 0.024ns
[10/06 19:15:13   1401s]     Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/06 19:15:13   1401s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:13   1401s] UM:                                                                   Approximately balancing paths
[10/06 19:15:13   1401s]   Approximately balancing paths done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/06 19:15:13   1401s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:13   1401s] UM:                                                                   Approximately balancing paths
[10/06 19:15:13   1401s]   Stage::Balancing done. (took cpu=0:00:05.1 real=0:00:05.1)
[10/06 19:15:13   1401s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:13   1401s] UM:                                                                   Stage::Balancing
[10/06 19:15:13   1401s]   Stage::Polishing...
[10/06 19:15:13   1401s]   Resynthesising clock tree into netlist...
[10/06 19:15:15   1403s]     Reset timing graph...
[10/06 19:15:15   1403s] Ignoring AAE DB Resetting ...
[10/06 19:15:15   1403s]     Reset timing graph done.
[10/06 19:15:15   1403s]   Resynthesising clock tree into netlist done.
[10/06 19:15:15   1403s]   Updating congestion map to accurately time the clock tree...
[10/06 19:15:16   1403s]     Routing unrouted datapath nets connected to clock instances...
[10/06 19:15:16   1403s]       Routed 542 unrouted datapath nets connected to clock instances
[10/06 19:15:16   1403s]     Routing unrouted datapath nets connected to clock instances done.
[10/06 19:15:16   1403s]     Leaving CCOpt scope - extractRC...
[10/06 19:15:16   1403s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[10/06 19:15:16   1403s] Extraction called for design 'leon' of instances=36035 and nets=51006 using extraction engine 'preRoute' .
[10/06 19:15:16   1403s] PreRoute RC Extraction called for design leon.
[10/06 19:15:16   1403s] RC Extraction called in multi-corner(2) mode.
[10/06 19:15:16   1403s] RCMode: PreRoute
[10/06 19:15:16   1403s]       RC Corner Indexes            0       1   
[10/06 19:15:16   1403s] Capacitance Scaling Factor   : 1.10066 1.10066 
[10/06 19:15:16   1403s] Resistance Scaling Factor    : 1.34236 1.34236 
[10/06 19:15:16   1403s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[10/06 19:15:16   1403s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[10/06 19:15:16   1403s] Shrink Factor                : 1.00000
[10/06 19:15:16   1403s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/06 19:15:16   1403s] Using capacitance table file ...
[10/06 19:15:16   1403s] Updating RC grid for preRoute extraction ...
[10/06 19:15:16   1403s] Initializing multi-corner capacitance tables ... 
[10/06 19:15:16   1403s] Initializing multi-corner resistance tables ...
[10/06 19:15:16   1404s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 2284.254M)
[10/06 19:15:16   1404s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[10/06 19:15:16   1404s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[10/06 19:15:16   1404s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:16   1404s] UM:                                                                   Leaving CCOpt scope - extractRC
[10/06 19:15:16   1404s]   Updating congestion map to accurately time the clock tree done.
[10/06 19:15:16   1404s]   Disconnecting clock tree from netlist...
[10/06 19:15:16   1404s]   Disconnecting clock tree from netlist done.
[10/06 19:15:16   1404s] End AAE Lib Interpolated Model. (MEM=2284.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:15:17   1404s]   Clock DAG stats After congestion update:
[10/06 19:15:17   1404s]     cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:17   1404s]     cell areas       : b=1441.188um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1757.538um^2
[10/06 19:15:17   1404s]     cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:17   1404s]     sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:17   1404s]     wire capacitance : top=0.000pF, trunk=1.316pF, leaf=6.063pF, total=7.378pF
[10/06 19:15:17   1404s]     wire lengths     : top=0.000um, trunk=14268.978um, leaf=57464.009um, total=71732.986um
[10/06 19:15:17   1404s]   Clock DAG net violations After congestion update:
[10/06 19:15:17   1404s]     Remaining Transition : {count=7, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns, 0.000ns]} avg=0.120ns sd=0.053ns sum=0.839ns
[10/06 19:15:17   1404s]   Clock DAG primary half-corner transition distribution After congestion update:
[10/06 19:15:17   1404s]     Trunk : target=0.104ns count=74 avg=0.066ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:15:17   1404s]     Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:17   1404s]   Clock DAG library cell distribution After congestion update {count}:
[10/06 19:15:17   1404s]      Bufs: CLKBUFX12: 245 CLKBUFX8: 49 
[10/06 19:15:17   1404s]      ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:17   1404s]    Logics: MX2X2: 2 
[10/06 19:15:17   1404s]   Primary reporting skew group After congestion update:
[10/06 19:15:17   1404s]     skew_group my_clk/functional_func_slow_max: insertion delay [min=1.053, max=1.137, avg=1.093, sd=0.024], skew [0.084 vs 0.085], 100% {1.053, 1.137} (wid=0.034 ws=0.022) (gid=1.123 gs=0.089)
[10/06 19:15:17   1404s]   Skew group summary After congestion update:
[10/06 19:15:17   1404s]     skew_group my_clk/functional_func_slow_max: insertion delay [min=1.053, max=1.137, avg=1.093, sd=0.024], skew [0.084 vs 0.085], 100% {1.053, 1.137} (wid=0.034 ws=0.022) (gid=1.123 gs=0.089)
[10/06 19:15:17   1404s]     skew_group test_clk/functional_func_slow_max: insertion delay [min=0.825, max=0.910, avg=0.866, sd=0.024], skew [0.085 vs 0.084*], 99.9% {0.825, 0.910} (wid=0.038 ws=0.026) (gid=0.894 gs=0.089)
[10/06 19:15:17   1404s]   Clock network insertion delays are now [0.825ns, 1.137ns] average 1.093ns std.dev 0.024ns
[10/06 19:15:17   1404s]   Merging balancing drivers for power...
[10/06 19:15:17   1404s]     Tried: 337 Succeeded: 0
[10/06 19:15:17   1404s]     Clock DAG stats after 'Merging balancing drivers for power':
[10/06 19:15:17   1404s]       cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:17   1404s]       cell areas       : b=1441.188um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1757.538um^2
[10/06 19:15:17   1404s]       cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:17   1404s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:17   1404s]       wire capacitance : top=0.000pF, trunk=1.316pF, leaf=6.063pF, total=7.378pF
[10/06 19:15:17   1404s]       wire lengths     : top=0.000um, trunk=14268.978um, leaf=57464.009um, total=71732.986um
[10/06 19:15:17   1404s]     Clock DAG net violations after 'Merging balancing drivers for power':
[10/06 19:15:17   1404s]       Remaining Transition : {count=7, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns, 0.000ns]} avg=0.120ns sd=0.053ns sum=0.839ns
[10/06 19:15:17   1404s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[10/06 19:15:17   1404s]       Trunk : target=0.104ns count=74 avg=0.066ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:15:17   1404s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:17   1404s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[10/06 19:15:17   1404s]        Bufs: CLKBUFX12: 245 CLKBUFX8: 49 
[10/06 19:15:17   1404s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:17   1404s]      Logics: MX2X2: 2 
[10/06 19:15:17   1405s]     Primary reporting skew group after 'Merging balancing drivers for power':
[10/06 19:15:17   1405s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.053, max=1.137, avg=1.093, sd=0.024], skew [0.084 vs 0.085], 100% {1.053, 1.137} (wid=0.034 ws=0.022) (gid=1.123 gs=0.089)
[10/06 19:15:17   1405s]     Skew group summary after 'Merging balancing drivers for power':
[10/06 19:15:17   1405s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.053, max=1.137, avg=1.093, sd=0.024], skew [0.084 vs 0.085], 100% {1.053, 1.137} (wid=0.034 ws=0.022) (gid=1.123 gs=0.089)
[10/06 19:15:17   1405s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.825, max=0.910, avg=0.866, sd=0.024], skew [0.085 vs 0.084*], 99.9% {0.825, 0.910} (wid=0.038 ws=0.026) (gid=0.894 gs=0.089)
[10/06 19:15:17   1405s]     Clock network insertion delays are now [0.825ns, 1.137ns] average 1.093ns std.dev 0.024ns
[10/06 19:15:17   1405s]     BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:15:17   1405s]     {my_clk/functional_func_slow_max,WC: 11359 -> 11369, test_clk/functional_func_slow_max,WC: 9085.72 -> 9096}Legalizer calls during this step: 5 succeeded with DRC/Color checks: 5 succeeded without DRC/Color checks: 0
[10/06 19:15:17   1405s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:17   1405s] UM:                                                                   Merging balancing drivers for power
[10/06 19:15:17   1405s]   Merging balancing drivers for power done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/06 19:15:17   1405s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:17   1405s] UM:                                                                   Merging balancing drivers for power
[10/06 19:15:17   1405s]   Improving clock skew...
[10/06 19:15:17   1405s]     Iteration 1...
[10/06 19:15:18   1405s] Path optimization required 141 stage delay updates 
[10/06 19:15:18   1405s] Path optimization required 0 stage delay updates 
[10/06 19:15:18   1405s]     Iteration 1 done.
[10/06 19:15:18   1405s]     Clock DAG stats after 'Improving clock skew':
[10/06 19:15:18   1405s]       cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:18   1405s]       cell areas       : b=1441.188um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1757.538um^2
[10/06 19:15:18   1405s]       cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:18   1405s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:18   1405s]       wire capacitance : top=0.000pF, trunk=1.316pF, leaf=6.063pF, total=7.379pF
[10/06 19:15:18   1405s]       wire lengths     : top=0.000um, trunk=14274.668um, leaf=57464.009um, total=71738.676um
[10/06 19:15:18   1405s]     Clock DAG net violations after 'Improving clock skew':
[10/06 19:15:18   1405s]       Remaining Transition : {count=7, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns, 0.000ns]} avg=0.120ns sd=0.053ns sum=0.839ns
[10/06 19:15:18   1405s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[10/06 19:15:18   1405s]       Trunk : target=0.104ns count=74 avg=0.066ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:15:18   1405s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:18   1405s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[10/06 19:15:18   1405s]        Bufs: CLKBUFX12: 245 CLKBUFX8: 49 
[10/06 19:15:18   1405s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:18   1405s]      Logics: MX2X2: 2 
[10/06 19:15:18   1405s]     Primary reporting skew group after 'Improving clock skew':
[10/06 19:15:18   1405s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.054, max=1.137, avg=1.093, sd=0.024], skew [0.083 vs 0.085], 100% {1.054, 1.137} (wid=0.034 ws=0.022) (gid=1.123 gs=0.089)
[10/06 19:15:18   1405s]     Skew group summary after 'Improving clock skew':
[10/06 19:15:18   1405s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.054, max=1.137, avg=1.093, sd=0.024], skew [0.083 vs 0.085], 100% {1.054, 1.137} (wid=0.034 ws=0.022) (gid=1.123 gs=0.089)
[10/06 19:15:18   1405s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.825, max=0.910, avg=0.866, sd=0.024], skew [0.084 vs 0.084], 100% {0.825, 0.910} (wid=0.038 ws=0.026) (gid=0.894 gs=0.089)
[10/06 19:15:18   1405s]     Clock network insertion delays are now [0.825ns, 1.137ns] average 1.093ns std.dev 0.024ns
[10/06 19:15:18   1405s]     BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:15:18   1405s]     {my_clk/functional_func_slow_max,WC: 11359 -> 11366, test_clk/functional_func_slow_max,WC: 9085.72 -> 9096}Legalizer calls during this step: 55 succeeded with DRC/Color checks: 55 succeeded without DRC/Color checks: 0
[10/06 19:15:18   1405s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:18   1405s] UM:                                                                   Improving clock skew
[10/06 19:15:18   1405s]   Improving clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/06 19:15:18   1405s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:18   1405s] UM:                                                                   Improving clock skew
[10/06 19:15:18   1405s]   Reducing clock tree power 3...
[10/06 19:15:18   1405s]     Initial gate capacitance is (rise=7.836pF fall=7.840pF).
[10/06 19:15:18   1405s]     Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[10/06 19:15:19   1406s]     Stopping in iteration 1: unable to make further power recovery in this step.
[10/06 19:15:19   1406s]     Iteration 1: gate capacitance is (rise=7.835pF fall=7.839pF).
[10/06 19:15:19   1406s]     Clock DAG stats after 'Reducing clock tree power 3':
[10/06 19:15:19   1406s]       cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:19   1406s]       cell areas       : b=1439.820um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1756.170um^2
[10/06 19:15:19   1406s]       cell capacitance : b=0.612pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:19   1406s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:19   1406s]       wire capacitance : top=0.000pF, trunk=1.316pF, leaf=6.063pF, total=7.379pF
[10/06 19:15:19   1406s]       wire lengths     : top=0.000um, trunk=14273.898um, leaf=57464.009um, total=71737.906um
[10/06 19:15:19   1406s]     Clock DAG net violations after 'Reducing clock tree power 3':
[10/06 19:15:19   1406s]       Remaining Transition : {count=7, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns, 0.000ns]} avg=0.120ns sd=0.053ns sum=0.839ns
[10/06 19:15:19   1406s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[10/06 19:15:19   1406s]       Trunk : target=0.104ns count=74 avg=0.066ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:15:19   1406s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:19   1406s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[10/06 19:15:19   1406s]        Bufs: CLKBUFX12: 244 CLKBUFX8: 50 
[10/06 19:15:19   1406s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:19   1406s]      Logics: MX2X2: 2 
[10/06 19:15:19   1406s]     Primary reporting skew group after 'Reducing clock tree power 3':
[10/06 19:15:19   1406s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.054, max=1.137, avg=1.093, sd=0.024], skew [0.083 vs 0.085], 100% {1.054, 1.137} (wid=0.034 ws=0.022) (gid=1.123 gs=0.089)
[10/06 19:15:19   1406s]     Skew group summary after 'Reducing clock tree power 3':
[10/06 19:15:19   1406s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.054, max=1.137, avg=1.093, sd=0.024], skew [0.083 vs 0.085], 100% {1.054, 1.137} (wid=0.034 ws=0.022) (gid=1.123 gs=0.089)
[10/06 19:15:19   1406s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.825, max=0.910, avg=0.866, sd=0.024], skew [0.084 vs 0.084], 100% {0.825, 0.910} (wid=0.038 ws=0.026) (gid=0.894 gs=0.089)
[10/06 19:15:19   1406s]     Clock network insertion delays are now [0.825ns, 1.137ns] average 1.093ns std.dev 0.024ns
[10/06 19:15:19   1406s]     BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:15:19   1406s]     {my_clk/functional_func_slow_max,WC: 11359 -> 11366, test_clk/functional_func_slow_max,WC: 9085.72 -> 9096}Legalizer calls during this step: 71 succeeded with DRC/Color checks: 71 succeeded without DRC/Color checks: 0
[10/06 19:15:19   1406s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:19   1406s] UM:                                                                   Reducing clock tree power 3
[10/06 19:15:19   1406s]   Reducing clock tree power 3 done. (took cpu=0:00:01.0 real=0:00:01.0)
[10/06 19:15:19   1406s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:19   1406s] UM:                                                                   Reducing clock tree power 3
[10/06 19:15:19   1406s]   Improving insertion delay...
[10/06 19:15:19   1406s]     Clock DAG stats after 'Improving insertion delay':
[10/06 19:15:19   1406s]       cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:19   1406s]       cell areas       : b=1439.820um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1756.170um^2
[10/06 19:15:19   1406s]       cell capacitance : b=0.612pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:19   1406s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:19   1406s]       wire capacitance : top=0.000pF, trunk=1.316pF, leaf=6.063pF, total=7.379pF
[10/06 19:15:19   1406s]       wire lengths     : top=0.000um, trunk=14273.898um, leaf=57464.009um, total=71737.906um
[10/06 19:15:19   1406s]     Clock DAG net violations after 'Improving insertion delay':
[10/06 19:15:19   1406s]       Remaining Transition : {count=7, worst=[0.140ns, 0.140ns, 0.140ns, 0.139ns, 0.139ns, 0.139ns, 0.000ns]} avg=0.120ns sd=0.053ns sum=0.839ns
[10/06 19:15:19   1406s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[10/06 19:15:19   1406s]       Trunk : target=0.104ns count=74 avg=0.066ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:15:19   1406s]       Leaf  : target=0.104ns count=262 avg=0.098ns sd=0.024ns min=0.062ns max=0.244ns {1 <= 0.062ns, 18 <= 0.083ns, 237 <= 0.104ns} {6 > 0.109ns}
[10/06 19:15:19   1406s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[10/06 19:15:19   1406s]        Bufs: CLKBUFX12: 244 CLKBUFX8: 50 
[10/06 19:15:19   1406s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:19   1406s]      Logics: MX2X2: 2 
[10/06 19:15:19   1406s]     Primary reporting skew group after 'Improving insertion delay':
[10/06 19:15:19   1406s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.054, max=1.137, avg=1.093, sd=0.024], skew [0.083 vs 0.085], 100% {1.054, 1.137} (wid=0.034 ws=0.022) (gid=1.123 gs=0.089)
[10/06 19:15:19   1406s]     Skew group summary after 'Improving insertion delay':
[10/06 19:15:19   1406s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.054, max=1.137, avg=1.093, sd=0.024], skew [0.083 vs 0.085], 100% {1.054, 1.137} (wid=0.034 ws=0.022) (gid=1.123 gs=0.089)
[10/06 19:15:19   1406s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.825, max=0.910, avg=0.866, sd=0.024], skew [0.084 vs 0.084], 100% {0.825, 0.910} (wid=0.038 ws=0.026) (gid=0.894 gs=0.089)
[10/06 19:15:19   1406s]     Clock network insertion delays are now [0.825ns, 1.137ns] average 1.093ns std.dev 0.024ns
[10/06 19:15:19   1406s]     BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:15:19   1406s]     {my_clk/functional_func_slow_max,WC: 11359 -> 11366, test_clk/functional_func_slow_max,WC: 9085.72 -> 9096}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/06 19:15:19   1406s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:19   1406s] UM:                                                                   Improving insertion delay
[10/06 19:15:19   1406s]   Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/06 19:15:19   1406s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:19   1406s] UM:                                                                   Improving insertion delay
[10/06 19:15:19   1406s]   Total capacitance is (rise=15.214pF fall=15.218pF), of which (rise=7.379pF fall=7.379pF) is wire, and (rise=7.835pF fall=7.839pF) is gate.
[10/06 19:15:19   1406s]   Stage::Polishing done. (took cpu=0:00:05.8 real=0:00:06.5)
[10/06 19:15:19   1406s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:19   1406s] UM:                                                                   Stage::Polishing
[10/06 19:15:19   1406s]   Stage::Updating netlist...
[10/06 19:15:22   1409s]   Reset timing graph...
[10/06 19:15:22   1409s] Ignoring AAE DB Resetting ...
[10/06 19:15:22   1409s]   Reset timing graph done.
[10/06 19:15:22   1409s]   Setting non-default rules before calling refine place.
[10/06 19:15:22   1409s]   Leaving CCOpt scope - ClockRefiner...
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Instance
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Instance done runtime = 0
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Deactivate
[10/06 19:15:22   1409s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Deactivate done runtime = 0.04
[10/06 19:15:22   1409s]   Performing Clock Only Refine Place.
[10/06 19:15:22   1409s] #spOpts: N=45 
[10/06 19:15:22   1409s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2410.5MB).
[10/06 19:15:22   1409s] *** Starting refinePlace (0:23:29 mem=2410.5M) ***
[10/06 19:15:22   1409s] Total net bbox length = 1.206e+06 (6.843e+05 5.219e+05) (ext = 7.757e+04)
[10/06 19:15:22   1409s] Info: 332 insts are soft-fixed.
[10/06 19:15:22   1409s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:15:22   1409s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:15:22   1409s] Starting refinePlace ...
[10/06 19:15:22   1409s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:15:22   1409s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2410.5MB
[10/06 19:15:22   1409s] Statistics of distance of Instance movement in refine placement:
[10/06 19:15:22   1409s]   maximum (X+Y) =         0.00 um
[10/06 19:15:22   1409s]   mean    (X+Y) =         0.00 um
[10/06 19:15:22   1409s] Summary Report:
[10/06 19:15:22   1409s] Instances move: 0 (out of 36031 movable)
[10/06 19:15:22   1409s] Instances flipped: 0
[10/06 19:15:22   1409s] Mean displacement: 0.00 um
[10/06 19:15:22   1409s] Max displacement: 0.00 um 
[10/06 19:15:22   1409s] Total instances moved : 0
[10/06 19:15:22   1409s] Total net bbox length = 1.206e+06 (6.843e+05 5.219e+05) (ext = 7.757e+04)
[10/06 19:15:22   1409s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2410.5MB
[10/06 19:15:22   1409s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2410.5MB) @(0:23:29 - 0:23:29).
[10/06 19:15:22   1409s] *** Finished refinePlace (0:23:29 mem=2410.5M) ***
[10/06 19:15:22   1409s]   Moved 0 and flipped 0 of 11869 clock instance(s) during refinement.
[10/06 19:15:22   1409s]   The largest move was 0 microns for .
[10/06 19:15:22   1409s] Moved 0 and flipped 0 of 332 clock instances (excluding sinks) during refinement
[10/06 19:15:22   1409s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[10/06 19:15:22   1409s] Moved 0 and flipped 0 of 11537 clock sinks during refinement.
[10/06 19:15:22   1409s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Instance
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Instance done runtime = 0
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Reactivate
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Activate
[10/06 19:15:22   1409s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:15:22   1409s] #spOpts: N=45 
[10/06 19:15:22   1409s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2410.5MB).
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Activate done runtime = 0.19
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Reactivate done runtime = 0.19
[10/06 19:15:22   1409s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.4)
[10/06 19:15:22   1409s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:22   1409s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[10/06 19:15:22   1409s]   Stage::Updating netlist done. (took cpu=0:00:02.7 real=0:00:03.0)
[10/06 19:15:22   1409s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:22   1409s] UM:                                                                   Stage::Updating netlist
[10/06 19:15:22   1409s]   CCOpt::Phase::Implementation done. (took cpu=0:00:20.2 real=0:00:21.3)
[10/06 19:15:22   1409s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:22   1409s] UM:                                                                   CCOpt::Phase::Implementation
[10/06 19:15:22   1409s]   CCOpt::Phase::eGRPC...
[10/06 19:15:22   1409s]   Eagl Post Conditioning loop iteration 0...
[10/06 19:15:22   1409s]     Clock implementation routing...
[10/06 19:15:22   1409s]       Leaving CCOpt scope - Routing Tools...
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Instance
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Instance done runtime = 0
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Deactivate
[10/06 19:15:22   1409s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:15:22   1409s] EdiLegalizer::Interface::Deactivate done runtime = 0.1
[10/06 19:15:22   1409s] Net route status summary:
[10/06 19:15:22   1409s]   Clock:       335 (unrouted=308, trialRouted=0, noStatus=0, routed=0, fixed=27, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[10/06 19:15:22   1409s]   Non-clock: 50671 (unrouted=14410, trialRouted=36261, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=14372, (crossesIlmBounday AND tooFewTerms=0)])
[10/06 19:15:23   1409s]       Routing using eGR only...
[10/06 19:15:23   1409s]         Early Global Route - eGR only step...
[10/06 19:15:23   1409s] (ccopt eGR): There are 335 nets for routing of which 335 have one or more fixed wires.
[10/06 19:15:23   1410s] (ccopt eGR): Start to route 73 trunk nets
[10/06 19:15:23   1410s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 19:15:23   1410s] [PSP]     Started earlyGlobalRoute kernel
[10/06 19:15:23   1410s] [PSP]     Initial Peak syMemory usage = 2410.5 MB
[10/06 19:15:23   1410s] (I)       Reading DB...
[10/06 19:15:23   1410s] (I)       before initializing RouteDB syMemory usage = 2410.5 MB
[10/06 19:15:23   1410s] (I)       congestionReportName   : 
[10/06 19:15:23   1410s] (I)       layerRangeFor2DCongestion : 
[10/06 19:15:23   1410s] (I)       buildTerm2TermWires    : 1
[10/06 19:15:23   1410s] (I)       doTrackAssignment      : 1
[10/06 19:15:23   1410s] (I)       dumpBookshelfFiles     : 0
[10/06 19:15:23   1410s] (I)       numThreads             : 2
[10/06 19:15:23   1410s] (I)       bufferingAwareRouting  : false
[10/06 19:15:23   1410s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 19:15:23   1410s] (I)       honorPin               : false
[10/06 19:15:23   1410s] (I)       honorPinGuide          : true
[10/06 19:15:23   1410s] (I)       honorPartition         : false
[10/06 19:15:23   1410s] (I)       allowPartitionCrossover: false
[10/06 19:15:23   1410s] (I)       honorSingleEntry       : true
[10/06 19:15:23   1410s] (I)       honorSingleEntryStrong : true
[10/06 19:15:23   1410s] (I)       handleViaSpacingRule   : false
[10/06 19:15:23   1410s] (I)       handleEolSpacingRule   : true
[10/06 19:15:23   1410s] (I)       PDConstraint           : none
[10/06 19:15:23   1410s] (I)       expBetterNDRHandling   : true
[10/06 19:15:23   1410s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 19:15:23   1410s] (I)       routingEffortLevel     : 10000
[10/06 19:15:23   1410s] (I)       effortLevel            : standard
[10/06 19:15:23   1410s] [NR-eGR] minRouteLayer          : 2
[10/06 19:15:23   1410s] [NR-eGR] maxRouteLayer          : 127
[10/06 19:15:23   1410s] (I)       relaxedTopLayerCeiling : 127
[10/06 19:15:23   1410s] (I)       relaxedBottomLayerFloor: 2
[10/06 19:15:23   1410s] (I)       numRowsPerGCell        : 1
[10/06 19:15:23   1410s] (I)       speedUpLargeDesign     : 0
[10/06 19:15:23   1410s] (I)       multiThreadingTA       : 1
[10/06 19:15:23   1410s] (I)       blkAwareLayerSwitching : 1
[10/06 19:15:23   1410s] (I)       optimizationMode       : false
[10/06 19:15:23   1410s] (I)       routeSecondPG          : false
[10/06 19:15:23   1410s] (I)       scenicRatioForLayerRelax: 1.25
[10/06 19:15:23   1410s] (I)       detourLimitForLayerRelax: 0.00
[10/06 19:15:23   1410s] (I)       punchThroughDistance   : 500.00
[10/06 19:15:23   1410s] (I)       scenicBound            : 3.00
[10/06 19:15:23   1410s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 19:15:23   1410s] (I)       source-to-sink ratio   : 0.30
[10/06 19:15:23   1410s] (I)       targetCongestionRatioH : 1.00
[10/06 19:15:23   1410s] (I)       targetCongestionRatioV : 1.00
[10/06 19:15:23   1410s] (I)       layerCongestionRatio   : 1.00
[10/06 19:15:23   1410s] (I)       m1CongestionRatio      : 0.10
[10/06 19:15:23   1410s] (I)       m2m3CongestionRatio    : 0.70
[10/06 19:15:23   1410s] (I)       localRouteEffort       : 1.00
[10/06 19:15:23   1410s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 19:15:23   1410s] (I)       supplyScaleFactorH     : 1.00
[10/06 19:15:23   1410s] (I)       supplyScaleFactorV     : 1.00
[10/06 19:15:23   1410s] (I)       highlight3DOverflowFactor: 0.00
[10/06 19:15:23   1410s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 19:15:23   1410s] (I)       routeVias              : 
[10/06 19:15:23   1410s] (I)       readTROption           : true
[10/06 19:15:23   1410s] (I)       extraSpacingFactor     : 1.00
[10/06 19:15:23   1410s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 19:15:23   1410s] (I)       routeSelectedNetsOnly  : true
[10/06 19:15:23   1410s] (I)       clkNetUseMaxDemand     : false
[10/06 19:15:23   1410s] (I)       extraDemandForClocks   : 0
[10/06 19:15:23   1410s] (I)       steinerRemoveLayers    : false
[10/06 19:15:23   1410s] (I)       demoteLayerScenicScale : 1.00
[10/06 19:15:23   1410s] (I)       nonpreferLayerCostScale : 100.00
[10/06 19:15:23   1410s] (I)       similarTopologyRoutingFast : false
[10/06 19:15:23   1410s] (I)       spanningTreeRefinement : true
[10/06 19:15:23   1410s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 19:15:23   1410s] (I)       starting read tracks
[10/06 19:15:23   1410s] (I)       build grid graph
[10/06 19:15:23   1410s] (I)       build grid graph start
[10/06 19:15:23   1410s] [NR-eGR] Layer1 has no routable track
[10/06 19:15:23   1410s] [NR-eGR] Layer2 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer3 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer4 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer5 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer6 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer7 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer8 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer9 has single uniform track structure
[10/06 19:15:23   1410s] (I)       build grid graph end
[10/06 19:15:23   1410s] (I)       numViaLayers=9
[10/06 19:15:23   1410s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 19:15:23   1410s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 19:15:23   1410s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 19:15:23   1410s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 19:15:23   1410s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 19:15:23   1410s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 19:15:23   1410s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 19:15:23   1410s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 19:15:23   1410s] (I)       end build via table
[10/06 19:15:23   1410s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 19:15:23   1410s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 19:15:23   1410s] (I)       readDataFromPlaceDB
[10/06 19:15:23   1410s] (I)       Read net information..
[10/06 19:15:23   1410s] [NR-eGR] Read numTotalNets=36632  numIgnoredNets=36559
[10/06 19:15:23   1410s] (I)       Read testcase time = 0.000 seconds
[10/06 19:15:23   1410s] 
[10/06 19:15:23   1410s] (I)       read default dcut vias
[10/06 19:15:23   1410s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 19:15:23   1410s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 19:15:23   1410s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 19:15:23   1410s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 19:15:23   1410s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 19:15:23   1410s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 19:15:23   1410s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 19:15:23   1410s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 19:15:23   1410s] (I)       build grid graph start
[10/06 19:15:23   1410s] (I)       build grid graph end
[10/06 19:15:23   1410s] (I)       Model blockage into capacity
[10/06 19:15:23   1410s] (I)       Read numBlocks=28739  numPreroutedWires=0  numCapScreens=0
[10/06 19:15:23   1410s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer2 : 776255366400  (27.84%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer3 : 763689800400  (27.39%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer4 : 732019030800  (26.26%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer5 : 763474617600  (27.39%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer6 : 732019030800  (26.26%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 19:15:23   1410s] (I)       Modeling time = 0.090 seconds
[10/06 19:15:23   1410s] 
[10/06 19:15:23   1410s] (I)       Moved 0 terms for better access 
[10/06 19:15:23   1410s] (I)       Number of ignored nets = 0
[10/06 19:15:23   1410s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 19:15:23   1410s] (I)       Number of clock nets = 335.  Ignored: No
[10/06 19:15:23   1410s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 19:15:23   1410s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 19:15:23   1410s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 19:15:23   1410s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 19:15:23   1410s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 19:15:23   1410s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 19:15:23   1410s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 19:15:23   1410s] [NR-eGR] There are 73 clock nets ( 73 with NDR ).
[10/06 19:15:23   1410s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2410.5 MB
[10/06 19:15:23   1410s] (I)       Ndr track 0 does not exist
[10/06 19:15:23   1410s] (I)       Ndr track 0 does not exist
[10/06 19:15:23   1410s] (I)       Ndr track 0 does not exist
[10/06 19:15:23   1410s] (I)       Layer1  viaCost=200.00
[10/06 19:15:23   1410s] (I)       Layer2  viaCost=200.00
[10/06 19:15:23   1410s] (I)       Layer3  viaCost=100.00
[10/06 19:15:23   1410s] (I)       Layer4  viaCost=100.00
[10/06 19:15:23   1410s] (I)       Layer5  viaCost=200.00
[10/06 19:15:23   1410s] (I)       Layer6  viaCost=300.00
[10/06 19:15:23   1410s] (I)       Layer7  viaCost=300.00
[10/06 19:15:23   1410s] (I)       Layer8  viaCost=300.00
[10/06 19:15:23   1410s] (I)       ---------------------Grid Graph Info--------------------
[10/06 19:15:23   1410s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 19:15:23   1410s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 19:15:23   1410s] (I)       Site Width          :   400  (dbu)
[10/06 19:15:23   1410s] (I)       Row Height          :  3420  (dbu)
[10/06 19:15:23   1410s] (I)       GCell Width         :  3420  (dbu)
[10/06 19:15:23   1410s] (I)       GCell Height        :  3420  (dbu)
[10/06 19:15:23   1410s] (I)       grid                :   578   412     9
[10/06 19:15:23   1410s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 19:15:23   1410s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 19:15:23   1410s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 19:15:23   1410s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 19:15:23   1410s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 19:15:23   1410s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 19:15:23   1410s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 19:15:23   1410s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 19:15:23   1410s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 19:15:23   1410s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 19:15:23   1410s] (I)       --------------------------------------------------------
[10/06 19:15:23   1410s] 
[10/06 19:15:23   1410s] [NR-eGR] ============ Routing rule table ============
[10/06 19:15:23   1410s] [NR-eGR] Rule id 0. Nets 73 
[10/06 19:15:23   1410s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[10/06 19:15:23   1410s] [NR-eGR] Pitch:  L1=720  L2=840  L3=840  L4=840  L5=840  L6=840  L7=840  L8=840  L9=840
[10/06 19:15:23   1410s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:15:23   1410s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:15:23   1410s] [NR-eGR] Rule id 1. Nets 0 
[10/06 19:15:23   1410s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 19:15:23   1410s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 19:15:23   1410s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:15:23   1410s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:15:23   1410s] [NR-eGR] Rule id 2. Nets 0 
[10/06 19:15:23   1410s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 19:15:23   1410s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 19:15:23   1410s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 19:15:23   1410s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:15:23   1410s] [NR-eGR] ========================================
[10/06 19:15:23   1410s] [NR-eGR] 
[10/06 19:15:23   1410s] (I)       After initializing earlyGlobalRoute syMemory usage = 2410.5 MB
[10/06 19:15:23   1410s] (I)       Loading and dumping file time : 0.25 seconds
[10/06 19:15:23   1410s] (I)       ============= Initialization =============
[10/06 19:15:23   1410s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[10/06 19:15:23   1410s] (I)       totalPins=408  totalGlobalPin=407 (99.75%)
[10/06 19:15:23   1410s] (I)       total 2D Cap : 3012397 = (1590788 H, 1421609 V)
[10/06 19:15:23   1410s] [NR-eGR] Layer group 1: route 73 net(s) in layer range [5, 6]
[10/06 19:15:23   1410s] (I)       ============  Phase 1a Route ============
[10/06 19:15:23   1410s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=18
[10/06 19:15:23   1410s] (I)       Usage: 8687 = (4919 H, 3768 V) = (0.31% H, 0.27% V) = (8.411e+03um H, 6.443e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1b Route ============
[10/06 19:15:23   1410s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 8682 = (4933 H, 3749 V) = (0.31% H, 0.26% V) = (8.435e+03um H, 6.411e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.05% V. EstWL: 1.484622e+04um
[10/06 19:15:23   1410s] (I)       ============  Phase 1c Route ============
[10/06 19:15:23   1410s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:23   1410s] (I)       Phase 1c runs 0.01 seconds
[10/06 19:15:23   1410s] (I)       Usage: 8680 = (4929 H, 3751 V) = (0.31% H, 0.26% V) = (8.429e+03um H, 6.414e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1d Route ============
[10/06 19:15:23   1410s] (I)       Phase 1d runs 0.01 seconds
[10/06 19:15:23   1410s] (I)       Usage: 8804 = (4931 H, 3873 V) = (0.31% H, 0.27% V) = (8.432e+03um H, 6.623e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1e Route ============
[10/06 19:15:23   1410s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 8804 = (4931 H, 3873 V) = (0.31% H, 0.27% V) = (8.432e+03um H, 6.623e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.505484e+04um
[10/06 19:15:23   1410s] [NR-eGR] 
[10/06 19:15:23   1410s] (I)       ============  Phase 1f Route ============
[10/06 19:15:23   1410s] (I)       Phase 1f runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 8797 = (4915 H, 3882 V) = (0.31% H, 0.27% V) = (8.405e+03um H, 6.638e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1g Route ============
[10/06 19:15:23   1410s] (I)       Usage: 8700 = (4844 H, 3856 V) = (0.30% H, 0.27% V) = (8.283e+03um H, 6.594e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       numNets=73  numFullyRipUpNets=15  numPartialRipUpNets=15 
[10/06 19:15:23   1410s] [NR-eGR] Move 15 nets to layer range [5, 8]
[10/06 19:15:23   1410s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       total 2D Cap : 6201747 = (2994984 H, 3206763 V)
[10/06 19:15:23   1410s] [NR-eGR] Layer group 2: route 15 net(s) in layer range [5, 8]
[10/06 19:15:23   1410s] (I)       ============  Phase 1a Route ============
[10/06 19:15:23   1410s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=11
[10/06 19:15:23   1410s] (I)       Usage: 11099 = (6066 H, 5033 V) = (0.20% H, 0.16% V) = (1.037e+04um H, 8.606e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1b Route ============
[10/06 19:15:23   1410s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 11099 = (6066 H, 5033 V) = (0.20% H, 0.16% V) = (1.037e+04um H, 8.606e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.924450e+03um
[10/06 19:15:23   1410s] (I)       ============  Phase 1c Route ============
[10/06 19:15:23   1410s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:23   1410s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 11099 = (6066 H, 5033 V) = (0.20% H, 0.16% V) = (1.037e+04um H, 8.606e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1d Route ============
[10/06 19:15:23   1410s] (I)       Phase 1d runs 0.01 seconds
[10/06 19:15:23   1410s] (I)       Usage: 11103 = (6068 H, 5035 V) = (0.20% H, 0.16% V) = (1.038e+04um H, 8.610e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1e Route ============
[10/06 19:15:23   1410s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 11103 = (6068 H, 5035 V) = (0.20% H, 0.16% V) = (1.038e+04um H, 8.610e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.931290e+03um
[10/06 19:15:23   1410s] [NR-eGR] 
[10/06 19:15:23   1410s] (I)       ============  Phase 1f Route ============
[10/06 19:15:23   1410s] (I)       Usage: 11103 = (6068 H, 5035 V) = (0.20% H, 0.16% V) = (1.038e+04um H, 8.610e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1g Route ============
[10/06 19:15:23   1410s] (I)       Usage: 11071 = (6040 H, 5031 V) = (0.20% H, 0.16% V) = (1.033e+04um H, 8.603e+03um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       numNets=15  numFullyRipUpNets=14  numPartialRipUpNets=14 
[10/06 19:15:23   1410s] [NR-eGR] Move 14 nets to layer range [5, 9]
[10/06 19:15:23   1410s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       total 2D Cap : 7207736 = (4000973 H, 3206763 V)
[10/06 19:15:23   1410s] [NR-eGR] Layer group 3: route 14 net(s) in layer range [5, 9]
[10/06 19:15:23   1410s] (I)       ============  Phase 1a Route ============
[10/06 19:15:23   1410s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=11
[10/06 19:15:23   1410s] (I)       Usage: 13358 = (7258 H, 6100 V) = (0.18% H, 0.19% V) = (1.241e+04um H, 1.043e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1b Route ============
[10/06 19:15:23   1410s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 13358 = (7258 H, 6100 V) = (0.18% H, 0.19% V) = (1.241e+04um H, 1.043e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.856050e+03um
[10/06 19:15:23   1410s] (I)       ============  Phase 1c Route ============
[10/06 19:15:23   1410s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:23   1410s] (I)       Phase 1c runs 0.01 seconds
[10/06 19:15:23   1410s] (I)       Usage: 13358 = (7258 H, 6100 V) = (0.18% H, 0.19% V) = (1.241e+04um H, 1.043e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1d Route ============
[10/06 19:15:23   1410s] (I)       Phase 1d runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 13362 = (7260 H, 6102 V) = (0.18% H, 0.19% V) = (1.241e+04um H, 1.043e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1e Route ============
[10/06 19:15:23   1410s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 13362 = (7260 H, 6102 V) = (0.18% H, 0.19% V) = (1.241e+04um H, 1.043e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.862890e+03um
[10/06 19:15:23   1410s] [NR-eGR] 
[10/06 19:15:23   1410s] (I)       ============  Phase 1f Route ============
[10/06 19:15:23   1410s] (I)       Usage: 13362 = (7260 H, 6102 V) = (0.18% H, 0.19% V) = (1.241e+04um H, 1.043e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1g Route ============
[10/06 19:15:23   1410s] (I)       Usage: 13330 = (7232 H, 6098 V) = (0.18% H, 0.19% V) = (1.237e+04um H, 1.043e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       numNets=14  numFullyRipUpNets=1  numPartialRipUpNets=7 
[10/06 19:15:23   1410s] [NR-eGR] Move 7 nets to layer range [3, 9]
[10/06 19:15:23   1410s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       total 2D Cap : 10237265 = (5594865 H, 4642400 V)
[10/06 19:15:23   1410s] [NR-eGR] Layer group 4: route 7 net(s) in layer range [3, 9]
[10/06 19:15:23   1410s] (I)       ============  Phase 1a Route ============
[10/06 19:15:23   1410s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=12
[10/06 19:15:23   1410s] (I)       Usage: 15483 = (8413 H, 7070 V) = (0.15% H, 0.15% V) = (1.439e+04um H, 1.209e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1b Route ============
[10/06 19:15:23   1410s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 15483 = (8413 H, 7070 V) = (0.15% H, 0.15% V) = (1.439e+04um H, 1.209e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.626910e+03um
[10/06 19:15:23   1410s] (I)       ============  Phase 1c Route ============
[10/06 19:15:23   1410s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:23   1410s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 15483 = (8413 H, 7070 V) = (0.15% H, 0.15% V) = (1.439e+04um H, 1.209e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1d Route ============
[10/06 19:15:23   1410s] (I)       Phase 1d runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 15482 = (8416 H, 7066 V) = (0.15% H, 0.15% V) = (1.439e+04um H, 1.208e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1e Route ============
[10/06 19:15:23   1410s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 15482 = (8416 H, 7066 V) = (0.15% H, 0.15% V) = (1.439e+04um H, 1.208e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.625200e+03um
[10/06 19:15:23   1410s] [NR-eGR] 
[10/06 19:15:23   1410s] (I)       ============  Phase 1f Route ============
[10/06 19:15:23   1410s] (I)       Phase 1f runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 15482 = (8416 H, 7066 V) = (0.15% H, 0.15% V) = (1.439e+04um H, 1.208e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1g Route ============
[10/06 19:15:23   1410s] (I)       Usage: 15435 = (8371 H, 7064 V) = (0.15% H, 0.15% V) = (1.431e+04um H, 1.208e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       numNets=7  numFullyRipUpNets=1  numPartialRipUpNets=6 
[10/06 19:15:23   1410s] [NR-eGR] Move 6 nets to layer range [2, 9]
[10/06 19:15:23   1410s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       total 2D Cap : 11639538 = (5594865 H, 6044673 V)
[10/06 19:15:23   1410s] [NR-eGR] Layer group 5: route 6 net(s) in layer range [2, 9]
[10/06 19:15:23   1410s] (I)       ============  Phase 1a Route ============
[10/06 19:15:23   1410s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=10
[10/06 19:15:23   1410s] (I)       Usage: 17221 = (9411 H, 7810 V) = (0.17% H, 0.13% V) = (1.609e+04um H, 1.336e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1b Route ============
[10/06 19:15:23   1410s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 17221 = (9411 H, 7810 V) = (0.17% H, 0.13% V) = (1.609e+04um H, 1.336e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.973690e+03um
[10/06 19:15:23   1410s] (I)       ============  Phase 1c Route ============
[10/06 19:15:23   1410s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:23   1410s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 17221 = (9411 H, 7810 V) = (0.17% H, 0.13% V) = (1.609e+04um H, 1.336e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1d Route ============
[10/06 19:15:23   1410s] (I)       Phase 1d runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 17221 = (9411 H, 7810 V) = (0.17% H, 0.13% V) = (1.609e+04um H, 1.336e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1e Route ============
[10/06 19:15:23   1410s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 17221 = (9411 H, 7810 V) = (0.17% H, 0.13% V) = (1.609e+04um H, 1.336e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.973690e+03um
[10/06 19:15:23   1410s] [NR-eGR] 
[10/06 19:15:23   1410s] (I)       ============  Phase 1f Route ============
[10/06 19:15:23   1410s] (I)       Phase 1f runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 17221 = (9411 H, 7810 V) = (0.17% H, 0.13% V) = (1.609e+04um H, 1.336e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1g Route ============
[10/06 19:15:23   1410s] (I)       Usage: 17191 = (9381 H, 7810 V) = (0.17% H, 0.13% V) = (1.604e+04um H, 1.336e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 19:15:23   1410s] [NR-eGR]                OverCon            
[10/06 19:15:23   1410s] [NR-eGR]                 #Gcell     %Gcell
[10/06 19:15:23   1410s] [NR-eGR] Layer              (0)    OverCon 
[10/06 19:15:23   1410s] [NR-eGR] ------------------------------------
[10/06 19:15:23   1410s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[10/06 19:15:23   1410s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[10/06 19:15:23   1410s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[10/06 19:15:23   1410s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[10/06 19:15:23   1410s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[10/06 19:15:23   1410s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[10/06 19:15:23   1410s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[10/06 19:15:23   1410s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[10/06 19:15:23   1410s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[10/06 19:15:23   1410s] [NR-eGR] ------------------------------------
[10/06 19:15:23   1410s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[10/06 19:15:23   1410s] [NR-eGR] 
[10/06 19:15:23   1410s] (I)       Total Global Routing Runtime: 0.18 seconds
[10/06 19:15:23   1410s] (I)       total 2D Cap : 11813634 = (5597008 H, 6216626 V)
[10/06 19:15:23   1410s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 19:15:23   1410s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 19:15:23   1410s] (I)       ============= track Assignment ============
[10/06 19:15:23   1410s] (I)       extract Global 3D Wires
[10/06 19:15:23   1410s] (I)       Extract Global WL : time=0.00
[10/06 19:15:23   1410s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 19:15:23   1410s] (I)       Initialization real time=0.00 seconds
[10/06 19:15:23   1410s] (I)       Run Multi-thread track assignment
[10/06 19:15:23   1410s] (I)       merging nets...
[10/06 19:15:23   1410s] (I)       merging nets done
[10/06 19:15:23   1410s] (I)       Kernel real time=0.02 seconds
[10/06 19:15:23   1410s] (I)       End Greedy Track Assignment
[10/06 19:15:23   1410s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:23   1410s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 146082
[10/06 19:15:23   1410s] [NR-eGR] Layer2(Metal2)(V) length: 1.977141e+05um, number of vias: 189557
[10/06 19:15:23   1410s] [NR-eGR] Layer3(Metal3)(H) length: 4.550097e+05um, number of vias: 100092
[10/06 19:15:23   1410s] [NR-eGR] Layer4(Metal4)(V) length: 3.397485e+05um, number of vias: 16055
[10/06 19:15:23   1410s] [NR-eGR] Layer5(Metal5)(H) length: 2.715368e+05um, number of vias: 3015
[10/06 19:15:23   1410s] [NR-eGR] Layer6(Metal6)(V) length: 4.406094e+04um, number of vias: 1247
[10/06 19:15:23   1410s] [NR-eGR] Layer7(Metal7)(H) length: 2.861688e+04um, number of vias: 1007
[10/06 19:15:23   1410s] [NR-eGR] Layer8(Metal8)(V) length: 5.845046e+04um, number of vias: 351
[10/06 19:15:23   1410s] [NR-eGR] Layer9(Metal9)(H) length: 1.808310e+04um, number of vias: 0
[10/06 19:15:23   1410s] [NR-eGR] Total length: 1.413220e+06um, number of vias: 457406
[10/06 19:15:23   1410s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:23   1410s] [NR-eGR] Total clock nets wire length: 1.428345e+04um 
[10/06 19:15:23   1410s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:23   1410s] [NR-eGR] Report for selected net(s) only.
[10/06 19:15:23   1410s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 406
[10/06 19:15:23   1410s] [NR-eGR] Layer2(Metal2)(V) length: 3.059000e+01um, number of vias: 407
[10/06 19:15:23   1410s] [NR-eGR] Layer3(Metal3)(H) length: 1.307005e+02um, number of vias: 384
[10/06 19:15:23   1410s] [NR-eGR] Layer4(Metal4)(V) length: 4.639800e+02um, number of vias: 386
[10/06 19:15:23   1410s] [NR-eGR] Layer5(Metal5)(H) length: 7.536240e+03um, number of vias: 361
[10/06 19:15:23   1410s] [NR-eGR] Layer6(Metal6)(V) length: 5.624949e+03um, number of vias: 10
[10/06 19:15:23   1410s] [NR-eGR] Layer7(Metal7)(H) length: 1.378000e+02um, number of vias: 4
[10/06 19:15:23   1410s] [NR-eGR] Layer8(Metal8)(V) length: 3.591950e+02um, number of vias: 0
[10/06 19:15:23   1410s] [NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[10/06 19:15:23   1410s] [NR-eGR] Total length: 1.428345e+04um, number of vias: 1958
[10/06 19:15:23   1410s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:23   1410s] [NR-eGR] Total routed clock nets wire length: 1.428345e+04um, number of vias: 1958
[10/06 19:15:23   1410s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:23   1410s] [NR-eGR] End Peak syMemory usage = 2360.6 MB
[10/06 19:15:23   1410s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.59 seconds
[10/06 19:15:23   1410s] (ccopt eGR): Start to route 262 leaf nets
[10/06 19:15:23   1410s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 19:15:23   1410s] [NR-eGR] Started earlyGlobalRoute kernel
[10/06 19:15:23   1410s] [NR-eGR] Initial Peak syMemory usage = 2360.6 MB
[10/06 19:15:23   1410s] (I)       Reading DB...
[10/06 19:15:23   1410s] (I)       before initializing RouteDB syMemory usage = 2400.1 MB
[10/06 19:15:23   1410s] (I)       congestionReportName   : 
[10/06 19:15:23   1410s] (I)       layerRangeFor2DCongestion : 
[10/06 19:15:23   1410s] (I)       buildTerm2TermWires    : 1
[10/06 19:15:23   1410s] (I)       doTrackAssignment      : 1
[10/06 19:15:23   1410s] (I)       dumpBookshelfFiles     : 0
[10/06 19:15:23   1410s] (I)       numThreads             : 2
[10/06 19:15:23   1410s] (I)       bufferingAwareRouting  : false
[10/06 19:15:23   1410s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 19:15:23   1410s] (I)       honorPin               : false
[10/06 19:15:23   1410s] (I)       honorPinGuide          : true
[10/06 19:15:23   1410s] (I)       honorPartition         : false
[10/06 19:15:23   1410s] (I)       allowPartitionCrossover: false
[10/06 19:15:23   1410s] (I)       honorSingleEntry       : true
[10/06 19:15:23   1410s] (I)       honorSingleEntryStrong : true
[10/06 19:15:23   1410s] (I)       handleViaSpacingRule   : false
[10/06 19:15:23   1410s] (I)       handleEolSpacingRule   : true
[10/06 19:15:23   1410s] (I)       PDConstraint           : none
[10/06 19:15:23   1410s] (I)       expBetterNDRHandling   : true
[10/06 19:15:23   1410s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 19:15:23   1410s] (I)       routingEffortLevel     : 10000
[10/06 19:15:23   1410s] (I)       effortLevel            : standard
[10/06 19:15:23   1410s] [NR-eGR] minRouteLayer          : 2
[10/06 19:15:23   1410s] [NR-eGR] maxRouteLayer          : 127
[10/06 19:15:23   1410s] (I)       relaxedTopLayerCeiling : 127
[10/06 19:15:23   1410s] (I)       relaxedBottomLayerFloor: 2
[10/06 19:15:23   1410s] (I)       numRowsPerGCell        : 1
[10/06 19:15:23   1410s] (I)       speedUpLargeDesign     : 0
[10/06 19:15:23   1410s] (I)       multiThreadingTA       : 1
[10/06 19:15:23   1410s] (I)       blkAwareLayerSwitching : 1
[10/06 19:15:23   1410s] (I)       optimizationMode       : false
[10/06 19:15:23   1410s] (I)       routeSecondPG          : false
[10/06 19:15:23   1410s] (I)       scenicRatioForLayerRelax: 1.25
[10/06 19:15:23   1410s] (I)       detourLimitForLayerRelax: 0.00
[10/06 19:15:23   1410s] (I)       punchThroughDistance   : 500.00
[10/06 19:15:23   1410s] (I)       scenicBound            : 3.00
[10/06 19:15:23   1410s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 19:15:23   1410s] (I)       source-to-sink ratio   : 0.30
[10/06 19:15:23   1410s] (I)       targetCongestionRatioH : 1.00
[10/06 19:15:23   1410s] (I)       targetCongestionRatioV : 1.00
[10/06 19:15:23   1410s] (I)       layerCongestionRatio   : 1.00
[10/06 19:15:23   1410s] (I)       m1CongestionRatio      : 0.10
[10/06 19:15:23   1410s] (I)       m2m3CongestionRatio    : 0.70
[10/06 19:15:23   1410s] (I)       localRouteEffort       : 1.00
[10/06 19:15:23   1410s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 19:15:23   1410s] (I)       supplyScaleFactorH     : 1.00
[10/06 19:15:23   1410s] (I)       supplyScaleFactorV     : 1.00
[10/06 19:15:23   1410s] (I)       highlight3DOverflowFactor: 0.00
[10/06 19:15:23   1410s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 19:15:23   1410s] (I)       routeVias              : 
[10/06 19:15:23   1410s] (I)       readTROption           : true
[10/06 19:15:23   1410s] (I)       extraSpacingFactor     : 1.00
[10/06 19:15:23   1410s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 19:15:23   1410s] (I)       routeSelectedNetsOnly  : true
[10/06 19:15:23   1410s] (I)       clkNetUseMaxDemand     : false
[10/06 19:15:23   1410s] (I)       extraDemandForClocks   : 0
[10/06 19:15:23   1410s] (I)       steinerRemoveLayers    : false
[10/06 19:15:23   1410s] (I)       demoteLayerScenicScale : 1.00
[10/06 19:15:23   1410s] (I)       nonpreferLayerCostScale : 100.00
[10/06 19:15:23   1410s] (I)       similarTopologyRoutingFast : false
[10/06 19:15:23   1410s] (I)       spanningTreeRefinement : true
[10/06 19:15:23   1410s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 19:15:23   1410s] (I)       starting read tracks
[10/06 19:15:23   1410s] (I)       build grid graph
[10/06 19:15:23   1410s] (I)       build grid graph start
[10/06 19:15:23   1410s] [NR-eGR] Layer1 has no routable track
[10/06 19:15:23   1410s] [NR-eGR] Layer2 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer3 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer4 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer5 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer6 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer7 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer8 has single uniform track structure
[10/06 19:15:23   1410s] [NR-eGR] Layer9 has single uniform track structure
[10/06 19:15:23   1410s] (I)       build grid graph end
[10/06 19:15:23   1410s] (I)       numViaLayers=9
[10/06 19:15:23   1410s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 19:15:23   1410s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 19:15:23   1410s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 19:15:23   1410s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 19:15:23   1410s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 19:15:23   1410s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 19:15:23   1410s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 19:15:23   1410s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 19:15:23   1410s] (I)       end build via table
[10/06 19:15:23   1410s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 19:15:23   1410s] [NR-eGR] numPreroutedNet = 73  numPreroutedWires = 2129
[10/06 19:15:23   1410s] (I)       readDataFromPlaceDB
[10/06 19:15:23   1410s] (I)       Read net information..
[10/06 19:15:23   1410s] [NR-eGR] Read numTotalNets=36632  numIgnoredNets=36370
[10/06 19:15:23   1410s] (I)       Read testcase time = 0.000 seconds
[10/06 19:15:23   1410s] 
[10/06 19:15:23   1410s] (I)       read default dcut vias
[10/06 19:15:23   1410s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 19:15:23   1410s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 19:15:23   1410s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 19:15:23   1410s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 19:15:23   1410s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 19:15:23   1410s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 19:15:23   1410s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 19:15:23   1410s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 19:15:23   1410s] (I)       build grid graph start
[10/06 19:15:23   1410s] (I)       build grid graph end
[10/06 19:15:23   1410s] (I)       Model blockage into capacity
[10/06 19:15:23   1410s] (I)       Read numBlocks=28739  numPreroutedWires=2129  numCapScreens=0
[10/06 19:15:23   1410s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer2 : 776255366400  (27.84%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer3 : 763689800400  (27.39%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer4 : 732019030800  (26.26%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer5 : 763474617600  (27.39%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer6 : 732019030800  (26.26%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 19:15:23   1410s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 19:15:23   1410s] (I)       Modeling time = 0.100 seconds
[10/06 19:15:23   1410s] 
[10/06 19:15:23   1410s] (I)       Moved 6 terms for better access 
[10/06 19:15:23   1410s] (I)       Number of ignored nets = 73
[10/06 19:15:23   1410s] (I)       Number of fixed nets = 73.  Ignored: Yes
[10/06 19:15:23   1410s] (I)       Number of clock nets = 335.  Ignored: No
[10/06 19:15:23   1410s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 19:15:23   1410s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 19:15:23   1410s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 19:15:23   1410s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 19:15:23   1410s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 19:15:23   1410s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 19:15:23   1410s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 19:15:23   1410s] [NR-eGR] There are 262 clock nets ( 262 with NDR ).
[10/06 19:15:23   1410s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2400.1 MB
[10/06 19:15:23   1410s] (I)       Ndr track 0 does not exist
[10/06 19:15:23   1410s] (I)       Ndr track 0 does not exist
[10/06 19:15:23   1410s] (I)       Ndr track 0 does not exist
[10/06 19:15:23   1410s] (I)       Layer1  viaCost=200.00
[10/06 19:15:23   1410s] (I)       Layer2  viaCost=200.00
[10/06 19:15:23   1410s] (I)       Layer3  viaCost=100.00
[10/06 19:15:23   1410s] (I)       Layer4  viaCost=100.00
[10/06 19:15:23   1410s] (I)       Layer5  viaCost=200.00
[10/06 19:15:23   1410s] (I)       Layer6  viaCost=300.00
[10/06 19:15:23   1410s] (I)       Layer7  viaCost=300.00
[10/06 19:15:23   1410s] (I)       Layer8  viaCost=300.00
[10/06 19:15:23   1410s] (I)       ---------------------Grid Graph Info--------------------
[10/06 19:15:23   1410s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 19:15:23   1410s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 19:15:23   1410s] (I)       Site Width          :   400  (dbu)
[10/06 19:15:23   1410s] (I)       Row Height          :  3420  (dbu)
[10/06 19:15:23   1410s] (I)       GCell Width         :  3420  (dbu)
[10/06 19:15:23   1410s] (I)       GCell Height        :  3420  (dbu)
[10/06 19:15:23   1410s] (I)       grid                :   578   412     9
[10/06 19:15:23   1410s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 19:15:23   1410s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 19:15:23   1410s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 19:15:23   1410s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 19:15:23   1410s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 19:15:23   1410s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 19:15:23   1410s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 19:15:23   1410s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 19:15:23   1410s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 19:15:23   1410s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 19:15:23   1410s] (I)       --------------------------------------------------------
[10/06 19:15:23   1410s] 
[10/06 19:15:23   1410s] [NR-eGR] ============ Routing rule table ============
[10/06 19:15:23   1410s] [NR-eGR] Rule id 0. Nets 262 
[10/06 19:15:23   1410s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[10/06 19:15:23   1410s] [NR-eGR] Pitch:  L1=720  L2=840  L3=840  L4=840  L5=840  L6=840  L7=840  L8=840  L9=840
[10/06 19:15:23   1410s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:15:23   1410s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:15:23   1410s] [NR-eGR] Rule id 1. Nets 0 
[10/06 19:15:23   1410s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 19:15:23   1410s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 19:15:23   1410s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:15:23   1410s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:15:23   1410s] [NR-eGR] Rule id 2. Nets 0 
[10/06 19:15:23   1410s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 19:15:23   1410s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 19:15:23   1410s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 19:15:23   1410s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:15:23   1410s] [NR-eGR] ========================================
[10/06 19:15:23   1410s] [NR-eGR] 
[10/06 19:15:23   1410s] (I)       After initializing earlyGlobalRoute syMemory usage = 2409.6 MB
[10/06 19:15:23   1410s] (I)       Loading and dumping file time : 0.26 seconds
[10/06 19:15:23   1410s] (I)       ============= Initialization =============
[10/06 19:15:23   1410s] [NR-eGR] numSplitNets=2 (0.76%),  numDemotedLocalNets=0  numSubNets=2  numEscapedPins=2  numNonEscapedPins=0
[10/06 19:15:23   1410s] (I)       totalPins=11803  totalGlobalPin=11797 (99.95%)
[10/06 19:15:23   1410s] (I)       total 2D Cap : 3012397 = (1590788 H, 1421609 V)
[10/06 19:15:23   1410s] [NR-eGR] Layer group 1: route 262 net(s) in layer range [5, 6]
[10/06 19:15:23   1410s] (I)       ============  Phase 1a Route ============
[10/06 19:15:23   1410s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=384
[10/06 19:15:23   1410s] (I)       Usage: 33504 = (16869 H, 16635 V) = (1.06% H, 1.17% V) = (2.885e+04um H, 2.845e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1b Route ============
[10/06 19:15:23   1410s] (I)       Phase 1b runs 0.01 seconds
[10/06 19:15:23   1410s] (I)       Usage: 33498 = (16867 H, 16631 V) = (1.06% H, 1.17% V) = (2.884e+04um H, 2.844e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 5.728158e+04um
[10/06 19:15:23   1410s] (I)       ============  Phase 1c Route ============
[10/06 19:15:23   1410s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:23   1410s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 33498 = (16867 H, 16631 V) = (1.06% H, 1.17% V) = (2.884e+04um H, 2.844e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1d Route ============
[10/06 19:15:23   1410s] (I)       Phase 1d runs 0.01 seconds
[10/06 19:15:23   1410s] (I)       Usage: 33787 = (17178 H, 16609 V) = (1.08% H, 1.17% V) = (2.937e+04um H, 2.840e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1e Route ============
[10/06 19:15:23   1410s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       Usage: 33787 = (17178 H, 16609 V) = (1.08% H, 1.17% V) = (2.937e+04um H, 2.840e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.777577e+04um
[10/06 19:15:23   1410s] [NR-eGR] 
[10/06 19:15:23   1410s] (I)       ============  Phase 1f Route ============
[10/06 19:15:23   1410s] (I)       Phase 1f runs 0.01 seconds
[10/06 19:15:23   1410s] (I)       Usage: 33782 = (17175 H, 16607 V) = (1.08% H, 1.17% V) = (2.937e+04um H, 2.840e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       ============  Phase 1g Route ============
[10/06 19:15:23   1410s] (I)       Usage: 33431 = (17020 H, 16411 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.806e+04um V)
[10/06 19:15:23   1410s] (I)       
[10/06 19:15:23   1410s] (I)       numNets=262  numFullyRipUpNets=199  numPartialRipUpNets=199 
[10/06 19:15:23   1410s] [NR-eGR] Move 199 nets to layer range [5, 8]
[10/06 19:15:23   1410s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:23   1410s] (I)       total 2D Cap : 3012444 = (1590788 H, 1421656 V)
[10/06 19:15:23   1410s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [4, 5]
[10/06 19:15:23   1410s] (I)       ============  Phase 1a Route ============
[10/06 19:15:23   1410s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:24   1410s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[10/06 19:15:24   1410s] (I)       Usage: 33433 = (17020 H, 16413 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.807e+04um V)
[10/06 19:15:24   1410s] (I)       
[10/06 19:15:24   1410s] (I)       ============  Phase 1b Route ============
[10/06 19:15:24   1410s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:24   1410s] (I)       Usage: 33433 = (17020 H, 16413 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.807e+04um V)
[10/06 19:15:24   1410s] (I)       
[10/06 19:15:24   1410s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.308786e+19um
[10/06 19:15:24   1410s] (I)       ============  Phase 1c Route ============
[10/06 19:15:24   1410s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:24   1410s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:24   1410s] (I)       Usage: 33433 = (17020 H, 16413 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.807e+04um V)
[10/06 19:15:24   1410s] (I)       
[10/06 19:15:24   1410s] (I)       ============  Phase 1d Route ============
[10/06 19:15:24   1410s] (I)       Phase 1d runs 0.00 seconds
[10/06 19:15:24   1410s] (I)       Usage: 33437 = (17024 H, 16413 V) = (1.07% H, 1.15% V) = (2.911e+04um H, 2.807e+04um V)
[10/06 19:15:24   1410s] (I)       
[10/06 19:15:24   1410s] (I)       ============  Phase 1e Route ============
[10/06 19:15:24   1410s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:24   1410s] (I)       Usage: 33437 = (17024 H, 16413 V) = (1.07% H, 1.15% V) = (2.911e+04um H, 2.807e+04um V)
[10/06 19:15:24   1410s] (I)       
[10/06 19:15:24   1411s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.308786e+19um
[10/06 19:15:24   1411s] [NR-eGR] 
[10/06 19:15:24   1411s] (I)       ============  Phase 1f Route ============
[10/06 19:15:24   1411s] (I)       Phase 1f runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 33433 = (17020 H, 16413 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.807e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1g Route ============
[10/06 19:15:24   1411s] (I)       Usage: 33433 = (17020 H, 16413 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.807e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=0 
[10/06 19:15:24   1411s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       total 2D Cap : 6201747 = (2994984 H, 3206763 V)
[10/06 19:15:24   1411s] [NR-eGR] Layer group 3: route 199 net(s) in layer range [5, 8]
[10/06 19:15:24   1411s] (I)       ============  Phase 1a Route ============
[10/06 19:15:24   1411s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=384
[10/06 19:15:24   1411s] (I)       Usage: 60282 = (30635 H, 29647 V) = (1.02% H, 0.92% V) = (5.239e+04um H, 5.070e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1b Route ============
[10/06 19:15:24   1411s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 60276 = (30633 H, 29643 V) = (1.02% H, 0.92% V) = (5.238e+04um H, 5.069e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.589469e+04um
[10/06 19:15:24   1411s] (I)       ============  Phase 1c Route ============
[10/06 19:15:24   1411s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:24   1411s] (I)       Phase 1c runs 0.01 seconds
[10/06 19:15:24   1411s] (I)       Usage: 60276 = (30633 H, 29643 V) = (1.02% H, 0.92% V) = (5.238e+04um H, 5.069e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1d Route ============
[10/06 19:15:24   1411s] (I)       Phase 1d runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 60440 = (30808 H, 29632 V) = (1.03% H, 0.92% V) = (5.268e+04um H, 5.067e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1e Route ============
[10/06 19:15:24   1411s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 60440 = (30808 H, 29632 V) = (1.03% H, 0.92% V) = (5.268e+04um H, 5.067e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.617513e+04um
[10/06 19:15:24   1411s] [NR-eGR] 
[10/06 19:15:24   1411s] (I)       ============  Phase 1f Route ============
[10/06 19:15:24   1411s] (I)       Phase 1f runs 0.01 seconds
[10/06 19:15:24   1411s] (I)       Usage: 60442 = (30810 H, 29632 V) = (1.03% H, 0.92% V) = (5.269e+04um H, 5.067e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1g Route ============
[10/06 19:15:24   1411s] (I)       Usage: 60168 = (30617 H, 29551 V) = (1.02% H, 0.92% V) = (5.236e+04um H, 5.053e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       numNets=199  numFullyRipUpNets=196  numPartialRipUpNets=196 
[10/06 19:15:24   1411s] [NR-eGR] Move 196 nets to layer range [5, 9]
[10/06 19:15:24   1411s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       total 2D Cap : 7207736 = (4000973 H, 3206763 V)
[10/06 19:15:24   1411s] [NR-eGR] Layer group 4: route 196 net(s) in layer range [5, 9]
[10/06 19:15:24   1411s] (I)       ============  Phase 1a Route ============
[10/06 19:15:24   1411s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=383
[10/06 19:15:24   1411s] (I)       Usage: 86697 = (44088 H, 42609 V) = (1.10% H, 1.33% V) = (7.539e+04um H, 7.286e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1b Route ============
[10/06 19:15:24   1411s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 86691 = (44086 H, 42605 V) = (1.10% H, 1.33% V) = (7.539e+04um H, 7.285e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.488921e+04um
[10/06 19:15:24   1411s] (I)       ============  Phase 1c Route ============
[10/06 19:15:24   1411s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:24   1411s] (I)       Phase 1c runs 0.01 seconds
[10/06 19:15:24   1411s] (I)       Usage: 86691 = (44086 H, 42605 V) = (1.10% H, 1.33% V) = (7.539e+04um H, 7.285e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1d Route ============
[10/06 19:15:24   1411s] (I)       Phase 1d runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 86857 = (44270 H, 42587 V) = (1.11% H, 1.33% V) = (7.570e+04um H, 7.282e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1e Route ============
[10/06 19:15:24   1411s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 86857 = (44270 H, 42587 V) = (1.11% H, 1.33% V) = (7.570e+04um H, 7.282e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.517307e+04um
[10/06 19:15:24   1411s] [NR-eGR] 
[10/06 19:15:24   1411s] (I)       ============  Phase 1f Route ============
[10/06 19:15:24   1411s] (I)       Phase 1f runs 0.01 seconds
[10/06 19:15:24   1411s] (I)       Usage: 86857 = (44270 H, 42587 V) = (1.11% H, 1.33% V) = (7.570e+04um H, 7.282e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1g Route ============
[10/06 19:15:24   1411s] (I)       Usage: 86569 = (44164 H, 42405 V) = (1.10% H, 1.32% V) = (7.552e+04um H, 7.251e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       numNets=196  numFullyRipUpNets=0  numPartialRipUpNets=92 
[10/06 19:15:24   1411s] [NR-eGR] Move 92 nets to layer range [3, 9]
[10/06 19:15:24   1411s] (I)       Phase 1l runs 0.01 seconds
[10/06 19:15:24   1411s] (I)       total 2D Cap : 10237265 = (5594865 H, 4642400 V)
[10/06 19:15:24   1411s] [NR-eGR] Layer group 5: route 92 net(s) in layer range [3, 9]
[10/06 19:15:24   1411s] (I)       ============  Phase 1a Route ============
[10/06 19:15:24   1411s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=436
[10/06 19:15:24   1411s] (I)       Usage: 110766 = (56728 H, 54038 V) = (1.01% H, 1.16% V) = (9.700e+04um H, 9.240e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1b Route ============
[10/06 19:15:24   1411s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 110766 = (56728 H, 54038 V) = (1.01% H, 1.16% V) = (9.700e+04um H, 9.240e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.088439e+04um
[10/06 19:15:24   1411s] (I)       ============  Phase 1c Route ============
[10/06 19:15:24   1411s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:24   1411s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 110766 = (56728 H, 54038 V) = (1.01% H, 1.16% V) = (9.700e+04um H, 9.240e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1d Route ============
[10/06 19:15:24   1411s] (I)       Phase 1d runs 0.01 seconds
[10/06 19:15:24   1411s] (I)       Usage: 111272 = (57348 H, 53924 V) = (1.03% H, 1.16% V) = (9.807e+04um H, 9.221e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1e Route ============
[10/06 19:15:24   1411s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 111272 = (57348 H, 53924 V) = (1.03% H, 1.16% V) = (9.807e+04um H, 9.221e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.174965e+04um
[10/06 19:15:24   1411s] [NR-eGR] 
[10/06 19:15:24   1411s] (I)       ============  Phase 1f Route ============
[10/06 19:15:24   1411s] (I)       Phase 1f runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 111286 = (57364 H, 53922 V) = (1.03% H, 1.16% V) = (9.809e+04um H, 9.221e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1g Route ============
[10/06 19:15:24   1411s] (I)       Usage: 110648 = (56797 H, 53851 V) = (1.02% H, 1.16% V) = (9.712e+04um H, 9.209e+04um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       numNets=92  numFullyRipUpNets=0  numPartialRipUpNets=76 
[10/06 19:15:24   1411s] [NR-eGR] Move 76 nets to layer range [2, 9]
[10/06 19:15:24   1411s] (I)       Phase 1l runs 0.01 seconds
[10/06 19:15:24   1411s] (I)       total 2D Cap : 11639540 = (5594865 H, 6044675 V)
[10/06 19:15:24   1411s] [NR-eGR] Layer group 6: route 76 net(s) in layer range [2, 9]
[10/06 19:15:24   1411s] (I)       ============  Phase 1a Route ============
[10/06 19:15:24   1411s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=382
[10/06 19:15:24   1411s] (I)       Usage: 130797 = (67326 H, 63471 V) = (1.20% H, 1.05% V) = (1.151e+05um H, 1.085e+05um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1b Route ============
[10/06 19:15:24   1411s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 130797 = (67326 H, 63471 V) = (1.20% H, 1.05% V) = (1.151e+05um H, 1.085e+05um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 3.338775e+04um
[10/06 19:15:24   1411s] (I)       ============  Phase 1c Route ============
[10/06 19:15:24   1411s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:24   1411s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 130797 = (67326 H, 63471 V) = (1.20% H, 1.05% V) = (1.151e+05um H, 1.085e+05um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1d Route ============
[10/06 19:15:24   1411s] (I)       Phase 1d runs 0.01 seconds
[10/06 19:15:24   1411s] (I)       Usage: 131305 = (67936 H, 63369 V) = (1.21% H, 1.05% V) = (1.162e+05um H, 1.084e+05um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1e Route ============
[10/06 19:15:24   1411s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 131305 = (67936 H, 63369 V) = (1.21% H, 1.05% V) = (1.162e+05um H, 1.084e+05um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] [NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 3.425643e+04um
[10/06 19:15:24   1411s] [NR-eGR] 
[10/06 19:15:24   1411s] (I)       ============  Phase 1f Route ============
[10/06 19:15:24   1411s] (I)       Phase 1f runs 0.00 seconds
[10/06 19:15:24   1411s] (I)       Usage: 131306 = (67937 H, 63369 V) = (1.21% H, 1.05% V) = (1.162e+05um H, 1.084e+05um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       ============  Phase 1g Route ============
[10/06 19:15:24   1411s] (I)       Usage: 130697 = (67387 H, 63310 V) = (1.20% H, 1.05% V) = (1.152e+05um H, 1.083e+05um V)
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] (I)       Phase 1l runs 0.01 seconds
[10/06 19:15:24   1411s] (I)       
[10/06 19:15:24   1411s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 19:15:24   1411s] [NR-eGR]                OverCon         OverCon         OverCon            
[10/06 19:15:24   1411s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[10/06 19:15:24   1411s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[10/06 19:15:24   1411s] [NR-eGR] ------------------------------------------------------------------
[10/06 19:15:24   1411s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:24   1411s] [NR-eGR] Layer2       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:24   1411s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:24   1411s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:24   1411s] [NR-eGR] Layer5       4( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:24   1411s] [NR-eGR] Layer6       6( 0.00%)       1( 0.00%)       2( 0.00%)   ( 0.00%) 
[10/06 19:15:24   1411s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:24   1411s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:24   1411s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:24   1411s] [NR-eGR] ------------------------------------------------------------------
[10/06 19:15:24   1411s] [NR-eGR] Total       10( 0.00%)       1( 0.00%)       2( 0.00%)   ( 0.00%) 
[10/06 19:15:24   1411s] [NR-eGR] 
[10/06 19:15:24   1411s] (I)       Total Global Routing Runtime: 0.42 seconds
[10/06 19:15:24   1411s] (I)       total 2D Cap : 11813636 = (5597008 H, 6216628 V)
[10/06 19:15:24   1411s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 19:15:24   1411s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 19:15:24   1411s] (I)       ============= track Assignment ============
[10/06 19:15:24   1411s] (I)       extract Global 3D Wires
[10/06 19:15:24   1411s] (I)       Extract Global WL : time=0.00
[10/06 19:15:24   1411s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 19:15:24   1411s] (I)       Initialization real time=0.00 seconds
[10/06 19:15:24   1411s] (I)       Run Multi-thread track assignment
[10/06 19:15:24   1411s] (I)       merging nets...
[10/06 19:15:24   1411s] (I)       merging nets done
[10/06 19:15:24   1411s] (I)       Kernel real time=0.04 seconds
[10/06 19:15:24   1411s] (I)       End Greedy Track Assignment
[10/06 19:15:24   1411s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:24   1411s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 157875
[10/06 19:15:24   1411s] [NR-eGR] Layer2(Metal2)(V) length: 2.046109e+05um, number of vias: 202450
[10/06 19:15:24   1411s] [NR-eGR] Layer3(Metal3)(H) length: 4.657730e+05um, number of vias: 109233
[10/06 19:15:24   1411s] [NR-eGR] Layer4(Metal4)(V) length: 3.473707e+05um, number of vias: 22830
[10/06 19:15:24   1411s] [NR-eGR] Layer5(Metal5)(H) length: 2.909274e+05um, number of vias: 8571
[10/06 19:15:24   1411s] [NR-eGR] Layer6(Metal6)(V) length: 5.816395e+04um, number of vias: 1279
[10/06 19:15:24   1411s] [NR-eGR] Layer7(Metal7)(H) length: 2.868088e+04um, number of vias: 1009
[10/06 19:15:24   1411s] [NR-eGR] Layer8(Metal8)(V) length: 5.857995e+04um, number of vias: 351
[10/06 19:15:24   1411s] [NR-eGR] Layer9(Metal9)(H) length: 1.808310e+04um, number of vias: 0
[10/06 19:15:24   1411s] [NR-eGR] Total length: 1.472190e+06um, number of vias: 503598
[10/06 19:15:24   1411s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:24   1411s] [NR-eGR] Total clock nets wire length: 5.896943e+04um 
[10/06 19:15:24   1411s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:24   1411s] [NR-eGR] Report for selected net(s) only.
[10/06 19:15:24   1411s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 11793
[10/06 19:15:24   1411s] [NR-eGR] Layer2(Metal2)(V) length: 6.896849e+03um, number of vias: 12893
[10/06 19:15:24   1411s] [NR-eGR] Layer3(Metal3)(H) length: 1.076327e+04um, number of vias: 9141
[10/06 19:15:24   1411s] [NR-eGR] Layer4(Metal4)(V) length: 7.622203e+03um, number of vias: 6775
[10/06 19:15:24   1411s] [NR-eGR] Layer5(Metal5)(H) length: 1.939061e+04um, number of vias: 5556
[10/06 19:15:24   1411s] [NR-eGR] Layer6(Metal6)(V) length: 1.410301e+04um, number of vias: 32
[10/06 19:15:24   1411s] [NR-eGR] Layer7(Metal7)(H) length: 6.400000e+01um, number of vias: 2
[10/06 19:15:24   1411s] [NR-eGR] Layer8(Metal8)(V) length: 1.294850e+02um, number of vias: 0
[10/06 19:15:24   1411s] [NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[10/06 19:15:24   1411s] [NR-eGR] Total length: 5.896943e+04um, number of vias: 46192
[10/06 19:15:24   1411s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:24   1411s] [NR-eGR] Total routed clock nets wire length: 5.896943e+04um, number of vias: 46192
[10/06 19:15:24   1411s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:24   1411s] [NR-eGR] End Peak syMemory usage = 2359.9 MB
[10/06 19:15:24   1411s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.88 seconds
[10/06 19:15:24   1411s]         Early Global Route - eGR only step done. (took cpu=0:00:01.6 real=0:00:01.4)
[10/06 19:15:24   1411s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:24   1411s] UM:                                                                   Early Global Route - eGR only step
[10/06 19:15:24   1411s] Set FIXED routing status on 335 net(s)
[10/06 19:15:24   1411s]       Routing using eGR only done.
[10/06 19:15:24   1411s] Net route status summary:
[10/06 19:15:24   1411s]   Clock:       335 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=335, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[10/06 19:15:24   1411s]   Non-clock: 50671 (unrouted=14410, trialRouted=36261, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=14372, (crossesIlmBounday AND tooFewTerms=0)])
[10/06 19:15:24   1411s] 
[10/06 19:15:24   1411s] CCOPT: Done with clock implementation routing.
[10/06 19:15:24   1411s] 
[10/06 19:15:24   1411s] EdiLegalizer::Interface::Instance
[10/06 19:15:24   1411s] EdiLegalizer::Interface::Instance done runtime = 0
[10/06 19:15:24   1411s] EdiLegalizer::Interface::Reactivate
[10/06 19:15:24   1411s] EdiLegalizer::Interface::Activate
[10/06 19:15:24   1411s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:15:24   1411s] #spOpts: N=45 
[10/06 19:15:24   1411s] Core basic site is CoreSite
[10/06 19:15:24   1411s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 19:15:24   1411s] Mark StBox On SiteArr starts
[10/06 19:15:24   1411s] Mark StBox On SiteArr ends
[10/06 19:15:24   1411s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2362.5MB).
[10/06 19:15:24   1411s] EdiLegalizer::Interface::Activate done runtime = 0.16
[10/06 19:15:24   1411s] EdiLegalizer::Interface::Reactivate done runtime = 0.16
[10/06 19:15:24   1411s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.0 real=0:00:01.8)
[10/06 19:15:24   1411s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:24   1411s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[10/06 19:15:24   1411s]     Clock implementation routing done.
[10/06 19:15:24   1411s]     Leaving CCOpt scope - extractRC...
[10/06 19:15:24   1411s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[10/06 19:15:24   1411s] Extraction called for design 'leon' of instances=36035 and nets=51006 using extraction engine 'preRoute' .
[10/06 19:15:24   1411s] PreRoute RC Extraction called for design leon.
[10/06 19:15:24   1411s] RC Extraction called in multi-corner(2) mode.
[10/06 19:15:24   1411s] RCMode: PreRoute
[10/06 19:15:24   1411s]       RC Corner Indexes            0       1   
[10/06 19:15:24   1411s] Capacitance Scaling Factor   : 1.10066 1.10066 
[10/06 19:15:24   1411s] Resistance Scaling Factor    : 1.34236 1.34236 
[10/06 19:15:24   1411s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[10/06 19:15:24   1411s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[10/06 19:15:24   1411s] Shrink Factor                : 1.00000
[10/06 19:15:24   1411s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/06 19:15:24   1411s] Using capacitance table file ...
[10/06 19:15:24   1411s] Updating RC grid for preRoute extraction ...
[10/06 19:15:24   1411s] Initializing multi-corner capacitance tables ... 
[10/06 19:15:25   1412s] Initializing multi-corner resistance tables ...
[10/06 19:15:25   1412s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2362.520M)
[10/06 19:15:25   1412s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[10/06 19:15:25   1412s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[10/06 19:15:25   1412s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:25   1412s] UM:                                                                   Leaving CCOpt scope - extractRC
[10/06 19:15:25   1412s]     Calling post conditioning for eGRPC...
[10/06 19:15:25   1412s]       eGRPC...
[10/06 19:15:25   1412s]         eGRPC active optimizations:
[10/06 19:15:25   1412s]          - Move Down
[10/06 19:15:25   1412s]          - Downsizing before DRV sizing
[10/06 19:15:25   1412s]          - DRV fixing with cell sizing
[10/06 19:15:25   1412s]          - Move to fanout
[10/06 19:15:25   1412s]          - Cloning
[10/06 19:15:25   1412s]         
[10/06 19:15:25   1412s]         Currently running CTS, using active skew data
[10/06 19:15:25   1412s]         Reset bufferability constraints...
[10/06 19:15:25   1412s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[10/06 19:15:25   1412s] End AAE Lib Interpolated Model. (MEM=2362.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:15:25   1412s]         Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/06 19:15:25   1412s]         Clock DAG stats eGRPC initial state:
[10/06 19:15:25   1412s]           cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:25   1412s]           cell areas       : b=1439.820um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1756.170um^2
[10/06 19:15:25   1412s]           cell capacitance : b=0.612pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:25   1412s]           sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:25   1412s]           wire capacitance : top=0.000pF, trunk=1.301pF, leaf=5.930pF, total=7.231pF
[10/06 19:15:25   1412s]           wire lengths     : top=0.000um, trunk=14283.454um, leaf=58969.427um, total=73252.882um
[10/06 19:15:25   1412s]         Clock DAG net violations eGRPC initial state:
[10/06 19:15:25   1412s]           Remaining Transition : {count=8, worst=[0.139ns, 0.139ns, 0.138ns, 0.138ns, 0.138ns, 0.138ns, 0.002ns, 0.000ns]} avg=0.104ns sd=0.063ns sum=0.833ns
[10/06 19:15:25   1412s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[10/06 19:15:25   1412s]           Trunk : target=0.104ns count=74 avg=0.065ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:15:25   1412s]           Leaf  : target=0.104ns count=262 avg=0.097ns sd=0.024ns min=0.062ns max=0.243ns {2 <= 0.062ns, 20 <= 0.083ns, 233 <= 0.104ns} {1 <= 0.109ns, 6 > 0.109ns}
[10/06 19:15:25   1412s]         Clock DAG library cell distribution eGRPC initial state {count}:
[10/06 19:15:25   1412s]            Bufs: CLKBUFX12: 244 CLKBUFX8: 50 
[10/06 19:15:25   1412s]            ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:25   1412s]          Logics: MX2X2: 2 
[10/06 19:15:25   1413s]         Primary reporting skew group eGRPC initial state:
[10/06 19:15:25   1413s]           skew_group my_clk/functional_func_slow_max: insertion delay [min=1.048, max=1.137, avg=1.091, sd=0.024], skew [0.089 vs 0.085*], 99.3% {1.051, 1.135} (wid=0.030 ws=0.018) (gid=1.123 gs=0.093)
[10/06 19:15:26   1413s]         Skew group summary eGRPC initial state:
[10/06 19:15:26   1413s]           skew_group my_clk/functional_func_slow_max: insertion delay [min=1.048, max=1.137, avg=1.091, sd=0.024], skew [0.089 vs 0.085*], 99.3% {1.051, 1.135} (wid=0.030 ws=0.018) (gid=1.123 gs=0.093)
[10/06 19:15:26   1413s]           skew_group test_clk/functional_func_slow_max: insertion delay [min=0.820, max=0.909, avg=0.863, sd=0.024], skew [0.089 vs 0.084*], 99.2% {0.823, 0.907} (wid=0.034 ws=0.022) (gid=0.894 gs=0.093)
[10/06 19:15:26   1413s]         Clock network insertion delays are now [0.820ns, 1.137ns] average 1.091ns std.dev 0.024ns
[10/06 19:15:26   1413s]         Moving buffers...
[10/06 19:15:26   1413s]         Violation analysis...
[10/06 19:15:26   1413s]         Analysising clock tree DRVs: Analysising clock tree DRVs: Done
[10/06 19:15:26   1413s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/06 19:15:26   1413s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:26   1413s] UM:                                                                   Violation analysis
[10/06 19:15:26   1413s]         Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[10/06 19:15:26   1413s]         
[10/06 19:15:26   1413s]           Nodes to move:         7
[10/06 19:15:26   1413s]           Processed:             7
[10/06 19:15:26   1413s]           Moved (slew improved): 0
[10/06 19:15:26   1413s]           Moved (slew fixed):    0
[10/06 19:15:26   1413s]           Not moved:             7
[10/06 19:15:26   1413s]         Clock DAG stats eGRPC after moving buffers:
[10/06 19:15:26   1413s]           cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:26   1413s]           cell areas       : b=1439.820um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1756.170um^2
[10/06 19:15:26   1413s]           cell capacitance : b=0.612pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:26   1413s]           sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:26   1413s]           wire capacitance : top=0.000pF, trunk=1.301pF, leaf=5.930pF, total=7.231pF
[10/06 19:15:26   1413s]           wire lengths     : top=0.000um, trunk=14283.454um, leaf=58969.427um, total=73252.882um
[10/06 19:15:26   1413s]         Clock DAG net violations eGRPC after moving buffers:
[10/06 19:15:26   1413s]           Remaining Transition : {count=8, worst=[0.139ns, 0.139ns, 0.138ns, 0.138ns, 0.138ns, 0.138ns, 0.002ns, 0.000ns]} avg=0.104ns sd=0.063ns sum=0.833ns
[10/06 19:15:26   1413s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[10/06 19:15:26   1413s]           Trunk : target=0.104ns count=74 avg=0.065ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:15:26   1413s]           Leaf  : target=0.104ns count=262 avg=0.097ns sd=0.024ns min=0.062ns max=0.243ns {2 <= 0.062ns, 20 <= 0.083ns, 233 <= 0.104ns} {1 <= 0.109ns, 6 > 0.109ns}
[10/06 19:15:26   1413s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[10/06 19:15:26   1413s]            Bufs: CLKBUFX12: 244 CLKBUFX8: 50 
[10/06 19:15:26   1413s]            ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:26   1413s]          Logics: MX2X2: 2 
[10/06 19:15:26   1413s]         Primary reporting skew group eGRPC after moving buffers:
[10/06 19:15:26   1413s]           skew_group my_clk/functional_func_slow_max: insertion delay [min=1.048, max=1.137, avg=1.091, sd=0.024], skew [0.089 vs 0.085*], 99.3% {1.051, 1.135} (wid=0.030 ws=0.018) (gid=1.123 gs=0.093)
[10/06 19:15:26   1413s]         Skew group summary eGRPC after moving buffers:
[10/06 19:15:26   1413s]           skew_group my_clk/functional_func_slow_max: insertion delay [min=1.048, max=1.137, avg=1.091, sd=0.024], skew [0.089 vs 0.085*], 99.3% {1.051, 1.135} (wid=0.030 ws=0.018) (gid=1.123 gs=0.093)
[10/06 19:15:26   1413s]           skew_group test_clk/functional_func_slow_max: insertion delay [min=0.820, max=0.909, avg=0.863, sd=0.024], skew [0.089 vs 0.084*], 99.2% {0.823, 0.907} (wid=0.034 ws=0.022) (gid=0.894 gs=0.093)
[10/06 19:15:26   1413s]         Clock network insertion delays are now [0.820ns, 1.137ns] average 1.091ns std.dev 0.024ns
[10/06 19:15:26   1413s]         Moving buffers done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/06 19:15:26   1413s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:26   1413s] UM:                                                                   Moving buffers
[10/06 19:15:26   1413s]         Recomputing CTS skew targets...
[10/06 19:15:26   1413s]         Resolving skew group constraints...
[10/06 19:15:27   1414s]           Solving LP: 2 skew groups; 11 fragments, 12 fraglets and 11 vertices; 92 variables and 253 constraints; tolerance 1
[10/06 19:15:27   1414s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group my_clk/functional_func_slow_max from 1.050ns to 1.137ns.
[10/06 19:15:27   1414s]         Resolving skew group constraints done.
[10/06 19:15:27   1414s]         Recomputing CTS skew targets done. (took cpu=0:00:00.5 real=0:00:00.5)
[10/06 19:15:27   1414s]         Initial Pass of Downsizing Clock Tree Cells...
[10/06 19:15:27   1414s]         Artificially removing long paths...
[10/06 19:15:27   1414s]           Artificially shortened 2961 long paths. The largest offset applied was 0.022ns
[10/06 19:15:27   1414s]           
[10/06 19:15:27   1414s]           Skew Group Offsets:
[10/06 19:15:27   1414s]           
[10/06 19:15:27   1414s]           ---------------------------------------------------------------------------------------------------------------
[10/06 19:15:27   1414s]           Skew Group                           Num.     Num.       Offset        Max        Previous Max.    Current Max.
[10/06 19:15:27   1414s]                                                Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[10/06 19:15:27   1414s]           ---------------------------------------------------------------------------------------------------------------
[10/06 19:15:27   1414s]           my_clk/functional_func_slow_max      11537     2961       25.665%      0.023ns       1.137ns         1.115ns
[10/06 19:15:27   1414s]           test_clk/functional_func_slow_max    11537     2959       25.648%      0.022ns       0.909ns         0.887ns
[10/06 19:15:27   1414s]           ---------------------------------------------------------------------------------------------------------------
[10/06 19:15:27   1414s]           
[10/06 19:15:27   1414s]           Offsets Histogram:
[10/06 19:15:27   1414s]           
[10/06 19:15:27   1414s]           -------------------------------
[10/06 19:15:27   1414s]           From (ns)    To (ns)      Count
[10/06 19:15:27   1414s]           -------------------------------
[10/06 19:15:27   1414s]             0.000        0.005       240
[10/06 19:15:27   1414s]             0.005        0.010       957
[10/06 19:15:27   1414s]             0.010        0.015      1170
[10/06 19:15:27   1414s]             0.015        0.020       498
[10/06 19:15:27   1414s]             0.020      and above      96
[10/06 19:15:27   1414s]           -------------------------------
[10/06 19:15:27   1414s]           
[10/06 19:15:27   1414s]           Mean=0.011ns Median=0.011ns Std.Dev=0.005ns
[10/06 19:15:27   1414s]           
[10/06 19:15:27   1414s]           
[10/06 19:15:27   1414s]           Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/06 19:15:27   1414s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:27   1414s] UM:                                                                   Artificially removing long paths
[10/06 19:15:27   1414s]         Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/06 19:15:27   1414s]         Modifying slew-target multiplier from 1 to 0.9
[10/06 19:15:27   1414s]         Downsizing prefiltering...
[10/06 19:15:27   1414s]         Downsizing prefiltering done.
[10/06 19:15:27   1414s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[10/06 19:15:27   1414s]         DoDownSizing Summary : numSized = 0, numUnchanged = 81, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 254, numSkippedDueToCloseToSkewTarget = 0
[10/06 19:15:27   1414s]         CCOpt-eGRPC Downsizing: considered: 81, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 3, attempted: 78, unsuccessful: 0, sized: 0
[10/06 19:15:27   1414s]         Reverting slew-target multiplier from 0.9 to 1
[10/06 19:15:27   1414s]         Reverting Artificially removing long paths...
[10/06 19:15:27   1414s]           BalancingStep Reverting Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[10/06 19:15:27   1414s]           {my_clk/functional_func_slow_max,WC: 11374 -> 11374, test_clk/functional_func_slow_max,WC: 9095 -> 9095}Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
[10/06 19:15:27   1414s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:27   1414s] UM:                                                                   Reverting Artificially removing long paths
[10/06 19:15:27   1414s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/06 19:15:27   1414s]         Clock DAG stats eGRPC after downsizing:
[10/06 19:15:27   1414s]           cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:27   1414s]           cell areas       : b=1439.820um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1756.170um^2
[10/06 19:15:27   1414s]           cell capacitance : b=0.612pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:27   1414s]           sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:27   1414s]           wire capacitance : top=0.000pF, trunk=1.301pF, leaf=5.930pF, total=7.231pF
[10/06 19:15:27   1414s]           wire lengths     : top=0.000um, trunk=14283.454um, leaf=58969.427um, total=73252.882um
[10/06 19:15:27   1414s]         Clock DAG net violations eGRPC after downsizing:
[10/06 19:15:27   1414s]           Remaining Transition : {count=8, worst=[0.139ns, 0.139ns, 0.138ns, 0.138ns, 0.138ns, 0.138ns, 0.002ns, 0.000ns]} avg=0.104ns sd=0.063ns sum=0.833ns
[10/06 19:15:27   1414s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[10/06 19:15:27   1414s]           Trunk : target=0.104ns count=74 avg=0.065ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:15:27   1414s]           Leaf  : target=0.104ns count=262 avg=0.097ns sd=0.024ns min=0.062ns max=0.243ns {2 <= 0.062ns, 20 <= 0.083ns, 233 <= 0.104ns} {1 <= 0.109ns, 6 > 0.109ns}
[10/06 19:15:27   1414s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[10/06 19:15:27   1414s]            Bufs: CLKBUFX12: 244 CLKBUFX8: 50 
[10/06 19:15:27   1414s]            ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:27   1414s]          Logics: MX2X2: 2 
[10/06 19:15:27   1414s]         Primary reporting skew group eGRPC after downsizing:
[10/06 19:15:27   1414s]           skew_group my_clk/functional_func_slow_max: insertion delay [min=1.048, max=1.137, avg=1.091, sd=0.024], skew [0.089 vs 0.085*], 99.3% {1.051, 1.135} (wid=0.030 ws=0.018) (gid=1.123 gs=0.093)
[10/06 19:15:27   1415s]         Skew group summary eGRPC after downsizing:
[10/06 19:15:27   1415s]           skew_group my_clk/functional_func_slow_max: insertion delay [min=1.048, max=1.137, avg=1.091, sd=0.024], skew [0.089 vs 0.085*], 99.3% {1.051, 1.135} (wid=0.030 ws=0.018) (gid=1.123 gs=0.093)
[10/06 19:15:27   1415s]           skew_group test_clk/functional_func_slow_max: insertion delay [min=0.820, max=0.910, avg=0.863, sd=0.024], skew [0.089 vs 0.084*], 99.2% {0.823, 0.907} (wid=0.034 ws=0.022) (gid=0.895 gs=0.093)
[10/06 19:15:28   1415s]         Clock network insertion delays are now [0.820ns, 1.137ns] average 1.091ns std.dev 0.024ns
[10/06 19:15:28   1415s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.9 real=0:00:00.9)
[10/06 19:15:28   1415s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:28   1415s] UM:                                                                   Initial Pass of Downsizing Clock Tree Cells
[10/06 19:15:28   1415s]         Fixing DRVs...
[10/06 19:15:28   1415s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/06 19:15:28   1415s]         CCOpt-eGRPC: considered: 335, tested: 335, violation detected: 8, violation ignored (due to small violation): 1, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
[10/06 19:15:28   1415s]         
[10/06 19:15:28   1415s]         PRO Statistics: Fix DRVs (cell sizing):
[10/06 19:15:28   1415s]         =======================================
[10/06 19:15:28   1415s]         
[10/06 19:15:28   1415s]         Cell changes by Net Type:
[10/06 19:15:28   1415s]         
[10/06 19:15:28   1415s]         -------------------------------------------------------------------------------------------------------------------
[10/06 19:15:28   1415s]         Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[10/06 19:15:28   1415s]         -------------------------------------------------------------------------------------------------------------------
[10/06 19:15:28   1415s]         top                0                    0           0            0                    0                  0 (0.0%)
[10/06 19:15:28   1415s]         trunk              0                    0           0            0                    0                  0 (0.0%)
[10/06 19:15:28   1415s]         leaf               7 (100.0%)           0           0            0                    0                  7 (100.0%)
[10/06 19:15:28   1415s]         -------------------------------------------------------------------------------------------------------------------
[10/06 19:15:28   1415s]         Total              7 (100%)      -           -            -                           0 (100%)           7 (100%)
[10/06 19:15:28   1415s]         -------------------------------------------------------------------------------------------------------------------
[10/06 19:15:28   1415s]         
[10/06 19:15:28   1415s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 7, Area change: 0.000um^2 (0.000%)
[10/06 19:15:28   1415s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[10/06 19:15:28   1415s]         
[10/06 19:15:28   1415s]         Clock DAG stats eGRPC after DRV fixing:
[10/06 19:15:28   1415s]           cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:28   1415s]           cell areas       : b=1439.820um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1756.170um^2
[10/06 19:15:28   1415s]           cell capacitance : b=0.612pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:28   1415s]           sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:28   1415s]           wire capacitance : top=0.000pF, trunk=1.301pF, leaf=5.930pF, total=7.231pF
[10/06 19:15:28   1415s]           wire lengths     : top=0.000um, trunk=14283.454um, leaf=58969.427um, total=73252.882um
[10/06 19:15:28   1415s]         Clock DAG net violations eGRPC after DRV fixing:
[10/06 19:15:28   1415s]           Remaining Transition : {count=8, worst=[0.139ns, 0.139ns, 0.138ns, 0.138ns, 0.138ns, 0.138ns, 0.002ns, 0.000ns]} avg=0.104ns sd=0.063ns sum=0.833ns
[10/06 19:15:28   1415s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[10/06 19:15:28   1415s]           Trunk : target=0.104ns count=74 avg=0.065ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:15:28   1415s]           Leaf  : target=0.104ns count=262 avg=0.097ns sd=0.024ns min=0.062ns max=0.243ns {2 <= 0.062ns, 20 <= 0.083ns, 233 <= 0.104ns} {1 <= 0.109ns, 6 > 0.109ns}
[10/06 19:15:28   1415s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[10/06 19:15:28   1415s]            Bufs: CLKBUFX12: 244 CLKBUFX8: 50 
[10/06 19:15:28   1415s]            ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:28   1415s]          Logics: MX2X2: 2 
[10/06 19:15:28   1415s]         Primary reporting skew group eGRPC after DRV fixing:
[10/06 19:15:28   1415s]           skew_group my_clk/functional_func_slow_max: insertion delay [min=1.048, max=1.137, avg=1.091, sd=0.024], skew [0.089 vs 0.085*], 99.3% {1.051, 1.135} (wid=0.030 ws=0.018) (gid=1.123 gs=0.093)
[10/06 19:15:28   1415s]         Skew group summary eGRPC after DRV fixing:
[10/06 19:15:28   1415s]           skew_group my_clk/functional_func_slow_max: insertion delay [min=1.048, max=1.137, avg=1.091, sd=0.024], skew [0.089 vs 0.085*], 99.3% {1.051, 1.135} (wid=0.030 ws=0.018) (gid=1.123 gs=0.093)
[10/06 19:15:28   1415s]           skew_group test_clk/functional_func_slow_max: insertion delay [min=0.820, max=0.910, avg=0.863, sd=0.024], skew [0.089 vs 0.084*], 99.2% {0.823, 0.907} (wid=0.034 ws=0.022) (gid=0.895 gs=0.093)
[10/06 19:15:28   1415s]         Clock network insertion delays are now [0.820ns, 1.137ns] average 1.091ns std.dev 0.024ns
[10/06 19:15:28   1415s]         Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/06 19:15:28   1415s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:28   1415s] UM:                                                                   Fixing DRVs
[10/06 19:15:28   1415s] 
[10/06 19:15:28   1415s] Slew Diagnostics: After DRV fixing
[10/06 19:15:28   1415s] ==================================
[10/06 19:15:28   1415s] 
[10/06 19:15:28   1415s] Global Causes:
[10/06 19:15:28   1415s] 
[10/06 19:15:28   1415s] -------------------------------------
[10/06 19:15:28   1415s] Cause
[10/06 19:15:28   1415s] -------------------------------------
[10/06 19:15:28   1415s] DRV fixing with buffering is disabled
[10/06 19:15:28   1415s] -------------------------------------
[10/06 19:15:28   1415s] 
[10/06 19:15:28   1415s] Top 5 overslews:
[10/06 19:15:28   1415s] 
[10/06 19:15:28   1415s] -------------------------------------------------------------------------------------------------------------------
[10/06 19:15:28   1415s] Overslew    Causes                                      Driving Pin
[10/06 19:15:28   1415s] -------------------------------------------------------------------------------------------------------------------
[10/06 19:15:28   1415s] 0.139ns     Inst already optimally sized (CLKBUFX12)    proc0/cmem0/itags0/u0/CTS_cmf_BUF_CLOCK_NODE_UID_A36a53/Y
[10/06 19:15:28   1415s] 0.139ns     Inst already optimally sized (CLKBUFX12)    proc0/cmem0/ddata0/u0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A360a7/Y
[10/06 19:15:28   1415s] 0.138ns     Inst already optimally sized (CLKBUFX12)    proc0/cmem0/itags0/u0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A3609b/Y
[10/06 19:15:28   1415s] 0.138ns     Inst already optimally sized (CLKBUFX12)    proc0/cmem0/idata0/u0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A360a4/Y
[10/06 19:15:28   1415s] 0.138ns     Inst already optimally sized (CLKBUFX12)    proc0/cmem0/dtags0/u0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A36098/Y
[10/06 19:15:28   1415s] -------------------------------------------------------------------------------------------------------------------
[10/06 19:15:28   1415s] 
[10/06 19:15:28   1415s] Slew diagnostics counts from the 8 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/06 19:15:28   1415s] 
[10/06 19:15:28   1415s] ------------------------------------------------------
[10/06 19:15:28   1415s] Cause                                       Occurences
[10/06 19:15:28   1415s] ------------------------------------------------------
[10/06 19:15:28   1415s] Inst already optimally sized                    7
[10/06 19:15:28   1415s] Violation below threshold for DRV sizing        1
[10/06 19:15:28   1415s] ------------------------------------------------------
[10/06 19:15:28   1415s] 
[10/06 19:15:28   1415s] Violation diagnostics counts from the 8 nodes that have violations:
[10/06 19:15:28   1415s] 
[10/06 19:15:28   1415s] ------------------------------------------------------
[10/06 19:15:28   1415s] Cause                                       Occurences
[10/06 19:15:28   1415s] ------------------------------------------------------
[10/06 19:15:28   1415s] Inst already optimally sized                    7
[10/06 19:15:28   1415s] Violation below threshold for DRV sizing        1
[10/06 19:15:28   1415s] ------------------------------------------------------
[10/06 19:15:28   1415s] 
[10/06 19:15:28   1415s]         Reconnecting optimized routes...
[10/06 19:15:28   1415s]         Reset timing graph...
[10/06 19:15:28   1415s] Ignoring AAE DB Resetting ...
[10/06 19:15:28   1415s]         Reset timing graph done.
[10/06 19:15:28   1415s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[10/06 19:15:28   1415s]         Violation analysis...
[10/06 19:15:28   1415s]         Analysising clock tree DRVs: End AAE Lib Interpolated Model. (MEM=2422.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:15:28   1415s] Analysising clock tree DRVs: Done
[10/06 19:15:28   1415s]         Violation analysis done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/06 19:15:28   1415s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:28   1415s] UM:                                                                   Violation analysis
[10/06 19:15:28   1415s]         Moving clock insts towards fanout...
[10/06 19:15:29   1416s]           Move to sink centre: considered=2, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
[10/06 19:15:29   1416s]         Moving clock insts towards fanout done.
[10/06 19:15:29   1416s] Clock instances to consider for cloning: 0
[10/06 19:15:29   1416s]         Reset timing graph...
[10/06 19:15:29   1416s] Ignoring AAE DB Resetting ...
[10/06 19:15:29   1416s]         Reset timing graph done.
[10/06 19:15:29   1416s]         Set dirty flag on 96 insts, 194 nets
[10/06 19:15:29   1416s]       eGRPC done.
[10/06 19:15:29   1416s]     Calling post conditioning for eGRPC done.
[10/06 19:15:29   1416s]   Eagl Post Conditioning loop iteration 0 done.
[10/06 19:15:29   1416s]   Refine place not called during Post Conditioning. Calling it now the Eagl->PC Loop is complete.
[10/06 19:15:29   1416s]   Leaving CCOpt scope - ClockRefiner...
[10/06 19:15:29   1416s] EdiLegalizer::Interface::Instance
[10/06 19:15:29   1416s] EdiLegalizer::Interface::Instance done runtime = 0
[10/06 19:15:29   1416s] EdiLegalizer::Interface::Deactivate
[10/06 19:15:29   1416s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:15:29   1416s] EdiLegalizer::Interface::Deactivate done runtime = 0.04
[10/06 19:15:29   1416s]   Performing Single Pass Refine Place.
[10/06 19:15:29   1416s] #spOpts: N=45 
[10/06 19:15:29   1416s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2422.8MB).
[10/06 19:15:29   1416s] *** Starting refinePlace (0:23:36 mem=2422.8M) ***
[10/06 19:15:29   1416s] Total net bbox length = 1.206e+06 (6.842e+05 5.219e+05) (ext = 7.757e+04)
[10/06 19:15:29   1416s] Info: 332 insts are soft-fixed.
[10/06 19:15:29   1416s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:15:29   1416s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:15:29   1416s] Starting refinePlace ...
[10/06 19:15:29   1416s] default core: bins with density >  0.75 = 0.326 % ( 7 / 2145 )
[10/06 19:15:29   1416s] Density distribution unevenness ratio = 22.730%
[10/06 19:15:29   1417s]   Spread Effort: high, standalone mode, useDDP on.
[10/06 19:15:29   1417s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2422.8MB) @(0:23:37 - 0:23:37).
[10/06 19:15:29   1417s] Move report: preRPlace moves 92 insts, mean move: 1.08 um, max move: 2.51 um
[10/06 19:15:29   1417s] 	Max move on inst (mcore0/ahb0/g8392): (53.40, 274.74) --> (54.20, 276.45)
[10/06 19:15:29   1417s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: NAND4X2
[10/06 19:15:29   1417s] 	Violation at original loc: Placement Blockage Violation
[10/06 19:15:29   1417s] wireLenOptFixPriorityInst 11532 inst fixed
[10/06 19:15:29   1417s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:15:29   1417s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2422.8MB) @(0:23:37 - 0:23:37).
[10/06 19:15:29   1417s] Move report: Detail placement moves 92 insts, mean move: 1.08 um, max move: 2.51 um
[10/06 19:15:29   1417s] 	Max move on inst (mcore0/ahb0/g8392): (53.40, 274.74) --> (54.20, 276.45)
[10/06 19:15:29   1417s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2422.8MB
[10/06 19:15:29   1417s] Statistics of distance of Instance movement in refine placement:
[10/06 19:15:29   1417s]   maximum (X+Y) =         2.51 um
[10/06 19:15:29   1417s]   inst (mcore0/ahb0/g8392) with max move: (53.4, 274.74) -> (54.2, 276.45)
[10/06 19:15:29   1417s]   mean    (X+Y) =         1.08 um
[10/06 19:15:29   1417s] Summary Report:
[10/06 19:15:29   1417s] Instances move: 92 (out of 36031 movable)
[10/06 19:15:29   1417s] Instances flipped: 0
[10/06 19:15:29   1417s] Mean displacement: 1.08 um
[10/06 19:15:29   1417s] Max displacement: 2.51 um (Instance: mcore0/ahb0/g8392) (53.4, 274.74) -> (54.2, 276.45)
[10/06 19:15:29   1417s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: NAND4X2
[10/06 19:15:29   1417s] 	Violation at original loc: Placement Blockage Violation
[10/06 19:15:29   1417s] Total instances moved : 92
[10/06 19:15:29   1417s] Total net bbox length = 1.206e+06 (6.843e+05 5.219e+05) (ext = 7.757e+04)
[10/06 19:15:29   1417s] Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2422.8MB
[10/06 19:15:29   1417s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:00.0, mem=2422.8MB) @(0:23:36 - 0:23:37).
[10/06 19:15:29   1417s] *** Finished refinePlace (0:23:37 mem=2422.8M) ***
[10/06 19:15:29   1417s]   Moved 16 and flipped 0 of 11869 clock instance(s) during refinement.
[10/06 19:15:29   1417s]   The largest move was 1 microns for proc0/rf0/u0/u0/rfd_reg_120_13/DFF.
[10/06 19:15:29   1417s] Moved 0 and flipped 0 of 332 clock instances (excluding sinks) during refinement
[10/06 19:15:29   1417s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[10/06 19:15:29   1417s] Moved 16 and flipped 0 of 11537 clock sinks during refinement.
[10/06 19:15:29   1417s] The largest move for clock sinks was 1 microns. The inst with this movement was proc0/rf0/u0/u0/rfd_reg_120_13/DFF
[10/06 19:15:29   1417s] EdiLegalizer::Interface::Instance
[10/06 19:15:29   1417s] EdiLegalizer::Interface::Instance done runtime = 0
[10/06 19:15:29   1417s] EdiLegalizer::Interface::Reactivate
[10/06 19:15:29   1417s] EdiLegalizer::Interface::Activate
[10/06 19:15:29   1417s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:15:30   1417s] #spOpts: N=45 
[10/06 19:15:30   1417s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2422.8MB).
[10/06 19:15:30   1417s] EdiLegalizer::Interface::Activate done runtime = 0.2
[10/06 19:15:30   1417s] EdiLegalizer::Interface::Reactivate done runtime = 0.2
[10/06 19:15:30   1417s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.0)
[10/06 19:15:30   1417s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:30   1417s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[10/06 19:15:30   1417s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:07.8 real=0:00:07.3)
[10/06 19:15:30   1417s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:30   1417s] UM:                                                                   CCOpt::Phase::eGRPC
[10/06 19:15:30   1417s]   CCOpt::Phase::Routing...
[10/06 19:15:30   1417s]   Update timing and DAG stats before routing clock trees...
[10/06 19:15:30   1417s] End AAE Lib Interpolated Model. (MEM=2422.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:15:30   1417s]   Clock DAG stats before routing clock trees:
[10/06 19:15:30   1417s]     cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:15:30   1417s]     cell areas       : b=1439.820um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1756.170um^2
[10/06 19:15:30   1417s]     cell capacitance : b=0.612pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:15:30   1417s]     sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:15:30   1417s]     wire capacitance : top=0.000pF, trunk=1.301pF, leaf=5.930pF, total=7.231pF
[10/06 19:15:30   1417s]     wire lengths     : top=0.000um, trunk=14283.454um, leaf=58969.427um, total=73252.882um
[10/06 19:15:30   1417s]   Clock DAG net violations before routing clock trees:
[10/06 19:15:30   1417s]     Remaining Transition : {count=8, worst=[0.139ns, 0.139ns, 0.138ns, 0.138ns, 0.138ns, 0.138ns, 0.002ns, 0.000ns]} avg=0.104ns sd=0.063ns sum=0.833ns
[10/06 19:15:30   1417s]   Clock DAG primary half-corner transition distribution before routing clock trees:
[10/06 19:15:30   1417s]     Trunk : target=0.104ns count=74 avg=0.065ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:15:30   1417s]     Leaf  : target=0.104ns count=262 avg=0.097ns sd=0.024ns min=0.062ns max=0.243ns {2 <= 0.062ns, 20 <= 0.083ns, 233 <= 0.104ns} {1 <= 0.109ns, 6 > 0.109ns}
[10/06 19:15:30   1417s]   Clock DAG library cell distribution before routing clock trees {count}:
[10/06 19:15:30   1417s]      Bufs: CLKBUFX12: 244 CLKBUFX8: 50 
[10/06 19:15:30   1417s]      ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:15:30   1417s]    Logics: MX2X2: 2 
[10/06 19:15:30   1417s]   Primary reporting skew group before routing clock trees:
[10/06 19:15:30   1417s]     skew_group my_clk/functional_func_slow_max: insertion delay [min=1.048, max=1.137, avg=1.091, sd=0.024], skew [0.089 vs 0.085*], 99.3% {1.051, 1.135} (wid=0.030 ws=0.018) (gid=1.123 gs=0.093)
[10/06 19:15:30   1418s]   Skew group summary before routing clock trees:
[10/06 19:15:30   1418s]     skew_group my_clk/functional_func_slow_max: insertion delay [min=1.048, max=1.137, avg=1.091, sd=0.024], skew [0.089 vs 0.085*], 99.3% {1.051, 1.135} (wid=0.030 ws=0.018) (gid=1.123 gs=0.093)
[10/06 19:15:30   1418s]     skew_group test_clk/functional_func_slow_max: insertion delay [min=0.820, max=0.910, avg=0.863, sd=0.024], skew [0.089 vs 0.084*], 99.2% {0.823, 0.907} (wid=0.034 ws=0.022) (gid=0.895 gs=0.093)
[10/06 19:15:30   1418s]   Clock network insertion delays are now [0.820ns, 1.137ns] average 1.091ns std.dev 0.024ns
[10/06 19:15:30   1418s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:30   1418s] UM:                                                                   before routing clock trees
[10/06 19:15:30   1418s]   Update timing and DAG stats before routing clock trees done. (took cpu=0:00:00.7 real=0:00:00.7)
[10/06 19:15:30   1418s]   Clock implementation routing...
[10/06 19:15:30   1418s]     Leaving CCOpt scope - Routing Tools...
[10/06 19:15:30   1418s] EdiLegalizer::Interface::Instance
[10/06 19:15:30   1418s] EdiLegalizer::Interface::Instance done runtime = 0
[10/06 19:15:30   1418s] EdiLegalizer::Interface::Deactivate
[10/06 19:15:30   1418s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:15:30   1418s] EdiLegalizer::Interface::Deactivate done runtime = 0.1
[10/06 19:15:30   1418s] Net route status summary:
[10/06 19:15:30   1418s]   Clock:       335 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=335, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[10/06 19:15:30   1418s]   Non-clock: 50671 (unrouted=14410, trialRouted=36261, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=14372, (crossesIlmBounday AND tooFewTerms=0)])
[10/06 19:15:31   1418s]     Routing using eGR in eGR->NR Step...
[10/06 19:15:31   1418s]       Early Global Route - eGR->NR step...
[10/06 19:15:31   1418s] (ccopt eGR): There are 335 nets for routing of which 335 have one or more fixed wires.
[10/06 19:15:31   1418s] (ccopt eGR): Start to route 73 trunk nets
[10/06 19:15:31   1418s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 19:15:31   1418s] [PSP]     Started earlyGlobalRoute kernel
[10/06 19:15:31   1418s] [PSP]     Initial Peak syMemory usage = 2461.0 MB
[10/06 19:15:31   1418s] (I)       Reading DB...
[10/06 19:15:31   1418s] (I)       before initializing RouteDB syMemory usage = 2461.0 MB
[10/06 19:15:31   1418s] (I)       congestionReportName   : 
[10/06 19:15:31   1418s] (I)       layerRangeFor2DCongestion : 
[10/06 19:15:31   1418s] (I)       buildTerm2TermWires    : 1
[10/06 19:15:31   1418s] (I)       doTrackAssignment      : 1
[10/06 19:15:31   1418s] (I)       dumpBookshelfFiles     : 0
[10/06 19:15:31   1418s] (I)       numThreads             : 2
[10/06 19:15:31   1418s] (I)       bufferingAwareRouting  : false
[10/06 19:15:31   1418s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 19:15:31   1418s] (I)       honorPin               : false
[10/06 19:15:31   1418s] (I)       honorPinGuide          : true
[10/06 19:15:31   1418s] (I)       honorPartition         : false
[10/06 19:15:31   1418s] (I)       allowPartitionCrossover: false
[10/06 19:15:31   1418s] (I)       honorSingleEntry       : true
[10/06 19:15:31   1418s] (I)       honorSingleEntryStrong : true
[10/06 19:15:31   1418s] (I)       handleViaSpacingRule   : false
[10/06 19:15:31   1418s] (I)       handleEolSpacingRule   : true
[10/06 19:15:31   1418s] (I)       PDConstraint           : none
[10/06 19:15:31   1418s] (I)       expBetterNDRHandling   : true
[10/06 19:15:31   1418s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 19:15:31   1418s] (I)       routingEffortLevel     : 10000
[10/06 19:15:31   1418s] (I)       effortLevel            : standard
[10/06 19:15:31   1418s] [NR-eGR] minRouteLayer          : 2
[10/06 19:15:31   1418s] [NR-eGR] maxRouteLayer          : 127
[10/06 19:15:31   1418s] (I)       relaxedTopLayerCeiling : 127
[10/06 19:15:31   1418s] (I)       relaxedBottomLayerFloor: 2
[10/06 19:15:31   1418s] (I)       numRowsPerGCell        : 1
[10/06 19:15:31   1418s] (I)       speedUpLargeDesign     : 0
[10/06 19:15:31   1418s] (I)       multiThreadingTA       : 1
[10/06 19:15:31   1418s] (I)       blkAwareLayerSwitching : 1
[10/06 19:15:31   1418s] (I)       optimizationMode       : false
[10/06 19:15:31   1418s] (I)       routeSecondPG          : false
[10/06 19:15:31   1418s] (I)       scenicRatioForLayerRelax: 1.25
[10/06 19:15:31   1418s] (I)       detourLimitForLayerRelax: 0.00
[10/06 19:15:31   1418s] (I)       punchThroughDistance   : 500.00
[10/06 19:15:31   1418s] (I)       scenicBound            : 3.00
[10/06 19:15:31   1418s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 19:15:31   1418s] (I)       source-to-sink ratio   : 0.30
[10/06 19:15:31   1418s] (I)       targetCongestionRatioH : 1.00
[10/06 19:15:31   1418s] (I)       targetCongestionRatioV : 1.00
[10/06 19:15:31   1418s] (I)       layerCongestionRatio   : 1.00
[10/06 19:15:31   1418s] (I)       m1CongestionRatio      : 0.10
[10/06 19:15:31   1418s] (I)       m2m3CongestionRatio    : 0.70
[10/06 19:15:31   1418s] (I)       localRouteEffort       : 1.00
[10/06 19:15:31   1418s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 19:15:31   1418s] (I)       supplyScaleFactorH     : 1.00
[10/06 19:15:31   1418s] (I)       supplyScaleFactorV     : 1.00
[10/06 19:15:31   1418s] (I)       highlight3DOverflowFactor: 0.00
[10/06 19:15:31   1418s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 19:15:31   1418s] (I)       routeVias              : 
[10/06 19:15:31   1418s] (I)       readTROption           : true
[10/06 19:15:31   1418s] (I)       extraSpacingFactor     : 1.00
[10/06 19:15:31   1418s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 19:15:31   1418s] (I)       routeSelectedNetsOnly  : true
[10/06 19:15:31   1418s] (I)       clkNetUseMaxDemand     : false
[10/06 19:15:31   1418s] (I)       extraDemandForClocks   : 0
[10/06 19:15:31   1418s] (I)       steinerRemoveLayers    : false
[10/06 19:15:31   1418s] (I)       demoteLayerScenicScale : 1.00
[10/06 19:15:31   1418s] (I)       nonpreferLayerCostScale : 100.00
[10/06 19:15:31   1418s] (I)       similarTopologyRoutingFast : false
[10/06 19:15:31   1418s] (I)       spanningTreeRefinement : true
[10/06 19:15:31   1418s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 19:15:31   1418s] (I)       starting read tracks
[10/06 19:15:31   1418s] (I)       build grid graph
[10/06 19:15:31   1418s] (I)       build grid graph start
[10/06 19:15:31   1418s] [NR-eGR] Layer1 has no routable track
[10/06 19:15:31   1418s] [NR-eGR] Layer2 has single uniform track structure
[10/06 19:15:31   1418s] [NR-eGR] Layer3 has single uniform track structure
[10/06 19:15:31   1418s] [NR-eGR] Layer4 has single uniform track structure
[10/06 19:15:31   1418s] [NR-eGR] Layer5 has single uniform track structure
[10/06 19:15:31   1418s] [NR-eGR] Layer6 has single uniform track structure
[10/06 19:15:31   1418s] [NR-eGR] Layer7 has single uniform track structure
[10/06 19:15:31   1418s] [NR-eGR] Layer8 has single uniform track structure
[10/06 19:15:31   1418s] [NR-eGR] Layer9 has single uniform track structure
[10/06 19:15:31   1418s] (I)       build grid graph end
[10/06 19:15:31   1418s] (I)       numViaLayers=9
[10/06 19:15:31   1418s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 19:15:31   1418s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 19:15:31   1418s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 19:15:31   1418s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 19:15:31   1418s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 19:15:31   1418s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 19:15:31   1418s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 19:15:31   1418s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 19:15:31   1418s] (I)       end build via table
[10/06 19:15:31   1418s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 19:15:31   1418s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[10/06 19:15:31   1418s] (I)       readDataFromPlaceDB
[10/06 19:15:31   1418s] (I)       Read net information..
[10/06 19:15:31   1418s] [NR-eGR] Read numTotalNets=36632  numIgnoredNets=36559
[10/06 19:15:31   1418s] (I)       Read testcase time = 0.000 seconds
[10/06 19:15:31   1418s] 
[10/06 19:15:31   1418s] (I)       read default dcut vias
[10/06 19:15:31   1418s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 19:15:31   1418s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 19:15:31   1418s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 19:15:31   1418s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 19:15:31   1418s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 19:15:31   1418s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 19:15:31   1418s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 19:15:31   1418s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 19:15:31   1418s] (I)       build grid graph start
[10/06 19:15:31   1418s] (I)       build grid graph end
[10/06 19:15:31   1418s] (I)       Model blockage into capacity
[10/06 19:15:31   1418s] (I)       Read numBlocks=28739  numPreroutedWires=0  numCapScreens=0
[10/06 19:15:31   1418s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 19:15:31   1418s] (I)       blocked area on Layer2 : 776255366400  (27.84%)
[10/06 19:15:31   1418s] (I)       blocked area on Layer3 : 763689800400  (27.39%)
[10/06 19:15:31   1418s] (I)       blocked area on Layer4 : 732019030800  (26.26%)
[10/06 19:15:31   1418s] (I)       blocked area on Layer5 : 763474617600  (27.39%)
[10/06 19:15:31   1418s] (I)       blocked area on Layer6 : 732019030800  (26.26%)
[10/06 19:15:31   1418s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 19:15:31   1418s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 19:15:31   1418s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 19:15:31   1418s] (I)       Modeling time = 0.100 seconds
[10/06 19:15:31   1418s] 
[10/06 19:15:31   1418s] (I)       Moved 0 terms for better access 
[10/06 19:15:31   1418s] (I)       Number of ignored nets = 0
[10/06 19:15:31   1418s] (I)       Number of fixed nets = 0.  Ignored: Yes
[10/06 19:15:31   1418s] (I)       Number of clock nets = 335.  Ignored: No
[10/06 19:15:31   1418s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 19:15:31   1418s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 19:15:31   1418s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 19:15:31   1418s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 19:15:31   1418s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 19:15:31   1418s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 19:15:31   1418s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 19:15:31   1418s] [NR-eGR] There are 73 clock nets ( 73 with NDR ).
[10/06 19:15:31   1418s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2461.0 MB
[10/06 19:15:31   1418s] (I)       Ndr track 0 does not exist
[10/06 19:15:31   1418s] (I)       Ndr track 0 does not exist
[10/06 19:15:31   1418s] (I)       Ndr track 0 does not exist
[10/06 19:15:31   1418s] (I)       Layer1  viaCost=200.00
[10/06 19:15:31   1418s] (I)       Layer2  viaCost=200.00
[10/06 19:15:31   1418s] (I)       Layer3  viaCost=100.00
[10/06 19:15:31   1418s] (I)       Layer4  viaCost=100.00
[10/06 19:15:31   1418s] (I)       Layer5  viaCost=200.00
[10/06 19:15:31   1418s] (I)       Layer6  viaCost=300.00
[10/06 19:15:31   1418s] (I)       Layer7  viaCost=300.00
[10/06 19:15:31   1418s] (I)       Layer8  viaCost=300.00
[10/06 19:15:31   1418s] (I)       ---------------------Grid Graph Info--------------------
[10/06 19:15:31   1418s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 19:15:31   1418s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 19:15:31   1418s] (I)       Site Width          :   400  (dbu)
[10/06 19:15:31   1418s] (I)       Row Height          :  3420  (dbu)
[10/06 19:15:31   1418s] (I)       GCell Width         :  3420  (dbu)
[10/06 19:15:31   1418s] (I)       GCell Height        :  3420  (dbu)
[10/06 19:15:31   1418s] (I)       grid                :   578   412     9
[10/06 19:15:31   1418s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 19:15:31   1418s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 19:15:31   1418s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 19:15:31   1418s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 19:15:31   1418s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 19:15:31   1418s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 19:15:31   1418s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 19:15:31   1418s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 19:15:31   1418s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 19:15:31   1418s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 19:15:31   1418s] (I)       --------------------------------------------------------
[10/06 19:15:31   1418s] 
[10/06 19:15:31   1418s] [NR-eGR] ============ Routing rule table ============
[10/06 19:15:31   1418s] [NR-eGR] Rule id 0. Nets 73 
[10/06 19:15:31   1418s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[10/06 19:15:31   1418s] [NR-eGR] Pitch:  L1=720  L2=840  L3=840  L4=840  L5=840  L6=840  L7=840  L8=840  L9=840
[10/06 19:15:31   1418s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:15:31   1418s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:15:31   1418s] [NR-eGR] Rule id 1. Nets 0 
[10/06 19:15:31   1418s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 19:15:31   1418s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 19:15:31   1418s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:15:31   1418s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:15:31   1418s] [NR-eGR] Rule id 2. Nets 0 
[10/06 19:15:31   1418s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 19:15:31   1418s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 19:15:31   1418s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 19:15:31   1418s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:15:31   1418s] [NR-eGR] ========================================
[10/06 19:15:31   1418s] [NR-eGR] 
[10/06 19:15:31   1418s] (I)       After initializing earlyGlobalRoute syMemory usage = 2461.0 MB
[10/06 19:15:31   1418s] (I)       Loading and dumping file time : 0.25 seconds
[10/06 19:15:31   1418s] (I)       ============= Initialization =============
[10/06 19:15:31   1418s] [NR-eGR] numSplitNets=0 (0.00%),  numDemotedLocalNets=0  numSubNets=0  numEscapedPins=0  numNonEscapedPins=0
[10/06 19:15:31   1418s] (I)       totalPins=408  totalGlobalPin=407 (99.75%)
[10/06 19:15:31   1418s] (I)       total 2D Cap : 3012397 = (1590788 H, 1421609 V)
[10/06 19:15:31   1418s] [NR-eGR] Layer group 1: route 73 net(s) in layer range [5, 6]
[10/06 19:15:31   1418s] (I)       ============  Phase 1a Route ============
[10/06 19:15:31   1418s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=18
[10/06 19:15:31   1418s] (I)       Usage: 8685 = (4916 H, 3769 V) = (0.31% H, 0.27% V) = (8.406e+03um H, 6.445e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1b Route ============
[10/06 19:15:31   1418s] (I)       Phase 1b runs 0.01 seconds
[10/06 19:15:31   1418s] (I)       Usage: 8680 = (4930 H, 3750 V) = (0.31% H, 0.26% V) = (8.430e+03um H, 6.412e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.05% V. EstWL: 1.484280e+04um
[10/06 19:15:31   1418s] (I)       ============  Phase 1c Route ============
[10/06 19:15:31   1418s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:31   1418s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 8678 = (4926 H, 3752 V) = (0.31% H, 0.26% V) = (8.423e+03um H, 6.416e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1d Route ============
[10/06 19:15:31   1418s] (I)       Phase 1d runs 0.01 seconds
[10/06 19:15:31   1418s] (I)       Usage: 8802 = (4928 H, 3874 V) = (0.31% H, 0.27% V) = (8.427e+03um H, 6.625e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1e Route ============
[10/06 19:15:31   1418s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 8802 = (4928 H, 3874 V) = (0.31% H, 0.27% V) = (8.427e+03um H, 6.625e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.505142e+04um
[10/06 19:15:31   1418s] [NR-eGR] 
[10/06 19:15:31   1418s] (I)       ============  Phase 1f Route ============
[10/06 19:15:31   1418s] (I)       Phase 1f runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 8795 = (4912 H, 3883 V) = (0.31% H, 0.27% V) = (8.400e+03um H, 6.640e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1g Route ============
[10/06 19:15:31   1418s] (I)       Usage: 8698 = (4841 H, 3857 V) = (0.30% H, 0.27% V) = (8.278e+03um H, 6.595e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       numNets=73  numFullyRipUpNets=15  numPartialRipUpNets=15 
[10/06 19:15:31   1418s] [NR-eGR] Move 15 nets to layer range [5, 8]
[10/06 19:15:31   1418s] (I)       Phase 1l runs 0.01 seconds
[10/06 19:15:31   1418s] (I)       total 2D Cap : 6201747 = (2994984 H, 3206763 V)
[10/06 19:15:31   1418s] [NR-eGR] Layer group 2: route 15 net(s) in layer range [5, 8]
[10/06 19:15:31   1418s] (I)       ============  Phase 1a Route ============
[10/06 19:15:31   1418s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=11
[10/06 19:15:31   1418s] (I)       Usage: 11097 = (6063 H, 5034 V) = (0.20% H, 0.16% V) = (1.037e+04um H, 8.608e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1b Route ============
[10/06 19:15:31   1418s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 11097 = (6063 H, 5034 V) = (0.20% H, 0.16% V) = (1.037e+04um H, 8.608e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.924450e+03um
[10/06 19:15:31   1418s] (I)       ============  Phase 1c Route ============
[10/06 19:15:31   1418s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:31   1418s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 11097 = (6063 H, 5034 V) = (0.20% H, 0.16% V) = (1.037e+04um H, 8.608e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1d Route ============
[10/06 19:15:31   1418s] (I)       Phase 1d runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 11101 = (6065 H, 5036 V) = (0.20% H, 0.16% V) = (1.037e+04um H, 8.612e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1e Route ============
[10/06 19:15:31   1418s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 11101 = (6065 H, 5036 V) = (0.20% H, 0.16% V) = (1.037e+04um H, 8.612e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.931290e+03um
[10/06 19:15:31   1418s] [NR-eGR] 
[10/06 19:15:31   1418s] (I)       ============  Phase 1f Route ============
[10/06 19:15:31   1418s] (I)       Usage: 11101 = (6065 H, 5036 V) = (0.20% H, 0.16% V) = (1.037e+04um H, 8.612e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1g Route ============
[10/06 19:15:31   1418s] (I)       Usage: 11069 = (6037 H, 5032 V) = (0.20% H, 0.16% V) = (1.032e+04um H, 8.605e+03um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       numNets=15  numFullyRipUpNets=14  numPartialRipUpNets=14 
[10/06 19:15:31   1418s] [NR-eGR] Move 14 nets to layer range [5, 9]
[10/06 19:15:31   1418s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       total 2D Cap : 7207736 = (4000973 H, 3206763 V)
[10/06 19:15:31   1418s] [NR-eGR] Layer group 3: route 14 net(s) in layer range [5, 9]
[10/06 19:15:31   1418s] (I)       ============  Phase 1a Route ============
[10/06 19:15:31   1418s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=11
[10/06 19:15:31   1418s] (I)       Usage: 13356 = (7255 H, 6101 V) = (0.18% H, 0.19% V) = (1.241e+04um H, 1.043e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1b Route ============
[10/06 19:15:31   1418s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 13356 = (7255 H, 6101 V) = (0.18% H, 0.19% V) = (1.241e+04um H, 1.043e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.856050e+03um
[10/06 19:15:31   1418s] (I)       ============  Phase 1c Route ============
[10/06 19:15:31   1418s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:31   1418s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 13356 = (7255 H, 6101 V) = (0.18% H, 0.19% V) = (1.241e+04um H, 1.043e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1d Route ============
[10/06 19:15:31   1418s] (I)       Phase 1d runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 13360 = (7257 H, 6103 V) = (0.18% H, 0.19% V) = (1.241e+04um H, 1.044e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1e Route ============
[10/06 19:15:31   1418s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 13360 = (7257 H, 6103 V) = (0.18% H, 0.19% V) = (1.241e+04um H, 1.044e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 3.862890e+03um
[10/06 19:15:31   1418s] [NR-eGR] 
[10/06 19:15:31   1418s] (I)       ============  Phase 1f Route ============
[10/06 19:15:31   1418s] (I)       Usage: 13360 = (7257 H, 6103 V) = (0.18% H, 0.19% V) = (1.241e+04um H, 1.044e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1g Route ============
[10/06 19:15:31   1418s] (I)       Usage: 13328 = (7229 H, 6099 V) = (0.18% H, 0.19% V) = (1.236e+04um H, 1.043e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       numNets=14  numFullyRipUpNets=1  numPartialRipUpNets=7 
[10/06 19:15:31   1418s] [NR-eGR] Move 7 nets to layer range [3, 9]
[10/06 19:15:31   1418s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       total 2D Cap : 10237265 = (5594865 H, 4642400 V)
[10/06 19:15:31   1418s] [NR-eGR] Layer group 4: route 7 net(s) in layer range [3, 9]
[10/06 19:15:31   1418s] (I)       ============  Phase 1a Route ============
[10/06 19:15:31   1418s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=12
[10/06 19:15:31   1418s] (I)       Usage: 15481 = (8410 H, 7071 V) = (0.15% H, 0.15% V) = (1.438e+04um H, 1.209e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1b Route ============
[10/06 19:15:31   1418s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 15481 = (8410 H, 7071 V) = (0.15% H, 0.15% V) = (1.438e+04um H, 1.209e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.626910e+03um
[10/06 19:15:31   1418s] (I)       ============  Phase 1c Route ============
[10/06 19:15:31   1418s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:31   1418s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 15481 = (8410 H, 7071 V) = (0.15% H, 0.15% V) = (1.438e+04um H, 1.209e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1d Route ============
[10/06 19:15:31   1418s] (I)       Phase 1d runs 0.01 seconds
[10/06 19:15:31   1418s] (I)       Usage: 15480 = (8413 H, 7067 V) = (0.15% H, 0.15% V) = (1.439e+04um H, 1.208e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1e Route ============
[10/06 19:15:31   1418s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 15480 = (8413 H, 7067 V) = (0.15% H, 0.15% V) = (1.439e+04um H, 1.208e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.625200e+03um
[10/06 19:15:31   1418s] [NR-eGR] 
[10/06 19:15:31   1418s] (I)       ============  Phase 1f Route ============
[10/06 19:15:31   1418s] (I)       Phase 1f runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 15480 = (8413 H, 7067 V) = (0.15% H, 0.15% V) = (1.439e+04um H, 1.208e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1g Route ============
[10/06 19:15:31   1418s] (I)       Usage: 15433 = (8368 H, 7065 V) = (0.15% H, 0.15% V) = (1.431e+04um H, 1.208e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       numNets=7  numFullyRipUpNets=1  numPartialRipUpNets=6 
[10/06 19:15:31   1418s] [NR-eGR] Move 6 nets to layer range [2, 9]
[10/06 19:15:31   1418s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       total 2D Cap : 11639538 = (5594865 H, 6044673 V)
[10/06 19:15:31   1418s] [NR-eGR] Layer group 5: route 6 net(s) in layer range [2, 9]
[10/06 19:15:31   1418s] (I)       ============  Phase 1a Route ============
[10/06 19:15:31   1418s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=10
[10/06 19:15:31   1418s] (I)       Usage: 17219 = (9408 H, 7811 V) = (0.17% H, 0.13% V) = (1.609e+04um H, 1.336e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1b Route ============
[10/06 19:15:31   1418s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 17219 = (9408 H, 7811 V) = (0.17% H, 0.13% V) = (1.609e+04um H, 1.336e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.973690e+03um
[10/06 19:15:31   1418s] (I)       ============  Phase 1c Route ============
[10/06 19:15:31   1418s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:31   1418s] (I)       Phase 1c runs 0.01 seconds
[10/06 19:15:31   1418s] (I)       Usage: 17219 = (9408 H, 7811 V) = (0.17% H, 0.13% V) = (1.609e+04um H, 1.336e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1d Route ============
[10/06 19:15:31   1418s] (I)       Phase 1d runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 17219 = (9408 H, 7811 V) = (0.17% H, 0.13% V) = (1.609e+04um H, 1.336e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1e Route ============
[10/06 19:15:31   1418s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 17219 = (9408 H, 7811 V) = (0.17% H, 0.13% V) = (1.609e+04um H, 1.336e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.973690e+03um
[10/06 19:15:31   1418s] [NR-eGR] 
[10/06 19:15:31   1418s] (I)       ============  Phase 1f Route ============
[10/06 19:15:31   1418s] (I)       Phase 1f runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       Usage: 17219 = (9408 H, 7811 V) = (0.17% H, 0.13% V) = (1.609e+04um H, 1.336e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       ============  Phase 1g Route ============
[10/06 19:15:31   1418s] (I)       Usage: 17189 = (9378 H, 7811 V) = (0.17% H, 0.13% V) = (1.604e+04um H, 1.336e+04um V)
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:31   1418s] (I)       
[10/06 19:15:31   1418s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 19:15:31   1418s] [NR-eGR]                OverCon            
[10/06 19:15:31   1418s] [NR-eGR]                 #Gcell     %Gcell
[10/06 19:15:31   1418s] [NR-eGR] Layer              (0)    OverCon 
[10/06 19:15:31   1418s] [NR-eGR] ------------------------------------
[10/06 19:15:31   1418s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[10/06 19:15:31   1418s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[10/06 19:15:31   1418s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[10/06 19:15:31   1418s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[10/06 19:15:31   1418s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[10/06 19:15:31   1418s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[10/06 19:15:31   1418s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[10/06 19:15:31   1418s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[10/06 19:15:31   1418s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[10/06 19:15:31   1418s] [NR-eGR] ------------------------------------
[10/06 19:15:31   1418s] [NR-eGR] Total        0( 0.00%)   ( 0.00%) 
[10/06 19:15:31   1418s] [NR-eGR] 
[10/06 19:15:31   1418s] (I)       Total Global Routing Runtime: 0.19 seconds
[10/06 19:15:31   1418s] (I)       total 2D Cap : 11813634 = (5597008 H, 6216626 V)
[10/06 19:15:31   1418s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 19:15:31   1418s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 19:15:31   1418s] (I)       ============= track Assignment ============
[10/06 19:15:31   1418s] (I)       extract Global 3D Wires
[10/06 19:15:31   1418s] (I)       Extract Global WL : time=0.00
[10/06 19:15:31   1418s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 19:15:31   1418s] (I)       Initialization real time=0.00 seconds
[10/06 19:15:31   1418s] (I)       Run Multi-thread track assignment
[10/06 19:15:31   1418s] (I)       merging nets...
[10/06 19:15:31   1418s] (I)       merging nets done
[10/06 19:15:31   1418s] (I)       Kernel real time=0.01 seconds
[10/06 19:15:31   1418s] (I)       End Greedy Track Assignment
[10/06 19:15:31   1419s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:31   1419s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 146082
[10/06 19:15:31   1419s] [NR-eGR] Layer2(Metal2)(V) length: 1.977141e+05um, number of vias: 189557
[10/06 19:15:31   1419s] [NR-eGR] Layer3(Metal3)(H) length: 4.550097e+05um, number of vias: 100092
[10/06 19:15:31   1419s] [NR-eGR] Layer4(Metal4)(V) length: 3.397498e+05um, number of vias: 16055
[10/06 19:15:31   1419s] [NR-eGR] Layer5(Metal5)(H) length: 2.715298e+05um, number of vias: 3014
[10/06 19:15:31   1419s] [NR-eGR] Layer6(Metal6)(V) length: 4.406094e+04um, number of vias: 1247
[10/06 19:15:31   1419s] [NR-eGR] Layer7(Metal7)(H) length: 2.861688e+04um, number of vias: 1007
[10/06 19:15:31   1419s] [NR-eGR] Layer8(Metal8)(V) length: 5.845046e+04um, number of vias: 351
[10/06 19:15:31   1419s] [NR-eGR] Layer9(Metal9)(H) length: 1.808310e+04um, number of vias: 0
[10/06 19:15:31   1419s] [NR-eGR] Total length: 1.413215e+06um, number of vias: 457405
[10/06 19:15:31   1419s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:31   1419s] [NR-eGR] Total clock nets wire length: 1.427778e+04um 
[10/06 19:15:31   1419s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:31   1419s] [NR-eGR] Report for selected net(s) only.
[10/06 19:15:31   1419s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 406
[10/06 19:15:31   1419s] [NR-eGR] Layer2(Metal2)(V) length: 3.059000e+01um, number of vias: 407
[10/06 19:15:31   1419s] [NR-eGR] Layer3(Metal3)(H) length: 1.307005e+02um, number of vias: 384
[10/06 19:15:31   1419s] [NR-eGR] Layer4(Metal4)(V) length: 4.653100e+02um, number of vias: 386
[10/06 19:15:31   1419s] [NR-eGR] Layer5(Metal5)(H) length: 7.529240e+03um, number of vias: 360
[10/06 19:15:31   1419s] [NR-eGR] Layer6(Metal6)(V) length: 5.624949e+03um, number of vias: 10
[10/06 19:15:31   1419s] [NR-eGR] Layer7(Metal7)(H) length: 1.378000e+02um, number of vias: 4
[10/06 19:15:31   1419s] [NR-eGR] Layer8(Metal8)(V) length: 3.591950e+02um, number of vias: 0
[10/06 19:15:31   1419s] [NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[10/06 19:15:31   1419s] [NR-eGR] Total length: 1.427778e+04um, number of vias: 1957
[10/06 19:15:31   1419s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:31   1419s] [NR-eGR] Total routed clock nets wire length: 1.427778e+04um, number of vias: 1957
[10/06 19:15:31   1419s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:31   1419s] [NR-eGR] End Peak syMemory usage = 2379.1 MB
[10/06 19:15:31   1419s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.58 seconds
[10/06 19:15:31   1419s] (ccopt eGR): Start to route 262 leaf nets
[10/06 19:15:31   1419s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 19:15:31   1419s] [NR-eGR] Started earlyGlobalRoute kernel
[10/06 19:15:31   1419s] [NR-eGR] Initial Peak syMemory usage = 2379.1 MB
[10/06 19:15:31   1419s] (I)       Reading DB...
[10/06 19:15:31   1419s] (I)       before initializing RouteDB syMemory usage = 2418.6 MB
[10/06 19:15:31   1419s] (I)       congestionReportName   : 
[10/06 19:15:31   1419s] (I)       layerRangeFor2DCongestion : 
[10/06 19:15:31   1419s] (I)       buildTerm2TermWires    : 1
[10/06 19:15:31   1419s] (I)       doTrackAssignment      : 1
[10/06 19:15:31   1419s] (I)       dumpBookshelfFiles     : 0
[10/06 19:15:31   1419s] (I)       numThreads             : 2
[10/06 19:15:31   1419s] (I)       bufferingAwareRouting  : false
[10/06 19:15:31   1419s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 19:15:31   1419s] (I)       honorPin               : false
[10/06 19:15:31   1419s] (I)       honorPinGuide          : true
[10/06 19:15:31   1419s] (I)       honorPartition         : false
[10/06 19:15:31   1419s] (I)       allowPartitionCrossover: false
[10/06 19:15:31   1419s] (I)       honorSingleEntry       : true
[10/06 19:15:31   1419s] (I)       honorSingleEntryStrong : true
[10/06 19:15:31   1419s] (I)       handleViaSpacingRule   : false
[10/06 19:15:31   1419s] (I)       handleEolSpacingRule   : true
[10/06 19:15:31   1419s] (I)       PDConstraint           : none
[10/06 19:15:31   1419s] (I)       expBetterNDRHandling   : true
[10/06 19:15:31   1419s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 19:15:31   1419s] (I)       routingEffortLevel     : 10000
[10/06 19:15:31   1419s] (I)       effortLevel            : standard
[10/06 19:15:31   1419s] [NR-eGR] minRouteLayer          : 2
[10/06 19:15:31   1419s] [NR-eGR] maxRouteLayer          : 127
[10/06 19:15:31   1419s] (I)       relaxedTopLayerCeiling : 127
[10/06 19:15:31   1419s] (I)       relaxedBottomLayerFloor: 2
[10/06 19:15:31   1419s] (I)       numRowsPerGCell        : 1
[10/06 19:15:31   1419s] (I)       speedUpLargeDesign     : 0
[10/06 19:15:31   1419s] (I)       multiThreadingTA       : 1
[10/06 19:15:31   1419s] (I)       blkAwareLayerSwitching : 1
[10/06 19:15:31   1419s] (I)       optimizationMode       : false
[10/06 19:15:31   1419s] (I)       routeSecondPG          : false
[10/06 19:15:31   1419s] (I)       scenicRatioForLayerRelax: 1.25
[10/06 19:15:31   1419s] (I)       detourLimitForLayerRelax: 0.00
[10/06 19:15:31   1419s] (I)       punchThroughDistance   : 500.00
[10/06 19:15:31   1419s] (I)       scenicBound            : 3.00
[10/06 19:15:31   1419s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 19:15:31   1419s] (I)       source-to-sink ratio   : 0.30
[10/06 19:15:31   1419s] (I)       targetCongestionRatioH : 1.00
[10/06 19:15:31   1419s] (I)       targetCongestionRatioV : 1.00
[10/06 19:15:31   1419s] (I)       layerCongestionRatio   : 1.00
[10/06 19:15:31   1419s] (I)       m1CongestionRatio      : 0.10
[10/06 19:15:31   1419s] (I)       m2m3CongestionRatio    : 0.70
[10/06 19:15:31   1419s] (I)       localRouteEffort       : 1.00
[10/06 19:15:31   1419s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 19:15:31   1419s] (I)       supplyScaleFactorH     : 1.00
[10/06 19:15:31   1419s] (I)       supplyScaleFactorV     : 1.00
[10/06 19:15:31   1419s] (I)       highlight3DOverflowFactor: 0.00
[10/06 19:15:31   1419s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 19:15:31   1419s] (I)       routeVias              : 
[10/06 19:15:31   1419s] (I)       readTROption           : true
[10/06 19:15:31   1419s] (I)       extraSpacingFactor     : 1.00
[10/06 19:15:31   1419s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 19:15:31   1419s] (I)       routeSelectedNetsOnly  : true
[10/06 19:15:31   1419s] (I)       clkNetUseMaxDemand     : false
[10/06 19:15:31   1419s] (I)       extraDemandForClocks   : 0
[10/06 19:15:31   1419s] (I)       steinerRemoveLayers    : false
[10/06 19:15:31   1419s] (I)       demoteLayerScenicScale : 1.00
[10/06 19:15:31   1419s] (I)       nonpreferLayerCostScale : 100.00
[10/06 19:15:31   1419s] (I)       similarTopologyRoutingFast : false
[10/06 19:15:31   1419s] (I)       spanningTreeRefinement : true
[10/06 19:15:31   1419s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 19:15:31   1419s] (I)       starting read tracks
[10/06 19:15:31   1419s] (I)       build grid graph
[10/06 19:15:31   1419s] (I)       build grid graph start
[10/06 19:15:31   1419s] [NR-eGR] Layer1 has no routable track
[10/06 19:15:31   1419s] [NR-eGR] Layer2 has single uniform track structure
[10/06 19:15:31   1419s] [NR-eGR] Layer3 has single uniform track structure
[10/06 19:15:31   1419s] [NR-eGR] Layer4 has single uniform track structure
[10/06 19:15:31   1419s] [NR-eGR] Layer5 has single uniform track structure
[10/06 19:15:31   1419s] [NR-eGR] Layer6 has single uniform track structure
[10/06 19:15:31   1419s] [NR-eGR] Layer7 has single uniform track structure
[10/06 19:15:31   1419s] [NR-eGR] Layer8 has single uniform track structure
[10/06 19:15:31   1419s] [NR-eGR] Layer9 has single uniform track structure
[10/06 19:15:31   1419s] (I)       build grid graph end
[10/06 19:15:31   1419s] (I)       numViaLayers=9
[10/06 19:15:31   1419s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 19:15:31   1419s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 19:15:31   1419s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 19:15:31   1419s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 19:15:31   1419s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 19:15:31   1419s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 19:15:31   1419s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 19:15:31   1419s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 19:15:31   1419s] (I)       end build via table
[10/06 19:15:31   1419s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 19:15:31   1419s] [NR-eGR] numPreroutedNet = 73  numPreroutedWires = 2129
[10/06 19:15:31   1419s] (I)       readDataFromPlaceDB
[10/06 19:15:31   1419s] (I)       Read net information..
[10/06 19:15:31   1419s] [NR-eGR] Read numTotalNets=36632  numIgnoredNets=36370
[10/06 19:15:31   1419s] (I)       Read testcase time = 0.000 seconds
[10/06 19:15:31   1419s] 
[10/06 19:15:31   1419s] (I)       read default dcut vias
[10/06 19:15:31   1419s] (I)       Reading via VIA12_2C_HS for layer: 0 
[10/06 19:15:31   1419s] (I)       Reading via VIA23_2C_N for layer: 1 
[10/06 19:15:31   1419s] (I)       Reading via VIA34_2C_W for layer: 2 
[10/06 19:15:31   1419s] (I)       Reading via VIA45_2ST_N for layer: 3 
[10/06 19:15:31   1419s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 19:15:31   1419s] (I)       Reading via VIA6_0_X2V_HV for layer: 5 
[10/06 19:15:31   1419s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 19:15:31   1419s] (I)       Reading via VIA8_0_X2N_VH for layer: 7 
[10/06 19:15:31   1419s] (I)       build grid graph start
[10/06 19:15:31   1419s] (I)       build grid graph end
[10/06 19:15:31   1419s] (I)       Model blockage into capacity
[10/06 19:15:31   1419s] (I)       Read numBlocks=28739  numPreroutedWires=2129  numCapScreens=0
[10/06 19:15:31   1419s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 19:15:31   1419s] (I)       blocked area on Layer2 : 776255366400  (27.84%)
[10/06 19:15:31   1419s] (I)       blocked area on Layer3 : 763689800400  (27.39%)
[10/06 19:15:31   1419s] (I)       blocked area on Layer4 : 732019030800  (26.26%)
[10/06 19:15:31   1419s] (I)       blocked area on Layer5 : 763474617600  (27.39%)
[10/06 19:15:31   1419s] (I)       blocked area on Layer6 : 732019030800  (26.26%)
[10/06 19:15:31   1419s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 19:15:31   1419s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 19:15:31   1419s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 19:15:31   1419s] (I)       Modeling time = 0.090 seconds
[10/06 19:15:31   1419s] 
[10/06 19:15:31   1419s] (I)       Moved 6 terms for better access 
[10/06 19:15:31   1419s] (I)       Number of ignored nets = 73
[10/06 19:15:31   1419s] (I)       Number of fixed nets = 73.  Ignored: Yes
[10/06 19:15:31   1419s] (I)       Number of clock nets = 335.  Ignored: No
[10/06 19:15:31   1419s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 19:15:31   1419s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 19:15:31   1419s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 19:15:31   1419s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 19:15:31   1419s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 19:15:31   1419s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 19:15:31   1419s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 19:15:31   1419s] [NR-eGR] There are 262 clock nets ( 262 with NDR ).
[10/06 19:15:31   1419s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2418.6 MB
[10/06 19:15:31   1419s] (I)       Ndr track 0 does not exist
[10/06 19:15:31   1419s] (I)       Ndr track 0 does not exist
[10/06 19:15:31   1419s] (I)       Ndr track 0 does not exist
[10/06 19:15:31   1419s] (I)       Layer1  viaCost=200.00
[10/06 19:15:31   1419s] (I)       Layer2  viaCost=200.00
[10/06 19:15:31   1419s] (I)       Layer3  viaCost=100.00
[10/06 19:15:31   1419s] (I)       Layer4  viaCost=100.00
[10/06 19:15:31   1419s] (I)       Layer5  viaCost=200.00
[10/06 19:15:31   1419s] (I)       Layer6  viaCost=300.00
[10/06 19:15:31   1419s] (I)       Layer7  viaCost=300.00
[10/06 19:15:31   1419s] (I)       Layer8  viaCost=300.00
[10/06 19:15:31   1419s] (I)       ---------------------Grid Graph Info--------------------
[10/06 19:15:31   1419s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 19:15:31   1419s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 19:15:31   1419s] (I)       Site Width          :   400  (dbu)
[10/06 19:15:31   1419s] (I)       Row Height          :  3420  (dbu)
[10/06 19:15:31   1419s] (I)       GCell Width         :  3420  (dbu)
[10/06 19:15:31   1419s] (I)       GCell Height        :  3420  (dbu)
[10/06 19:15:31   1419s] (I)       grid                :   578   412     9
[10/06 19:15:31   1419s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 19:15:31   1419s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 19:15:31   1419s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 19:15:31   1419s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 19:15:31   1419s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 19:15:31   1419s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 19:15:31   1419s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 19:15:31   1419s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 19:15:31   1419s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 19:15:31   1419s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 19:15:31   1419s] (I)       --------------------------------------------------------
[10/06 19:15:31   1419s] 
[10/06 19:15:31   1419s] [NR-eGR] ============ Routing rule table ============
[10/06 19:15:31   1419s] [NR-eGR] Rule id 0. Nets 262 
[10/06 19:15:31   1419s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[10/06 19:15:31   1419s] [NR-eGR] Pitch:  L1=720  L2=840  L3=840  L4=840  L5=840  L6=840  L7=840  L8=840  L9=840
[10/06 19:15:31   1419s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:15:31   1419s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:15:31   1419s] [NR-eGR] Rule id 1. Nets 0 
[10/06 19:15:31   1419s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 19:15:31   1419s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 19:15:31   1419s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:15:31   1419s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:15:31   1419s] [NR-eGR] Rule id 2. Nets 0 
[10/06 19:15:31   1419s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 19:15:31   1419s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 19:15:31   1419s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 19:15:31   1419s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:15:31   1419s] [NR-eGR] ========================================
[10/06 19:15:31   1419s] [NR-eGR] 
[10/06 19:15:31   1419s] (I)       After initializing earlyGlobalRoute syMemory usage = 2428.1 MB
[10/06 19:15:31   1419s] (I)       Loading and dumping file time : 0.26 seconds
[10/06 19:15:31   1419s] (I)       ============= Initialization =============
[10/06 19:15:31   1419s] [NR-eGR] numSplitNets=2 (0.76%),  numDemotedLocalNets=0  numSubNets=2  numEscapedPins=2  numNonEscapedPins=0
[10/06 19:15:31   1419s] (I)       totalPins=11803  totalGlobalPin=11797 (99.95%)
[10/06 19:15:31   1419s] (I)       total 2D Cap : 3012397 = (1590788 H, 1421609 V)
[10/06 19:15:31   1419s] [NR-eGR] Layer group 1: route 262 net(s) in layer range [5, 6]
[10/06 19:15:31   1419s] (I)       ============  Phase 1a Route ============
[10/06 19:15:31   1419s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:31   1419s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=380
[10/06 19:15:31   1419s] (I)       Usage: 33496 = (16857 H, 16639 V) = (1.06% H, 1.17% V) = (2.883e+04um H, 2.845e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] (I)       ============  Phase 1b Route ============
[10/06 19:15:31   1419s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:31   1419s] (I)       Usage: 33488 = (16853 H, 16635 V) = (1.06% H, 1.17% V) = (2.882e+04um H, 2.845e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 5.726448e+04um
[10/06 19:15:31   1419s] (I)       ============  Phase 1c Route ============
[10/06 19:15:31   1419s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:31   1419s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:31   1419s] (I)       Usage: 33488 = (16853 H, 16635 V) = (1.06% H, 1.17% V) = (2.882e+04um H, 2.845e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] (I)       ============  Phase 1d Route ============
[10/06 19:15:31   1419s] (I)       Phase 1d runs 0.02 seconds
[10/06 19:15:31   1419s] (I)       Usage: 33788 = (17172 H, 16616 V) = (1.08% H, 1.17% V) = (2.936e+04um H, 2.841e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] (I)       ============  Phase 1e Route ============
[10/06 19:15:31   1419s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:31   1419s] (I)       Usage: 33788 = (17172 H, 16616 V) = (1.08% H, 1.17% V) = (2.936e+04um H, 2.841e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.777748e+04um
[10/06 19:15:31   1419s] [NR-eGR] 
[10/06 19:15:31   1419s] (I)       ============  Phase 1f Route ============
[10/06 19:15:31   1419s] (I)       Phase 1f runs 0.00 seconds
[10/06 19:15:31   1419s] (I)       Usage: 33783 = (17169 H, 16614 V) = (1.08% H, 1.17% V) = (2.936e+04um H, 2.841e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] (I)       ============  Phase 1g Route ============
[10/06 19:15:31   1419s] (I)       Usage: 33434 = (17016 H, 16418 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.807e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] (I)       numNets=262  numFullyRipUpNets=199  numPartialRipUpNets=199 
[10/06 19:15:31   1419s] [NR-eGR] Move 199 nets to layer range [5, 8]
[10/06 19:15:31   1419s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:31   1419s] (I)       total 2D Cap : 3012444 = (1590788 H, 1421656 V)
[10/06 19:15:31   1419s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [4, 5]
[10/06 19:15:31   1419s] (I)       ============  Phase 1a Route ============
[10/06 19:15:31   1419s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:31   1419s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/06 19:15:31   1419s] (I)       Usage: 33436 = (17016 H, 16420 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.808e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] (I)       ============  Phase 1b Route ============
[10/06 19:15:31   1419s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:31   1419s] (I)       Usage: 33436 = (17016 H, 16420 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.808e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.308786e+19um
[10/06 19:15:31   1419s] (I)       ============  Phase 1c Route ============
[10/06 19:15:31   1419s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:31   1419s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:31   1419s] (I)       Usage: 33436 = (17016 H, 16420 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.808e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] (I)       ============  Phase 1d Route ============
[10/06 19:15:31   1419s] (I)       Phase 1d runs 0.00 seconds
[10/06 19:15:31   1419s] (I)       Usage: 33440 = (17020 H, 16420 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.808e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] (I)       ============  Phase 1e Route ============
[10/06 19:15:31   1419s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:31   1419s] (I)       Usage: 33440 = (17020 H, 16420 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.808e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.308786e+19um
[10/06 19:15:31   1419s] [NR-eGR] 
[10/06 19:15:31   1419s] (I)       ============  Phase 1f Route ============
[10/06 19:15:31   1419s] (I)       Phase 1f runs 0.00 seconds
[10/06 19:15:31   1419s] (I)       Usage: 33436 = (17016 H, 16420 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.808e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] (I)       ============  Phase 1g Route ============
[10/06 19:15:31   1419s] (I)       Usage: 33436 = (17016 H, 16420 V) = (1.07% H, 1.15% V) = (2.910e+04um H, 2.808e+04um V)
[10/06 19:15:31   1419s] (I)       
[10/06 19:15:31   1419s] (I)       numNets=2  numFullyRipUpNets=0  numPartialRipUpNets=0 
[10/06 19:15:31   1419s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       total 2D Cap : 6201747 = (2994984 H, 3206763 V)
[10/06 19:15:32   1419s] [NR-eGR] Layer group 3: route 199 net(s) in layer range [5, 8]
[10/06 19:15:32   1419s] (I)       ============  Phase 1a Route ============
[10/06 19:15:32   1419s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=380
[10/06 19:15:32   1419s] (I)       Usage: 60277 = (30619 H, 29658 V) = (1.02% H, 0.92% V) = (5.236e+04um H, 5.072e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1b Route ============
[10/06 19:15:32   1419s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 60269 = (30615 H, 29654 V) = (1.02% H, 0.92% V) = (5.235e+04um H, 5.071e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.587759e+04um
[10/06 19:15:32   1419s] (I)       ============  Phase 1c Route ============
[10/06 19:15:32   1419s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:32   1419s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 60269 = (30615 H, 29654 V) = (1.02% H, 0.92% V) = (5.235e+04um H, 5.071e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1d Route ============
[10/06 19:15:32   1419s] (I)       Phase 1d runs 0.01 seconds
[10/06 19:15:32   1419s] (I)       Usage: 60433 = (30790 H, 29643 V) = (1.03% H, 0.92% V) = (5.265e+04um H, 5.069e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1e Route ============
[10/06 19:15:32   1419s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 60433 = (30790 H, 29643 V) = (1.03% H, 0.92% V) = (5.265e+04um H, 5.069e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.615803e+04um
[10/06 19:15:32   1419s] [NR-eGR] 
[10/06 19:15:32   1419s] (I)       ============  Phase 1f Route ============
[10/06 19:15:32   1419s] (I)       Phase 1f runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 60435 = (30792 H, 29643 V) = (1.03% H, 0.92% V) = (5.265e+04um H, 5.069e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1g Route ============
[10/06 19:15:32   1419s] (I)       Usage: 60171 = (30606 H, 29565 V) = (1.02% H, 0.92% V) = (5.234e+04um H, 5.056e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       numNets=199  numFullyRipUpNets=196  numPartialRipUpNets=196 
[10/06 19:15:32   1419s] [NR-eGR] Move 196 nets to layer range [5, 9]
[10/06 19:15:32   1419s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       total 2D Cap : 7207736 = (4000973 H, 3206763 V)
[10/06 19:15:32   1419s] [NR-eGR] Layer group 4: route 196 net(s) in layer range [5, 9]
[10/06 19:15:32   1419s] (I)       ============  Phase 1a Route ============
[10/06 19:15:32   1419s] (I)       Phase 1a runs 0.01 seconds
[10/06 19:15:32   1419s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=379
[10/06 19:15:32   1419s] (I)       Usage: 86692 = (44065 H, 42627 V) = (1.10% H, 1.33% V) = (7.535e+04um H, 7.289e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1b Route ============
[10/06 19:15:32   1419s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 86684 = (44061 H, 42623 V) = (1.10% H, 1.33% V) = (7.534e+04um H, 7.289e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.488921e+04um
[10/06 19:15:32   1419s] (I)       ============  Phase 1c Route ============
[10/06 19:15:32   1419s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:32   1419s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 86684 = (44061 H, 42623 V) = (1.10% H, 1.33% V) = (7.534e+04um H, 7.289e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1d Route ============
[10/06 19:15:32   1419s] (I)       Phase 1d runs 0.01 seconds
[10/06 19:15:32   1419s] (I)       Usage: 86849 = (44244 H, 42605 V) = (1.11% H, 1.33% V) = (7.566e+04um H, 7.285e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1e Route ============
[10/06 19:15:32   1419s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 86849 = (44244 H, 42605 V) = (1.11% H, 1.33% V) = (7.566e+04um H, 7.285e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.517136e+04um
[10/06 19:15:32   1419s] [NR-eGR] 
[10/06 19:15:32   1419s] (I)       ============  Phase 1f Route ============
[10/06 19:15:32   1419s] (I)       Phase 1f runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 86849 = (44244 H, 42605 V) = (1.11% H, 1.33% V) = (7.566e+04um H, 7.285e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1g Route ============
[10/06 19:15:32   1419s] (I)       Usage: 86571 = (44149 H, 42422 V) = (1.10% H, 1.32% V) = (7.549e+04um H, 7.254e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       numNets=196  numFullyRipUpNets=0  numPartialRipUpNets=92 
[10/06 19:15:32   1419s] [NR-eGR] Move 92 nets to layer range [3, 9]
[10/06 19:15:32   1419s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       total 2D Cap : 10237265 = (5594865 H, 4642400 V)
[10/06 19:15:32   1419s] [NR-eGR] Layer group 5: route 92 net(s) in layer range [3, 9]
[10/06 19:15:32   1419s] (I)       ============  Phase 1a Route ============
[10/06 19:15:32   1419s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=432
[10/06 19:15:32   1419s] (I)       Usage: 110768 = (56697 H, 54071 V) = (1.01% H, 1.16% V) = (9.695e+04um H, 9.246e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1b Route ============
[10/06 19:15:32   1419s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 110768 = (56697 H, 54071 V) = (1.01% H, 1.16% V) = (9.695e+04um H, 9.246e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.090149e+04um
[10/06 19:15:32   1419s] (I)       ============  Phase 1c Route ============
[10/06 19:15:32   1419s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:32   1419s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 110768 = (56697 H, 54071 V) = (1.01% H, 1.16% V) = (9.695e+04um H, 9.246e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1d Route ============
[10/06 19:15:32   1419s] (I)       Phase 1d runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 111281 = (57323 H, 53958 V) = (1.02% H, 1.16% V) = (9.802e+04um H, 9.227e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1e Route ============
[10/06 19:15:32   1419s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 111281 = (57323 H, 53958 V) = (1.02% H, 1.16% V) = (9.802e+04um H, 9.227e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] [NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.177872e+04um
[10/06 19:15:32   1419s] [NR-eGR] 
[10/06 19:15:32   1419s] (I)       ============  Phase 1f Route ============
[10/06 19:15:32   1419s] (I)       Phase 1f runs 0.01 seconds
[10/06 19:15:32   1419s] (I)       Usage: 111295 = (57339 H, 53956 V) = (1.02% H, 1.16% V) = (9.805e+04um H, 9.226e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1g Route ============
[10/06 19:15:32   1419s] (I)       Usage: 110653 = (56772 H, 53881 V) = (1.01% H, 1.16% V) = (9.708e+04um H, 9.214e+04um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       numNets=92  numFullyRipUpNets=0  numPartialRipUpNets=76 
[10/06 19:15:32   1419s] [NR-eGR] Move 76 nets to layer range [2, 9]
[10/06 19:15:32   1419s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       total 2D Cap : 11639540 = (5594865 H, 6044675 V)
[10/06 19:15:32   1419s] [NR-eGR] Layer group 6: route 76 net(s) in layer range [2, 9]
[10/06 19:15:32   1419s] (I)       ============  Phase 1a Route ============
[10/06 19:15:32   1419s] (I)       Phase 1a runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=378
[10/06 19:15:32   1419s] (I)       Usage: 130801 = (67284 H, 63517 V) = (1.20% H, 1.05% V) = (1.151e+05um H, 1.086e+05um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1b Route ============
[10/06 19:15:32   1419s] (I)       Phase 1b runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 130801 = (67284 H, 63517 V) = (1.20% H, 1.05% V) = (1.151e+05um H, 1.086e+05um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 3.337920e+04um
[10/06 19:15:32   1419s] (I)       ============  Phase 1c Route ============
[10/06 19:15:32   1419s] (I)       Level2 Grid: 116 x 83
[10/06 19:15:32   1419s] (I)       Phase 1c runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 130801 = (67284 H, 63517 V) = (1.20% H, 1.05% V) = (1.151e+05um H, 1.086e+05um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1d Route ============
[10/06 19:15:32   1419s] (I)       Phase 1d runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 131318 = (67903 H, 63415 V) = (1.21% H, 1.05% V) = (1.161e+05um H, 1.084e+05um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1e Route ============
[10/06 19:15:32   1419s] (I)       Phase 1e runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       Usage: 131318 = (67903 H, 63415 V) = (1.21% H, 1.05% V) = (1.161e+05um H, 1.084e+05um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] [NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 3.426327e+04um
[10/06 19:15:32   1419s] [NR-eGR] 
[10/06 19:15:32   1419s] (I)       ============  Phase 1f Route ============
[10/06 19:15:32   1419s] (I)       Phase 1f runs 0.01 seconds
[10/06 19:15:32   1419s] (I)       Usage: 131319 = (67904 H, 63415 V) = (1.21% H, 1.05% V) = (1.161e+05um H, 1.084e+05um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       ============  Phase 1g Route ============
[10/06 19:15:32   1419s] (I)       Usage: 130701 = (67350 H, 63351 V) = (1.20% H, 1.05% V) = (1.152e+05um H, 1.083e+05um V)
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] (I)       Phase 1l runs 0.00 seconds
[10/06 19:15:32   1419s] (I)       
[10/06 19:15:32   1419s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 19:15:32   1419s] [NR-eGR]                OverCon         OverCon         OverCon            
[10/06 19:15:32   1419s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[10/06 19:15:32   1419s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[10/06 19:15:32   1419s] [NR-eGR] ------------------------------------------------------------------
[10/06 19:15:32   1419s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:32   1419s] [NR-eGR] Layer2       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:32   1419s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:32   1419s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:32   1419s] [NR-eGR] Layer5       4( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:32   1419s] [NR-eGR] Layer6       6( 0.00%)       1( 0.00%)       2( 0.00%)   ( 0.00%) 
[10/06 19:15:32   1419s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:32   1419s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:32   1419s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:15:32   1419s] [NR-eGR] ------------------------------------------------------------------
[10/06 19:15:32   1419s] [NR-eGR] Total       10( 0.00%)       1( 0.00%)       2( 0.00%)   ( 0.00%) 
[10/06 19:15:32   1419s] [NR-eGR] 
[10/06 19:15:32   1419s] (I)       Total Global Routing Runtime: 0.42 seconds
[10/06 19:15:32   1419s] (I)       total 2D Cap : 11813636 = (5597008 H, 6216628 V)
[10/06 19:15:32   1419s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 19:15:32   1419s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 19:15:32   1419s] (I)       ============= track Assignment ============
[10/06 19:15:32   1419s] (I)       extract Global 3D Wires
[10/06 19:15:32   1419s] (I)       Extract Global WL : time=0.01
[10/06 19:15:32   1419s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 19:15:32   1419s] (I)       Initialization real time=0.00 seconds
[10/06 19:15:32   1419s] (I)       Run Multi-thread track assignment
[10/06 19:15:32   1419s] (I)       merging nets...
[10/06 19:15:32   1419s] (I)       merging nets done
[10/06 19:15:32   1419s] (I)       Kernel real time=0.04 seconds
[10/06 19:15:32   1419s] (I)       End Greedy Track Assignment
[10/06 19:15:32   1419s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:32   1419s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 157875
[10/06 19:15:32   1419s] [NR-eGR] Layer2(Metal2)(V) length: 2.046070e+05um, number of vias: 202452
[10/06 19:15:32   1419s] [NR-eGR] Layer3(Metal3)(H) length: 4.657494e+05um, number of vias: 109230
[10/06 19:15:32   1419s] [NR-eGR] Layer4(Metal4)(V) length: 3.473688e+05um, number of vias: 22833
[10/06 19:15:32   1419s] [NR-eGR] Layer5(Metal5)(H) length: 2.909338e+05um, number of vias: 8570
[10/06 19:15:32   1419s] [NR-eGR] Layer6(Metal6)(V) length: 5.816670e+04um, number of vias: 1281
[10/06 19:15:32   1419s] [NR-eGR] Layer7(Metal7)(H) length: 2.868148e+04um, number of vias: 1009
[10/06 19:15:32   1419s] [NR-eGR] Layer8(Metal8)(V) length: 5.857995e+04um, number of vias: 351
[10/06 19:15:32   1419s] [NR-eGR] Layer9(Metal9)(H) length: 1.808310e+04um, number of vias: 0
[10/06 19:15:32   1419s] [NR-eGR] Total length: 1.472170e+06um, number of vias: 503601
[10/06 19:15:32   1419s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:32   1419s] [NR-eGR] Total clock nets wire length: 5.895539e+04um 
[10/06 19:15:32   1419s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:32   1419s] [NR-eGR] Report for selected net(s) only.
[10/06 19:15:32   1419s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 11793
[10/06 19:15:32   1419s] [NR-eGR] Layer2(Metal2)(V) length: 6.892860e+03um, number of vias: 12895
[10/06 19:15:32   1419s] [NR-eGR] Layer3(Metal3)(H) length: 1.073965e+04um, number of vias: 9138
[10/06 19:15:32   1419s] [NR-eGR] Layer4(Metal4)(V) length: 7.618972e+03um, number of vias: 6778
[10/06 19:15:32   1419s] [NR-eGR] Layer5(Metal5)(H) length: 1.940406e+04um, number of vias: 5556
[10/06 19:15:32   1419s] [NR-eGR] Layer6(Metal6)(V) length: 1.410577e+04um, number of vias: 34
[10/06 19:15:32   1419s] [NR-eGR] Layer7(Metal7)(H) length: 6.460000e+01um, number of vias: 2
[10/06 19:15:32   1419s] [NR-eGR] Layer8(Metal8)(V) length: 1.294850e+02um, number of vias: 0
[10/06 19:15:32   1419s] [NR-eGR] Layer9(Metal9)(H) length: 0.000000e+00um, number of vias: 0
[10/06 19:15:32   1419s] [NR-eGR] Total length: 5.895539e+04um, number of vias: 46196
[10/06 19:15:32   1419s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:32   1419s] [NR-eGR] Total routed clock nets wire length: 5.895539e+04um, number of vias: 46196
[10/06 19:15:32   1419s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:15:32   1420s] [NR-eGR] End Peak syMemory usage = 2379.1 MB
[10/06 19:15:32   1420s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.94 seconds
[10/06 19:15:32   1420s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_27638_vlsicadclient05_cad5_3D69GH/.rgfNIzmeO
[10/06 19:15:32   1420s]       Early Global Route - eGR->NR step done. (took cpu=0:00:01.6 real=0:00:01.5)
[10/06 19:15:32   1420s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:15:32   1420s] UM:                                                                   Early Global Route - eGR->NR step
[10/06 19:15:32   1420s]     Routing using eGR in eGR->NR Step done.
[10/06 19:15:32   1420s]     Routing using NR in eGR->NR Step...
[10/06 19:15:32   1420s] 
[10/06 19:15:32   1420s] CCOPT: Preparing to route 335 clock nets with NanoRoute.
[10/06 19:15:32   1420s]   0 nets are default rule and 335 are 2w2s.
[10/06 19:15:32   1420s]   Removed pre-existing routes for 335 nets.
[10/06 19:15:32   1420s]   Preferred NanoRoute mode settings: Current
[10/06 19:15:32   1420s] -droutePostRouteSpreadWire auto
[10/06 19:15:32   1420s] -droutePostRouteWidenWireRule ""
[10/06 19:15:32   1420s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:15:32   1420s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[10/06 19:15:32   1420s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[10/06 19:15:32   1420s]       Clock detailed routing...
[10/06 19:15:32   1420s]         NanoRoute...
[10/06 19:15:32   1420s] % Begin globalDetailRoute (date=10/06 19:15:32, mem=1955.8M)
[10/06 19:15:32   1420s] 
[10/06 19:15:32   1420s] globalDetailRoute
[10/06 19:15:32   1420s] 
[10/06 19:15:32   1420s] #setNanoRouteMode -drouteAutoStop false
[10/06 19:15:32   1420s] #setNanoRouteMode -drouteEndIteration 20
[10/06 19:15:32   1420s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[10/06 19:15:32   1420s] #setNanoRouteMode -droutePostRouteWidenWireRule "VLMDefaultSetup"
[10/06 19:15:32   1420s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[10/06 19:15:32   1420s] #setNanoRouteMode -routeSelectedNetOnly true
[10/06 19:15:32   1420s] #setNanoRouteMode -routeWithEco true
[10/06 19:15:32   1420s] #setNanoRouteMode -routeWithSiDriven false
[10/06 19:15:32   1420s] #setNanoRouteMode -routeWithTimingDriven false
[10/06 19:15:32   1420s] #Start globalDetailRoute on Wed Oct  6 19:15:32 2021
[10/06 19:15:32   1420s] #
[10/06 19:15:32   1420s] ### info: trigger incremental rule import ( 1 new NDR ).
[10/06 19:15:32   1420s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[10/06 19:15:32   1420s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[10/06 19:15:32   1420s] ### Net info: total nets: 51006
[10/06 19:15:32   1420s] ### Net info: dirty nets: 335
[10/06 19:15:32   1420s] ### Net info: marked as disconnected nets: 0
[10/06 19:15:33   1420s] ### Net info: fully routed nets: 0
[10/06 19:15:33   1420s] ### Net info: trivial (single pin) nets: 0
[10/06 19:15:33   1420s] ### Net info: unrouted nets: 51006
[10/06 19:15:33   1420s] ### Net info: re-extraction nets: 0
[10/06 19:15:33   1420s] ### Net info: selected nets: 335
[10/06 19:15:33   1420s] ### Net info: ignored nets: 0
[10/06 19:15:33   1420s] ### Net info: skip routing nets: 0
[10/06 19:15:33   1420s] ### import route signature (0) = 1357694709
[10/06 19:15:33   1420s] ### import violation signature (0) = 1905142130
[10/06 19:15:33   1420s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal3. This will cause routability problems for NanoRoute.
[10/06 19:15:33   1420s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER Metal5. This will cause routability problems for NanoRoute.
[10/06 19:15:33   1420s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[10/06 19:15:33   1420s] #RTESIG:78da8dd2414fc320140770cf7e8a17b6434ddcca8352c6d5cca8893a33755752276d9ab0
[10/06 19:15:33   1420s] #       d214ba443fbd683c2e659c48de8f17de1f66f3dded1608ca25b285a74a6884e72d4a44ca
[10/06 19:15:33   1420s] #       16a890e728752cbddf90cbd97cf3f28628a0aeac37907d3867af61f466006f4268bbe6ea
[10/06 19:15:33   1420s] #       df28018c42d676c13466386958c1210ce3541b2e1990e07a675df34520f36188c593b410
[10/06 19:15:33   1420s] #       320e9130656cb77b7c5a9bba1a6d783561eca74f941293b3ca154bcda12405c69605fd5d
[10/06 19:15:33   1420s] #       90d5d655e1746e14593a5ccae9394801c9c3a1cfdbae73c7d1eb600ebd66b2e42b7db4be
[10/06 19:15:33   1420s] #       dd579f7bdb9a2e50a1e35e68be2ed5dd7dbe1c9afaf9e1fb6036d3d960fc2140feee9182
[10/06 19:15:33   1420s] #       3145726429a5ca548ec8a94c9a8225ff150acace30226db048bf84c0f21c24a7d0c50f13
[10/06 19:15:33   1420s] #       f01f37
[10/06 19:15:33   1420s] #
[10/06 19:15:33   1420s] #RTESIG:78da8dd2414fc320140770cf7e8a17b6434ddcca8352c6d5cca8893a33755752276d9ab0
[10/06 19:15:33   1420s] #       d214ba443fbd683c2e659c48de8f17de1f66f3dded1608ca25b285a74a6884e72d4a44ca
[10/06 19:15:33   1420s] #       16a890e728752cbddf90cbd97cf3f28628a0aeac37907d3867af61f466006f4268bbe6ea
[10/06 19:15:33   1420s] #       df28018c42d676c13466386958c1210ce3541b2e1990e07a675df34520f36188c593b410
[10/06 19:15:33   1420s] #       320e9130656cb77b7c5a9bba1a6d783561eca74f941293b3ca154bcda12405c69605fd5d
[10/06 19:15:33   1420s] #       90d5d655e1746e14593a5ccae9394801c9c3a1cfdbae73c7d1eb600ebd66b2e42b7db4be
[10/06 19:15:33   1420s] #       dd579f7bdb9a2e50a1e35e68be2ed5dd7dbe1c9afaf9e1fb6036d3d960fc2140feee9182
[10/06 19:15:33   1420s] #       3145726429a5ca548ec8a94c9a8225ff150acace30226db048bf84c0f21c24a7d0c50f13
[10/06 19:15:33   1420s] #       f01f37
[10/06 19:15:33   1420s] #
[10/06 19:15:33   1420s] #Using multithreading with 2 threads.
[10/06 19:15:33   1420s] #Start routing data preparation on Wed Oct  6 19:15:33 2021
[10/06 19:15:33   1420s] #
[10/06 19:15:33   1420s] #WARNING (NRDB-812) Cuts within VIA VIA12_4C violate adjacent cut spacing rule.
[10/06 19:15:33   1420s] #WARNING (NRDB-812) Cuts within VIA VIA23_4C violate adjacent cut spacing rule.
[10/06 19:15:33   1420s] #WARNING (NRDB-812) Cuts within VIA VIA34_4C violate adjacent cut spacing rule.
[10/06 19:15:33   1420s] #WARNING (NRDB-812) Cuts within VIA VIA45_4C violate adjacent cut spacing rule.
[10/06 19:15:33   1420s] #Minimum voltage of a net in the design = 0.000.
[10/06 19:15:33   1420s] #Maximum voltage of a net in the design = 1.320.
[10/06 19:15:33   1420s] #Voltage range [0.000 - 0.000] has 11977 nets.
[10/06 19:15:33   1420s] #Voltage range [1.080 - 1.320] has 15 nets.
[10/06 19:15:33   1420s] #Voltage range [0.000 - 1.320] has 39014 nets.
[10/06 19:15:35   1424s] # Metal1       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1250
[10/06 19:15:35   1424s] # Metal2       V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1400
[10/06 19:15:35   1424s] # Metal3       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[10/06 19:15:35   1424s] # Metal4       V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1400
[10/06 19:15:35   1424s] # Metal5       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[10/06 19:15:35   1424s] # Metal6       V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1700
[10/06 19:15:35   1424s] # Metal7       H   Track-Pitch = 0.2850    Line-2-Via Pitch = 0.4450
[10/06 19:15:35   1424s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[10/06 19:15:35   1424s] # Metal8       V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.3850
[10/06 19:15:35   1424s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[10/06 19:15:35   1424s] # Metal9       H   Track-Pitch = 0.3800    Line-2-Via Pitch = 0.3850
[10/06 19:15:35   1424s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[10/06 19:15:35   1425s] #Regenerating Ggrids automatically.
[10/06 19:15:35   1425s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.1900.
[10/06 19:15:35   1425s] #Using automatically generated G-grids.
[10/06 19:15:35   1425s] #Done routing data preparation.
[10/06 19:15:35   1425s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2013.32 (MB), peak = 2067.94 (MB)
[10/06 19:15:35   1425s] #Merging special wires using 2 threads...
[10/06 19:15:35   1425s] #
[10/06 19:15:35   1425s] #Connectivity extraction summary:
[10/06 19:15:35   1425s] #36634 (71.82%) nets are without wires.
[10/06 19:15:35   1425s] #14372 nets are fixed|skipped|trivial (not extracted).
[10/06 19:15:35   1425s] #Total number of nets = 51006.
[10/06 19:15:35   1425s] ### Total number of dirty nets = 7112.
[10/06 19:15:35   1425s] #
[10/06 19:15:35   1425s] #reading routing guides ......
[10/06 19:15:35   1425s] #
[10/06 19:15:35   1425s] #Finished routing data preparation on Wed Oct  6 19:15:35 2021
[10/06 19:15:35   1425s] #
[10/06 19:15:35   1425s] #Cpu time = 00:00:05
[10/06 19:15:35   1425s] #Elapsed time = 00:00:03
[10/06 19:15:35   1425s] #Increased memory = 40.10 (MB)
[10/06 19:15:35   1425s] #Total memory = 2014.46 (MB)
[10/06 19:15:35   1425s] #Peak memory = 2067.94 (MB)
[10/06 19:15:35   1425s] #
[10/06 19:15:35   1425s] #
[10/06 19:15:35   1425s] #Start global routing on Wed Oct  6 19:15:35 2021
[10/06 19:15:35   1425s] #
[10/06 19:15:35   1425s] #Number of eco nets is 0
[10/06 19:15:35   1425s] #
[10/06 19:15:35   1425s] #Start global routing data preparation on Wed Oct  6 19:15:35 2021
[10/06 19:15:35   1425s] #
[10/06 19:15:36   1425s] #Start routing resource analysis on Wed Oct  6 19:15:36 2021
[10/06 19:15:36   1425s] #
[10/06 19:15:36   1425s] #Routing resource analysis is done on Wed Oct  6 19:15:36 2021
[10/06 19:15:36   1425s] #
[10/06 19:15:36   1425s] #  Resource Analysis:
[10/06 19:15:36   1425s] #
[10/06 19:15:36   1425s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/06 19:15:36   1425s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/06 19:15:36   1425s] #  --------------------------------------------------------------
[10/06 19:15:36   1425s] #  Metal1         H        2568        1143       85709    30.60%
[10/06 19:15:36   1425s] #  Metal2         V        3598        1345       85709    33.10%
[10/06 19:15:36   1425s] #  Metal3         H        2788         923       85709    24.20%
[10/06 19:15:36   1425s] #  Metal4         V        3691        1252       85709    31.39%
[10/06 19:15:36   1425s] #  Metal5         H        2788         923       85709    24.20%
[10/06 19:15:36   1425s] #  Metal6         V        3691        1252       85709    31.39%
[10/06 19:15:36   1425s] #  Metal7         H        1485           7       85709     0.31%
[10/06 19:15:36   1425s] #  Metal8         V        1792         293       85709    12.12%
[10/06 19:15:36   1425s] #  Metal9         H        1618         118       85709     6.00%
[10/06 19:15:36   1425s] #  --------------------------------------------------------------
[10/06 19:15:36   1425s] #  Total                  24022      19.96%      771381    21.48%
[10/06 19:15:36   1425s] #
[10/06 19:15:36   1425s] #  43 nets (0.08%) with 1 preferred extra spacing.
[10/06 19:15:36   1425s] #
[10/06 19:15:36   1425s] #
[10/06 19:15:36   1425s] #
[10/06 19:15:36   1425s] #Global routing data preparation is done on Wed Oct  6 19:15:36 2021
[10/06 19:15:36   1425s] #
[10/06 19:15:36   1425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2023.09 (MB), peak = 2067.94 (MB)
[10/06 19:15:36   1425s] #
[10/06 19:15:36   1425s] #Routing guide is on.
[10/06 19:15:36   1425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2025.18 (MB), peak = 2067.94 (MB)
[10/06 19:15:36   1425s] #
[10/06 19:15:36   1425s] #start global routing iteration 1...
[10/06 19:15:37   1426s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2116.66 (MB), peak = 2116.82 (MB)
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #start global routing iteration 2...
[10/06 19:15:37   1426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2124.03 (MB), peak = 2124.15 (MB)
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #Total number of trivial nets (e.g. < 2 pins) = 14372 (skipped).
[10/06 19:15:37   1426s] #Total number of selected nets for routing = 335.
[10/06 19:15:37   1426s] #Total number of unselected nets (but routable) for routing = 36299 (skipped).
[10/06 19:15:37   1426s] #Total number of nets in the design = 51006.
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #36299 skipped nets do not have any wires.
[10/06 19:15:37   1426s] #335 routable nets have only global wires.
[10/06 19:15:37   1426s] #335 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #Routed net constraints summary:
[10/06 19:15:37   1426s] #---------------------------------------------------------
[10/06 19:15:37   1426s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[10/06 19:15:37   1426s] #---------------------------------------------------------
[10/06 19:15:37   1426s] #      Default            0              0               0  
[10/06 19:15:37   1426s] #         2w2s          335            335               0  
[10/06 19:15:37   1426s] #---------------------------------------------------------
[10/06 19:15:37   1426s] #        Total          335            335               0  
[10/06 19:15:37   1426s] #---------------------------------------------------------
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #Routing constraints summary of the whole design:
[10/06 19:15:37   1426s] #----------------------------------------------------------------------------------------------
[10/06 19:15:37   1426s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
[10/06 19:15:37   1426s] #----------------------------------------------------------------------------------------------
[10/06 19:15:37   1426s] #      Default                 43            0             16703              0           19553  
[10/06 19:15:37   1426s] #         2w2s                  0          335                 0            335               0  
[10/06 19:15:37   1426s] #----------------------------------------------------------------------------------------------
[10/06 19:15:37   1426s] #        Total                 43          335             16703            335           19553  
[10/06 19:15:37   1426s] #----------------------------------------------------------------------------------------------
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #                 OverCon       OverCon       OverCon       OverCon          
[10/06 19:15:37   1426s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[10/06 19:15:37   1426s] #     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon
[10/06 19:15:37   1426s] #  --------------------------------------------------------------------------
[10/06 19:15:37   1426s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[10/06 19:15:37   1426s] #  Metal2      605(0.97%)     32(0.05%)      0(0.00%)      0(0.00%)   (1.02%)
[10/06 19:15:37   1426s] #  Metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[10/06 19:15:37   1426s] #  Metal4      327(0.51%)    106(0.17%)      1(0.00%)      0(0.00%)   (0.68%)
[10/06 19:15:37   1426s] #  Metal5        2(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[10/06 19:15:37   1426s] #  Metal6      159(0.25%)     78(0.12%)      1(0.00%)      4(0.01%)   (0.38%)
[10/06 19:15:37   1426s] #  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[10/06 19:15:37   1426s] #  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[10/06 19:15:37   1426s] #  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[10/06 19:15:37   1426s] #  --------------------------------------------------------------------------
[10/06 19:15:37   1426s] #     Total   1093(0.18%)    216(0.03%)      2(0.00%)      4(0.00%)   (0.21%)
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
[10/06 19:15:37   1426s] #  Overflow after GR: 0.00% H + 0.21% V
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #Complete Global Routing.
[10/06 19:15:37   1426s] #Total number of nets with non-default rule or having extra spacing = 378
[10/06 19:15:37   1426s] #Total wire length = 71246 um.
[10/06 19:15:37   1426s] #Total half perimeter of net bounding box = 37158 um.
[10/06 19:15:37   1426s] #Total wire length on LAYER Metal1 = 0 um.
[10/06 19:15:37   1426s] #Total wire length on LAYER Metal2 = 6650 um.
[10/06 19:15:37   1426s] #Total wire length on LAYER Metal3 = 9927 um.
[10/06 19:15:37   1426s] #Total wire length on LAYER Metal4 = 7832 um.
[10/06 19:15:37   1426s] #Total wire length on LAYER Metal5 = 26490 um.
[10/06 19:15:37   1426s] #Total wire length on LAYER Metal6 = 19658 um.
[10/06 19:15:37   1426s] #Total wire length on LAYER Metal7 = 200 um.
[10/06 19:15:37   1426s] #Total wire length on LAYER Metal8 = 490 um.
[10/06 19:15:37   1426s] #Total wire length on LAYER Metal9 = 0 um.
[10/06 19:15:37   1426s] #Total number of vias = 42304
[10/06 19:15:37   1426s] #Up-Via Summary (total 42304):
[10/06 19:15:37   1426s] #           
[10/06 19:15:37   1426s] #-----------------------
[10/06 19:15:37   1426s] # Metal1          12199
[10/06 19:15:37   1426s] # Metal2          10347
[10/06 19:15:37   1426s] # Metal3           8436
[10/06 19:15:37   1426s] # Metal4           6541
[10/06 19:15:37   1426s] # Metal5           4758
[10/06 19:15:37   1426s] # Metal6             17
[10/06 19:15:37   1426s] # Metal7              6
[10/06 19:15:37   1426s] #-----------------------
[10/06 19:15:37   1426s] #                 42304 
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #Total number of involved priority nets 335
[10/06 19:15:37   1426s] #Maximum src to sink distance for priority net 410.6
[10/06 19:15:37   1426s] #Average of max src_to_sink distance for priority net 91.0
[10/06 19:15:37   1426s] #Average of ave src_to_sink distance for priority net 53.8
[10/06 19:15:37   1426s] #Max overcon = 9 tracks.
[10/06 19:15:37   1426s] #Total overcon = 0.21%.
[10/06 19:15:37   1426s] #Worst layer Gcell overcon rate = 0.68%.
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #Global routing statistics:
[10/06 19:15:37   1426s] #Cpu time = 00:00:02
[10/06 19:15:37   1426s] #Elapsed time = 00:00:01
[10/06 19:15:37   1426s] #Increased memory = 109.74 (MB)
[10/06 19:15:37   1426s] #Total memory = 2124.21 (MB)
[10/06 19:15:37   1426s] #Peak memory = 2124.22 (MB)
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #Finished global routing on Wed Oct  6 19:15:37 2021
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] #
[10/06 19:15:37   1426s] ### route signature (4) =  620416974
[10/06 19:15:37   1426s] ### violation signature (3) = 1905142130
[10/06 19:15:37   1427s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2028.55 (MB), peak = 2124.23 (MB)
[10/06 19:15:37   1427s] #Start Track Assignment.
[10/06 19:15:37   1427s] #Done with 7927 horizontal wires in 2 hboxes and 8130 vertical wires in 3 hboxes.
[10/06 19:15:38   1427s] #Done with 88 horizontal wires in 2 hboxes and 83 vertical wires in 3 hboxes.
[10/06 19:15:38   1427s] #Complete Track Assignment.
[10/06 19:15:38   1427s] #Total number of nets with non-default rule or having extra spacing = 378
[10/06 19:15:38   1427s] #Total wire length = 77809 um.
[10/06 19:15:38   1427s] #Total half perimeter of net bounding box = 37158 um.
[10/06 19:15:38   1427s] #Total wire length on LAYER Metal1 = 5777 um.
[10/06 19:15:38   1427s] #Total wire length on LAYER Metal2 = 6643 um.
[10/06 19:15:38   1427s] #Total wire length on LAYER Metal3 = 10039 um.
[10/06 19:15:38   1427s] #Total wire length on LAYER Metal4 = 7969 um.
[10/06 19:15:38   1427s] #Total wire length on LAYER Metal5 = 26358 um.
[10/06 19:15:38   1427s] #Total wire length on LAYER Metal6 = 20328 um.
[10/06 19:15:38   1427s] #Total wire length on LAYER Metal7 = 205 um.
[10/06 19:15:38   1427s] #Total wire length on LAYER Metal8 = 490 um.
[10/06 19:15:38   1427s] #Total wire length on LAYER Metal9 = 0 um.
[10/06 19:15:38   1427s] #Total number of vias = 42304
[10/06 19:15:38   1427s] #Up-Via Summary (total 42304):
[10/06 19:15:38   1427s] #           
[10/06 19:15:38   1427s] #-----------------------
[10/06 19:15:38   1427s] # Metal1          12199
[10/06 19:15:38   1427s] # Metal2          10347
[10/06 19:15:38   1427s] # Metal3           8436
[10/06 19:15:38   1427s] # Metal4           6541
[10/06 19:15:38   1427s] # Metal5           4758
[10/06 19:15:38   1427s] # Metal6             17
[10/06 19:15:38   1427s] # Metal7              6
[10/06 19:15:38   1427s] #-----------------------
[10/06 19:15:38   1427s] #                 42304 
[10/06 19:15:38   1427s] #
[10/06 19:15:38   1427s] ### route signature (8) = 1099073919
[10/06 19:15:38   1427s] ### violation signature (7) = 1905142130
[10/06 19:15:38   1427s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2040.06 (MB), peak = 2124.23 (MB)
[10/06 19:15:38   1427s] #
[10/06 19:15:38   1427s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/06 19:15:38   1427s] #Cpu time = 00:00:07
[10/06 19:15:38   1427s] #Elapsed time = 00:00:05
[10/06 19:15:38   1427s] #Increased memory = 65.86 (MB)
[10/06 19:15:38   1427s] #Total memory = 2040.10 (MB)
[10/06 19:15:38   1427s] #Peak memory = 2124.23 (MB)
[10/06 19:15:38   1427s] #Using multithreading with 2 threads.
[10/06 19:15:38   1428s] ### max drc and si pitch = 6340 (  3.1700 um) MT-safe pitch = 4140 (  2.0700 um) patch pitch = 12880 (  6.4400 um)
[10/06 19:15:38   1428s] #
[10/06 19:15:38   1428s] #Start Detail Routing..
[10/06 19:15:38   1428s] #start initial detail routing ...
[10/06 19:15:38   1428s] ### For initial detail routing, marked 0 dont-route nets (design has 7112 dirty nets)
[10/06 19:15:42   1435s] #    completing 10% with 1 violations
[10/06 19:15:42   1435s] #    elapsed time = 00:00:04, memory = 2125.81 (MB)
[10/06 19:15:45   1442s] #    completing 20% with 1 violations
[10/06 19:15:45   1442s] #    elapsed time = 00:00:07, memory = 2145.75 (MB)
[10/06 19:15:48   1446s] #    completing 30% with 4 violations
[10/06 19:15:48   1446s] #    elapsed time = 00:00:09, memory = 2126.62 (MB)
[10/06 19:15:51   1453s] #    completing 40% with 5 violations
[10/06 19:15:51   1453s] #    elapsed time = 00:00:12, memory = 2125.37 (MB)
[10/06 19:15:53   1458s] #    completing 50% with 5 violations
[10/06 19:15:53   1458s] #    elapsed time = 00:00:15, memory = 2129.05 (MB)
[10/06 19:15:56   1463s] #    completing 60% with 5 violations
[10/06 19:15:56   1463s] #    elapsed time = 00:00:17, memory = 2130.69 (MB)
[10/06 19:15:59   1469s] #    completing 70% with 6 violations
[10/06 19:15:59   1469s] #    elapsed time = 00:00:20, memory = 2138.25 (MB)
[10/06 19:16:01   1473s] #    completing 80% with 5 violations
[10/06 19:16:01   1473s] #    elapsed time = 00:00:22, memory = 2138.88 (MB)
[10/06 19:16:03   1478s] #    completing 90% with 5 violations
[10/06 19:16:03   1478s] #    elapsed time = 00:00:25, memory = 2132.13 (MB)
[10/06 19:16:06   1482s] #    completing 100% with 3 violations
[10/06 19:16:06   1482s] #    elapsed time = 00:00:27, memory = 2137.58 (MB)
[10/06 19:16:06   1482s] # ECO: 2.9% of the total area was rechecked for DRC, and 45.2% required routing.
[10/06 19:16:06   1482s] #   number of violations = 3
[10/06 19:16:06   1482s] #
[10/06 19:16:06   1482s] #    By Layer and Type :
[10/06 19:16:06   1482s] #	         MetSpc    Short   Totals
[10/06 19:16:06   1482s] #	Metal1        0        0        0
[10/06 19:16:06   1482s] #	Metal2        0        0        0
[10/06 19:16:06   1482s] #	Metal3        0        0        0
[10/06 19:16:06   1482s] #	Metal4        0        0        0
[10/06 19:16:06   1482s] #	Metal5        2        0        2
[10/06 19:16:06   1482s] #	Metal6        0        1        1
[10/06 19:16:06   1482s] #	Totals        2        1        3
[10/06 19:16:06   1482s] #cpu time = 00:00:54, elapsed time = 00:00:27, memory = 2137.34 (MB), peak = 2145.82 (MB)
[10/06 19:16:06   1482s] #start 1st optimization iteration ...
[10/06 19:16:06   1482s] #   number of violations = 0
[10/06 19:16:06   1482s] #    number of process antenna violations = 62
[10/06 19:16:06   1482s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2138.86 (MB), peak = 2145.82 (MB)
[10/06 19:16:06   1482s] #start 2nd optimization iteration ...
[10/06 19:16:06   1483s] #   number of violations = 0
[10/06 19:16:06   1483s] #    number of process antenna violations = 62
[10/06 19:16:06   1483s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2141.55 (MB), peak = 2145.82 (MB)
[10/06 19:16:06   1483s] #start 3rd optimization iteration ...
[10/06 19:16:06   1483s] #   number of violations = 0
[10/06 19:16:06   1483s] #    number of process antenna violations = 50
[10/06 19:16:06   1483s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2141.52 (MB), peak = 2145.82 (MB)
[10/06 19:16:06   1483s] #start 4th optimization iteration ...
[10/06 19:16:06   1483s] #   number of violations = 0
[10/06 19:16:06   1483s] #    number of process antenna violations = 31
[10/06 19:16:06   1483s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2141.44 (MB), peak = 2145.82 (MB)
[10/06 19:16:06   1483s] #start 5th optimization iteration ...
[10/06 19:16:06   1483s] #   number of violations = 0
[10/06 19:16:06   1483s] #    number of process antenna violations = 31
[10/06 19:16:06   1483s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2141.44 (MB), peak = 2145.82 (MB)
[10/06 19:16:06   1483s] #start 6th optimization iteration ...
[10/06 19:16:06   1483s] #   number of violations = 0
[10/06 19:16:06   1483s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2141.44 (MB), peak = 2145.82 (MB)
[10/06 19:16:06   1483s] #Complete Detail Routing.
[10/06 19:16:06   1483s] #Total number of nets with non-default rule or having extra spacing = 378
[10/06 19:16:06   1483s] #Total wire length = 76485 um.
[10/06 19:16:06   1483s] #Total half perimeter of net bounding box = 37158 um.
[10/06 19:16:06   1483s] #Total wire length on LAYER Metal1 = 6 um.
[10/06 19:16:06   1483s] #Total wire length on LAYER Metal2 = 2246 um.
[10/06 19:16:06   1483s] #Total wire length on LAYER Metal3 = 5098 um.
[10/06 19:16:06   1483s] #Total wire length on LAYER Metal4 = 3467 um.
[10/06 19:16:06   1483s] #Total wire length on LAYER Metal5 = 38160 um.
[10/06 19:16:06   1483s] #Total wire length on LAYER Metal6 = 26823 um.
[10/06 19:16:06   1483s] #Total wire length on LAYER Metal7 = 196 um.
[10/06 19:16:06   1483s] #Total wire length on LAYER Metal8 = 489 um.
[10/06 19:16:06   1483s] #Total wire length on LAYER Metal9 = 0 um.
[10/06 19:16:06   1483s] #Total number of vias = 56380
[10/06 19:16:06   1483s] #Up-Via Summary (total 56380):
[10/06 19:16:06   1483s] #           
[10/06 19:16:06   1483s] #-----------------------
[10/06 19:16:06   1483s] # Metal1          12232
[10/06 19:16:06   1483s] # Metal2          12001
[10/06 19:16:06   1483s] # Metal3          11148
[10/06 19:16:06   1483s] # Metal4          10796
[10/06 19:16:06   1483s] # Metal5          10183
[10/06 19:16:06   1483s] # Metal6             14
[10/06 19:16:06   1483s] # Metal7              6
[10/06 19:16:06   1483s] #-----------------------
[10/06 19:16:06   1483s] #                 56380 
[10/06 19:16:06   1483s] #
[10/06 19:16:06   1483s] #Total number of DRC violations = 0
[10/06 19:16:06   1483s] ### route signature (21) = 1708349562
[10/06 19:16:06   1483s] ### violation signature (20) = 1905142130
[10/06 19:16:06   1483s] #Cpu time = 00:00:56
[10/06 19:16:06   1483s] #Elapsed time = 00:00:28
[10/06 19:16:06   1483s] #Increased memory = -1.73 (MB)
[10/06 19:16:06   1483s] #Total memory = 2038.38 (MB)
[10/06 19:16:06   1483s] #Peak memory = 2145.82 (MB)
[10/06 19:16:06   1483s] #detailRoute Statistics:
[10/06 19:16:06   1483s] #Cpu time = 00:00:56
[10/06 19:16:06   1483s] #Elapsed time = 00:00:28
[10/06 19:16:06   1483s] #Increased memory = -1.73 (MB)
[10/06 19:16:06   1483s] #Total memory = 2038.38 (MB)
[10/06 19:16:06   1483s] #Peak memory = 2145.82 (MB)
[10/06 19:16:06   1483s] ### export route signature (22) = 1708349562
[10/06 19:16:06   1483s] ### export violation signature (21) = 1905142130
[10/06 19:16:06   1483s] #
[10/06 19:16:06   1483s] #globalDetailRoute statistics:
[10/06 19:16:06   1483s] #Cpu time = 00:01:03
[10/06 19:16:06   1483s] #Elapsed time = 00:00:34
[10/06 19:16:06   1483s] #Increased memory = 48.59 (MB)
[10/06 19:16:06   1483s] #Total memory = 2004.47 (MB)
[10/06 19:16:06   1483s] #Peak memory = 2145.82 (MB)
[10/06 19:16:06   1483s] #Number of warnings = 10
[10/06 19:16:06   1483s] #Total number of warnings = 12
[10/06 19:16:06   1483s] #Number of fails = 0
[10/06 19:16:06   1483s] #Total number of fails = 0
[10/06 19:16:06   1483s] #Complete globalDetailRoute on Wed Oct  6 19:16:06 2021
[10/06 19:16:06   1483s] #
[10/06 19:16:06   1483s] ### 
[10/06 19:16:06   1483s] ###   Scalability Statistics
[10/06 19:16:06   1483s] ### 
[10/06 19:16:06   1483s] ### --------------------------------+----------------+----------------+----------------+
[10/06 19:16:06   1483s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/06 19:16:06   1483s] ### --------------------------------+----------------+----------------+----------------+
[10/06 19:16:06   1483s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/06 19:16:06   1483s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/06 19:16:06   1483s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/06 19:16:06   1483s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/06 19:16:06   1483s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/06 19:16:06   1483s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[10/06 19:16:06   1483s] ###   Data Preparation              |        00:00:04|        00:00:03|             1.7|
[10/06 19:16:06   1483s] ###   Global Routing                |        00:00:02|        00:00:01|             1.1|
[10/06 19:16:06   1483s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[10/06 19:16:06   1483s] ###   Detail Routing                |        00:00:55|        00:00:28|             2.0|
[10/06 19:16:06   1483s] ###   Entire Command                |        00:01:03|        00:00:34|             1.9|
[10/06 19:16:06   1483s] ### --------------------------------+----------------+----------------+----------------+
[10/06 19:16:06   1483s] ### 
[10/06 19:16:06   1483s] % End globalDetailRoute (date=10/06 19:16:06, total cpu=0:01:03, real=0:00:34.0, peak res=2145.8M, current mem=2004.7M)
[10/06 19:16:06   1483s]         NanoRoute done. (took cpu=0:01:03 real=0:00:34.1)
[10/06 19:16:06   1483s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:06   1483s] UM:                                                                   NanoRoute
[10/06 19:16:06   1483s]       Clock detailed routing done.
[10/06 19:16:06   1483s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:16:06   1483s] Checking guided vs. routed lengths for 335 nets...
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s]       
[10/06 19:16:06   1483s]       Guided max path lengths
[10/06 19:16:06   1483s]       =======================
[10/06 19:16:06   1483s]       
[10/06 19:16:06   1483s]       ---------------------------------------
[10/06 19:16:06   1483s]       From (um)    To (um)    Number of paths
[10/06 19:16:06   1483s]       ---------------------------------------
[10/06 19:16:06   1483s]          0.000      50.000           68
[10/06 19:16:06   1483s]         50.000     100.000          186
[10/06 19:16:06   1483s]        100.000     150.000           39
[10/06 19:16:06   1483s]        150.000     200.000           14
[10/06 19:16:06   1483s]        200.000     250.000           13
[10/06 19:16:06   1483s]        250.000     300.000            5
[10/06 19:16:06   1483s]        300.000     350.000            7
[10/06 19:16:06   1483s]        350.000     400.000            2
[10/06 19:16:06   1483s]        400.000     450.000            1
[10/06 19:16:06   1483s]       ---------------------------------------
[10/06 19:16:06   1483s]       
[10/06 19:16:06   1483s]       Deviation of routing from guided max path lengths
[10/06 19:16:06   1483s]       =================================================
[10/06 19:16:06   1483s]       
[10/06 19:16:06   1483s]       -------------------------------------
[10/06 19:16:06   1483s]       From (%)    To (%)    Number of paths
[10/06 19:16:06   1483s]       -------------------------------------
[10/06 19:16:06   1483s]       below        0.000          195
[10/06 19:16:06   1483s]         0.000      5.000           90
[10/06 19:16:06   1483s]         5.000     10.000           24
[10/06 19:16:06   1483s]        10.000     15.000           14
[10/06 19:16:06   1483s]        15.000     20.000            5
[10/06 19:16:06   1483s]        20.000     25.000            3
[10/06 19:16:06   1483s]        25.000     30.000            1
[10/06 19:16:06   1483s]        30.000     35.000            2
[10/06 19:16:06   1483s]        35.000     40.000            0
[10/06 19:16:06   1483s]        40.000     45.000            1
[10/06 19:16:06   1483s]       -------------------------------------
[10/06 19:16:06   1483s]       
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s]     Top 10 notable deviations of routed length from guided length
[10/06 19:16:06   1483s]     =============================================================
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s]     Net proc0/rf0/u0/u0/CTS_416 (31 terminals)
[10/06 19:16:06   1483s]     Guided length:  max path =    48.140um, total =   129.600um
[10/06 19:16:06   1483s]     Routed length:  max path =    67.530um, total =   178.575um
[10/06 19:16:06   1483s]     Deviation:      max path =    40.278%,  total =    37.789%
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s]     Net CTS_120 (64 terminals)
[10/06 19:16:06   1483s]     Guided length:  max path =    62.880um, total =   202.433um
[10/06 19:16:06   1483s]     Routed length:  max path =    55.600um, total =   275.585um
[10/06 19:16:06   1483s]     Deviation:      max path =   -11.578%,  total =    36.136%
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s]     Net CTS_137 (54 terminals)
[10/06 19:16:06   1483s]     Guided length:  max path =    56.350um, total =   176.034um
[10/06 19:16:06   1483s]     Routed length:  max path =    58.810um, total =   235.075um
[10/06 19:16:06   1483s]     Deviation:      max path =     4.366%,  total =    33.540%
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s]     Net CTS_130 (57 terminals)
[10/06 19:16:06   1483s]     Guided length:  max path =    85.200um, total =   224.880um
[10/06 19:16:06   1483s]     Routed length:  max path =    77.050um, total =   298.400um
[10/06 19:16:06   1483s]     Deviation:      max path =    -9.566%,  total =    32.693%
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s]     Net CTS_128 (55 terminals)
[10/06 19:16:06   1483s]     Guided length:  max path =    76.101um, total =   216.334um
[10/06 19:16:06   1483s]     Routed length:  max path =    71.050um, total =   282.435um
[10/06 19:16:06   1483s]     Deviation:      max path =    -6.637%,  total =    30.555%
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s]     Net proc0/rf0/u0/u1/CTS_340 (52 terminals)
[10/06 19:16:06   1483s]     Guided length:  max path =    70.550um, total =   224.020um
[10/06 19:16:06   1483s]     Routed length:  max path =    72.470um, total =   287.220um
[10/06 19:16:06   1483s]     Deviation:      max path =     2.721%,  total =    28.212%
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s]     Net proc0/rf0/u0/u0/CTS_391 (56 terminals)
[10/06 19:16:06   1483s]     Guided length:  max path =    80.650um, total =   231.845um
[10/06 19:16:06   1483s]     Routed length:  max path =    76.900um, total =   297.005um
[10/06 19:16:06   1483s]     Deviation:      max path =    -4.650%,  total =    28.105%
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s]     Net CTS_124 (62 terminals)
[10/06 19:16:06   1483s]     Guided length:  max path =    51.210um, total =   189.868um
[10/06 19:16:06   1483s]     Routed length:  max path =    50.470um, total =   242.880um
[10/06 19:16:06   1483s]     Deviation:      max path =    -1.445%,  total =    27.920%
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s]     Net proc0/rf0/u0/u1/CTS_396 (59 terminals)
[10/06 19:16:06   1483s]     Guided length:  max path =    56.410um, total =   233.944um
[10/06 19:16:06   1483s]     Routed length:  max path =    62.180um, total =   298.830um
[10/06 19:16:06   1483s]     Deviation:      max path =    10.229%,  total =    27.736%
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s]     Net proc0/rf0/u0/u1/CTS_351 (52 terminals)
[10/06 19:16:06   1483s]     Guided length:  max path =    63.819um, total =   252.400um
[10/06 19:16:06   1483s]     Routed length:  max path =    61.750um, total =   320.870um
[10/06 19:16:06   1483s]     Deviation:      max path =    -3.242%,  total =    27.128%
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s] Set FIXED routing status on 335 net(s)
[10/06 19:16:06   1483s] Set FIXED placed status on 333 instance(s)
[10/06 19:16:06   1483s]     Routing using NR in eGR->NR Step done.
[10/06 19:16:06   1483s] Net route status summary:
[10/06 19:16:06   1483s]   Clock:       335 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=335, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[10/06 19:16:06   1483s]   Non-clock: 50671 (unrouted=50671, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=14372, (crossesIlmBounday AND tooFewTerms=0)])
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s] CCOPT: Done with clock implementation routing.
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s] CCOpt: Starting congestion repair using flow wrapper.
[10/06 19:16:06   1483s]     Congestion Repair...
[10/06 19:16:06   1483s] Trial Route Overflow 0(H) 0(V)
[10/06 19:16:06   1483s] Starting congestion repair ...
[10/06 19:16:06   1483s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[10/06 19:16:06   1483s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 19:16:06   1483s] Starting Early Global Route congestion estimation: mem = 2450.1M
[10/06 19:16:06   1483s] (I)       Reading DB...
[10/06 19:16:06   1483s] (I)       before initializing RouteDB syMemory usage = 2489.6 MB
[10/06 19:16:06   1483s] (I)       congestionReportName   : 
[10/06 19:16:06   1483s] (I)       layerRangeFor2DCongestion : 
[10/06 19:16:06   1483s] (I)       buildTerm2TermWires    : 1
[10/06 19:16:06   1483s] (I)       doTrackAssignment      : 1
[10/06 19:16:06   1483s] (I)       dumpBookshelfFiles     : 0
[10/06 19:16:06   1483s] (I)       numThreads             : 2
[10/06 19:16:06   1483s] (I)       bufferingAwareRouting  : false
[10/06 19:16:06   1483s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 19:16:06   1483s] (I)       honorPin               : false
[10/06 19:16:06   1483s] (I)       honorPinGuide          : true
[10/06 19:16:06   1483s] (I)       honorPartition         : false
[10/06 19:16:06   1483s] (I)       allowPartitionCrossover: false
[10/06 19:16:06   1483s] (I)       honorSingleEntry       : true
[10/06 19:16:06   1483s] (I)       honorSingleEntryStrong : true
[10/06 19:16:06   1483s] (I)       handleViaSpacingRule   : false
[10/06 19:16:06   1483s] (I)       handleEolSpacingRule   : false
[10/06 19:16:06   1483s] (I)       PDConstraint           : none
[10/06 19:16:06   1483s] (I)       expBetterNDRHandling   : false
[10/06 19:16:06   1483s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 19:16:06   1483s] (I)       routingEffortLevel     : 3
[10/06 19:16:06   1483s] (I)       effortLevel            : standard
[10/06 19:16:06   1483s] [NR-eGR] minRouteLayer          : 2
[10/06 19:16:06   1483s] [NR-eGR] maxRouteLayer          : 127
[10/06 19:16:06   1483s] (I)       relaxedTopLayerCeiling : 127
[10/06 19:16:06   1483s] (I)       relaxedBottomLayerFloor: 2
[10/06 19:16:06   1483s] (I)       numRowsPerGCell        : 1
[10/06 19:16:06   1483s] (I)       speedUpLargeDesign     : 0
[10/06 19:16:06   1483s] (I)       multiThreadingTA       : 1
[10/06 19:16:06   1483s] (I)       blkAwareLayerSwitching : 1
[10/06 19:16:06   1483s] (I)       optimizationMode       : false
[10/06 19:16:06   1483s] (I)       routeSecondPG          : false
[10/06 19:16:06   1483s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 19:16:06   1483s] (I)       detourLimitForLayerRelax: 0.00
[10/06 19:16:06   1483s] (I)       punchThroughDistance   : 500.00
[10/06 19:16:06   1483s] (I)       scenicBound            : 1.15
[10/06 19:16:06   1483s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 19:16:06   1483s] (I)       source-to-sink ratio   : 0.00
[10/06 19:16:06   1483s] (I)       targetCongestionRatioH : 1.00
[10/06 19:16:06   1483s] (I)       targetCongestionRatioV : 1.00
[10/06 19:16:06   1483s] (I)       layerCongestionRatio   : 0.70
[10/06 19:16:06   1483s] (I)       m1CongestionRatio      : 0.10
[10/06 19:16:06   1483s] (I)       m2m3CongestionRatio    : 0.70
[10/06 19:16:06   1483s] (I)       localRouteEffort       : 1.00
[10/06 19:16:06   1483s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 19:16:06   1483s] (I)       supplyScaleFactorH     : 1.00
[10/06 19:16:06   1483s] (I)       supplyScaleFactorV     : 1.00
[10/06 19:16:06   1483s] (I)       highlight3DOverflowFactor: 0.00
[10/06 19:16:06   1483s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 19:16:06   1483s] (I)       routeVias              : 
[10/06 19:16:06   1483s] (I)       readTROption           : true
[10/06 19:16:06   1483s] (I)       extraSpacingFactor     : 1.00
[10/06 19:16:06   1483s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 19:16:06   1483s] (I)       routeSelectedNetsOnly  : false
[10/06 19:16:06   1483s] (I)       clkNetUseMaxDemand     : false
[10/06 19:16:06   1483s] (I)       extraDemandForClocks   : 0
[10/06 19:16:06   1483s] (I)       steinerRemoveLayers    : false
[10/06 19:16:06   1483s] (I)       demoteLayerScenicScale : 1.00
[10/06 19:16:06   1483s] (I)       nonpreferLayerCostScale : 100.00
[10/06 19:16:06   1483s] (I)       similarTopologyRoutingFast : false
[10/06 19:16:06   1483s] (I)       spanningTreeRefinement : false
[10/06 19:16:06   1483s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 19:16:06   1483s] (I)       starting read tracks
[10/06 19:16:06   1483s] (I)       build grid graph
[10/06 19:16:06   1483s] (I)       build grid graph start
[10/06 19:16:06   1483s] [NR-eGR] Layer1 has no routable track
[10/06 19:16:06   1483s] [NR-eGR] Layer2 has single uniform track structure
[10/06 19:16:06   1483s] [NR-eGR] Layer3 has single uniform track structure
[10/06 19:16:06   1483s] [NR-eGR] Layer4 has single uniform track structure
[10/06 19:16:06   1483s] [NR-eGR] Layer5 has single uniform track structure
[10/06 19:16:06   1483s] [NR-eGR] Layer6 has single uniform track structure
[10/06 19:16:06   1483s] [NR-eGR] Layer7 has single uniform track structure
[10/06 19:16:06   1483s] [NR-eGR] Layer8 has single uniform track structure
[10/06 19:16:06   1483s] [NR-eGR] Layer9 has single uniform track structure
[10/06 19:16:06   1483s] (I)       build grid graph end
[10/06 19:16:06   1483s] (I)       numViaLayers=9
[10/06 19:16:06   1483s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 19:16:06   1483s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 19:16:06   1483s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 19:16:06   1483s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 19:16:06   1483s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 19:16:06   1483s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 19:16:06   1483s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 19:16:06   1483s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 19:16:06   1483s] (I)       end build via table
[10/06 19:16:06   1483s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 19:16:06   1483s] [NR-eGR] numPreroutedNet = 335  numPreroutedWires = 71579
[10/06 19:16:06   1483s] (I)       readDataFromPlaceDB
[10/06 19:16:06   1483s] (I)       Read net information..
[10/06 19:16:06   1483s] [NR-eGR] Read numTotalNets=36632  numIgnoredNets=335
[10/06 19:16:06   1483s] (I)       Read testcase time = 0.010 seconds
[10/06 19:16:06   1483s] 
[10/06 19:16:06   1483s] (I)       read default dcut vias
[10/06 19:16:06   1483s] (I)       Reading via VIA12_2C_N for layer: 0 
[10/06 19:16:06   1483s] (I)       Reading via VIA23_2C_E for layer: 1 
[10/06 19:16:06   1483s] (I)       Reading via VIA34_2C_E for layer: 2 
[10/06 19:16:06   1483s] (I)       Reading via VIA45_2C_E for layer: 3 
[10/06 19:16:06   1483s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 19:16:06   1483s] (I)       Reading via VIA6_0_X2H_HV for layer: 5 
[10/06 19:16:06   1483s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 19:16:06   1483s] (I)       Reading via VIA8_0_X2V_VH for layer: 7 
[10/06 19:16:06   1483s] (I)       build grid graph start
[10/06 19:16:06   1483s] (I)       build grid graph end
[10/06 19:16:06   1483s] (I)       Model blockage into capacity
[10/06 19:16:06   1483s] (I)       Read numBlocks=28739  numPreroutedWires=71579  numCapScreens=0
[10/06 19:16:07   1483s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 19:16:07   1483s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 19:16:07   1483s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 19:16:07   1483s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 19:16:07   1483s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 19:16:07   1483s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 19:16:07   1483s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 19:16:07   1483s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 19:16:07   1483s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 19:16:07   1483s] (I)       Modeling time = 0.070 seconds
[10/06 19:16:07   1483s] 
[10/06 19:16:07   1483s] (I)       Number of ignored nets = 335
[10/06 19:16:07   1483s] (I)       Number of fixed nets = 335.  Ignored: Yes
[10/06 19:16:07   1483s] (I)       Number of clock nets = 335.  Ignored: No
[10/06 19:16:07   1483s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 19:16:07   1483s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 19:16:07   1483s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 19:16:07   1483s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 19:16:07   1483s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 19:16:07   1483s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 19:16:07   1483s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 19:16:07   1483s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2489.6 MB
[10/06 19:16:07   1483s] (I)       Ndr track 0 does not exist
[10/06 19:16:07   1483s] (I)       Ndr track 0 does not exist
[10/06 19:16:07   1483s] (I)       Ndr track 0 does not exist
[10/06 19:16:07   1483s] (I)       Layer1  viaCost=200.00
[10/06 19:16:07   1483s] (I)       Layer2  viaCost=200.00
[10/06 19:16:07   1483s] (I)       Layer3  viaCost=100.00
[10/06 19:16:07   1483s] (I)       Layer4  viaCost=100.00
[10/06 19:16:07   1483s] (I)       Layer5  viaCost=200.00
[10/06 19:16:07   1483s] (I)       Layer6  viaCost=300.00
[10/06 19:16:07   1483s] (I)       Layer7  viaCost=300.00
[10/06 19:16:07   1483s] (I)       Layer8  viaCost=300.00
[10/06 19:16:07   1483s] (I)       ---------------------Grid Graph Info--------------------
[10/06 19:16:07   1483s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 19:16:07   1483s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 19:16:07   1483s] (I)       Site Width          :   400  (dbu)
[10/06 19:16:07   1483s] (I)       Row Height          :  3420  (dbu)
[10/06 19:16:07   1483s] (I)       GCell Width         :  3420  (dbu)
[10/06 19:16:07   1483s] (I)       GCell Height        :  3420  (dbu)
[10/06 19:16:07   1483s] (I)       grid                :   578   412     9
[10/06 19:16:07   1483s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 19:16:07   1483s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 19:16:07   1483s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 19:16:07   1483s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 19:16:07   1483s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 19:16:07   1483s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 19:16:07   1483s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 19:16:07   1483s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 19:16:07   1483s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 19:16:07   1483s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 19:16:07   1483s] (I)       --------------------------------------------------------
[10/06 19:16:07   1483s] 
[10/06 19:16:07   1483s] [NR-eGR] ============ Routing rule table ============
[10/06 19:16:07   1483s] [NR-eGR] Rule id 0. Nets 0 
[10/06 19:16:07   1483s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[10/06 19:16:07   1483s] [NR-eGR] Pitch:  L1=720  L2=840  L3=840  L4=840  L5=840  L6=840  L7=840  L8=840  L9=840
[10/06 19:16:07   1483s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:16:07   1483s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:16:07   1483s] [NR-eGR] Rule id 1. Nets 36254 
[10/06 19:16:07   1483s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 19:16:07   1483s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 19:16:07   1483s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:16:07   1483s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:16:07   1483s] [NR-eGR] Rule id 2. Nets 43 
[10/06 19:16:07   1483s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 19:16:07   1484s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 19:16:07   1484s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 19:16:07   1484s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:16:07   1484s] [NR-eGR] ========================================
[10/06 19:16:07   1484s] [NR-eGR] 
[10/06 19:16:07   1484s] (I)       After initializing earlyGlobalRoute syMemory usage = 2499.1 MB
[10/06 19:16:07   1484s] (I)       Loading and dumping file time : 0.24 seconds
[10/06 19:16:07   1484s] (I)       ============= Initialization =============
[10/06 19:16:07   1484s] (I)       totalPins=146988  totalGlobalPin=146734 (99.83%)
[10/06 19:16:07   1484s] (I)       total 2D Cap : 11787218 = (5591787 H, 6195431 V)
[10/06 19:16:07   1484s] [NR-eGR] Layer group 1: route 36297 net(s) in layer range [2, 9]
[10/06 19:16:07   1484s] (I)       ============  Phase 1a Route ============
[10/06 19:16:07   1484s] (I)       Phase 1a runs 0.12 seconds
[10/06 19:16:07   1484s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[10/06 19:16:07   1484s] (I)       Usage: 804622 = (442825 H, 361797 V) = (7.92% H, 5.84% V) = (7.572e+05um H, 6.187e+05um V)
[10/06 19:16:07   1484s] (I)       
[10/06 19:16:07   1484s] (I)       ============  Phase 1b Route ============
[10/06 19:16:07   1484s] (I)       Phase 1b runs 0.02 seconds
[10/06 19:16:07   1484s] (I)       Usage: 804644 = (442842 H, 361802 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.187e+05um V)
[10/06 19:16:07   1484s] (I)       
[10/06 19:16:07   1484s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.375941e+06um
[10/06 19:16:07   1484s] (I)       ============  Phase 1c Route ============
[10/06 19:16:07   1484s] (I)       Level2 Grid: 116 x 83
[10/06 19:16:07   1484s] (I)       Phase 1c runs 0.01 seconds
[10/06 19:16:07   1484s] (I)       Usage: 804644 = (442842 H, 361802 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.187e+05um V)
[10/06 19:16:07   1484s] (I)       
[10/06 19:16:07   1484s] (I)       ============  Phase 1d Route ============
[10/06 19:16:07   1484s] (I)       Phase 1d runs 0.11 seconds
[10/06 19:16:07   1484s] (I)       Usage: 804659 = (442847 H, 361812 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.187e+05um V)
[10/06 19:16:07   1484s] (I)       
[10/06 19:16:07   1484s] (I)       ============  Phase 1e Route ============
[10/06 19:16:07   1484s] (I)       Phase 1e runs 0.01 seconds
[10/06 19:16:07   1484s] (I)       Usage: 804659 = (442847 H, 361812 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.187e+05um V)
[10/06 19:16:07   1484s] (I)       
[10/06 19:16:07   1484s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.375967e+06um
[10/06 19:16:07   1484s] [NR-eGR] 
[10/06 19:16:07   1484s] (I)       ============  Phase 1l Route ============
[10/06 19:16:07   1484s] (I)       Phase 1l runs 0.18 seconds
[10/06 19:16:07   1484s] (I)       
[10/06 19:16:07   1484s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 19:16:07   1484s] [NR-eGR]                OverCon         OverCon         OverCon            
[10/06 19:16:07   1484s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[10/06 19:16:07   1484s] [NR-eGR] Layer            (1-4)           (5-8)           (9-9)    OverCon 
[10/06 19:16:07   1484s] [NR-eGR] ------------------------------------------------------------------
[10/06 19:16:07   1484s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:16:07   1484s] [NR-eGR] Layer2       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:16:07   1484s] [NR-eGR] Layer3     291( 0.16%)      34( 0.02%)       0( 0.00%)   ( 0.18%) 
[10/06 19:16:07   1484s] [NR-eGR] Layer4      31( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[10/06 19:16:07   1484s] [NR-eGR] Layer5     270( 0.15%)       4( 0.00%)       0( 0.00%)   ( 0.15%) 
[10/06 19:16:07   1484s] [NR-eGR] Layer6       7( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:16:07   1484s] [NR-eGR] Layer7      33( 0.01%)      17( 0.01%)       1( 0.00%)   ( 0.02%) 
[10/06 19:16:07   1484s] [NR-eGR] Layer8      27( 0.01%)       0( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 19:16:07   1484s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:16:07   1484s] [NR-eGR] ------------------------------------------------------------------
[10/06 19:16:07   1484s] [NR-eGR] Total      661( 0.04%)      56( 0.00%)       1( 0.00%)   ( 0.05%) 
[10/06 19:16:07   1484s] [NR-eGR] 
[10/06 19:16:07   1484s] (I)       Total Global Routing Runtime: 0.61 seconds
[10/06 19:16:07   1484s] (I)       total 2D Cap : 11793900 = (5593921 H, 6199979 V)
[10/06 19:16:07   1484s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 19:16:07   1484s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 19:16:07   1484s] Early Global Route congestion estimation runtime: 0.87 seconds, mem = 2499.1M
[10/06 19:16:07   1484s] [hotspot] +------------+---------------+---------------+
[10/06 19:16:07   1484s] [hotspot] |            |   max hotspot | total hotspot |
[10/06 19:16:07   1484s] [hotspot] +------------+---------------+---------------+
[10/06 19:16:07   1484s] [hotspot] | normalized |          0.00 |          0.00 |
[10/06 19:16:07   1484s] [hotspot] +------------+---------------+---------------+
[10/06 19:16:07   1484s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/06 19:16:07   1484s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/06 19:16:07   1484s] Skipped repairing congestion.
[10/06 19:16:07   1484s] Starting Early Global Route wiring: mem = 2499.1M
[10/06 19:16:07   1484s] (I)       ============= track Assignment ============
[10/06 19:16:07   1484s] (I)       extract Global 3D Wires
[10/06 19:16:07   1484s] (I)       Extract Global WL : time=0.01
[10/06 19:16:07   1484s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 19:16:07   1484s] (I)       Initialization real time=0.00 seconds
[10/06 19:16:07   1484s] (I)       Run Multi-thread track assignment
[10/06 19:16:07   1484s] (I)       merging nets...
[10/06 19:16:07   1484s] (I)       merging nets done
[10/06 19:16:07   1485s] (I)       Kernel real time=0.19 seconds
[10/06 19:16:07   1485s] (I)       End Greedy Track Assignment
[10/06 19:16:08   1485s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:16:08   1485s] [NR-eGR] Layer1(Metal1)(F) length: 1.092000e+01um, number of vias: 158065
[10/06 19:16:08   1485s] [NR-eGR] Layer2(Metal2)(V) length: 2.110045e+05um, number of vias: 202091
[10/06 19:16:08   1485s] [NR-eGR] Layer3(Metal3)(H) length: 5.064283e+05um, number of vias: 110213
[10/06 19:16:08   1485s] [NR-eGR] Layer4(Metal4)(V) length: 3.399044e+05um, number of vias: 22512
[10/06 19:16:08   1485s] [NR-eGR] Layer5(Metal5)(H) length: 2.441694e+05um, number of vias: 12676
[10/06 19:16:08   1485s] [NR-eGR] Layer6(Metal6)(V) length: 5.720515e+04um, number of vias: 1510
[10/06 19:16:08   1485s] [NR-eGR] Layer7(Metal7)(H) length: 3.940799e+04um, number of vias: 1077
[10/06 19:16:08   1485s] [NR-eGR] Layer8(Metal8)(V) length: 6.022774e+04um, number of vias: 396
[10/06 19:16:08   1485s] [NR-eGR] Layer9(Metal9)(H) length: 2.013812e+04um, number of vias: 0
[10/06 19:16:08   1485s] [NR-eGR] Total length: 1.478497e+06um, number of vias: 508540
[10/06 19:16:08   1485s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:16:08   1485s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[10/06 19:16:08   1485s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:16:08   1485s] Early Global Route wiring runtime: 0.62 seconds, mem = 2456.1M
[10/06 19:16:08   1485s] End of congRepair (cpu=0:00:01.5, real=0:00:02.0)
[10/06 19:16:08   1485s]     Congestion Repair done. (took cpu=0:00:01.5 real=0:00:01.3)
[10/06 19:16:08   1485s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:08   1485s] UM:                                                                   Congestion Repair
[10/06 19:16:08   1485s] 
[10/06 19:16:08   1485s] CCOpt: Done with congestion repair using flow wrapper.
[10/06 19:16:08   1485s] 
[10/06 19:16:08   1485s] Net route status summary:
[10/06 19:16:08   1485s]   Clock:       335 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=335, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[10/06 19:16:08   1485s]   Non-clock: 50671 (unrouted=14374, trialRouted=36297, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=14372, (crossesIlmBounday AND tooFewTerms=0)])
[10/06 19:16:08   1485s] EdiLegalizer::Interface::Instance
[10/06 19:16:08   1485s] EdiLegalizer::Interface::Instance done runtime = 0
[10/06 19:16:08   1485s] EdiLegalizer::Interface::Reactivate
[10/06 19:16:08   1485s] EdiLegalizer::Interface::Activate
[10/06 19:16:08   1485s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:16:08   1485s] #spOpts: N=45 
[10/06 19:16:08   1485s] Core basic site is CoreSite
[10/06 19:16:08   1485s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 19:16:08   1485s] Mark StBox On SiteArr starts
[10/06 19:16:08   1485s] Mark StBox On SiteArr ends
[10/06 19:16:08   1485s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2456.1MB).
[10/06 19:16:08   1485s] EdiLegalizer::Interface::Activate done runtime = 0.16
[10/06 19:16:08   1485s] EdiLegalizer::Interface::Reactivate done runtime = 0.16
[10/06 19:16:08   1485s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:07 real=0:00:37.4)
[10/06 19:16:08   1485s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:08   1485s] UM:                                                                   Leaving CCOpt scope - Routing Tools
[10/06 19:16:08   1485s]   Clock implementation routing done.
[10/06 19:16:08   1485s]   Leaving CCOpt scope - extractRC...
[10/06 19:16:08   1485s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[10/06 19:16:08   1485s] Extraction called for design 'leon' of instances=36035 and nets=51006 using extraction engine 'preRoute' .
[10/06 19:16:08   1485s] PreRoute RC Extraction called for design leon.
[10/06 19:16:08   1485s] RC Extraction called in multi-corner(2) mode.
[10/06 19:16:08   1485s] RCMode: PreRoute
[10/06 19:16:08   1485s]       RC Corner Indexes            0       1   
[10/06 19:16:08   1485s] Capacitance Scaling Factor   : 1.10066 1.10066 
[10/06 19:16:08   1485s] Resistance Scaling Factor    : 1.34236 1.34236 
[10/06 19:16:08   1485s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[10/06 19:16:08   1485s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[10/06 19:16:08   1485s] Shrink Factor                : 1.00000
[10/06 19:16:08   1485s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/06 19:16:08   1485s] Using capacitance table file ...
[10/06 19:16:08   1485s] Updating RC grid for preRoute extraction ...
[10/06 19:16:08   1485s] Initializing multi-corner capacitance tables ... 
[10/06 19:16:08   1485s] Initializing multi-corner resistance tables ...
[10/06 19:16:09   1486s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2456.102M)
[10/06 19:16:09   1486s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[10/06 19:16:09   1486s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[10/06 19:16:09   1486s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:09   1486s] UM:                                                                   Leaving CCOpt scope - extractRC
[10/06 19:16:09   1486s] End AAE Lib Interpolated Model. (MEM=2456.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:16:09   1486s]   Clock DAG stats after routing clock trees:
[10/06 19:16:09   1486s]     cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:16:09   1486s]     cell areas       : b=1439.820um^2, i=0.000um^2, icg=310.194um^2, nicg=0.000um^2, l=6.156um^2, total=1756.170um^2
[10/06 19:16:09   1486s]     cell capacitance : b=0.612pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:16:09   1486s]     sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:16:09   1486s]     wire capacitance : top=0.000pF, trunk=1.312pF, leaf=6.426pF, total=7.738pF
[10/06 19:16:09   1486s]     wire lengths     : top=0.000um, trunk=14356.710um, leaf=62127.860um, total=76484.570um
[10/06 19:16:09   1486s]   Clock DAG net violations after routing clock trees:
[10/06 19:16:09   1486s]     Remaining Transition : {count=49, worst=[0.138ns, 0.135ns, 0.134ns, 0.134ns, 0.134ns, 0.133ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.018ns sd=0.044ns sum=0.874ns
[10/06 19:16:09   1486s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[10/06 19:16:09   1486s]     Trunk : target=0.104ns count=74 avg=0.066ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:16:09   1486s]     Leaf  : target=0.104ns count=262 avg=0.100ns sd=0.023ns min=0.062ns max=0.242ns {1 <= 0.062ns, 17 <= 0.083ns, 196 <= 0.104ns} {42 <= 0.109ns, 6 > 0.109ns}
[10/06 19:16:09   1486s]   Clock DAG library cell distribution after routing clock trees {count}:
[10/06 19:16:09   1486s]      Bufs: CLKBUFX12: 244 CLKBUFX8: 50 
[10/06 19:16:09   1486s]      ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 1 TLATNTSCAX12: 3 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:16:09   1486s]    Logics: MX2X2: 2 
[10/06 19:16:09   1486s]   Primary reporting skew group after routing clock trees:
[10/06 19:16:09   1486s]     skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.141, avg=1.095, sd=0.024], skew [0.089 vs 0.085*], 99.3% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:09   1486s]   Skew group summary after routing clock trees:
[10/06 19:16:09   1486s]     skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.141, avg=1.095, sd=0.024], skew [0.089 vs 0.085*], 99.3% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:09   1487s]     skew_group test_clk/functional_func_slow_max: insertion delay [min=0.823, max=0.912, avg=0.866, sd=0.024], skew [0.089 vs 0.084*], 99% {0.826, 0.911} (wid=0.035 ws=0.025) (gid=0.898 gs=0.094)
[10/06 19:16:09   1487s]   Clock network insertion delays are now [0.823ns, 1.141ns] average 1.095ns std.dev 0.024ns
[10/06 19:16:09   1487s]   CCOpt::Phase::Routing done. (took cpu=0:01:10 real=0:00:39.7)
[10/06 19:16:09   1487s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:09   1487s] UM:                                                                   CCOpt::Phase::Routing
[10/06 19:16:09   1487s]   CCOpt::Phase::PostConditioning...
[10/06 19:16:09   1487s]   Switching to inst based legalization.
[10/06 19:16:09   1487s]   PostConditioning...
[10/06 19:16:09   1487s]     PostConditioning active optimizations:
[10/06 19:16:09   1487s]      - DRV fixing with cell sizing and buffering
[10/06 19:16:09   1487s]      - Skew fixing with cell sizing
[10/06 19:16:09   1487s]     
[10/06 19:16:09   1487s]     Currently running CTS, using active skew data
[10/06 19:16:09   1487s]     Reset bufferability constraints...
[10/06 19:16:09   1487s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[10/06 19:16:09   1487s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/06 19:16:09   1487s]     Upsizing to fix DRVs...
[10/06 19:16:09   1487s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[10/06 19:16:10   1487s]     CCOpt-PostConditioning: considered: 335, tested: 335, violation detected: 49, violation ignored (due to small violation): 0, cannot run: 0, attempted: 49, unsuccessful: 0, sized: 2
[10/06 19:16:10   1487s]     
[10/06 19:16:10   1487s]     PRO Statistics: Fix DRVs (initial upsizing):
[10/06 19:16:10   1487s]     ============================================
[10/06 19:16:10   1487s]     
[10/06 19:16:10   1487s]     Cell changes by Net Type:
[10/06 19:16:10   1487s]     
[10/06 19:16:10   1487s]     ----------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:10   1487s]     Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[10/06 19:16:10   1487s]     ----------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:10   1487s]     top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
[10/06 19:16:10   1487s]     trunk              1 (2.0%)            0                    0            0                    0 (0.0%)             1 (2.1%)
[10/06 19:16:10   1487s]     leaf              48 (98.0%)           2 (100.0%)           0            0                    2 (100.0%)          46 (97.9%)
[10/06 19:16:10   1487s]     ----------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:10   1487s]     Total             49 (100%)            2 (100%)      -            -                           2 (100%)            47 (100%)
[10/06 19:16:10   1487s]     ----------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:10   1487s]     
[10/06 19:16:10   1487s]     Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 47, Area change: 3.420um^2 (0.195%)
[10/06 19:16:10   1487s]     Max. move: 0.800um(proc0/rf0/u0/u0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A35cbd {Ccopt::ClockTree::ClockDriver at 0x7f645e4ca788, uid:A35cbd, a ccl_a CLKBUFX8 at (674.000,514.140) in powerdomain auto-default in usermodule module proc0/rf0/u0/u0 in clock tree my_clk} and 35 others), Min. move: 0.000um, Avg. move: 0.016um
[10/06 19:16:10   1487s]     
[10/06 19:16:10   1487s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[10/06 19:16:10   1487s]       cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:16:10   1487s]       cell areas       : b=1441.188um^2, i=0.000um^2, icg=312.246um^2, nicg=0.000um^2, l=6.156um^2, total=1759.590um^2
[10/06 19:16:10   1487s]       cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:16:10   1487s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:16:10   1487s]       wire capacitance : top=0.000pF, trunk=1.312pF, leaf=6.426pF, total=7.738pF
[10/06 19:16:10   1487s]       wire lengths     : top=0.000um, trunk=14356.710um, leaf=62127.860um, total=76484.570um
[10/06 19:16:10   1487s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
[10/06 19:16:10   1487s]       Remaining Transition : {count=47, worst=[0.138ns, 0.135ns, 0.134ns, 0.134ns, 0.134ns, 0.133ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.019ns sd=0.045ns sum=0.874ns
[10/06 19:16:10   1487s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[10/06 19:16:10   1487s]       Trunk : target=0.104ns count=74 avg=0.066ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:16:10   1487s]       Leaf  : target=0.104ns count=262 avg=0.100ns sd=0.023ns min=0.062ns max=0.242ns {1 <= 0.062ns, 18 <= 0.083ns, 197 <= 0.104ns} {40 <= 0.109ns, 6 > 0.109ns}
[10/06 19:16:10   1487s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[10/06 19:16:10   1487s]        Bufs: CLKBUFX12: 245 CLKBUFX8: 49 
[10/06 19:16:10   1487s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 2 TLATNTSCAX12: 2 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:16:10   1487s]      Logics: MX2X2: 2 
[10/06 19:16:10   1487s]     Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
[10/06 19:16:10   1487s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.141, avg=1.095, sd=0.024], skew [0.089 vs 0.085*], 99.2% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:10   1487s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[10/06 19:16:10   1487s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.141, avg=1.095, sd=0.024], skew [0.089 vs 0.085*], 99.2% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:10   1487s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.823, max=0.912, avg=0.866, sd=0.024], skew [0.089 vs 0.084*], 98.9% {0.826, 0.911} (wid=0.035 ws=0.025) (gid=0.898 gs=0.094)
[10/06 19:16:10   1487s]     Clock network insertion delays are now [0.823ns, 1.141ns] average 1.095ns std.dev 0.024ns
[10/06 19:16:10   1487s]     Upsizing to fix DRVs done. (took cpu=0:00:00.8 real=0:00:00.8)
[10/06 19:16:10   1487s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:10   1487s] UM:                                                                   Upsizing to fix DRVs
[10/06 19:16:10   1487s]     Recomputing CTS skew targets...
[10/06 19:16:10   1487s]     Resolving skew group constraints...
[10/06 19:16:11   1488s]       Solving LP: 2 skew groups; 11 fragments, 12 fraglets and 11 vertices; 90 variables and 245 constraints; tolerance 1
[10/06 19:16:11   1488s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group my_clk/functional_func_slow_max from 1.050ns to 1.140ns.
[10/06 19:16:11   1488s]     Resolving skew group constraints done.
[10/06 19:16:11   1488s]     Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
[10/06 19:16:11   1488s]     Fixing DRVs...
[10/06 19:16:11   1488s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/06 19:16:11   1488s]     CCOpt-PostConditioning: considered: 335, tested: 335, violation detected: 47, violation ignored (due to small violation): 0, cannot run: 0, attempted: 47, unsuccessful: 0, sized: 0
[10/06 19:16:11   1488s]     
[10/06 19:16:11   1488s]     PRO Statistics: Fix DRVs (cell sizing):
[10/06 19:16:11   1488s]     =======================================
[10/06 19:16:11   1488s]     
[10/06 19:16:11   1488s]     Cell changes by Net Type:
[10/06 19:16:11   1488s]     
[10/06 19:16:11   1488s]     -----------------------------------------------------------------------------------------------------------------
[10/06 19:16:11   1488s]     Net Type    Attempted           Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[10/06 19:16:11   1488s]     -----------------------------------------------------------------------------------------------------------------
[10/06 19:16:11   1488s]     top                0                   0           0            0                    0                  0 (0.0%)
[10/06 19:16:11   1488s]     trunk              1 (2.1%)            0           0            0                    0                  1 (2.1%)
[10/06 19:16:11   1488s]     leaf              46 (97.9%)           0           0            0                    0                 46 (97.9%)
[10/06 19:16:11   1488s]     -----------------------------------------------------------------------------------------------------------------
[10/06 19:16:11   1488s]     Total             47 (100%)     -           -            -                           0 (100%)          47 (100%)
[10/06 19:16:11   1488s]     -----------------------------------------------------------------------------------------------------------------
[10/06 19:16:11   1488s]     
[10/06 19:16:11   1488s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 47, Area change: 0.000um^2 (0.000%)
[10/06 19:16:11   1488s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[10/06 19:16:11   1488s]     
[10/06 19:16:11   1488s]     Clock DAG stats PostConditioning after DRV fixing:
[10/06 19:16:11   1488s]       cell counts      : b=294, i=0, icg=36, nicg=0, l=2, total=332
[10/06 19:16:11   1488s]       cell areas       : b=1441.188um^2, i=0.000um^2, icg=312.246um^2, nicg=0.000um^2, l=6.156um^2, total=1759.590um^2
[10/06 19:16:11   1488s]       cell capacitance : b=0.613pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.637pF
[10/06 19:16:11   1488s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:16:11   1488s]       wire capacitance : top=0.000pF, trunk=1.312pF, leaf=6.426pF, total=7.738pF
[10/06 19:16:11   1488s]       wire lengths     : top=0.000um, trunk=14356.710um, leaf=62127.860um, total=76484.570um
[10/06 19:16:11   1488s]     Clock DAG net violations PostConditioning after DRV fixing:
[10/06 19:16:11   1488s]       Remaining Transition : {count=47, worst=[0.138ns, 0.135ns, 0.134ns, 0.134ns, 0.134ns, 0.133ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.019ns sd=0.045ns sum=0.874ns
[10/06 19:16:11   1488s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[10/06 19:16:11   1488s]       Trunk : target=0.104ns count=74 avg=0.066ns sd=0.027ns min=0.000ns max=0.104ns {2 <= 0.021ns, 18 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:16:11   1488s]       Leaf  : target=0.104ns count=262 avg=0.100ns sd=0.023ns min=0.062ns max=0.242ns {1 <= 0.062ns, 18 <= 0.083ns, 197 <= 0.104ns} {40 <= 0.109ns, 6 > 0.109ns}
[10/06 19:16:11   1488s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[10/06 19:16:11   1488s]        Bufs: CLKBUFX12: 245 CLKBUFX8: 49 
[10/06 19:16:11   1488s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 2 TLATNTSCAX12: 2 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:16:11   1488s]      Logics: MX2X2: 2 
[10/06 19:16:11   1488s]     Primary reporting skew group PostConditioning after DRV fixing:
[10/06 19:16:11   1488s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.141, avg=1.095, sd=0.024], skew [0.089 vs 0.085*], 99.2% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:11   1488s]     Skew group summary PostConditioning after DRV fixing:
[10/06 19:16:11   1488s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.141, avg=1.095, sd=0.024], skew [0.089 vs 0.085*], 99.2% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:11   1488s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.823, max=0.912, avg=0.866, sd=0.024], skew [0.089 vs 0.084*], 98.9% {0.826, 0.911} (wid=0.035 ws=0.025) (gid=0.898 gs=0.094)
[10/06 19:16:11   1488s]     Clock network insertion delays are now [0.823ns, 1.141ns] average 1.095ns std.dev 0.024ns
[10/06 19:16:11   1488s]     Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[10/06 19:16:11   1488s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:11   1488s] UM:                                                                   Fixing DRVs
[10/06 19:16:11   1488s]     Buffering to fix DRVs...
[10/06 19:16:11   1488s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[10/06 19:16:12   1490s]     Inserted 25 buffers and inverters.
[10/06 19:16:12   1490s] success count. Default: 0, QS: 3, QD: 11
[10/06 19:16:12   1490s]     CCOpt-PostConditioning: nets considered: 335, nets tested: 335, nets violation detected: 47, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 47, nets unsuccessful: 33, buffered: 14
[10/06 19:16:12   1490s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[10/06 19:16:12   1490s]       cell counts      : b=319, i=0, icg=36, nicg=0, l=2, total=357
[10/06 19:16:12   1490s]       cell areas       : b=1536.606um^2, i=0.000um^2, icg=312.246um^2, nicg=0.000um^2, l=6.156um^2, total=1855.008um^2
[10/06 19:16:12   1490s]       cell capacitance : b=0.652pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.676pF
[10/06 19:16:12   1490s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:16:12   1490s]       wire capacitance : top=0.000pF, trunk=1.332pF, leaf=6.424pF, total=7.756pF
[10/06 19:16:12   1490s]       wire lengths     : top=0.000um, trunk=14442.130um, leaf=62042.440um, total=76484.570um
[10/06 19:16:12   1490s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[10/06 19:16:12   1490s]       Remaining Transition : {count=33, worst=[0.138ns, 0.135ns, 0.134ns, 0.134ns, 0.134ns, 0.133ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.026ns sd=0.052ns sum=0.855ns
[10/06 19:16:12   1490s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[10/06 19:16:12   1490s]       Trunk : target=0.104ns count=88 avg=0.060ns sd=0.028ns min=0.000ns max=0.104ns {2 <= 0.021ns, 32 <= 0.042ns, 12 <= 0.062ns, 19 <= 0.083ns, 22 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:16:12   1490s]       Leaf  : target=0.104ns count=273 avg=0.097ns sd=0.024ns min=0.023ns max=0.242ns {2 <= 0.042ns, 5 <= 0.062ns, 26 <= 0.083ns, 208 <= 0.104ns} {26 <= 0.109ns, 6 > 0.109ns}
[10/06 19:16:12   1490s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[10/06 19:16:12   1490s]        Bufs: CLKBUFX12: 246 CLKBUFX8: 73 
[10/06 19:16:12   1490s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 2 TLATNTSCAX12: 2 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 2 TLATNTSCAX3: 7 TLATNTSCAX2: 11 
[10/06 19:16:12   1490s]      Logics: MX2X2: 2 
[10/06 19:16:12   1490s]     Primary reporting skew group PostConditioning after re-buffering DRV fixing:
[10/06 19:16:12   1490s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.146, avg=1.098, sd=0.026], skew [0.095 vs 0.085*], 97.4% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:13   1490s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[10/06 19:16:13   1490s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.052, max=1.146, avg=1.098, sd=0.026], skew [0.095 vs 0.085*], 97.4% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:13   1490s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.823, max=0.918, avg=0.870, sd=0.025], skew [0.095 vs 0.084*], 96.9% {0.826, 0.911} (wid=0.035 ws=0.025) (gid=0.898 gs=0.094)
[10/06 19:16:13   1490s]     Clock network insertion delays are now [0.823ns, 1.146ns] average 1.098ns std.dev 0.026ns
[10/06 19:16:13   1490s]     Buffering to fix DRVs done. (took cpu=0:00:01.5 real=0:00:01.5)
[10/06 19:16:13   1490s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:13   1490s] UM:                                                                   Buffering to fix DRVs
[10/06 19:16:13   1490s] 
[10/06 19:16:13   1490s] Slew Diagnostics: After DRV fixing
[10/06 19:16:13   1490s] ==================================
[10/06 19:16:13   1490s] 
[10/06 19:16:13   1490s] Global Causes:
[10/06 19:16:13   1490s] 
[10/06 19:16:13   1490s] -----
[10/06 19:16:13   1490s] Cause
[10/06 19:16:13   1490s] -----
[10/06 19:16:13   1490s]   (empty table)
[10/06 19:16:13   1490s] -----
[10/06 19:16:13   1490s] 
[10/06 19:16:13   1490s] Top 5 overslews:
[10/06 19:16:13   1490s] 
[10/06 19:16:13   1490s] ----------------------------------------------------------------------------------------------------------------------
[10/06 19:16:13   1490s] Overslew    Causes                                         Driving Pin
[10/06 19:16:13   1490s] ----------------------------------------------------------------------------------------------------------------------
[10/06 19:16:13   1490s] 0.138ns     1. Inst already optimally sized (CLKBUFX12)    proc0/cmem0/ddata0/u0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A360a7/Y
[10/06 19:16:13   1490s]    -        2. Worst violation not improved                                             -
[10/06 19:16:13   1490s] 0.135ns     1. Inst already optimally sized (CLKBUFX12)    proc0/cmem0/itags0/u0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A3609b/Y
[10/06 19:16:13   1490s]    -        2. Worst violation not improved                                             -
[10/06 19:16:13   1490s] 0.134ns     1. Inst already optimally sized (CLKBUFX12)    proc0/cmem0/itags0/u0/CTS_cmf_BUF_CLOCK_NODE_UID_A36a53/Y
[10/06 19:16:13   1490s]    -        2. Worst violation not improved                                             -
[10/06 19:16:13   1490s] 0.134ns     1. Inst already optimally sized (CLKBUFX12)    proc0/cmem0/idata0/u0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A360a4/Y
[10/06 19:16:13   1490s]    -        2. Worst violation not improved                                             -
[10/06 19:16:13   1490s] 0.134ns     1. Inst already optimally sized (CLKBUFX12)    proc0/cmem0/dtags0/u0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A3609e/Y
[10/06 19:16:13   1490s]    -        2. Worst violation not improved                                             -
[10/06 19:16:13   1490s] ----------------------------------------------------------------------------------------------------------------------
[10/06 19:16:13   1490s] 
[10/06 19:16:13   1490s] Slew diagnostics counts from the 33 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[10/06 19:16:13   1490s] 
[10/06 19:16:13   1490s] --------------------------------------------------
[10/06 19:16:13   1490s] Cause                                   Occurences
[10/06 19:16:13   1490s] --------------------------------------------------
[10/06 19:16:13   1490s] Inst already optimally sized                33
[10/06 19:16:13   1490s] Route buffering full search disabled        15
[10/06 19:16:13   1490s] Skew would be damaged                       12
[10/06 19:16:13   1490s] Worst violation not improved                 6
[10/06 19:16:13   1490s] --------------------------------------------------
[10/06 19:16:13   1490s] 
[10/06 19:16:13   1490s] Violation diagnostics counts from the 33 nodes that have violations:
[10/06 19:16:13   1490s] 
[10/06 19:16:13   1490s] --------------------------------------------------
[10/06 19:16:13   1490s] Cause                                   Occurences
[10/06 19:16:13   1490s] --------------------------------------------------
[10/06 19:16:13   1490s] Inst already optimally sized                33
[10/06 19:16:13   1490s] Route buffering full search disabled        15
[10/06 19:16:13   1490s] Skew would be damaged                       12
[10/06 19:16:13   1490s] Worst violation not improved                 6
[10/06 19:16:13   1490s] --------------------------------------------------
[10/06 19:16:13   1490s] 
[10/06 19:16:13   1490s]     Fixing Skew by cell sizing...
[10/06 19:16:13   1490s] Path optimization required 59 stage delay updates 
[10/06 19:16:13   1490s]     Resized 2 clock insts to decrease delay.
[10/06 19:16:13   1490s] Path optimization required 22 stage delay updates 
[10/06 19:16:13   1490s]     Resized 0 clock insts to increase delay.
[10/06 19:16:13   1490s]     
[10/06 19:16:13   1490s]     PRO Statistics: Fix Skew (cell sizing):
[10/06 19:16:13   1490s]     =======================================
[10/06 19:16:13   1490s]     
[10/06 19:16:13   1490s]     Cell changes by Net Type:
[10/06 19:16:13   1490s]     
[10/06 19:16:13   1490s]     ----------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:13   1490s]     Net Type    Attempted           Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[10/06 19:16:13   1490s]     ----------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:13   1490s]     top                0                   0                    0            0                    0 (0.0%)             0 (0.0%)
[10/06 19:16:13   1490s]     trunk              9 (75.0%)           2 (100.0%)           0            0                    2 (100.0%)           7 (70.0%)
[10/06 19:16:13   1490s]     leaf               3 (25.0%)           0                    0            0                    0 (0.0%)             3 (30.0%)
[10/06 19:16:13   1490s]     ----------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:13   1490s]     Total             12 (100%)            2 (100%)      -            -                           2 (100%)            10 (100%)
[10/06 19:16:13   1490s]     ----------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:13   1490s]     
[10/06 19:16:13   1490s]     Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 2.052um^2 (0.111%)
[10/06 19:16:13   1490s]     Max. move: 3.696um(proc0/rf0/u0/u0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A35ccf {Ccopt::ClockTree::ClockDriver at 0x7f645e54a0c8, uid:A35ccf, a ccl_a CLKBUFX8 at (669.200,647.520) in powerdomain auto-default in usermodule module proc0/rf0/u0/u0 in clock tree my_clk} and 8 others), Min. move: 0.000um, Avg. move: 0.307um
[10/06 19:16:13   1490s]     
[10/06 19:16:13   1490s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[10/06 19:16:13   1490s]       cell counts      : b=319, i=0, icg=36, nicg=0, l=2, total=357
[10/06 19:16:13   1490s]       cell areas       : b=1537.974um^2, i=0.000um^2, icg=312.930um^2, nicg=0.000um^2, l=6.156um^2, total=1857.060um^2
[10/06 19:16:13   1490s]       cell capacitance : b=0.652pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.677pF
[10/06 19:16:13   1490s]       sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:16:13   1490s]       wire capacitance : top=0.000pF, trunk=1.332pF, leaf=6.424pF, total=7.756pF
[10/06 19:16:13   1490s]       wire lengths     : top=0.000um, trunk=14442.130um, leaf=62042.440um, total=76484.570um
[10/06 19:16:13   1490s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing:
[10/06 19:16:13   1490s]       Remaining Transition : {count=33, worst=[0.138ns, 0.135ns, 0.134ns, 0.134ns, 0.134ns, 0.133ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.026ns sd=0.052ns sum=0.855ns
[10/06 19:16:13   1490s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[10/06 19:16:13   1490s]       Trunk : target=0.104ns count=88 avg=0.060ns sd=0.028ns min=0.000ns max=0.104ns {2 <= 0.021ns, 32 <= 0.042ns, 12 <= 0.062ns, 20 <= 0.083ns, 21 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:16:13   1490s]       Leaf  : target=0.104ns count=273 avg=0.097ns sd=0.024ns min=0.023ns max=0.242ns {2 <= 0.042ns, 5 <= 0.062ns, 26 <= 0.083ns, 208 <= 0.104ns} {26 <= 0.109ns, 6 > 0.109ns}
[10/06 19:16:13   1490s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[10/06 19:16:13   1490s]        Bufs: CLKBUFX12: 247 CLKBUFX8: 72 
[10/06 19:16:13   1490s]        ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 2 TLATNTSCAX12: 2 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 7 TLATNTSCAX2: 10 
[10/06 19:16:13   1490s]      Logics: MX2X2: 2 
[10/06 19:16:13   1490s]     Primary reporting skew group PostConditioning after skew fixing by cell sizing:
[10/06 19:16:13   1490s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.051, max=1.142, avg=1.097, sd=0.026], skew [0.091 vs 0.085*], 98.3% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:13   1490s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[10/06 19:16:13   1490s]       skew_group my_clk/functional_func_slow_max: insertion delay [min=1.051, max=1.142, avg=1.097, sd=0.026], skew [0.091 vs 0.085*], 98.3% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:13   1490s]       skew_group test_clk/functional_func_slow_max: insertion delay [min=0.823, max=0.914, avg=0.869, sd=0.026], skew [0.091 vs 0.084*], 97.8% {0.826, 0.911} (wid=0.035 ws=0.024) (gid=0.898 gs=0.094)
[10/06 19:16:13   1490s]     Clock network insertion delays are now [0.823ns, 1.142ns] average 1.097ns std.dev 0.026ns
[10/06 19:16:13   1490s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.5 real=0:00:00.5)
[10/06 19:16:13   1490s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:13   1490s] UM:                                                                   Fixing Skew by cell sizing
[10/06 19:16:13   1490s]     Reconnecting optimized routes...
[10/06 19:16:13   1491s]     Reset timing graph...
[10/06 19:16:13   1491s] Ignoring AAE DB Resetting ...
[10/06 19:16:13   1491s]     Reset timing graph done.
[10/06 19:16:13   1491s]     Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
[10/06 19:16:13   1491s]     Leaving CCOpt scope - ClockRefiner...
[10/06 19:16:13   1491s] EdiLegalizer::Interface::Instance
[10/06 19:16:13   1491s] EdiLegalizer::Interface::Instance done runtime = 0
[10/06 19:16:13   1491s] EdiLegalizer::Interface::Deactivate
[10/06 19:16:13   1491s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:16:13   1491s] EdiLegalizer::Interface::Deactivate done runtime = 0.04
[10/06 19:16:13   1491s]     Performing Single Pass Refine Place.
[10/06 19:16:14   1491s] #spOpts: N=45 
[10/06 19:16:14   1491s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2513.3MB).
[10/06 19:16:14   1491s] *** Starting refinePlace (0:24:51 mem=2513.3M) ***
[10/06 19:16:14   1491s] Total net bbox length = 1.207e+06 (6.845e+05 5.221e+05) (ext = 7.757e+04)
[10/06 19:16:14   1491s] Info: 357 insts are soft-fixed.
[10/06 19:16:14   1491s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:16:14   1491s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:16:14   1491s] Starting refinePlace ...
[10/06 19:16:14   1491s] default core: bins with density >  0.75 = 0.326 % ( 7 / 2145 )
[10/06 19:16:14   1491s] Density distribution unevenness ratio = 22.740%
[10/06 19:16:14   1491s]   Spread Effort: high, standalone mode, useDDP on.
[10/06 19:16:14   1491s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2513.3MB) @(0:24:51 - 0:24:51).
[10/06 19:16:14   1491s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:16:14   1491s] wireLenOptFixPriorityInst 11531 inst fixed
[10/06 19:16:14   1491s] Move report: legalization moves 15 insts, mean move: 1.23 um, max move: 2.20 um
[10/06 19:16:14   1491s] 	Max move on inst (proc0/rf0/u0/u0/g228873): (787.20, 450.87) --> (785.00, 450.87)
[10/06 19:16:14   1491s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2513.3MB) @(0:24:52 - 0:24:52).
[10/06 19:16:14   1491s] Move report: Detail placement moves 15 insts, mean move: 1.23 um, max move: 2.20 um
[10/06 19:16:14   1491s] 	Max move on inst (proc0/rf0/u0/u0/g228873): (787.20, 450.87) --> (785.00, 450.87)
[10/06 19:16:14   1491s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2513.3MB
[10/06 19:16:14   1491s] Statistics of distance of Instance movement in refine placement:
[10/06 19:16:14   1491s]   maximum (X+Y) =         2.20 um
[10/06 19:16:14   1491s]   inst (proc0/rf0/u0/u0/g228873) with max move: (787.2, 450.87) -> (785, 450.87)
[10/06 19:16:14   1491s]   mean    (X+Y) =         1.23 um
[10/06 19:16:14   1491s] Summary Report:
[10/06 19:16:14   1491s] Instances move: 15 (out of 36055 movable)
[10/06 19:16:14   1491s] Instances flipped: 0
[10/06 19:16:14   1491s] Mean displacement: 1.23 um
[10/06 19:16:14   1491s] Max displacement: 2.20 um (Instance: proc0/rf0/u0/u0/g228873) (787.2, 450.87) -> (785, 450.87)
[10/06 19:16:14   1491s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: MX2XL
[10/06 19:16:14   1491s] 	Violation at original loc: Placement Blockage Violation
[10/06 19:16:14   1491s] Total instances moved : 15
[10/06 19:16:14   1491s] Total net bbox length = 1.207e+06 (6.845e+05 5.221e+05) (ext = 7.757e+04)
[10/06 19:16:14   1491s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2513.3MB
[10/06 19:16:14   1491s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2513.3MB) @(0:24:51 - 0:24:52).
[10/06 19:16:14   1491s] *** Finished refinePlace (0:24:52 mem=2513.3M) ***
[10/06 19:16:14   1491s]     Moved 0 and flipped 0 of 11894 clock instance(s) during refinement.
[10/06 19:16:14   1491s]     The largest move was 0 microns for .
[10/06 19:16:14   1491s] Moved 0 and flipped 0 of 357 clock instances (excluding sinks) during refinement
[10/06 19:16:14   1491s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[10/06 19:16:14   1491s] Moved 0 and flipped 0 of 11537 clock sinks during refinement.
[10/06 19:16:14   1491s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[10/06 19:16:14   1491s] EdiLegalizer::Interface::Instance
[10/06 19:16:14   1491s] EdiLegalizer::Interface::Instance done runtime = 0
[10/06 19:16:14   1491s] EdiLegalizer::Interface::Reactivate
[10/06 19:16:14   1491s] EdiLegalizer::Interface::Activate
[10/06 19:16:14   1491s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:16:14   1491s] #spOpts: N=45 
[10/06 19:16:14   1491s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2513.3MB).
[10/06 19:16:14   1491s] EdiLegalizer::Interface::Activate done runtime = 0.19
[10/06 19:16:14   1491s] EdiLegalizer::Interface::Reactivate done runtime = 0.19
[10/06 19:16:14   1491s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.7)
[10/06 19:16:14   1491s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:14   1491s] UM:                                                                   Leaving CCOpt scope - ClockRefiner
[10/06 19:16:14   1491s]     Set dirty flag on 121 insts, 213 nets
[10/06 19:16:14   1491s]     Leaving CCOpt scope - extractRC...
[10/06 19:16:14   1491s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[10/06 19:16:14   1491s] Extraction called for design 'leon' of instances=36060 and nets=51031 using extraction engine 'preRoute' .
[10/06 19:16:14   1491s] PreRoute RC Extraction called for design leon.
[10/06 19:16:14   1491s] RC Extraction called in multi-corner(2) mode.
[10/06 19:16:14   1491s] RCMode: PreRoute
[10/06 19:16:14   1491s]       RC Corner Indexes            0       1   
[10/06 19:16:14   1491s] Capacitance Scaling Factor   : 1.10066 1.10066 
[10/06 19:16:14   1491s] Resistance Scaling Factor    : 1.34236 1.34236 
[10/06 19:16:14   1491s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[10/06 19:16:14   1491s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[10/06 19:16:14   1491s] Shrink Factor                : 1.00000
[10/06 19:16:14   1491s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/06 19:16:14   1491s] Using capacitance table file ...
[10/06 19:16:14   1492s] Updating RC grid for preRoute extraction ...
[10/06 19:16:14   1492s] Initializing multi-corner capacitance tables ... 
[10/06 19:16:15   1492s] Initializing multi-corner resistance tables ...
[10/06 19:16:15   1492s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2450.289M)
[10/06 19:16:15   1492s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[10/06 19:16:15   1492s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.8)
[10/06 19:16:15   1492s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:15   1492s] UM:                                                                   Leaving CCOpt scope - extractRC
[10/06 19:16:15   1492s]   PostConditioning done.
[10/06 19:16:15   1492s] Net route status summary:
[10/06 19:16:15   1492s]   Clock:       360 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=360, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[10/06 19:16:15   1492s]   Non-clock: 50671 (unrouted=14374, trialRouted=36297, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=14372, (crossesIlmBounday AND tooFewTerms=0)])
[10/06 19:16:15   1492s]   Update timing and DAG stats after post-conditioning...
[10/06 19:16:15   1492s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[10/06 19:16:15   1492s] End AAE Lib Interpolated Model. (MEM=2450.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:16:15   1493s]   Clock DAG stats after post-conditioning:
[10/06 19:16:15   1493s]     cell counts      : b=319, i=0, icg=36, nicg=0, l=2, total=357
[10/06 19:16:15   1493s]     cell areas       : b=1537.974um^2, i=0.000um^2, icg=312.930um^2, nicg=0.000um^2, l=6.156um^2, total=1857.060um^2
[10/06 19:16:15   1493s]     cell capacitance : b=0.652pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.677pF
[10/06 19:16:15   1493s]     sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:16:15   1493s]     wire capacitance : top=0.000pF, trunk=1.332pF, leaf=6.425pF, total=7.757pF
[10/06 19:16:15   1493s]     wire lengths     : top=0.000um, trunk=14551.180um, leaf=62103.580um, total=76654.760um
[10/06 19:16:15   1493s]   Clock DAG net violations after post-conditioning:
[10/06 19:16:15   1493s]     Remaining Transition : {count=33, worst=[0.138ns, 0.135ns, 0.134ns, 0.134ns, 0.134ns, 0.133ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.026ns sd=0.052ns sum=0.855ns
[10/06 19:16:15   1493s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[10/06 19:16:15   1493s]     Trunk : target=0.104ns count=88 avg=0.060ns sd=0.028ns min=0.000ns max=0.104ns {2 <= 0.021ns, 32 <= 0.042ns, 12 <= 0.062ns, 20 <= 0.083ns, 21 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:16:15   1493s]     Leaf  : target=0.104ns count=273 avg=0.097ns sd=0.024ns min=0.023ns max=0.242ns {2 <= 0.042ns, 5 <= 0.062ns, 26 <= 0.083ns, 208 <= 0.104ns} {26 <= 0.109ns, 6 > 0.109ns}
[10/06 19:16:15   1493s]   Clock DAG library cell distribution after post-conditioning {count}:
[10/06 19:16:15   1493s]      Bufs: CLKBUFX12: 247 CLKBUFX8: 72 
[10/06 19:16:15   1493s]      ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 2 TLATNTSCAX12: 2 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 7 TLATNTSCAX2: 10 
[10/06 19:16:15   1493s]    Logics: MX2X2: 2 
[10/06 19:16:16   1493s]   Primary reporting skew group after post-conditioning:
[10/06 19:16:16   1493s]     skew_group my_clk/functional_func_slow_max: insertion delay [min=1.051, max=1.143, avg=1.097, sd=0.026], skew [0.091 vs 0.085*], 98.3% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:16   1493s]   Skew group summary after post-conditioning:
[10/06 19:16:16   1493s]     skew_group my_clk/functional_func_slow_max: insertion delay [min=1.051, max=1.143, avg=1.097, sd=0.026], skew [0.091 vs 0.085*], 98.3% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:16   1493s]     skew_group test_clk/functional_func_slow_max: insertion delay [min=0.823, max=0.914, avg=0.869, sd=0.026], skew [0.091 vs 0.084*], 97.8% {0.826, 0.911} (wid=0.035 ws=0.024) (gid=0.898 gs=0.094)
[10/06 19:16:16   1493s]   Clock network insertion delays are now [0.823ns, 1.143ns] average 1.097ns std.dev 0.026ns
[10/06 19:16:16   1493s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:06.5 real=0:00:06.4)
[10/06 19:16:16   1493s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:16   1493s] UM:                                                                   CCOpt::Phase::PostConditioning
[10/06 19:16:16   1493s]   Post-balance tidy up or trial balance steps...
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   Clock DAG stats at end of CTS:
[10/06 19:16:16   1493s]   ==============================
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   --------------------------------------------------------------
[10/06 19:16:16   1493s]   Cell type                     Count    Area        Capacitance
[10/06 19:16:16   1493s]   --------------------------------------------------------------
[10/06 19:16:16   1493s]   Buffers                        319     1537.974       0.652
[10/06 19:16:16   1493s]   Inverters                        0        0.000       0.000
[10/06 19:16:16   1493s]   Integrated Clock Gates          36      312.930       0.022
[10/06 19:16:16   1493s]   Non-Integrated Clock Gates       0        0.000       0.000
[10/06 19:16:16   1493s]   Clock Logic                      2        6.156       0.003
[10/06 19:16:16   1493s]   All                            357     1857.060       0.677
[10/06 19:16:16   1493s]   --------------------------------------------------------------
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   Clock DAG wire lengths at end of CTS:
[10/06 19:16:16   1493s]   =====================================
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   --------------------
[10/06 19:16:16   1493s]   Type     Wire Length
[10/06 19:16:16   1493s]   --------------------
[10/06 19:16:16   1493s]   Top           0.000
[10/06 19:16:16   1493s]   Trunk     14551.180
[10/06 19:16:16   1493s]   Leaf      62103.580
[10/06 19:16:16   1493s]   Total     76654.760
[10/06 19:16:16   1493s]   --------------------
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   Clock DAG capacitances at end of CTS:
[10/06 19:16:16   1493s]   =====================================
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   ---------------------------------
[10/06 19:16:16   1493s]   Type     Gate     Wire     Total
[10/06 19:16:16   1493s]   ---------------------------------
[10/06 19:16:16   1493s]   Top      0.000    0.000     0.000
[10/06 19:16:16   1493s]   Trunk    0.677    1.332     2.009
[10/06 19:16:16   1493s]   Leaf     7.202    6.425    13.627
[10/06 19:16:16   1493s]   Total    7.880    7.757    15.636
[10/06 19:16:16   1493s]   ---------------------------------
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   Clock DAG sink capacitances at end of CTS:
[10/06 19:16:16   1493s]   ==========================================
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   --------------------------------------------------------
[10/06 19:16:16   1493s]   Count    Total    Average    Std. Dev.    Min      Max
[10/06 19:16:16   1493s]   --------------------------------------------------------
[10/06 19:16:16   1493s]   11537    7.202     0.001       0.003      0.001    0.150
[10/06 19:16:16   1493s]   --------------------------------------------------------
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   Clock DAG net violations at end of CTS:
[10/06 19:16:16   1493s]   =======================================
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[10/06 19:16:16   1493s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   Remaining Transition    ns        33       0.026       0.052      0.855    [0.138, 0.135, 0.134, 0.134, 0.134, 0.133, 0.003, 0.003, 0.003, 0.003, ...]
[10/06 19:16:16   1493s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   Clock DAG primary half-corner transition distribution at end of CTS:
[10/06 19:16:16   1493s]   ====================================================================
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
[10/06 19:16:16   1493s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   Trunk       0.104       88      0.060       0.028      0.000    0.104    {2 <= 0.021ns, 32 <= 0.042ns, 12 <= 0.062ns, 20 <= 0.083ns, 21 <= 0.104ns}    {1 <= 0.109ns}
[10/06 19:16:16   1493s]   Leaf        0.104      273      0.097       0.024      0.023    0.242    {2 <= 0.042ns, 5 <= 0.062ns, 26 <= 0.083ns, 208 <= 0.104ns}                   {26 <= 0.109ns, 6 > 0.109ns}
[10/06 19:16:16   1493s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   Clock DAG library cell distribution at end of CTS:
[10/06 19:16:16   1493s]   ==================================================
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   ---------------------------------------------
[10/06 19:16:16   1493s]   Name            Type      Inst     Inst Area 
[10/06 19:16:16   1493s]                             Count    (um^2)
[10/06 19:16:16   1493s]   ---------------------------------------------
[10/06 19:16:16   1493s]   CLKBUFX12       buffer     247      1267.110
[10/06 19:16:16   1493s]   CLKBUFX8        buffer      72       270.864
[10/06 19:16:16   1493s]   TLATNTSCAX20    icg          4        60.192
[10/06 19:16:16   1493s]   TLATNTSCAX16    icg          2        25.992
[10/06 19:16:16   1493s]   TLATNTSCAX12    icg          2        21.888
[10/06 19:16:16   1493s]   TLATNTSCAX8     icg          6        53.352
[10/06 19:16:16   1493s]   TLATNTSCAX6     icg          2        17.100
[10/06 19:16:16   1493s]   TLATNTSCAX4     icg          3        21.546
[10/06 19:16:16   1493s]   TLATNTSCAX3     icg          7        47.880
[10/06 19:16:16   1493s]   TLATNTSCAX2     icg         10        64.980
[10/06 19:16:16   1493s]   MX2X2           logic        2         6.156
[10/06 19:16:16   1493s]   ---------------------------------------------
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   Primary reporting skew group summary at end of CTS:
[10/06 19:16:16   1493s]   ===================================================
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   Half-corner            Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[10/06 19:16:16   1493s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   slow_max:setup.late    my_clk/functional_func_slow_max    1.051     1.143     0.091    0.085*           0.020           0.006           1.097        0.026     98.3% {1.053, 1.138}
[10/06 19:16:16   1493s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   Skew group summary at end of CTS:
[10/06 19:16:16   1493s]   =================================
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   Half-corner            Skew Group                           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[10/06 19:16:16   1493s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   slow_max:setup.late    my_clk/functional_func_slow_max      1.051     1.143     0.091    0.085*           0.020           0.006           1.097        0.026     98.3% {1.053, 1.138}
[10/06 19:16:16   1493s]   slow_max:setup.late    test_clk/functional_func_slow_max    0.823     0.914     0.091    0.084*           0.024           0.006           0.869        0.026     97.8% {0.826, 0.911}
[10/06 19:16:16   1493s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   Min/max skew group path pins for unmet skew targets:
[10/06 19:16:16   1493s]   ====================================================
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   --------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   Half-corner            Skew Group                           Min/Max    Delay    Pin
[10/06 19:16:16   1493s]   --------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   slow_max:setup.late    my_clk/functional_func_slow_max      Min        1.051    proc0/rf0/u0/u0/rfd_reg_20_20/DFF/CK
[10/06 19:16:16   1493s]   slow_max:setup.late    my_clk/functional_func_slow_max      Max        1.143    proc0/rf0/u0/u1/rfd_reg_44_27/DFF/CK
[10/06 19:16:16   1493s]   slow_max:setup.late    test_clk/functional_func_slow_max    Min        0.823    proc0/rf0/u0/u0/rfd_reg_20_20/DFF/CK
[10/06 19:16:16   1493s]   slow_max:setup.late    test_clk/functional_func_slow_max    Max        0.914    proc0/rf0/u0/u1/rfd_reg_44_27/DFF/CK
[10/06 19:16:16   1493s]   --------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1493s]   
[10/06 19:16:16   1493s]   Clock network insertion delays are now [0.823ns, 1.143ns] average 1.097ns std.dev 0.026ns
[10/06 19:16:16   1494s]   
[10/06 19:16:16   1494s]   Found a total of 1522 clock tree pins with a slew violation.
[10/06 19:16:16   1494s]   
[10/06 19:16:16   1494s]   Slew violation summary across all clock trees - Top 10 violating pins:
[10/06 19:16:16   1494s]   ======================================================================
[10/06 19:16:16   1494s]   
[10/06 19:16:16   1494s]   Target and measured clock slews (in ns):
[10/06 19:16:16   1494s]   
[10/06 19:16:16   1494s]   ------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1494s]   Half corner          Violation  Slew    Slew      Dont   Ideal  Target         Pin
[10/06 19:16:16   1494s]                        amount     target  achieved  touch  net?   source         
[10/06 19:16:16   1494s]                                                     net?                         
[10/06 19:16:16   1494s]   ------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1494s]   slow_max:setup.late    0.138    0.104    0.242    N      N      auto computed  proc0/cmem0/ddata0/u0/id0/CK
[10/06 19:16:16   1494s]   slow_max:setup.late    0.136    0.104    0.240    N      N      auto computed  proc0/cmem0/ddata0/u0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A360a7/Y
[10/06 19:16:16   1494s]   slow_max:setup.late    0.135    0.104    0.239    N      N      auto computed  proc0/cmem0/itags0/u0/id0/CK1
[10/06 19:16:16   1494s]   slow_max:setup.late    0.134    0.104    0.238    N      N      auto computed  proc0/cmem0/itags0/u0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A3609b/Y
[10/06 19:16:16   1494s]   slow_max:setup.late    0.134    0.104    0.238    N      N      auto computed  proc0/cmem0/itags0/u0/id0/CK2
[10/06 19:16:16   1494s]   slow_max:setup.late    0.134    0.104    0.238    N      N      auto computed  proc0/cmem0/idata0/u0/id0/CK
[10/06 19:16:16   1494s]   slow_max:setup.late    0.134    0.104    0.237    N      N      auto computed  proc0/cmem0/dtags0/u0/id0/CK2
[10/06 19:16:16   1494s]   slow_max:setup.late    0.134    0.104    0.237    N      N      auto computed  proc0/cmem0/itags0/u0/CTS_cmf_BUF_CLOCK_NODE_UID_A36a53/Y
[10/06 19:16:16   1494s]   slow_max:setup.late    0.133    0.104    0.237    N      N      auto computed  proc0/cmem0/dtags0/u0/id0/CK1
[10/06 19:16:16   1494s]   slow_max:setup.late    0.133    0.104    0.237    N      N      auto computed  proc0/cmem0/idata0/u0/CTS_ccl_a_BUF_CLOCK_NODE_UID_A360a4/Y
[10/06 19:16:16   1494s]   ------------------------------------------------------------------------------------------------------------------------------------------
[10/06 19:16:16   1494s]   
[10/06 19:16:16   1494s]   Target sources:
[10/06 19:16:16   1494s]   auto extracted - target was extracted from SDC.
[10/06 19:16:16   1494s]   auto computed - target was computed when balancing trees.
[10/06 19:16:16   1494s]   explicit - target is explicitly set via target_max_trans property.
[10/06 19:16:16   1494s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[10/06 19:16:16   1494s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[10/06 19:16:16   1494s]   
[10/06 19:16:16   1494s]   Found 0 pins on nets marked dont_touch that have slew violations.
[10/06 19:16:16   1494s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[10/06 19:16:16   1494s]   Found 0 pins on nets marked ideal_network that have slew violations.
[10/06 19:16:16   1494s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[10/06 19:16:16   1494s]   
[10/06 19:16:16   1494s]   
[10/06 19:16:16   1494s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.4)
[10/06 19:16:16   1494s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:16   1494s] UM:                                                                   Post-balance tidy up or trial balance steps
[10/06 19:16:16   1494s] Synthesizing clock trees done.
[10/06 19:16:16   1494s] Tidy Up And Update Timing...
[10/06 19:16:16   1494s] Connecting clock gate test enables...
[10/06 19:16:16   1494s] Connecting clock gate test enables done.
[10/06 19:16:17   1494s] External - Set all clocks to propagated mode...
[10/06 19:16:17   1494s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[10/06 19:16:17   1494s]  * The following are in propagated mode:
[10/06 19:16:17   1494s]    - Root pin scan_clk of SDC clock test_clk in view func_slow_max
[10/06 19:16:17   1494s]    - Root pin clk of SDC clock my_clk in view func_slow_max
[10/06 19:16:17   1494s]    - Root pin clk_div_reg/Q of SDC clock div_clk in view func_slow_max
[10/06 19:16:17   1494s]    - Root pin scan_clk of SDC clock test_clk in view func_fast_min
[10/06 19:16:17   1494s]    - Root pin clk of SDC clock my_clk in view func_fast_min
[10/06 19:16:17   1494s]    - Root pin clk_div_reg/Q of SDC clock div_clk in view func_fast_min
[10/06 19:16:17   1494s] 
[10/06 19:16:17   1494s] Setting all clocks to propagated mode.
[10/06 19:16:17   1495s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.8 real=0:00:00.4)
[10/06 19:16:17   1495s] Clock DAG stats after update timingGraph:
[10/06 19:16:17   1495s]   cell counts      : b=319, i=0, icg=36, nicg=0, l=2, total=357
[10/06 19:16:17   1495s]   cell areas       : b=1537.974um^2, i=0.000um^2, icg=312.930um^2, nicg=0.000um^2, l=6.156um^2, total=1857.060um^2
[10/06 19:16:17   1495s]   cell capacitance : b=0.652pF, i=0.000pF, icg=0.022pF, nicg=0.000pF, l=0.003pF, total=0.677pF
[10/06 19:16:17   1495s]   sink capacitance : count=11537, total=7.202pF, avg=0.001pF, sd=0.003pF, min=0.001pF, max=0.150pF
[10/06 19:16:17   1495s]   wire capacitance : top=0.000pF, trunk=1.332pF, leaf=6.425pF, total=7.757pF
[10/06 19:16:17   1495s]   wire lengths     : top=0.000um, trunk=14551.180um, leaf=62103.580um, total=76654.760um
[10/06 19:16:17   1495s] Clock DAG net violations after update timingGraph:
[10/06 19:16:17   1495s]   Remaining Transition : {count=33, worst=[0.138ns, 0.135ns, 0.134ns, 0.134ns, 0.134ns, 0.133ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.026ns sd=0.052ns sum=0.855ns
[10/06 19:16:17   1495s] Clock DAG primary half-corner transition distribution after update timingGraph:
[10/06 19:16:17   1495s]   Trunk : target=0.104ns count=88 avg=0.060ns sd=0.028ns min=0.000ns max=0.104ns {2 <= 0.021ns, 32 <= 0.042ns, 12 <= 0.062ns, 20 <= 0.083ns, 21 <= 0.104ns} {1 <= 0.109ns}
[10/06 19:16:17   1495s]   Leaf  : target=0.104ns count=273 avg=0.097ns sd=0.024ns min=0.023ns max=0.242ns {2 <= 0.042ns, 5 <= 0.062ns, 26 <= 0.083ns, 208 <= 0.104ns} {26 <= 0.109ns, 6 > 0.109ns}
[10/06 19:16:17   1495s] Clock DAG library cell distribution after update timingGraph {count}:
[10/06 19:16:17   1495s]    Bufs: CLKBUFX12: 247 CLKBUFX8: 72 
[10/06 19:16:17   1495s]    ICGs: TLATNTSCAX20: 4 TLATNTSCAX16: 2 TLATNTSCAX12: 2 TLATNTSCAX8: 6 TLATNTSCAX6: 2 TLATNTSCAX4: 3 TLATNTSCAX3: 7 TLATNTSCAX2: 10 
[10/06 19:16:17   1495s]  Logics: MX2X2: 2 
[10/06 19:16:17   1495s] Primary reporting skew group after update timingGraph:
[10/06 19:16:17   1495s]   skew_group my_clk/functional_func_slow_max: insertion delay [min=1.051, max=1.143, avg=1.097, sd=0.026], skew [0.091 vs 0.085*], 98.3% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:17   1495s] Skew group summary after update timingGraph:
[10/06 19:16:17   1495s]   skew_group my_clk/functional_func_slow_max: insertion delay [min=1.051, max=1.143, avg=1.097, sd=0.026], skew [0.091 vs 0.085*], 98.3% {1.053, 1.138} (wid=0.031 ws=0.020) (gid=1.127 gs=0.094)
[10/06 19:16:17   1495s]   skew_group test_clk/functional_func_slow_max: insertion delay [min=0.823, max=0.914, avg=0.869, sd=0.026], skew [0.091 vs 0.084*], 97.8% {0.826, 0.911} (wid=0.035 ws=0.024) (gid=0.898 gs=0.094)
[10/06 19:16:17   1495s] Clock network insertion delays are now [0.823ns, 1.143ns] average 1.097ns std.dev 0.026ns
[10/06 19:16:17   1495s] Logging CTS constraint violations...
[10/06 19:16:18   1495s]   Clock tree div_clk has 3 slew violations.
[10/06 19:16:18   1495s]   Clock tree my_clk has 29 slew violations.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell proc0/cmem0/ddata0/u0/CTS_ccl_a_BUF_my_clk_G1_L9_15 (a lib_cell CLKBUFX12) at (278.000,151.620), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/ddata0/u0/id0/CK with a slew time target of 0.104ns. Achieved a slew time of 0.242ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell proc0/cmem0/itags0/u0/CTS_ccl_a_BUF_my_clk_G1_L9_3 (a lib_cell CLKBUFX12) at (750.800,182.400), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/itags0/u0/id0/CK1 with a slew time target of 0.104ns. Achieved a slew time of 0.239ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell proc0/cmem0/itags0/u0/CTS_cmf_BUF_my_clk_G1_L9_1 (a lib_cell CLKBUFX12) at (719.600,182.400), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/itags0/u0/id0/CK2 with a slew time target of 0.104ns. Achieved a slew time of 0.238ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell proc0/cmem0/idata0/u0/CTS_ccl_a_BUF_my_clk_G1_L9_14 (a lib_cell CLKBUFX12) at (282.000,149.910), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/idata0/u0/id0/CK with a slew time target of 0.104ns. Achieved a slew time of 0.238ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell proc0/cmem0/dtags0/u0/CTS_ccl_a_BUF_my_clk_G1_L9_4 (a lib_cell CLKBUFX12) at (723.600,180.690), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/dtags0/u0/id0/CK2 with a slew time target of 0.104ns. Achieved a slew time of 0.237ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell proc0/cmem0/dtags0/u0/CTS_ccl_a_BUF_my_clk_G1_L9_2 (a lib_cell CLKBUFX12) at (754.800,180.690), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/cmem0/dtags0/u0/id0/CK1 with a slew time target of 0.104ns. Achieved a slew time of 0.237ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 53 slew violations below cell proc0/rf0/u0/u0/CTS_ccl_a_BUF_my_clk_G2_L7_39 (a lib_cell CLKBUFX12) at (758.200,565.440), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u0/rfd_reg_131_2/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.107ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell proc0/rf0/u0/u0/CTS_ccl_a_BUF_my_clk_G2_L7_28 (a lib_cell CLKBUFX12) at (686.400,555.180), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u0/rfd_reg_109_6/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.107ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell proc0/rf0/u0/u1/CTS_ccl_a_BUF_my_clk_G2_L7_83 (a lib_cell CLKBUFX12) at (327.000,613.320), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u1/rfd_reg_28_3/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.107ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell proc0/rf0/u0/u0/CTS_ccl_a_BUF_my_clk_G2_L6_63 (a lib_cell CLKBUFX12) at (818.000,490.200), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u0/rfd_reg_41_1/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.107ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 60 slew violations below cell proc0/rf0/u0/u0/CTS_ccl_a_BUF_my_clk_G2_L6_41 (a lib_cell CLKBUFX12) at (666.200,435.480), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u0/rfd_reg_41_20/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.107ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 60 slew violations below cell proc0/rf0/u0/u1/CTS_ccl_a_BUF_my_clk_G2_L7_96 (a lib_cell CLKBUFX12) at (292.400,606.480), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u1/rfd_reg_17_26/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.106ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 55 slew violations below cell proc0/rf0/u0/u1/CTS_ccl_a_BUF_my_clk_G2_L6_26 (a lib_cell CLKBUFX12) at (228.000,466.260), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u1/rfd_reg_103_14/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.106ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 64 slew violations below cell CTS_ccl_a_BUF_div_clk_G0_L7_9 (a lib_cell CLKBUFX12) at (206.200,356.820), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin ahbsi_out_reg_9_haddr_27/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.106ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 57 slew violations below cell proc0/rf0/u0/u1/CTS_csf_BUF_my_clk_G2_L6_22 (a lib_cell CLKBUFX12) at (336.200,481.650), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u1/rfd_reg_103_28/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.106ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell proc0/rf0/u0/u1/CTS_ccl_a_BUF_my_clk_G2_L7_61 (a lib_cell CLKBUFX12) at (248.000,425.220), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u1/rfd_reg_88_17/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.106ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 58 slew violations below cell proc0/rf0/u0/u1/CTS_ccl_a_BUF_my_clk_G2_L7_78 (a lib_cell CLKBUFX12) at (376.200,592.800), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u1/rfd_reg_17_0/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.106ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 57 slew violations below cell proc0/rf0/u0/u0/CTS_ccl_a_BUF_my_clk_G2_L6_12 (a lib_cell CLKBUFX12) at (635.200,515.850), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u0/rfd_reg_95_9/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.106ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 58 slew violations below cell proc0/rf0/u0/u1/CTS_ccl_a_BUF_my_clk_G2_L7_100 (a lib_cell CLKBUFX12) at (395.800,623.580), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u1/rfd_reg_37_30/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.106ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell proc0/rf0/u0/u0/CTS_ccl_a_BUF_my_clk_G2_L7_40 (a lib_cell CLKBUFX12) at (815.600,551.760), in power domain auto-default with half corner slow_max:setup.late. The worst violation was at the pin proc0/rf0/u0/u0/rfd_reg_118_0/DFF/CK with a slew time target of 0.104ns. Achieved a slew time of 0.106ns.
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1007' for more detail.
[10/06 19:16:18   1495s] **WARN: (EMS-27):	Message (IMPCCOPT-1007) has exceeded the current message display limit of 20.
[10/06 19:16:18   1495s] To increase the message display limit, refer to the product command reference manual.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.084ns for skew group test_clk/functional_func_slow_max in half corner slow_max:setup.late. Achieved skew of 0.091ns.
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1023' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.085ns for skew group my_clk/functional_func_slow_max in half corner slow_max:setup.late. Achieved skew of 0.091ns.
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1023' for more detail.
[10/06 19:16:18   1495s] **WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 1.007ns for skew group my_clk/functional_func_slow_max. Achieved shortest insertion delay of 1.051ns.
[10/06 19:16:18   1495s] Type 'man IMPCCOPT-1026' for more detail.
[10/06 19:16:18   1495s] Logging CTS constraint violations done.
[10/06 19:16:18   1495s] Tidy Up And Update Timing done. (took cpu=0:00:01.6 real=0:00:01.3)
[10/06 19:16:18   1495s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:18   1495s] UM:                                                                   Tidy Up And Update Timing
[10/06 19:16:18   1495s] Runtime done. (took cpu=0:02:23 real=0:01:54)
[10/06 19:16:18   1495s] Runtime Report Coverage % = 99.7
[10/06 19:16:18   1495s] Runtime Summary
[10/06 19:16:18   1495s] ===============
[10/06 19:16:18   1495s] Clock Runtime:  (58%) Core CTS          65.86 (Init 5.69, Construction 27.59, Implementation 20.16, eGRPC 4.17, PostConditioning 4.88, Other 3.37)
[10/06 19:16:18   1495s] Clock Runtime:  (38%) CTS services      43.94 (RefinePlace 3.06, EarlyGlobalClock 2.92, NanoRoute 34.05, ExtractRC 3.91)
[10/06 19:16:18   1495s] Clock Runtime:   (3%) Other CTS          3.42 (Init 1.71, CongRepair 1.29, TimingUpdate 0.42)
[10/06 19:16:18   1495s] Clock Runtime: (100%) Total            113.22
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] Runtime Summary:
[10/06 19:16:18   1495s] ================
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] -------------------------------------------------------------------------------------------------------------------
[10/06 19:16:18   1495s] wall    % time  children  called  name
[10/06 19:16:18   1495s] -------------------------------------------------------------------------------------------------------------------
[10/06 19:16:18   1495s] 113.53  100.00   113.53     0       
[10/06 19:16:18   1495s] 113.53  100.00   113.22     1     Runtime
[10/06 19:16:18   1495s]   0.27    0.24     0.25     1     CCOpt::Phase::Initialization
[10/06 19:16:18   1495s]   0.25    0.22     0.22     1       Check Prerequisites
[10/06 19:16:18   1495s]   0.22    0.20     0.00     1         Leaving CCOpt scope - CheckPlace
[10/06 19:16:18   1495s]   0.00    0.00     0.00     1         External - Set all clocks to propagated mode
[10/06 19:16:18   1495s]   4.03    3.55     3.72     1     CCOpt::Phase::PreparingToBalance
[10/06 19:16:18   1495s]   1.49    1.31     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[10/06 19:16:18   1495s]   0.15    0.13     0.00     1       Legalization setup
[10/06 19:16:18   1495s]   2.08    1.84     0.00     1       Validating CTS configuration
[10/06 19:16:18   1495s]   3.09    2.73     0.00     1     Preparing To Balance
[10/06 19:16:18   1495s]  29.42   25.91    29.35     1     CCOpt::Phase::Construction
[10/06 19:16:18   1495s]  23.49   20.69    23.40     1       Stage::Clustering
[10/06 19:16:18   1495s]  19.23   16.94    18.58     1         Clustering
[10/06 19:16:18   1495s]   0.03    0.02     0.00     1           Initialize for clustering
[10/06 19:16:18   1495s]  13.74   12.10     0.00     1           Bottom-up phase
[10/06 19:16:18   1495s]   4.82    4.24     1.05     1           Legalizing clock trees
[10/06 19:16:18   1495s]   1.05    0.92     0.00     1             Leaving CCOpt scope - ClockRefiner
[10/06 19:16:18   1495s]   4.16    3.67     0.78     1         Update congestion based capacitance
[10/06 19:16:18   1495s]   0.78    0.68     0.00     1           Leaving CCOpt scope - extractRC
[10/06 19:16:18   1495s]   2.72    2.39     2.67     1       Stage::DRV Fixing
[10/06 19:16:18   1495s]   2.32    2.04     0.00     1         Fixing clock tree slew time and max cap violations
[10/06 19:16:18   1495s]   0.35    0.31     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[10/06 19:16:18   1495s]   3.14    2.76     3.00     1       Stage::Insertion Delay Reduction
[10/06 19:16:18   1495s]   0.26    0.23     0.00     1         Removing unnecessary root buffering
[10/06 19:16:18   1495s]   0.26    0.23     0.00     1         Removing unconstrained drivers
[10/06 19:16:18   1495s]   0.31    0.27     0.00     1         Reducing insertion delay 1
[10/06 19:16:18   1495s]   0.70    0.62     0.00     1         Removing longest path buffering
[10/06 19:16:18   1495s]   1.46    1.29     0.00     1         Reducing insertion delay 2
[10/06 19:16:18   1495s]  21.28   18.75    21.17     1     CCOpt::Phase::Implementation
[10/06 19:16:18   1495s]   6.54    5.76     6.44     1       Stage::Reducing Power
[10/06 19:16:18   1495s]   0.53    0.47     0.00     1         Improving clock tree routing
[10/06 19:16:18   1495s]   1.00    0.88     0.00     1         Reducing clock tree power 1
[10/06 19:16:18   1495s]   4.90    4.32     0.00     1         Reducing clock tree power 2
[10/06 19:16:18   1495s]   5.14    4.53     4.71     1       Stage::Balancing
[10/06 19:16:18   1495s]   2.87    2.53     2.62     1         Approximately balancing fragments step
[10/06 19:16:18   1495s]   0.76    0.67     0.00     1           Resolve constraints - Approximately balancing fragments
[10/06 19:16:18   1495s]   0.21    0.18     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[10/06 19:16:18   1495s]   0.17    0.15     0.00     1           Moving gates to improve sub-tree skew
[10/06 19:16:18   1495s]   0.65    0.57     0.00     1           Approximately balancing fragments bottom up
[10/06 19:16:18   1495s]   0.83    0.73     0.00     1           Approximately balancing fragments, wire and cell delays
[10/06 19:16:18   1495s]   0.38    0.34     0.00     1         Improving fragments clock skew
[10/06 19:16:18   1495s]   0.92    0.81     0.59     1         Approximately balancing step
[10/06 19:16:18   1495s]   0.45    0.40     0.00     1           Resolve constraints - Approximately balancing
[10/06 19:16:18   1495s]   0.14    0.12     0.00     1           Approximately balancing, wire and cell delays
[10/06 19:16:18   1495s]   0.27    0.24     0.00     1         Fixing clock tree overload
[10/06 19:16:18   1495s]   0.27    0.24     0.00     1         Approximately balancing paths
[10/06 19:16:18   1495s]   6.45    5.68     2.80     1       Stage::Polishing
[10/06 19:16:18   1495s]   0.77    0.68     0.00     1         Leaving CCOpt scope - extractRC
[10/06 19:16:18   1495s]   0.34    0.30     0.00     1         Merging balancing drivers for power
[10/06 19:16:18   1495s]   0.40    0.36     0.00     1         Improving clock skew
[10/06 19:16:18   1495s]   1.01    0.89     0.00     1         Reducing clock tree power 3
[10/06 19:16:18   1495s]   0.27    0.24     0.00     1         Improving insertion delay
[10/06 19:16:18   1495s]   3.04    2.68     0.36     1       Stage::Updating netlist
[10/06 19:16:18   1495s]   0.36    0.32     0.00     1         Leaving CCOpt scope - ClockRefiner
[10/06 19:16:18   1495s]   7.33    6.45     6.37     1     CCOpt::Phase::eGRPC
[10/06 19:16:18   1495s]   1.81    1.59     1.42     1       Leaving CCOpt scope - Routing Tools
[10/06 19:16:18   1495s]   1.42    1.25     0.00     1         Early Global Route - eGR only step
[10/06 19:16:18   1495s]   0.78    0.69     0.00     1       Leaving CCOpt scope - extractRC
[10/06 19:16:18   1495s]   0.27    0.24     0.00     1       Reset bufferability constraints
[10/06 19:16:18   1495s]   0.44    0.39     0.03     1       Moving buffers
[10/06 19:16:18   1495s]   0.03    0.03     0.00     1         Violation analysis
[10/06 19:16:18   1495s]   0.47    0.41     0.00     1       Recomputing CTS skew targets
[10/06 19:16:18   1495s]   0.95    0.83     0.14     1       Initial Pass of Downsizing Clock Tree Cells
[10/06 19:16:18   1495s]   0.08    0.07     0.00     1         Artificially removing long paths
[10/06 19:16:18   1495s]   0.06    0.05     0.00     1         Reverting Artificially removing long paths
[10/06 19:16:18   1495s]   0.37    0.32     0.00     1       Fixing DRVs
[10/06 19:16:18   1495s]   0.07    0.06     0.00     1       Reconnecting optimized routes
[10/06 19:16:18   1495s]   0.27    0.24     0.00     1       Violation analysis
[10/06 19:16:18   1495s]   0.95    0.84     0.00     1       Leaving CCOpt scope - ClockRefiner
[10/06 19:16:18   1495s]  39.72   34.98    38.90     1     CCOpt::Phase::Routing
[10/06 19:16:18   1495s]   0.67    0.59     0.00     1       Update timing and DAG stats before routing clock trees
[10/06 19:16:18   1495s]  37.44   32.98    36.84     1       Leaving CCOpt scope - Routing Tools
[10/06 19:16:18   1495s]   1.50    1.32     0.00     1         Early Global Route - eGR->NR step
[10/06 19:16:18   1495s]  34.05   30.00     0.00     1         NanoRoute
[10/06 19:16:18   1495s]   1.29    1.14     0.00     1         Congestion Repair
[10/06 19:16:18   1495s]   0.79    0.69     0.00     1       Leaving CCOpt scope - extractRC
[10/06 19:16:18   1495s]   6.37    5.61     5.39     1     CCOpt::Phase::PostConditioning
[10/06 19:16:18   1495s]   0.00    0.00     0.00     1       Reset bufferability constraints
[10/06 19:16:18   1495s]   0.77    0.68     0.00     1       Upsizing to fix DRVs
[10/06 19:16:18   1495s]   0.60    0.52     0.00     1       Recomputing CTS skew targets
[10/06 19:16:18   1495s]   0.35    0.31     0.00     1       Fixing DRVs
[10/06 19:16:18   1495s]   1.49    1.31     0.00     1       Buffering to fix DRVs
[10/06 19:16:18   1495s]   0.46    0.41     0.00     1       Fixing Skew by cell sizing
[10/06 19:16:18   1495s]   0.23    0.20     0.00     1       Reconnecting optimized routes
[10/06 19:16:18   1495s]   0.70    0.61     0.00     1       Leaving CCOpt scope - ClockRefiner
[10/06 19:16:18   1495s]   0.79    0.70     0.00     1       Leaving CCOpt scope - extractRC
[10/06 19:16:18   1495s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[10/06 19:16:18   1495s]   0.42    0.37     0.00     1     Post-balance tidy up or trial balance steps
[10/06 19:16:18   1495s]   1.29    1.14     0.42     1     Tidy Up And Update Timing
[10/06 19:16:18   1495s]   0.42    0.37     0.00     1       External - Set all clocks to propagated mode
[10/06 19:16:18   1495s] -------------------------------------------------------------------------------------------------------------------
[10/06 19:16:18   1495s] 
[10/06 19:16:18   1495s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[10/06 19:16:18   1495s] EdiLegalizer::Interface::Release
[10/06 19:16:18   1495s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/06 19:16:18   1495s] EdiLegalizer::Interface::Release done runtime = 0.11
[10/06 19:16:18   1495s] Synthesizing clock trees with CCOpt done.
[10/06 19:16:18   1495s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:18   1495s] UM:                                                                   cts
[10/06 19:16:18   1495s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/06 19:16:18   1495s] Type 'man IMPSP-9025' for more detail.
[10/06 19:16:18   1495s] Set place::cacheFPlanSiteMark to 0
[10/06 19:16:18   1495s] (ccopt_design): dumping clock statistics to metric
[10/06 19:16:18   1495s] Ignoring AAE DB Resetting ...
[10/06 19:16:18   1495s] Updating timing graph...
[10/06 19:16:18   1495s]   
[10/06 19:16:18   1495s]   Leaving CCOpt scope - BuildTimeGraph...
[10/06 19:16:18   1496s] #################################################################################
[10/06 19:16:18   1496s] # Design Stage: PreRoute
[10/06 19:16:18   1496s] # Design Name: leon
[10/06 19:16:18   1496s] # Design Mode: 45nm
[10/06 19:16:18   1496s] # Analysis Mode: MMMC OCV 
[10/06 19:16:18   1496s] # Parasitics Mode: No SPEF/RCDB
[10/06 19:16:18   1496s] # Signoff Settings: SI On 
[10/06 19:16:18   1496s] #################################################################################
[10/06 19:16:18   1496s] Topological Sorting (REAL = 0:00:00.0, MEM = 2515.5M, InitMEM = 2526.4M)
[10/06 19:16:19   1496s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
[10/06 19:16:19   1496s] Calculate early delays in OCV mode...
[10/06 19:16:19   1496s] Calculate late delays in OCV mode...
[10/06 19:16:19   1496s] Start delay calculation (fullDC) (2 T). (MEM=2515.49)
[10/06 19:16:19   1496s] End AAE Lib Interpolated Model. (MEM=2540.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:16:20   1500s] Total number of fetched objects 36786
[10/06 19:16:21   1500s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[10/06 19:16:21   1500s] End delay calculation. (MEM=2597.58 CPU=0:00:03.0 REAL=0:00:02.0)
[10/06 19:16:21   1500s] End delay calculation (fullDC). (MEM=2597.58 CPU=0:00:03.8 REAL=0:00:02.0)
[10/06 19:16:21   1500s] *** CDM Built up (cpu=0:00:04.6  real=0:00:03.0  mem= 2597.6M) ***
[10/06 19:16:21   1500s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:04.8 real=0:00:02.8)
[10/06 19:16:21   1500s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:21   1500s] UM:                                                                   Leaving CCOpt scope - BuildTimeGraph
[10/06 19:16:21   1500s] Updating timing graph done.
[10/06 19:16:21   1500s] Updating latch analysis...
[10/06 19:16:21   1500s]   Leaving CCOpt scope - Updating latch analysis...
[10/06 19:16:21   1501s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.7 real=0:00:00.7)
[10/06 19:16:21   1501s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:21   1501s] UM:                                                                   Leaving CCOpt scope - Updating latch analysis
[10/06 19:16:21   1501s] Updating latch analysis done.
[10/06 19:16:21   1501s] End AAE Lib Interpolated Model. (MEM=2593.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:16:23   1502s] UM: Capturing floorplan image ...
[10/06 19:16:23   1502s] [hotspot] +------------+---------------+---------------+
[10/06 19:16:23   1502s] [hotspot] |            |   max hotspot | total hotspot |
[10/06 19:16:23   1502s] [hotspot] +------------+---------------+---------------+
[10/06 19:16:23   1502s] [hotspot] | normalized |          0.00 |          0.00 |
[10/06 19:16:23   1502s] [hotspot] +------------+---------------+---------------+
[10/06 19:16:23   1502s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/06 19:16:23   1502s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/06 19:16:23   1502s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:16:23   1502s] UM:                                                                   ccopt_design
[10/06 19:16:23   1503s] 
[10/06 19:16:23   1503s] *** Summary of all messages that are not suppressed in this session:
[10/06 19:16:23   1503s] Severity  ID               Count  Summary                                  
[10/06 19:16:23   1503s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/06 19:16:23   1503s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[10/06 19:16:23   1503s] WARNING   IMPCCOPT-1059        3  %s%s from %s to %s.                      
[10/06 19:16:23   1503s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[10/06 19:16:23   1503s] WARNING   IMPCCOPT-2227        1  The spec %s won't be used.               
[10/06 19:16:23   1503s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[10/06 19:16:23   1503s] WARNING   IMPCCOPT-1007       32  Did not meet the max transition constrai...
[10/06 19:16:23   1503s] WARNING   IMPCCOPT-1023        2  Did not meet the skew target of %s       
[10/06 19:16:23   1503s] WARNING   IMPTCM-77           21  Option "%s" for command %s is obsolete a...
[10/06 19:16:23   1503s] *** Message Summary: 72 warning(s), 0 error(s)
[10/06 19:16:23   1503s] 
[10/06 19:16:23   1503s] #% End ccopt_design (date=10/06 19:16:23, total cpu=0:02:30, real=0:01:59, peak res=2145.8M, current mem=2115.4M)
[10/06 19:20:14   1554s] <CMD> saveDesign DBS/ctc.enc
[10/06 19:20:14   1554s] #% Begin save design ... (date=10/06 19:20:14, mem=2115.4M)
[10/06 19:20:15   1555s] % Begin Save clock tree specification data ... (date=10/06 19:20:15, mem=2116.2M)
[10/06 19:20:15   1555s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/06 19:20:15   1555s] Redoing specifyClockTree ...
[10/06 19:20:15   1555s] Checking spec file integrity...
[10/06 19:20:15   1555s] % End Save clock tree specification data ... (date=10/06 19:20:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=2116.2M, current mem=2116.2M)
[10/06 19:20:15   1555s] % Begin Save netlist data ... (date=10/06 19:20:15, mem=2116.2M)
[10/06 19:20:15   1555s] Writing Binary DB to DBS/ctc.enc.dat/leon.v.bin in single-threaded mode...
[10/06 19:20:15   1555s] % End Save netlist data ... (date=10/06 19:20:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=2116.2M, current mem=2116.2M)
[10/06 19:20:15   1555s] % Begin Save AAE data ... (date=10/06 19:20:15, mem=2116.2M)
[10/06 19:20:15   1555s] Saving AAE Data ...
[10/06 19:20:15   1555s] % End Save AAE data ... (date=10/06 19:20:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=2116.2M, current mem=2116.2M)
[10/06 19:20:15   1555s] % Begin Save clock tree data ... (date=10/06 19:20:15, mem=2116.3M)
[10/06 19:20:15   1555s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/06 19:20:15   1555s] Saving clock tree spec file 'DBS/ctc.enc.dat/leon.ctstch' ...
[10/06 19:20:15   1555s] % End Save clock tree data ... (date=10/06 19:20:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=2116.3M, current mem=2116.3M)
[10/06 19:20:15   1555s] Saving preference file DBS/ctc.enc.dat/gui.pref.tcl ...
[10/06 19:20:16   1555s] Saving mode setting ...
[10/06 19:20:16   1555s] Saving global file ...
[10/06 19:20:16   1555s] % Begin Save floorplan data ... (date=10/06 19:20:16, mem=2117.1M)
[10/06 19:20:16   1555s] Saving floorplan file ...
[10/06 19:20:16   1555s] % End Save floorplan data ... (date=10/06 19:20:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=2117.1M, current mem=2117.1M)
[10/06 19:20:16   1555s] Saving Drc markers ...
[10/06 19:20:16   1555s] ... No Drc file written since there is no markers found.
[10/06 19:20:16   1555s] % Begin Save placement data ... (date=10/06 19:20:16, mem=2117.1M)
[10/06 19:20:16   1555s] ** Saving stdCellPlacement_binary (version# 1) ...
[10/06 19:20:16   1555s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2593.3M) ***
[10/06 19:20:16   1555s] % End Save placement data ... (date=10/06 19:20:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2117.1M, current mem=2117.0M)
[10/06 19:20:16   1555s] % Begin Save routing data ... (date=10/06 19:20:16, mem=2117.0M)
[10/06 19:20:16   1555s] Saving route file ...
[10/06 19:20:17   1556s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2593.3M) ***
[10/06 19:20:17   1556s] % End Save routing data ... (date=10/06 19:20:17, total cpu=0:00:00.4, real=0:00:01.0, peak res=2117.0M, current mem=2117.0M)
[10/06 19:20:17   1556s] Saving property file DBS/ctc.enc.dat/leon.prop
[10/06 19:20:17   1556s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2593.3M) ***
[10/06 19:20:17   1556s] #Saving pin access info...
[10/06 19:20:17   1556s] #
[10/06 19:20:17   1556s] % Begin Save power constraints data ... (date=10/06 19:20:17, mem=2117.0M)
[10/06 19:20:17   1556s] % End Save power constraints data ... (date=10/06 19:20:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=2117.0M, current mem=2117.0M)
[10/06 19:20:17   1556s] **ERROR: (IMPIMEX-7003):	QX library database NULL in the config file not found. File not copied to the testcase directory.
[10/06 19:20:17   1556s] **ERROR: (IMPIMEX-7003):	QX Config File NULL in the config file not found. File not copied to the testcase directory.
[10/06 19:20:18   1556s] Generated self-contained design ctc.enc.dat
[10/06 19:20:18   1556s] #% End save design ... (date=10/06 19:20:18, total cpu=0:00:02.5, real=0:00:04.0, peak res=2117.1M, current mem=2084.9M)
[10/06 19:20:18   1556s] 
[10/06 19:20:18   1556s] *** Summary of all messages that are not suppressed in this session:
[10/06 19:20:18   1556s] Severity  ID               Count  Summary                                  
[10/06 19:20:18   1556s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[10/06 19:20:18   1556s] ERROR     IMPIMEX-7003         2  %s %s in the config file not found. File...
[10/06 19:20:18   1556s] *** Message Summary: 2 warning(s), 2 error(s)
[10/06 19:20:18   1556s] 
[10/06 19:20:45   1562s] <CMD> timeDesign -postCTS
[10/06 19:20:45   1562s] Start to check current routing status for nets...
[10/06 19:20:45   1562s] All nets are already routed correctly.
[10/06 19:20:45   1562s] End to check current routing status for nets (mem=2468.5M)
[10/06 19:20:45   1563s] Effort level <high> specified for reg2reg path_group
[10/06 19:20:45   1563s] Effort level <high> specified for reg2cgate path_group
[10/06 19:20:47   1565s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.879  | -0.879  |  0.301  | -0.187  |
|           TNS (ns):| -55.253 | -53.068 |  0.000  | -2.185  |
|    Violating Paths:|   224   |   198   |    0    |   26    |
|          All Paths:|  12273  |  11430  |   33    |  1052   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.798%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[10/06 19:20:47   1566s] Total CPU time: 3.22 sec
[10/06 19:20:47   1566s] Total Real time: 2.0 sec
[10/06 19:20:47   1566s] Total Memory Usage: 2469.75 Mbytes
[10/06 19:22:59   1595s] <CMD> optDesign -postCTS
[10/06 19:22:59   1595s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/06 19:22:59   1595s] #spOpts: N=45 
[10/06 19:22:59   1595s] Core basic site is CoreSite
[10/06 19:22:59   1595s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 19:22:59   1595s] Mark StBox On SiteArr starts
[10/06 19:22:59   1595s] Mark StBox On SiteArr ends
[10/06 19:23:00   1596s] #spOpts: N=45 mergeVia=F 
[10/06 19:23:00   1596s] GigaOpt running with 2 threads.
[10/06 19:23:00   1596s] Info: 2 threads available for lower-level modules during optimization.
[10/06 19:23:00   1596s] #spOpts: N=45 mergeVia=F 
[10/06 19:23:00   1596s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2446.9MB).
[10/06 19:23:00   1596s] 
[10/06 19:23:00   1596s] Creating Lib Analyzer ...
[10/06 19:23:00   1596s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[10/06 19:23:00   1596s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/06 19:23:00   1596s] Total number of usable buffers from Lib Analyzer: 8 ( BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20)
[10/06 19:23:00   1596s] Total number of usable inverters from Lib Analyzer: 8 ( INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX20)
[10/06 19:23:00   1596s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[10/06 19:23:00   1596s] 
[10/06 19:23:00   1596s] Creating Lib Analyzer, finished. 
[10/06 19:23:00   1597s] Effort level <high> specified for reg2reg path_group
[10/06 19:23:01   1597s] Effort level <high> specified for reg2cgate path_group
[10/06 19:23:01   1597s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2063.0M, totSessionCpu=0:26:37 **
[10/06 19:23:01   1597s] *** optDesign -postCTS ***
[10/06 19:23:01   1597s] DRC Margin: user margin 0.0; extra margin 0.2
[10/06 19:23:01   1597s] Hold Target Slack: user slack 0
[10/06 19:23:01   1597s] Setup Target Slack: user slack 0; extra slack 0.1
[10/06 19:23:01   1597s] setUsefulSkewMode -ecoRoute false
[10/06 19:23:01   1597s] Deleting Cell Server ...
[10/06 19:23:01   1597s] Deleting Lib Analyzer.
[10/06 19:23:01   1597s] Multi-VT timing optimization disabled based on library information.
[10/06 19:23:01   1597s] Creating Cell Server ...(0, 0, 0, 0)
[10/06 19:23:01   1597s] Summary for sequential cells identification: 
[10/06 19:23:01   1597s]   Identified SBFF number: 94
[10/06 19:23:01   1597s]   Identified MBFF number: 0
[10/06 19:23:01   1597s]   Identified SB Latch number: 0
[10/06 19:23:01   1597s]   Identified MB Latch number: 0
[10/06 19:23:01   1597s]   Not identified SBFF number: 24
[10/06 19:23:01   1597s]   Not identified MBFF number: 0
[10/06 19:23:01   1597s]   Not identified SB Latch number: 0
[10/06 19:23:01   1597s]   Not identified MB Latch number: 0
[10/06 19:23:01   1597s]   Number of sequential cells which are not FFs: 32
[10/06 19:23:01   1597s] Creating Cell Server, finished. 
[10/06 19:23:01   1597s] 
[10/06 19:23:01   1597s]  Visiting view : func_slow_max
[10/06 19:23:01   1597s]    : PowerDomain = none : Weighted F : unweighted  = 22.40 (1.000)
[10/06 19:23:01   1597s]  Visiting view : func_fast_min
[10/06 19:23:01   1597s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000)
[10/06 19:23:01   1597s]  Setting StdDelay to 22.40
[10/06 19:23:01   1597s] Deleting Cell Server ...
[10/06 19:23:01   1597s] Start to check current routing status for nets...
[10/06 19:23:01   1597s] All nets are already routed correctly.
[10/06 19:23:01   1597s] End to check current routing status for nets (mem=2452.9M)
[10/06 19:23:01   1597s] #################################################################################
[10/06 19:23:01   1597s] # Design Stage: PreRoute
[10/06 19:23:01   1597s] # Design Name: leon
[10/06 19:23:01   1597s] # Design Mode: 45nm
[10/06 19:23:01   1597s] # Analysis Mode: MMMC OCV 
[10/06 19:23:01   1597s] # Parasitics Mode: No SPEF/RCDB
[10/06 19:23:01   1597s] # Signoff Settings: SI Off 
[10/06 19:23:01   1597s] #################################################################################
[10/06 19:23:01   1597s] Topological Sorting (REAL = 0:00:00.0, MEM = 2456.4M, InitMEM = 2450.9M)
[10/06 19:23:01   1598s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
[10/06 19:23:01   1598s] Calculate early delays in OCV mode...
[10/06 19:23:01   1598s] Calculate late delays in OCV mode...
[10/06 19:23:01   1598s] Start delay calculation (fullDC) (2 T). (MEM=2448.4)
[10/06 19:23:01   1598s] End AAE Lib Interpolated Model. (MEM=2473.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:23:03   1601s] Total number of fetched objects 36786
[10/06 19:23:03   1601s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/06 19:23:03   1601s] End delay calculation. (MEM=2606.81 CPU=0:00:02.9 REAL=0:00:01.0)
[10/06 19:23:03   1601s] End delay calculation (fullDC). (MEM=2606.81 CPU=0:00:03.8 REAL=0:00:02.0)
[10/06 19:23:03   1601s] *** CDM Built up (cpu=0:00:04.3  real=0:00:02.0  mem= 2606.8M) ***
[10/06 19:23:04   1603s] *** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:03.0 totSessionCpu=0:26:43 mem=2597.3M)
[10/06 19:23:04   1603s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.879  | -0.879  |  0.301  | -0.187  |
|           TNS (ns):| -55.253 | -53.068 |  0.000  | -2.185  |
|    Violating Paths:|   224   |   198   |    0    |   26    |
|          All Paths:|  12273  |  11430  |   33    |  1052   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.798%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:03, mem = 2087.2M, totSessionCpu=0:26:44 **
[10/06 19:23:04   1603s] ** INFO : this run is activating low effort ccoptDesign flow
[10/06 19:23:04   1603s] PhyDesignGrid: maxLocalDensity 0.98
[10/06 19:23:04   1603s] ### Creating PhyDesignMc. totSessionCpu=0:26:44 mem=2467.7M
[10/06 19:23:04   1603s] #spOpts: N=45 mergeVia=F 
[10/06 19:23:05   1603s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2467.7MB).
[10/06 19:23:05   1603s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:44 mem=2467.7M
[10/06 19:23:05   1604s] *** Starting optimizing excluded clock nets MEM= 2467.8M) ***
[10/06 19:23:05   1604s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2467.8M) ***
[10/06 19:23:05   1604s] *** Starting optimizing excluded clock nets MEM= 2467.8M) ***
[10/06 19:23:05   1604s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2467.8M) ***
[10/06 19:23:05   1604s] Info: Done creating the CCOpt slew target map.
[10/06 19:23:06   1605s] *** Timing NOT met, worst failing slack is -0.879
[10/06 19:23:06   1605s] *** Check timing (0:00:00.0)
[10/06 19:23:06   1605s] Begin: GigaOpt Optimization in TNS mode
[10/06 19:23:06   1605s] Info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:06   1605s] Info: 359 clock nets excluded from IPO operation.
[10/06 19:23:06   1605s] PhyDesignGrid: maxLocalDensity 0.95
[10/06 19:23:06   1605s] ### Creating PhyDesignMc. totSessionCpu=0:26:46 mem=2481.0M
[10/06 19:23:06   1605s] #spOpts: N=45 
[10/06 19:23:06   1605s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2481.0MB).
[10/06 19:23:06   1605s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:46 mem=2481.0M
[10/06 19:23:06   1605s] ### Creating LA Mngr. totSessionCpu=0:26:46 mem=2481.0M
[10/06 19:23:06   1606s] ### Creating LA Mngr, finished. totSessionCpu=0:26:46 mem=2481.0M
[10/06 19:23:07   1606s] 
[10/06 19:23:07   1606s] Creating Lib Analyzer ...
[10/06 19:23:07   1606s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[10/06 19:23:07   1606s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/06 19:23:07   1606s] Total number of usable buffers from Lib Analyzer: 8 ( BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20)
[10/06 19:23:07   1606s] Total number of usable inverters from Lib Analyzer: 8 ( INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX20)
[10/06 19:23:07   1606s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[10/06 19:23:07   1606s] 
[10/06 19:23:07   1606s] Creating Lib Analyzer, finished. 
[10/06 19:23:07   1606s] 
[10/06 19:23:07   1606s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.8500} {9, 0.125, 0.8500} 
[10/06 19:23:07   1606s] ### Creating LA Mngr. totSessionCpu=0:26:47 mem=2631.0M
[10/06 19:23:07   1606s] ### Creating LA Mngr, finished. totSessionCpu=0:26:47 mem=2631.0M
[10/06 19:23:08   1607s] *info: 359 clock nets excluded
[10/06 19:23:08   1607s] *info: 2 special nets excluded.
[10/06 19:23:08   1607s] *info: 12130 no-driver nets excluded.
[10/06 19:23:08   1607s] *info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:09   1608s] PathGroup :  reg2cgate  TargetSlack : 0 
[10/06 19:23:09   1608s] PathGroup :  reg2reg  TargetSlack : 0 
[10/06 19:23:09   1608s] ** GigaOpt Optimizer WNS Slack -0.879 TNS Slack -55.253 Density 40.80
[10/06 19:23:09   1608s] Optimizer TNS Opt
[10/06 19:23:09   1608s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 19:23:09   1608s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 19:23:09   1608s] Active Path Group: reg2reg  
[10/06 19:23:09   1608s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:09   1608s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 19:23:09   1608s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:09   1608s] |  -0.879|   -0.879| -53.068|  -55.253|    40.80%|   0:00:00.0| 2806.1M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_22/DFF/D                   |
[10/06 19:23:09   1608s] |  -0.812|   -0.812| -49.851|  -52.036|    40.80%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_22/DFF/D                   |
[10/06 19:23:09   1608s] |  -0.717|   -0.717| -47.255|  -49.439|    40.80%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_22/DFF/D                   |
[10/06 19:23:09   1608s] |  -0.686|   -0.686| -46.482|  -48.667|    40.80%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_22/DFF/D                   |
[10/06 19:23:09   1608s] |  -0.545|   -0.545| -43.250|  -45.435|    40.80%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_22/DFF/D                   |
[10/06 19:23:09   1609s] |  -0.522|   -0.522| -42.237|  -44.422|    40.80%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_22/DFF/D                   |
[10/06 19:23:09   1609s] |  -0.494|   -0.494| -41.651|  -43.836|    40.80%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_22/DFF/D                   |
[10/06 19:23:09   1609s] |  -0.445|   -0.445| -39.818|  -42.003|    40.80%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_4/DFF/D                    |
[10/06 19:23:09   1609s] |  -0.402|   -0.402| -38.426|  -40.611|    40.80%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/c0/dcache0/r_reg_wb_data1_24/DFF/D           |
[10/06 19:23:09   1609s] |  -0.347|   -0.347| -33.799|  -35.983|    40.80%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs1data_18/DFF/D                  |
[10/06 19:23:09   1609s] |  -0.282|   -0.282| -16.350|  -18.535|    40.81%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/c0/dcache0/r_reg_wb_data1_24/DFF/D           |
[10/06 19:23:09   1609s] |  -0.246|   -0.246|  -7.004|   -9.189|    40.81%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_22/DFF/D                   |
[10/06 19:23:10   1609s] |  -0.228|   -0.228|  -5.426|   -7.611|    40.81%|   0:00:01.0| 2881.2M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_4/DFF/D                    |
[10/06 19:23:10   1609s] |  -0.219|   -0.219|  -5.334|   -7.518|    40.81%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_4/DFF/D                    |
[10/06 19:23:10   1609s] |  -0.205|   -0.205|  -3.369|   -5.553|    40.82%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_4/DFF/D                    |
[10/06 19:23:10   1609s] |  -0.164|   -0.187|  -2.947|   -5.131|    40.82%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/cmem0/ddata0/u0/id0/A[3]                     |
[10/06 19:23:10   1609s] |  -0.125|   -0.187|  -2.630|   -4.815|    40.82%|   0:00:00.0| 2881.2M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_26/DFF/D                   |
[10/06 19:23:10   1610s] |  -0.108|   -0.187|  -1.668|   -3.853|    40.82%|   0:00:00.0| 2900.3M|func_slow_max|  reg2reg| proc0/cmem0/ddata0/u0/id0/A[3]                     |
[10/06 19:23:10   1610s] |  -0.083|   -0.187|  -1.053|   -3.237|    40.83%|   0:00:00.0| 2900.3M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_27/DFF/D                   |
[10/06 19:23:10   1610s] |  -0.067|   -0.187|  -0.578|   -2.763|    40.83%|   0:00:00.0| 2900.3M|func_slow_max|  reg2reg| proc0/cmem0/ddata0/u0/id0/A[3]                     |
[10/06 19:23:10   1610s] |  -0.043|   -0.187|  -0.454|   -2.638|    40.83%|   0:00:00.0| 2900.3M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_27/DFF/D                   |
[10/06 19:23:10   1611s] |  -0.017|   -0.187|  -0.082|   -2.267|    40.84%|   0:00:00.0| 2900.3M|func_slow_max|  reg2reg| proc0/iu0/fe_reg_pc_31/DFF/D                       |
[10/06 19:23:10   1611s] |  -0.006|   -0.187|  -0.006|   -2.191|    40.84%|   0:00:00.0| 2902.3M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_27/DFF/D                   |
[10/06 19:23:11   1611s] |   0.000|   -0.187|   0.000|   -2.185|    40.84%|   0:00:01.0| 2902.3M|           NA|       NA| NA                                                 |
[10/06 19:23:11   1611s] |   0.000|   -0.187|   0.000|   -2.185|    40.84%|   0:00:00.0| 2902.3M|func_slow_max|       NA| NA                                                 |
[10/06 19:23:11   1611s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:11   1611s] 
[10/06 19:23:11   1611s] *** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:02.0 mem=2902.3M) ***
[10/06 19:23:11   1611s] 
[10/06 19:23:11   1611s] *** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:02.0 mem=2902.3M) ***
[10/06 19:23:11   1611s] ** GigaOpt Optimizer WNS Slack -0.187 TNS Slack -2.185 Density 40.84
[10/06 19:23:11   1611s] *** Starting refinePlace (0:26:52 mem=2902.3M) ***
[10/06 19:23:11   1611s] Total net bbox length = 1.208e+06 (6.850e+05 5.226e+05) (ext = 7.757e+04)
[10/06 19:23:11   1611s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:11   1611s] default core: bins with density >  0.75 = 0.513 % ( 11 / 2145 )
[10/06 19:23:11   1611s] Density distribution unevenness ratio = 23.128%
[10/06 19:23:11   1611s] RPlace IncrNP Skipped
[10/06 19:23:11   1611s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2902.3MB) @(0:26:52 - 0:26:52).
[10/06 19:23:11   1611s] Starting refinePlace ...
[10/06 19:23:11   1611s] default core: bins with density >  0.75 = 0.326 % ( 7 / 2145 )
[10/06 19:23:11   1611s] Density distribution unevenness ratio = 22.727%
[10/06 19:23:11   1612s]   Spread Effort: high, pre-route mode, useDDP on.
[10/06 19:23:11   1612s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2902.3MB) @(0:26:52 - 0:26:52).
[10/06 19:23:11   1612s] Move report: preRPlace moves 110 insts, mean move: 0.53 um, max move: 1.91 um
[10/06 19:23:11   1612s] 	Max move on inst (FE_OCPC1268_FE_OFN298_rst_proc): (188.60, 341.43) --> (188.40, 343.14)
[10/06 19:23:11   1612s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: BUFX12
[10/06 19:23:11   1612s] wireLenOptFixPriorityInst 11531 inst fixed
[10/06 19:23:11   1612s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:11   1612s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2902.3MB) @(0:26:52 - 0:26:52).
[10/06 19:23:11   1612s] Move report: Detail placement moves 110 insts, mean move: 0.53 um, max move: 1.91 um
[10/06 19:23:11   1612s] 	Max move on inst (FE_OCPC1268_FE_OFN298_rst_proc): (188.60, 341.43) --> (188.40, 343.14)
[10/06 19:23:11   1612s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 2902.3MB
[10/06 19:23:11   1612s] Statistics of distance of Instance movement in refine placement:
[10/06 19:23:11   1612s]   maximum (X+Y) =         1.91 um
[10/06 19:23:11   1612s]   inst (FE_OCPC1268_FE_OFN298_rst_proc) with max move: (188.6, 341.43) -> (188.4, 343.14)
[10/06 19:23:11   1612s]   mean    (X+Y) =         0.53 um
[10/06 19:23:11   1612s] Summary Report:
[10/06 19:23:11   1612s] Instances move: 110 (out of 35756 movable)
[10/06 19:23:11   1612s] Instances flipped: 0
[10/06 19:23:11   1612s] Mean displacement: 0.53 um
[10/06 19:23:11   1612s] Max displacement: 1.91 um (Instance: FE_OCPC1268_FE_OFN298_rst_proc) (188.6, 341.43) -> (188.4, 343.14)
[10/06 19:23:11   1612s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: BUFX12
[10/06 19:23:11   1612s] Total instances moved : 110
[10/06 19:23:11   1612s] Total net bbox length = 1.208e+06 (6.850e+05 5.226e+05) (ext = 7.757e+04)
[10/06 19:23:11   1612s] Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 2902.3MB
[10/06 19:23:11   1612s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:00.0, mem=2902.3MB) @(0:26:52 - 0:26:52).
[10/06 19:23:11   1612s] *** Finished refinePlace (0:26:52 mem=2902.3M) ***
[10/06 19:23:12   1612s] *** maximum move = 1.91 um ***
[10/06 19:23:12   1612s] *** Finished re-routing un-routed nets (2902.3M) ***
[10/06 19:23:12   1612s] 
[10/06 19:23:12   1612s] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:01.0 mem=2902.3M) ***
[10/06 19:23:12   1613s] ** GigaOpt Optimizer WNS Slack -0.187 TNS Slack -2.185 Density 40.84
[10/06 19:23:12   1613s] 
[10/06 19:23:12   1613s] *** Finish post-CTS Setup Fixing (cpu=0:00:04.8 real=0:00:03.0 mem=2902.3M) ***
[10/06 19:23:12   1613s] 
[10/06 19:23:12   1613s] End: GigaOpt Optimization in TNS mode
[10/06 19:23:12   1613s] Deleting Lib Analyzer.
[10/06 19:23:12   1613s] Begin: GigaOpt Optimization in WNS mode
[10/06 19:23:12   1613s] Info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:12   1613s] Info: 359 clock nets excluded from IPO operation.
[10/06 19:23:12   1613s] PhyDesignGrid: maxLocalDensity 1.00
[10/06 19:23:12   1613s] ### Creating PhyDesignMc. totSessionCpu=0:26:53 mem=2610.3M
[10/06 19:23:12   1613s] #spOpts: N=45 
[10/06 19:23:12   1613s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2610.3MB).
[10/06 19:23:12   1613s] ### Creating PhyDesignMc, finished. totSessionCpu=0:26:53 mem=2610.3M
[10/06 19:23:12   1613s] 
[10/06 19:23:12   1613s] Creating Lib Analyzer ...
[10/06 19:23:12   1613s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[10/06 19:23:12   1613s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/06 19:23:12   1613s] Total number of usable buffers from Lib Analyzer: 8 ( BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20)
[10/06 19:23:12   1613s] Total number of usable inverters from Lib Analyzer: 8 ( INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX20)
[10/06 19:23:12   1613s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[10/06 19:23:12   1613s] 
[10/06 19:23:13   1613s] Creating Lib Analyzer, finished. 
[10/06 19:23:13   1613s] 
[10/06 19:23:13   1613s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.8500} {9, 0.125, 0.8500} 
[10/06 19:23:13   1613s] ### Creating LA Mngr. totSessionCpu=0:26:54 mem=2612.3M
[10/06 19:23:13   1613s] ### Creating LA Mngr, finished. totSessionCpu=0:26:54 mem=2612.3M
[10/06 19:23:14   1615s] *info: 359 clock nets excluded
[10/06 19:23:14   1615s] *info: 2 special nets excluded.
[10/06 19:23:14   1615s] *info: 12129 no-driver nets excluded.
[10/06 19:23:14   1615s] *info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:14   1615s] PathGroup :  reg2cgate  TargetSlack : 0.0224 
[10/06 19:23:14   1615s] PathGroup :  reg2reg  TargetSlack : 0.0224 
[10/06 19:23:14   1615s] ** GigaOpt Optimizer WNS Slack -0.187 TNS Slack -2.185 Density 40.84
[10/06 19:23:15   1615s] Optimizer WNS Pass 0
[10/06 19:23:15   1615s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 19:23:15   1615s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 19:23:15   1615s] Active Path Group: reg2cgate reg2reg  
[10/06 19:23:15   1615s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:15   1615s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 19:23:15   1615s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:15   1615s] |   0.002|   -0.187|   0.000|   -2.185|    40.84%|   0:00:00.0| 2847.9M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs1data_20/DFF/D                  |
[10/06 19:23:15   1616s] |   0.014|   -0.187|   0.000|   -2.185|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_27/DFF/D                   |
[10/06 19:23:15   1616s] |   0.018|   -0.187|   0.000|   -2.185|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  reg2reg| proc0/iu0/ex_reg_rs2data_28/DFF/D                  |
[10/06 19:23:15   1616s] |   0.031|   -0.187|   0.000|   -2.185|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_27/DFF/D                   |
[10/06 19:23:15   1616s] |   0.031|   -0.187|   0.000|   -2.185|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  reg2reg| proc0/iu0/wr_reg_result_27/DFF/D                   |
[10/06 19:23:15   1616s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:15   1616s] 
[10/06 19:23:15   1616s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=2871.8M) ***
[10/06 19:23:15   1616s] Active Path Group: default 
[10/06 19:23:15   1616s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:15   1616s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 19:23:15   1616s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:15   1616s] |  -0.187|   -0.187|  -2.185|   -2.185|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  default| ahbsi_out[401]                                     |
[10/06 19:23:15   1616s] |  -0.180|   -0.180|  -1.870|   -1.870|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  default| ahbsi_out[400]                                     |
[10/06 19:23:15   1616s] |  -0.097|   -0.097|  -1.664|   -1.664|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  default| ahbmi_out[33]                                      |
[10/06 19:23:15   1616s] |  -0.095|   -0.095|  -1.610|   -1.610|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  default| ahbmi_out[32]                                      |
[10/06 19:23:15   1616s] |  -0.081|   -0.081|  -1.580|   -1.580|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  default| ahbsi_out[399]                                     |
[10/06 19:23:15   1616s] |  -0.081|   -0.081|  -1.329|   -1.329|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  default| ahbsi_out[402]                                     |
[10/06 19:23:15   1616s] |  -0.074|   -0.074|  -1.134|   -1.134|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  default| ahbsi_out[407]                                     |
[10/06 19:23:15   1616s] |  -0.072|   -0.072|  -1.099|   -1.099|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  default| ahbsi_out[407]                                     |
[10/06 19:23:15   1616s] |  -0.072|   -0.072|  -1.099|   -1.099|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  default| ahbsi_out[407]                                     |
[10/06 19:23:15   1616s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:15   1616s] 
[10/06 19:23:15   1616s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2871.8M) ***
[10/06 19:23:15   1616s] 
[10/06 19:23:15   1616s] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:00.0 mem=2871.8M) ***
[10/06 19:23:15   1616s] ** GigaOpt Optimizer WNS Slack -0.072 TNS Slack -1.099 Density 40.85
[10/06 19:23:16   1617s] *** Starting refinePlace (0:26:57 mem=2871.8M) ***
[10/06 19:23:16   1617s] Total net bbox length = 1.208e+06 (6.851e+05 5.227e+05) (ext = 7.757e+04)
[10/06 19:23:16   1617s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:16   1617s] default core: bins with density >  0.75 = 0.513 % ( 11 / 2145 )
[10/06 19:23:16   1617s] Density distribution unevenness ratio = 23.131%
[10/06 19:23:16   1617s] RPlace IncrNP Skipped
[10/06 19:23:16   1617s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2871.8MB) @(0:26:57 - 0:26:57).
[10/06 19:23:16   1617s] Starting refinePlace ...
[10/06 19:23:16   1617s] default core: bins with density >  0.75 = 0.326 % ( 7 / 2145 )
[10/06 19:23:16   1617s] Density distribution unevenness ratio = 22.731%
[10/06 19:23:16   1617s]   Spread Effort: high, pre-route mode, useDDP on.
[10/06 19:23:16   1617s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2871.8MB) @(0:26:57 - 0:26:57).
[10/06 19:23:16   1617s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:16   1617s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:16   1617s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2871.8MB
[10/06 19:23:16   1617s] Statistics of distance of Instance movement in refine placement:
[10/06 19:23:16   1617s]   maximum (X+Y) =         0.00 um
[10/06 19:23:16   1617s]   mean    (X+Y) =         0.00 um
[10/06 19:23:16   1617s] Summary Report:
[10/06 19:23:16   1617s] Instances move: 0 (out of 35770 movable)
[10/06 19:23:16   1617s] Instances flipped: 0
[10/06 19:23:16   1617s] Mean displacement: 0.00 um
[10/06 19:23:16   1617s] Max displacement: 0.00 um 
[10/06 19:23:16   1617s] Total instances moved : 0
[10/06 19:23:16   1617s] Total net bbox length = 1.208e+06 (6.851e+05 5.227e+05) (ext = 7.757e+04)
[10/06 19:23:16   1617s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2871.8MB
[10/06 19:23:16   1617s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2871.8MB) @(0:26:57 - 0:26:57).
[10/06 19:23:16   1617s] *** Finished refinePlace (0:26:57 mem=2871.8M) ***
[10/06 19:23:16   1617s] *** maximum move = 0.00 um ***
[10/06 19:23:16   1617s] *** Finished re-routing un-routed nets (2871.8M) ***
[10/06 19:23:16   1617s] 
[10/06 19:23:16   1617s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2871.8M) ***
[10/06 19:23:16   1618s] ** GigaOpt Optimizer WNS Slack -0.072 TNS Slack -1.099 Density 40.85
[10/06 19:23:16   1618s] Optimizer WNS Pass 1
[10/06 19:23:16   1618s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 19:23:16   1618s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 19:23:16   1618s] Active Path Group: default 
[10/06 19:23:16   1618s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:16   1618s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 19:23:16   1618s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:16   1618s] |  -0.072|   -0.072|  -1.099|   -1.099|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  default| ahbsi_out[407]                                     |
[10/06 19:23:16   1618s] |  -0.072|   -0.072|  -1.099|   -1.099|    40.85%|   0:00:00.0| 2871.8M|func_slow_max|  default| ahbsi_out[407]                                     |
[10/06 19:23:16   1618s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:16   1618s] 
[10/06 19:23:16   1618s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2871.8M) ***
[10/06 19:23:16   1618s] 
[10/06 19:23:16   1618s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2871.8M) ***
[10/06 19:23:16   1618s] ** GigaOpt Optimizer WNS Slack -0.072 TNS Slack -1.099 Density 40.85
[10/06 19:23:17   1618s] *** Starting refinePlace (0:26:59 mem=2871.8M) ***
[10/06 19:23:17   1618s] Total net bbox length = 1.208e+06 (6.851e+05 5.227e+05) (ext = 7.757e+04)
[10/06 19:23:17   1618s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:17   1618s] default core: bins with density >  0.75 = 0.513 % ( 11 / 2145 )
[10/06 19:23:17   1618s] Density distribution unevenness ratio = 23.131%
[10/06 19:23:17   1618s] RPlace IncrNP Skipped
[10/06 19:23:17   1618s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2871.8MB) @(0:26:59 - 0:26:59).
[10/06 19:23:17   1618s] Starting refinePlace ...
[10/06 19:23:17   1618s] default core: bins with density >  0.75 = 0.326 % ( 7 / 2145 )
[10/06 19:23:17   1618s] Density distribution unevenness ratio = 22.731%
[10/06 19:23:17   1618s]   Spread Effort: high, pre-route mode, useDDP on.
[10/06 19:23:17   1618s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2871.8MB) @(0:26:59 - 0:26:59).
[10/06 19:23:17   1618s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:17   1618s] wireLenOptFixPriorityInst 11531 inst fixed
[10/06 19:23:17   1618s] Move report: legalization moves 31 insts, mean move: 0.99 um, max move: 1.71 um
[10/06 19:23:17   1618s] 	Max move on inst (FE_OCPC1319_ahbsi_out_407): (89.80, 373.92) --> (89.80, 375.63)
[10/06 19:23:17   1618s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2871.8MB) @(0:26:59 - 0:26:59).
[10/06 19:23:17   1618s] Move report: Detail placement moves 31 insts, mean move: 0.99 um, max move: 1.71 um
[10/06 19:23:17   1618s] 	Max move on inst (FE_OCPC1319_ahbsi_out_407): (89.80, 373.92) --> (89.80, 375.63)
[10/06 19:23:17   1618s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2871.8MB
[10/06 19:23:17   1619s] Statistics of distance of Instance movement in refine placement:
[10/06 19:23:17   1619s]   maximum (X+Y) =         1.71 um
[10/06 19:23:17   1619s]   inst (FE_OCPC1319_ahbsi_out_407) with max move: (89.8, 373.92) -> (89.8, 375.63)
[10/06 19:23:17   1619s]   mean    (X+Y) =         0.99 um
[10/06 19:23:17   1619s] Total instances flipped for legalization: 1
[10/06 19:23:17   1619s] Summary Report:
[10/06 19:23:17   1619s] Instances move: 31 (out of 35770 movable)
[10/06 19:23:17   1619s] Instances flipped: 1
[10/06 19:23:17   1619s] Mean displacement: 0.99 um
[10/06 19:23:17   1619s] Max displacement: 1.71 um (Instance: FE_OCPC1319_ahbsi_out_407) (89.8, 373.92) -> (89.8, 375.63)
[10/06 19:23:17   1619s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
[10/06 19:23:17   1619s] Total instances moved : 31
[10/06 19:23:17   1619s] Total net bbox length = 1.208e+06 (6.851e+05 5.227e+05) (ext = 7.757e+04)
[10/06 19:23:17   1619s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2871.8MB
[10/06 19:23:17   1619s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2871.8MB) @(0:26:59 - 0:26:59).
[10/06 19:23:17   1619s] *** Finished refinePlace (0:26:59 mem=2871.8M) ***
[10/06 19:23:17   1619s] *** maximum move = 1.71 um ***
[10/06 19:23:17   1619s] *** Finished re-routing un-routed nets (2871.8M) ***
[10/06 19:23:17   1619s] 
[10/06 19:23:17   1619s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2871.8M) ***
[10/06 19:23:17   1619s] ** GigaOpt Optimizer WNS Slack -0.072 TNS Slack -1.099 Density 40.85
[10/06 19:23:17   1619s] 
[10/06 19:23:17   1619s] *** Finish post-CTS Setup Fixing (cpu=0:00:03.9 real=0:00:03.0 mem=2871.8M) ***
[10/06 19:23:17   1619s] 
[10/06 19:23:18   1619s] End: GigaOpt Optimization in WNS mode
[10/06 19:23:18   1619s] Deleting Lib Analyzer.
[10/06 19:23:18   1619s] Begin: GigaOpt Optimization in TNS mode
[10/06 19:23:18   1619s] Info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:18   1619s] Info: 359 clock nets excluded from IPO operation.
[10/06 19:23:18   1619s] PhyDesignGrid: maxLocalDensity 0.95
[10/06 19:23:18   1619s] ### Creating PhyDesignMc. totSessionCpu=0:27:00 mem=2611.4M
[10/06 19:23:18   1619s] #spOpts: N=45 
[10/06 19:23:18   1619s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2611.4MB).
[10/06 19:23:18   1619s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:00 mem=2611.4M
[10/06 19:23:18   1620s] 
[10/06 19:23:18   1620s] Creating Lib Analyzer ...
[10/06 19:23:18   1620s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 2 threads.
[10/06 19:23:18   1620s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/06 19:23:18   1620s] Total number of usable buffers from Lib Analyzer: 8 ( BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20)
[10/06 19:23:18   1620s] Total number of usable inverters from Lib Analyzer: 8 ( INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX20)
[10/06 19:23:18   1620s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X4 DLY2X4 DLY3X4 DLY4X4)
[10/06 19:23:18   1620s] 
[10/06 19:23:18   1620s] Creating Lib Analyzer, finished. 
[10/06 19:23:18   1620s] 
[10/06 19:23:18   1620s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.8500} {9, 0.125, 0.8500} 
[10/06 19:23:18   1620s] ### Creating LA Mngr. totSessionCpu=0:27:00 mem=2613.4M
[10/06 19:23:18   1620s] ### Creating LA Mngr, finished. totSessionCpu=0:27:00 mem=2613.4M
[10/06 19:23:19   1621s] *info: 359 clock nets excluded
[10/06 19:23:19   1621s] *info: 2 special nets excluded.
[10/06 19:23:19   1621s] *info: 12129 no-driver nets excluded.
[10/06 19:23:19   1621s] *info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:20   1622s] PathGroup :  reg2cgate  TargetSlack : 0.0224 
[10/06 19:23:20   1622s] PathGroup :  reg2reg  TargetSlack : 0.0224 
[10/06 19:23:20   1622s] ** GigaOpt Optimizer WNS Slack -0.072 TNS Slack -1.099 Density 40.85
[10/06 19:23:20   1622s] Optimizer TNS Opt
[10/06 19:23:20   1622s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 19:23:20   1622s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 19:23:20   1622s] 
[10/06 19:23:20   1622s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2849.1M) ***
[10/06 19:23:20   1622s] 
[10/06 19:23:20   1622s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2849.1M) ***
[10/06 19:23:20   1622s] 
[10/06 19:23:20   1622s] End: GigaOpt Optimization in TNS mode
[10/06 19:23:20   1622s] Info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:20   1622s] Info: 359 clock nets excluded from IPO operation.
[10/06 19:23:20   1622s] ### Creating LA Mngr. totSessionCpu=0:27:02 mem=2611.4M
[10/06 19:23:20   1622s] ### Creating LA Mngr, finished. totSessionCpu=0:27:02 mem=2611.4M
[10/06 19:23:20   1622s] PhyDesignGrid: maxLocalDensity 0.98
[10/06 19:23:20   1622s] ### Creating PhyDesignMc. totSessionCpu=0:27:02 mem=2842.3M
[10/06 19:23:20   1622s] #spOpts: N=45 mergeVia=F 
[10/06 19:23:20   1622s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2842.3MB).
[10/06 19:23:20   1622s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:03 mem=2842.3M
[10/06 19:23:20   1622s] Begin: Area Reclaim Optimization
[10/06 19:23:20   1622s] 
[10/06 19:23:20   1622s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.6840} {9, 0.125, 0.5331} 
[10/06 19:23:20   1622s] ### Creating LA Mngr. totSessionCpu=0:27:03 mem=2842.3M
[10/06 19:23:20   1622s] ### Creating LA Mngr, finished. totSessionCpu=0:27:03 mem=2842.3M
[10/06 19:23:21   1622s] Usable buffer cells for single buffer setup transform:
[10/06 19:23:21   1622s] BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX20 
[10/06 19:23:21   1622s] Number of usable buffer cells above: 8
[10/06 19:23:21   1623s] Reclaim Optimization WNS Slack -0.072  TNS Slack -1.099 Density 40.85
[10/06 19:23:21   1623s] +----------+---------+--------+--------+------------+--------+
[10/06 19:23:21   1623s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/06 19:23:21   1623s] +----------+---------+--------+--------+------------+--------+
[10/06 19:23:21   1623s] |    40.85%|        -|  -0.072|  -1.099|   0:00:00.0| 2845.6M|
[10/06 19:23:21   1624s] |    40.85%|        0|  -0.072|  -1.099|   0:00:00.0| 2845.6M|
[10/06 19:23:21   1624s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[10/06 19:23:22   1624s] |    40.85%|        0|  -0.072|  -1.099|   0:00:01.0| 2845.6M|
[10/06 19:23:22   1624s] |    40.82%|       39|  -0.072|  -1.099|   0:00:00.0| 2845.6M|
[10/06 19:23:22   1625s] |    40.82%|        2|  -0.072|  -1.099|   0:00:00.0| 2845.6M|
[10/06 19:23:23   1626s] |    40.74%|      290|  -0.072|  -1.099|   0:00:01.0| 2845.6M|
[10/06 19:23:23   1626s] |    40.73%|        6|  -0.072|  -1.099|   0:00:00.0| 2845.6M|
[10/06 19:23:23   1626s] |    40.73%|        0|  -0.072|  -1.099|   0:00:00.0| 2845.6M|
[10/06 19:23:23   1626s] #optDebug: <stH: 1.7100 MiSeL: 60.0000>
[10/06 19:23:23   1626s] |    40.73%|        0|  -0.072|  -1.099|   0:00:00.0| 2845.6M|
[10/06 19:23:23   1626s] +----------+---------+--------+--------+------------+--------+
[10/06 19:23:23   1626s] Reclaim Optimization End WNS Slack -0.072  TNS Slack -1.099 Density 40.73
[10/06 19:23:23   1626s] 
[10/06 19:23:23   1626s] ** Summary: Restruct = 0 Buffer Deletion = 40 Declone = 1 Resize = 296 **
[10/06 19:23:23   1626s] --------------------------------------------------------------
[10/06 19:23:23   1626s] |                                   | Total     | Sequential |
[10/06 19:23:23   1626s] --------------------------------------------------------------
[10/06 19:23:23   1626s] | Num insts resized                 |     291  |     146    |
[10/06 19:23:23   1626s] | Num insts undone                  |       0  |       0    |
[10/06 19:23:23   1626s] | Num insts Downsized               |     291  |     146    |
[10/06 19:23:23   1626s] | Num insts Samesized               |       0  |       0    |
[10/06 19:23:23   1626s] | Num insts Upsized                 |       0  |       0    |
[10/06 19:23:23   1626s] | Num multiple commits+uncommits    |       5  |       -    |
[10/06 19:23:23   1626s] --------------------------------------------------------------
[10/06 19:23:23   1626s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.4) (real = 0:00:03.0) **
[10/06 19:23:23   1627s] *** Starting refinePlace (0:27:07 mem=2845.6M) ***
[10/06 19:23:23   1627s] Total net bbox length = 1.208e+06 (6.849e+05 5.227e+05) (ext = 7.963e+04)
[10/06 19:23:23   1627s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:23   1627s] Starting refinePlace ...
[10/06 19:23:24   1627s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:24   1627s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2845.6MB) @(0:27:07 - 0:27:08).
[10/06 19:23:24   1627s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:24   1627s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2845.6MB
[10/06 19:23:24   1627s] Statistics of distance of Instance movement in refine placement:
[10/06 19:23:24   1627s]   maximum (X+Y) =         0.00 um
[10/06 19:23:24   1627s]   mean    (X+Y) =         0.00 um
[10/06 19:23:24   1627s] Summary Report:
[10/06 19:23:24   1627s] Instances move: 0 (out of 35729 movable)
[10/06 19:23:24   1627s] Instances flipped: 0
[10/06 19:23:24   1627s] Mean displacement: 0.00 um
[10/06 19:23:24   1627s] Max displacement: 0.00 um 
[10/06 19:23:24   1627s] Total instances moved : 0
[10/06 19:23:24   1627s] Total net bbox length = 1.208e+06 (6.849e+05 5.227e+05) (ext = 7.963e+04)
[10/06 19:23:24   1627s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2845.6MB
[10/06 19:23:24   1627s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2845.6MB) @(0:27:07 - 0:27:08).
[10/06 19:23:24   1627s] *** Finished refinePlace (0:27:08 mem=2845.6M) ***
[10/06 19:23:24   1627s] *** maximum move = 0.00 um ***
[10/06 19:23:24   1627s] *** Finished re-routing un-routed nets (2845.6M) ***
[10/06 19:23:24   1628s] 
[10/06 19:23:24   1628s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2845.6M) ***
[10/06 19:23:24   1628s] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:04, mem=2611.41M, totSessionCpu=0:27:08).
[10/06 19:23:24   1628s] ### Creating LA Mngr. totSessionCpu=0:27:08 mem=2614.7M
[10/06 19:23:24   1628s] ### Creating LA Mngr, finished. totSessionCpu=0:27:08 mem=2614.7M
[10/06 19:23:24   1628s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 19:23:24   1628s] [PSP]     Started earlyGlobalRoute kernel
[10/06 19:23:24   1628s] [PSP]     Initial Peak syMemory usage = 2614.7 MB
[10/06 19:23:24   1628s] (I)       Reading DB...
[10/06 19:23:24   1628s] (I)       before initializing RouteDB syMemory usage = 2642.7 MB
[10/06 19:23:24   1628s] (I)       congestionReportName   : 
[10/06 19:23:24   1628s] (I)       layerRangeFor2DCongestion : 
[10/06 19:23:24   1628s] (I)       buildTerm2TermWires    : 1
[10/06 19:23:24   1628s] (I)       doTrackAssignment      : 1
[10/06 19:23:24   1628s] (I)       dumpBookshelfFiles     : 0
[10/06 19:23:24   1628s] (I)       numThreads             : 2
[10/06 19:23:24   1628s] (I)       bufferingAwareRouting  : false
[10/06 19:23:24   1628s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 19:23:24   1628s] (I)       honorPin               : false
[10/06 19:23:24   1628s] (I)       honorPinGuide          : true
[10/06 19:23:24   1628s] (I)       honorPartition         : false
[10/06 19:23:24   1628s] (I)       allowPartitionCrossover: false
[10/06 19:23:24   1628s] (I)       honorSingleEntry       : true
[10/06 19:23:24   1628s] (I)       honorSingleEntryStrong : true
[10/06 19:23:24   1628s] (I)       handleViaSpacingRule   : false
[10/06 19:23:24   1628s] (I)       handleEolSpacingRule   : false
[10/06 19:23:24   1628s] (I)       PDConstraint           : none
[10/06 19:23:24   1628s] (I)       expBetterNDRHandling   : false
[10/06 19:23:24   1628s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 19:23:24   1628s] (I)       routingEffortLevel     : 3
[10/06 19:23:24   1628s] (I)       effortLevel            : standard
[10/06 19:23:24   1628s] [NR-eGR] minRouteLayer          : 2
[10/06 19:23:24   1628s] [NR-eGR] maxRouteLayer          : 127
[10/06 19:23:24   1628s] (I)       relaxedTopLayerCeiling : 127
[10/06 19:23:24   1628s] (I)       relaxedBottomLayerFloor: 2
[10/06 19:23:24   1628s] (I)       numRowsPerGCell        : 1
[10/06 19:23:24   1628s] (I)       speedUpLargeDesign     : 0
[10/06 19:23:24   1628s] (I)       multiThreadingTA       : 1
[10/06 19:23:24   1628s] (I)       blkAwareLayerSwitching : 1
[10/06 19:23:24   1628s] (I)       optimizationMode       : false
[10/06 19:23:24   1628s] (I)       routeSecondPG          : false
[10/06 19:23:24   1628s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 19:23:24   1628s] (I)       detourLimitForLayerRelax: 0.00
[10/06 19:23:24   1628s] (I)       punchThroughDistance   : 500.00
[10/06 19:23:24   1628s] (I)       scenicBound            : 1.15
[10/06 19:23:24   1628s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 19:23:24   1628s] (I)       source-to-sink ratio   : 0.00
[10/06 19:23:24   1628s] (I)       targetCongestionRatioH : 1.00
[10/06 19:23:24   1628s] (I)       targetCongestionRatioV : 1.00
[10/06 19:23:24   1628s] (I)       layerCongestionRatio   : 0.70
[10/06 19:23:24   1628s] (I)       m1CongestionRatio      : 0.10
[10/06 19:23:24   1628s] (I)       m2m3CongestionRatio    : 0.70
[10/06 19:23:24   1628s] (I)       localRouteEffort       : 1.00
[10/06 19:23:24   1628s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 19:23:24   1628s] (I)       supplyScaleFactorH     : 1.00
[10/06 19:23:24   1628s] (I)       supplyScaleFactorV     : 1.00
[10/06 19:23:24   1628s] (I)       highlight3DOverflowFactor: 0.00
[10/06 19:23:24   1628s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 19:23:24   1628s] (I)       routeVias              : 
[10/06 19:23:24   1628s] (I)       readTROption           : true
[10/06 19:23:24   1628s] (I)       extraSpacingFactor     : 1.00
[10/06 19:23:24   1628s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 19:23:24   1628s] (I)       routeSelectedNetsOnly  : false
[10/06 19:23:24   1628s] (I)       clkNetUseMaxDemand     : false
[10/06 19:23:24   1628s] (I)       extraDemandForClocks   : 0
[10/06 19:23:24   1628s] (I)       steinerRemoveLayers    : false
[10/06 19:23:24   1628s] (I)       demoteLayerScenicScale : 1.00
[10/06 19:23:24   1628s] (I)       nonpreferLayerCostScale : 100.00
[10/06 19:23:24   1628s] (I)       similarTopologyRoutingFast : false
[10/06 19:23:24   1628s] (I)       spanningTreeRefinement : false
[10/06 19:23:24   1628s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 19:23:24   1628s] (I)       starting read tracks
[10/06 19:23:24   1628s] (I)       build grid graph
[10/06 19:23:24   1628s] (I)       build grid graph start
[10/06 19:23:24   1628s] [NR-eGR] Layer1 has no routable track
[10/06 19:23:24   1628s] [NR-eGR] Layer2 has single uniform track structure
[10/06 19:23:24   1628s] [NR-eGR] Layer3 has single uniform track structure
[10/06 19:23:24   1628s] [NR-eGR] Layer4 has single uniform track structure
[10/06 19:23:24   1628s] [NR-eGR] Layer5 has single uniform track structure
[10/06 19:23:24   1628s] [NR-eGR] Layer6 has single uniform track structure
[10/06 19:23:24   1628s] [NR-eGR] Layer7 has single uniform track structure
[10/06 19:23:24   1628s] [NR-eGR] Layer8 has single uniform track structure
[10/06 19:23:24   1628s] [NR-eGR] Layer9 has single uniform track structure
[10/06 19:23:24   1628s] (I)       build grid graph end
[10/06 19:23:24   1628s] (I)       numViaLayers=9
[10/06 19:23:24   1628s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 19:23:24   1628s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 19:23:24   1628s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 19:23:24   1628s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 19:23:24   1628s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 19:23:24   1628s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 19:23:24   1628s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 19:23:24   1628s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 19:23:24   1628s] (I)       end build via table
[10/06 19:23:24   1628s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 19:23:24   1628s] [NR-eGR] numPreroutedNet = 360  numPreroutedWires = 71350
[10/06 19:23:24   1628s] (I)       readDataFromPlaceDB
[10/06 19:23:24   1628s] (I)       Read net information..
[10/06 19:23:24   1628s] [NR-eGR] Read numTotalNets=36688  numIgnoredNets=360
[10/06 19:23:24   1628s] (I)       Read testcase time = 0.000 seconds
[10/06 19:23:24   1628s] 
[10/06 19:23:24   1628s] (I)       read default dcut vias
[10/06 19:23:24   1628s] (I)       Reading via VIA12_2C_N for layer: 0 
[10/06 19:23:24   1628s] (I)       Reading via VIA23_2C_E for layer: 1 
[10/06 19:23:24   1628s] (I)       Reading via VIA34_2C_E for layer: 2 
[10/06 19:23:24   1628s] (I)       Reading via VIA45_2C_E for layer: 3 
[10/06 19:23:24   1628s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 19:23:24   1628s] (I)       Reading via VIA6_0_X2H_HV for layer: 5 
[10/06 19:23:24   1628s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 19:23:24   1628s] (I)       Reading via VIA8_0_X2V_VH for layer: 7 
[10/06 19:23:24   1628s] (I)       build grid graph start
[10/06 19:23:24   1628s] (I)       build grid graph end
[10/06 19:23:24   1628s] (I)       Model blockage into capacity
[10/06 19:23:24   1628s] (I)       Read numBlocks=28739  numPreroutedWires=71350  numCapScreens=0
[10/06 19:23:25   1628s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 19:23:25   1628s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 19:23:25   1628s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 19:23:25   1628s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 19:23:25   1628s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 19:23:25   1628s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 19:23:25   1628s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 19:23:25   1628s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 19:23:25   1628s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 19:23:25   1628s] (I)       Modeling time = 0.080 seconds
[10/06 19:23:25   1628s] 
[10/06 19:23:25   1628s] (I)       Number of ignored nets = 360
[10/06 19:23:25   1628s] (I)       Number of fixed nets = 360.  Ignored: Yes
[10/06 19:23:25   1628s] (I)       Number of clock nets = 360.  Ignored: No
[10/06 19:23:25   1628s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 19:23:25   1628s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 19:23:25   1628s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 19:23:25   1628s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 19:23:25   1628s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 19:23:25   1628s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 19:23:25   1628s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 19:23:25   1628s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2648.5 MB
[10/06 19:23:25   1628s] (I)       Ndr track 0 does not exist
[10/06 19:23:25   1628s] (I)       Ndr track 0 does not exist
[10/06 19:23:25   1628s] (I)       Ndr track 0 does not exist
[10/06 19:23:25   1628s] (I)       Layer1  viaCost=200.00
[10/06 19:23:25   1628s] (I)       Layer2  viaCost=200.00
[10/06 19:23:25   1628s] (I)       Layer3  viaCost=100.00
[10/06 19:23:25   1628s] (I)       Layer4  viaCost=100.00
[10/06 19:23:25   1628s] (I)       Layer5  viaCost=200.00
[10/06 19:23:25   1628s] (I)       Layer6  viaCost=300.00
[10/06 19:23:25   1628s] (I)       Layer7  viaCost=300.00
[10/06 19:23:25   1628s] (I)       Layer8  viaCost=300.00
[10/06 19:23:25   1628s] (I)       ---------------------Grid Graph Info--------------------
[10/06 19:23:25   1628s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 19:23:25   1628s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 19:23:25   1628s] (I)       Site Width          :   400  (dbu)
[10/06 19:23:25   1628s] (I)       Row Height          :  3420  (dbu)
[10/06 19:23:25   1628s] (I)       GCell Width         :  3420  (dbu)
[10/06 19:23:25   1628s] (I)       GCell Height        :  3420  (dbu)
[10/06 19:23:25   1628s] (I)       grid                :   578   412     9
[10/06 19:23:25   1628s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 19:23:25   1628s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 19:23:25   1628s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 19:23:25   1628s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 19:23:25   1628s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 19:23:25   1628s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 19:23:25   1628s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 19:23:25   1628s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 19:23:25   1628s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 19:23:25   1628s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 19:23:25   1628s] (I)       --------------------------------------------------------
[10/06 19:23:25   1628s] 
[10/06 19:23:25   1628s] [NR-eGR] ============ Routing rule table ============
[10/06 19:23:25   1628s] [NR-eGR] Rule id 0. Nets 36285 
[10/06 19:23:25   1628s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 19:23:25   1628s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 19:23:25   1628s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:23:25   1628s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:23:25   1628s] [NR-eGR] Rule id 1. Nets 0 
[10/06 19:23:25   1628s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[10/06 19:23:25   1628s] [NR-eGR] Pitch:  L1=720  L2=840  L3=840  L4=840  L5=840  L6=840  L7=840  L8=840  L9=840
[10/06 19:23:25   1628s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:23:25   1628s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:23:25   1628s] [NR-eGR] Rule id 2. Nets 43 
[10/06 19:23:25   1628s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 19:23:25   1628s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 19:23:25   1628s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 19:23:25   1628s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:23:25   1628s] [NR-eGR] ========================================
[10/06 19:23:25   1628s] [NR-eGR] 
[10/06 19:23:25   1628s] (I)       After initializing earlyGlobalRoute syMemory usage = 2658.1 MB
[10/06 19:23:25   1628s] (I)       Loading and dumping file time : 0.24 seconds
[10/06 19:23:25   1628s] (I)       ============= Initialization =============
[10/06 19:23:25   1628s] (I)       totalPins=147050  totalGlobalPin=146774 (99.81%)
[10/06 19:23:25   1628s] (I)       total 2D Cap : 11787218 = (5591787 H, 6195431 V)
[10/06 19:23:25   1628s] [NR-eGR] Layer group 1: route 36328 net(s) in layer range [2, 9]
[10/06 19:23:25   1628s] (I)       ============  Phase 1a Route ============
[10/06 19:23:25   1628s] (I)       Phase 1a runs 0.12 seconds
[10/06 19:23:25   1628s] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[10/06 19:23:25   1628s] (I)       Usage: 804753 = (442859 H, 361894 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.188e+05um V)
[10/06 19:23:25   1628s] (I)       
[10/06 19:23:25   1628s] (I)       ============  Phase 1b Route ============
[10/06 19:23:25   1628s] (I)       Phase 1b runs 0.02 seconds
[10/06 19:23:25   1628s] (I)       Usage: 804775 = (442876 H, 361899 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.188e+05um V)
[10/06 19:23:25   1628s] (I)       
[10/06 19:23:25   1628s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.376165e+06um
[10/06 19:23:25   1628s] (I)       ============  Phase 1c Route ============
[10/06 19:23:25   1628s] (I)       Level2 Grid: 116 x 83
[10/06 19:23:25   1628s] (I)       Phase 1c runs 0.01 seconds
[10/06 19:23:25   1628s] (I)       Usage: 804775 = (442876 H, 361899 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.188e+05um V)
[10/06 19:23:25   1628s] (I)       
[10/06 19:23:25   1628s] (I)       ============  Phase 1d Route ============
[10/06 19:23:25   1628s] (I)       Phase 1d runs 0.11 seconds
[10/06 19:23:25   1628s] (I)       Usage: 804789 = (442880 H, 361909 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.189e+05um V)
[10/06 19:23:25   1628s] (I)       
[10/06 19:23:25   1628s] (I)       ============  Phase 1e Route ============
[10/06 19:23:25   1628s] (I)       Phase 1e runs 0.01 seconds
[10/06 19:23:25   1628s] (I)       Usage: 804789 = (442880 H, 361909 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.189e+05um V)
[10/06 19:23:25   1628s] (I)       
[10/06 19:23:25   1628s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.376189e+06um
[10/06 19:23:25   1628s] [NR-eGR] 
[10/06 19:23:25   1628s] (I)       ============  Phase 1l Route ============
[10/06 19:23:25   1629s] (I)       Phase 1l runs 0.19 seconds
[10/06 19:23:25   1629s] (I)       
[10/06 19:23:25   1629s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 19:23:25   1629s] [NR-eGR]                OverCon         OverCon         OverCon            
[10/06 19:23:25   1629s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[10/06 19:23:25   1629s] [NR-eGR] Layer            (1-4)           (5-8)           (9-9)    OverCon 
[10/06 19:23:25   1629s] [NR-eGR] ------------------------------------------------------------------
[10/06 19:23:25   1629s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:23:25   1629s] [NR-eGR] Layer2       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:23:25   1629s] [NR-eGR] Layer3     292( 0.16%)      34( 0.02%)       0( 0.00%)   ( 0.18%) 
[10/06 19:23:25   1629s] [NR-eGR] Layer4      29( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[10/06 19:23:25   1629s] [NR-eGR] Layer5     270( 0.15%)       4( 0.00%)       0( 0.00%)   ( 0.15%) 
[10/06 19:23:25   1629s] [NR-eGR] Layer6       7( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:23:25   1629s] [NR-eGR] Layer7      32( 0.01%)      17( 0.01%)       1( 0.00%)   ( 0.02%) 
[10/06 19:23:25   1629s] [NR-eGR] Layer8      21( 0.01%)       3( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 19:23:25   1629s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:23:25   1629s] [NR-eGR] ------------------------------------------------------------------
[10/06 19:23:25   1629s] [NR-eGR] Total      653( 0.04%)      59( 0.00%)       1( 0.00%)   ( 0.05%) 
[10/06 19:23:25   1629s] [NR-eGR] 
[10/06 19:23:25   1629s] (I)       Total Global Routing Runtime: 0.63 seconds
[10/06 19:23:25   1629s] (I)       total 2D Cap : 11793900 = (5593921 H, 6199979 V)
[10/06 19:23:25   1629s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 19:23:25   1629s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 19:23:25   1629s] (I)       ============= track Assignment ============
[10/06 19:23:25   1629s] (I)       extract Global 3D Wires
[10/06 19:23:25   1629s] (I)       Extract Global WL : time=0.01
[10/06 19:23:25   1629s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer10, numCutBoxes=0)
[10/06 19:23:25   1629s] (I)       Initialization real time=0.00 seconds
[10/06 19:23:25   1629s] (I)       Run Multi-thread track assignment
[10/06 19:23:25   1629s] (I)       merging nets...
[10/06 19:23:25   1629s] (I)       merging nets done
[10/06 19:23:25   1629s] (I)       Kernel real time=0.20 seconds
[10/06 19:23:25   1629s] (I)       End Greedy Track Assignment
[10/06 19:23:26   1629s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:23:26   1629s] [NR-eGR] Layer1(Metal1)(F) length: 2.172000e+01um, number of vias: 158179
[10/06 19:23:26   1629s] [NR-eGR] Layer2(Metal2)(V) length: 2.103022e+05um, number of vias: 202247
[10/06 19:23:26   1629s] [NR-eGR] Layer3(Metal3)(H) length: 5.074861e+05um, number of vias: 110293
[10/06 19:23:26   1629s] [NR-eGR] Layer4(Metal4)(V) length: 3.409234e+05um, number of vias: 22579
[10/06 19:23:26   1629s] [NR-eGR] Layer5(Metal5)(H) length: 2.431219e+05um, number of vias: 12748
[10/06 19:23:26   1629s] [NR-eGR] Layer6(Metal6)(V) length: 5.703935e+04um, number of vias: 1504
[10/06 19:23:26   1629s] [NR-eGR] Layer7(Metal7)(H) length: 3.887612e+04um, number of vias: 1057
[10/06 19:23:26   1629s] [NR-eGR] Layer8(Metal8)(V) length: 6.031514e+04um, number of vias: 395
[10/06 19:23:26   1629s] [NR-eGR] Layer9(Metal9)(H) length: 2.085056e+04um, number of vias: 0
[10/06 19:23:26   1629s] [NR-eGR] Total length: 1.478936e+06um, number of vias: 509002
[10/06 19:23:26   1629s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:23:26   1629s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[10/06 19:23:26   1629s] [NR-eGR] --------------------------------------------------------------------------
[10/06 19:23:26   1630s] [NR-eGR] End Peak syMemory usage = 2583.7 MB
[10/06 19:23:26   1630s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.74 seconds
[10/06 19:23:26   1630s] Extraction called for design 'leon' of instances=36091 and nets=48944 using extraction engine 'preRoute' .
[10/06 19:23:26   1630s] PreRoute RC Extraction called for design leon.
[10/06 19:23:26   1630s] RC Extraction called in multi-corner(2) mode.
[10/06 19:23:26   1630s] RCMode: PreRoute
[10/06 19:23:26   1630s]       RC Corner Indexes            0       1   
[10/06 19:23:26   1630s] Capacitance Scaling Factor   : 1.10066 1.10066 
[10/06 19:23:26   1630s] Resistance Scaling Factor    : 1.34236 1.34236 
[10/06 19:23:26   1630s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[10/06 19:23:26   1630s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[10/06 19:23:26   1630s] Shrink Factor                : 1.00000
[10/06 19:23:26   1630s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/06 19:23:26   1630s] Using capacitance table file ...
[10/06 19:23:26   1630s] Updating RC grid for preRoute extraction ...
[10/06 19:23:26   1630s] Initializing multi-corner capacitance tables ... 
[10/06 19:23:26   1630s] Initializing multi-corner resistance tables ...
[10/06 19:23:27   1630s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2577.852M)
[10/06 19:23:28   1632s] Compute RC Scale Done ...
[10/06 19:23:28   1632s] [hotspot] +------------+---------------+---------------+
[10/06 19:23:28   1632s] [hotspot] |            |   max hotspot | total hotspot |
[10/06 19:23:28   1632s] [hotspot] +------------+---------------+---------------+
[10/06 19:23:28   1632s] [hotspot] | normalized |          0.00 |          0.00 |
[10/06 19:23:28   1632s] [hotspot] +------------+---------------+---------------+
[10/06 19:23:28   1632s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/06 19:23:28   1632s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/06 19:23:28   1632s] #################################################################################
[10/06 19:23:28   1632s] # Design Stage: PreRoute
[10/06 19:23:28   1632s] # Design Name: leon
[10/06 19:23:28   1632s] # Design Mode: 45nm
[10/06 19:23:28   1632s] # Analysis Mode: MMMC OCV 
[10/06 19:23:28   1632s] # Parasitics Mode: No SPEF/RCDB
[10/06 19:23:28   1632s] # Signoff Settings: SI Off 
[10/06 19:23:28   1632s] #################################################################################
[10/06 19:23:28   1632s] Topological Sorting (REAL = 0:00:00.0, MEM = 2631.1M, InitMEM = 2631.1M)
[10/06 19:23:28   1633s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
[10/06 19:23:28   1633s] Calculate early delays in OCV mode...
[10/06 19:23:28   1633s] Calculate late delays in OCV mode...
[10/06 19:23:28   1633s] Start delay calculation (fullDC) (2 T). (MEM=2631.08)
[10/06 19:23:29   1633s] End AAE Lib Interpolated Model. (MEM=2655.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:23:30   1636s] Total number of fetched objects 36817
[10/06 19:23:31   1637s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[10/06 19:23:31   1637s] End delay calculation. (MEM=2732.25 CPU=0:00:03.0 REAL=0:00:02.0)
[10/06 19:23:31   1637s] End delay calculation (fullDC). (MEM=2732.25 CPU=0:00:04.0 REAL=0:00:03.0)
[10/06 19:23:31   1637s] *** CDM Built up (cpu=0:00:05.0  real=0:00:03.0  mem= 2732.3M) ***
[10/06 19:23:31   1638s] Begin: GigaOpt postEco DRV Optimization
[10/06 19:23:31   1638s] Info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:31   1638s] Info: 359 clock nets excluded from IPO operation.
[10/06 19:23:31   1638s] PhyDesignGrid: maxLocalDensity 0.98
[10/06 19:23:31   1638s] ### Creating PhyDesignMc. totSessionCpu=0:27:18 mem=2713.2M
[10/06 19:23:31   1638s] #spOpts: N=45 
[10/06 19:23:31   1638s] Core basic site is CoreSite
[10/06 19:23:31   1638s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/06 19:23:31   1638s] Mark StBox On SiteArr starts
[10/06 19:23:31   1638s] Mark StBox On SiteArr ends
[10/06 19:23:31   1638s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2697.2MB).
[10/06 19:23:31   1638s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:19 mem=2705.2M
[10/06 19:23:32   1638s] 
[10/06 19:23:32   1638s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8390} {7, 0.375, 0.6840} {8, 0.250, 0.5472} {9, 0.125, 0.4265} 
[10/06 19:23:32   1638s] ### Creating LA Mngr. totSessionCpu=0:27:19 mem=2705.2M
[10/06 19:23:32   1638s] ### Creating LA Mngr, finished. totSessionCpu=0:27:19 mem=2705.2M
[10/06 19:23:33   1640s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 19:23:33   1640s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/06 19:23:33   1640s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 19:23:33   1640s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/06 19:23:33   1640s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 19:23:33   1640s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 19:23:33   1640s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 19:23:33   1640s] Info: violation cost 0.040873 (cap = 0.000000, tran = 0.040873, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/06 19:23:33   1640s] |     2|    54|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -1.11|       0|       0|       0|  40.73|          |         |
[10/06 19:23:33   1640s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 19:23:33   1640s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 19:23:33   1640s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/06 19:23:33   1640s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -1.11|       1|       0|       2|  40.73| 0:00:00.0|  2862.3M|
[10/06 19:23:33   1640s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 2 threads.
[10/06 19:23:33   1640s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/06 19:23:33   1640s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/06 19:23:33   1640s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -1.11|       0|       0|       0|  40.73| 0:00:00.0|  2862.3M|
[10/06 19:23:33   1640s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/06 19:23:33   1640s] 
[10/06 19:23:33   1640s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:00.0 mem=2862.3M) ***
[10/06 19:23:33   1640s] 
[10/06 19:23:34   1641s] *** Starting refinePlace (0:27:21 mem=2862.3M) ***
[10/06 19:23:34   1641s] Total net bbox length = 1.208e+06 (6.849e+05 5.227e+05) (ext = 7.963e+04)
[10/06 19:23:34   1641s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:34   1641s] Starting refinePlace ...
[10/06 19:23:34   1641s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:34   1641s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2862.3MB) @(0:27:21 - 0:27:21).
[10/06 19:23:34   1641s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:34   1641s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2862.3MB
[10/06 19:23:34   1641s] Statistics of distance of Instance movement in refine placement:
[10/06 19:23:34   1641s]   maximum (X+Y) =         0.00 um
[10/06 19:23:34   1641s]   mean    (X+Y) =         0.00 um
[10/06 19:23:34   1641s] Summary Report:
[10/06 19:23:34   1641s] Instances move: 0 (out of 35730 movable)
[10/06 19:23:34   1641s] Instances flipped: 0
[10/06 19:23:34   1641s] Mean displacement: 0.00 um
[10/06 19:23:34   1641s] Max displacement: 0.00 um 
[10/06 19:23:34   1641s] Total instances moved : 0
[10/06 19:23:34   1641s] Total net bbox length = 1.208e+06 (6.849e+05 5.227e+05) (ext = 7.963e+04)
[10/06 19:23:34   1641s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2862.3MB
[10/06 19:23:34   1641s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2862.3MB) @(0:27:21 - 0:27:21).
[10/06 19:23:34   1641s] *** Finished refinePlace (0:27:21 mem=2862.3M) ***
[10/06 19:23:34   1641s] *** maximum move = 0.00 um ***
[10/06 19:23:34   1641s] *** Finished re-routing un-routed nets (2862.3M) ***
[10/06 19:23:34   1641s] 
[10/06 19:23:34   1641s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2862.3M) ***
[10/06 19:23:34   1641s] End: GigaOpt postEco DRV Optimization
[10/06 19:23:34   1641s] GigaOpt: WNS changes after routing: 0.026 -> 0.009 (bump = 0.017)
[10/06 19:23:34   1641s] Begin: GigaOpt postEco optimization
[10/06 19:23:34   1642s] Info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:34   1642s] Info: 359 clock nets excluded from IPO operation.
[10/06 19:23:34   1642s] PhyDesignGrid: maxLocalDensity 1.00
[10/06 19:23:34   1642s] ### Creating PhyDesignMc. totSessionCpu=0:27:22 mem=2802.4M
[10/06 19:23:34   1642s] #spOpts: N=45 
[10/06 19:23:34   1642s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2802.4MB).
[10/06 19:23:35   1642s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:22 mem=2802.4M
[10/06 19:23:35   1642s] 
[10/06 19:23:35   1642s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.8500} {9, 0.125, 0.8500} 
[10/06 19:23:35   1642s] ### Creating LA Mngr. totSessionCpu=0:27:22 mem=2802.4M
[10/06 19:23:35   1642s] ### Creating LA Mngr, finished. totSessionCpu=0:27:22 mem=2802.4M
[10/06 19:23:36   1643s] *info: 359 clock nets excluded
[10/06 19:23:36   1643s] *info: 2 special nets excluded.
[10/06 19:23:36   1643s] *info: 12132 no-driver nets excluded.
[10/06 19:23:36   1643s] *info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:36   1644s] PathGroup :  reg2cgate  TargetSlack : 0 
[10/06 19:23:36   1644s] PathGroup :  reg2reg  TargetSlack : 0 
[10/06 19:23:36   1644s] ** GigaOpt Optimizer WNS Slack -0.073 TNS Slack -1.112 Density 40.73
[10/06 19:23:36   1644s] Optimizer WNS Pass 0
[10/06 19:23:37   1644s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 19:23:37   1644s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 19:23:37   1644s] Active Path Group: default 
[10/06 19:23:37   1644s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:37   1644s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 19:23:37   1644s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:37   1644s] |  -0.073|   -0.073|  -1.112|   -1.112|    40.73%|   0:00:00.0| 2861.5M|func_slow_max|  default| ahbsi_out[407]                                     |
[10/06 19:23:37   1644s] |  -0.073|   -0.073|  -1.110|   -1.110|    40.73%|   0:00:00.0| 2864.6M|func_slow_max|  default| ahbsi_out[407]                                     |
[10/06 19:23:37   1644s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:37   1644s] 
[10/06 19:23:37   1644s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2864.6M) ***
[10/06 19:23:37   1644s] 
[10/06 19:23:37   1644s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2864.6M) ***
[10/06 19:23:37   1644s] ** GigaOpt Optimizer WNS Slack -0.073 TNS Slack -1.110 Density 40.73
[10/06 19:23:37   1644s] *** Starting refinePlace (0:27:25 mem=2864.6M) ***
[10/06 19:23:37   1644s] Total net bbox length = 1.208e+06 (6.849e+05 5.227e+05) (ext = 7.962e+04)
[10/06 19:23:37   1644s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:37   1644s] Starting refinePlace ...
[10/06 19:23:37   1644s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:37   1644s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2864.6MB) @(0:27:25 - 0:27:25).
[10/06 19:23:37   1644s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:37   1644s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2864.6MB
[10/06 19:23:37   1644s] Statistics of distance of Instance movement in refine placement:
[10/06 19:23:37   1644s]   maximum (X+Y) =         0.00 um
[10/06 19:23:37   1644s]   mean    (X+Y) =         0.00 um
[10/06 19:23:37   1644s] Summary Report:
[10/06 19:23:37   1644s] Instances move: 0 (out of 35731 movable)
[10/06 19:23:37   1644s] Instances flipped: 0
[10/06 19:23:37   1644s] Mean displacement: 0.00 um
[10/06 19:23:37   1644s] Max displacement: 0.00 um 
[10/06 19:23:37   1644s] Total instances moved : 0
[10/06 19:23:37   1644s] Total net bbox length = 1.208e+06 (6.849e+05 5.227e+05) (ext = 7.962e+04)
[10/06 19:23:37   1644s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2864.6MB
[10/06 19:23:37   1644s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2864.6MB) @(0:27:25 - 0:27:25).
[10/06 19:23:37   1644s] *** Finished refinePlace (0:27:25 mem=2864.6M) ***
[10/06 19:23:37   1645s] *** maximum move = 0.00 um ***
[10/06 19:23:37   1645s] *** Finished re-routing un-routed nets (2864.6M) ***
[10/06 19:23:37   1645s] 
[10/06 19:23:37   1645s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2864.6M) ***
[10/06 19:23:38   1645s] ** GigaOpt Optimizer WNS Slack -0.073 TNS Slack -1.110 Density 40.73
[10/06 19:23:38   1645s] 
[10/06 19:23:38   1645s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=2864.6M) ***
[10/06 19:23:38   1645s] 
[10/06 19:23:38   1645s] End: GigaOpt postEco optimization
[10/06 19:23:38   1645s] GigaOpt: WNS changes after postEco optimization: 0.026 -> 0.009 (bump = 0.017)
[10/06 19:23:38   1645s] GigaOpt: Skipping nonLegal postEco optimization
[10/06 19:23:38   1645s] Design TNS changes after trial route: -0.999 -> -1.010
[10/06 19:23:38   1645s] Begin: GigaOpt TNS recovery
[10/06 19:23:38   1645s] Info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:38   1645s] Info: 359 clock nets excluded from IPO operation.
[10/06 19:23:38   1645s] PhyDesignGrid: maxLocalDensity 1.00
[10/06 19:23:38   1645s] ### Creating PhyDesignMc. totSessionCpu=0:27:26 mem=2805.5M
[10/06 19:23:38   1645s] #spOpts: N=45 
[10/06 19:23:38   1646s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2805.5MB).
[10/06 19:23:38   1646s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:26 mem=2805.5M
[10/06 19:23:38   1646s] 
[10/06 19:23:38   1646s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.8500} {9, 0.125, 0.8500} 
[10/06 19:23:38   1646s] ### Creating LA Mngr. totSessionCpu=0:27:26 mem=2805.5M
[10/06 19:23:38   1646s] ### Creating LA Mngr, finished. totSessionCpu=0:27:26 mem=2805.5M
[10/06 19:23:39   1647s] *info: 359 clock nets excluded
[10/06 19:23:39   1647s] *info: 2 special nets excluded.
[10/06 19:23:39   1647s] *info: 12132 no-driver nets excluded.
[10/06 19:23:39   1647s] *info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:40   1647s] PathGroup :  reg2cgate  TargetSlack : 0 
[10/06 19:23:40   1647s] PathGroup :  reg2reg  TargetSlack : 0 
[10/06 19:23:40   1648s] ** GigaOpt Optimizer WNS Slack -0.073 TNS Slack -1.110 Density 40.73
[10/06 19:23:40   1648s] Optimizer TNS Opt
[10/06 19:23:40   1648s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 19:23:40   1648s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 19:23:40   1648s] Active Path Group: default 
[10/06 19:23:40   1648s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:40   1648s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 19:23:40   1648s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:40   1648s] |  -0.073|   -0.073|  -1.110|   -1.110|    40.73%|   0:00:00.0| 2864.6M|func_slow_max|  default| ahbsi_out[407]                                     |
[10/06 19:23:40   1648s] |  -0.073|   -0.073|  -0.839|   -0.839|    40.74%|   0:00:00.0| 2868.9M|func_slow_max|  default| ahbsi_out[407]                                     |
[10/06 19:23:40   1648s] |  -0.073|   -0.073|  -0.755|   -0.755|    40.74%|   0:00:00.0| 2868.9M|func_slow_max|  default| ahbsi_out[407]                                     |
[10/06 19:23:40   1648s] |  -0.073|   -0.073|  -0.670|   -0.670|    40.74%|   0:00:00.0| 2870.6M|func_slow_max|  default| ahbsi_out[415]                                     |
[10/06 19:23:40   1648s] |  -0.073|   -0.073|  -0.649|   -0.649|    40.74%|   0:00:00.0| 2870.6M|func_slow_max|  default| ahbsi_out[415]                                     |
[10/06 19:23:40   1648s] |  -0.073|   -0.073|  -0.649|   -0.649|    40.74%|   0:00:00.0| 2870.6M|func_slow_max|  default| ahbsi_out[407]                                     |
[10/06 19:23:40   1648s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:40   1648s] 
[10/06 19:23:40   1648s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2870.6M) ***
[10/06 19:23:40   1648s] 
[10/06 19:23:40   1648s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2870.6M) ***
[10/06 19:23:40   1648s] ** GigaOpt Optimizer WNS Slack -0.073 TNS Slack -0.649 Density 40.74
[10/06 19:23:41   1648s] *** Starting refinePlace (0:27:29 mem=2870.6M) ***
[10/06 19:23:41   1648s] Total net bbox length = 1.208e+06 (6.849e+05 5.227e+05) (ext = 7.963e+04)
[10/06 19:23:41   1648s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:41   1648s] Starting refinePlace ...
[10/06 19:23:41   1649s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:41   1649s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2870.6MB) @(0:27:29 - 0:27:29).
[10/06 19:23:41   1649s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/06 19:23:41   1649s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2870.6MB
[10/06 19:23:41   1649s] Statistics of distance of Instance movement in refine placement:
[10/06 19:23:41   1649s]   maximum (X+Y) =         0.00 um
[10/06 19:23:41   1649s]   mean    (X+Y) =         0.00 um
[10/06 19:23:41   1649s] Summary Report:
[10/06 19:23:41   1649s] Instances move: 0 (out of 35731 movable)
[10/06 19:23:41   1649s] Instances flipped: 0
[10/06 19:23:41   1649s] Mean displacement: 0.00 um
[10/06 19:23:41   1649s] Max displacement: 0.00 um 
[10/06 19:23:41   1649s] Total instances moved : 0
[10/06 19:23:41   1649s] Total net bbox length = 1.208e+06 (6.849e+05 5.227e+05) (ext = 7.963e+04)
[10/06 19:23:41   1649s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2870.6MB
[10/06 19:23:41   1649s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2870.6MB) @(0:27:29 - 0:27:29).
[10/06 19:23:41   1649s] *** Finished refinePlace (0:27:29 mem=2870.6M) ***
[10/06 19:23:41   1649s] *** maximum move = 0.00 um ***
[10/06 19:23:41   1649s] *** Finished re-routing un-routed nets (2870.6M) ***
[10/06 19:23:41   1649s] 
[10/06 19:23:41   1649s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2870.6M) ***
[10/06 19:23:41   1649s] ** GigaOpt Optimizer WNS Slack -0.073 TNS Slack -0.649 Density 40.74
[10/06 19:23:41   1649s] 
[10/06 19:23:41   1649s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=2870.6M) ***
[10/06 19:23:41   1649s] 
[10/06 19:23:42   1649s] End: GigaOpt TNS recovery
[10/06 19:23:42   1649s] *** Steiner Routed Nets: 0.330%; Threshold: 100; Threshold for Hold: 100
[10/06 19:23:42   1649s] ### Creating LA Mngr. totSessionCpu=0:27:30 mem=2811.5M
[10/06 19:23:42   1649s] ### Creating LA Mngr, finished. totSessionCpu=0:27:30 mem=2811.5M
[10/06 19:23:42   1649s] Re-routed 0 nets
[10/06 19:23:42   1649s] Begin: GigaOpt Optimization in post-eco TNS mode
[10/06 19:23:42   1650s] Info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:42   1650s] Info: 359 clock nets excluded from IPO operation.
[10/06 19:23:42   1650s] PhyDesignGrid: maxLocalDensity 1.00
[10/06 19:23:42   1650s] ### Creating PhyDesignMc. totSessionCpu=0:27:30 mem=2811.5M
[10/06 19:23:42   1650s] #spOpts: N=45 
[10/06 19:23:42   1650s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2811.5MB).
[10/06 19:23:42   1650s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:30 mem=2811.5M
[10/06 19:23:42   1650s] 
[10/06 19:23:42   1650s] #optDebug: {2, 1.000, 0.8500} {3, 0.875, 0.8500} {4, 0.750, 0.8500} {5, 0.625, 0.8500} {6, 0.500, 0.8500} {7, 0.375, 0.8500} {8, 0.250, 0.8500} {9, 0.125, 0.8500} 
[10/06 19:23:42   1650s] ### Creating LA Mngr. totSessionCpu=0:27:30 mem=2811.5M
[10/06 19:23:42   1650s] ### Creating LA Mngr, finished. totSessionCpu=0:27:30 mem=2811.5M
[10/06 19:23:43   1651s] *info: 359 clock nets excluded
[10/06 19:23:43   1651s] *info: 2 special nets excluded.
[10/06 19:23:43   1651s] *info: 12132 no-driver nets excluded.
[10/06 19:23:43   1651s] *info: 360 nets with fixed/cover wires excluded.
[10/06 19:23:44   1651s] PathGroup :  reg2cgate  TargetSlack : 0 
[10/06 19:23:44   1651s] PathGroup :  reg2reg  TargetSlack : 0 
[10/06 19:23:44   1652s] ** GigaOpt Optimizer WNS Slack -0.073 TNS Slack -0.649 Density 40.74
[10/06 19:23:44   1652s] Optimizer TNS Opt
[10/06 19:23:44   1652s] Info: Begin MT loop @oiCellDelayCachingJob with 2 threads.
[10/06 19:23:44   1652s] Info: End MT loop @oiCellDelayCachingJob.
[10/06 19:23:44   1652s] Active Path Group: default 
[10/06 19:23:44   1652s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:44   1652s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[10/06 19:23:44   1652s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:44   1652s] |  -0.073|   -0.073|  -0.649|   -0.649|    40.74%|   0:00:00.0| 2870.6M|func_slow_max|  default| ahbsi_out[407]                                     |
[10/06 19:23:44   1652s] |  -0.073|   -0.073|  -0.649|   -0.649|    40.74%|   0:00:00.0| 2870.6M|func_slow_max|  default| ahbsi_out[407]                                     |
[10/06 19:23:44   1652s] +--------+---------+--------+---------+----------+------------+--------+-------------+---------+----------------------------------------------------+
[10/06 19:23:44   1652s] 
[10/06 19:23:44   1652s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2870.6M) ***
[10/06 19:23:44   1652s] 
[10/06 19:23:44   1652s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2870.6M) ***
[10/06 19:23:44   1652s] 
[10/06 19:23:44   1652s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2870.6M) ***
[10/06 19:23:44   1652s] 
[10/06 19:23:44   1652s] End: GigaOpt Optimization in post-eco TNS mode
[10/06 19:23:44   1652s] 
[10/06 19:23:44   1652s] Active setup views:
[10/06 19:23:44   1652s]  func_slow_max
[10/06 19:23:44   1652s]   Dominating endpoints: 0
[10/06 19:23:44   1652s]   Dominating TNS: -0.000
[10/06 19:23:44   1652s] 
[10/06 19:23:44   1652s] Extraction called for design 'leon' of instances=36093 and nets=48946 using extraction engine 'preRoute' .
[10/06 19:23:44   1652s] PreRoute RC Extraction called for design leon.
[10/06 19:23:44   1652s] RC Extraction called in multi-corner(2) mode.
[10/06 19:23:44   1652s] RCMode: PreRoute
[10/06 19:23:44   1652s]       RC Corner Indexes            0       1   
[10/06 19:23:44   1652s] Capacitance Scaling Factor   : 1.10066 1.10066 
[10/06 19:23:44   1652s] Resistance Scaling Factor    : 1.34236 1.34236 
[10/06 19:23:44   1652s] Clock Cap. Scaling Factor    : 0.96023 0.96023 
[10/06 19:23:44   1652s] Clock Res. Scaling Factor    : 1.34236 1.34236 
[10/06 19:23:44   1652s] Shrink Factor                : 1.00000
[10/06 19:23:44   1652s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/06 19:23:44   1652s] Using capacitance table file ...
[10/06 19:23:44   1652s] Initializing multi-corner capacitance tables ... 
[10/06 19:23:45   1653s] Initializing multi-corner resistance tables ...
[10/06 19:23:45   1653s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2581.773M)
[10/06 19:23:45   1653s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[10/06 19:23:45   1653s] [PSP]     Started earlyGlobalRoute kernel
[10/06 19:23:45   1653s] [PSP]     Initial Peak syMemory usage = 2581.8 MB
[10/06 19:23:45   1653s] (I)       Reading DB...
[10/06 19:23:45   1653s] (I)       before initializing RouteDB syMemory usage = 2621.3 MB
[10/06 19:23:45   1653s] (I)       congestionReportName   : 
[10/06 19:23:45   1653s] (I)       layerRangeFor2DCongestion : 
[10/06 19:23:45   1653s] (I)       buildTerm2TermWires    : 0
[10/06 19:23:45   1653s] (I)       doTrackAssignment      : 1
[10/06 19:23:45   1653s] (I)       dumpBookshelfFiles     : 0
[10/06 19:23:45   1653s] (I)       numThreads             : 2
[10/06 19:23:45   1653s] (I)       bufferingAwareRouting  : false
[10/06 19:23:45   1653s] [NR-eGR] honorMsvRouteConstraint: false
[10/06 19:23:45   1653s] (I)       honorPin               : false
[10/06 19:23:45   1653s] (I)       honorPinGuide          : true
[10/06 19:23:45   1653s] (I)       honorPartition         : false
[10/06 19:23:45   1653s] (I)       allowPartitionCrossover: false
[10/06 19:23:45   1653s] (I)       honorSingleEntry       : true
[10/06 19:23:45   1653s] (I)       honorSingleEntryStrong : true
[10/06 19:23:45   1653s] (I)       handleViaSpacingRule   : false
[10/06 19:23:45   1653s] (I)       handleEolSpacingRule   : false
[10/06 19:23:45   1653s] (I)       PDConstraint           : none
[10/06 19:23:45   1653s] (I)       expBetterNDRHandling   : false
[10/06 19:23:45   1653s] [NR-eGR] honorClockSpecNDR      : 0
[10/06 19:23:45   1653s] (I)       routingEffortLevel     : 3
[10/06 19:23:45   1653s] (I)       effortLevel            : standard
[10/06 19:23:45   1653s] [NR-eGR] minRouteLayer          : 2
[10/06 19:23:45   1653s] [NR-eGR] maxRouteLayer          : 127
[10/06 19:23:45   1653s] (I)       relaxedTopLayerCeiling : 127
[10/06 19:23:45   1653s] (I)       relaxedBottomLayerFloor: 2
[10/06 19:23:45   1653s] (I)       numRowsPerGCell        : 1
[10/06 19:23:45   1653s] (I)       speedUpLargeDesign     : 0
[10/06 19:23:45   1653s] (I)       multiThreadingTA       : 1
[10/06 19:23:45   1653s] (I)       blkAwareLayerSwitching : 1
[10/06 19:23:45   1653s] (I)       optimizationMode       : false
[10/06 19:23:45   1653s] (I)       routeSecondPG          : false
[10/06 19:23:45   1653s] (I)       scenicRatioForLayerRelax: 0.00
[10/06 19:23:45   1653s] (I)       detourLimitForLayerRelax: 0.00
[10/06 19:23:45   1653s] (I)       punchThroughDistance   : 500.00
[10/06 19:23:45   1653s] (I)       scenicBound            : 1.15
[10/06 19:23:45   1653s] (I)       maxScenicToAvoidBlk    : 100.00
[10/06 19:23:45   1653s] (I)       source-to-sink ratio   : 0.00
[10/06 19:23:45   1653s] (I)       targetCongestionRatioH : 1.00
[10/06 19:23:45   1653s] (I)       targetCongestionRatioV : 1.00
[10/06 19:23:45   1653s] (I)       layerCongestionRatio   : 0.70
[10/06 19:23:45   1653s] (I)       m1CongestionRatio      : 0.10
[10/06 19:23:45   1653s] (I)       m2m3CongestionRatio    : 0.70
[10/06 19:23:45   1653s] (I)       localRouteEffort       : 1.00
[10/06 19:23:45   1653s] (I)       numSitesBlockedByOneVia: 8.00
[10/06 19:23:45   1653s] (I)       supplyScaleFactorH     : 1.00
[10/06 19:23:45   1653s] (I)       supplyScaleFactorV     : 1.00
[10/06 19:23:45   1653s] (I)       highlight3DOverflowFactor: 0.00
[10/06 19:23:45   1653s] (I)       doubleCutViaModelingRatio: 0.00
[10/06 19:23:45   1653s] (I)       routeVias              : 
[10/06 19:23:45   1653s] (I)       readTROption           : true
[10/06 19:23:45   1653s] (I)       extraSpacingFactor     : 1.00
[10/06 19:23:45   1653s] [NR-eGR] numTracksPerClockWire  : 0
[10/06 19:23:45   1653s] (I)       routeSelectedNetsOnly  : false
[10/06 19:23:45   1653s] (I)       clkNetUseMaxDemand     : false
[10/06 19:23:45   1653s] (I)       extraDemandForClocks   : 0
[10/06 19:23:45   1653s] (I)       steinerRemoveLayers    : false
[10/06 19:23:45   1653s] (I)       demoteLayerScenicScale : 1.00
[10/06 19:23:45   1653s] (I)       nonpreferLayerCostScale : 100.00
[10/06 19:23:45   1653s] (I)       similarTopologyRoutingFast : false
[10/06 19:23:45   1653s] (I)       spanningTreeRefinement : false
[10/06 19:23:45   1653s] (I)       spanningTreeRefinementAlpha : 0.50
[10/06 19:23:45   1653s] (I)       starting read tracks
[10/06 19:23:45   1653s] (I)       build grid graph
[10/06 19:23:45   1653s] (I)       build grid graph start
[10/06 19:23:45   1653s] [NR-eGR] Layer1 has no routable track
[10/06 19:23:45   1653s] [NR-eGR] Layer2 has single uniform track structure
[10/06 19:23:45   1653s] [NR-eGR] Layer3 has single uniform track structure
[10/06 19:23:45   1653s] [NR-eGR] Layer4 has single uniform track structure
[10/06 19:23:45   1653s] [NR-eGR] Layer5 has single uniform track structure
[10/06 19:23:45   1653s] [NR-eGR] Layer6 has single uniform track structure
[10/06 19:23:45   1653s] [NR-eGR] Layer7 has single uniform track structure
[10/06 19:23:45   1653s] [NR-eGR] Layer8 has single uniform track structure
[10/06 19:23:45   1653s] [NR-eGR] Layer9 has single uniform track structure
[10/06 19:23:45   1653s] (I)       build grid graph end
[10/06 19:23:45   1653s] (I)       numViaLayers=9
[10/06 19:23:45   1653s] (I)       Reading via VIA12_1C_H for layer: 0 
[10/06 19:23:45   1653s] (I)       Reading via VIA23_1C_V for layer: 1 
[10/06 19:23:45   1653s] (I)       Reading via VIA34_1C_H for layer: 2 
[10/06 19:23:45   1653s] (I)       Reading via VIA45_1C_H for layer: 3 
[10/06 19:23:45   1653s] (I)       Reading via VIA5_0_VH for layer: 4 
[10/06 19:23:45   1653s] (I)       Reading via VIA6_0_HV for layer: 5 
[10/06 19:23:45   1653s] (I)       Reading via VIA7_0_VH for layer: 6 
[10/06 19:23:45   1653s] (I)       Reading via VIA8_0_VH for layer: 7 
[10/06 19:23:45   1653s] (I)       end build via table
[10/06 19:23:45   1653s] [NR-eGR] numRoutingBlks=0 numInstBlks=1812 numPGBlocks=26919 numBumpBlks=0 numBoundaryFakeBlks=0
[10/06 19:23:45   1653s] [NR-eGR] numPreroutedNet = 360  numPreroutedWires = 71350
[10/06 19:23:45   1653s] (I)       readDataFromPlaceDB
[10/06 19:23:45   1653s] (I)       Read net information..
[10/06 19:23:45   1653s] [NR-eGR] Read numTotalNets=36690  numIgnoredNets=360
[10/06 19:23:45   1653s] (I)       Read testcase time = 0.010 seconds
[10/06 19:23:45   1653s] 
[10/06 19:23:45   1653s] (I)       read default dcut vias
[10/06 19:23:45   1653s] (I)       Reading via VIA12_2C_N for layer: 0 
[10/06 19:23:45   1653s] (I)       Reading via VIA23_2C_E for layer: 1 
[10/06 19:23:45   1653s] (I)       Reading via VIA34_2C_E for layer: 2 
[10/06 19:23:45   1653s] (I)       Reading via VIA45_2C_E for layer: 3 
[10/06 19:23:45   1653s] (I)       Reading via VIA5_0_X2N_VH for layer: 4 
[10/06 19:23:45   1653s] (I)       Reading via VIA6_0_X2H_HV for layer: 5 
[10/06 19:23:45   1653s] (I)       Reading via VIA7_0_X2V_VH for layer: 6 
[10/06 19:23:45   1653s] (I)       Reading via VIA8_0_X2V_VH for layer: 7 
[10/06 19:23:45   1653s] (I)       build grid graph start
[10/06 19:23:45   1653s] (I)       build grid graph end
[10/06 19:23:45   1653s] (I)       Model blockage into capacity
[10/06 19:23:45   1653s] (I)       Read numBlocks=28739  numPreroutedWires=71350  numCapScreens=0
[10/06 19:23:45   1653s] (I)       blocked area on Layer1 : 0  (0.00%)
[10/06 19:23:45   1653s] (I)       blocked area on Layer2 : 781763679200  (28.04%)
[10/06 19:23:45   1653s] (I)       blocked area on Layer3 : 765865366400  (27.47%)
[10/06 19:23:45   1653s] (I)       blocked area on Layer4 : 742280092400  (26.63%)
[10/06 19:23:45   1653s] (I)       blocked area on Layer5 : 765650183600  (27.46%)
[10/06 19:23:45   1653s] (I)       blocked area on Layer6 : 742280092400  (26.63%)
[10/06 19:23:45   1653s] (I)       blocked area on Layer7 : 80906942400  (2.90%)
[10/06 19:23:45   1653s] (I)       blocked area on Layer8 : 380423988400  (13.65%)
[10/06 19:23:45   1653s] (I)       blocked area on Layer9 : 183401078400  (6.58%)
[10/06 19:23:45   1653s] (I)       Modeling time = 0.070 seconds
[10/06 19:23:45   1653s] 
[10/06 19:23:45   1653s] (I)       Number of ignored nets = 360
[10/06 19:23:45   1653s] (I)       Number of fixed nets = 360.  Ignored: Yes
[10/06 19:23:45   1653s] (I)       Number of clock nets = 360.  Ignored: No
[10/06 19:23:45   1653s] (I)       Number of analog nets = 0.  Ignored: Yes
[10/06 19:23:45   1653s] (I)       Number of special nets = 0.  Ignored: Yes
[10/06 19:23:45   1653s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[10/06 19:23:45   1653s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[10/06 19:23:45   1653s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[10/06 19:23:45   1653s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[10/06 19:23:45   1653s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/06 19:23:45   1653s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2621.3 MB
[10/06 19:23:45   1653s] (I)       Ndr track 0 does not exist
[10/06 19:23:45   1653s] (I)       Ndr track 0 does not exist
[10/06 19:23:45   1653s] (I)       Ndr track 0 does not exist
[10/06 19:23:45   1653s] (I)       Layer1  viaCost=200.00
[10/06 19:23:45   1653s] (I)       Layer2  viaCost=200.00
[10/06 19:23:45   1653s] (I)       Layer3  viaCost=100.00
[10/06 19:23:45   1653s] (I)       Layer4  viaCost=100.00
[10/06 19:23:45   1653s] (I)       Layer5  viaCost=200.00
[10/06 19:23:45   1653s] (I)       Layer6  viaCost=300.00
[10/06 19:23:45   1653s] (I)       Layer7  viaCost=300.00
[10/06 19:23:45   1653s] (I)       Layer8  viaCost=300.00
[10/06 19:23:45   1653s] (I)       ---------------------Grid Graph Info--------------------
[10/06 19:23:45   1653s] (I)       routing area        :  (0, 0) - (1977170, 1410020)
[10/06 19:23:45   1653s] (I)       core area           :  (50000, 50160) - (1927170, 1360020)
[10/06 19:23:45   1653s] (I)       Site Width          :   400  (dbu)
[10/06 19:23:45   1653s] (I)       Row Height          :  3420  (dbu)
[10/06 19:23:45   1653s] (I)       GCell Width         :  3420  (dbu)
[10/06 19:23:45   1653s] (I)       GCell Height        :  3420  (dbu)
[10/06 19:23:45   1653s] (I)       grid                :   578   412     9
[10/06 19:23:45   1653s] (I)       vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0
[10/06 19:23:45   1653s] (I)       horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420
[10/06 19:23:45   1653s] (I)       Default wire width  :   120   140   140   140   140   140   140   140   140
[10/06 19:23:45   1653s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140
[10/06 19:23:45   1653s] (I)       Default pitch size  :   240   400   380   400   380   400   570   400   760
[10/06 19:23:45   1653s] (I)       First Track Coord   :     0   200   190   200   190   200   760   200   950
[10/06 19:23:45   1653s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  6.00  8.55  4.50
[10/06 19:23:45   1653s] (I)       Total num of tracks :     0  4943  3710  4943  3710  4943  2473  4943  1854
[10/06 19:23:45   1653s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/06 19:23:45   1653s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/06 19:23:45   1653s] (I)       --------------------------------------------------------
[10/06 19:23:45   1653s] 
[10/06 19:23:45   1653s] [NR-eGR] ============ Routing rule table ============
[10/06 19:23:45   1653s] [NR-eGR] Rule id 0. Nets 36287 
[10/06 19:23:45   1653s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[10/06 19:23:45   1653s] [NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=570  L8=400  L9=760
[10/06 19:23:45   1653s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:23:45   1653s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:23:45   1653s] [NR-eGR] Rule id 1. Nets 0 
[10/06 19:23:45   1653s] [NR-eGR] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=3  maxVerDemand=3
[10/06 19:23:45   1653s] [NR-eGR] Pitch:  L1=720  L2=840  L3=840  L4=840  L5=840  L6=840  L7=840  L8=840  L9=840
[10/06 19:23:45   1653s] (I)       NumUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:23:45   1653s] (I)       NumFullyUsedTracks:  L1=3  L2=3  L3=3  L4=3  L5=3  L6=3  L7=3  L8=3  L9=3
[10/06 19:23:45   1653s] [NR-eGR] Rule id 2. Nets 43 
[10/06 19:23:45   1653s] [NR-eGR] id=2  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[10/06 19:23:45   1653s] [NR-eGR] Pitch:  L1=480  L2=560  L3=560  L4=560  L5=560  L6=560  L7=570  L8=560  L9=760
[10/06 19:23:45   1653s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2  L9=2
[10/06 19:23:45   1653s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/06 19:23:45   1653s] [NR-eGR] ========================================
[10/06 19:23:45   1653s] [NR-eGR] 
[10/06 19:23:45   1653s] (I)       After initializing earlyGlobalRoute syMemory usage = 2630.8 MB
[10/06 19:23:45   1653s] (I)       Loading and dumping file time : 0.27 seconds
[10/06 19:23:45   1653s] (I)       ============= Initialization =============
[10/06 19:23:45   1653s] (I)       totalPins=147054  totalGlobalPin=146778 (99.81%)
[10/06 19:23:45   1653s] (I)       total 2D Cap : 11787218 = (5591787 H, 6195431 V)
[10/06 19:23:45   1653s] [NR-eGR] Layer group 1: route 36330 net(s) in layer range [2, 9]
[10/06 19:23:45   1653s] (I)       ============  Phase 1a Route ============
[10/06 19:23:45   1653s] (I)       Phase 1a runs 0.12 seconds
[10/06 19:23:45   1653s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[10/06 19:23:45   1653s] (I)       Usage: 804761 = (442861 H, 361900 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.188e+05um V)
[10/06 19:23:45   1653s] (I)       
[10/06 19:23:45   1653s] (I)       ============  Phase 1b Route ============
[10/06 19:23:45   1653s] (I)       Phase 1b runs 0.02 seconds
[10/06 19:23:45   1653s] (I)       Usage: 804782 = (442877 H, 361905 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.189e+05um V)
[10/06 19:23:45   1653s] (I)       
[10/06 19:23:45   1653s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.376177e+06um
[10/06 19:23:45   1653s] (I)       ============  Phase 1c Route ============
[10/06 19:23:45   1653s] (I)       Level2 Grid: 116 x 83
[10/06 19:23:45   1653s] (I)       Phase 1c runs 0.02 seconds
[10/06 19:23:45   1653s] (I)       Usage: 804782 = (442877 H, 361905 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.189e+05um V)
[10/06 19:23:45   1653s] (I)       
[10/06 19:23:45   1653s] (I)       ============  Phase 1d Route ============
[10/06 19:23:46   1654s] (I)       Phase 1d runs 0.11 seconds
[10/06 19:23:46   1654s] (I)       Usage: 804797 = (442882 H, 361915 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.189e+05um V)
[10/06 19:23:46   1654s] (I)       
[10/06 19:23:46   1654s] (I)       ============  Phase 1e Route ============
[10/06 19:23:46   1654s] (I)       Phase 1e runs 0.01 seconds
[10/06 19:23:46   1654s] (I)       Usage: 804797 = (442882 H, 361915 V) = (7.92% H, 5.84% V) = (7.573e+05um H, 6.189e+05um V)
[10/06 19:23:46   1654s] (I)       
[10/06 19:23:46   1654s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.376203e+06um
[10/06 19:23:46   1654s] [NR-eGR] 
[10/06 19:23:46   1654s] (I)       ============  Phase 1l Route ============
[10/06 19:23:46   1654s] (I)       Phase 1l runs 0.17 seconds
[10/06 19:23:46   1654s] (I)       
[10/06 19:23:46   1654s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[10/06 19:23:46   1654s] [NR-eGR]                OverCon         OverCon         OverCon            
[10/06 19:23:46   1654s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[10/06 19:23:46   1654s] [NR-eGR] Layer            (1-4)           (5-8)           (9-9)    OverCon 
[10/06 19:23:46   1654s] [NR-eGR] ------------------------------------------------------------------
[10/06 19:23:46   1654s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:23:46   1654s] [NR-eGR] Layer2       2( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:23:46   1654s] [NR-eGR] Layer3     292( 0.16%)      34( 0.02%)       0( 0.00%)   ( 0.18%) 
[10/06 19:23:46   1654s] [NR-eGR] Layer4      31( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[10/06 19:23:46   1654s] [NR-eGR] Layer5     270( 0.15%)       4( 0.00%)       0( 0.00%)   ( 0.15%) 
[10/06 19:23:46   1654s] [NR-eGR] Layer6       8( 0.00%)       1( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 19:23:46   1654s] [NR-eGR] Layer7      33( 0.01%)      17( 0.01%)       1( 0.00%)   ( 0.02%) 
[10/06 19:23:46   1654s] [NR-eGR] Layer8      21( 0.01%)       3( 0.00%)       0( 0.00%)   ( 0.01%) 
[10/06 19:23:46   1654s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[10/06 19:23:46   1654s] [NR-eGR] ------------------------------------------------------------------
[10/06 19:23:46   1654s] [NR-eGR] Total      657( 0.04%)      59( 0.00%)       1( 0.00%)   ( 0.05%) 
[10/06 19:23:46   1654s] [NR-eGR] 
[10/06 19:23:46   1654s] (I)       Total Global Routing Runtime: 0.61 seconds
[10/06 19:23:46   1654s] (I)       total 2D Cap : 11793900 = (5593921 H, 6199979 V)
[10/06 19:23:46   1654s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[10/06 19:23:46   1654s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[10/06 19:23:46   1654s] [NR-eGR] End Peak syMemory usage = 2630.8 MB
[10/06 19:23:46   1654s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.90 seconds
[10/06 19:23:46   1654s] [hotspot] +------------+---------------+---------------+
[10/06 19:23:46   1654s] [hotspot] |            |   max hotspot | total hotspot |
[10/06 19:23:46   1654s] [hotspot] +------------+---------------+---------------+
[10/06 19:23:46   1654s] [hotspot] | normalized |          0.00 |          0.00 |
[10/06 19:23:46   1654s] [hotspot] +------------+---------------+---------------+
[10/06 19:23:46   1654s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/06 19:23:46   1654s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/06 19:23:46   1654s] #################################################################################
[10/06 19:23:46   1654s] # Design Stage: PreRoute
[10/06 19:23:46   1654s] # Design Name: leon
[10/06 19:23:46   1654s] # Design Mode: 45nm
[10/06 19:23:46   1654s] # Analysis Mode: MMMC OCV 
[10/06 19:23:46   1654s] # Parasitics Mode: No SPEF/RCDB
[10/06 19:23:46   1654s] # Signoff Settings: SI Off 
[10/06 19:23:46   1654s] #################################################################################
[10/06 19:23:46   1655s] Topological Sorting (REAL = 0:00:00.0, MEM = 2628.8M, InitMEM = 2628.8M)
[10/06 19:23:46   1655s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_slow_max'
[10/06 19:23:46   1655s] Calculate early delays in OCV mode...
[10/06 19:23:46   1655s] Calculate late delays in OCV mode...
[10/06 19:23:46   1655s] Start delay calculation (fullDC) (2 T). (MEM=2628.8)
[10/06 19:23:47   1655s] End AAE Lib Interpolated Model. (MEM=2653.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:23:48   1658s] Total number of fetched objects 36819
[10/06 19:23:48   1659s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/06 19:23:48   1659s] End delay calculation. (MEM=2749.06 CPU=0:00:03.0 REAL=0:00:01.0)
[10/06 19:23:48   1659s] End delay calculation (fullDC). (MEM=2749.06 CPU=0:00:03.9 REAL=0:00:02.0)
[10/06 19:23:48   1659s] *** CDM Built up (cpu=0:00:04.9  real=0:00:02.0  mem= 2749.1M) ***
[10/06 19:23:49   1660s] *** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:03.0 totSessionCpu=0:27:40 mem=2741.1M)
[10/06 19:23:49   1660s] Reported timing to dir ./timingReports
[10/06 19:23:49   1660s] **optDesign ... cpu = 0:01:03, real = 0:00:48, mem = 2206.5M, totSessionCpu=0:27:40 **
[10/06 19:23:51   1661s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func_slow_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.073  |  0.013  |  0.039  | -0.073  |
|           TNS (ns):| -0.651  |  0.000  |  0.000  | -0.651  |
|    Violating Paths:|   22    |    0    |    0    |   22    |
|          All Paths:|  12273  |  11430  |   33    |  1052   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.738%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:05, real = 0:00:50, mem = 2199.5M, totSessionCpu=0:27:42 **
[10/06 19:23:51   1661s] *** Finished optDesign ***
[10/06 19:23:51   1661s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:23:51   1661s] UM:                                      -0.651 ns         -0.073 ns  final
[10/06 19:23:51   1662s] UM: Capturing floorplan image ...
[10/06 19:23:51   1662s] [hotspot] +------------+---------------+---------------+
[10/06 19:23:51   1662s] [hotspot] |            |   max hotspot | total hotspot |
[10/06 19:23:51   1662s] [hotspot] +------------+---------------+---------------+
[10/06 19:23:51   1662s] [hotspot] | normalized |          0.00 |          0.00 |
[10/06 19:23:51   1662s] [hotspot] +------------+---------------+---------------+
[10/06 19:23:51   1662s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/06 19:23:51   1662s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/06 19:23:51   1662s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:23:51   1662s] UM:                                                                   opt_design_postcts
[10/06 19:23:51   1662s] 
[10/06 19:23:51   1662s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:14 real=0:00:56.5)
[10/06 19:23:51   1662s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:10.4 real=0:00:08.8)
[10/06 19:23:51   1662s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:06.4 real=0:00:05.5)
[10/06 19:23:51   1662s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:05.7 real=0:00:04.0)
[10/06 19:23:51   1662s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:20.3 real=0:00:16.1)
[10/06 19:23:51   1662s] Info: pop threads available for lower-level modules during optimization.
[10/06 19:23:51   1662s] Deleting Lib Analyzer.
[10/06 19:23:51   1662s] Info: Destroy the CCOpt slew target map.
[10/06 19:26:07   1692s] <CMD> timeDesign -postCTS -hold
[10/06 19:26:07   1692s] Start to check current routing status for nets...
[10/06 19:26:07   1692s] All nets are already routed correctly.
[10/06 19:26:07   1692s] End to check current routing status for nets (mem=2488.9M)
[10/06 19:26:07   1693s] Effort level <high> specified for reg2reg path_group
[10/06 19:26:08   1693s] Effort level <high> specified for reg2cgate path_group
[10/06 19:26:08   1693s] #################################################################################
[10/06 19:26:08   1693s] # Design Stage: PreRoute
[10/06 19:26:08   1693s] # Design Name: leon
[10/06 19:26:08   1693s] # Design Mode: 45nm
[10/06 19:26:08   1693s] # Analysis Mode: MMMC OCV 
[10/06 19:26:08   1693s] # Parasitics Mode: No SPEF/RCDB
[10/06 19:26:08   1693s] # Signoff Settings: SI On 
[10/06 19:26:08   1693s] #################################################################################
[10/06 19:26:08   1694s] Topological Sorting (REAL = 0:00:00.0, MEM = 2521.5M, InitMEM = 2516.0M)
[10/06 19:26:08   1694s] Using master clock 'my_clk' for generated clock 'div_clk' in view 'func_fast_min'
[10/06 19:26:08   1694s] Calculate late delays in OCV mode...
[10/06 19:26:08   1694s] Calculate early delays in OCV mode...
[10/06 19:26:08   1694s] Start delay calculation (fullDC) (2 T). (MEM=2511.98)
[10/06 19:26:08   1694s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[10/06 19:26:08   1694s] End AAE Lib Interpolated Model. (MEM=2536.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/06 19:26:10   1698s] Total number of fetched objects 36819
[10/06 19:26:10   1698s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/06 19:26:10   1698s] End delay calculation. (MEM=2670.39 CPU=0:00:03.1 REAL=0:00:01.0)
[10/06 19:26:10   1698s] End delay calculation (fullDC). (MEM=2670.39 CPU=0:00:04.2 REAL=0:00:02.0)
[10/06 19:26:10   1698s] *** CDM Built up (cpu=0:00:04.6  real=0:00:02.0  mem= 2670.4M) ***
[10/06 19:26:11   1699s] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:03.0 totSessionCpu=0:28:20 mem=2660.9M)
[10/06 19:26:11   1699s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_fast_min 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.407  |  0.078  |  0.250  | -0.407  |
|           TNS (ns):| -13.219 |  0.000  |  0.000  | -13.219 |
|    Violating Paths:|   55    |    0    |    0    |   55    |
|          All Paths:|  11512  |  11430  |   33    |   290   |
+--------------------+---------+---------+---------+---------+

Density: 40.738%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[10/06 19:26:11   1700s] Total CPU time: 7.41 sec
[10/06 19:26:11   1700s] Total Real time: 4.0 sec
[10/06 19:26:11   1700s] Total Memory Usage: 2508.933594 Mbytes
[10/06 19:28:13   1727s] <CMD> um::set_metric -name design.power_domains -value {}
[10/06 19:28:14   1727s] <CMD> um::set_metric -name design.instances.icg -value 36
[10/06 19:28:14   1727s] <CMD> um::set_metric -name design.area.icg -value {312.93 um^2}
[10/06 19:28:14   1727s] <CMD> um::get_metric -pending design.instances.register
[10/06 19:28:14   1727s] <CMD> um::set_metric -name design.instances.register -value 11495
[10/06 19:28:14   1727s] <CMD> um::get_metric -pending design.area.register
[10/06 19:28:14   1727s] <CMD> um::set_metric -name design.area.register -value 88108.434
[10/06 19:28:14   1727s] <CMD> um::set_metric -name design.instances.power_switch -value 0
[10/06 19:28:14   1727s] <CMD> um::set_metric -name design.area.power_switch -value {0 um^2}
[10/06 19:28:14   1727s] <CMD> um::set_metric -name design.instances.iso_ls -value 0
[10/06 19:28:14   1727s] <CMD> um::set_metric -name design.area.iso_ls -value {0 um^2}
[10/06 19:28:14   1727s] UM: Capturing floorplan image ...
[10/06 19:28:14   1727s] <CMD> um::set_metric -name design.floorplan.image -value {boundary { data { G0.0,0.0,0.0,705.01,988.585,705.01,988.585,0.0,} fill_color {#FFFFFF} stroke_color {#002794} } macros { fixed { data { B93.605,159.295,520.57,273.51,B535.57,30.08,958.585,175.115,B93.605,30.08,520.57,144.295,B535.57,190.115,958.585,335.15,} fill_color {#E4F0D7} stroke_color {#000000} } } ports { data { C0.0,416.765,2, C0.0,368.125,2, C0.0,385.415,2, C0.0,368.885,2, C0.0,366.985,2, C0.0,348.175,2, C0.0,358.625,2, C0.0,361.475,2, C0.0,361.095,2, C0.0,358.815,2, C0.0,355.965,2, C0.0,354.825,2, C0.0,352.925,2, C0.0,351.975,2, C0.0,354.635,2, C0.0,355.015,2, C0.0,354.92,2, C0.0,352.545,2, C0.0,356.155,2, C0.0,360.905,2, C0.0,364.515,2, C0.0,367.555,2, C0.0,366.605,2, C0.0,366.795,2, C0.0,370.975,2, C0.0,371.925,2, C0.0,370.975,2, C0.0,366.89,2, C0.0,363.185,2, C0.0,359.955,2, C0.0,357.105,2, C0.0,331.455,2, C0.0,336.205,2, C0.0,323.665,2, C0.0,327.085,2, C0.0,324.995,2, C0.0,328.415,2, C0.0,325.375,2, C0.0,323.665,2, C0.0,313.405,2, C0.0,309.985,2, C0.0,299.63,2, C0.0,292.885,2, C0.0,285.95,2, C0.0,283.955,2, C0.0,279.11,2, C0.0,275.785,2, C0.0,273.695,2, C0.0,266.855,2, C0.0,256.595,2, C0.0,255.265,2, C0.0,255.265,2, C0.0,256.595,2, C0.0,262.105,2, C0.0,268.945,2, C0.0,273.695,2, C0.0,280.155,2, C0.0,283.955,2, C0.0,294.215,2, C0.0,296.305,2, C0.0,301.055,2, C0.0,304.475,2, C0.0,303.05,2, C0.0,302.955,2, C0.0,328.415,2, C0.0,324.615,2, C0.0,320.625,2, C0.0,320.055,2, C0.0,320.15,2, C0.0,317.965,2, C0.0,314.45,2, C0.0,311.695,2, C0.0,310.365,2, C0.0,303.715,2, C0.0,296.21,2, C0.0,292.695,2, C0.0,287.375,2, C0.0,283.005,2, C0.0,278.635,2, C0.0,277.875,2, C0.0,275.025,2, C0.0,267.615,2, C0.0,253.365,2, C0.0,248.425,2, C0.0,253.365,2, C0.0,259.825,2, C0.0,267.235,2, C0.0,271.605,2, C0.0,276.165,2, C0.0,282.435,2, C0.0,287.09,2, C0.0,293.36,2, C0.0,298.395,2, C0.0,298.585,2, C0.0,301.055,2, C0.0,302.385,2, C0.0,307.515,2, C0.0,340.765,2, C0.0,342.095,2, C0.0,338.675,2, C0.0,338.675,2, C0.0,341.715,2, C0.0,345.895,2, C0.0,348.555,2, C0.0,351.785,2, C0.0,342.095,2, C0.0,347.415,2, C0.0,350.835,2, C0.0,345.515,2, C0.0,332.975,2, C0.0,338.105,2, C0.0,337.155,2, C0.0,336.775,2, C0.0,339.055,2, C0.0,335.445,2, C0.0,321.955,2, C0.0,323.095,2, C0.0,317.395,2, C0.0,330.505,2, C0.0,379.715,2, C0.0,383.135,2, C0.0,381.805,2, C0.0,465.595,2, C0.0,459.135,2, C0.0,476.235,2, C0.0,472.245,2, C0.0,451.155,2, C0.0,336.395,2, C0.0,337.345,2, C0.0,318.535,2, C0.0,327.655,2, C0.0,311.315,2, C0.0,297.635,2, C302.7,0.0,2, C306.1,0.0,2, C310.1,0.0,2, C312.3,0.0,2, C314.7,0.0,2, C319.1,0.0,2, C321.5,0.0,2, C322.1,0.0,2, C319.7,0.0,2, C317.3,0.0,2, C315.7,0.0,2, C313.5,0.0,2, C315.1,0.0,2, C318.5,0.0,2, C322.1,0.0,2, C326.1,0.0,2, C325.3,0.0,2, C322.9,0.0,2, C320.5,0.0,2, C315.7,0.0,2, C311.1,0.0,2, C306.5,0.0,2, C305.3,0.0,2, C306.5,0.0,2, C306.5,0.0,2, C303.9,0.0,2, C298.9,0.0,2, C0.0,287.755,2, C0.0,290.035,2, C0.0,290.795,2, C0.0,320.055,2, C0.0,321.575,2, C0.0,313.31,2, C0.0,313.215,2, C0.0,309.89,2, C0.0,309.795,2, C0.0,310.365,2, C300.1,0.0,2, C0.0,306.565,2, C0.0,307.895,2, C308.5,0.0,2, C309.3,0.0,2, C318.1,0.0,2, C323.3,0.0,2, C323.3,0.0,2, C328.3,0.0,2, C323.3,0.0,2, C323.1,0.0,2, C318.3,0.0,2, C318.3,0.0,2, C318.5,0.0,2, C313.9,0.0,2, C313.3,0.0,2, C313.7,0.0,2, C323.5,0.0,2, C324.1,0.0,2, C324.1,0.0,2, C322.3,0.0,2, C314.1,0.0,2, C0.0,316.825,2, C0.0,319.865,2, C0.0,318.155,2, C0.0,321.575,2, C0.0,323.57,2, C0.0,316.825,2, C0.0,318.155,2, C0.0,325.375,2, C0.0,326.99,2, C0.0,323.475,2, C0.0,319.675,2, C0.0,326.895,2, C0.0,327.56,2, C0.0,324.045,2, C0.0,321.575,2, C0.0,316.73,2, C0.0,307.895,2, C0.0,302.765,2, C0.0,290.795,2, C290.9,0.0,2, C295.5,0.0,2, C299.3,0.0,2, C299.9,0.0,2, C300.3,0.0,2, C300.1,0.0,2, C0.0,297.635,2, C0.0,296.115,2, C0.0,294.215,2, C0.0,296.685,2, C0.0,295.925,2, C0.0,293.93,2, C304.3,0.0,2, C309.3,0.0,2, C314.3,0.0,2, C319.5,0.0,2, C324.5,0.0,2, C327.3,0.0,2, C327.7,0.0,2, C328.1,0.0,2, C322.9,0.0,2, C313.3,0.0,2, C312.9,0.0,2, C308.1,0.0,2, C307.1,0.0,2, C304.9,0.0,2, C302.5,0.0,2, C297.7,0.0,2, C291.7,0.0,2, C0.0,328.795,2, C0.0,329.175,2, C0.0,329.175,2, C0.0,329.555,2, C0.0,329.555,2, C0.0,329.555,2, C0.0,331.075,2, C0.0,330.885,2, C0.0,332.595,2, C0.0,332.595,2, C0.0,332.405,2, C0.0,334.305,2, C0.0,334.495,2, C0.0,336.015,2, C0.0,336.775,2, C0.0,337.535,2, C0.0,336.775,2, C0.0,339.815,2, C0.0,340.195,2, C0.0,340.1,2, C0.0,341.24,2, C0.0,341.335,2, C0.0,341.715,2, C0.0,342.475,2, C0.0,342.665,2, C0.0,343.235,2, C0.0,359.195,2, C0.0,360.335,2, C0.0,360.145,2, C0.0,358.625,2, C0.0,353.305,2, C0.0,351.975,2, C0.0,352.355,2, C0.0,357.865,2, C0.0,324.425,2, C0.0,322.525,2, C0.0,346.465,2, C0.0,347.225,2, C0.0,348.365,2, C0.0,349.695,2, C0.0,350.075,2, C0.0,350.265,2, C0.0,343.045,2, C0.0,338.675,2, C0.0,331.265,2, C0.0,320.815,2, C0.0,309.605,2, C0.0,297.065,2, C0.0,289.465,2, C0.0,287.755,2, C0.0,284.335,2, C0.0,281.485,2, C0.0,281.675,2, C0.0,281.39,2, C0.0,276.545,2, C0.0,265.525,2, C0.0,202.255,2, C0.0,134.425,2, C0.0,103.835,2, C74.3,0.0,2, C75.1,0.0,2, C74.7,0.0,2, C74.1,0.0,2, C74.1,0.0,2, C79.9,0.0,2, C85.7,0.0,2, C85.7,0.0,2, C0.0,279.205,2, C0.0,279.775,2, C0.0,281.675,2, C0.0,284.335,2, C0.0,294.595,2, C0.0,303.145,2, C0.0,303.715,2, C0.0,305.235,2, C0.0,305.235,2, C0.0,305.615,2, C0.0,305.615,2, C0.0,336.395,2, C0.0,339.435,2, C0.0,341.335,2, C0.0,342.095,2, C0.0,342.855,2, C0.0,343.615,2, C0.0,328.795,2, C0.0,325.945,2, C0.0,325.85,2, C0.0,324.235,2, C0.0,322.715,2, C0.0,322.335,2, C0.0,322.905,2, C0.0,323.0,2, C0.0,322.715,2, C0.0,324.235,2, C0.0,315.875,2, C0.0,315.875,2, C0.0,315.875,2, C0.0,316.255,2, C0.0,316.255,2, C0.0,315.875,2, C0.0,343.045,2, C0.0,343.425,2, C0.0,343.425,2, C0.0,344.565,2, C0.0,344.565,2, C0.0,359.575,2, C0.0,368.125,2, C0.0,374.965,2, C0.0,382.375,2, C0.0,386.555,2, C0.0,381.425,2, C0.0,374.585,2, C0.0,368.885,2, C0.0,363.565,2, C0.0,360.905,2, C0.0,361.475,2, C0.0,361.475,2, C0.0,350.645,2, C0.0,324.995,2, C0.0,324.995,2, C0.0,347.225,2, C0.0,353.495,2, C0.0,351.025,2, C0.0,350.36,2, C0.0,350.075,2, C0.0,351.595,2, C0.0,308.275,2, C0.0,318.535,2, C0.0,319.105,2, C0.0,314.735,2, C0.0,306.185,2, C0.0,297.635,2, C0.0,292.505,2, C0.0,288.515,2, C0.0,284.905,2, C0.0,283.955,2, C0.0,283.385,2, C0.0,281.295,2, C0.0,280.535,2, C0.0,280.535,2, C249.3,0.0,2, C252.9,0.0,2, C240.1,0.0,2, C215.3,0.0,2, C210.7,0.0,2, C145.3,0.0,2, C0.0,130.055,2, C0.0,131.765,2, C0.0,142.025,2, C167.1,0.0,2, C202.5,0.0,2, C243.5,0.0,2, C0.0,280.535,2, C0.0,282.245,2, C0.0,285.095,2, C0.0,290.035,2, C0.0,300.485,2, C0.0,308.275,2, C0.0,308.655,2, C0.0,307.135,2, C0.0,305.615,2, C0.0,305.045,2, C0.0,321.575,2, C0.0,317.205,2, C0.0,312.075,2, C0.0,311.885,2, C0.0,311.885,2, C0.0,301.91,2, C0.0,296.305,2, C0.0,353.495,2, C0.0,351.025,2, C0.0,351.595,2, C0.0,353.495,2, C0.0,355.015,2, C0.0,360.335,2, C0.0,365.275,2, C0.0,366.035,2, C0.0,363.755,2, C0.0,366.415,2, C0.0,374.965,2, C0.0,378.955,2, C0.0,379.715,2, C0.0,378.005,2, C0.0,377.435,2, C0.0,376.675,2, C0.0,375.535,2, C0.0,374.015,2, C0.0,371.545,2, C0.0,373.825,2, C0.0,375.725,2, C0.0,375.44,2, C0.0,378.005,2, C0.0,380.855,2, C0.0,380.095,2, C0.0,376.675,2, C0.0,372.115,2, C0.0,367.745,2, C0.0,362.045,2, C0.0,356.725,2, C0.0,355.205,2, C0.0,350.93,2, C0.0,308.18,2, C0.0,321.005,2, C0.0,302.005,2, C0.0,342.475,2, C0.0,348.08,2, C0.0,352.355,2, C0.0,340.765,2, C0.0,339.055,2, C0.0,333.925,2, C0.0,329.555,2, C0.0,327.085,2, C0.0,320.245,2, C0.0,313.405,2, C0.0,304.855,2, C0.0,295.165,2, C0.0,290.225,2, C0.0,288.325,2, C0.0,286.805,2, C0.0,284.81,2, C0.0,283.385,2, C0.0,279.205,2, C0.0,274.645,2, C0.0,265.145,2, C0.0,205.295,2, C0.0,146.585,2, C0.0,137.845,2, C0.0,114.095,2, C76.7,0.0,2, C81.9,0.0,2, C81.1,0.0,2, C80.9,0.0,2, C81.3,0.0,2, C0.0,115.045,2, C0.0,200.545,2, C0.0,265.525,2, C0.0,276.355,2, C0.0,283.385,2, C0.0,287.66,2, C0.0,291.745,2, C0.0,297.065,2, C0.0,303.145,2, C0.0,301.625,2, C0.0,301.815,2, C0.0,300.295,2, C0.0,298.775,2, C0.0,333.925,2, C0.0,345.895,2, C0.0,346.085,2, C0.0,346.655,2, C0.0,346.845,2, C0.0,346.845,2, C0.0,311.315,2, C0.0,298.965,2, C0.0,299.06,2, C0.0,298.49,2, C0.0,298.205,2, C0.0,292.125,2, C0.0,272.935,2, C0.0,272.935,2, C0.0,272.84,2, C0.0,272.935,2, C0.0,272.175,2, C0.0,271.415,2, C0.0,271.415,2, C0.0,271.415,2, C0.0,271.035,2, C0.0,270.655,2, C0.0,270.655,2, C0.0,269.895,2, C0.0,269.515,2, C0.0,269.515,2, C0.0,359.955,2, C0.0,364.325,2, C0.0,369.455,2, C0.0,376.295,2, C0.0,383.135,2, C0.0,387.695,2, C0.0,384.085,2, C0.0,374.585,2, C0.0,367.745,2, C0.0,364.325,2, C0.0,360.525,2, C0.0,360.715,2, C0.0,361.855,2, C0.0,354.065,2, C0.0,314.165,2, C0.0,327.655,2, C0.0,354.445,2, C0.0,353.115,2, C0.0,348.935,2, C0.0,346.655,2, C0.0,344.755,2, C0.0,344.66,2, C0.0,339.815,2, C0.0,336.015,2, C0.0,326.705,2, C0.0,317.585,2, C0.0,306.565,2, C0.0,295.165,2, C0.0,290.415,2, C0.0,288.23,2, C0.0,285.665,2, C0.0,282.245,2, C0.0,280.535,2, C0.0,278.825,2, C0.0,274.835,2, C0.0,262.675,2, C0.0,201.305,2, C0.0,140.695,2, C0.0,104.785,2, C74.3,0.0,2, C75.1,0.0,2, C72.3,0.0,2, C68.7,0.0,2, C67.9,0.0,2, C73.9,0.0,2, C80.3,0.0,2, C74.9,0.0,2, C0.0,118.085,2, C288.1,0.0,2, C289.9,0.0,2, C0.0,286.615,2, C0.0,294.215,2, C0.0,298.775,2, C0.0,308.845,2, C0.0,271.985,2, C0.0,271.985,2, C0.0,270.845,2, C0.0,270.275,2, C0.0,344.945,2, C0.0,352.355,2, C0.0,354.255,2, C0.0,354.35,2, C0.0,356.06,2, C0.0,356.63,2, C0.0,349.315,2, C0.0,356.345,2, C0.0,355.775,2, C0.0,357.105,2, C0.0,357.485,2, C0.0,357.865,2, C0.0,357.77,2, C0.0,357.2,2, C0.0,357.295,2, C0.0,356.535,2, C0.0,355.775,2, C0.0,358.055,2, C0.0,358.815,2, C0.0,359.765,2, C0.0,353.685,2, C0.0,358.435,2, C0.0,364.515,2, C0.0,371.355,2, C0.0,372.305,2, C0.0,373.255,2, C0.0,374.87,2, C0.0,373.73,2, C0.0,374.015,2, C0.0,378.385,2, C0.0,383.515,2, C0.0,386.935,2, C0.0,381.805,2, C0.0,371.45,2, C0.0,366.32,2, C0.0,362.995,2, C0.0,359.765,2, C0.0,358.245,2, C0.0,357.485,2, C0.0,347.605,2, C0.0,343.805,2, C0.0,328.415,2, C0.0,335.255,2, C0.0,343.805,2, C0.0,338.675,2, C0.0,362.235,2, C0.0,362.615,2, C0.0,362.615,2, C0.0,301.055,2, C0.0,313.025,2, C0.0,314.165,2, C0.0,309.985,2, C0.0,304.855,2, C0.0,299.725,2, C0.0,294.595,2, C0.0,291.745,2, C0.0,290.795,2, C0.0,290.415,2, C0.0,289.465,2, C0.0,283.195,2, C0.0,275.405,2, C0.0,274.835,2, C0.0,214.225,2, C272.5,0.0,2, C290.5,0.0,2, C303.3,0.0,2, C310.7,0.0,2, C317.9,0.0,2, C331.5,0.0,2, C348.3,0.0,2, C358.5,0.0,2, C345.3,0.0,2, C312.1,0.0,2, C295.3,0.0,2, C289.9,0.0,2, C0.0,281.865,2, C0.0,286.045,2, C0.0,293.455,2, C0.0,302.765,2, C0.0,313.025,2, C0.0,274.455,2, C0.0,274.075,2, C0.0,274.265,2, C0.0,269.705,2, C0.0,352.735,2, C0.0,360.715,2, C0.0,361.475,2, C0.0,362.235,2, C0.0,362.33,2, C0.0,362.9,2, C0.0,326.705,2, C0.0,363.375,2, C0.0,363.945,2, C0.0,364.895,2, C0.0,365.085,2, C0.0,365.465,2, C0.0,365.845,2, C0.0,365.655,2, C0.0,365.75,2, C0.0,365.18,2, C0.0,365.275,2, C0.0,363.755,2, C0.0,362.995,2, C0.0,367.175,2, C0.0,367.935,2, C0.0,368.695,2, C0.0,368.6,2, C0.0,368.505,2, C0.0,368.505,2, C0.0,369.265,2, C0.0,369.645,2, C0.0,363.755,2, C0.0,366.415,2, C0.0,372.02,2, C0.0,379.715,2, C0.0,383.135,2, C0.0,383.135,2, C0.0,377.435,2, C0.0,359.195,2, C0.0,359.195,2, C0.0,354.065,2, C0.0,370.025,2, C0.0,370.405,2, C0.0,337.915,2, C0.0,320.72,2, C0.0,332.975,2, C0.0,356.725,2, C0.0,355.395,2, C0.0,355.585,2, C0.0,347.605,2, C0.0,341.335,2, C0.0,332.975,2, C0.0,335.635,2, C0.0,331.075,2, C0.0,323.285,2, C0.0,312.455,2, C0.0,302.005,2, C0.0,295.355,2, C0.0,289.37,2, C0.0,286.045,2, C0.0,286.52,2, C0.0,285.665,2, C0.0,283.005,2, C0.0,280.915,2, C0.0,276.26,2, C0.0,268.565,2, C0.0,263.435,2, C0.0,254.315,2, C0.0,185.155,2, C0.0,105.355,2, C0.0,80.465,2, C185.9,0.0,2, C312.3,0.0,2, C345.5,0.0,2, C352.1,0.0,2, C338.1,0.0,2, C321.1,0.0,2, C306.9,0.0,2, C297.3,0.0,2, C290.3,0.0,2, C0.0,285.095,2, C0.0,291.175,2, C0.0,300.295,2, C0.0,307.325,2, C0.0,268.185,2, C0.0,268.185,2, C0.0,267.805,2, C0.0,267.425,2, C0.0,309.605,2, C0.0,269.895,2, C0.0,268.565,2, C0.0,268.28,2, C0.0,267.71,2, C0.0,267.615,2, C0.0,324.995,2, C0.0,330.98,2, C0.0,332.975,2, C0.0,369.17,2, C0.0,369.74,2, C0.0,370.31,2, C0.0,370.88,2, C0.0,370.595,2, C0.0,369.835,2, C0.0,369.835,2, C0.0,370.215,2, C0.0,371.735,2, C0.0,372.495,2, C0.0,372.875,2, C0.0,373.255,2, C0.0,373.16,2, C0.0,372.59,2, C0.0,372.495,2, C0.0,373.255,2, C0.0,374.775,2, C0.0,375.535,2, C0.0,376.295,2, C0.0,367.175,2, C0.0,372.875,2, C0.0,380.855,2, C0.0,385.225,2, C0.0,383.515,2, C0.0,377.15,2, C0.0,370.595,2, C0.0,364.705,2, C0.0,355.49,2, C0.0,374.3,2, C0.0,374.205,2, C0.0,346.465,2, C0.0,334.685,2, C0.0,332.215,2, C0.0,347.51,2, C0.0,351.595,2, C0.0,352.925,2, C0.0,376.01,2, C0.0,376.105,2, C0.0,375.915,2, C0.0,307.135,2, C0.0,309.035,2, C0.0,308.75,2, C0.0,305.615,2, C0.0,299.725,2, C0.0,294.5,2, C0.0,291.65,2, C0.0,290.035,2, C0.0,288.135,2, C0.0,286.995,2, C0.0,284.24,2, C0.0,281.96,2, C0.0,274.835,2, C0.0,262.675,2, C0.0,201.875,2, C0.0,138.035,2, C0.0,104.785,2, C74.5,0.0,2, C75.3,0.0,2, C75.5,0.0,2, C78.7,0.0,2, C81.5,0.0,2, C81.1,0.0,2, C0.0,122.645,2, C0.0,154.945,2, C0.0,209.855,2, C0.0,271.225,2, C0.0,282.53,2, C0.0,288.515,2, C0.0,293.455,2, C0.0,295.925,2, C0.0,297.065,2, C0.0,270.655,2, C0.0,269.895,2, C0.0,269.135,2, C0.0,268.375,2, C0.0,333.83,2, C0.0,376.58,2, C0.0,377.055,2, C0.0,377.055,2, C0.0,378.385,2, C0.0,378.765,2, C0.0,313.785,2, C0.0,327.655,2, C0.0,331.835,2, C0.0,345.515,2, C0.0,345.515,2, C0.0,345.515,2, C0.0,338.295,2, C0.0,330.505,2, C0.0,326.42,2, C0.0,310.46,2, C0.0,306.47,2, C0.0,297.635,2, C0.0,290.795,2, C0.0,284.715,2, C0.0,277.115,2, C0.0,270.275,2, C0.0,262.105,2, C0.0,248.425,2, C0.0,225.815,2, C0.0,225.815,2, C0.0,224.485,2, C0.0,242.915,2, C0.0,253.175,2, C0.0,263.435,2, C0.0,277.115,2, C0.0,282.625,2, C0.0,296.685,2, C0.0,303.62,2, C0.0,320.815,2, C0.0,321.195,2, C0.0,319.58,2, C0.0,299.535,2, C0.0,282.625,2, C0.0,272.365,2, C494.3,705.01,2, C494.3,705.01,2, C494.3,705.01,2, C494.3,705.01,2, C494.3,0.0,2, C494.3,0.0,2, C494.3,0.0,2, C494.3,0.0,2, C493.9,705.01,2, C493.9,705.01,2, C493.9,705.01,2, C493.9,705.01,2, C493.9,0.0,2, C493.9,0.0,2, C493.9,0.0,2, C493.9,0.0,2, C0.0,310.555,2, C0.0,328.415,2, C0.0,331.835,2, C0.0,342.095,2, C0.0,344.185,2, C0.0,344.185,2, C0.0,338.105,2, C0.0,328.035,2, C0.0,326.325,2, C0.0,313.785,2, C0.0,307.895,2, C0.0,299.345,2, C0.0,291.175,2, C0.0,285.855,2, C0.0,280.155,2, C0.0,270.275,2, C0.0,265.43,2, C0.0,258.685,2, C0.0,245.005,2, C0.0,231.325,2, C0.0,229.235,2, C0.0,242.915,2, C0.0,253.175,2, C0.0,263.435,2, C0.0,273.695,2, C0.0,280.915,2, C0.0,292.79,2, C0.0,301.055,2, C0.0,313.88,2, C0.0,318.155,2, C0.0,313.975,2, C0.0,304.475,2, C0.0,293.075,2, C0.0,279.015,2, C494.7,705.01,2, C494.7,705.01,2, C494.7,705.01,2, C494.7,705.01,2, C494.7,0.0,2, C494.7,0.0,2, C494.7,0.0,2, C494.7,0.0,2, C493.5,705.01,2, C493.5,705.01,2, C493.5,705.01,2, C493.5,705.01,2, C493.5,0.0,2, C493.5,0.0,2, C493.5,0.0,2, C493.5,0.0,2, C0.0,314.735,2, C0.0,326.325,2, C0.0,328.035,2, C0.0,333.735,2, C0.0,335.255,2, C0.0,335.255,2, C0.0,337.25,2, C0.0,335.065,2, C0.0,333.545,2, C0.0,326.135,2, C0.0,317.775,2, C0.0,307.61,2, C0.0,300.105,2, C0.0,293.835,2, C0.0,285.285,2, C0.0,279.965,2, C0.0,277.115,2, C0.0,279.585,2, C0.0,252.985,2, C0.0,248.33,2, C0.0,238.165,2, C0.0,245.005,2, C0.0,249.755,2, C0.0,262.01,2, C0.0,268.945,2, C0.0,275.785,2, C0.0,285.38,2, C0.0,293.835,2, C0.0,303.715,2, C0.0,308.655,2, C0.0,314.735,2, C0.0,315.115,2, C0.0,319.485,2, C0.0,292.695,2, C0.0,272.365,2, C495.1,705.01,2, C495.1,705.01,2, C495.1,705.01,2, C495.1,705.01,2, C495.1,0.0,2, C495.1,0.0,2, C495.1,0.0,2, C495.1,0.0,2, C493.1,705.01,2, C493.1,705.01,2, C493.1,705.01,2, C493.1,705.01,2, C493.1,0.0,2, C493.1,0.0,2, C493.1,0.0,2, C493.1,0.0,2, C0.0,309.32,2, C0.0,330.41,2, C0.0,334.685,2, C0.0,348.935,2, C0.0,348.935,2, C0.0,348.935,2, C0.0,340.67,2, C0.0,334.685,2, C0.0,330.315,2, C0.0,321.955,2, C0.0,312.74,2, C0.0,304.475,2, C0.0,293.455,2, C0.0,286.425,2, C0.0,279.775,2, C0.0,273.695,2, C0.0,263.435,2, C0.0,255.17,2, C0.0,249.755,2, C0.0,221.065,2, C0.0,222.395,2, C0.0,239.495,2, C0.0,244.91,2, C0.0,268.85,2, C0.0,275.69,2, C0.0,287.375,2, C0.0,298.015,2, C0.0,306.375,2, C0.0,317.585,2, C0.0,318.725,2, C0.0,315.115,2, C0.0,306.945,2, C0.0,294.975,2, C0.0,277.115,2, C495.5,705.01,2, C495.5,705.01,2, C495.5,705.01,2, C495.5,705.01,2, C495.5,0.0,2, C495.5,0.0,2, C495.5,0.0,2, C495.5,0.0,2, C492.7,705.01,2, C492.7,705.01,2, C492.7,705.01,2, C492.7,705.01,2, C492.7,0.0,2, C492.7,0.0,2, C492.7,0.0,2, C492.7,0.0,2, C0.0,312.645,2, C0.0,325.945,2, C0.0,331.835,2, C0.0,340.575,2, C0.0,340.385,2, C0.0,339.245,2, C0.0,337.535,2, C0.0,335.825,2, C0.0,324.425,2, C0.0,319.295,2, C0.0,311.315,2, C0.0,301.435,2, C0.0,292.315,2, C0.0,286.615,2, C0.0,278.54,2, C0.0,275.595,2, C0.0,266.855,2, C0.0,258.685,2, C0.0,249.755,2, C0.0,242.915,2, C0.0,242.915,2, C0.0,246.335,2, C0.0,260.015,2, C0.0,266.855,2, C0.0,275.405,2, C0.0,278.445,2, C0.0,287.375,2, C0.0,288.705,2, C0.0,306.185,2, C0.0,312.455,2, C0.0,309.225,2, C0.0,299.345,2, C0.0,278.255,2, C0.0,273.315,2, C495.9,705.01,2, C495.9,705.01,2, C495.9,705.01,2, C495.9,705.01,2, C495.9,0.0,2, C495.9,0.0,2, C495.9,0.0,2, C495.9,0.0,2, C492.3,705.01,2, C492.3,705.01,2, C492.3,705.01,2, C492.3,705.01,2, C492.3,0.0,2, C492.3,0.0,2, C492.3,0.0,2, C492.3,0.0,2, C0.0,311.315,2, C0.0,330.125,2, C0.0,334.305,2, C0.0,349.315,2, C0.0,349.505,2, C0.0,350.645,2, C0.0,339.435,2, C0.0,331.835,2, C0.0,328.985,2, C0.0,318.915,2, C0.0,316.635,2, C0.0,300.675,2, C0.0,295.545,2, C0.0,289.275,2, C0.0,278.255,2, C0.0,272.27,2, C0.0,260.015,2, C0.0,251.845,2, C0.0,227.905,2, C0.0,221.065,2, C0.0,224.485,2, C0.0,238.165,2, C0.0,246.335,2, C0.0,266.855,2, C0.0,274.075,2, C0.0,288.895,2, C0.0,300.2,2, C0.0,304.475,2, C0.0,315.02,2, C0.0,319.295,2, C0.0,315.495,2, C0.0,307.04,2, C0.0,302.48,2, C0.0,304.095,2, C496.3,705.01,2, C496.3,705.01,2, C496.3,705.01,2, C496.3,705.01,2, C496.3,0.0,2, C496.3,0.0,2, C496.3,0.0,2, C496.3,0.0,2, C491.9,705.01,2, C491.9,705.01,2, C491.9,705.01,2, C491.9,705.01,2, C491.9,0.0,2, C491.9,0.0,2, C491.9,0.0,2, C491.9,0.0,2, C0.0,315.495,2, C0.0,332.215,2, C0.0,339.435,2, C0.0,345.135,2, C0.0,347.985,2, C0.0,348.175,2, C0.0,344.09,2, C0.0,333.545,2, C0.0,330.125,2, C0.0,322.145,2, C0.0,310.935,2, C0.0,302.385,2, C0.0,291.555,2, C0.0,277.97,2, C0.0,277.875,2, C0.0,273.315,2, C0.0,263.055,2, C0.0,256.595,2, C0.0,232.655,2, C0.0,225.815,2, C0.0,229.235,2, C0.0,234.745,2, C0.0,241.585,2, C0.0,265.335,2, C0.0,276.355,2, C0.0,288.8,2, C0.0,296.875,2, C0.0,304.095,2, C0.0,312.265,2, C0.0,317.395,2, C0.0,310.745,2, C0.0,295.545,2, C0.0,289.085,2, C0.0,277.495,2, C496.7,705.01,2, C496.7,705.01,2, C496.7,705.01,2, C496.7,705.01,2, C496.7,0.0,2, C496.7,0.0,2, C496.7,0.0,2, C496.7,0.0,2, C491.5,705.01,2, C491.5,705.01,2, C491.5,705.01,2, C491.5,705.01,2, C491.5,0.0,2, C491.5,0.0,2, C491.5,0.0,2, C491.5,0.0,2, C0.0,431.205,2, C476.7,705.01,2, C0.0,277.495,2, C0.0,292.22,2, C0.0,521.835,2, C0.0,254.315,2, C0.0,276.735,2, C87.7,0.0,2, C0.0,119.985,2, C0.0,371.355,2, C425.1,705.01,2, C570.5,705.01,2, C988.585,504.735,2, C988.585,446.405,2, C384.3,705.01,2, C252.9,705.01,2, C679.9,705.01,2, C988.585,383.135,2, C202.3,705.01,2, C278.5,705.01,2, C988.585,397.005,2, C756.5,705.01,2, C263.1,705.01,2, C349.7,705.01,2, C823.5,705.01,2, C717.9,705.01,2, C673.7,705.01,2, C0.0,504.735,2, C184.5,705.01,2, C512.3,705.01,2, C498.3,0.0,2, C0.0,349.885,2, } fill_color {#CA354D} stroke_color {#CA354D} } }
[10/06 19:28:14   1727s] <CMD> reportCongestion -hotspot
[10/06 19:28:14   1727s] [hotspot] +------------+---------------+---------------+
[10/06 19:28:14   1727s] [hotspot] |            |   max hotspot | total hotspot |
[10/06 19:28:14   1727s] [hotspot] +------------+---------------+---------------+
[10/06 19:28:14   1727s] [hotspot] | normalized |          0.00 |          0.00 |
[10/06 19:28:14   1727s] [hotspot] +------------+---------------+---------------+
[10/06 19:28:14   1727s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/06 19:28:14   1727s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/06 19:28:14   1728s] <CMD> report_message -errors
[10/06 19:28:14   1728s] <CMD> get_message -id IMPSYT-16325 -count
[10/06 19:28:14   1728s] <CMD> get_message -id IMPTCM-48 -count
[10/06 19:28:14   1728s] <CMD> get_message -id IMPIMEX-7003 -count
[10/06 19:28:14   1728s] <CMD> get_message -id GLOBAL-105 -count
[10/06 19:28:14   1728s] <CMD> get_message -id TECHLIB-1198 -count
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa789 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa789 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa789 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa789 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa789 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa789 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa789 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa794 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa789 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa794 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa789 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa794 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa789 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa794 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa794 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa794 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa72f flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa72f flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa72f flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa72f flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa72f flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa72f metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa79f alerts
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa72f name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa79f flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa794 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa72f flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa79f flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa794 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa72f flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa79f flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa794 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa72f flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa79f flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa79f flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa79f metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa720 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa720 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa720 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa720 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa720 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa720 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa722 alerts
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa720 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa722 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa720 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa722 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa720 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa722 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa720 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa722 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa722 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa722 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac17 alerts
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa722 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac17 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa79f flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa722 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac17 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa79f flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa722 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac17 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa79f flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aa722 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac17 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac17 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac17 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b3 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b3 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b3 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b3 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b3 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b3 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b3 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97bc flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b3 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97bc flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b3 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97bc flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b3 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97bc flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97bc flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97bc metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97bc name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97c7 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97bc flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97c7 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97bc flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97c7 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97bc flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97c7 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97c7 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97c7 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b4 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b4 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b4 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b4 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b4 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b4 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a8 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a8 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a8 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a8 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a8 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a8 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97ae flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97ae flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97ae flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97ae flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97ae flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97ae metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97ae name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b5 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b4 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a8 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97ae flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b5 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b4 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a8 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97ae flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b5 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b4 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a8 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97ae flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b5 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b5 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b5 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a0 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a0 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a0 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a0 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a0 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a0 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a0 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a1 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a0 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a1 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a0 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a1 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a0 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a1 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a1 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a1 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979d flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979d flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979d flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979d flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979d flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979d metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979c flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979c flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979c flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979c flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979c flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979c metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9792 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9792 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9792 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9792 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9792 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9792 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9792 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979e flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979d flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979c flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9792 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979e flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979d flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979c flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9792 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979e flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979d flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979c flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9792 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979e flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979e flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979e metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9781 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9781 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9781 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9781 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9781 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9781 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9781 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9782 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9781 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9782 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9781 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9782 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9781 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9782 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9782 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9782 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9782 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979f flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979e flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9782 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979f flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979e flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9782 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979f flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979e flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9782 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979f flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979f flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979f metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979f name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9798 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979f flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9798 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979f flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9798 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979f flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9798 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9798 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9798 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977d flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977d flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977d flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977d flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977d flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977d metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977d name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977e flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977d flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977e flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977d flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977e flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977d flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977e flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977e flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977e metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977e name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9799 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9798 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977e flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9799 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9798 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977e flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9799 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9798 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a977e flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9799 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9799 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9799 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976b flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976b flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976b flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976b flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976b flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976b metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976b name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9774 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976b flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9774 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976b flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9774 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976b flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9774 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9774 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9774 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976d flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976d flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976d flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976d flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976d flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976d metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976d name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976e flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976d flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976e flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976d flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976e flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976d flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976e flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976e flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976e metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976e name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9775 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9774 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976e flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9775 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9774 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976e flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9775 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9774 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a976e flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9775 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9775 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9775 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9766 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9766 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9766 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9766 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9766 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9766 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9766 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9767 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9766 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9767 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9766 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9767 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9766 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9767 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9767 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9767 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975a flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975a flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975a flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975a flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975a flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975a metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975a name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975b flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975a flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975b flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975a flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975b flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975a flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975b flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975b flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975b metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975e flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975e flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975e flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975e flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975e flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975e metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975e name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975f flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975e flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975f flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975e flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975f flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975e flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975f flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975f flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975f metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9751 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9751 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9751 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9751 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9751 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9751 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9751 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9752 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9751 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9752 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9751 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9752 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9751 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9752 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9752 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9752 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9755 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9755 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9755 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9755 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9755 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9755 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9755 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9756 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9755 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9756 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9755 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9756 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9755 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9756 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9756 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9756 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9756 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9760 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9767 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975b flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975f flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9752 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9756 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9760 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9767 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975b flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975f flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9752 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9756 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9760 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9767 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975b flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a975f flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9752 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9756 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9760 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9760 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9760 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9760 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979a flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9799 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9775 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9760 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979a flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9799 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9775 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9760 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979a flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9799 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9775 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9760 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979a flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979a flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979a metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9743 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9743 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9743 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9743 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9743 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9743 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9743 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974c flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9743 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974c flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9743 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974c flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9743 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974c flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974c flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974c metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9746 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9746 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9746 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9746 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9746 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9746 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9746 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9747 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9746 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9747 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9746 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9747 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9746 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9747 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9747 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9747 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9739 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9739 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9739 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9739 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9739 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9739 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9739 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a973a flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9739 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a973a flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9739 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a973a flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9739 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a973a flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a973a flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a973a metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a973a name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974d flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974c flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9747 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a973a flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974d flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974c flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9747 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a973a flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974d flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974c flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9747 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a973a flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974d flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974d flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974d metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9735 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9735 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9735 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9735 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9735 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9735 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972b flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972b flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972b flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972b flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972b flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972b metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972f flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972f flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972f flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972f flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972f flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972f metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972f name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9728 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972f flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9728 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972f flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9728 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972f flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9728 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9728 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9728 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9723 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9723 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9723 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9723 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9723 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9723 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9723 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972c flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9723 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972c flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9723 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972c flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9723 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972c flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972c flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972c metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9720 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9720 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9720 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9720 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9720 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9720 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9720 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9736 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9735 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972b flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9728 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972c flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9720 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9736 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9735 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972b flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9728 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972c flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9720 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9736 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9735 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972b flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9728 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a972c flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9720 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9736 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9736 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9736 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9736 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9737 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9736 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9737 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9736 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9737 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9736 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9737 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9737 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9737 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9719 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9719 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9719 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9719 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9719 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9719 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9719 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971b flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9719 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971b flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9719 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971b flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9719 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971b flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971b flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971b metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971c flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971c flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971c flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971c flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971c flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971c metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9711 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9711 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9711 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9711 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9711 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9711 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9711 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971d flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971c flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9711 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971d flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971c flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9711 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971d flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971c flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9711 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971d flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971d flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971d metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971d name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971e flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971d flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971e flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971d flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971e flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971d flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971e flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971e flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971e metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9714 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9714 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9714 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9714 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9714 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9714 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9714 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9715 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9714 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9715 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9714 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9715 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9714 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9715 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9715 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9715 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9708 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9708 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9708 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9708 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9708 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9708 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9708 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9709 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9708 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9709 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9708 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9709 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9708 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9709 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9709 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9709 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9709 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9730 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9737 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971b flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971e flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9715 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9709 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9730 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9737 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971b flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971e flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9715 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9709 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9730 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9737 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971b flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a971e flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9715 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9709 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9730 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9730 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9730 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9702 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9702 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9702 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9702 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9702 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9702 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96fb flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96fb flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96fb flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96fb flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96fb flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96fb metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96fb name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9705 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96fb flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9705 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96fb flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9705 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96fb flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9705 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9705 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9705 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ff flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ff flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ff flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ff flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ff flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ff metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ff name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f8 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ff flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f8 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ff flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f8 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ff flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f8 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f8 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f8 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f2 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f2 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f2 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f2 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f2 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f2 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f2 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f3 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f2 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f3 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f2 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f3 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f2 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f3 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f3 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f3 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f5 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f5 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f5 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f5 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f5 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f5 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f5 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f6 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f5 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f6 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f5 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f6 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f5 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f6 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f6 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f6 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f6 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9703 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9702 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9705 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f8 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f3 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f6 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9703 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9702 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9705 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f8 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f3 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f6 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9703 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9702 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9705 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f8 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f3 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96f6 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9703 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9703 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9703 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e8 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e8 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e8 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e8 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e8 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e8 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e8 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e9 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e8 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e9 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e8 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e9 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e8 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e9 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e9 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e9 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e9 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974e flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974d flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9730 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9703 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e9 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974e flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974d flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9730 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9703 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e9 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974e flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974d flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9730 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9703 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e9 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974e flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974e flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974e metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e7 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e7 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e7 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e7 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e7 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e7 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e7 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e0 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e7 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e0 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e7 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e0 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e7 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e0 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e0 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e0 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96da flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96da flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96da flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96da flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96da flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96da metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96dd flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96dd flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96dd flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96dd flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96dd flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96dd metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96dd name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96df flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96dd flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96df flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96dd flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96df flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96dd flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96df flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96df flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96df metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d0 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d0 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d0 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d0 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d0 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d0 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d6 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d6 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d6 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d6 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d6 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d6 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d6 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d2 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d0 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d6 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d2 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d0 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d6 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d2 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d0 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d6 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d2 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d2 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d2 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ca flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ca flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ca flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ca flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ca flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ca metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c8 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c8 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c8 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c8 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c8 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c8 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ce flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ce flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ce flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ce flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ce flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ce metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ce name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e1 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e0 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96da flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96df flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d2 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ca flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c8 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ce flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e1 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e0 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96da flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96df flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d2 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ca flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c8 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ce flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e1 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e0 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96da flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96df flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96d2 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ca flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c8 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ce flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e1 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e1 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e1 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c0 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c0 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c0 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c0 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c0 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c0 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c6 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c6 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c6 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c6 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c6 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c6 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ba flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ba flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ba flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ba flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ba flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ba metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a969e flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a969e flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a969e flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a969e flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a969e flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a969e metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a969e name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c7 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c6 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ba flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a969e flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c7 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c6 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ba flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a969e flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c7 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c6 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96ba flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a969e flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c7 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c7 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c7 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9691 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9691 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9691 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9691 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9691 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9691 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9691 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c1 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c0 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c7 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9691 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c1 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c0 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c7 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9691 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c1 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c0 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c7 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9691 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c1 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c1 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c1 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9694 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9694 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9694 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9694 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9694 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9694 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9689 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9689 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9689 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9689 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9689 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9689 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a968e flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a968e flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a968e flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a968e flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a968e flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a968e metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9682 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9682 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9682 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9682 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9682 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9682 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9680 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9680 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9680 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9680 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9680 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9680 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9685 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9685 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9685 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9685 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9685 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9685 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9685 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9695 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9694 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9689 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a968e flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9682 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9680 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9685 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9695 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9694 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9689 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a968e flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9682 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9680 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9685 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9695 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9694 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9689 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a968e flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9682 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9680 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9685 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9695 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9695 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9695 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9678 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9678 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9678 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9678 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9678 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9678 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a967e flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a967e flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a967e flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a967e flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a967e flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a967e metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a967e name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b6 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b5 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a1 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979a flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974e flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e1 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c1 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9695 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9678 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a967e flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b6 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b5 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a1 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979a flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974e flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e1 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c1 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9695 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9678 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a967e flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b6 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b5 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97a1 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a979a flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a974e flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96e1 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a96c1 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9695 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9678 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a967e flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b6 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b6 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b6 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9670 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9670 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9670 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9670 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9670 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9670 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966b flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966b flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966b flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966b flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966b flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966b metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b7 alerts
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966b name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b7 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b6 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9670 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966b flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b7 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b6 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9670 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966b flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b7 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b6 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9670 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966b flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b7 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b7 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b7 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a94df flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a94df flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a94df flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a94df flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a94df flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a94df metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966e alerts
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a94df name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966e flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a94df flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966e flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a94df flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966e flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a94df flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966e flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966e flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966e metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9b81 alerts
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966e name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9b81 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97c7 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b7 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966e flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9b81 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97c7 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b7 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966e flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9b81 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97c7 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a97b7 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a966e flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9b81 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9b81 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9b81 metric.version.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9b81 name
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac10 flow.memory.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac17 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9b81 flow.memory
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac10 flow.memory.resident.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac17 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9b81 flow.memory.resident
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac10 flow.memory.resident.peak.instant
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac17 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051a9b81 flow.memory.resident.peak
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac10 flow.tool.name.short
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac10 flow.tool.version
[10/06 19:28:14   1728s] <CMD> get_metric -id current -uuid 051aac10 metric.version.instant
[10/06 19:28:14   1728s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[10/06 19:28:14   1728s] UM:        580.24           1801         -0.651 ns         -0.073 ns  post_CTS
[10/06 19:28:43   1734s] <CMD> saveDesign DBS/postcts.enc
[10/06 19:28:43   1734s] #% Begin save design ... (date=10/06 19:28:43, mem=2049.8M)
[10/06 19:28:44   1735s] % Begin Save clock tree specification data ... (date=10/06 19:28:44, mem=2050.7M)
[10/06 19:28:44   1735s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/06 19:28:44   1735s] Redoing specifyClockTree ...
[10/06 19:28:44   1735s] Checking spec file integrity...
[10/06 19:28:44   1735s] % End Save clock tree specification data ... (date=10/06 19:28:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2051.6M, current mem=2051.6M)
[10/06 19:28:44   1735s] % Begin Save netlist data ... (date=10/06 19:28:44, mem=2051.6M)
[10/06 19:28:44   1735s] Writing Binary DB to DBS/postcts.enc.dat.tmp/leon.v.bin in single-threaded mode...
[10/06 19:28:44   1735s] % End Save netlist data ... (date=10/06 19:28:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2053.6M, current mem=2053.6M)
[10/06 19:28:44   1735s] % Begin Save AAE data ... (date=10/06 19:28:44, mem=2053.6M)
[10/06 19:28:44   1735s] Saving AAE Data ...
[10/06 19:28:44   1735s] % End Save AAE data ... (date=10/06 19:28:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2053.6M, current mem=2053.6M)
[10/06 19:28:44   1735s] % Begin Save clock tree data ... (date=10/06 19:28:44, mem=2053.6M)
[10/06 19:28:44   1735s] **WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[10/06 19:28:44   1735s] Saving clock tree spec file 'DBS/postcts.enc.dat.tmp/leon.ctstch' ...
[10/06 19:28:44   1735s] % End Save clock tree data ... (date=10/06 19:28:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2053.6M, current mem=2053.6M)
[10/06 19:28:44   1735s] Saving preference file DBS/postcts.enc.dat.tmp/gui.pref.tcl ...
[10/06 19:28:44   1735s] Saving mode setting ...
[10/06 19:28:44   1735s] Saving global file ...
[10/06 19:28:44   1735s] % Begin Save floorplan data ... (date=10/06 19:28:44, mem=2077.4M)
[10/06 19:28:44   1735s] Saving floorplan file ...
[10/06 19:28:45   1736s] % End Save floorplan data ... (date=10/06 19:28:45, total cpu=0:00:00.2, real=0:00:01.0, peak res=2077.4M, current mem=2077.4M)
[10/06 19:28:45   1736s] Saving Drc markers ...
[10/06 19:28:45   1736s] ... No Drc file written since there is no markers found.
[10/06 19:28:45   1736s] % Begin Save placement data ... (date=10/06 19:28:45, mem=2077.4M)
[10/06 19:28:45   1736s] ** Saving stdCellPlacement_binary (version# 1) ...
[10/06 19:28:45   1736s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2514.9M) ***
[10/06 19:28:45   1736s] % End Save placement data ... (date=10/06 19:28:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=2078.0M, current mem=2078.0M)
[10/06 19:28:45   1736s] % Begin Save routing data ... (date=10/06 19:28:45, mem=2078.0M)
[10/06 19:28:45   1736s] Saving route file ...
[10/06 19:28:46   1736s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=2514.9M) ***
[10/06 19:28:46   1736s] % End Save routing data ... (date=10/06 19:28:46, total cpu=0:00:00.4, real=0:00:01.0, peak res=2078.0M, current mem=2078.0M)
[10/06 19:28:46   1736s] Saving property file DBS/postcts.enc.dat.tmp/leon.prop
[10/06 19:28:46   1736s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2514.9M) ***
[10/06 19:28:46   1736s] #Saving pin access info...
[10/06 19:28:46   1737s] #
[10/06 19:28:46   1737s] % Begin Save power constraints data ... (date=10/06 19:28:46, mem=2078.0M)
[10/06 19:28:46   1737s] % End Save power constraints data ... (date=10/06 19:28:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2078.0M, current mem=2078.0M)
[10/06 19:28:46   1737s] Saving rc congestion map DBS/postcts.enc.dat.tmp/leon.congmap.gz ...
[10/06 19:28:46   1737s] **ERROR: (IMPIMEX-7003):	QX library database NULL in the config file not found. File not copied to the testcase directory.
[10/06 19:28:46   1737s] **ERROR: (IMPIMEX-7003):	QX Config File NULL in the config file not found. File not copied to the testcase directory.
[10/06 19:28:46   1737s] Generated self-contained design postcts.enc.dat.tmp
[10/06 19:28:46   1737s] #% End save design ... (date=10/06 19:28:46, total cpu=0:00:02.6, real=0:00:03.0, peak res=2078.0M, current mem=2057.8M)
[10/06 19:28:46   1737s] 
[10/06 19:28:46   1737s] *** Summary of all messages that are not suppressed in this session:
[10/06 19:28:46   1737s] Severity  ID               Count  Summary                                  
[10/06 19:28:46   1737s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[10/06 19:28:46   1737s] ERROR     IMPIMEX-7003         2  %s %s in the config file not found. File...
[10/06 19:28:46   1737s] *** Message Summary: 2 warning(s), 2 error(s)
[10/06 19:28:46   1737s] 
[10/06 19:30:03   1754s] <CMD> getCTSMode -engine -quiet
[10/06 19:30:22   1757s] <CMD> ctd_win -id ctd_window
[10/06 19:30:22   1757s] Deleting Cell Server ...
[10/06 19:31:52   1772s] 
[10/06 19:31:52   1772s] *** Memory Usage v#1 (Current mem = 2500.352M, initial mem = 187.902M) ***
[10/06 19:31:52   1772s] 
[10/06 19:31:52   1772s] *** Summary of all messages that are not suppressed in this session:
[10/06 19:31:52   1772s] Severity  ID               Count  Summary                                  
[10/06 19:31:52   1772s] WARNING   IMPLF-200          262  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/06 19:31:52   1772s] WARNING   IMPEXT-6202          2  In addition to the technology file, the ...
[10/06 19:31:52   1772s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[10/06 19:31:52   1772s] WARNING   IMPSYT-3004          2  %s                                       
[10/06 19:31:52   1772s] ERROR     IMPSYT-16325         4  Floorplan has no partitions.             
[10/06 19:31:52   1772s] WARNING   IMPSYT-3046          3  Unknown preference name "%s".            
[10/06 19:31:52   1772s] WARNING   IMPCK-8086           9  The command %s is obsolete and will be r...
[10/06 19:31:52   1772s] WARNING   IMPSGN-1033          2  This type of pin (HPIN) %s is not yet su...
[10/06 19:31:52   1772s] WARNING   IMPVL-159         1916  Pin '%s' of cell '%s' is defined in LEF ...
[10/06 19:31:52   1772s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[10/06 19:31:52   1772s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[10/06 19:31:52   1772s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[10/06 19:31:52   1772s] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[10/06 19:31:52   1772s] WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
[10/06 19:31:52   1772s] WARNING   IMPCCOPT-1059        3  %s%s from %s to %s.                      
[10/06 19:31:52   1772s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[10/06 19:31:52   1772s] WARNING   IMPCCOPT-2227        1  The spec %s won't be used.               
[10/06 19:31:52   1772s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[10/06 19:31:52   1772s] WARNING   IMPCCOPT-1007       32  Did not meet the max transition constrai...
[10/06 19:31:52   1772s] WARNING   IMPCCOPT-1023        2  Did not meet the skew target of %s       
[10/06 19:31:52   1772s] WARNING   IMPTCM-77           65  Option "%s" for command %s is obsolete a...
[10/06 19:31:52   1772s] ERROR     IMPTCM-48            2  "%s" is not a legal option for command "...
[10/06 19:31:52   1772s] WARNING   IMPTCM-125           4  Option "%s" for command %s is obsolete a...
[10/06 19:31:52   1772s] WARNING   IMPIMEX-4008         2  Variable '%s' is no longer supported in ...
[10/06 19:31:52   1772s] ERROR     IMPIMEX-7003         6  %s %s in the config file not found. File...
[10/06 19:31:52   1772s] WARNING   GLOBAL-100          20  Global '%s' has become obsolete. It will...
[10/06 19:31:52   1772s] ERROR     GLOBAL-105           8  Unknown global '%s' specified            
[10/06 19:31:52   1772s] WARNING   TCLCMD-1142          6  Virtual clock '%s' is being created with...
[10/06 19:31:52   1772s] ERROR     TECHLIB-1198         6  The 'index_%d' is defined but its corres...
[10/06 19:31:52   1772s] WARNING   TECHLIB-9153         2  Duplicate definition for attribute '%s' ...
[10/06 19:31:52   1772s] *** Message Summary: 2353 warning(s), 26 error(s)
[10/06 19:31:52   1772s] 
[10/06 19:31:52   1772s] --- Ending "Innovus" (totcpu=0:29:33, real=1:44:30, mem=2500.4M) ---
