var classSsiAxiLiteMaster =
[
    [ "SsiAxiLiteMaster.rtl", "classSsiAxiLiteMaster_1_1rtl.html", "classSsiAxiLiteMaster_1_1rtl" ],
    [ "TPD_G", "classSsiAxiLiteMaster.html#a67a837684e4f18c2d236ac1d053b419b", null ],
    [ "RESP_THOLD_G", "classSsiAxiLiteMaster.html#a2589623758c891c5758e860099c431aa", null ],
    [ "SLAVE_READY_EN_G", "classSsiAxiLiteMaster.html#a732db2237e0f6e1568cf997454ee9f4a", null ],
    [ "EN_32BIT_ADDR_G", "classSsiAxiLiteMaster.html#a3c4b282b1214150a747646927be728d2", null ],
    [ "BRAM_EN_G", "classSsiAxiLiteMaster.html#a1c9465c9431492ec79ab48827b02c46f", null ],
    [ "XIL_DEVICE_G", "classSsiAxiLiteMaster.html#ad73f3e1bc362541946cf886a1bf2c994", null ],
    [ "USE_BUILT_IN_G", "classSsiAxiLiteMaster.html#adb189c82e573abb099bff16ab4b87de8", null ],
    [ "ALTERA_SYN_G", "classSsiAxiLiteMaster.html#a1669478a44dab111adcd8bbceb192b02", null ],
    [ "ALTERA_RAM_G", "classSsiAxiLiteMaster.html#a19f5205f8fd4959c02e7b32fe19bbbc7", null ],
    [ "GEN_SYNC_FIFO_G", "classSsiAxiLiteMaster.html#a74265af003d7cd4b0443ced520ac6722", null ],
    [ "FIFO_ADDR_WIDTH_G", "classSsiAxiLiteMaster.html#a9cb07eca4f1e6525763e4a6c2246ab39", null ],
    [ "FIFO_PAUSE_THRESH_G", "classSsiAxiLiteMaster.html#accf28a9c0bd06e0908d7e925af07f31a", null ],
    [ "AXI_STREAM_CONFIG_G", "classSsiAxiLiteMaster.html#af35a909cb92ebe014b3bd04381223b1f", null ],
    [ "sAxisClk", "classSsiAxiLiteMaster.html#aa685d94966e12ee1feec1c91fef4c4d0", null ],
    [ "sAxisRst", "classSsiAxiLiteMaster.html#a7c7bc4ee6f2c3dac6dfd844fedfaaf45", null ],
    [ "sAxisMaster", "classSsiAxiLiteMaster.html#a4be737583df4493f37e21b9da4a67377", null ],
    [ "sAxisSlave", "classSsiAxiLiteMaster.html#a4e7681b5766a6f51851dfb086a6bf45a", null ],
    [ "sAxisCtrl", "classSsiAxiLiteMaster.html#af813b442d76eb79e8526d664bd943106", null ],
    [ "mAxisClk", "classSsiAxiLiteMaster.html#a0a9437a4574cc033cc1ed972bcd89a90", null ],
    [ "mAxisRst", "classSsiAxiLiteMaster.html#a26000e6c867f4d1aa3c4032b602fdc71", null ],
    [ "mAxisMaster", "classSsiAxiLiteMaster.html#afd4f0f4d2e88b311f2a3b3705b317922", null ],
    [ "mAxisSlave", "classSsiAxiLiteMaster.html#a9b0b70eb40fd99ae471dd823ed5da644", null ],
    [ "axiLiteClk", "classSsiAxiLiteMaster.html#ac23b7155f40e79f7a270fa756640601c", null ],
    [ "axiLiteRst", "classSsiAxiLiteMaster.html#aafa7db3a7928a46fe780aef4fc11eae8", null ],
    [ "mAxiLiteWriteMaster", "classSsiAxiLiteMaster.html#a94fae90db70e3a16fb964aeda25d0a19", null ],
    [ "mAxiLiteWriteSlave", "classSsiAxiLiteMaster.html#addca7d7d7efcb40cf0c8fb1a9614199d", null ],
    [ "mAxiLiteReadMaster", "classSsiAxiLiteMaster.html#a785c305208f49f2f853915c13ea780c1", null ],
    [ "mAxiLiteReadSlave", "classSsiAxiLiteMaster.html#a56a45d2edf53801696a44d6eace7263b", null ],
    [ "ieee", "classSsiAxiLiteMaster.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classSsiAxiLiteMaster.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "std_logic_arith", "classSsiAxiLiteMaster.html#a0f5ecc6613f63d07f7963a97b1b26095", null ],
    [ "std_logic_unsigned", "classSsiAxiLiteMaster.html#a598da929e807d58939b47499e8bc9fa8", null ],
    [ "StdRtlPkg", "classSsiAxiLiteMaster.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "AxiStreamPkg", "classSsiAxiLiteMaster.html#a776f7d1c3e4102d6af8db8ec00c215ce", null ],
    [ "SsiPkg", "classSsiAxiLiteMaster.html#a8b54e22b2a07048034b61d5e4ba396e3", null ],
    [ "AxiLitePkg", "classSsiAxiLiteMaster.html#af98a1f0df20cf0e5f0fdb9f5999ad782", null ]
];