gpasm-1.7.0_beta1 (Jan 22 2015)fssub.asm          2015-1-22  23:35:31          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Jan 22 2015) (Linux)
                      00004 ; This file was generated Thu Jan 22 23:35:31 2015
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/fssub.c"
                      00009         list    p=32p5312
                      00010         radix dec
                      00011         include "mc32p5312.inc"
                      00001 
                      00002 
                      00003 ;mc32p5312 header file 
                      00004 
                      00005 
                      00006 ;define must write at first row
                      00007 
  000001B0            00008 INDF    EQU     0x01B0       
  000001B0            00009 INDF0   EQU     0X01B0
  000001B1            00010 INDF1   EQU     0X01B1
  000001B2            00011 INDF2   EQU     0X01B2
  000001B3            00012 HIBYTE  EQU     0X01B3
  000001B4            00013 FSR     EQU     0x01B4
  000001B4            00014 FSR0    EQU     0X01B4
  000001B5            00015 FSR1    EQU     0X01B5
  000001B6            00016 PCL     EQU     0X01B6
  000001B7            00017 STATUS  EQU     0X01B7
  000001B8            00018 MCR     EQU     0X01B8
  000001B9            00019 INDF3   EQU     0X01B9   
  000001BA            00020 INTE    EQU     0X01BA
  000001BB            00021 INTF    EQU     0X01BB
  000001BC            00022 OSCM    EQU     0X01BC
  000001BD            00023 LVDCR   EQU     0X01BD
  000001BE            00024 LXTCR   EQU     0X01BE
                      00025 
  000001C0            00026 IOP0    EQU     0X01C0
  000001C1            00027 OEP0    EQU     0X01C1
  000001C2            00028 PUP0    EQU     0X01C2
  000001C3            00029 DKWP0   EQU     0X01C3
  000001C4            00030 IOP1    EQU     0X01C4
  000001C5            00031 OEP1    EQU     0X01C5
  000001C6            00032 PUP1    EQU     0X01C6
  000001C7            00033 DKWP1   EQU     0X01C7
  000001C8            00034 T0CR    EQU     0X01C8
  000001C9            00035 T0CNT   EQU     0X01C9
  000001CA            00036 T0LOAD  EQU     0X01CA
  000001CB            00037 T0DATA  EQU     0X01CB
  000001CC            00038 T1CR    EQU     0X01CC
  000001CD            00039 T1CNT   EQU     0X01CD
  000001CE            00040 T1LOAD  EQU     0X01CE
  000001CF            00041 T1DATA  EQU     0X01CF
                      00042 
  000001D0            00043 LCDCR0  EQU     0X01D0
  000001D1            00044 LCDCR1  EQU     0X01D1
  000001D2            00045 LCDISP0 EQU     0X01D2
  000001D3            00046 LCDISP1 EQU     0X01D3
  000001D4            00047 DKW     EQU     0X01D4
                      00048 
                      00049 
                      00050 ;INDF0
                      00051 #define         INDF07    INDF0,7
                      00052 #define         INDF06    INDF0,6
                      00053 #define         INDF05    INDF0,5
                      00054 #define         INDF04    INDF0,4
                      00055 #define         INDF03    INDF0,3
                      00056 #define         INDF02    INDF0,2
                      00057 #define         INDF01    INDF0,1
                      00058 #define         INDF00    INDF0,0
                      00059 
                      00060 ;INDF1
                      00061 #define         INDF17    INDF1,7
                      00062 #define         INDF16    INDF1,6
                      00063 #define         INDF15    INDF1,5
                      00064 #define         INDF14    INDF1,4
                      00065 #define         INDF13    INDF1,3
                      00066 #define         INDF12    INDF1,2
                      00067 #define         INDF11    INDF1,1
                      00068 #define         INDF10    INDF1,0
                      00069 
                      00070 ;INDF2
                      00071 #define         INDF27    INDF2,7
                      00072 #define         INDF26    INDF2,6
                      00073 #define         INDF25    INDF2,5
                      00074 #define         INDF24    INDF2,4
                      00075 #define         INDF23    INDF2,3
                      00076 #define         INDF22    INDF2,2
                      00077 #define         INDF21    INDF2,1
                      00078 #define         INDF20    INDF2,0
                      00079 
                      00080 ;HIBYTE
                      00081 #define         HIBYTE7   HIBYTE,7
                      00082 #define         HIBYTE6   HIBYTE,6
                      00083 #define         HIBYTE5   HIBYTE,5
                      00084 #define         HIBYTE4   HIBYTE,4
                      00085 #define         HIBYTE3   HIBYTE,3
                      00086 #define         HIBYTE2   HIBYTE,2
                      00087 #define         HIBYTE1   HIBYTE,1
                      00088 #define         HIBYTE0   HIBYTE,0
                      00089 
                      00090 ;FSR0
                      00091 #define         FSR07     FSR0,7
                      00092 #define         FSR06     FSR0,6
                      00093 #define         FSR05     FSR0,5
                      00094 #define         FSR04     FSR0,4
                      00095 #define         FSR03     FSR0,3
                      00096 #define         FSR02     FSR0,2
                      00097 #define         FSR01     FSR0,1
                      00098 #define         FSR00     FSR0,0
                      00099 
                      00100 ;FSR1
                      00101 #define         FSR17     FSR1,7
                      00102 #define         FSR16     FSR1,6
                      00103 #define         FSR15     FSR1,5
                      00104 #define         FSR14     FSR1,4
                      00105 #define         FSR13     FSR1,3
                      00106 #define         FSR12     FSR1,2
                      00107 #define         FSR11     FSR1,1
                      00108 #define         FSR10     FSR1,0
                      00109 
                      00110 ;PCL
                      00111 #define         PC7       PCL,7
                      00112 #define         PC6       PCL,6
                      00113 #define         PC5       PCL,5
                      00114 #define         PC4       PCL,4
                      00115 #define         PC3       PCL,3
                      00116 #define         PC2       PCL,2
                      00117 #define         PC1       PCL,1
                      00118 #define         PC0       PCL,0
                      00119 
                      00120 ;STATUS
                      00121 #define         Z         STATUS,2
                      00122 #define         DC        STATUS,1
                      00123 #define         C         STATUS,0
                      00124 
                      00125 ;MCR 
                      00126 #define         GIE       MCR,7
                      00127 #define         TO        MCR,5
                      00128 #define         PD        MCR,4
                      00129 #define         MINT11    MCR,3
                      00130 #define         MINT10    MCR,2
                      00131 #define         MINT01    MCR,1
                      00132 #define         MINT00    MCR,0
                      00133 
                      00134 ;INDF3
                      00135 #define         INDF37    INDF3,7
                      00136 #define         INDF36    INDF3,6
                      00137 #define         INDF35    INDF3,5
                      00138 #define         INDF34    INDF3,4
                      00139 #define         INDF33    INDF3,3
                      00140 #define         INDF32    INDF3,2
                      00141 #define         INDF31    INDF3,1
                      00142 #define         INDF30    INDF3,0 
                      00143 
                      00144 ;INTE
                      00145 ; 1=enable, 0=disable
                      00146 ;#define         ADIE      INTE,7
                      00147 #define         LVDIE     INTE,5
                      00148 ;#define         KBIE      INTE,4
                      00149 #define         INT1IE    INTE,3
                      00150 #define         INT0IE    INTE,2
                      00151 #define         T1IE      INTE,1
                      00152 #define         T0IE      INTE,0
                      00153 
                      00154 ;INTF
                      00155 ;1=active ,
                      00156 ;#define         ADIF      INTF,7 
                      00157 ;#define         T0RF      INTF,6
                      00158 #define         LVDIF     INTF,5
                      00159 ;#define         KBIF      INTF,4
                      00160 #define         INT1IF    INTF,3
                      00161 #define         INT0IF    INTF,2
                      00162 #define         T1IF      INTF,1
                      00163 #define         T0IF      INTF,0
                      00164 
                      00165 ;OSCM
                      00166 #define         STBL      OSCM,5
                      00167 #define         STBH      OSCM,4
                      00168 #define         CLKS      OSCM,2
                      00169 #define         LFEN      OSCM,1
                      00170 #define         HFEN      OSCM,0
                      00171 
                      00172 ;LVDCR
                      00173 #define         LVDEN     LVDCR,7
                      00174 #define         LVDS3     LVDCR,6
                      00175 #define         LVDS2     LVDCR,5
                      00176 #define         LVDS1     LVDCR,4
                      00177 #define         LVDS0     LVDCR,3
                      00178 #define         LVDF      LVDCR,0
                      00179 
                      00180 ;LXTCR
                      00181 #define         VDSEL     LXTCR,4
                      00182 #define         FILS      LXTCR,3
                      00183 #define         LPEN2     LXTCR,2
                      00184 #define         LPEN1     LXTCR,1
                      00185 #define         LPEN0     LXTCR,0
                      00186 
                      00187 ;IOP0
                      00188 #define         IOP07     IOP0,7
                      00189 #define         IOP06     IOP0,6
                      00190 #define         IOP05     IOP0,5
                      00191 #define         IOP04       IOP0,4
                      00192 #define         IOP03     IOP0,3
                      00193 #define         IOP02     IOP0,2
                      00194 #define         IOP01     IOP0,1
                      00195 #define         IOP00       IOP0,0
                      00196 
                      00197 ;OEP0
                      00198 #define         P07OE     OEP0,7
                      00199 #define         P06OE     OEP0,6
                      00200 #define         P05OE     OEP0,5
                      00201 #define         P04OE     OEP0,4
                      00202 #define         P03OE     OEP0,3
                      00203 #define         P02OE     OEP0,2
                      00204 #define         P01OE     OEP0,1
                      00205 #define         P00OE     OEP0,0
                      00206 
                      00207 ;PUP0
                      00208 #define         P07PU     PUP0,7
                      00209 #define         P06PU     PUP0,6
                      00210 #define         P05PU     PUP0,5
                      00211 #define         P04PU     PUP0,4
                      00212 #define         P03PU     PUP0,3
                      00213 #define         P02PU     PUP0,2
                      00214 #define         P01PU     PUP0,1
                      00215 #define         P00PU     PUP0,0
                      00216 
                      00217 ;DKWP0
                      00218 #define         P07DKW    DKWP0,7
                      00219 #define         P06DKW    DKWP0,6
                      00220 #define         P05DKW    DKWP0,5
                      00221 #define         P04DKW    DKWP0,4
                      00222 #define         P03DKW    DKWP0,3
                      00223 #define         P02DKW    DKWP0,2
                      00224 #define         P01DKW    DKWP0,1
                      00225 #define         P00DKW    DKWP0,0
                      00226 
                      00227 ;IOP1
                      00228 #define         IOP17     IOP1,7
                      00229 #define         IOP16     IOP1,6
                      00230 #define         IOP15     IOP1,5
                      00231 #define         IOP14     IOP1,4
                      00232 #define         IOP13     IOP1,3
                      00233 #define         IOP12     IOP1,2
                      00234 #define         IOP11     IOP1,1
                      00235 #define         IOP10     IOP1,0
                      00236 
                      00237 ;OEP1
                      00238 #define         P17OE     OEP1,7
                      00239 #define         P16OE     OEP1,6
                      00240 #define         P15OE     OEP1,5
                      00241 #define         P14OE     OEP1,4
                      00242 #define         P13OE     OEP1,3
                      00243 #define         P12OE     OEP1,2
                      00244 #define         P11OE     OEP1,1
                      00245 #define         P10OE     OEP1,0
                      00246 
                      00247 ;PUP1
                      00248 #define         P17PU     PUP1,7
                      00249 #define         P16PU     PUP1,6
                      00250 #define         P15PU     PUP1,5
                      00251 #define         P14PU     PUP1,4
                      00252 #define         P13PU     PUP1,3
                      00253 #define         P12PU     PUP1,2
                      00254 #define         P11PU     PUP1,1
                      00255 #define         P10PU     PUP1,0
                      00256 
                      00257 ;DKWP1
                      00258 #define         P17DKW    DKWP1,7
                      00259 #define         P16DKW    DKWP1,6
                      00260 #define         P15DKW    DKWP1,5
                      00261 #define         P14DKW    DKWP1,4
                      00262 #define         P13DKW    DKWP1,3
                      00263 #define         P12DKW    DKWP1,2
                      00264 #define         P11DKW    DKWP1,1
                      00265 #define         P10DKW    DKWP1,0
                      00266 
                      00267 ;-------------------------------------------------------
                      00268 ;timer0
                      00269 ;----------------------------
                      00270 ;T0CR
                      00271 #define         TC0EN     T0CR,7
                      00272 #define         PWM0OE    T0CR,6
                      00273 #define         BUZ0OE    T0CR,5
                      00274 #define         T0PTS1    T0CR,4
                      00275 #define         T0PTS0    T0CR,3
                      00276 #define         T0PR2     T0CR,2
                      00277 #define         T0PR1     T0CR,1
                      00278 #define         T0PR0     T0CR,0
                      00279 
                      00280 ;T0CNT
                      00281 #define         T0C7      T0CNT,7
                      00282 #define         T0C6      T0CNT,6
                      00283 #define         T0C5      T0CNT,5
                      00284 #define         T0C4      T0CNT,4
                      00285 #define         T0C3      T0CNT,3
                      00286 #define         T0C2      T0CNT,2
                      00287 #define         T0C1      T0CNT,1
                      00288 #define         T0C0      T0CNT,0
                      00289 
                      00290 ;T0LOAD
                      00291 #define         T0LOAD7   T0LOAD,7
                      00292 #define         T0LOAD6   T0LOAD,6
                      00293 #define         T0LOAD5   T0LOAD,5
                      00294 #define         T0LOAD4   T0LOAD,4
                      00295 #define         T0LOAD3   T0LOAD,3
                      00296 #define         T0LOAD2   T0LOAD,2
                      00297 #define         T0LOAD1   T0LOAD,1
                      00298 #define         T0LOAD0   T0LOAD,0
                      00299 
                      00300 ;T0DATA
                      00301 #define         T0DATA7   T0DATA,7
                      00302 #define         T0DATA6   T0DATA,6
                      00303 #define         T0DATA5   T0DATA,5
                      00304 #define         T0DATA4   T0DATA,4
                      00305 #define         T0DATA3   T0DATA,3
                      00306 #define         T0DATA2   T0DATA,2
                      00307 #define         T0DATA1   T0DATA,1
                      00308 #define         T0DATA0   T0DATA,0
                      00309 
                      00310 ;-------------------------------------------------------
                      00311 ;timer1
                      00312 ;----------------------------
                      00313 ;T1CR
                      00314 #define         TC1EN     T1CR,7
                      00315 #define         PWM1OE    T1CR,6
                      00316 #define         BUZ1OE    T1CR,5
                      00317 #define         T1PTS1    T1CR,4
                      00318 #define         T1PTS0    T1CR,3
                      00319 #define         T1PR2     T1CR,2
                      00320 #define         T1PR1     T1CR,1
                      00321 #define         T1PR0     T1CR,0
                      00322 
                      00323 ;T1CNT
                      00324 #define         T1C7      T1CNT,7
                      00325 #define         T1C6      T1CNT,6
                      00326 #define         T1C5      T1CNT,5
                      00327 #define         T1C4      T1CNT,4
                      00328 #define         T1C3      T1CNT,3
                      00329 #define         T1C2      T1CNT,2
                      00330 #define         T1C1      T1CNT,1
                      00331 #define         T1C0      T1CNT,0
                      00332 
                      00333 ;T1LOAD
                      00334 #define         T1LOAD7   T1LOAD,7
                      00335 #define         T1LOAD6   T1LOAD,6
                      00336 #define         T1LOAD5   T1LOAD,5
                      00337 #define         T1LOAD4   T1LOAD,4
                      00338 #define         T1LOAD3   T1LOAD,3
                      00339 #define         T1LOAD2   T1LOAD,2
                      00340 #define         T1LOAD1   T1LOAD,1
                      00341 #define         T1LOAD0   T1LOAD,0
                      00342 
                      00343 ;T1DATA
                      00344 #define         T1DATA7   T1DATA,7
                      00345 #define         T1DATA6   T1DATA,6
                      00346 #define         T1DATA5   T1DATA,5
                      00347 #define         T1DATA4   T1DATA,4
                      00348 #define         T1DATA3   T1DATA,3
                      00349 #define         T1DATA2   T1DATA,2
                      00350 #define         T1DATA1   T1DATA,1
                      00351 #define         T1DATA0   T1DATA,0
                      00352 
                      00353 ;LCDCR0
                      00354 #define         LCDEN     LCDCR0,5
                      00355 #define         LCDSP1    LCDCR0,4
                      00356 #define         LCDSP0    LCDCR0,3
                      00357 #define         LCDSPEED  LCDCR0,2
                      00358 #define         LCDRS1    LCDCR0,1
                      00359 #define         LCDRS0    LCDCR0,0
                      00360 
                      00361 ;LCDCR1
                      00362 #define         LCDLED    LCDCR1,4
                      00363 #define         LCDM      LCDCR1,3
                      00364 #define         LCDCKS    LCDCR1,2
                      00365 #define         FLCD1     LCDCR1,1
                      00366 #define         FLCD0     LCDCR1,0
                      00367 
                      00368 ;LCDSP0
                      00369 #define         LCDSP04   LCDSP0,4
                      00370 #define         LCDSP03   LCDSP0,3
                      00371 
                      00372 ;LCDSP1
                      00373 #define         LCDSP16   LCDSP1,6
                      00374 #define         LCDSP15   LCDSP1,5
                      00375 #define         LCDSP14   LCDSP1,4
                      00376 #define         LCDSP13   LCDSP1,3
                      00377 #define         LCDSP12   LCDSP1,2
                      00378 #define         LCDSP11   LCDSP1,1
                      00379 #define         LCDSP10   LCDSP1,0
                      00380 
                      00381 ;DKW
                      00382 #define         DKWE      DKW,5
                      00383 #define         WSEL1     DKW,4
                      00384 #define         WSEL0     DKW,3
                      00385 #define         RSEL      DKW,2
                      00386 #define         IROUTEN   DKW,1
                      00387 #define         IROUTS    DKW,0
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015         extern  ___uchar2fs
                      00016         extern  ___schar2fs
                      00017         extern  ___uint2fs
                      00018         extern  ___sint2fs
                      00019         extern  ___ulong2fs
                      00020         extern  ___slong2fs
                      00021         extern  ___fs2uchar
                      00022         extern  ___fs2schar
                      00023         extern  ___fs2uint
                      00024         extern  ___fs2sint
                      00025         extern  ___fs2ulong
                      00026         extern  ___fs2slong
                      00027         extern  ___fsadd
                      00028         extern  ___fsmul
                      00029         extern  ___fsdiv
                      00030         extern  ___fslt
                      00031         extern  ___fseq
                      00032         extern  ___fsneq
                      00033         extern  ___fsgt
                      00034 
                      00035         extern STK06
                      00036         extern STK05
                      00037         extern STK04
                      00038         extern STK03
                      00039         extern STK02
                      00040         extern STK01
                      00041         extern STK00
                      00042 ;--------------------------------------------------------
                      00043 ; global declarations
                      00044 ;--------------------------------------------------------
                      00045         global  ___fssub
                      00046 
                      00047 ;--------------------------------------------------------
                      00048 ; global definitions
                      00049 ;--------------------------------------------------------
                      00050 ;--------------------------------------------------------
                      00051 ; absolute symbol definitions
                      00052 ;--------------------------------------------------------
                      00053 ;--------------------------------------------------------
                      00054 ; compiler-defined variables
                      00055 ;--------------------------------------------------------
                      00056 UDL_fssub_0     udata
0000                  00057 r0x100B res     1
0000                  00058 r0x100A res     1
0001                  00059 r0x1009 res     1
0001                  00060 r0x1008 res     1
0002                  00061 r0x100F res     1
0002                  00062 r0x100E res     1
0003                  00063 r0x100D res     1
0003                  00064 r0x100C res     1
0004                  00065 ___fssub_fl1_1_22       res     4
0006                  00066 ___fssub_fl2_1_22       res     4
                      00067 ;--------------------------------------------------------
                      00068 ; initialized data
                      00069 ;--------------------------------------------------------
                      00070 ;--------------------------------------------------------
                      00071 ; overlayable items in internal ram 
                      00072 ;--------------------------------------------------------
                      00073 ;       udata_ovr
                      00074 ;--------------------------------------------------------
                      00075 ; code
                      00076 ;--------------------------------------------------------
                      00077 code_fssub      code
                      00078 ;***
                      00079 ;  pBlock Stats: dbName = C
                      00080 ;***
                      00081 ;entry:  ___fssub       ;Function start
                      00082 ; 2 exit points
                      00083 ;has an exit
                      00084 ;functions called:
                      00085 ;   ___fsadd
                      00086 ;   ___fsadd
                      00087 ;15 compiler assigned registers:
                      00088 ;   r0x1008
                      00089 ;   STK00
                      00090 ;   r0x1009
                      00091 ;   STK01
                      00092 ;   r0x100A
                      00093 ;   STK02
                      00094 ;   r0x100B
                      00095 ;   STK03
                      00096 ;   r0x100C
                      00097 ;   STK04
                      00098 ;   r0x100D
                      00099 ;   STK05
                      00100 ;   r0x100E
                      00101 ;   STK06
                      00102 ;   r0x100F
                      00103 ;; Starting pCode block
                      00104 ;;[ICODE] ../libsdcc/fssub.c:55:  _entry($6) :
                      00105 ;;[ICODE] ../libsdcc/fssub.c:55:        proc ___fssub [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{float function ( float fixed, float fixed) fixed}
0000                  00106 ___fssub        ;Function start
                      00107 ; 2 exit points
                      00108 ;;[ICODE] ../libsdcc/fssub.c:55: iTemp0 [k2 lr3:6 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fssub_a1_1_21}[r0x1000 r0x1001 r0x1002 r0x1003 ] = recv ___fssub [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{float function ( float fixed, float fixed) fixed}
                      00109 ;       .line   55; "../libsdcc/fssub.c"        float __fssub (float a1, float a2) _FS_REENTRANT
0000   5600           00110         MOVRA   r0x1008
0001   5800           00111         MOVAR   STK00
0002   5600           00112         MOVRA   r0x1009
0003   5800           00113         MOVAR   STK01
0004   5600           00114         MOVRA   r0x100A
0005   5800           00115         MOVAR   STK02
0006   5600           00116         MOVRA   (___fssub_fl1_1_22 + 0)
0007   5600           00117         MOVRA   r0x100B
                      00118 ;;[ICODE] ../libsdcc/fssub.c:55: iTemp1 [k4 lr4:8 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fssub_a2_1_21}[r0x1004 r0x1005 r0x1006 r0x1007 ] = recv ___fssub [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{float function ( float fixed, float fixed) fixed}
0008   5800           00119         MOVAR   STK03
0009   5600           00120         MOVRA   r0x100C
000A   5800           00121         MOVAR   STK04
000B   5600           00122         MOVRA   r0x100D
000C   5800           00123         MOVAR   STK05
000D   5600           00124         MOVRA   r0x100E
000E   5800           00125         MOVAR   STK06
000F   5600           00126         MOVRA   r0x100F
                      00127 ;;[ICODE] ../libsdcc/fssub.c:59:        iTemp2 [k7 lr5:6 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fssub_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00128 ;;[ICODE] ../libsdcc/fssub.c:59:        *(iTemp2 [k7 lr5:6 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat]) := iTemp0 [k2 lr3:6 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fssub_a1_1_21}[r0x1000 r0x1001 r0x1002 r0x1003 ]
                      00129 ;;gen.c:6444: size=3/4, offset=0, AOP_TYPE(res)=8
                      00130 ;;109   MOVAR   r0x100B
                      00131 ;;gen.c:6444: size=2/4, offset=1, AOP_TYPE(res)=8
                      00132 ;       .line   59; "../libsdcc/fssub.c"        fl1.f = a1;
0010   5800           00133         MOVAR   r0x100A
0011   5600           00134         MOVRA   (___fssub_fl1_1_22 + 1)
                      00135 ;;gen.c:6444: size=1/4, offset=2, AOP_TYPE(res)=8
0012   5800           00136         MOVAR   r0x1009
0013   5600           00137         MOVRA   (___fssub_fl1_1_22 + 2)
                      00138 ;;gen.c:6444: size=0/4, offset=3, AOP_TYPE(res)=8
0014   5800           00139         MOVAR   r0x1008
0015   5600           00140         MOVRA   (___fssub_fl1_1_22 + 3)
                      00141 ;;[ICODE] ../libsdcc/fssub.c:60:        iTemp4 [k11 lr7:8 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fssub_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00142 ;;[ICODE] ../libsdcc/fssub.c:60:        *(iTemp4 [k11 lr7:8 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat]) := iTemp1 [k4 lr4:8 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{float fixed}{ sir@ ___fssub_a2_1_21}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00143 ;;gen.c:6444: size=3/4, offset=0, AOP_TYPE(res)=8
                      00144 ;       .line   60; "../libsdcc/fssub.c"        fl2.f = a2;
0016   5800           00145         MOVAR   r0x100F
0017   5600           00146         MOVRA   (___fssub_fl2_1_22 + 0)
                      00147 ;;gen.c:6444: size=2/4, offset=1, AOP_TYPE(res)=8
0018   5800           00148         MOVAR   r0x100E
0019   5600           00149         MOVRA   (___fssub_fl2_1_22 + 1)
                      00150 ;;gen.c:6444: size=1/4, offset=2, AOP_TYPE(res)=8
001A   5800           00151         MOVAR   r0x100D
001B   5600           00152         MOVRA   (___fssub_fl2_1_22 + 2)
                      00153 ;;gen.c:6444: size=0/4, offset=3, AOP_TYPE(res)=8
001C   5800           00154         MOVAR   r0x100C
001D   5600           00155         MOVRA   (___fssub_fl2_1_22 + 3)
                      00156 ;;[ICODE] ../libsdcc/fssub.c:63:        iTemp6 [k14 lr9:10 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] = &[___fssub_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00157 ;;[ICODE] ../libsdcc/fssub.c:63:        iTemp8 [k17 lr10:11 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp6 [k14 lr9:10 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00158 ;       .line   63; "../libsdcc/fssub.c"        if (!fl2.l)
001E   5800           00159         MOVAR   (___fssub_fl2_1_22 + 0)
001F   5600           00160         MOVRA   r0x100B
0020   5800           00161         MOVAR   (___fssub_fl2_1_22 + 1)
0021   5600           00162         MOVRA   r0x100A
0022   5800           00163         MOVAR   (___fssub_fl2_1_22 + 2)
0023   5600           00164         MOVRA   r0x1009
0024   5800           00165         MOVAR   (___fssub_fl2_1_22 + 3)
0025   5600           00166         MOVRA   r0x1008
                      00167 ;;[ICODE] ../libsdcc/fssub.c:63:        if iTemp8 [k17 lr10:11 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] != 0 goto _iffalse_0($2)
0026   5800           00168         MOVAR   r0x100B
0027   5C00           00169         ORAR    r0x100A
0028   5C00           00170         ORAR    r0x1009
0029   5C00           00171         ORAR    r0x1008
002A   E5B7           00172         JBSET   STATUS,2
002B   A000           00173         GOTO    _00106_DS_
                      00174 ;;[ICODE] ../libsdcc/fssub.c:64:        iTemp9 [k18 lr12:13 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fssub_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00175 ;;[ICODE] ../libsdcc/fssub.c:64:        iTemp11 [k21 lr13:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp9 [k18 lr12:13 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00176 ;       .line   64; "../libsdcc/fssub.c"        return (fl1.f);
002C   5800           00177         MOVAR   (___fssub_fl1_1_22 + 0)
002D   5600           00178         MOVRA   r0x100B
002E   5800           00179         MOVAR   (___fssub_fl1_1_22 + 1)
002F   5600           00180         MOVRA   r0x100A
0030   5800           00181         MOVAR   (___fssub_fl1_1_22 + 2)
0031   5600           00182         MOVRA   r0x1009
0032   5800           00183         MOVAR   (___fssub_fl1_1_22 + 3)
0033   5600           00184         MOVRA   r0x1008
                      00185 ;;[ICODE] ../libsdcc/fssub.c:64:        ret iTemp11 [k21 lr13:14 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0034   5800           00186         MOVAR   r0x100B
0035   5600           00187         MOVRA   STK02
0036   5800           00188         MOVAR   r0x100A
0037   5600           00189         MOVRA   STK01
0038   5800           00190         MOVAR   r0x1009
0039   5600           00191         MOVRA   STK00
003A   5800           00192         MOVAR   r0x1008
003B   A000           00193         GOTO    _00109_DS_
                      00194 ;;[ICODE] ../libsdcc/fssub.c:64:  _iffalse_0($2) :
                      00195 ;;[ICODE] ../libsdcc/fssub.c:65:        iTemp12 [k22 lr16:17 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] = &[___fssub_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00196 ;;[ICODE] ../libsdcc/fssub.c:65:        iTemp14 [k25 lr17:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp12 [k22 lr16:17 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
003C                  00197 _00106_DS_
                      00198 ;       .line   65; "../libsdcc/fssub.c"        if (!fl1.l)
003C   5800           00199         MOVAR   (___fssub_fl1_1_22 + 0)
003D   5600           00200         MOVRA   r0x100B
003E   5800           00201         MOVAR   (___fssub_fl1_1_22 + 1)
003F   5600           00202         MOVRA   r0x100A
0040   5800           00203         MOVAR   (___fssub_fl1_1_22 + 2)
0041   5600           00204         MOVRA   r0x1009
0042   5800           00205         MOVAR   (___fssub_fl1_1_22 + 3)
0043   5600           00206         MOVRA   r0x1008
                      00207 ;;[ICODE] ../libsdcc/fssub.c:65:        if iTemp14 [k25 lr17:18 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] != 0 goto _iffalse_1($4)
0044   5800           00208         MOVAR   r0x100B
0045   5C00           00209         ORAR    r0x100A
0046   5C00           00210         ORAR    r0x1009
0047   5C00           00211         ORAR    r0x1008
0048   E5B7           00212         JBSET   STATUS,2
0049   A000           00213         GOTO    _00108_DS_
                      00214 ;;[ICODE] ../libsdcc/fssub.c:66:        iTemp15 [k26 lr19:20 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fssub_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00215 ;;[ICODE] ../libsdcc/fssub.c:66:        iTemp17 [k29 lr20:21 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp15 [k26 lr19:20 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00216 ;       .line   66; "../libsdcc/fssub.c"        return (-fl2.f);
004A   5800           00217         MOVAR   (___fssub_fl2_1_22 + 0)
004B   5600           00218         MOVRA   r0x100B
004C   5800           00219         MOVAR   (___fssub_fl2_1_22 + 1)
004D   5600           00220         MOVRA   r0x100A
004E   5800           00221         MOVAR   (___fssub_fl2_1_22 + 2)
004F   5600           00222         MOVRA   r0x1009
0050   5800           00223         MOVAR   (___fssub_fl2_1_22 + 3)
0051   5600           00224         MOVRA   r0x1008
                      00225 ;;[ICODE] ../libsdcc/fssub.c:66:        iTemp18 [k30 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = - iTemp17 [k29 lr20:21 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]
0052   5800           00226         MOVAR   r0x1008
0053   3980           00227         XORAI   0x80
0054   5600           00228         MOVRA   r0x1008
0055   5800           00229         MOVAR   r0x1009
0056   5600           00230         MOVRA   r0x1009
0057   5800           00231         MOVAR   r0x100A
0058   5600           00232         MOVRA   r0x100A
0059   5800           00233         MOVAR   r0x100B
005A   5600           00234         MOVRA   r0x100B
                      00235 ;;[ICODE] ../libsdcc/fssub.c:66:        ret iTemp18 [k30 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]
005B   5800           00236         MOVAR   r0x100B
005C   5600           00237         MOVRA   STK02
005D   5800           00238         MOVAR   r0x100A
005E   5600           00239         MOVRA   STK01
005F   5800           00240         MOVAR   r0x1009
0060   5600           00241         MOVRA   STK00
0061   5800           00242         MOVAR   r0x1008
0062   A000           00243         GOTO    _00109_DS_
                      00244 ;;[ICODE] ../libsdcc/fssub.c:66:  _iffalse_1($4) :
                      00245 ;;[ICODE] ../libsdcc/fssub.c:69:        iTemp19 [k31 lr24:29 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] = &[___fssub_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00246 ;;[ICODE] ../libsdcc/fssub.c:69:        iTemp21 [k34 lr25:26 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] = &[___fssub_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00247 ;;[ICODE] ../libsdcc/fssub.c:69:        iTemp23 [k37 lr26:27 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp21 [k34 lr25:26 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
0063                  00248 _00108_DS_
                      00249 ;       .line   69; "../libsdcc/fssub.c"        fl2.l ^= SIGNBIT;
0063   5800           00250         MOVAR   (___fssub_fl2_1_22 + 0)
0064   5600           00251         MOVRA   r0x100F
0065   5600           00252         MOVRA   r0x100B
0066   5800           00253         MOVAR   (___fssub_fl2_1_22 + 1)
0067   5600           00254         MOVRA   r0x100E
0068   5600           00255         MOVRA   r0x100A
0069   5800           00256         MOVAR   (___fssub_fl2_1_22 + 2)
006A   5600           00257         MOVRA   r0x100D
006B   5600           00258         MOVRA   r0x1009
006C   5800           00259         MOVAR   (___fssub_fl2_1_22 + 3)
006D   5600           00260         MOVRA   r0x100C
006E   5600           00261         MOVRA   r0x1008
                      00262 ;;[ICODE] ../libsdcc/fssub.c:69:        iTemp24 [k38 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1004 r0x1005 r0x1006 r0x1007 ] = (unsigned-long-int register)iTemp23 [k37 lr26:27 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-long-int fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]
                      00263 ;;106   MOVAR   r0x100B
                      00264 ;;107   MOVAR   r0x100A
                      00265 ;;108   MOVAR   r0x1009
                      00266 ;;105   MOVAR   r0x1008
                      00267 ;;[ICODE] ../libsdcc/fssub.c:69:        iTemp25 [k39 lr28:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1000 r0x1001 r0x1002 r0x1003 ] = iTemp24 [k38 lr27:28 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1004 r0x1005 r0x1006 r0x1007 ] ^ 0x80000000 {unsigned-long-int literal}
                      00268 ;;100   MOVAR   r0x100F
                      00269 ;;102   MOVAR   r0x100E
                      00270 ;;104   MOVAR   r0x100D
006F   3C80           00271         MOVAI   0x80
0070   4000           00272         XORAR   r0x100C
0071   5600           00273         MOVRA   r0x1008
                      00274 ;;[ICODE] ../libsdcc/fssub.c:69:        *(iTemp19 [k31 lr24:29 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-long-int near* fixed}[remat]) := iTemp25 [k39 lr28:29 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1000 r0x1001 r0x1002 r0x1003 ]
                      00275 ;;gen.c:6444: size=3/4, offset=0, AOP_TYPE(res)=8
                      00276 ;;99    MOVAR   r0x100B
0072   5800           00277         MOVAR   r0x100F
0073   5600           00278         MOVRA   r0x100B
0074   5600           00279         MOVRA   (___fssub_fl2_1_22 + 0)
                      00280 ;;gen.c:6444: size=2/4, offset=1, AOP_TYPE(res)=8
                      00281 ;;101   MOVAR   r0x100A
0075   5800           00282         MOVAR   r0x100E
0076   5600           00283         MOVRA   r0x100A
0077   5600           00284         MOVRA   (___fssub_fl2_1_22 + 1)
                      00285 ;;gen.c:6444: size=1/4, offset=2, AOP_TYPE(res)=8
                      00286 ;;103   MOVAR   r0x1009
0078   5800           00287         MOVAR   r0x100D
0079   5600           00288         MOVRA   r0x1009
007A   5600           00289         MOVRA   (___fssub_fl2_1_22 + 2)
                      00290 ;;gen.c:6444: size=0/4, offset=3, AOP_TYPE(res)=8
007B   5800           00291         MOVAR   r0x1008
007C   5600           00292         MOVRA   (___fssub_fl2_1_22 + 3)
                      00293 ;;[ICODE] ../libsdcc/fssub.c:70:        iTemp26 [k40 lr30:31 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fssub_fl1_1_22 [k6 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00294 ;;[ICODE] ../libsdcc/fssub.c:70:        iTemp28 [k43 lr31:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = @[iTemp26 [k40 lr30:31 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
                      00295 ;       .line   70; "../libsdcc/fssub.c"        return fl1.f + fl2.f; 
007D   5800           00296         MOVAR   (___fssub_fl1_1_22 + 0)
007E   5600           00297         MOVRA   r0x100B
007F   5800           00298         MOVAR   (___fssub_fl1_1_22 + 1)
0080   5600           00299         MOVRA   r0x100A
0081   5800           00300         MOVAR   (___fssub_fl1_1_22 + 2)
0082   5600           00301         MOVRA   r0x1009
0083   5800           00302         MOVAR   (___fssub_fl1_1_22 + 3)
0084   5600           00303         MOVRA   r0x1008
                      00304 ;;[ICODE] ../libsdcc/fssub.c:70:        iTemp29 [k44 lr32:33 so:0]{ ia0 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] = &[___fssub_fl2_1_22 [k10 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-struct float_long fixed}]
                      00305 ;;[ICODE] ../libsdcc/fssub.c:70:        iTemp31 [k47 lr33:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-float fixed}[r0x1004 r0x1005 r0x1006 r0x1007 ] = @[iTemp29 [k44 lr32:33 so:0]{ ia1 a2p0 re0 rm1 nos0 ru0 dp0}{volatile-float near* fixed}[remat] + 0x0 {const-unsigned-char literal}]
0085   5800           00306         MOVAR   (___fssub_fl2_1_22 + 0)
0086   5600           00307         MOVRA   r0x100F
0087   5800           00308         MOVAR   (___fssub_fl2_1_22 + 1)
0088   5600           00309         MOVRA   r0x100E
0089   5800           00310         MOVAR   (___fssub_fl2_1_22 + 2)
008A   5600           00311         MOVRA   r0x100D
008B   5800           00312         MOVAR   (___fssub_fl2_1_22 + 3)
008C   5600           00313         MOVRA   r0x100C
                      00314 ;;[ICODE] ../libsdcc/fssub.c:70:        send iTemp28 [k43 lr31:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{volatile-float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]{argreg = 1}
                      00315 ;;[ICODE] ../libsdcc/fssub.c:70:        send iTemp31 [k47 lr33:35 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{volatile-float fixed}[r0x1004 r0x1005 r0x1006 r0x1007 ]{argreg = 1}
                      00316 ;;[ICODE] ../libsdcc/fssub.c:70:        iTemp32 [k48 lr36:37 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ] = call ___fsadd [k49 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{float function ( float fixed, float fixed) fixed}
008D   5800           00317         MOVAR   r0x100F
008E   5600           00318         MOVRA   STK06
008F   5800           00319         MOVAR   r0x100E
0090   5600           00320         MOVRA   STK05
0091   5800           00321         MOVAR   r0x100D
0092   5600           00322         MOVRA   STK04
0093   5800           00323         MOVAR   r0x100C
0094   5600           00324         MOVRA   STK03
0095   5800           00325         MOVAR   r0x100B
0096   5600           00326         MOVRA   STK02
0097   5800           00327         MOVAR   r0x100A
0098   5600           00328         MOVRA   STK01
0099   5800           00329         MOVAR   r0x1009
009A   5600           00330         MOVRA   STK00
009B   5800           00331         MOVAR   r0x1008
009C   8000           00332         CALL    ___fsadd
009D   5600           00333         MOVRA   r0x1008
009E   5800           00334         MOVAR   STK00
009F   5600           00335         MOVRA   r0x1009
00A0   5800           00336         MOVAR   STK01
00A1   5600           00337         MOVRA   r0x100A
00A2   5800           00338         MOVAR   STK02
00A3   5600           00339         MOVRA   r0x100B
                      00340 ;;[ICODE] ../libsdcc/fssub.c:70:        ret iTemp32 [k48 lr36:37 so:0]{ ia0 a2p0 re0 rm0 nos0 ru1 dp0}{float fixed}[r0x1000 r0x1001 r0x1002 r0x1003 ]
00A4   5800           00341         MOVAR   r0x100B
00A5   5600           00342         MOVRA   STK02
00A6   5800           00343         MOVAR   r0x100A
00A7   5600           00344         MOVRA   STK01
00A8   5800           00345         MOVAR   r0x1009
00A9   5600           00346         MOVRA   STK00
00AA   5800           00347         MOVAR   r0x1008
                      00348 ;;[ICODE] ../libsdcc/fssub.c:70:  _return($5) :
                      00349 ;;[ICODE] ../libsdcc/fssub.c:70:        eproc ___fssub [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{float function ( float fixed, float fixed) fixed}
00AB                  00350 _00109_DS_
00AB   000C           00351         RETURN  
                      00352 ; exit point of ___fssub
                      00353 
                      00354 
                      00355 ;       code size estimation:
                      00356 ;         172+    0 =   172 instructions (  344 byte)
                      00357 
                      00358         end
gpasm-1.7.0_beta1 (Jan 22 2015)fssub.asm          2015-1-22  23:35:31          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

DKW                               000001D4
DKWP0                             000001C3
DKWP1                             000001C7
FSR                               000001B4
FSR0                              000001B4
FSR1                              000001B5
HIBYTE                            000001B3
INDF                              000001B0
INDF0                             000001B0
INDF1                             000001B1
INDF2                             000001B2
INDF3                             000001B9
INTE                              000001BA
INTF                              000001BB
IOP0                              000001C0
IOP1                              000001C4
LCDCR0                            000001D0
LCDCR1                            000001D1
LCDISP0                           000001D2
LCDISP1                           000001D3
LVDCR                             000001BD
LXTCR                             000001BE
MCR                               000001B8
OEP0                              000001C1
OEP1                              000001C5
OSCM                              000001BC
PCL                               000001B6
PUP0                              000001C2
PUP1                              000001C6
STATUS                            000001B7
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CNT                             000001C9
T0CR                              000001C8
T0DATA                            000001CB
T0LOAD                            000001CA
T1CNT                             000001CD
T1CR                              000001CC
T1DATA                            000001CF
T1LOAD                            000001CE
_00106_DS_                        0000003C
_00108_DS_                        00000063
_00109_DS_                        000000AB
__33P5312                         00000001
___fs2schar                       00000000
___fs2sint                        00000000
___fs2slong                       00000000
___fs2uchar                       00000000
___fs2uint                        00000000
___fs2ulong                       00000000
___fsadd                          00000000
___fsdiv                          00000000
___fseq                           00000000
___fsgt                           00000000
___fslt                           00000000
___fsmul                          00000000
___fsneq                          00000000
___fssub                          00000000
___fssub_fl1_1_22                 00000008
___fssub_fl2_1_22                 0000000C
___schar2fs                       00000000
___sint2fs                        00000000
___slong2fs                       00000000
___uchar2fs                       00000000
___uint2fs                        00000000
___ulong2fs                       00000000
r0x1008                           00000003
r0x1009                           00000002
r0x100A                           00000001
r0x100B                           00000000
r0x100C                           00000007
r0x100D                           00000006
r0x100E                           00000005
r0x100F                           00000004
BUZ0OE                            T0CR,5
BUZ1OE                            T1CR,5
C                                 STATUS,0
CLKS                              OSCM,2
DC                                STATUS,1
DKWE                              DKW,5
FILS                              LXTCR,3
FLCD0                             LCDCR1,0
FLCD1                             LCDCR1,1
FSR00                             FSR0,0
FSR01                             FSR0,1
FSR02                             FSR0,2
FSR03                             FSR0,3
FSR04                             FSR0,4
FSR05                             FSR0,5
FSR06                             FSR0,6
FSR07                             FSR0,7
FSR10                             FSR1,0
FSR11                             FSR1,1
FSR12                             FSR1,2
FSR13                             FSR1,3
FSR14                             FSR1,4
FSR15                             FSR1,5
FSR16                             FSR1,6
FSR17                             FSR1,7
GIE                               MCR,7
HFEN                              OSCM,0
HIBYTE0                           HIBYTE,0
HIBYTE1                           HIBYTE,1
HIBYTE2                           HIBYTE,2
HIBYTE3                           HIBYTE,3
HIBYTE4                           HIBYTE,4
HIBYTE5                           HIBYTE,5
HIBYTE6                           HIBYTE,6
HIBYTE7                           HIBYTE,7
INDF00                            INDF0,0
INDF01                            INDF0,1
INDF02                            INDF0,2
INDF03                            INDF0,3
INDF04                            INDF0,4
INDF05                            INDF0,5
INDF06                            INDF0,6
INDF07                            INDF0,7
INDF10                            INDF1,0
INDF11                            INDF1,1
INDF12                            INDF1,2
INDF13                            INDF1,3
INDF14                            INDF1,4
INDF15                            INDF1,5
INDF16                            INDF1,6
INDF17                            INDF1,7
INDF20                            INDF2,0
INDF21                            INDF2,1
INDF22                            INDF2,2
INDF23                            INDF2,3
INDF24                            INDF2,4
INDF25                            INDF2,5
INDF26                            INDF2,6
INDF27                            INDF2,7
INDF30                            INDF3,0
INDF31                            INDF3,1
INDF32                            INDF3,2
INDF33                            INDF3,3
INDF34                            INDF3,4
INDF35                            INDF3,5
INDF36                            INDF3,6
INDF37                            INDF3,7
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
IOP00                             IOP0,0
IOP01                             IOP0,1
IOP02                             IOP0,2
IOP03                             IOP0,3
IOP04                             IOP0,4
IOP05                             IOP0,5
IOP06                             IOP0,6
IOP07                             IOP0,7
IOP10                             IOP1,0
IOP11                             IOP1,1
IOP12                             IOP1,2
IOP13                             IOP1,3
IOP14                             IOP1,4
IOP15                             IOP1,5
IOP16                             IOP1,6
IOP17                             IOP1,7
IROUTEN                           DKW,1
IROUTS                            DKW,0
LCDCKS                            LCDCR1,2
LCDEN                             LCDCR0,5
LCDLED                            LCDCR1,4
LCDM                              LCDCR1,3
LCDRS0                            LCDCR0,0
LCDRS1                            LCDCR0,1
LCDSP0                            LCDCR0,3
LCDSP03                           LCDSP0,3
LCDSP04                           LCDSP0,4
LCDSP1                            LCDCR0,4
LCDSP10                           LCDSP1,0
LCDSP11                           LCDSP1,1
LCDSP12                           LCDSP1,2
LCDSP13                           LCDSP1,3
LCDSP14                           LCDSP1,4
LCDSP15                           LCDSP1,5
LCDSP16                           LCDSP1,6
LCDSPEED                          LCDCR0,2
LFEN                              OSCM,1
LPEN0                             LXTCR,0
LPEN1                             LXTCR,1
LPEN2                             LXTCR,2
LVDEN                             LVDCR,7
LVDF                              LVDCR,0
LVDIE                             INTE,5
LVDIF                             INTF,5
LVDS0                             LVDCR,3
LVDS1                             LVDCR,4
LVDS2                             LVDCR,5
LVDS3                             LVDCR,6
MINT00                            MCR,0
MINT01                            MCR,1
MINT10                            MCR,2
MINT11                            MCR,3
P00DKW                            DKWP0,0
P00OE                             OEP0,0
P00PU                             PUP0,0
P01DKW                            DKWP0,1
P01OE                             OEP0,1
P01PU                             PUP0,1
P02DKW                            DKWP0,2
P02OE                             OEP0,2
P02PU                             PUP0,2
P03DKW                            DKWP0,3
P03OE                             OEP0,3
P03PU                             PUP0,3
P04DKW                            DKWP0,4
P04OE                             OEP0,4
P04PU                             PUP0,4
P05DKW                            DKWP0,5
P05OE                             OEP0,5
P05PU                             PUP0,5
P06DKW                            DKWP0,6
P06OE                             OEP0,6
P06PU                             PUP0,6
P07DKW                            DKWP0,7
P07OE                             OEP0,7
P07PU                             PUP0,7
P10DKW                            DKWP1,0
P10OE                             OEP1,0
P10PU                             PUP1,0
P11DKW                            DKWP1,1
P11OE                             OEP1,1
P11PU                             PUP1,1
P12DKW                            DKWP1,2
P12OE                             OEP1,2
P12PU                             PUP1,2
P13DKW                            DKWP1,3
P13OE                             OEP1,3
P13PU                             PUP1,3
P14DKW                            DKWP1,4
P14OE                             OEP1,4
P14PU                             PUP1,4
P15DKW                            DKWP1,5
P15OE                             OEP1,5
P15PU                             PUP1,5
P16DKW                            DKWP1,6
P16OE                             OEP1,6
P16PU                             PUP1,6
P17DKW                            DKWP1,7
P17OE                             OEP1,7
P17PU                             PUP1,7
PC0                               PCL,0
PC1                               PCL,1
PC2                               PCL,2
PC3                               PCL,3
PC4                               PCL,4
PC5                               PCL,5
PC6                               PCL,6
PC7                               PCL,7
PD                                MCR,4
PWM0OE                            T0CR,6
PWM1OE                            T1CR,6
RSEL                              DKW,2
STBH                              OSCM,4
STBL                              OSCM,5
T0C0                              T0CNT,0
T0C1                              T0CNT,1
T0C2                              T0CNT,2
T0C3                              T0CNT,3
T0C4                              T0CNT,4
T0C5                              T0CNT,5
T0C6                              T0CNT,6
T0C7                              T0CNT,7
T0DATA0                           T0DATA,0
T0DATA1                           T0DATA,1
T0DATA2                           T0DATA,2
T0DATA3                           T0DATA,3
T0DATA4                           T0DATA,4
T0DATA5                           T0DATA,5
T0DATA6                           T0DATA,6
T0DATA7                           T0DATA,7
T0IE                              INTE,0
T0IF                              INTF,0
T0LOAD0                           T0LOAD,0
T0LOAD1                           T0LOAD,1
T0LOAD2                           T0LOAD,2
T0LOAD3                           T0LOAD,3
T0LOAD4                           T0LOAD,4
T0LOAD5                           T0LOAD,5
T0LOAD6                           T0LOAD,6
T0LOAD7                           T0LOAD,7
T0PR0                             T0CR,0
T0PR1                             T0CR,1
T0PR2                             T0CR,2
T0PTS0                            T0CR,3
T0PTS1                            T0CR,4
T1C0                              T1CNT,0
T1C1                              T1CNT,1
T1C2                              T1CNT,2
T1C3                              T1CNT,3
T1C4                              T1CNT,4
T1C5                              T1CNT,5
T1C6                              T1CNT,6
T1C7                              T1CNT,7
T1DATA0                           T1DATA,0
T1DATA1                           T1DATA,1
T1DATA2                           T1DATA,2
T1DATA3                           T1DATA,3
T1DATA4                           T1DATA,4
T1DATA5                           T1DATA,5
T1DATA6                           T1DATA,6
T1DATA7                           T1DATA,7
T1IE                              INTE,1
T1IF                              INTF,1
T1LOAD0                           T1LOAD,0
T1LOAD1                           T1LOAD,1
T1LOAD2                           T1LOAD,2
T1LOAD3                           T1LOAD,3
T1LOAD4                           T1LOAD,4
T1LOAD5                           T1LOAD,5
T1LOAD6                           T1LOAD,6
T1LOAD7                           T1LOAD,7
T1PR0                             T1CR,0
T1PR1                             T1CR,1
T1PR2                             T1CR,2
T1PTS0                            T1CR,3
T1PTS1                            T1CR,4
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
VDSEL                             LXTCR,4
WSEL0                             DKW,3
WSEL1                             DKW,4
Z                                 STATUS,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

