/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [30:0] celloutsig_0_0z;
  wire [38:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_19z;
  reg [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  reg [5:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_96z;
  wire celloutsig_0_97z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [26:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_4z[1] & celloutsig_0_0z[5]);
  assign celloutsig_1_0z = ~(in_data[191] & in_data[142]);
  assign celloutsig_1_13z = ~(celloutsig_1_4z[6] & celloutsig_1_0z);
  assign celloutsig_0_16z = ~(celloutsig_0_6z & celloutsig_0_11z);
  assign celloutsig_0_7z = !(celloutsig_0_6z ? celloutsig_0_1z[0] : celloutsig_0_3z[4]);
  assign celloutsig_0_12z = !(celloutsig_0_10z[38] ? celloutsig_0_11z : celloutsig_0_8z[0]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z[2] | celloutsig_0_1z[1]);
  assign celloutsig_0_97z = ~(celloutsig_0_45z | celloutsig_0_7z);
  assign celloutsig_1_2z = celloutsig_1_1z[5] ^ celloutsig_1_0z;
  assign celloutsig_0_45z = ~(in_data[92] ^ celloutsig_0_31z[3]);
  assign celloutsig_1_7z = ~(celloutsig_1_0z ^ celloutsig_1_1z[2]);
  assign celloutsig_0_2z = in_data[95:92] / { 1'h1, in_data[92:90] };
  assign celloutsig_1_5z = celloutsig_1_4z[9:2] == { in_data[152:148], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_16z == { celloutsig_1_11z[21:18], celloutsig_1_13z };
  assign celloutsig_0_11z = celloutsig_0_10z[22:5] === { celloutsig_0_10z[16:0], celloutsig_0_7z };
  assign celloutsig_1_16z = { in_data[111:108], celloutsig_1_8z } % { 1'h1, celloutsig_1_14z[3:0] };
  assign celloutsig_1_1z = in_data[108] ? { in_data[130:124], celloutsig_1_0z, celloutsig_1_0z } : in_data[121:113];
  assign celloutsig_1_15z = celloutsig_1_6z[5] ? { celloutsig_1_10z[3:1], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_0z } : { 1'h0, celloutsig_1_4z };
  assign celloutsig_0_19z = celloutsig_0_8z[0] ? { celloutsig_0_8z[2:1], 1'h1, celloutsig_0_8z[2:1], 1'h1, celloutsig_0_7z, celloutsig_0_1z } : { celloutsig_0_0z[7:6], celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_96z = - celloutsig_0_13z[7:1];
  assign celloutsig_1_4z = - { celloutsig_1_1z[4:1], 1'h0, celloutsig_1_2z, 1'h0, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, 1'h0 };
  assign celloutsig_0_8z = celloutsig_0_2z[3:1] | celloutsig_0_0z[15:13];
  assign celloutsig_1_8z = celloutsig_1_6z[8] & celloutsig_1_2z;
  assign celloutsig_0_9z = in_data[33:24] <<< { celloutsig_0_0z[7:1], celloutsig_0_8z };
  assign celloutsig_1_9z = { celloutsig_1_4z[4:0], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z } <<< in_data[151:143];
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_0z } <<< { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_4z[9:0], 1'h0, celloutsig_1_0z } >>> { celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_9z[6:1], celloutsig_1_7z } >>> in_data[166:160];
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_10z } >>> { celloutsig_1_6z[10:7], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_3z = in_data[54:49] ~^ celloutsig_0_0z[19:14];
  assign celloutsig_0_4z = { in_data[91:88], celloutsig_0_2z } ~^ in_data[13:6];
  assign celloutsig_1_12z = { celloutsig_1_9z[8:3], celloutsig_1_2z } ~^ { in_data[126:121], celloutsig_1_0z };
  assign celloutsig_1_14z = in_data[150:145] ~^ celloutsig_1_9z[8:3];
  assign celloutsig_1_19z = { celloutsig_1_15z[10:0], celloutsig_1_18z, celloutsig_1_7z } ~^ { celloutsig_1_9z[8:5], celloutsig_1_9z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z } ~^ { celloutsig_0_8z[0], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_0z = 31'h00000000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_0z = in_data[47:17];
  always_latch
    if (!clkin_data[0]) celloutsig_0_31z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_31z = { celloutsig_0_19z[6:5], celloutsig_0_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_1z = celloutsig_0_0z[17:15];
  assign { out_data[128], out_data[108:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_96z, celloutsig_0_97z };
endmodule
