
---------- Begin Simulation Statistics ----------
final_tick                               18766601677269                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80812                       # Simulator instruction rate (inst/s)
host_mem_usage                               17865364                       # Number of bytes of host memory used
host_op_rate                                   144405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12164.92                       # Real time elapsed on the host
host_tick_rate                               45001471                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   983069739                       # Number of instructions simulated
sim_ops                                    1756674775                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.547439                       # Number of seconds simulated
sim_ticks                                547439436243                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12115051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops      6994211                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     24222509                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops      6994214                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  41                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     9                       # Number of float alu accesses
system.cpu0.num_fp_insts                            9                       # number of float instructions
system.cpu0.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       17     62.96%     62.96% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     62.96% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.96% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      2      7.41%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  2      7.41%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  1      3.70%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  2      7.41%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      3.70%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      3.70%     96.30% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     96.30% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  1      3.70%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12222459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         3860                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     24442604                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         3860                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12085484                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops      6994821                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     24164691                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops      6994823                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu2.num_int_insts                           5                       # number of integer instructions
system.cpu2.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12234524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         3876                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     24466687                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         3876                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu3.num_fp_insts                           20                       # number of float instructions
system.cpu3.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu3.num_int_insts                           5                       # number of integer instructions
system.cpu3.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     43677788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       87288758                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34601802                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      69273058                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        195578987                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       121681754                       # number of cc regfile writes
system.switch_cpus0.committedInsts          243554050                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            435122559                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      6.749887                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                6.749887                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        373446220                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       281070384                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  47267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       623972                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        28812728                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.358986                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           183995820                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          63946538                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      302522952                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    113778381                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           94                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         9020                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     65462968                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    593370999                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    120049282                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1276791                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    590158682                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1709397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    325122036                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1657523                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    327809103                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         6625                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       311953                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       312019                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        543347782                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            567103310                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.618745                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        336193614                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.344961                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             580114570                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       583427232                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187929747                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.148151                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.148151                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass     13021182      2.20%      2.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    244989098     41.42%     43.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     43.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     43.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     71767190     12.13%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     55.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        50259      0.01%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     55.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     28082169      4.75%     60.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp     28971470      4.90%     65.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      5556786      0.94%     66.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     14676550      2.48%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     68.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     26654834      4.51%     73.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21301877      3.60%     76.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     93622625     15.83%     92.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     42741433      7.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     591435473                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      352376084                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    690066414                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    329299052                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    381052625                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           24459361                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.041356                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1157073      4.73%      4.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        22320      0.09%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      4.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       207522      0.85%      5.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp       890932      3.64%      9.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      9.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        22987      0.09%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      9.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1772388      7.25%     16.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      6846752     27.99%     44.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      9833915     40.21%     84.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      3705472     15.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     250497568                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   2161360667                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    237804258                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    370573267                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         593361822                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        591435473                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         9177                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    158248440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       181802                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         8279                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     51709096                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1643914972                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.359773                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.298730                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1478899955     89.96%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     41001878      2.49%     92.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     28500336      1.73%     94.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20662175      1.26%     95.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     20007952      1.22%     96.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     15631240      0.95%     97.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15332542      0.93%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      9768014      0.59%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     14110880      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1643914972                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.359762                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     17008797                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     16157511                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    113778381                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     65462968                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      243387837                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1643962239                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        199897402                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       123642084                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249730232                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            446513609                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      6.582952                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                6.582952                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        381402321                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       287281627                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  42783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       646953                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29526591                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.366012                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           186817952                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          65040454                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      305752925                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    116050530                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          117                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        10649                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     66595344                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    605755212                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    121777498                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1393113                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    601710723                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1618721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    343859835                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1686797                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    346382346                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         7798                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       321350                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       325603                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        556262683                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            579129440                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.618740                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        344182234                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.352277                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             592278912                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       594139191                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191806947                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.151908                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.151908                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass     13174401      2.18%      2.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    250126706     41.47%     43.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     43.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     43.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     73567458     12.20%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        58002      0.01%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     28682872      4.76%     60.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp     29624741      4.91%     65.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      5707337      0.95%     66.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     14986189      2.48%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     68.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     27179919      4.51%     73.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     21697097      3.60%     77.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     94849117     15.73%     92.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     43449999      7.20%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     603103838                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      358981475                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    703253741                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    336358405                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    388952323                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           24694876                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.040946                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1278885      5.18%      5.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        22466      0.09%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       217226      0.88%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp       904207      3.66%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        28502      0.12%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      9.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1811800      7.34%     17.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      6900299     27.94%     45.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9794734     39.66%     84.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      3736757     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     255642838                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   2171761532                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    242771035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    376051972                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         605744804                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        603103838                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        10408                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    159241482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       193267                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         9367                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     52116404                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1643919456                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.366869                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.316708                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1478266735     89.92%     89.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     39629313      2.41%     92.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     28519624      1.73%     94.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20560882      1.25%     95.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     20178041      1.23%     96.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     16014076      0.97%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15947076      0.97%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     10142041      0.62%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     14661668      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1643919456                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.366860                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     17463319                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     16789236                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    116050530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     66595344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      247541028                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1643962239                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        192288008                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       119963208                       # number of cc regfile writes
system.switch_cpus2.committedInsts          239785393                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            428046051                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      6.855973                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                6.855973                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        369381769                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       277865525                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  52850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       601144                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28205110                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.353656                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           181361472                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          63231354                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      302473005                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    112302753                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           92                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         8616                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     64671529                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    584675196                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    118130118                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1207697                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    581397738                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1705454                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    343629151                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1631535                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    346309304                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         5689                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       301905                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       299239                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        534228935                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            558942788                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.619102                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        330741964                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.339997                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             571879923                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       573717966                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      184380387                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.145858                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.145858                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass     12926072      2.22%      2.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    240771338     41.33%     43.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     43.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     43.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     70785485     12.15%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        42822      0.01%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     55.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     27780226      4.77%     60.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp     28655377      4.92%     65.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      5460982      0.94%     66.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     14520368      2.49%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     68.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26114760      4.48%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     20954793      3.60%     76.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     92226637     15.83%     92.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     42366575      7.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     582605435                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      348068315                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    681536464                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    325633929                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    376708817                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           24266341                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.041651                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1079080      4.45%      4.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      4.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        17232      0.07%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      4.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       206886      0.85%      5.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp       885491      3.65%      9.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      9.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        22545      0.09%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      9.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1782725      7.35%     16.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      6813536     28.08%     44.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      9772837     40.27%     84.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      3686009     15.19%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     245877389                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   2152012811                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    233308859                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    364601067                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         584667385                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        582605435                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded         7811                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    156629145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       162675                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         7043                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     50146497                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1643909389                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.354402                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.286078                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1479808249     90.02%     90.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     41712844      2.54%     92.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     28458970      1.73%     94.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20606758      1.25%     95.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     19703184      1.20%     96.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     15240571      0.93%     97.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15178101      0.92%     98.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9535516      0.58%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     13665196      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1643909389                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.354391                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     16767444                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     16087137                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    112302753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     64671529                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      239552394                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1643962239                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        200146590                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       123762263                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            446992460                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      6.575849                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                6.575849                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        381810072                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       287568116                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  45530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       647368                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        29561044                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.366821                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           187713190                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          65091684                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      305424279                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    116160638                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          117                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         9341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     66649224                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    606358775                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    122621506                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1392962                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    603040428                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1638100                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    333556609                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1688335                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    336099363                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         7883                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       321472                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       325896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        557392434                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            579707015                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.618490                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        344741473                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.352628                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             592867292                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       596164828                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      192006359                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.152072                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.152072                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass     13184375      2.18%      2.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    250393917     41.43%     43.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     43.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     43.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     73638258     12.18%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        57983      0.01%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     55.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     28714831      4.75%     60.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp     29653646      4.91%     65.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      5714156      0.95%     66.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     15002959      2.48%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     68.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     27210913      4.50%     73.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21717623      3.59%     76.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     95664071     15.83%     92.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     43480661      7.19%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     604433393                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      360216441                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    705556426                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    336681479                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    389328294                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           24864821                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.041137                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1279049      5.14%      5.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        21653      0.09%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       217618      0.88%      6.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp       906122      3.64%      9.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        28324      0.11%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%      9.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1806849      7.27%     17.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      6905807     27.77%     44.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      9960313     40.06%     84.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      3739086     15.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     255897398                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   2172286780                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    243025536                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    376404319                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         606348360                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        604433393                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        10415                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    159366146                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       194893                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         9373                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     52174579                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1643916709                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.367679                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319134                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1478034439     89.91%     89.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     40000249      2.43%     92.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     27932494      1.70%     94.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20938510      1.27%     95.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     20119010      1.22%     96.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     15950504      0.97%     97.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15929410      0.97%     98.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10149138      0.62%     99.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     14862955      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1643916709                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.367669                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     17466260                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     16764504                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    116160638                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     66649224                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      248503921                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1643962239                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     96012101                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        96012101                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    101489289                       # number of overall hits
system.cpu0.dcache.overall_hits::total      101489289                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36755705                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36755707                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37808755                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37808757                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 3660561619938                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3660561619938                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 3660561619938                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3660561619938                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    132767806                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    132767808                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    139298044                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    139298046                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.276842                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.276842                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.271423                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.271423                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 99591.658491                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99591.653071                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 96817.830154                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96817.825033                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1984921                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          10395                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   190.949591                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12106645                       # number of writebacks
system.cpu0.dcache.writebacks::total         12106645                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25052965                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25052965                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25052965                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25052965                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11702740                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11702740                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12115400                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12115400                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 1515396885984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1515396885984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 1568587400559                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1568587400559                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.088144                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088144                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.086975                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086975                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 129490.776176                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129490.776176                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 129470.541671                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129470.541671                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12106645                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     71751218                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       71751218                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     34124194                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34124196                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 3300999916113                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3300999916113                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    105875412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    105875414                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.322305                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.322305                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 96734.883060                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96734.877391                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25052734                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25052734                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9071460                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9071460                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 1156728656457                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1156728656457                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.085681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.085681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 127512.953423                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 127512.953423                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     24260883                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      24260883                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2631511                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2631511                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 359561703825                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 359561703825                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26892394                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26892394                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.097853                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.097853                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 136636.975420                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 136636.975420                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          231                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          231                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2631280                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2631280                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 358668229527                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 358668229527                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.097845                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.097845                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 136309.411969                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 136309.411969                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      5477188                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      5477188                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1053050                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1053050                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6530238                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6530238                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.161258                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.161258                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       412660                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       412660                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  53190514575                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  53190514575                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.063192                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.063192                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 128896.705702                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 128896.705702                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.987891                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          113604839                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12107157                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.383280                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18219162243024                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000134                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.987756                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1126491525                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1126491525                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45498522                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45498540                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45498522                       # number of overall hits
system.cpu0.icache.overall_hits::total       45498540                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          352                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           355                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          352                       # number of overall misses
system.cpu0.icache.overall_misses::total          355                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     46498788                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46498788                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     46498788                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46498788                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45498874                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45498895                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45498874                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45498895                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 132098.829545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 130982.501408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 132098.829545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 130982.501408                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           77                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           77                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          275                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          275                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     39175785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39175785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     39175785                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     39175785                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 142457.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 142457.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 142457.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 142457.400000                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45498522                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45498540                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          352                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          355                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     46498788                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46498788                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45498874                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45498895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 132098.829545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 130982.501408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           77                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          275                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     39175785                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39175785                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 142457.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 142457.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          123.026392                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45498818                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         163664.812950                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   120.026392                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.234427                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.240286                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        363991438                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       363991438                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        9484396                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5517617                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     24696397                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         8278                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         8278                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       2623039                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      2623039                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      9484396                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          556                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     36337515                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           36338071                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        17792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1549683328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1549701120                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     18107369                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic             1158871616                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      30223105                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.231420                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.421740                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            23228878     76.86%     76.86% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1             6994224     23.14%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   3      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        30223105                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     16129156215                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         274725                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    12097804419                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       948606                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         948606                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       948606                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        948606                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          275                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     11158549                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     11158829                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          275                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     11158549                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     11158829                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     38984976                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 1554989501232                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1555028486208                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     38984976                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 1554989501232                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1555028486208                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          275                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     12107155                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     12107435                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          275                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     12107155                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     12107435                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.921649                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.921651                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.921649                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.921651                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 141763.549091                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 139354.095343                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 139354.092280                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 141763.549091                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 139354.095343                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 139354.092280                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     18107369                       # number of writebacks
system.cpu0.l2cache.writebacks::total        18107369                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          275                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     11158549                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     11158824                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          275                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     11158549                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     11158824                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     38893401                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 1551273704415                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1551312597816                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     38893401                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 1551273704415                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1551312597816                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.921649                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.921651                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.921649                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.921651                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 141430.549091                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 139021.095343                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 139021.154722                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 141430.549091                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 139021.095343                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 139021.154722                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             18107369                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2706910                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2706910                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2706910                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2706910                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      9356477                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      9356477                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      9356477                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      9356477                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         8098                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         8098                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          180                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          180                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data      2001330                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total      2001330                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         8278                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         8278                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.021744                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.021744                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data 11118.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 11118.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          180                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          180                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      3247749                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      3247749                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.021744                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.021744                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18043.050000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18043.050000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       107079                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       107079                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      2515960                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      2515960                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 355837679118                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 355837679118                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      2623039                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      2623039                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.959178                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.959178                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 141432.168682                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 141432.168682                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      2515960                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      2515960                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 354999864438                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 354999864438                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.959178                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.959178                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 141099.168682                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 141099.168682                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       841527                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       841527                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          275                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      8642589                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      8642869                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     38984976                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1199151822114                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 1199190807090                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          275                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      9484116                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      9484396                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.911270                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.911272                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 141763.549091                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 138749.143586                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 138749.159231                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          275                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      8642589                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      8642864                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     38893401                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1196273839977                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 1196312733378                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.911270                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.911272                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 141430.549091                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 138416.143586                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 138416.239499                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1266.542504                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          24179029                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        18109159                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.335182                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   340.128700                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000212                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    99.101258                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   824.312335                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.083039                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.024195                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.201248                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.309214                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1790                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          482                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          498                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          390                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.437012                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       405666679                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      405666679                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 547439425587                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31678.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31678.numOps                      0                       # Number of Ops committed
system.cpu0.thread31678.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     99076835                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        99076836                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    104631679                       # number of overall hits
system.cpu1.dcache.overall_hits::total      104631680                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     36639342                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      36639343                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     37672346                       # number of overall misses
system.cpu1.dcache.overall_misses::total     37672347                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 3658446733368                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3658446733368                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 3658446733368                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3658446733368                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    135716177                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    135716179                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    142304025                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    142304027                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.269970                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.269970                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.264731                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.264731                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 99850.230208                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99850.227483                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 97112.261959                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97112.259381                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1425193                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6963                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   204.680885                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     12219330                       # number of writebacks
system.cpu1.dcache.writebacks::total         12219330                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     24832118                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     24832118                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     24832118                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     24832118                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     11807224                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     11807224                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12222893                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12222893                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 1515017419590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1515017419590                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1567661448864                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1567661448864                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.086999                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086999                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.085893                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.085893                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 128312.753242                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 128312.753242                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 128256.170521                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 128256.170521                       # average overall mshr miss latency
system.cpu1.dcache.replacements              12219330                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     74040411                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       74040412                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     33983775                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     33983776                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 3299185841670                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3299185841670                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    108024186                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    108024188                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.314594                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.314594                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 97081.205418                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97081.202562                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     24831891                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     24831891                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9151884                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9151884                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 1156657026159                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1156657026159                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.084721                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.084721                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 126384.581159                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 126384.581159                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25036424                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25036424                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2655567                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2655567                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 359260891698                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 359260891698                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     27691991                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     27691991                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.095897                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.095897                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 135285.945223                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 135285.945223                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          227                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          227                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2655340                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2655340                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 358360393431                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 358360393431                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.095888                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.095888                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 134958.383270                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 134958.383270                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      5554844                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      5554844                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1033004                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1033004                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      6587848                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      6587848                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.156804                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.156804                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       415669                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       415669                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  52644029274                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  52644029274                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.063096                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.063096                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 126648.918428                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 126648.918428                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.987831                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          116854662                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12219842                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.562698                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000069                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.987761                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1150652058                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1150652058                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     46262842                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        46262864                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     46262842                       # number of overall hits
system.cpu1.icache.overall_hits::total       46262864                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          350                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           352                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          350                       # number of overall misses
system.cpu1.icache.overall_misses::total          352                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     44783838                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     44783838                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     44783838                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     44783838                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     46263192                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     46263216                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     46263192                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     46263216                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 127953.822857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 127226.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 127953.822857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 127226.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           73                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          277                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     35728569                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35728569                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     35728569                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35728569                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 128984.003610                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 128984.003610                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 128984.003610                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 128984.003610                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     46262842                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       46262864                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          350                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          352                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     44783838                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     44783838                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     46263192                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     46263216                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 127953.822857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 127226.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          277                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     35728569                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35728569                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 128984.003610                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 128984.003610                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          124.596815                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           46263143                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              279                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         165817.716846                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   122.596815                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.239447                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.243353                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          279                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        370106007                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       370106007                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        9567826                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5536655                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     17100796                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         3082                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         3082                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       2652296                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      2652295                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      9567827                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          558                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     36665180                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           36665738                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        17856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1564107008                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1564124864                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     10418121                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              666759744                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      22641348                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000171                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.013073                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            22637478     99.98%     99.98% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                3870      0.02%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        22641348                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     16277481808                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         277055                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    12208647465                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1802930                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1802931                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1802930                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1802931                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          276                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     10416913                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     10417192                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          276                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     10416913                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     10417192                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     35530767                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1550792629659                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1550828160426                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     35530767                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1550792629659                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1550828160426                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          277                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     12219843                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     12220123                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          277                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     12219843                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     12220123                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.996390                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.852459                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.852462                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.996390                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.852459                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.852462                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 128734.663043                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 148872.571909                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 148871.995488                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 128734.663043                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 148872.571909                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 148871.995488                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     10418121                       # number of writebacks
system.cpu1.l2cache.writebacks::total        10418121                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          276                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     10416913                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     10417189                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          276                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     10416913                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     10417189                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     35438859                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1547323798296                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1547359237155                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     35438859                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1547323798296                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1547359237155                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.996390                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.852459                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.852462                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.996390                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.852459                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.852462                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 128401.663043                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 148539.571973                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 148539.038425                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 128401.663043                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 148539.571973                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 148539.038425                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             10418121                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2810395                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2810395                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2810395                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2810395                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      9408889                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      9408889                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      9408889                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      9408889                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         3082                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         3082                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         3082                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         3082                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       205060                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       205060                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      2447236                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      2447236                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 355165617857                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 355165617857                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      2652296                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      2652296                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.922686                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.922686                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 145129.287840                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 145129.287840                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      2447236                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      2447236                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 354350688602                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 354350688602                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.922686                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.922686                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 144796.287976                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 144796.287976                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1597870                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1597871                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          276                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      7969677                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      7969956                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     35530767                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1195627011802                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1195662542569                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          277                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      9567547                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      9567827                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.996390                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.832991                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.832995                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 128734.663043                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 150022.016175                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 150021.222522                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      7969677                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      7969953                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     35438859                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1192973109694                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1193008548553                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.996390                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.832991                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.832995                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 128401.663043                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 149689.016217                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 149688.279034                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2258.309546                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          24442487                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        10420911                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.345523                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.593440                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000389                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000177                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    68.294194                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2189.421346                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000145                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.016673                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.534527                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.551345                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2790                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          780                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1198                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.681152                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       401501311                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      401501311                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 547439425587                       # Cumulative time (in ticks) in various power states
system.cpu1.thread28221.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread28221.numOps                      0                       # Number of Ops committed
system.cpu1.thread28221.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     94263513                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        94263514                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     99731612                       # number of overall hits
system.cpu2.dcache.overall_hits::total       99731613                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     36633858                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      36633859                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     37667793                       # number of overall misses
system.cpu2.dcache.overall_misses::total     37667794                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 3638881805122                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 3638881805122                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 3638881805122                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 3638881805122                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    130897371                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    130897373                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    137399405                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    137399407                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.279867                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.279867                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.274148                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.274148                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 99331.110721                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99331.108009                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 96604.592818                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96604.590253                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1708286                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           9565                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   178.597595                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12078387                       # number of writebacks
system.cpu2.dcache.writebacks::total         12078387                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     24959771                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     24959771                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     24959771                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     24959771                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     11674087                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     11674087                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12085828                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12085828                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1506320178445                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1506320178445                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 1560147484924                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1560147484924                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.089185                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.089185                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.087961                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.087961                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 129031.090692                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 129031.090692                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 129089.002832                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 129089.002832                       # average overall mshr miss latency
system.cpu2.dcache.replacements              12078387                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     70528964                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       70528965                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     34012253                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     34012254                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 3278559623535                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 3278559623535                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    104541217                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    104541219                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.325348                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.325348                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 96393.485710                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 96393.482876                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     24959553                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     24959553                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9052700                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9052700                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 1146887843121                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1146887843121                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.086595                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.086595                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 126690.141408                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 126690.141408                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23734549                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23734549                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      2621605                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2621605                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 360322181587                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 360322181587                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26356154                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26356154                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.099468                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.099468                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 137443.353055                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 137443.353055                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          218                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          218                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      2621387                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      2621387                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 359432335324                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 359432335324                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.099460                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.099460                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 137115.326857                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 137115.326857                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      5468099                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      5468099                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1033935                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1033935                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      6502034                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      6502034                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.159017                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.159017                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       411741                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       411741                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  53827306479                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  53827306479                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.063325                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.063325                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 130730.984961                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 130730.984961                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.987847                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          111817593                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         12078899                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.257267                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000069                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.987778                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          507                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1111274155                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1111274155                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     44817864                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        44817886                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     44817864                       # number of overall hits
system.cpu2.icache.overall_hits::total       44817886                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          347                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           349                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          347                       # number of overall misses
system.cpu2.icache.overall_misses::total          349                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     56121156                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     56121156                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     56121156                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     56121156                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     44818211                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     44818235                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     44818211                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     44818235                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 161732.438040                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 160805.604585                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 161732.438040                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 160805.604585                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           75                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           75                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          272                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          272                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          272                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          272                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     48293325                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     48293325                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     48293325                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     48293325                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 177548.988971                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 177548.988971                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 177548.988971                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 177548.988971                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     44817864                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       44817886                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          347                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          349                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     56121156                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     56121156                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     44818211                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     44818235                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 161732.438040                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 160805.604585                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           75                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          272                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          272                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     48293325                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     48293325                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 177548.988971                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 177548.988971                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          123.376076                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           44818160                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              274                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         163569.927007                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   121.376076                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.237063                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.240969                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          273                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.533203                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        358546154                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       358546154                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        9464706                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5485602                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     24687166                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         6957                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         6957                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       2614468                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      2614467                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      9464707                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          548                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     36250101                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           36250649                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17536                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1546066304                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1546083840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     18094381                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic             1158040384                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      30180545                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.231766                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.421961                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            23185710     76.82%     76.82% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1             6994833     23.18%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   2      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        30180545                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     16091091279                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         271728                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    12069135783                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       934617                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         934618                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       934617                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        934618                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          271                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     11144283                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     11144557                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          271                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     11144283                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     11144557                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     48101517                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 1546639663415                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1546687764932                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     48101517                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 1546639663415                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1546687764932                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          272                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     12078900                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     12079175                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          272                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     12078900                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     12079175                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.996324                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.922624                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.922626                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.996324                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.922624                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.922626                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 177496.372694                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 138783.236518                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 138784.140539                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 177496.372694                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 138783.236518                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 138784.140539                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     18094381                       # number of writebacks
system.cpu2.l2cache.writebacks::total        18094381                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          271                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     11144283                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     11144554                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          271                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     11144283                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     11144554                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     48011274                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 1542928617842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1542976629116                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     48011274                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 1542928617842                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1542976629116                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.996324                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.922624                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.922625                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.996324                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.922624                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.922625                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 177163.372694                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 138450.236578                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 138451.177958                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 177163.372694                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 138450.236578                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 138451.177958                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             18094381                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2688200                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2688200                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2688200                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2688200                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      9347506                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      9347506                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      9347506                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      9347506                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         6802                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         6802                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data          155                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total          155                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data      1762236                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total      1762236                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         6957                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         6957                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.022280                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.022280                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data 11369.264516                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total 11369.264516                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data          155                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total          155                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data      2792538                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total      2792538                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.022280                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.022280                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 18016.374194                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18016.374194                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       103291                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       103291                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      2511177                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      2511177                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 356632442552                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 356632442552                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      2614468                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      2614468                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.960493                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.960493                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 142018.042755                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 142018.042755                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      2511177                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      2511177                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 355796220944                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 355796220944                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.960493                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.960493                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 141685.042888                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 141685.042888                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       831326                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       831327                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          271                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      8633106                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      8633380                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     48101517                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1190007220863                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 1190055322380                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          272                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      9464432                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      9464707                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.996324                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.912163                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.912166                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 177496.372694                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 137842.303901                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 137843.500736                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          271                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      8633106                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      8633377                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     48011274                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1187132396898                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 1187180408172                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.996324                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.912163                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.912165                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 177163.372694                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 137509.303940                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 137510.548673                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1258.117184                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          24121777                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        18096134                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.332980                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   341.016140                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000124                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    93.063397                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   822.037523                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.083256                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.022721                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.200693                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.307158                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1753                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          670                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.427979                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       404728262                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      404728262                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 547439425587                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31678.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31678.numOps                      0                       # Number of Ops committed
system.cpu2.thread31678.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     99170303                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        99170304                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    104729686                       # number of overall hits
system.cpu3.dcache.overall_hits::total      104729687                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     36668781                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      36668782                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     37702764                       # number of overall misses
system.cpu3.dcache.overall_misses::total     37702765                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 3663671952553                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 3663671952553                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 3663671952553                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 3663671952553                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    135839084                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    135839086                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    142432450                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    142432452                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.269943                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.269943                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.264706                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.264706                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 99912.564657                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99912.561932                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 97172.503123                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97172.500546                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1454509                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7114                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   204.457267                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     12231354                       # number of writebacks
system.cpu3.dcache.writebacks::total         12231354                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data     24850062                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     24850062                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data     24850062                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     24850062                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     11818719                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     11818719                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12234965                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12234965                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 1516609077307                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1516609077307                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 1568966937703                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1568966937703                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.087005                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.087005                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.085900                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.085900                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 128322.627631                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 128322.627631                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 128236.324150                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 128236.324150                       # average overall mshr miss latency
system.cpu3.dcache.replacements              12231354                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     74114382                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       74114383                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     34009913                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     34009914                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 3305016275067                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 3305016275067                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    108124295                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    108124297                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.314545                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.314545                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 97178.027920                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97178.025063                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data     24849834                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     24849834                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      9160079                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      9160079                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 1158854630688                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1158854630688                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.084718                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.084718                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 126511.423175                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 126511.423175                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25055921                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25055921                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2658868                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2658868                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 358655677486                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 358655677486                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     27714789                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27714789                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.095937                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.095937                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 134890.365932                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 134890.365932                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          228                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          228                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2658640                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2658640                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 357754446619                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 357754446619                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.095929                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.095929                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 134562.951968                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 134562.951968                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      5559383                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      5559383                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1033983                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1033983                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      6593366                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      6593366                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.156822                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.156822                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       416246                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       416246                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  52357860396                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  52357860396                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.063131                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.063131                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 125785.858353                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 125785.858353                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.987869                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          116964735                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         12231866                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.562297                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000069                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.987800                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1151691482                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1151691482                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     46311499                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        46311521                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     46311499                       # number of overall hits
system.cpu3.icache.overall_hits::total       46311521                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          353                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           355                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          353                       # number of overall misses
system.cpu3.icache.overall_misses::total          355                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     47815137                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     47815137                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     47815137                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     47815137                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     46311852                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     46311876                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     46311852                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     46311876                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.083333                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.083333                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 135453.645892                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 134690.526761                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 135453.645892                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 134690.526761                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           74                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           74                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          279                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          279                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     39952341                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     39952341                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     39952341                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     39952341                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 143198.354839                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 143198.354839                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 143198.354839                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 143198.354839                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     46311499                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       46311521                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          353                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          355                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     47815137                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     47815137                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     46311852                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     46311876                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 135453.645892                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 134690.526761                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           74                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          279                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     39952341                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     39952341                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 143198.354839                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 143198.354839                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          125.121463                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           46311802                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              281                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         164810.683274                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   123.121463                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.240472                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.244378                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        370495289                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       370495289                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        9576600                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5552276                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     17106072                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         3124                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         3124                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       2655548                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      2655548                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      9576602                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          562                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     36701338                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           36701900                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17984                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1565646144                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1565664128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     10426994                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              667327616                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      22662281                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000172                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.013114                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            22658383     99.98%     99.98% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                3898      0.02%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        22662281                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     16293505106                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         278721                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    12220674426                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1806097                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1806098                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1806097                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1806098                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          278                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     10425771                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     10426052                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          278                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     10425771                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     10426052                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     39753873                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 1552076115563                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1552115869436                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     39753873                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 1552076115563                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1552115869436                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          279                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     12231868                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     12232150                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          279                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     12231868                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     12232150                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.996416                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.852345                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.852348                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.996416                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.852345                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.852348                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 142999.543165                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 148869.193037                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 148868.993693                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 142999.543165                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 148869.193037                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 148868.993693                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     10426994                       # number of writebacks
system.cpu3.l2cache.writebacks::total        10426994                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          278                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     10425771                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     10426049                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          278                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     10425771                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     10426049                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     39661299                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 1548604334486                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1548643995785                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     39661299                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 1548604334486                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1548643995785                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.996416                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.852345                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.852348                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.996416                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.852345                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.852348                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 142666.543165                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 148536.193101                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 148536.036593                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 142666.543165                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 148536.193101                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 148536.036593                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             10426994                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      2816362                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      2816362                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      2816362                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      2816362                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      9414936                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      9414936                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      9414936                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      9414936                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         3124                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         3124                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         3124                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         3124                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       205725                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       205725                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      2449823                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      2449823                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 354556278141                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 354556278141                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      2655548                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      2655548                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.922530                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.922530                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 144727.304030                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 144727.304030                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      2449823                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      2449823                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 353740487082                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 353740487082                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.922530                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.922530                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 144394.304030                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 144394.304030                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1600372                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1600373                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          278                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      7975948                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      7976229                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     39753873                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1197519837422                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1197559591295                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          279                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      9576320                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      9576602                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.996416                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.832882                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.832887                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 142999.543165                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 150141.379736                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 150141.074347                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          278                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      7975948                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      7976226                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     39661299                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1194863847404                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1194903508703                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.996416                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.832882                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.832887                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 142666.543165                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 149808.379819                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 149808.130901                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2259.271680                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          24466570                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        10429783                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.345837                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.579744                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.000394                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000177                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    68.752414                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2189.938950                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000142                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.016785                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.534653                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.551580                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2789                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0         1414                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          570                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          420                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.680908                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       401895495                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      401895495                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 547439425587                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            33222430                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      20298586                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      32108475                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict          25373472                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq              1357                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp             1357                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            9923174                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           9923172                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       33222433                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     33495863                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     31248705                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     33452828                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     31275283                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               129472679                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1429512704                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1333216832                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1427678656                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1334350720                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5524758912                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          34601777                       # Total snoops (count)
system.l3bus.snoopTraffic                   590611520                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           78214123                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 78214123    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             78214123                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          43741288386                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          7446002517                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          6952798078                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          7436533933                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          6958682901                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      2487319                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      1749895                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      2474720                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      1762399                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             8474333                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      2487319                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      1749895                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      2474720                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      1762399                       # number of overall hits
system.l3cache.overall_hits::total            8474333                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          275                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      8670692                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      8667016                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          271                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      8669081                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          278                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      8663371                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          34671274                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          275                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      8670692                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      8667016                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          271                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      8669081                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          278                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      8663371                       # number of overall misses
system.l3cache.overall_misses::total         34671274                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     37771855                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1470256980913                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     34320645                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1479468119543                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     46916369                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1462133372362                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     38516775                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1480532010328                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 5892548008790                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     37771855                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1470256980913                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     34320645                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1479468119543                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     46916369                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1462133372362                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     38516775                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1480532010328                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 5892548008790                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          275                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     11158011                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     10416911                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          271                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     11143801                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          278                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     10425770                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        43145607                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          275                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     11158011                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     10416911                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          271                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     11143801                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          278                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     10425770                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       43145607                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.777082                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.832014                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.777929                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.830957                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.803588                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.777082                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.832014                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.777929                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.830957                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.803588                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 137352.200000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 169566.279244                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 124350.163043                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 170700.979385                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 173123.132841                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 168660.711829                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 138549.550360                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 170895.602916                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 169954.758766                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 137352.200000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 169566.279244                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 124350.163043                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 170700.979385                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 173123.132841                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 168660.711829                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 138549.550360                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 170895.602916                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 169954.758766                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        9228305                       # number of writebacks
system.l3cache.writebacks::total              9228305                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          275                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      8670692                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      8667016                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          271                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      8669081                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          278                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      8663371                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     34671260                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          275                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      8670692                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      8667016                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          271                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      8669081                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          278                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      8663371                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     34671260                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     35940355                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1412510172193                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     32482485                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1421745792983                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     45111509                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1404397292902                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     36665295                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1422833959468                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 5661637417190                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     35940355                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1412510172193                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     32482485                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1421745792983                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     45111509                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1404397292902                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     36665295                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1422833959468                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 5661637417190                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.777082                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.832014                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.777929                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.830957                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.803587                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.777082                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.832014                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.777929                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.830957                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.803587                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 130692.200000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 162906.279244                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 117690.163043                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 164040.979385                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 166463.132841                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 162000.711829                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 131889.550360                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 164235.602916                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 163294.827393                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 130692.200000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 162906.279244                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 117690.163043                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 164040.979385                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 166463.132841                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 162000.711829                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 131889.550360                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 164235.602916                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 163294.827393                       # average overall mshr miss latency
system.l3cache.replacements                  34601777                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     11070281                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     11070281                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     11070281                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     11070281                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     32108475                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     32108475                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     32108475                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     32108475                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          718                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data          637                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total            1357                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          718                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data          637                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total         1357                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       292034                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       224884                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       287719                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       229774                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1034411                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      2223388                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      2222351                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      2222976                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      2220048                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        8888763                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 340656737244                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 341176513524                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 341536203832                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 340486673420                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 1363856128020                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      2515422                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      2447235                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      2510695                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      2449822                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      9923174                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.883903                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.908107                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.885403                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.906208                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.895758                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 153215.155089                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 153520.534571                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 153639.177315                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 153369.059327                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 153435.987439                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      2223388                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      2222351                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      2222976                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      2220048                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      8888763                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 325848973164                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 326375655864                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 326731183672                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 325701153740                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 1304656966440                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.883903                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.908107                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.885403                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.906208                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.895758                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 146555.155089                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 146860.534571                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 146979.177315                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 146709.059327                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 146775.987439                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      2195285                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1525011                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      2187001                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1532625                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      7439922                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          275                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      6447304                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      6444665                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          271                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      6446105                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          278                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      6443323                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     25782511                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     37771855                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1129600243669                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     34320645                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1138291606019                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     46916369                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1120597168530                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     38516775                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1140045336908                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 4528691880770                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          275                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      8642589                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      7969676                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          271                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      8633106                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          278                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      7975948                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     33222433                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.745992                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.808648                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.746673                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.807844                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.776057                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 137352.200000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 175205.053720                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 124350.163043                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 176625.411254                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 173123.132841                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 173840.973507                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 138549.550360                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 176934.376394                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 175649.760443                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          275                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      6447304                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      6444665                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          271                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      6446105                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          278                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      6443323                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     25782497                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     35940355                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1086661199029                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     32482485                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1095370137119                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     45111509                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1077666109230                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     36665295                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1097132805728                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 4356980450750                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.745992                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.808648                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.746673                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.807844                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.776057                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 130692.200000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 168545.053720                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 117690.163043                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 169965.411254                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 166463.132841                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 167180.973507                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 131889.550360                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 170274.376394                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 168989.855822                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64950.053895                       # Cycle average of tags in use
system.l3cache.tags.total_refs               51654446                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             43137449                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.197439                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18219191845725                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64950.053895                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.991059                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.991059                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        59982                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         2236                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5281                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        22736                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        29729                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.915253                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1424348969                       # Number of tag accesses
system.l3cache.tags.data_accesses          1424348969                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   9228305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   8670454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   8666747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   8668820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   8663050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.047158755230                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       575961                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       575961                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            50680695                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8769825                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    34671260                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9228305                       # Number of write requests accepted
system.mem_ctrls.readBursts                  34671260                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9228305                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1089                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       9.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      63.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              34671260                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9228305                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1826516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3036519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3859565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3997249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3338750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2651833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2027506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1508246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1103101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  850894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 694972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 608695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 570647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 564367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 575410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 593428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 613610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 631955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 642227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 641169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 626445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 598707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 557466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 503137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 443697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 378722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 313377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 251807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 195331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 146981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 106825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  74943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                  50970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                  33247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                  21115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                  13012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                   7820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                   4431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                   2585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                   1396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                    751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                    385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                    192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                     99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  25594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  73216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 150007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 247348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 350086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 439544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 507280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 554632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 587489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 612660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 633329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 645669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 650359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 651734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 652103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 640340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 175897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 103124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  65476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  44289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  32271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  24914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  20384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  17227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  15052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  13601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  12533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  11733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  11245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  10783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  10696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  10744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  10889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  11206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  11710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  12607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  13127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  13912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  14665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  15399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  15957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  16824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  17587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  18175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  26374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  39770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  52479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  61707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  66905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  69518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  70744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 70983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 70635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 70245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 70038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 69310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 68479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 67624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 66963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 67057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 24430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  8967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  3677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  1669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                    90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    11                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       575961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.195263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3528.642349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       575952    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-196607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::425984-458751            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::458752-491519            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-622591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-688127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.57286e+06-1.60563e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.83501e+06-1.86778e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        575961                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       575961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.022347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.019477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.379833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           571650     99.25%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              999      0.17%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1360      0.24%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              777      0.13%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              571      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              270      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              147      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               62      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               35      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               22      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::63                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        575961                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   69696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              2218960640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            590611520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4053.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1078.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  547439273073                       # Total gap between requests
system.mem_ctrls.avgGap                      12470.27                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        17600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    554909056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    554671808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    554804480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    554435200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    590607808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 32149.675077824737                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1013644650.462639331818                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 32266.582987198646                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1013211272.842590212822                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 31682.043440329104                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1013453622.938722372055                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 32500.398805946461                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1012779064.301634907722                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1078855063.956039667130                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          275                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      8670692                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      8667016                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          271                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      8669081                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          278                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      8663371                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      9228305                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     25626730                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 1087179775180                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     22132147                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 1096453139435                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     34946551                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 1079132948872                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     26234279                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 1097686709546                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 34366217137157                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     93188.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    125385.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     80188.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    126508.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    128954.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    124480.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     94367.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    126704.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3724001.01                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        17600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    554924288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    554689024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    554821184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    554455744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    2218961536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        17600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        70976                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    590611520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    590611520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          275                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      8670692                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      8667016                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          271                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      8669081                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          278                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      8663371                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       34671274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      9228305                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       9228305                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        32150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   1013672475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        32267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1013242721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        31682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   1013484136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        32500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1012816592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4053346159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        32150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        32267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        31682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        32500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       129651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1078861845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1078861845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1078861845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        32150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   1013672475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        32267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1013242721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        31682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   1013484136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        32500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1012816592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5132208003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             34670171                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             9228247                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1089336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1089235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1078858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1078855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1066776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1066396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1076567                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1076732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1090036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1089857                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1085097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1085189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1086850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1086760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1087235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1087359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1110916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1110654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1070436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1070537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1083457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1083462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1089351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1089497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1106119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1105851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1087575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1087385                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1052006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1051931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1074933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1074923                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       287672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       287554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       286810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       286716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       285739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       285647                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       288315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       288340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       291032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       291020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       289054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       288993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       289121                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       289133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       289013                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       289006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       292528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       292524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       287670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       287587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       288954                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       288954                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       288940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       288910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       293267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       293239                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       288544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       288519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       282785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       282728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       284979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       284954                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            3754110881608                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          115521009772                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       4360561512740                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               108280.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          125772.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            13533226                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1559459                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            39.03                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           16.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     28805733                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    97.532625                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.220645                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    99.620656                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     21941673     76.17%     76.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      5344214     18.55%     94.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       830917      2.88%     97.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       276953      0.96%     98.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       141733      0.49%     99.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        79433      0.28%     99.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        48228      0.17%     99.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        32516      0.11%     99.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       110066      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     28805733                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            2218890944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          590607808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4053.217209                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1078.855064                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   26.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               21.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               34.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    89837937405.217621                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    119438386011.778198                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   145833722736.170410                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  34684329436.512924                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 195172000119.627380                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 461448261662.023987                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2809328874.780753                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1049223966246.475830                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1916.602818                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    291379069                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  49308000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 497840046518                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25782511                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9228305                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25373472                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8888763                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8888763                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       25782511                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port    103944325                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total    103944325                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              103944325                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2809573056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2809573056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2809573056                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34671274                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34671274    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34671274                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         35360398043                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        63240043363                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       35958180                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     33713333                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       585946                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19518782                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19513669                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.973805                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         860710                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       858937                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       845821                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        13116                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          245                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    134066723                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          898                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       585720                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1625491906                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.267687                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.272180                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1522089943     93.64%     93.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     36402242      2.24%     95.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5037950      0.31%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9209036      0.57%     96.75% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      9992953      0.61%     97.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3218502      0.20%     97.57% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3735601      0.23%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3906051      0.24%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     31899628      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1625491906                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    243554050                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     435122559                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          105037894                       # Number of memory references committed
system.switch_cpus0.commit.loads             78147544                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          22862600                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         280408075                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          235526514                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       787205                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       232290      0.05%      0.05% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    181991899     41.83%     41.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     41.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     41.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     70907280     16.30%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        46324      0.01%     58.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     27943847      6.42%     64.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.61% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp     28826054      6.62%     71.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      5522547      1.27%     72.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14614424      3.36%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     16373801      3.76%     79.62% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7612422      1.75%     81.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     61773743     14.20%     95.57% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19277928      4.43%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    435122559                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     31899628                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15185587                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1546666819                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         50909061                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     29495967                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1657523                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17321825                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          357                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     611756178                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2145                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          122168130                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           63948980                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2715315                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               328925                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       826421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             352379796                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           35958180                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21220200                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1641427997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3315722                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          118                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         2575                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         45498874                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1643914972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.409569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.640319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1531683720     93.17%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4790153      0.29%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12668830      0.77%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7509794      0.46%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         6679515      0.41%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        10017474      0.61%     95.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         6369548      0.39%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         7950003      0.48%     96.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        56245935      3.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1643914972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.021873                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.214348                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45499070                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  224                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1012412                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       35630837                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1210                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         6625                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      38572618                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      7921534                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache         10019                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 547439436243                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1657523                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26560962                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      889577433                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67133201                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    658985838                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     598007130                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      8747365                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents     157876615                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     308589976                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     311562380                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    610948151                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1428619275                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       593243009                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        376345887                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    460202566                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       150745585                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        163713172                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              2148912627                       # The number of ROB reads
system.switch_cpus0.rob.writes             1156808075                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        243554050                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          435122559                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       36728949                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     34296644                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       604441                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     19881744                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       19876328                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.972759                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         916512                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       912976                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       899741                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        13235                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          255                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    134721479                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1041                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       604167                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1625427916                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.274705                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.288837                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1519646228     93.49%     93.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     37087952      2.28%     95.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5180321      0.32%     96.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      9258181      0.57%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4     10227789      0.63%     97.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3250037      0.20%     97.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      4114355      0.25%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3861423      0.24%     97.98% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     32801630      2.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1625427916                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249730232                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     446513609                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          107846797                       # Number of memory references committed
system.switch_cpus1.commit.loads             80157175                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          23595770                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         286805826                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          242434226                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       832945                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       267803      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    187150548     41.91%     41.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     72618436     16.26%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     28529691      6.39%     64.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp     29460642      6.60%     71.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      5668700      1.27%     72.51% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     14917632      3.34%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     16924196      3.79%     79.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      7919876      1.77%     81.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     63232979     14.16%     95.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19769746      4.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    446513609                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     32801630                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        15367362                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1544647801                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         52571261                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     29646232                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1686797                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17683467                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          389                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     624754167                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         2392                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          123956929                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           65043316                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              2727602                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               329542                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       837981                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             359076976                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           36728949                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     21692581                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1641391225                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3374340                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles          106                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles         2974                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         46263192                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1643919456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.417524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.656082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1529628825     93.05%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4939350      0.30%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12857216      0.78%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7613561      0.46%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         6695295      0.41%     95.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        10217126      0.62%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6378776      0.39%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         7972813      0.48%     96.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        57616494      3.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1643919456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.022342                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.218422                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           46263378                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  214                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1085693                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       35893322                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         7798                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      38905706                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      7439229                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          6631                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 547439436243                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1686797                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        26809842                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      916484141                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         68905069                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    630033604                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     610786059                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      8618142                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents     143615188                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     284042682                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     308071705                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    623667814                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1458984312                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       605807444                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        384535262                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    472010999                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       151656698                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        163806132                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              2159863650                       # The number of ROB reads
system.switch_cpus1.rob.writes             1180969612                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249730232                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          446513609                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       35198416                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     33134589                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       565949                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     19181640                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       19177099                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.976326                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         807453                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       807744                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       794800                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        12944                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          229                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    132612258                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          768                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       565734                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1625688290                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.263301                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.257642                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1522809666     93.67%     93.67% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     36669488      2.26%     95.93% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5038950      0.31%     96.24% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9177975      0.56%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     10271475      0.63%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3065576      0.19%     97.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      4005251      0.25%     97.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3879820      0.24%     98.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     30770089      1.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1625688290                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    239785393                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     428046051                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          103306565                       # Number of memory references committed
system.switch_cpus2.commit.loads             76952125                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          22314971                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         277132473                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          230743554                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       745433                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       198067      0.05%      0.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    178417296     41.68%     41.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     41.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     41.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     70007880     16.36%     58.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        39496      0.01%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27654927      6.46%     64.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp     28527490      6.66%     71.22% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      5430954      1.27%     72.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     14463376      3.38%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     15930201      3.72%     79.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7342056      1.72%     81.30% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     61021924     14.26%     95.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19012384      4.44%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    428046051                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     30770089                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        15119998                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1548056292                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         49565735                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     29535826                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1631535                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17011901                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     602639642                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         1945                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          120193919                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           63233424                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              2712817                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               328726                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       821131                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             347423080                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           35198416                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     20779352                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1641454386                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3263698                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          105                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         1918                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         44818211                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          192                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1643909389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.403746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.629040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1533255213     93.27%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4672996      0.28%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12515471      0.76%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7407084      0.45%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6628982      0.40%     95.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         9876825      0.60%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         6329446      0.39%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         7867110      0.48%     96.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        55356262      3.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1643909389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.021411                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.211333                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           44818376                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  194                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             938238                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       35350628                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1026                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         5689                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      38317089                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      7439103                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          9201                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 547439436243                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1631535                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26462395                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      905098046                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         65858526                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    644858884                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     589060869                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      8751613                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents     146845952                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     291923679                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     314241613                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    601768223                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1407140089                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       583552776                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        372039387                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    452868610                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       148899613                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        163985730                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              2141775658                       # The number of ROB reads
system.switch_cpus2.rob.writes             1139543504                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        239785393                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          428046051                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       36768660                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     34329948                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       604997                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     19898781                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       19893363                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.972772                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         919611                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       916187                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       902911                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        13276                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          252                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    134817914                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1042                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       604724                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1625411503                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.275003                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.290521                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1519813362     93.50%     93.50% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     36881418      2.27%     95.77% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5128777      0.32%     96.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9337810      0.57%     96.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4     10112401      0.62%     97.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3276642      0.20%     97.49% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3959772      0.24%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3961956      0.24%     97.97% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     32939365      2.03%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1625411503                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     446992460                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          107949231                       # Number of memory references committed
system.switch_cpus3.commit.loads             80236817                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          23624370                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         287099960                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          242688568                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       836070                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       267809      0.06%      0.06% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    187368581     41.92%     41.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     72687810     16.26%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     28564339      6.39%     64.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp     29489018      6.60%     71.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      5675784      1.27%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14936528      3.34%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     16946955      3.79%     79.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      7929919      1.77%     81.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63289862     14.16%     95.57% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19782495      4.43%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    446992460                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     32939365                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        15158681                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1544765230                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         53093305                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     29211155                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1688335                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17699377                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          392                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     625371169                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         2409                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          124843260                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           65094550                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              2728166                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               329638                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       845059                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             359434112                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           36768660                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     21715885                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1641380697                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3377426                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles          111                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles         2129                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         46311852                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          192                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1643916709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.417928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.657180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1529638008     93.05%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4889844      0.30%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12837297      0.78%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7574188      0.46%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6654284      0.40%     94.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        10193678      0.62%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6377182      0.39%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         8113831      0.49%     96.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        57638397      3.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1643916709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.022366                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.218639                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           46312047                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  224                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18766601677269                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            1088830                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       35923799                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1401                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         7883                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      38936799                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      8178909                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          6747                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 547439436243                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1688335                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        26691485                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      907058901                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         68905508                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    639572477                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     611390542                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      8513341                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents     152037013                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     295779787                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     305854811                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    624292549                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1460459284                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       606377729                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        384958498                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    472517900                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       151774410                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        163649837                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              2160273920                       # The number of ROB reads
system.switch_cpus3.rob.writes             1182133899                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          446992460                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
