// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_stage0_Pointwise_conv_7_8_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        out_r_q0,
        out_r_address1,
        out_r_ce1,
        out_r_q1,
        img_offset,
        out_offset,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        buffer_kernel,
        buffer_bias
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [19:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [31:0] out_r_d0;
input  [31:0] out_r_q0;
output  [19:0] out_r_address1;
output   out_r_ce1;
input  [31:0] out_r_q1;
input  [18:0] img_offset;
input  [18:0] out_offset;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] buffer_kernel;
input  [63:0] buffer_bias;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [61:0] trunc_ln_reg_350;
reg   [61:0] trunc_ln25_1_reg_355;
wire   [18:0] add_ln30_2_fu_179_p2;
reg   [18:0] add_ln30_2_reg_360;
wire   [18:0] add_ln30_3_fu_186_p2;
reg   [18:0] add_ln30_3_reg_365;
wire   [18:0] add_ln30_4_fu_193_p2;
reg   [18:0] add_ln30_4_reg_370;
wire   [18:0] add_ln30_5_fu_200_p2;
reg   [18:0] add_ln30_5_reg_375;
wire   [18:0] add_ln30_6_fu_207_p2;
reg   [18:0] add_ln30_6_reg_380;
wire   [18:0] add_ln30_7_fu_214_p2;
reg   [18:0] add_ln30_7_reg_385;
wire   [18:0] add_ln30_8_fu_221_p2;
reg   [18:0] add_ln30_8_reg_390;
wire   [18:0] add_ln30_9_fu_228_p2;
reg   [18:0] add_ln30_9_reg_395;
wire   [18:0] add_ln30_10_fu_235_p2;
reg   [18:0] add_ln30_10_reg_400;
wire   [18:0] add_ln30_11_fu_242_p2;
reg   [18:0] add_ln30_11_reg_405;
wire   [18:0] add_ln30_12_fu_249_p2;
reg   [18:0] add_ln30_12_reg_410;
wire   [18:0] add_ln30_13_fu_256_p2;
reg   [18:0] add_ln30_13_reg_415;
wire   [18:0] add_ln30_14_fu_263_p2;
reg   [18:0] add_ln30_14_reg_420;
wire   [18:0] add_ln30_15_fu_270_p2;
reg   [18:0] add_ln30_15_reg_425;
wire   [18:0] add_ln30_16_fu_277_p2;
reg   [18:0] add_ln30_16_reg_430;
wire   [18:0] add_ln30_17_fu_284_p2;
reg   [18:0] add_ln30_17_reg_435;
wire   [18:0] add_ln30_18_fu_291_p2;
reg   [18:0] add_ln30_18_reg_440;
wire   [18:0] add_ln30_19_fu_298_p2;
reg   [18:0] add_ln30_19_reg_445;
wire   [18:0] add_ln30_20_fu_305_p2;
reg   [18:0] add_ln30_20_reg_450;
wire   [18:0] add_ln30_21_fu_312_p2;
reg   [18:0] add_ln30_21_reg_455;
wire   [18:0] add_ln30_22_fu_319_p2;
reg   [18:0] add_ln30_22_reg_460;
wire   [18:0] add_ln30_23_fu_326_p2;
reg   [18:0] add_ln30_23_reg_465;
wire   [18:0] add_ln30_24_fu_333_p2;
reg   [18:0] add_ln30_24_reg_470;
wire    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_start;
wire    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_done;
wire    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_idle;
wire    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_ready;
wire    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWVALID;
wire   [63:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWADDR;
wire   [0:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWID;
wire   [31:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWLEN;
wire   [2:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWSIZE;
wire   [1:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWBURST;
wire   [1:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWLOCK;
wire   [3:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWCACHE;
wire   [2:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWPROT;
wire   [3:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWQOS;
wire   [3:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWREGION;
wire   [0:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWUSER;
wire    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_WVALID;
wire   [31:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_WDATA;
wire   [3:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_WSTRB;
wire    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_WLAST;
wire   [0:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_WID;
wire   [0:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_WUSER;
wire    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARVALID;
wire   [63:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARADDR;
wire   [0:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARID;
wire   [31:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARLEN;
wire   [2:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARSIZE;
wire   [1:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARBURST;
wire   [1:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARLOCK;
wire   [3:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARCACHE;
wire   [2:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARPROT;
wire   [3:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARQOS;
wire   [3:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARREGION;
wire   [0:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARUSER;
wire    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_RREADY;
wire    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_BREADY;
wire   [19:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_address0;
wire    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_ce0;
wire    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_we0;
wire   [31:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_d0;
wire   [19:0] grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_address1;
wire    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_ce1;
reg    grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_start_reg;
wire    ap_CS_fsm_state2;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_start_reg = 1'b0;
end

kernel_stage0_Pointwise_conv_7_8_1_Pipeline_Output_Channel grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_start),
    .ap_done(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_done),
    .ap_idle(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_idle),
    .ap_ready(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_ready),
    .m_axi_gmem_AWVALID(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .out_r_address0(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_address0),
    .out_r_ce0(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_ce0),
    .out_r_we0(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_we0),
    .out_r_d0(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_d0),
    .out_r_q0(out_r_q0),
    .out_r_address1(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_address1),
    .out_r_ce1(grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_ce1),
    .out_r_q1(out_r_q1),
    .zext_ln30_22(add_ln30_24_reg_470),
    .zext_ln30_21(add_ln30_23_reg_465),
    .zext_ln30_20(add_ln30_22_reg_460),
    .zext_ln30_19(add_ln30_21_reg_455),
    .zext_ln30_18(add_ln30_20_reg_450),
    .zext_ln30_17(add_ln30_19_reg_445),
    .zext_ln30_16(add_ln30_18_reg_440),
    .zext_ln30_15(add_ln30_17_reg_435),
    .zext_ln30_14(add_ln30_16_reg_430),
    .zext_ln30_13(add_ln30_15_reg_425),
    .zext_ln30_12(add_ln30_14_reg_420),
    .zext_ln30_11(add_ln30_13_reg_415),
    .zext_ln30_10(add_ln30_12_reg_410),
    .zext_ln30_9(add_ln30_11_reg_405),
    .zext_ln30_8(add_ln30_10_reg_400),
    .zext_ln30_7(add_ln30_9_reg_395),
    .zext_ln30_6(add_ln30_8_reg_390),
    .zext_ln30_5(add_ln30_7_reg_385),
    .zext_ln30_4(add_ln30_6_reg_380),
    .zext_ln30_3(add_ln30_5_reg_375),
    .zext_ln30_2(add_ln30_4_reg_370),
    .zext_ln30_1(add_ln30_3_reg_365),
    .zext_ln30(add_ln30_2_reg_360),
    .img_offset_cast(img_offset),
    .out_offset(out_offset),
    .sext_ln25(trunc_ln_reg_350),
    .sext_ln30(trunc_ln25_1_reg_355)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_start_reg <= 1'b1;
        end else if ((grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_ready == 1'b1)) begin
            grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln30_10_reg_400 <= add_ln30_10_fu_235_p2;
        add_ln30_11_reg_405 <= add_ln30_11_fu_242_p2;
        add_ln30_12_reg_410 <= add_ln30_12_fu_249_p2;
        add_ln30_13_reg_415 <= add_ln30_13_fu_256_p2;
        add_ln30_14_reg_420 <= add_ln30_14_fu_263_p2;
        add_ln30_15_reg_425 <= add_ln30_15_fu_270_p2;
        add_ln30_16_reg_430 <= add_ln30_16_fu_277_p2;
        add_ln30_17_reg_435 <= add_ln30_17_fu_284_p2;
        add_ln30_18_reg_440 <= add_ln30_18_fu_291_p2;
        add_ln30_19_reg_445 <= add_ln30_19_fu_298_p2;
        add_ln30_20_reg_450 <= add_ln30_20_fu_305_p2;
        add_ln30_21_reg_455 <= add_ln30_21_fu_312_p2;
        add_ln30_22_reg_460 <= add_ln30_22_fu_319_p2;
        add_ln30_23_reg_465 <= add_ln30_23_fu_326_p2;
        add_ln30_24_reg_470 <= add_ln30_24_fu_333_p2;
        add_ln30_2_reg_360 <= add_ln30_2_fu_179_p2;
        add_ln30_3_reg_365 <= add_ln30_3_fu_186_p2;
        add_ln30_4_reg_370 <= add_ln30_4_fu_193_p2;
        add_ln30_5_reg_375 <= add_ln30_5_fu_200_p2;
        add_ln30_6_reg_380 <= add_ln30_6_fu_207_p2;
        add_ln30_7_reg_385 <= add_ln30_7_fu_214_p2;
        add_ln30_8_reg_390 <= add_ln30_8_fu_221_p2;
        add_ln30_9_reg_395 <= add_ln30_9_fu_228_p2;
        trunc_ln25_1_reg_355 <= {{buffer_bias[63:2]}};
        trunc_ln_reg_350 <= {{buffer_kernel[63:2]}};
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_ARVALID = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem_RREADY = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln30_10_fu_235_p2 = (img_offset + 19'd9);

assign add_ln30_11_fu_242_p2 = (img_offset + 19'd10);

assign add_ln30_12_fu_249_p2 = (img_offset + 19'd11);

assign add_ln30_13_fu_256_p2 = (img_offset + 19'd12);

assign add_ln30_14_fu_263_p2 = (img_offset + 19'd13);

assign add_ln30_15_fu_270_p2 = (img_offset + 19'd14);

assign add_ln30_16_fu_277_p2 = (img_offset + 19'd15);

assign add_ln30_17_fu_284_p2 = (img_offset + 19'd16);

assign add_ln30_18_fu_291_p2 = (img_offset + 19'd17);

assign add_ln30_19_fu_298_p2 = (img_offset + 19'd18);

assign add_ln30_20_fu_305_p2 = (img_offset + 19'd19);

assign add_ln30_21_fu_312_p2 = (img_offset + 19'd20);

assign add_ln30_22_fu_319_p2 = (img_offset + 19'd21);

assign add_ln30_23_fu_326_p2 = (img_offset + 19'd22);

assign add_ln30_24_fu_333_p2 = (img_offset + 19'd23);

assign add_ln30_2_fu_179_p2 = (img_offset + 19'd1);

assign add_ln30_3_fu_186_p2 = (img_offset + 19'd2);

assign add_ln30_4_fu_193_p2 = (img_offset + 19'd3);

assign add_ln30_5_fu_200_p2 = (img_offset + 19'd4);

assign add_ln30_6_fu_207_p2 = (img_offset + 19'd5);

assign add_ln30_7_fu_214_p2 = (img_offset + 19'd6);

assign add_ln30_8_fu_221_p2 = (img_offset + 19'd7);

assign add_ln30_9_fu_228_p2 = (img_offset + 19'd8);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_start = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_ap_start_reg;

assign m_axi_gmem_ARADDR = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARADDR;

assign m_axi_gmem_ARBURST = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARBURST;

assign m_axi_gmem_ARCACHE = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARCACHE;

assign m_axi_gmem_ARID = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARID;

assign m_axi_gmem_ARLEN = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARLEN;

assign m_axi_gmem_ARLOCK = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARLOCK;

assign m_axi_gmem_ARPROT = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARPROT;

assign m_axi_gmem_ARQOS = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARQOS;

assign m_axi_gmem_ARREGION = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARREGION;

assign m_axi_gmem_ARSIZE = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARSIZE;

assign m_axi_gmem_ARUSER = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_m_axi_gmem_ARUSER;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign out_r_address0 = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_address0;

assign out_r_address1 = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_address1;

assign out_r_ce0 = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_ce0;

assign out_r_ce1 = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_ce1;

assign out_r_d0 = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_d0;

assign out_r_we0 = grp_Pointwise_conv_7_8_1_Pipeline_Output_Channel_fu_120_out_r_we0;

endmodule //kernel_stage0_Pointwise_conv_7_8_1
