 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 21:19:59 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U11_REG_FILE/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][7]/CK (DFFRHQX4M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][7]/Q (DFFRHQX4M)           0.59       0.59 r
  U11_REG_FILE/REG1[7] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       0.59 r
  U12_ALU/B[7] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)            0.00       0.59 r
  U12_ALU/U34/Y (BUFX32M)                                 0.28       0.87 r
  U12_ALU/div_29/b[7] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00       0.87 r
  U12_ALU/div_29/U39/Y (NOR2X12M)                         0.14       1.01 f
  U12_ALU/div_29/U58/Y (AND3X12M)                         0.22       1.22 f
  U12_ALU/div_29/U6/Y (CLKAND2X16M)                       0.26       1.48 f
  U12_ALU/div_29/U5/Y (NAND2X12M)                         0.18       1.66 r
  U12_ALU/div_29/U31/Y (NAND2X12M)                        0.10       1.76 f
  U12_ALU/div_29/U32/Y (NAND2X12M)                        0.15       1.90 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.67       2.57 r
  U12_ALU/div_29/U37/Y (AND2X8M)                          0.31       2.88 r
  U12_ALU/div_29/U33/Y (MX2X4M)                           0.34       3.23 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.69       3.92 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.49       4.41 r
  U12_ALU/div_29/U3/Y (AND2X12M)                          0.21       4.61 r
  U12_ALU/div_29/U34/Y (BUFX10M)                          0.24       4.85 r
  U12_ALU/div_29/U15/Y (MX2X8M)                           0.38       5.24 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.46       5.70 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.28       5.98 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.30       6.28 f
  U12_ALU/div_29/U35/Y (AND2X8M)                          0.19       6.47 f
  U12_ALU/div_29/U19/Y (BUFX14M)                          0.18       6.66 f
  U12_ALU/div_29/U21/Y (CLKMX2X4M)                        0.42       7.08 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.67       7.74 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.51       8.25 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.55       8.80 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.31       9.10 f
  U12_ALU/div_29/U1/Y (AND3X6M)                           0.25       9.35 f
  U12_ALU/div_29/U8/Y (BUFX32M)                           0.16       9.52 f
  U12_ALU/div_29/U9/Y (MX2X8M)                            0.32       9.84 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.61      10.45 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.51      10.96 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.51      11.46 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.55      12.01 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.31      12.32 f
  U12_ALU/div_29/U59/Y (AND2X12M)                         0.28      12.60 f
  U12_ALU/div_29/U25/Y (MX2X1M)                           0.55      13.15 r
  U12_ALU/div_29/U7/Y (BUFX16M)                           0.22      13.36 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.37      13.73 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.44      14.18 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.31      14.49 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.28      14.77 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.28      15.05 r
  U12_ALU/div_29/U16/Y (AND2X12M)                         0.40      15.45 r
  U12_ALU/div_29/U11/Y (MX2XLM)                           0.74      16.19 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.56      16.74 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.31      17.06 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.33      17.39 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX8M)
                                                          0.28      17.67 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.32      17.99 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX8M)
                                                          0.28      18.27 f
  U12_ALU/div_29/quotient[0] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00      18.27 f
  U12_ALU/U33/Y (AOI211X4M)                               0.54      18.81 r
  U12_ALU/U52/Y (NAND4BX4M)                               0.36      19.16 f
  U12_ALU/U51/Y (AO22X4M)                                 0.42      19.58 f
  U12_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                     0.00      19.58 f
  data arrival time                                                 19.58

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.13      19.67
  data required time                                                19.67
  --------------------------------------------------------------------------
  data required time                                                19.67
  data arrival time                                                -19.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][7]/CK (DFFRHQX4M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][7]/Q (DFFRHQX4M)           0.59       0.59 r
  U11_REG_FILE/REG1[7] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       0.59 r
  U12_ALU/B[7] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)            0.00       0.59 r
  U12_ALU/U34/Y (BUFX32M)                                 0.28       0.87 r
  U12_ALU/div_29/b[7] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00       0.87 r
  U12_ALU/div_29/U39/Y (NOR2X12M)                         0.14       1.01 f
  U12_ALU/div_29/U58/Y (AND3X12M)                         0.22       1.22 f
  U12_ALU/div_29/U6/Y (CLKAND2X16M)                       0.26       1.48 f
  U12_ALU/div_29/U5/Y (NAND2X12M)                         0.18       1.66 r
  U12_ALU/div_29/U31/Y (NAND2X12M)                        0.10       1.76 f
  U12_ALU/div_29/U32/Y (NAND2X12M)                        0.15       1.90 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.67       2.57 r
  U12_ALU/div_29/U37/Y (AND2X8M)                          0.31       2.88 r
  U12_ALU/div_29/U33/Y (MX2X4M)                           0.34       3.23 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.69       3.92 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.49       4.41 r
  U12_ALU/div_29/U3/Y (AND2X12M)                          0.21       4.61 r
  U12_ALU/div_29/U34/Y (BUFX10M)                          0.24       4.85 r
  U12_ALU/div_29/U15/Y (MX2X8M)                           0.38       5.24 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.46       5.70 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.28       5.98 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.30       6.28 f
  U12_ALU/div_29/U35/Y (AND2X8M)                          0.19       6.47 f
  U12_ALU/div_29/U19/Y (BUFX14M)                          0.18       6.66 f
  U12_ALU/div_29/U21/Y (CLKMX2X4M)                        0.42       7.08 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.67       7.74 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.51       8.25 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.55       8.80 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.31       9.10 f
  U12_ALU/div_29/U1/Y (AND3X6M)                           0.25       9.35 f
  U12_ALU/div_29/U8/Y (BUFX32M)                           0.16       9.52 f
  U12_ALU/div_29/U9/Y (MX2X8M)                            0.32       9.84 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.61      10.45 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.51      10.96 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.51      11.46 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.55      12.01 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.31      12.32 f
  U12_ALU/div_29/U59/Y (AND2X12M)                         0.28      12.60 f
  U12_ALU/div_29/U12/Y (MX2X12M)                          0.41      13.01 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.42      13.43 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.27      13.70 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)
                                                          0.48      14.18 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.34      14.53 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.31      14.84 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.31      15.15 f
  U12_ALU/div_29/U16/Y (AND2X12M)                         0.30      15.45 f
  U12_ALU/div_29/quotient[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00      15.45 f
  U12_ALU/U193/Y (OAI2BB1XLM)                             0.73      16.18 f
  U12_ALU/U136/Y (NOR4BX2M)                               0.68      16.87 r
  U12_ALU/U15/Y (OAI2BB2X1M)                              0.48      17.35 f
  U12_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                     0.00      17.35 f
  data arrival time                                                 17.35

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                -17.35
  --------------------------------------------------------------------------
  slack (MET)                                                        2.20


  Startpoint: U11_REG_FILE/REG_FILE_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[0][1]/CK (DFFRQX2M)           0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[0][1]/Q (DFFRQX2M)            0.86       0.86 r
  U11_REG_FILE/REG0[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       0.86 r
  U12_ALU/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)            0.00       0.86 r
  U12_ALU/U154/Y (INVX2M)                                 0.45       1.32 f
  U12_ALU/U103/Y (INVX4M)                                 0.67       1.99 r
  U12_ALU/mult_24/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       1.99 r
  U12_ALU/mult_24/U42/Y (INVX4M)                          0.62       2.61 f
  U12_ALU/mult_24/U22/Y (NOR2X2M)                         0.87       3.48 r
  U12_ALU/mult_24/U52/Y (XOR2X1M)                         0.69       4.18 r
  U12_ALU/mult_24/S2_2_2/CO (ADDFX2M)                     0.56       4.73 r
  U12_ALU/mult_24/S2_3_2/CO (ADDFX2M)                     0.77       5.50 r
  U12_ALU/mult_24/S2_4_2/CO (ADDFX2M)                     0.77       6.27 r
  U12_ALU/mult_24/S2_5_2/CO (ADDFX2M)                     0.77       7.04 r
  U12_ALU/mult_24/S2_6_2/CO (ADDFX2M)                     0.77       7.81 r
  U12_ALU/mult_24/S4_2/CO (ADDFX2M)                       0.93       8.74 r
  U12_ALU/mult_24/U40/Y (CLKXOR2X2M)                      0.68       9.42 f
  U12_ALU/mult_24/FS_1/A[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00       9.42 f
  U12_ALU/mult_24/FS_1/U6/Y (NOR2X2M)                     0.86      10.28 r
  U12_ALU/mult_24/FS_1/U32/Y (OA21X1M)                    0.74      11.02 r
  U12_ALU/mult_24/FS_1/U3/Y (AOI2BB1X2M)                  0.91      11.92 r
  U12_ALU/mult_24/FS_1/U29/Y (OA21X1M)                    0.78      12.70 r
  U12_ALU/mult_24/FS_1/U2/Y (OAI21BX4M)                   0.46      13.16 f
  U12_ALU/mult_24/FS_1/U24/Y (OAI21X1M)                   0.72      13.87 r
  U12_ALU/mult_24/FS_1/U4/Y (OAI2BB1XLM)                  0.67      14.54 f
  U12_ALU/mult_24/FS_1/U11/Y (CLKXOR2X2M)                 0.61      15.15 f
  U12_ALU/mult_24/FS_1/SUM[13] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      15.15 f
  U12_ALU/mult_24/PRODUCT[15] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      15.15 f
  U12_ALU/U145/Y (AOI221X2M)                              0.87      16.02 r
  U12_ALU/U144/Y (INVX2M)                                 0.33      16.35 f
  U12_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                    0.00      16.35 f
  data arrival time                                                 16.35

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -16.35
  --------------------------------------------------------------------------
  slack (MET)                                                        3.25


  Startpoint: U11_REG_FILE/REG_FILE_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[0][1]/CK (DFFRQX2M)           0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[0][1]/Q (DFFRQX2M)            0.86       0.86 r
  U11_REG_FILE/REG0[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       0.86 r
  U12_ALU/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)            0.00       0.86 r
  U12_ALU/U154/Y (INVX2M)                                 0.45       1.32 f
  U12_ALU/U103/Y (INVX4M)                                 0.67       1.99 r
  U12_ALU/mult_24/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       1.99 r
  U12_ALU/mult_24/U42/Y (INVX4M)                          0.62       2.61 f
  U12_ALU/mult_24/U22/Y (NOR2X2M)                         0.87       3.48 r
  U12_ALU/mult_24/U52/Y (XOR2X1M)                         0.69       4.18 r
  U12_ALU/mult_24/S2_2_2/CO (ADDFX2M)                     0.56       4.73 r
  U12_ALU/mult_24/S2_3_2/CO (ADDFX2M)                     0.77       5.50 r
  U12_ALU/mult_24/S2_4_2/CO (ADDFX2M)                     0.77       6.27 r
  U12_ALU/mult_24/S2_5_2/CO (ADDFX2M)                     0.77       7.04 r
  U12_ALU/mult_24/S2_6_2/CO (ADDFX2M)                     0.77       7.81 r
  U12_ALU/mult_24/S4_2/CO (ADDFX2M)                       0.93       8.74 r
  U12_ALU/mult_24/U40/Y (CLKXOR2X2M)                      0.68       9.42 f
  U12_ALU/mult_24/FS_1/A[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00       9.42 f
  U12_ALU/mult_24/FS_1/U6/Y (NOR2X2M)                     0.86      10.28 r
  U12_ALU/mult_24/FS_1/U32/Y (OA21X1M)                    0.74      11.02 r
  U12_ALU/mult_24/FS_1/U3/Y (AOI2BB1X2M)                  0.91      11.92 r
  U12_ALU/mult_24/FS_1/U29/Y (OA21X1M)                    0.78      12.70 r
  U12_ALU/mult_24/FS_1/U2/Y (OAI21BX4M)                   0.46      13.16 f
  U12_ALU/mult_24/FS_1/U25/Y (XOR3XLM)                    0.69      13.84 f
  U12_ALU/mult_24/FS_1/SUM[12] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      13.84 f
  U12_ALU/mult_24/PRODUCT[14] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      13.84 f
  U12_ALU/U153/Y (AOI221X2M)                              0.90      14.74 r
  U12_ALU/U152/Y (INVX2M)                                 0.33      15.07 f
  U12_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                    0.00      15.07 f
  data arrival time                                                 15.07

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -15.07
  --------------------------------------------------------------------------
  slack (MET)                                                        4.52


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][7]/CK (DFFRHQX4M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][7]/Q (DFFRHQX4M)           0.59       0.59 r
  U11_REG_FILE/REG1[7] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       0.59 r
  U12_ALU/B[7] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)            0.00       0.59 r
  U12_ALU/U34/Y (BUFX32M)                                 0.28       0.87 r
  U12_ALU/div_29/b[7] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00       0.87 r
  U12_ALU/div_29/U39/Y (NOR2X12M)                         0.14       1.01 f
  U12_ALU/div_29/U58/Y (AND3X12M)                         0.22       1.22 f
  U12_ALU/div_29/U6/Y (CLKAND2X16M)                       0.26       1.48 f
  U12_ALU/div_29/U5/Y (NAND2X12M)                         0.18       1.66 r
  U12_ALU/div_29/U31/Y (NAND2X12M)                        0.10       1.76 f
  U12_ALU/div_29/U32/Y (NAND2X12M)                        0.15       1.90 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.67       2.57 r
  U12_ALU/div_29/U37/Y (AND2X8M)                          0.31       2.88 r
  U12_ALU/div_29/U33/Y (MX2X4M)                           0.34       3.23 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.69       3.92 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.49       4.41 r
  U12_ALU/div_29/U3/Y (AND2X12M)                          0.21       4.61 r
  U12_ALU/div_29/U34/Y (BUFX10M)                          0.24       4.85 r
  U12_ALU/div_29/U15/Y (MX2X8M)                           0.38       5.24 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.46       5.70 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.28       5.98 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.30       6.28 f
  U12_ALU/div_29/U35/Y (AND2X8M)                          0.19       6.47 f
  U12_ALU/div_29/U19/Y (BUFX14M)                          0.18       6.66 f
  U12_ALU/div_29/U21/Y (CLKMX2X4M)                        0.42       7.08 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.67       7.74 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.51       8.25 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.55       8.80 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.31       9.10 f
  U12_ALU/div_29/U1/Y (AND3X6M)                           0.25       9.35 f
  U12_ALU/div_29/U8/Y (BUFX32M)                           0.16       9.52 f
  U12_ALU/div_29/U9/Y (MX2X8M)                            0.32       9.84 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.61      10.45 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.51      10.96 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)
                                                          0.51      11.46 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.55      12.01 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.31      12.32 f
  U12_ALU/div_29/U59/Y (AND2X12M)                         0.28      12.60 f
  U12_ALU/div_29/quotient[2] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00      12.60 f
  U12_ALU/U24/Y (AOI222X2M)                               0.84      13.44 r
  U12_ALU/U141/Y (AND4XLM)                                0.75      14.18 r
  U12_ALU/U38/Y (OAI2BB2X1M)                              0.47      14.65 f
  U12_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                     0.00      14.65 f
  data arrival time                                                 14.65

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                -14.65
  --------------------------------------------------------------------------
  slack (MET)                                                        4.90


  Startpoint: U11_REG_FILE/REG_FILE_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[0][1]/CK (DFFRQX2M)           0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[0][1]/Q (DFFRQX2M)            0.86       0.86 r
  U11_REG_FILE/REG0[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       0.86 r
  U12_ALU/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)            0.00       0.86 r
  U12_ALU/U154/Y (INVX2M)                                 0.45       1.32 f
  U12_ALU/U103/Y (INVX4M)                                 0.67       1.99 r
  U12_ALU/mult_24/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       1.99 r
  U12_ALU/mult_24/U42/Y (INVX4M)                          0.62       2.61 f
  U12_ALU/mult_24/U22/Y (NOR2X2M)                         0.87       3.48 r
  U12_ALU/mult_24/U52/Y (XOR2X1M)                         0.69       4.18 r
  U12_ALU/mult_24/S2_2_2/CO (ADDFX2M)                     0.56       4.73 r
  U12_ALU/mult_24/S2_3_2/CO (ADDFX2M)                     0.77       5.50 r
  U12_ALU/mult_24/S2_4_2/CO (ADDFX2M)                     0.77       6.27 r
  U12_ALU/mult_24/S2_5_2/CO (ADDFX2M)                     0.77       7.04 r
  U12_ALU/mult_24/S2_6_2/CO (ADDFX2M)                     0.77       7.81 r
  U12_ALU/mult_24/S4_2/CO (ADDFX2M)                       0.93       8.74 r
  U12_ALU/mult_24/U40/Y (CLKXOR2X2M)                      0.68       9.42 f
  U12_ALU/mult_24/FS_1/A[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00       9.42 f
  U12_ALU/mult_24/FS_1/U6/Y (NOR2X2M)                     0.86      10.28 r
  U12_ALU/mult_24/FS_1/U32/Y (OA21X1M)                    0.74      11.02 r
  U12_ALU/mult_24/FS_1/U3/Y (AOI2BB1X2M)                  0.91      11.92 r
  U12_ALU/mult_24/FS_1/U29/Y (OA21X1M)                    0.78      12.70 r
  U12_ALU/mult_24/FS_1/U26/Y (XNOR2X1M)                   0.49      13.19 f
  U12_ALU/mult_24/FS_1/SUM[11] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      13.19 f
  U12_ALU/mult_24/PRODUCT[13] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      13.19 f
  U12_ALU/U163/Y (AOI221X2M)                              0.91      14.10 r
  U12_ALU/U162/Y (INVX2M)                                 0.33      14.43 f
  U12_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                    0.00      14.43 f
  data arrival time                                                 14.43

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -14.43
  --------------------------------------------------------------------------
  slack (MET)                                                        5.17


  Startpoint: U11_REG_FILE/REG_FILE_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[0][1]/CK (DFFRQX2M)           0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[0][1]/Q (DFFRQX2M)            0.86       0.86 r
  U11_REG_FILE/REG0[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       0.86 r
  U12_ALU/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)            0.00       0.86 r
  U12_ALU/U154/Y (INVX2M)                                 0.45       1.32 f
  U12_ALU/U103/Y (INVX4M)                                 0.67       1.99 r
  U12_ALU/mult_24/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       1.99 r
  U12_ALU/mult_24/U42/Y (INVX4M)                          0.62       2.61 f
  U12_ALU/mult_24/U22/Y (NOR2X2M)                         0.87       3.48 r
  U12_ALU/mult_24/U52/Y (XOR2X1M)                         0.69       4.18 r
  U12_ALU/mult_24/S2_2_2/CO (ADDFX2M)                     0.56       4.73 r
  U12_ALU/mult_24/S2_3_2/CO (ADDFX2M)                     0.77       5.50 r
  U12_ALU/mult_24/S2_4_2/CO (ADDFX2M)                     0.77       6.27 r
  U12_ALU/mult_24/S2_5_2/CO (ADDFX2M)                     0.77       7.04 r
  U12_ALU/mult_24/S2_6_2/CO (ADDFX2M)                     0.77       7.81 r
  U12_ALU/mult_24/S4_2/CO (ADDFX2M)                       0.93       8.74 r
  U12_ALU/mult_24/U40/Y (CLKXOR2X2M)                      0.68       9.42 f
  U12_ALU/mult_24/FS_1/A[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00       9.42 f
  U12_ALU/mult_24/FS_1/U6/Y (NOR2X2M)                     0.86      10.28 r
  U12_ALU/mult_24/FS_1/U32/Y (OA21X1M)                    0.74      11.02 r
  U12_ALU/mult_24/FS_1/U3/Y (AOI2BB1X2M)                  0.91      11.92 r
  U12_ALU/mult_24/FS_1/U30/Y (CLKXOR2X2M)                 0.66      12.58 f
  U12_ALU/mult_24/FS_1/SUM[10] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      12.58 f
  U12_ALU/mult_24/PRODUCT[12] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      12.58 f
  U12_ALU/U161/Y (AOI221X2M)                              0.87      13.45 r
  U12_ALU/U160/Y (INVX2M)                                 0.33      13.78 f
  U12_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                    0.00      13.78 f
  data arrival time                                                 13.78

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -13.78
  --------------------------------------------------------------------------
  slack (MET)                                                        5.81


  Startpoint: U11_REG_FILE/REG_FILE_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[0][1]/CK (DFFRQX2M)           0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[0][1]/Q (DFFRQX2M)            0.86       0.86 r
  U11_REG_FILE/REG0[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       0.86 r
  U12_ALU/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)            0.00       0.86 r
  U12_ALU/U154/Y (INVX2M)                                 0.45       1.32 f
  U12_ALU/U103/Y (INVX4M)                                 0.67       1.99 r
  U12_ALU/mult_24/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       1.99 r
  U12_ALU/mult_24/U42/Y (INVX4M)                          0.62       2.61 f
  U12_ALU/mult_24/U22/Y (NOR2X2M)                         0.87       3.48 r
  U12_ALU/mult_24/U52/Y (XOR2X1M)                         0.69       4.18 r
  U12_ALU/mult_24/S2_2_2/CO (ADDFX2M)                     0.56       4.73 r
  U12_ALU/mult_24/S2_3_2/CO (ADDFX2M)                     0.77       5.50 r
  U12_ALU/mult_24/S2_4_2/CO (ADDFX2M)                     0.77       6.27 r
  U12_ALU/mult_24/S2_5_2/CO (ADDFX2M)                     0.77       7.04 r
  U12_ALU/mult_24/S2_6_2/CO (ADDFX2M)                     0.77       7.81 r
  U12_ALU/mult_24/S4_2/CO (ADDFX2M)                       0.93       8.74 r
  U12_ALU/mult_24/U40/Y (CLKXOR2X2M)                      0.68       9.42 f
  U12_ALU/mult_24/FS_1/A[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00       9.42 f
  U12_ALU/mult_24/FS_1/U6/Y (NOR2X2M)                     0.86      10.28 r
  U12_ALU/mult_24/FS_1/U32/Y (OA21X1M)                    0.74      11.02 r
  U12_ALU/mult_24/FS_1/U20/Y (XNOR2X1M)                   0.48      11.49 f
  U12_ALU/mult_24/FS_1/SUM[9] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      11.49 f
  U12_ALU/mult_24/PRODUCT[11] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      11.49 f
  U12_ALU/U171/Y (AOI221X2M)                              0.91      12.40 r
  U12_ALU/U170/Y (INVX2M)                                 0.33      12.73 f
  U12_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                    0.00      12.73 f
  data arrival time                                                 12.73

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -12.73
  --------------------------------------------------------------------------
  slack (MET)                                                        6.86


  Startpoint: U11_REG_FILE/REG_FILE_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[0][1]/CK (DFFRQX2M)           0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[0][1]/Q (DFFRQX2M)            0.86       0.86 r
  U11_REG_FILE/REG0[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       0.86 r
  U12_ALU/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)            0.00       0.86 r
  U12_ALU/U154/Y (INVX2M)                                 0.45       1.32 f
  U12_ALU/U103/Y (INVX4M)                                 0.67       1.99 r
  U12_ALU/mult_24/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       1.99 r
  U12_ALU/mult_24/U42/Y (INVX4M)                          0.62       2.61 f
  U12_ALU/mult_24/U22/Y (NOR2X2M)                         0.87       3.48 r
  U12_ALU/mult_24/U52/Y (XOR2X1M)                         0.69       4.18 r
  U12_ALU/mult_24/S2_2_2/CO (ADDFX2M)                     0.56       4.73 r
  U12_ALU/mult_24/S2_3_2/CO (ADDFX2M)                     0.77       5.50 r
  U12_ALU/mult_24/S2_4_2/CO (ADDFX2M)                     0.77       6.27 r
  U12_ALU/mult_24/S2_5_2/CO (ADDFX2M)                     0.77       7.04 r
  U12_ALU/mult_24/S2_6_2/CO (ADDFX2M)                     0.77       7.81 r
  U12_ALU/mult_24/S4_2/CO (ADDFX2M)                       0.93       8.74 r
  U12_ALU/mult_24/U40/Y (CLKXOR2X2M)                      0.68       9.42 f
  U12_ALU/mult_24/FS_1/A[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00       9.42 f
  U12_ALU/mult_24/FS_1/U6/Y (NOR2X2M)                     0.86      10.28 r
  U12_ALU/mult_24/FS_1/U23/Y (NAND2BX1M)                  0.44      10.72 r
  U12_ALU/mult_24/FS_1/U22/Y (CLKXOR2X2M)                 0.49      11.21 f
  U12_ALU/mult_24/FS_1/SUM[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00      11.21 f
  U12_ALU/mult_24/PRODUCT[10] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00      11.21 f
  U12_ALU/U169/Y (AOI221X2M)                              0.87      12.08 r
  U12_ALU/U168/Y (INVX2M)                                 0.33      12.41 f
  U12_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                    0.00      12.41 f
  data arrival time                                                 12.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -12.41
  --------------------------------------------------------------------------
  slack (MET)                                                        7.18


  Startpoint: U11_REG_FILE/REG_FILE_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[1][7]/CK (DFFRHQX4M)          0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[1][7]/Q (DFFRHQX4M)           0.59       0.59 r
  U11_REG_FILE/REG1[7] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       0.59 r
  U12_ALU/B[7] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)            0.00       0.59 r
  U12_ALU/U34/Y (BUFX32M)                                 0.28       0.87 r
  U12_ALU/div_29/b[7] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00       0.87 r
  U12_ALU/div_29/U39/Y (NOR2X12M)                         0.14       1.01 f
  U12_ALU/div_29/U58/Y (AND3X12M)                         0.22       1.22 f
  U12_ALU/div_29/U6/Y (CLKAND2X16M)                       0.26       1.48 f
  U12_ALU/div_29/U5/Y (NAND2X12M)                         0.18       1.66 r
  U12_ALU/div_29/U31/Y (NAND2X12M)                        0.10       1.76 f
  U12_ALU/div_29/U32/Y (NAND2X12M)                        0.15       1.90 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)
                                                          0.67       2.57 r
  U12_ALU/div_29/U37/Y (AND2X8M)                          0.31       2.88 r
  U12_ALU/div_29/U33/Y (MX2X4M)                           0.34       3.23 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)
                                                          0.69       3.92 r
  U12_ALU/div_29/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)
                                                          0.49       4.41 r
  U12_ALU/div_29/U3/Y (AND2X12M)                          0.21       4.61 r
  U12_ALU/div_29/U34/Y (BUFX10M)                          0.24       4.85 r
  U12_ALU/div_29/U15/Y (MX2X8M)                           0.38       5.24 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4M)
                                                          0.46       5.70 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.28       5.98 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.30       6.28 f
  U12_ALU/div_29/U35/Y (AND2X8M)                          0.19       6.47 f
  U12_ALU/div_29/U19/Y (BUFX14M)                          0.18       6.66 f
  U12_ALU/div_29/U21/Y (CLKMX2X4M)                        0.42       7.08 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)
                                                          0.67       7.74 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)
                                                          0.51       8.25 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)
                                                          0.55       8.80 f
  U12_ALU/div_29/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.31       9.10 f
  U12_ALU/div_29/U1/Y (AND3X6M)                           0.25       9.35 f
  U12_ALU/div_29/U8/Y (BUFX32M)                           0.16       9.52 f
  U12_ALU/div_29/quotient[3] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW_div_uns_0)
                                                          0.00       9.52 f
  U12_ALU/U22/Y (AOI222X2M)                               0.81      10.33 r
  U12_ALU/U149/Y (AND4XLM)                                0.75      11.08 r
  U12_ALU/U148/Y (OAI2BB2X1M)                             0.47      11.55 f
  U12_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                     0.00      11.55 f
  data arrival time                                                 11.55

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                -11.55
  --------------------------------------------------------------------------
  slack (MET)                                                        8.00


  Startpoint: U10_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)          1.09       1.09 r
  U10_SYS_CTRL/U68/Y (NOR2BX8M)                           0.70       1.79 r
  U10_SYS_CTRL/U31/Y (NAND2X2M)                           0.75       2.54 f
  U10_SYS_CTRL/U30/Y (NOR2X6M)                            0.89       3.43 r
  U10_SYS_CTRL/U27/Y (INVX4M)                             0.59       4.02 f
  U10_SYS_CTRL/U7/Y (NOR2X6M)                             0.95       4.97 r
  U10_SYS_CTRL/ALU_FUN[0] (SYSTEM_CTRL_BYTE8)             0.00       4.97 r
  U12_ALU/ALU_FUN[0] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)      0.00       4.97 r
  U12_ALU/U72/Y (INVX2M)                                  0.77       5.74 f
  U12_ALU/U44/Y (NOR2X4M)                                 0.98       6.72 r
  U12_ALU/U13/Y (OAI2BB1X2M)                              0.95       7.67 r
  U12_ALU/U54/Y (INVX4M)                                  0.63       8.29 f
  U12_ALU/U109/Y (OAI221X1M)                              0.83       9.13 r
  U12_ALU/U29/Y (AOI222X2M)                               0.49       9.61 f
  U12_ALU/U157/Y (AND4XLM)                                0.65      10.26 f
  U12_ALU/U156/Y (OAI2BB2X1M)                             0.72      10.99 r
  U12_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                     0.00      10.99 r
  data arrival time                                                 10.99

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.99
  --------------------------------------------------------------------------
  slack (MET)                                                        8.40


  Startpoint: U10_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)          1.09       1.09 r
  U10_SYS_CTRL/U68/Y (NOR2BX8M)                           0.70       1.79 r
  U10_SYS_CTRL/U31/Y (NAND2X2M)                           0.75       2.54 f
  U10_SYS_CTRL/U30/Y (NOR2X6M)                            0.89       3.43 r
  U10_SYS_CTRL/U27/Y (INVX4M)                             0.59       4.02 f
  U10_SYS_CTRL/U7/Y (NOR2X6M)                             0.95       4.97 r
  U10_SYS_CTRL/ALU_FUN[0] (SYSTEM_CTRL_BYTE8)             0.00       4.97 r
  U12_ALU/ALU_FUN[0] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)      0.00       4.97 r
  U12_ALU/U72/Y (INVX2M)                                  0.77       5.74 f
  U12_ALU/U44/Y (NOR2X4M)                                 0.98       6.72 r
  U12_ALU/U13/Y (OAI2BB1X2M)                              0.95       7.67 r
  U12_ALU/U54/Y (INVX4M)                                  0.63       8.29 f
  U12_ALU/U121/Y (OAI221X1M)                              0.83       9.13 r
  U12_ALU/U32/Y (AOI222X2M)                               0.48       9.61 f
  U12_ALU/U180/Y (AND4XLM)                                0.65      10.26 f
  U12_ALU/U179/Y (OAI2BB2X1M)                             0.72      10.98 r
  U12_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                     0.00      10.98 r
  data arrival time                                                 10.98

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.98
  --------------------------------------------------------------------------
  slack (MET)                                                        8.40


  Startpoint: U10_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)          1.09       1.09 r
  U10_SYS_CTRL/U68/Y (NOR2BX8M)                           0.70       1.79 r
  U10_SYS_CTRL/U31/Y (NAND2X2M)                           0.75       2.54 f
  U10_SYS_CTRL/U30/Y (NOR2X6M)                            0.89       3.43 r
  U10_SYS_CTRL/U27/Y (INVX4M)                             0.59       4.02 f
  U10_SYS_CTRL/U7/Y (NOR2X6M)                             0.95       4.97 r
  U10_SYS_CTRL/ALU_FUN[0] (SYSTEM_CTRL_BYTE8)             0.00       4.97 r
  U12_ALU/ALU_FUN[0] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)      0.00       4.97 r
  U12_ALU/U72/Y (INVX2M)                                  0.77       5.74 f
  U12_ALU/U44/Y (NOR2X4M)                                 0.98       6.72 r
  U12_ALU/U13/Y (OAI2BB1X2M)                              0.95       7.67 r
  U12_ALU/U54/Y (INVX4M)                                  0.63       8.29 f
  U12_ALU/U115/Y (OAI221X1M)                              0.83       9.13 r
  U12_ALU/U25/Y (AOI222X2M)                               0.48       9.61 f
  U12_ALU/U165/Y (AND4XLM)                                0.65      10.26 f
  U12_ALU/U164/Y (OAI2BB2X1M)                             0.72      10.98 r
  U12_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                     0.00      10.98 r
  data arrival time                                                 10.98

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.98
  --------------------------------------------------------------------------
  slack (MET)                                                        8.40


  Startpoint: U11_REG_FILE/REG_FILE_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[0][1]/CK (DFFRQX2M)           0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[0][1]/Q (DFFRQX2M)            0.86       0.86 r
  U11_REG_FILE/REG0[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       0.86 r
  U12_ALU/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)            0.00       0.86 r
  U12_ALU/U154/Y (INVX2M)                                 0.45       1.32 f
  U12_ALU/U103/Y (INVX4M)                                 0.67       1.99 r
  U12_ALU/mult_24/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       1.99 r
  U12_ALU/mult_24/U42/Y (INVX4M)                          0.62       2.61 f
  U12_ALU/mult_24/U23/Y (NOR2X2M)                         0.87       3.48 r
  U12_ALU/mult_24/U39/Y (XOR2X1M)                         0.69       4.18 r
  U12_ALU/mult_24/S2_2_1/CO (ADDFX2M)                     0.56       4.73 r
  U12_ALU/mult_24/S2_3_1/CO (ADDFX2M)                     0.77       5.50 r
  U12_ALU/mult_24/S2_4_1/CO (ADDFX2M)                     0.77       6.27 r
  U12_ALU/mult_24/S2_5_1/CO (ADDFX2M)                     0.77       7.04 r
  U12_ALU/mult_24/S2_6_1/CO (ADDFX2M)                     0.77       7.81 r
  U12_ALU/mult_24/S4_1/CO (ADDFX2M)                       0.93       8.74 r
  U12_ALU/mult_24/U38/Y (CLKXOR2X2M)                      0.69       9.43 f
  U12_ALU/mult_24/FS_1/A[7] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00       9.43 f
  U12_ALU/mult_24/FS_1/U13/Y (CLKXOR2X2M)                 0.50       9.92 f
  U12_ALU/mult_24/FS_1/SUM[7] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00       9.92 f
  U12_ALU/mult_24/PRODUCT[9] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       9.92 f
  U12_ALU/U188/Y (AOI221X2M)                              0.87      10.79 r
  U12_ALU/U187/Y (INVX2M)                                 0.33      11.12 f
  U12_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                     0.00      11.12 f
  data arrival time                                                 11.12

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -11.12
  --------------------------------------------------------------------------
  slack (MET)                                                        8.47


  Startpoint: U11_REG_FILE/REG_FILE_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U11_REG_FILE/REG_FILE_reg[0][1]/CK (DFFRQX2M)           0.00       0.00 r
  U11_REG_FILE/REG_FILE_reg[0][1]/Q (DFFRQX2M)            0.86       0.86 r
  U11_REG_FILE/REG0[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       0.86 r
  U12_ALU/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)            0.00       0.86 r
  U12_ALU/U154/Y (INVX2M)                                 0.45       1.32 f
  U12_ALU/U103/Y (INVX4M)                                 0.67       1.99 r
  U12_ALU/mult_24/A[1] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       1.99 r
  U12_ALU/mult_24/U42/Y (INVX4M)                          0.62       2.61 f
  U12_ALU/mult_24/U18/Y (NOR2X2M)                         0.87       3.48 r
  U12_ALU/mult_24/U59/Y (XOR2X1M)                         0.69       4.17 r
  U12_ALU/mult_24/S1_2_0/CO (ADDFX2M)                     0.56       4.73 r
  U12_ALU/mult_24/S1_3_0/CO (ADDFX2M)                     0.77       5.50 r
  U12_ALU/mult_24/S1_4_0/CO (ADDFX2M)                     0.77       6.27 r
  U12_ALU/mult_24/S1_5_0/CO (ADDFX2M)                     0.77       7.03 r
  U12_ALU/mult_24/S1_6_0/CO (ADDFX2M)                     0.77       7.80 r
  U12_ALU/mult_24/S4_0/CO (ADDFX2M)                       0.93       8.74 r
  U12_ALU/mult_24/U51/Y (CLKXOR2X2M)                      0.50       9.23 f
  U12_ALU/mult_24/FS_1/A[6] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00       9.23 f
  U12_ALU/mult_24/FS_1/U10/Y (INVX2M)                     0.30       9.53 r
  U12_ALU/mult_24/FS_1/U12/Y (INVX2M)                     0.19       9.72 f
  U12_ALU/mult_24/FS_1/SUM[6] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW01_add_1)
                                                          0.00       9.72 f
  U12_ALU/mult_24/PRODUCT[8] (ALU_OUT_WD16_DATA_WD8_FUN_WD4_DW02_mult_0)
                                                          0.00       9.72 f
  U12_ALU/U178/Y (AOI222X2M)                              0.92      10.64 r
  U12_ALU/U176/Y (OAI211X2M)                              0.45      11.09 f
  U12_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                     0.00      11.09 f
  data arrival time                                                 11.09

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.23      19.57
  data required time                                                19.57
  --------------------------------------------------------------------------
  data required time                                                19.57
  data arrival time                                                -11.09
  --------------------------------------------------------------------------
  slack (MET)                                                        8.48


  Startpoint: U10_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)          1.09       1.09 r
  U10_SYS_CTRL/U68/Y (NOR2BX8M)                           0.70       1.79 r
  U10_SYS_CTRL/U31/Y (NAND2X2M)                           0.75       2.54 f
  U10_SYS_CTRL/U30/Y (NOR2X6M)                            0.89       3.43 r
  U10_SYS_CTRL/U27/Y (INVX4M)                             0.59       4.02 f
  U10_SYS_CTRL/U7/Y (NOR2X6M)                             0.95       4.97 r
  U10_SYS_CTRL/ALU_FUN[0] (SYSTEM_CTRL_BYTE8)             0.00       4.97 r
  U12_ALU/ALU_FUN[0] (ALU_OUT_WD16_DATA_WD8_FUN_WD4)      0.00       4.97 r
  U12_ALU/U72/Y (INVX2M)                                  0.77       5.74 f
  U12_ALU/U44/Y (NOR2X4M)                                 0.98       6.72 r
  U12_ALU/U13/Y (OAI2BB1X2M)                              0.95       7.67 r
  U12_ALU/U54/Y (INVX4M)                                  0.63       8.29 f
  U12_ALU/U125/Y (OAI221X1M)                              0.83       9.13 r
  U12_ALU/U122/Y (AOI222X2M)                              0.49       9.62 f
  U12_ALU/U184/Y (AND4X2M)                                0.49      10.10 f
  U12_ALU/U183/Y (OAI2BB2X1M)                             0.64      10.75 r
  U12_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                     0.00      10.75 r
  data arrival time                                                 10.75

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -10.75
  --------------------------------------------------------------------------
  slack (MET)                                                        8.64


  Startpoint: U10_SYS_CTRL/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U12_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[2]/Q (DFFRQX2M)          1.09       1.09 r
  U10_SYS_CTRL/U68/Y (NOR2BX8M)                           0.70       1.79 r
  U10_SYS_CTRL/U31/Y (NAND2X2M)                           0.75       2.54 f
  U10_SYS_CTRL/U30/Y (NOR2X6M)                            0.89       3.43 r
  U10_SYS_CTRL/ALU_EN (SYSTEM_CTRL_BYTE8)                 0.00       3.43 r
  U12_ALU/ENABLE (ALU_OUT_WD16_DATA_WD8_FUN_WD4)          0.00       3.43 r
  U12_ALU/U94/Y (INVX2M)                                  0.34       3.77 f
  U12_ALU/U93/Y (INVX2M)                                  0.54       4.31 r
  U12_ALU/U66/Y (INVX8M)                                  0.55       4.86 f
  U12_ALU/U192/Y (NAND2BX2M)                              0.37       5.23 r
  U12_ALU/OUT_VALID_reg/D (DFFRQX2M)                      0.00       5.23 r
  data arrival time                                                  5.23

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U12_ALU/OUT_VALID_reg/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                 -5.23
  --------------------------------------------------------------------------
  slack (MET)                                                       14.23


  Startpoint: U10_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)          1.14       1.14 r
  U10_SYS_CTRL/U70/Y (NOR2X4M)                            0.46       1.60 f
  U10_SYS_CTRL/U80/Y (NAND2X2M)                           0.35       1.95 r
  U10_SYS_CTRL/U79/Y (CLKBUFX6M)                          0.77       2.72 r
  U10_SYS_CTRL/U39/Y (INVX2M)                             0.57       3.29 f
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.78       4.07 r
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.65       4.72 f
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.68       5.40 r
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.34       5.74 f
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.75       6.49 r
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.51       7.00 r
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.00 r
  U5/Y (BUFX2M)                                           0.88       7.88 r
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.88 r
  U11_REG_FILE/U14/Y (INVX2M)                             0.66       8.53 f
  U11_REG_FILE/U91/Y (INVX2M)                             0.91       9.45 r
  U11_REG_FILE/U26/Y (CLKBUFX8M)                          1.06      10.51 r
  U11_REG_FILE/U23/Y (MX4XLM)                             0.63      11.14 f
  U11_REG_FILE/U247/Y (MX4XLM)                            0.84      11.97 f
  U11_REG_FILE/U246/Y (AO22X1M)                           0.67      12.65 f
  U11_REG_FILE/Rd_DATA_reg[1]/D (DFFRQX2M)                0.00      12.65 f
  data arrival time                                                 12.65

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[1]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.65
  --------------------------------------------------------------------------
  slack (MET)                                                        6.95


  Startpoint: U10_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)          1.14       1.14 r
  U10_SYS_CTRL/U70/Y (NOR2X4M)                            0.46       1.60 f
  U10_SYS_CTRL/U80/Y (NAND2X2M)                           0.35       1.95 r
  U10_SYS_CTRL/U79/Y (CLKBUFX6M)                          0.77       2.72 r
  U10_SYS_CTRL/U39/Y (INVX2M)                             0.57       3.29 f
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.78       4.07 r
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.65       4.72 f
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.68       5.40 r
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.34       5.74 f
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.75       6.49 r
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.51       7.00 r
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.00 r
  U5/Y (BUFX2M)                                           0.88       7.88 r
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.88 r
  U11_REG_FILE/U14/Y (INVX2M)                             0.66       8.53 f
  U11_REG_FILE/U91/Y (INVX2M)                             0.91       9.45 r
  U11_REG_FILE/U26/Y (CLKBUFX8M)                          1.06      10.51 r
  U11_REG_FILE/U255/Y (MX4XLM)                            0.63      11.14 f
  U11_REG_FILE/U254/Y (MX4XLM)                            0.84      11.97 f
  U11_REG_FILE/U253/Y (AO22X1M)                           0.67      12.64 f
  U11_REG_FILE/Rd_DATA_reg[3]/D (DFFRQX2M)                0.00      12.64 f
  data arrival time                                                 12.64

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[3]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.64
  --------------------------------------------------------------------------
  slack (MET)                                                        6.95


  Startpoint: U10_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)          1.14       1.14 r
  U10_SYS_CTRL/U70/Y (NOR2X4M)                            0.46       1.60 f
  U10_SYS_CTRL/U80/Y (NAND2X2M)                           0.35       1.95 r
  U10_SYS_CTRL/U79/Y (CLKBUFX6M)                          0.77       2.72 r
  U10_SYS_CTRL/U39/Y (INVX2M)                             0.57       3.29 f
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.78       4.07 r
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.65       4.72 f
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.68       5.40 r
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.34       5.74 f
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.75       6.49 r
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.51       7.00 r
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.00 r
  U5/Y (BUFX2M)                                           0.88       7.88 r
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.88 r
  U11_REG_FILE/U14/Y (INVX2M)                             0.66       8.53 f
  U11_REG_FILE/U91/Y (INVX2M)                             0.91       9.45 r
  U11_REG_FILE/U26/Y (CLKBUFX8M)                          1.06      10.51 r
  U11_REG_FILE/U18/Y (MX4XLM)                             0.63      11.14 f
  U11_REG_FILE/U251/Y (MX4XLM)                            0.84      11.97 f
  U11_REG_FILE/U250/Y (AO22X1M)                           0.67      12.64 f
  U11_REG_FILE/Rd_DATA_reg[2]/D (DFFRQX2M)                0.00      12.64 f
  data arrival time                                                 12.64

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[2]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.64
  --------------------------------------------------------------------------
  slack (MET)                                                        6.95


  Startpoint: U10_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)          1.14       1.14 r
  U10_SYS_CTRL/U70/Y (NOR2X4M)                            0.46       1.60 f
  U10_SYS_CTRL/U80/Y (NAND2X2M)                           0.35       1.95 r
  U10_SYS_CTRL/U79/Y (CLKBUFX6M)                          0.77       2.72 r
  U10_SYS_CTRL/U39/Y (INVX2M)                             0.57       3.29 f
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.78       4.07 r
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.65       4.72 f
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.68       5.40 r
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.34       5.74 f
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.75       6.49 r
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.51       7.00 r
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.00 r
  U5/Y (BUFX2M)                                           0.88       7.88 r
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.88 r
  U11_REG_FILE/U14/Y (INVX2M)                             0.66       8.53 f
  U11_REG_FILE/U91/Y (INVX2M)                             0.91       9.45 r
  U11_REG_FILE/U28/Y (CLKBUFX8M)                          1.01      10.46 r
  U11_REG_FILE/U17/Y (MX4XLM)                             0.63      11.08 f
  U11_REG_FILE/U272/Y (MX4XLM)                            0.84      11.92 f
  U11_REG_FILE/U271/Y (AO22X1M)                           0.67      12.59 f
  U11_REG_FILE/Rd_DATA_reg[0]/D (DFFRQX2M)                0.00      12.59 f
  data arrival time                                                 12.59

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[0]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.59
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: U10_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)          1.14       1.14 r
  U10_SYS_CTRL/U70/Y (NOR2X4M)                            0.46       1.60 f
  U10_SYS_CTRL/U80/Y (NAND2X2M)                           0.35       1.95 r
  U10_SYS_CTRL/U79/Y (CLKBUFX6M)                          0.77       2.72 r
  U10_SYS_CTRL/U39/Y (INVX2M)                             0.57       3.29 f
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.78       4.07 r
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.65       4.72 f
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.68       5.40 r
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.34       5.74 f
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.75       6.49 r
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.51       7.00 r
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.00 r
  U5/Y (BUFX2M)                                           0.88       7.88 r
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.88 r
  U11_REG_FILE/U14/Y (INVX2M)                             0.66       8.53 f
  U11_REG_FILE/U91/Y (INVX2M)                             0.91       9.45 r
  U11_REG_FILE/U28/Y (CLKBUFX8M)                          1.01      10.46 r
  U11_REG_FILE/U22/Y (MX4XLM)                             0.63      11.08 f
  U11_REG_FILE/U267/Y (MX4XLM)                            0.84      11.92 f
  U11_REG_FILE/U266/Y (AO22X1M)                           0.67      12.59 f
  U11_REG_FILE/Rd_DATA_reg[7]/D (DFFRQX2M)                0.00      12.59 f
  data arrival time                                                 12.59

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[7]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.59
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: U10_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)          1.14       1.14 r
  U10_SYS_CTRL/U70/Y (NOR2X4M)                            0.46       1.60 f
  U10_SYS_CTRL/U80/Y (NAND2X2M)                           0.35       1.95 r
  U10_SYS_CTRL/U79/Y (CLKBUFX6M)                          0.77       2.72 r
  U10_SYS_CTRL/U39/Y (INVX2M)                             0.57       3.29 f
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.78       4.07 r
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.65       4.72 f
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.68       5.40 r
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.34       5.74 f
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.75       6.49 r
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.51       7.00 r
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.00 r
  U5/Y (BUFX2M)                                           0.88       7.88 r
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.88 r
  U11_REG_FILE/U14/Y (INVX2M)                             0.66       8.53 f
  U11_REG_FILE/U91/Y (INVX2M)                             0.91       9.45 r
  U11_REG_FILE/U28/Y (CLKBUFX8M)                          1.01      10.46 r
  U11_REG_FILE/U21/Y (MX4XLM)                             0.63      11.08 f
  U11_REG_FILE/U264/Y (MX4XLM)                            0.84      11.92 f
  U11_REG_FILE/U263/Y (AO22X1M)                           0.67      12.59 f
  U11_REG_FILE/Rd_DATA_reg[6]/D (DFFRQX2M)                0.00      12.59 f
  data arrival time                                                 12.59

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[6]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.59
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: U10_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)          1.14       1.14 r
  U10_SYS_CTRL/U70/Y (NOR2X4M)                            0.46       1.60 f
  U10_SYS_CTRL/U80/Y (NAND2X2M)                           0.35       1.95 r
  U10_SYS_CTRL/U79/Y (CLKBUFX6M)                          0.77       2.72 r
  U10_SYS_CTRL/U39/Y (INVX2M)                             0.57       3.29 f
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.78       4.07 r
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.65       4.72 f
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.68       5.40 r
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.34       5.74 f
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.75       6.49 r
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.51       7.00 r
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.00 r
  U5/Y (BUFX2M)                                           0.88       7.88 r
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.88 r
  U11_REG_FILE/U14/Y (INVX2M)                             0.66       8.53 f
  U11_REG_FILE/U91/Y (INVX2M)                             0.91       9.45 r
  U11_REG_FILE/U28/Y (CLKBUFX8M)                          1.01      10.46 r
  U11_REG_FILE/U20/Y (MX4XLM)                             0.63      11.08 f
  U11_REG_FILE/U261/Y (MX4XLM)                            0.84      11.92 f
  U11_REG_FILE/U260/Y (AO22X1M)                           0.67      12.59 f
  U11_REG_FILE/Rd_DATA_reg[5]/D (DFFRQX2M)                0.00      12.59 f
  data arrival time                                                 12.59

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[5]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.59
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: U10_SYS_CTRL/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/Rd_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[3]/Q (DFFRQX2M)          1.14       1.14 r
  U10_SYS_CTRL/U70/Y (NOR2X4M)                            0.46       1.60 f
  U10_SYS_CTRL/U80/Y (NAND2X2M)                           0.35       1.95 r
  U10_SYS_CTRL/U79/Y (CLKBUFX6M)                          0.77       2.72 r
  U10_SYS_CTRL/U39/Y (INVX2M)                             0.57       3.29 f
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.78       4.07 r
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.65       4.72 f
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.68       5.40 r
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.34       5.74 f
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.75       6.49 r
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.51       7.00 r
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.00 r
  U5/Y (BUFX2M)                                           0.88       7.88 r
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.88 r
  U11_REG_FILE/U14/Y (INVX2M)                             0.66       8.53 f
  U11_REG_FILE/U91/Y (INVX2M)                             0.91       9.45 r
  U11_REG_FILE/U28/Y (CLKBUFX8M)                          1.01      10.46 r
  U11_REG_FILE/U19/Y (MX4XLM)                             0.63      11.08 f
  U11_REG_FILE/U258/Y (MX4XLM)                            0.84      11.92 f
  U11_REG_FILE/U257/Y (AO22X1M)                           0.67      12.59 f
  U11_REG_FILE/Rd_DATA_reg[4]/D (DFFRQX2M)                0.00      12.59 f
  data arrival time                                                 12.59

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/Rd_DATA_reg[4]/CK (DFFRQX2M)               0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -12.59
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)          0.82       0.82 f
  U10_SYS_CTRL/U21/Y (NOR2X4M)                            0.90       1.71 r
  U10_SYS_CTRL/U69/Y (NAND3X4M)                           1.03       2.74 f
  U10_SYS_CTRL/U36/Y (NAND2X2M)                           0.98       3.72 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.33       4.05 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       4.56 r
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.79       5.34 f
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.90       6.24 r
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.56       6.80 f
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.46       7.27 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.27 f
  U5/Y (BUFX2M)                                           0.58       7.85 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.85 f
  U11_REG_FILE/U14/Y (INVX2M)                             0.75       8.60 r
  U11_REG_FILE/U91/Y (INVX2M)                             0.67       9.26 f
  U11_REG_FILE/U15/Y (NOR2X4M)                            0.96      10.22 r
  U11_REG_FILE/U89/Y (NAND2X2M)                           0.65      10.87 f
  U11_REG_FILE/U65/Y (BUFX4M)                             0.65      11.52 f
  U11_REG_FILE/U147/Y (OAI2BB2X1M)                        0.74      12.26 r
  U11_REG_FILE/REG_FILE_reg[9][0]/D (DFFRQX2M)            0.00      12.26 r
  data arrival time                                                 12.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[9][0]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -12.26
  --------------------------------------------------------------------------
  slack (MET)                                                        7.13


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)          0.82       0.82 f
  U10_SYS_CTRL/U21/Y (NOR2X4M)                            0.90       1.71 r
  U10_SYS_CTRL/U69/Y (NAND3X4M)                           1.03       2.74 f
  U10_SYS_CTRL/U36/Y (NAND2X2M)                           0.98       3.72 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.33       4.05 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       4.56 r
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.79       5.34 f
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.90       6.24 r
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.56       6.80 f
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.46       7.27 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.27 f
  U5/Y (BUFX2M)                                           0.58       7.85 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.85 f
  U11_REG_FILE/U14/Y (INVX2M)                             0.75       8.60 r
  U11_REG_FILE/U91/Y (INVX2M)                             0.67       9.26 f
  U11_REG_FILE/U15/Y (NOR2X4M)                            0.96      10.22 r
  U11_REG_FILE/U90/Y (NAND2X2M)                           0.65      10.87 f
  U11_REG_FILE/U66/Y (BUFX4M)                             0.65      11.52 f
  U11_REG_FILE/U154/Y (OAI2BB2X1M)                        0.74      12.26 r
  U11_REG_FILE/REG_FILE_reg[8][0]/D (DFFRQX2M)            0.00      12.26 r
  data arrival time                                                 12.26

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[8][0]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -12.26
  --------------------------------------------------------------------------
  slack (MET)                                                        7.13


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)          0.82       0.82 f
  U10_SYS_CTRL/U21/Y (NOR2X4M)                            0.90       1.71 r
  U10_SYS_CTRL/U69/Y (NAND3X4M)                           1.03       2.74 f
  U10_SYS_CTRL/U36/Y (NAND2X2M)                           0.98       3.72 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.33       4.05 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       4.56 r
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.79       5.34 f
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.90       6.24 r
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.56       6.80 f
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.46       7.27 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.27 f
  U5/Y (BUFX2M)                                           0.58       7.85 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.85 f
  U11_REG_FILE/U14/Y (INVX2M)                             0.75       8.60 r
  U11_REG_FILE/U91/Y (INVX2M)                             0.67       9.26 f
  U11_REG_FILE/U7/Y (NOR2X4M)                             0.93      10.19 r
  U11_REG_FILE/U57/Y (NAND2X2M)                           0.65      10.85 f
  U11_REG_FILE/U29/Y (BUFX4M)                             0.65      11.50 f
  U11_REG_FILE/U119/Y (OAI2BB2X1M)                        0.74      12.24 r
  U11_REG_FILE/REG_FILE_reg[13][0]/D (DFFRQX2M)           0.00      12.24 r
  data arrival time                                                 12.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[13][0]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -12.24
  --------------------------------------------------------------------------
  slack (MET)                                                        7.15


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[12][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)          0.82       0.82 f
  U10_SYS_CTRL/U21/Y (NOR2X4M)                            0.90       1.71 r
  U10_SYS_CTRL/U69/Y (NAND3X4M)                           1.03       2.74 f
  U10_SYS_CTRL/U36/Y (NAND2X2M)                           0.98       3.72 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.33       4.05 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       4.56 r
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.79       5.34 f
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.90       6.24 r
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.56       6.80 f
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.46       7.27 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.27 f
  U5/Y (BUFX2M)                                           0.58       7.85 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.85 f
  U11_REG_FILE/U14/Y (INVX2M)                             0.75       8.60 r
  U11_REG_FILE/U91/Y (INVX2M)                             0.67       9.26 f
  U11_REG_FILE/U7/Y (NOR2X4M)                             0.93      10.19 r
  U11_REG_FILE/U58/Y (NAND2X2M)                           0.65      10.85 f
  U11_REG_FILE/U30/Y (BUFX4M)                             0.65      11.50 f
  U11_REG_FILE/U126/Y (OAI2BB2X1M)                        0.74      12.24 r
  U11_REG_FILE/REG_FILE_reg[12][0]/D (DFFRQX2M)           0.00      12.24 r
  data arrival time                                                 12.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[12][0]/CK (DFFRQX2M)          0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -12.24
  --------------------------------------------------------------------------
  slack (MET)                                                        7.15


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)          0.82       0.82 f
  U10_SYS_CTRL/U21/Y (NOR2X4M)                            0.90       1.71 r
  U10_SYS_CTRL/U69/Y (NAND3X4M)                           1.03       2.74 f
  U10_SYS_CTRL/U36/Y (NAND2X2M)                           0.98       3.72 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.33       4.05 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       4.56 r
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.79       5.34 f
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.90       6.24 r
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.56       6.80 f
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.46       7.27 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.27 f
  U5/Y (BUFX2M)                                           0.58       7.85 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.85 f
  U11_REG_FILE/U14/Y (INVX2M)                             0.75       8.60 r
  U11_REG_FILE/U91/Y (INVX2M)                             0.67       9.26 f
  U11_REG_FILE/U15/Y (NOR2X4M)                            0.96      10.22 r
  U11_REG_FILE/U86/Y (NAND2X2M)                           0.59      10.81 f
  U11_REG_FILE/U62/Y (BUFX4M)                             0.64      11.46 f
  U11_REG_FILE/U208/Y (OAI2BB2X1M)                        0.74      12.20 r
  U11_REG_FILE/REG_FILE_reg[0][0]/D (DFFRQX2M)            0.00      12.20 r
  data arrival time                                                 12.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[0][0]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -12.20
  --------------------------------------------------------------------------
  slack (MET)                                                        7.19


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)          0.82       0.82 f
  U10_SYS_CTRL/U21/Y (NOR2X4M)                            0.90       1.71 r
  U10_SYS_CTRL/U69/Y (NAND3X4M)                           1.03       2.74 f
  U10_SYS_CTRL/U36/Y (NAND2X2M)                           0.98       3.72 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.33       4.05 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       4.56 r
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.79       5.34 f
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.90       6.24 r
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.56       6.80 f
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.46       7.27 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.27 f
  U5/Y (BUFX2M)                                           0.58       7.85 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.85 f
  U11_REG_FILE/U14/Y (INVX2M)                             0.75       8.60 r
  U11_REG_FILE/U91/Y (INVX2M)                             0.67       9.26 f
  U11_REG_FILE/U7/Y (NOR2X4M)                             0.93      10.19 r
  U11_REG_FILE/U70/Y (NAND2X2M)                           0.60      10.79 f
  U11_REG_FILE/U34/Y (BUFX4M)                             0.64      11.44 f
  U11_REG_FILE/U175/Y (OAI2BB2X1M)                        0.74      12.18 r
  U11_REG_FILE/REG_FILE_reg[5][0]/D (DFFRQX2M)            0.00      12.18 r
  data arrival time                                                 12.18

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[5][0]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -12.18
  --------------------------------------------------------------------------
  slack (MET)                                                        7.21


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)          0.82       0.82 f
  U10_SYS_CTRL/U21/Y (NOR2X4M)                            0.90       1.71 r
  U10_SYS_CTRL/U69/Y (NAND3X4M)                           1.03       2.74 f
  U10_SYS_CTRL/U36/Y (NAND2X2M)                           0.98       3.72 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.33       4.05 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       4.56 r
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.79       5.34 f
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.90       6.24 r
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.56       6.80 f
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.46       7.27 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.27 f
  U5/Y (BUFX2M)                                           0.58       7.85 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.85 f
  U11_REG_FILE/U14/Y (INVX2M)                             0.75       8.60 r
  U11_REG_FILE/U91/Y (INVX2M)                             0.67       9.26 f
  U11_REG_FILE/U7/Y (NOR2X4M)                             0.93      10.19 r
  U11_REG_FILE/U71/Y (NAND2X2M)                           0.60      10.79 f
  U11_REG_FILE/U35/Y (BUFX4M)                             0.64      11.44 f
  U11_REG_FILE/U182/Y (OAI2BB2X1M)                        0.74      12.18 r
  U11_REG_FILE/REG_FILE_reg[4][0]/D (DFFRQX2M)            0.00      12.18 r
  data arrival time                                                 12.18

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[4][0]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -12.18
  --------------------------------------------------------------------------
  slack (MET)                                                        7.21


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[8][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)          0.82       0.82 f
  U10_SYS_CTRL/U21/Y (NOR2X4M)                            0.90       1.71 r
  U10_SYS_CTRL/U69/Y (NAND3X4M)                           1.03       2.74 f
  U10_SYS_CTRL/U36/Y (NAND2X2M)                           0.98       3.72 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.33       4.05 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       4.56 r
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.79       5.34 f
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.90       6.24 r
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.56       6.80 f
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.46       7.27 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.27 f
  U5/Y (BUFX2M)                                           0.58       7.85 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.85 f
  U11_REG_FILE/U14/Y (INVX2M)                             0.75       8.60 r
  U11_REG_FILE/U91/Y (INVX2M)                             0.67       9.26 f
  U11_REG_FILE/U15/Y (NOR2X4M)                            0.96      10.22 r
  U11_REG_FILE/U90/Y (NAND2X2M)                           0.65      10.87 f
  U11_REG_FILE/U79/Y (BUFX4M)                             0.57      11.44 f
  U11_REG_FILE/U159/Y (OAI2BB2X1M)                        0.72      12.16 r
  U11_REG_FILE/REG_FILE_reg[8][5]/D (DFFRQX2M)            0.00      12.16 r
  data arrival time                                                 12.16

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[8][5]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -12.16
  --------------------------------------------------------------------------
  slack (MET)                                                        7.23


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[8][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)          0.82       0.82 f
  U10_SYS_CTRL/U21/Y (NOR2X4M)                            0.90       1.71 r
  U10_SYS_CTRL/U69/Y (NAND3X4M)                           1.03       2.74 f
  U10_SYS_CTRL/U36/Y (NAND2X2M)                           0.98       3.72 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.33       4.05 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       4.56 r
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.79       5.34 f
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.90       6.24 r
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.56       6.80 f
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.46       7.27 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.27 f
  U5/Y (BUFX2M)                                           0.58       7.85 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.85 f
  U11_REG_FILE/U14/Y (INVX2M)                             0.75       8.60 r
  U11_REG_FILE/U91/Y (INVX2M)                             0.67       9.26 f
  U11_REG_FILE/U15/Y (NOR2X4M)                            0.96      10.22 r
  U11_REG_FILE/U90/Y (NAND2X2M)                           0.65      10.87 f
  U11_REG_FILE/U79/Y (BUFX4M)                             0.57      11.44 f
  U11_REG_FILE/U158/Y (OAI2BB2X1M)                        0.72      12.16 r
  U11_REG_FILE/REG_FILE_reg[8][4]/D (DFFRQX2M)            0.00      12.16 r
  data arrival time                                                 12.16

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[8][4]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -12.16
  --------------------------------------------------------------------------
  slack (MET)                                                        7.23


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[8][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)          0.82       0.82 f
  U10_SYS_CTRL/U21/Y (NOR2X4M)                            0.90       1.71 r
  U10_SYS_CTRL/U69/Y (NAND3X4M)                           1.03       2.74 f
  U10_SYS_CTRL/U36/Y (NAND2X2M)                           0.98       3.72 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.33       4.05 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       4.56 r
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.79       5.34 f
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.90       6.24 r
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.56       6.80 f
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.46       7.27 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.27 f
  U5/Y (BUFX2M)                                           0.58       7.85 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.85 f
  U11_REG_FILE/U14/Y (INVX2M)                             0.75       8.60 r
  U11_REG_FILE/U91/Y (INVX2M)                             0.67       9.26 f
  U11_REG_FILE/U15/Y (NOR2X4M)                            0.96      10.22 r
  U11_REG_FILE/U90/Y (NAND2X2M)                           0.65      10.87 f
  U11_REG_FILE/U79/Y (BUFX4M)                             0.57      11.44 f
  U11_REG_FILE/U157/Y (OAI2BB2X1M)                        0.72      12.16 r
  U11_REG_FILE/REG_FILE_reg[8][3]/D (DFFRQX2M)            0.00      12.16 r
  data arrival time                                                 12.16

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[8][3]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -12.16
  --------------------------------------------------------------------------
  slack (MET)                                                        7.23


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[8][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)          0.82       0.82 f
  U10_SYS_CTRL/U21/Y (NOR2X4M)                            0.90       1.71 r
  U10_SYS_CTRL/U69/Y (NAND3X4M)                           1.03       2.74 f
  U10_SYS_CTRL/U36/Y (NAND2X2M)                           0.98       3.72 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.33       4.05 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       4.56 r
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.79       5.34 f
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.90       6.24 r
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.56       6.80 f
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.46       7.27 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.27 f
  U5/Y (BUFX2M)                                           0.58       7.85 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.85 f
  U11_REG_FILE/U14/Y (INVX2M)                             0.75       8.60 r
  U11_REG_FILE/U91/Y (INVX2M)                             0.67       9.26 f
  U11_REG_FILE/U15/Y (NOR2X4M)                            0.96      10.22 r
  U11_REG_FILE/U90/Y (NAND2X2M)                           0.65      10.87 f
  U11_REG_FILE/U79/Y (BUFX4M)                             0.57      11.44 f
  U11_REG_FILE/U156/Y (OAI2BB2X1M)                        0.72      12.16 r
  U11_REG_FILE/REG_FILE_reg[8][2]/D (DFFRQX2M)            0.00      12.16 r
  data arrival time                                                 12.16

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[8][2]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -12.16
  --------------------------------------------------------------------------
  slack (MET)                                                        7.23


  Startpoint: U10_SYS_CTRL/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U11_REG_FILE/REG_FILE_reg[8][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U10_SYS_CTRL/current_state_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  U10_SYS_CTRL/current_state_reg[1]/Q (DFFRQX4M)          0.82       0.82 f
  U10_SYS_CTRL/U21/Y (NOR2X4M)                            0.90       1.71 r
  U10_SYS_CTRL/U69/Y (NAND3X4M)                           1.03       2.74 f
  U10_SYS_CTRL/U36/Y (NAND2X2M)                           0.98       3.72 r
  U10_SYS_CTRL/U41/Y (NOR3X2M)                            0.33       4.05 f
  U10_SYS_CTRL/U40/Y (NAND3X2M)                           0.50       4.56 r
  U10_SYS_CTRL/U33/Y (NAND4BX2M)                          0.79       5.34 f
  U10_SYS_CTRL/U32/Y (AOI21X4M)                           0.90       6.24 r
  U10_SYS_CTRL/U85/Y (OAI2B2X1M)                          0.56       6.80 f
  U10_SYS_CTRL/U84/Y (BUFX2M)                             0.46       7.27 f
  U10_SYS_CTRL/Address[1] (SYSTEM_CTRL_BYTE8)             0.00       7.27 f
  U5/Y (BUFX2M)                                           0.58       7.85 f
  U11_REG_FILE/ADDRESS[1] (Reg_File_ADD_WIDTH4_RdWr_WIDTH8_RegF_DEPTH16)
                                                          0.00       7.85 f
  U11_REG_FILE/U14/Y (INVX2M)                             0.75       8.60 r
  U11_REG_FILE/U91/Y (INVX2M)                             0.67       9.26 f
  U11_REG_FILE/U15/Y (NOR2X4M)                            0.96      10.22 r
  U11_REG_FILE/U90/Y (NAND2X2M)                           0.65      10.87 f
  U11_REG_FILE/U79/Y (BUFX4M)                             0.57      11.44 f
  U11_REG_FILE/U155/Y (OAI2BB2X1M)                        0.72      12.16 r
  U11_REG_FILE/REG_FILE_reg[8][1]/D (DFFRQX2M)            0.00      12.16 r
  data arrival time                                                 12.16

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U11_REG_FILE/REG_FILE_reg[8][1]/CK (DFFRQX2M)           0.00      19.80 r
  library setup time                                     -0.41      19.39
  data required time                                                19.39
  --------------------------------------------------------------------------
  data required time                                                19.39
  data arrival time                                                -12.16
  --------------------------------------------------------------------------
  slack (MET)                                                        7.23


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U7/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)     0.91      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U28/Y (CLKINVX2M)
                                                          1.01      58.75 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (NOR2X4M)
                                                          0.49      59.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U27/Y (INVX4M)
                                                          0.86      60.09 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U24/Y (NAND3X1M)
                                                          1.08      61.17 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U36/Y (OAI32X2M)
                                                          1.10      62.27 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX1M)
                                                          0.00      62.27 r
  data arrival time                                                 62.27

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.47     270.60
  data required time                                               270.60
  --------------------------------------------------------------------------
  data required time                                               270.60
  data arrival time                                                -62.27
  --------------------------------------------------------------------------
  slack (MET)                                                      208.33


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U7/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)     0.91      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      57.73 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U28/Y (CLKINVX2M)
                                                          1.01      58.75 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (NOR2X4M)
                                                          0.49      59.23 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U27/Y (INVX4M)
                                                          0.86      60.09 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U24/Y (NAND3X1M)
                                                          1.08      61.17 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U38/Y (OAI22X1M)
                                                          0.98      62.15 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX4M)
                                                          0.00      62.15 r
  data arrival time                                                 62.15

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                -62.15
  --------------------------------------------------------------------------
  slack (MET)                                                      208.48


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U7/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.78      55.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.49      56.06 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)     0.87      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U28/Y (CLKINVX2M)
                                                          1.15      58.07 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (NOR2X4M)
                                                          1.15      59.23 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U27/Y (INVX4M)
                                                          0.74      59.97 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U35/Y (OAI32X2M)
                                                          0.57      60.54 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX4M)
                                                          0.00      60.54 r
  data arrival time                                                 60.54

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.45     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                -60.54
  --------------------------------------------------------------------------
  slack (MET)                                                      210.08


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U7/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.78      55.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.49      56.06 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)     0.87      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U28/Y (CLKINVX2M)
                                                          1.15      58.07 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (NOR2X4M)
                                                          1.15      59.23 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U27/Y (INVX4M)
                                                          0.74      59.97 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U34/Y (NOR2BX2M)
                                                          0.55      60.51 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (DFFRQX1M)
                                                          0.00      60.51 r
  data arrival time                                                 60.51

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.39     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                -60.51
  --------------------------------------------------------------------------
  slack (MET)                                                      210.16


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U7/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.78      55.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.49      56.06 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)     0.87      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U28/Y (CLKINVX2M)
                                                          1.15      58.07 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (NOR2X4M)
                                                          1.15      59.23 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U27/Y (INVX4M)
                                                          0.74      59.97 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U33/Y (NOR2BX2M)
                                                          0.55      60.51 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (DFFRQX1M)
                                                          0.00      60.51 r
  data arrival time                                                 60.51

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.39     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                -60.51
  --------------------------------------------------------------------------
  slack (MET)                                                      210.16


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U7/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.78      55.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.49      56.06 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)     0.87      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U28/Y (CLKINVX2M)
                                                          1.15      58.07 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (NOR2X4M)
                                                          1.15      59.23 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U27/Y (INVX4M)
                                                          0.74      59.97 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U32/Y (NOR2BX2M)
                                                          0.55      60.51 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRQX1M)
                                                          0.00      60.51 r
  data arrival time                                                 60.51

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.39     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                -60.51
  --------------------------------------------------------------------------
  slack (MET)                                                      210.16


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U7/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.78      55.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.49      56.06 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)     0.87      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U28/Y (CLKINVX2M)
                                                          1.15      58.07 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (NOR2X4M)
                                                          1.15      59.23 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U27/Y (INVX4M)
                                                          0.74      59.97 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U31/Y (NOR2BX2M)
                                                          0.55      60.51 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRQX1M)
                                                          0.00      60.51 r
  data arrival time                                                 60.51

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.39     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                -60.51
  --------------------------------------------------------------------------
  slack (MET)                                                      210.16


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U7/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.78      55.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.49      56.06 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)     0.87      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U28/Y (CLKINVX2M)
                                                          1.15      58.07 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (NOR2X4M)
                                                          1.15      59.23 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U27/Y (INVX4M)
                                                          0.74      59.97 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U39/Y (NOR2X2M)
                                                          0.54      60.51 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRQX1M)
                                                          0.00      60.51 r
  data arrival time                                                 60.51

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.39     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -60.51
  --------------------------------------------------------------------------
  slack (MET)                                                      210.17


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U7/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.78      55.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.49      56.06 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)     0.87      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U28/Y (CLKINVX2M)
                                                          1.15      58.07 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (NOR2X4M)
                                                          1.15      59.23 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U27/Y (INVX4M)
                                                          0.74      59.97 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U41/Y (NOR2X2M)
                                                          0.54      60.51 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX1M)
                                                          0.00      60.51 r
  data arrival time                                                 60.51

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.39     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -60.51
  --------------------------------------------------------------------------
  slack (MET)                                                      210.17


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U7/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.78      55.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.49      56.06 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U20/Y (NAND2X2M)     0.87      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.93 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U28/Y (CLKINVX2M)
                                                          1.15      58.07 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U29/Y (NOR2X4M)
                                                          1.15      59.23 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U44/Y (NOR2X2M)
                                                          0.37      59.59 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U42/Y (OAI32X2M)
                                                          0.52      60.11 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX4M)
                                                          0.00      60.11 r
  data arrival time                                                 60.11

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.38     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                -60.11
  --------------------------------------------------------------------------
  slack (MET)                                                      210.58


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.11      54.36 f
  U7/Y (BUFX2M)                                           0.43      54.79 f
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.79 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.78      55.57 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.49      56.06 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U13/Y (NAND2X4M)     0.63      56.69 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.69 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      56.69 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U56/Y (CLKNAND2X2M)
                                                          1.01      57.70 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U35/Y (MXI2X1M)
                                                          0.84      58.54 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRQX1M)
                                                          0.00      58.54 r
  data arrival time                                                 58.54

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.44     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                -58.54
  --------------------------------------------------------------------------
  slack (MET)                                                      212.09


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U7/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U13/Y (NAND2X4M)     0.61      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U56/Y (CLKNAND2X2M)
                                                          0.73      58.17 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U43/Y (MXI2X1M)
                                                          0.48      58.65 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRX4M)
                                                          0.00      58.65 f
  data arrival time                                                 58.65

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -58.65
  --------------------------------------------------------------------------
  slack (MET)                                                      212.17


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U7/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U13/Y (NAND2X4M)     0.61      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U56/Y (CLKNAND2X2M)
                                                          0.73      58.17 r
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U50/Y (MXI2X1M)
                                                          0.48      58.65 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRX4M)
                                                          0.00      58.65 f
  data arrival time                                                 58.65

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                -58.65
  --------------------------------------------------------------------------
  slack (MET)                                                      212.17


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U7/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U15/Y (NOR2X2M)      0.46      57.28 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      57.28 f
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/Enable (strt_chk)
                                                          0.00      57.28 f
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/U2/Y (AO2B2XLM)      0.75      58.04 r
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRX4M)
                                                          0.00      58.04 r
  data arrival time                                                 58.04

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -58.04
  --------------------------------------------------------------------------
  slack (MET)                                                      212.72


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U7/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U16/Y (OAI21X4M)     0.91      56.82 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U13/Y (NAND2X4M)     0.61      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      57.43 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/U57/Y (AOI21BX1M)
                                                          0.49      57.93 f
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFRX4M)
                                                          0.00      57.93 f
  data arrival time                                                 57.93

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                -57.93
  --------------------------------------------------------------------------
  slack (MET)                                                      212.94


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.17      54.42 r
  U7/Y (BUFX2M)                                           0.63      55.06 r
  U9_UART_TOP/RX_IN_S (UART_DATA_WIDTH8)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/RX_IN (UART_RX)                  0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      55.06 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U73/Y (CLKINVX1M)
                                                          0.85      55.91 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U63/Y (MXI2X1M)      0.70      56.61 r
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/U51/Y (OAI211X1M)
                                                          0.62      57.23 f
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/D (DFFRQX4M)
                                                          0.00      57.23 f
  data arrival time                                                 57.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.27     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -57.23
  --------------------------------------------------------------------------
  slack (MET)                                                      213.56


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U17/Y (INVXLM)
                                                          0.47       1.13 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U18/Y (INVX6M)
                                                          0.83       1.96 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.96 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.96 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U7/Y (NOR2BX2M)
                                                          0.47       2.43 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U30/Y (OAI2B2X1M)
                                                          0.77       3.20 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U32/Y (NAND3X1M)
                                                          0.67       3.87 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U36/Y (NOR4X1M)
                                                          0.98       4.85 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U20/Y (NAND2XLM)
                                                          0.82       5.67 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       6.52 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U10/Y (INVX4M)
                                                          0.98       7.51 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U17/Y (OAI2BB2X1M)
                                                          0.48       7.99 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRX1M)
                                                          0.00       7.99 r
  data arrival time                                                  7.99

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.35     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -7.99
  --------------------------------------------------------------------------
  slack (MET)                                                      262.72


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U17/Y (INVXLM)
                                                          0.47       1.13 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U18/Y (INVX6M)
                                                          0.83       1.96 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.96 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.96 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U7/Y (NOR2BX2M)
                                                          0.47       2.43 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U30/Y (OAI2B2X1M)
                                                          0.77       3.20 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U32/Y (NAND3X1M)
                                                          0.67       3.87 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U36/Y (NOR4X1M)
                                                          0.98       4.85 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U20/Y (NAND2XLM)
                                                          0.82       5.67 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       6.52 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U10/Y (INVX4M)
                                                          0.98       7.51 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U13/Y (OAI22X1M)
                                                          0.58       8.09 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/D (DFFRX1M)
                                                          0.00       8.09 f
  data arrival time                                                  8.09

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -8.09
  --------------------------------------------------------------------------
  slack (MET)                                                      262.72


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U17/Y (INVXLM)
                                                          0.47       1.13 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U18/Y (INVX6M)
                                                          0.83       1.96 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.96 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.96 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U7/Y (NOR2BX2M)
                                                          0.47       2.43 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U30/Y (OAI2B2X1M)
                                                          0.77       3.20 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U32/Y (NAND3X1M)
                                                          0.67       3.87 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U36/Y (NOR4X1M)
                                                          0.98       4.85 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U20/Y (NAND2XLM)
                                                          0.82       5.67 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       6.52 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U10/Y (INVX4M)
                                                          0.98       7.51 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U12/Y (OAI22X1M)
                                                          0.58       8.09 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRX1M)
                                                          0.00       8.09 f
  data arrival time                                                  8.09

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -8.09
  --------------------------------------------------------------------------
  slack (MET)                                                      262.72


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.65       0.65 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U17/Y (INVXLM)
                                                          0.47       1.13 f
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U18/Y (INVX6M)
                                                          0.83       1.96 r
  U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.96 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.96 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U7/Y (NOR2BX2M)
                                                          0.47       2.43 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U30/Y (OAI2B2X1M)
                                                          0.77       3.20 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U32/Y (NAND3X1M)
                                                          0.67       3.87 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U36/Y (NOR4X1M)
                                                          0.98       4.85 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U20/Y (NAND2XLM)
                                                          0.82       5.67 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       6.52 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U10/Y (INVX4M)
                                                          0.98       7.51 r
  U9_UART_TOP/U1_UART_RX/U0_deserializer/U11/Y (OAI22X1M)
                                                          0.58       8.09 f
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRX1M)
                                                          0.00       8.09 f
  data arrival time                                                  8.09

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U9_UART_TOP/U1_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.25     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -8.09
  --------------------------------------------------------------------------
  slack (MET)                                                      262.72


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8409.29    8409.29
  clock network delay (ideal)                             0.00    8409.29
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRQX1M)
                                                          0.00    8409.29 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFRQX1M)
                                                          0.69    8409.98 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/U2/Y (CLKBUFX16M)     0.64    8410.62 r
  U9_UART_TOP/U1_UART_RX/U0_stp_chk/stp_err (stp_chk)     0.00    8410.62 r
  U9_UART_TOP/U1_UART_RX/framing_error (UART_RX)          0.00    8410.62 r
  U9_UART_TOP/framing_error (UART_DATA_WIDTH8)            0.00    8410.62 r
  framing_error (out)                                     0.00    8410.62 r
  data arrival time                                               8410.62

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  output external delay                                 -54.25    8626.10
  data required time                                              8626.10
  --------------------------------------------------------------------------
  data required time                                              8626.10
  data arrival time                                              -8410.62
  --------------------------------------------------------------------------
  slack (MET)                                                      215.48


  Startpoint: U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8409.29    8409.29
  clock network delay (ideal)                             0.00    8409.29
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX1M)
                                                          0.00    8409.29 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err_reg/Q (DFFRQX1M)
                                                          0.69    8409.98 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/U2/Y (CLKBUFX16M)     0.64    8410.62 r
  U9_UART_TOP/U1_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8)
                                                          0.00    8410.62 r
  U9_UART_TOP/U1_UART_RX/parity_error (UART_RX)           0.00    8410.62 r
  U9_UART_TOP/parity_error (UART_DATA_WIDTH8)             0.00    8410.62 r
  parity_error (out)                                      0.00    8410.62 r
  data arrival time                                               8410.62

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  output external delay                                 -54.25    8626.10
  data required time                                              8626.10
  --------------------------------------------------------------------------
  data required time                                              8626.10
  data arrival time                                              -8410.62
  --------------------------------------------------------------------------
  slack (MET)                                                      215.48


  Startpoint: U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/CK (DFFSQX2M)
                                                          0.00       0.00 r
  U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT_reg/Q (DFFSQX2M)
                                                          0.56       0.56 r
  U9_UART_TOP/U0_UART_TX/MUX_DUT/U3/Y (INVXLM)            0.46       1.03 f
  U9_UART_TOP/U0_UART_TX/MUX_DUT/U4/Y (INVX8M)            0.93       1.95 r
  U9_UART_TOP/U0_UART_TX/MUX_DUT/TX_OUT (UART_MUX)        0.00       1.95 r
  U9_UART_TOP/U0_UART_TX/TX_OUT_M (UART_TOP)              0.00       1.95 r
  U9_UART_TOP/TX_OUT_S (UART_DATA_WIDTH8)                 0.00       1.95 r
  UART_TX_O (out)                                         0.00       1.95 r
  data arrival time                                                  1.95

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  output external delay                                 -54.25    8626.10
  data required time                                              8626.10
  --------------------------------------------------------------------------
  data required time                                              8626.10
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8624.15


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       4.32 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       4.69 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       5.62 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       5.98 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       6.91 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U5/Y (INVX2M)         0.73       7.64 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U17/Y (NAND3X2M)      0.63       8.27 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U12/Y (OAI32X2M)      0.93       9.20 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/D (DFFRX1M)
                                                          0.00       9.20 r
  data arrival time                                                  9.20

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[2]/CK (DFFRX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.38    8679.97
  data required time                                              8679.97
  --------------------------------------------------------------------------
  data required time                                              8679.97
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.77


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       4.32 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       4.69 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       5.62 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       5.98 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       6.91 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U5/Y (INVX2M)         0.73       7.64 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U17/Y (NAND3X2M)      0.63       8.27 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U16/Y (OAI22X1M)      0.85       9.12 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/D (DFFRX4M)
                                                          0.00       9.12 r
  data arrival time                                                  9.12

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[1]/CK (DFFRX4M)
                                                          0.00    8680.36 r
  library setup time                                     -0.36    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.88


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       4.32 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       4.69 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       5.62 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       5.98 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       6.91 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U14/Y (OAI32X2M)      1.05       7.97 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/D (DFFRX4M)
                                                          0.00       7.97 r
  data arrival time                                                  7.97

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/P_Counter_reg[0]/CK (DFFRX4M)
                                                          0.00    8680.36 r
  library setup time                                     -0.37    8679.98
  data required time                                              8679.98
  --------------------------------------------------------------------------
  data required time                                              8679.98
  data arrival time                                                 -7.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.01


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       4.32 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       4.69 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       5.62 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       5.98 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       6.91 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U34/Y (AO22X1M)       0.86       7.77 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/D (DFFRQX1M)
                                                          0.00       7.77 f
  data arrival time                                                  7.77

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[7]/CK (DFFRQX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.18    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -7.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.41


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       4.32 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       4.69 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       5.62 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       5.98 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       6.91 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U30/Y (OAI2BB1X2M)
                                                          0.60       7.51 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/D (DFFRQX1M)
                                                          0.00       7.51 f
  data arrival time                                                  7.51

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[6]/CK (DFFRQX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.18    8680.17
  data required time                                              8680.17
  --------------------------------------------------------------------------
  data required time                                              8680.17
  data arrival time                                                 -7.51
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.66


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       4.32 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       4.69 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       5.62 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       5.98 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       6.91 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U28/Y (OAI2BB1X2M)
                                                          0.60       7.51 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/D (DFFRQX1M)
                                                          0.00       7.51 f
  data arrival time                                                  7.51

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[5]/CK (DFFRQX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.18    8680.17
  data required time                                              8680.17
  --------------------------------------------------------------------------
  data required time                                              8680.17
  data arrival time                                                 -7.51
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.66


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       4.32 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       4.69 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       5.62 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       5.98 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       6.91 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U26/Y (OAI2BB1X2M)
                                                          0.60       7.51 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/D (DFFRQX1M)
                                                          0.00       7.51 f
  data arrival time                                                  7.51

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[4]/CK (DFFRQX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.18    8680.17
  data required time                                              8680.17
  --------------------------------------------------------------------------
  data required time                                              8680.17
  data arrival time                                                 -7.51
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.66


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       4.32 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       4.69 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       5.62 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       5.98 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       6.91 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U24/Y (OAI2BB1X2M)
                                                          0.60       7.51 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/D (DFFRQX1M)
                                                          0.00       7.51 f
  data arrival time                                                  7.51

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[3]/CK (DFFRQX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.18    8680.17
  data required time                                              8680.17
  --------------------------------------------------------------------------
  data required time                                              8680.17
  data arrival time                                                 -7.51
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.66


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       4.32 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       4.69 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       5.62 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       5.98 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       6.91 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U22/Y (OAI2BB1X2M)
                                                          0.60       7.51 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/D (DFFRQX1M)
                                                          0.00       7.51 f
  data arrival time                                                  7.51

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[2]/CK (DFFRQX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.18    8680.17
  data required time                                              8680.17
  --------------------------------------------------------------------------
  data required time                                              8680.17
  data arrival time                                                 -7.51
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.66


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       4.32 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       4.69 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       5.62 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       5.98 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       6.91 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U20/Y (OAI2BB1X2M)
                                                          0.60       7.51 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/D (DFFRQX1M)
                                                          0.00       7.51 f
  data arrival time                                                  7.51

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[1]/CK (DFFRQX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.18    8680.17
  data required time                                              8680.17
  --------------------------------------------------------------------------
  data required time                                              8680.17
  data arrival time                                                 -7.51
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.66


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       4.32 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       4.69 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       5.62 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       5.98 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       6.91 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U32/Y (OAI2BB1X2M)
                                                          0.56       7.47 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/D (DFFRX4M)
                                                          0.00       7.47 f
  data arrival time                                                  7.47

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/CK (DFFRX4M)
                                                          0.00    8680.36 r
  library setup time                                     -0.20    8680.16
  data required time                                              8680.16
  --------------------------------------------------------------------------
  data required time                                              8680.16
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.69


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Data_Valid (UART_Serial)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U15/Y (NAND2BX4M)     0.66       4.32 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U3/Y (NAND2X2M)       0.36       4.69 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U9/Y (INVX4M)         0.93       5.62 r
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U8/Y (NOR2X2M)        0.36       5.98 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U4/Y (CLKBUFX6M)      0.94       6.91 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/U18/Y (OAI2BB1X2M)
                                                          0.56       7.47 f
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/D (DFFRQX1M)
                                                          0.00       7.47 f
  data arrival time                                                  7.47

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Serial_DUT/Temp_Reg_reg[0]/CK (DFFRQX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.18    8680.17
  data required time                                              8680.17
  --------------------------------------------------------------------------
  data required time                                              8680.17
  data arrival time                                                 -7.47
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.71


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U3_FIFO/U4/rptr_reg_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.39       2.19 f
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.59       2.78 f
  U3_FIFO/U4/U6/Y (OAI21X4M)                              0.79       3.56 r
  U3_FIFO/U4/U23/Y (NAND3X2M)                             0.94       4.50 f
  U3_FIFO/U4/U21/Y (INVX2M)                               0.48       4.99 r
  U3_FIFO/U4/U20/Y (AOI32X1M)                             0.60       5.58 f
  U3_FIFO/U4/U19/Y (INVX2M)                               0.41       6.00 r
  U3_FIFO/U4/rptr_reg_reg[3]/D (DFFRQX4M)                 0.00       6.00 r
  data arrival time                                                  6.00

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U3_FIFO/U4/rptr_reg_reg[3]/CK (DFFRQX4M)                0.00    8680.36 r
  library setup time                                     -0.34    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -6.00
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.02


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_Valid (UART_Parity_calc)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U5/Y (NOR2BX2M)
                                                          0.36       4.03 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U4/Y (CLKBUFX8M)
                                                          0.89       4.92 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U7/Y (AO2B2X2M)
                                                          0.69       5.61 r
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/D (DFFRQX1M)
                                                          0.00       5.61 r
  data arrival time                                                  5.61

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[1]/CK (DFFRQX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.35    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -5.61
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.40


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_Valid (UART_Parity_calc)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U5/Y (NOR2BX2M)
                                                          0.36       4.03 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U4/Y (CLKBUFX8M)
                                                          0.89       4.92 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U6/Y (AO2B2X2M)
                                                          0.69       5.61 r
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/D (DFFRQX1M)
                                                          0.00       5.61 r
  data arrival time                                                  5.61

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[0]/CK (DFFRQX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.35    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -5.61
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.40


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_Valid (UART_Parity_calc)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U5/Y (NOR2BX2M)
                                                          0.36       4.03 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U4/Y (CLKBUFX8M)
                                                          0.89       4.92 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U8/Y (AO2B2X2M)
                                                          0.69       5.61 r
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/D (DFFRQX1M)
                                                          0.00       5.61 r
  data arrival time                                                  5.61

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[2]/CK (DFFRQX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.35    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -5.61
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.40


  Startpoint: U3_FIFO/U4/rptr_reg_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U3_FIFO/U4/rptr_reg_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U3_FIFO/U4/rptr_reg_reg[1]/Q (DFFRQX4M)                 0.98       0.98 r
  U3_FIFO/U4/U8/Y (CLKXOR2X2M)                            0.82       1.80 f
  U3_FIFO/U4/U13/Y (XNOR2X2M)                             0.48       2.28 r
  U3_FIFO/U4/U11/Y (AND4X2M)                              0.82       3.09 r
  U3_FIFO/U4/rempty (FIFO_RD)                             0.00       3.09 r
  U3_FIFO/EMPTY (ASYNC_FIFO_DATA_WIDTH8_ADD_WIDTH4)       0.00       3.09 r
  U6/Y (INVX2M)                                           0.57       3.66 f
  U9_UART_TOP/TX_IN_V (UART_DATA_WIDTH8)                  0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Data_Valid_M (UART_TOP)          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_Valid (UART_Parity_calc)
                                                          0.00       3.66 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U5/Y (NOR2BX2M)
                                                          0.36       4.03 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U4/Y (CLKBUFX8M)
                                                          0.89       4.92 f
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/U9/Y (AO2B2X2M)
                                                          0.69       5.61 r
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/D (DFFRQX1M)
                                                          0.00       5.61 r
  data arrival time                                                  5.61

  clock TX_CLK (rise edge)                             8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.20    8680.36
  U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/Data_draft_reg[3]/CK (DFFRQX1M)
                                                          0.00    8680.36 r
  library setup time                                     -0.35    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -5.61
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.40


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (DFFRX4M)           0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/QN (DFFRX4M)           0.86       0.86 r
  U8_CLK_DIV_RX/U12/Y (CLKXOR2X2M)                        0.51       1.37 f
  U8_CLK_DIV_RX/U26/Y (NOR2X2M)                           0.49       1.86 r
  U8_CLK_DIV_RX/U24/Y (NAND4X2M)                          0.85       2.71 f
  U8_CLK_DIV_RX/U11/Y (NOR3X4M)                           0.93       3.64 r
  U8_CLK_DIV_RX/U10/Y (INVX2M)                            0.38       4.02 f
  U8_CLK_DIV_RX/U14/Y (OAI211X8M)                         0.41       4.44 r
  U8_CLK_DIV_RX/U8/Y (NOR2X2M)                            0.44       4.88 f
  U8_CLK_DIV_RX/U21/Y (AOI2BB1X2M)                        0.85       5.73 r
  U8_CLK_DIV_RX/U20/Y (NOR2BX2M)                          0.56       6.29 r
  U8_CLK_DIV_RX/U7/Y (OAI32X2M)                           0.35       6.64 f
  U8_CLK_DIV_RX/cyc_counter_reg[3]/D (DFFRX2M)            0.00       6.64 f
  data arrival time                                                  6.64

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U8_CLK_DIV_RX/cyc_counter_reg[3]/CK (DFFRX2M)           0.00     271.07 r
  library setup time                                     -0.21     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -6.64
  --------------------------------------------------------------------------
  slack (MET)                                                      264.21


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/output_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (DFFRX2M)            1.17       1.17 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.53       1.70 f
  U6_CLK_DIV_TX/U17/Y (NOR3X2M)                           0.73       2.43 r
  U6_CLK_DIV_TX/U16/Y (NAND4X2M)                          0.83       3.26 f
  U6_CLK_DIV_TX/U15/Y (NOR3X4M)                           0.88       4.14 r
  U6_CLK_DIV_TX/U47/Y (CLKINVX1M)                         0.57       4.71 f
  U6_CLK_DIV_TX/U28/Y (OAI211X1M)                         0.50       5.20 r
  U6_CLK_DIV_TX/U27/Y (CLKBUFX6M)                         0.87       6.07 r
  U6_CLK_DIV_TX/U38/Y (CLKXOR2X2M)                        0.45       6.52 r
  U6_CLK_DIV_TX/output_clk_reg/D (DFFRX1M)                0.00       6.52 r
  data arrival time                                                  6.52

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/output_clk_reg/CK (DFFRX1M)               0.00     271.07 r
  library setup time                                     -0.28     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -6.52
  --------------------------------------------------------------------------
  slack (MET)                                                      264.27


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (DFFRX2M)            1.17       1.17 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.53       1.70 f
  U6_CLK_DIV_TX/U17/Y (NOR3X2M)                           0.73       2.43 r
  U6_CLK_DIV_TX/U16/Y (NAND4X2M)                          0.83       3.26 f
  U6_CLK_DIV_TX/U15/Y (NOR3X4M)                           0.88       4.14 r
  U6_CLK_DIV_TX/U47/Y (CLKINVX1M)                         0.57       4.71 f
  U6_CLK_DIV_TX/U28/Y (OAI211X1M)                         0.50       5.20 r
  U6_CLK_DIV_TX/U27/Y (CLKBUFX6M)                         0.87       6.07 r
  U6_CLK_DIV_TX/U46/Y (NOR2BX1M)                          0.43       6.50 f
  U6_CLK_DIV_TX/cyc_counter_reg[0]/D (DFFRX2M)            0.00       6.50 f
  data arrival time                                                  6.50

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (DFFRX2M)           0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.50
  --------------------------------------------------------------------------
  slack (MET)                                                      264.35


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (DFFRX2M)            1.17       1.17 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.53       1.70 f
  U6_CLK_DIV_TX/U17/Y (NOR3X2M)                           0.73       2.43 r
  U6_CLK_DIV_TX/U16/Y (NAND4X2M)                          0.83       3.26 f
  U6_CLK_DIV_TX/U15/Y (NOR3X4M)                           0.88       4.14 r
  U6_CLK_DIV_TX/U47/Y (CLKINVX1M)                         0.57       4.71 f
  U6_CLK_DIV_TX/U28/Y (OAI211X1M)                         0.50       5.20 r
  U6_CLK_DIV_TX/U27/Y (CLKBUFX6M)                         0.87       6.07 r
  U6_CLK_DIV_TX/U42/Y (NOR2BX1M)                          0.43       6.50 f
  U6_CLK_DIV_TX/cyc_counter_reg[4]/D (DFFRX2M)            0.00       6.50 f
  data arrival time                                                  6.50

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[4]/CK (DFFRX2M)           0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.50
  --------------------------------------------------------------------------
  slack (MET)                                                      264.35


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (DFFRX2M)            1.17       1.17 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.53       1.70 f
  U6_CLK_DIV_TX/U17/Y (NOR3X2M)                           0.73       2.43 r
  U6_CLK_DIV_TX/U16/Y (NAND4X2M)                          0.83       3.26 f
  U6_CLK_DIV_TX/U15/Y (NOR3X4M)                           0.88       4.14 r
  U6_CLK_DIV_TX/U47/Y (CLKINVX1M)                         0.57       4.71 f
  U6_CLK_DIV_TX/U28/Y (OAI211X1M)                         0.50       5.20 r
  U6_CLK_DIV_TX/U27/Y (CLKBUFX6M)                         0.87       6.07 r
  U6_CLK_DIV_TX/U43/Y (NOR2BX1M)                          0.43       6.50 f
  U6_CLK_DIV_TX/cyc_counter_reg[3]/D (DFFRX2M)            0.00       6.50 f
  data arrival time                                                  6.50

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[3]/CK (DFFRX2M)           0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.50
  --------------------------------------------------------------------------
  slack (MET)                                                      264.35


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (DFFRX2M)            1.17       1.17 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.53       1.70 f
  U6_CLK_DIV_TX/U17/Y (NOR3X2M)                           0.73       2.43 r
  U6_CLK_DIV_TX/U16/Y (NAND4X2M)                          0.83       3.26 f
  U6_CLK_DIV_TX/U15/Y (NOR3X4M)                           0.88       4.14 r
  U6_CLK_DIV_TX/U47/Y (CLKINVX1M)                         0.57       4.71 f
  U6_CLK_DIV_TX/U28/Y (OAI211X1M)                         0.50       5.20 r
  U6_CLK_DIV_TX/U27/Y (CLKBUFX6M)                         0.87       6.07 r
  U6_CLK_DIV_TX/U45/Y (NOR2BX1M)                          0.43       6.50 f
  U6_CLK_DIV_TX/cyc_counter_reg[1]/D (DFFRX2M)            0.00       6.50 f
  data arrival time                                                  6.50

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[1]/CK (DFFRX2M)           0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.50
  --------------------------------------------------------------------------
  slack (MET)                                                      264.35


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (DFFRX2M)            1.17       1.17 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.53       1.70 f
  U6_CLK_DIV_TX/U17/Y (NOR3X2M)                           0.73       2.43 r
  U6_CLK_DIV_TX/U16/Y (NAND4X2M)                          0.83       3.26 f
  U6_CLK_DIV_TX/U15/Y (NOR3X4M)                           0.88       4.14 r
  U6_CLK_DIV_TX/U47/Y (CLKINVX1M)                         0.57       4.71 f
  U6_CLK_DIV_TX/U28/Y (OAI211X1M)                         0.50       5.20 r
  U6_CLK_DIV_TX/U27/Y (CLKBUFX6M)                         0.87       6.07 r
  U6_CLK_DIV_TX/U40/Y (NOR2BX1M)                          0.43       6.50 f
  U6_CLK_DIV_TX/cyc_counter_reg[6]/D (DFFRX2M)            0.00       6.50 f
  data arrival time                                                  6.50

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[6]/CK (DFFRX2M)           0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.50
  --------------------------------------------------------------------------
  slack (MET)                                                      264.35


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (DFFRX2M)            1.17       1.17 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.53       1.70 f
  U6_CLK_DIV_TX/U17/Y (NOR3X2M)                           0.73       2.43 r
  U6_CLK_DIV_TX/U16/Y (NAND4X2M)                          0.83       3.26 f
  U6_CLK_DIV_TX/U15/Y (NOR3X4M)                           0.88       4.14 r
  U6_CLK_DIV_TX/U47/Y (CLKINVX1M)                         0.57       4.71 f
  U6_CLK_DIV_TX/U28/Y (OAI211X1M)                         0.50       5.20 r
  U6_CLK_DIV_TX/U27/Y (CLKBUFX6M)                         0.87       6.07 r
  U6_CLK_DIV_TX/U41/Y (NOR2BX1M)                          0.43       6.50 f
  U6_CLK_DIV_TX/cyc_counter_reg[5]/D (DFFRX2M)            0.00       6.50 f
  data arrival time                                                  6.50

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[5]/CK (DFFRX2M)           0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.50
  --------------------------------------------------------------------------
  slack (MET)                                                      264.35


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (DFFRX2M)            1.17       1.17 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.53       1.70 f
  U6_CLK_DIV_TX/U17/Y (NOR3X2M)                           0.73       2.43 r
  U6_CLK_DIV_TX/U16/Y (NAND4X2M)                          0.83       3.26 f
  U6_CLK_DIV_TX/U15/Y (NOR3X4M)                           0.88       4.14 r
  U6_CLK_DIV_TX/U47/Y (CLKINVX1M)                         0.57       4.71 f
  U6_CLK_DIV_TX/U28/Y (OAI211X1M)                         0.50       5.20 r
  U6_CLK_DIV_TX/U27/Y (CLKBUFX6M)                         0.87       6.07 r
  U6_CLK_DIV_TX/U44/Y (NOR2BX1M)                          0.43       6.50 f
  U6_CLK_DIV_TX/cyc_counter_reg[2]/D (DFFRX2M)            0.00       6.50 f
  data arrival time                                                  6.50

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[2]/CK (DFFRX2M)           0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.50
  --------------------------------------------------------------------------
  slack (MET)                                                      264.35


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/cyc_counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (DFFRX2M)            1.17       1.17 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.53       1.70 f
  U6_CLK_DIV_TX/U17/Y (NOR3X2M)                           0.73       2.43 r
  U6_CLK_DIV_TX/U16/Y (NAND4X2M)                          0.83       3.26 f
  U6_CLK_DIV_TX/U15/Y (NOR3X4M)                           0.88       4.14 r
  U6_CLK_DIV_TX/U47/Y (CLKINVX1M)                         0.57       4.71 f
  U6_CLK_DIV_TX/U28/Y (OAI211X1M)                         0.50       5.20 r
  U6_CLK_DIV_TX/U27/Y (CLKBUFX6M)                         0.87       6.07 r
  U6_CLK_DIV_TX/U39/Y (NOR2BX1M)                          0.43       6.50 f
  U6_CLK_DIV_TX/cyc_counter_reg[7]/D (DFFRX2M)            0.00       6.50 f
  data arrival time                                                  6.50

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/cyc_counter_reg[7]/CK (DFFRX2M)           0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -6.50
  --------------------------------------------------------------------------
  slack (MET)                                                      264.35


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (DFFRX4M)           0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/QN (DFFRX4M)           0.86       0.86 r
  U8_CLK_DIV_RX/U12/Y (CLKXOR2X2M)                        0.51       1.37 f
  U8_CLK_DIV_RX/U26/Y (NOR2X2M)                           0.49       1.86 r
  U8_CLK_DIV_RX/U24/Y (NAND4X2M)                          0.85       2.71 f
  U8_CLK_DIV_RX/U11/Y (NOR3X4M)                           0.93       3.64 r
  U8_CLK_DIV_RX/U10/Y (INVX2M)                            0.38       4.02 f
  U8_CLK_DIV_RX/U14/Y (OAI211X8M)                         0.41       4.44 r
  U8_CLK_DIV_RX/U8/Y (NOR2X2M)                            0.44       4.88 f
  U8_CLK_DIV_RX/U21/Y (AOI2BB1X2M)                        0.85       5.73 r
  U8_CLK_DIV_RX/U22/Y (OAI22X1M)                          0.59       6.32 f
  U8_CLK_DIV_RX/cyc_counter_reg[2]/D (DFFRX4M)            0.00       6.32 f
  data arrival time                                                  6.32

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (DFFRX4M)           0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      264.49


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/output_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (DFFRX4M)           0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/QN (DFFRX4M)           0.86       0.86 r
  U8_CLK_DIV_RX/U12/Y (CLKXOR2X2M)                        0.51       1.37 f
  U8_CLK_DIV_RX/U26/Y (NOR2X2M)                           0.49       1.86 r
  U8_CLK_DIV_RX/U24/Y (NAND4X2M)                          0.85       2.71 f
  U8_CLK_DIV_RX/U11/Y (NOR3X4M)                           0.93       3.64 r
  U8_CLK_DIV_RX/U10/Y (INVX2M)                            0.38       4.02 f
  U8_CLK_DIV_RX/U14/Y (OAI211X8M)                         0.41       4.44 r
  U8_CLK_DIV_RX/U23/Y (CLKXOR2X2M)                        0.45       4.88 r
  U8_CLK_DIV_RX/output_clk_reg/D (DFFRX1M)                0.00       4.88 r
  data arrival time                                                  4.88

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U8_CLK_DIV_RX/output_clk_reg/CK (DFFRX1M)               0.00     271.07 r
  library setup time                                     -0.28     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -4.88
  --------------------------------------------------------------------------
  slack (MET)                                                      265.91


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (DFFRX4M)           0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/QN (DFFRX4M)           0.86       0.86 r
  U8_CLK_DIV_RX/U12/Y (CLKXOR2X2M)                        0.51       1.37 f
  U8_CLK_DIV_RX/U26/Y (NOR2X2M)                           0.49       1.86 r
  U8_CLK_DIV_RX/U24/Y (NAND4X2M)                          0.85       2.71 f
  U8_CLK_DIV_RX/U11/Y (NOR3X4M)                           0.93       3.64 r
  U8_CLK_DIV_RX/U10/Y (INVX2M)                            0.38       4.02 f
  U8_CLK_DIV_RX/U14/Y (OAI211X8M)                         0.41       4.44 r
  U8_CLK_DIV_RX/U8/Y (NOR2X2M)                            0.44       4.88 f
  U8_CLK_DIV_RX/cyc_counter_reg[0]/D (DFFRQX4M)           0.00       4.88 f
  data arrival time                                                  4.88

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U8_CLK_DIV_RX/cyc_counter_reg[0]/CK (DFFRQX4M)          0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -4.88
  --------------------------------------------------------------------------
  slack (MET)                                                      265.97


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/cyc_counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (DFFRX4M)           0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/QN (DFFRX4M)           0.86       0.86 r
  U8_CLK_DIV_RX/U12/Y (CLKXOR2X2M)                        0.51       1.37 f
  U8_CLK_DIV_RX/U26/Y (NOR2X2M)                           0.49       1.86 r
  U8_CLK_DIV_RX/U24/Y (NAND4X2M)                          0.85       2.71 f
  U8_CLK_DIV_RX/U11/Y (NOR3X4M)                           0.93       3.64 r
  U8_CLK_DIV_RX/U10/Y (INVX2M)                            0.38       4.02 f
  U8_CLK_DIV_RX/U14/Y (OAI211X8M)                         0.41       4.44 r
  U8_CLK_DIV_RX/U32/Y (NOR2X2M)                           0.31       4.75 f
  U8_CLK_DIV_RX/cyc_counter_reg[1]/D (DFFRQX4M)           0.00       4.75 f
  data arrival time                                                  4.75

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U8_CLK_DIV_RX/cyc_counter_reg[1]/CK (DFFRQX4M)          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -4.75
  --------------------------------------------------------------------------
  slack (MET)                                                      266.12


  Startpoint: U6_CLK_DIV_TX/cyc_counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U6_CLK_DIV_TX/x_flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U6_CLK_DIV_TX/cyc_counter_reg[0]/CK (DFFRX2M)           0.00       0.00 r
  U6_CLK_DIV_TX/cyc_counter_reg[0]/Q (DFFRX2M)            1.17       1.17 r
  U6_CLK_DIV_TX/U54/Y (CLKXOR2X2M)                        0.53       1.70 f
  U6_CLK_DIV_TX/U17/Y (NOR3X2M)                           0.73       2.43 r
  U6_CLK_DIV_TX/U16/Y (NAND4X2M)                          0.83       3.26 f
  U6_CLK_DIV_TX/U15/Y (NOR3X4M)                           0.88       4.14 r
  U6_CLK_DIV_TX/U37/Y (OAI21X1M)                          0.51       4.64 f
  U6_CLK_DIV_TX/x_flag_reg/D (DFFRX2M)                    0.00       4.64 f
  data arrival time                                                  4.64

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U6_CLK_DIV_TX/x_flag_reg/CK (DFFRX2M)                   0.00     271.07 r
  library setup time                                     -0.24     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -4.64
  --------------------------------------------------------------------------
  slack (MET)                                                      266.18


  Startpoint: U8_CLK_DIV_RX/cyc_counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U8_CLK_DIV_RX/x_flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U8_CLK_DIV_RX/cyc_counter_reg[2]/CK (DFFRX4M)           0.00       0.00 r
  U8_CLK_DIV_RX/cyc_counter_reg[2]/QN (DFFRX4M)           0.86       0.86 r
  U8_CLK_DIV_RX/U12/Y (CLKXOR2X2M)                        0.51       1.37 f
  U8_CLK_DIV_RX/U26/Y (NOR2X2M)                           0.49       1.86 r
  U8_CLK_DIV_RX/U24/Y (NAND4X2M)                          0.85       2.71 f
  U8_CLK_DIV_RX/U11/Y (NOR3X4M)                           0.93       3.64 r
  U8_CLK_DIV_RX/U16/Y (OAI21X2M)                          0.37       4.00 f
  U8_CLK_DIV_RX/x_flag_reg/D (DFFRX1M)                    0.00       4.00 f
  data arrival time                                                  4.00

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U8_CLK_DIV_RX/x_flag_reg/CK (DFFRX1M)                   0.00     271.07 r
  library setup time                                     -0.21     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -4.00
  --------------------------------------------------------------------------
  slack (MET)                                                      266.85


  Startpoint: U1_RST_SYNC2/RST_REG_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U1_RST_SYNC2/RST_REG_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC2/RST_REG_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U1_RST_SYNC2/RST_REG_reg[0]/Q (DFFRQX2M)                0.53       0.53 r
  U1_RST_SYNC2/RST_REG_reg[1]/D (DFFRQX2M)                0.00       0.53 r
  data arrival time                                                  0.53

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_RST_SYNC2/RST_REG_reg[1]/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                      270.21


1
