#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_000001eb5673a730 .scope module, "single_port_ram_tb" "single_port_ram_tb" 2 3;
 .timescale 0 0;
v000001eb56646c70_0 .var "addr", 5 0;
v000001eb566448b0_0 .var "clk", 0 0;
v000001eb56644950_0 .var "data", 7 0;
v000001eb566449f0_0 .net "q", 7 0, L_000001eb5664ae50;  1 drivers
v000001eb56644a90_0 .var "we", 0 0;
S_000001eb56646900 .scope module, "single_port_ram" "single_port_ram" 2 11, 3 2 0, S_000001eb5673a730;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 8 "q";
L_000001eb5664ae50 .functor BUFZ 8, L_000001eb56644b30, C4<00000000>, C4<00000000>, C4<00000000>;
v000001eb566134f0_0 .net *"_ivl_0", 7 0, L_000001eb56644b30;  1 drivers
v000001eb56613120_0 .net "addr", 5 0, v000001eb56646c70_0;  1 drivers
v000001eb5673bce0_0 .var "addr_reg", 7 0;
v000001eb5673a8c0_0 .net "clk", 0 0, v000001eb566448b0_0;  1 drivers
v000001eb5673a960_0 .net "data", 7 0, v000001eb56644950_0;  1 drivers
v000001eb56646a90_0 .net "q", 7 0, L_000001eb5664ae50;  alias, 1 drivers
v000001eb56646b30 .array "ram", 0 63, 7 0;
v000001eb56646bd0_0 .net "we", 0 0, v000001eb56644a90_0;  1 drivers
E_000001eb5664a0a0 .event posedge, v000001eb5673a8c0_0;
L_000001eb56644b30 .array/port v000001eb56646b30, v000001eb5673bce0_0;
    .scope S_000001eb56646900;
T_0 ;
    %wait E_000001eb5664a0a0;
    %load/vec4 v000001eb56646bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001eb5673a960_0;
    %load/vec4 v000001eb56613120_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eb56646b30, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001eb56613120_0;
    %pad/u 8;
    %assign/vec4 v000001eb5673bce0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001eb5673a730;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb566448b0_0, 0, 1;
T_1.0 ;
    %delay 50, 0;
    %load/vec4 v000001eb566448b0_0;
    %inv;
    %store/vec4 v000001eb566448b0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001eb5673a730;
T_2 ;
    %vpi_call 2 29 "$dumpfile", "single_port_ram_tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001eb5673a730 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001eb5673a730;
T_3 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001eb56644950_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001eb56646c70_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eb56644a90_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001eb56644950_0, 0, 8;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001eb56646c70_0, 0, 6;
    %delay 100, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000001eb56644950_0, 0, 8;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001eb56646c70_0, 0, 6;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eb56644a90_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001eb56646c70_0, 0, 6;
    %delay 100, 0;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001eb56646c70_0, 0, 6;
    %delay 100, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001eb56646c70_0, 0, 6;
    %delay 100, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "singlePortRAMWAVE_tb.v";
    "./singlePortRAMWAVE.v";
