===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.2376 seconds

  ----Wall Time----  ----Name----
    4.2648 ( 12.5%)  FIR Parser
   16.2098 ( 47.3%)  'firrtl.circuit' Pipeline
    1.5024 (  4.4%)    'firrtl.module' Pipeline
    1.3526 (  4.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1498 (  0.4%)      LowerCHIRRTL
    0.1018 (  0.3%)    InferWidths
    0.7281 (  2.1%)    InferResets
    0.0235 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.7219 (  2.1%)    LowerFIRRTLTypes
    6.9896 ( 20.4%)    'firrtl.module' Pipeline
    0.9466 (  2.8%)      ExpandWhens
    6.0430 ( 17.7%)      Canonicalizer
    0.4317 (  1.3%)    Inliner
    1.2167 (  3.6%)    IMConstProp
    0.0338 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.5175 ( 13.2%)    'firrtl.module' Pipeline
    4.5175 ( 13.2%)      Canonicalizer
    2.7016 (  7.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.7446 ( 22.6%)  'hw.module' Pipeline
    0.0846 (  0.2%)    HWCleanup
    1.1478 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.4219 ( 18.8%)    Canonicalizer
    0.0902 (  0.3%)    HWLegalizeModules
    0.3922 (  1.1%)  HWLegalizeNames
    0.9264 (  2.7%)  'hw.module' Pipeline
    0.9264 (  2.7%)    PrettifyVerilog
    1.9964 (  5.8%)  ExportVerilog emission
    0.0017 (  0.0%)  Rest
   34.2376 (100.0%)  Total

{
  totalTime: 34.264,
  maxMemory: 597323776
}
