
*** Running vivado
    with args -log pong_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pong_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pong_top.tcl -notrace
Command: synth_design -top pong_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25832 
WARNING: [Synth 8-2611] redeclaration of ansi port clkDiv is not allowed [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/clockDiv.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port segments is not allowed [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/hexTo7Segment.v:28]
WARNING: [Synth 8-2611] redeclaration of ansi port p1up is not allowed [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/uart.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port p1down is not allowed [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/uart.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port p2up is not allowed [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/uart.v:34]
WARNING: [Synth 8-2611] redeclaration of ansi port p2down is not allowed [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/uart.v:34]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 392.316 ; gain = 114.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pong_top' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/pong_top.v:12]
	Parameter newgame bound to: 2'b00 
	Parameter play bound to: 2'b01 
	Parameter newball bound to: 2'b10 
	Parameter over bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (1#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/vga_controller.v:21]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HMAX bound to: 799 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VMAX bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (2#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/vga_controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'pong_text' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/pong_text.v:13]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/ascii_rom.v:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/ascii_rom.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (3#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/ascii_rom.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pong_text' (4#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/pong_text.v:13]
WARNING: [Synth 8-689] width (4) of port connection 'text_on' does not match port width (2) of module 'pong_text' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/pong_top.v:74]
INFO: [Synth 8-6157] synthesizing module 'pong_graph' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/pong_graph.v:12]
	Parameter X_MAX bound to: 639 - type: integer 
	Parameter Y_MAX bound to: 479 - type: integer 
	Parameter T_WALL_T bound to: 64 - type: integer 
	Parameter T_WALL_B bound to: 71 - type: integer 
	Parameter B_WALL_T bound to: 472 - type: integer 
	Parameter B_WALL_B bound to: 479 - type: integer 
	Parameter X_PAD2_L bound to: 600 - type: integer 
	Parameter X_PAD2_R bound to: 603 - type: integer 
	Parameter PAD_HEIGHT bound to: 72 - type: integer 
	Parameter PAD_VELOCITY bound to: 3 - type: integer 
	Parameter X_PAD1_L bound to: 32 - type: integer 
	Parameter X_PAD1_R bound to: 35 - type: integer 
	Parameter BALL_SIZE bound to: 8 - type: integer 
	Parameter BALL_VELOCITY_POS bound to: 2 - type: integer 
	Parameter BALL_VELOCITY_NEG bound to: -2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pong_graph' (5#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/pong_graph.v:12]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/timer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'timer' (6#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/timer.v:12]
INFO: [Synth 8-6157] synthesizing module 'm100_counter' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/m100_counter.v:12]
WARNING: [Synth 8-6090] variable 'dig0_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/m100_counter.v:40]
WARNING: [Synth 8-6090] variable 'dig1_next' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/m100_counter.v:41]
INFO: [Synth 8-6155] done synthesizing module 'm100_counter' (7#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/m100_counter.v:12]
WARNING: [Synth 8-689] width (4) of port connection 'dig0' does not match port width (1) of module 'm100_counter' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/pong_top.v:107]
WARNING: [Synth 8-689] width (4) of port connection 'dig1' does not match port width (1) of module 'm100_counter' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/pong_top.v:108]
WARNING: [Synth 8-689] width (4) of port connection 'dig0' does not match port width (1) of module 'm100_counter' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/pong_top.v:115]
WARNING: [Synth 8-689] width (4) of port connection 'dig1' does not match port width (1) of module 'm100_counter' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/pong_top.v:116]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/hexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (8#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/hexTo7Segment.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/quadSevenSeg.v:65]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (9#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/uart.v:22]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/baudrate_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (10#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/baudrate_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/uart_rx.v:45]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (11#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/uart_tx.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/uart_tx.v:49]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (12#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/uart_tx.v:22]
INFO: [Synth 8-6155] done synthesizing module 'uart' (13#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/uart.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pong_top' (14#1) [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/sources_1/new/pong_top.v:12]
WARNING: [Synth 8-3331] design pong_text has unconnected port ball[1]
WARNING: [Synth 8-3331] design pong_text has unconnected port ball[0]
WARNING: [Synth 8-3331] design pong_text has unconnected port x[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 434.176 ; gain = 155.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 434.176 ; gain = 155.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 434.176 ; gain = 155.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pong_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pong_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/const_pong2.xdc]
Finished Parsing XDC File [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/const_pong2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.srcs/constrs_1/new/const_pong2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pong_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pong_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.406 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 775.422 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 775.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 775.422 ; gain = 497.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 775.422 ; gain = 497.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 775.422 ; gain = 497.121
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "w_25MHz" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v_count_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "x_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y_delta_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig1_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "receiving0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sending0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p1up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p1down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p2up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p2down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'pong_top'
INFO: [Synth 8-5544] ROM "d_clr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gra_still" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_clr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gra_still" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 newgame |                               00 |                               00
                    play |                               01 |                               01
                    over |                               10 |                               11
                 newball |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'pong_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 775.422 ; gain = 497.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 35    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	  64 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	  10 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pong_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ascii_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module pong_text 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	  64 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module pong_graph 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 6     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 6     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module m100_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module quadSevenSeg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module baudrate_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
Module uart 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "vga_unit/w_25MHz" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_unit1/dig1_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_unit2/dig1_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vga_unit/v_count_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/receiver/receiving0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/receiver/data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/transmitter/sending0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/transmitter/bit_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/p1up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/p1down" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/p2up" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart/p2down" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design pong_top has port dp driven by constant 0
INFO: [Synth 8-3886] merging instance 'graph_unit/x_delta_reg_reg[3]' (FDCE) to 'graph_unit/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_unit/x_delta_reg_reg[4]' (FDCE) to 'graph_unit/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_unit/x_delta_reg_reg[5]' (FDCE) to 'graph_unit/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_unit/x_delta_reg_reg[6]' (FDCE) to 'graph_unit/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_unit/x_delta_reg_reg[7]' (FDCE) to 'graph_unit/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_unit/x_delta_reg_reg[8]' (FDCE) to 'graph_unit/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_unit/x_delta_reg_reg[9]' (FDCE) to 'graph_unit/x_delta_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graph_unit/x_delta_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\graph_unit/x_delta_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\graph_unit/y_delta_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\graph_unit/y_delta_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'graph_unit/y_delta_reg_reg[2]' (FDCE) to 'graph_unit/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_unit/y_delta_reg_reg[3]' (FDCE) to 'graph_unit/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_unit/y_delta_reg_reg[4]' (FDCE) to 'graph_unit/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_unit/y_delta_reg_reg[5]' (FDCE) to 'graph_unit/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_unit/y_delta_reg_reg[6]' (FDCE) to 'graph_unit/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_unit/y_delta_reg_reg[7]' (FDCE) to 'graph_unit/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'graph_unit/y_delta_reg_reg[8]' (FDCE) to 'graph_unit/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[0]' (FDCE) to 'rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[1]' (FDCE) to 'rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[2]' (FDCE) to 'rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[4]' (FDCE) to 'rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[5]' (FDCE) to 'rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[6]' (FDCE) to 'rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[8]' (FDCE) to 'rgb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[9]' (FDCE) to 'rgb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[10]' (FDCE) to 'rgb_reg_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 775.422 ; gain = 497.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------------------+---------------+----------------+
|Module Name | RTL Object                        | Depth x Width | Implemented As | 
+------------+-----------------------------------+---------------+----------------+
|pong_top    | text_unit/ascii_unit/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+-----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/text_unit/ascii_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 775.422 ; gain = 497.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 821.273 ; gain = 542.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance text_unit/ascii_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 822.293 ; gain = 543.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 822.293 ; gain = 543.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 822.293 ; gain = 543.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 822.293 ; gain = 543.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 822.293 ; gain = 543.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 822.293 ; gain = 543.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 822.293 ; gain = 543.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    52|
|3     |LUT1     |    30|
|4     |LUT2     |    55|
|5     |LUT3     |    48|
|6     |LUT4     |   129|
|7     |LUT5     |    75|
|8     |LUT6     |   116|
|9     |MUXF7    |     2|
|10    |RAMB18E1 |     1|
|11    |FDCE     |    95|
|12    |FDPE     |    15|
|13    |FDRE     |    98|
|14    |IBUF     |     3|
|15    |OBUF     |    27|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   748|
|2     |  counter_unit1      |m100_counter   |    12|
|3     |  counter_unit2      |m100_counter_0 |    12|
|4     |  fdivTarget         |clockDiv       |     2|
|5     |  \genblk1[0].fDiv   |clockDiv_1     |     2|
|6     |  \genblk1[10].fDiv  |clockDiv_2     |     2|
|7     |  \genblk1[11].fDiv  |clockDiv_3     |     2|
|8     |  \genblk1[12].fDiv  |clockDiv_4     |     2|
|9     |  \genblk1[13].fDiv  |clockDiv_5     |     2|
|10    |  \genblk1[14].fDiv  |clockDiv_6     |     2|
|11    |  \genblk1[15].fDiv  |clockDiv_7     |     2|
|12    |  \genblk1[16].fDiv  |clockDiv_8     |     2|
|13    |  \genblk1[17].fDiv  |clockDiv_9     |     2|
|14    |  \genblk1[1].fDiv   |clockDiv_10    |     2|
|15    |  \genblk1[2].fDiv   |clockDiv_11    |     2|
|16    |  \genblk1[3].fDiv   |clockDiv_12    |     2|
|17    |  \genblk1[4].fDiv   |clockDiv_13    |     2|
|18    |  \genblk1[5].fDiv   |clockDiv_14    |     2|
|19    |  \genblk1[6].fDiv   |clockDiv_15    |     2|
|20    |  \genblk1[7].fDiv   |clockDiv_16    |     2|
|21    |  \genblk1[8].fDiv   |clockDiv_17    |     2|
|22    |  \genblk1[9].fDiv   |clockDiv_18    |     2|
|23    |  graph_unit         |pong_graph     |   283|
|24    |  q7seg              |quadSevenSeg   |     8|
|25    |  text_unit          |pong_text      |     3|
|26    |    ascii_unit       |ascii_rom      |     3|
|27    |  timer_unit         |timer          |    18|
|28    |  uart               |uart           |   161|
|29    |    baudrate_gen     |baudrate_gen   |    60|
|30    |    receiver         |uart_rx        |    53|
|31    |    transmitter      |uart_tx        |    39|
|32    |  vga_unit           |vga_controller |   174|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 822.293 ; gain = 543.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 822.293 ; gain = 202.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 822.293 ; gain = 543.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 822.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 822.293 ; gain = 556.129
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 822.293 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nathathai/Documents/chula year 3.1/HW syn lab/vivado/pong_1player/pong_1player.runs/synth_1/pong_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pong_top_utilization_synth.rpt -pb pong_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  5 22:59:28 2023...
