// Seed: 2142181492
`timescale 1 ps / 1 ps
module module_0 (
    input  id_0,
    input  id_1,
    output id_2,
    input  id_3,
    output id_4,
    input  id_5,
    output id_6,
    output id_7
);
  logic id_8;
  assign id_4 = 1;
  logic id_9 = 1'b0;
  type_13 id_10 (
      .id_0(1),
      .id_1(1)
  );
endmodule
