Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_pcie\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\impl\impl_test_pcie\pcores\" "C:\Users\JairoAndres\Documents\Vivado\oil_plainc_hls\solution_virtex5_plb\impl\pcores\" "C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\block_plus_v1_13_a\hdl\verilog\" "C:\Programas\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plbv46_pcie_v4_07_a\hdl\verilog\" }

---- Target Parameters
Target Device                      : xc5vlx50tff1136-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'INTERRUPT_ACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'MB_Error' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'SLEEP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'DBG_WAKEUP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'LOCKSTEP_MASTER_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'LOCKSTEP_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_AWBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_WACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ARBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_RACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_ACREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_CRVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_CRRESP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_CDVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_CDDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_IC_CDLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_AWBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_WACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARDOMAIN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARSNOOP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ARBAR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_RACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_ACREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_CRVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_CRRESP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_CDVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_CDDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M_AXI_DC_CDLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Instruction' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Valid_Instr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_PC' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Reg_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Reg_Addr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_MSR_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_PID_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_New_Reg_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Exception_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Exception_Kind' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Jump_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Delay_Slot' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Data_Address' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Data_Access' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Data_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Data_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Data_Write_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Data_Byte_Enable' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_DCache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_DCache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_DCache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_DCache_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_ICache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_ICache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_ICache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_OF_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_EX_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_MEM_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'Trace_Jump_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL0_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL0_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL0_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL0_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL0_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL0_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL1_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL1_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL1_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL1_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL1_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL1_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL2_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL2_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL2_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL2_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL2_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL2_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL3_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL3_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL3_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL3_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL3_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL3_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL4_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL4_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL4_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL4_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL4_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL4_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL5_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL5_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL5_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL5_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL5_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL5_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL6_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL6_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL6_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL6_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL6_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL6_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL7_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL7_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL7_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL7_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL7_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL7_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL8_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL8_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL8_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL8_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL8_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL8_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL9_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL9_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL9_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL9_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL9_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL9_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL10_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL10_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL10_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL10_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL10_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL10_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL11_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL11_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL11_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL11_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL11_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL11_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL12_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL12_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL12_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL12_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL12_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL12_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL13_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL13_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL13_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL13_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL13_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL13_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL14_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL14_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL14_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL14_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL14_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL14_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL15_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL15_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL15_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL15_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL15_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'FSL15_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M0_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M0_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M0_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S0_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M1_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M1_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M1_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S1_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M2_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M2_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M2_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S2_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M3_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M3_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M3_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S3_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M4_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M4_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M4_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S4_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M5_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M5_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M5_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S5_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M6_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M6_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M6_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S6_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M7_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M7_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M7_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S7_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M8_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M8_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M8_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S8_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M9_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M9_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M9_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S9_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M10_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M10_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M10_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S10_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M11_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M11_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M11_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S11_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M12_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M12_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M12_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S12_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M13_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M13_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M13_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S13_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M14_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M14_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M14_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S14_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M15_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M15_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'M15_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'S15_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 5648: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_Rst' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_dcrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_dcrDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_SaddrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_SMRdErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_SMWrErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_SMBusy' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_SrdBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_SrdComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_SrdDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_SrdDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_SrdWdAddr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_Srearbitrate' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_Sssize' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_Swait' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_SwrBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_SwrComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'PLB_SwrDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6292: Unconnected output port 'Bus_Error_Det' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl1_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl1_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl1_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl1_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl1_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl2_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl2_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl2_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl2_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl2_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl3_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl3_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl3_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl3_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Sl3_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'Interrupt' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6451: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl1_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl1_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl1_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl1_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl1_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl2_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl2_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl2_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl2_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl2_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl3_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl3_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl3_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl3_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Sl3_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'Interrupt' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6570: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL0_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL0_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL0_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL0_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL0_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL0_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL0_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL0_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA0_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA0_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA0_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA0_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA0_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA0_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA0_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA0_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA0_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA0_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA0_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL0_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM0_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM0_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM0_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM0_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM0_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM0_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM0_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM0_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC0_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC0_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC0_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC0_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC0_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC0_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC0_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC0_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC0_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC0_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC0_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC0_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB0_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB0_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB0_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB0_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB0_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB0_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB0_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB0_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB0_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB0_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB0_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB0_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB0_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL1_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL1_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL1_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL1_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL1_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL1_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL1_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL1_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB1_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA1_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA1_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA1_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA1_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA1_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA1_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA1_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA1_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA1_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA1_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA1_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL1_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM1_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM1_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM1_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM1_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM1_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM1_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM1_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM1_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC1_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC1_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC1_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC1_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC1_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC1_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC1_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC1_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC1_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC1_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC1_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC1_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB1_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB1_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB1_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB1_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB1_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB1_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB1_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB1_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB1_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB1_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB1_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB1_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB1_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL2_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL2_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL2_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL2_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL2_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL2_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL2_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL2_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB2_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA2_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA2_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA2_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA2_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA2_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA2_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA2_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA2_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA2_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA2_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA2_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL2_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM2_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM2_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM2_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM2_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM2_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM2_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM2_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM2_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC2_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC2_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC2_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC2_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC2_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC2_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC2_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC2_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC2_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC2_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC2_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC2_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB2_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB2_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB2_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB2_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB2_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB2_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB2_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB2_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB2_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB2_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB2_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB2_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB2_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL3_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL3_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL3_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL3_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL3_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL3_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL3_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL3_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB3_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA3_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA3_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA3_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA3_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA3_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA3_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA3_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA3_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA3_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA3_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA3_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL3_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM3_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM3_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM3_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM3_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM3_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM3_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM3_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM3_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC3_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC3_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC3_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC3_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC3_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC3_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC3_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC3_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC3_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC3_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC3_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC3_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB3_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB3_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB3_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB3_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB3_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB3_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB3_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB3_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB3_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB3_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB3_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB3_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB3_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL4_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL4_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL4_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL4_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL4_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL4_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL4_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL4_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB4_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA4_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA4_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA4_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA4_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA4_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA4_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA4_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA4_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA4_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA4_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA4_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL4_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM4_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM4_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM4_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM4_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM4_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM4_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM4_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM4_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC4_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC4_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC4_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC4_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC4_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC4_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC4_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC4_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC4_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC4_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC4_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC4_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB4_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB4_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB4_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB4_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB4_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB4_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB4_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB4_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB4_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB4_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB4_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB4_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB4_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL5_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL5_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL5_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL5_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL5_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL5_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL5_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL5_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB5_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA5_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA5_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA5_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA5_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA5_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA5_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA5_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA5_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA5_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA5_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA5_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL5_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM5_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM5_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM5_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM5_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM5_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM5_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM5_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM5_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC5_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC5_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC5_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC5_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC5_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC5_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC5_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC5_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC5_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC5_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC5_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC5_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB5_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB5_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB5_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB5_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB5_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB5_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB5_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB5_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB5_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB5_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB5_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB5_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB5_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL6_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL6_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL6_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL6_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL6_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL6_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL6_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL6_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB6_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA6_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA6_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA6_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA6_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA6_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA6_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA6_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA6_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA6_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA6_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA6_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL6_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM6_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM6_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM6_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM6_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM6_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM6_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM6_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM6_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC6_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC6_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC6_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC6_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC6_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC6_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC6_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC6_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC6_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC6_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC6_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC6_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB6_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB6_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB6_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB6_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB6_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB6_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB6_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB6_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB6_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB6_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB6_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB6_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB6_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL7_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL7_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL7_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL7_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL7_B_M_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL7_B_S_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL7_B_S_Control' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'FSL7_B_S_Exists' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SPLB7_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA7_Rx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA7_Tx_IntOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA7_RstOut' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA7_TX_D' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA7_TX_Rem' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA7_TX_SOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA7_TX_EOF' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA7_TX_SOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA7_TX_EOP' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA7_TX_Src_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA7_RX_Dst_Rdy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDMA_CTRL7_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM7_AddrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM7_RdFIFO_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM7_RdFIFO_RdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM7_WrFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM7_WrFIFO_AlmostFull' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM7_RdFIFO_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM7_RdFIFO_Latency' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PIM7_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC7_MCMIReadData' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC7_MCMIReadDataValid' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC7_MCMIReadDataErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'PPC440MC7_MCMIAddrReadyToAccept' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC7_Cmd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC7_Cmd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC7_Cmd_Idle' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC7_Wd_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC7_Wd_Almost_Full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC7_Rd_Data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC7_Rd_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'VFBC7_Rd_Almost_Empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB7_cmd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB7_cmd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB7_wr_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB7_wr_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB7_wr_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB7_wr_underrun' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB7_wr_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB7_rd_data' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB7_rd_full' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB7_rd_empty' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB7_rd_count' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB7_rd_overflow' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MCB7_rd_error' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_addrAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_SSize' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_wait' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_rearbitrate' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_wrDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_wrComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_wrBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_rdDBus' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_rdWdAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_rdDAck' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_rdComp' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_rdBTerm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_MBusy' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_MRdErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_MWrErr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_CTRL_Sl_MIRQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_Clk_Mem_2x_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_Clk_Mem_2x_180_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_Clk_Mem_2x_CE0_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_Clk_Mem_2x_CE90_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_PLL_Lock_bufpll_o' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_Idelayctrl_Rdy_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_InitDone' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_ECC_Intr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_DCM_PSEN' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'MPMC_DCM_PSINCDEC' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDRAM_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDRAM_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDRAM_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDRAM_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDRAM_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDRAM_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDRAM_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDRAM_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected inout port 'SDRAM_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'SDRAM_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR_Clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected inout port 'DDR_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected inout port 'DDR_DQS' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR_DQS_Div_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR2_DQS_Div_O' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR3_Clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR3_Clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR3_CE' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR3_CS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR3_ODT' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR3_RAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR3_CAS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR3_WE_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR3_BankAddr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR3_Addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected inout port 'DDR3_DQ' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR3_DM' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'DDR3_Reset_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected inout port 'DDR3_DQS' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected inout port 'DDR3_DQS_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'mcbx_dram_addr' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'mcbx_dram_ba' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'mcbx_dram_ras_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'mcbx_dram_cas_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'mcbx_dram_we_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'mcbx_dram_cke' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'mcbx_dram_clk' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'mcbx_dram_clk_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected inout port 'mcbx_dram_dq' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected inout port 'mcbx_dram_dqs' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected inout port 'mcbx_dram_dqs_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected inout port 'mcbx_dram_udqs' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected inout port 'mcbx_dram_udqs_n' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'mcbx_dram_udm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'mcbx_dram_ldm' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'mcbx_dram_odt' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'mcbx_dram_ddr3_rst' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected output port 'selfrefresh_mode' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected inout port 'rzq' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:754 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 6707: Unconnected inout port 'zio' of component 'system_ddr2_sdram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH0_Access_Full' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH0_ReadData_Control' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH0_ReadData_Data' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH0_ReadData_Exists' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH1_Access_Full' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH1_ReadData_Control' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH1_ReadData_Data' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH1_ReadData_Exists' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH2_Access_Full' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH2_ReadData_Control' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH2_ReadData_Data' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH2_ReadData_Exists' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH3_Access_Full' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH3_ReadData_Control' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH3_ReadData_Data' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'MCH3_ReadData_Exists' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'Mem_RPN' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'Mem_QWEN' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'Mem_CE' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'Mem_LBON' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'Mem_CKEN' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8487: Unconnected output port 'Mem_RNW' of component 'system_sram_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8581: Unconnected output port 'Bridge_Clk' of component 'system_pcie_bridge_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8746: Unconnected output port 'CLKOUT4' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8746: Unconnected output port 'CLKOUT5' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8746: Unconnected output port 'CLKOUT6' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8746: Unconnected output port 'CLKOUT7' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8746: Unconnected output port 'CLKOUT8' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8746: Unconnected output port 'CLKOUT9' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8746: Unconnected output port 'CLKOUT10' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8746: Unconnected output port 'CLKOUT11' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8746: Unconnected output port 'CLKOUT12' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8746: Unconnected output port 'CLKOUT13' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8746: Unconnected output port 'CLKOUT14' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8746: Unconnected output port 'CLKOUT15' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8746: Unconnected output port 'PSDONE' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Interrupt' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'S_AXI_AWREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'S_AXI_WREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'S_AXI_BRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'S_AXI_BVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'S_AXI_ARREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'S_AXI_RDATA' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'S_AXI_RRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'S_AXI_RVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Clk_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_TDI_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Reg_En_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Capture_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Shift_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Update_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Dbg_Rst_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'bscan_tdi' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'bscan_reset' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'bscan_shift' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'bscan_update' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'bscan_capture' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'bscan_sel1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'bscan_drck1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'bscan_ext_tdo' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Ext_JTAG_DRCK' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Ext_JTAG_RESET' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Ext_JTAG_SEL' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Ext_JTAG_SHIFT' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Ext_JTAG_UPDATE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 8775: Unconnected output port 'Ext_JTAG_TDI' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 9124: Unconnected output port 'RstcPPCresetcore_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 9124: Unconnected output port 'RstcPPCresetchip_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 9124: Unconnected output port 'RstcPPCresetsys_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 9124: Unconnected output port 'RstcPPCresetcore_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 9124: Unconnected output port 'RstcPPCresetchip_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 9124: Unconnected output port 'RstcPPCresetsys_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 9124: Unconnected output port 'Interconnect_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_Rst' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_dcrAck' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_dcrDBus' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_SaddrAck' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_SMRdErr' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_SMWrErr' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_SMBusy' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_SrdBTerm' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_SrdComp' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_SrdDAck' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_SrdDBus' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_SrdWdAddr' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_Srearbitrate' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_Sssize' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_Swait' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_SwrBTerm' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_SwrComp' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'PLB_SwrDAck' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10238: Unconnected output port 'Bus_Error_Det' of component 'system_ac0_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10339: Unconnected output port 'IP2INTC_Irpt' of component 'system_ac0_mb_bridge_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_Rst' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_dcrAck' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_dcrDBus' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_SaddrAck' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_SMRdErr' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_SMWrErr' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_SMBusy' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_SrdBTerm' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_SrdComp' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_SrdDAck' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_SrdDBus' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_SrdWdAddr' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_Srearbitrate' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_Sssize' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_Swait' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_SwrBTerm' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_SwrComp' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'PLB_SwrDAck' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10418: Unconnected output port 'Bus_Error_Det' of component 'system_ac1_plb_wrapper'.
WARNING:Xst:753 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10519: Unconnected output port 'IP2INTC_Irpt' of component 'system_ac1_mb_bridge_wrapper'.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10806: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10814: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10822: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10830: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10838: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10846: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10854: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10862: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10870: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10878: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10886: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10894: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10902: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10910: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10918: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10926: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10934: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10942: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10950: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10958: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10966: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10974: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10982: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10990: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 10998: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 11006: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 11014: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 11022: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 11030: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 11038: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 11046: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 11054: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd" line 11062: Instantiating black box module <IBUFGDS>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "C:/Users/JairoAndres/Documents/Vivado/oil_plainc_hls/impl/impl_test_pcie/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign9<0:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign9<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign8<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pgassign7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mb_plb_MPLB_Rst<0:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_mb_plb_wrapper.ngc>.
Reading core <../implementation/system_ilmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_lmb_bram_wrapper.ngc>.
Reading core <../implementation/system_ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/system_sram_wrapper.ngc>.
Reading core <../implementation/system_pcie_bridge_wrapper.ngc>.
Reading core <../implementation/system_xps_central_dma_1_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_mdm_0_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_xps_intc_0_wrapper.ngc>.
Reading core <../implementation/system_nfa_accept_samples_generic_hw_top_0_wrapper.ngc>.
Reading core <../implementation/system_nfa_accept_samples_generic_hw_top_1_wrapper.ngc>.
Reading core <../implementation/system_nfa_accept_samples_generic_hw_top_2_wrapper.ngc>.
Reading core <../implementation/system_nfa_accept_samples_generic_hw_top_3_wrapper.ngc>.
Reading core <../implementation/system_nfa_accept_samples_generic_hw_top_4_wrapper.ngc>.
Reading core <../implementation/system_ac0_plb_wrapper.ngc>.
Reading core <../implementation/system_ac0_mb_bridge_wrapper.ngc>.
Reading core <../implementation/system_ac1_plb_wrapper.ngc>.
Reading core <../implementation/system_ac1_mb_bridge_wrapper.ngc>.
Reading core <../implementation/system_nfa_accept_samples_generic_hw_top_5_wrapper.ngc>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <system_ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <system_sram_wrapper> for timing and area information for instance <SRAM>.
Loading core <system_pcie_bridge_wrapper> for timing and area information for instance <PCIe_Bridge>.
Loading core <system_xps_central_dma_1_wrapper> for timing and area information for instance <xps_central_dma_1>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <system_nfa_accept_samples_generic_hw_top_0_wrapper> for timing and area information for instance <nfa_accept_samples_generic_hw_top_0>.
Loading core <system_nfa_accept_samples_generic_hw_top_1_wrapper> for timing and area information for instance <nfa_accept_samples_generic_hw_top_1>.
Loading core <system_nfa_accept_samples_generic_hw_top_2_wrapper> for timing and area information for instance <nfa_accept_samples_generic_hw_top_2>.
Loading core <system_nfa_accept_samples_generic_hw_top_3_wrapper> for timing and area information for instance <nfa_accept_samples_generic_hw_top_3>.
Loading core <system_nfa_accept_samples_generic_hw_top_4_wrapper> for timing and area information for instance <nfa_accept_samples_generic_hw_top_4>.
Loading core <system_ac0_plb_wrapper> for timing and area information for instance <ac0_plb>.
Loading core <system_ac0_mb_bridge_wrapper> for timing and area information for instance <ac0_mb_bridge>.
Loading core <system_ac1_plb_wrapper> for timing and area information for instance <ac1_plb>.
Loading core <system_ac1_mb_bridge_wrapper> for timing and area information for instance <ac1_mb_bridge>.
Loading core <system_nfa_accept_samples_generic_hw_top_5_wrapper> for timing and area information for instance <nfa_accept_samples_generic_hw_top_5>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[5].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 18 FFs/Latches : <mb_plb/GEN_MPLB_RST[4].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[3].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[2].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[11].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_5> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_5_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_5> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_wrdack_i> in Unit <SRAM> is equivalent to the following 2 FFs/Latches : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.DPHASE_REG2> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.DPHASE_REG1> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_size_reg_0> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_size_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_5> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_5_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_7> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_7_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_4> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_4_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_9> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_9_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_8> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_8_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_14> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_14_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_MPLB_RST[14].I_MPLB_RST> in Unit <ac0_plb> is equivalent to the following 16 FFs/Latches : <ac0_plb/GEN_MPLB_RST[13].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[12].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[11].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[10].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[9].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[8].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[7].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[6].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[5].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[4].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[3].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[2].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[1].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[0].I_MPLB_RST> <ac0_plb/GEN_SPLB_RST[0].I_SPLB_RST> <ac0_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_5> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_5_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_7> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_7_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_4> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_4_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_9> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_9_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_8> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_8_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_14> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_14_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_MPLB_RST[14].I_MPLB_RST> in Unit <ac1_plb> is equivalent to the following 16 FFs/Latches : <ac1_plb/GEN_MPLB_RST[13].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[12].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[11].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[10].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[9].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[8].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[7].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[6].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[5].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[4].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[3].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[2].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[1].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[0].I_MPLB_RST> <ac1_plb/GEN_SPLB_RST[0].I_SPLB_RST> <ac1_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_5> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_5_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[5].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 18 FFs/Latches : <mb_plb/GEN_MPLB_RST[4].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[3].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[2].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[11].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_4_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_5> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_0> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_0> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_rst_n_r> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_rst_n_r> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_rst_n_r> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm/u_dm_ce> in Unit <DDR2_SDRAM> is equivalent to the following 7 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce> <DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_wrdack_i> in Unit <SRAM> is equivalent to the following 2 FFs/Latches : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG> 
INFO:Xst:2260 - The FF/Latch <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> in Unit <SRAM> is equivalent to the following FF/Latch : <SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.GEN_WRBUF_WREN2> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_WRITE_BUFFER.GEN_WRBUF_WREN1> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.DPHASE_REG2> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.GEN_FOR_64.DPHASE_REG1> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_size_reg_0> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/plb_size_reg_0_1> 
INFO:Xst:2260 - The FF/Latch <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <PCIe_Bridge> is equivalent to the following FF/Latch : <PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/wr_rst_reg_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/rstblk/rd_rst_reg_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/rstblk/rd_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/aempty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/aempty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <BU2> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i> in Unit <BU3> is equivalent to the following FF/Latch : <U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_14> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_14_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_8> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_8_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_7> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_7_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_4> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_4_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_9> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_9_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_5> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_5_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_MPLB_RST[14].I_MPLB_RST> in Unit <ac0_plb> is equivalent to the following 16 FFs/Latches : <ac0_plb/GEN_MPLB_RST[13].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[12].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[11].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[10].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[9].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[8].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[7].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[6].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[5].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[4].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[3].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[2].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[1].I_MPLB_RST> <ac0_plb/GEN_MPLB_RST[0].I_MPLB_RST> <ac0_plb/GEN_SPLB_RST[0].I_SPLB_RST> <ac0_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <ac0_plb> is equivalent to the following FF/Latch : <ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <ac0_mb_bridge> is equivalent to the following FF/Latch : <ac0_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_4> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_4_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_14> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_14_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_9> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_9_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_5> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_5_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_MPLB_RST[14].I_MPLB_RST> in Unit <ac1_plb> is equivalent to the following 16 FFs/Latches : <ac1_plb/GEN_MPLB_RST[13].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[12].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[11].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[10].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[9].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[8].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[7].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[6].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[5].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[4].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[3].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[2].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[1].I_MPLB_RST> <ac1_plb/GEN_MPLB_RST[0].I_MPLB_RST> <ac1_plb/GEN_SPLB_RST[0].I_SPLB_RST> <ac1_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_8> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_8_1> 
INFO:Xst:2260 - The FF/Latch <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_7> in Unit <ac1_plb> is equivalent to the following FF/Latch : <ac1_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_7_1> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[2].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[2].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[0].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[0].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPPORT/BTERM_CLNUP> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[21].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[21].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[12].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[12].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[14].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[14].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[16].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[16].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[7].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[7].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[1].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[1].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[3].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[3].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[5].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[5].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[31].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[31].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[15].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[15].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[17].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[17].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[19].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[19].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[20].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[20].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[22].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[22].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[24].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[24].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[26].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[26].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[8].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[8].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[4].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[4].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[6].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[6].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[10].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[10].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[30].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[30].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[18].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[18].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[23].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[23].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[25].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[25].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[27].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[27].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[29].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[29].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[9].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[9].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[13].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[13].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[11].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[11].I_ADDR_REG> 
INFO:Xst:2260 - The FF/Latch <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR2_INPUT[28].I_ADDR_REG> in Unit <ac1_mb_bridge> is equivalent to the following FF/Latch : <ac1_mb_bridge/X_PLBV46_SLAVE/I_SLAVE_ATTACHMENT/GEN_EQL_TO_32_ADDR.REG_ADDR1_INPUT[28].I_ADDR_REG> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 190

Cell Usage :
# BELS                             : 45221
#      BUF                         : 6
#      GND                         : 35
#      INV                         : 1850
#      LUT1                        : 2451
#      LUT2                        : 3375
#      LUT3                        : 2868
#      LUT4                        : 3995
#      LUT4_L                      : 2
#      LUT5                        : 4130
#      LUT6                        : 11802
#      LUT6_2                      : 79
#      MULT_AND                    : 164
#      MUXCY                       : 7595
#      MUXCY_L                     : 332
#      MUXF5                       : 4
#      MUXF7                       : 1491
#      VCC                         : 29
#      XORCY                       : 5013
# FlipFlops/Latches                : 24832
#      FD                          : 1928
#      FD_1                        : 11
#      FDC                         : 781
#      FDC_1                       : 8
#      FDCE                        : 4578
#      FDCP                        : 8
#      FDCPE                       : 24
#      FDCPE_1                     : 8
#      FDE                         : 3149
#      FDE_1                       : 8
#      FDP                         : 69
#      FDPE                        : 51
#      FDR                         : 5237
#      FDR_1                       : 3
#      FDRE                        : 6697
#      FDRE_1                      : 1
#      FDRS                        : 565
#      FDRSE                       : 565
#      FDRSE_1                     : 136
#      FDS                         : 607
#      FDS_1                       : 2
#      FDSE                        : 185
#      IDDR_2CLK                   : 64
#      LDP_1                       : 1
#      ODDR                        : 146
# RAMS                             : 246
#      RAM32M                      : 157
#      RAM32X1D                    : 63
#      RAMB16                      : 15
#      RAMB36_EXP                  : 5
#      RAMB36SDP_EXP               : 6
# Shift Registers                  : 881
#      SRL16                       : 18
#      SRL16E                      : 131
#      SRLC16E                     : 715
#      SRLC32E                     : 17
# Clock Buffers                    : 16
#      BUFG                        : 16
# IO Buffers                       : 179
#      IBUF                        : 4
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 96
#      IOBUFDS                     : 8
#      OBUF                        : 67
#      OBUFDS                      : 2
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# GigabitIOs                       : 1
#      GTP_DUAL                    : 1
# Others                           : 95
#      BSCAN_VIRTEX5               : 1
#      BUFIO                       : 8
#      IDELAYCTRL                  : 3
#      IODELAY                     : 80
#      PCIE_INTERNAL_1_1           : 1
#      PLL_ADV                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           24768  out of  28800    86%  
 Number of Slice LUTs:                32187  out of  28800   111% (*) 
    Number used as Logic:             30552  out of  28800   106% (*) 
    Number used as Memory:             1635  out of   7680    21%  
       Number used as RAM:              754
       Number used as SRL:              881

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  45219
   Number with an unused Flip Flop:   20451  out of  45219    45%  
   Number with an unused LUT:         13032  out of  45219    28%  
   Number of fully used LUT-FF pairs: 11736  out of  45219    25%  
   Number of unique control sets:      3081

IO Utilization: 
 Number of IOs:                         190
 Number of bonded IOBs:                 190  out of    480    39%  
    IOB Flip Flops/Latches:              64

Specific Feature Utilization:
 Number of Block RAM/FIFO:               19  out of     60    31%  
    Number using Block RAM only:         19
 Number of BUFG/BUFGCTRLs:               16  out of     32    50%  
 Number of DCM_ADVs:                      1  out of     12     8%  
 Number of PLL_ADVs:                      2  out of      6    33%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                                                                                                                                                                                                      | Clock buffer(FF name)                                                                                                                                                                                     | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1                                                                                                                                                                                                                                                                                                                                                              | BUFG                                                                                                                                                                                                      | 14894 |
mdm_0/mdm_0/drck_i                                                                                                                                                                                                                                                                                                                                                                                                | BUFG                                                                                                                                                                                                      | 212   |
mdm_0/mdm_0/update                                                                                                                                                                                                                                                                                                                                                                                                | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0)                                                                                        | 43    |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0                                                                                                                                                                                                                                                                                                                                                              | BUFG                                                                                                                                                                                                      | 316   |
clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3                                                                                                                                                                                                                                                                                                                                                              | BUFG                                                                                                                                                                                                      | 926   |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                          | IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                            | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                          | IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                            | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                          | IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                            | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                          | IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                            | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                          | IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                            | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                          | IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                            | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                          | IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                            | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs:O)                                                                                                                                                                          | IODELAY+BUFIO(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                            | 1     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout1                                                                                                                                                                                                                                | BUFG                                                                                                                                                                                                      | 3714  |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout0                                                                                                                                                                                                                                | BUFG                                                                                                                                                                                                      | 145   |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset_0_and00001:O)| NONE(*)(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)| 1     |
PCIe_Bridge/M_type<2>                                                                                                                                                                                                                                                                                                                                                                                             | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)  | 1     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out                                                                                                                                                                                                              | BUFG                                                                                                                                                                                                      | 18    |
N0                                                                                                                                                                                                                                                                                                                                                                                                                | NONE(nfa_accept_samples_generic_hw_top_0/nfa_accept_samples_generic_hw_top_0/indices_if_U/rsp_rd_data_byte_count_3)                                                                                       | 5628  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Buffer(FF name)                                                                                                                                                                                                                                                                              | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/sig_mb_sb_reset(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/sig_mb_sb_reset_or00001:O)                                                                                                                                                                                                                                                                                                                                                        | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Bridge_Rst)                                                                                                                                                                                                | 788   |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk_if/cf_bridge/cfg_arb/cs_fsm_FSM_Scst_FSM_inv(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/arb_inst/rnp_rob_Sclr_inv1_INV_0:O)                                                                               | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk_if/cf_bridge/error_manager/cfg_hdr_buf/reg_rdata_42)                                                                    | 359   |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/sig_pcie_reset(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/sig_pcie_reset:Q)                                                                                                                                                                                                                                                                                                                                                                  | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_slave_bridge/GEN_TX_64_FIFO.comp_tx_pkt_fifo/fifo/AlmostEmpty)                                                                                                                                                           | 352   |
ac0_plb/MPLB_Rst<14>(ac0_plb/ac0_plb/GEN_MPLB_RST[14].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(nfa_accept_samples_generic_hw_top_2/nfa_accept_samples_generic_hw_top_2/sample_buffer_if_U/U_sample_buffer_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                            | 124   |
ac0_plb/MPLB_Rst<4>(ac0_plb/ac0_plb/GEN_MPLB_RST[4].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_0/nfa_accept_samples_generic_hw_top_0/sample_buffer_if_U/U_sample_buffer_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                            | 124   |
ac0_plb/MPLB_Rst<9>(ac0_plb/ac0_plb/GEN_MPLB_RST[9].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_1/nfa_accept_samples_generic_hw_top_1/sample_buffer_if_U/U_sample_buffer_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                            | 124   |
ac1_plb/MPLB_Rst<14>(ac1_plb/ac1_plb/GEN_MPLB_RST[14].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(nfa_accept_samples_generic_hw_top_5/nfa_accept_samples_generic_hw_top_5/sample_buffer_if_U/U_sample_buffer_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                            | 124   |
ac1_plb/MPLB_Rst<4>(ac1_plb/ac1_plb/GEN_MPLB_RST[4].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_3/nfa_accept_samples_generic_hw_top_3/sample_buffer_if_U/U_sample_buffer_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                            | 124   |
ac1_plb/MPLB_Rst<9>(ac1_plb/ac1_plb/GEN_MPLB_RST[9].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_4/nfa_accept_samples_generic_hw_top_4/sample_buffer_if_U/U_sample_buffer_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                            | 124   |
ac0_plb/MPLB_Rst<11>(ac0_plb/ac0_plb/GEN_MPLB_RST[11].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(nfa_accept_samples_generic_hw_top_2/nfa_accept_samples_generic_hw_top_2/nfa_finals_buckets_if_U/U_nfa_finals_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                  | 119   |
ac0_plb/MPLB_Rst<12>(ac0_plb/ac0_plb/GEN_MPLB_RST[12].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(nfa_accept_samples_generic_hw_top_2/nfa_accept_samples_generic_hw_top_2/nfa_forward_buckets_if_U/U_nfa_forward_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                | 119   |
ac0_plb/MPLB_Rst<13>(ac0_plb/ac0_plb/GEN_MPLB_RST[13].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(nfa_accept_samples_generic_hw_top_2/nfa_accept_samples_generic_hw_top_2/nfa_initials_buckets_if_U/U_nfa_initials_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                              | 119   |
ac0_plb/MPLB_Rst<1>(ac0_plb/ac0_plb/GEN_MPLB_RST[1].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_0/nfa_accept_samples_generic_hw_top_0/nfa_finals_buckets_if_U/U_nfa_finals_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                  | 119   |
ac0_plb/MPLB_Rst<2>(ac0_plb/ac0_plb/GEN_MPLB_RST[2].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_0/nfa_accept_samples_generic_hw_top_0/nfa_forward_buckets_if_U/U_nfa_forward_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                | 119   |
ac0_plb/MPLB_Rst<3>(ac0_plb/ac0_plb/GEN_MPLB_RST[3].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_0/nfa_accept_samples_generic_hw_top_0/nfa_initials_buckets_if_U/U_nfa_initials_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                              | 119   |
ac0_plb/MPLB_Rst<6>(ac0_plb/ac0_plb/GEN_MPLB_RST[6].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_1/nfa_accept_samples_generic_hw_top_1/nfa_finals_buckets_if_U/U_nfa_finals_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                  | 119   |
ac0_plb/MPLB_Rst<7>(ac0_plb/ac0_plb/GEN_MPLB_RST[7].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_1/nfa_accept_samples_generic_hw_top_1/nfa_forward_buckets_if_U/U_nfa_forward_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                | 119   |
ac0_plb/MPLB_Rst<8>(ac0_plb/ac0_plb/GEN_MPLB_RST[8].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_1/nfa_accept_samples_generic_hw_top_1/nfa_initials_buckets_if_U/U_nfa_initials_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                              | 119   |
ac1_plb/MPLB_Rst<11>(ac1_plb/ac1_plb/GEN_MPLB_RST[11].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(nfa_accept_samples_generic_hw_top_5/nfa_accept_samples_generic_hw_top_5/nfa_finals_buckets_if_U/U_nfa_finals_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                  | 119   |
ac1_plb/MPLB_Rst<12>(ac1_plb/ac1_plb/GEN_MPLB_RST[12].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(nfa_accept_samples_generic_hw_top_5/nfa_accept_samples_generic_hw_top_5/nfa_forward_buckets_if_U/U_nfa_forward_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                | 119   |
ac1_plb/MPLB_Rst<13>(ac1_plb/ac1_plb/GEN_MPLB_RST[13].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(nfa_accept_samples_generic_hw_top_5/nfa_accept_samples_generic_hw_top_5/nfa_initials_buckets_if_U/U_nfa_initials_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                              | 119   |
ac1_plb/MPLB_Rst<1>(ac1_plb/ac1_plb/GEN_MPLB_RST[1].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_3/nfa_accept_samples_generic_hw_top_3/nfa_finals_buckets_if_U/U_nfa_finals_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                  | 119   |
ac1_plb/MPLB_Rst<2>(ac1_plb/ac1_plb/GEN_MPLB_RST[2].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_3/nfa_accept_samples_generic_hw_top_3/nfa_forward_buckets_if_U/U_nfa_forward_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                | 119   |
ac1_plb/MPLB_Rst<3>(ac1_plb/ac1_plb/GEN_MPLB_RST[3].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_3/nfa_accept_samples_generic_hw_top_3/nfa_initials_buckets_if_U/U_nfa_initials_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                              | 119   |
ac1_plb/MPLB_Rst<6>(ac1_plb/ac1_plb/GEN_MPLB_RST[6].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_4/nfa_accept_samples_generic_hw_top_4/nfa_finals_buckets_if_U/U_nfa_finals_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                  | 119   |
ac1_plb/MPLB_Rst<7>(ac1_plb/ac1_plb/GEN_MPLB_RST[7].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_4/nfa_accept_samples_generic_hw_top_4/nfa_forward_buckets_if_U/U_nfa_forward_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                | 119   |
ac1_plb/MPLB_Rst<8>(ac1_plb/ac1_plb/GEN_MPLB_RST[8].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_4/nfa_accept_samples_generic_hw_top_4/nfa_initials_buckets_if_U/U_nfa_initials_buckets_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                              | 119   |
ac0_plb/MPLB_Rst<0>(ac0_plb/ac0_plb/GEN_MPLB_RST[0].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_0/nfa_accept_samples_generic_hw_top_0/indices_if_U/U_indices_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                                        | 116   |
ac0_plb/MPLB_Rst<10>(ac0_plb/ac0_plb/GEN_MPLB_RST[10].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(nfa_accept_samples_generic_hw_top_2/nfa_accept_samples_generic_hw_top_2/indices_if_U/U_indices_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                                        | 116   |
ac0_plb/MPLB_Rst<5>(ac0_plb/ac0_plb/GEN_MPLB_RST[5].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_1/nfa_accept_samples_generic_hw_top_1/indices_if_U/U_indices_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                                        | 116   |
ac1_plb/MPLB_Rst<0>(ac1_plb/ac1_plb/GEN_MPLB_RST[0].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_3/nfa_accept_samples_generic_hw_top_3/indices_if_U/U_indices_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                                        | 116   |
ac1_plb/MPLB_Rst<10>(ac1_plb/ac1_plb/GEN_MPLB_RST[10].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(nfa_accept_samples_generic_hw_top_5/nfa_accept_samples_generic_hw_top_5/indices_if_U/U_indices_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                                        | 116   |
ac1_plb/MPLB_Rst<5>(ac1_plb/ac1_plb/GEN_MPLB_RST[5].I_MPLB_RST:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(nfa_accept_samples_generic_hw_top_4/nfa_accept_samples_generic_hw_top_4/indices_if_U/U_indices_if_plb_master_if/PLB_MRdDAck_reg)                                                                                                                                                        | 116   |
PCIe_Bridge/M_type<2>(PCIe_Bridge/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 114   |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/underflow(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/XST_GND:G)| NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_RD_LLINK.I_LLINK_RD_BKEND_SYNC/SG_NOT_PRESENT.BUS_RIP_REM_NO_SG.REM_USE_BRAM_MEM_NO_SG.I_READ_FIFO/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1)| 67    |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/underflow(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/XST_GND:G)                                                                      | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1)                                   | 67    |
DDR2_SDRAM/SDMA_CTRL6_Sl_MBusy<0>(DDR2_SDRAM/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                               | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram)                                                                                                    | 63    |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                                                                                                               | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2)                                                                                                                                     | 39    |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                                                                                                                               | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0)                                                                                                                                                    | 36    |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                                                                                                                               | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0)                                                                                                                                                   | 36    |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Bridge_Rst(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Bridge_Rst:Q)                                                                                                                                                                                                                                                                                                                                    | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/AlmostEmpty)                                                                                                                                                                                | 35    |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                                                                                                               | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/aempty_fwft_fb)                                                                                                                                          | 34    |
PCIe_Bridge/N1(PCIe_Bridge/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 30    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                                                                                                                                                   | 23    |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i_not0000(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i_not00001_INV_0:O)                                                                                                                                       | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0)                                                                                       | 20    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i:Q)                                                                                                                                                                                                                                                                                                                                            | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io/gen_cke[0].u_ff_cke)                                                                                                                                                                                       | 17    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                                                                                             | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                                                                                                                                                | 12    |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk_if/mgmt_wdata<0>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk_if/XST_GND:G)                                                                                                                                                        | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_regBank)                                                                  | 10    |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/d_user_reset_n_inv(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/d_user_reset_n_inv1:O)                                                                                                                                             | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/reg_enable_ltssm_reset)                                                                                                 | 9     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/use_reset_logic.reset_i/user_master_reset_n_inv1:O)                                                                                   | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crm_pwr_soft_reset_n_aftersentcpl)                                                              | 9     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not0000(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0]_tx_elec_idle_not00001_INV_0:O)                                                                     | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset)                                                                                   | 8     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/_and0001(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/_and00011:O)                                                                                                                   | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 4     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/_and0002(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/_and00021:O)                                                                                                                   | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 4     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_pipe_reset_reg<0>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].reset:Q)                                                                                                   | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/delayed_elec_idle_reset)                                                                         | 4     |
clock_generator_0/clock_generator_0/DCM0_INST/reset(clock_generator_0/clock_generator_0/DCM0_INST/reset1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0)                                                                                                                                                                                                                              | 4     |
lmb_bram/lmb_bram/net_gnd0(lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                               | NONE(lmb_bram/lmb_bram/ramb36_0)                                                                                                                                                                                                                                                             | 4     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/GTPRESET(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/GTPRESET1:O)                                                                                                                                                                                   | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 3     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                                                                                                                 | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/rd_rst_reg_1)                                                                                                                                                      | 2     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                                                                                                                 | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/RxSFIFO_64.RxSFIFO/BU2/U0/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                                                      | 2     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/TXENPMAPHASEALIGN(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/TXENPMAPHASEALIGN1_INV_0:O)                                                                            | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/_and0000(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/_and00001:O)                                                                                                                   | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset<0>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0:Q)                                                                                                               | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb<0>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb_0_not00001_INV_0:O)                                                              | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_rx_power_down_reg<0>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down0:Q)                                                                                       | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_rx_power_down_reg<1>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_power_down1:Q)                                                                                       | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_elec_idle_reg<0>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_elec_idle:Q)                                                                                          | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_power_down_reg<0>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down0:Q)                                                                                       | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_power_down_reg<1>(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_power_down1:Q)                                                                                       | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/phase_align_r(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/tile0_txsync_i/phase_align_r:Q)                                                                            | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i)                                                                                     | 2     |
fpga_0_PCIe_Bridge_RXN_pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | IBUF                                                                                                                                                                                                                                                                                         | 2     |
fpga_0_PCIe_Bridge_RXP_pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | IBUF                                                                                                                                                                                                                                                                                         | 2     |
fpga_0_PCIe_Diff_Clk_IBUF_DS_P_pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | IBUFGDS                                                                                                                                                                                                                                                                                      | 2     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear:Q)                                                                                                                                                                                                                                                                                  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)                                                                                                                                                                           | 2     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                  | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                           | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                  | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                           | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                  | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                           | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                  | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                           | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                  | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                           | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                  | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                           | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                  | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                           | 1     |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT)                                                                                                                                                                                                                                                                                  | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce)                                                                                                                                                                           | 1     |
PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and0000(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0_and00001:O)                                                                                               | NONE(PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/cdrreset_0)                                                                                      | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                                                                                                                                                         | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                                                                                                                                                                                                                                                                                                              | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                                                                                                                                                           | 1     |
mdm_0/mdm_0/update(mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:UPDATE)                                                                                                                                                                                                                                                                                                                                                                                                                                                    | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/running_clock)                                                                                                                                                                           | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk:Q)                                                                                                                                                                                                                                                                                  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk)                                                                                                                                                                  | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i:Q)                                                                                                                                                                                                                                                                                    | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk)                                                                                                                                                                         | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/no_sleeping(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/no_sleeping1_INV_0:O)                                                                                                                                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_wakeup_i)                                                                                                                                                                            | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i:Q)                                                                                                                                                                                                                                                                                  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk)                                                                                                                                                                        | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step:Q)                                                                                                                                                                                                                                                                                  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk)                                                                                                                                                                        | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.778ns (Maximum Frequency: 128.568MHz)
   Minimum input arrival time before clock: 2.750ns
   Maximum output required time after clock: 7.320ns
   Maximum combinational path delay: 1.397ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Clock period: 7.778ns (frequency: 128.568MHz)
  Total number of paths / destination ports: 974562 / 34116
-------------------------------------------------------------------------
Delay:               7.778ns (Levels of Logic = 12)
  Source:            PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/sl_ssize_i (FF)
  Destination:       PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_0 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/sl_ssize_i to PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM/BU3/U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.471   0.973  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_slave/I_SLAVE_ATTACHMENT/sl_ssize_i (Sl_SSize<1>)
     end scope: 'PCIe_Bridge'
     begin scope: 'mb_plb'
     LUT6:I1->O            7   0.094   0.609  mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/Y_1_or000010 (mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/Y_1_or000010)
     LUT3:I1->O            8   0.094   1.011  mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_5_mux00001 (PLB_MSSize<5>)
     end scope: 'mb_plb'
     begin scope: 'PCIe_Bridge'
     LUT6:I1->O            1   0.094   0.480  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_be_clr_vec_8bit_cmp_eq0000_SW3 (N539)
     LUT5:I4->O            6   0.094   0.507  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_be_clr_vec_8bit_cmp_eq0000 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_be_clr_vec_8bit_cmp_eq0000)
     LUT6:I5->O           15   0.094   0.557  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/var_cc_be_bit_detected_mux0007 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_cc_be_still_set)
     LUT5:I4->O           22   0.094   0.593  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/INCLUDE_CC_BLE_ADAPTER.I_CC_BLE_ADAPTER/sig_composite_wrack2 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/sig_native_plb_mwrdack)
     LUT6:I5->O           14   0.094   0.647  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/fifo_read_enable1 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/fifo_read_enable)
     begin scope: 'PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_plbv46_master/USE_SYNC_WR_LLINK.I_WR_LL_BACKEND_SYNC/GEN_WRFIFO_BRAM.I_WRITE_FIFO_BRAM/I_SYNC_FIFOGEN_FIFO/V5_AND_EARLIER.I_SYNC_FIFO_BRAM'
     begin scope: 'BU3'
     LUT2:I0->O            3   0.094   0.491  U0/grf.rf/gl0.rd/ram_rd_en_i1 (U0/grf.rf/ram_rd_en)
     LUT4:I3->O            9   0.094   0.380  U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_not00011 (U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_not0001)
     FDCE:CE                   0.213          U0/grf.rf/gl0.rd/grss.gdc.dc/dc/count_0
    ----------------------------------------
    Total                      7.778ns (1.530ns logic, 6.248ns route)
                                       (19.7% logic, 80.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 6.198ns (frequency: 161.342MHz)
  Total number of paths / destination ports: 312 / 260
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.467   0.973  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      3.099ns (1.372ns logic, 1.727ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/update'
  Clock period: 6.580ns (frequency: 151.976MHz)
  Total number of paths / destination ports: 345 / 51
-------------------------------------------------------------------------
Delay:               3.290ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0 (FF)
  Source Clock:      mdm_0/mdm_0/update falling
  Destination Clock: mdm_0/mdm_0/update rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            3   0.094   0.800  JTAG_CONTROL_I/Dbg_Reg_En_I<0>1 (Dbg_Reg_En_0<0>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.094   0.496  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/N4)
     LUT5:I4->O           10   0.094   0.385  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En_cmp_eq00001 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_wakeup_i
    ----------------------------------------
    Total                      3.290ns (0.962ns logic, 2.328ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Clock period: 2.762ns (frequency: 362.056MHz)
  Total number of paths / destination ports: 804 / 654
-------------------------------------------------------------------------
Delay:               1.381ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 falling
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q            2   0.467   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270_1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_n_90_r1_1
    ----------------------------------------
    Total                      1.381ns (1.040ns logic, 0.341ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Clock period: 4.746ns (frequency: 210.682MHz)
  Total number of paths / destination ports: 10381 / 1254
-------------------------------------------------------------------------
Delay:               4.746ns (Levels of Logic = 5)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_2 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_2 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_ref_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.471   1.069  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r_2 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_sel_r<2>)
     LUT6:I0->O            1   0.094   0.789  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or190_SW0 (N831)
     LUT6:I2->O            9   0.094   0.524  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or190 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_or)
     LUT4:I3->O           33   0.094   0.607  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/idel_set_wait1 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/idel_set_wait)
     LUT4:I3->O            1   0.094   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_ref_req_or00001 (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_ref_req_or0000)
     FDR:R                     0.573          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_ref_req
    ----------------------------------------
    Total                      4.745ns (1.420ns logic, 3.325ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout1'
  Clock period: 6.066ns (frequency: 164.853MHz)
  Total number of paths / destination ports: 112989 / 8253
-------------------------------------------------------------------------
Delay:               3.033ns (Levels of Logic = 3)
  Source:            PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/CmPtrG_rr_1 (FF)
  Destination:       PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/Rd_En (FF)
  Source Clock:      PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout1 rising
  Destination Clock: PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout1 falling

  Data Path: PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/CmPtrG_rr_1 to PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/Rd_En
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.471   1.085  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/CmPtrG_rr_1 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/CmPtrG_rr<1>)
     LUT6:I0->O            1   0.094   0.710  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/LatchedEmpty10127 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/LatchedEmpty10127)
     LUT5:I2->O            2   0.094   0.485  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/LatchedEmpty10158 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/LatchedEmpty)
     LUT3:I2->O           11   0.094   0.000  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/ReadStrobe_or00011 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/ReadStrobe)
     FDC_1:D                  -0.018          PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/comp_master_bridge/Comp_FIFO/fifo/Rd_En
    ----------------------------------------
    Total                      3.033ns (0.753ns logic, 2.280ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout0'
  Clock period: 3.565ns (frequency: 280.505MHz)
  Total number of paths / destination ports: 1217 / 556
-------------------------------------------------------------------------
Delay:               3.565ns (Levels of Logic = 3)
  Source:            PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_2 (FF)
  Destination:       PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_1 (FF)
  Source Clock:      PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout0 rising
  Destination Clock: PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/clkout0 rising

  Data Path: PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_2 to PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_data_l0_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.471   1.080  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].rx_data_2 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/pipe_rx_data<2>)
     LUT6:I0->O            2   0.094   0.978  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and000011 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/N24)
     LUT6:I1->O            9   0.094   0.754  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_and00001 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0)
     LUT4:I1->O            1   0.094   0.000  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_mux0000<0>1 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_mux0000<0>)
     FD:D                     -0.018          PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_0
    ----------------------------------------
    Total                      3.565ns (0.753ns logic, 2.812ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out'
  Clock period: 3.615ns (frequency: 276.625MHz)
  Total number of paths / destination ports: 298 / 34
-------------------------------------------------------------------------
Delay:               3.615ns (Levels of Logic = 3)
  Source:            PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:       PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0 (FF)
  Source Clock:      PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out rising
  Destination Clock: PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out rising

  Data Path: PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.471   0.715  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>)
     LUT3:I0->O            1   0.094   0.576  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/N2)
     LUT6:I4->O            3   0.094   0.984  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000)
     LUT6:I1->O            8   0.094   0.374  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001 (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_not0001)
     FDCE:CE                   0.213          PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_0
    ----------------------------------------
    Total                      3.615ns (0.966ns logic, 2.649ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'N0'
  Clock period: 7.696ns (frequency: 129.938MHz)
  Total number of paths / destination ports: 423870 / 11678
-------------------------------------------------------------------------
Delay:               7.696ns (Levels of Logic = 13)
  Source:            nfa_accept_samples_generic_hw_top_0/nfa_accept_samples_generic_hw_top_0/indices_if_U/U_indices_if_plb_master_if/burst_size_2 (FF)
  Destination:       ac0_plb/ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdMasterReg_i_0 (FF)
  Source Clock:      N0 rising
  Destination Clock: N0 rising

  Data Path: nfa_accept_samples_generic_hw_top_0/nfa_accept_samples_generic_hw_top_0/indices_if_U/U_indices_if_plb_master_if/burst_size_2 to ac0_plb/ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdMasterReg_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.471   1.085  nfa_accept_samples_generic_hw_top_0/indices_if_U/U_indices_if_plb_master_if/burst_size_2 (nfa_accept_samples_generic_hw_top_0/indices_if_U/U_indices_if_plb_master_if/burst_size<2>)
     LUT6:I0->O            1   0.094   1.069  nfa_accept_samples_generic_hw_top_0/indices_if_U/U_indices_if_plb_master_if/M_request41 (nfa_accept_samples_generic_hw_top_0/indices_if_U/U_indices_if_plb_master_if/M_request_bdd6)
     LUT6:I0->O            1   0.094   0.789  nfa_accept_samples_generic_hw_top_0/indices_if_U/U_indices_if_plb_master_if/M_request1_SW0 (N533)
     LUT6:I2->O           19   0.094   1.168  nfa_accept_samples_generic_hw_top_0/indices_if_U/U_indices_if_plb_master_if/M_request1 (indices_M_request)
     end scope: 'nfa_accept_samples_generic_hw_top_0'
     begin scope: 'ac0_plb'
     LUT6:I0->O            1   0.094   0.000  ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX/lutout_0_not00011 (ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX/lutout<0>)
     MUXCY:S->O            1   0.372   0.000  ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX/cyout<1>)
     MUXCY:CI->O           1   0.026   0.000  ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX/cyout<2>)
     MUXCY:CI->O           1   0.026   0.000  ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[2].MUXCY_GEN.MUXCY_I (ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX/cyout<3>)
     MUXCY:CI->O           1   0.026   0.000  ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[3].MUXCY_GEN.MUXCY_I (ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX/cyout<4>)
     MUXCY:CI->O           8   0.254   0.614  ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[4].MUXCY_GEN.MUXCY_I (ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/mstr_request)
     LUT6:I4->O            1   0.094   0.576  ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/priRdBurstEn_SW2 (N31)
     LUT6:I4->O           16   0.094   0.562  ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/priRdBurstEn (ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/priRdBurstEn)
     LUT5:I4->O            1   0.094   0.000  ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdMasterReg_i_0_rstpot (ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdMasterReg_i_0_rstpot)
     FDR:D                    -0.018          ac0_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdMasterReg_i_0
    ----------------------------------------
    Total                      7.696ns (1.833ns logic, 5.863ns route)
                                       (23.8% logic, 76.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 119 / 99
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SHIFT    5   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            9   0.094   0.380  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.238   0.374  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv)
     FDR:R                     0.573          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_0
    ----------------------------------------
    Total                      2.750ns (1.996ns logic, 0.754ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 290 / 290
-------------------------------------------------------------------------
Offset:              1.733ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 rising

  Data Path: fpga_0_rst_1_sys_rst_pin to proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'proc_sys_reset_0'
     INV:I->O              1   0.238   0.336  proc_sys_reset_0/EXT_LPF/exr_d1_or000011_INV_0 (proc_sys_reset_0/EXT_LPF/exr_d1_or00001)
     FDS:D                    -0.018          proc_sys_reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      1.733ns (1.056ns logic, 0.677ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.341ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce:DATAOUT to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY:DATAOUT        2   0.000   0.341  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync)
     FDCPE_1:D                -0.018          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ----------------------------------------
    Total                      0.341ns (0.000ns logic, 0.341ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.336ns (Levels of Logic = 0)
  Source:            PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED (PAD)
  Destination:       PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Destination Clock: PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out rising

  Data Path: PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i:LOCKED to PCIe_Bridge/PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         1   0.000   0.336  PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i (PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/use_pll_pll_lk_out)
     FDCE:D                   -0.018          PCIe_Bridge/gen_pcie_bridge_64.pcie_bridge_64/gen_v5_pcie.comp_block_plus/comp_v5_endpoint/endpoint_blk_plus_v1_13x1_i.ep_v1_13x1/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    ----------------------------------------
    Total                      0.336ns (0.000ns logic, 0.336ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/update'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.788ns (Levels of Logic = 2)
  Source:            mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0 (FF)
  Destination Clock: mdm_0/mdm_0/update rising

  Data Path: mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:SEL to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX5:SEL      8   0.000   0.000  mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            8   0.094   0.374  JTAG_CONTROL_I/command_1_and00001 (JTAG_CONTROL_I/command_1_and0000)
     FDE:CE                    0.213          JTAG_CONTROL_I/command_1_7
    ----------------------------------------
    Total                      1.788ns (1.414ns logic, 0.374ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1'
  Total number of paths / destination ports: 179 / 123
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT1 falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs to fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_oddr_dqs (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_out)
     IOBUFDS:I->IOB        0   2.452   0.000  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/gen_dqs_iob_ddr2.u_iobuf_dqs (DDR2_DQS_n<7>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0'
  Total number of paths / destination ports: 136 / 72
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 2)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (FF)
  Destination:       fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63> (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq to fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_oddr_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/dq_out)
     IOBUF:I->IO               2.452          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/u_iobuf_dq (DDR2_DQ<63>)
     end scope: 'DDR2_SDRAM'
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3'
  Total number of paths / destination ports: 240 / 240
-------------------------------------------------------------------------
Offset:              0.942ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT3 rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/u_idelay_dq:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             72   0.471   0.471  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyrst_dq)
    IODELAY:RST                0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_idelay_dqs
    ----------------------------------------
    Total                      0.942ns (0.471ns logic, 0.471ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<0>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<1>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<2>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<3>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<4>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<5>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<6>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.841ns (Levels of Logic = 0)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE (PAD)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/dqs_ibuf falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq/gen_stg2_sg1.u_iddr_dq:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q          8   0.467   0.374  DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/dq_ce<7>)
    IDDR_2CLK:CE               0.000          DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    ----------------------------------------
    Total                      0.841ns (0.467ns logic, 0.374ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/update'
  Total number of paths / destination ports: 46 / 1
-------------------------------------------------------------------------
Offset:              5.852ns (Levels of Logic = 11)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/update falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.467   0.647  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            8   0.094   1.011  JTAG_CONTROL_I/Dbg_Reg_En_I<7>1 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT5:I0->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO351 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO351)
     MUXF7:I1->O           1   0.254   0.710  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO35_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO35)
     LUT5:I2->O            1   0.094   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO80 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      5.852ns (1.442ns logic, 4.410ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 166 / 1
-------------------------------------------------------------------------
Offset:              7.320ns (Levels of Logic = 10)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 to mdm_0/mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   1.889   0.973  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/tdo_config_word1<6>)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_6 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_6)
     MUXF7:I1->O           1   0.254   0.480  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_5_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO_Config_Word_5_f7)
     LUT5:I4->O            1   0.094   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO352 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO352)
     MUXF7:I0->O           1   0.251   0.710  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO35_f7 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO35)
     LUT5:I2->O            1   0.094   1.069  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/TDO80 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT6:I0->O            1   0.094   0.000  TDO_i901 (TDO_i901)
     MUXF7:I0->O           1   0.251   0.973  TDO_i90_f7 (TDO_i90)
     LUT5:I0->O            0   0.094   0.000  TDO_i227 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_VIRTEX5:TDO          0.000          mdm_0/Use_Virtex5.BSCAN_VIRTEX5_I
    ----------------------------------------
    Total                      7.320ns (3.115ns logic, 4.205ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 204 / 204
-------------------------------------------------------------------------
Delay:               1.397ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST (PAD)

  Data Path: fpga_0_rst_1_sys_rst_pin to clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'clock_generator_0'
     INV:I->O              0   0.238   0.000  clock_generator_0/PLL0_INST/rsti1_INV_0 (clock_generator_0/PLL0_INST/rsti)
    PLL_ADV:RST                0.000          clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    ----------------------------------------
    Total                      1.397ns (1.056ns logic, 0.341ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================


Total REAL time to Xst completion: 486.00 secs
Total CPU time to Xst completion: 485.61 secs
 
--> 

Total memory usage is 795124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1554 (   0 filtered)
Number of infos    :  329 (   0 filtered)

