
---------- Begin Simulation Statistics ----------
final_tick                                 1306896800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 175276                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408884                       # Number of bytes of host memory used
host_op_rate                                   314877                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.43                       # Real time elapsed on the host
host_tick_rate                               84705373                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2704273                       # Number of instructions simulated
sim_ops                                       4858150                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001307                       # Number of seconds simulated
sim_ticks                                  1306896800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               578738                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 35                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28249                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            593552                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             317485                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          578738                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           261253                       # Number of indirect misses.
system.cpu.branchPred.lookups                  652566                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27684                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        16102                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2947442                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2219507                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             28361                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     499576                       # Number of branches committed
system.cpu.commit.bw_lim_events                832495                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             877                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          956466                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2704273                       # Number of instructions committed
system.cpu.commit.committedOps                4858150                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2836002                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.713028                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.749628                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1262985     44.53%     44.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       243035      8.57%     53.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       207326      7.31%     60.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       290161     10.23%     70.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       832495     29.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2836002                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75825                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                25863                       # Number of function calls committed.
system.cpu.commit.int_insts                   4802008                       # Number of committed integer instructions.
system.cpu.commit.loads                        710173                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20813      0.43%      0.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3771416     77.63%     78.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2054      0.04%     78.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37985      0.78%     78.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.06%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.03%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.13%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11415      0.23%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.26%     79.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.14%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1273      0.03%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          690285     14.21%     93.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         260655      5.37%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.41%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4858150                       # Class of committed instruction
system.cpu.commit.refs                         983327                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2704273                       # Number of Instructions Simulated
system.cpu.committedOps                       4858150                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.208178                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.208178                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8482                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34532                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50468                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4732                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1035966                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                6057164                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   418667                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1523534                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  28430                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 90735                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      796783                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1879                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      294697                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           162                       # TLB misses on write requests
system.cpu.fetch.Branches                      652566                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    359407                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2610315                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7460                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3518150                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  345                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           787                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   56860                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.199730                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             457437                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             345169                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.076795                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3097332                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.046584                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.913773                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1358939     43.87%     43.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   105077      3.39%     47.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    87427      2.82%     50.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   124537      4.02%     54.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1421352     45.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3097332                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    122163                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    67388                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    282178000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    282178000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    282178000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    282177600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    282177600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    282177600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8826400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8826000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       610800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       610400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       610000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       610000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4524800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4575200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4615200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4561600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    110860400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    110863200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    110874800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    110920000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2174955600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          169911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                32796                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   530558                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.659082                       # Inst execution rate
system.cpu.iew.exec_refs                      1093212                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     294682                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  710853                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                837377                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2434                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               563                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               311814                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5814563                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                798530                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             43476                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5420624                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3388                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8904                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  28430                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15211                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            45468                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          378                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       127202                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        38659                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             79                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        24477                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8319                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   7051479                       # num instructions consuming a value
system.cpu.iew.wb_count                       5395886                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.585667                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4129816                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.651510                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5403995                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8400636                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4582224                       # number of integer regfile writes
system.cpu.ipc                               0.827693                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.827693                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26711      0.49%      0.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4232668     77.46%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2079      0.04%     77.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42052      0.77%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4673      0.09%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1430      0.03%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6914      0.13%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15076      0.28%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14041      0.26%     79.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7232      0.13%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2429      0.04%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               784280     14.35%     94.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              284957      5.22%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25833      0.47%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13728      0.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5464103                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   92422                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              186171                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        88707                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             134563                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5344970                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           13857304                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5307179                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6636481                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5809238                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5464103                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5325                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          956402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17940                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4448                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1441290                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3097332                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.764132                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.659511                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1236169     39.91%     39.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              242499      7.83%     47.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              399807     12.91%     60.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              453438     14.64%     75.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              765419     24.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3097332                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.672390                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      359539                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           394                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13194                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8257                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               837377                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              311814                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2188447                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          3267243                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                    102                       # Number of system calls
system.cpu.rename.BlockCycles                  852957                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6214901                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               28                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43623                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   470375                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14820                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4683                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              15462404                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5972316                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7687750                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1554266                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73769                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  28430                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                168841                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1472826                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            158696                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          9442136                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22463                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1024                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    200518                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1082                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7818123                       # The number of ROB reads
system.cpu.rob.rob_writes                    11891492                       # The number of ROB writes
system.cpu.timesIdled                            1789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          432                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39426                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              432                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          662                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            662                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              106                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23218                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12357                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1351                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8196                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1314                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1314                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12357                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       961408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       961408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  961408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13671                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13671                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11473135                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29694165                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18304                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4160                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24545                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                947                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2049                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2049                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18304                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9292                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50486                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59778                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       203648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1278656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1482304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10580                       # Total snoops (count)
system.l2bus.snoopTraffic                       86528                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30932                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015162                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.122200                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30463     98.48%     98.48% # Request fanout histogram
system.l2bus.snoop_fanout::1                      469      1.52%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30932                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20605197                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19521617                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3820398                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1306896800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       355487                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           355487                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       355487                       # number of overall hits
system.cpu.icache.overall_hits::total          355487                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3918                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3918                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3918                       # number of overall misses
system.cpu.icache.overall_misses::total          3918                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    186350400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    186350400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    186350400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    186350400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       359405                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       359405                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       359405                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       359405                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010901                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010901                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010901                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010901                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47562.633997                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47562.633997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47562.633997                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47562.633997                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          458                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    76.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          735                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          735                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          735                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          735                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3183                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3183                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3183                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3183                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    151030000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151030000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    151030000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151030000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008856                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008856                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008856                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008856                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47448.947534                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47448.947534                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47448.947534                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47448.947534                       # average overall mshr miss latency
system.cpu.icache.replacements                   2927                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       355487                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          355487                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3918                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3918                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    186350400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    186350400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       359405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       359405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010901                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010901                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47562.633997                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47562.633997                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          735                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          735                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3183                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    151030000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151030000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008856                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47448.947534                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47448.947534                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.899895                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              279841                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2927                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             95.606765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.899895                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            721993                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           721993                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       988786                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           988786                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       988786                       # number of overall hits
system.cpu.dcache.overall_hits::total          988786                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34763                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34763                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34763                       # number of overall misses
system.cpu.dcache.overall_misses::total         34763                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1673367200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1673367200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1673367200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1673367200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1023549                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1023549                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1023549                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1023549                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033963                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033963                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033963                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48136.443920                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48136.443920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48136.443920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48136.443920                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28825                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          162                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               749                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.484646                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1924                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2809                       # number of writebacks
system.cpu.dcache.writebacks::total              2809                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22173                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22173                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22173                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12590                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4580                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17170                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    571508800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    571508800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    571508800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    260331871                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    831840671                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012300                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012300                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012300                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016775                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45393.868149                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45393.868149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45393.868149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56841.019869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48447.330868                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16146                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       717705                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          717705                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1571248400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1571248400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       750385                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       750385                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48079.816401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48079.816401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472152400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472152400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44791.993170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44791.993170                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       271081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         271081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2083                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2083                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102118800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102118800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       273164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       273164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007625                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49024.867979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49024.867979                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2049                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2049                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     99356400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     99356400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007501                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007501                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48490.190337                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48490.190337                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4580                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4580                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    260331871                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    260331871                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56841.019869                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56841.019869                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           984.920486                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              643283                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16146                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.841633                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   744.224202                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   240.696284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.726781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.235055                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.961836                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          215                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          809                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          765                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.209961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.790039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2064268                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2064268                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1161                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5064                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          991                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7216                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1161                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5064                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          991                       # number of overall hits
system.l2cache.overall_hits::total               7216                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2021                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7526                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3589                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13136                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2021                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7526                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3589                       # number of overall misses
system.l2cache.overall_misses::total            13136                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    137408400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    513557600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    249457455                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    900423455                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    137408400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    513557600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    249457455                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    900423455                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3182                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12590                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4580                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20352                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3182                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12590                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4580                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20352                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.635135                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.597776                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.783624                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.645440                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.635135                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.597776                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.783624                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.645440                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67990.301831                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68237.788998                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69506.117303                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68546.243529                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67990.301831                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68237.788998                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69506.117303                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68546.243529                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1351                       # number of writebacks
system.l2cache.writebacks::total                 1351                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             22                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            22                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2021                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7518                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3575                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13114                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2021                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7518                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3575                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          557                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13671                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    121240400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    453117600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    220210268                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    794568268                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    121240400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    453117600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    220210268                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32555072                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    827123340                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.635135                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.597141                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.780568                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.644359                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.635135                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.597141                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.780568                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.671728                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59990.301831                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60271.029529                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61597.277762                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60589.314321                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59990.301831                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60271.029529                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61597.277762                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58447.166966                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60502.036427                       # average overall mshr miss latency
system.l2cache.replacements                      9632                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2809                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2809                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2809                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2809                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          347                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          347                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          557                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          557                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32555072                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32555072                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58447.166966                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58447.166966                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          734                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              734                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1315                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1315                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     90657600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     90657600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2049                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2049                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.641776                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.641776                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68941.140684                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68941.140684                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1314                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1314                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80126800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80126800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.641288                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.641288                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60979.299848                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60979.299848                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1161                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4330                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          991                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6482                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2021                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6211                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3589                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11821                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    137408400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    422900000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    249457455                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    809765855                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3182                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10541                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4580                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18303                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.635135                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.589223                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.783624                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.645850                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67990.301831                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68088.874577                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69506.117303                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68502.314102                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2021                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6204                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3575                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11800                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121240400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    372990800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    220210268                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    714441468                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.635135                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.588559                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.780568                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.644703                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59990.301831                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60121.018698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61597.277762                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60545.887119                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3779.004600                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26441                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9632                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.745120                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    16.906240                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   415.927667                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2232.751570                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   976.087197                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.331926                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004127                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.101545                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.545105                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238303                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033528                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.922609                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1165                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2931                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           48                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2675                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.284424                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.715576                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               328920                       # Number of tag accesses
system.l2cache.tags.data_accesses              328920                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1306896800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          481152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       228800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              874944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86464                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86464                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2021                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7518                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3575                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          557                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13671                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1351                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1351                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           98970324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          368163730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    175071207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     27276829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              669482089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      98970324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          98970324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        66159776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              66159776                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        66159776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          98970324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         368163730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    175071207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     27276829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             735641866                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               151995654000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 351480                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409908                       # Number of bytes of host memory used
host_op_rate                                   538159                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2241.19                       # Real time elapsed on the host
host_tick_rate                               67235922                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   787734269                       # Number of instructions simulated
sim_ops                                    1206119362                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.150689                       # Number of seconds simulated
sim_ticks                                150688757200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             15497048                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            168385                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          69608426                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            5085794                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        15497048                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10411254                       # Number of indirect misses.
system.cpu.branchPred.lookups                69620172                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6847                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        34255                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                1434463529                       # number of cc regfile reads
system.cpu.cc_regfile_writes                667149887                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            168385                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   69259488                       # Number of branches committed
system.cpu.commit.bw_lim_events             268219962                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         4001384                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            785029996                       # Number of instructions committed
system.cpu.commit.committedOps             1201261212                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    375676965                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.197591                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.295808                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       601720      0.16%      0.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     89826894     23.91%     24.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     12530697      3.34%     27.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4497692      1.20%     28.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    268219962     71.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    375676965                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                1173368613                       # Number of committed integer instructions.
system.cpu.commit.loads                     100886163                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass     27892435      2.32%      2.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1040760375     86.64%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       100886041      8.40%     97.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       31721877      2.64%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1201261212                       # Class of committed instruction
system.cpu.commit.refs                      132608112                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   785029996                       # Number of Instructions Simulated
system.cpu.committedOps                    1201261212                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.479882                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.479882                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          185                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           25                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          222                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             6                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                875532                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts             1206948802                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 56926422                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 318570538                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 169154                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                177366                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                   100954821                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    31721996                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                    69620172                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  49358922                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     327048772                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 13771                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      788946522                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  338308                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.184805                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           49501086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            5092641                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.094241                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          376719012                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.205047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.488282                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 57710314     15.32%     15.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8032577      2.13%     17.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 16150683      4.29%     21.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 12233535      3.25%     24.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                282591903     75.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            376719012                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       893                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      561                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  69488642800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  69488642800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  69488642800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  69488642800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  69488642800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  69488642800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        16800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        16400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        34800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        33600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)  13179708000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)  13382377200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)  13166603600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)  13383078000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   470043828800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2881                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               171777                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 69278242                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.192956                       # Inst execution rate
system.cpu.iew.exec_refs                    132676813                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   31721996                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  874238                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             101205751                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             31829792                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1205262597                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             100954817                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            250262                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1202856609                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 169154                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    41                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            83409                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          769                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       319588                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       107844                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            769                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       146671                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          25106                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                2178569270                       # num instructions consuming a value
system.cpu.iew.wb_count                    1202832107                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.490765                       # average fanout of values written-back
system.cpu.iew.wb_producers                1069164976                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.192891                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1202847175                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               2028955349                       # number of integer regfile reads
system.cpu.int_regfile_writes              1073857581                       # number of integer regfile writes
system.cpu.ipc                               2.083845                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.083845                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          27997299      2.33%      2.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1042329644     86.64%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    83      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  55      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   39      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  106      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   93      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 71      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            101057173      8.40%     97.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            31721930      2.64%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             236      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             76      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1203106871                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     748                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1512                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          688                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1528                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1175108824                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2783154917                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1202831419                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1209263222                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1205262576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1203106871                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4001384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            223675                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      9720679                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     376719012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.193645                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.865296                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1138714      0.30%      0.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13115233      3.48%      3.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            65442206     17.37%     21.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           128984210     34.24%     55.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           168038649     44.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       376719012                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.193621                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    49358922                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          19760819                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1486                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            101205751                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            31829792                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               336520151                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        376721893                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  874518                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            1738642566                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    231                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 57092092                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     41                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            3812919497                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             1206552541                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          1746398366                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 318568580                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    250                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 169154                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 14378                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  7755798                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1565                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups       2035577978                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            290                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     55560                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                   1312719599                       # The number of ROB reads
system.cpu.rob.rob_writes                  2411567403                       # The number of ROB writes
system.cpu.timesIdled                              23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           85                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            169                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           40                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            83                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 43                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               39                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            43                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                43                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      43    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  43                       # Request fanout histogram
system.membus.reqLayer2.occupancy               34802                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              92998                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  73                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             9                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               106                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                25                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               25                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             73                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          103                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          164                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     267                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                44                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                142                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.084507                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.279131                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      130     91.55%     91.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                       12      8.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  142                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               55600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                75987                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               42000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON    150688757200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     49358871                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         49358871                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     49358871                       # number of overall hits
system.cpu.icache.overall_hits::total        49358871                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total            51                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2432400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2432400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2432400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2432400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     49358922                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     49358922                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     49358922                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     49358922                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47694.117647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47694.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47694.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47694.117647                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           35                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1811200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1811200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1811200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1811200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51748.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51748.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51748.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51748.571429                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     49358871                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        49358871                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2432400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2432400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     49358922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     49358922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47694.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47694.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1811200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1811200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51748.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51748.571429                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           251.000160                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               12267                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            306.675000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   251.000160                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          98717879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         98717879                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    132593237                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        132593237                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    132593237                       # number of overall hits
system.cpu.dcache.overall_hits::total       132593237                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          121                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            121                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          121                       # number of overall misses
system.cpu.dcache.overall_misses::total           121                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3471200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3471200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3471200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3471200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    132593358                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    132593358                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    132593358                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    132593358                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000001                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28687.603306                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28687.603306                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28687.603306                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28687.603306                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           65                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           65                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           56                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           56                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1451600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1451600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1451600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       121987                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1573587                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25921.428571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25921.428571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25921.428571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 17426.714286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24977.571429                       # average overall mshr miss latency
system.cpu.dcache.replacements                     38                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    100871313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       100871313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3203600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3203600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    100871409                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    100871409                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33370.833333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33370.833333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           65                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38838.709677                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38838.709677                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     31721924                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       31721924                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           25                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       267600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       267600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     31721949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     31721949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        10704                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        10704                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           25                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       247600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       247600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data         9904                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total         9904                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       121987                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       121987                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 17426.714286                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 17426.714286                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               23199                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                38                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            610.500000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   810.999956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   213.000044                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.791992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.208008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          811                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.208008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         265186754                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        265186754                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            26                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                43                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           26                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           16                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            1                       # number of overall misses
system.l2cache.overall_misses::total               43                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1693600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1040800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher        65598                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2799998                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1693600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1040800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher        65598                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2799998                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           35                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              73                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           35                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            7                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             73                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.742857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.516129                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.589041                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.742857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.516129                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.589041                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65138.461538                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        65050                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65598                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65116.232558                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65138.461538                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        65050                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65598                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65116.232558                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           26                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           26                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            1                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1485600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       912800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher        57598                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2455998                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1485600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       912800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        57598                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2455998                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.742857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.516129                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.589041                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.742857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.516129                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.589041                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57138.461538                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        57050                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57598                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57116.232558                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57138.461538                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        57050                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57598                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57116.232558                       # average overall mshr miss latency
system.l2cache.replacements                        44                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data           25                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              25                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total           25                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           26                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           43                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1693600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1040800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher        65598                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2799998                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           73                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.742857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.516129                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.142857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.589041                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65138.461538                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        65050                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65598                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65116.232558                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           26                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           43                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1485600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       912800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher        57598                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2455998                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.742857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.516129                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.142857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.589041                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57138.461538                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        57050                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57598                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57116.232558                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    169                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   44                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.840909                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.999999                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1108.999134                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1795.000718                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1026.000149                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          129                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009033                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.270752                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.438233                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.250488                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031494                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1157                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2939                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1157                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2939                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.282471                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.717529                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1364                       # Number of tag accesses
system.l2cache.tags.data_accesses                1364                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 150688757200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               26                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   43                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              11043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data               6795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher          425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  18263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         11043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             11043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks             425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                   425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks             425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             11043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data              6795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher          425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 18688                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               152232114800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              173858020                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                266259539                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.53                       # Real time elapsed on the host
host_tick_rate                               52142867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   788408559                       # Number of instructions simulated
sim_ops                                    1207447253                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000236                       # Number of seconds simulated
sim_ticks                                   236460800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               147420                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6378                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            145563                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              74853                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          147420                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            72567                       # Number of indirect misses.
system.cpu.branchPred.lookups                  181109                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16936                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4836                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    620164                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   319636                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6400                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     159383                       # Number of branches committed
system.cpu.commit.bw_lim_events                244654                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          103481                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               674290                       # Number of instructions committed
system.cpu.commit.committedOps                1327891                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       545981                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.432119                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.662489                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       124008     22.71%     22.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        70841     12.97%     35.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        41000      7.51%     43.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        65478     11.99%     55.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       244654     44.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       545981                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16780                       # Number of function calls committed.
system.cpu.commit.int_insts                   1327364                       # Number of committed integer instructions.
system.cpu.commit.loads                        224624                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          187      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           995380     74.96%     74.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2037      0.15%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.01%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.01%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.01%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.01%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.01%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          224296     16.89%     92.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         104795      7.89%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1327891                       # Class of committed instruction
system.cpu.commit.refs                         329681                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      674290                       # Number of Instructions Simulated
system.cpu.committedOps                       1327891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.876703                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.876703                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           21                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           51                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           92                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 31277                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1472814                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   126544                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    406663                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6417                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  5112                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      230838                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            58                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      107127                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                      181109                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    119692                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        435808                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   328                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         739711                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           152                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   12834                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.306366                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             133603                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              91789                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.251304                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             576013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.595653                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.745830                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   153781     26.70%     26.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    30530      5.30%     32.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    27086      4.70%     36.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    48036      8.34%     45.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   316580     54.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               576013                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1534                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      987                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     69944400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     69944000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     69944000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     69944400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     69944400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     69944400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       432800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        24800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        48000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        49200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        48800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        48800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     34178000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     34180800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     34175600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     34148400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      557507200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           15139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6608                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   163506                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.337741                       # Inst execution rate
system.cpu.iew.exec_refs                       337967                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     107126                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   26404                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                237903                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1552                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                37                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               113775                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1431361                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                230841                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             13604                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1381960                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6417                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    53                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6455                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        13281                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8718                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6504                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            104                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1374906                       # num instructions consuming a value
system.cpu.iew.wb_count                       1377895                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.667489                       # average fanout of values written-back
system.cpu.iew.wb_producers                    917735                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.330864                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1379530                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2127237                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1108411                       # number of integer regfile writes
system.cpu.ipc                               1.140637                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.140637                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1796      0.13%      0.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1049161     75.18%     75.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2038      0.15%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   126      0.01%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 134      0.01%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.01%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   49      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  147      0.01%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  107      0.01%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 106      0.01%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 78      0.01%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               232624     16.67%     92.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              108272      7.76%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             476      0.03%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            335      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1395561                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1569                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3151                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1467                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2674                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1392196                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3365634                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1376428                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1532186                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1426943                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1395561                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4418                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          103481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1647                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4309                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       163288                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        576013                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.422794                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.429346                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               89700     15.57%     15.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               67998     11.80%     27.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              108404     18.82%     46.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              128889     22.38%     68.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              181022     31.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          576013                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.360748                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      119719                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            52                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1559                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2930                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               237903                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              113775                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  667296                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           591152                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     46                       # Number of system calls
system.cpu.rename.BlockCycles                   28227                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1377717                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    258                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   131451                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    223                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    38                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3623867                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1454170                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1493803                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    406777                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    541                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   6417                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1362                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   116111                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2435                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2237723                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1779                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                117                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1758                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            124                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1732699                       # The number of ROB reads
system.cpu.rob.rob_writes                     2894211                       # The number of ROB writes
system.cpu.timesIdled                             291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           37                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1304                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               37                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           467                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           15                       # Transaction distribution
system.membus.trans_dist::CleanEvict              205                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           243                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        16768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        16768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   16768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               247                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     247    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 247                       # Request fanout histogram
system.membus.reqLayer2.occupancy              211210                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             531790                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 646                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            59                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               841                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  8                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 8                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            647                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1459                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          498                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1957                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        31168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    44608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               255                       # Total snoops (count)
system.l2bus.snoopTraffic                        1024                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                909                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.042904                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.202753                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      870     95.71%     95.71% # Request fanout histogram
system.l2bus.snoop_fanout::1                       39      4.29%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  909                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              199599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               563181                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              585600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       236460800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       119115                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           119115                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       119115                       # number of overall hits
system.cpu.icache.overall_hits::total          119115                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          577                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            577                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          577                       # number of overall misses
system.cpu.icache.overall_misses::total           577                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     18001600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18001600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     18001600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18001600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       119692                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       119692                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       119692                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       119692                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004821                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004821                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004821                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004821                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31198.613518                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31198.613518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31198.613518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31198.613518                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           88                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           88                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          489                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          489                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13682800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13682800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13682800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13682800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27981.186094                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27981.186094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27981.186094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27981.186094                       # average overall mshr miss latency
system.cpu.icache.replacements                    483                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       119115                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          119115                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          577                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           577                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     18001600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18001600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       119692                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       119692                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004821                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004821                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31198.613518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31198.613518                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           88                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           88                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          489                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          489                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13682800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13682800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27981.186094                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27981.186094                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.943600                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            49545071                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               739                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          67043.397835                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.943600                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            239872                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           239872                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       329156                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           329156                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       329156                       # number of overall hits
system.cpu.dcache.overall_hits::total          329156                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          249                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            249                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          249                       # number of overall misses
system.cpu.dcache.overall_misses::total           249                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11182000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11182000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11182000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11182000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       329405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       329405                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       329405                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       329405                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000756                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000756                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000756                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000756                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44907.630522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44907.630522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44907.630522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44907.630522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                20                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           44                       # number of writebacks
system.cpu.dcache.writebacks::total                44                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          101                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          101                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          148                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           18                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          166                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6313200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6313200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6313200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       951981                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7265181                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000449                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000449                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000449                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000504                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42656.756757                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42656.756757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42656.756757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52887.833333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43766.150602                       # average overall mshr miss latency
system.cpu.dcache.replacements                    166                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       224106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          224106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10807600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10807600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       224347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       224347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44844.813278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44844.813278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5945200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5945200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42465.714286                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42465.714286                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       105050                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         105050                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       374400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       374400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       105058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       105058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        46800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        46800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       368000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       368000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        46000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        46000                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           18                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           18                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       951981                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       951981                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 52887.833333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 52887.833333                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           133262121                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1190                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          111984.975630                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   819.464368                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   204.535632                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.800258                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.199742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          181                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          843                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          709                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.176758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.823242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            658976                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           658976                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             334                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              67                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 407                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            334                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             67                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                407                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           154                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            81                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           12                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               247                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          154                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           81                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           12                       # number of overall misses
system.l2cache.overall_misses::total              247                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10287600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5570000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       889188                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     16746788                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10287600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5570000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       889188                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     16746788                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          488                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          148                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           18                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             654                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          488                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          148                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           18                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            654                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.315574                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.547297                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.666667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.377676                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.315574                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.547297                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.666667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.377676                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66802.597403                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68765.432099                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        74099                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67800.761134                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66802.597403                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68765.432099                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        74099                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67800.761134                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             15                       # number of writebacks
system.l2cache.writebacks::total                   15                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          154                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           81                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           11                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          246                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          154                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           81                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           11                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          248                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9063600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4922000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       637189                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     14622789                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9063600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4922000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       637189                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       283597                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     14906386                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.315574                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.547297                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.611111                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.376147                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.315574                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.547297                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.611111                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.379205                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58854.545455                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60765.432099                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57926.272727                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59442.231707                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58854.545455                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60765.432099                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57926.272727                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 141798.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60106.395161                       # average overall mshr miss latency
system.l2cache.replacements                       251                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           44                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           44                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           44                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           44                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       283597                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       283597                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 141798.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 141798.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       324800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       324800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        81200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        81200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       292800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       292800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        73200                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        73200                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          334                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           63                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          403                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          154                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           77                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          243                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10287600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5245200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       889188                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16421988                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          488                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          646                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.315574                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.550000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.666667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.376161                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66802.597403                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68119.480519                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        74099                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67580.197531                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          154                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           77                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          242                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9063600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4629200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       637189                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14329989                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.315574                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.550000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.611111                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.374613                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58854.545455                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60119.480519                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57926.272727                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59214.830579                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14436                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4347                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.320911                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.042801                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1135.221627                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1784.809299                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1011.058031                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   128.868242                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008800                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.277154                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.435744                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.246840                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031462                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1092                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3004                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1079                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2766                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.266602                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.733398                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                10659                       # Number of tag accesses
system.l2cache.tags.data_accesses               10659                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    236460800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               15808                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          960                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              960                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              153                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               81                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           11                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  247                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            15                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  15                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           41410669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           21923296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      2977238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       541316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               66852518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      41410669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          41410669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         4059870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               4059870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         4059870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          41410669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          21923296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      2977238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       541316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              70912388                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
