{"cve": {"data_type": "CVE", "data_format": "MITRE", "data_version": "4.0", "CVE_data_meta": {"ID": "CVE-2023-52505", "ASSIGNER": "cve@kernel.org"}, "problemtype": {"problemtype_data": [{"description": []}]}, "references": {"reference_data": [{"url": "https://git.kernel.org/stable/c/139ad1143151a07be93bf741d4ea7c89e59f89ce", "name": "https://git.kernel.org/stable/c/139ad1143151a07be93bf741d4ea7c89e59f89ce", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/139ad1143151a07be93bf741d4ea7c89e59f89ce", "name": "https://git.kernel.org/stable/c/139ad1143151a07be93bf741d4ea7c89e59f89ce", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/6f901f8448c6b25ed843796b114471d2a3fc5dfb", "name": "https://git.kernel.org/stable/c/6f901f8448c6b25ed843796b114471d2a3fc5dfb", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/6f901f8448c6b25ed843796b114471d2a3fc5dfb", "name": "https://git.kernel.org/stable/c/6f901f8448c6b25ed843796b114471d2a3fc5dfb", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/c2d7c79898b427d263c64a4841987eec131f2d4e", "name": "https://git.kernel.org/stable/c/c2d7c79898b427d263c64a4841987eec131f2d4e", "refsource": "", "tags": []}, {"url": "https://git.kernel.org/stable/c/c2d7c79898b427d263c64a4841987eec131f2d4e", "name": "https://git.kernel.org/stable/c/c2d7c79898b427d263c64a4841987eec131f2d4e", "refsource": "", "tags": []}]}, "description": {"description_data": [{"lang": "en", "value": "In the Linux kernel, the following vulnerability has been resolved:\n\nphy: lynx-28g: serialize concurrent phy_set_mode_ext() calls to shared registers\n\nThe protocol converter configuration registers PCC8, PCCC, PCCD\n(implemented by the driver), as well as others, control protocol\nconverters from multiple lanes (each represented as a different\nstruct phy). So, if there are simultaneous calls to phy_set_mode_ext()\nto lanes sharing the same PCC register (either for the \"old\" or for the\n\"new\" protocol), corruption of the values programmed to hardware is\npossible, because lynx_28g_rmw() has no locking.\n\nAdd a spinlock in the struct lynx_28g_priv shared by all lanes, and take\nthe global spinlock from the phy_ops :: set_mode() implementation. There\nare no other callers which modify PCC registers."}]}}, "configurations": {"CVE_data_version": "4.0", "nodes": []}, "impact": {}, "publishedDate": "2024-03-02T22:15Z", "lastModifiedDate": "2024-11-21T08:39Z"}