Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: main_REC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_REC.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_REC"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : main_REC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "../HMM-Viterbi/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\.Xilinx\MFC_REC\vad.v" into library work
Parsing module <vad>.
Analyzing Verilog file "C:\.Xilinx\MFC_REC\SMULTI.v" into library work
Parsing module <SMULTI>.
Analyzing Verilog file "C:\.Xilinx\MFC_REC\MEMS_Filter.v" into library work
Parsing module <MEMS_Filter>.
Parsing verilog file "mic_coef.dat" included at line 143.
Analyzing Verilog file "C:\.Xilinx\MFC_REC\log2_10bit.v" into library work
Parsing module <log2_10bit>.
Analyzing Verilog file "C:\.Xilinx\MFC_REC\FFT_16kHz.v" into library work
Parsing module <FFT_16kHz>.
Analyzing Verilog file "C:\.Xilinx\MFC_REC\BRAM.v" into library work
Parsing module <BRAM>.
Analyzing Verilog file "C:\.Xilinx\MFC_REC\SPM0405HD4H.v" into library work
Parsing module <SPM0405HD4H>.
Analyzing Verilog file "C:\.Xilinx\MFC_REC\rec_dim.v" into library work
Parsing module <rec_dim>.
Analyzing Verilog file "C:\.Xilinx\MFC_REC\MFCC.v" into library work
Parsing module <MFCC>.
Parsing verilog file "register.v" included at line 29.
Parsing verilog file "ringbuffer.v" included at line 47.
Parsing verilog file "hamwin.v" included at line 52.
Parsing verilog file "src/ham16khz.dat" included at line 6.
Parsing verilog file "fft_use.v" included at line 56.
Parsing verilog file "fft_power.v" included at line 60.
Parsing verilog file "MFB.v" included at line 64.
Parsing verilog file "DCT.v" included at line 68.
Parsing verilog file "pick.v" included at line 72.
Parsing verilog file "liftering.v" included at line 76.
Analyzing Verilog file "C:\.Xilinx\MFC_REC\clock_divide.v" into library work
Parsing module <clock_divide>.
Analyzing Verilog file "C:\.Xilinx\MFC_REC\main_REC.v" into library work
Parsing module <main_REC>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main_REC>.
WARNING:HDLCompiler:872 - "C:\.Xilinx\MFC_REC\main_REC.v" Line 36: Using initial value of reset since it is never assigned

Elaborating module <clock_divide(DIVCOUNT=5)>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\clock_divide.v" Line 49: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:1127 - "C:\.Xilinx\MFC_REC\main_REC.v" Line 42: Assignment to clk_10MHz ignored, since the identifier is never used

Elaborating module <clock_divide(DIVCOUNT=25)>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\clock_divide.v" Line 49: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <clock_divide(DIVCOUNT=12500)>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\clock_divide.v" Line 39: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:1127 - "C:\.Xilinx\MFC_REC\main_REC.v" Line 55: Assignment to clk_4000Hz ignored, since the identifier is never used

Elaborating module <clock_divide(DIVCOUNT=500000)>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\clock_divide.v" Line 39: Result of 21-bit expression is truncated to fit in 20-bit target.

Elaborating module <clock_divide(DIVCOUNT=20)>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\clock_divide.v" Line 39: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:1127 - "C:\.Xilinx\MFC_REC\main_REC.v" Line 67: Assignment to clk_5Hz ignored, since the identifier is never used

Elaborating module <clock_divide(DIVCOUNT=100)>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\clock_divide.v" Line 39: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:1127 - "C:\.Xilinx\MFC_REC\main_REC.v" Line 73: Assignment to clk_1Hz ignored, since the identifier is never used

Elaborating module <SPM0405HD4H>.

Elaborating module <MEMS_Filter>.
WARNING:HDLCompiler:872 - "C:\.Xilinx\MFC_REC\MEMS_Filter.v" Line 43: Using initial value of OFFSET since it is never assigned
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\MEMS_Filter.v" Line 248: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\MEMS_Filter.v" Line 256: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\SPM0405HD4H.v" Line 72: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <MFCC>.
WARNING:HDLCompiler:872 - "register.v" Line 148: Using initial value of xn_im since it is never assigned
WARNING:HDLCompiler:872 - "register.v" Line 149: Using initial value of fwd_inv since it is never assigned
WARNING:HDLCompiler:872 - "register.v" Line 150: Using initial value of fwd_inv_we since it is never assigned

Elaborating module <BRAM(DWIDTH=16,AWIDTH=9,WORDS=512)>.

Elaborating module <BRAM(DWIDTH=30,AWIDTH=9,WORDS=400)>.

Elaborating module <BRAM(DWIDTH=40,AWIDTH=9,WORDS=512)>.

Elaborating module <BRAM(DWIDTH=50,AWIDTH=8,WORDS=256)>.

Elaborating module <BRAM(DWIDTH=21,AWIDTH=5,WORDS=24)>.

Elaborating module <BRAM(DWIDTH=26,AWIDTH=4,WORDS=13)>.

Elaborating module <FFT_16kHz>.
WARNING:HDLCompiler:1127 - "register.v" Line 211: Assignment to busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "register.v" Line 212: Assignment to edone ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "register.v" Line 213: Assignment to done ignored, since the identifier is never used

Elaborating module <log2_10bit>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\log2_10bit.v" Line 66: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\log2_10bit.v" Line 1129: Result of 22-bit expression is truncated to fit in 21-bit target.

Elaborating module <SMULTI>.

Elaborating module <vad>.
WARNING:HDLCompiler:1127 - "C:\.Xilinx\MFC_REC\vad.v" Line 60: Assignment to before_reset ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "ringbuffer.v" Line 8: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "ringbuffer.v" Line 9: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "ringbuffer.v" Line 26: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "ringbuffer.v" Line 27: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "ringbuffer.v" Line 28: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "ringbuffer.v" Line 31: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "ringbuffer.v" Line 35: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "ringbuffer.v" Line 39: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "ringbuffer.v" Line 41: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "ringbuffer.v" Line 56: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 14: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 17: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 20: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 23: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 24: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 27: Result of 128-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 28: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 31: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 32: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 35: Result of 128-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 36: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 42: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 57: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 58: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 60: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "hamwin.v" Line 62: Result of 128-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "fft_use.v" Line 24: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "fft_use.v" Line 27: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "fft_power.v" Line 22: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "fft_power.v" Line 36: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "fft_power.v" Line 46: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "fft_power.v" Line 57: Result of 128-bit expression is truncated to fit in 80-bit target.
WARNING:HDLCompiler:413 - "fft_power.v" Line 60: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "fft_power.v" Line 72: Result of 128-bit expression is truncated to fit in 80-bit target.
WARNING:HDLCompiler:413 - "fft_power.v" Line 75: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "fft_power.v" Line 79: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "fft_power.v" Line 80: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "fft_power.v" Line 87: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "fft_power.v" Line 90: Result of 128-bit expression is truncated to fit in 80-bit target.
WARNING:HDLCompiler:413 - "fft_power.v" Line 92: Result of 15-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 656: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 667: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 682: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 686: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 687: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 691: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 692: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 696: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 698: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 699: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 704: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 705: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 706: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 708: Result of 128-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 713: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 714: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "MFB.v" Line 716: Result of 128-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 711: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 718: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 723: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 735: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 738: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 740: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 742: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 745: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 747: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 748: Result of 128-bit expression is truncated to fit in 36-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 749: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 753: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 754: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "DCT.v" Line 756: Result of 128-bit expression is truncated to fit in 36-bit target.
WARNING:HDLCompiler:413 - "pick.v" Line 7: Result of 26-bit expression is truncated to fit in 25-bit target.
WARNING:HDLCompiler:413 - "pick.v" Line 8: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "pick.v" Line 17: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "pick.v" Line 22: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "pick.v" Line 27: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "pick.v" Line 32: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "pick.v" Line 34: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "pick.v" Line 41: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "pick.v" Line 43: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "liftering.v" Line 46: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "liftering.v" Line 52: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "liftering.v" Line 56: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "liftering.v" Line 61: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "liftering.v" Line 67: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\MFCC.v" Line 83: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\MFCC.v" Line 134: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\MFCC.v" Line 137: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\MFCC.v" Line 141: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\MFCC.v" Line 148: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:\.Xilinx\MFC_REC\MFCC.v" Line 44: Assignment to MFB_tmp ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\.Xilinx\MFC_REC\main_REC.v" Line 96: Size mismatch in connection of port <x_o>. Formal port size is 32-bit while actual signal size is 26-bit.

Elaborating module <rec_dim>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 79: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 80: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 89: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 91: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 96: Result of 42-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 97: Result of 42-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 98: Result of 42-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 99: Result of 42-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 100: Result of 42-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 101: Result of 42-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 102: Result of 42-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 103: Result of 42-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 104: Result of 42-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 105: Result of 42-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 106: Result of 42-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 107: Result of 42-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 110: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\rec_dim.v" Line 136: Result of 23-bit expression is truncated to fit in 22-bit target.
WARNING:HDLCompiler:189 - "C:\.Xilinx\MFC_REC\main_REC.v" Line 123: Size mismatch in connection of port <x_o>. Formal port size is 32-bit while actual signal size is 26-bit.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\main_REC.v" Line 176: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\main_REC.v" Line 183: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\main_REC.v" Line 190: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\.Xilinx\MFC_REC\main_REC.v" Line 217: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:Xst:2972 - "C:\.Xilinx\MFC_REC\main_REC.v" line 40. All outputs of instance <clock_devide_10M> of block <clock_divide> are unconnected in block <main_REC>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\.Xilinx\MFC_REC\main_REC.v" line 53. All outputs of instance <clock_devide_4000> of block <clock_divide> are unconnected in block <main_REC>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\.Xilinx\MFC_REC\main_REC.v" line 59. All outputs of instance <clock_devide_100> of block <clock_divide> are unconnected in block <main_REC>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\.Xilinx\MFC_REC\main_REC.v" line 65. All outputs of instance <clock_devide_5> of block <clock_divide> are unconnected in block <main_REC>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\.Xilinx\MFC_REC\main_REC.v" line 71. All outputs of instance <clock_devide_1> of block <clock_divide> are unconnected in block <main_REC>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main_REC>.
    Related source file is "C:\.Xilinx\MFC_REC\main_REC.v".
        OWIDTH = 384
        MFCBIT = 32
        BWIDTH = 256
        QBIT = 16
INFO:Xst:3210 - "C:\.Xilinx\MFC_REC\main_REC.v" line 40: Output port <clk_div> of the instance <clock_devide_10M> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\.Xilinx\MFC_REC\main_REC.v" line 53: Output port <clk_div> of the instance <clock_devide_4000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\.Xilinx\MFC_REC\main_REC.v" line 65: Output port <clk_div> of the instance <clock_devide_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\.Xilinx\MFC_REC\main_REC.v" line 71: Output port <clk_div> of the instance <clock_devide_1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <led1>.
    Found 1-bit register for signal <led2>.
    Found 1-bit register for signal <led3>.
    Found 12-bit register for signal <j>.
    Found 3-bit register for signal <k>.
    Found 5-bit register for signal <l>.
    Found 1-bit register for signal <before_dv>.
    Found 256-bit register for signal <dat_o2>.
    Found 8-bit register for signal <i>.
    Found 256-bit register for signal <dat_o3>.
    Found 1-bit register for signal <max2>.
    Found 1-bit register for signal <max3>.
    Found 1-bit register for signal <sclk>.
    Found 1-bit adder for signal <n8173> created at line 167.
    Found 1-bit adder for signal <n8176> created at line 167.
    Found 1-bit adder for signal <n8179> created at line 167.
    Found 1-bit adder for signal <n8182> created at line 167.
    Found 1-bit adder for signal <n8185> created at line 167.
    Found 1-bit adder for signal <n8188> created at line 167.
    Found 1-bit adder for signal <n8191> created at line 167.
    Found 1-bit adder for signal <n8194> created at line 167.
    Found 1-bit adder for signal <n8197> created at line 167.
    Found 1-bit adder for signal <n8200> created at line 167.
    Found 1-bit adder for signal <n8203> created at line 167.
    Found 1-bit adder for signal <n8206> created at line 167.
    Found 1-bit adder for signal <l[4]_max2_add_25_OUT<0>> created at line 167.
    Found 1-bit adder for signal <n8212> created at line 168.
    Found 1-bit adder for signal <n8215> created at line 168.
    Found 1-bit adder for signal <dv_max3_add_30_OUT<0>> created at line 168.
    Found 12-bit adder for signal <j[11]_GND_1_o_add_32_OUT> created at line 176.
    Found 3-bit adder for signal <k[2]_GND_1_o_add_35_OUT> created at line 183.
    Found 5-bit adder for signal <l[4]_GND_1_o_add_38_OUT> created at line 190.
    Found 9-bit adder for signal <n8152> created at line 196.
    Found 9-bit adder for signal <n8153> created at line 197.
    Found 9-bit adder for signal <n8154> created at line 198.
    Found 9-bit adder for signal <n8155> created at line 199.
    Found 9-bit adder for signal <n8156> created at line 200.
    Found 9-bit adder for signal <n8157> created at line 201.
    Found 9-bit adder for signal <n8158> created at line 202.
    Found 9-bit adder for signal <n8159> created at line 203.
    Found 9-bit adder for signal <n8160> created at line 204.
    Found 9-bit adder for signal <n8161> created at line 205.
    Found 9-bit adder for signal <n8162> created at line 206.
    Found 9-bit adder for signal <n8163> created at line 207.
    Found 9-bit adder for signal <n8164> created at line 208.
    Found 9-bit adder for signal <n8165> created at line 209.
    Found 9-bit adder for signal <n8166> created at line 210.
    Found 8-bit adder for signal <i[7]_GND_1_o_add_89_OUT> created at line 217.
    Found 1-bit 32-to-1 multiplexer for signal <n8170> created at line 167.
    Found 1-bit 32-to-1 multiplexer for signal <n8171> created at line 167.
    Found 1-bit 32-to-1 multiplexer for signal <n8174> created at line 167.
    Found 1-bit 32-to-1 multiplexer for signal <n8177> created at line 167.
    Found 1-bit 32-to-1 multiplexer for signal <n8180> created at line 167.
    Found 1-bit 32-to-1 multiplexer for signal <n8183> created at line 167.
    Found 1-bit 32-to-1 multiplexer for signal <n8186> created at line 167.
    Found 1-bit 32-to-1 multiplexer for signal <n8189> created at line 167.
    Found 1-bit 32-to-1 multiplexer for signal <n8192> created at line 167.
    Found 1-bit 32-to-1 multiplexer for signal <n8195> created at line 167.
    Found 1-bit 32-to-1 multiplexer for signal <n8198> created at line 167.
    Found 1-bit 32-to-1 multiplexer for signal <n8201> created at line 167.
    Found 1-bit 5-to-1 multiplexer for signal <n8210> created at line 168.
    Found 1-bit 256-to-1 multiplexer for signal <n8213> created at line 168.
    Found 9-bit comparator lessequal for signal <n0043> created at line 196
    Found 9-bit comparator lessequal for signal <n0559> created at line 197
    Found 9-bit comparator lessequal for signal <n1075> created at line 198
    Found 9-bit comparator lessequal for signal <n1591> created at line 199
    Found 9-bit comparator lessequal for signal <n2107> created at line 200
    Found 9-bit comparator lessequal for signal <n2623> created at line 201
    Found 9-bit comparator lessequal for signal <n3139> created at line 202
    Found 9-bit comparator lessequal for signal <n3655> created at line 203
    Found 9-bit comparator lessequal for signal <n4171> created at line 204
    Found 9-bit comparator lessequal for signal <n4687> created at line 205
    Found 9-bit comparator lessequal for signal <n5203> created at line 206
    Found 9-bit comparator lessequal for signal <n5719> created at line 207
    Found 9-bit comparator lessequal for signal <n6235> created at line 208
    Found 9-bit comparator lessequal for signal <n6751> created at line 209
    Found 9-bit comparator lessequal for signal <n7267> created at line 210
    WARNING:Xst:2404 -  FFs/Latches <beep<0:0>> (without init value) have a constant value of 0 in block <main_REC>.
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred 547 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred 4110 Multiplexer(s).
Unit <main_REC> synthesized.

Synthesizing Unit <clock_divide_2>.
    Related source file is "C:\.Xilinx\MFC_REC\clock_divide.v".
        DIVCOUNT = 25
        AWIDTH = 20
    Found 20-bit register for signal <clk_div_cnt>.
    Found 1-bit register for signal <clk_div>.
    Found 20-bit adder for signal <clk_div_cnt[19]_GND_3_o_add_4_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <clock_divide_2> synthesized.

Synthesizing Unit <SPM0405HD4H>.
    Related source file is "C:\.Xilinx\MFC_REC\SPM0405HD4H.v".
        DOWNRATE = 125
    Found 8-bit register for signal <cnt>.
    Found 16-bit register for signal <dat_o>.
    Found 1-bit register for signal <dv>.
    Found 1-bit register for signal <beforedv>.
    Found 8-bit adder for signal <cnt[7]_GND_8_o_add_4_OUT> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <SPM0405HD4H> synthesized.

Synthesizing Unit <MEMS_Filter>.
    Related source file is "C:\.Xilinx\MFC_REC\MEMS_Filter.v".
        BWIDTH = 16
        TAP_SIZE = 512
        TAP_SIZE_o = 16
    Set property "KEEP = TRUE" for signal <data>.
    Found 16-bit register for signal <weight1>.
    Found 16-bit register for signal <weight2>.
    Found 16-bit register for signal <weight3>.
    Found 16-bit register for signal <weight4>.
    Found 16-bit register for signal <weight5>.
    Found 16-bit register for signal <weight6>.
    Found 16-bit register for signal <weight7>.
    Found 16-bit register for signal <weight8>.
    Found 16-bit register for signal <weight9>.
    Found 16-bit register for signal <weight10>.
    Found 16-bit register for signal <weight11>.
    Found 16-bit register for signal <weight12>.
    Found 16-bit register for signal <weight13>.
    Found 16-bit register for signal <weight14>.
    Found 16-bit register for signal <weight15>.
    Found 16-bit register for signal <weight16>.
    Found 16-bit register for signal <weight17>.
    Found 16-bit register for signal <weight18>.
    Found 16-bit register for signal <weight19>.
    Found 16-bit register for signal <weight20>.
    Found 16-bit register for signal <weight21>.
    Found 16-bit register for signal <weight22>.
    Found 16-bit register for signal <weight23>.
    Found 16-bit register for signal <weight24>.
    Found 16-bit register for signal <weight25>.
    Found 16-bit register for signal <weight26>.
    Found 16-bit register for signal <weight27>.
    Found 16-bit register for signal <weight28>.
    Found 16-bit register for signal <weight29>.
    Found 16-bit register for signal <weight30>.
    Found 16-bit register for signal <weight31>.
    Found 1-bit register for signal <dv>.
    Found 5-bit register for signal <process>.
    Found 512-bit register for signal <data>.
    Found 7-bit register for signal <i>.
    Found 16-bit register for signal <x_o>.
    Found 16-bit register for signal <sum0>.
    Found 16-bit register for signal <sum1>.
    Found 16-bit register for signal <sum2>.
    Found 16-bit register for signal <sum3>.
    Found 16-bit register for signal <sum4>.
    Found 16-bit register for signal <sum5>.
    Found 16-bit register for signal <sum6>.
    Found 16-bit register for signal <sum7>.
    Found 16-bit register for signal <sum8>.
    Found 16-bit register for signal <sum9>.
    Found 16-bit register for signal <sum10>.
    Found 16-bit register for signal <sum11>.
    Found 16-bit register for signal <sum12>.
    Found 16-bit register for signal <sum13>.
    Found 16-bit register for signal <sum14>.
    Found 16-bit register for signal <sum15>.
    Found 16-bit register for signal <sum16>.
    Found 16-bit register for signal <sum17>.
    Found 16-bit register for signal <sum18>.
    Found 16-bit register for signal <sum19>.
    Found 16-bit register for signal <sum20>.
    Found 16-bit register for signal <sum21>.
    Found 16-bit register for signal <sum22>.
    Found 16-bit register for signal <sum23>.
    Found 16-bit register for signal <sum24>.
    Found 16-bit register for signal <sum25>.
    Found 16-bit register for signal <sum26>.
    Found 16-bit register for signal <sum27>.
    Found 16-bit register for signal <sum28>.
    Found 16-bit register for signal <sum29>.
    Found 16-bit register for signal <sum30>.
    Found 16-bit register for signal <sum31>.
    Found 1-bit register for signal <_beforesclk>.
    Found 16-bit register for signal <tmp0>.
    Found 16-bit register for signal <tmp1>.
    Found 16-bit register for signal <tmp2>.
    Found 16-bit register for signal <tmp3>.
    Found 16-bit register for signal <tmp4>.
    Found 16-bit register for signal <tmp5>.
    Found 16-bit register for signal <tmp6>.
    Found 16-bit register for signal <tmp7>.
    Found 16-bit register for signal <tmp8>.
    Found 16-bit register for signal <tmp9>.
    Found 16-bit register for signal <tmp10>.
    Found 16-bit register for signal <tmp11>.
    Found 16-bit register for signal <tmp12>.
    Found 16-bit register for signal <tmp13>.
    Found 16-bit register for signal <tmp14>.
    Found 16-bit register for signal <tmp15>.
    Found 16-bit register for signal <weight0>.
    Found finite state machine <FSM_0> for signal <process>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <n0539[7:0]> created at line 258.
    Found 16-bit subtractor for signal <tmp0[15]_GND_9_o_sub_840_OUT> created at line 342.
    Found 7-bit adder for signal <i[6]_GND_9_o_add_612_OUT> created at line 248.
    Found 16-bit adder for signal <sum0[15]_weight0[15]_add_620_OUT> created at line 258.
    Found 32-bit adder for signal <n0542> created at line 259.
    Found 16-bit adder for signal <sum1[15]_weight1[15]_add_626_OUT> created at line 259.
    Found 32-bit adder for signal <n0545> created at line 260.
    Found 16-bit adder for signal <sum2[15]_weight2[15]_add_632_OUT> created at line 260.
    Found 32-bit adder for signal <n0548> created at line 261.
    Found 16-bit adder for signal <sum3[15]_weight3[15]_add_638_OUT> created at line 261.
    Found 32-bit adder for signal <n0551> created at line 262.
    Found 16-bit adder for signal <sum4[15]_weight4[15]_add_644_OUT> created at line 262.
    Found 32-bit adder for signal <n0554> created at line 263.
    Found 16-bit adder for signal <sum5[15]_weight5[15]_add_650_OUT> created at line 263.
    Found 32-bit adder for signal <n0557> created at line 264.
    Found 16-bit adder for signal <sum6[15]_weight6[15]_add_656_OUT> created at line 264.
    Found 32-bit adder for signal <n0560> created at line 265.
    Found 16-bit adder for signal <sum7[15]_weight7[15]_add_662_OUT> created at line 265.
    Found 32-bit adder for signal <n0563> created at line 266.
    Found 16-bit adder for signal <sum8[15]_weight8[15]_add_668_OUT> created at line 266.
    Found 32-bit adder for signal <n0566> created at line 267.
    Found 16-bit adder for signal <sum9[15]_weight9[15]_add_674_OUT> created at line 267.
    Found 32-bit adder for signal <n0569> created at line 268.
    Found 16-bit adder for signal <sum10[15]_weight10[15]_add_680_OUT> created at line 268.
    Found 32-bit adder for signal <n0572> created at line 269.
    Found 16-bit adder for signal <sum11[15]_weight11[15]_add_686_OUT> created at line 269.
    Found 32-bit adder for signal <n0575> created at line 270.
    Found 16-bit adder for signal <sum12[15]_weight12[15]_add_692_OUT> created at line 270.
    Found 32-bit adder for signal <n0578> created at line 271.
    Found 16-bit adder for signal <sum13[15]_weight13[15]_add_698_OUT> created at line 271.
    Found 32-bit adder for signal <n0581> created at line 272.
    Found 16-bit adder for signal <sum14[15]_weight14[15]_add_704_OUT> created at line 272.
    Found 32-bit adder for signal <n0584> created at line 273.
    Found 16-bit adder for signal <sum15[15]_weight15[15]_add_710_OUT> created at line 273.
    Found 32-bit adder for signal <n0587> created at line 274.
    Found 16-bit adder for signal <sum16[15]_weight16[15]_add_716_OUT> created at line 274.
    Found 32-bit adder for signal <n0590> created at line 275.
    Found 16-bit adder for signal <sum17[15]_weight17[15]_add_722_OUT> created at line 275.
    Found 32-bit adder for signal <n0593> created at line 276.
    Found 16-bit adder for signal <sum18[15]_weight18[15]_add_728_OUT> created at line 276.
    Found 32-bit adder for signal <n0596> created at line 277.
    Found 16-bit adder for signal <sum19[15]_weight19[15]_add_734_OUT> created at line 277.
    Found 32-bit adder for signal <n0599> created at line 278.
    Found 16-bit adder for signal <sum20[15]_weight20[15]_add_740_OUT> created at line 278.
    Found 32-bit adder for signal <n0602> created at line 279.
    Found 16-bit adder for signal <sum21[15]_weight21[15]_add_746_OUT> created at line 279.
    Found 32-bit adder for signal <n0605> created at line 280.
    Found 16-bit adder for signal <sum22[15]_weight22[15]_add_752_OUT> created at line 280.
    Found 32-bit adder for signal <n0608> created at line 281.
    Found 16-bit adder for signal <sum23[15]_weight23[15]_add_758_OUT> created at line 281.
    Found 32-bit adder for signal <n0611> created at line 282.
    Found 16-bit adder for signal <sum24[15]_weight24[15]_add_764_OUT> created at line 282.
    Found 32-bit adder for signal <n0614> created at line 283.
    Found 16-bit adder for signal <sum25[15]_weight25[15]_add_770_OUT> created at line 283.
    Found 32-bit adder for signal <n0617> created at line 284.
    Found 16-bit adder for signal <sum26[15]_weight26[15]_add_776_OUT> created at line 284.
    Found 32-bit adder for signal <n0620> created at line 285.
    Found 16-bit adder for signal <sum27[15]_weight27[15]_add_782_OUT> created at line 285.
    Found 32-bit adder for signal <n0623> created at line 286.
    Found 16-bit adder for signal <sum28[15]_weight28[15]_add_788_OUT> created at line 286.
    Found 32-bit adder for signal <n0626> created at line 287.
    Found 16-bit adder for signal <sum29[15]_weight29[15]_add_794_OUT> created at line 287.
    Found 32-bit adder for signal <n0629> created at line 288.
    Found 16-bit adder for signal <sum30[15]_weight30[15]_add_800_OUT> created at line 288.
    Found 32-bit adder for signal <n0632> created at line 289.
    Found 16-bit adder for signal <sum31[15]_weight31[15]_add_806_OUT> created at line 289.
    Found 16-bit adder for signal <sum0[15]_sum1[15]_add_808_OUT> created at line 294.
    Found 16-bit adder for signal <sum2[15]_sum3[15]_add_809_OUT> created at line 295.
    Found 16-bit adder for signal <sum4[15]_sum5[15]_add_810_OUT> created at line 296.
    Found 16-bit adder for signal <sum6[15]_sum7[15]_add_811_OUT> created at line 297.
    Found 16-bit adder for signal <sum8[15]_sum9[15]_add_812_OUT> created at line 298.
    Found 16-bit adder for signal <sum10[15]_sum11[15]_add_813_OUT> created at line 299.
    Found 16-bit adder for signal <sum12[15]_sum13[15]_add_814_OUT> created at line 300.
    Found 16-bit adder for signal <sum14[15]_sum15[15]_add_815_OUT> created at line 301.
    Found 16-bit adder for signal <sum16[15]_sum17[15]_add_816_OUT> created at line 302.
    Found 16-bit adder for signal <sum18[15]_sum19[15]_add_817_OUT> created at line 303.
    Found 16-bit adder for signal <sum20[15]_sum21[15]_add_818_OUT> created at line 304.
    Found 16-bit adder for signal <sum22[15]_sum23[15]_add_819_OUT> created at line 305.
    Found 16-bit adder for signal <sum24[15]_sum25[15]_add_820_OUT> created at line 306.
    Found 16-bit adder for signal <sum26[15]_sum27[15]_add_821_OUT> created at line 307.
    Found 16-bit adder for signal <sum28[15]_sum29[15]_add_822_OUT> created at line 308.
    Found 16-bit adder for signal <sum30[15]_sum31[15]_add_823_OUT> created at line 309.
    Found 16-bit adder for signal <tmp0[15]_tmp1[15]_add_824_OUT> created at line 313.
    Found 16-bit adder for signal <tmp2[15]_tmp3[15]_add_825_OUT> created at line 314.
    Found 16-bit adder for signal <tmp4[15]_tmp5[15]_add_826_OUT> created at line 315.
    Found 16-bit adder for signal <tmp6[15]_tmp7[15]_add_827_OUT> created at line 316.
    Found 16-bit adder for signal <tmp8[15]_tmp9[15]_add_828_OUT> created at line 317.
    Found 16-bit adder for signal <tmp10[15]_tmp11[15]_add_829_OUT> created at line 318.
    Found 16-bit adder for signal <tmp12[15]_tmp13[15]_add_830_OUT> created at line 319.
    Found 16-bit adder for signal <tmp14[15]_tmp15[15]_add_831_OUT> created at line 320.
    Found 16-bit adder for signal <tmp0[15]_tmp2[15]_add_832_OUT> created at line 324.
    Found 16-bit adder for signal <tmp4[15]_tmp6[15]_add_833_OUT> created at line 325.
    Found 16-bit adder for signal <tmp8[15]_tmp10[15]_add_834_OUT> created at line 326.
    Found 16-bit adder for signal <tmp12[15]_tmp14[15]_add_835_OUT> created at line 327.
    Found 16-bit adder for signal <tmp0[15]_tmp4[15]_add_836_OUT> created at line 331.
    Found 16-bit adder for signal <tmp8[15]_tmp12[15]_add_837_OUT> created at line 332.
    Found 16-bit adder for signal <tmp0[15]_tmp8[15]_add_838_OUT> created at line 336.
    Found 16x512-bit Read Only RAM for signal <_n4450>
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_620_o> created at line 258.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_626_o> created at line 259.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_632_o> created at line 260.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_638_o> created at line 261.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_644_o> created at line 262.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_650_o> created at line 263.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_656_o> created at line 264.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_662_o> created at line 265.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_668_o> created at line 266.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_674_o> created at line 267.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_680_o> created at line 268.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_686_o> created at line 269.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_692_o> created at line 270.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_698_o> created at line 271.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_704_o> created at line 272.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_710_o> created at line 273.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_716_o> created at line 274.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_722_o> created at line 275.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_728_o> created at line 276.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_734_o> created at line 277.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_740_o> created at line 278.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_746_o> created at line 279.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_752_o> created at line 280.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_758_o> created at line 281.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_764_o> created at line 282.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_770_o> created at line 283.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_776_o> created at line 284.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_782_o> created at line 285.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_788_o> created at line 286.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_794_o> created at line 287.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_800_o> created at line 288.
    Found 1-bit 512-to-1 multiplexer for signal <GND_9_o_GND_9_o_equal_806_o> created at line 289.
    Summary:
	inferred   1 RAM(s).
	inferred  82 Adder/Subtractor(s).
	inferred 1817 D-type flip-flop(s).
	inferred 115 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MEMS_Filter> synthesized.

Synthesizing Unit <MFCC>.
    Related source file is "C:\.Xilinx\MFC_REC\MFCC.v".
        WINDOWSIZE = 400
        SHIFTSIZE = 160
        WINDOWSIZE_AWIDTH = 9
        DWIDTHR = 16
        AWIDTHR = 9
        WORDSR = 512
        DWIDTH1 = 30
        AWIDTH1 = 9
        WORDS1 = 400
        DWIDTH_ham = 30
        AWIDTH_ham = 9
        WORDS_ham = 400
        DWIDTH_F = 40
        AWIDTH_F = 9
        WORDS_F = 512
        DWIDTH111 = 50
        AWIDTH111 = 8
        WORDS111 = 256
        DWIDTH2 = 21
        AWIDTH2 = 5
        WORDS2 = 24
        DWIDTH3 = 26
        AWIDTH3 = 4
        WORDS3 = 13
INFO:Xst:3210 - "C:\.Xilinx\MFC_REC/register.v" line 201: Output port <busy> of the instance <FFT_16kHz> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\.Xilinx\MFC_REC/register.v" line 201: Output port <edone> of the instance <FFT_16kHz> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\.Xilinx\MFC_REC/register.v" line 201: Output port <done> of the instance <FFT_16kHz> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <writeR>.
    Found 9-bit register for signal <addrR>.
    Found 16-bit register for signal <indataR>.
    Found 10-bit register for signal <shift_cnt>.
    Found 9-bit register for signal <ringaddr>.
    Found 5-bit register for signal <process_index>.
    Found 1-bit register for signal <shift_start>.
    Found 10-bit register for signal <shift_addr>.
    Found 10-bit register for signal <shift_framecnt>.
    Found 1-bit register for signal <write1>.
    Found 3-bit register for signal <shift_in_cnt>.
    Found 16-bit register for signal <shift_tmp>.
    Found 9-bit register for signal <addr1>.
    Found 30-bit register for signal <indata1>.
    Found 64-bit register for signal <indataB>.
    Found 10-bit register for signal <ham_index>.
    Found 64-bit register for signal <indataA>.
    Found 1-bit register for signal <write_ham>.
    Found 9-bit register for signal <addr_ham>.
    Found 30-bit register for signal <indata_ham>.
    Found 3-bit register for signal <ham_cnt>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <sclr>.
    Found 15-bit register for signal <xk_index_cnt>.
    Found 1-bit register for signal <write_re>.
    Found 9-bit register for signal <addr_re>.
    Found 40-bit register for signal <indata_re>.
    Found 1-bit register for signal <write_im>.
    Found 9-bit register for signal <addr_im>.
    Found 40-bit register for signal <indata_im>.
    Found 30-bit register for signal <xn_re>.
    Found 50-bit register for signal <indata_po>.
    Found 8-bit register for signal <addr_po>.
    Found 1-bit register for signal <write_po>.
    Found 15-bit register for signal <pow_index>.
    Found 3-bit register for signal <pow_cnt>.
    Found 1-bit register for signal <pow_done>.
    Found 64-bit register for signal <indataA2>.
    Found 64-bit register for signal <indataB2>.
    Found 80-bit register for signal <pow_tmp>.
    Found 9-bit register for signal <addr_now>.
    Found 10-bit register for signal <fil_index_num>.
    Found 1-bit register for signal <write_mfb>.
    Found 5-bit register for signal <addr_mfb>.
    Found 21-bit register for signal <indata_mfb>.
    Found 1-bit register for signal <log_en>.
    Found 5-bit register for signal <fil_index_in>.
    Found 6-bit register for signal <fil_calc_index>.
    Found 64-bit register for signal <MFBtmp_in>.
    Found 3-bit register for signal <fil_calc_cnt>.
    Found 5-bit register for signal <dct_index_in>.
    Found 5-bit register for signal <dct_calc_index>.
    Found 1-bit register for signal <write3>.
    Found 4-bit register for signal <addr3>.
    Found 26-bit register for signal <indata3>.
    Found 36-bit register for signal <dct_tmp2>.
    Found 22-bit register for signal <dct_tmp3>.
    Found 4-bit register for signal <dct_cnt1>.
    Found 1-bit register for signal <dct_cnt2>.
    Found 25-bit register for signal <pick_tmp>.
    Found 2-bit register for signal <pick_cnt>.
    Found 26-bit register for signal <C0>.
    Found 5-bit register for signal <pick_calc_index>.
    Found 4-bit register for signal <lif_index_in>.
    Found 3-bit register for signal <lif_cnt>.
    Found 26-bit register for signal <Lif_tmp>.
    Found 1-bit register for signal <dv_out>.
    Found 5-bit register for signal <out_index>.
    Found 32-bit register for signal <x_o>.
    Found 1-bit register for signal <vad>.
    Found 10-bit subtractor for signal <GND_10_o_GND_10_o_sub_54_OUT> created at line 56.
    Found 5-bit subtractor for signal <GND_10_o_GND_10_o_sub_1071_OUT> created at line 134.
    Found 10-bit adder for signal <shift_cnt[9]_GND_10_o_add_2_OUT> created at line 8.
    Found 9-bit adder for signal <ringaddr[8]_GND_10_o_add_3_OUT> created at line 9.
    Found 3-bit adder for signal <shift_in_cnt[2]_GND_10_o_add_7_OUT> created at line 28.
    Found 10-bit adder for signal <shift_framecnt[9]_GND_10_o_add_11_OUT> created at line 41.
    Found 3-bit adder for signal <ham_cnt[2]_GND_10_o_add_466_OUT> created at line 36.
    Found 5-bit adder for signal <process_index[4]_GND_10_o_add_468_OUT> created at line 42.
    Found 10-bit adder for signal <ham_index[9]_GND_10_o_add_469_OUT> created at line 57.
    Found 9-bit adder for signal <addr1[8]_GND_10_o_add_470_OUT> created at line 58.
    Found 9-bit adder for signal <addr_ham[8]_GND_10_o_add_471_OUT> created at line 60.
    Found 15-bit adder for signal <GND_10_o_xk_index_cnt[14]_add_495_OUT> created at line 27.
    Found 40-bit adder for signal <xk_re[39]_GND_10_o_add_498_OUT> created at line 33.
    Found 40-bit adder for signal <xk_im[39]_GND_10_o_add_502_OUT> created at line 40.
    Found 3-bit adder for signal <pow_cnt[2]_GND_10_o_add_531_OUT> created at line 75.
    Found 9-bit adder for signal <addr_re[8]_GND_10_o_add_532_OUT> created at line 79.
    Found 9-bit adder for signal <addr_im[8]_GND_10_o_add_533_OUT> created at line 80.
    Found 15-bit adder for signal <pow_index[14]_GND_10_o_add_534_OUT> created at line 87.
    Found 128-bit adder for signal <n1160> created at line 90.
    Found 11-bit adder for signal <_n1588> created at line 659.
    Found 5-bit adder for signal <fil_index_in[4]_GND_10_o_add_886_OUT> created at line 667.
    Found 3-bit adder for signal <fil_calc_cnt[2]_GND_10_o_add_904_OUT> created at line 706.
    Found 8-bit adder for signal <addr_po[7]_GND_10_o_add_905_OUT> created at line 713.
    Found 6-bit adder for signal <fil_calc_index[5]_GND_10_o_add_906_OUT> created at line 714.
    Found 128-bit adder for signal <n1225> created at line 716.
    Found 21-bit adder for signal <n1226> created at line 717.
    Found 5-bit adder for signal <dct_index_in[4]_GND_10_o_add_964_OUT> created at line 723.
    Found 4-bit adder for signal <dct_cnt1[3]_GND_10_o_add_973_OUT> created at line 735.
    Found 5-bit adder for signal <addr_mfb[4]_GND_10_o_add_974_OUT> created at line 738.
    Found 5-bit adder for signal <dct_calc_index[4]_GND_10_o_add_978_OUT> created at line 747.
    Found 128-bit adder for signal <n1288> created at line 756.
    Found 2-bit adder for signal <pick_cnt[1]_GND_10_o_add_1013_OUT> created at line 8.
    Found 5-bit adder for signal <pick_calc_index[4]_GND_10_o_add_1020_OUT> created at line 34.
    Found 3-bit adder for signal <lif_cnt[2]_GND_10_o_add_1047_OUT> created at line 52.
    Found 4-bit adder for signal <lif_index_in[3]_GND_10_o_add_1049_OUT> created at line 61.
    Found 4-bit adder for signal <addr3[3]_GND_10_o_add_1071_OUT> created at line 137.
    Found 10-bit subtractor for signal <GND_10_o_GND_10_o_sub_7_OUT<9:0>> created at line 27.
    Found 9-bit subtractor for signal <GND_10_o_GND_10_o_sub_11_OUT<8:0>> created at line 39.
    Found 4-bit subtractor for signal <GND_10_o_GND_10_o_sub_1020_OUT<3:0>> created at line 32.
    Found 32x9-bit Read Only RAM for signal <fil_index_in[4]_GND_10_o_wide_mux_562_OUT>
    Found 16x64-bit Read Only RAM for signal <lif_index_in[3]_GND_10_o_wide_mux_1044_OUT>
    Found 512x64-bit Read Only RAM for signal <_n2639>
    Found 8x64-bit Read Only RAM for signal <_n2966>
    Found 32x1536-bit Read Only RAM for signal <_n5898>
    Found 64-bit 25-to-1 multiplexer for signal <dct_index_in[4]_GND_10_o_wide_mux_959_OUT> created at line 3.
    Found 5-bit 12-to-1 multiplexer for signal <_n2799> created at line 49.
    Found 9-bit comparator greater for signal <n0524> created at line 49
    Found 11-bit comparator equal for signal <GND_10_o_GND_10_o_equal_884_o> created at line 659
    Summary:
	inferred   5 RAM(s).
	inferred  38 Adder/Subtractor(s).
	inferred 1103 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 396 Multiplexer(s).
Unit <MFCC> synthesized.

Synthesizing Unit <BRAM_1>.
    Related source file is "C:\.Xilinx\MFC_REC\BRAM.v".
        DWIDTH = 16
        AWIDTH = 9
        WORDS = 512
    Found 512x16-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 16-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <BRAM_1> synthesized.

Synthesizing Unit <BRAM_2>.
    Related source file is "C:\.Xilinx\MFC_REC\BRAM.v".
        DWIDTH = 30
        AWIDTH = 9
        WORDS = 400
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 400x30-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 30-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  30 D-type flip-flop(s).
Unit <BRAM_2> synthesized.

Synthesizing Unit <BRAM_3>.
    Related source file is "C:\.Xilinx\MFC_REC\BRAM.v".
        DWIDTH = 40
        AWIDTH = 9
        WORDS = 512
    Found 512x40-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 40-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  40 D-type flip-flop(s).
Unit <BRAM_3> synthesized.

Synthesizing Unit <BRAM_4>.
    Related source file is "C:\.Xilinx\MFC_REC\BRAM.v".
        DWIDTH = 50
        AWIDTH = 8
        WORDS = 256
    Found 256x50-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 50-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  50 D-type flip-flop(s).
Unit <BRAM_4> synthesized.

Synthesizing Unit <BRAM_5>.
    Related source file is "C:\.Xilinx\MFC_REC\BRAM.v".
        DWIDTH = 21
        AWIDTH = 5
        WORDS = 24
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 24x21-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 21-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <BRAM_5> synthesized.

Synthesizing Unit <BRAM_6>.
    Related source file is "C:\.Xilinx\MFC_REC\BRAM.v".
        DWIDTH = 26
        AWIDTH = 4
        WORDS = 13
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 13x26-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 26-bit register for signal <outdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  26 D-type flip-flop(s).
Unit <BRAM_6> synthesized.

Synthesizing Unit <log2_10bit>.
    Related source file is "C:\.Xilinx\MFC_REC\log2_10bit.v".
    Found 21-bit register for signal <outdata>.
    Found 3-bit register for signal <clk_cnt>.
    Found 14-bit register for signal <fraction>.
    Found 10-bit register for signal <intemp>.
    Found 7-bit register for signal <inte>.
    Found 1-bit register for signal <dv>.
    Found finite state machine <FSM_1> for signal <clk_cnt>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0222 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <n0086> created at line 93.
    Found 21-bit adder for signal <inte[6]_GND_18_o_add_145_OUT> created at line 1129.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_32_OUT<5:0>> created at line 75.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_51_OUT<5:0>> created at line 77.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_68_OUT<5:0>> created at line 79.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_83_OUT<5:0>> created at line 81.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_96_OUT<5:0>> created at line 83.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_107_OUT<5:0>> created at line 85.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_116_OUT<5:0>> created at line 87.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_123_OUT<5:0>> created at line 89.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_128_OUT<5:0>> created at line 91.
    Found 1024x14-bit Read Only RAM for signal <intemp[9]_PWR_20_o_wide_mux_144_OUT>
    Found 1-bit 64-to-1 multiplexer for signal <GND_18_o_GND_18_o_equal_9_o> created at line 63.
    Found 1-bit 64-to-1 multiplexer for signal <GND_18_o_indata[63]_Mux_32_o> created at line 75.
    Found 1-bit 64-to-1 multiplexer for signal <GND_18_o_indata[63]_Mux_51_o> created at line 77.
    Found 1-bit 64-to-1 multiplexer for signal <GND_18_o_indata[63]_Mux_68_o> created at line 79.
    Found 1-bit 64-to-1 multiplexer for signal <GND_18_o_indata[63]_Mux_83_o> created at line 81.
    Found 1-bit 64-to-1 multiplexer for signal <GND_18_o_indata[63]_Mux_96_o> created at line 83.
    Found 1-bit 64-to-1 multiplexer for signal <GND_18_o_indata[63]_Mux_107_o> created at line 85.
    Found 1-bit 64-to-1 multiplexer for signal <GND_18_o_indata[63]_Mux_116_o> created at line 87.
    Found 1-bit 64-to-1 multiplexer for signal <GND_18_o_indata[63]_Mux_123_o> created at line 89.
    Found 1-bit 64-to-1 multiplexer for signal <GND_18_o_indata[63]_Mux_128_o> created at line 91.
    Found 1-bit 64-to-1 multiplexer for signal <GND_18_o_indata[63]_Mux_131_o> created at line 93.
    Found 10-bit 64-to-1 multiplexer for signal <n0148> created at line 94.
    Found 7-bit comparator greater for signal <n0010> created at line 74
    Summary:
	inferred   1 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  25 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <log2_10bit> synthesized.

Synthesizing Unit <SMULTI>.
    Related source file is "C:\.Xilinx\MFC_REC\SMULTI.v".
        BWIDTH = 64
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64x64-bit multiplier for signal <outdataX> created at line 29.
    Summary:
	inferred   1 Multiplier(s).
Unit <SMULTI> synthesized.

Synthesizing Unit <vad>.
    Related source file is "C:\.Xilinx\MFC_REC\vad.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <before_ready>.
    Found 59-bit register for signal <data_tmp>.
    Found 43-bit register for signal <data_pwr>.
    Found 1-bit register for signal <comp_start>.
    Found 1-bit register for signal <result>.
    Found 1-bit register for signal <before_dv>.
    Found 59-bit adder for signal <data_tmp[58]_GND_21_o_add_7_OUT> created at line 81.
    Found 43-bit comparator greater for signal <GND_21_o_data_pwr[42]_LessThan_10_o> created at line 87
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 106 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <vad> synthesized.

Synthesizing Unit <rec_dim>.
    Related source file is "C:\.Xilinx\MFC_REC\rec_dim.v".
        MFCBIT = 32
    Found 504-bit register for signal <n0093[503:0]>.
    Found 4-bit register for signal <idx_cnt>.
    Found 3-bit register for signal <rec_process>.
    Found 32-bit register for signal <dim0>.
    Found 32-bit register for signal <dim1>.
    Found 32-bit register for signal <dim2>.
    Found 32-bit register for signal <dim3>.
    Found 32-bit register for signal <dim4>.
    Found 32-bit register for signal <dim5>.
    Found 32-bit register for signal <dim6>.
    Found 32-bit register for signal <dim7>.
    Found 32-bit register for signal <dim8>.
    Found 32-bit register for signal <dim9>.
    Found 32-bit register for signal <dim10>.
    Found 32-bit register for signal <dim11>.
    Found 1-bit register for signal <max>.
    Found 1-bit register for signal <vad_out>.
    Found 22-bit register for signal <vad_cnt>.
    Found 1-bit register for signal <before_dv>.
    Found 4-bit adder for signal <idx_cnt[3]_GND_22_o_add_16_OUT> created at line 79.
    Found 3-bit adder for signal <rec_process[2]_GND_22_o_add_17_OUT> created at line 80.
    Found 22-bit adder for signal <vad_cnt[21]_GND_22_o_add_66_OUT> created at line 136.
    Found 3-bit 4-to-1 multiplexer for signal <_n0199> created at line 73.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 920 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <rec_dim> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 15
 1024x14-bit single-port Read Only RAM                 : 1
 13x26-bit single-port RAM                             : 1
 16x512-bit single-port Read Only RAM                  : 1
 16x64-bit single-port Read Only RAM                   : 1
 24x21-bit single-port RAM                             : 1
 256x50-bit single-port RAM                            : 1
 32x1536-bit single-port Read Only RAM                 : 1
 32x9-bit single-port Read Only RAM                    : 1
 400x30-bit single-port RAM                            : 2
 512x16-bit single-port RAM                            : 1
 512x40-bit single-port RAM                            : 2
 512x64-bit single-port Read Only RAM                  : 1
 8x64-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 2
 64x64-bit multiplier                                  : 2
# Adders/Subtractors                                   : 172
 1-bit adder                                           : 16
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 128-bit adder                                         : 3
 15-bit adder                                          : 2
 16-bit adder                                          : 48
 16-bit subtractor                                     : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 2
 22-bit adder                                          : 1
 3-bit adder                                           : 7
 32-bit adder                                          : 31
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
 40-bit adder                                          : 2
 5-bit adder                                           : 7
 5-bit subtractor                                      : 1
 59-bit adder                                          : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 9
 7-bit adder                                           : 1
 8-bit adder                                           : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 20
 9-bit subtractor                                      : 1
# Registers                                            : 181
 1-bit register                                        : 36
 10-bit register                                       : 6
 12-bit register                                       : 1
 14-bit register                                       : 1
 15-bit register                                       : 2
 16-bit register                                       : 53
 2-bit register                                        : 1
 20-bit register                                       : 1
 21-bit register                                       : 3
 22-bit register                                       : 2
 25-bit register                                       : 1
 256-bit register                                      : 2
 26-bit register                                       : 4
 3-bit register                                        : 7
 30-bit register                                       : 5
 32-bit register                                       : 13
 36-bit register                                       : 1
 4-bit register                                        : 4
 40-bit register                                       : 4
 43-bit register                                       : 1
 5-bit register                                        : 8
 50-bit register                                       : 2
 504-bit register                                      : 1
 512-bit register                                      : 2
 59-bit register                                       : 1
 6-bit register                                        : 1
 64-bit register                                       : 5
 7-bit register                                        : 2
 8-bit register                                        : 3
 80-bit register                                       : 1
 9-bit register                                        : 7
# Comparators                                          : 19
 11-bit comparator equal                               : 1
 43-bit comparator greater                             : 1
 7-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 15
# Multiplexers                                         : 4664
 1-bit 2-to-1 multiplexer                              : 4122
 1-bit 256-to-1 multiplexer                            : 1
 1-bit 32-to-1 multiplexer                             : 12
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 512-to-1 multiplexer                            : 32
 1-bit 64-to-1 multiplexer                             : 11
 10-bit 2-to-1 multiplexer                             : 14
 10-bit 64-to-1 multiplexer                            : 1
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 79
 22-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 5
 3-bit 4-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 12
 36-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 10
 40-bit 2-to-1 multiplexer                             : 6
 42-bit 2-to-1 multiplexer                             : 12
 5-bit 12-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 23
 50-bit 2-to-1 multiplexer                             : 2
 64-bit 2-to-1 multiplexer                             : 267
 64-bit 25-to-1 multiplexer                            : 1
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 29
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <FFT_16kHz.ngc>.
Loading core <FFT_16kHz> for timing and area information for instance <FFT_16kHz>.
INFO:Xst:2261 - The FF/Latch <indataA2_39> in Unit <MFCC> is equivalent to the following 24 FFs/Latches, which will be removed : <indataA2_40> <indataA2_41> <indataA2_42> <indataA2_43> <indataA2_44> <indataA2_45> <indataA2_46> <indataA2_47> <indataA2_48> <indataA2_49> <indataA2_50> <indataA2_51> <indataA2_52> <indataA2_53> <indataA2_54> <indataA2_55> <indataA2_56> <indataA2_57> <indataA2_58> <indataA2_59> <indataA2_60> <indataA2_61> <indataA2_62> <indataA2_63> 
INFO:Xst:2261 - The FF/Latch <indata_mfb_19> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indata_mfb_20> 
INFO:Xst:2261 - The FF/Latch <indataB2_39> in Unit <MFCC> is equivalent to the following 24 FFs/Latches, which will be removed : <indataB2_40> <indataB2_41> <indataB2_42> <indataB2_43> <indataB2_44> <indataB2_45> <indataB2_46> <indataB2_47> <indataB2_48> <indataB2_49> <indataB2_50> <indataB2_51> <indataB2_52> <indataB2_53> <indataB2_54> <indataB2_55> <indataB2_56> <indataB2_57> <indataB2_58> <indataB2_59> <indataB2_60> <indataB2_61> <indataB2_62> <indataB2_63> 
INFO:Xst:2261 - The FF/Latch <x_o_25> in Unit <MFCC> is equivalent to the following 6 FFs/Latches, which will be removed : <x_o_26> <x_o_27> <x_o_28> <x_o_29> <x_o_30> <x_o_31> 
WARNING:Xst:2677 - Node <pow_tmp_0> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_1> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_2> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_3> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_4> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_5> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_6> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_7> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_8> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_9> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_10> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_11> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_12> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_13> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_14> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_15> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_16> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_17> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_18> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_19> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_20> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_21> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_22> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_23> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_24> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_25> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_26> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_27> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_28> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_29> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <addr_now_8> of sequential type is unconnected in block <MFCC>.

Synthesizing (advanced) Unit <BRAM_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BRAM_1> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 400-word x 30-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BRAM_2> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 40-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BRAM_3> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <outdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 50-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to signal <outdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BRAM_4> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_5>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 24-word x 21-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <BRAM_5> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM_6>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 13-word x 26-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <indata>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <BRAM_6> synthesized (advanced).

Synthesizing (advanced) Unit <MEMS_Filter>.
The following registers are absorbed into accumulator <sum0>: 1 register on signal <sum0>.
The following registers are absorbed into accumulator <sum1>: 1 register on signal <sum1>.
The following registers are absorbed into accumulator <sum2>: 1 register on signal <sum2>.
The following registers are absorbed into accumulator <sum3>: 1 register on signal <sum3>.
The following registers are absorbed into accumulator <sum4>: 1 register on signal <sum4>.
The following registers are absorbed into accumulator <sum5>: 1 register on signal <sum5>.
The following registers are absorbed into accumulator <sum6>: 1 register on signal <sum6>.
The following registers are absorbed into accumulator <sum7>: 1 register on signal <sum7>.
The following registers are absorbed into accumulator <sum8>: 1 register on signal <sum8>.
The following registers are absorbed into accumulator <sum9>: 1 register on signal <sum9>.
The following registers are absorbed into accumulator <sum10>: 1 register on signal <sum10>.
The following registers are absorbed into accumulator <sum11>: 1 register on signal <sum11>.
The following registers are absorbed into accumulator <sum12>: 1 register on signal <sum12>.
The following registers are absorbed into accumulator <sum13>: 1 register on signal <sum13>.
The following registers are absorbed into accumulator <sum14>: 1 register on signal <sum14>.
The following registers are absorbed into accumulator <sum15>: 1 register on signal <sum15>.
The following registers are absorbed into accumulator <sum16>: 1 register on signal <sum16>.
The following registers are absorbed into accumulator <sum17>: 1 register on signal <sum17>.
The following registers are absorbed into accumulator <sum18>: 1 register on signal <sum18>.
The following registers are absorbed into accumulator <sum19>: 1 register on signal <sum19>.
The following registers are absorbed into accumulator <sum20>: 1 register on signal <sum20>.
The following registers are absorbed into accumulator <sum21>: 1 register on signal <sum21>.
The following registers are absorbed into accumulator <sum22>: 1 register on signal <sum22>.
The following registers are absorbed into accumulator <sum23>: 1 register on signal <sum23>.
The following registers are absorbed into accumulator <sum24>: 1 register on signal <sum24>.
The following registers are absorbed into accumulator <sum25>: 1 register on signal <sum25>.
The following registers are absorbed into accumulator <sum26>: 1 register on signal <sum26>.
The following registers are absorbed into accumulator <sum27>: 1 register on signal <sum27>.
The following registers are absorbed into accumulator <sum28>: 1 register on signal <sum28>.
The following registers are absorbed into accumulator <sum29>: 1 register on signal <sum29>.
The following registers are absorbed into accumulator <sum30>: 1 register on signal <sum30>.
The following registers are absorbed into accumulator <sum31>: 1 register on signal <sum31>.
INFO:Xst:3231 - The small RAM <Mram__n4450> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 512-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i<3:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MEMS_Filter> synthesized (advanced).

Synthesizing (advanced) Unit <MFCC>.
The following registers are absorbed into counter <ringaddr>: 1 register on signal <ringaddr>.
The following registers are absorbed into counter <shift_in_cnt>: 1 register on signal <shift_in_cnt>.
The following registers are absorbed into counter <ham_cnt>: 1 register on signal <ham_cnt>.
The following registers are absorbed into counter <shift_cnt>: 1 register on signal <shift_cnt>.
The following registers are absorbed into counter <shift_framecnt>: 1 register on signal <shift_framecnt>.
The following registers are absorbed into counter <xk_index_cnt>: 1 register on signal <xk_index_cnt>.
The following registers are absorbed into counter <pow_index>: 1 register on signal <pow_index>.
The following registers are absorbed into counter <pow_cnt>: 1 register on signal <pow_cnt>.
The following registers are absorbed into counter <fil_index_in>: 1 register on signal <fil_index_in>.
The following registers are absorbed into counter <fil_calc_index>: 1 register on signal <fil_calc_index>.
The following registers are absorbed into counter <fil_calc_cnt>: 1 register on signal <fil_calc_cnt>.
The following registers are absorbed into counter <dct_index_in>: 1 register on signal <dct_index_in>.
The following registers are absorbed into counter <dct_cnt1>: 1 register on signal <dct_cnt1>.
The following registers are absorbed into counter <pick_cnt>: 1 register on signal <pick_cnt>.
The following registers are absorbed into counter <pick_calc_index>: 1 register on signal <pick_calc_index>.
The following registers are absorbed into counter <lif_index_in>: 1 register on signal <lif_index_in>.
The following registers are absorbed into counter <lif_cnt>: 1 register on signal <lif_cnt>.
The following registers are absorbed into accumulator <MFBtmp_in>: 1 register on signal <MFBtmp_in>.
The following registers are absorbed into accumulator <dct_tmp2>: 1 register on signal <dct_tmp2>.
INFO:Xst:3226 - The RAM <Mram__n2639> will be implemented as a BLOCK RAM, absorbing the following register(s): <ham_index>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 64-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sclk>          | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ham_cnt[2]_ham_index[9]_wide_mux_482_OUT<8:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <dct_calc_index> prevents it from being combined with the RAM <Mram__n5898> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1536-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dct_calc_index> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_fil_index_in[4]_GND_10_o_wide_mux_562_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 9-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <fil_index_in>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n2966> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 64-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <fil_calc_index<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n5898> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_lif_index_in[3]_GND_10_o_wide_mux_1044_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lif_index_in>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MFCC> synthesized (advanced).

Synthesizing (advanced) Unit <SPM0405HD4H>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <SPM0405HD4H> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divide_2>.
The following registers are absorbed into counter <clk_div_cnt>: 1 register on signal <clk_div_cnt>.
Unit <clock_divide_2> synthesized (advanced).

Synthesizing (advanced) Unit <log2_10bit>.
INFO:Xst:3226 - The RAM <Mram_intemp[9]_PWR_20_o_wide_mux_144_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <fraction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 14-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <intemp>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <fraction>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <log2_10bit> synthesized (advanced).

Synthesizing (advanced) Unit <main_REC>.
The following registers are absorbed into counter <j>: 1 register on signal <j>.
The following registers are absorbed into counter <k>: 1 register on signal <k>.
The following registers are absorbed into counter <l>: 1 register on signal <l>.
The following registers are absorbed into accumulator <i>: 1 register on signal <i>.
Unit <main_REC> synthesized (advanced).

Synthesizing (advanced) Unit <rec_dim>.
The following registers are absorbed into counter <vad_cnt>: 1 register on signal <vad_cnt>.
Unit <rec_dim> synthesized (advanced).

Synthesizing (advanced) Unit <vad>.
The following registers are absorbed into accumulator <data_tmp>: 1 register on signal <data_tmp>.
Unit <vad> synthesized (advanced).
WARNING:Xst:2677 - Node <addr_now_8> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_0> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_1> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_2> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_3> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_4> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_5> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_6> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_7> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_8> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_9> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_10> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_11> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_12> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_13> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_14> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_15> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_16> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_17> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_18> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_19> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_20> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_21> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_22> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_23> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_24> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_25> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_26> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_27> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_28> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <pow_tmp_29> of sequential type is unconnected in block <MFCC>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 15
 1024x14-bit single-port block Read Only RAM           : 1
 13x26-bit single-port distributed RAM                 : 1
 16x512-bit single-port distributed Read Only RAM      : 1
 16x64-bit single-port distributed Read Only RAM       : 1
 24x21-bit single-port distributed RAM                 : 1
 256x50-bit single-port block RAM                      : 1
 32x1536-bit single-port distributed Read Only RAM     : 1
 32x9-bit single-port distributed Read Only RAM        : 1
 400x30-bit single-port block RAM                      : 2
 512x16-bit single-port block RAM                      : 1
 512x40-bit single-port block RAM                      : 2
 512x64-bit single-port block Read Only RAM            : 1
 8x64-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 2
 64x64-bit multiplier                                  : 2
# Adders/Subtractors                                   : 106
 1-bit adder                                           : 2
 1-bit adder carry in                                  : 7
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 16-bit adder                                          : 16
 16-bit subtractor                                     : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 40-bit adder                                          : 2
 5-bit adder                                           : 3
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 9
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
 80-bit adder                                          : 1
 9-bit adder                                           : 50
 9-bit subtractor                                      : 1
# Counters                                             : 23
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 15-bit up counter                                     : 2
 2-bit up counter                                      : 1
 20-bit up counter                                     : 1
 22-bit up counter                                     : 1
 3-bit up counter                                      : 6
 4-bit up counter                                      : 2
 5-bit up counter                                      : 4
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 36
 16-bit up loadable accumulator                        : 32
 36-bit up loadable accumulator                        : 1
 59-bit up accumulator                                 : 1
 64-bit up loadable accumulator                        : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 3741
 Flip-Flops                                            : 3741
# Comparators                                          : 19
 11-bit comparator equal                               : 1
 43-bit comparator greater                             : 1
 7-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 15
# Multiplexers                                         : 4852
 1-bit 2-to-1 multiplexer                              : 4365
 1-bit 256-to-1 multiplexer                            : 1
 1-bit 32-to-1 multiplexer                             : 12
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 512-to-1 multiplexer                            : 32
 1-bit 64-to-1 multiplexer                             : 11
 10-bit 2-to-1 multiplexer                             : 13
 10-bit 64-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 33
 25-bit 2-to-1 multiplexer                             : 2
 26-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 2
 3-bit 4-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 10
 40-bit 2-to-1 multiplexer                             : 6
 42-bit 2-to-1 multiplexer                             : 12
 5-bit 12-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 23
 50-bit 2-to-1 multiplexer                             : 2
 64-bit 2-to-1 multiplexer                             : 266
 64-bit 25-to-1 multiplexer                            : 1
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 28
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <x_o_25> in Unit <MFCC> is equivalent to the following 6 FFs/Latches, which will be removed : <x_o_26> <x_o_27> <x_o_28> <x_o_29> <x_o_30> <x_o_31> 
INFO:Xst:2261 - The FF/Latch <indataB2_39> in Unit <MFCC> is equivalent to the following 24 FFs/Latches, which will be removed : <indataB2_40> <indataB2_41> <indataB2_42> <indataB2_43> <indataB2_44> <indataB2_45> <indataB2_46> <indataB2_47> <indataB2_48> <indataB2_49> <indataB2_50> <indataB2_51> <indataB2_52> <indataB2_53> <indataB2_54> <indataB2_55> <indataB2_56> <indataB2_57> <indataB2_58> <indataB2_59> <indataB2_60> <indataB2_61> <indataB2_62> <indataB2_63> 
INFO:Xst:2261 - The FF/Latch <indataA2_39> in Unit <MFCC> is equivalent to the following 24 FFs/Latches, which will be removed : <indataA2_40> <indataA2_41> <indataA2_42> <indataA2_43> <indataA2_44> <indataA2_45> <indataA2_46> <indataA2_47> <indataA2_48> <indataA2_49> <indataA2_50> <indataA2_51> <indataA2_52> <indataA2_53> <indataA2_54> <indataA2_55> <indataA2_56> <indataA2_57> <indataA2_58> <indataA2_59> <indataA2_60> <indataA2_61> <indataA2_62> <indataA2_63> 
INFO:Xst:2261 - The FF/Latch <indata_mfb_19> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indata_mfb_20> 
WARNING:Xst:1293 - FF/Latch <fil_index_num_6> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fil_index_num_7> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fil_index_num_8> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <fil_index_num_9> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <indataA2_0> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_0> 
INFO:Xst:2261 - The FF/Latch <indataA2_10> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_10> 
INFO:Xst:2261 - The FF/Latch <indataA2_1> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_1> 
INFO:Xst:2261 - The FF/Latch <indataA2_11> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_11> 
INFO:Xst:2261 - The FF/Latch <indataA2_2> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_2> 
INFO:Xst:2261 - The FF/Latch <indataA2_12> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_12> 
INFO:Xst:2261 - The FF/Latch <indataA2_3> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_3> 
INFO:Xst:2261 - The FF/Latch <indataA2_13> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_13> 
INFO:Xst:2261 - The FF/Latch <indataA2_4> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_4> 
INFO:Xst:2261 - The FF/Latch <indataA2_14> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_14> 
INFO:Xst:2261 - The FF/Latch <indataA2_5> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_5> 
INFO:Xst:2261 - The FF/Latch <indataA2_15> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_15> 
INFO:Xst:2261 - The FF/Latch <indataA2_20> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_20> 
INFO:Xst:2261 - The FF/Latch <indataA2_6> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_6> 
INFO:Xst:2261 - The FF/Latch <indataA2_16> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_16> 
INFO:Xst:2261 - The FF/Latch <indataA2_21> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_21> 
INFO:Xst:2261 - The FF/Latch <indataA2_7> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_7> 
INFO:Xst:2261 - The FF/Latch <indataA2_17> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_17> 
INFO:Xst:2261 - The FF/Latch <indataA2_22> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_22> 
INFO:Xst:2261 - The FF/Latch <indataA2_8> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_8> 
INFO:Xst:2261 - The FF/Latch <indataA2_18> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_18> 
INFO:Xst:2261 - The FF/Latch <indataA2_23> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_23> 
INFO:Xst:2261 - The FF/Latch <indataA2_9> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_9> 
INFO:Xst:2261 - The FF/Latch <indataA2_19> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_19> 
INFO:Xst:2261 - The FF/Latch <indataA2_24> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_24> 
INFO:Xst:2261 - The FF/Latch <indataA2_25> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_25> 
INFO:Xst:2261 - The FF/Latch <indataA2_30> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_30> 
INFO:Xst:2261 - The FF/Latch <indataA2_26> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_26> 
INFO:Xst:2261 - The FF/Latch <indataA2_31> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_31> 
INFO:Xst:2261 - The FF/Latch <indataA2_27> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_27> 
INFO:Xst:2261 - The FF/Latch <indataA2_32> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_32> 
INFO:Xst:2261 - The FF/Latch <indataA2_28> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_28> 
INFO:Xst:2261 - The FF/Latch <indataA2_33> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_33> 
INFO:Xst:2261 - The FF/Latch <indataA2_29> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_29> 
INFO:Xst:2261 - The FF/Latch <indataA2_34> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_34> 
INFO:Xst:2261 - The FF/Latch <indataA2_35> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_35> 
INFO:Xst:2261 - The FF/Latch <indataA2_36> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_36> 
INFO:Xst:2261 - The FF/Latch <indataA2_37> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_37> 
INFO:Xst:2261 - The FF/Latch <indataA2_38> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_38> 
INFO:Xst:2261 - The FF/Latch <indataA2_39> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <indataB2_39> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SPM0405HD4H/MEMS_Filter/FSM_0> on signal <process[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 00000 | 000000001
 00001 | 000000010
 00010 | 000000100
 00011 | 000001000
 00100 | 000010000
 00101 | 000100000
 00110 | 001000000
 00111 | 010000000
 01000 | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MFCC/log2/FSM_1> on signal <clk_cnt[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch weight27_4 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight27_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight27_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight27_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight27_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight27_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight27_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight27_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight27_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight27_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight27_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight27_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight12_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight12_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight5_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight5_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight5_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight5_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight5_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight5_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight5_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight5_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight5_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight5_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight5_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight9_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight9_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight9_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight9_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight9_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight9_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight9_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight9_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight9_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight9_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight9_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight2_4 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight2_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight2_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight2_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight2_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight2_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight2_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight2_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight2_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight2_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight2_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight2_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight7_3 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight7_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight7_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight7_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight7_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight7_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight7_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight7_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight7_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight7_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight7_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight7_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight15_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight15_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight15_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight15_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight15_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight15_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight15_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight15_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight15_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight15_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight15_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight0_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight0_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight0_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight0_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight0_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight0_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight0_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight0_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight0_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight0_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight0_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight20_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight20_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight20_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight20_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight20_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight20_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight20_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight20_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight20_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight20_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight20_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight24_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight1_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight10_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight10_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight16_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight21_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight21_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight26_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight26_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight6_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight3_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight3_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight3_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight3_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight3_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight3_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight3_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight3_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight3_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight3_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight3_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight13_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight13_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight13_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight13_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight13_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight13_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight13_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight13_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight13_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight13_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight13_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight29_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight29_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight29_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight29_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight29_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight29_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight29_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight29_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight29_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight29_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight29_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight28_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight28_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight28_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight28_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight28_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight28_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight28_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight28_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight28_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight28_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight28_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight31_3 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight31_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight31_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight31_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight31_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight31_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight31_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight31_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight31_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight31_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight31_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight31_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight4_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight4_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight4_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight4_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight4_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight4_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight4_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight4_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight4_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight4_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight4_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight19_5 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight19_6 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight19_7 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight19_8 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight19_9 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight19_10 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight19_11 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight19_12 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight19_13 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight19_14 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch weight19_15 hinder the constant cleaning in the block MEMS_Filter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <weight11_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight11_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight11_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight11_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight6_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight6_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight6_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight6_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight6_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight6_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight6_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight6_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight3_2> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight3_3> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight3_4> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight21_5> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight21_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight21_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight21_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight21_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight26_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight26_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight25_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight25_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight25_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight25_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight25_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight25_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight25_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight25_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight28_2> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight28_3> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight28_4> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight11_5> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight11_6> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight11_7> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight11_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight11_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight11_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight11_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight16_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight10_5> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight10_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight10_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight10_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight10_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight10_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight10_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight10_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight10_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight8_6> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight8_7> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight8_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight8_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight8_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight8_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight8_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight8_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight8_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight8_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight21_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight21_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight21_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight21_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight1_6> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight1_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight1_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight1_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight1_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight1_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight1_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight1_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight1_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight16_6> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight16_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight16_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight16_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight16_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight16_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight16_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight16_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight12_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight12_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight12_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight12_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight12_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight12_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight12_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight14_7> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight14_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight14_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight14_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight14_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight14_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight14_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight14_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight14_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight4_3> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight4_4> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight0_2> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight0_3> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight22_5> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight22_6> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight22_7> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight22_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight22_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight22_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight22_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight22_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight22_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight22_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight22_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight17_7> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight17_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight17_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight17_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight17_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight17_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight17_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight17_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight17_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight12_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight15_2> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight15_3> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight15_4> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight31_4> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight30_6> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight30_7> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight30_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight30_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight30_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight30_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight30_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight30_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight30_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight30_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight26_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight26_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight26_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight26_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight26_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight26_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight0_4> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight7_4> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight13_4> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight24_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight24_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight24_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight24_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight24_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight24_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight24_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight24_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight23_8> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight23_9> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight23_10> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight23_11> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight23_12> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight23_13> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight23_14> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight23_15> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight5_4> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <weight20_4> has a constant value of 0 in block <MEMS_Filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <shift_addr_9> of sequential type is unconnected in block <MFCC>.
WARNING:Xst:2677 - Node <mfc_tmp_11_32> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_33> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_34> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_35> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_36> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_37> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_38> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_39> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_40> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_41> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_74> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_75> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_76> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_77> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_78> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_79> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_80> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_81> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_82> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_83> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_116> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_117> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_118> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_119> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_120> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_121> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_122> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_123> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_124> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_125> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_158> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_159> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_160> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_161> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_162> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_163> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_164> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_165> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_166> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_167> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_200> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_201> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_202> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_203> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_204> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_205> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_206> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_207> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_208> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_209> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_242> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_243> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_244> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_245> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_246> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_247> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_248> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_249> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_250> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_251> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_284> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_285> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_286> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_287> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_288> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_289> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_290> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_291> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_292> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_293> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_326> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_327> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_328> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_329> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_330> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_331> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_332> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_333> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_334> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_335> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_368> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_369> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_370> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_371> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_372> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_373> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_374> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_375> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_376> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_377> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_410> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_411> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_412> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_413> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_414> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_415> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_416> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_417> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_418> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_419> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_452> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_453> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_454> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_455> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_456> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_457> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_458> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_459> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_460> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_461> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_494> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_495> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_496> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_497> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_498> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_499> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_500> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_501> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_502> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:2677 - Node <mfc_tmp_11_503> of sequential type is unconnected in block <rec_dim>.
WARNING:Xst:1293 - FF/Latch <i_0> has a constant value of 0 in block <main_REC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_1> has a constant value of 0 in block <main_REC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_2> has a constant value of 0 in block <main_REC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_3> has a constant value of 0 in block <main_REC>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <weight19_4> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight14_6> 
INFO:Xst:2261 - The FF/Latch <weight12_6> in Unit <MEMS_Filter> is equivalent to the following 180 FFs/Latches, which will be removed : <weight12_7> <weight19_5> <weight19_6> <weight19_7> <weight19_8> <weight19_9> <weight19_10> <weight19_11> <weight19_12> <weight19_13> <weight19_14> <weight19_15> <weight4_5> <weight4_6> <weight4_7> <weight4_8> <weight4_9> <weight4_10> <weight4_11> <weight4_12> <weight4_13> <weight4_14> <weight4_15> <weight0_5> <weight0_6> <weight0_7> <weight0_8> <weight0_9> <weight0_10> <weight0_11> <weight0_12> <weight0_13> <weight0_14> <weight0_15> <weight7_3> <weight7_5> <weight7_6> <weight7_7> <weight7_8> <weight7_9> <weight7_10> <weight7_11> <weight7_12> <weight7_13> <weight7_14> <weight7_15> <weight13_5> <weight13_6> <weight13_7> <weight13_8> <weight13_9> <weight13_10> <weight13_11> <weight13_12> <weight13_13> <weight13_14> <weight13_15> <weight24_7> <weight5_5> <weight5_6> <weight5_7> <weight5_8> <weight5_9> <weight5_10> <weight5_11> <weight5_12> <weight5_13> <weight5_14> <weight5_15>
   <weight20_5> <weight20_6> <weight20_7> <weight20_8> <weight20_9> <weight20_10> <weight20_11> <weight20_12> <weight20_13> <weight20_14> <weight20_15> <weight15_5> <weight15_6> <weight15_7> <weight15_8> <weight15_9> <weight15_10> <weight15_11> <weight15_12> <weight15_13> <weight15_14> <weight15_15> <weight31_3> <weight31_5> <weight31_6> <weight31_7> <weight31_8> <weight31_9> <weight31_10> <weight31_11> <weight31_12> <weight31_13> <weight31_14> <weight31_15> <weight9_5> <weight9_6> <weight9_7> <weight9_8> <weight9_9> <weight9_10> <weight9_11> <weight9_12> <weight9_13> <weight9_14> <weight9_15> <weight2_4> <weight2_5> <weight2_6> <weight2_7> <weight2_8> <weight2_9> <weight2_10> <weight2_11> <weight2_12> <weight2_13> <weight2_14> <weight2_15> <weight26_6> <weight26_7> <weight28_5> <weight28_6> <weight28_7> <weight28_8> <weight28_9> <weight28_10> <weight28_11> <weight28_12> <weight28_13> <weight28_14> <weight28_15> <weight6_7> <weight29_5> <weight29_6> <weight29_7> <weight29_8> <weight29_9> <weight29_10>
   <weight29_11> <weight29_12> <weight29_13> <weight29_14> <weight29_15> <weight27_4> <weight27_5> <weight27_6> <weight27_7> <weight27_8> <weight27_9> <weight27_10> <weight27_11> <weight27_12> <weight27_13> <weight27_14> <weight27_15> <weight3_5> <weight3_6> <weight3_7> <weight3_8> <weight3_9> <weight3_10> <weight3_11> <weight3_12> <weight3_13> <weight3_14> <weight3_15> <weight21_6> <weight21_7> <weight1_7> <weight16_7> <weight10_6> <weight10_7> 
INFO:Xst:2261 - The FF/Latch <weight12_3> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight12_4> 
INFO:Xst:2261 - The FF/Latch <weight7_2> in Unit <MEMS_Filter> is equivalent to the following 2 FFs/Latches, which will be removed : <weight13_3> <weight26_5> 
INFO:Xst:2261 - The FF/Latch <weight24_6> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight2_2> 
INFO:Xst:2261 - The FF/Latch <weight19_1> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight24_3> 
INFO:Xst:2261 - The FF/Latch <weight24_5> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight2_3> 
INFO:Xst:2261 - The FF/Latch <weight23_0> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight9_0> 
INFO:Xst:2261 - The FF/Latch <weight15_0> in Unit <MEMS_Filter> is equivalent to the following 2 FFs/Latches, which will be removed : <weight9_1> <weight11_3> 
INFO:Xst:2261 - The FF/Latch <weight23_4> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight1_4> 
INFO:Xst:2261 - The FF/Latch <weight15_1> in Unit <MEMS_Filter> is equivalent to the following 2 FFs/Latches, which will be removed : <weight11_4> <weight1_5> 
INFO:Xst:2261 - The FF/Latch <weight23_5> in Unit <MEMS_Filter> is equivalent to the following 2 FFs/Latches, which will be removed : <weight23_6> <weight8_5> 
INFO:Xst:2261 - The FF/Latch <weight0_1> in Unit <MEMS_Filter> is equivalent to the following 3 FFs/Latches, which will be removed : <weight23_7> <weight30_0> <weight28_1> 
INFO:Xst:2261 - The FF/Latch <weight12_5> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight20_3> 
INFO:Xst:2261 - The FF/Latch <weight30_5> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight29_4> 
INFO:Xst:2261 - The FF/Latch <weight25_5> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight25_6> 
INFO:Xst:2261 - The FF/Latch <weight4_1> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight2_1> 
INFO:Xst:2261 - The FF/Latch <weight26_3> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight26_4> 
INFO:Xst:2261 - The FF/Latch <weight18_5> in Unit <MEMS_Filter> is equivalent to the following 10 FFs/Latches, which will be removed : <weight18_6> <weight18_7> <weight18_8> <weight18_9> <weight18_10> <weight18_11> <weight18_12> <weight18_13> <weight18_14> <weight18_15> 
INFO:Xst:2261 - The FF/Latch <weight4_2> in Unit <MEMS_Filter> is equivalent to the following 2 FFs/Latches, which will be removed : <weight6_5> <weight10_4> 
INFO:Xst:2261 - The FF/Latch <weight22_4> in Unit <MEMS_Filter> is equivalent to the following 2 FFs/Latches, which will be removed : <weight6_6> <weight16_5> 
INFO:Xst:2261 - The FF/Latch <weight29_0> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight8_1> 
INFO:Xst:2261 - The FF/Latch <weight21_3> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight8_4> 
INFO:Xst:2261 - The FF/Latch <weight17_5> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight9_3> 
INFO:Xst:2261 - The FF/Latch <weight17_6> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight9_4> 
INFO:Xst:2261 - The FF/Latch <weight17_3> in Unit <MEMS_Filter> is equivalent to the following FF/Latch, which will be removed : <weight1_3> 
INFO:Xst:2261 - The FF/Latch <indataA_49> in Unit <MFCC> is equivalent to the following 14 FFs/Latches, which will be removed : <indataA_50> <indataA_51> <indataA_52> <indataA_53> <indataA_54> <indataA_55> <indataA_56> <indataA_57> <indataA_58> <indataA_59> <indataA_60> <indataA_61> <indataA_62> <indataA_63> 

Optimizing unit <BRAM_1> ...

Optimizing unit <BRAM_2> ...

Optimizing unit <BRAM_3> ...

Optimizing unit <BRAM_4> ...

Optimizing unit <BRAM_5> ...

Optimizing unit <BRAM_6> ...

Optimizing unit <SMULTI> ...

Optimizing unit <main_REC> ...

Optimizing unit <clock_divide_2> ...

Optimizing unit <SPM0405HD4H> ...

Optimizing unit <MEMS_Filter> ...

Optimizing unit <MFCC> ...
WARNING:Xst:1293 - FF/Latch <shift_in_cnt_2> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <shift_in_cnt_2> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <vad> ...

Optimizing unit <log2_10bit> ...

Optimizing unit <rec_dim> ...
WARNING:Xst:1293 - FF/Latch <rec_process_2> has a constant value of 0 in block <rec_dim>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_31> of sequential type is unconnected in block <SMULTI2>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_32> of sequential type is unconnected in block <SMULTI2>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_33> of sequential type is unconnected in block <SMULTI2>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_31> of sequential type is unconnected in block <SMULTI>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_32> of sequential type is unconnected in block <SMULTI>.
WARNING:Xst:2677 - Node <Mmult_outdataX_submult_33> of sequential type is unconnected in block <SMULTI>.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_4> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_7> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_5> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_6> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_8> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_9> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_12> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_10> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_11> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_13> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_14> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_17> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_15> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_16> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_18> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_div_cnt_19> has a constant value of 0 in block <clock_devide_2M>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_7> has a constant value of 0 in block <SPM0405HD4H>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <inte_6> has a constant value of 0 in block <log2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <outdata_20> has a constant value of 0 in block <log2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <process_index_4> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dct_cnt1_2> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <dct_cnt1_3> has a constant value of 0 in block <MFCC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <outdata_0> is unconnected in block <log2>.
WARNING:Xst:1293 - FF/Latch <j_8> has a constant value of 0 in block <main_REC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <j_9> has a constant value of 0 in block <main_REC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <j_10> has a constant value of 0 in block <main_REC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <j_11> has a constant value of 0 in block <main_REC>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <j_0> in Unit <main_REC> is equivalent to the following 2 FFs/Latches, which will be removed : <k_0> <l_0> 
INFO:Xst:2261 - The FF/Latch <j_1> in Unit <main_REC> is equivalent to the following FF/Latch, which will be removed : <l_1> 
INFO:Xst:2261 - The FF/Latch <j_2> in Unit <main_REC> is equivalent to the following FF/Latch, which will be removed : <l_2> 
INFO:Xst:2261 - The FF/Latch <j_3> in Unit <main_REC> is equivalent to the following FF/Latch, which will be removed : <l_3> 
INFO:Xst:2261 - The FF/Latch <j_4> in Unit <main_REC> is equivalent to the following FF/Latch, which will be removed : <l_4> 
INFO:Xst:2261 - The FF/Latch <write_re> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <write_im> 
INFO:Xst:2261 - The FF/Latch <indata1_15> in Unit <MFCC> is equivalent to the following 14 FFs/Latches, which will be removed : <indata1_16> <indata1_17> <indata1_18> <indata1_19> <indata1_20> <indata1_21> <indata1_22> <indata1_23> <indata1_24> <indata1_25> <indata1_26> <indata1_27> <indata1_28> <indata1_29> 
INFO:Xst:2261 - The FF/Latch <addr_re_0> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_0> 
INFO:Xst:2261 - The FF/Latch <addr_re_1> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_1> 
INFO:Xst:2261 - The FF/Latch <addr_re_2> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_2> 
INFO:Xst:2261 - The FF/Latch <addr_re_3> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_3> 
INFO:Xst:2261 - The FF/Latch <addr_re_4> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_4> 
INFO:Xst:2261 - The FF/Latch <addr_re_5> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_5> 
INFO:Xst:2261 - The FF/Latch <addr_re_6> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_6> 
INFO:Xst:2261 - The FF/Latch <addr_re_7> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_7> 
INFO:Xst:2261 - The FF/Latch <addr_re_8> in Unit <MFCC> is equivalent to the following FF/Latch, which will be removed : <addr_im_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_REC, actual ratio is 16.
FlipFlop MFCC/indataA2_39 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3927
 Flip-Flops                                            : 3927

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main_REC.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9686
#      GND                         : 30
#      INV                         : 116
#      LUT1                        : 196
#      LUT2                        : 683
#      LUT3                        : 804
#      LUT4                        : 414
#      LUT5                        : 1069
#      LUT6                        : 2719
#      MUXCY                       : 1677
#      MUXF7                       : 238
#      MUXF8                       : 27
#      VCC                         : 27
#      XORCY                       : 1686
# FlipFlops/Latches                : 5510
#      FD                          : 199
#      FDE                         : 4516
#      FDR                         : 77
#      FDRE                        : 715
#      FDS                         : 2
#      FDSE                        : 1
# RAMS                             : 66
#      RAM16X1S                    : 26
#      RAM32X1S                    : 21
#      RAMB16BWER                  : 9
#      RAMB8BWER                   : 10
# Shift Registers                  : 543
#      SRL16E                      : 153
#      SRLC16E                     : 297
#      SRLC32E                     : 93
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5
# DSPs                             : 38
#      DSP48A1                     : 38

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            5510  out of  54576    10%  
 Number of Slice LUTs:                 6591  out of  27288    24%  
    Number used as Logic:              6001  out of  27288    21%  
    Number used as Memory:              590  out of   6408     9%  
       Number used as RAM:               47
       Number used as SRL:              543

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8788
   Number with an unused Flip Flop:    3278  out of   8788    37%  
   Number with an unused LUT:          2197  out of   8788    25%  
   Number of fully used LUT-FF pairs:  3313  out of   8788    37%  
   Number of unique control sets:       144

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    218     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               14  out of    116    12%  
    Number using Block RAM only:         14
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     38  out of     58    65%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 6131  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 23.165ns (Maximum Frequency: 43.168MHz)
   Minimum input arrival time before clock: 2.083ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 23.165ns (frequency: 43.168MHz)
  Total number of paths / destination ports: 522857083239 / 12666
-------------------------------------------------------------------------
Delay:               23.165ns (Levels of Logic = 22)
  Source:            MFCC/indataA_49 (FF)
  Destination:       MFCC/pow_tmp_79 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: MFCC/indataA_49 to MFCC/pow_tmp_79
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             42   0.525   1.686  indataA_49 (indataA_49)
     begin scope: 'MFCC/SMULTI:indataA<50>'
     DSP48A1:A16->P47     18   5.220   1.234  Mmult_outdataX_submult_2 (Mmult_outdataX_submult_2_P47_to_Mmult_outdataX_submult_21)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  Mmult_outdataX_submult_21 (Mmult_outdataX_submult_21_PCOUT_to_Mmult_outdataX_submult_22_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.645   1.234  Mmult_outdataX_submult_22 (Mmult_outdataX_submult_22_P47_to_Mmult_outdataX_submult_23)
     DSP48A1:C30->P0       1   3.141   0.682  Mmult_outdataX_submult_23 (Mmult_outdataX_submult_2_34)
     LUT2:I1->O            1   0.254   0.000  Mmult_outdataX1_Madd_lut<34> (Mmult_outdataX1_Madd_lut<34>)
     MUXCY:S->O            1   0.215   0.000  Mmult_outdataX1_Madd_cy<34> (Mmult_outdataX1_Madd_cy<34>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<35> (Mmult_outdataX1_Madd_cy<35>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<36> (Mmult_outdataX1_Madd_cy<36>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<37> (Mmult_outdataX1_Madd_cy<37>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<38> (Mmult_outdataX1_Madd_cy<38>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<39> (Mmult_outdataX1_Madd_cy<39>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<40> (Mmult_outdataX1_Madd_cy<40>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<41> (Mmult_outdataX1_Madd_cy<41>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<42> (Mmult_outdataX1_Madd_cy<42>)
     XORCY:CI->O           1   0.206   0.682  Mmult_outdataX1_Madd_xor<43> (Mmult_outdataX1_Madd_43)
     LUT2:I1->O            1   0.254   0.000  Mmult_outdataX2_Madd_lut<77> (Mmult_outdataX2_Madd_lut<77>)
     MUXCY:S->O            1   0.215   0.000  Mmult_outdataX2_Madd_cy<77> (Mmult_outdataX2_Madd_cy<77>)
     XORCY:CI->O           1   0.206   0.682  Mmult_outdataX2_Madd_xor<78> (outdataX<78>)
     end scope: 'MFCC/SMULTI:outdataX<78>'
     LUT2:I1->O            1   0.254   0.000  Madd_n1160_Madd_lut<78> (Madd_n1160_Madd_lut<78>)
     MUXCY:S->O            0   0.215   0.000  Madd_n1160_Madd_cy<78> (Madd_n1160_Madd_cy<78>)
     XORCY:CI->O           1   0.206   0.000  Madd_n1160_Madd_xor<79> (n1160<79>)
     FDE:D                     0.074          pow_tmp_79
    ----------------------------------------
    Total                     23.165ns (16.965ns logic, 6.200ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 2)
  Source:            dat_i (PAD)
  Destination:       SPM0405HD4H/MEMS_Filter/data_0 (FF)
  Destination Clock: clk rising

  Data Path: dat_i to SPM0405HD4H/MEMS_Filter/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  dat_i_IBUF (dat_i_IBUF)
     begin scope: 'SPM0405HD4H:dat_i'
     begin scope: 'SPM0405HD4H/MEMS_Filter:x_i'
     FDE:D                     0.074          data_0
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            sclk (FF)
  Destination:       sclk (PAD)
  Source Clock:      clk rising

  Data Path: sclk to sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  sclk (sclk_OBUF)
     OBUF:I->O                 2.912          sclk_OBUF (sclk)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   23.165|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 196.00 secs
Total CPU time to Xst completion: 195.23 secs
 
--> 

Total memory usage is 252892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  721 (   0 filtered)
Number of infos    :  113 (   0 filtered)

Madd_lut<34> (Mmult_outdataX1_Madd_lut<34>)
     MUXCY:S->O            1   0.215   0.000  Mmult_outdataX1_Madd_cy<34> (Mmult_outdataX1_Madd_cy<34>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<35> (Mmult_outdataX1_Madd_cy<35>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<36> (Mmult_outdataX1_Madd_cy<36>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<37> (Mmult_outdataX1_Madd_cy<37>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<38> (Mmult_outdataX1_Madd_cy<38>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<39> (Mmult_outdataX1_Madd_cy<39>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<40> (Mmult_outdataX1_Madd_cy<40>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<41> (Mmult_outdataX1_Madd_cy<41>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_outdataX1_Madd_cy<42> (Mmult_outdataX1_Madd_cy<42>)
     XORCY:CI->O           1   0.206   0.682  Mmult_outdataX1_Madd_xor<43> (Mmult_outdataX1_Madd_43)
     LUT2:I1->O            1   0.254   0.000  Mmult_outdataX2_Madd_lut<77> (Mmult_outdataX2_Madd_lut<77>)
     MUXCY:S->O            1   0.215   0.000  Mmult_outdataX2_Madd_cy<77> (Mmult_outdataX2_Madd_cy<77>)
     XORCY:CI->O           1   0.206   0.682  Mmult_outdataX2_Madd_xor<78> (outdataX<78>)
     end scope: 'MFCC/SMULTI:outdataX<78>'
     LUT2:I1->O            1   0.254   0.000  Madd_n1160_Madd_lut<78> (Madd_n1160_Madd_lut<78>)
     MUXCY:S->O            0   0.215   0.000  Madd_n1160_Madd_cy<78> (Madd_n1160_Madd_cy<78>)
     XORCY:CI->O           1   0.206   0.000  Madd_n1160_Madd_xor<79> (n1160<79>)
     FDE:D                     0.074          pow_tmp_79
    ----------------------------------------
    Total                     23.165ns (16.965ns logic, 6.200ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 2)
  Source:            dat_i (PAD)
  Destination:       SPM0405HD4H/MEMS_Filter/data_0 (FF)
  Destination Clock: clk rising

  Data Path: dat_i to SPM0405HD4H/MEMS_Filter/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  dat_i_IBUF (dat_i_IBUF)
     begin scope: 'SPM0405HD4H:dat_i'
     begin scope: 'SPM0405HD4H/MEMS_Filter:x_i'
     FDE:D                     0.074          data_0
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            sclk (FF)
  Destination:       sclk (PAD)
  Source Clock:      clk rising

  Data Path: sclk to sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  sclk (sclk_OBUF)
     OBUF:I->O                 2.912          sclk_OBUF (sclk)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   23.165|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 197.00 secs
Total CPU time to Xst completion: 197.20 secs
 
--> 

Total memory usage is 252892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  754 (   0 filtered)
Number of infos    :  114 (   0 filtered)

