\hypertarget{struct_e_x_t_i___core___type_def}{}\doxysection{EXTI\+\_\+\+Core\+\_\+\+Type\+Def Struct Reference}
\label{struct_e_x_t_i___core___type_def}\index{EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}}


This structure registers corresponds to EXTI\+\_\+\+Typdef CPU1/\+CPU2 registers subset (IMRx, EMRx and PRx), allowing to define EXTI\+\_\+\+D1/\+EXTI\+\_\+\+D2 with rapid/common access to these IMRx, EMRx, PRx registers for CPU1 and CPU2. Note that EXTI\+\_\+\+D1 and EXTI\+\_\+\+D2 bases addresses are calculated to point to CPUx first register\+: IMR1 in case of EXTI\+\_\+\+D1 that is addressing CPU1 (Coretx-\/\+M7) C2\+IMR1 in case of EXTI\+\_\+\+D2 that is addressing CPU2 (Coretx-\/\+M4) Note\+: EXTI\+\_\+\+D2 and corresponding C2\+IMRx, C2\+EMRx and C2\+PRx registers are available for Dual Core devices only.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a86124759eb82b2816e3b8e19e578ae23}{IMR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a35cb1cf342522c35163ca68d129225bb}{EMR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a4270c3f84d19ae7e5ddac96cf36fb9fe}{PR1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a6148580ac6bf32f046fd0d6d7af90756}{IMR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a230867a7be42661d545fcb8c6667490d}{EMR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_afa9403cd8cce41e2f668bb31b5821efa}{PR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a08176e553d59285814569cd8e508fe63}{IMR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a0eb7eddb04f7443dea2b9b55979223a1}{EMR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_e_x_t_i___core___type_def_a87ffac63924defdd7a3eb07155e5b63b}{PR3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This structure registers corresponds to EXTI\+\_\+\+Typdef CPU1/\+CPU2 registers subset (IMRx, EMRx and PRx), allowing to define EXTI\+\_\+\+D1/\+EXTI\+\_\+\+D2 with rapid/common access to these IMRx, EMRx, PRx registers for CPU1 and CPU2. Note that EXTI\+\_\+\+D1 and EXTI\+\_\+\+D2 bases addresses are calculated to point to CPUx first register\+: IMR1 in case of EXTI\+\_\+\+D1 that is addressing CPU1 (Coretx-\/\+M7) C2\+IMR1 in case of EXTI\+\_\+\+D2 that is addressing CPU2 (Coretx-\/\+M4) Note\+: EXTI\+\_\+\+D2 and corresponding C2\+IMRx, C2\+EMRx and C2\+PRx registers are available for Dual Core devices only. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00896}{896}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_e_x_t_i___core___type_def_a35cb1cf342522c35163ca68d129225bb}\label{struct_e_x_t_i___core___type_def_a35cb1cf342522c35163ca68d129225bb}} 
\index{EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}!EMR1@{EMR1}}
\index{EMR1@{EMR1}!EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EMR1}{EMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EMR1}

EXTI Event mask register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00899}{899}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___core___type_def_a230867a7be42661d545fcb8c6667490d}\label{struct_e_x_t_i___core___type_def_a230867a7be42661d545fcb8c6667490d}} 
\index{EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}!EMR2@{EMR2}}
\index{EMR2@{EMR2}!EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EMR2}{EMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EMR2}

EXTI Event mask register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00903}{903}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___core___type_def_a0eb7eddb04f7443dea2b9b55979223a1}\label{struct_e_x_t_i___core___type_def_a0eb7eddb04f7443dea2b9b55979223a1}} 
\index{EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}!EMR3@{EMR3}}
\index{EMR3@{EMR3}!EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EMR3}{EMR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EMR3}

EXTI Event mask register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00907}{907}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___core___type_def_a86124759eb82b2816e3b8e19e578ae23}\label{struct_e_x_t_i___core___type_def_a86124759eb82b2816e3b8e19e578ae23}} 
\index{EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}!IMR1@{IMR1}}
\index{IMR1@{IMR1}!EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR1}{IMR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR1}

EXTI Interrupt mask register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00898}{898}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___core___type_def_a6148580ac6bf32f046fd0d6d7af90756}\label{struct_e_x_t_i___core___type_def_a6148580ac6bf32f046fd0d6d7af90756}} 
\index{EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}!IMR2@{IMR2}}
\index{IMR2@{IMR2}!EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR2}{IMR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR2}

EXTI Interrupt mask register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00902}{902}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___core___type_def_a08176e553d59285814569cd8e508fe63}\label{struct_e_x_t_i___core___type_def_a08176e553d59285814569cd8e508fe63}} 
\index{EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}!IMR3@{IMR3}}
\index{IMR3@{IMR3}!EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR3}{IMR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR3}

EXTI Interrupt mask register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00906}{906}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___core___type_def_a4270c3f84d19ae7e5ddac96cf36fb9fe}\label{struct_e_x_t_i___core___type_def_a4270c3f84d19ae7e5ddac96cf36fb9fe}} 
\index{EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}!PR1@{PR1}}
\index{PR1@{PR1}!EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR1}{PR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PR1}

EXTI Pending register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00900}{900}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___core___type_def_afa9403cd8cce41e2f668bb31b5821efa}\label{struct_e_x_t_i___core___type_def_afa9403cd8cce41e2f668bb31b5821efa}} 
\index{EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}!PR2@{PR2}}
\index{PR2@{PR2}!EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR2}{PR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PR2}

EXTI Pending register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00904}{904}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___core___type_def_a87ffac63924defdd7a3eb07155e5b63b}\label{struct_e_x_t_i___core___type_def_a87ffac63924defdd7a3eb07155e5b63b}} 
\index{EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}!PR3@{PR3}}
\index{PR3@{PR3}!EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR3}{PR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PR3}

EXTI Pending register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00908}{908}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___core___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_e_x_t_i___core___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, 0x0C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00901}{901}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_e_x_t_i___core___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_e_x_t_i___core___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!EXTI\_Core\_TypeDef@{EXTI\_Core\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, 0x1C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l00905}{905}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
