// Seed: 3962271197
module module_0;
  wire  id_1;
  uwire id_2;
  assign id_2 = 1;
  assign module_2.type_5 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    output tri id_2,
    input wand id_3,
    input uwire id_4,
    input supply0 id_5,
    input wire id_6,
    output tri0 id_7
);
  module_0 modCall_1 ();
  wire id_9;
  assign id_2 = id_4;
endmodule
module module_2 (
    input supply0 id_0,
    output wand id_1,
    input wire id_2
);
  timeunit 1ps; id_4(
      1, 1, id_1, 1'h0
  );
  module_0 modCall_1 ();
endmodule
