# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Comparetor.sv" \
"../../../../TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Counter.sv" \
"../../../../TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Dmux.sv" \
"../../../../TOP.srcs/sources_1/imports/sources_1/new/FSM_Receiver.sv" \
"../../../../TOP.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Register1.sv" \
"../../../../TOP.srcs/sources_1/imports/sources_1/imports/sources_1/new/Rx_DP.sv" \
"../../../../TOP.srcs/sources_1/imports/sources_1/new/Rx_top.sv" \
"../../../../TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv" \
"../../../../TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/new/Tx_FSM.sv" \
"../../../../TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/Tx_top.sv" \
"../../../../TOP.srcs/sources_1/imports/new/cBits_comparator.sv" \
"../../../../TOP.srcs/sources_1/imports/src/counter_n_bit.sv" \
"../../../../TOP.srcs/sources_1/imports/new/dFlipFlop.sv" \
"../../../../TOP.srcs/sources_1/imports/src/decoder.sv" \
"../../../../TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/four_to_oneMux.sv" \
"../../../../TOP.srcs/sources_1/imports/new/nBits_up_down_counter.sv" \
"../../../../TOP.srcs/sources_1/imports/new/n_2x1mux.sv" \
"../../../../TOP.srcs/sources_1/imports/new/n_clockDivider.sv" \
"../../../../TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/n_shiftRegister.sv" \
"../../../../TOP.srcs/sources_1/imports/src/sev_seg.sv" \
"../../../../TOP.srcs/sources_1/imports/src/sev_seg_controller.sv" \
"../../../../TOP.srcs/sources_1/imports/src/sev_seg_decoder.sv" \
"../../../../TOP.srcs/sources_1/imports/sources_1/new/shift_register.sv" \
"../../../../TOP.srcs/sim_1/new/sev_seg_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
