/*
 * Copyright (c) 2015, SICS Swedish ICT.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the Institute nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE INSTITUTE AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE INSTITUTE OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * This file is part of the Contiki operating system.
 *
 */

/**
 * \file
 *         TSCH configuration
 * \author
 *         Simon Duquennoy <simonduq@sics.se>
 */

#ifndef __TSCH_CONF_H__
#define __TSCH_CONF_H__

/********** Includes **********/

#include "contiki.h"

/******** Configuration *******/

/* Default IEEE 802.15.4e hopping sequences, obtained from https://gist.github.com/twatteyne/2e22ee3c1a802b685695 */
/* 16 channels, sequence length 16 */
#define TSCH_HOPPING_SEQUENCE_16_16 (uint8_t[]){ 16, 17, 23, 18, 26, 15, 25, 22, 19, 11, 12, 13, 24, 14, 20, 21 }
/* 4 channels, sequence length 16 */
#define TSCH_HOPPING_SEQUENCE_4_16 (uint8_t[]){ 20, 26, 25, 26, 15, 15, 25, 20, 26, 15, 26, 25, 20, 15, 20, 25 }
/* 4 channels, sequence length 4 */
#define TSCH_HOPPING_SEQUENCE_4_4 (uint8_t[]){ 15, 25, 26, 20 }
/* 2 channels, sequence length 2 */
#define TSCH_HOPPING_SEQUENCE_2_2 (uint8_t[]){ 20, 25 }
/* 1 channel, sequence length 1 */
#define TSCH_HOPPING_SEQUENCE_1_1 (uint8_t[]){ 20 }

/* Default hopping sequence, used in case hopping sequence ID == 0 */
#ifdef TSCH_CONF_DEFAULT_HOPPING_SEQUENCE
#define TSCH_DEFAULT_HOPPING_SEQUENCE TSCH_CONF_DEFAULT_HOPPING_SEQUENCE
#else
#define TSCH_DEFAULT_HOPPING_SEQUENCE TSCH_HOPPING_SEQUENCE_4_4
#endif

/* Hopping sequence used for joining (scan channels) */
#ifdef TSCH_CONF_JOIN_HOPPING_SEQUENCE
#define TSCH_JOIN_HOPPING_SEQUENCE TSCH_CONF_JOIN_HOPPING_SEQUENCE
#else
#define TSCH_JOIN_HOPPING_SEQUENCE TSCH_DEFAULT_HOPPING_SEQUENCE
#endif

/* Maximum length of the TSCH channel hopping sequence. Must be greater or
 * equal to the length of TSCH_DEFAULT_HOPPING_SEQUENCE. */
#ifdef TSCH_CONF_HOPPING_SEQUENCE_MAX_LEN
#define TSCH_HOPPING_SEQUENCE_MAX_LEN TSCH_CONF_HOPPING_SEQUENCE_MAX_LEN
#else
#define TSCH_HOPPING_SEQUENCE_MAX_LEN 16
#endif

/* Timeslot timing */

#ifndef TSCH_CONF_DEFAULT_TIMESLOT_LENGTH
#define TSCH_CONF_DEFAULT_TIMESLOT_LENGTH 10000
#endif /* TSCH_CONF_DEFAULT_TIMESLOT_LENGTH */

/* Configurable Rx guard time is micro-seconds */
#ifndef TSCH_CONF_RX_WAIT
#define TSCH_CONF_RX_WAIT 2200
#endif /* TSCH_CONF_RX_WAIT */

/* configure if TSCH use SLEEP feature of the radio between slots.*/
#ifndef TSCH_CONF_SLEEP
  #define TSCH_SLEEP 0
#else
  #define TSCH_SLEEP TSCH_CONF_SLEEP
#endif /* TSCH_CONF_SLEEP */


#ifdef UWB_T_SHR
  /* UWB SHR defined -> UWB timeslot */
  /* /!\ Make sure to have correctly defined the MACRO UWB_T_SHR */

  #include "dev/dw1000/dw1000.h"
  /* Guard time for the ACK lower than the reception because we don't have clock drift (only clock inacuracy error) */
  #define TSCH_RX_GUARD                      519
  #define TSCH_ACK_GUARD                     122

  /* Delay between the end of reception of a message and the start of the transmission of ACK ( start of the preamble) */
  #define TSCH_ACK_DELAY                     610 

  /* MIN slot frame duration:
    2 RX_GUARD + T_SRH + TX_MAX + ACK_DELAY + T_SRH + ACK_MAX + ACK_GUARD
    = 2 RX_GUARD + ACK_DELAY + 2 T_SRH + TX_MAX + ACK_MAX + ACK_GUARD
    MIN  LOC slot frame duration:
    2 RX__LOC_GUARD + T_SRH + ACK_MAX + (ACK_DELAY + T_SRH + ACK_MAX) *3
    = 2 RX_LOC_GUARD + 4 ACK_DELAY + 4 T_SRH + 4 ACK_MAX */



  // #define TSCH_CONF_ADAPTIVE_TIMESYNC 0
  #if DW1000_DATA_RATE == DW_DATA_RATE_6800_KBPS
    /* Calculate packet tx/rx duration in RTIMER ticks based on sent
     * packet length in bytes with 802.15.4 UWB 110, 850 or 6810 kbps data rate.
     * One byte = 32us at 250 kbps.
     * One byte = 72.73us at 110 kbps.
     * One byte = 9.4us at 850 kbps.
     * One byte = 1.17us at 6810 kbps.
     * Add 2 bytes for CRC
     * Add 172 for the PHR transmission at 110 kbps
     * Add 22 for the PHR transmission at 850 kpbs or more
     * The SHR is not take into account here (see UWB_T_SHR)
     * The value do not need to be perfectly correct because
     * the value will by round in RTIMER tick*/
    #undef TSCH_PACKET_DURATION
    #define TSCH_PACKET_DURATION(len) (US_TO_RTIMERTICKS(22 + (117 * (len + 2))/100))

    #undef TSCH_PACKET_DURATION_US
    #define TSCH_PACKET_DURATION_US(len) (22 + (117 * (len + 2))/100)
    /* MAX ACK frame = 43 bytes 
    The following value are based on the real transmission duration 
    ( including the reedSolomon) */
    #define TSCH_DEFAULT_TS_MAX_ACK            78   /* do not include SHR */
    #define TSCH_DEFAULT_TS_MAX_TX             177  /* do not include SHR */
    /* min slot frame duration (premable 128) 4225 (loc) or 2563 (data) */

  #elif DW1000_DATA_RATE == DW_DATA_RATE_850_KBPS
    #undef TSCH_PACKET_DURATION
    #define REEDSOLOMON_OVERRED       130
    #define TSCH_PACKET_DURATION(len) (US_TO_RTIMERTICKS(REEDSOLOMON_OVERRED + 22 + (94 * (len + 2))/10))

    #undef TSCH_PACKET_DURATION_US
    #define TSCH_PACKET_DURATION_US(len) (REEDSOLOMON_OVERRED + 22 + (94 * (len + 2))/10)
    #define TSCH_DEFAULT_TS_MAX_ACK            473   /* do not include SHR */
    #define TSCH_DEFAULT_TS_MAX_TX             1261  /* do not include SHR */

    /* min slot frame duration (premable 512) 6845 (loc) or 4570 (data) */

  #elif DW1000_DATA_RATE == DW_DATA_RATE_110_KBPS
    #undef TSCH_PACKET_DURATION
    #define REEDSOLOMON_OVERRED       130
    #define TSCH_PACKET_DURATION(len) (US_TO_RTIMERTICKS(REEDSOLOMON_OVERRED + 172 + (72 * (len + 2))))

    #undef TSCH_PACKET_DURATION_US
    #define TSCH_PACKET_DURATION_US(len) (REEDSOLOMON_OVERRED + 172 + (72 * (len + 2)))

    #define TSCH_DEFAULT_TS_MAX_ACK            3783   /* do not include SHR */
    #define TSCH_DEFAULT_TS_MAX_TX             10084  /* do not include SHR */

  /* min slot frame duration (premable 1024) 22397 (loc) or 17917 (data) */
  #else
    #error "TSCH: Unsupported UWB Data rate."
  #endif /* DW1000_DATA_RATE */


  #if TSCH_CONF_DEFAULT_TIMESLOT_LENGTH == 5000
    /* UWB_T_SHR = (Preamble lenght + 16) at 6.8 mbps */
    #define TSCH_DEFAULT_TS_TIMESLOT_LENGTH    5000
  #elif TSCH_CONF_DEFAULT_TIMESLOT_LENGTH == 7500
    /* UWB_T_SHR = (Preamble lenght + 16) at 850 mbps */
    #define TSCH_DEFAULT_TS_TIMESLOT_LENGTH    7500
  #elif TSCH_CONF_DEFAULT_TIMESLOT_LENGTH == 25000
    // #error "we come here"
    /* UWB_T_SHR = (Preamble lenght + 64) at 110 mbps */
    #define TSCH_DEFAULT_TS_TIMESLOT_LENGTH    25000
  #endif /*TSCH_CONF_DEFAULT_TIMESLOT_LENGTH */

  /* In UWB we can not perform a CCA. 
      We define TS_CCA and TS_CCA_OFFSET but there are not used */
  #define TSCH_DEFAULT_TS_CCA_OFFSET         500     /* not relevant */
  #define TSCH_DEFAULT_TS_CCA                128     /* not relevant */
  #define TSCH_DEFAULT_TS_RX_TX              70      /* not used */

  /* TSCH implementation requierd to PAWN a new protothread at the start 
      of the RX and TX slot, one a 8MHz MCU it take more than 750Âµs*/
  #define TSCH_MIN_START_SLOT                400
  #define TSCH_RX_OFFSET                     MAX(TSCH_RX_GUARD, TSCH_MIN_START_SLOT)

  #undef TSCH_CONF_RX_WAIT
  #define TSCH_CONF_RX_WAIT                  (TSCH_RX_GUARD + TSCH_RX_GUARD + UWB_T_SHR)

  #define TSCH_DEFAULT_TS_TX_OFFSET          (TSCH_RX_OFFSET + TSCH_RX_GUARD + UWB_T_SHR)
  #define TSCH_DEFAULT_TS_RX_OFFSET          TSCH_RX_OFFSET

  #define TSCH_DEFAULT_TS_RX_ACK_DELAY       (TSCH_ACK_DELAY-TSCH_ACK_GUARD)
  #define TSCH_DEFAULT_TS_TX_ACK_DELAY       (TSCH_ACK_DELAY+UWB_T_SHR)
  #define TSCH_DEFAULT_TS_RX_WAIT            TSCH_CONF_RX_WAIT
  #define TSCH_DEFAULT_TS_ACK_WAIT           (TSCH_ACK_GUARD + TSCH_ACK_GUARD + UWB_T_SHR)

  /* Localisation configuration */
  #define TSCH_CONF_LOCALISATION              1

  #define TSCH_LOC_RX_GUARD           519
  #define TSCH_LOC_REPLY_DELAY        450

  #define TSCH_LOC_RX_REPLY_TIME      (TSCH_LOC_REPLY_DELAY-TSCH_ACK_GUARD)
  #define TSCH_LOC_TX_REPLY_TIME      (TSCH_LOC_REPLY_DELAY+UWB_T_SHR)
  #define TSCH_LOC_UWB_T_SHR          UWB_T_SHR
  #define TSCH_LOC_RX_WAIT            (TSCH_LOC_RX_GUARD + TSCH_LOC_RX_GUARD + UWB_T_SHR)
  #define TSCH_LOC_RX_OFFSET          (TSCH_LOC_RX_GUARD)
  #define TSCH_LOC_TX_OFFSET          (TSCH_LOC_RX_OFFSET+TSCH_LOC_RX_GUARD+UWB_T_SHR)


#else
/* The default timeslot timing in the standard is a guard time of
 * 2200 us, a Tx offset of 2120 us and a Rx offset of 1120 us.
 * As a result, the listening device has a guard time not centered
 * on the expected Tx time. This is to be fixed in the next iteration
 * of the standard. This can be enabled with:
 * #define TSCH_DEFAULT_TS_TX_OFFSET          2120
 * #define TSCH_DEFAULT_TS_RX_OFFSET          1120
 * #define TSCH_DEFAULT_TS_RX_WAIT            2200
 *
 * Instead, we align the Rx guard time on expected Tx time. The Rx
 * guard time is user-configurable with TSCH_CONF_RX_WAIT.

 * (TS_TX_OFFSET - (TS_RX_WAIT / 2)) instead */
#if TSCH_CONF_DEFAULT_TIMESLOT_LENGTH == 10000
/* Default timeslot timing as per IEEE 802.15.4e */

#define TSCH_DEFAULT_TS_CCA_OFFSET         1800
#define TSCH_DEFAULT_TS_CCA                128
#define TSCH_DEFAULT_TS_TX_OFFSET          2120
#define TSCH_DEFAULT_TS_RX_OFFSET          (TSCH_DEFAULT_TS_TX_OFFSET - (TSCH_CONF_RX_WAIT / 2))
#define TSCH_DEFAULT_TS_RX_ACK_DELAY       800
#define TSCH_DEFAULT_TS_TX_ACK_DELAY       1000
#define TSCH_DEFAULT_TS_RX_WAIT            TSCH_CONF_RX_WAIT
#define TSCH_DEFAULT_TS_ACK_WAIT           400
#define TSCH_DEFAULT_TS_RX_TX              192
#define TSCH_DEFAULT_TS_MAX_ACK            2400
#define TSCH_DEFAULT_TS_MAX_TX             4256
#define TSCH_DEFAULT_TS_TIMESLOT_LENGTH    10000

#elif TSCH_CONF_DEFAULT_TIMESLOT_LENGTH == 15000
/* Default timeslot timing for platforms requiring 15ms slots */

#define TSCH_DEFAULT_TS_CCA_OFFSET         1800
#define TSCH_DEFAULT_TS_CCA                128
#define TSCH_DEFAULT_TS_TX_OFFSET          4000
#define TSCH_DEFAULT_TS_RX_OFFSET          (TSCH_DEFAULT_TS_TX_OFFSET - (TSCH_CONF_RX_WAIT / 2))
#define TSCH_DEFAULT_TS_RX_ACK_DELAY       3600
#define TSCH_DEFAULT_TS_TX_ACK_DELAY       4000
#define TSCH_DEFAULT_TS_RX_WAIT            TSCH_CONF_RX_WAIT
#define TSCH_DEFAULT_TS_ACK_WAIT           800
#define TSCH_DEFAULT_TS_RX_TX              2072
#define TSCH_DEFAULT_TS_MAX_ACK            2400
#define TSCH_DEFAULT_TS_MAX_TX             4256
#define TSCH_DEFAULT_TS_TIMESLOT_LENGTH    15000

#elif TSCH_CONF_DEFAULT_TIMESLOT_LENGTH == 65000U
/* 65ms timeslot, i.e. nearly the max length allowed by standard (16-bit unsigned in micro-seconds).
 * Useful for running link-layer security on sky or z1 in Cooja, where only S/W security is supported.
 * Note: this slot timing would require a total of 120ms. If a slot overlaps with the next active slot,
 * the latter will be skipped.
 * This configuration is mostly a work-around to test link-layer security in Cooja, it is recommended
 * to use it with a 6TiSCH minimal schedule of length >= 2. */

#define TSCH_DEFAULT_TS_CCA_OFFSET         1800
#define TSCH_DEFAULT_TS_CCA                128
#define TSCH_DEFAULT_TS_TX_OFFSET          52000
#define TSCH_DEFAULT_TS_RX_OFFSET          (TSCH_DEFAULT_TS_TX_OFFSET - (TSCH_CONF_RX_WAIT / 2))
#define TSCH_DEFAULT_TS_RX_ACK_DELAY       58600
#define TSCH_DEFAULT_TS_TX_ACK_DELAY       59000
#define TSCH_DEFAULT_TS_RX_WAIT            TSCH_CONF_RX_WAIT
#define TSCH_DEFAULT_TS_ACK_WAIT           800
#define TSCH_DEFAULT_TS_RX_TX              2072
#define TSCH_DEFAULT_TS_MAX_ACK            2400
#define TSCH_DEFAULT_TS_MAX_TX             4256
#define TSCH_DEFAULT_TS_TIMESLOT_LENGTH    65000

#else
#error "TSCH: Unsupported default timeslot length"
#endif

#endif /* #ifndef UWB_T_SHR */

/* A custom feature allowing upper layers to assign packets to
 * a specific slotframe and link */
#ifdef TSCH_CONF_WITH_LINK_SELECTOR
#define TSCH_WITH_LINK_SELECTOR TSCH_CONF_WITH_LINK_SELECTOR
#else /* TSCH_CONF_WITH_LINK_SELECTOR */
#define TSCH_WITH_LINK_SELECTOR 0
#endif /* TSCH_CONF_WITH_LINK_SELECTOR */

/* Estimate the drift of the time-source neighbor and compensate for it? */
#ifdef TSCH_CONF_ADAPTIVE_TIMESYNC
#define TSCH_ADAPTIVE_TIMESYNC TSCH_CONF_ADAPTIVE_TIMESYNC
#else
#define TSCH_ADAPTIVE_TIMESYNC 1
#endif

/* HW frame filtering enabled */
#ifdef TSCH_CONF_HW_FRAME_FILTERING
#define TSCH_HW_FRAME_FILTERING TSCH_CONF_HW_FRAME_FILTERING
#else /* TSCH_CONF_HW_FRAME_FILTERING */
#define TSCH_HW_FRAME_FILTERING 1
#endif /* TSCH_CONF_HW_FRAME_FILTERING */

/* Keep radio always on within TSCH timeslot (1) or turn it off between packet and ACK? (0) */
#ifdef TSCH_CONF_RADIO_ON_DURING_TIMESLOT
#define TSCH_RADIO_ON_DURING_TIMESLOT TSCH_CONF_RADIO_ON_DURING_TIMESLOT
#else
#define TSCH_RADIO_ON_DURING_TIMESLOT 0
#endif

/* How long to scan each channel in the scanning phase */
#ifdef TSCH_CONF_CHANNEL_SCAN_DURATION
#define TSCH_CHANNEL_SCAN_DURATION TSCH_CONF_CHANNEL_SCAN_DURATION
#else
#define TSCH_CHANNEL_SCAN_DURATION CLOCK_SECOND
#endif

/* Used to start the slot in advance to avoid miss deadline because 
    of the slow processing speed, usefull when you reduce the RX_OFFSET value*/
#ifdef TSCH_CONF_SLOT_START_BEFOREHAND
#define TSCH_SLOT_START_BEFOREHAND TSCH_CONF_SLOT_START_BEFOREHAND
#else
#define TSCH_SLOT_START_BEFOREHAND 0
#endif

/* Used to enable TSCH localisation slot */
#ifdef TSCH_CONF_LOCALISATION
#define TSCH_LOCALISATION TSCH_CONF_LOCALISATION
#else
#define TSCH_LOCALISATION 0
#endif 

#endif /* __TSCH_CONF_H__ */
