// Seed: 2971274410
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1
    , id_19,
    input supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    input wor id_5,
    input tri id_6,
    output wire id_7,
    output logic id_8,
    output supply0 id_9,
    input wor id_10,
    output tri0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    output wire id_14,
    input supply0 id_15,
    input tri1 id_16,
    input logic id_17
);
  assign id_8 = id_17;
  initial begin
    if (1'b0) id_8 <= 1;
  end
  module_0(
      id_19, id_19
  );
  initial id_14 = 1'h0;
endmodule
