// Seed: 1856177323
module module_0;
  wire id_2;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1[1] = 1;
  id_3(
      .id_0(1), .id_1(1'b0), .id_2(), .id_3(1)
  );
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4 = id_4;
endmodule
