Analysis & Synthesis report for temprature
Sat Aug 13 10:35:10 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Dependent File Changes for Partition Top
  8. Partition for Top-Level Resource Utilization by Entity
  9. State Machine - |temp_top|ds18b20:U_ds18b20|ratio
 10. State Machine - |temp_top|ds18b20:U_ds18b20|state_c
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |temp_top
 15. Parameter Settings for User Entity Instance: ds18b20:U_ds18b20
 16. Parameter Settings for User Entity Instance: dig_demo:U_dig_demo
 17. Parameter Settings for User Entity Instance: key_filter:U_key_filter
 18. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod4
 19. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod5
 20. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div4
 21. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod0
 22. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod1
 23. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div2
 24. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod6
 25. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div7
 26. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div5
 27. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div1
 28. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div6
 29. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div3
 30. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod3
 32. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod2
 33. Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod7
 34. Partition Dependent Files
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Aug 13 10:35:10 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; temprature                                      ;
; Top-level Entity Name              ; temp_top                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; temp_top           ; temprature         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; ../rtl/key_filter.v              ; yes             ; User Verilog HDL File        ; D:/FPGA/Code/temperature/rtl/key_filter.v                             ;         ;
; ../rtl/temp_top.v                ; yes             ; User Verilog HDL File        ; D:/FPGA/Code/temperature/rtl/temp_top.v                               ;         ;
; ../rtl/ds18b20.v                 ; yes             ; User Verilog HDL File        ; D:/FPGA/Code/temperature/rtl/ds18b20.v                                ;         ;
; ../rtl/dig_demo.v                ; yes             ; User Verilog HDL File        ; D:/FPGA/Code/temperature/rtl/dig_demo.v                               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc      ;         ;
; db/lpm_divide_o9m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/lpm_divide_o9m.tdf                    ;         ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/sign_div_unsign_dkh.tdf               ;         ;
; db/alt_u_div_e4f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/alt_u_div_e4f.tdf                     ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/add_sub_7pc.tdf                       ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/add_sub_8pc.tdf                       ;         ;
; db/lpm_divide_l9m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/lpm_divide_l9m.tdf                    ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/sign_div_unsign_akh.tdf               ;         ;
; db/alt_u_div_84f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/alt_u_div_84f.tdf                     ;         ;
; db/lpm_divide_0jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/lpm_divide_0jm.tdf                    ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/sign_div_unsign_olh.tdf               ;         ;
; db/alt_u_div_47f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/alt_u_div_47f.tdf                     ;         ;
; db/lpm_divide_gcm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/lpm_divide_gcm.tdf                    ;         ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/sign_div_unsign_5nh.tdf               ;         ;
; db/alt_u_div_u9f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/alt_u_div_u9f.tdf                     ;         ;
; db/lpm_divide_2bm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/lpm_divide_2bm.tdf                    ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/sign_div_unsign_nlh.tdf               ;         ;
; db/alt_u_div_27f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/alt_u_div_27f.tdf                     ;         ;
; db/lpm_divide_ihm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/lpm_divide_ihm.tdf                    ;         ;
; db/lpm_divide_6bm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/lpm_divide_6bm.tdf                    ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/sign_div_unsign_rlh.tdf               ;         ;
; db/alt_u_div_a7f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/alt_u_div_a7f.tdf                     ;         ;
; db/lpm_divide_vim.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/lpm_divide_vim.tdf                    ;         ;
; db/lpm_divide_3jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/lpm_divide_3jm.tdf                    ;         ;
; db/lpm_divide_lhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/lpm_divide_lhm.tdf                    ;         ;
; db/lpm_divide_dkm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/lpm_divide_dkm.tdf                    ;         ;
; db/lpm_divide_3bm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Code/temperature/prj/db/lpm_divide_3bm.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Partition Status Summary                               ;
+----------------+-------------+-------------------------+
; Partition Name ; Synthesized ; Reason                  ;
+----------------+-------------+-------------------------+
; Top            ; yes         ; Dependent files changed ;
+----------------+-------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                   ;
+-------------------+-------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy         ; File Name         ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------+-------------------+-------------------+----------+----------------------------------+----------------------------------+
; ds18b20:U_ds18b20 ; ../rtl/ds18b20.v  ; Project Directory ; Checksum ; adf477d81da54755e391890fa79aead7 ; 7cbb9aaf95f8777ac8e26add5f5947f1 ;
; |                 ; ../rtl/temp_top.v ; Project Directory ; Checksum ; 36798105d258af064798a7f325fa726d ; 6d071873a2956d580764246d7c5ca523 ;
+-------------------+-------------------+-------------------+----------+----------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |temp_top                                 ; 1742 (0)            ; 142 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top                                                                                                                     ; temp_top            ; work         ;
;    |dig_demo:U_dig_demo|                  ; 1512 (180)          ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo                                                                                                 ; dig_demo            ; work         ;
;       |lpm_divide:Div0|                   ; 123 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_dkm:auto_generated|  ; 123 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div0|lpm_divide_dkm:auto_generated                                                   ; lpm_divide_dkm      ; work         ;
;             |sign_div_unsign_5nh:divider| ; 123 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_u9f:divider|    ; 123 (123)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider ; alt_u_div_u9f       ; work         ;
;       |lpm_divide:Div1|                   ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_vim:auto_generated|  ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div1|lpm_divide_vim:auto_generated                                                   ; lpm_divide_vim      ; work         ;
;             |sign_div_unsign_nlh:divider| ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_27f:divider|    ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div1|lpm_divide_vim:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ; alt_u_div_27f       ; work         ;
;       |lpm_divide:Div2|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ihm:auto_generated|  ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div2|lpm_divide_ihm:auto_generated                                                   ; lpm_divide_ihm      ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_84f:divider|    ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div2|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f       ; work         ;
;       |lpm_divide:Div3|                   ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_lhm:auto_generated|  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div3|lpm_divide_lhm:auto_generated                                                   ; lpm_divide_lhm      ; work         ;
;             |sign_div_unsign_dkh:divider| ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div3|lpm_divide_lhm:auto_generated|sign_div_unsign_dkh:divider                       ; sign_div_unsign_dkh ; work         ;
;                |alt_u_div_e4f:divider|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div3|lpm_divide_lhm:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_e4f:divider ; alt_u_div_e4f       ; work         ;
;       |lpm_divide:Div4|                   ; 138 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_0jm:auto_generated|  ; 138 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div4|lpm_divide_0jm:auto_generated                                                   ; lpm_divide_0jm      ; work         ;
;             |sign_div_unsign_olh:divider| ; 138 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div4|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|    ; 138 (138)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div4|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Div5|                   ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div5                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ihm:auto_generated|  ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div5|lpm_divide_ihm:auto_generated                                                   ; lpm_divide_ihm      ; work         ;
;             |sign_div_unsign_akh:divider| ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_84f:divider|    ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div5|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f       ; work         ;
;       |lpm_divide:Div6|                   ; 159 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div6                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3jm:auto_generated|  ; 159 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div6|lpm_divide_3jm:auto_generated                                                   ; lpm_divide_3jm      ; work         ;
;             |sign_div_unsign_rlh:divider| ; 159 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div6|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                       ; sign_div_unsign_rlh ; work         ;
;                |alt_u_div_a7f:divider|    ; 159 (159)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div6|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider ; alt_u_div_a7f       ; work         ;
;       |lpm_divide:Div7|                   ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div7                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_ihm:auto_generated|  ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div7|lpm_divide_ihm:auto_generated                                                   ; lpm_divide_ihm      ; work         ;
;             |sign_div_unsign_akh:divider| ; 46 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div7|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_84f:divider|    ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Div7|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f       ; work         ;
;       |lpm_divide:Mod0|                   ; 141 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_gcm:auto_generated|  ; 141 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod0|lpm_divide_gcm:auto_generated                                                   ; lpm_divide_gcm      ; work         ;
;             |sign_div_unsign_5nh:divider| ; 141 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                       ; sign_div_unsign_5nh ; work         ;
;                |alt_u_div_u9f:divider|    ; 141 (141)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider ; alt_u_div_u9f       ; work         ;
;       |lpm_divide:Mod1|                   ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_2bm:auto_generated|  ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod1|lpm_divide_2bm:auto_generated                                                   ; lpm_divide_2bm      ; work         ;
;             |sign_div_unsign_nlh:divider| ; 80 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_27f:divider|    ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider ; alt_u_div_27f       ; work         ;
;       |lpm_divide:Mod2|                   ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_l9m:auto_generated|  ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod2|lpm_divide_l9m:auto_generated                                                   ; lpm_divide_l9m      ; work         ;
;             |sign_div_unsign_akh:divider| ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_84f:divider|    ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod2|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f       ; work         ;
;       |lpm_divide:Mod3|                   ; 138 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 138 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod3|lpm_divide_3bm:auto_generated                                                   ; lpm_divide_3bm      ; work         ;
;             |sign_div_unsign_olh:divider| ; 138 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_47f:divider|    ; 138 (138)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; alt_u_div_47f       ; work         ;
;       |lpm_divide:Mod4|                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod4                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_o9m:auto_generated|  ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod4|lpm_divide_o9m:auto_generated                                                   ; lpm_divide_o9m      ; work         ;
;             |sign_div_unsign_dkh:divider| ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod4|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider                       ; sign_div_unsign_dkh ; work         ;
;                |alt_u_div_e4f:divider|    ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod4|lpm_divide_o9m:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_e4f:divider ; alt_u_div_e4f       ; work         ;
;       |lpm_divide:Mod5|                   ; 50 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod5                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_l9m:auto_generated|  ; 50 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod5|lpm_divide_l9m:auto_generated                                                   ; lpm_divide_l9m      ; work         ;
;             |sign_div_unsign_akh:divider| ; 50 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod5|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_84f:divider|    ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod5|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f       ; work         ;
;       |lpm_divide:Mod6|                   ; 176 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod6                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_6bm:auto_generated|  ; 176 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod6|lpm_divide_6bm:auto_generated                                                   ; lpm_divide_6bm      ; work         ;
;             |sign_div_unsign_rlh:divider| ; 176 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod6|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider                       ; sign_div_unsign_rlh ; work         ;
;                |alt_u_div_a7f:divider|    ; 176 (176)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod6|lpm_divide_6bm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider ; alt_u_div_a7f       ; work         ;
;       |lpm_divide:Mod7|                   ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod7                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_l9m:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod7|lpm_divide_l9m:auto_generated                                                   ; lpm_divide_l9m      ; work         ;
;             |sign_div_unsign_akh:divider| ; 49 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod7|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                |alt_u_div_84f:divider|    ; 49 (49)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|dig_demo:U_dig_demo|lpm_divide:Mod7|lpm_divide_l9m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f       ; work         ;
;    |ds18b20:U_ds18b20|                    ; 197 (197)           ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|ds18b20:U_ds18b20                                                                                                   ; ds18b20             ; work         ;
;    |key_filter:U_key_filter|              ; 33 (33)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |temp_top|key_filter:U_key_filter                                                                                             ; key_filter          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |temp_top|ds18b20:U_ds18b20|ratio                                  ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; ratio.00011111 ; ratio.01011111 ; ratio.00111111 ; ratio.01111111 ;
+----------------+----------------+----------------+----------------+----------------+
; ratio.01111111 ; 0              ; 0              ; 0              ; 0              ;
; ratio.00111111 ; 0              ; 0              ; 1              ; 1              ;
; ratio.01011111 ; 0              ; 1              ; 0              ; 1              ;
; ratio.00011111 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |temp_top|ds18b20:U_ds18b20|state_c                                                          ;
+-----------------+--------------+-----------------+-------------+---------------+--------------+--------------+
; Name            ; state_c.READ ; state_c.CONVERT ; state_c.SET ; state_c.SKROM ; state_c.INIT ; state_c.IDLE ;
+-----------------+--------------+-----------------+-------------+---------------+--------------+--------------+
; state_c.IDLE    ; 0            ; 0               ; 0           ; 0             ; 0            ; 0            ;
; state_c.INIT    ; 0            ; 0               ; 0           ; 0             ; 1            ; 1            ;
; state_c.SKROM   ; 0            ; 0               ; 0           ; 1             ; 0            ; 1            ;
; state_c.SET     ; 0            ; 0               ; 1           ; 0             ; 0            ; 1            ;
; state_c.CONVERT ; 0            ; 1               ; 0           ; 0             ; 0            ; 1            ;
; state_c.READ    ; 1            ; 0               ; 0           ; 0             ; 0            ; 1            ;
+-----------------+--------------+-----------------+-------------+---------------+--------------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal         ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------------+------------------------+
; dig_demo:U_dig_demo|tmp_data[0]                    ; dig_demo:U_dig_demo|WideOr5 ; yes                    ;
; dig_demo:U_dig_demo|tmp_data[1]                    ; dig_demo:U_dig_demo|WideOr5 ; yes                    ;
; dig_demo:U_dig_demo|tmp_data[2]                    ; dig_demo:U_dig_demo|WideOr5 ; yes                    ;
; dig_demo:U_dig_demo|tmp_data[3]                    ; dig_demo:U_dig_demo|WideOr5 ; yes                    ;
; dig_demo:U_dig_demo|point                          ; dig_demo:U_dig_demo|WideOr5 ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                             ;                        ;
+----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; ds18b20:U_ds18b20|ratio~4             ; Lost fanout        ;
; ds18b20:U_ds18b20|ratio~5             ; Lost fanout        ;
; ds18b20:U_ds18b20|ratio~6             ; Lost fanout        ;
; ds18b20:U_ds18b20|ratio~7             ; Lost fanout        ;
; ds18b20:U_ds18b20|ratio~8             ; Lost fanout        ;
; ds18b20:U_ds18b20|ratio~9             ; Lost fanout        ;
; ds18b20:U_ds18b20|ratio~10            ; Lost fanout        ;
; ds18b20:U_ds18b20|ratio~11            ; Lost fanout        ;
; Total Number of Removed Registers = 8 ;                    ;
+---------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |temp_top|key_filter:U_key_filter|delay_cnt[13] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |temp_top|ds18b20:U_ds18b20|receive_data        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |temp_top|ds18b20:U_ds18b20|state_n             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |temp_top|dig_demo:U_dig_demo|Mux3              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |temp_top|dig_demo:U_dig_demo|Mux11             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |temp_top|dig_demo:U_dig_demo|Mux12             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |temp_top|ds18b20:U_ds18b20|Mux1                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |temp_top|ds18b20:U_ds18b20|Mux5                ;
; 23:1               ; 2 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |temp_top|dig_demo:U_dig_demo|Mux19             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |temp_top ;
+----------------+--------------------------+------------------------------+
; Parameter Name ; Value                    ; Type                         ;
+----------------+--------------------------+------------------------------+
; MS_200         ; 100110001001011010000000 ; Unsigned Binary              ;
+----------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ds18b20:U_ds18b20 ;
+----------------+--------------------------+--------------------+
; Parameter Name ; Value                    ; Type               ;
+----------------+--------------------------+--------------------+
; MS_200         ; 100110001001011010000000 ; Unsigned Binary    ;
+----------------+--------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dig_demo:U_dig_demo ;
+----------------+------------------+------------------------------+
; Parameter Name ; Value            ; Type                         ;
+----------------+------------------+------------------------------+
; MS_1           ; 1100001101010000 ; Unsigned Binary              ;
+----------------+------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_filter:U_key_filter ;
+----------------+----------------------+------------------------------+
; Parameter Name ; Value                ; Type                         ;
+----------------+----------------------+------------------------------+
; MS_20          ; 11110100001001000000 ; Unsigned Binary              ;
+----------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod4 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod5 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div4 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod6 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_6bm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div7 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div5 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_vim ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div6 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_lhm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod3 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod2 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_demo:U_dig_demo|lpm_divide:Mod7 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_l9m ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Partition Dependent Files                                                            ;
+---------------------+-------------------+---------+----------------------------------+
; File                ; Location          ; Library ; Checksum                         ;
+---------------------+-------------------+---------+----------------------------------+
; ../rtl/dig_demo.v   ; Project Directory ; work    ; af74bf02b8a3942944d217788a4641f6 ;
; ../rtl/ds18b20.v    ; Project Directory ; work    ; 7cbb9aaf95f8777ac8e26add5f5947f1 ;
; ../rtl/key_filter.v ; Project Directory ; work    ; 26ceda1b038d9dff61eee535a946a579 ;
; ../rtl/temp_top.v   ; Project Directory ; work    ; 6d071873a2956d580764246d7c5ca523 ;
+---------------------+-------------------+---------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 20                          ;
; cycloneiii_ff         ; 142                         ;
;     CLR               ; 24                          ;
;     CLR SCLR          ; 91                          ;
;     ENA CLR           ; 27                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 1742                        ;
;     arith             ; 490                         ;
;         2 data inputs ; 84                          ;
;         3 data inputs ; 406                         ;
;     normal            ; 1252                        ;
;         0 data inputs ; 84                          ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 532                         ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 559                         ;
;                       ;                             ;
; Max LUT depth         ; 43.00                       ;
; Average LUT depth     ; 27.03                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sat Aug 13 10:34:49 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off temprature -c temprature
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/code/temperature/rtl/key_filter.v
    Info (12023): Found entity 1: key_filter File: D:/FPGA/Code/temperature/rtl/key_filter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/code/temperature/rtl/temp_top.v
    Info (12023): Found entity 1: temp_top File: D:/FPGA/Code/temperature/rtl/temp_top.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/code/temperature/rtl/ds18b20.v
    Info (12023): Found entity 1: ds18b20 File: D:/FPGA/Code/temperature/rtl/ds18b20.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/code/temperature/rtl/dig_demo.v
    Info (12023): Found entity 1: dig_demo File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 10
Warning (10222): Verilog HDL Parameter Declaration warning at ds18b20.v(27): Parameter Declaration in module "ds18b20" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/FPGA/Code/temperature/rtl/ds18b20.v Line: 27
Warning (10222): Verilog HDL Parameter Declaration warning at ds18b20.v(34): Parameter Declaration in module "ds18b20" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/FPGA/Code/temperature/rtl/ds18b20.v Line: 34
Info (12127): Elaborating entity "temp_top" for the top level hierarchy
Info (12128): Elaborating entity "ds18b20" for hierarchy "ds18b20:U_ds18b20" File: D:/FPGA/Code/temperature/rtl/temp_top.v Line: 37
Warning (10230): Verilog HDL assignment warning at ds18b20.v(192): truncated value with size 32 to match size of target (24) File: D:/FPGA/Code/temperature/rtl/ds18b20.v Line: 192
Info (10264): Verilog HDL Case Statement information at ds18b20.v(240): all case item expressions in this case statement are onehot File: D:/FPGA/Code/temperature/rtl/ds18b20.v Line: 240
Warning (10230): Verilog HDL assignment warning at ds18b20.v(402): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/ds18b20.v Line: 402
Info (10264): Verilog HDL Case Statement information at ds18b20.v(414): all case item expressions in this case statement are onehot File: D:/FPGA/Code/temperature/rtl/ds18b20.v Line: 414
Info (12128): Elaborating entity "dig_demo" for hierarchy "dig_demo:U_dig_demo" File: D:/FPGA/Code/temperature/rtl/temp_top.v Line: 46
Warning (10230): Verilog HDL assignment warning at dig_demo.v(41): truncated value with size 32 to match size of target (16) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 41
Warning (10230): Verilog HDL assignment warning at dig_demo.v(63): truncated value with size 32 to match size of target (14) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 63
Warning (10230): Verilog HDL assignment warning at dig_demo.v(64): truncated value with size 32 to match size of target (14) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 64
Warning (10230): Verilog HDL assignment warning at dig_demo.v(65): truncated value with size 32 to match size of target (14) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 65
Warning (10230): Verilog HDL assignment warning at dig_demo.v(66): truncated value with size 32 to match size of target (14) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 66
Warning (10230): Verilog HDL assignment warning at dig_demo.v(76): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 76
Warning (10230): Verilog HDL assignment warning at dig_demo.v(77): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 77
Warning (10230): Verilog HDL assignment warning at dig_demo.v(78): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 78
Warning (10230): Verilog HDL assignment warning at dig_demo.v(79): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 79
Warning (10230): Verilog HDL assignment warning at dig_demo.v(80): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 80
Warning (10230): Verilog HDL assignment warning at dig_demo.v(81): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 81
Warning (10270): Verilog HDL Case Statement warning at dig_demo.v(75): incomplete case statement has no default case item File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 75
Warning (10230): Verilog HDL assignment warning at dig_demo.v(87): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 87
Warning (10230): Verilog HDL assignment warning at dig_demo.v(89): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 89
Warning (10230): Verilog HDL assignment warning at dig_demo.v(90): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 90
Warning (10230): Verilog HDL assignment warning at dig_demo.v(91): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 91
Warning (10230): Verilog HDL assignment warning at dig_demo.v(92): truncated value with size 14 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 92
Warning (10270): Verilog HDL Case Statement warning at dig_demo.v(86): incomplete case statement has no default case item File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 86
Warning (10230): Verilog HDL assignment warning at dig_demo.v(98): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 98
Warning (10230): Verilog HDL assignment warning at dig_demo.v(99): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 99
Warning (10230): Verilog HDL assignment warning at dig_demo.v(100): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 100
Warning (10230): Verilog HDL assignment warning at dig_demo.v(101): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 101
Warning (10230): Verilog HDL assignment warning at dig_demo.v(102): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 102
Warning (10230): Verilog HDL assignment warning at dig_demo.v(103): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 103
Warning (10270): Verilog HDL Case Statement warning at dig_demo.v(97): incomplete case statement has no default case item File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 97
Warning (10230): Verilog HDL assignment warning at dig_demo.v(109): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 109
Warning (10230): Verilog HDL assignment warning at dig_demo.v(110): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 110
Warning (10230): Verilog HDL assignment warning at dig_demo.v(111): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 111
Warning (10230): Verilog HDL assignment warning at dig_demo.v(112): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 112
Warning (10230): Verilog HDL assignment warning at dig_demo.v(113): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 113
Warning (10230): Verilog HDL assignment warning at dig_demo.v(114): truncated value with size 32 to match size of target (4) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 114
Warning (10270): Verilog HDL Case Statement warning at dig_demo.v(108): incomplete case statement has no default case item File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 108
Warning (10240): Verilog HDL Always Construct warning at dig_demo.v(72): inferring latch(es) for variable "tmp_data", which holds its previous value in one or more paths through the always construct File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at dig_demo.v(72): inferring latch(es) for variable "point", which holds its previous value in one or more paths through the always construct File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 72
Info (10041): Inferred latch for "point" at dig_demo.v(72) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 72
Info (10041): Inferred latch for "tmp_data[0]" at dig_demo.v(72) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 72
Info (10041): Inferred latch for "tmp_data[1]" at dig_demo.v(72) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 72
Info (10041): Inferred latch for "tmp_data[2]" at dig_demo.v(72) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 72
Info (10041): Inferred latch for "tmp_data[3]" at dig_demo.v(72) File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 72
Info (12128): Elaborating entity "key_filter" for hierarchy "key_filter:U_key_filter" File: D:/FPGA/Code/temperature/rtl/temp_top.v Line: 53
Warning (10230): Verilog HDL assignment warning at key_filter.v(60): truncated value with size 32 to match size of target (20) File: D:/FPGA/Code/temperature/rtl/key_filter.v Line: 60
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Info (278001): Inferred 16 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Mod4" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 110
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Mod5" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 111
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Div4" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 102
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Mod0" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Mod1" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Div2" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Mod6" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 113
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Div7" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 113
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Div5" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 110
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Div1" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 79
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Div6" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 112
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Div3" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 99
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Div0" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 78
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Mod3" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 103
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Mod2" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 81
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dig_demo:U_dig_demo|Mod7" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 114
Info (12130): Elaborated megafunction instantiation "dig_demo:U_dig_demo|lpm_divide:Mod4" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 110
Info (12133): Instantiated megafunction "dig_demo:U_dig_demo|lpm_divide:Mod4" with the following parameter: File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 110
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf
    Info (12023): Found entity 1: lpm_divide_o9m File: D:/FPGA/Code/temperature/prj/db/lpm_divide_o9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dkh File: D:/FPGA/Code/temperature/prj/db/sign_div_unsign_dkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf
    Info (12023): Found entity 1: alt_u_div_e4f File: D:/FPGA/Code/temperature/prj/db/alt_u_div_e4f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/FPGA/Code/temperature/prj/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/FPGA/Code/temperature/prj/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "dig_demo:U_dig_demo|lpm_divide:Mod5" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 111
Info (12133): Instantiated megafunction "dig_demo:U_dig_demo|lpm_divide:Mod5" with the following parameter: File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 111
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf
    Info (12023): Found entity 1: lpm_divide_l9m File: D:/FPGA/Code/temperature/prj/db/lpm_divide_l9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: D:/FPGA/Code/temperature/prj/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: D:/FPGA/Code/temperature/prj/db/alt_u_div_84f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "dig_demo:U_dig_demo|lpm_divide:Div4" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 102
Info (12133): Instantiated megafunction "dig_demo:U_dig_demo|lpm_divide:Div4" with the following parameter: File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 102
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm File: D:/FPGA/Code/temperature/prj/db/lpm_divide_0jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: D:/FPGA/Code/temperature/prj/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f File: D:/FPGA/Code/temperature/prj/db/alt_u_div_47f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "dig_demo:U_dig_demo|lpm_divide:Mod0" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 79
Info (12133): Instantiated megafunction "dig_demo:U_dig_demo|lpm_divide:Mod0" with the following parameter: File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 79
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf
    Info (12023): Found entity 1: lpm_divide_gcm File: D:/FPGA/Code/temperature/prj/db/lpm_divide_gcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh File: D:/FPGA/Code/temperature/prj/db/sign_div_unsign_5nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: D:/FPGA/Code/temperature/prj/db/alt_u_div_u9f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "dig_demo:U_dig_demo|lpm_divide:Mod1" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 80
Info (12133): Instantiated megafunction "dig_demo:U_dig_demo|lpm_divide:Mod1" with the following parameter: File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 80
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf
    Info (12023): Found entity 1: lpm_divide_2bm File: D:/FPGA/Code/temperature/prj/db/lpm_divide_2bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: D:/FPGA/Code/temperature/prj/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: D:/FPGA/Code/temperature/prj/db/alt_u_div_27f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "dig_demo:U_dig_demo|lpm_divide:Div2" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 80
Info (12133): Instantiated megafunction "dig_demo:U_dig_demo|lpm_divide:Div2" with the following parameter: File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 80
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: D:/FPGA/Code/temperature/prj/db/lpm_divide_ihm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "dig_demo:U_dig_demo|lpm_divide:Mod6" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 113
Info (12133): Instantiated megafunction "dig_demo:U_dig_demo|lpm_divide:Mod6" with the following parameter: File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 113
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf
    Info (12023): Found entity 1: lpm_divide_6bm File: D:/FPGA/Code/temperature/prj/db/lpm_divide_6bm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: D:/FPGA/Code/temperature/prj/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: D:/FPGA/Code/temperature/prj/db/alt_u_div_a7f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "dig_demo:U_dig_demo|lpm_divide:Div1" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 79
Info (12133): Instantiated megafunction "dig_demo:U_dig_demo|lpm_divide:Div1" with the following parameter: File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 79
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf
    Info (12023): Found entity 1: lpm_divide_vim File: D:/FPGA/Code/temperature/prj/db/lpm_divide_vim.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "dig_demo:U_dig_demo|lpm_divide:Div6" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 112
Info (12133): Instantiated megafunction "dig_demo:U_dig_demo|lpm_divide:Div6" with the following parameter: File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 112
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: D:/FPGA/Code/temperature/prj/db/lpm_divide_3jm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "dig_demo:U_dig_demo|lpm_divide:Div3" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 99
Info (12133): Instantiated megafunction "dig_demo:U_dig_demo|lpm_divide:Div3" with the following parameter: File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 99
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf
    Info (12023): Found entity 1: lpm_divide_lhm File: D:/FPGA/Code/temperature/prj/db/lpm_divide_lhm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "dig_demo:U_dig_demo|lpm_divide:Div0" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 78
Info (12133): Instantiated megafunction "dig_demo:U_dig_demo|lpm_divide:Div0" with the following parameter: File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 78
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm File: D:/FPGA/Code/temperature/prj/db/lpm_divide_dkm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "dig_demo:U_dig_demo|lpm_divide:Mod3" File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 103
Info (12133): Instantiated megafunction "dig_demo:U_dig_demo|lpm_divide:Mod3" with the following parameter: File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 103
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm File: D:/FPGA/Code/temperature/prj/db/lpm_divide_3bm.tdf Line: 24
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13012): Latch dig_demo:U_dig_demo|tmp_data[0] has unsafe behavior File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_demo:U_dig_demo|SEL[4] File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 51
Warning (13012): Latch dig_demo:U_dig_demo|tmp_data[1] has unsafe behavior File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_demo:U_dig_demo|SEL[4] File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 51
Warning (13012): Latch dig_demo:U_dig_demo|tmp_data[2] has unsafe behavior File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_demo:U_dig_demo|SEL[0] File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 51
Warning (13012): Latch dig_demo:U_dig_demo|tmp_data[3] has unsafe behavior File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_demo:U_dig_demo|SEL[0] File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 51
Warning (13012): Latch dig_demo:U_dig_demo|point has unsafe behavior File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 26
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_demo:U_dig_demo|SEL[5] File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 51
Info (13000): Registers with preset signals will power-up high File: D:/FPGA/Code/temperature/rtl/dig_demo.v Line: 51
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 1783 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 14 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1763 logic cells
Info (144001): Generated suppressed messages file D:/FPGA/Code/temperature/prj/output_files/temprature.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Sat Aug 13 10:35:10 2022
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGA/Code/temperature/prj/output_files/temprature.map.smsg.


