Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 23 18:40:31 2023
| Host         : DESKTOP-5CIH7MF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
| Design       : alu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.472ns  (logic 6.913ns (20.654%)  route 26.558ns (79.346%))
  Logic Levels:           20  (IBUF=1 LUT4=7 LUT5=1 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 f  B_IBUF[0]_inst/O
                         net (fo=148, routed)         6.393     7.318    B_IBUF[0]
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  Y_OBUF[30]_inst_i_39/O
                         net (fo=3, routed)           0.817     8.259    Y_OBUF[30]_inst_i_39_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  Y_OBUF[26]_inst_i_89/O
                         net (fo=6, routed)           0.986     9.369    Y_OBUF[26]_inst_i_89_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.152     9.521 r  Y_OBUF[26]_inst_i_80/O
                         net (fo=2, routed)           0.804    10.325    Y_OBUF[26]_inst_i_80_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.332    10.657 f  Y_OBUF[26]_inst_i_67/O
                         net (fo=3, routed)           0.832    11.490    Y_OBUF[26]_inst_i_67_n_0
    SLICE_X6Y15          LUT4 (Prop_lut4_I2_O)        0.150    11.640 r  Y_OBUF[23]_inst_i_54/O
                         net (fo=2, routed)           0.967    12.607    Y_OBUF[23]_inst_i_54_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.328    12.935 f  Y_OBUF[21]_inst_i_43/O
                         net (fo=3, routed)           0.822    13.757    Y_OBUF[21]_inst_i_43_n_0
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.150    13.907 r  Y_OBUF[21]_inst_i_37/O
                         net (fo=3, routed)           0.817    14.724    Y_OBUF[21]_inst_i_37_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.328    15.052 r  Y_OBUF[21]_inst_i_34/O
                         net (fo=1, routed)           0.807    15.860    Y_OBUF[21]_inst_i_34_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124    15.984 r  Y_OBUF[21]_inst_i_28/O
                         net (fo=3, routed)           0.656    16.639    Y_OBUF[21]_inst_i_28_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.152    16.791 r  Y_OBUF[23]_inst_i_32/O
                         net (fo=1, routed)           0.803    17.594    Y_OBUF[23]_inst_i_32_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.326    17.920 r  Y_OBUF[23]_inst_i_20/O
                         net (fo=2, routed)           0.674    18.594    Y_OBUF[23]_inst_i_20_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.152    18.746 r  Y_OBUF[23]_inst_i_10/O
                         net (fo=5, routed)           0.968    19.715    Y_OBUF[23]_inst_i_10_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.326    20.041 f  Y_OBUF[31]_inst_i_33/O
                         net (fo=1, routed)           1.022    21.062    Y_OBUF[31]_inst_i_33_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I1_O)        0.124    21.186 f  Y_OBUF[31]_inst_i_25/O
                         net (fo=2, routed)           1.031    22.217    Y_OBUF[31]_inst_i_25_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I5_O)        0.124    22.341 f  Y_OBUF[31]_inst_i_15/O
                         net (fo=1, routed)           0.799    23.140    Y_OBUF[31]_inst_i_15_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124    23.264 r  Y_OBUF[31]_inst_i_5/O
                         net (fo=3, routed)           1.620    24.884    srl_comp/multi_result[31]
    SLICE_X9Y31          LUT6 (Prop_lut6_I3_O)        0.124    25.008 r  srl_comp/Y_OBUF[31]_inst_i_3/O
                         net (fo=1, routed)           0.813    25.821    srl_comp/Y_OBUF[31]_inst_i_3_n_0
    SLICE_X9Y32          LUT5 (Prop_lut5_I2_O)        0.124    25.945 r  srl_comp/Y_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           4.927    30.872    Y_OBUF[31]
    K2                   OBUF (Prop_obuf_I_O)         2.600    33.472 r  Y_OBUF[31]_inst/O
                         net (fo=0)                   0.000    33.472    Y[31]
    K2                                                                r  Y[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.036ns  (logic 7.165ns (21.687%)  route 25.872ns (78.313%))
  Logic Levels:           20  (IBUF=1 LUT4=5 LUT5=7 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 f  B_IBUF[0]_inst/O
                         net (fo=148, routed)         6.393     7.318    B_IBUF[0]
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  Y_OBUF[30]_inst_i_39/O
                         net (fo=3, routed)           0.817     8.259    Y_OBUF[30]_inst_i_39_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  Y_OBUF[26]_inst_i_89/O
                         net (fo=6, routed)           0.986     9.369    Y_OBUF[26]_inst_i_89_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.152     9.521 r  Y_OBUF[26]_inst_i_80/O
                         net (fo=2, routed)           0.802    10.323    Y_OBUF[26]_inst_i_80_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.332    10.655 r  Y_OBUF[23]_inst_i_58/O
                         net (fo=5, routed)           0.673    11.328    Y_OBUF[23]_inst_i_58_n_0
    SLICE_X8Y14          LUT4 (Prop_lut4_I0_O)        0.124    11.452 r  Y_OBUF[21]_inst_i_54/O
                         net (fo=5, routed)           1.029    12.481    Y_OBUF[21]_inst_i_54_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.124    12.605 r  Y_OBUF[21]_inst_i_52/O
                         net (fo=4, routed)           0.966    13.571    Y_OBUF[21]_inst_i_52_n_0
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.124    13.695 r  Y_OBUF[19]_inst_i_48/O
                         net (fo=3, routed)           0.661    14.356    Y_OBUF[19]_inst_i_48_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124    14.480 r  Y_OBUF[19]_inst_i_34/O
                         net (fo=3, routed)           1.037    15.516    Y_OBUF[19]_inst_i_34_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.152    15.668 r  Y_OBUF[19]_inst_i_25/O
                         net (fo=2, routed)           0.912    16.580    Y_OBUF[19]_inst_i_25_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.348    16.928 r  Y_OBUF[17]_inst_i_13/O
                         net (fo=3, routed)           0.812    17.741    Y_OBUF[17]_inst_i_13_n_0
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.146    17.887 r  Y_OBUF[19]_inst_i_10/O
                         net (fo=3, routed)           0.897    18.784    Y_OBUF[19]_inst_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.352    19.136 r  Y_OBUF[21]_inst_i_12/O
                         net (fo=3, routed)           0.976    20.112    Y_OBUF[21]_inst_i_12_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.356    20.468 r  Y_OBUF[23]_inst_i_12/O
                         net (fo=3, routed)           0.823    21.291    Y_OBUF[23]_inst_i_12_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.354    21.645 r  Y_OBUF[26]_inst_i_14/O
                         net (fo=3, routed)           0.621    22.266    Y_OBUF[26]_inst_i_14_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.326    22.592 r  Y_OBUF[25]_inst_i_5/O
                         net (fo=3, routed)           1.185    23.777    srl_comp/multi_result[25]
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.124    23.901 r  srl_comp/Y_OBUF[25]_inst_i_7/O
                         net (fo=1, routed)           0.670    24.571    srl_comp/Y_OBUF[25]_inst_i_7_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124    24.695 r  srl_comp/Y_OBUF[25]_inst_i_3/O
                         net (fo=1, routed)           1.029    25.725    sra_comp/Y[25]
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.124    25.849 r  sra_comp/Y_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           4.582    30.431    Y_OBUF[25]
    M3                   OBUF (Prop_obuf_I_O)         2.605    33.036 r  Y_OBUF[25]_inst/O
                         net (fo=0)                   0.000    33.036    Y[25]
    M3                                                                r  Y[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.957ns  (logic 7.118ns (21.599%)  route 25.839ns (78.401%))
  Logic Levels:           20  (IBUF=1 LUT4=7 LUT5=2 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 f  B_IBUF[0]_inst/O
                         net (fo=148, routed)         6.393     7.318    B_IBUF[0]
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  Y_OBUF[30]_inst_i_39/O
                         net (fo=3, routed)           0.817     8.259    Y_OBUF[30]_inst_i_39_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  Y_OBUF[26]_inst_i_89/O
                         net (fo=6, routed)           0.986     9.369    Y_OBUF[26]_inst_i_89_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.152     9.521 r  Y_OBUF[26]_inst_i_80/O
                         net (fo=2, routed)           0.804    10.325    Y_OBUF[26]_inst_i_80_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I0_O)        0.332    10.657 f  Y_OBUF[26]_inst_i_67/O
                         net (fo=3, routed)           0.832    11.490    Y_OBUF[26]_inst_i_67_n_0
    SLICE_X6Y15          LUT4 (Prop_lut4_I2_O)        0.150    11.640 r  Y_OBUF[23]_inst_i_54/O
                         net (fo=2, routed)           0.967    12.607    Y_OBUF[23]_inst_i_54_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.328    12.935 f  Y_OBUF[21]_inst_i_43/O
                         net (fo=3, routed)           0.822    13.757    Y_OBUF[21]_inst_i_43_n_0
    SLICE_X6Y17          LUT4 (Prop_lut4_I3_O)        0.150    13.907 r  Y_OBUF[21]_inst_i_37/O
                         net (fo=3, routed)           0.817    14.724    Y_OBUF[21]_inst_i_37_n_0
    SLICE_X5Y17          LUT4 (Prop_lut4_I1_O)        0.328    15.052 r  Y_OBUF[21]_inst_i_34/O
                         net (fo=1, routed)           0.807    15.860    Y_OBUF[21]_inst_i_34_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124    15.984 r  Y_OBUF[21]_inst_i_28/O
                         net (fo=3, routed)           0.656    16.639    Y_OBUF[21]_inst_i_28_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I3_O)        0.152    16.791 r  Y_OBUF[23]_inst_i_32/O
                         net (fo=1, routed)           0.803    17.594    Y_OBUF[23]_inst_i_32_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.326    17.920 r  Y_OBUF[23]_inst_i_20/O
                         net (fo=2, routed)           0.674    18.594    Y_OBUF[23]_inst_i_20_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.152    18.746 r  Y_OBUF[23]_inst_i_10/O
                         net (fo=5, routed)           0.968    19.715    Y_OBUF[23]_inst_i_10_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I1_O)        0.326    20.041 f  Y_OBUF[31]_inst_i_33/O
                         net (fo=1, routed)           1.022    21.062    Y_OBUF[31]_inst_i_33_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I1_O)        0.124    21.186 f  Y_OBUF[31]_inst_i_25/O
                         net (fo=2, routed)           0.621    21.807    Y_OBUF[31]_inst_i_25_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.118    21.925 r  Y_OBUF[30]_inst_i_12/O
                         net (fo=1, routed)           0.801    22.726    Y_OBUF[30]_inst_i_12_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.326    23.052 r  Y_OBUF[30]_inst_i_5/O
                         net (fo=3, routed)           1.452    24.504    multi_result[30]
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.124    24.628 r  Y_OBUF[30]_inst_i_4/O
                         net (fo=1, routed)           0.670    25.298    sra_comp/Y[30]_0
    SLICE_X8Y31          LUT5 (Prop_lut5_I4_O)        0.124    25.422 r  sra_comp/Y_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           4.926    30.348    Y_OBUF[30]
    L2                   OBUF (Prop_obuf_I_O)         2.609    32.957 r  Y_OBUF[30]_inst/O
                         net (fo=0)                   0.000    32.957    Y[30]
    L2                                                                r  Y[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.887ns  (logic 7.236ns (22.002%)  route 25.652ns (77.998%))
  Logic Levels:           19  (IBUF=1 LUT3=1 LUT4=5 LUT5=5 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 f  B_IBUF[0]_inst/O
                         net (fo=148, routed)         6.393     7.318    B_IBUF[0]
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  Y_OBUF[30]_inst_i_39/O
                         net (fo=3, routed)           0.817     8.259    Y_OBUF[30]_inst_i_39_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  Y_OBUF[26]_inst_i_89/O
                         net (fo=6, routed)           0.986     9.369    Y_OBUF[26]_inst_i_89_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.152     9.521 r  Y_OBUF[26]_inst_i_80/O
                         net (fo=2, routed)           0.802    10.323    Y_OBUF[26]_inst_i_80_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.332    10.655 r  Y_OBUF[23]_inst_i_58/O
                         net (fo=5, routed)           0.673    11.328    Y_OBUF[23]_inst_i_58_n_0
    SLICE_X8Y14          LUT4 (Prop_lut4_I0_O)        0.124    11.452 r  Y_OBUF[21]_inst_i_54/O
                         net (fo=5, routed)           1.029    12.481    Y_OBUF[21]_inst_i_54_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.124    12.605 r  Y_OBUF[21]_inst_i_52/O
                         net (fo=4, routed)           0.966    13.571    Y_OBUF[21]_inst_i_52_n_0
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.124    13.695 r  Y_OBUF[19]_inst_i_48/O
                         net (fo=3, routed)           0.661    14.356    Y_OBUF[19]_inst_i_48_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124    14.480 r  Y_OBUF[19]_inst_i_34/O
                         net (fo=3, routed)           1.037    15.516    Y_OBUF[19]_inst_i_34_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.152    15.668 r  Y_OBUF[19]_inst_i_25/O
                         net (fo=2, routed)           0.912    16.580    Y_OBUF[19]_inst_i_25_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.348    16.928 r  Y_OBUF[17]_inst_i_13/O
                         net (fo=3, routed)           0.812    17.741    Y_OBUF[17]_inst_i_13_n_0
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.146    17.887 r  Y_OBUF[19]_inst_i_10/O
                         net (fo=3, routed)           0.897    18.784    Y_OBUF[19]_inst_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.352    19.136 r  Y_OBUF[21]_inst_i_12/O
                         net (fo=3, routed)           0.976    20.112    Y_OBUF[21]_inst_i_12_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.356    20.468 r  Y_OBUF[23]_inst_i_12/O
                         net (fo=3, routed)           0.823    21.291    Y_OBUF[23]_inst_i_12_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.354    21.645 r  Y_OBUF[26]_inst_i_14/O
                         net (fo=3, routed)           0.621    22.266    Y_OBUF[26]_inst_i_14_n_0
    SLICE_X2Y22          LUT3 (Prop_lut3_I0_O)        0.318    22.584 r  Y_OBUF[24]_inst_i_5/O
                         net (fo=3, routed)           1.279    23.863    multi_result[24]
    SLICE_X1Y28          LUT6 (Prop_lut6_I1_O)        0.328    24.191 r  Y_OBUF[24]_inst_i_4/O
                         net (fo=1, routed)           0.929    25.120    sra_comp/Y[24]_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I4_O)        0.124    25.244 r  sra_comp/Y_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           5.039    30.283    Y_OBUF[24]
    M2                   OBUF (Prop_obuf_I_O)         2.604    32.887 r  Y_OBUF[24]_inst/O
                         net (fo=0)                   0.000    32.887    Y[24]
    M2                                                                r  Y[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.353ns  (logic 6.470ns (19.998%)  route 25.883ns (80.002%))
  Logic Levels:           20  (IBUF=1 LUT4=5 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 f  B_IBUF[0]_inst/O
                         net (fo=148, routed)         6.393     7.318    B_IBUF[0]
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  Y_OBUF[30]_inst_i_39/O
                         net (fo=3, routed)           0.817     8.259    Y_OBUF[30]_inst_i_39_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  Y_OBUF[26]_inst_i_89/O
                         net (fo=6, routed)           0.986     9.369    Y_OBUF[26]_inst_i_89_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.152     9.521 r  Y_OBUF[26]_inst_i_80/O
                         net (fo=2, routed)           0.802    10.323    Y_OBUF[26]_inst_i_80_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.332    10.655 r  Y_OBUF[23]_inst_i_58/O
                         net (fo=5, routed)           0.673    11.328    Y_OBUF[23]_inst_i_58_n_0
    SLICE_X8Y14          LUT4 (Prop_lut4_I0_O)        0.124    11.452 r  Y_OBUF[21]_inst_i_54/O
                         net (fo=5, routed)           1.029    12.481    Y_OBUF[21]_inst_i_54_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.124    12.605 r  Y_OBUF[21]_inst_i_52/O
                         net (fo=4, routed)           0.966    13.571    Y_OBUF[21]_inst_i_52_n_0
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.124    13.695 r  Y_OBUF[19]_inst_i_48/O
                         net (fo=3, routed)           0.661    14.356    Y_OBUF[19]_inst_i_48_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124    14.480 r  Y_OBUF[19]_inst_i_34/O
                         net (fo=3, routed)           1.037    15.516    Y_OBUF[19]_inst_i_34_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.152    15.668 r  Y_OBUF[19]_inst_i_25/O
                         net (fo=2, routed)           0.912    16.580    Y_OBUF[19]_inst_i_25_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.348    16.928 r  Y_OBUF[17]_inst_i_13/O
                         net (fo=3, routed)           1.011    17.939    Y_OBUF[17]_inst_i_13_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.063 f  Y_OBUF[31]_inst_i_45/O
                         net (fo=1, routed)           0.761    18.824    Y_OBUF[31]_inst_i_45_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.948 r  Y_OBUF[31]_inst_i_40/O
                         net (fo=2, routed)           0.942    19.890    Y_OBUF[31]_inst_i_40_n_0
    SLICE_X4Y19          LUT5 (Prop_lut5_I0_O)        0.124    20.014 r  Y_OBUF[29]_inst_i_28/O
                         net (fo=1, routed)           0.833    20.847    Y_OBUF[29]_inst_i_28_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    20.972 r  Y_OBUF[29]_inst_i_21/O
                         net (fo=1, routed)           0.810    21.781    Y_OBUF[29]_inst_i_21_n_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I0_O)        0.124    21.905 r  Y_OBUF[29]_inst_i_12/O
                         net (fo=3, routed)           0.741    22.646    Y_OBUF[29]_inst_i_12_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I2_O)        0.150    22.796 r  Y_OBUF[28]_inst_i_5/O
                         net (fo=3, routed)           0.484    23.280    srl_comp/multi_result[28]
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.326    23.606 r  srl_comp/Y_OBUF[28]_inst_i_3/O
                         net (fo=1, routed)           0.953    24.560    sra_comp/Y[28]
    SLICE_X3Y27          LUT5 (Prop_lut5_I2_O)        0.124    24.684 r  sra_comp/Y_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           5.073    29.757    Y_OBUF[28]
    J3                   OBUF (Prop_obuf_I_O)         2.596    32.353 r  Y_OBUF[28]_inst/O
                         net (fo=0)                   0.000    32.353    Y[28]
    J3                                                                r  Y[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.337ns  (logic 6.260ns (19.359%)  route 26.077ns (80.641%))
  Logic Levels:           20  (IBUF=1 LUT4=5 LUT5=4 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 f  B_IBUF[0]_inst/O
                         net (fo=148, routed)         6.393     7.318    B_IBUF[0]
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  Y_OBUF[30]_inst_i_39/O
                         net (fo=3, routed)           0.817     8.259    Y_OBUF[30]_inst_i_39_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  Y_OBUF[26]_inst_i_89/O
                         net (fo=6, routed)           0.986     9.369    Y_OBUF[26]_inst_i_89_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.152     9.521 r  Y_OBUF[26]_inst_i_80/O
                         net (fo=2, routed)           0.802    10.323    Y_OBUF[26]_inst_i_80_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.332    10.655 r  Y_OBUF[23]_inst_i_58/O
                         net (fo=5, routed)           0.673    11.328    Y_OBUF[23]_inst_i_58_n_0
    SLICE_X8Y14          LUT4 (Prop_lut4_I0_O)        0.124    11.452 r  Y_OBUF[21]_inst_i_54/O
                         net (fo=5, routed)           1.029    12.481    Y_OBUF[21]_inst_i_54_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.124    12.605 r  Y_OBUF[21]_inst_i_52/O
                         net (fo=4, routed)           0.966    13.571    Y_OBUF[21]_inst_i_52_n_0
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.124    13.695 r  Y_OBUF[19]_inst_i_48/O
                         net (fo=3, routed)           0.661    14.356    Y_OBUF[19]_inst_i_48_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124    14.480 r  Y_OBUF[19]_inst_i_34/O
                         net (fo=3, routed)           1.037    15.516    Y_OBUF[19]_inst_i_34_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.152    15.668 r  Y_OBUF[19]_inst_i_25/O
                         net (fo=2, routed)           0.912    16.580    Y_OBUF[19]_inst_i_25_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.348    16.928 r  Y_OBUF[17]_inst_i_13/O
                         net (fo=3, routed)           1.011    17.939    Y_OBUF[17]_inst_i_13_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.063 f  Y_OBUF[31]_inst_i_45/O
                         net (fo=1, routed)           0.761    18.824    Y_OBUF[31]_inst_i_45_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.948 r  Y_OBUF[31]_inst_i_40/O
                         net (fo=2, routed)           0.942    19.890    Y_OBUF[31]_inst_i_40_n_0
    SLICE_X4Y19          LUT5 (Prop_lut5_I0_O)        0.124    20.014 r  Y_OBUF[29]_inst_i_28/O
                         net (fo=1, routed)           0.833    20.847    Y_OBUF[29]_inst_i_28_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    20.972 r  Y_OBUF[29]_inst_i_21/O
                         net (fo=1, routed)           0.810    21.781    Y_OBUF[29]_inst_i_21_n_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I0_O)        0.124    21.905 r  Y_OBUF[29]_inst_i_12/O
                         net (fo=3, routed)           0.956    22.861    Y_OBUF[29]_inst_i_12_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I4_O)        0.124    22.985 r  Y_OBUF[29]_inst_i_5/O
                         net (fo=3, routed)           1.419    24.404    sra_comp/multi_result[28]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124    24.528 r  sra_comp/Y_OBUF[29]_inst_i_2/O
                         net (fo=1, routed)           0.433    24.962    sra_comp/Y_OBUF[29]_inst_i_2_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I0_O)        0.124    25.086 r  sra_comp/Y_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           4.636    29.722    Y_OBUF[29]
    L1                   OBUF (Prop_obuf_I_O)         2.614    32.337 r  Y_OBUF[29]_inst/O
                         net (fo=0)                   0.000    32.337    Y[29]
    L1                                                                r  Y[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.993ns  (logic 6.249ns (19.532%)  route 25.744ns (80.468%))
  Logic Levels:           20  (IBUF=1 LUT3=1 LUT4=5 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 f  B_IBUF[0]_inst/O
                         net (fo=148, routed)         6.393     7.318    B_IBUF[0]
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  Y_OBUF[30]_inst_i_39/O
                         net (fo=3, routed)           0.817     8.259    Y_OBUF[30]_inst_i_39_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  Y_OBUF[26]_inst_i_89/O
                         net (fo=6, routed)           0.986     9.369    Y_OBUF[26]_inst_i_89_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.152     9.521 r  Y_OBUF[26]_inst_i_80/O
                         net (fo=2, routed)           0.802    10.323    Y_OBUF[26]_inst_i_80_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.332    10.655 r  Y_OBUF[23]_inst_i_58/O
                         net (fo=5, routed)           0.673    11.328    Y_OBUF[23]_inst_i_58_n_0
    SLICE_X8Y14          LUT4 (Prop_lut4_I0_O)        0.124    11.452 r  Y_OBUF[21]_inst_i_54/O
                         net (fo=5, routed)           1.029    12.481    Y_OBUF[21]_inst_i_54_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.124    12.605 r  Y_OBUF[21]_inst_i_52/O
                         net (fo=4, routed)           0.966    13.571    Y_OBUF[21]_inst_i_52_n_0
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.124    13.695 r  Y_OBUF[19]_inst_i_48/O
                         net (fo=3, routed)           0.661    14.356    Y_OBUF[19]_inst_i_48_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124    14.480 r  Y_OBUF[19]_inst_i_34/O
                         net (fo=3, routed)           1.037    15.516    Y_OBUF[19]_inst_i_34_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.152    15.668 r  Y_OBUF[19]_inst_i_25/O
                         net (fo=2, routed)           0.912    16.580    Y_OBUF[19]_inst_i_25_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.348    16.928 r  Y_OBUF[17]_inst_i_13/O
                         net (fo=3, routed)           1.011    17.939    Y_OBUF[17]_inst_i_13_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.063 f  Y_OBUF[31]_inst_i_45/O
                         net (fo=1, routed)           0.761    18.824    Y_OBUF[31]_inst_i_45_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    18.948 r  Y_OBUF[31]_inst_i_40/O
                         net (fo=2, routed)           0.942    19.890    Y_OBUF[31]_inst_i_40_n_0
    SLICE_X4Y19          LUT5 (Prop_lut5_I0_O)        0.124    20.014 r  Y_OBUF[29]_inst_i_28/O
                         net (fo=1, routed)           0.833    20.847    Y_OBUF[29]_inst_i_28_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    20.972 r  Y_OBUF[29]_inst_i_21/O
                         net (fo=1, routed)           0.810    21.781    Y_OBUF[29]_inst_i_21_n_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I0_O)        0.124    21.905 r  Y_OBUF[29]_inst_i_12/O
                         net (fo=3, routed)           0.741    22.646    Y_OBUF[29]_inst_i_12_n_0
    SLICE_X4Y22          LUT3 (Prop_lut3_I0_O)        0.124    22.770 r  Y_OBUF[27]_inst_i_5/O
                         net (fo=3, routed)           1.059    23.829    srl_comp/multi_result[27]
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124    23.953 r  srl_comp/Y_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           0.667    24.621    sra_comp/Y[27]
    SLICE_X6Y30          LUT5 (Prop_lut5_I2_O)        0.124    24.745 r  sra_comp/Y_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           4.645    29.390    Y_OBUF[27]
    K3                   OBUF (Prop_obuf_I_O)         2.603    31.993 r  Y_OBUF[27]_inst/O
                         net (fo=0)                   0.000    31.993    Y[27]
    K3                                                                r  Y[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.884ns  (logic 7.032ns (22.054%)  route 24.852ns (77.946%))
  Logic Levels:           19  (IBUF=1 LUT4=5 LUT5=5 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 f  B_IBUF[0]_inst/O
                         net (fo=148, routed)         6.393     7.318    B_IBUF[0]
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  Y_OBUF[30]_inst_i_39/O
                         net (fo=3, routed)           0.817     8.259    Y_OBUF[30]_inst_i_39_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  Y_OBUF[26]_inst_i_89/O
                         net (fo=6, routed)           0.986     9.369    Y_OBUF[26]_inst_i_89_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.152     9.521 r  Y_OBUF[26]_inst_i_80/O
                         net (fo=2, routed)           0.802    10.323    Y_OBUF[26]_inst_i_80_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.332    10.655 r  Y_OBUF[23]_inst_i_58/O
                         net (fo=5, routed)           0.673    11.328    Y_OBUF[23]_inst_i_58_n_0
    SLICE_X8Y14          LUT4 (Prop_lut4_I0_O)        0.124    11.452 r  Y_OBUF[21]_inst_i_54/O
                         net (fo=5, routed)           1.029    12.481    Y_OBUF[21]_inst_i_54_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.124    12.605 r  Y_OBUF[21]_inst_i_52/O
                         net (fo=4, routed)           0.966    13.571    Y_OBUF[21]_inst_i_52_n_0
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.124    13.695 r  Y_OBUF[19]_inst_i_48/O
                         net (fo=3, routed)           0.661    14.356    Y_OBUF[19]_inst_i_48_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124    14.480 r  Y_OBUF[19]_inst_i_34/O
                         net (fo=3, routed)           1.037    15.516    Y_OBUF[19]_inst_i_34_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.152    15.668 r  Y_OBUF[19]_inst_i_25/O
                         net (fo=2, routed)           0.912    16.580    Y_OBUF[19]_inst_i_25_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.348    16.928 r  Y_OBUF[17]_inst_i_13/O
                         net (fo=3, routed)           0.812    17.741    Y_OBUF[17]_inst_i_13_n_0
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.146    17.887 r  Y_OBUF[19]_inst_i_10/O
                         net (fo=3, routed)           0.897    18.784    Y_OBUF[19]_inst_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.352    19.136 r  Y_OBUF[21]_inst_i_12/O
                         net (fo=3, routed)           0.976    20.112    Y_OBUF[21]_inst_i_12_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.356    20.468 r  Y_OBUF[23]_inst_i_12/O
                         net (fo=3, routed)           0.823    21.291    Y_OBUF[23]_inst_i_12_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.354    21.645 r  Y_OBUF[26]_inst_i_14/O
                         net (fo=3, routed)           0.569    22.214    Y_OBUF[26]_inst_i_14_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I4_O)        0.326    22.540 r  Y_OBUF[26]_inst_i_5/O
                         net (fo=3, routed)           1.201    23.741    multi_result[26]
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124    23.865 r  Y_OBUF[26]_inst_i_4/O
                         net (fo=1, routed)           0.670    24.535    sra_comp/Y[26]_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I4_O)        0.124    24.659 r  sra_comp/Y_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           4.629    29.288    Y_OBUF[26]
    L3                   OBUF (Prop_obuf_I_O)         2.596    31.884 r  Y_OBUF[26]_inst/O
                         net (fo=0)                   0.000    31.884    Y[26]
    L3                                                                r  Y[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.224ns  (logic 6.685ns (22.120%)  route 23.538ns (77.880%))
  Logic Levels:           18  (IBUF=1 LUT4=5 LUT5=5 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 f  B_IBUF[0]_inst/O
                         net (fo=148, routed)         6.393     7.318    B_IBUF[0]
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  Y_OBUF[30]_inst_i_39/O
                         net (fo=3, routed)           0.817     8.259    Y_OBUF[30]_inst_i_39_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  Y_OBUF[26]_inst_i_89/O
                         net (fo=6, routed)           0.986     9.369    Y_OBUF[26]_inst_i_89_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.152     9.521 r  Y_OBUF[26]_inst_i_80/O
                         net (fo=2, routed)           0.802    10.323    Y_OBUF[26]_inst_i_80_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.332    10.655 r  Y_OBUF[23]_inst_i_58/O
                         net (fo=5, routed)           0.673    11.328    Y_OBUF[23]_inst_i_58_n_0
    SLICE_X8Y14          LUT4 (Prop_lut4_I0_O)        0.124    11.452 r  Y_OBUF[21]_inst_i_54/O
                         net (fo=5, routed)           1.029    12.481    Y_OBUF[21]_inst_i_54_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.124    12.605 r  Y_OBUF[21]_inst_i_52/O
                         net (fo=4, routed)           0.966    13.571    Y_OBUF[21]_inst_i_52_n_0
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.124    13.695 r  Y_OBUF[19]_inst_i_48/O
                         net (fo=3, routed)           0.661    14.356    Y_OBUF[19]_inst_i_48_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124    14.480 r  Y_OBUF[19]_inst_i_34/O
                         net (fo=3, routed)           1.037    15.516    Y_OBUF[19]_inst_i_34_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.152    15.668 r  Y_OBUF[19]_inst_i_25/O
                         net (fo=2, routed)           0.912    16.580    Y_OBUF[19]_inst_i_25_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.348    16.928 r  Y_OBUF[17]_inst_i_13/O
                         net (fo=3, routed)           0.812    17.741    Y_OBUF[17]_inst_i_13_n_0
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.146    17.887 r  Y_OBUF[19]_inst_i_10/O
                         net (fo=3, routed)           0.897    18.784    Y_OBUF[19]_inst_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.352    19.136 r  Y_OBUF[21]_inst_i_12/O
                         net (fo=3, routed)           0.976    20.112    Y_OBUF[21]_inst_i_12_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.356    20.468 r  Y_OBUF[23]_inst_i_12/O
                         net (fo=3, routed)           0.823    21.291    Y_OBUF[23]_inst_i_12_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I2_O)        0.326    21.617 r  Y_OBUF[23]_inst_i_5/O
                         net (fo=3, routed)           1.240    22.857    multi_result[23]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.124    22.981 r  Y_OBUF[23]_inst_i_4/O
                         net (fo=1, routed)           0.665    23.645    sra_comp/Y[23]_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I4_O)        0.124    23.769 r  sra_comp/Y_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           3.850    27.620    Y_OBUF[23]
    R2                   OBUF (Prop_obuf_I_O)         2.604    30.224 r  Y_OBUF[23]_inst/O
                         net (fo=0)                   0.000    30.224    Y[23]
    R2                                                                r  Y[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.040ns  (logic 6.687ns (22.261%)  route 23.353ns (77.739%))
  Logic Levels:           18  (IBUF=1 LUT3=1 LUT4=5 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 f  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 f  B_IBUF[0]_inst/O
                         net (fo=148, routed)         6.393     7.318    B_IBUF[0]
    SLICE_X5Y15          LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  Y_OBUF[30]_inst_i_39/O
                         net (fo=3, routed)           0.817     8.259    Y_OBUF[30]_inst_i_39_n_0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.124     8.383 r  Y_OBUF[26]_inst_i_89/O
                         net (fo=6, routed)           0.986     9.369    Y_OBUF[26]_inst_i_89_n_0
    SLICE_X5Y13          LUT4 (Prop_lut4_I0_O)        0.152     9.521 r  Y_OBUF[26]_inst_i_80/O
                         net (fo=2, routed)           0.802    10.323    Y_OBUF[26]_inst_i_80_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I3_O)        0.332    10.655 r  Y_OBUF[23]_inst_i_58/O
                         net (fo=5, routed)           0.673    11.328    Y_OBUF[23]_inst_i_58_n_0
    SLICE_X8Y14          LUT4 (Prop_lut4_I0_O)        0.124    11.452 r  Y_OBUF[21]_inst_i_54/O
                         net (fo=5, routed)           1.029    12.481    Y_OBUF[21]_inst_i_54_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I3_O)        0.124    12.605 r  Y_OBUF[21]_inst_i_52/O
                         net (fo=4, routed)           0.966    13.571    Y_OBUF[21]_inst_i_52_n_0
    SLICE_X9Y18          LUT4 (Prop_lut4_I0_O)        0.124    13.695 r  Y_OBUF[19]_inst_i_48/O
                         net (fo=3, routed)           0.661    14.356    Y_OBUF[19]_inst_i_48_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.124    14.480 r  Y_OBUF[19]_inst_i_34/O
                         net (fo=3, routed)           1.037    15.516    Y_OBUF[19]_inst_i_34_n_0
    SLICE_X6Y19          LUT4 (Prop_lut4_I1_O)        0.152    15.668 r  Y_OBUF[19]_inst_i_25/O
                         net (fo=2, routed)           0.912    16.580    Y_OBUF[19]_inst_i_25_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I3_O)        0.348    16.928 r  Y_OBUF[17]_inst_i_13/O
                         net (fo=3, routed)           0.812    17.741    Y_OBUF[17]_inst_i_13_n_0
    SLICE_X8Y21          LUT5 (Prop_lut5_I4_O)        0.146    17.887 r  Y_OBUF[19]_inst_i_10/O
                         net (fo=3, routed)           0.897    18.784    Y_OBUF[19]_inst_i_10_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I0_O)        0.352    19.136 r  Y_OBUF[21]_inst_i_12/O
                         net (fo=3, routed)           0.976    20.112    Y_OBUF[21]_inst_i_12_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I0_O)        0.356    20.468 r  Y_OBUF[23]_inst_i_12/O
                         net (fo=3, routed)           0.452    20.920    Y_OBUF[23]_inst_i_12_n_0
    SLICE_X4Y20          LUT3 (Prop_lut3_I1_O)        0.326    21.246 r  Y_OBUF[22]_inst_i_5/O
                         net (fo=3, routed)           1.395    22.641    multi_result[22]
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.124    22.765 r  Y_OBUF[22]_inst_i_4/O
                         net (fo=1, routed)           0.796    23.562    sra_comp/Y[22]_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.124    23.686 r  sra_comp/Y_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           3.749    27.435    Y_OBUF[22]
    T2                   OBUF (Prop_obuf_I_O)         2.606    30.040 r  Y_OBUF[22]_inst/O
                         net (fo=0)                   0.000    30.040    Y[22]
    T2                                                                r  Y[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[21]
                            (input port)
  Destination:            Y[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.228ns  (logic 1.378ns (42.707%)  route 1.849ns (57.293%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  A[21] (IN)
                         net (fo=0)                   0.000     0.000    A[21]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 f  A_IBUF[21]_inst/O
                         net (fo=18, routed)          0.611     0.771    A_IBUF[21]
    SLICE_X4Y27          LUT6 (Prop_lut6_I5_O)        0.045     0.816 r  Y_OBUF[21]_inst_i_4/O
                         net (fo=1, routed)           0.222     1.039    sra_comp/Y[21]_0
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.045     1.084 r  sra_comp/Y_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           1.015     2.099    Y_OBUF[21]
    R3                   OBUF (Prop_obuf_I_O)         1.129     3.228 r  Y_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.228    Y[21]
    R3                                                                r  Y[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[17]
                            (input port)
  Destination:            Y[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.344ns  (logic 1.420ns (42.462%)  route 1.924ns (57.538%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  A[17] (IN)
                         net (fo=0)                   0.000     0.000    A[17]
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  A_IBUF[17]_inst/O
                         net (fo=18, routed)          0.684     0.850    sra_comp/A_IBUF[17]
    SLICE_X5Y27          LUT6 (Prop_lut6_I4_O)        0.045     0.895 r  sra_comp/Y_OBUF[17]_inst_i_6/O
                         net (fo=1, routed)           0.099     0.994    sra_comp/Y_OBUF[17]_inst_i_6_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.039 r  sra_comp/Y_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.091    sra_comp/Y_OBUF[17]_inst_i_2_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.045     1.136 r  sra_comp/Y_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           1.088     2.224    Y_OBUF[17]
    V2                   OBUF (Prop_obuf_I_O)         1.119     3.344 r  Y_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.344    Y[17]
    V2                                                                r  Y[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[31]
                            (input port)
  Destination:            Y[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.406ns  (logic 1.415ns (41.535%)  route 1.991ns (58.465%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  A[31] (IN)
                         net (fo=0)                   0.000     0.000    A[31]
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  A_IBUF[31]_inst/O
                         net (fo=45, routed)          0.714     0.876    sra_comp/A_IBUF[31]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.921 r  sra_comp/Y_OBUF[18]_inst_i_6/O
                         net (fo=1, routed)           0.054     0.975    sra_comp/Y_OBUF[18]_inst_i_6_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.020 r  sra_comp/Y_OBUF[18]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.072    sra_comp/Y_OBUF[18]_inst_i_2_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.045     1.117 r  sra_comp/Y_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           1.171     2.288    Y_OBUF[18]
    U1                   OBUF (Prop_obuf_I_O)         1.118     3.406 r  Y_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.406    Y[18]
    U1                                                                r  Y[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.533ns  (logic 1.376ns (38.937%)  route 2.157ns (61.063%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  A_IBUF[7]_inst/O
                         net (fo=60, routed)          1.184     1.349    A_IBUF[7]
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.394 r  Y_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.106     1.500    sra_comp/Y[7]_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.545 r  sra_comp/Y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.868     2.412    Y_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.121     3.533 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.533    Y[7]
    W7                                                                r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[15]
                            (input port)
  Destination:            Y[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.536ns  (logic 1.395ns (39.461%)  route 2.141ns (60.539%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  B[15] (IN)
                         net (fo=0)                   0.000     0.000    B[15]
    D19                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  B_IBUF[15]_inst/O
                         net (fo=32, routed)          0.836     1.023    sra_comp/B_IBUF[15]
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.068 r  sra_comp/Y_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.106     1.174    sra_comp/Y_OBUF[15]_inst_i_2_n_0
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.219 r  sra_comp/Y_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.199     2.418    Y_OBUF[15]
    V3                   OBUF (Prop_obuf_I_O)         1.118     3.536 r  Y_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.536    Y[15]
    V3                                                                r  Y[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[8]
                            (input port)
  Destination:            Y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.538ns  (logic 1.390ns (39.301%)  route 2.147ns (60.699%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  A[8] (IN)
                         net (fo=0)                   0.000     0.000    A[8]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 f  A_IBUF[8]_inst/O
                         net (fo=51, routed)          1.127     1.307    A_IBUF[8]
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.352 r  Y_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.404    sra_comp/Y[8]_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.449 r  sra_comp/Y_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.968     2.417    Y_OBUF[8]
    W4                   OBUF (Prop_obuf_I_O)         1.120     3.538 r  Y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.538    Y[8]
    W4                                                                r  Y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[16]
                            (input port)
  Destination:            Y[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.562ns  (logic 1.389ns (38.987%)  route 2.173ns (61.013%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  A[16] (IN)
                         net (fo=0)                   0.000     0.000    A[16]
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  A_IBUF[16]_inst/O
                         net (fo=19, routed)          0.733     0.898    sra_comp/A_IBUF[16]
    SLICE_X6Y26          LUT6 (Prop_lut6_I3_O)        0.045     0.943 r  sra_comp/Y_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.054     0.997    sra_comp/Y_OBUF[16]_inst_i_2_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I0_O)        0.045     1.042 r  sra_comp/Y_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           1.386     2.428    Y_OBUF[16]
    W2                   OBUF (Prop_obuf_I_O)         1.133     3.562 r  Y_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.562    Y[16]
    W2                                                                r  Y[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[31]
                            (input port)
  Destination:            Y[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.570ns  (logic 1.418ns (39.713%)  route 2.152ns (60.287%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  A[31] (IN)
                         net (fo=0)                   0.000     0.000    A[31]
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  A_IBUF[31]_inst/O
                         net (fo=45, routed)          0.437     0.598    sra_comp/A_IBUF[31]
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.643 r  sra_comp/Y_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.140     0.783    sra_comp/Y_OBUF[23]_inst_i_6_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.045     0.828 r  sra_comp/Y_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.143     0.972    sra_comp/Y_OBUF[23]_inst_i_2_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I0_O)        0.045     1.017 r  sra_comp/Y_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           1.432     2.449    Y_OBUF[23]
    R2                   OBUF (Prop_obuf_I_O)         1.121     3.570 r  Y_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.570    Y[23]
    R2                                                                r  Y[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[20]
                            (input port)
  Destination:            Y[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.645ns  (logic 1.367ns (37.512%)  route 2.278ns (62.488%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  A[20] (IN)
                         net (fo=0)                   0.000     0.000    A[20]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  A_IBUF[20]_inst/O
                         net (fo=19, routed)          0.740     0.900    sra_comp/A_IBUF[20]
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.045     0.945 r  sra_comp/Y_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.049     0.994    sra_comp/Y_OBUF[20]_inst_i_2_n_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.045     1.039 r  sra_comp/Y_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           1.489     2.528    Y_OBUF[20]
    T3                   OBUF (Prop_obuf_I_O)         1.117     3.645 r  Y_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.645    Y[20]
    T3                                                                r  Y[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[12]
                            (input port)
  Destination:            Y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.705ns  (logic 1.378ns (37.201%)  route 2.327ns (62.799%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[12] (IN)
                         net (fo=0)                   0.000     0.000    A[12]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  A_IBUF[12]_inst/O
                         net (fo=51, routed)          1.130     1.305    sra_comp/A_IBUF[12]
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.045     1.350 r  sra_comp/Y_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.251     1.601    sra_comp/Y_OBUF[12]_inst_i_2_n_0
    SLICE_X10Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.646 r  sra_comp/Y_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.947     2.592    Y_OBUF[12]
    U2                   OBUF (Prop_obuf_I_O)         1.113     3.705 r  Y_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.705    Y[12]
    U2                                                                r  Y[12] (OUT)
  -------------------------------------------------------------------    -------------------





