FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"COMP1_THRESH";
2"VCC\G";
3"COMP2_THRESH";
4"UN$1$AD7243$I2$SDIN";
5"UN$1$AD7243$I2$SCLK";
6"UN$1$AD7243$I2$SYNC";
7"UN$1$AD7243$I2$REFIN";
8"UN$1$AD7243$I2$LDAC";
9"GND\G";
10"UN$1$CSMD0805$I9$B";
11"VEE\G";
12"UN$1$AD7243$I2$VDD";
13"GND\G";
14"VCC\G";
15"VCC\G";
16"UN$1$AD7243$I2$VSS";
17"VCC";
18"UN$1$CSMD0805$I8$B";
19"UN$1$AD96687$I1$GND1";
%"AD96687"
"1","(-150,2950)","0","misc","I1";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,425,125,-300";
"IN_N2"3;
"IN_N1"1;
"IN_P2"0;
"IN_P1"0;
"LE2* \B"0;
"LE1* \B"0;
"VS+"2;
"VS-"11;
"GND2"19;
"GND1"19;
"LE2"0;
"LE1"0;
"Q2* \B"0;
"Q1* \B"0;
"Q2"0;
"Q1"0;
%"CSMD0805"
"1","(-2375,4200)","0","capacitors","I10";
;
VOLTAGE"25V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"1UF"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"12;
"A<0>"0;
%"CSMD0805"
"1","(-2400,4125)","0","capacitors","I11";
;
VALUE"1UF"
VOLTAGE"25V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"16;
"A<0>"0;
%"INPORT"
"1","(-3000,4025)","0","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"INPORT"
"1","(-3000,3950)","0","standard","I13";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"INPORT"
"1","(-3000,3850)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(-3000,3750)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
%"TRIGGER_LOGIC"
"1","(1750,3500)","0","tubii_tk2_lib","I16";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"AD7243"
"1","(-1800,3850)","0","misc","I2";
;
CDS_LIB"misc"
ABBREV"AD7243"
TITLE"AD7243"
PART_NAME"AD7243"
CDS_LMAN_SYM_OUTLINE"-300,425,300,-550";
"AGND"13;
"REFIN"7;
"REFOUT"7;
"DGND"13;
"ROFS"7;
"SDIN"4;
"SCLK"5;
"SYNC* \B"6;
"VSS"16;
"VDD"12;
"DCEN"9;
"VOUT"1;
"SDO"0;
"LDAC* \B"8;
"CLR* \B"15;
"BNCP"14;
%"TESTPOINT_L"
"1","(-1000,4150)","1","misc","I3";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"1;
%"TESTPOINT_L"
"1","(-2000,2500)","5","misc","I4";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"18;
%"TESTPOINT_L"
"1","(-2000,2400)","1","misc","I5";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"10;
%"TESTPOINT_L"
"1","(-1900,2450)","4","misc","I6";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"3;
%"TESTPOINT_L"
"1","(-1350,2225)","5","misc","I7";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"3;
%"CSMD0805"
"1","(-2250,2800)","0","capacitors","I8";
;
VOLTAGE"25V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"1UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"18;
"A<0>"17;
%"CSMD0805"
"1","(-2250,2150)","0","capacitors","I9";
;
PART_NAME"CSMD0805"
PACKTYPE"0805"
VALUE"1UF"
VOLTAGE"25V"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"10;
"A<0>"0;
END.
