Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_matrix_multiply_top glbl -Oenable_linking_all_libraries -prj matrix_multiply.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s matrix_multiply 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/matrix_multiply.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matrix_multiply_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/matrix_multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/matrix_multiply_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/matrix_multiply_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiply_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.matrix_multiply_mul_32s_32s_32_1...
Compiling module xil_defaultlib.matrix_multiply_flow_control_loo...
Compiling module xil_defaultlib.matrix_multiply
Compiling module xil_defaultlib.AESL_autobram_A
WARNING: [XSIM 43-3373] "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_A.v" Line 96. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_A.v" Line 104. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_A.v" Line 107. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.AESL_autobram_B
WARNING: [XSIM 43-3373] "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_B.v" Line 96. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_B.v" Line 104. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_B.v" Line 107. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.AESL_autobram_C
WARNING: [XSIM 43-3373] "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_C.v" Line 96. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_C.v" Line 104. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/Users/kwokt/HLS-Models/Matrix-Multiplication/hls_component/hls_component/hls/sim/verilog/AESL_autobram_C.v" Line 107. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=128)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_matrix_multiply_top
Compiling module work.glbl
Built simulation snapshot matrix_multiply
