{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1500773597694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1500773597701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 22 20:33:17 2017 " "Processing started: Sat Jul 22 20:33:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1500773597701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773597701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0Nano_NIOSII -c DE0Nano_NIOSII " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0Nano_NIOSII -c DE0Nano_NIOSII" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773597701 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1500773598725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1500773598725 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "niosII.qsys " "Elaborating Qsys system entity \"niosII.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500773624860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:33:57 Progress: Loading DE0Nano_NIOSII/niosII.qsys " "2017.07.22.20:33:57 Progress: Loading DE0Nano_NIOSII/niosII.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773637846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:33:59 Progress: Reading input file " "2017.07.22.20:33:59 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773639520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:33:59 Progress: Adding clock_50 \[clock_source 17.0\] " "2017.07.22.20:33:59 Progress: Adding clock_50 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773639851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:02 Progress: Parameterizing module clock_50 " "2017.07.22.20:34:02 Progress: Parameterizing module clock_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773642569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:02 Progress: Adding cpu \[altera_nios2_gen2 17.0\] " "2017.07.22.20:34:02 Progress: Adding cpu \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773642573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:03 Progress: Parameterizing module cpu " "2017.07.22.20:34:03 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773643385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:03 Progress: Adding epcs \[altera_avalon_epcs_flash_controller 17.0\] " "2017.07.22.20:34:03 Progress: Adding epcs \[altera_avalon_epcs_flash_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773643406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:03 Progress: Parameterizing module epcs " "2017.07.22.20:34:03 Progress: Parameterizing module epcs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773643532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:03 Progress: Adding jtag \[altera_avalon_jtag_uart 17.0\] " "2017.07.22.20:34:03 Progress: Adding jtag \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773643535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:03 Progress: Parameterizing module jtag " "2017.07.22.20:34:03 Progress: Parameterizing module jtag" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773643640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:03 Progress: Adding port_gpio_0 \[altera_up_avalon_parallel_port 17.0\] " "2017.07.22.20:34:03 Progress: Adding port_gpio_0 \[altera_up_avalon_parallel_port 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773643648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Parameterizing module port_gpio_0 " "2017.07.22.20:34:04 Progress: Parameterizing module port_gpio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Adding port_key \[altera_up_avalon_parallel_port 17.0\] " "2017.07.22.20:34:04 Progress: Adding port_key \[altera_up_avalon_parallel_port 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Parameterizing module port_key " "2017.07.22.20:34:04 Progress: Parameterizing module port_key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Adding port_led \[altera_up_avalon_parallel_port 17.0\] " "2017.07.22.20:34:04 Progress: Adding port_led \[altera_up_avalon_parallel_port 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Parameterizing module port_led " "2017.07.22.20:34:04 Progress: Parameterizing module port_led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Adding port_sw \[altera_up_avalon_parallel_port 17.0\] " "2017.07.22.20:34:04 Progress: Adding port_sw \[altera_up_avalon_parallel_port 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Parameterizing module port_sw " "2017.07.22.20:34:04 Progress: Parameterizing module port_sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Adding ram_clk \[clock_source 17.0\] " "2017.07.22.20:34:04 Progress: Adding ram_clk \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Parameterizing module ram_clk " "2017.07.22.20:34:04 Progress: Parameterizing module ram_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.0\] " "2017.07.22.20:34:04 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Parameterizing module rs232_0 " "2017.07.22.20:34:04 Progress: Parameterizing module rs232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Adding rs232_1 \[altera_up_avalon_rs232 17.0\] " "2017.07.22.20:34:04 Progress: Adding rs232_1 \[altera_up_avalon_rs232 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Parameterizing module rs232_1 " "2017.07.22.20:34:04 Progress: Parameterizing module rs232_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:04 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\] " "2017.07.22.20:34:04 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773644963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:05 Progress: Parameterizing module sdram " "2017.07.22.20:34:05 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773645030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:05 Progress: Adding sys_clk \[clock_source 17.0\] " "2017.07.22.20:34:05 Progress: Adding sys_clk \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773645035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:05 Progress: Parameterizing module sys_clk " "2017.07.22.20:34:05 Progress: Parameterizing module sys_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773645039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:05 Progress: Adding sys_id \[altera_avalon_sysid_qsys 17.0\] " "2017.07.22.20:34:05 Progress: Adding sys_id \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773645040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:05 Progress: Parameterizing module sys_id " "2017.07.22.20:34:05 Progress: Parameterizing module sys_id" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773645105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:05 Progress: Adding sys_pll \[altpll 17.0\] " "2017.07.22.20:34:05 Progress: Adding sys_pll \[altpll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773645115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:05 Progress: Parameterizing module sys_pll " "2017.07.22.20:34:05 Progress: Parameterizing module sys_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773645227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:05 Progress: Adding timer_0 \[altera_avalon_timer 17.0\] " "2017.07.22.20:34:05 Progress: Adding timer_0 \[altera_avalon_timer 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773645234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:05 Progress: Parameterizing module timer_0 " "2017.07.22.20:34:05 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773645359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:05 Progress: Building connections " "2017.07.22.20:34:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773645361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:05 Progress: Parameterizing connections " "2017.07.22.20:34:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773645487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:05 Progress: Validating " "2017.07.22.20:34:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773645502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.22.20:34:07 Progress: Done reading input file " "2017.07.22.20:34:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773647260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release. " "NiosII.epcs: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773648687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.epcs: Dedicated AS interface is not supported, signals are exported to top level design. " "NiosII.epcs: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773648688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "NiosII.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773648700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.port_gpio_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "NiosII.port_gpio_0: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773648721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.port_key: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "NiosII.port_key: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773648721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.port_led: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "NiosII.port_led: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773648721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.port_sw: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead. " "NiosII.port_sw: The Parallel Port is now deprecated. The PIO component (Processor and Peripherals/Peripherals/PIO) should be used instead." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773648721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "NiosII.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773648721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "NiosII.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773648721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII.sys_id: Time stamp will be automatically updated when this component is generated. " "NiosII.sys_id: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773648724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII: Generating niosII \"niosII\" for QUARTUS_SYNTH " "NiosII: Generating niosII \"niosII\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773651065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773657989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0 " "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773658036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0 " "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773658063 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_009.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_009.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773658085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773658104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9 " "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773658131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_009.src1 and rsp_mux_001.sink1 " "Inserting clock-crossing logic between rsp_demux_009.src1 and rsp_mux_001.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773658161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10 " "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773658198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"niosII\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"niosII\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773670583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: Starting RTL generation for module 'niosII_epcs' " "Epcs: Starting RTL generation for module 'niosII_epcs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773670766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=niosII_epcs --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0001_epcs_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0001_epcs_gen//niosII_epcs_component_configuration.pl  --do_build_sim=0  \] " "Epcs:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=niosII_epcs --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0001_epcs_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0001_epcs_gen//niosII_epcs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773670766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: Done RTL generation for module 'niosII_epcs' " "Epcs: Done RTL generation for module 'niosII_epcs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773671601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs: \"niosII\" instantiated altera_avalon_epcs_flash_controller \"epcs\" " "Epcs: \"niosII\" instantiated altera_avalon_epcs_flash_controller \"epcs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773671614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Starting RTL generation for module 'niosII_jtag' " "Jtag: Starting RTL generation for module 'niosII_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773671714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0002_jtag_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0002_jtag_gen//niosII_jtag_component_configuration.pl  --do_build_sim=0  \] " "Jtag:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosII_jtag --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0002_jtag_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0002_jtag_gen//niosII_jtag_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773671714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Done RTL generation for module 'niosII_jtag' " "Jtag: Done RTL generation for module 'niosII_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773672376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: \"niosII\" instantiated altera_avalon_jtag_uart \"jtag\" " "Jtag: \"niosII\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773672382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_gpio_0: Starting Generation of Parallel Port " "Port_gpio_0: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773672396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_gpio_0: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_gpio_0\" " "Port_gpio_0: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_gpio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773672611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_key: Starting Generation of Parallel Port " "Port_key: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773672616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_key: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_key\" " "Port_key: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773672900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_led: Starting Generation of Parallel Port " "Port_led: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773672908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_led: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_led\" " "Port_led: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773673075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_sw: Starting Generation of Parallel Port " "Port_sw: Starting Generation of Parallel Port" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773673080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Port_sw: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_sw\" " "Port_sw: \"niosII\" instantiated altera_up_avalon_parallel_port \"port_sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773673231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: Starting Generation of RS232 UART " "Rs232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773673235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: \"niosII\" instantiated altera_up_avalon_rs232 \"rs232_0\" " "Rs232_0: \"niosII\" instantiated altera_up_avalon_rs232 \"rs232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773673365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'niosII_sdram' " "Sdram: Starting RTL generation for module 'niosII_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773673430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosII_sdram --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0008_sdram_gen//niosII_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=niosII_sdram --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0008_sdram_gen//niosII_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773673430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'niosII_sdram' " "Sdram: Done RTL generation for module 'niosII_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773674290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"niosII\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"niosII\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773674295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_id: \"niosII\" instantiated altera_avalon_sysid_qsys \"sys_id\" " "Sys_id: \"niosII\" instantiated altera_avalon_sysid_qsys \"sys_id\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773674318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"niosII\" instantiated altpll \"sys_pll\" " "Sys_pll: \"niosII\" instantiated altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773676163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'niosII_timer_0' " "Timer_0: Starting RTL generation for module 'niosII_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773676185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_timer_0 --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0012_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0012_timer_0_gen//niosII_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=niosII_timer_0 --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0012_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0012_timer_0_gen//niosII_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773676185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'niosII_timer_0' " "Timer_0: Done RTL generation for module 'niosII_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773676703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"niosII\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"niosII\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773676709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773680386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773680627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773680955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773681235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773681563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773681838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773682058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773682305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773682545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773682790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773683094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773683341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773683626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"niosII\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"niosII\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773687863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"niosII\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"niosII\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773687944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"niosII\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"niosII\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773687962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"niosII\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"niosII\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773687974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'niosII_cpu_cpu' " "Cpu: Starting RTL generation for module 'niosII_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773688027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0016_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=niosII_cpu_cpu --dir=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/ernes/AppData/Local/Temp/alt7370_9121850253458417614.dir/0016_cpu_gen//niosII_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773688029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:34:49 (*) Starting Nios II generation " "Cpu: # 2017.07.22 20:34:49 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:34:49 (*)   Checking for plaintext license. " "Cpu: # 2017.07.22 20:34:49 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:34:51 (*)   Plaintext license not found. " "Cpu: # 2017.07.22 20:34:51 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:34:51 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2017.07.22 20:34:51 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:34:51 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.07.22 20:34:51 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:34:51 (*)   Creating all objects for CPU " "Cpu: # 2017.07.22 20:34:51 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:34:53 (*)   Generating RTL from CPU objects " "Cpu: # 2017.07.22 20:34:53 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:34:53 (*)   Creating plain-text RTL " "Cpu: # 2017.07.22 20:34:53 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.22 20:34:55 (*) Done Nios II generation " "Cpu: # 2017.07.22 20:34:55 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'niosII_cpu_cpu' " "Cpu: Done RTL generation for module 'niosII_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\" " "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\" " "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773695973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\" " "Router_013: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_008\" " "Cmd_mux_008: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\" " "Rsp_demux_008: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosII/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773696738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773697069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_011\" " "Avalon_st_adapter_011: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773697273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773697306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_011\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_011\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773697317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NiosII: Done \"niosII\" with 44 modules, 73 files " "NiosII: Done \"niosII\" with 44 modules, 73 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773697328 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "niosII.qsys " "Finished elaborating Qsys system entity \"niosII.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1500773699421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/niosii.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/niosii.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII " "Found entity 1: niosII" {  } { { "db/ip/niosii/niosii.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/niosii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/niosii/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/niosii/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/niosii/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/niosii/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/niosii/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699859 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/niosii/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699874 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699874 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699874 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699874 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500773699883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/niosii/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/niosii/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/niosii/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/niosii/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "db/ip/niosii/submodules/altera_up_rs232_counters.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699944 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1500773699947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/niosii/submodules/altera_up_sync_fifo.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/niosii/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500773699954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/niosii/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu " "Found entity 1: niosII_cpu" {  } { { "db/ip/niosii/submodules/niosii_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773699959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773699959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_register_bank_a_module " "Found entity 1: niosII_cpu_cpu_register_bank_a_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_cpu_cpu_register_bank_b_module " "Found entity 2: niosII_cpu_cpu_register_bank_b_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_cpu_cpu_nios2_oci_debug " "Found entity 3: niosII_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_cpu_cpu_nios2_oci_break " "Found entity 4: niosII_cpu_cpu_nios2_oci_break" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_cpu_cpu_nios2_oci_xbrk " "Found entity 5: niosII_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosII_cpu_cpu_nios2_oci_dbrk " "Found entity 6: niosII_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosII_cpu_cpu_nios2_oci_itrace " "Found entity 7: niosII_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosII_cpu_cpu_nios2_oci_td_mode " "Found entity 8: niosII_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosII_cpu_cpu_nios2_oci_dtrace " "Found entity 9: niosII_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosII_cpu_cpu_nios2_oci_fifo " "Found entity 13: niosII_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosII_cpu_cpu_nios2_oci_pib " "Found entity 14: niosII_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosII_cpu_cpu_nios2_oci_im " "Found entity 15: niosII_cpu_cpu_nios2_oci_im" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosII_cpu_cpu_nios2_performance_monitors " "Found entity 16: niosII_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosII_cpu_cpu_nios2_avalon_reg " "Found entity 17: niosII_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosII_cpu_cpu_ociram_sp_ram_module " "Found entity 18: niosII_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosII_cpu_cpu_nios2_ocimem " "Found entity 19: niosII_cpu_cpu_nios2_ocimem" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosII_cpu_cpu_nios2_oci " "Found entity 20: niosII_cpu_cpu_nios2_oci" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosII_cpu_cpu " "Found entity 21: niosII_cpu_cpu" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_sysclk " "Found entity 1: niosII_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_tck " "Found entity 1: niosII_cpu_cpu_debug_slave_tck" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_wrapper " "Found entity 1: niosII_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_test_bench " "Found entity 1: niosII_cpu_cpu_test_bench" {  } { { "db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_epcs.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_epcs_sub " "Found entity 1: niosII_epcs_sub" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700032 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_epcs " "Found entity 2: niosII_epcs" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_irq_mapper " "Found entity 1: niosII_irq_mapper" {  } { { "db/ip/niosii/submodules/niosii_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/niosii/submodules/niosii_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_jtag_sim_scfifo_w " "Found entity 1: niosII_jtag_sim_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700041 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_jtag_scfifo_w " "Found entity 2: niosII_jtag_scfifo_w" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700041 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_jtag_sim_scfifo_r " "Found entity 3: niosII_jtag_sim_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700041 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_jtag_scfifo_r " "Found entity 4: niosII_jtag_scfifo_r" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700041 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_jtag " "Found entity 5: niosII_jtag" {  } { { "db/ip/niosii/submodules/niosii_jtag.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0 " "Found entity 1: niosII_mm_interconnect_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_011 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_011" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_011_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux " "Found entity 1: niosII_mm_interconnect_0_cmd_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosII_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux " "Found entity 1: niosII_mm_interconnect_0_cmd_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux_008 " "Found entity 1: niosII_mm_interconnect_0_cmd_mux_008" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_cmd_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500773700099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500773700099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700102 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router " "Found entity 2: niosII_mm_interconnect_0_router" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500773700104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500773700105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700106 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_001 " "Found entity 2: niosII_mm_interconnect_0_router_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500773700108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500773700109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700110 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_002 " "Found entity 2: niosII_mm_interconnect_0_router_002" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500773700112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500773700112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_010_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_010_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700114 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_010 " "Found entity 2: niosII_mm_interconnect_0_router_010" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosii_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500773700118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosii_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at niosii_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1500773700118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_013_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_013_default_decode" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700120 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_013 " "Found entity 2: niosII_mm_interconnect_0_router_013" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux " "Found entity 1: niosII_mm_interconnect_0_rsp_demux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux_001 " "Found entity 1: niosII_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux_008 " "Found entity 1: niosII_mm_interconnect_0_rsp_demux_008" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux " "Found entity 1: niosII_mm_interconnect_0_rsp_mux" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosII_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_port_gpio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_gpio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_port_gpio_0 " "Found entity 1: niosII_port_gpio_0" {  } { { "db/ip/niosii/submodules/niosii_port_gpio_0.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_gpio_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_port_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_port_key " "Found entity 1: niosII_port_key" {  } { { "db/ip/niosii/submodules/niosii_port_key.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_key.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_port_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_port_led " "Found entity 1: niosII_port_led" {  } { { "db/ip/niosii/submodules/niosii_port_led.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_led.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_port_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_port_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_port_sw " "Found entity 1: niosII_port_sw" {  } { { "db/ip/niosii/submodules/niosii_port_sw.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_port_sw.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_rs232_0 " "Found entity 1: niosII_rs232_0" {  } { { "db/ip/niosii/submodules/niosii_rs232_0.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/niosii/submodules/niosii_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sdram_input_efifo_module " "Found entity 1: niosII_sdram_input_efifo_module" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700161 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_sdram " "Found entity 2: niosII_sdram" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_id " "Found entity 1: niosII_sys_id" {  } { { "db/ip/niosii/submodules/niosii_sys_id.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_sys_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/niosii/submodules/niosii_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_pll_dffpipe_l2c " "Found entity 1: niosII_sys_pll_dffpipe_l2c" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700170 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_sys_pll_stdsync_sv6 " "Found entity 2: niosII_sys_pll_stdsync_sv6" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700170 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_sys_pll_altpll_8ra2 " "Found entity 3: niosII_sys_pll_altpll_8ra2" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700170 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_sys_pll " "Found entity 4: niosII_sys_pll" {  } { { "db/ip/niosii/submodules/niosii_sys_pll.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sys_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/niosii/submodules/niosii_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/niosii/submodules/niosii_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_timer_0 " "Found entity 1: niosII_timer_0" {  } { { "db/ip/niosii/submodules/niosii_timer_0.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1500773700173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700173 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_epcs.v(402) " "Verilog HDL or VHDL warning at niosii_epcs.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_epcs.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_epcs.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1500773700218 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram.v(318) " "Verilog HDL or VHDL warning at niosii_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1500773700227 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram.v(328) " "Verilog HDL or VHDL warning at niosii_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1500773700228 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram.v(338) " "Verilog HDL or VHDL warning at niosii_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1500773700228 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosii_sdram.v(682) " "Verilog HDL or VHDL warning at niosii_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/niosii/submodules/niosii_sdram.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/db/ip/niosii/submodules/niosii_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1500773700231 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" de0nano_niosii.v(105) " "Verilog HDL syntax error at de0nano_niosii.v(105) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "de0nano_niosii.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v" 105 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1500773700658 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE0Nano_NIOSII de0nano_niosii.v(6) " "Ignored design unit \"DE0Nano_NIOSII\" at de0nano_niosii.v(6) due to previous errors" {  } { { "de0nano_niosii.v" "" { Text "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/de0nano_niosii.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1500773700659 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/DE0Nano_NIOSII.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Projects/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0Nano_NIOSII/DE0Nano_NIOSII.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773700934 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1500773701217 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 22 20:35:01 2017 " "Processing ended: Sat Jul 22 20:35:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1500773701217 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1500773701217 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:26 " "Total CPU time (on all processors): 00:03:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1500773701217 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773701217 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1500773701992 ""}
