-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_getHuffBitLengths_286_10_14_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    parentStream_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    parentStream_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    parentStream_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    parentStream_empty_n : IN STD_LOGIC;
    parentStream_read : OUT STD_LOGIC;
    lengthHistogramStream_din : OUT STD_LOGIC_VECTOR (12 downto 0);
    lengthHistogramStream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    lengthHistogramStream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    lengthHistogramStream_full_n : IN STD_LOGIC;
    lengthHistogramStream_write : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_getHuffBitLengths_286_10_14_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv286_lc_2 : STD_LOGIC_VECTOR (285 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv10_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000011";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_11D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011101";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv9_1FE : STD_LOGIC_VECTOR (8 downto 0) := "111111110";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv11_7FE : STD_LOGIC_VECTOR (10 downto 0) := "11111111110";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal hctMeta_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal hctMeta_ce0 : STD_LOGIC;
    signal hctMeta_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal parentStream_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln1073_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lengthHistogramStream_blk_n : STD_LOGIC;
    signal tmp_strobe_V_fu_375_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_359 : STD_LOGIC_VECTOR (285 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal parentStream_read_reg_754 : STD_LOGIC_VECTOR (10 downto 0);
    signal metaIdx_V_1_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal metaIdx_V_1_reg_763 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal hctMeta_load_reg_773 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln1294_fu_397_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1294_reg_778 : STD_LOGIC_VECTOR (10 downto 0);
    signal rhpLen_fu_411_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal rhpLen_reg_784 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln886_fu_423_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln886_reg_792 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state7 : BOOLEAN;
    signal trunc_ln1319_fu_429_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1319_reg_797 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1065_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_reg_802 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln719_fu_459_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln719_reg_807 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln710_fu_466_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln710_reg_812 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal parent_V_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal prevParent_V_reg_823 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal temp_array_V_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal child_depth_V_load_reg_833 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal left_V_load_reg_838 : STD_LOGIC_VECTOR (285 downto 0);
    signal length_fu_536_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal length_reg_843 : STD_LOGIC_VECTOR (13 downto 0);
    signal i_fu_542_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_reg_848 : STD_LOGIC_VECTOR (10 downto 0);
    signal parent_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal parent_V_ce0 : STD_LOGIC;
    signal parent_V_ce1 : STD_LOGIC;
    signal parent_V_we1 : STD_LOGIC;
    signal temp_array_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal temp_array_V_ce0 : STD_LOGIC;
    signal temp_array_V_we0 : STD_LOGIC;
    signal temp_array_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_start : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_done : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_idle : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_ready : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parentStream_read : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_ce1 : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_we1 : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_d1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_ce0 : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_we0 : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_start : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_done : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_idle : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_ready : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_parentStream_read : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_p_out : STD_LOGIC_VECTOR (285 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_p_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_phi_ln1319_out : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_phi_ln1319_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_start : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_done : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_idle : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_ready : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_ce0 : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_we0 : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_parent_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_parent_V_ce0 : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_19_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_19_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_18_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_18_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_17_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_17_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_16_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_16_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_15_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_15_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_14_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_14_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_13_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_13_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_12_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_12_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_11_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_11_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_10_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_10_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_9_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_9_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_8_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_8_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_7_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_7_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_6_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_6_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_5_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_5_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_4_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_4_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_3_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_3_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_out_ap_vld : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_start : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_done : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_idle : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_ready : STD_LOGIC;
    signal grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_lengthHistogramStream_din : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_lengthHistogramStream_write : STD_LOGIC;
    signal metaIdx_V_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal k_V_reg_266 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal phi_ln1319_loc_fu_180 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal zext_ln587_fu_389_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln718_fu_516_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln719_fu_526_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_5_fu_531_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal left_V_fu_100 : STD_LOGIC_VECTOR (285 downto 0);
    signal left_V_5_fu_494_p3 : STD_LOGIC_VECTOR (285 downto 0);
    signal right_V_fu_104 : STD_LOGIC_VECTOR (285 downto 0);
    signal p_Result_s_fu_486_p3 : STD_LOGIC_VECTOR (285 downto 0);
    signal tmp_data_V_fu_394_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1294_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1294_1_fu_407_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_fu_439_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln716_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln716_fu_454_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_476_p4 : STD_LOGIC_VECTOR (279 downto 0);
    signal add_ln718_fu_511_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln719_fu_521_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        parentStream_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        parentStream_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        parentStream_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        parentStream_empty_n : IN STD_LOGIC;
        parentStream_read : OUT STD_LOGIC;
        hctMeta_load : IN STD_LOGIC_VECTOR (8 downto 0);
        parent_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_V_ce1 : OUT STD_LOGIC;
        parent_V_we1 : OUT STD_LOGIC;
        parent_V_d1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        temp_array_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        temp_array_V_ce0 : OUT STD_LOGIC;
        temp_array_V_we0 : OUT STD_LOGIC;
        temp_array_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        rhpLen : IN STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component gzipcMulticoreStreaming_getHuffBitLengths_286_10_14_Pipeline_read_word IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        parentStream_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        parentStream_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        parentStream_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        parentStream_empty_n : IN STD_LOGIC;
        parentStream_read : OUT STD_LOGIC;
        p_lcssa341354 : IN STD_LOGIC_VECTOR (285 downto 0);
        empty : IN STD_LOGIC_VECTOR (9 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (285 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        phi_ln1319_out : OUT STD_LOGIC_VECTOR (5 downto 0);
        phi_ln1319_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_getHuffBitLengths_286_10_14_Pipeline_traverse_tree IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        length_r : IN STD_LOGIC_VECTOR (13 downto 0);
        prevParent_V : IN STD_LOGIC_VECTOR (9 downto 0);
        sext_ln724 : IN STD_LOGIC_VECTOR (10 downto 0);
        temp_array_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        temp_array_V_ce0 : OUT STD_LOGIC;
        temp_array_V_we0 : OUT STD_LOGIC;
        temp_array_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        temp_array_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        parent_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_V_ce0 : OUT STD_LOGIC;
        parent_V_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        empty : IN STD_LOGIC_VECTOR (285 downto 0);
        p_lcssa341354 : IN STD_LOGIC_VECTOR (285 downto 0);
        length_histogram_V_19_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_19_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_18_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_18_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_17_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_17_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_16_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_16_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_15_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_15_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_14_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_14_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_13_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_13_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_12_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_12_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_11_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_11_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_10_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_10_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_9_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_9_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_8_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_8_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_7_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_7_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_6_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_6_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_5_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_5_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_4_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_4_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_3_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_3_out_ap_vld : OUT STD_LOGIC;
        length_histogram_V_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gzipcMulticoreStreaming_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lengthHistogramStream_din : OUT STD_LOGIC_VECTOR (12 downto 0);
        lengthHistogramStream_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        lengthHistogramStream_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        lengthHistogramStream_full_n : IN STD_LOGIC;
        lengthHistogramStream_write : OUT STD_LOGIC;
        length_histogram_V_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_3_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_4_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_5_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_6_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_7_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_8_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_9_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_10_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_11_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_12_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_13_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_14_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_15_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_16_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_17_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_18_reload : IN STD_LOGIC_VECTOR (11 downto 0);
        length_histogram_V_19_reload : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component gzipcMulticoreStreaming_filterRadixSortPart1_286_10_14_1_s_hctMeta_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_s_heap_value_V_RAM_2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component gzipcMulticoreStreaming_getHuffBitLengths_286_10_14_s_temp_array_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    hctMeta_U : component gzipcMulticoreStreaming_filterRadixSortPart1_286_10_14_1_s_hctMeta_3_ROM_AUTO_1R
    generic map (
        DataWidth => 9,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => hctMeta_address0,
        ce0 => hctMeta_ce0,
        q0 => hctMeta_q0);

    parent_V_U : component gzipcMulticoreStreaming_radixSortMidPartial_286_10_14_s_heap_value_V_RAM_2P_LUTRAM_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 286,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => parent_V_address0,
        ce0 => parent_V_ce0,
        q0 => parent_V_q0,
        address1 => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_address1,
        ce1 => parent_V_ce1,
        we1 => parent_V_we1,
        d1 => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_d1);

    temp_array_V_U : component gzipcMulticoreStreaming_getHuffBitLengths_286_10_14_s_temp_array_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 14,
        AddressRange => 286,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_array_V_address0,
        ce0 => temp_array_V_ce0,
        we0 => temp_array_V_we0,
        d0 => temp_array_V_d0,
        q0 => temp_array_V_q0);

    grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277 : component gzipcMulticoreStreaming_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_start,
        ap_done => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_done,
        ap_idle => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_idle,
        ap_ready => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_ready,
        parentStream_dout => parentStream_dout,
        parentStream_num_data_valid => ap_const_lv11_0,
        parentStream_fifo_cap => ap_const_lv11_0,
        parentStream_empty_n => parentStream_empty_n,
        parentStream_read => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parentStream_read,
        hctMeta_load => hctMeta_load_reg_773,
        parent_V_address1 => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_address1,
        parent_V_ce1 => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_ce1,
        parent_V_we1 => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_we1,
        parent_V_d1 => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_d1,
        temp_array_V_address0 => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_address0,
        temp_array_V_ce0 => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_ce0,
        temp_array_V_we0 => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_we0,
        temp_array_V_d0 => grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_d0,
        rhpLen => rhpLen_reg_784);

    grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287 : component gzipcMulticoreStreaming_getHuffBitLengths_286_10_14_Pipeline_read_word
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_start,
        ap_done => grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_done,
        ap_idle => grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_idle,
        ap_ready => grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_ready,
        parentStream_dout => parentStream_dout,
        parentStream_num_data_valid => ap_const_lv11_0,
        parentStream_fifo_cap => ap_const_lv11_0,
        parentStream_empty_n => parentStream_empty_n,
        parentStream_read => grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_parentStream_read,
        p_lcssa341354 => reg_359,
        empty => trunc_ln1319_reg_797,
        p_out => grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_p_out,
        p_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_p_out_ap_vld,
        phi_ln1319_out => grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_phi_ln1319_out,
        phi_ln1319_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_phi_ln1319_out_ap_vld);

    grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297 : component gzipcMulticoreStreaming_getHuffBitLengths_286_10_14_Pipeline_traverse_tree
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_start,
        ap_done => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_done,
        ap_idle => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_idle,
        ap_ready => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_ready,
        length_r => length_reg_843,
        prevParent_V => prevParent_V_reg_823,
        sext_ln724 => i_reg_848,
        temp_array_V_address0 => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_address0,
        temp_array_V_ce0 => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_ce0,
        temp_array_V_we0 => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_we0,
        temp_array_V_d0 => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_d0,
        temp_array_V_q0 => temp_array_V_q0,
        parent_V_address0 => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_parent_V_address0,
        parent_V_ce0 => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_parent_V_ce0,
        parent_V_q0 => parent_V_q0,
        empty => left_V_load_reg_838,
        p_lcssa341354 => reg_359,
        length_histogram_V_19_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_19_out,
        length_histogram_V_19_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_19_out_ap_vld,
        length_histogram_V_18_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_18_out,
        length_histogram_V_18_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_18_out_ap_vld,
        length_histogram_V_17_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_17_out,
        length_histogram_V_17_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_17_out_ap_vld,
        length_histogram_V_16_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_16_out,
        length_histogram_V_16_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_16_out_ap_vld,
        length_histogram_V_15_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_15_out,
        length_histogram_V_15_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_15_out_ap_vld,
        length_histogram_V_14_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_14_out,
        length_histogram_V_14_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_14_out_ap_vld,
        length_histogram_V_13_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_13_out,
        length_histogram_V_13_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_13_out_ap_vld,
        length_histogram_V_12_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_12_out,
        length_histogram_V_12_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_12_out_ap_vld,
        length_histogram_V_11_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_11_out,
        length_histogram_V_11_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_11_out_ap_vld,
        length_histogram_V_10_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_10_out,
        length_histogram_V_10_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_10_out_ap_vld,
        length_histogram_V_9_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_9_out,
        length_histogram_V_9_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_9_out_ap_vld,
        length_histogram_V_8_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_8_out,
        length_histogram_V_8_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_8_out_ap_vld,
        length_histogram_V_7_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_7_out,
        length_histogram_V_7_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_7_out_ap_vld,
        length_histogram_V_6_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_6_out,
        length_histogram_V_6_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_6_out_ap_vld,
        length_histogram_V_5_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_5_out,
        length_histogram_V_5_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_5_out_ap_vld,
        length_histogram_V_4_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_4_out,
        length_histogram_V_4_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_4_out_ap_vld,
        length_histogram_V_3_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_3_out,
        length_histogram_V_3_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_3_out_ap_vld,
        length_histogram_V_out => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_out,
        length_histogram_V_out_ap_vld => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_out_ap_vld);

    grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326 : component gzipcMulticoreStreaming_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_start,
        ap_done => grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_done,
        ap_idle => grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_idle,
        ap_ready => grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_ready,
        lengthHistogramStream_din => grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_lengthHistogramStream_din,
        lengthHistogramStream_num_data_valid => ap_const_lv7_0,
        lengthHistogramStream_fifo_cap => ap_const_lv7_0,
        lengthHistogramStream_full_n => lengthHistogramStream_full_n,
        lengthHistogramStream_write => grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_lengthHistogramStream_write,
        length_histogram_V_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_out,
        length_histogram_V_3_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_3_out,
        length_histogram_V_4_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_4_out,
        length_histogram_V_5_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_5_out,
        length_histogram_V_6_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_6_out,
        length_histogram_V_7_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_7_out,
        length_histogram_V_8_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_8_out,
        length_histogram_V_9_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_9_out,
        length_histogram_V_10_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_10_out,
        length_histogram_V_11_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_11_out,
        length_histogram_V_12_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_12_out,
        length_histogram_V_13_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_13_out,
        length_histogram_V_14_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_14_out,
        length_histogram_V_15_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_15_out,
        length_histogram_V_16_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_16_out,
        length_histogram_V_17_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_17_out,
        length_histogram_V_18_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_18_out,
        length_histogram_V_19_reload => grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_length_histogram_V_19_out);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((parentStream_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (lengthHistogramStream_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_ready = ap_const_logic_1)) then 
                    grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_ready = ap_const_logic_1)) then 
                    grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_ready = ap_const_logic_1)) then 
                    grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_ready = ap_const_logic_1)) then 
                    grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    k_V_reg_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                k_V_reg_266 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                k_V_reg_266 <= add_ln886_reg_792;
            end if; 
        end if;
    end process;

    left_V_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                left_V_fu_100 <= ap_const_lv286_lc_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                left_V_fu_100 <= left_V_5_fu_494_p3;
            end if; 
        end if;
    end process;

    metaIdx_V_reg_255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                metaIdx_V_reg_255 <= metaIdx_V_1_reg_763;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                metaIdx_V_reg_255 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    right_V_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                right_V_fu_104 <= ap_const_lv286_lc_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                right_V_fu_104 <= p_Result_s_fu_486_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln1073_fu_417_p2 = ap_const_lv1_0) and (parentStream_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                add_ln886_reg_792 <= add_ln886_fu_423_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                child_depth_V_load_reg_833 <= temp_array_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                hctMeta_load_reg_773 <= hctMeta_q0;
                rhpLen_reg_784 <= rhpLen_fu_411_p2;
                    zext_ln1294_reg_778(9 downto 0) <= zext_ln1294_fu_397_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                i_reg_848 <= i_fu_542_p2;
                left_V_load_reg_838 <= left_V_fu_100;
                length_reg_843 <= length_fu_536_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                icmp_ln1065_reg_802 <= icmp_ln1065_fu_433_p2;
                trunc_ln1319_reg_797 <= trunc_ln1319_fu_429_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((parentStream_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (lengthHistogramStream_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_375_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                metaIdx_V_1_reg_763 <= metaIdx_V_1_fu_383_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                parentStream_read_reg_754 <= parentStream_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_phi_ln1319_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                phi_ln1319_loc_fu_180 <= grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_phi_ln1319_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                prevParent_V_reg_823 <= parent_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state14))) then
                reg_359 <= right_V_fu_104;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_417_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                select_ln719_reg_807 <= select_ln719_fu_459_p3;
                trunc_ln710_reg_812 <= trunc_ln710_fu_466_p1;
            end if;
        end if;
    end process;
    zext_ln1294_reg_778(10) <= '0';

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, parentStream_empty_n, lengthHistogramStream_full_n, ap_CS_fsm_state2, ap_CS_fsm_state7, icmp_ln1073_fu_417_p2, tmp_strobe_V_fu_375_p3, grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_done, grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_done, grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_done, grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_done, ap_CS_fsm_state17, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state15)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((parentStream_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (lengthHistogramStream_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((parentStream_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (lengthHistogramStream_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_375_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if ((not(((icmp_ln1073_fu_417_p2 = ap_const_lv1_0) and (parentStream_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_417_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif ((not(((icmp_ln1073_fu_417_p2 = ap_const_lv1_0) and (parentStream_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln716_fu_454_p2 <= std_logic_vector(unsigned(zext_ln1294_reg_778) + unsigned(ap_const_lv11_1));
    add_ln718_fu_511_p2 <= std_logic_vector(unsigned(trunc_ln710_reg_812) + unsigned(ap_const_lv9_1FF));
    add_ln719_fu_521_p2 <= std_logic_vector(unsigned(trunc_ln710_reg_812) + unsigned(ap_const_lv9_1FE));
    add_ln886_fu_423_p2 <= std_logic_vector(unsigned(k_V_reg_266) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_done)
    begin
        if ((grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_done)
    begin
        if ((grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(parentStream_empty_n, lengthHistogramStream_full_n, tmp_strobe_V_fu_375_p3)
    begin
        if (((parentStream_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (lengthHistogramStream_full_n = ap_const_logic_0)))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_done)
    begin
        if ((grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(parentStream_empty_n, icmp_ln1073_fu_417_p2)
    begin
        if (((icmp_ln1073_fu_417_p2 = ap_const_lv1_0) and (parentStream_empty_n = ap_const_logic_0))) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_done)
    begin
        if ((grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state2_assign_proc : process(parentStream_empty_n, lengthHistogramStream_full_n, tmp_strobe_V_fu_375_p3)
    begin
                ap_block_state2 <= ((parentStream_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (lengthHistogramStream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state7_assign_proc : process(parentStream_empty_n, icmp_ln1073_fu_417_p2)
    begin
                ap_block_state7 <= ((icmp_ln1073_fu_417_p2 = ap_const_lv1_0) and (parentStream_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, parentStream_empty_n, lengthHistogramStream_full_n, ap_CS_fsm_state2, tmp_strobe_V_fu_375_p3)
    begin
        if ((not(((parentStream_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (lengthHistogramStream_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_start <= grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_ap_start_reg;
    grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_start <= grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_ap_start_reg;
    grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_start <= grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_ap_start_reg;
    grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_start <= grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_ap_start_reg;
    hctMeta_address0 <= zext_ln587_fu_389_p1(1 - 1 downto 0);

    hctMeta_ce0_assign_proc : process(parentStream_empty_n, lengthHistogramStream_full_n, ap_CS_fsm_state2, tmp_strobe_V_fu_375_p3)
    begin
        if ((not(((parentStream_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (lengthHistogramStream_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            hctMeta_ce0 <= ap_const_logic_1;
        else 
            hctMeta_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_542_p2 <= std_logic_vector(unsigned(select_ln719_reg_807) + unsigned(ap_const_lv11_7FE));
    icmp_ln1065_fu_433_p2 <= "1" when (k_V_reg_266 = ap_const_lv2_0) else "0";
    icmp_ln1073_fu_417_p2 <= "1" when (k_V_reg_266 = ap_const_lv2_2) else "0";
    icmp_ln1294_fu_401_p2 <= "1" when (unsigned(tmp_data_V_fu_394_p1) < unsigned(ap_const_lv10_3)) else "0";
    icmp_ln716_fu_448_p2 <= "1" when (tmp_fu_439_p4 = ap_const_lv9_0) else "0";

    internal_ap_ready_assign_proc : process(parentStream_empty_n, lengthHistogramStream_full_n, ap_CS_fsm_state2, tmp_strobe_V_fu_375_p3)
    begin
        if ((not(((parentStream_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (lengthHistogramStream_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    left_V_5_fu_494_p3 <= 
        p_Result_s_fu_486_p3 when (icmp_ln1065_reg_802(0) = '1') else 
        left_V_fu_100;

    lengthHistogramStream_blk_n_assign_proc : process(lengthHistogramStream_full_n, ap_CS_fsm_state2, tmp_strobe_V_fu_375_p3)
    begin
        if (((tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            lengthHistogramStream_blk_n <= lengthHistogramStream_full_n;
        else 
            lengthHistogramStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    lengthHistogramStream_din_assign_proc : process(parentStream_empty_n, lengthHistogramStream_full_n, ap_CS_fsm_state2, tmp_strobe_V_fu_375_p3, grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_lengthHistogramStream_din, ap_CS_fsm_state17)
    begin
        if ((not(((parentStream_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (lengthHistogramStream_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            lengthHistogramStream_din <= ap_const_lv13_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            lengthHistogramStream_din <= grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_lengthHistogramStream_din;
        else 
            lengthHistogramStream_din <= grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_lengthHistogramStream_din;
        end if; 
    end process;


    lengthHistogramStream_write_assign_proc : process(parentStream_empty_n, lengthHistogramStream_full_n, ap_CS_fsm_state2, tmp_strobe_V_fu_375_p3, grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_lengthHistogramStream_write, ap_CS_fsm_state17)
    begin
        if ((not(((parentStream_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (lengthHistogramStream_full_n = ap_const_logic_0)))) and (tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            lengthHistogramStream_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            lengthHistogramStream_write <= grp_getHuffBitLengths_286_10_14_Pipeline_write_blen_hist_fu_326_lengthHistogramStream_write;
        else 
            lengthHistogramStream_write <= ap_const_logic_0;
        end if; 
    end process;

    length_fu_536_p2 <= std_logic_vector(unsigned(child_depth_V_load_reg_833) + unsigned(ap_const_lv14_1));
    metaIdx_V_1_fu_383_p2 <= (metaIdx_V_reg_255 xor ap_const_lv1_1);
    p_Result_s_fu_486_p3 <= (phi_ln1319_loc_fu_180 & p_Val2_s_fu_476_p4);
    p_Val2_s_fu_476_p4 <= grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_p_out(285 downto 6);

    parentStream_blk_n_assign_proc : process(parentStream_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state7, icmp_ln1073_fu_417_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((icmp_ln1073_fu_417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            parentStream_blk_n <= parentStream_empty_n;
        else 
            parentStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    parentStream_read_assign_proc : process(parentStream_empty_n, lengthHistogramStream_full_n, ap_CS_fsm_state2, ap_CS_fsm_state7, icmp_ln1073_fu_417_p2, tmp_strobe_V_fu_375_p3, grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parentStream_read, grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_parentStream_read, ap_CS_fsm_state5, ap_CS_fsm_state9)
    begin
        if (((not(((icmp_ln1073_fu_417_p2 = ap_const_lv1_0) and (parentStream_empty_n = ap_const_logic_0))) and (icmp_ln1073_fu_417_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((parentStream_empty_n = ap_const_logic_0) or ((tmp_strobe_V_fu_375_p3 = ap_const_lv1_0) and (lengthHistogramStream_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            parentStream_read <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            parentStream_read <= grp_getHuffBitLengths_286_10_14_Pipeline_read_word_fu_287_parentStream_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            parentStream_read <= grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parentStream_read;
        else 
            parentStream_read <= ap_const_logic_0;
        end if; 
    end process;


    parent_V_address0_assign_proc : process(ap_CS_fsm_state11, grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_parent_V_address0, ap_CS_fsm_state15, zext_ln719_fu_526_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            parent_V_address0 <= zext_ln719_fu_526_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            parent_V_address0 <= grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_parent_V_address0;
        else 
            parent_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    parent_V_ce0_assign_proc : process(ap_CS_fsm_state11, grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_parent_V_ce0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            parent_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            parent_V_ce0 <= grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_parent_V_ce0;
        else 
            parent_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    parent_V_ce1_assign_proc : process(grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            parent_V_ce1 <= grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_ce1;
        else 
            parent_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    parent_V_we1_assign_proc : process(grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_we1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            parent_V_we1 <= grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_parent_V_we1;
        else 
            parent_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    rhpLen_fu_411_p2 <= std_logic_vector(unsigned(zext_ln1294_fu_397_p1) + unsigned(zext_ln1294_1_fu_407_p1));
    select_ln719_fu_459_p3 <= 
        add_ln716_fu_454_p2 when (icmp_ln716_fu_448_p2(0) = '1') else 
        zext_ln1294_reg_778;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;


    temp_array_V_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_address0, grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_address0, ap_CS_fsm_state5, ap_CS_fsm_state15, zext_ln718_fu_516_p1, zext_ln587_5_fu_531_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp_array_V_address0 <= zext_ln587_5_fu_531_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            temp_array_V_address0 <= zext_ln718_fu_516_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_array_V_address0 <= grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_array_V_address0 <= grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_address0;
        else 
            temp_array_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    temp_array_V_ce0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_ce0, grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_ce0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            temp_array_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_array_V_ce0 <= grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_array_V_ce0 <= grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_ce0;
        else 
            temp_array_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_array_V_d0_assign_proc : process(ap_CS_fsm_state11, grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_d0, grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_d0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            temp_array_V_d0 <= ap_const_lv14_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_array_V_d0 <= grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_array_V_d0 <= grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_d0;
        else 
            temp_array_V_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_array_V_we0_assign_proc : process(ap_CS_fsm_state11, grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_we0, grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_we0, ap_CS_fsm_state5, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            temp_array_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            temp_array_V_we0 <= grp_getHuffBitLengths_286_10_14_Pipeline_traverse_tree_fu_297_temp_array_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_array_V_we0 <= grp_getHuffBitLengths_286_10_14_Pipeline_init_lenHist_parent_stream_fu_277_temp_array_V_we0;
        else 
            temp_array_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_data_V_fu_394_p1 <= parentStream_read_reg_754(10 - 1 downto 0);
    tmp_fu_439_p4 <= parentStream_read_reg_754(9 downto 1);
    tmp_strobe_V_fu_375_p3 <= parentStream_dout(10 downto 10);
    trunc_ln1319_fu_429_p1 <= parentStream_dout(10 - 1 downto 0);
    trunc_ln710_fu_466_p1 <= select_ln719_fu_459_p3(9 - 1 downto 0);
    zext_ln1294_1_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1294_fu_401_p2),11));
    zext_ln1294_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_data_V_fu_394_p1),11));
    zext_ln587_5_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(parent_V_q0),64));
    zext_ln587_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(metaIdx_V_reg_255),64));
    zext_ln718_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln718_fu_511_p2),64));
    zext_ln719_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln719_fu_521_p2),64));
end behav;
