==27722== Cachegrind, a cache and branch-prediction profiler
==27722== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27722== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27722== Command: ./mser .
==27722== 
--27722-- warning: L3 cache found, using its data for the LL simulation.
--27722-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27722-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27722== 
==27722== Process terminating with default action of signal 15 (SIGTERM)
==27722==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27722==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27722== 
==27722== I   refs:      1,940,648,675
==27722== I1  misses:            1,360
==27722== LLi misses:            1,223
==27722== I1  miss rate:          0.00%
==27722== LLi miss rate:          0.00%
==27722== 
==27722== D   refs:        801,557,210  (542,554,657 rd   + 259,002,553 wr)
==27722== D1  misses:        4,321,248  (  2,854,086 rd   +   1,467,162 wr)
==27722== LLd misses:        1,698,559  (    511,150 rd   +   1,187,409 wr)
==27722== D1  miss rate:           0.5% (        0.5%     +         0.6%  )
==27722== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==27722== 
==27722== LL refs:           4,322,608  (  2,855,446 rd   +   1,467,162 wr)
==27722== LL misses:         1,699,782  (    512,373 rd   +   1,187,409 wr)
==27722== LL miss rate:            0.1% (        0.0%     +         0.5%  )
