////////////////////////////////////////////////////////////////////////////////
//                                            __ _      _     _               //
//                                           / _(_)    | |   | |              //
//                __ _ _   _  ___  ___ _ __ | |_ _  ___| | __| |              //
//               / _` | | | |/ _ \/ _ \ '_ \|  _| |/ _ \ |/ _` |              //
//              | (_| | |_| |  __/  __/ | | | | | |  __/ | (_| |              //
//               \__, |\__,_|\___|\___|_| |_|_| |_|\___|_|\__,_|              //
//                  | |                                                       //
//                  |_|                                                       //
//                                                                            //
//                                                                            //
//              MSP430 CPU                                                    //
//              Processing Unit                                               //
//                                                                            //
////////////////////////////////////////////////////////////////////////////////

/* Copyright (c) 2015-2016 by the author(s)
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 *
 * =============================================================================
 * Author(s):
 *   Paco Reina Campo <pacoreinacampo@queenfield.tech>
 */

+incdir+../../../../../../../rtl/verilog/pkg/

//=============================================================================
// Testbench related
//=============================================================================

+incdir+../../../../../../../bench/verilog/procedures/main/

../../../../../../../bench/verilog/procedures/main/pu_msp430_ram_d1.sv
../../../../../../../bench/verilog/procedures/main/pu_msp430_ram_d2.sv
../../../../../../../bench/verilog/procedures/main/pu_msp430_ram_dp.sv
../../../../../../../bench/verilog/procedures/main/pu_msp430_ram_p2.sv
../../../../../../../bench/verilog/procedures/main/pu_msp430_ram_sp.sv
../../../../../../../bench/verilog/procedures/main/pu_msp430_glbl.sv
../../../../../../../bench/verilog/procedures/main/pu_msp430_debug.sv
../../../../../../../bench/verilog/procedures/main/pu_msp430_testbench.sv


//=============================================================================
// SoC-MSP430
//=============================================================================

../../../../../../../rtl/verilog/soc/pu_msp430_soc.sv
../../../../../../../rtl/verilog/soc/pu_msp430_io_cell.sv

//=============================================================================
// PU-MSP430
//=============================================================================

../../../../../../../rtl/verilog/core/fuse/pu_msp430_and_gate.sv
../../../../../../../rtl/verilog/core/fuse/pu_msp430_clock_gate.sv
../../../../../../../rtl/verilog/core/fuse/pu_msp430_clock_mux.sv
../../../../../../../rtl/verilog/core/fuse/pu_msp430_scan_mux.sv
../../../../../../../rtl/verilog/core/fuse/pu_msp430_sync_cell.sv
../../../../../../../rtl/verilog/core/fuse/pu_msp430_sync_reset.sv
../../../../../../../rtl/verilog/core/fuse/pu_msp430_wakeup_cell.sv

../../../../../../../rtl/verilog/core/omsp/pu_msp430_alu.sv
../../../../../../../rtl/verilog/core/omsp/pu_msp430_dbg_hwbrk.sv
../../../../../../../rtl/verilog/core/omsp/pu_msp430_dbg_i2c.sv
../../../../../../../rtl/verilog/core/omsp/pu_msp430_dbg_uart.sv
../../../../../../../rtl/verilog/core/omsp/pu_msp430_register_file.sv

../../../../../../../rtl/verilog/core/main/pu_msp430_bcm.sv
../../../../../../../rtl/verilog/core/main/pu_msp430_dac.sv
../../../../../../../rtl/verilog/core/main/pu_msp430_dbg.sv
../../../../../../../rtl/verilog/core/main/pu_msp430_execution.sv
../../../../../../../rtl/verilog/core/main/pu_msp430_frontend.sv
../../../../../../../rtl/verilog/core/main/pu_msp430_gpio.sv
../../../../../../../rtl/verilog/core/main/pu_msp430_memory.sv
../../../../../../../rtl/verilog/core/main/pu_msp430_multiplier.sv
../../../../../../../rtl/verilog/core/main/pu_msp430_sfr.sv
../../../../../../../rtl/verilog/core/main/pu_msp430_ta.sv
../../../../../../../rtl/verilog/core/main/pu_msp430_watchdog.sv
../../../../../../../rtl/verilog/core/main/pu_msp430_template08.sv
../../../../../../../rtl/verilog/core/main/pu_msp430_template16.sv
../../../../../../../rtl/verilog/core/main/pu_msp430_uart.sv

../../../../../../../rtl/verilog/pu/pu_msp430_core.sv
../../../../../../../rtl/verilog/pu/pu_msp430_pu0.sv
../../../../../../../rtl/verilog/pu/pu_msp430_pu1.sv
