Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Wed Dec 27 20:53:44 2017
| Host             : DESKTOP-EUIKP9S running 64-bit major release  (build 9200)
| Command          : report_power -file pipelinedcpu_power_routed.rpt -pb pipelinedcpu_power_summary_routed.pb -rpx pipelinedcpu_power_routed.rpx
| Design           : pipelinedcpu
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 74.917 (Junction temp exceeded!) |
| Dynamic (W)              | 74.072                           |
| Device Static (W)        | 0.844                            |
| Effective TJA (C/W)      | 2.7                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    19.361 |     3906 |       --- |             --- |
|   LUT as Logic |    18.551 |     1807 |     63400 |            2.85 |
|   Register     |     0.395 |     1505 |    126800 |            1.19 |
|   F7/F8 Muxes  |     0.372 |      313 |     63400 |            0.49 |
|   CARRY4       |     0.036 |       23 |     15850 |            0.15 |
|   BUFG         |     0.006 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       91 |       --- |             --- |
| Signals        |    28.330 |     3264 |       --- |             --- |
| Block RAM      |     0.696 |     30.5 |       135 |           22.59 |
| I/O            |    25.686 |       19 |       285 |            6.67 |
| Static Power   |     0.844 |          |           |                 |
| Total          |    74.917 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    48.917 |      48.331 |      0.586 |
| Vccaux    |       1.800 |     1.034 |       0.941 |      0.093 |
| Vcco33    |       3.300 |     7.273 |       7.269 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.101 |       0.060 |      0.042 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| pipelinedcpu                                     |    74.072 |
|   clkdivider                                     |     0.153 |
|   de_reg                                         |    20.731 |
|   em_reg                                         |     4.063 |
|   exe_stage                                      |     0.019 |
|     al_unit                                      |     0.019 |
|   id_stage                                       |     5.941 |
|     rf                                           |     5.941 |
|   if_stage                                       |     1.345 |
|     inst_mem                                     |     1.345 |
|       your_instance_name                         |     1.345 |
|         U0                                       |     1.345 |
|           inst_blk_mem_gen                       |     1.345 |
|             gnbram.gnativebmg.native_blk_mem_gen |     1.345 |
|               valid.cstr                         |     1.345 |
|                 bindec_a.bindec_inst_a           |     0.094 |
|                 has_mux_a.A                      |     0.303 |
|                 ramloop[0].ram.r                 |     0.080 |
|                   prim_init.ram                  |     0.080 |
|                 ramloop[10].ram.r                |     0.043 |
|                   prim_init.ram                  |     0.043 |
|                 ramloop[11].ram.r                |     0.048 |
|                   prim_init.ram                  |     0.048 |
|                 ramloop[12].ram.r                |     0.048 |
|                   prim_init.ram                  |     0.048 |
|                 ramloop[13].ram.r                |     0.046 |
|                   prim_init.ram                  |     0.046 |
|                 ramloop[14].ram.r                |     0.038 |
|                   prim_init.ram                  |     0.038 |
|                 ramloop[1].ram.r                 |     0.156 |
|                   prim_init.ram                  |     0.156 |
|                 ramloop[2].ram.r                 |     0.135 |
|                   prim_init.ram                  |     0.135 |
|                 ramloop[3].ram.r                 |     0.047 |
|                   prim_init.ram                  |     0.047 |
|                 ramloop[4].ram.r                 |     0.045 |
|                   prim_init.ram                  |     0.045 |
|                 ramloop[5].ram.r                 |     0.052 |
|                   prim_init.ram                  |     0.052 |
|                 ramloop[6].ram.r                 |     0.070 |
|                   prim_init.ram                  |     0.070 |
|                 ramloop[7].ram.r                 |     0.040 |
|                   prim_init.ram                  |     0.040 |
|                 ramloop[8].ram.r                 |     0.056 |
|                   prim_init.ram                  |     0.056 |
|                 ramloop[9].ram.r                 |     0.043 |
|                   prim_init.ram                  |     0.043 |
|   inst_reg                                       |     6.295 |
|     instruction                                  |     5.520 |
|     pc_plus4                                     |     0.775 |
|   mem_io_stage                                   |     2.848 |
|     devices                                      |     0.906 |
|       pwm0                                       |     0.252 |
|       seg0                                       |     0.654 |
|     memory0                                      |     1.942 |
|       your_instance_name                         |     1.763 |
|         U0                                       |     1.763 |
|           inst_blk_mem_gen                       |     1.763 |
|             gnbram.gnativebmg.native_blk_mem_gen |     1.763 |
|               valid.cstr                         |     1.763 |
|                 has_mux_a.A                      |     1.213 |
|                 ramloop[0].ram.r                 |     0.026 |
|                   prim_init.ram                  |     0.026 |
|                 ramloop[10].ram.r                |     0.088 |
|                   prim_init.ram                  |     0.088 |
|                 ramloop[11].ram.r                |     0.015 |
|                   prim_init.ram                  |     0.015 |
|                 ramloop[12].ram.r                |     0.021 |
|                   prim_init.ram                  |     0.021 |
|                 ramloop[13].ram.r                |     0.013 |
|                   prim_init.ram                  |     0.013 |
|                 ramloop[14].ram.r                |     0.020 |
|                   prim_init.ram                  |     0.020 |
|                 ramloop[15].ram.r                |     0.096 |
|                   prim_init.ram                  |     0.096 |
|                 ramloop[1].ram.r                 |     0.017 |
|                   prim_init.ram                  |     0.017 |
|                 ramloop[2].ram.r                 |     0.019 |
|                   prim_init.ram                  |     0.019 |
|                 ramloop[3].ram.r                 |     0.012 |
|                   prim_init.ram                  |     0.012 |
|                 ramloop[4].ram.r                 |     0.014 |
|                   prim_init.ram                  |     0.014 |
|                 ramloop[5].ram.r                 |     0.015 |
|                   prim_init.ram                  |     0.015 |
|                 ramloop[6].ram.r                 |     0.020 |
|                   prim_init.ram                  |     0.020 |
|                 ramloop[7].ram.r                 |     0.018 |
|                   prim_init.ram                  |     0.018 |
|                 ramloop[8].ram.r                 |     0.077 |
|                   prim_init.ram                  |     0.077 |
|                 ramloop[9].ram.r                 |     0.079 |
|                   prim_init.ram                  |     0.079 |
|   mw_reg                                         |     1.009 |
|   progcnt                                        |     1.972 |
|     program_counter                              |     1.972 |
|   wb_stage                                       |     3.962 |
+--------------------------------------------------+-----------+


