INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ken/vivado/demo/demo.srcs/sources_1/new/BasicLEDController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BasicLEDController
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ken/vivado/demo/demo.ip_user_files/bd/MainDesign/ip/MainDesign_BasicLEDController_0_0/sim/MainDesign_BasicLEDController_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDesign_BasicLEDController_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ken/vivado/demo/demo.ip_user_files/bd/MainDesign/sim/MainDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ken/vivado/demo/demo.gen/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ken/vivado/demo/demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
