// Seed: 339712434
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input logic id_5,
    output reg id_6,
    output reg id_7,
    output logic id_8
);
  always @(1) begin
    id_7 <= id_3;
    id_7 <= id_1;
    if (id_2) id_6 <= id_1;
  end
endmodule
