   1              		.cpu cortex-a9
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.file	"r_rza2_scifa_lld_baud.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.calc_brr_only_actual_baud_rate,"ax",%progbits
  17              		.align	2
  18              		.arch armv7-a
  19              		.arch_extension mp
  20              		.arch_extension sec
  21              		.syntax unified
  22              		.arm
  23              		.fpu neon
  25              	calc_brr_only_actual_baud_rate:
  26              	.LVL0:
  27              	.LFB2:
  28              		.file 1 "../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c"
   1:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
   2:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * DISCLAIMER
   3:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * This software is supplied by Renesas Electronics Corporation and is only
   4:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * intended for use with Renesas products. No other uses are authorized. This
   5:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * software is owned by Renesas Electronics Corporation and is protected under
   6:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * all applicable laws, including copyright laws.
   7:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING
   8:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * THIS SOFTWARE, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT
   9:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
  10:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * AND NON-INFRINGEMENT. ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.
  11:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY LAW, NEITHER RENESAS
  12:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE
  13:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR
  14:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR ITS AFFILIATES HAVE
  15:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  16:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * Renesas reserves the right, without notice, to make changes to this software
  17:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * and to discontinue the availability of this software. By using this software,
  18:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * you agree to the additional terms and conditions found by accessing the
  19:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * following link:
  20:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * http://www.renesas.com/disclaimer
  21:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
  22:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * Copyright (C) 2019 Renesas Electronics Corporation. All rights reserved.
  23:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
  24:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
  25:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * File Name    : r_rza2_scifa_lld_baud.c
  26:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * Description  : SCIFA Low Layer Driver baud rate setting
  27:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
  28:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
  29:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * History      : DD.MM.YYYY Version Description
  30:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *              : 15.05.2018 1.00    Release
  31:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *              : 10.05.2019 1.01    Fixed issue with channel 0 Baud rate setting
  32:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *              : 23.05.2019 1.02    Restructuring to ensure that other LLDs are only accessed from
  33:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
  34:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
  35:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
  36:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  Includes   <System Includes> , "Project Includes"
  37:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
  38:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
  39:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /* System Includes */
  40:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** #include "r_typedefs.h"
  41:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** #include "iodefine.h"
  42:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** #include "iobitmask.h"
  43:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** #include "rza_io_regrw.h"              /* Low level register read/write header */
  44:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
  45:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /* Driver Includes */
  46:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** #include "driver.h"                    /* Device driver header */
  47:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** #include "r_rza2_scifa_lld.h"          /* Low Layer Driver header */
  48:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** #include "r_rza2_scifa_lld_cfg.h"      /* Low Layer Driver configuration header */
  49:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
  50:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
  51:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  Private global variables and functions
  52:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
  53:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
  54:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
  55:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  Macro definitions
  56:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
  57:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** #define R_PRV_NUM_DIVISORS_ASYNC    (9)
  58:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** #define R_PRV_NUM_DIVISORS_SYNC     (4)
  59:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
  60:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
  61:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  Typedefs
  62:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
  63:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
  64:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**
  65:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @typedef st_baud_divisorb_t baud rate divisor struct
  66:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  */
  67:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** typedef struct
  68:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** {
  69:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     int16_t     divisor;    /*!< clock divisor */
  70:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     uint8_t     abcs;       /*!< ABCS value to get divisor */
  71:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     uint8_t     bgdm;       /*!< BGDM value to get divisor */
  72:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     uint8_t     cks;        /*!< CKS  value to get divisor (CKS = n) */
  73:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** } st_baud_divisorb_t;
  74:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
  75:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
  76:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  Private global variables and functions
  77:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
  78:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static volatile struct st_scifa *sp_scifa[SCIFA_CFG_LLD_NUM_CHANNELS] =
  79:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** {
  80:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* SCIFA Channels */
  81:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     &SCIFA0, &SCIFA1, &SCIFA2, &SCIFA3, &SCIFA4
  82:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** };
  83:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
  84:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static uint32_t gs_divisor_index;
  85:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static uint32_t gs_num_divisors;
  86:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static uint32_t gs_ratio;
  87:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static uint32_t gs_brr;
  88:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static uint32_t gs_divisor;
  89:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static uint32_t gs_int_mddr;
  90:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static st_baud_divisorb_t const *gsp_baud_info;
  91:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static float gs_float_mddr;
  92:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static float gs_error;
  93:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static float gs_abs_error;
  94:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static float gs_actual_baud_rate;
  95:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
  96:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /* Baud divisor info */
  97:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
  98:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**@section
  99:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****    BRR = (PCLK / (divisor x baud)) - 1
 100:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****    when ABCS = 1, divisor = 32 x 2^(2n - 1)
 101:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****    when ABCS = 0, divisor = 64 x 2^(2n - 1) */
 102:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 103:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**@section
 104:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****    when ABCS = 0 & BGDM = 0, divisor = 64 x 2^(2n - 1)
 105:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****    when ABCS = 1 & BGDM = 0 OR ABCS = 0 & BGDM = 1, divisor = 32 x 2^(2n - 1)
 106:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****    when ABCS = 1 & BGDM = 1, divisor = 16 x 2^(2n - 1) */
 107:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 108:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static const st_baud_divisorb_t gs_scifa_async_baud[R_PRV_NUM_DIVISORS_ASYNC] =
 109:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** {
 110:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {8,    1, 1, 0},    // divisor result, ABCS, BGDM, n
 111:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {16,   0, 1, 0},
 112:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {32,   0, 0, 0},
 113:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {64,   0, 1, 1},
 114:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {128,  0, 0, 1},
 115:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {256,  0, 1, 2},
 116:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {512,  0, 0, 2},
 117:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {1024, 0, 1, 3},
 118:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {2048, 0, 0, 3}
 119:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** };
 120:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 121:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static const st_baud_divisorb_t gs_scifa_sync_baud[R_PRV_NUM_DIVISORS_SYNC] =
 122:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** {
 123:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {4,    0, 0, 0},    // divisor result, ABCS, BGDM, n
 124:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {16,   0, 0, 1},
 125:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {64,   0, 0, 2},
 126:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {256,  0, 0, 3},
 127:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** };
 128:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 129:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
 130:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  Prototypes
 131:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
 132:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 133:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static void write_baud_rate(r_channel_t channel);
 134:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static void write_mddr(r_channel_t channel);
 135:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static void calc_brr_only_actual_baud_rate(uint32_t desired_baud_rate, uint32_t clock_freq);
 136:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static void calculate_baud_rate_with_mddr(uint32_t clock_freq);
 137:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static void find_divisor_value(r_channel_t channel, uint32_t desired_baud_rate, uint32_t clock_freq
 138:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 139:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
 140:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  Private function definitions
 141:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
 142:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 143:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**
 144:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @brief write_baud_rate writes the Baud rate 
 145:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * Baud rate written to the BRR, ABCS, BGDM, 
 146:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * and CKS registers / fields
 147:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 148:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @param[in] channel  The SCIFA channel to update
 149:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 150:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @return None
 151:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  */
 152:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static void write_baud_rate(r_channel_t channel)
 153:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** {
 154:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* set BRR */
 155:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     RZA_IO_RegWrite_8((volatile uint8_t *) &sp_scifa[channel]->BRR_MDDR.BRR.BYTE, (uint8_t) gs_brr,
 156:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 157:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* set SEMR.ABCS0 bit */
 158:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     RZA_IO_RegWrite_8((volatile uint8_t *) &sp_scifa[channel]->SEMR.BYTE, gsp_baud_info[gs_divisor_
 159:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 160:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* set SEMR.BGDM bit */
 161:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     RZA_IO_RegWrite_8((volatile uint8_t *) &sp_scifa[channel]->SEMR.BYTE, gsp_baud_info[gs_divisor_
 162:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 163:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* set SMR.CKS[1:0] bits */
 164:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     RZA_IO_RegWrite_16((volatile uint16_t *) &sp_scifa[channel]->SMR.WORD, gsp_baud_info[gs_divisor
 165:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** }
 166:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
 167:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * End of Function write_baud_rate
 168:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
 169:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 170:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**
 171:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @brief write_mddr Writes to the MDDR register and enable MDDR
 172:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * 
 173:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @param[in] channel The SCIFA channel to update.
 174:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 175:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @return None
 176:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  */
 177:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static void write_mddr(r_channel_t channel)
 178:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** {
 179:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* enable MDDR access */
 180:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     RZA_IO_RegWrite_8((volatile uint8_t *) &sp_scifa[channel]->SEMR.BYTE, (uint16_t) 1, SCIFA_SEMR_
 181:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 182:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* write MDDR */
 183:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     RZA_IO_RegWrite_8((volatile uint8_t *) &sp_scifa[channel]->BRR_MDDR.MDDR.BYTE, (uint8_t) gs_int
 184:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 185:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* enable MDDR */
 186:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     RZA_IO_RegWrite_8((volatile uint8_t *) &sp_scifa[channel]->SEMR.BYTE, (uint16_t) 1, SCIFA_SEMR_
 187:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** }
 188:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
 189:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * End of Function write_mddr
 190:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
 191:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 192:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**
 193:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @brief Calculate the actual Baud rate and error when only the BRR is being used
 194:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 195:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @param[in] desired_baud_rate  The desired Baud rate
 196:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 197:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @param[in] clock_freq  The peripheral clock frequency
 198:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 199:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @return None
 200:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  */
 201:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static void calc_brr_only_actual_baud_rate(uint32_t desired_baud_rate, uint32_t clock_freq)
 202:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** {
  29              		.loc 1 202 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              		.loc 1 202 1 is_stmt 0 view .LVU1
  35 0000 100A06EE 		vmov	s12, r0	@ int
  36 0004 901A06EE 		vmov	s13, r1	@ int
 203:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /*                    Clock in Hz
 204:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****        Baud rate =   _____________________
 205:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****                      prescalar x (BRR + 1)    */
 206:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 207:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_actual_baud_rate = (float) clock_freq;
  37              		.loc 1 207 5 is_stmt 1 view .LVU2
  38              		.loc 1 207 27 is_stmt 0 view .LVU3
  39 0008 666AF8EE 		vcvt.f32.u32	s13, s13
 208:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_actual_baud_rate = gs_actual_baud_rate / (float) (gs_brr + 1);
  40              		.loc 1 208 5 is_stmt 1 view .LVU4
  41              		.loc 1 208 65 is_stmt 0 view .LVU5
  42 000c 003000E3 		movw	r3, #:lower16:.LANCHOR0
  43 0010 003040E3 		movt	r3, #:upper16:.LANCHOR0
  44 0014 003093E5 		ldr	r3, [r3]
  45 0018 013083E2 		add	r3, r3, #1
  46              		.loc 1 208 49 view .LVU6
  47 001c 903A07EE 		vmov	s15, r3	@ int
  48 0020 677AF8EE 		vcvt.f32.u32	s15, s15
  49              		.loc 1 208 47 view .LVU7
  50 0024 A75A86EE 		vdiv.f32	s10, s13, s15
 209:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_actual_baud_rate = gs_actual_baud_rate / (float) gs_divisor;
  51              		.loc 1 209 5 is_stmt 1 view .LVU8
  52              		.loc 1 209 49 is_stmt 0 view .LVU9
  53 0028 003000E3 		movw	r3, #:lower16:.LANCHOR1
  54 002c 003040E3 		movt	r3, #:upper16:.LANCHOR1
  55 0030 007A93ED 		vldr.32	s14, [r3]	@ int
  56 0034 477AB8EE 		vcvt.f32.u32	s14, s14
  57              		.loc 1 209 47 view .LVU10
  58 0038 075AC5EE 		vdiv.f32	s11, s10, s14
  59              		.loc 1 209 25 view .LVU11
  60 003c 003000E3 		movw	r3, #:lower16:.LANCHOR2
  61 0040 003040E3 		movt	r3, #:upper16:.LANCHOR2
  62 0044 005AC3ED 		vstr.32	s11, [r3]
 210:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 211:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* calculate the bit rate error rate */
 212:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_error = (((float) clock_freq / ((float) desired_baud_rate * (float) gs_divisor * (float) (gs
  63              		.loc 1 212 5 is_stmt 1 view .LVU12
  64              		.loc 1 212 40 is_stmt 0 view .LVU13
  65 0048 466AB8EE 		vcvt.f32.u32	s12, s12
  66              		.loc 1 212 66 view .LVU14
  67 004c 067A27EE 		vmul.f32	s14, s14, s12
  68              		.loc 1 212 87 view .LVU15
  69 0050 877A67EE 		vmul.f32	s15, s15, s14
  70              		.loc 1 212 37 view .LVU16
  71 0054 A77A86EE 		vdiv.f32	s14, s13, s15
  72              		.loc 1 212 112 view .LVU17
  73 0058 007AF7EE 		vmov.f32	s15, #1.0e+0
  74 005c 677A77EE 		vsub.f32	s15, s14, s15
  75              		.loc 1 212 117 view .LVU18
  76 0060 097A9FED 		vldr.32	s14, .L6
  77 0064 877A67EE 		vmul.f32	s15, s15, s14
 213:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_abs_error = (gs_error < 0) ? (-gs_error) : gs_error;
  78              		.loc 1 213 5 is_stmt 1 view .LVU19
  79              		.loc 1 213 49 is_stmt 0 view .LVU20
  80 0068 C07AF5EE 		vcmpe.f32	s15, #0
  81 006c 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
  82 0070 0300004A 		bmi	.L5
  83              	.L2:
  84              		.loc 1 213 18 discriminator 4 view .LVU21
  85 0074 003000E3 		movw	r3, #:lower16:.LANCHOR3
  86 0078 003040E3 		movt	r3, #:upper16:.LANCHOR3
  87 007c 007AC3ED 		vstr.32	s15, [r3]
 214:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** }
  88              		.loc 1 214 1 discriminator 4 view .LVU22
  89 0080 1EFF2FE1 		bx	lr
  90              	.L5:
 213:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_abs_error = (gs_error < 0) ? (-gs_error) : gs_error;
  91              		.loc 1 213 49 discriminator 1 view .LVU23
  92 0084 677AF1EE 		vneg.f32	s15, s15
  93 0088 F9FFFFEA 		b	.L2
  94              	.L7:
  95              		.align	2
  96              	.L6:
  97 008c 0000C842 		.word	1120403456
  98              		.cfi_endproc
  99              	.LFE2:
 101              		.section	.text.calculate_baud_rate_with_mddr,"ax",%progbits
 102              		.align	2
 103              		.syntax unified
 104              		.arm
 105              		.fpu neon
 107              	calculate_baud_rate_with_mddr:
 108              	.LVL1:
 109              	.LFB3:
 215:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
 216:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * End of Function calc_brr_only_actual_baud_rate
 217:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
 218:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 219:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**
 220:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @brief Calculate the actual Baud rate and error when the MDDR is being used
 221:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 222:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @param[in] clock_freq  The peripheral clock frequency
 223:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 224:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @return None
 225:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  */
 226:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static void calculate_baud_rate_with_mddr(uint32_t clock_freq)
 227:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** {
 110              		.loc 1 227 1 is_stmt 1 view -0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115              		.loc 1 227 1 is_stmt 0 view .LVU25
 116 0000 100A07EE 		vmov	s14, r0	@ int
 228:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /*                           Clock in Hz
 229:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****        Baud rate =   ____________________________________
 230:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****                      prescalar x (256 / MDDR) x (BRR + 1)    */
 231:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 232:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_actual_baud_rate = (float) clock_freq;
 117              		.loc 1 232 5 is_stmt 1 view .LVU26
 118              		.loc 1 232 27 is_stmt 0 view .LVU27
 119 0004 477AB8EE 		vcvt.f32.u32	s14, s14
 233:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_actual_baud_rate = gs_actual_baud_rate / (float) (gs_brr + 1);
 120              		.loc 1 233 5 is_stmt 1 view .LVU28
 121              		.loc 1 233 65 is_stmt 0 view .LVU29
 122 0008 003000E3 		movw	r3, #:lower16:.LANCHOR0
 123 000c 003040E3 		movt	r3, #:upper16:.LANCHOR0
 124 0010 003093E5 		ldr	r3, [r3]
 125 0014 013083E2 		add	r3, r3, #1
 126              		.loc 1 233 49 view .LVU30
 127 0018 903A07EE 		vmov	s15, r3	@ int
 128 001c 677AF8EE 		vcvt.f32.u32	s15, s15
 129              		.loc 1 233 47 view .LVU31
 130 0020 276A87EE 		vdiv.f32	s12, s14, s15
 234:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_actual_baud_rate = gs_actual_baud_rate / (float) gs_divisor;
 131              		.loc 1 234 5 is_stmt 1 view .LVU32
 132              		.loc 1 234 49 is_stmt 0 view .LVU33
 133 0024 003000E3 		movw	r3, #:lower16:.LANCHOR1
 134 0028 003040E3 		movt	r3, #:upper16:.LANCHOR1
 135 002c 007AD3ED 		vldr.32	s15, [r3]	@ int
 136 0030 677AF8EE 		vcvt.f32.u32	s15, s15
 137              		.loc 1 234 47 view .LVU34
 138 0034 276AC6EE 		vdiv.f32	s13, s12, s15
 235:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_actual_baud_rate = gs_actual_baud_rate / (float) (256.0 / gs_int_mddr);
 139              		.loc 1 235 5 is_stmt 1 view .LVU35
 140              		.loc 1 235 64 is_stmt 0 view .LVU36
 141 0038 003000E3 		movw	r3, #:lower16:.LANCHOR4
 142 003c 003040E3 		movt	r3, #:upper16:.LANCHOR4
 143 0040 003093E5 		ldr	r3, [r3]
 144 0044 903A07EE 		vmov	s15, r3	@ int
 145 0048 671BF8EE 		vcvt.f64.u32	d17, s15
 146 004c 072BDFED 		vldr.64	d18, .L9
 147 0050 A10BC2EE 		vdiv.f64	d16, d18, d17
 148              		.loc 1 235 49 view .LVU37
 149 0054 E07BF7EE 		vcvt.f32.f64	s15, d16
 150              		.loc 1 235 47 view .LVU38
 151 0058 A77A86EE 		vdiv.f32	s14, s13, s15
 152              		.loc 1 235 25 view .LVU39
 153 005c 003000E3 		movw	r3, #:lower16:.LANCHOR2
 154 0060 003040E3 		movt	r3, #:upper16:.LANCHOR2
 155 0064 007A83ED 		vstr.32	s14, [r3]
 236:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** }
 156              		.loc 1 236 1 view .LVU40
 157 0068 1EFF2FE1 		bx	lr
 158              	.L10:
 159 006c 00F020E3 		.align	3
 160              	.L9:
 161 0070 00000000 		.word	0
 162 0074 00007040 		.word	1081081856
 163              		.cfi_endproc
 164              	.LFE3:
 166              		.global	__aeabi_uidiv
 167              		.section	.text.find_divisor_value,"ax",%progbits
 168              		.align	2
 169              		.syntax unified
 170              		.arm
 171              		.fpu neon
 173              	find_divisor_value:
 174              	.LVL2:
 175              	.LFB4:
 237:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
 238:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * End of Function calculate_baud_rate_with_mddr
 239:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
 240:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 241:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**
 242:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @brief Determine the value of the prescalars needed to achieve the desired
 243:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *        Baud rate
 244:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 245:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @param[in] desired_baud_rate  The desired Baud rate
 246:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 247:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @param[in] clock_freq  The peripheral clock frequency
 248:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 249:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @param[in] mode  asynchronous or synchronous
 250:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 251:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @return None
 252:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  */
 253:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** static void find_divisor_value(r_channel_t channel, uint32_t desired_baud_rate, uint32_t clock_freq
 254:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** {
 176              		.loc 1 254 1 is_stmt 1 view -0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              		.loc 1 254 1 is_stmt 0 view .LVU42
 181 0000 10402DE9 		push	{r4, lr}
 182              		.cfi_def_cfa_offset 8
 183              		.cfi_offset 4, -8
 184              		.cfi_offset 14, -4
 185 0004 0040A0E1 		mov	r4, r0
 186 0008 0200A0E1 		mov	r0, r2
 187              	.LVL3:
 255:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* select divisor table depending on the selected mode */
 256:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     if (SCIFA_MODE_ASYNC == mode)
 188              		.loc 1 256 5 is_stmt 1 view .LVU43
 189              		.loc 1 256 8 is_stmt 0 view .LVU44
 190 000c 000053E3 		cmp	r3, #0
 191 0010 1300001A 		bne	.L12
 257:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {
 258:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         gsp_baud_info = gs_scifa_async_baud;
 192              		.loc 1 258 9 is_stmt 1 view .LVU45
 193              		.loc 1 258 23 is_stmt 0 view .LVU46
 194 0014 003000E3 		movw	r3, #:lower16:.LANCHOR5
 195              	.LVL4:
 196              		.loc 1 258 23 view .LVU47
 197 0018 003040E3 		movt	r3, #:upper16:.LANCHOR5
 198 001c 002000E3 		movw	r2, #:lower16:.LANCHOR6
 199              	.LVL5:
 200              		.loc 1 258 23 view .LVU48
 201 0020 002040E3 		movt	r2, #:upper16:.LANCHOR6
 202 0024 002083E5 		str	r2, [r3]
 259:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         gs_num_divisors = R_PRV_NUM_DIVISORS_ASYNC;
 203              		.loc 1 259 9 is_stmt 1 view .LVU49
 204              		.loc 1 259 25 is_stmt 0 view .LVU50
 205 0028 003000E3 		movw	r3, #:lower16:.LANCHOR7
 206 002c 003040E3 		movt	r3, #:upper16:.LANCHOR7
 207 0030 0920A0E3 		mov	r2, #9
 208 0034 002083E5 		str	r2, [r3]
 209              	.L13:
 260:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 261:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     else
 262:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {
 263:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         gsp_baud_info = gs_scifa_sync_baud;
 264:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         gs_num_divisors = R_PRV_NUM_DIVISORS_SYNC;
 265:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 266:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 267:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* find the divisor; table has associated ABCS, BGDM and CKS values */
 268:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* BRR must be 255 or less */
 269:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* the "- 1" is ignored in some steps for approximations */
 270:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* BRR = (PCLK / (divisor * desired_baud)) - 1 */
 271:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* BRR = (ratio / divisor) - 1 */
 272:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 273:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_ratio = clock_freq / desired_baud_rate;
 210              		.loc 1 273 5 is_stmt 1 view .LVU51
 211              		.loc 1 273 27 is_stmt 0 view .LVU52
 212 0038 FEFFFFEB 		bl	__aeabi_uidiv
 213              	.LVL6:
 214              		.loc 1 273 14 view .LVU53
 215 003c 003000E3 		movw	r3, #:lower16:.LANCHOR9
 216 0040 003040E3 		movt	r3, #:upper16:.LANCHOR9
 217 0044 000083E5 		str	r0, [r3]
 274:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_divisor_index = 0;
 218              		.loc 1 274 5 is_stmt 1 view .LVU54
 219              		.loc 1 274 22 is_stmt 0 view .LVU55
 220 0048 003000E3 		movw	r3, #:lower16:.LANCHOR10
 221 004c 003040E3 		movt	r3, #:upper16:.LANCHOR10
 222 0050 0020A0E3 		mov	r2, #0
 223 0054 002083E5 		str	r2, [r3]
 275:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 276:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     if (0 == channel)
 224              		.loc 1 276 5 is_stmt 1 view .LVU56
 225              		.loc 1 276 8 is_stmt 0 view .LVU57
 226 0058 020054E1 		cmp	r4, r2
 227 005c 0E00000A 		beq	.L14
 228 0060 260000EA 		b	.L15
 229              	.LVL7:
 230              	.L12:
 263:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         gs_num_divisors = R_PRV_NUM_DIVISORS_SYNC;
 231              		.loc 1 263 9 is_stmt 1 view .LVU58
 263:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         gs_num_divisors = R_PRV_NUM_DIVISORS_SYNC;
 232              		.loc 1 263 23 is_stmt 0 view .LVU59
 233 0064 003000E3 		movw	r3, #:lower16:.LANCHOR5
 234              	.LVL8:
 263:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         gs_num_divisors = R_PRV_NUM_DIVISORS_SYNC;
 235              		.loc 1 263 23 view .LVU60
 236 0068 003040E3 		movt	r3, #:upper16:.LANCHOR5
 237 006c 002000E3 		movw	r2, #:lower16:.LANCHOR8
 238 0070 002040E3 		movt	r2, #:upper16:.LANCHOR8
 239 0074 002083E5 		str	r2, [r3]
 264:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 240              		.loc 1 264 9 is_stmt 1 view .LVU61
 264:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 241              		.loc 1 264 25 is_stmt 0 view .LVU62
 242 0078 003000E3 		movw	r3, #:lower16:.LANCHOR7
 243 007c 003040E3 		movt	r3, #:upper16:.LANCHOR7
 244 0080 0420A0E3 		mov	r2, #4
 245 0084 002083E5 		str	r2, [r3]
 246 0088 EAFFFFEA 		b	.L13
 247              	.LVL9:
 248              	.L17:
 277:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {
 278:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         /* The hardware manual states that for channel 0, P1f/16 input is not provided */
 279:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         /* so the setting CKS [1:0] 1 0 cannot be used */
 280:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         /* this restriction may be lifted in future releases */
 281:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         while ((gs_divisor_index < gs_num_divisors) &&
 282:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****             ((gs_ratio >= (uint32_t) (gsp_baud_info[gs_divisor_index].divisor * 256)) || (2 == gsp_
 283:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         {
 284:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****             gs_divisor_index++;
 249              		.loc 1 284 13 is_stmt 1 view .LVU63
 250              		.loc 1 284 29 is_stmt 0 view .LVU64
 251 008c 002000E3 		movw	r2, #:lower16:.LANCHOR10
 252 0090 002040E3 		movt	r2, #:upper16:.LANCHOR10
 253 0094 013083E2 		add	r3, r3, #1
 254 0098 003082E5 		str	r3, [r2]
 255              	.L14:
 281:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****             ((gs_ratio >= (uint32_t) (gsp_baud_info[gs_divisor_index].divisor * 256)) || (2 == gsp_
 256              		.loc 1 281 15 is_stmt 1 view .LVU65
 281:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****             ((gs_ratio >= (uint32_t) (gsp_baud_info[gs_divisor_index].divisor * 256)) || (2 == gsp_
 257              		.loc 1 281 34 is_stmt 0 view .LVU66
 258 009c 003000E3 		movw	r3, #:lower16:.LANCHOR10
 259 00a0 003040E3 		movt	r3, #:upper16:.LANCHOR10
 260 00a4 003093E5 		ldr	r3, [r3]
 261 00a8 002000E3 		movw	r2, #:lower16:.LANCHOR7
 262 00ac 002040E3 		movt	r2, #:upper16:.LANCHOR7
 263 00b0 002092E5 		ldr	r2, [r2]
 281:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****             ((gs_ratio >= (uint32_t) (gsp_baud_info[gs_divisor_index].divisor * 256)) || (2 == gsp_
 264              		.loc 1 281 15 view .LVU67
 265 00b4 020053E1 		cmp	r3, r2
 266 00b8 1080BD28 		popcs	{r4, pc}
 282:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         {
 267              		.loc 1 282 52 discriminator 1 view .LVU68
 268 00bc 001000E3 		movw	r1, #:lower16:.LANCHOR5
 269 00c0 001040E3 		movt	r1, #:upper16:.LANCHOR5
 270 00c4 832083E0 		add	r2, r3, r3, lsl #1
 271 00c8 8220A0E1 		lsl	r2, r2, #1
 272 00cc 001091E5 		ldr	r1, [r1]
 273 00d0 02C081E0 		add	ip, r1, r2
 282:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         {
 274              		.loc 1 282 70 discriminator 1 view .LVU69
 275 00d4 F22091E1 		ldrsh	r2, [r1, r2]
 281:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****             ((gs_ratio >= (uint32_t) (gsp_baud_info[gs_divisor_index].divisor * 256)) || (2 == gsp_
 276              		.loc 1 281 53 discriminator 1 view .LVU70
 277 00d8 020450E1 		cmp	r0, r2, lsl #8
 278 00dc EAFFFF2A 		bcs	.L17
 282:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         {
 279              		.loc 1 282 127 view .LVU71
 280 00e0 0420DCE5 		ldrb	r2, [ip, #4]	@ zero_extendqisi2
 282:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         {
 281              		.loc 1 282 87 view .LVU72
 282 00e4 020052E3 		cmp	r2, #2
 283 00e8 E7FFFF0A 		beq	.L17
 284 00ec 1080BDE8 		pop	{r4, pc}
 285              	.L21:
 285:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         }
 286:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 287:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     else
 288:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {
 289:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         /* cast to uint32_t for comparison with ratio */
 290:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         while ((gs_divisor_index < gs_num_divisors) && (gs_ratio >= (uint32_t) (gsp_baud_info[gs_di
 291:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         {
 292:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****             gs_divisor_index++;
 286              		.loc 1 292 13 is_stmt 1 view .LVU73
 287              		.loc 1 292 29 is_stmt 0 view .LVU74
 288 00f0 002000E3 		movw	r2, #:lower16:.LANCHOR10
 289 00f4 002040E3 		movt	r2, #:upper16:.LANCHOR10
 290 00f8 013083E2 		add	r3, r3, #1
 291 00fc 003082E5 		str	r3, [r2]
 292              	.L15:
 290:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         {
 293              		.loc 1 290 15 is_stmt 1 view .LVU75
 290:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         {
 294              		.loc 1 290 34 is_stmt 0 view .LVU76
 295 0100 003000E3 		movw	r3, #:lower16:.LANCHOR10
 296 0104 003040E3 		movt	r3, #:upper16:.LANCHOR10
 297 0108 003093E5 		ldr	r3, [r3]
 298 010c 002000E3 		movw	r2, #:lower16:.LANCHOR7
 299 0110 002040E3 		movt	r2, #:upper16:.LANCHOR7
 300 0114 002092E5 		ldr	r2, [r2]
 290:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         {
 301              		.loc 1 290 15 view .LVU77
 302 0118 020053E1 		cmp	r3, r2
 303 011c 1080BD28 		popcs	{r4, pc}
 290:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         {
 304              		.loc 1 290 94 discriminator 1 view .LVU78
 305 0120 001000E3 		movw	r1, #:lower16:.LANCHOR5
 306 0124 001040E3 		movt	r1, #:upper16:.LANCHOR5
 307 0128 832083E0 		add	r2, r3, r3, lsl #1
 308 012c 8220A0E1 		lsl	r2, r2, #1
 309 0130 001091E5 		ldr	r1, [r1]
 290:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         {
 310              		.loc 1 290 112 discriminator 1 view .LVU79
 311 0134 F22091E1 		ldrsh	r2, [r1, r2]
 290:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         {
 312              		.loc 1 290 53 discriminator 1 view .LVU80
 313 0138 020450E1 		cmp	r0, r2, lsl #8
 314 013c EBFFFF2A 		bcs	.L21
 315 0140 1080BDE8 		pop	{r4, pc}
 316              		.cfi_endproc
 317              	.LFE4:
 319              		.section	.text.write_mddr,"ax",%progbits
 320              		.align	2
 321              		.syntax unified
 322              		.arm
 323              		.fpu neon
 325              	write_mddr:
 326              	.LVL10:
 327              	.LFB1:
 178:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* enable MDDR access */
 328              		.loc 1 178 1 is_stmt 1 view -0
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 0
 331              		@ frame_needed = 0, uses_anonymous_args = 0
 178:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* enable MDDR access */
 332              		.loc 1 178 1 is_stmt 0 view .LVU82
 333 0000 70402DE9 		push	{r4, r5, r6, lr}
 334              		.cfi_def_cfa_offset 16
 335              		.cfi_offset 4, -16
 336              		.cfi_offset 5, -12
 337              		.cfi_offset 6, -8
 338              		.cfi_offset 14, -4
 180:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 339              		.loc 1 180 5 is_stmt 1 view .LVU83
 180:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 340              		.loc 1 180 53 is_stmt 0 view .LVU84
 341 0004 003000E3 		movw	r3, #:lower16:.LANCHOR11
 342 0008 003040E3 		movt	r3, #:upper16:.LANCHOR11
 343 000c 005193E7 		ldr	r5, [r3, r0, lsl #2]
 180:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 344              		.loc 1 180 44 view .LVU85
 345 0010 144085E2 		add	r4, r5, #20
 180:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 346              		.loc 1 180 5 view .LVU86
 347 0014 1030A0E3 		mov	r3, #16
 348 0018 0420A0E3 		mov	r2, #4
 349 001c 0110A0E3 		mov	r1, #1
 350 0020 0400A0E1 		mov	r0, r4
 351              	.LVL11:
 180:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 352              		.loc 1 180 5 view .LVU87
 353 0024 FEFFFFEB 		bl	RZA_IO_RegWrite_8
 354              	.LVL12:
 183:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 355              		.loc 1 183 5 is_stmt 1 view .LVU88
 356 0028 001000E3 		movw	r1, #:lower16:.LANCHOR4
 357 002c 001040E3 		movt	r1, #:upper16:.LANCHOR4
 358 0030 0030E0E3 		mvn	r3, #0
 359 0034 0020A0E3 		mov	r2, #0
 360 0038 0010D1E5 		ldrb	r1, [r1]	@ zero_extendqisi2
 361 003c 020085E2 		add	r0, r5, #2
 362 0040 FEFFFFEB 		bl	RZA_IO_RegWrite_8
 363              	.LVL13:
 186:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** }
 364              		.loc 1 186 5 view .LVU89
 365 0044 2030A0E3 		mov	r3, #32
 366 0048 0520A0E3 		mov	r2, #5
 367 004c 0110A0E3 		mov	r1, #1
 368 0050 0400A0E1 		mov	r0, r4
 369 0054 FEFFFFEB 		bl	RZA_IO_RegWrite_8
 370              	.LVL14:
 187:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
 371              		.loc 1 187 1 is_stmt 0 view .LVU90
 372 0058 7080BDE8 		pop	{r4, r5, r6, pc}
 373              		.cfi_endproc
 374              	.LFE1:
 376              		.section	.text.write_baud_rate,"ax",%progbits
 377              		.align	2
 378              		.syntax unified
 379              		.arm
 380              		.fpu neon
 382              	write_baud_rate:
 383              	.LVL15:
 384              	.LFB0:
 153:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* set BRR */
 385              		.loc 1 153 1 is_stmt 1 view -0
 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 0
 388              		@ frame_needed = 0, uses_anonymous_args = 0
 153:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* set BRR */
 389              		.loc 1 153 1 is_stmt 0 view .LVU92
 390 0000 F0412DE9 		push	{r4, r5, r6, r7, r8, lr}
 391              		.cfi_def_cfa_offset 24
 392              		.cfi_offset 4, -24
 393              		.cfi_offset 5, -20
 394              		.cfi_offset 6, -16
 395              		.cfi_offset 7, -12
 396              		.cfi_offset 8, -8
 397              		.cfi_offset 14, -4
 155:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 398              		.loc 1 155 5 is_stmt 1 view .LVU93
 155:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 399              		.loc 1 155 53 is_stmt 0 view .LVU94
 400 0004 003000E3 		movw	r3, #:lower16:.LANCHOR11
 401 0008 003040E3 		movt	r3, #:upper16:.LANCHOR11
 402 000c 006193E7 		ldr	r6, [r3, r0, lsl #2]
 155:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 403              		.loc 1 155 5 view .LVU95
 404 0010 001000E3 		movw	r1, #:lower16:.LANCHOR0
 405 0014 001040E3 		movt	r1, #:upper16:.LANCHOR0
 406 0018 0030E0E3 		mvn	r3, #0
 407 001c 0020A0E3 		mov	r2, #0
 408 0020 0010D1E5 		ldrb	r1, [r1]	@ zero_extendqisi2
 409 0024 020086E2 		add	r0, r6, #2
 410              	.LVL16:
 155:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 411              		.loc 1 155 5 view .LVU96
 412 0028 FEFFFFEB 		bl	RZA_IO_RegWrite_8
 413              	.LVL17:
 158:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 414              		.loc 1 158 5 is_stmt 1 view .LVU97
 158:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 415              		.loc 1 158 44 is_stmt 0 view .LVU98
 416 002c 147086E2 		add	r7, r6, #20
 158:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 417              		.loc 1 158 88 view .LVU99
 418 0030 004000E3 		movw	r4, #:lower16:.LANCHOR5
 419 0034 004040E3 		movt	r4, #:upper16:.LANCHOR5
 420 0038 005000E3 		movw	r5, #:lower16:.LANCHOR10
 421 003c 005040E3 		movt	r5, #:upper16:.LANCHOR10
 422 0040 003095E5 		ldr	r3, [r5]
 423 0044 833083E0 		add	r3, r3, r3, lsl #1
 424 0048 001094E5 		ldr	r1, [r4]
 425 004c 831081E0 		add	r1, r1, r3, lsl #1
 158:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 426              		.loc 1 158 5 view .LVU100
 427 0050 0130A0E3 		mov	r3, #1
 428 0054 0020A0E3 		mov	r2, #0
 429 0058 0210D1E5 		ldrb	r1, [r1, #2]	@ zero_extendqisi2
 430 005c 0700A0E1 		mov	r0, r7
 431 0060 FEFFFFEB 		bl	RZA_IO_RegWrite_8
 432              	.LVL18:
 161:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 433              		.loc 1 161 5 is_stmt 1 view .LVU101
 161:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 434              		.loc 1 161 88 is_stmt 0 view .LVU102
 435 0064 003095E5 		ldr	r3, [r5]
 436 0068 833083E0 		add	r3, r3, r3, lsl #1
 437 006c 001094E5 		ldr	r1, [r4]
 438 0070 831081E0 		add	r1, r1, r3, lsl #1
 161:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 439              		.loc 1 161 5 view .LVU103
 440 0074 8030A0E3 		mov	r3, #128
 441 0078 0720A0E3 		mov	r2, #7
 442 007c 0310D1E5 		ldrb	r1, [r1, #3]	@ zero_extendqisi2
 443 0080 0700A0E1 		mov	r0, r7
 444 0084 FEFFFFEB 		bl	RZA_IO_RegWrite_8
 445              	.LVL19:
 164:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** }
 446              		.loc 1 164 5 is_stmt 1 view .LVU104
 164:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** }
 447              		.loc 1 164 89 is_stmt 0 view .LVU105
 448 0088 003095E5 		ldr	r3, [r5]
 449 008c 833083E0 		add	r3, r3, r3, lsl #1
 450 0090 001094E5 		ldr	r1, [r4]
 451 0094 831081E0 		add	r1, r1, r3, lsl #1
 164:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** }
 452              		.loc 1 164 5 view .LVU106
 453 0098 0330A0E3 		mov	r3, #3
 454 009c 0020A0E3 		mov	r2, #0
 455 00a0 0410D1E5 		ldrb	r1, [r1, #4]	@ zero_extendqisi2
 456 00a4 0600A0E1 		mov	r0, r6
 457 00a8 FEFFFFEB 		bl	RZA_IO_RegWrite_16
 458              	.LVL20:
 165:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
 459              		.loc 1 165 1 view .LVU107
 460 00ac F081BDE8 		pop	{r4, r5, r6, r7, r8, pc}
 461              		.cfi_endproc
 462              	.LFE0:
 464              		.section	.text.R_SCIFA_SetBaud,"ax",%progbits
 465              		.align	2
 466              		.global	R_SCIFA_SetBaud
 467              		.syntax unified
 468              		.arm
 469              		.fpu neon
 471              	R_SCIFA_SetBaud:
 472              	.LVL21:
 473              	.LFB5:
 293:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         }
 294:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 295:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** }
 296:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
 297:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * End of Function find_divisor_value
 298:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
 299:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 300:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**************************************************************************************************
 301:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  Public function definitions
 302:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  **************************************************************************************************
 303:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 304:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** /**
 305:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @brief Sets the device baud rate within 1% of value desired.
 306:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 307:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * This function determines the best possible settings for the
 308:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * baud rate registers for the specified peripheral clock speed
 309:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * and baud rate. Note that this does not guarantee a low bit
 310:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * error rate, just the best possible one. The bit rate error is
 311:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * returned in .1% increments. If the hardware cannot support
 312:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * the specified combination, DEV_ERROR is returned.
 313:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 314:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * NOTE: The transmitter and receiver (TE and RE bits in SCR) must be disabled
 315:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *       prior to calling this function.
 316:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 317:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *       The application must pause for 1 bit time after the BRR register
 318:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *       is loaded before transmitting/receiving to allow time for the clock
 319:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *       to settle.
 320:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @param[in]  channel: Channel number of SCIFA(0-4)
 321:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @param[in]  desired_baud_rate: Baud rate; 19200, 57600, 115200, etc.
 322:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @param[in]  clock_freq: Peripheral clock speed; e.g. 24000000 for 24MHz
 323:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @param[in]  mode: asynchronous or synchronous
 324:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @param[out] p_achieved_baud_rate - Pointer to achieved Baud rate
 325:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *
 326:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @retval  0 DRV_SUCCESS - If a Baud rate within 1% of the desired value was
 327:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  *                          achieved.
 328:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  * @retval -1 DRV_ERROR 
 329:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****  */
 330:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** int_t R_SCIFA_SetBaud (r_channel_t channel, uint32_t desired_baud_rate, uint32_t clock_freq, scifa_
 331:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** {
 474              		.loc 1 331 1 is_stmt 1 view -0
 475              		.cfi_startproc
 476              		@ args = 4, pretend = 0, frame = 0
 477              		@ frame_needed = 0, uses_anonymous_args = 0
 478              		.loc 1 331 1 is_stmt 0 view .LVU109
 479 0000 70402DE9 		push	{r4, r5, r6, lr}
 480              		.cfi_def_cfa_offset 16
 481              		.cfi_offset 4, -16
 482              		.cfi_offset 5, -12
 483              		.cfi_offset 6, -8
 484              		.cfi_offset 14, -4
 485 0004 0260A0E1 		mov	r6, r2
 332:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* check arguments */
 333:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     if ((channel >= R_PRV_CFG_SCIF_LAST_CHANNEL) || (channel < 0))
 486              		.loc 1 333 5 is_stmt 1 view .LVU110
 487              		.loc 1 333 50 is_stmt 0 view .LVU111
 488 0008 7020EFE6 		uxtb	r2, r0
 489              	.LVL22:
 490              		.loc 1 333 8 view .LVU112
 491 000c 040052E3 		cmp	r2, #4
 492 0010 9100008A 		bhi	.L36
 493 0014 0050A0E1 		mov	r5, r0
 494 0018 0140A0E1 		mov	r4, r1
 334:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {
 335:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         return (DRV_ERROR);
 336:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 337:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 338:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     find_divisor_value(channel, desired_baud_rate, clock_freq, mode);
 495              		.loc 1 338 5 is_stmt 1 view .LVU113
 496 001c 0620A0E1 		mov	r2, r6
 497 0020 FEFFFFEB 		bl	find_divisor_value
 498              	.LVL23:
 339:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 340:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* return if BRR will be > 255 or < 0 */
 341:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     if (gs_divisor_index >= gs_num_divisors)
 499              		.loc 1 341 5 view .LVU114
 500              		.loc 1 341 26 is_stmt 0 view .LVU115
 501 0024 003000E3 		movw	r3, #:lower16:.LANCHOR10
 502 0028 003040E3 		movt	r3, #:upper16:.LANCHOR10
 503 002c 003093E5 		ldr	r3, [r3]
 504 0030 002000E3 		movw	r2, #:lower16:.LANCHOR7
 505 0034 002040E3 		movt	r2, #:upper16:.LANCHOR7
 506 0038 002092E5 		ldr	r2, [r2]
 507              		.loc 1 341 8 view .LVU116
 508 003c 020053E1 		cmp	r3, r2
 509 0040 8700002A 		bcs	.L37
 342:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {
 343:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         return (DRV_ERROR);                /* impossible desired_baud_rate requested; return error 
 344:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 345:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 346:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* cast to uint32_t for divisor */
 347:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_divisor = (uint32_t) gsp_baud_info[gs_divisor_index].divisor;
 510              		.loc 1 347 5 is_stmt 1 view .LVU117
 511              		.loc 1 347 42 is_stmt 0 view .LVU118
 512 0044 002000E3 		movw	r2, #:lower16:.LANCHOR5
 513 0048 002040E3 		movt	r2, #:upper16:.LANCHOR5
 514 004c 833083E0 		add	r3, r3, r3, lsl #1
 515 0050 8330A0E1 		lsl	r3, r3, #1
 516 0054 002092E5 		ldr	r2, [r2]
 517              		.loc 1 347 60 view .LVU119
 518 0058 F31092E1 		ldrsh	r1, [r2, r3]
 519              		.loc 1 347 16 view .LVU120
 520 005c 003000E3 		movw	r3, #:lower16:.LANCHOR1
 521 0060 003040E3 		movt	r3, #:upper16:.LANCHOR1
 522 0064 001083E5 		str	r1, [r3]
 348:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_brr = gs_ratio / gs_divisor;
 523              		.loc 1 348 5 is_stmt 1 view .LVU121
 524              		.loc 1 348 23 is_stmt 0 view .LVU122
 525 0068 003000E3 		movw	r3, #:lower16:.LANCHOR9
 526 006c 003040E3 		movt	r3, #:upper16:.LANCHOR9
 527 0070 000093E5 		ldr	r0, [r3]
 528 0074 FEFFFFEB 		bl	__aeabi_uidiv
 529              	.LVL24:
 530              		.loc 1 348 12 view .LVU123
 531 0078 003000E3 		movw	r3, #:lower16:.LANCHOR0
 532 007c 003040E3 		movt	r3, #:upper16:.LANCHOR0
 533 0080 000083E5 		str	r0, [r3]
 349:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 350:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     if (0 == gs_brr)
 534              		.loc 1 350 5 is_stmt 1 view .LVU124
 535              		.loc 1 350 8 is_stmt 0 view .LVU125
 536 0084 000050E3 		cmp	r0, #0
 537 0088 7700000A 		beq	.L38
 351:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {
 352:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         return (DRV_ERROR);                /* illegal value; return error */
 353:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 354:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 355:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* enable BRR access */
 356:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     RZA_IO_RegWrite_8((volatile uint8_t *) &sp_scifa[channel]->SEMR.BYTE, (uint16_t) 0, SCIFA_SEMR_
 538              		.loc 1 356 5 is_stmt 1 view .LVU126
 539              		.loc 1 356 53 is_stmt 0 view .LVU127
 540 008c 003000E3 		movw	r3, #:lower16:.LANCHOR11
 541 0090 003040E3 		movt	r3, #:upper16:.LANCHOR11
 542 0094 050193E7 		ldr	r0, [r3, r5, lsl #2]
 543              		.loc 1 356 5 view .LVU128
 544 0098 1030A0E3 		mov	r3, #16
 545 009c 0420A0E3 		mov	r2, #4
 546 00a0 0010A0E3 		mov	r1, #0
 547 00a4 140080E2 		add	r0, r0, #20
 548 00a8 FEFFFFEB 		bl	RZA_IO_RegWrite_8
 549              	.LVL25:
 357:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_brr = gs_ratio / (gs_divisor / 2);                                // divide by half the divi
 550              		.loc 1 357 5 is_stmt 1 view .LVU129
 551              		.loc 1 357 37 is_stmt 0 view .LVU130
 552 00ac 003000E3 		movw	r3, #:lower16:.LANCHOR1
 553 00b0 003040E3 		movt	r3, #:upper16:.LANCHOR1
 554 00b4 001093E5 		ldr	r1, [r3]
 555              		.loc 1 357 23 view .LVU131
 556 00b8 003000E3 		movw	r3, #:lower16:.LANCHOR9
 557 00bc 003040E3 		movt	r3, #:upper16:.LANCHOR9
 558 00c0 A110A0E1 		lsr	r1, r1, #1
 559 00c4 000093E5 		ldr	r0, [r3]
 560 00c8 FEFFFFEB 		bl	__aeabi_uidiv
 561              	.LVL26:
 358:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 359:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* if odd, "round up" by ignoring -1; divide by 2 again for rest of divisor */
 360:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_brr = ((gs_brr & 0x01) ? (gs_brr / 2) : ((gs_brr / 2) - 1));
 562              		.loc 1 360 5 is_stmt 1 view .LVU132
 563              		.loc 1 360 46 is_stmt 0 view .LVU133
 564 00cc 010010E3 		tst	r0, #1
 565 00d0 4C00000A 		beq	.L28
 566              		.loc 1 360 46 discriminator 1 view .LVU134
 567 00d4 A000A0E1 		lsr	r0, r0, #1
 568              	.L29:
 569              		.loc 1 360 12 discriminator 4 view .LVU135
 570 00d8 003000E3 		movw	r3, #:lower16:.LANCHOR0
 571 00dc 003040E3 		movt	r3, #:upper16:.LANCHOR0
 572 00e0 000083E5 		str	r0, [r3]
 361:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 362:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     write_baud_rate(channel);            /* write BRR, ABCS0, BGDM and CKS */
 573              		.loc 1 362 5 is_stmt 1 discriminator 4 view .LVU136
 574 00e4 0500A0E1 		mov	r0, r5
 575 00e8 FEFFFFEB 		bl	write_baud_rate
 576              	.LVL27:
 363:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 364:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     calc_brr_only_actual_baud_rate(desired_baud_rate, clock_freq);    /* calculate achieved Baud ra
 577              		.loc 1 364 5 discriminator 4 view .LVU137
 578 00ec 0610A0E1 		mov	r1, r6
 579 00f0 0400A0E1 		mov	r0, r4
 580 00f4 FEFFFFEB 		bl	calc_brr_only_actual_baud_rate
 581              	.LVL28:
 365:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 366:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* if error is less than 1.0 then use BRR without MDDR */
 367:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     if ((gs_abs_error <= 1.0) || (1 == gs_brr))
 582              		.loc 1 367 5 discriminator 4 view .LVU138
 583              		.loc 1 367 23 is_stmt 0 discriminator 4 view .LVU139
 584 00f8 003000E3 		movw	r3, #:lower16:.LANCHOR3
 585 00fc 003040E3 		movt	r3, #:upper16:.LANCHOR3
 586 0100 007A93ED 		vldr.32	s14, [r3]
 587              		.loc 1 367 8 discriminator 4 view .LVU140
 588 0104 007AF7EE 		vmov.f32	s15, #1.0e+0
 589 0108 E77AB4EE 		vcmpe.f32	s14, s15
 590 010c 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 591 0110 3F00009A 		bls	.L30
 592              		.loc 1 367 37 discriminator 1 view .LVU141
 593 0114 003000E3 		movw	r3, #:lower16:.LANCHOR0
 594 0118 003040E3 		movt	r3, #:upper16:.LANCHOR0
 595 011c 003093E5 		ldr	r3, [r3]
 596              		.loc 1 367 31 discriminator 1 view .LVU142
 597 0120 010053E3 		cmp	r3, #1
 598 0124 3A00000A 		beq	.L30
 368:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {
 369:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         /* disable MDDR access */
 370:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         RZA_IO_RegWrite_8((volatile uint8_t *) &sp_scifa[channel]->SEMR.BYTE, (uint16_t) 0, SCIFA_S
 371:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 372:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         /* set the achieved Baud rate */
 373:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         *p_achieved_baud_rate = (uint32_t) gs_actual_baud_rate;
 374:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         return (DRV_SUCCESS);
 375:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 376:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 377:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* The MDDR can only reduce the Baud rate, so if the current BRR setting results in a Baud rate
 378:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****        then we need to reduce the BRR by one in order to increase the Baud rate so that it is great
 379:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     if (gs_actual_baud_rate < desired_baud_rate)
 599              		.loc 1 379 5 is_stmt 1 view .LVU143
 600              		.loc 1 379 29 is_stmt 0 view .LVU144
 601 0128 904A07EE 		vmov	s15, r4	@ int
 602 012c 677AF8EE 		vcvt.f32.u32	s15, s15
 603 0130 002000E3 		movw	r2, #:lower16:.LANCHOR2
 604 0134 002040E3 		movt	r2, #:upper16:.LANCHOR2
 605 0138 007A92ED 		vldr.32	s14, [r2]
 606              		.loc 1 379 8 view .LVU145
 607 013c C77AF4EE 		vcmpe.f32	s15, s14
 608 0140 10FAF1EE 		vmrs	APSR_nzcv, FPSCR
 609 0144 080000DA 		ble	.L32
 380:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     {
 381:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         /* if BRR is already 1, then it can't go any lower */
 382:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         if (1 == gs_brr)
 610              		.loc 1 382 9 is_stmt 1 view .LVU146
 383:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         {
 384:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****             /* disable MDDR */
 385:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****             RZA_IO_RegWrite_8((volatile uint8_t *) &sp_scifa[channel]->SEMR.BYTE, (uint16_t) 0, SCI
 386:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****             return (DRV_ERROR);
 387:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         }
 388:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 389:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         /* reduce the BRR value by one */
 390:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         gs_brr--;
 611              		.loc 1 390 9 view .LVU147
 612              		.loc 1 390 15 is_stmt 0 view .LVU148
 613 0148 013043E2 		sub	r3, r3, #1
 614 014c 002000E3 		movw	r2, #:lower16:.LANCHOR0
 615 0150 002040E3 		movt	r2, #:upper16:.LANCHOR0
 616 0154 003082E5 		str	r3, [r2]
 391:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         sp_scifa[channel]->BRR_MDDR.BRR.BYTE = (uint8_t) gs_brr;
 617              		.loc 1 391 9 is_stmt 1 view .LVU149
 618              		.loc 1 391 17 is_stmt 0 view .LVU150
 619 0158 002000E3 		movw	r2, #:lower16:.LANCHOR11
 620 015c 002040E3 		movt	r2, #:upper16:.LANCHOR11
 621 0160 052192E7 		ldr	r2, [r2, r5, lsl #2]
 622              		.loc 1 391 48 view .LVU151
 623 0164 7330EFE6 		uxtb	r3, r3
 624              		.loc 1 391 46 view .LVU152
 625 0168 0230C2E5 		strb	r3, [r2, #2]
 626              	.L32:
 392:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 393:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 394:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* calculate MDDR value */
 395:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_float_mddr = ((float) desired_baud_rate * (float) gs_divisor * 256.0f * (float) (gs_brr + 1)
 627              		.loc 1 395 5 is_stmt 1 view .LVU153
 628              		.loc 1 395 50 is_stmt 0 view .LVU154
 629 016c 003000E3 		movw	r3, #:lower16:.LANCHOR1
 630 0170 003040E3 		movt	r3, #:upper16:.LANCHOR1
 631 0174 007A93ED 		vldr.32	s14, [r3]	@ int
 632 0178 477AB8EE 		vcvt.f32.u32	s14, s14
 633              		.loc 1 395 48 view .LVU155
 634 017c 877A67EE 		vmul.f32	s15, s15, s14
 635              		.loc 1 395 69 view .LVU156
 636 0180 3B7A9FED 		vldr.32	s14, .L41
 637 0184 877A27EE 		vmul.f32	s14, s15, s14
 638              		.loc 1 395 96 view .LVU157
 639 0188 003000E3 		movw	r3, #:lower16:.LANCHOR0
 640 018c 003040E3 		movt	r3, #:upper16:.LANCHOR0
 641 0190 003093E5 		ldr	r3, [r3]
 642 0194 013083E2 		add	r3, r3, #1
 643 0198 903A07EE 		vmov	s15, r3	@ int
 644              		.loc 1 395 80 view .LVU158
 645 019c 677AF8EE 		vcvt.f32.u32	s15, s15
 646              		.loc 1 395 78 view .LVU159
 647 01a0 277A67EE 		vmul.f32	s15, s14, s15
 648              		.loc 1 395 104 view .LVU160
 649 01a4 106A07EE 		vmov	s14, r6	@ int
 650 01a8 476AF8EE 		vcvt.f32.u32	s13, s14
 651              		.loc 1 395 102 view .LVU161
 652 01ac A67A87EE 		vdiv.f32	s14, s15, s13
 396:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_float_mddr *= 2;
 653              		.loc 1 396 5 is_stmt 1 view .LVU162
 654              		.loc 1 396 19 is_stmt 0 view .LVU163
 655 01b0 077A37EE 		vadd.f32	s14, s14, s14
 397:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 398:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* cast float to uint32_t */
 399:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_int_mddr = (uint32_t) gs_float_mddr;
 656              		.loc 1 399 5 is_stmt 1 view .LVU164
 657              		.loc 1 399 19 is_stmt 0 view .LVU165
 658 01b4 C77AFCEE 		vcvt.u32.f32	s15, s14
 659 01b8 903A17EE 		vmov	r3, s15	@ int
 400:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     gs_int_mddr = (gs_int_mddr & 0x01) ? ((gs_int_mddr / 2) + 1) : (gs_int_mddr / 2);
 660              		.loc 1 400 5 is_stmt 1 view .LVU166
 661              		.loc 1 400 66 is_stmt 0 view .LVU167
 662 01bc 010013E3 		tst	r3, #1
 663 01c0 2300000A 		beq	.L34
 664              		.loc 1 400 56 discriminator 1 view .LVU168
 665 01c4 A330A0E1 		lsr	r3, r3, #1
 666              		.loc 1 400 66 discriminator 1 view .LVU169
 667 01c8 013083E2 		add	r3, r3, #1
 668              	.L35:
 669              		.loc 1 400 17 discriminator 4 view .LVU170
 670 01cc 002000E3 		movw	r2, #:lower16:.LANCHOR4
 671 01d0 002040E3 		movt	r2, #:upper16:.LANCHOR4
 672 01d4 003082E5 		str	r3, [r2]
 401:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 402:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     calculate_baud_rate_with_mddr(clock_freq);
 673              		.loc 1 402 5 is_stmt 1 discriminator 4 view .LVU171
 674 01d8 0600A0E1 		mov	r0, r6
 675 01dc FEFFFFEB 		bl	calculate_baud_rate_with_mddr
 676              	.LVL29:
 403:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 404:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     write_mddr(channel);
 677              		.loc 1 404 5 discriminator 4 view .LVU172
 678 01e0 0500A0E1 		mov	r0, r5
 679 01e4 FEFFFFEB 		bl	write_mddr
 680              	.LVL30:
 405:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 406:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     /* set the achieved Baud rate */
 407:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     *p_achieved_baud_rate = (uint32_t) gs_actual_baud_rate;
 681              		.loc 1 407 5 discriminator 4 view .LVU173
 682              		.loc 1 407 29 is_stmt 0 discriminator 4 view .LVU174
 683 01e8 003000E3 		movw	r3, #:lower16:.LANCHOR2
 684 01ec 003040E3 		movt	r3, #:upper16:.LANCHOR2
 685 01f0 007AD3ED 		vldr.32	s15, [r3]
 686 01f4 E77AFCEE 		vcvt.u32.f32	s15, s15
 687              		.loc 1 407 27 discriminator 4 view .LVU175
 688 01f8 10309DE5 		ldr	r3, [sp, #16]
 689 01fc 007AC3ED 		vstr.32	s15, [r3]	@ int
 408:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 409:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     return (DRV_SUCCESS);
 690              		.loc 1 409 5 is_stmt 1 discriminator 4 view .LVU176
 691              		.loc 1 409 12 is_stmt 0 discriminator 4 view .LVU177
 692 0200 0000A0E3 		mov	r0, #0
 693 0204 7080BDE8 		pop	{r4, r5, r6, pc}
 694              	.L28:
 360:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 695              		.loc 1 360 57 discriminator 2 view .LVU178
 696 0208 A000A0E1 		lsr	r0, r0, #1
 360:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 697              		.loc 1 360 46 discriminator 2 view .LVU179
 698 020c 010040E2 		sub	r0, r0, #1
 699 0210 B0FFFFEA 		b	.L29
 700              	.L30:
 370:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 701              		.loc 1 370 9 is_stmt 1 view .LVU180
 370:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 702              		.loc 1 370 57 is_stmt 0 view .LVU181
 703 0214 003000E3 		movw	r3, #:lower16:.LANCHOR11
 704 0218 003040E3 		movt	r3, #:upper16:.LANCHOR11
 705 021c 050193E7 		ldr	r0, [r3, r5, lsl #2]
 370:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 706              		.loc 1 370 9 view .LVU182
 707 0220 2030A0E3 		mov	r3, #32
 708 0224 0520A0E3 		mov	r2, #5
 709 0228 0010A0E3 		mov	r1, #0
 710 022c 140080E2 		add	r0, r0, #20
 711 0230 FEFFFFEB 		bl	RZA_IO_RegWrite_8
 712              	.LVL31:
 373:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         return (DRV_SUCCESS);
 713              		.loc 1 373 9 is_stmt 1 view .LVU183
 373:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         return (DRV_SUCCESS);
 714              		.loc 1 373 33 is_stmt 0 view .LVU184
 715 0234 003000E3 		movw	r3, #:lower16:.LANCHOR2
 716 0238 003040E3 		movt	r3, #:upper16:.LANCHOR2
 717 023c 007AD3ED 		vldr.32	s15, [r3]
 718 0240 E77AFCEE 		vcvt.u32.f32	s15, s15
 373:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****         return (DRV_SUCCESS);
 719              		.loc 1 373 31 view .LVU185
 720 0244 10309DE5 		ldr	r3, [sp, #16]
 721 0248 007AC3ED 		vstr.32	s15, [r3]	@ int
 374:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 722              		.loc 1 374 9 is_stmt 1 view .LVU186
 374:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 723              		.loc 1 374 16 is_stmt 0 view .LVU187
 724 024c 0000A0E3 		mov	r0, #0
 725 0250 7080BDE8 		pop	{r4, r5, r6, pc}
 726              	.L34:
 400:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** 
 727              		.loc 1 400 66 discriminator 2 view .LVU188
 728 0254 A330A0E1 		lsr	r3, r3, #1
 729 0258 DBFFFFEA 		b	.L35
 730              	.LVL32:
 731              	.L36:
 335:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 732              		.loc 1 335 16 view .LVU189
 733 025c 0000E0E3 		mvn	r0, #0
 734              	.LVL33:
 335:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 735              		.loc 1 335 16 view .LVU190
 736 0260 7080BDE8 		pop	{r4, r5, r6, pc}
 737              	.LVL34:
 738              	.L37:
 343:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 739              		.loc 1 343 16 view .LVU191
 740 0264 0000E0E3 		mvn	r0, #0
 741 0268 7080BDE8 		pop	{r4, r5, r6, pc}
 742              	.L38:
 352:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c ****     }
 743              		.loc 1 352 16 view .LVU192
 744 026c 0000E0E3 		mvn	r0, #0
 410:../generate/sc_drivers/r_scifa/src/lld/r_rza2_scifa_lld_baud.c **** }
 745              		.loc 1 410 1 view .LVU193
 746 0270 7080BDE8 		pop	{r4, r5, r6, pc}
 747              	.L42:
 748              		.align	2
 749              	.L41:
 750 0274 00008043 		.word	1132462080
 751              		.cfi_endproc
 752              	.LFE5:
 754              		.section	.bss.gs_abs_error,"aw",%nobits
 755              		.align	2
 756              		.set	.LANCHOR3,. + 0
 759              	gs_abs_error:
 760 0000 00000000 		.space	4
 761              		.section	.bss.gs_actual_baud_rate,"aw",%nobits
 762              		.align	2
 763              		.set	.LANCHOR2,. + 0
 766              	gs_actual_baud_rate:
 767 0000 00000000 		.space	4
 768              		.section	.bss.gs_brr,"aw",%nobits
 769              		.align	2
 770              		.set	.LANCHOR0,. + 0
 773              	gs_brr:
 774 0000 00000000 		.space	4
 775              		.section	.bss.gs_divisor,"aw",%nobits
 776              		.align	2
 777              		.set	.LANCHOR1,. + 0
 780              	gs_divisor:
 781 0000 00000000 		.space	4
 782              		.section	.bss.gs_divisor_index,"aw",%nobits
 783              		.align	2
 784              		.set	.LANCHOR10,. + 0
 787              	gs_divisor_index:
 788 0000 00000000 		.space	4
 789              		.section	.bss.gs_int_mddr,"aw",%nobits
 790              		.align	2
 791              		.set	.LANCHOR4,. + 0
 794              	gs_int_mddr:
 795 0000 00000000 		.space	4
 796              		.section	.bss.gs_num_divisors,"aw",%nobits
 797              		.align	2
 798              		.set	.LANCHOR7,. + 0
 801              	gs_num_divisors:
 802 0000 00000000 		.space	4
 803              		.section	.bss.gs_ratio,"aw",%nobits
 804              		.align	2
 805              		.set	.LANCHOR9,. + 0
 808              	gs_ratio:
 809 0000 00000000 		.space	4
 810              		.section	.bss.gsp_baud_info,"aw",%nobits
 811              		.align	2
 812              		.set	.LANCHOR5,. + 0
 815              	gsp_baud_info:
 816 0000 00000000 		.space	4
 817              		.section	.rodata.gs_scifa_async_baud,"a"
 818              		.align	2
 819              		.set	.LANCHOR6,. + 0
 822              	gs_scifa_async_baud:
 823 0000 0800     		.short	8
 824 0002 01       		.byte	1
 825 0003 01       		.byte	1
 826 0004 00       		.byte	0
 827 0005 00       		.space	1
 828 0006 1000     		.short	16
 829 0008 00       		.byte	0
 830 0009 01       		.byte	1
 831 000a 00       		.byte	0
 832 000b 00       		.space	1
 833 000c 2000     		.short	32
 834 000e 00       		.byte	0
 835 000f 00       		.byte	0
 836 0010 00       		.byte	0
 837 0011 00       		.space	1
 838 0012 4000     		.short	64
 839 0014 00       		.byte	0
 840 0015 01       		.byte	1
 841 0016 01       		.byte	1
 842 0017 00       		.space	1
 843 0018 8000     		.short	128
 844 001a 00       		.byte	0
 845 001b 00       		.byte	0
 846 001c 01       		.byte	1
 847 001d 00       		.space	1
 848 001e 0001     		.short	256
 849 0020 00       		.byte	0
 850 0021 01       		.byte	1
 851 0022 02       		.byte	2
 852 0023 00       		.space	1
 853 0024 0002     		.short	512
 854 0026 00       		.byte	0
 855 0027 00       		.byte	0
 856 0028 02       		.byte	2
 857 0029 00       		.space	1
 858 002a 0004     		.short	1024
 859 002c 00       		.byte	0
 860 002d 01       		.byte	1
 861 002e 03       		.byte	3
 862 002f 00       		.space	1
 863 0030 0008     		.short	2048
 864 0032 00       		.byte	0
 865 0033 00       		.byte	0
 866 0034 03       		.byte	3
 867 0035 00       		.space	1
 868              		.section	.rodata.gs_scifa_sync_baud,"a"
 869              		.align	2
 870              		.set	.LANCHOR8,. + 0
 873              	gs_scifa_sync_baud:
 874 0000 0400     		.short	4
 875 0002 00       		.byte	0
 876 0003 00       		.byte	0
 877 0004 00       		.byte	0
 878 0005 00       		.space	1
 879 0006 1000     		.short	16
 880 0008 00       		.byte	0
 881 0009 00       		.byte	0
 882 000a 01       		.byte	1
 883 000b 00       		.space	1
 884 000c 4000     		.short	64
 885 000e 00       		.byte	0
 886 000f 00       		.byte	0
 887 0010 02       		.byte	2
 888 0011 00       		.space	1
 889 0012 0001     		.short	256
 890 0014 00       		.byte	0
 891 0015 00       		.byte	0
 892 0016 03       		.byte	3
 893 0017 00       		.space	1
 894              		.section	.rodata.sp_scifa,"a"
 895              		.align	2
 896              		.set	.LANCHOR11,. + 0
 899              	sp_scifa:
 900 0000 007000E8 		.word	-402624512
 901 0004 007800E8 		.word	-402622464
 902 0008 008000E8 		.word	-402620416
 903 000c 008800E8 		.word	-402618368
 904 0010 009000E8 		.word	-402616320
 905              		.text
 906              	.Letext0:
 907              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 908              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 909              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\lib\\gcc\\arm-none
 910              		.file 5 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 911              		.file 6 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 912              		.file 7 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 913              		.file 8 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 914              		.file 9 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/system/inc/r_t
 915              		.file 10 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/system/iodefi
 916              		.file 11 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/sc_drivers/r_
 917              		.file 12 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/drivers/r_int
 918              		.file 13 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/system/inc/rz
 919              		.file 14 "C:/Users/ryota/e2_studio/workspace/rza2m_ssif_sample_freertos_gcc/generate/system/inc/dr
DEFINED SYMBOLS
                            *ABS*:00000000 r_rza2_scifa_lld_baud.c
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:17     .text.calc_brr_only_actual_baud_rate:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:25     .text.calc_brr_only_actual_baud_rate:00000000 calc_brr_only_actual_baud_rate
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:770    .bss.gs_brr:00000000 .LANCHOR0
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:777    .bss.gs_divisor:00000000 .LANCHOR1
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:763    .bss.gs_actual_baud_rate:00000000 .LANCHOR2
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:756    .bss.gs_abs_error:00000000 .LANCHOR3
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:97     .text.calc_brr_only_actual_baud_rate:0000008c $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:102    .text.calculate_baud_rate_with_mddr:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:107    .text.calculate_baud_rate_with_mddr:00000000 calculate_baud_rate_with_mddr
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:791    .bss.gs_int_mddr:00000000 .LANCHOR4
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:161    .text.calculate_baud_rate_with_mddr:00000070 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:168    .text.find_divisor_value:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:173    .text.find_divisor_value:00000000 find_divisor_value
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:812    .bss.gsp_baud_info:00000000 .LANCHOR5
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:819    .rodata.gs_scifa_async_baud:00000000 .LANCHOR6
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:798    .bss.gs_num_divisors:00000000 .LANCHOR7
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:805    .bss.gs_ratio:00000000 .LANCHOR9
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:784    .bss.gs_divisor_index:00000000 .LANCHOR10
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:870    .rodata.gs_scifa_sync_baud:00000000 .LANCHOR8
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:320    .text.write_mddr:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:325    .text.write_mddr:00000000 write_mddr
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:896    .rodata.sp_scifa:00000000 .LANCHOR11
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:377    .text.write_baud_rate:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:382    .text.write_baud_rate:00000000 write_baud_rate
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:465    .text.R_SCIFA_SetBaud:00000000 $a
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:471    .text.R_SCIFA_SetBaud:00000000 R_SCIFA_SetBaud
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:750    .text.R_SCIFA_SetBaud:00000274 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:755    .bss.gs_abs_error:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:759    .bss.gs_abs_error:00000000 gs_abs_error
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:762    .bss.gs_actual_baud_rate:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:766    .bss.gs_actual_baud_rate:00000000 gs_actual_baud_rate
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:769    .bss.gs_brr:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:773    .bss.gs_brr:00000000 gs_brr
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:776    .bss.gs_divisor:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:780    .bss.gs_divisor:00000000 gs_divisor
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:783    .bss.gs_divisor_index:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:787    .bss.gs_divisor_index:00000000 gs_divisor_index
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:790    .bss.gs_int_mddr:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:794    .bss.gs_int_mddr:00000000 gs_int_mddr
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:797    .bss.gs_num_divisors:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:801    .bss.gs_num_divisors:00000000 gs_num_divisors
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:804    .bss.gs_ratio:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:808    .bss.gs_ratio:00000000 gs_ratio
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:811    .bss.gsp_baud_info:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:815    .bss.gsp_baud_info:00000000 gsp_baud_info
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:818    .rodata.gs_scifa_async_baud:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:822    .rodata.gs_scifa_async_baud:00000000 gs_scifa_async_baud
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:869    .rodata.gs_scifa_sync_baud:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:873    .rodata.gs_scifa_sync_baud:00000000 gs_scifa_sync_baud
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:895    .rodata.sp_scifa:00000000 $d
C:\Users\ryota\AppData\Local\Temp\ccM1p1EQ.s:899    .rodata.sp_scifa:00000000 sp_scifa
                           .group:00000000 wm4.0.3d5c910ebb40df6df78b28e37cd67f3d
                           .group:00000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:00000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.newlib.h.8.7cb3972cd43265932d4782d5eb589854
                           .group:00000000 wm4.ieeefp.h.77.3f06799abf5dd88bdddee084775a1223
                           .group:00000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:00000000 wm4.cdefs.h.49.6260d97adb8d27534cbdc0f868b8ea87
                           .group:00000000 wm4.math.h.13.97100c05caf9f40dd9f5a3cda48ccc01
                           .group:00000000 wm4.r_typedefs.h.38.e90d9de5300d9ae020e5db8c5af88b3e
                           .group:00000000 wm4.adc_iodefine.h.29.14c6f50dce37432a7d004e4b1ce33da7
                           .group:00000000 wm4.bsc_iodefine.h.29.9281d1f3639266933964d6d0c2d42c4f
                           .group:00000000 wm4.ceu_iodefine.h.29.2a669d0b46fdde030a50db9e3c307fbf
                           .group:00000000 wm4.cpg_iodefine.h.29.d6fdc9cb4798723afd88b251d64c2ce2
                           .group:00000000 wm4.csi2link_iodefine.h.29.221c4531636a409f24d307b16341ada8
                           .group:00000000 wm4.dmac_iodefine.h.29.578fccc2cc1da886ec95a029bf874f01
                           .group:00000000 wm4.drpk_iodefine.h.29.580eb8588a2b2d43d2726fbe791e513f
                           .group:00000000 wm4.drw_iodefine.h.29.df30f4a4a34a79f6a86c4df91353dffe
                           .group:00000000 wm4.edmac_iodefine.h.29.33e8759349004a722f42f5429c1353f6
                           .group:00000000 wm4.eptpc_iodefine.h.29.74d8f9fab0f5549b56097fb9e937dde8
                           .group:00000000 wm4.etherc_iodefine.h.29.14602750383a574f1c21f994ad33a366
                           .group:00000000 wm4.gpio_iodefine.h.29.3d0b021c56839cee4ae5149903684e4b
                           .group:00000000 wm4.gpt_iodefine.h.29.557ead75d7b0585b898d3898b64c7f87
                           .group:00000000 wm4.hyper_iodefine.h.29.000caadbb74d881e97db55b39b432154
                           .group:00000000 wm4.imr_iodefine.h.29.77c022f017e711c4d51cc0145db1dad3
                           .group:00000000 wm4.intc_iodefine.h.29.b68f5799a35a7495d63b4cd458e1ba57
                           .group:00000000 wm4.irda_iodefine.h.29.37e67bd2005173d68a74d1cc937d8444
                           .group:00000000 wm4.jcu_iodefine.h.29.3aca452908962e7a7ccf26164751feda
                           .group:00000000 wm4.lvds_iodefine.h.29.c11cbe1900e5209c8dcc76c2336c16bc
                           .group:00000000 wm4.mtu_iodefine.h.29.5498fb974bb53caf05aa143c2deec781
                           .group:00000000 wm4.nandc_iodefine.h.29.e0b343306750f017ee86e169ad98efe9
                           .group:00000000 wm4.octa_iodefine.h.29.4cb0d62e4b9633e173858000dc1c626c
                           .group:00000000 wm4.ostm_iodefine.h.29.6914f7e330a1cf0008b34219adcdfed4
                           .group:00000000 wm4.pl_iodefine.h.29.abbb6d725aed990aa8343242bfe31416
                           .group:00000000 wm4.pmg_iodefine.h.29.8bcfbc4771a6f9b7dd4d6f504427219e
                           .group:00000000 wm4.poeg_iodefine.h.29.0d8e258d10986260cbc70cfb8c0ef273
                           .group:00000000 wm4.poe_iodefine.h.29.fe74e55e7b6b4afbe3596c74ba035e98
                           .group:00000000 wm4.prr_iodefine.h.29.c1f15576f7a27b9c83aa3b40f5b2f988
                           .group:00000000 wm4.ptpedmac_iodefine.h.29.cd24a93374ce35cebc41e26889d619ef
                           .group:00000000 wm4.rcanfd_iodefine.h.29.532dd48b82fcb61d63538aba4b6f1289
                           .group:00000000 wm4.rcan_iodefine.h.29.a47a89db1b35c12b54af48fa1956acba
                           .group:00000000 wm4.riic_iodefine.h.29.f96943d49800d297612c4af3bba5c943
                           .group:00000000 wm4.rspi_iodefine.h.29.7efa041fe34a7d27db66a7b337879dfe
                           .group:00000000 wm4.rtc_iodefine.h.29.6dc76be5ca3df69cecb5a81d06cc46b5
                           .group:00000000 wm4.scifa_iodefine.h.29.b04ccd664d71baaf31c75761c45b9c4d
                           .group:00000000 wm4.scim_iodefine.h.29.87d0760abf94446b00d826c797bf0ff2
                           .group:00000000 wm4.sdmmc_iodefine.h.29.e67e9815445e8057a3262d1566bea0db
                           .group:00000000 wm4.spdif_iodefine.h.29.59f5d70150fa200a4d8ee50be1ee34c8
                           .group:00000000 wm4.spibsc_iodefine.h.29.f4930f8b8da1140200204513a363c76f
                           .group:00000000 wm4.sprite_iodefine.h.29.55796d1fa083a2457fea4ece974a192e
                           .group:00000000 wm4.ssif_iodefine.h.29.054ec6d95f487f631f16aee39c85c47a
                           .group:00000000 wm4.usb_iodefine.h.29.6dc44ea388ba227e8fdcfb33c315887b
                           .group:00000000 wm4.vdc_iodefine.h.29.db282ded1f052d8567fbbd3b61ce8f7a
                           .group:00000000 wm4.vin_iodefine.h.29.9b392e5601347d53e64be3272934e170
                           .group:00000000 wm4.wdt_iodefine.h.29.ed07bb44b797072f8c28b41c64fdca30
                           .group:00000000 wm4.iobitmask.h.29.773e8f8428b0c21e1206a8c47a6d3927
                           .group:00000000 wm4.adc_iobitmask.h.29.48ba2821c8a4fc20022447ad9316d399
                           .group:00000000 wm4.bsc_iobitmask.h.29.115d15c4ad4b48e00598dcd62d33c637
                           .group:00000000 wm4.ceu_iobitmask.h.29.413b5b68bb3c2148786493166a57173e
                           .group:00000000 wm4.cpg_iobitmask.h.29.128911f0454a5339c74031b8d73e8fed
                           .group:00000000 wm4.csi2link_iobitmask.h.29.701c130cb17627664fe7c147084057cf
                           .group:00000000 wm4.dmac_iobitmask.h.29.98850e876107975c53dc0bb8ebb53eb5
                           .group:00000000 wm4.drpk_iobitmask.h.29.167e7cf6b1feb4d38b8903a46d8c35ac
                           .group:00000000 wm4.drw_iobitmask.h.29.71d46f2244f6e7ae6117fe6c41c5567d
                           .group:00000000 wm4.edmac_iobitmask.h.29.4e406d859155ba914663e1cf61cad89a
                           .group:00000000 wm4.eptpc_iobitmask.h.29.64bcd0a67db3a886572992ae6da8898c
                           .group:00000000 wm4.etherc_iobitmask.h.29.07b13cb10c426023658e5c51f952b6de
                           .group:00000000 wm4.gpio_iobitmask.h.29.ea8c1464682eb61f2d0763b97ed530f9
                           .group:00000000 wm4.gpt_iobitmask.h.29.94173800a704c5ba32e348ba97cd23cf
                           .group:00000000 wm4.hyper_iobitmask.h.29.f09febbc7b835674abe34ae75f3c700d
                           .group:00000000 wm4.imr2_iobitmask.h.29.fff702c4c9409266054e806327fa236b
                           .group:00000000 wm4.intc_iobitmask.h.29.6d3be2e47bf3d7eb7e91eeddcab863af
                           .group:00000000 wm4.irda_iobitmask.h.29.6f43dde454e599a1d4a8be2978ac9459
                           .group:00000000 wm4.jcu_iobitmask.h.29.9fd48851a81ff31733aa19b29e4846ad
                           .group:00000000 wm4.lvds_iobitmask.h.29.4a6f69c8911426fa05f0b05eab5f5e15
                           .group:00000000 wm4.mtu_iobitmask.h.29.0dfead439d92d73e6bac91e937399f90
                           .group:00000000 wm4.nandc_iobitmask.h.29.26dc88335e3fd43a64a25f5ba82d9db4
                           .group:00000000 wm4.octa_iobitmask.h.29.75dc3e3c70ac86c7551744de3991f583
                           .group:00000000 wm4.ostm_iobitmask.h.29.38ee9f4e1711e17bd3f38545ba631cde
                           .group:00000000 wm4.pl310_iobitmask.h.29.c1ef5625c0a9d67f24e89fe2fd7e4886
                           .group:00000000 wm4.pmg_iobitmask.h.29.d20cb8352080a58cf6cbf526935d968e
                           .group:00000000 wm4.poe3_iobitmask.h.29.3a3444cc2dbf606e2370573e16d57254
                           .group:00000000 wm4.poeg_iobitmask.h.29.5601eb8cf1161926d683c0720340f85d
                           .group:00000000 wm4.prr_iobitmask.h.29.52f8479a52e2236c122b5956e4bdbfce
                           .group:00000000 wm4.ptpedmac_iobitmask.h.29.494dcb2240ebba7fa20d0c2ab02007f7
                           .group:00000000 wm4.rcanfd_iobitmask.h.29.d172f89cbc4f253e32a4e10346bdc9f6
                           .group:00000000 wm4.rcan_iobitmask.h.29.c6f8b9b62e8fdc007f8b5f40c1f7e95d
                           .group:00000000 wm4.riic_iobitmask.h.29.faa52a36e584704b50a2c22ab62c84de
                           .group:00000000 wm4.rspi_iobitmask.h.29.2e257f44186c83ca40dbb0db2548623b
                           .group:00000000 wm4.rtc_iobitmask.h.29.2c82d3237997f1de7d2ac9d93855f3da
                           .group:00000000 wm4.scifa_iobitmask.h.29.c7af830569e0d6a26f3d66e3adc293d7
                           .group:00000000 wm4.scim_iobitmask.h.29.3b5e9d8b03a11c94acd93de96d2037f6
                           .group:00000000 wm4.sdmmc_iobitmask.h.29.21d47a25c0df1ed3d24cd6232ec3b4e7
                           .group:00000000 wm4.spdif_iobitmask.h.29.c16f83f628828ab24aa2b72615b93e69
                           .group:00000000 wm4.spibsc_iobitmask.h.29.8ade4a581f57cd5b82569a69eb5f0d67
                           .group:00000000 wm4.sprite_iobitmask.h.29.82888597faf7ebb3bc86b5f1018a2253
                           .group:00000000 wm4.ssif_iobitmask.h.29.482529b431f1ad627a02168620c61eee
                           .group:00000000 wm4.usb_iobitmask.h.29.aae4dfd463dfdd120bf5855c9dc97483
                           .group:00000000 wm4.vdc6_iobitmask.h.29.3ce0a3f9d2209ce71e4fec48b4ecb79a
                           .group:00000000 wm4.vin_iobitmask.h.29.576a1d6e4b2cf6cbd353044865e437f2
                           .group:00000000 wm4.wdt_iobitmask.h.29.c612db09eac33fb3da8d8aaee67287a9
                           .group:00000000 wm4.rza_io_regrw.h.33.07c1ee176b41ade23637426c80e4b86a
                           .group:00000000 wm4.driver.h.34.180df73e0731406f5e50150641059ede
                           .group:00000000 wm4.r_rza2_scifa_lld_api.h.40.f15aca924d8f4510909a605ba9e2cfc9
                           .group:00000000 wm4.r_intc_lld_rza2m.h.35.148dee33e6a963828fdce2545668b517
                           .group:00000000 wm4.r_rza2_scifa_lld.h.43.012a3fef11a37869f92df11b17f0b8cf
                           .group:00000000 wm4.r_rza2_scifa_lld_cfg.h.36.61e814bf2acbefb3a77603b0f9c69f70

UNDEFINED SYMBOLS
__aeabi_uidiv
RZA_IO_RegWrite_8
RZA_IO_RegWrite_16
