
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../../biswa/SPEC2017Traces/641.leela_s-1083B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
Initialize DRRIP state for L2C
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000000 cycles: 3153158 heartbeat IPC: 3.17142 cumulative IPC: 3.17142 (Simulation time: 0 hr 2 min 35 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6315112 heartbeat IPC: 3.1626 cumulative IPC: 3.16701 (Simulation time: 0 hr 4 min 55 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9487958 heartbeat IPC: 3.15175 cumulative IPC: 3.1619 (Simulation time: 0 hr 7 min 49 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 12645937 heartbeat IPC: 3.16658 cumulative IPC: 3.16307 (Simulation time: 0 hr 10 min 15 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 15802956 heartbeat IPC: 3.16755 cumulative IPC: 3.16397 (Simulation time: 0 hr 12 min 49 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 15802956 (Simulation time: 0 hr 12 min 49 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 45742560 heartbeat IPC: 0.334006 cumulative IPC: 0.334006 (Simulation time: 0 hr 15 min 34 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 75758443 heartbeat IPC: 0.333157 cumulative IPC: 0.333581 (Simulation time: 0 hr 18 min 12 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 105455955 heartbeat IPC: 0.336728 cumulative IPC: 0.334623 (Simulation time: 0 hr 20 min 38 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 135992374 heartbeat IPC: 0.327478 cumulative IPC: 0.332808 (Simulation time: 0 hr 23 min 14 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 166169842 heartbeat IPC: 0.331373 cumulative IPC: 0.33252 (Simulation time: 0 hr 25 min 48 sec) 
Finished CPU 0 instructions: 50000000 cycles: 150366892 cumulative IPC: 0.33252 (Simulation time: 0 hr 25 min 48 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.33252 instructions: 50000000 cycles: 150366892
ITLB TOTAL     ACCESS:    8685330  HIT:    8685330  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:    8685330  HIT:    8685330  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:    9925895	FORWARD:          0	MERGED:    1240565	TO_CACHE:    8685330

Revised Interactions: positive negative neutral
ITLB_interactions 0 0 0 -nan -nan -nan
ITLB_positive -nan -nan -nan
ITLB_negative -nan -nan -nan -nan -nan
ITLB_neutral -nan -nan -nan
DTLB TOTAL     ACCESS:   14279606  HIT:   14257857  MISS:      21749  HIT %:    99.8477  MISS %:   0.152308   MPKI: 0.43498
DTLB LOAD TRANSLATION ACCESS:   14279606  HIT:   14257857  MISS:      21749  HIT %:    99.8477  MISS %:   0.152308   MPKI: 0.43498
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.63093 cycles
DTLB RQ	ACCESS:   16154585	FORWARD:          0	MERGED:    1874505	TO_CACHE:   14280080

Revised Interactions: positive negative neutral
DTLB_interactions 0 0 0 -nan -nan -nan
DTLB_positive -nan -nan -nan
DTLB_negative -nan -nan -nan -nan -nan
DTLB_neutral -nan -nan -nan
STLB TOTAL     ACCESS:      21749  HIT:      21670  MISS:         79  HIT %:    99.6368  MISS %:   0.363235   MPKI: 0.00158
STLB LOAD TRANSLATION ACCESS:      21749  HIT:      21670  MISS:         79  HIT %:    99.6368  MISS %:   0.363235   MPKI: 0.00158
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 173.57 cycles
STLB RQ	ACCESS:      21749	FORWARD:          0	MERGED:          0	TO_CACHE:      21749

Revised Interactions: positive negative neutral
STLB_interactions 0 0 0 -nan -nan -nan
STLB_positive -nan -nan -nan
STLB_negative -nan -nan -nan -nan -nan
STLB_neutral -nan -nan -nan
STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   16132751  HIT:   16007410  MISS:     125341  HIT %:    99.2231  MISS %:   0.776935   MPKI: 2.50682
L1D LOAD      ACCESS:   10397518  HIT:   10287356  MISS:     110162  HIT %:    98.9405  MISS %:     1.0595   MPKI: 2.20324
L1D RFO       ACCESS:    5735233  HIT:    5720054  MISS:      15179  HIT %:    99.7353  MISS %:   0.264662   MPKI: 0.30358
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 17.1505 cycles
L1D RQ	ACCESS:   13086845	FORWARD:          0	MERGED:    2130061	TO_CACHE:   10399505
L1D WQ	ACCESS:    5844921	FORWARD:     557279	MERGED:      89841	TO_CACHE:    5755080

Revised Interactions: positive negative neutral
L1D_interactions 0 0 0 -nan -nan -nan
L1D_positive -nan -nan -nan
L1D_negative -nan -nan -nan -nan -nan
L1D_neutral -nan -nan -nan
L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    9924810  HIT:    9921608  MISS:       3202  HIT %:    99.9677  MISS %:  0.0322626   MPKI: 0.06404
L1I LOAD      ACCESS:    9924810  HIT:    9921608  MISS:       3202  HIT %:    99.9677  MISS %:  0.0322626   MPKI: 0.06404
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 14.0187 cycles
L1I RQ	ACCESS:   13903851	FORWARD:          0	MERGED:    3977956	TO_CACHE:    9925895

Revised Interactions: positive negative neutral
L1I_interactions 0 0 0 -nan -nan -nan
L1I_positive -nan -nan -nan
L1I_negative -nan -nan -nan -nan -nan
L1I_neutral -nan -nan -nan
BTB TOTAL     ACCESS:    7895300  HIT:    7299030  MISS:     596270  HIT %:    92.4478  MISS %:    7.55221   MPKI: 11.9254
BTB BRANCH_DIRECT_JUMP	ACCESS:     272484  HIT:     272402  MISS:         82
BTB BRANCH_INDIRECT	ACCESS:        406  HIT:        354  MISS:         52
BTB BRANCH_CONDITIONAL	ACCESS:    4665187  HIT:    4664506  MISS:        681
BTB BRANCH_DIRECT_CALL	ACCESS:    1478611  HIT:    1478330  MISS:        281
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:    1478612  HIT:     883438  MISS:     595174
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:     156543  HIT:     154065  MISS:       2478  HIT %:     98.417  MISS %:    1.58295   MPKI: 0.04956
L2C LOAD      ACCESS:     113364  HIT:     111602  MISS:       1762  HIT %:    98.4457  MISS %:    1.55429   MPKI: 0.03524
L2C DATA LOAD MPKI: 0.0352
L2C INSTRUCTION LOAD MPKI: 4e-05
L2C RFO       ACCESS:      15175  HIT:      14490  MISS:        685  HIT %:     95.486  MISS %:      4.514   MPKI: 0.0137
L2C WRITEBACK ACCESS:      27925  HIT:      27918  MISS:          7  HIT %:    99.9749  MISS %:  0.0250671   MPKI: 0.00014
L2C LOAD TRANSLATION ACCESS:         79  HIT:         55  MISS:         24  HIT %:    69.6203  MISS %:    30.3797   MPKI: 0.00048
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 109.826 cycles
L2C RQ	ACCESS:     128622	FORWARD:          0	MERGED:          0	TO_CACHE:     128618
L2C WQ	ACCESS:      27925	FORWARD:          4	MERGED:          0	TO_CACHE:      27925

Revised Interactions: positive negative neutral
L2C_interactions 0 0 0 -nan -nan -nan
L2C_positive -nan -nan -nan
L2C_negative -nan -nan -nan -nan -nan
L2C_neutral -nan -nan -nan
L2C Instructions Evicting Data 1
L2C Translations Evicting Data 12
L2C Data Evicting Data 1243
L2C Instructions Evicting Instructions 1
L2C Translations Evicting Instructions 1
L2C Data Evicting Instructions 62
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 30
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:         79  HIT:         79  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:         79  HIT:         79  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL5_interactions 0 0 0 -nan -nan -nan
PSCL5_positive -nan -nan -nan
PSCL5_negative -nan -nan -nan -nan -nan
PSCL5_neutral -nan -nan -nan
PSCL4 TOTAL     ACCESS:         79  HIT:         79  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:         79  HIT:         79  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL4_interactions 0 0 0 -nan -nan -nan
PSCL4_positive -nan -nan -nan
PSCL4_negative -nan -nan -nan -nan -nan
PSCL4_neutral -nan -nan -nan
PSCL3 TOTAL     ACCESS:         79  HIT:         79  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:         79  HIT:         79  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL3_interactions 0 0 0 -nan -nan -nan
PSCL3_positive -nan -nan -nan
PSCL3_negative -nan -nan -nan -nan -nan
PSCL3_neutral -nan -nan -nan
PSCL2 TOTAL     ACCESS:         79  HIT:         79  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:         79  HIT:         79  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL2_interactions 0 0 0 -nan -nan -nan
PSCL2_positive -nan -nan -nan
PSCL2_negative -nan -nan -nan -nan -nan
PSCL2_neutral -nan -nan -nan
LLC TOTAL     ACCESS:       2816  HIT:       1066  MISS:       1750  HIT %:    37.8551  MISS %:    62.1449   MPKI: 0.035
LLC LOAD      ACCESS:       1762  HIT:        695  MISS:       1067  HIT %:    39.4438  MISS %:    60.5562   MPKI: 0.02134
LLC RFO       ACCESS:        685  HIT:         23  MISS:        662  HIT %:    3.35766  MISS %:    96.6423   MPKI: 0.01324
LLC WRITEBACK ACCESS:        345  HIT:        345  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC LOAD TRANSLATION ACCESS:         24  HIT:          3  MISS:         21  HIT %:       12.5  MISS %:       87.5   MPKI: 0.00042
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 112.976 cycles
LLC RQ	ACCESS:       2471	FORWARD:          0	MERGED:          0	TO_CACHE:       2471
LLC WQ	ACCESS:        345	FORWARD:          0	MERGED:          0	TO_CACHE:        345

Revised Interactions: positive negative neutral
LLC_interactions 0 0 0 -nan -nan -nan
LLC_positive -nan -nan -nan
LLC_negative -nan -nan -nan -nan -nan
LLC_neutral -nan -nan -nan
LLC Dense regions hint to LLC: 0

RAW hits: 365911
Loads Generated: 13452757
Loads sent to L1D: 13086845
Stores Generated: 5844919
Stores sent to L1D: 5844921
Major fault: 0 Minor fault: 596
Allocated PAGES: 596

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1016  ROW_BUFFER_MISS:        734
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 150214488
0banks busy for write cycles: 0
1banks busy for read cycles: 149405
1banks busy for write cycles: 0
2banks busy for read cycles: 1426
2banks busy for write cycles: 0
3banks busy for read cycles: 235
3banks busy for write cycles: 0
4banks busy for read cycles: 142
4banks busy for write cycles: 0
5banks busy for read cycles: 420
5banks busy for write cycles: 0
6banks busy for read cycles: 413
6banks busy for write cycles: 0
7banks busy for read cycles: 119
7banks busy for write cycles: 0
8banks busy for read cycles: 245
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 87.3687% MPKI: 21.1475 Average ROB Occupancy at Mispredict: 13.4444
Branch types
NOT_BRANCH: 41628541 83.2571%
BRANCH_DIRECT_JUMP: 272484 0.544968%
BRANCH_INDIRECT: 406 0.000812%
BRANCH_CONDITIONAL: 5140980 10.282%
BRANCH_DIRECT_CALL: 1478611 2.95722%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 1478612 2.95722%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 596
