### Hi there 👋
- 🌱 I’m currently focusing on ASIC design.
- 🔭 I obtained my bachelor's degree from Shenzhen University, and I am currently pursuing a master's degree at Zhengzhou University.
- 🏢 I interned at the Beijing Institute of Open Source Chip from 2023 to 2024 as a Digital IC Design and Verification Engineer, focusing on DDR Subsystem.
- 📫 How to reach me: lauchinyuan@yeah.net or 2018133098@email.szu.edu.cn

![](https://github-readme-stats.vercel.app/api?username=lauchinyuan)
![](http://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=lauchinyuan) 
![](http://github-profile-summary-cards.vercel.app/api/cards/most-commit-language?username=lauchinyuan)
![](http://github-profile-summary-cards.vercel.app/api/cards/productive-time?username=lauchinyuan&theme=default&utcOffset=8)


<!--
**lauchinyuan/lauchinyuan** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:
![](http://github-profile-summary-cards.vercel.app/api/cards/productive-time?username=vn7n24fzkq&theme=default&utcOffset=8)
- 🔭 I’m currently working on ...
- 🌱 I’m currently learning ...
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->
