#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb  5 23:35:15 2020
# Process ID: 5810
# Current directory: /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1
# Command line: vivado
# Log file: /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/vivado.log
# Journal file: /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.xpr
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
open_bd_design {/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_GapJunctionIP_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_s00_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_s01_mmu_0] }
export_ip_user_files -of_objects [get_files /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_GapJunctionIP_0_0_synth_1 design_1_xbar_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_xbar_1_synth_1 design_1_processing_system7_0_0_synth_1 design_1_auto_pc_0_synth_1 design_1_auto_us_0_synth_1 design_1_auto_pc_1_synth_1 design_1_s00_mmu_0_synth_1 design_1_s01_mmu_0_synth_1}
export_simulation -of_objects [get_files /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.ip_user_files -ipstatic_source_dir /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.cache/compile_simlib/questa} {ies=/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
reset_run design_1_GapJunctionIP_0_0_synth_1
reset_run design_1_auto_pc_1_synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_project
open_project /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.ip_user_files -ipstatic_source_dir /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.cache/compile_simlib/modelsim} {questa=/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.cache/compile_simlib/questa} {ies=/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.cache/compile_simlib/ies} {xcelium=/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.cache/compile_simlib/vcs} {riviera=/home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.runs/impl_1/design_1_wrapper.sysdef /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.sdk -hwspec /home/marco/Documents/tesis/ww39_neuronal_new_IP/2020_newIP_project1/project_2/project_2.sdk/design_1_wrapper.hdf
