\hypertarget{group__fryza__timer}{}\doxysection{Timer Library \texorpdfstring{$<$}{<}timer.\+h\texorpdfstring{$>$}{>}}
\label{group__fryza__timer}\index{Timer Library $<$timer.h$>$@{Timer Library $<$timer.h$>$}}


Timer library for AVR-\/\+GCC.  


\doxysubsection*{Definitions for 16-\/bit Timer/\+Counter1}
\label{_amgrp5c5cf03d43e7e4d841b842aafa60afa9}%
\begin{DoxyNote}{Note}
t\+\_\+\+OVF = 1/\+F\+\_\+\+CPU $\ast$ prescaler $\ast$ 2$^\wedge$n where n = 16, F\+\_\+\+CPU = 16 MHz 
\end{DoxyNote}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__fryza__timer_ga85dff9eee7b0f0cc8a8a1d13793742a3}\label{group__fryza__timer_ga85dff9eee7b0f0cc8a8a1d13793742a3}} 
\#define {\bfseries TIM1\+\_\+stop}()~TCCR1B \&= $\sim$((1$<$$<$CS12) $\vert$ (1$<$$<$CS11) $\vert$ (1$<$$<$CS10));
\begin{DoxyCompactList}\small\item\em Stop timer, prescaler 000 -\/-\/\texorpdfstring{$>$}{>} STOP. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_ga1193ba83b972f64ffc89d54dd9cb3d88}\label{group__fryza__timer_ga1193ba83b972f64ffc89d54dd9cb3d88}} 
\#define {\bfseries TIM1\+\_\+overflow\+\_\+4ms}()~TCCR1B \&= $\sim$((1$<$$<$CS12) $\vert$ (1$<$$<$CS11)); TCCR1B $\vert$= (1$<$$<$CS10);
\begin{DoxyCompactList}\small\item\em Set overflow 4ms, prescaler 001 -\/-\/\texorpdfstring{$>$}{>} 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_ga35693ced5c9f4a0b669ac24ceca8e69b}\label{group__fryza__timer_ga35693ced5c9f4a0b669ac24ceca8e69b}} 
\#define {\bfseries TIM1\+\_\+overflow\+\_\+33ms}()~TCCR1B \&= $\sim$((1$<$$<$CS12) $\vert$ (1$<$$<$CS10)); TCCR1B $\vert$= (1$<$$<$CS11);
\begin{DoxyCompactList}\small\item\em Set overflow 33ms, prescaler 010 -\/-\/\texorpdfstring{$>$}{>} 8. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_ga77e94f0031880610c8fdbc9a0257ef09}\label{group__fryza__timer_ga77e94f0031880610c8fdbc9a0257ef09}} 
\#define {\bfseries TIM1\+\_\+overflow\+\_\+262ms}()~TCCR1B \&= $\sim$(1$<$$<$CS12); TCCR1B $\vert$= (1$<$$<$CS11) $\vert$ (1$<$$<$CS10);
\begin{DoxyCompactList}\small\item\em Set overflow 262ms, prescaler 011 -\/-\/\texorpdfstring{$>$}{>} 64. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_ga36d54e146587c408a2ce92dfcd2c52c3}\label{group__fryza__timer_ga36d54e146587c408a2ce92dfcd2c52c3}} 
\#define {\bfseries TIM1\+\_\+overflow\+\_\+1s}()~TCCR1B \&= $\sim$((1$<$$<$CS11) $\vert$ (1$<$$<$CS10)); TCCR1B $\vert$= (1$<$$<$CS12);
\begin{DoxyCompactList}\small\item\em Set overflow 1s, prescaler 100 -\/-\/\texorpdfstring{$>$}{>} 256. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_gac1fab4593fb6fa4dd8239431180343f3}\label{group__fryza__timer_gac1fab4593fb6fa4dd8239431180343f3}} 
\#define {\bfseries TIM1\+\_\+overflow\+\_\+4s}()~TCCR1B \&= $\sim$(1$<$$<$CS11); TCCR1B $\vert$= (1$<$$<$CS12) $\vert$ (1$<$$<$CS10);
\begin{DoxyCompactList}\small\item\em Set overflow 4s, prescaler // 101 -\/-\/\texorpdfstring{$>$}{>} 1024. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_gad43aa0fc3eb8c3bd21ef2d4546130f05}\label{group__fryza__timer_gad43aa0fc3eb8c3bd21ef2d4546130f05}} 
\#define {\bfseries TIM1\+\_\+overflow\+\_\+interrupt\+\_\+enable}()~TIMSK1 $\vert$= (1$<$$<$TOIE1);
\begin{DoxyCompactList}\small\item\em Enable overflow interrupt, 1 -\/-\/\texorpdfstring{$>$}{>} enable. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_ga650fbf1dbe4572e36196a71982dbd061}\label{group__fryza__timer_ga650fbf1dbe4572e36196a71982dbd061}} 
\#define {\bfseries TIM1\+\_\+overflow\+\_\+interrupt\+\_\+disable}()~TIMSK1 \&= $\sim$(1$<$$<$TOIE1);
\begin{DoxyCompactList}\small\item\em Disable overflow interrupt, 0 -\/-\/\texorpdfstring{$>$}{>} disable. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Definitions for 8-\/bit Timer/\+Counter0}
\label{_amgrp78e6c403e370e5b0dcc71b01be8d0abf}%
\begin{DoxyNote}{Note}
t\+\_\+\+OVF = 1/\+F\+\_\+\+CPU $\ast$ prescaler $\ast$ 2$^\wedge$n where n = 8, F\+\_\+\+CPU = 16 MHz 
\end{DoxyNote}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__fryza__timer_ga3931670d9c52eaad10cd63a7c5252161}\label{group__fryza__timer_ga3931670d9c52eaad10cd63a7c5252161}} 
\#define {\bfseries TIM0\+\_\+stop}()~TCCR0B \&= $\sim$((1$<$$<$CS02) $\vert$ (1$<$$<$CS01) $\vert$ (1$<$$<$CS00));
\item 
\mbox{\Hypertarget{group__fryza__timer_gae6709b46981f94aef9b17854333ddb89}\label{group__fryza__timer_gae6709b46981f94aef9b17854333ddb89}} 
\#define {\bfseries TIM0\+\_\+overflow\+\_\+16us}()~TCCR0B \&= $\sim$((1$<$$<$CS02) $\vert$ (1$<$$<$CS01)); TCCR0B $\vert$= (1$<$$<$CS00);
\begin{DoxyCompactList}\small\item\em Set overflow 16us, prescaler 001 -\/-\/\texorpdfstring{$>$}{>} 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_gac1d3cc9f4c6066a4ce376c6734816f54}\label{group__fryza__timer_gac1d3cc9f4c6066a4ce376c6734816f54}} 
\#define {\bfseries TIM0\+\_\+overflow\+\_\+128us}()~TCCR0B \&= $\sim$((1$<$$<$CS02) $\vert$ (1$<$$<$CS00)); TCCR0B $\vert$= (1$<$$<$CS01);
\begin{DoxyCompactList}\small\item\em Set overflow 128us, prescaler 010 -\/-\/\texorpdfstring{$>$}{>} 8. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_gafe98d9d0a24ee34aeaada34f8224833c}\label{group__fryza__timer_gafe98d9d0a24ee34aeaada34f8224833c}} 
\#define {\bfseries TIM0\+\_\+overflow\+\_\+1024us}()~TCCR0B \&= $\sim$(1$<$$<$CS02); TCCR0B $\vert$= (1$<$$<$CS01) $\vert$ (1$<$$<$CS00);
\begin{DoxyCompactList}\small\item\em Set overflow 1024 us, prescaler 011 -\/-\/\texorpdfstring{$>$}{>} 64. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_ga79135e3531b49b4c04d1f167ed365092}\label{group__fryza__timer_ga79135e3531b49b4c04d1f167ed365092}} 
\#define {\bfseries TIM0\+\_\+overflow\+\_\+4096us}()~TCCR0B \&= $\sim$((1$<$$<$CS01) $\vert$ (1$<$$<$CS00)); TCCR0B $\vert$= (1$<$$<$CS02);
\begin{DoxyCompactList}\small\item\em Set overflow 4096us, prescaler 100 -\/-\/\texorpdfstring{$>$}{>} 256. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_ga0b908037f85724c9138d1b3169dc93b2}\label{group__fryza__timer_ga0b908037f85724c9138d1b3169dc93b2}} 
\#define {\bfseries TIM0\+\_\+overflow\+\_\+16384us}()~TCCR0B \&= $\sim$(1$<$$<$CS01); TCCR0B $\vert$= (1$<$$<$CS02) $\vert$ (1$<$$<$CS00);
\begin{DoxyCompactList}\small\item\em Set overflow 16384 us, prescaler // 101 -\/-\/\texorpdfstring{$>$}{>} 1024. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_gaccfdefd3d2f8a982155fb5f60d5fdc35}\label{group__fryza__timer_gaccfdefd3d2f8a982155fb5f60d5fdc35}} 
\#define {\bfseries TIM0\+\_\+overflow\+\_\+interrupt\+\_\+enable}()~TIMSK0 $\vert$= (1$<$$<$TOIE0);
\begin{DoxyCompactList}\small\item\em Enable overflow interrupt, 1 -\/-\/\texorpdfstring{$>$}{>} enable. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_gaf226f4c7254d473adab5a0189349c525}\label{group__fryza__timer_gaf226f4c7254d473adab5a0189349c525}} 
\#define {\bfseries TIM0\+\_\+overflow\+\_\+interrupt\+\_\+disable}()~TIMSK0 \&= $\sim$(1$<$$<$TOIE0);
\begin{DoxyCompactList}\small\item\em Disable overflow interrupt, 0 -\/-\/\texorpdfstring{$>$}{>} disable. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Definitions for 8-\/bit Timer/\+Counter2}
\label{_amgrpbf22da80e19d561c88ed00201412dbae}%
\begin{DoxyNote}{Note}
t\+\_\+\+OVF = 1/\+F\+\_\+\+CPU $\ast$ prescaler $\ast$ 2$^\wedge$n where n = 8, F\+\_\+\+CPU = 16 MHz 
\end{DoxyNote}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__fryza__timer_gab0e35246006d940cc30d68fcab39b0f0}\label{group__fryza__timer_gab0e35246006d940cc30d68fcab39b0f0}} 
\#define {\bfseries TIM2\+\_\+stop}()~TCCR2B \&= $\sim$((1$<$$<$CS22) $\vert$ (1$<$$<$CS21) $\vert$ (1$<$$<$CS20));
\item 
\mbox{\Hypertarget{group__fryza__timer_ga1dbc055ae28bcf42c14477b5417f4a62}\label{group__fryza__timer_ga1dbc055ae28bcf42c14477b5417f4a62}} 
\#define {\bfseries TIM2\+\_\+overflow\+\_\+16us}()~TCCR2B \&= $\sim$((1$<$$<$CS22) $\vert$ (1$<$$<$CS21)); TCCR2B $\vert$= (1$<$$<$CS20);
\begin{DoxyCompactList}\small\item\em Set overflow 16us, prescaler 001 -\/-\/\texorpdfstring{$>$}{>} 1. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_ga0dd93947c186790d6f90458584ca32f8}\label{group__fryza__timer_ga0dd93947c186790d6f90458584ca32f8}} 
\#define {\bfseries TIM2\+\_\+overflow\+\_\+128us}()~TCCR2B \&= $\sim$((1$<$$<$CS22) $\vert$ (1$<$$<$CS20)); TCCR2B $\vert$= (1$<$$<$CS21);
\begin{DoxyCompactList}\small\item\em Set overflow 128us, prescaler 010 -\/-\/\texorpdfstring{$>$}{>} 8. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_ga0e832f9c546a9d444aeda27a99bceffa}\label{group__fryza__timer_ga0e832f9c546a9d444aeda27a99bceffa}} 
\#define {\bfseries TIM2\+\_\+overflow\+\_\+1024us}()~TCCR2B \&= $\sim$(1$<$$<$CS22); TCCR2B $\vert$= (1$<$$<$CS21) $\vert$ (1$<$$<$CS20);
\begin{DoxyCompactList}\small\item\em Set overflow 1024 us, prescaler 011 -\/-\/\texorpdfstring{$>$}{>} 64. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_ga27ab719a3e283041b4dc3c4408ce4f20}\label{group__fryza__timer_ga27ab719a3e283041b4dc3c4408ce4f20}} 
\#define {\bfseries TIM2\+\_\+overflow\+\_\+4096us}()~TCCR2B \&= $\sim$((1$<$$<$CS21) $\vert$ (1$<$$<$CS20)); TCCR2B $\vert$= (1$<$$<$CS22);
\begin{DoxyCompactList}\small\item\em Set overflow 4096 us, prescaler 100 -\/-\/\texorpdfstring{$>$}{>} 256. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_ga30de2e953ee60b64daabfa23a4668a42}\label{group__fryza__timer_ga30de2e953ee60b64daabfa23a4668a42}} 
\#define {\bfseries TIM2\+\_\+overflow\+\_\+16384us}()~TCCR2B $\vert$= (1$<$$<$CS22) $\vert$ (1$<$$<$CS21) $\vert$ (1$<$$<$CS20);
\begin{DoxyCompactList}\small\item\em Set overflow 16384 us, prescaler // 101 -\/-\/\texorpdfstring{$>$}{>} 1024. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_ga4f94c9cc9debb3cb5a3df6912238064a}\label{group__fryza__timer_ga4f94c9cc9debb3cb5a3df6912238064a}} 
\#define {\bfseries TIM2\+\_\+overflow\+\_\+interrupt\+\_\+enable}()~TIMSK2 $\vert$= (1$<$$<$TOIE2);
\begin{DoxyCompactList}\small\item\em Enable overflow interrupt, 1 -\/-\/\texorpdfstring{$>$}{>} enable. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__fryza__timer_ga3f4c0301e27c932776f4cd555c158842}\label{group__fryza__timer_ga3f4c0301e27c932776f4cd555c158842}} 
\#define {\bfseries TIM2\+\_\+overflow\+\_\+interrupt\+\_\+disable}()~TIMSK2 \&= $\sim$(1$<$$<$TOIE2);
\begin{DoxyCompactList}\small\item\em Disable overflow interrupt, 0 -\/-\/\texorpdfstring{$>$}{>} disable. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Timer library for AVR-\/\+GCC. 


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{timer_8h}{timer.h}}"{}} }

\end{DoxyCode}


The library contains macros for controlling the timer modules.

\begin{DoxyNote}{Note}
Based on Microchip Atmel ATmega328P manual and no source file is needed for the library. 
\end{DoxyNote}
\begin{DoxyAuthor}{Author}
Tomas Fryza, Dept. of Radio Electronics, Brno University of Technology, Czechia 
\end{DoxyAuthor}
\begin{DoxyCopyright}{Copyright}
(c) 2019-\/Present Tomas Fryza, This work is licensed under the terms of the MIT license 
\end{DoxyCopyright}
