 
****************************************
Report : area
Design : System_Top
Version: K-2015.06
Date   : Mon Aug 19 03:34:03 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          820
Number of nets:                          2663
Number of cells:                         1830
Number of combinational cells:           1422
Number of sequential cells:               365
Number of macros/black boxes:               0
Number of buf/inv:                        273
Number of references:                      30

Combinational area:              13214.341225
Buf/Inv area:                     1062.560123
Noncombinational area:           11252.782494
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 24467.123719
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  --------------------------------
System_Top                        24467.1237    100.0    132.9671      0.0000  0.0000  System_Top
ALU                                5748.1796     23.5   1131.9854    560.1092  0.0000  ALU_test_1
ALU/add_34                          231.8099      0.9    231.8099      0.0000  0.0000  ALU_DW01_add_0
ALU/div_41                         1437.9274      5.9   1437.9274      0.0000  0.0000  ALU_DW_div_uns_0
ALU/mult_36                        2120.4134      8.7   1914.4909      0.0000  0.0000  ALU_DW02_mult_0
ALU/mult_36/FS_1                    205.9225      0.8    205.9225      0.0000  0.0000  ALU_DW01_add_1
ALU/sub_35                          265.9342      1.1    265.9342      0.0000  0.0000  ALU_DW01_sub_0
CLK_GATE                             40.0078      0.2      0.0000     40.0078  0.0000  CLK_GATE
DATA_SYNC                           480.0936      2.0     84.7224    395.3712  0.0000  DATA_SYNC_test_1
FIFO_TOP                           4405.5649     18.0      7.0602      0.0000  0.0000  FIFO_TOP_test_1
FIFO_TOP/fifomem                   2961.7540     12.1   1229.6515   1732.1024  0.0000  FIFO_MEM_CNTRL_test_1
FIFO_TOP/rptr_empty                 454.2062      1.9    158.8545    295.3517  0.0000  FIFO_RD_test_1
FIFO_TOP/sync_r2w                   263.5808      1.1      0.0000    263.5808  0.0000  FIFO_DF_SYNC_test_0
FIFO_TOP/sync_w2r                   263.5808      1.1      0.0000    263.5808  0.0000  FIFO_DF_SYNC_test_1
FIFO_TOP/wptr_full                  455.3829      1.9    158.8545    296.5284  0.0000  FIFO_WR_test_1
PULSE_GEN                            71.7787      0.3      5.8835     65.8952  0.0000  PULSE_GEN_test_1
RST_SYNC_1                           65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_test_0
RST_SYNC_2                           65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_test_1
RX_CLK_DIV                          829.5735      3.4    442.4392    295.3517  0.0000  ClkDiv_test_0
RX_CLK_DIV/add_48                    91.7826      0.4     91.7826      0.0000  0.0000  ClkDiv_1_DW01_inc_0
RegFile                            7089.6178     29.0   2579.3265   4510.2913  0.0000  RegFile_test_1
SYS_CTRL                            876.6415      3.6    614.2374    262.4041  0.0000  SYS_CTRL_test_1
TX_CLK_DIV                          829.5735      3.4    442.4392    295.3517  0.0000  ClkDiv_test_1
TX_CLK_DIV/add_48                    91.7826      0.4     91.7826      0.0000  0.0000  ClkDiv_0_DW01_inc_0
U0_mux2X1                            15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_1
U1_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_4
U2_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_3
U3_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_2
U4_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_0
U5_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
U6_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
UART_RX_TOP                        2151.0077      8.8      7.0602      0.0000  0.0000  UART_RX_TOP_test_1
UART_RX_TOP/D1                      170.6215      0.7     71.7787     98.8428  0.0000  UART_RX_data_sampler_test_1
UART_RX_TOP/D2                      355.3634      1.5     91.7826    263.5808  0.0000  UART_RX_deserializer_test_1
UART_RX_TOP/E1                      621.2976      2.5    324.7692    296.5284  0.0000  UART_RX_edge_bit_counter_test_1
UART_RX_TOP/F1                      748.3812      3.1    616.5908    131.7904  0.0000  UART_RX_FSM_test_1
UART_RX_TOP/P1                      148.2642      0.6    115.3166     32.9476  0.0000  UART_RX_parity_checker_test_1
UART_RX_TOP/S1                       49.4214      0.2     16.4738     32.9476  0.0000  UART_RX_start_checker_test_1
UART_RX_TOP/S2                       50.5981      0.2     17.6505     32.9476  0.0000  UART_RX_stop_checker_test_1
UART_TX_TOP                        1594.4285      6.5     91.7826    296.5284  0.0000  UART_TX_TOP_test_1
UART_TX_TOP/F1                      317.7090      1.3    152.9710    164.7380  0.0000  UART_TX_FSM_test_1
UART_TX_TOP/M1                       42.3612      0.2     42.3612      0.0000  0.0000  UART_TX_MUX
UART_TX_TOP/P1                      131.7904      0.5     98.8428     32.9476  0.0000  UART_TX_Parity_Calculator_test_1
UART_TX_TOP/S1                      714.2569      2.9    252.9905    461.2664  0.0000  UART_TX_Serializer_test_1
--------------------------------  ----------  -------  ----------  ----------  ------  --------------------------------
Total                                                  13214.3412  11252.7825  0.0000

1
