/* Generated by Yosys 0.27+9 (git sha1 101d19bb6, gcc 11.2.0-7ubuntu2 -fPIC -Os) */


module \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff (clk_i, data_i, data_o);
  
  input clk_i;
  wire clk_i;
  
  input [15:0] data_i;
  wire [15:0] data_i;
  
  output [15:0] data_o;
  wire [15:0] data_o;
  
  reg [15:0] data_r;
  
  always @(posedge clk_i)
    data_r[0] <= data_i[0];
  
  always @(posedge clk_i)
    data_r[1] <= data_i[1];
  
  always @(posedge clk_i)
    data_r[2] <= data_i[2];
  
  always @(posedge clk_i)
    data_r[3] <= data_i[3];
  
  always @(posedge clk_i)
    data_r[4] <= data_i[4];
  
  always @(posedge clk_i)
    data_r[5] <= data_i[5];
  
  always @(posedge clk_i)
    data_r[6] <= data_i[6];
  
  always @(posedge clk_i)
    data_r[7] <= data_i[7];
  
  always @(posedge clk_i)
    data_r[8] <= data_i[8];
  
  always @(posedge clk_i)
    data_r[9] <= data_i[9];
  
  always @(posedge clk_i)
    data_r[10] <= data_i[10];
  
  always @(posedge clk_i)
    data_r[11] <= data_i[11];
  
  always @(posedge clk_i)
    data_r[12] <= data_i[12];
  
  always @(posedge clk_i)
    data_r[13] <= data_i[13];
  
  always @(posedge clk_i)
    data_r[14] <= data_i[14];
  
  always @(posedge clk_i)
    data_r[15] <= data_i[15];
  assign data_o = data_r;
endmodule

(* top =  1  *)

module bsg_dff_chain(clk_i, data_i, data_o);
  
  wire [271:0] \chained.data_delayed ;
  
  input clk_i;
  wire clk_i;
  
  input [15:0] data_i;
  wire [15:0] data_i;
  
  output [15:0] data_o;
  wire [15:0] data_o;
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[10].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [159:144]),
    .data_o(\chained.data_delayed [175:160])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[11].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [175:160]),
    .data_o(\chained.data_delayed [191:176])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[12].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [191:176]),
    .data_o(\chained.data_delayed [207:192])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[13].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [207:192]),
    .data_o(\chained.data_delayed [223:208])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[14].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [223:208]),
    .data_o(\chained.data_delayed [239:224])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[15].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [239:224]),
    .data_o(\chained.data_delayed [255:240])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[16].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [255:240]),
    .data_o(data_o)
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[1].ch_reg  (
    .clk_i(clk_i),
    .data_i(data_i),
    .data_o(\chained.data_delayed [31:16])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[2].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [31:16]),
    .data_o(\chained.data_delayed [47:32])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[3].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [47:32]),
    .data_o(\chained.data_delayed [63:48])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[4].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [63:48]),
    .data_o(\chained.data_delayed [79:64])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[5].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [79:64]),
    .data_o(\chained.data_delayed [95:80])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[6].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [95:80]),
    .data_o(\chained.data_delayed [111:96])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[7].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [111:96]),
    .data_o(\chained.data_delayed [127:112])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[8].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [127:112]),
    .data_o(\chained.data_delayed [143:128])
  );
  (* module_not_derived = 32'd1 *)
  
  \$paramod$f62e689d9819b845a780cd61c3e17919285caf1d\bsg_dff  \chained.genblk1[9].ch_reg  (
    .clk_i(clk_i),
    .data_i(\chained.data_delayed [143:128]),
    .data_o(\chained.data_delayed [159:144])
  );
  assign { \chained.data_delayed [271:256], \chained.data_delayed [15:0] } = { data_o, data_i };
endmodule

