
H
Command: %s
53*	vivadotcl2 
route_design2default:defaultZ4-113
õ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-347
ã
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7a100t2default:defaultZ17-349
g
,Running DRC as a precondition to command %s
22*	vivadotcl2 
route_design2default:defaultZ4-22
G
Running DRC with %s threads
24*drc2
22default:defaultZ23-27
M
DRC finished with %s
79*	vivadotcl2
0 Errors2default:defaultZ4-198
\
BPlease refer to the DRC report (report_drc) for more information.
80*	vivadotclZ4-199
M

Starting %s Task
103*constraints2
Routing2default:defaultZ18-103
p
BMultithreading enabled for route_design using a maximum of %s CPUs97*route2
22default:defaultZ35-254
K

Starting %s Task
103*constraints2
Route2default:defaultZ18-103
g

Phase %s%s
101*constraints2
1 2default:default2#
Build RT Design2default:defaultZ18-101
s

Phase %s%s
101*constraints2
1.1 2default:default2-
Build Netlist & NodeGraph2default:defaultZ18-101
F
<<<<<<< HEAD
:Phase 1.1 Build Netlist & NodeGraph | Checksum: 194449f6d
=======
:Phase 1.1 Build Netlist & NodeGraph | Checksum: 1bb2d7981
>>>>>>> UART
*common
á

%s
*constraints2p
<<<<<<< HEAD
\Time (s): cpu = 00:01:22 ; elapsed = 00:00:44 . Memory (MB): peak = 1171.766 ; gain = 74.6882default:default
9
-Phase 1 Build RT Design | Checksum: a682f195
=======
\Time (s): cpu = 00:01:18 ; elapsed = 00:00:44 . Memory (MB): peak = 1174.355 ; gain = 70.3982default:default
:
.Phase 1 Build RT Design | Checksum: 176178cb2
>>>>>>> UART
*common
á

%s
*constraints2p
<<<<<<< HEAD
\Time (s): cpu = 00:01:22 ; elapsed = 00:00:44 . Memory (MB): peak = 1171.766 ; gain = 74.6882default:default
=======
\Time (s): cpu = 00:01:18 ; elapsed = 00:00:44 . Memory (MB): peak = 1174.355 ; gain = 70.3982default:default
>>>>>>> UART
m

Phase %s%s
101*constraints2
2 2default:default2)
Router Initialization2default:defaultZ18-101
f

Phase %s%s
101*constraints2
2.1 2default:default2 
Create Timer2default:defaultZ18-101
<<<<<<< HEAD
8
,Phase 2.1 Create Timer | Checksum: a682f195
=======
9
-Phase 2.1 Create Timer | Checksum: 176178cb2
>>>>>>> UART
*common
á

%s
*constraints2p
<<<<<<< HEAD
\Time (s): cpu = 00:01:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1171.766 ; gain = 74.6882default:default
=======
\Time (s): cpu = 00:01:18 ; elapsed = 00:00:44 . Memory (MB): peak = 1174.355 ; gain = 70.3982default:default
>>>>>>> UART
i

Phase %s%s
101*constraints2
2.2 2default:default2#
Restore Routing2default:defaultZ18-101
<<<<<<< HEAD
;
/Phase 2.2 Restore Routing | Checksum: a682f195
=======
<
0Phase 2.2 Restore Routing | Checksum: 176178cb2
>>>>>>> UART
*common
á

%s
*constraints2p
<<<<<<< HEAD
\Time (s): cpu = 00:01:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1177.316 ; gain = 80.2382default:default
=======
\Time (s): cpu = 00:01:19 ; elapsed = 00:00:45 . Memory (MB): peak = 1179.094 ; gain = 75.1372default:default
>>>>>>> UART
m

Phase %s%s
101*constraints2
2.3 2default:default2'
Special Net Routing2default:defaultZ18-101
?
<<<<<<< HEAD
3Phase 2.3 Special Net Routing | Checksum: e89bb516
=======
3Phase 2.3 Special Net Routing | Checksum: d4dec4bd
>>>>>>> UART
*common
á

%s
*constraints2p
<<<<<<< HEAD
\Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1194.578 ; gain = 97.5002default:default
=======
\Time (s): cpu = 00:01:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1195.301 ; gain = 91.3442default:default
>>>>>>> UART
q

Phase %s%s
101*constraints2
2.4 2default:default2+
Local Clock Net Routing2default:defaultZ18-101
<<<<<<< HEAD
C
7Phase 2.4 Local Clock Net Routing | Checksum: e89bb516
=======
D
8Phase 2.4 Local Clock Net Routing | Checksum: 13aa35a52
>>>>>>> UART
*common
á

%s
*constraints2p
<<<<<<< HEAD
\Time (s): cpu = 00:01:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1194.578 ; gain = 97.5002default:default
=======
\Time (s): cpu = 00:01:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1195.301 ; gain = 91.3442default:default
>>>>>>> UART
g

Phase %s%s
101*constraints2
2.5 2default:default2!
Update Timing2default:defaultZ18-101
w

Phase %s%s
101*constraints2
2.5.1 2default:default2/
Update timing with NCN CRPR2default:defaultZ18-101
l

Phase %s%s
101*constraints2
2.5.1.1 2default:default2"
Hold Budgeting2default:defaultZ18-101
<<<<<<< HEAD
>
2Phase 2.5.1.1 Hold Budgeting | Checksum: e89bb516
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
I
=Phase 2.5.1 Update timing with NCN CRPR | Checksum: e89bb516
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
9
-Phase 2.5 Update Timing | Checksum: e89bb516
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.169  | TNS=0      | WHS=-0.197 | THS=-203   |
=======
?
3Phase 2.5.1.1 Hold Budgeting | Checksum: 13aa35a52
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
J
>Phase 2.5.1 Update timing with NCN CRPR | Checksum: 13aa35a52
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
:
.Phase 2.5 Update Timing | Checksum: 13aa35a52
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:29 ; elapsed = 00:00:53 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.508  | TNS=0      | WHS=-0.252 | THS=-217   |
>>>>>>> UART
2default:defaultZ35-57
c

Phase %s%s
101*constraints2
2.6 2default:default2
	Budgeting2default:defaultZ18-101
<<<<<<< HEAD
5
)Phase 2.6 Budgeting | Checksum: e89bb516
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:39 ; elapsed = 00:00:56 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
?
3Phase 2 Router Initialization | Checksum: e89bb516
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:39 ; elapsed = 00:00:56 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
=======
6
*Phase 2.6 Budgeting | Checksum: 13aa35a52
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:33 ; elapsed = 00:00:55 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
@
4Phase 2 Router Initialization | Checksum: 13aa35a52
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:33 ; elapsed = 00:00:55 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
>>>>>>> UART
g

Phase %s%s
101*constraints2
3 2default:default2#
Initial Routing2default:defaultZ18-101
9
<<<<<<< HEAD
-Phase 3 Initial Routing | Checksum: 972fa369
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:45 ; elapsed = 00:01:00 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
=======
-Phase 3 Initial Routing | Checksum: d4e9873f
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
>>>>>>> UART
j

Phase %s%s
101*constraints2
4 2default:default2&
Rip-up And Reroute2default:defaultZ18-101
l

Phase %s%s
101*constraints2
4.1 2default:default2&
Global Iteration 02default:defaultZ18-101
k

Phase %s%s
101*constraints2
4.1.1 2default:default2#
Remove Overlaps2default:defaultZ18-101
<<<<<<< HEAD
>
2Phase 4.1.1 Remove Overlaps | Checksum: 110f1065f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:57 ; elapsed = 00:01:08 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
=======
=
1Phase 4.1.1 Remove Overlaps | Checksum: f46531f2
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:49 ; elapsed = 00:01:06 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
>>>>>>> UART
i

Phase %s%s
101*constraints2
4.1.2 2default:default2!
Update Timing2default:defaultZ18-101
<<<<<<< HEAD
<
0Phase 4.1.2 Update Timing | Checksum: 110f1065f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.419  | TNS=0      | WHS=N/A    | THS=N/A    |
=======
;
/Phase 4.1.2 Update Timing | Checksum: f46531f2
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:53 ; elapsed = 00:01:08 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.357  | TNS=0      | WHS=N/A    | THS=N/A    |
>>>>>>> UART
2default:defaultZ35-57
p

Phase %s%s
101*constraints2
4.1.3 2default:default2(
collectNewHoldAndFix2default:defaultZ18-101
B
<<<<<<< HEAD
6Phase 4.1.3 collectNewHoldAndFix | Checksum: cc75ff4d
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
>
2Phase 4.1 Global Iteration 0 | Checksum: cc75ff4d
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
l

Phase %s%s
101*constraints2
4.2 2default:default2&
Global Iteration 12default:defaultZ18-101
k

Phase %s%s
101*constraints2
4.2.1 2default:default2#
Remove Overlaps2default:defaultZ18-101
>
2Phase 4.2.1 Remove Overlaps | Checksum: 12867df7f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
i

Phase %s%s
101*constraints2
4.2.2 2default:default2!
Update Timing2default:defaultZ18-101
<
0Phase 4.2.2 Update Timing | Checksum: 12867df7f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.419  | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
p

Phase %s%s
101*constraints2
4.2.3 2default:default2(
collectNewHoldAndFix2default:defaultZ18-101
C
7Phase 4.2.3 collectNewHoldAndFix | Checksum: 12867df7f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
?
3Phase 4.2 Global Iteration 1 | Checksum: 12867df7f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
=
1Phase 4 Rip-up And Reroute | Checksum: 12867df7f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:03 ; elapsed = 00:01:12 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
=======
6Phase 4.1.3 collectNewHoldAndFix | Checksum: ad08bbf2
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:53 ; elapsed = 00:01:08 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
>
2Phase 4.1 Global Iteration 0 | Checksum: ad08bbf2
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:53 ; elapsed = 00:01:08 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
<
0Phase 4 Rip-up And Reroute | Checksum: ad08bbf2
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:53 ; elapsed = 00:01:08 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
>>>>>>> UART
e

Phase %s%s
101*constraints2
5 2default:default2!
Delay CleanUp2default:defaultZ18-101
g

Phase %s%s
101*constraints2
5.1 2default:default2!
Update Timing2default:defaultZ18-101
<<<<<<< HEAD
:
.Phase 5.1 Update Timing | Checksum: 12867df7f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:04 ; elapsed = 00:01:13 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.419  | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
8
,Phase 5 Delay CleanUp | Checksum: 12867df7f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:04 ; elapsed = 00:01:13 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
=======
9
-Phase 5.1 Update Timing | Checksum: ad08bbf2
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:54 ; elapsed = 00:01:09 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.357  | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
7
+Phase 5 Delay CleanUp | Checksum: ad08bbf2
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:55 ; elapsed = 00:01:09 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
>>>>>>> UART
e

Phase %s%s
101*constraints2
6 2default:default2!
Post Hold Fix2default:defaultZ18-101
l

Phase %s%s
101*constraints2
6.1 2default:default2&
Full Hold Analysis2default:defaultZ18-101
i

Phase %s%s
101*constraints2
6.1.1 2default:default2!
Update Timing2default:defaultZ18-101
<<<<<<< HEAD
<
0Phase 6.1.1 Update Timing | Checksum: 12867df7f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:07 ; elapsed = 00:01:14 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.419  | TNS=0      | WHS=0.085  | THS=0      |
2default:defaultZ35-57
?
3Phase 6.1 Full Hold Analysis | Checksum: 12867df7f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
8
,Phase 6 Post Hold Fix | Checksum: 12867df7f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
=======
;
/Phase 6.1.1 Update Timing | Checksum: ad08bbf2
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=0.357  | TNS=0      | WHS=0.106  | THS=0      |
2default:defaultZ35-57
>
2Phase 6.1 Full Hold Analysis | Checksum: ad08bbf2
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
7
+Phase 6 Post Hold Fix | Checksum: ad08bbf2
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
>>>>>>> UART
m

Phase %s%s
101*constraints2
7 2default:default2)
Verifying routed nets2default:defaultZ18-101
<<<<<<< HEAD
@
4Phase 7 Verifying routed nets | Checksum: 12867df7f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
=======
?
3Phase 7 Verifying routed nets | Checksum: ad08bbf2
*common
á

%s
*constraints2p
\Time (s): cpu = 00:01:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
>>>>>>> UART
i

Phase %s%s
101*constraints2
8 2default:default2%
Depositing Routes2default:defaultZ18-101
;
<<<<<<< HEAD
/Phase 8 Depositing Routes | Checksum: 950630fd
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:10 ; elapsed = 00:01:18 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
=======
/Phase 8 Depositing Routes | Checksum: a999caaa
*common
á

%s
*constraints2p
\Time (s): cpu = 00:02:00 ; elapsed = 00:01:14 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
>>>>>>> UART
j

Phase %s%s
101*constraints2
9 2default:default2&
Post Router Timing2default:defaultZ18-101
Å
Post Routing Timing Summary %s
20*route2J
<<<<<<< HEAD
6| WNS=0.406  | TNS=0.000  | WHS=0.086  | THS=0.000  |
=======
6| WNS=0.362  | TNS=0.000  | WHS=0.113  | THS=0.000  |
>>>>>>> UART
2default:defaultZ35-20
=
'The design met the timing requirement.
61*routeZ35-61
<
<<<<<<< HEAD
0Phase 9 Post Router Timing | Checksum: 950630fd
*common
à

%s
*constraints2q
]Time (s): cpu = 00:02:21 ; elapsed = 00:01:24 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
=======
0Phase 9 Post Router Timing | Checksum: a999caaa
*common
á

%s
*constraints2p
\Time (s): cpu = 00:02:10 ; elapsed = 00:01:21 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
>>>>>>> UART
4
Router Completed Successfully
16*routeZ35-16
3
<<<<<<< HEAD
'Ending Route Task | Checksum: 950630fd
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:00 ; elapsed = 00:01:24 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
à

%s
*constraints2q
]Time (s): cpu = 00:00:00 ; elapsed = 00:01:25 . Memory (MB): peak = 1199.742 ; gain = 102.6642default:default
=======
'Ending Route Task | Checksum: a999caaa
*common
á

%s
*constraints2p
\Time (s): cpu = 00:00:00 ; elapsed = 00:01:21 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
á

%s
*constraints2p
\Time (s): cpu = 00:00:00 ; elapsed = 00:01:21 . Memory (MB): peak = 1201.445 ; gain = 97.4882default:default
>>>>>>> UART
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
Ω
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
532default:default2
<<<<<<< HEAD
02default:default2
=======
82default:default2
>>>>>>> UART
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
route_design2default:defaultZ4-42
<<<<<<< HEAD
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
route_design: 2default:default2
00:02:262default:default2
00:01:282default:default2
1199.7422default:default2
102.6642default:defaultZ17-268
=======
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
route_design: 2default:default2
00:02:142default:default2
00:01:242default:default2
1201.4452default:default2
97.4882default:defaultZ17-268
>>>>>>> UART
G
Running DRC with %s threads
24*drc2
22default:defaultZ23-27
<<<<<<< HEAD
«
#The results of DRC are in file %s.
168*coretcl2Ü
wY:/Downloads/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/project_2/project_2.runs/impl_1/leon3mp_drc_routed.rptwY:/Downloads/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/project_2/project_2.runs/impl_1/leon3mp_drc_routed.rpt2default:default8Z2-168
=======
ô
#The results of DRC are in file %s.
168*coretcl2ÿ
üY:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/LEON3_softcore/GRLIB/designs/leon3-digilent-nexys4/Leon3_ADC/Leon3_ADC.runs/impl_1/leon3mp_drc_routed.rptüY:/DAT096-Embedded System Design/Workspace/HandyEQ-HW/LEON3_softcore/GRLIB/designs/leon3-digilent-nexys4/Leon3_ADC/Leon3_ADC.runs/impl_1/leon3mp_drc_routed.rpt2default:default8Z2-168
>>>>>>> UART
B
,Running Vector-less Activity Propagation...
51*powerZ33-51
G
3
Finished Running Vector-less Activity Propagation
1*powerZ33-1
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
report_power: 2default:default2
<<<<<<< HEAD
00:00:492default:default2
00:00:372default:default2
1199.7422default:default2
=======
00:00:432default:default2
00:00:342default:default2
1201.4452default:default2
>>>>>>> UART
0.0002default:defaultZ17-268
Ä
UpdateTimingParams:%s.
91*timing2P
< Speed grade: -2, Delay Type: min_max, Constraints type: SDC2default:defaultZ38-91
s
CMultithreading enabled for timing update using a maximum of %s CPUs155*timing2
22default:defaultZ38-191
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
Ç
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:032default:default2
00:00:042default:default2
<<<<<<< HEAD
1199.7422default:default2
=======
1201.4452default:default2
>>>>>>> UART
0.0002default:defaultZ17-268
ˇ
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2&
write_checkpoint: 2default:default2
00:00:052default:default2
<<<<<<< HEAD
00:00:192default:default2
1199.7422default:default2
=======
00:00:152default:default2
1201.4452default:default2
>>>>>>> UART
0.0002default:defaultZ17-268


End Record