<stg><name>sha512Accel_Pipeline_VITIS_LOOP_46_5</name>


<trans_list>

<trans id="323" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %buffi = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffi"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln46 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %store_ln45 = store i11 0, i11 %buffi

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %VITIS_LOOP_47_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_47_6:0 %j_2 = load i5 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_47_6:1 %icmp_ln46 = icmp_eq  i5 %j_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_47_6:2 %add_ln46 = add i5 %j_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_47_6:3 %br_ln46 = br i1 %icmp_ln46, void %VITIS_LOOP_47_6.split, void %VITIS_LOOP_52_7.exitStub

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_47_6.split:0 %buffi_load = load i11 %buffi

]]></Node>
<StgValue><ssdm name="buffi_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:5 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %buffi_load, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:6 %zext_ln46_1 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:8 %buffer_addr = getelementptr i1 %buffer_r, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:9 %buffer_load = load i5 %buffer_addr

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:10 %buffer_1_addr = getelementptr i1 %buffer_1, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:11 %buffer_1_load = load i5 %buffer_1_addr

]]></Node>
<StgValue><ssdm name="buffer_1_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:12 %buffer_2_addr = getelementptr i1 %buffer_2, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:13 %buffer_2_load = load i5 %buffer_2_addr

]]></Node>
<StgValue><ssdm name="buffer_2_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:14 %buffer_3_addr = getelementptr i1 %buffer_3, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_3_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:15 %buffer_3_load = load i5 %buffer_3_addr

]]></Node>
<StgValue><ssdm name="buffer_3_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:16 %buffer_4_addr = getelementptr i1 %buffer_4, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_4_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:17 %buffer_4_load = load i5 %buffer_4_addr

]]></Node>
<StgValue><ssdm name="buffer_4_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:18 %buffer_5_addr = getelementptr i1 %buffer_5, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_5_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:19 %buffer_5_load = load i5 %buffer_5_addr

]]></Node>
<StgValue><ssdm name="buffer_5_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:20 %buffer_6_addr = getelementptr i1 %buffer_6, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_6_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:21 %buffer_6_load = load i5 %buffer_6_addr

]]></Node>
<StgValue><ssdm name="buffer_6_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:22 %buffer_7_addr = getelementptr i1 %buffer_7, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_7_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:23 %buffer_7_load = load i5 %buffer_7_addr

]]></Node>
<StgValue><ssdm name="buffer_7_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:24 %buffer_8_addr = getelementptr i1 %buffer_8, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_8_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:25 %buffer_8_load = load i5 %buffer_8_addr

]]></Node>
<StgValue><ssdm name="buffer_8_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:26 %buffer_9_addr = getelementptr i1 %buffer_9, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_9_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:27 %buffer_9_load = load i5 %buffer_9_addr

]]></Node>
<StgValue><ssdm name="buffer_9_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:28 %buffer_10_addr = getelementptr i1 %buffer_10, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_10_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:29 %buffer_10_load = load i5 %buffer_10_addr

]]></Node>
<StgValue><ssdm name="buffer_10_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:30 %buffer_11_addr = getelementptr i1 %buffer_11, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_11_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:31 %buffer_11_load = load i5 %buffer_11_addr

]]></Node>
<StgValue><ssdm name="buffer_11_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:32 %buffer_12_addr = getelementptr i1 %buffer_12, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_12_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:33 %buffer_12_load = load i5 %buffer_12_addr

]]></Node>
<StgValue><ssdm name="buffer_12_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:34 %buffer_13_addr = getelementptr i1 %buffer_13, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_13_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:35 %buffer_13_load = load i5 %buffer_13_addr

]]></Node>
<StgValue><ssdm name="buffer_13_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:36 %buffer_14_addr = getelementptr i1 %buffer_14, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_14_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:37 %buffer_14_load = load i5 %buffer_14_addr

]]></Node>
<StgValue><ssdm name="buffer_14_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:38 %buffer_15_addr = getelementptr i1 %buffer_15, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_15_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:39 %buffer_15_load = load i5 %buffer_15_addr

]]></Node>
<StgValue><ssdm name="buffer_15_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:40 %buffer_16_addr = getelementptr i1 %buffer_16, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_16_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:41 %buffer_16_load = load i5 %buffer_16_addr

]]></Node>
<StgValue><ssdm name="buffer_16_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:42 %buffer_17_addr = getelementptr i1 %buffer_17, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_17_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:43 %buffer_17_load = load i5 %buffer_17_addr

]]></Node>
<StgValue><ssdm name="buffer_17_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:44 %buffer_18_addr = getelementptr i1 %buffer_18, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_18_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:45 %buffer_18_load = load i5 %buffer_18_addr

]]></Node>
<StgValue><ssdm name="buffer_18_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:46 %buffer_19_addr = getelementptr i1 %buffer_19, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_19_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:47 %buffer_19_load = load i5 %buffer_19_addr

]]></Node>
<StgValue><ssdm name="buffer_19_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:48 %buffer_20_addr = getelementptr i1 %buffer_20, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_20_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:49 %buffer_20_load = load i5 %buffer_20_addr

]]></Node>
<StgValue><ssdm name="buffer_20_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:50 %buffer_21_addr = getelementptr i1 %buffer_21, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_21_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:51 %buffer_21_load = load i5 %buffer_21_addr

]]></Node>
<StgValue><ssdm name="buffer_21_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:52 %buffer_22_addr = getelementptr i1 %buffer_22, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_22_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:53 %buffer_22_load = load i5 %buffer_22_addr

]]></Node>
<StgValue><ssdm name="buffer_22_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:54 %buffer_23_addr = getelementptr i1 %buffer_23, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_23_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:55 %buffer_23_load = load i5 %buffer_23_addr

]]></Node>
<StgValue><ssdm name="buffer_23_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:56 %buffer_24_addr = getelementptr i1 %buffer_24, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_24_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:57 %buffer_24_load = load i5 %buffer_24_addr

]]></Node>
<StgValue><ssdm name="buffer_24_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:58 %buffer_25_addr = getelementptr i1 %buffer_25, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_25_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:59 %buffer_25_load = load i5 %buffer_25_addr

]]></Node>
<StgValue><ssdm name="buffer_25_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:60 %buffer_26_addr = getelementptr i1 %buffer_26, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_26_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:61 %buffer_26_load = load i5 %buffer_26_addr

]]></Node>
<StgValue><ssdm name="buffer_26_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:62 %buffer_27_addr = getelementptr i1 %buffer_27, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_27_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:63 %buffer_27_load = load i5 %buffer_27_addr

]]></Node>
<StgValue><ssdm name="buffer_27_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:64 %buffer_28_addr = getelementptr i1 %buffer_28, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_28_addr"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:65 %buffer_28_load = load i5 %buffer_28_addr

]]></Node>
<StgValue><ssdm name="buffer_28_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:66 %buffer_29_addr = getelementptr i1 %buffer_29, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_29_addr"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:67 %buffer_29_load = load i5 %buffer_29_addr

]]></Node>
<StgValue><ssdm name="buffer_29_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:68 %buffi_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %lshr_ln, i5 30

]]></Node>
<StgValue><ssdm name="buffi_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:69 %buffer_30_addr = getelementptr i1 %buffer_30, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_30_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:70 %buffer_30_load = load i5 %buffer_30_addr

]]></Node>
<StgValue><ssdm name="buffer_30_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:71 %buffer_31_addr = getelementptr i1 %buffer_31, i64 0, i64 %zext_ln46_1

]]></Node>
<StgValue><ssdm name="buffer_31_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:72 %buffer_31_load = load i5 %buffer_31_addr

]]></Node>
<StgValue><ssdm name="buffer_31_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:73 %buffi_2 = add i10 %buffi_1, i10 2

]]></Node>
<StgValue><ssdm name="buffi_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:74 %lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_2, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:75 %zext_ln45 = zext i5 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:76 %buffer_addr_1 = getelementptr i1 %buffer_r, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="buffer_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:77 %buffer_load_1 = load i5 %buffer_addr_1

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:78 %buffi_3 = add i10 %buffi_1, i10 3

]]></Node>
<StgValue><ssdm name="buffi_3"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:79 %lshr_ln45_1 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_3, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:80 %zext_ln45_1 = zext i5 %lshr_ln45_1

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:81 %buffer_1_addr_1 = getelementptr i1 %buffer_1, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="buffer_1_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:82 %buffer_1_load_1 = load i5 %buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="buffer_1_load_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:83 %buffi_4 = add i10 %buffi_1, i10 4

]]></Node>
<StgValue><ssdm name="buffi_4"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:84 %lshr_ln45_2 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_4, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:85 %zext_ln45_2 = zext i5 %lshr_ln45_2

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:86 %buffer_2_addr_1 = getelementptr i1 %buffer_2, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="buffer_2_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:87 %buffer_2_load_1 = load i5 %buffer_2_addr_1

]]></Node>
<StgValue><ssdm name="buffer_2_load_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:88 %buffi_5 = add i10 %buffi_1, i10 5

]]></Node>
<StgValue><ssdm name="buffi_5"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:89 %lshr_ln45_3 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_5, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_3"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:90 %zext_ln45_3 = zext i5 %lshr_ln45_3

]]></Node>
<StgValue><ssdm name="zext_ln45_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:91 %buffer_3_addr_1 = getelementptr i1 %buffer_3, i64 0, i64 %zext_ln45_3

]]></Node>
<StgValue><ssdm name="buffer_3_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:92 %buffer_3_load_1 = load i5 %buffer_3_addr_1

]]></Node>
<StgValue><ssdm name="buffer_3_load_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:93 %buffi_6 = add i10 %buffi_1, i10 6

]]></Node>
<StgValue><ssdm name="buffi_6"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:94 %lshr_ln45_4 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_6, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_4"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:95 %zext_ln45_4 = zext i5 %lshr_ln45_4

]]></Node>
<StgValue><ssdm name="zext_ln45_4"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:96 %buffer_4_addr_1 = getelementptr i1 %buffer_4, i64 0, i64 %zext_ln45_4

]]></Node>
<StgValue><ssdm name="buffer_4_addr_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:97 %buffer_4_load_1 = load i5 %buffer_4_addr_1

]]></Node>
<StgValue><ssdm name="buffer_4_load_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:98 %buffi_7 = add i10 %buffi_1, i10 7

]]></Node>
<StgValue><ssdm name="buffi_7"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:99 %lshr_ln45_5 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_7, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_5"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:100 %zext_ln45_5 = zext i5 %lshr_ln45_5

]]></Node>
<StgValue><ssdm name="zext_ln45_5"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:101 %buffer_5_addr_1 = getelementptr i1 %buffer_5, i64 0, i64 %zext_ln45_5

]]></Node>
<StgValue><ssdm name="buffer_5_addr_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:102 %buffer_5_load_1 = load i5 %buffer_5_addr_1

]]></Node>
<StgValue><ssdm name="buffer_5_load_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:103 %buffi_8 = add i10 %buffi_1, i10 8

]]></Node>
<StgValue><ssdm name="buffi_8"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:104 %lshr_ln45_6 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_8, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_6"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:105 %zext_ln45_6 = zext i5 %lshr_ln45_6

]]></Node>
<StgValue><ssdm name="zext_ln45_6"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:106 %buffer_6_addr_1 = getelementptr i1 %buffer_6, i64 0, i64 %zext_ln45_6

]]></Node>
<StgValue><ssdm name="buffer_6_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:107 %buffer_6_load_1 = load i5 %buffer_6_addr_1

]]></Node>
<StgValue><ssdm name="buffer_6_load_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:108 %buffi_9 = add i10 %buffi_1, i10 9

]]></Node>
<StgValue><ssdm name="buffi_9"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:109 %lshr_ln45_7 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_9, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_7"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:110 %zext_ln45_7 = zext i5 %lshr_ln45_7

]]></Node>
<StgValue><ssdm name="zext_ln45_7"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:111 %buffer_7_addr_1 = getelementptr i1 %buffer_7, i64 0, i64 %zext_ln45_7

]]></Node>
<StgValue><ssdm name="buffer_7_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:112 %buffer_7_load_1 = load i5 %buffer_7_addr_1

]]></Node>
<StgValue><ssdm name="buffer_7_load_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:113 %buffi_10 = add i10 %buffi_1, i10 10

]]></Node>
<StgValue><ssdm name="buffi_10"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:114 %lshr_ln45_8 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_10, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_8"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:115 %zext_ln45_8 = zext i5 %lshr_ln45_8

]]></Node>
<StgValue><ssdm name="zext_ln45_8"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:116 %buffer_8_addr_1 = getelementptr i1 %buffer_8, i64 0, i64 %zext_ln45_8

]]></Node>
<StgValue><ssdm name="buffer_8_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:117 %buffer_8_load_1 = load i5 %buffer_8_addr_1

]]></Node>
<StgValue><ssdm name="buffer_8_load_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:118 %buffi_11 = add i10 %buffi_1, i10 11

]]></Node>
<StgValue><ssdm name="buffi_11"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:119 %lshr_ln45_9 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_11, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_9"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:120 %zext_ln45_9 = zext i5 %lshr_ln45_9

]]></Node>
<StgValue><ssdm name="zext_ln45_9"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:121 %buffer_9_addr_1 = getelementptr i1 %buffer_9, i64 0, i64 %zext_ln45_9

]]></Node>
<StgValue><ssdm name="buffer_9_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:122 %buffer_9_load_1 = load i5 %buffer_9_addr_1

]]></Node>
<StgValue><ssdm name="buffer_9_load_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:123 %buffi_12 = add i10 %buffi_1, i10 12

]]></Node>
<StgValue><ssdm name="buffi_12"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:124 %lshr_ln45_s = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_12, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_s"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:125 %zext_ln45_10 = zext i5 %lshr_ln45_s

]]></Node>
<StgValue><ssdm name="zext_ln45_10"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:126 %buffer_10_addr_1 = getelementptr i1 %buffer_10, i64 0, i64 %zext_ln45_10

]]></Node>
<StgValue><ssdm name="buffer_10_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:127 %buffer_10_load_1 = load i5 %buffer_10_addr_1

]]></Node>
<StgValue><ssdm name="buffer_10_load_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:128 %buffi_13 = add i10 %buffi_1, i10 13

]]></Node>
<StgValue><ssdm name="buffi_13"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:129 %lshr_ln45_10 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_13, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_10"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:130 %zext_ln45_11 = zext i5 %lshr_ln45_10

]]></Node>
<StgValue><ssdm name="zext_ln45_11"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:131 %buffer_11_addr_1 = getelementptr i1 %buffer_11, i64 0, i64 %zext_ln45_11

]]></Node>
<StgValue><ssdm name="buffer_11_addr_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:132 %buffer_11_load_1 = load i5 %buffer_11_addr_1

]]></Node>
<StgValue><ssdm name="buffer_11_load_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:133 %buffi_14 = add i10 %buffi_1, i10 14

]]></Node>
<StgValue><ssdm name="buffi_14"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:134 %lshr_ln45_11 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_14, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_11"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:135 %zext_ln45_12 = zext i5 %lshr_ln45_11

]]></Node>
<StgValue><ssdm name="zext_ln45_12"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:136 %buffer_12_addr_1 = getelementptr i1 %buffer_12, i64 0, i64 %zext_ln45_12

]]></Node>
<StgValue><ssdm name="buffer_12_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:137 %buffer_12_load_1 = load i5 %buffer_12_addr_1

]]></Node>
<StgValue><ssdm name="buffer_12_load_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:138 %buffi_15 = add i10 %buffi_1, i10 15

]]></Node>
<StgValue><ssdm name="buffi_15"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:139 %lshr_ln45_12 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_15, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_12"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:140 %zext_ln45_13 = zext i5 %lshr_ln45_12

]]></Node>
<StgValue><ssdm name="zext_ln45_13"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:141 %buffer_13_addr_1 = getelementptr i1 %buffer_13, i64 0, i64 %zext_ln45_13

]]></Node>
<StgValue><ssdm name="buffer_13_addr_1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:142 %buffer_13_load_1 = load i5 %buffer_13_addr_1

]]></Node>
<StgValue><ssdm name="buffer_13_load_1"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:143 %buffi_16 = add i10 %buffi_1, i10 16

]]></Node>
<StgValue><ssdm name="buffi_16"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:144 %lshr_ln45_13 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_16, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_13"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:145 %zext_ln45_14 = zext i5 %lshr_ln45_13

]]></Node>
<StgValue><ssdm name="zext_ln45_14"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:146 %buffer_14_addr_1 = getelementptr i1 %buffer_14, i64 0, i64 %zext_ln45_14

]]></Node>
<StgValue><ssdm name="buffer_14_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:147 %buffer_14_load_1 = load i5 %buffer_14_addr_1

]]></Node>
<StgValue><ssdm name="buffer_14_load_1"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:148 %buffi_17 = add i10 %buffi_1, i10 17

]]></Node>
<StgValue><ssdm name="buffi_17"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:149 %lshr_ln45_14 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_17, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_14"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:150 %zext_ln45_15 = zext i5 %lshr_ln45_14

]]></Node>
<StgValue><ssdm name="zext_ln45_15"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:151 %buffer_15_addr_1 = getelementptr i1 %buffer_15, i64 0, i64 %zext_ln45_15

]]></Node>
<StgValue><ssdm name="buffer_15_addr_1"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:152 %buffer_15_load_1 = load i5 %buffer_15_addr_1

]]></Node>
<StgValue><ssdm name="buffer_15_load_1"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:153 %buffi_18 = add i10 %buffi_1, i10 18

]]></Node>
<StgValue><ssdm name="buffi_18"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:154 %lshr_ln45_15 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_18, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_15"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:155 %zext_ln45_16 = zext i5 %lshr_ln45_15

]]></Node>
<StgValue><ssdm name="zext_ln45_16"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:156 %buffer_16_addr_1 = getelementptr i1 %buffer_16, i64 0, i64 %zext_ln45_16

]]></Node>
<StgValue><ssdm name="buffer_16_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:157 %buffer_16_load_1 = load i5 %buffer_16_addr_1

]]></Node>
<StgValue><ssdm name="buffer_16_load_1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:158 %buffi_19 = add i10 %buffi_1, i10 19

]]></Node>
<StgValue><ssdm name="buffi_19"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:159 %lshr_ln45_16 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_19, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_16"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:160 %zext_ln45_17 = zext i5 %lshr_ln45_16

]]></Node>
<StgValue><ssdm name="zext_ln45_17"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:161 %buffer_17_addr_1 = getelementptr i1 %buffer_17, i64 0, i64 %zext_ln45_17

]]></Node>
<StgValue><ssdm name="buffer_17_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:162 %buffer_17_load_1 = load i5 %buffer_17_addr_1

]]></Node>
<StgValue><ssdm name="buffer_17_load_1"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:163 %buffi_20 = add i10 %buffi_1, i10 20

]]></Node>
<StgValue><ssdm name="buffi_20"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:164 %lshr_ln45_17 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_20, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_17"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:165 %zext_ln45_18 = zext i5 %lshr_ln45_17

]]></Node>
<StgValue><ssdm name="zext_ln45_18"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:166 %buffer_18_addr_1 = getelementptr i1 %buffer_18, i64 0, i64 %zext_ln45_18

]]></Node>
<StgValue><ssdm name="buffer_18_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:167 %buffer_18_load_1 = load i5 %buffer_18_addr_1

]]></Node>
<StgValue><ssdm name="buffer_18_load_1"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:168 %buffi_21 = add i10 %buffi_1, i10 21

]]></Node>
<StgValue><ssdm name="buffi_21"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:169 %lshr_ln45_18 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_21, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_18"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:170 %zext_ln45_19 = zext i5 %lshr_ln45_18

]]></Node>
<StgValue><ssdm name="zext_ln45_19"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:171 %buffer_19_addr_1 = getelementptr i1 %buffer_19, i64 0, i64 %zext_ln45_19

]]></Node>
<StgValue><ssdm name="buffer_19_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:172 %buffer_19_load_1 = load i5 %buffer_19_addr_1

]]></Node>
<StgValue><ssdm name="buffer_19_load_1"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:173 %buffi_22 = add i10 %buffi_1, i10 22

]]></Node>
<StgValue><ssdm name="buffi_22"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:174 %lshr_ln45_19 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_22, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_19"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:175 %zext_ln45_20 = zext i5 %lshr_ln45_19

]]></Node>
<StgValue><ssdm name="zext_ln45_20"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:176 %buffer_20_addr_1 = getelementptr i1 %buffer_20, i64 0, i64 %zext_ln45_20

]]></Node>
<StgValue><ssdm name="buffer_20_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:177 %buffer_20_load_1 = load i5 %buffer_20_addr_1

]]></Node>
<StgValue><ssdm name="buffer_20_load_1"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:178 %buffi_23 = add i10 %buffi_1, i10 23

]]></Node>
<StgValue><ssdm name="buffi_23"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:179 %lshr_ln45_20 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_23, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_20"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:180 %zext_ln45_21 = zext i5 %lshr_ln45_20

]]></Node>
<StgValue><ssdm name="zext_ln45_21"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:181 %buffer_21_addr_1 = getelementptr i1 %buffer_21, i64 0, i64 %zext_ln45_21

]]></Node>
<StgValue><ssdm name="buffer_21_addr_1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:182 %buffer_21_load_1 = load i5 %buffer_21_addr_1

]]></Node>
<StgValue><ssdm name="buffer_21_load_1"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:183 %buffi_24 = add i10 %buffi_1, i10 24

]]></Node>
<StgValue><ssdm name="buffi_24"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:184 %lshr_ln45_21 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_24, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_21"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:185 %zext_ln45_22 = zext i5 %lshr_ln45_21

]]></Node>
<StgValue><ssdm name="zext_ln45_22"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:186 %buffer_22_addr_1 = getelementptr i1 %buffer_22, i64 0, i64 %zext_ln45_22

]]></Node>
<StgValue><ssdm name="buffer_22_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:187 %buffer_22_load_1 = load i5 %buffer_22_addr_1

]]></Node>
<StgValue><ssdm name="buffer_22_load_1"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:188 %buffi_25 = add i10 %buffi_1, i10 25

]]></Node>
<StgValue><ssdm name="buffi_25"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:189 %lshr_ln45_22 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_25, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_22"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:190 %zext_ln45_23 = zext i5 %lshr_ln45_22

]]></Node>
<StgValue><ssdm name="zext_ln45_23"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:191 %buffer_23_addr_1 = getelementptr i1 %buffer_23, i64 0, i64 %zext_ln45_23

]]></Node>
<StgValue><ssdm name="buffer_23_addr_1"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:192 %buffer_23_load_1 = load i5 %buffer_23_addr_1

]]></Node>
<StgValue><ssdm name="buffer_23_load_1"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:193 %buffi_26 = add i10 %buffi_1, i10 26

]]></Node>
<StgValue><ssdm name="buffi_26"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:194 %lshr_ln45_23 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_26, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_23"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:195 %zext_ln45_24 = zext i5 %lshr_ln45_23

]]></Node>
<StgValue><ssdm name="zext_ln45_24"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:196 %buffer_24_addr_1 = getelementptr i1 %buffer_24, i64 0, i64 %zext_ln45_24

]]></Node>
<StgValue><ssdm name="buffer_24_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:197 %buffer_24_load_1 = load i5 %buffer_24_addr_1

]]></Node>
<StgValue><ssdm name="buffer_24_load_1"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:198 %buffi_27 = add i10 %buffi_1, i10 27

]]></Node>
<StgValue><ssdm name="buffi_27"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:199 %lshr_ln45_24 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_27, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_24"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:200 %zext_ln45_25 = zext i5 %lshr_ln45_24

]]></Node>
<StgValue><ssdm name="zext_ln45_25"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:201 %buffer_25_addr_1 = getelementptr i1 %buffer_25, i64 0, i64 %zext_ln45_25

]]></Node>
<StgValue><ssdm name="buffer_25_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:202 %buffer_25_load_1 = load i5 %buffer_25_addr_1

]]></Node>
<StgValue><ssdm name="buffer_25_load_1"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:203 %buffi_28 = add i10 %buffi_1, i10 28

]]></Node>
<StgValue><ssdm name="buffi_28"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:204 %lshr_ln45_25 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_28, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_25"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:205 %zext_ln45_26 = zext i5 %lshr_ln45_25

]]></Node>
<StgValue><ssdm name="zext_ln45_26"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:206 %buffer_26_addr_1 = getelementptr i1 %buffer_26, i64 0, i64 %zext_ln45_26

]]></Node>
<StgValue><ssdm name="buffer_26_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:207 %buffer_26_load_1 = load i5 %buffer_26_addr_1

]]></Node>
<StgValue><ssdm name="buffer_26_load_1"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:208 %buffi_29 = add i10 %buffi_1, i10 29

]]></Node>
<StgValue><ssdm name="buffi_29"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:209 %lshr_ln45_26 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_29, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_26"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:210 %zext_ln45_27 = zext i5 %lshr_ln45_26

]]></Node>
<StgValue><ssdm name="zext_ln45_27"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:211 %buffer_27_addr_1 = getelementptr i1 %buffer_27, i64 0, i64 %zext_ln45_27

]]></Node>
<StgValue><ssdm name="buffer_27_addr_1"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:212 %buffer_27_load_1 = load i5 %buffer_27_addr_1

]]></Node>
<StgValue><ssdm name="buffer_27_load_1"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:213 %buffi_30 = add i10 %buffi_1, i10 30

]]></Node>
<StgValue><ssdm name="buffi_30"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:214 %lshr_ln45_27 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_30, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_27"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:215 %zext_ln45_28 = zext i5 %lshr_ln45_27

]]></Node>
<StgValue><ssdm name="zext_ln45_28"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:216 %buffer_28_addr_1 = getelementptr i1 %buffer_28, i64 0, i64 %zext_ln45_28

]]></Node>
<StgValue><ssdm name="buffer_28_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:217 %buffer_28_load_1 = load i5 %buffer_28_addr_1

]]></Node>
<StgValue><ssdm name="buffer_28_load_1"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_47_6.split:218 %buffi_31 = add i10 %buffi_1, i10 31

]]></Node>
<StgValue><ssdm name="buffi_31"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:219 %lshr_ln45_28 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %buffi_31, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln45_28"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:220 %zext_ln45_29 = zext i5 %lshr_ln45_28

]]></Node>
<StgValue><ssdm name="zext_ln45_29"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:221 %buffer_29_addr_1 = getelementptr i1 %buffer_29, i64 0, i64 %zext_ln45_29

]]></Node>
<StgValue><ssdm name="buffer_29_addr_1"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:222 %buffer_29_load_1 = load i5 %buffer_29_addr_1

]]></Node>
<StgValue><ssdm name="buffer_29_load_1"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_47_6.split:223 %tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %buffi_load, i32 6, i32 9

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
VITIS_LOOP_47_6.split:224 %or_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:225 %zext_ln48 = zext i5 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:226 %buffer_30_addr_1 = getelementptr i1 %buffer_30, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buffer_30_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:227 %buffer_30_load_1 = load i5 %buffer_30_addr_1

]]></Node>
<StgValue><ssdm name="buffer_30_load_1"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:228 %buffer_31_addr_1 = getelementptr i1 %buffer_31, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buffer_31_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:229 %buffer_31_load_1 = load i5 %buffer_31_addr_1

]]></Node>
<StgValue><ssdm name="buffer_31_load_1"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_47_6.split:232 %add_ln48 = add i11 %buffi_load, i11 64

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_47_6.split:233 %store_ln46 = store i5 %add_ln46, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_47_6.split:234 %store_ln45 = store i11 %add_ln48, i11 %buffi

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0">
<![CDATA[
VITIS_LOOP_52_7.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:1 %zext_ln46 = zext i5 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_47_6.split:2 %specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln46"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:3 %speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln46"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_47_6.split:4 %specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_47_6.split:7 %message_addr = getelementptr i64 %message, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="message_addr"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:9 %buffer_load = load i5 %buffer_addr

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:11 %buffer_1_load = load i5 %buffer_1_addr

]]></Node>
<StgValue><ssdm name="buffer_1_load"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:13 %buffer_2_load = load i5 %buffer_2_addr

]]></Node>
<StgValue><ssdm name="buffer_2_load"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:15 %buffer_3_load = load i5 %buffer_3_addr

]]></Node>
<StgValue><ssdm name="buffer_3_load"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:17 %buffer_4_load = load i5 %buffer_4_addr

]]></Node>
<StgValue><ssdm name="buffer_4_load"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:19 %buffer_5_load = load i5 %buffer_5_addr

]]></Node>
<StgValue><ssdm name="buffer_5_load"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:21 %buffer_6_load = load i5 %buffer_6_addr

]]></Node>
<StgValue><ssdm name="buffer_6_load"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:23 %buffer_7_load = load i5 %buffer_7_addr

]]></Node>
<StgValue><ssdm name="buffer_7_load"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:25 %buffer_8_load = load i5 %buffer_8_addr

]]></Node>
<StgValue><ssdm name="buffer_8_load"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:27 %buffer_9_load = load i5 %buffer_9_addr

]]></Node>
<StgValue><ssdm name="buffer_9_load"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:29 %buffer_10_load = load i5 %buffer_10_addr

]]></Node>
<StgValue><ssdm name="buffer_10_load"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:31 %buffer_11_load = load i5 %buffer_11_addr

]]></Node>
<StgValue><ssdm name="buffer_11_load"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:33 %buffer_12_load = load i5 %buffer_12_addr

]]></Node>
<StgValue><ssdm name="buffer_12_load"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:35 %buffer_13_load = load i5 %buffer_13_addr

]]></Node>
<StgValue><ssdm name="buffer_13_load"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:37 %buffer_14_load = load i5 %buffer_14_addr

]]></Node>
<StgValue><ssdm name="buffer_14_load"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:39 %buffer_15_load = load i5 %buffer_15_addr

]]></Node>
<StgValue><ssdm name="buffer_15_load"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:41 %buffer_16_load = load i5 %buffer_16_addr

]]></Node>
<StgValue><ssdm name="buffer_16_load"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:43 %buffer_17_load = load i5 %buffer_17_addr

]]></Node>
<StgValue><ssdm name="buffer_17_load"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:45 %buffer_18_load = load i5 %buffer_18_addr

]]></Node>
<StgValue><ssdm name="buffer_18_load"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:47 %buffer_19_load = load i5 %buffer_19_addr

]]></Node>
<StgValue><ssdm name="buffer_19_load"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:49 %buffer_20_load = load i5 %buffer_20_addr

]]></Node>
<StgValue><ssdm name="buffer_20_load"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:51 %buffer_21_load = load i5 %buffer_21_addr

]]></Node>
<StgValue><ssdm name="buffer_21_load"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:53 %buffer_22_load = load i5 %buffer_22_addr

]]></Node>
<StgValue><ssdm name="buffer_22_load"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:55 %buffer_23_load = load i5 %buffer_23_addr

]]></Node>
<StgValue><ssdm name="buffer_23_load"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:57 %buffer_24_load = load i5 %buffer_24_addr

]]></Node>
<StgValue><ssdm name="buffer_24_load"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:59 %buffer_25_load = load i5 %buffer_25_addr

]]></Node>
<StgValue><ssdm name="buffer_25_load"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:61 %buffer_26_load = load i5 %buffer_26_addr

]]></Node>
<StgValue><ssdm name="buffer_26_load"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:63 %buffer_27_load = load i5 %buffer_27_addr

]]></Node>
<StgValue><ssdm name="buffer_27_load"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:65 %buffer_28_load = load i5 %buffer_28_addr

]]></Node>
<StgValue><ssdm name="buffer_28_load"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:67 %buffer_29_load = load i5 %buffer_29_addr

]]></Node>
<StgValue><ssdm name="buffer_29_load"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:70 %buffer_30_load = load i5 %buffer_30_addr

]]></Node>
<StgValue><ssdm name="buffer_30_load"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:72 %buffer_31_load = load i5 %buffer_31_addr

]]></Node>
<StgValue><ssdm name="buffer_31_load"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:77 %buffer_load_1 = load i5 %buffer_addr_1

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:82 %buffer_1_load_1 = load i5 %buffer_1_addr_1

]]></Node>
<StgValue><ssdm name="buffer_1_load_1"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:87 %buffer_2_load_1 = load i5 %buffer_2_addr_1

]]></Node>
<StgValue><ssdm name="buffer_2_load_1"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:92 %buffer_3_load_1 = load i5 %buffer_3_addr_1

]]></Node>
<StgValue><ssdm name="buffer_3_load_1"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:97 %buffer_4_load_1 = load i5 %buffer_4_addr_1

]]></Node>
<StgValue><ssdm name="buffer_4_load_1"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:102 %buffer_5_load_1 = load i5 %buffer_5_addr_1

]]></Node>
<StgValue><ssdm name="buffer_5_load_1"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:107 %buffer_6_load_1 = load i5 %buffer_6_addr_1

]]></Node>
<StgValue><ssdm name="buffer_6_load_1"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:112 %buffer_7_load_1 = load i5 %buffer_7_addr_1

]]></Node>
<StgValue><ssdm name="buffer_7_load_1"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:117 %buffer_8_load_1 = load i5 %buffer_8_addr_1

]]></Node>
<StgValue><ssdm name="buffer_8_load_1"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:122 %buffer_9_load_1 = load i5 %buffer_9_addr_1

]]></Node>
<StgValue><ssdm name="buffer_9_load_1"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:127 %buffer_10_load_1 = load i5 %buffer_10_addr_1

]]></Node>
<StgValue><ssdm name="buffer_10_load_1"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:132 %buffer_11_load_1 = load i5 %buffer_11_addr_1

]]></Node>
<StgValue><ssdm name="buffer_11_load_1"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:137 %buffer_12_load_1 = load i5 %buffer_12_addr_1

]]></Node>
<StgValue><ssdm name="buffer_12_load_1"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:142 %buffer_13_load_1 = load i5 %buffer_13_addr_1

]]></Node>
<StgValue><ssdm name="buffer_13_load_1"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:147 %buffer_14_load_1 = load i5 %buffer_14_addr_1

]]></Node>
<StgValue><ssdm name="buffer_14_load_1"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:152 %buffer_15_load_1 = load i5 %buffer_15_addr_1

]]></Node>
<StgValue><ssdm name="buffer_15_load_1"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:157 %buffer_16_load_1 = load i5 %buffer_16_addr_1

]]></Node>
<StgValue><ssdm name="buffer_16_load_1"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:162 %buffer_17_load_1 = load i5 %buffer_17_addr_1

]]></Node>
<StgValue><ssdm name="buffer_17_load_1"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:167 %buffer_18_load_1 = load i5 %buffer_18_addr_1

]]></Node>
<StgValue><ssdm name="buffer_18_load_1"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:172 %buffer_19_load_1 = load i5 %buffer_19_addr_1

]]></Node>
<StgValue><ssdm name="buffer_19_load_1"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:177 %buffer_20_load_1 = load i5 %buffer_20_addr_1

]]></Node>
<StgValue><ssdm name="buffer_20_load_1"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:182 %buffer_21_load_1 = load i5 %buffer_21_addr_1

]]></Node>
<StgValue><ssdm name="buffer_21_load_1"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:187 %buffer_22_load_1 = load i5 %buffer_22_addr_1

]]></Node>
<StgValue><ssdm name="buffer_22_load_1"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:192 %buffer_23_load_1 = load i5 %buffer_23_addr_1

]]></Node>
<StgValue><ssdm name="buffer_23_load_1"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:197 %buffer_24_load_1 = load i5 %buffer_24_addr_1

]]></Node>
<StgValue><ssdm name="buffer_24_load_1"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:202 %buffer_25_load_1 = load i5 %buffer_25_addr_1

]]></Node>
<StgValue><ssdm name="buffer_25_load_1"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:207 %buffer_26_load_1 = load i5 %buffer_26_addr_1

]]></Node>
<StgValue><ssdm name="buffer_26_load_1"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:212 %buffer_27_load_1 = load i5 %buffer_27_addr_1

]]></Node>
<StgValue><ssdm name="buffer_27_load_1"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:217 %buffer_28_load_1 = load i5 %buffer_28_addr_1

]]></Node>
<StgValue><ssdm name="buffer_28_load_1"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:222 %buffer_29_load_1 = load i5 %buffer_29_addr_1

]]></Node>
<StgValue><ssdm name="buffer_29_load_1"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:227 %buffer_30_load_1 = load i5 %buffer_30_addr_1

]]></Node>
<StgValue><ssdm name="buffer_30_load_1"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="5">
<![CDATA[
VITIS_LOOP_47_6.split:229 %buffer_31_load_1 = load i5 %buffer_31_addr_1

]]></Node>
<StgValue><ssdm name="buffer_31_load_1"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1" op_36_bw="1" op_37_bw="1" op_38_bw="1" op_39_bw="1" op_40_bw="1" op_41_bw="1" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="1" op_48_bw="1" op_49_bw="1" op_50_bw="1" op_51_bw="1" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="1" op_56_bw="1" op_57_bw="1" op_58_bw="1" op_59_bw="1" op_60_bw="1" op_61_bw="1" op_62_bw="1" op_63_bw="1" op_64_bw="1">
<![CDATA[
VITIS_LOOP_47_6.split:230 %tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %buffer_load, i1 %buffer_1_load, i1 %buffer_2_load, i1 %buffer_3_load, i1 %buffer_4_load, i1 %buffer_5_load, i1 %buffer_6_load, i1 %buffer_7_load, i1 %buffer_8_load, i1 %buffer_9_load, i1 %buffer_10_load, i1 %buffer_11_load, i1 %buffer_12_load, i1 %buffer_13_load, i1 %buffer_14_load, i1 %buffer_15_load, i1 %buffer_16_load, i1 %buffer_17_load, i1 %buffer_18_load, i1 %buffer_19_load, i1 %buffer_20_load, i1 %buffer_21_load, i1 %buffer_22_load, i1 %buffer_23_load, i1 %buffer_24_load, i1 %buffer_25_load, i1 %buffer_26_load, i1 %buffer_27_load, i1 %buffer_28_load, i1 %buffer_29_load, i1 %buffer_30_load, i1 %buffer_31_load, i1 %buffer_load_1, i1 %buffer_1_load_1, i1 %buffer_2_load_1, i1 %buffer_3_load_1, i1 %buffer_4_load_1, i1 %buffer_5_load_1, i1 %buffer_6_load_1, i1 %buffer_7_load_1, i1 %buffer_8_load_1, i1 %buffer_9_load_1, i1 %buffer_10_load_1, i1 %buffer_11_load_1, i1 %buffer_12_load_1, i1 %buffer_13_load_1, i1 %buffer_14_load_1, i1 %buffer_15_load_1, i1 %buffer_16_load_1, i1 %buffer_17_load_1, i1 %buffer_18_load_1, i1 %buffer_19_load_1, i1 %buffer_20_load_1, i1 %buffer_21_load_1, i1 %buffer_22_load_1, i1 %buffer_23_load_1, i1 %buffer_24_load_1, i1 %buffer_25_load_1, i1 %buffer_26_load_1, i1 %buffer_27_load_1, i1 %buffer_28_load_1, i1 %buffer_29_load_1, i1 %buffer_30_load_1, i1 %buffer_31_load_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
VITIS_LOOP_47_6.split:231 %store_ln48 = store i64 %tmp_8, i4 %message_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_47_6.split:235 %br_ln46 = br void %VITIS_LOOP_47_6

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
