// Seed: 1305805635
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(id_4 or 1 !== id_5) begin
    if (id_2 && id_4) begin
      id_3 <= id_4;
    end
    id_1 = 1;
  end
  module_0(
      id_1, id_5, id_5
  );
  tri1 id_6 = {1, id_2, id_3, id_4 - 1, id_4, id_5 < id_3, 1 && 1'd0} == id_4;
  assign id_3 = {1{id_4 - 1}};
endmodule
