Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Aug 28 06:11:17 2023
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -file ./report/RBM_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (139)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (139)
--------------------------------
 There are 139 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.503        0.000                      0               106607        0.040        0.000                      0               106607        5.000        0.000                       0                 30755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.503        0.000                      0               106607        0.040        0.000                      0               106607        5.000        0.000                       0                 30755  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (ap_clk rise@12.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.892ns  (logic 0.456ns (3.835%)  route 11.436ns (96.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 13.424 - 12.500 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.973     0.973    bd_0_i/hls_inst/inst/stream_weight_row_index_U/ap_clk
    SLICE_X109Y18        FDRE                                         r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y18        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/waddr_reg[2]/Q
                         net (fo=2133, routed)       11.436    12.865    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/ADDRD2
    SLICE_X4Y38          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.500    12.500 r  
                                                      0.000    12.500 r  ap_clk (IN)
                         net (fo=30754, unset)        0.924    13.424    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/WCLK
    SLICE_X4Y38          RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMA/CLK
                         clock pessimism              0.000    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X4Y38          RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.021    13.368    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_87_89/RAMA
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.865    
  -------------------------------------------------------------------
                         slack                                  0.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_58_reg_2177_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_42_44/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by ap_clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.410     0.410    bd_0_i/hls_inst/inst/data_flow_control_U0/ap_clk
    SLICE_X11Y23         FDRE                                         r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_58_reg_2177_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/data_flow_control_U0/ap_phi_reg_pp0_iter22_p_ZZ17data_flow_controlRN3hls6streamI7ap_uintILi8EELi0EEERNS0_IS1_ILi12EELi0EEES7_58_reg_2177_reg[2]/Q
                         net (fo=2, routed)           0.068     0.619    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_42_44/DIA
    SLICE_X10Y23         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_42_44/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30754, unset)        0.432     0.432    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_42_44/WCLK
    SLICE_X10Y23         RAMD64E                                      r  bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_42_44/RAMA/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X10Y23         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.579    bd_0_i/hls_inst/inst/stream_weight_row_index_U/U_RBM_fifo_w640_d128_D_ram/mem_reg_0_63_42_44/RAMA
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         12.500      8.616      DSP48_X3Y43   bd_0_i/hls_inst/inst/sigmoid_U0/mul_55s_24ns_79_2_1_U117/dout_reg/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         6.250       5.000      SLICE_X50Y18  bd_0_i/hls_inst/inst/stream_weight_out_U/U_RBM_fifo_w1600_d128_D_ram/mem_reg_0_63_0_2/RAMA/CLK



