<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dti_cdc_data_sync_gf</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dti_cdc_data_sync_gf'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dti_cdc_data_sync_gf')">dti_cdc_data_sync_gf</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt"><a href="mod2725.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725.html#Toggle" > 34.98</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/dti/libs/dti_tm16_phy/hdl/dti_cdc_data_sync_gf.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/dti/libs/dti_tm16_phy/hdl/dti_cdc_data_sync_gf.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_7.html#inst_tag_244361"  onclick="showContent('inst_tag_244361')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r0</a></td>
<td class="s6 cl rt"> 67.25</td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244361_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_7.html#inst_tag_244361_Toggle" >  1.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244361_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_8.html#inst_tag_244362"  onclick="showContent('inst_tag_244362')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r1</a></td>
<td class="s6 cl rt"> 67.25</td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244362_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_8.html#inst_tag_244362_Toggle" >  1.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244362_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_9.html#inst_tag_244374"  onclick="showContent('inst_tag_244374')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244374_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_9.html#inst_tag_244374_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244374_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_9.html#inst_tag_244380"  onclick="showContent('inst_tag_244380')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244380_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_9.html#inst_tag_244380_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244380_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_13.html#inst_tag_244412"  onclick="showContent('inst_tag_244412')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244412_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_13.html#inst_tag_244412_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244412_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_14.html#inst_tag_244431"  onclick="showContent('inst_tag_244431')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244431_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_14.html#inst_tag_244431_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244431_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_15.html#inst_tag_244437"  onclick="showContent('inst_tag_244437')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244437_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_15.html#inst_tag_244437_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244437_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_18.html#inst_tag_244469"  onclick="showContent('inst_tag_244469')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244469_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_18.html#inst_tag_244469_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244469_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_20.html#inst_tag_244488"  onclick="showContent('inst_tag_244488')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244488_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_20.html#inst_tag_244488_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244488_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_21.html#inst_tag_244494"  onclick="showContent('inst_tag_244494')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244494_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_21.html#inst_tag_244494_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244494_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_24.html#inst_tag_244526"  onclick="showContent('inst_tag_244526')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244526_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_24.html#inst_tag_244526_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244526_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_26.html#inst_tag_244545"  onclick="showContent('inst_tag_244545')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244545_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_26.html#inst_tag_244545_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244545_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_26.html#inst_tag_244551"  onclick="showContent('inst_tag_244551')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdq_dly</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244551_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_26.html#inst_tag_244551_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244551_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_30.html#inst_tag_244583"  onclick="showContent('inst_tag_244583')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set</a></td>
<td class="s6 cl rt"> 67.43</td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244583_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_30.html#inst_tag_244583_Toggle" >  2.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244583_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_1.html#inst_tag_244296"  onclick="showContent('inst_tag_244296')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_ctl</a></td>
<td class="s6 cl rt"> 68.25</td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244296_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_1.html#inst_tag_244296_Toggle" >  4.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244296_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_1.html#inst_tag_244298"  onclick="showContent('inst_tag_244298')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_ctl</a></td>
<td class="s6 cl rt"> 68.25</td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244298_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_1.html#inst_tag_244298_Toggle" >  4.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244298_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_2.html#inst_tag_244303"  onclick="showContent('inst_tag_244303')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_err_ctrl</a></td>
<td class="s6 cl rt"> 68.25</td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244303_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_2.html#inst_tag_244303_Toggle" >  4.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244303_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_4.html#inst_tag_244328"  onclick="showContent('inst_tag_244328')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_status</a></td>
<td class="s6 cl rt"> 68.63</td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244328_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_4.html#inst_tag_244328_Toggle" >  5.88</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244328_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_7.html#inst_tag_244359"  onclick="showContent('inst_tag_244359')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_status</a></td>
<td class="s6 cl rt"> 68.63</td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244359_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_7.html#inst_tag_244359_Toggle" >  5.88</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244359_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_4.html#inst_tag_244330"  onclick="showContent('inst_tag_244330')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r0</a></td>
<td class="s6 cl rt"> 69.20</td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244330_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_4.html#inst_tag_244330_Toggle" >  7.60</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244330_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_4.html#inst_tag_244331"  onclick="showContent('inst_tag_244331')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r1</a></td>
<td class="s6 cl rt"> 69.20</td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244331_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2725_4.html#inst_tag_244331_Toggle" >  7.60</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244331_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_9.html#inst_tag_244378"  onclick="showContent('inst_tag_244378')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_dly</a></td>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244378_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_9.html#inst_tag_244378_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244378_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_15.html#inst_tag_244435"  onclick="showContent('inst_tag_244435')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_dly</a></td>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244435_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_15.html#inst_tag_244435_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244435_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_21.html#inst_tag_244492"  onclick="showContent('inst_tag_244492')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_dly</a></td>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244492_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_21.html#inst_tag_244492_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244492_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_26.html#inst_tag_244549"  onclick="showContent('inst_tag_244549')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_dly</a></td>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244549_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_26.html#inst_tag_244549_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244549_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_2.html#inst_tag_244308"  onclick="showContent('inst_tag_244308')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_dly</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244308_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_2.html#inst_tag_244308_Toggle" > 15.24</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244308_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_5.html#inst_tag_244339"  onclick="showContent('inst_tag_244339')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_dly</a></td>
<td class="s7 cl rt"> 71.75</td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244339_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_5.html#inst_tag_244339_Toggle" > 15.24</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244339_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_3.html#inst_tag_244314"  onclick="showContent('inst_tag_244314')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_bypc</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244314_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_3.html#inst_tag_244314_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244314_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_6.html#inst_tag_244345"  onclick="showContent('inst_tag_244345')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_bypc</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244345_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_6.html#inst_tag_244345_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244345_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_9.html#inst_tag_244376"  onclick="showContent('inst_tag_244376')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244376_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_9.html#inst_tag_244376_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244376_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_9.html#inst_tag_244379"  onclick="showContent('inst_tag_244379')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244379_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_9.html#inst_tag_244379_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244379_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_10.html#inst_tag_244388"  onclick="showContent('inst_tag_244388')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244388_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_10.html#inst_tag_244388_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244388_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_11.html#inst_tag_244401"  onclick="showContent('inst_tag_244401')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244401_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_11.html#inst_tag_244401_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244401_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_12.html#inst_tag_244404"  onclick="showContent('inst_tag_244404')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244404_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_12.html#inst_tag_244404_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244404_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_12.html#inst_tag_244411"  onclick="showContent('inst_tag_244411')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244411_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_12.html#inst_tag_244411_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244411_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_13.html#inst_tag_244414"  onclick="showContent('inst_tag_244414')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244414_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_13.html#inst_tag_244414_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244414_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_13.html#inst_tag_244416"  onclick="showContent('inst_tag_244416')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_set</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244416_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_13.html#inst_tag_244416_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244416_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_13.html#inst_tag_244420"  onclick="showContent('inst_tag_244420')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244420_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_13.html#inst_tag_244420_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244420_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_15.html#inst_tag_244433"  onclick="showContent('inst_tag_244433')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244433_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_15.html#inst_tag_244433_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244433_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_15.html#inst_tag_244436"  onclick="showContent('inst_tag_244436')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244436_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_15.html#inst_tag_244436_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244436_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_16.html#inst_tag_244445"  onclick="showContent('inst_tag_244445')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244445_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_16.html#inst_tag_244445_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244445_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_17.html#inst_tag_244458"  onclick="showContent('inst_tag_244458')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244458_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_17.html#inst_tag_244458_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244458_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_17.html#inst_tag_244461"  onclick="showContent('inst_tag_244461')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244461_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_17.html#inst_tag_244461_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244461_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_18.html#inst_tag_244468"  onclick="showContent('inst_tag_244468')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244468_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_18.html#inst_tag_244468_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244468_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_18.html#inst_tag_244471"  onclick="showContent('inst_tag_244471')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244471_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_18.html#inst_tag_244471_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244471_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_19.html#inst_tag_244473"  onclick="showContent('inst_tag_244473')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_set</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244473_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_19.html#inst_tag_244473_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244473_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_19.html#inst_tag_244477"  onclick="showContent('inst_tag_244477')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244477_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_19.html#inst_tag_244477_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244477_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_20.html#inst_tag_244490"  onclick="showContent('inst_tag_244490')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244490_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_20.html#inst_tag_244490_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244490_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_21.html#inst_tag_244493"  onclick="showContent('inst_tag_244493')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244493_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_21.html#inst_tag_244493_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244493_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_22.html#inst_tag_244502"  onclick="showContent('inst_tag_244502')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244502_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_22.html#inst_tag_244502_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244502_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_23.html#inst_tag_244515"  onclick="showContent('inst_tag_244515')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244515_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_23.html#inst_tag_244515_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244515_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_23.html#inst_tag_244518"  onclick="showContent('inst_tag_244518')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244518_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_23.html#inst_tag_244518_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244518_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_24.html#inst_tag_244525"  onclick="showContent('inst_tag_244525')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244525_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_24.html#inst_tag_244525_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244525_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_24.html#inst_tag_244528"  onclick="showContent('inst_tag_244528')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244528_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_24.html#inst_tag_244528_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244528_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_24.html#inst_tag_244530"  onclick="showContent('inst_tag_244530')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_set</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244530_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_24.html#inst_tag_244530_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244530_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_25.html#inst_tag_244534"  onclick="showContent('inst_tag_244534')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244534_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_25.html#inst_tag_244534_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244534_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_26.html#inst_tag_244547"  onclick="showContent('inst_tag_244547')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244547_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_26.html#inst_tag_244547_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244547_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_26.html#inst_tag_244550"  onclick="showContent('inst_tag_244550')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdm_dly</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244550_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_26.html#inst_tag_244550_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244550_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_27.html#inst_tag_244559"  onclick="showContent('inst_tag_244559')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypc_reg_dlldq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244559_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_27.html#inst_tag_244559_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244559_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_29.html#inst_tag_244572"  onclick="showContent('inst_tag_244572')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244572_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_29.html#inst_tag_244572_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244572_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_29.html#inst_tag_244575"  onclick="showContent('inst_tag_244575')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244575_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_29.html#inst_tag_244575_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244575_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_30.html#inst_tag_244582"  onclick="showContent('inst_tag_244582')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244582_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_30.html#inst_tag_244582_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244582_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_30.html#inst_tag_244585"  onclick="showContent('inst_tag_244585')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set_dm</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244585_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_30.html#inst_tag_244585_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244585_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_30.html#inst_tag_244587"  onclick="showContent('inst_tag_244587')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_set</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244587_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_30.html#inst_tag_244587_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244587_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_30.html#inst_tag_244591"  onclick="showContent('inst_tag_244591')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dq</a></td>
<td class="s7 cl rt"> 71.93</td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244591_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_30.html#inst_tag_244591_Toggle" > 15.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244591_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_5.html#inst_tag_244332"  onclick="showContent('inst_tag_244332')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_set</a></td>
<td class="s7 cl rt"> 72.04</td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244332_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_5.html#inst_tag_244332_Toggle" > 16.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244332_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_8.html#inst_tag_244363"  onclick="showContent('inst_tag_244363')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_set</a></td>
<td class="s7 cl rt"> 72.04</td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244363_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_8.html#inst_tag_244363_Toggle" > 16.13</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244363_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_8.html#inst_tag_244369"  onclick="showContent('inst_tag_244369')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244369_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_8.html#inst_tag_244369_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244369_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_14.html#inst_tag_244426"  onclick="showContent('inst_tag_244426')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244426_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_14.html#inst_tag_244426_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244426_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_20.html#inst_tag_244483"  onclick="showContent('inst_tag_244483')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244483_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_20.html#inst_tag_244483_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244483_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_25.html#inst_tag_244540"  onclick="showContent('inst_tag_244540')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cslvl_data</a></td>
<td class="s7 cl rt"> 72.55</td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244540_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_25.html#inst_tag_244540_Toggle" > 17.65</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244540_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_3.html#inst_tag_244313"  onclick="showContent('inst_tag_244313')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ba_dly</a></td>
<td class="s7 cl rt"> 72.88</td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244313_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_3.html#inst_tag_244313_Toggle" > 18.64</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244313_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_6.html#inst_tag_244344"  onclick="showContent('inst_tag_244344')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ba_dly</a></td>
<td class="s7 cl rt"> 72.88</td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244344_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod2725_6.html#inst_tag_244344_Toggle" > 18.64</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244344_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_3.html#inst_tag_244316"  onclick="showContent('inst_tag_244316')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_clk_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244316_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_3.html#inst_tag_244316_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244316_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_4.html#inst_tag_244325"  onclick="showContent('inst_tag_244325')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefset_ca</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244325_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_4.html#inst_tag_244325_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244325_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_6.html#inst_tag_244347"  onclick="showContent('inst_tag_244347')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_clk_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244347_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_6.html#inst_tag_244347_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244347_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_7.html#inst_tag_244356"  onclick="showContent('inst_tag_244356')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefset_ca</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244356_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_7.html#inst_tag_244356_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244356_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_8.html#inst_tag_244371"  onclick="showContent('inst_tag_244371')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244371_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_8.html#inst_tag_244371_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244371_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_12.html#inst_tag_244409"  onclick="showContent('inst_tag_244409')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244409_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_12.html#inst_tag_244409_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244409_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_12.html#inst_tag_244410"  onclick="showContent('inst_tag_244410')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244410_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_12.html#inst_tag_244410_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244410_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_14.html#inst_tag_244428"  onclick="showContent('inst_tag_244428')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244428_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_14.html#inst_tag_244428_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244428_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_18.html#inst_tag_244466"  onclick="showContent('inst_tag_244466')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244466_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_18.html#inst_tag_244466_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244466_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_18.html#inst_tag_244467"  onclick="showContent('inst_tag_244467')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244467_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_18.html#inst_tag_244467_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244467_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_20.html#inst_tag_244485"  onclick="showContent('inst_tag_244485')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244485_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_20.html#inst_tag_244485_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244485_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_24.html#inst_tag_244523"  onclick="showContent('inst_tag_244523')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244523_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_24.html#inst_tag_244523_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244523_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_24.html#inst_tag_244524"  onclick="showContent('inst_tag_244524')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244524_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_24.html#inst_tag_244524_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244524_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_26.html#inst_tag_244542"  onclick="showContent('inst_tag_244542')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_dly</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244542_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_26.html#inst_tag_244542_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244542_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_29.html#inst_tag_244580"  onclick="showContent('inst_tag_244580')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r0</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244580_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_29.html#inst_tag_244580_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244580_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_29.html#inst_tag_244581"  onclick="showContent('inst_tag_244581')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r1</a></td>
<td class="s7 cl rt"> 73.33</td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244581_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_29.html#inst_tag_244581_Toggle" > 20.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244581_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_2.html#inst_tag_244307"  onclick="showContent('inst_tag_244307')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244307_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_2.html#inst_tag_244307_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244307_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_2.html#inst_tag_244309"  onclick="showContent('inst_tag_244309')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cke_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244309_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_2.html#inst_tag_244309_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244309_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_5.html#inst_tag_244338"  onclick="showContent('inst_tag_244338')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244338_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_5.html#inst_tag_244338_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244338_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_5.html#inst_tag_244340"  onclick="showContent('inst_tag_244340')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cke_dly</a></td>
<td class="s7 cl rt"> 74.19</td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244340_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_5.html#inst_tag_244340_Toggle" > 22.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244340_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_31.html#inst_tag_244595"  onclick="showContent('inst_tag_244595')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244595_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_31.html#inst_tag_244595_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244595_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_31.html#inst_tag_244597"  onclick="showContent('inst_tag_244597')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_2</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244597_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_31.html#inst_tag_244597_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244597_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_31.html#inst_tag_244599"  onclick="showContent('inst_tag_244599')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_4</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244599_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_31.html#inst_tag_244599_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244599_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_31.html#inst_tag_244601"  onclick="showContent('inst_tag_244601')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_6</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244601_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_31.html#inst_tag_244601_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244601_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_32.html#inst_tag_244603"  onclick="showContent('inst_tag_244603')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_8</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244603_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_32.html#inst_tag_244603_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244603_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_32.html#inst_tag_244605"  onclick="showContent('inst_tag_244605')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_10</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244605_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_32.html#inst_tag_244605_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244605_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_32.html#inst_tag_244607"  onclick="showContent('inst_tag_244607')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_12</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244607_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_32.html#inst_tag_244607_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244607_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_32.html#inst_tag_244609"  onclick="showContent('inst_tag_244609')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_14</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244609_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_32.html#inst_tag_244609_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244609_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_32.html#inst_tag_244611"  onclick="showContent('inst_tag_244611')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_16</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244611_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_32.html#inst_tag_244611_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244611_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_33.html#inst_tag_244613"  onclick="showContent('inst_tag_244613')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_18</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244613_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_33.html#inst_tag_244613_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244613_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_33.html#inst_tag_244615"  onclick="showContent('inst_tag_244615')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_20</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244615_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_33.html#inst_tag_244615_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244615_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_33.html#inst_tag_244617"  onclick="showContent('inst_tag_244617')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_22</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244617_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_33.html#inst_tag_244617_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244617_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_33.html#inst_tag_244619"  onclick="showContent('inst_tag_244619')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_24</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244619_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_33.html#inst_tag_244619_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244619_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_33.html#inst_tag_244621"  onclick="showContent('inst_tag_244621')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_26</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244621_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_33.html#inst_tag_244621_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244621_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_34.html#inst_tag_244623"  onclick="showContent('inst_tag_244623')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_28</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244623_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_34.html#inst_tag_244623_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244623_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_34.html#inst_tag_244625"  onclick="showContent('inst_tag_244625')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_30</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244625_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_34.html#inst_tag_244625_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244625_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_36.html#inst_tag_244647"  onclick="showContent('inst_tag_244647')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_ptr_52</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244647_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_36.html#inst_tag_244647_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244647_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_36.html#inst_tag_244649"  onclick="showContent('inst_tag_244649')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_ptr_54</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244649_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_36.html#inst_tag_244649_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244649_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_36.html#inst_tag_244651"  onclick="showContent('inst_tag_244651')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_ptr_56</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244651_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_36.html#inst_tag_244651_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244651_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_37.html#inst_tag_244653"  onclick="showContent('inst_tag_244653')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_ptr_58</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244653_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_37.html#inst_tag_244653_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244653_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_37.html#inst_tag_244655"  onclick="showContent('inst_tag_244655')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_ptr_60</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244655_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_37.html#inst_tag_244655_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244655_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_37.html#inst_tag_244657"  onclick="showContent('inst_tag_244657')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_ptr_62</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244657_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_37.html#inst_tag_244657_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244657_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_37.html#inst_tag_244659"  onclick="showContent('inst_tag_244659')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_ptr_64</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244659_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_37.html#inst_tag_244659_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244659_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_37.html#inst_tag_244661"  onclick="showContent('inst_tag_244661')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_ptr_66</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244661_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_37.html#inst_tag_244661_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244661_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_38.html#inst_tag_244663"  onclick="showContent('inst_tag_244663')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_68</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244663_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_38.html#inst_tag_244663_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244663_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_38.html#inst_tag_244665"  onclick="showContent('inst_tag_244665')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_70</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244665_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_38.html#inst_tag_244665_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244665_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_38.html#inst_tag_244667"  onclick="showContent('inst_tag_244667')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_72</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244667_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_38.html#inst_tag_244667_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244667_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_38.html#inst_tag_244669"  onclick="showContent('inst_tag_244669')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_74</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244669_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_38.html#inst_tag_244669_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244669_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_38.html#inst_tag_244671"  onclick="showContent('inst_tag_244671')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_76</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244671_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_38.html#inst_tag_244671_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244671_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_39.html#inst_tag_244673"  onclick="showContent('inst_tag_244673')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_78</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244673_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_39.html#inst_tag_244673_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244673_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_39.html#inst_tag_244675"  onclick="showContent('inst_tag_244675')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_80</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244675_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_39.html#inst_tag_244675_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244675_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_39.html#inst_tag_244677"  onclick="showContent('inst_tag_244677')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_82</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244677_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_39.html#inst_tag_244677_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244677_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_39.html#inst_tag_244679"  onclick="showContent('inst_tag_244679')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_84</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244679_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_39.html#inst_tag_244679_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244679_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_39.html#inst_tag_244681"  onclick="showContent('inst_tag_244681')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_86</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244681_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_39.html#inst_tag_244681_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244681_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_40.html#inst_tag_244683"  onclick="showContent('inst_tag_244683')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_88</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244683_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_40.html#inst_tag_244683_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244683_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_40.html#inst_tag_244685"  onclick="showContent('inst_tag_244685')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_90</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244685_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_40.html#inst_tag_244685_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244685_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_40.html#inst_tag_244687"  onclick="showContent('inst_tag_244687')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_92</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244687_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_40.html#inst_tag_244687_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244687_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_40.html#inst_tag_244689"  onclick="showContent('inst_tag_244689')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_94</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244689_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_40.html#inst_tag_244689_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244689_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_40.html#inst_tag_244691"  onclick="showContent('inst_tag_244691')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_96</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244691_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_40.html#inst_tag_244691_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244691_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_41.html#inst_tag_244693"  onclick="showContent('inst_tag_244693')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_98</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244693_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_41.html#inst_tag_244693_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244693_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_41.html#inst_tag_244695"  onclick="showContent('inst_tag_244695')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_100</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244695_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_41.html#inst_tag_244695_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244695_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_41.html#inst_tag_244697"  onclick="showContent('inst_tag_244697')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_102</a></td>
<td class="s7 cl rt"> 75.76</td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244697_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_41.html#inst_tag_244697_Toggle" > 27.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244697_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_2.html#inst_tag_244310"  onclick="showContent('inst_tag_244310')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_odt_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244310_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_2.html#inst_tag_244310_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244310_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_2.html#inst_tag_244311"  onclick="showContent('inst_tag_244311')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rstn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244311_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_2.html#inst_tag_244311_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244311_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_3.html#inst_tag_244312"  onclick="showContent('inst_tag_244312')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_actn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244312_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_3.html#inst_tag_244312_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244312_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_5.html#inst_tag_244341"  onclick="showContent('inst_tag_244341')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_odt_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244341_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_5.html#inst_tag_244341_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244341_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_6.html#inst_tag_244342"  onclick="showContent('inst_tag_244342')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rstn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244342_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_6.html#inst_tag_244342_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244342_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_6.html#inst_tag_244343"  onclick="showContent('inst_tag_244343')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_actn_dly</a></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244343_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2725_6.html#inst_tag_244343_Toggle" > 29.41</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244343_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_10.html#inst_tag_244391"  onclick="showContent('inst_tag_244391')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244391_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_10.html#inst_tag_244391_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244391_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_13.html#inst_tag_244418"  onclick="showContent('inst_tag_244418')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dti_vref_set</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244418_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_13.html#inst_tag_244418_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244418_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_16.html#inst_tag_244448"  onclick="showContent('inst_tag_244448')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244448_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_16.html#inst_tag_244448_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244448_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_19.html#inst_tag_244475"  onclick="showContent('inst_tag_244475')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dti_vref_set</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244475_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_19.html#inst_tag_244475_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244475_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_22.html#inst_tag_244505"  onclick="showContent('inst_tag_244505')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244505_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_22.html#inst_tag_244505_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244505_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_25.html#inst_tag_244532"  onclick="showContent('inst_tag_244532')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dti_vref_set</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244532_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_25.html#inst_tag_244532_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244532_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_28.html#inst_tag_244562"  onclick="showContent('inst_tag_244562')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_sel</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244562_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_28.html#inst_tag_244562_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244562_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_30.html#inst_tag_244589"  onclick="showContent('inst_tag_244589')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dti_vref_set</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244589_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_30.html#inst_tag_244589_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244589_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_4.html#inst_tag_244322"  onclick="showContent('inst_tag_244322')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_limit</a></td>
<td class="s7 cl rt"> 79.49</td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244322_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_4.html#inst_tag_244322_Toggle" > 38.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244322_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_7.html#inst_tag_244353"  onclick="showContent('inst_tag_244353')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_limit</a></td>
<td class="s7 cl rt"> 79.49</td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244353_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_7.html#inst_tag_244353_Toggle" > 38.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244353_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_11.html#inst_tag_244397"  onclick="showContent('inst_tag_244397')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></td>
<td class="s7 cl rt"> 79.49</td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244397_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_11.html#inst_tag_244397_Toggle" > 38.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244397_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_17.html#inst_tag_244454"  onclick="showContent('inst_tag_244454')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_limit</a></td>
<td class="s7 cl rt"> 79.49</td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244454_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_17.html#inst_tag_244454_Toggle" > 38.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244454_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_22.html#inst_tag_244511"  onclick="showContent('inst_tag_244511')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_limit</a></td>
<td class="s7 cl rt"> 79.49</td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244511_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_22.html#inst_tag_244511_Toggle" > 38.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244511_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_28.html#inst_tag_244568"  onclick="showContent('inst_tag_244568')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_limit</a></td>
<td class="s7 cl rt"> 79.49</td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244568_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod2725_28.html#inst_tag_244568_Toggle" > 38.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244568_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_1.html#inst_tag_244297"  onclick="showContent('inst_tag_244297')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_clk</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244297_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_1.html#inst_tag_244297_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244297_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_1.html#inst_tag_244299"  onclick="showContent('inst_tag_244299')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_clk</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244299_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_1.html#inst_tag_244299_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244299_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_4.html#inst_tag_244329"  onclick="showContent('inst_tag_244329')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_status</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244329_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_4.html#inst_tag_244329_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244329_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_7.html#inst_tag_244360"  onclick="showContent('inst_tag_244360')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_status</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244360_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_7.html#inst_tag_244360_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244360_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_10.html#inst_tag_244386"  onclick="showContent('inst_tag_244386')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dqsleadck</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244386_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_10.html#inst_tag_244386_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244386_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_12.html#inst_tag_244408"  onclick="showContent('inst_tag_244408')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_status</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244408_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_12.html#inst_tag_244408_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244408_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_16.html#inst_tag_244443"  onclick="showContent('inst_tag_244443')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dqsleadck</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244443_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_16.html#inst_tag_244443_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244443_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_18.html#inst_tag_244465"  onclick="showContent('inst_tag_244465')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_status</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244465_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_18.html#inst_tag_244465_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244465_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_21.html#inst_tag_244500"  onclick="showContent('inst_tag_244500')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dqsleadck</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244500_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_21.html#inst_tag_244500_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244500_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_24.html#inst_tag_244522"  onclick="showContent('inst_tag_244522')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_status</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244522_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_24.html#inst_tag_244522_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244522_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_27.html#inst_tag_244557"  onclick="showContent('inst_tag_244557')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dqsleadck</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244557_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_27.html#inst_tag_244557_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244557_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_29.html#inst_tag_244579"  onclick="showContent('inst_tag_244579')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_status</a></td>
<td class="s8 cl rt"> 80.95</td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244579_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_29.html#inst_tag_244579_Toggle" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244579_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_1.html#inst_tag_244295"  onclick="showContent('inst_tag_244295')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_io_mode</a></td>
<td class="s8 cl rt"> 81.48</td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244295_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_1.html#inst_tag_244295_Toggle" > 44.44</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244295_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_10.html#inst_tag_244383"  onclick="showContent('inst_tag_244383')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244383_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_10.html#inst_tag_244383_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244383_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_15.html#inst_tag_244440"  onclick="showContent('inst_tag_244440')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244440_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_15.html#inst_tag_244440_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244440_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_21.html#inst_tag_244497"  onclick="showContent('inst_tag_244497')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244497_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_21.html#inst_tag_244497_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244497_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_27.html#inst_tag_244554"  onclick="showContent('inst_tag_244554')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byb_vref_set</a></td>
<td class="s8 cl rt"> 82.22</td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244554_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod2725_27.html#inst_tag_244554_Toggle" > 46.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244554_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_0.html#inst_tag_244290"  onclick="showContent('inst_tag_244290')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_chanen</a></td>
<td class="s8 cl rt"> 85.71</td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244290_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2725_0.html#inst_tag_244290_Toggle" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244290_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_1.html#inst_tag_244300"  onclick="showContent('inst_tag_244300')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_freq_ratio</a></td>
<td class="s8 cl rt"> 85.71</td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244300_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2725_1.html#inst_tag_244300_Toggle" > 57.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244300_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_0.html#inst_tag_244284"  onclick="showContent('inst_tag_244284')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr4_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244284_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_0.html#inst_tag_244284_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244284_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_0.html#inst_tag_244285"  onclick="showContent('inst_tag_244285')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr3_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244285_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_0.html#inst_tag_244285_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244285_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_0.html#inst_tag_244289"  onclick="showContent('inst_tag_244289')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_chan</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244289_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_0.html#inst_tag_244289_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244289_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_1.html#inst_tag_244292"  onclick="showContent('inst_tag_244292')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dqs2ck_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244292_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_1.html#inst_tag_244292_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244292_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_1.html#inst_tag_244293"  onclick="showContent('inst_tag_244293')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244293_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_1.html#inst_tag_244293_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244293_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_1.html#inst_tag_244294"  onclick="showContent('inst_tag_244294')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_start</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244294_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_1.html#inst_tag_244294_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244294_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_2.html#inst_tag_244302"  onclick="showContent('inst_tag_244302')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_done</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244302_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_2.html#inst_tag_244302_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244302_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_2.html#inst_tag_244306"  onclick="showContent('inst_tag_244306')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_ctrl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244306_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_2.html#inst_tag_244306_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244306_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_3.html#inst_tag_244315"  onclick="showContent('inst_tag_244315')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_byp</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244315_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_3.html#inst_tag_244315_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244315_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_3.html#inst_tag_244321"  onclick="showContent('inst_tag_244321')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_e_cmos</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244321_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_3.html#inst_tag_244321_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244321_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_4.html#inst_tag_244324"  onclick="showContent('inst_tag_244324')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefen_ca</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244324_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_4.html#inst_tag_244324_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244324_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_4.html#inst_tag_244326"  onclick="showContent('inst_tag_244326')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244326_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_4.html#inst_tag_244326_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244326_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_4.html#inst_tag_244327"  onclick="showContent('inst_tag_244327')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_result</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244327_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_4.html#inst_tag_244327_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244327_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_5.html#inst_tag_244333"  onclick="showContent('inst_tag_244333')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lock</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244333_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_5.html#inst_tag_244333_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244333_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_5.html#inst_tag_244334"  onclick="showContent('inst_tag_244334')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ovlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244334_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_5.html#inst_tag_244334_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244334_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_5.html#inst_tag_244335"  onclick="showContent('inst_tag_244335')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_unlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244335_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_5.html#inst_tag_244335_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244335_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_5.html#inst_tag_244337"  onclick="showContent('inst_tag_244337')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_ctrl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244337_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_5.html#inst_tag_244337_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244337_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_6.html#inst_tag_244346"  onclick="showContent('inst_tag_244346')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_byp</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244346_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_6.html#inst_tag_244346_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244346_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_7.html#inst_tag_244352"  onclick="showContent('inst_tag_244352')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_e_cmos</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244352_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_7.html#inst_tag_244352_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244352_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_7.html#inst_tag_244355"  onclick="showContent('inst_tag_244355')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefen_ca</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244355_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_7.html#inst_tag_244355_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244355_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_7.html#inst_tag_244357"  onclick="showContent('inst_tag_244357')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244357_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_7.html#inst_tag_244357_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244357_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_7.html#inst_tag_244358"  onclick="showContent('inst_tag_244358')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_result</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244358_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_7.html#inst_tag_244358_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244358_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_8.html#inst_tag_244364"  onclick="showContent('inst_tag_244364')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lock</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244364_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_8.html#inst_tag_244364_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244364_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_8.html#inst_tag_244365"  onclick="showContent('inst_tag_244365')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ovlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244365_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_8.html#inst_tag_244365_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244365_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_8.html#inst_tag_244366"  onclick="showContent('inst_tag_244366')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_unlf</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244366_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_8.html#inst_tag_244366_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244366_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_8.html#inst_tag_244367"  onclick="showContent('inst_tag_244367')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244367_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_8.html#inst_tag_244367_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244367_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_8.html#inst_tag_244368"  onclick="showContent('inst_tag_244368')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244368_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_8.html#inst_tag_244368_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244368_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_9.html#inst_tag_244373"  onclick="showContent('inst_tag_244373')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244373_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_9.html#inst_tag_244373_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244373_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_9.html#inst_tag_244375"  onclick="showContent('inst_tag_244375')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244375_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_9.html#inst_tag_244375_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244375_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_9.html#inst_tag_244377"  onclick="showContent('inst_tag_244377')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244377_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_9.html#inst_tag_244377_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244377_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_10.html#inst_tag_244382"  onclick="showContent('inst_tag_244382')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244382_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_10.html#inst_tag_244382_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244382_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_10.html#inst_tag_244385"  onclick="showContent('inst_tag_244385')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244385_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_10.html#inst_tag_244385_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244385_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_10.html#inst_tag_244387"  onclick="showContent('inst_tag_244387')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244387_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_10.html#inst_tag_244387_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244387_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_10.html#inst_tag_244389"  onclick="showContent('inst_tag_244389')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244389_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_10.html#inst_tag_244389_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244389_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_10.html#inst_tag_244390"  onclick="showContent('inst_tag_244390')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244390_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_10.html#inst_tag_244390_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244390_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_11.html#inst_tag_244398"  onclick="showContent('inst_tag_244398')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244398_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_11.html#inst_tag_244398_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244398_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_11.html#inst_tag_244399"  onclick="showContent('inst_tag_244399')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244399_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_11.html#inst_tag_244399_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244399_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_11.html#inst_tag_244400"  onclick="showContent('inst_tag_244400')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244400_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_11.html#inst_tag_244400_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244400_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_12.html#inst_tag_244402"  onclick="showContent('inst_tag_244402')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244402_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_12.html#inst_tag_244402_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244402_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_12.html#inst_tag_244403"  onclick="showContent('inst_tag_244403')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244403_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_12.html#inst_tag_244403_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244403_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_12.html#inst_tag_244406"  onclick="showContent('inst_tag_244406')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244406_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_12.html#inst_tag_244406_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244406_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_12.html#inst_tag_244407"  onclick="showContent('inst_tag_244407')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244407_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_12.html#inst_tag_244407_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244407_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_13.html#inst_tag_244413"  onclick="showContent('inst_tag_244413')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244413_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_13.html#inst_tag_244413_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244413_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_13.html#inst_tag_244415"  onclick="showContent('inst_tag_244415')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_status</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244415_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_13.html#inst_tag_244415_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244415_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_13.html#inst_tag_244419"  onclick="showContent('inst_tag_244419')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244419_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_13.html#inst_tag_244419_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244419_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_13.html#inst_tag_244421"  onclick="showContent('inst_tag_244421')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lock</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244421_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_13.html#inst_tag_244421_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244421_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_14.html#inst_tag_244422"  onclick="showContent('inst_tag_244422')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244422_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_14.html#inst_tag_244422_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244422_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_14.html#inst_tag_244423"  onclick="showContent('inst_tag_244423')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244423_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_14.html#inst_tag_244423_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244423_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_14.html#inst_tag_244424"  onclick="showContent('inst_tag_244424')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244424_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_14.html#inst_tag_244424_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244424_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_14.html#inst_tag_244425"  onclick="showContent('inst_tag_244425')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244425_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_14.html#inst_tag_244425_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244425_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_14.html#inst_tag_244430"  onclick="showContent('inst_tag_244430')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244430_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_14.html#inst_tag_244430_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244430_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_15.html#inst_tag_244432"  onclick="showContent('inst_tag_244432')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244432_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_15.html#inst_tag_244432_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244432_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_15.html#inst_tag_244434"  onclick="showContent('inst_tag_244434')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244434_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_15.html#inst_tag_244434_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244434_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_15.html#inst_tag_244439"  onclick="showContent('inst_tag_244439')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244439_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_15.html#inst_tag_244439_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244439_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_16.html#inst_tag_244442"  onclick="showContent('inst_tag_244442')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244442_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_16.html#inst_tag_244442_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244442_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_16.html#inst_tag_244444"  onclick="showContent('inst_tag_244444')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244444_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_16.html#inst_tag_244444_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244444_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_16.html#inst_tag_244446"  onclick="showContent('inst_tag_244446')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244446_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_16.html#inst_tag_244446_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244446_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_16.html#inst_tag_244447"  onclick="showContent('inst_tag_244447')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244447_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_16.html#inst_tag_244447_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244447_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_17.html#inst_tag_244455"  onclick="showContent('inst_tag_244455')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244455_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_17.html#inst_tag_244455_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244455_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_17.html#inst_tag_244456"  onclick="showContent('inst_tag_244456')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244456_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_17.html#inst_tag_244456_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244456_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_17.html#inst_tag_244457"  onclick="showContent('inst_tag_244457')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244457_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_17.html#inst_tag_244457_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244457_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_17.html#inst_tag_244459"  onclick="showContent('inst_tag_244459')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244459_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_17.html#inst_tag_244459_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244459_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_17.html#inst_tag_244460"  onclick="showContent('inst_tag_244460')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244460_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_17.html#inst_tag_244460_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244460_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_18.html#inst_tag_244463"  onclick="showContent('inst_tag_244463')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244463_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_18.html#inst_tag_244463_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244463_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_18.html#inst_tag_244464"  onclick="showContent('inst_tag_244464')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244464_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_18.html#inst_tag_244464_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244464_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_18.html#inst_tag_244470"  onclick="showContent('inst_tag_244470')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244470_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_18.html#inst_tag_244470_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244470_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_19.html#inst_tag_244472"  onclick="showContent('inst_tag_244472')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_status</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244472_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_19.html#inst_tag_244472_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244472_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_19.html#inst_tag_244476"  onclick="showContent('inst_tag_244476')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244476_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_19.html#inst_tag_244476_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244476_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_19.html#inst_tag_244478"  onclick="showContent('inst_tag_244478')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lock</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244478_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_19.html#inst_tag_244478_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244478_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_19.html#inst_tag_244479"  onclick="showContent('inst_tag_244479')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244479_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_19.html#inst_tag_244479_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244479_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_19.html#inst_tag_244480"  onclick="showContent('inst_tag_244480')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244480_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_19.html#inst_tag_244480_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244480_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_19.html#inst_tag_244481"  onclick="showContent('inst_tag_244481')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244481_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_19.html#inst_tag_244481_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244481_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_20.html#inst_tag_244482"  onclick="showContent('inst_tag_244482')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244482_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_20.html#inst_tag_244482_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244482_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_20.html#inst_tag_244487"  onclick="showContent('inst_tag_244487')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244487_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_20.html#inst_tag_244487_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244487_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_20.html#inst_tag_244489"  onclick="showContent('inst_tag_244489')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244489_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_20.html#inst_tag_244489_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244489_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_20.html#inst_tag_244491"  onclick="showContent('inst_tag_244491')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244491_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_20.html#inst_tag_244491_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244491_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_21.html#inst_tag_244496"  onclick="showContent('inst_tag_244496')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244496_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_21.html#inst_tag_244496_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244496_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_21.html#inst_tag_244499"  onclick="showContent('inst_tag_244499')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244499_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_21.html#inst_tag_244499_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244499_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_21.html#inst_tag_244501"  onclick="showContent('inst_tag_244501')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244501_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_21.html#inst_tag_244501_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244501_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_22.html#inst_tag_244503"  onclick="showContent('inst_tag_244503')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244503_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_22.html#inst_tag_244503_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244503_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_22.html#inst_tag_244504"  onclick="showContent('inst_tag_244504')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244504_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_22.html#inst_tag_244504_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244504_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_23.html#inst_tag_244512"  onclick="showContent('inst_tag_244512')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244512_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_23.html#inst_tag_244512_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244512_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_23.html#inst_tag_244513"  onclick="showContent('inst_tag_244513')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244513_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_23.html#inst_tag_244513_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244513_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_23.html#inst_tag_244514"  onclick="showContent('inst_tag_244514')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244514_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_23.html#inst_tag_244514_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244514_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_23.html#inst_tag_244516"  onclick="showContent('inst_tag_244516')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244516_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_23.html#inst_tag_244516_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244516_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_23.html#inst_tag_244517"  onclick="showContent('inst_tag_244517')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244517_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_23.html#inst_tag_244517_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244517_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_23.html#inst_tag_244520"  onclick="showContent('inst_tag_244520')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244520_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_23.html#inst_tag_244520_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244520_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_23.html#inst_tag_244521"  onclick="showContent('inst_tag_244521')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244521_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_23.html#inst_tag_244521_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244521_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_24.html#inst_tag_244527"  onclick="showContent('inst_tag_244527')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244527_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_24.html#inst_tag_244527_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244527_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_24.html#inst_tag_244529"  onclick="showContent('inst_tag_244529')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_status</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244529_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_24.html#inst_tag_244529_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244529_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_25.html#inst_tag_244533"  onclick="showContent('inst_tag_244533')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244533_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_25.html#inst_tag_244533_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244533_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_25.html#inst_tag_244535"  onclick="showContent('inst_tag_244535')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lock</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244535_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_25.html#inst_tag_244535_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244535_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_25.html#inst_tag_244536"  onclick="showContent('inst_tag_244536')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244536_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_25.html#inst_tag_244536_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244536_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_25.html#inst_tag_244537"  onclick="showContent('inst_tag_244537')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244537_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_25.html#inst_tag_244537_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244537_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_25.html#inst_tag_244538"  onclick="showContent('inst_tag_244538')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_fena_rcv</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244538_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_25.html#inst_tag_244538_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244538_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_25.html#inst_tag_244539"  onclick="showContent('inst_tag_244539')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_calvl_dq_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244539_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_25.html#inst_tag_244539_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244539_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_26.html#inst_tag_244544"  onclick="showContent('inst_tag_244544')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244544_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_26.html#inst_tag_244544_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244544_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_26.html#inst_tag_244546"  onclick="showContent('inst_tag_244546')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244546_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_26.html#inst_tag_244546_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244546_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_26.html#inst_tag_244548"  onclick="showContent('inst_tag_244548')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244548_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_26.html#inst_tag_244548_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244548_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_27.html#inst_tag_244553"  onclick="showContent('inst_tag_244553')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244553_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_27.html#inst_tag_244553_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244553_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_27.html#inst_tag_244556"  onclick="showContent('inst_tag_244556')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_range</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244556_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_27.html#inst_tag_244556_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244556_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_27.html#inst_tag_244558"  onclick="showContent('inst_tag_244558')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byp_reg_dlldq</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244558_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_27.html#inst_tag_244558_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244558_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_27.html#inst_tag_244560"  onclick="showContent('inst_tag_244560')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cmos_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244560_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_27.html#inst_tag_244560_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244560_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_27.html#inst_tag_244561"  onclick="showContent('inst_tag_244561')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244561_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_27.html#inst_tag_244561_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244561_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_28.html#inst_tag_244569"  onclick="showContent('inst_tag_244569')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_data_byte_dis</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244569_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_28.html#inst_tag_244569_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244569_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_28.html#inst_tag_244570"  onclick="showContent('inst_tag_244570')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244570_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_28.html#inst_tag_244570_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244570_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_28.html#inst_tag_244571"  onclick="showContent('inst_tag_244571')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244571_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_28.html#inst_tag_244571_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244571_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_29.html#inst_tag_244573"  onclick="showContent('inst_tag_244573')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244573_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_29.html#inst_tag_244573_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244573_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_29.html#inst_tag_244574"  onclick="showContent('inst_tag_244574')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dqs</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244574_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_29.html#inst_tag_244574_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244574_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_29.html#inst_tag_244577"  onclick="showContent('inst_tag_244577')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_updt</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244577_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_29.html#inst_tag_244577_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244577_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_29.html#inst_tag_244578"  onclick="showContent('inst_tag_244578')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lp_en</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244578_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_29.html#inst_tag_244578_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244578_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_30.html#inst_tag_244584"  onclick="showContent('inst_tag_244584')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244584_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_30.html#inst_tag_244584_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244584_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_30.html#inst_tag_244586"  onclick="showContent('inst_tag_244586')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_status</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244586_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_30.html#inst_tag_244586_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244586_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_30.html#inst_tag_244590"  onclick="showContent('inst_tag_244590')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dm</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244590_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_30.html#inst_tag_244590_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244590_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_31.html#inst_tag_244592"  onclick="showContent('inst_tag_244592')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lock</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244592_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_31.html#inst_tag_244592_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244592_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_31.html#inst_tag_244593"  onclick="showContent('inst_tag_244593')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_ovfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244593_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_31.html#inst_tag_244593_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244593_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_31.html#inst_tag_244594"  onclick="showContent('inst_tag_244594')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_unfl</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244594_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_31.html#inst_tag_244594_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244594_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_31.html#inst_tag_244596"  onclick="showContent('inst_tag_244596')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_1</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244596_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_31.html#inst_tag_244596_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244596_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_31.html#inst_tag_244600"  onclick="showContent('inst_tag_244600')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_5</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244600_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_31.html#inst_tag_244600_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244600_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_32.html#inst_tag_244604"  onclick="showContent('inst_tag_244604')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_9</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244604_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_32.html#inst_tag_244604_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244604_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_32.html#inst_tag_244608"  onclick="showContent('inst_tag_244608')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_13</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244608_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_32.html#inst_tag_244608_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244608_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_33.html#inst_tag_244612"  onclick="showContent('inst_tag_244612')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_17</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244612_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_33.html#inst_tag_244612_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244612_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_33.html#inst_tag_244616"  onclick="showContent('inst_tag_244616')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_21</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244616_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_33.html#inst_tag_244616_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244616_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_33.html#inst_tag_244620"  onclick="showContent('inst_tag_244620')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_25</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244620_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_33.html#inst_tag_244620_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244620_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_34.html#inst_tag_244624"  onclick="showContent('inst_tag_244624')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_29</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244624_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_34.html#inst_tag_244624_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244624_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_34.html#inst_tag_244628"  onclick="showContent('inst_tag_244628')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_33</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244628_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_34.html#inst_tag_244628_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244628_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_35.html#inst_tag_244632"  onclick="showContent('inst_tag_244632')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_37</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244632_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_35.html#inst_tag_244632_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244632_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_35.html#inst_tag_244636"  onclick="showContent('inst_tag_244636')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_41</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244636_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_35.html#inst_tag_244636_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244636_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_35.html#inst_tag_244640"  onclick="showContent('inst_tag_244640')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_45</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244640_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_35.html#inst_tag_244640_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244640_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_36.html#inst_tag_244648"  onclick="showContent('inst_tag_244648')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_full_state_53</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244648_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_36.html#inst_tag_244648_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244648_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_37.html#inst_tag_244652"  onclick="showContent('inst_tag_244652')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_full_state_57</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244652_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_37.html#inst_tag_244652_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244652_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_37.html#inst_tag_244656"  onclick="showContent('inst_tag_244656')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_full_state_61</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244656_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_37.html#inst_tag_244656_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244656_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_37.html#inst_tag_244660"  onclick="showContent('inst_tag_244660')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_full_state_65</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244660_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_37.html#inst_tag_244660_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244660_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_38.html#inst_tag_244664"  onclick="showContent('inst_tag_244664')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_69</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244664_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_38.html#inst_tag_244664_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244664_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_38.html#inst_tag_244668"  onclick="showContent('inst_tag_244668')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_73</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244668_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_38.html#inst_tag_244668_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244668_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_39.html#inst_tag_244672"  onclick="showContent('inst_tag_244672')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_77</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244672_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_39.html#inst_tag_244672_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244672_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_39.html#inst_tag_244676"  onclick="showContent('inst_tag_244676')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_81</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244676_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_39.html#inst_tag_244676_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244676_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_39.html#inst_tag_244680"  onclick="showContent('inst_tag_244680')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_85</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244680_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_39.html#inst_tag_244680_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244680_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_40.html#inst_tag_244684"  onclick="showContent('inst_tag_244684')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_89</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244684_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_40.html#inst_tag_244684_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244684_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_40.html#inst_tag_244688"  onclick="showContent('inst_tag_244688')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_93</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244688_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_40.html#inst_tag_244688_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244688_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_41.html#inst_tag_244692"  onclick="showContent('inst_tag_244692')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_97</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244692_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_41.html#inst_tag_244692_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244692_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_41.html#inst_tag_244696"  onclick="showContent('inst_tag_244696')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_101</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244696_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_41.html#inst_tag_244696_Toggle" > 60.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244696_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_3.html#inst_tag_244320"  onclick="showContent('inst_tag_244320')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_drvsel</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244320_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_3.html#inst_tag_244320_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244320_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_6.html#inst_tag_244351"  onclick="showContent('inst_tag_244351')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_drvsel</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244351_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_6.html#inst_tag_244351_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244351_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_11.html#inst_tag_244395"  onclick="showContent('inst_tag_244395')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244395_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_11.html#inst_tag_244395_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244395_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_17.html#inst_tag_244452"  onclick="showContent('inst_tag_244452')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_drvsel</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244452_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_17.html#inst_tag_244452_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244452_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_22.html#inst_tag_244509"  onclick="showContent('inst_tag_244509')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_drvsel</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244509_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_22.html#inst_tag_244509_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244509_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_28.html#inst_tag_244566"  onclick="showContent('inst_tag_244566')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_drvsel</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244566_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2725_28.html#inst_tag_244566_Toggle" > 66.67</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244566_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_0.html#inst_tag_244291"  onclick="showContent('inst_tag_244291')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ranken</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244291_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2725_0.html#inst_tag_244291_Toggle" > 71.43</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244291_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_0.html#inst_tag_244287"  onclick="showContent('inst_tag_244287')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr3_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244287_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_0.html#inst_tag_244287_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244287_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_0.html#inst_tag_244288"  onclick="showContent('inst_tag_244288')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_rank</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244288_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_0.html#inst_tag_244288_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244288_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_2.html#inst_tag_244304"  onclick="showContent('inst_tag_244304')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_srst</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244304_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_2.html#inst_tag_244304_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244304_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_2.html#inst_tag_244305"  onclick="showContent('inst_tag_244305')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rn_calvl</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244305_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_2.html#inst_tag_244305_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_2.html#inst_tag_244305_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_3.html#inst_tag_244317"  onclick="showContent('inst_tag_244317')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244317_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_3.html#inst_tag_244317_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244317_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_4.html#inst_tag_244323"  onclick="showContent('inst_tag_244323')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_init_complete</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244323_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_4.html#inst_tag_244323_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_4.html#inst_tag_244323_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_5.html#inst_tag_244336"  onclick="showContent('inst_tag_244336')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rn_calvl</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244336_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_5.html#inst_tag_244336_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_5.html#inst_tag_244336_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_6.html#inst_tag_244348"  onclick="showContent('inst_tag_244348')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244348_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_6.html#inst_tag_244348_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244348_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_7.html#inst_tag_244354"  onclick="showContent('inst_tag_244354')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_init_complete</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244354_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_7.html#inst_tag_244354_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_7.html#inst_tag_244354_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_8.html#inst_tag_244370"  onclick="showContent('inst_tag_244370')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244370_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_8.html#inst_tag_244370_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_8.html#inst_tag_244370_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_9.html#inst_tag_244372"  onclick="showContent('inst_tag_244372')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244372_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_9.html#inst_tag_244372_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244372_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_9.html#inst_tag_244381"  onclick="showContent('inst_tag_244381')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244381_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_9.html#inst_tag_244381_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_9.html#inst_tag_244381_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_10.html#inst_tag_244384"  onclick="showContent('inst_tag_244384')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypen_vref_set</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244384_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_10.html#inst_tag_244384_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_10.html#inst_tag_244384_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_11.html#inst_tag_244392"  onclick="showContent('inst_tag_244392')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244392_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_11.html#inst_tag_244392_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244392_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_11.html#inst_tag_244396"  onclick="showContent('inst_tag_244396')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244396_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_11.html#inst_tag_244396_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244396_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_12.html#inst_tag_244405"  onclick="showContent('inst_tag_244405')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_dis</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244405_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_12.html#inst_tag_244405_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_12.html#inst_tag_244405_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_13.html#inst_tag_244417"  onclick="showContent('inst_tag_244417')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_done</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244417_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_13.html#inst_tag_244417_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_13.html#inst_tag_244417_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_14.html#inst_tag_244427"  onclick="showContent('inst_tag_244427')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244427_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_14.html#inst_tag_244427_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244427_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_14.html#inst_tag_244429"  onclick="showContent('inst_tag_244429')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244429_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_14.html#inst_tag_244429_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_14.html#inst_tag_244429_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_15.html#inst_tag_244438"  onclick="showContent('inst_tag_244438')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244438_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_15.html#inst_tag_244438_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244438_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_15.html#inst_tag_244441"  onclick="showContent('inst_tag_244441')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypen_vref_set</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244441_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_15.html#inst_tag_244441_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_15.html#inst_tag_244441_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_16.html#inst_tag_244449"  onclick="showContent('inst_tag_244449')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244449_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_16.html#inst_tag_244449_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244449_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_17.html#inst_tag_244453"  onclick="showContent('inst_tag_244453')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_init_complete</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244453_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_17.html#inst_tag_244453_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_17.html#inst_tag_244453_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_18.html#inst_tag_244462"  onclick="showContent('inst_tag_244462')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_dis</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244462_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_18.html#inst_tag_244462_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_18.html#inst_tag_244462_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_19.html#inst_tag_244474"  onclick="showContent('inst_tag_244474')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_done</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244474_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_19.html#inst_tag_244474_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_19.html#inst_tag_244474_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_20.html#inst_tag_244484"  onclick="showContent('inst_tag_244484')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244484_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_20.html#inst_tag_244484_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244484_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_20.html#inst_tag_244486"  onclick="showContent('inst_tag_244486')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244486_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_20.html#inst_tag_244486_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_20.html#inst_tag_244486_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_21.html#inst_tag_244495"  onclick="showContent('inst_tag_244495')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244495_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_21.html#inst_tag_244495_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244495_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_21.html#inst_tag_244498"  onclick="showContent('inst_tag_244498')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypen_vref_set</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244498_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_21.html#inst_tag_244498_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_21.html#inst_tag_244498_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_22.html#inst_tag_244506"  onclick="showContent('inst_tag_244506')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244506_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_22.html#inst_tag_244506_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244506_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_22.html#inst_tag_244510"  onclick="showContent('inst_tag_244510')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_init_complete</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244510_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_22.html#inst_tag_244510_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244510_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_23.html#inst_tag_244519"  onclick="showContent('inst_tag_244519')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_dis</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244519_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_23.html#inst_tag_244519_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_23.html#inst_tag_244519_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_24.html#inst_tag_244531"  onclick="showContent('inst_tag_244531')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_done</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244531_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_24.html#inst_tag_244531_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_24.html#inst_tag_244531_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_25.html#inst_tag_244541"  onclick="showContent('inst_tag_244541')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244541_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_25.html#inst_tag_244541_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_25.html#inst_tag_244541_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_26.html#inst_tag_244543"  onclick="showContent('inst_tag_244543')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_edge</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244543_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_26.html#inst_tag_244543_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_26.html#inst_tag_244543_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_27.html#inst_tag_244552"  onclick="showContent('inst_tag_244552')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244552_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_27.html#inst_tag_244552_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244552_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_27.html#inst_tag_244555"  onclick="showContent('inst_tag_244555')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypen_vref_set</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244555_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_27.html#inst_tag_244555_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_27.html#inst_tag_244555_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_28.html#inst_tag_244563"  onclick="showContent('inst_tag_244563')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_en</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244563_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_28.html#inst_tag_244563_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244563_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_28.html#inst_tag_244567"  onclick="showContent('inst_tag_244567')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_init_complete</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244567_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_28.html#inst_tag_244567_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244567_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_29.html#inst_tag_244576"  onclick="showContent('inst_tag_244576')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_dis</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244576_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_29.html#inst_tag_244576_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_29.html#inst_tag_244576_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_30.html#inst_tag_244588"  onclick="showContent('inst_tag_244588')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_done</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244588_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_30.html#inst_tag_244588_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_30.html#inst_tag_244588_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_31.html#inst_tag_244598"  onclick="showContent('inst_tag_244598')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_3</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244598_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_31.html#inst_tag_244598_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_31.html#inst_tag_244598_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_32.html#inst_tag_244602"  onclick="showContent('inst_tag_244602')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_7</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244602_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_32.html#inst_tag_244602_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244602_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_32.html#inst_tag_244606"  onclick="showContent('inst_tag_244606')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_11</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244606_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_32.html#inst_tag_244606_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244606_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_32.html#inst_tag_244610"  onclick="showContent('inst_tag_244610')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_15</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244610_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_32.html#inst_tag_244610_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_32.html#inst_tag_244610_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_33.html#inst_tag_244614"  onclick="showContent('inst_tag_244614')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_19</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244614_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_33.html#inst_tag_244614_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244614_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_33.html#inst_tag_244618"  onclick="showContent('inst_tag_244618')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_23</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244618_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_33.html#inst_tag_244618_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_33.html#inst_tag_244618_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_34.html#inst_tag_244622"  onclick="showContent('inst_tag_244622')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_27</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244622_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_34.html#inst_tag_244622_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244622_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_34.html#inst_tag_244626"  onclick="showContent('inst_tag_244626')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_31</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244626_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_34.html#inst_tag_244626_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244626_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_36.html#inst_tag_244650"  onclick="showContent('inst_tag_244650')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_empty_state_55</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244650_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_36.html#inst_tag_244650_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244650_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_37.html#inst_tag_244654"  onclick="showContent('inst_tag_244654')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_empty_state_59</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244654_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_37.html#inst_tag_244654_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244654_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_37.html#inst_tag_244658"  onclick="showContent('inst_tag_244658')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_empty_state_63</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244658_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_37.html#inst_tag_244658_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_37.html#inst_tag_244658_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_38.html#inst_tag_244662"  onclick="showContent('inst_tag_244662')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_empty_state_67</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244662_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_38.html#inst_tag_244662_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244662_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_38.html#inst_tag_244666"  onclick="showContent('inst_tag_244666')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_71</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244666_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_38.html#inst_tag_244666_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244666_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_38.html#inst_tag_244670"  onclick="showContent('inst_tag_244670')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_75</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244670_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_38.html#inst_tag_244670_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_38.html#inst_tag_244670_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_39.html#inst_tag_244674"  onclick="showContent('inst_tag_244674')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_79</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244674_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_39.html#inst_tag_244674_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244674_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_39.html#inst_tag_244678"  onclick="showContent('inst_tag_244678')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_83</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244678_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_39.html#inst_tag_244678_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_39.html#inst_tag_244678_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_40.html#inst_tag_244682"  onclick="showContent('inst_tag_244682')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_87</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244682_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_40.html#inst_tag_244682_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244682_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_40.html#inst_tag_244686"  onclick="showContent('inst_tag_244686')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_91</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244686_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_40.html#inst_tag_244686_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244686_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_40.html#inst_tag_244690"  onclick="showContent('inst_tag_244690')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_95</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244690_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_40.html#inst_tag_244690_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_40.html#inst_tag_244690_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_41.html#inst_tag_244694"  onclick="showContent('inst_tag_244694')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_99</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244694_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_41.html#inst_tag_244694_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244694_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_41.html#inst_tag_244698"  onclick="showContent('inst_tag_244698')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_103</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244698_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2725_41.html#inst_tag_244698_Toggle" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_41.html#inst_tag_244698_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_0.html#inst_tag_244286"  onclick="showContent('inst_tag_244286')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr4_en</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244286_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2725_0.html#inst_tag_244286_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244286_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_0.html#inst_tag_244282"  onclick="showContent('inst_tag_244282')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_ctl_blk.comp2phyclk</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244282_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244282_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244282_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_0.html#inst_tag_244283"  onclick="showContent('inst_tag_244283')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklocken</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244283_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244283_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_0.html#inst_tag_244283_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_1.html#inst_tag_244301"  onclick="showContent('inst_tag_244301')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklock</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244301_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244301_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_1.html#inst_tag_244301_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_3.html#inst_tag_244318"  onclick="showContent('inst_tag_244318')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244318_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244318_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244318_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_3.html#inst_tag_244319"  onclick="showContent('inst_tag_244319')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244319_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244319_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_3.html#inst_tag_244319_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_6.html#inst_tag_244349"  onclick="showContent('inst_tag_244349')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244349_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244349_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244349_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_6.html#inst_tag_244350"  onclick="showContent('inst_tag_244350')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244350_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244350_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_6.html#inst_tag_244350_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_11.html#inst_tag_244393"  onclick="showContent('inst_tag_244393')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244393_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244393_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244393_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_11.html#inst_tag_244394"  onclick="showContent('inst_tag_244394')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244394_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244394_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_11.html#inst_tag_244394_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_16.html#inst_tag_244450"  onclick="showContent('inst_tag_244450')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244450_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244450_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244450_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_16.html#inst_tag_244451"  onclick="showContent('inst_tag_244451')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244451_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244451_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_16.html#inst_tag_244451_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_22.html#inst_tag_244507"  onclick="showContent('inst_tag_244507')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244507_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244507_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244507_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_22.html#inst_tag_244508"  onclick="showContent('inst_tag_244508')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244508_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244508_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_22.html#inst_tag_244508_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_28.html#inst_tag_244564"  onclick="showContent('inst_tag_244564')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_reset</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244564_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244564_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244564_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_28.html#inst_tag_244565"  onclick="showContent('inst_tag_244565')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_updt_en</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244565_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244565_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_28.html#inst_tag_244565_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_34.html#inst_tag_244627"  onclick="showContent('inst_tag_244627')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_32</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244627_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244627_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244627_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_34.html#inst_tag_244629"  onclick="showContent('inst_tag_244629')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_34</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244629_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244629_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244629_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_34.html#inst_tag_244630"  onclick="showContent('inst_tag_244630')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_35</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244630_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244630_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244630_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_34.html#inst_tag_244631"  onclick="showContent('inst_tag_244631')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_36</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244631_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244631_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_34.html#inst_tag_244631_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_35.html#inst_tag_244633"  onclick="showContent('inst_tag_244633')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_38</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244633_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244633_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244633_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_35.html#inst_tag_244634"  onclick="showContent('inst_tag_244634')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_39</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244634_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244634_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244634_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_35.html#inst_tag_244635"  onclick="showContent('inst_tag_244635')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_40</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244635_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244635_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244635_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_35.html#inst_tag_244637"  onclick="showContent('inst_tag_244637')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_42</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244637_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244637_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244637_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_35.html#inst_tag_244638"  onclick="showContent('inst_tag_244638')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_43</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244638_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244638_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244638_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_35.html#inst_tag_244639"  onclick="showContent('inst_tag_244639')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_44</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244639_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244639_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244639_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_35.html#inst_tag_244641"  onclick="showContent('inst_tag_244641')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_46</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244641_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244641_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_35.html#inst_tag_244641_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_36.html#inst_tag_244642"  onclick="showContent('inst_tag_244642')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_47</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244642_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244642_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244642_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_36.html#inst_tag_244643"  onclick="showContent('inst_tag_244643')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_48</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244643_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244643_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244643_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_36.html#inst_tag_244644"  onclick="showContent('inst_tag_244644')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_49</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244644_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244644_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244644_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_36.html#inst_tag_244645"  onclick="showContent('inst_tag_244645')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_50</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244645_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244645_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244645_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2725_36.html#inst_tag_244646"  onclick="showContent('inst_tag_244646')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_51</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244646_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244646_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2725_36.html#inst_tag_244646_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dti_cdc_data_sync_gf'>
<a name="Line"></a>
Line Coverage for Module : <a name="450690191"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>61</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                          always @* begin 
55         1/1                din_src_ff = din_src;
56                          end
57                        end
58                      endgenerate
59                      
60                      always @(posedge clk_dest or negedge reset_n) begin: FIRST_STAGE_PROC
61         1/1            if (!reset_n) begin
62         1/1              ff_chain_reg0 &lt;= 0;
63         1/1              ff_chain_reg1 &lt;= 0;
64                        end
65                        else begin
66         1/1              ff_chain_reg0 &lt;= din_src_ff;
67         1/1              ff_chain_reg1 &lt;= ff_chain_reg0;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="592355757"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=30,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.25</td>
<td class="s0 cl rt">  4.76</td>
</tr></table>
<span class=inst><a href="mod2725_1.html#inst_tag_244295_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_ctl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.25</td>
<td class="s0 cl rt">  4.76</td>
</tr></table>
<span class=inst><a href="mod2725_1.html#inst_tag_244297_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_ctl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.25</td>
<td class="s0 cl rt">  4.76</td>
</tr></table>
<span class=inst><a href="mod2725_2.html#inst_tag_244302_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_err_ctrl</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">126</td>
<td class="rt">6</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">126</td>
<td class="rt">6</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">63</td>
<td class="rt">3</td>
<td class="rt">4.76  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1996168587"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=7,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod2725_2.html#inst_tag_244309_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_odt_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod2725_2.html#inst_tag_244310_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rstn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod2725_3.html#inst_tag_244311_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_actn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod2725_5.html#inst_tag_244340_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_odt_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod2725_6.html#inst_tag_244341_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rstn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 76.47</td>
<td class="s2 cl rt"> 29.41</td>
</tr></table>
<span class=inst><a href="mod2725_6.html#inst_tag_244342_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_actn_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod2725_8.html#inst_tag_244368_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod2725_14.html#inst_tag_244425_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod2725_20.html#inst_tag_244482_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cslvl_data</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.55</td>
<td class="s1 cl rt"> 17.65</td>
</tr></table>
<span class=inst><a href="mod2725_25.html#inst_tag_244539_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cslvl_data</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">10</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">34</td>
<td class="rt">10</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="209195911"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=3,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 81.48</td>
<td class="s4 cl rt"> 44.44</td>
</tr></table>
<span class=inst><a href="mod2725_1.html#inst_tag_244294_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_io_mode</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table>
<span class=inst><a href="mod2725_3.html#inst_tag_244319_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table>
<span class=inst><a href="mod2725_6.html#inst_tag_244350_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2725_10.html#inst_tag_244390_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table>
<span class=inst><a href="mod2725_11.html#inst_tag_244394_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2725_16.html#inst_tag_244447_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table>
<span class=inst><a href="mod2725_17.html#inst_tag_244451_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2725_22.html#inst_tag_244504_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table>
<span class=inst><a href="mod2725_22.html#inst_tag_244508_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_drvsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2725_28.html#inst_tag_244561_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s6 cl rt"> 66.67</td>
</tr></table>
<span class=inst><a href="mod2725_28.html#inst_tag_244565_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_drvsel</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">18</td>
<td class="rt">12</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">18</td>
<td class="rt">12</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1102682249"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=5,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table>
<span class=inst><a href="mod2725_4.html#inst_tag_244321_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table>
<span class=inst><a href="mod2725_7.html#inst_tag_244352_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table>
<span class=inst><a href="mod2725_11.html#inst_tag_244396_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table>
<span class=inst><a href="mod2725_17.html#inst_tag_244453_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table>
<span class=inst><a href="mod2725_22.html#inst_tag_244510_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_limit</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 79.49</td>
<td class="s3 cl rt"> 38.46</td>
</tr></table>
<span class=inst><a href="mod2725_28.html#inst_tag_244567_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_limit</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">26</td>
<td class="rt">10</td>
<td class="rt">38.46 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">3</td>
<td class="rt">23.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">26</td>
<td class="rt">10</td>
<td class="rt">38.46 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">3</td>
<td class="rt">23.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="944545452"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=84,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.20</td>
<td class="s0 cl rt">  7.60</td>
</tr></table>
<span class=inst><a href="mod2725_4.html#inst_tag_244329_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 69.20</td>
<td class="s0 cl rt">  7.60</td>
</tr></table>
<span class=inst><a href="mod2725_4.html#inst_tag_244330_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_set_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.25</td>
<td class="s0 cl rt">  1.75</td>
</tr></table>
<span class=inst><a href="mod2725_7.html#inst_tag_244360_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.25</td>
<td class="s0 cl rt">  1.75</td>
</tr></table>
<span class=inst><a href="mod2725_8.html#inst_tag_244361_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_set_r1</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">342</td>
<td class="rt">26</td>
<td class="rt">7.60  </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">171</td>
<td class="rt">23</td>
<td class="rt">13.45 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">171</td>
<td class="rt">3</td>
<td class="rt">1.75  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">342</td>
<td class="rt">26</td>
<td class="rt">7.60  </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">171</td>
<td class="rt">23</td>
<td class="rt">13.45 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">171</td>
<td class="rt">3</td>
<td class="rt">1.75  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[83:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[83:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="684290427"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=1,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_0.html#inst_tag_244281_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_ctl_blk.comp2phyclk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_0.html#inst_tag_244282_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklocken</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_0.html#inst_tag_244283_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr4_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_0.html#inst_tag_244284_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_lpddr3_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s9 cl rt"> 90.00</td>
</tr></table>
<span class=inst><a href="mod2725_0.html#inst_tag_244285_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr4_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_0.html#inst_tag_244286_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ddr3_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_0.html#inst_tag_244287_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_rank</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_0.html#inst_tag_244288_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dual_chan</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_1.html#inst_tag_244291_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_dqs2ck_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_1.html#inst_tag_244292_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_1.html#inst_tag_244293_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_start</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_1.html#inst_tag_244300_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_clklock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_2.html#inst_tag_244301_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_bist_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_2.html#inst_tag_244303_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_srst</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_2.html#inst_tag_244304_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_rn_calvl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_2.html#inst_tag_244305_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_ctrl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_3.html#inst_tag_244314_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_byp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_3.html#inst_tag_244316_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_3.html#inst_tag_244317_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_3.html#inst_tag_244318_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_3.html#inst_tag_244320_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_e_cmos</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_4.html#inst_tag_244322_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_4.html#inst_tag_244323_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefen_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_4.html#inst_tag_244325_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_4.html#inst_tag_244326_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_result</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_5.html#inst_tag_244332_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_5.html#inst_tag_244333_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ovlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_5.html#inst_tag_244334_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_unlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_5.html#inst_tag_244335_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_rn_calvl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_5.html#inst_tag_244336_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_ctrl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_6.html#inst_tag_244345_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_byp</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_6.html#inst_tag_244347_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_6.html#inst_tag_244348_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_6.html#inst_tag_244349_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_7.html#inst_tag_244351_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_e_cmos</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_7.html#inst_tag_244353_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_7.html#inst_tag_244354_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefen_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_7.html#inst_tag_244356_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_7.html#inst_tag_244357_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_result</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_8.html#inst_tag_244363_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_8.html#inst_tag_244364_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ovlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_8.html#inst_tag_244365_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_unlf</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_8.html#inst_tag_244366_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_8.html#inst_tag_244367_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_8.html#inst_tag_244369_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_9.html#inst_tag_244371_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_9.html#inst_tag_244372_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_9.html#inst_tag_244374_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_9.html#inst_tag_244376_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_9.html#inst_tag_244380_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_10.html#inst_tag_244381_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_10.html#inst_tag_244383_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_10.html#inst_tag_244384_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_10.html#inst_tag_244386_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_10.html#inst_tag_244388_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_10.html#inst_tag_244389_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_11.html#inst_tag_244391_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_11.html#inst_tag_244392_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_11.html#inst_tag_244393_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_11.html#inst_tag_244395_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_11.html#inst_tag_244397_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_11.html#inst_tag_244398_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_11.html#inst_tag_244399_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_12.html#inst_tag_244401_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_12.html#inst_tag_244402_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_12.html#inst_tag_244404_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_12.html#inst_tag_244405_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_12.html#inst_tag_244406_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_13.html#inst_tag_244412_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_13.html#inst_tag_244414_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_13.html#inst_tag_244416_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_13.html#inst_tag_244418_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_13.html#inst_tag_244420_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_14.html#inst_tag_244421_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_14.html#inst_tag_244422_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_14.html#inst_tag_244423_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_14.html#inst_tag_244424_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_14.html#inst_tag_244426_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_14.html#inst_tag_244428_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_14.html#inst_tag_244429_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_15.html#inst_tag_244431_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_15.html#inst_tag_244433_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_15.html#inst_tag_244437_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_15.html#inst_tag_244438_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_15.html#inst_tag_244440_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_16.html#inst_tag_244441_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_16.html#inst_tag_244443_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_16.html#inst_tag_244445_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_16.html#inst_tag_244446_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_16.html#inst_tag_244448_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_16.html#inst_tag_244449_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_16.html#inst_tag_244450_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_17.html#inst_tag_244452_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_17.html#inst_tag_244454_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_17.html#inst_tag_244455_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_17.html#inst_tag_244456_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_17.html#inst_tag_244458_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_17.html#inst_tag_244459_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_18.html#inst_tag_244461_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_18.html#inst_tag_244462_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_18.html#inst_tag_244463_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_18.html#inst_tag_244469_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_19.html#inst_tag_244471_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_19.html#inst_tag_244473_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_19.html#inst_tag_244475_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_19.html#inst_tag_244477_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_19.html#inst_tag_244478_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_19.html#inst_tag_244479_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_19.html#inst_tag_244480_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_20.html#inst_tag_244481_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_20.html#inst_tag_244483_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_20.html#inst_tag_244485_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_20.html#inst_tag_244486_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_20.html#inst_tag_244488_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_20.html#inst_tag_244490_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_21.html#inst_tag_244494_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_21.html#inst_tag_244495_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_21.html#inst_tag_244497_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_21.html#inst_tag_244498_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_21.html#inst_tag_244500_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_22.html#inst_tag_244502_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_22.html#inst_tag_244503_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_22.html#inst_tag_244505_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_22.html#inst_tag_244506_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_22.html#inst_tag_244507_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_22.html#inst_tag_244509_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_23.html#inst_tag_244511_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_23.html#inst_tag_244512_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_23.html#inst_tag_244513_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_23.html#inst_tag_244515_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_23.html#inst_tag_244516_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_23.html#inst_tag_244518_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_23.html#inst_tag_244519_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_23.html#inst_tag_244520_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_24.html#inst_tag_244526_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_24.html#inst_tag_244528_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_24.html#inst_tag_244530_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_25.html#inst_tag_244532_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_25.html#inst_tag_244534_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_25.html#inst_tag_244535_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_25.html#inst_tag_244536_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_25.html#inst_tag_244537_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_fena_rcv</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_25.html#inst_tag_244538_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_calvl_dq_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_25.html#inst_tag_244540_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_26.html#inst_tag_244542_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_edge</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_26.html#inst_tag_244543_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_26.html#inst_tag_244545_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_en_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_26.html#inst_tag_244547_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_27.html#inst_tag_244551_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_27.html#inst_tag_244552_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_27.html#inst_tag_244554_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypen_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_27.html#inst_tag_244555_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vref_range</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_27.html#inst_tag_244557_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byp_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_27.html#inst_tag_244559_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_cmos_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_27.html#inst_tag_244560_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rtt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_28.html#inst_tag_244562_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_28.html#inst_tag_244563_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_reset</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_28.html#inst_tag_244564_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dll_updt_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_28.html#inst_tag_244566_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_init_complete</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_28.html#inst_tag_244568_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_data_byte_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_28.html#inst_tag_244569_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_28.html#inst_tag_244570_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_29.html#inst_tag_244572_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_29.html#inst_tag_244573_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dqs</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_29.html#inst_tag_244575_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_dis</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_29.html#inst_tag_244576_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gt_updt</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_29.html#inst_tag_244577_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lp_en</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_30.html#inst_tag_244583_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_30.html#inst_tag_244585_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_30.html#inst_tag_244587_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_vt_done</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_30.html#inst_tag_244589_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_31.html#inst_tag_244591_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_lock</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_31.html#inst_tag_244592_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_ovfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_31.html#inst_tag_244593_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_unfl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_31.html#inst_tag_244595_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_31.html#inst_tag_244597_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_3</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_31.html#inst_tag_244599_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_5</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_32.html#inst_tag_244601_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_7</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_32.html#inst_tag_244603_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_9</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_32.html#inst_tag_244605_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_11</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_32.html#inst_tag_244607_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_13</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_32.html#inst_tag_244609_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_15</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_33.html#inst_tag_244611_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_17</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_33.html#inst_tag_244613_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_19</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_33.html#inst_tag_244615_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_21</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_33.html#inst_tag_244617_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_23</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_33.html#inst_tag_244619_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_25</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_34.html#inst_tag_244621_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_27</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_34.html#inst_tag_244623_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_29</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_34.html#inst_tag_244625_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_31</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_34.html#inst_tag_244627_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_33</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_34.html#inst_tag_244629_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_35</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_35.html#inst_tag_244631_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_37</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_35.html#inst_tag_244633_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_39</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_35.html#inst_tag_244635_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_41</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_35.html#inst_tag_244637_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_43</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_35.html#inst_tag_244639_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_45</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_36.html#inst_tag_244641_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_47</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_36.html#inst_tag_244643_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_49</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_36.html#inst_tag_244645_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_51</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_36.html#inst_tag_244647_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_full_state_53</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_36.html#inst_tag_244649_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_empty_state_55</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_37.html#inst_tag_244651_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_full_state_57</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_37.html#inst_tag_244653_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_empty_state_59</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_37.html#inst_tag_244655_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_full_state_61</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_37.html#inst_tag_244657_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_empty_state_63</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_37.html#inst_tag_244659_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_full_state_65</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_38.html#inst_tag_244661_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_empty_state_67</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_38.html#inst_tag_244663_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_full_state_69</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_38.html#inst_tag_244665_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_empty_state_71</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_38.html#inst_tag_244667_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_73</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_38.html#inst_tag_244669_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_75</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_39.html#inst_tag_244671_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_77</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_39.html#inst_tag_244673_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_79</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_39.html#inst_tag_244675_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_81</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_39.html#inst_tag_244677_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_83</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_39.html#inst_tag_244679_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_85</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_40.html#inst_tag_244681_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_87</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_40.html#inst_tag_244683_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_full_state_89</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_40.html#inst_tag_244685_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_empty_state_91</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_40.html#inst_tag_244687_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_full_state_93</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_40.html#inst_tag_244689_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_empty_state_95</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_41.html#inst_tag_244691_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_full_state_97</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_41.html#inst_tag_244693_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_empty_state_99</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 60.00</td>
</tr></table>
<span class=inst><a href="mod2725_41.html#inst_tag_244695_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_full_state_101</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 80.00</td>
</tr></table>
<span class=inst><a href="mod2725_41.html#inst_tag_244697_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_empty_state_103</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="598058230"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=6,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_3.html#inst_tag_244315_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_clk_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_4.html#inst_tag_244324_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_vrefset_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_6.html#inst_tag_244346_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_clk_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_7.html#inst_tag_244355_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_vrefset_ca</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_8.html#inst_tag_244370_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod2725_10.html#inst_tag_244382_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_12.html#inst_tag_244408_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_12.html#inst_tag_244409_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2725_13.html#inst_tag_244417_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_14.html#inst_tag_244427_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod2725_15.html#inst_tag_244439_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_18.html#inst_tag_244465_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_18.html#inst_tag_244466_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2725_19.html#inst_tag_244474_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_20.html#inst_tag_244484_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod2725_21.html#inst_tag_244496_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_24.html#inst_tag_244522_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_24.html#inst_tag_244523_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2725_25.html#inst_tag_244531_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dti_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_26.html#inst_tag_244541_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 82.22</td>
<td class="s4 cl rt"> 46.67</td>
</tr></table>
<span class=inst><a href="mod2725_27.html#inst_tag_244553_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_byb_vref_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_29.html#inst_tag_244579_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r0</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 73.33</td>
<td class="s2 cl rt"> 20.00</td>
</tr></table>
<span class=inst><a href="mod2725_29.html#inst_tag_244580_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_gtph_r1</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod2725_30.html#inst_tag_244588_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dti_vref_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">14</td>
<td class="rt">46.67 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">14</td>
<td class="rt">46.67 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1924263987"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=14,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod2725_2.html#inst_tag_244306_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod2725_2.html#inst_tag_244308_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cke_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.04</td>
<td class="s1 cl rt"> 16.13</td>
</tr></table>
<span class=inst><a href="mod2725_5.html#inst_tag_244331_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod2725_5.html#inst_tag_244337_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.19</td>
<td class="s2 cl rt"> 22.58</td>
</tr></table>
<span class=inst><a href="mod2725_5.html#inst_tag_244339_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cke_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.04</td>
<td class="s1 cl rt"> 16.13</td>
</tr></table>
<span class=inst><a href="mod2725_8.html#inst_tag_244362_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">62</td>
<td class="rt">14</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">62</td>
<td class="rt">14</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">31</td>
<td class="rt">7</td>
<td class="rt">22.58 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="295428108"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=8,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_3.html#inst_tag_244313_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_bypc</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_6.html#inst_tag_244344_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_bypc</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_9.html#inst_tag_244375_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_9.html#inst_tag_244378_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_10.html#inst_tag_244387_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_11.html#inst_tag_244400_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_12.html#inst_tag_244403_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_12.html#inst_tag_244410_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_13.html#inst_tag_244413_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_13.html#inst_tag_244415_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_13.html#inst_tag_244419_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_15.html#inst_tag_244432_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_15.html#inst_tag_244435_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_16.html#inst_tag_244444_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_17.html#inst_tag_244457_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_17.html#inst_tag_244460_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_18.html#inst_tag_244467_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_18.html#inst_tag_244470_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_19.html#inst_tag_244472_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_19.html#inst_tag_244476_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_20.html#inst_tag_244489_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_21.html#inst_tag_244492_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_22.html#inst_tag_244501_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_23.html#inst_tag_244514_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_23.html#inst_tag_244517_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_24.html#inst_tag_244524_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_24.html#inst_tag_244527_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_24.html#inst_tag_244529_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_25.html#inst_tag_244533_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_bist_err_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_26.html#inst_tag_244546_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_26.html#inst_tag_244549_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdm_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_27.html#inst_tag_244558_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bypc_reg_dlldq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_29.html#inst_tag_244571_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outpyen_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_29.html#inst_tag_244574_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_outd_dq</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_30.html#inst_tag_244581_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_30.html#inst_tag_244584_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set_dm</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_30.html#inst_tag_244586_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.93</td>
<td class="s1 cl rt"> 15.79</td>
</tr></table>
<span class=inst><a href="mod2725_30.html#inst_tag_244590_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_bist_err_dq</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">6</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">38</td>
<td class="rt">6</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1798636453"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=133,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.75</td>
<td class="s1 cl rt"> 15.24</td>
</tr></table>
<span class=inst><a href="mod2725_2.html#inst_tag_244307_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.75</td>
<td class="s1 cl rt"> 15.24</td>
</tr></table>
<span class=inst><a href="mod2725_5.html#inst_tag_244338_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">538</td>
<td class="rt">82</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">538</td>
<td class="rt">82</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">269</td>
<td class="rt">41</td>
<td class="rt">15.24 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[74:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[81:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[95:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[96]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[102:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[109:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[116:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[117]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[123:118]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[130:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[131]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[132]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[32:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[39:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[46:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[53:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[60:55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[67:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[74:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[75]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[81:76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[82]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[95:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[96]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[102:97]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[109:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[116:111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[117]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[123:118]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[124]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[130:125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[131]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[132]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1405312371"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=9,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod2725_9.html#inst_tag_244377_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod2725_15.html#inst_tag_244434_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod2725_21.html#inst_tag_244491_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wrlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod2725_26.html#inst_tag_244548_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wrlvl_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">42</td>
<td class="rt">6</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">3</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">3</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">42</td>
<td class="rt">6</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">3</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">3</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="231540938"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=28,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.88</td>
<td class="s1 cl rt"> 18.64</td>
</tr></table>
<span class=inst><a href="mod2725_3.html#inst_tag_244312_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_ba_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.88</td>
<td class="s1 cl rt"> 18.64</td>
</tr></table>
<span class=inst><a href="mod2725_6.html#inst_tag_244343_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_ba_dly</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">118</td>
<td class="rt">22</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">118</td>
<td class="rt">22</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">59</td>
<td class="rt">11</td>
<td class="rt">18.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[11:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[18:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[25:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dout_dest[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="669962830"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=24,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.63</td>
<td class="s0 cl rt">  5.88</td>
</tr></table>
<span class=inst><a href="mod2725_4.html#inst_tag_244327_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_calvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.63</td>
<td class="s0 cl rt">  5.88</td>
</tr></table>
<span class=inst><a href="mod2725_7.html#inst_tag_244358_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_calvl_status</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">102</td>
<td class="rt">6</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">102</td>
<td class="rt">6</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">51</td>
<td class="rt">3</td>
<td class="rt">5.88  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[23:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1838031790"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=64,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2725_9.html#inst_tag_244373_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2725_9.html#inst_tag_244379_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2725_13.html#inst_tag_244411_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2725_14.html#inst_tag_244430_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2725_15.html#inst_tag_244436_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2725_18.html#inst_tag_244468_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2725_20.html#inst_tag_244487_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2725_21.html#inst_tag_244493_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2725_24.html#inst_tag_244525_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_set</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2725_26.html#inst_tag_244544_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2725_26.html#inst_tag_244550_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_wdq_dly</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 67.43</td>
<td class="s0 cl rt">  2.29</td>
</tr></table>
<span class=inst><a href="mod2725_30.html#inst_tag_244582_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_set</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">262</td>
<td class="rt">6</td>
<td class="rt">2.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">3</td>
<td class="rt">2.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">3</td>
<td class="rt">2.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">262</td>
<td class="rt">6</td>
<td class="rt">2.29  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">131</td>
<td class="rt">3</td>
<td class="rt">2.29  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">131</td>
<td class="rt">3</td>
<td class="rt">2.29  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1909936390"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=2,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.71</td>
<td class="s5 cl rt"> 57.14</td>
</tr></table>
<span class=inst><a href="mod2725_0.html#inst_tag_244289_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_chanen</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 90.48</td>
<td class="s7 cl rt"> 71.43</td>
</tr></table>
<span class=inst><a href="mod2725_0.html#inst_tag_244290_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_ranken</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2725_1.html#inst_tag_244296_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outbypen_clk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2725_1.html#inst_tag_244298_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_outd_clk</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 85.71</td>
<td class="s5 cl rt"> 57.14</td>
</tr></table>
<span class=inst><a href="mod2725_1.html#inst_tag_244299_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_common.sync_freq_ratio</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2725_4.html#inst_tag_244328_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[0].sync_cslvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2725_7.html#inst_tag_244359_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_ctrl[1].sync_cslvl_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2725_10.html#inst_tag_244385_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2725_12.html#inst_tag_244407_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[0].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2725_16.html#inst_tag_244442_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2725_18.html#inst_tag_244464_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[1].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2725_21.html#inst_tag_244499_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2725_24.html#inst_tag_244521_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[2].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2725_27.html#inst_tag_244556_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_dqsleadck</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 80.95</td>
<td class="s4 cl rt"> 42.86</td>
</tr></table>
<span class=inst><a href="mod2725_29.html#inst_tag_244578_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_phy_sync_slice[3].sync_rdlvl_gate_status</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1491544568"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf ( parameter DATA_WIDTH=4,SRC_SYNC=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_31.html#inst_tag_244594_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_31.html#inst_tag_244596_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_2</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_31.html#inst_tag_244598_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_4</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_31.html#inst_tag_244600_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_6</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_32.html#inst_tag_244602_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_8</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_32.html#inst_tag_244604_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_10</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_32.html#inst_tag_244606_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_12</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_32.html#inst_tag_244608_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_14</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_32.html#inst_tag_244610_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_16</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_33.html#inst_tag_244612_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_18</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_33.html#inst_tag_244614_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_20</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_33.html#inst_tag_244616_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_22</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_33.html#inst_tag_244618_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_24</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_33.html#inst_tag_244620_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_26</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_34.html#inst_tag_244622_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_28</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_34.html#inst_tag_244624_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_30</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_34.html#inst_tag_244626_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_32</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_34.html#inst_tag_244628_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_34</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_34.html#inst_tag_244630_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_36</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_35.html#inst_tag_244632_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_38</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_35.html#inst_tag_244634_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_40</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_35.html#inst_tag_244636_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_42</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_35.html#inst_tag_244638_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_44</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_35.html#inst_tag_244640_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_46</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_36.html#inst_tag_244642_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_48</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod2725_36.html#inst_tag_244644_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_50</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_36.html#inst_tag_244646_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__rd_sync_wr_ptr_52</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_36.html#inst_tag_244648_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_0_genblk1__wr_sync_rd_ptr_54</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_36.html#inst_tag_244650_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__rd_sync_wr_ptr_56</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_37.html#inst_tag_244652_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_1_genblk1__wr_sync_rd_ptr_58</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_37.html#inst_tag_244654_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__rd_sync_wr_ptr_60</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_37.html#inst_tag_244656_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_2_genblk1__wr_sync_rd_ptr_62</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_37.html#inst_tag_244658_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__rd_sync_wr_ptr_64</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_37.html#inst_tag_244660_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_B_CHAN_3_genblk1__wr_sync_rd_ptr_66</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_38.html#inst_tag_244662_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.rd_sync_wr_ptr_68</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_38.html#inst_tag_244664_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge.wr_sync_rd_ptr_70</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_38.html#inst_tag_244666_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_72</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_38.html#inst_tag_244668_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_74</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_38.html#inst_tag_244670_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_76</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_39.html#inst_tag_244672_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_78</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_39.html#inst_tag_244674_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_80</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_39.html#inst_tag_244676_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_82</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_39.html#inst_tag_244678_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_84</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_39.html#inst_tag_244680_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_86</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_40.html#inst_tag_244682_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__rd_sync_wr_ptr_88</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_40.html#inst_tag_244684_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_0_PROC_ASYNC__wr_sync_rd_ptr_90</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_40.html#inst_tag_244686_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__rd_sync_wr_ptr_92</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_40.html#inst_tag_244688_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_1_PROC_ASYNC__wr_sync_rd_ptr_94</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_40.html#inst_tag_244690_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__rd_sync_wr_ptr_96</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_41.html#inst_tag_244692_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_2_PROC_ASYNC__wr_sync_rd_ptr_98</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_41.html#inst_tag_244694_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__rd_sync_wr_ptr_100</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 75.76</td>
<td class="s2 cl rt"> 27.27</td>
</tr></table>
<span class=inst><a href="mod2725_41.html#inst_tag_244696_Toggle" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dynamo_core.port_bridge._PROC_PORT_3_PROC_ASYNC__wr_sync_rd_ptr_102</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_src</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_dest</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>din_src[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dout_dest[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="450690191"></a>
<a href="mod2725.html" >dti_cdc_data_sync_gf</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
61           if (!reset_n) begin
             <font color = "green">-1-</font>  
62             ff_chain_reg0 <= 0;
           <font color = "green">    ==></font>
63             ff_chain_reg1 <= 0;
64           end
65           else begin
66             ff_chain_reg0 <= din_src_ff;
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
