
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7s6ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 362.719 ; gain = 91.414
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Administrator/Desktop/RTC/RTL/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'seg' [C:/Users/Administrator/Desktop/RTC/RTL/seg.v:1]
	Parameter DIGIT0 bound to: 8'b11000000 
	Parameter DIGIT1 bound to: 8'b11111001 
	Parameter DIGIT2 bound to: 8'b10100100 
	Parameter DIGIT3 bound to: 8'b10110000 
	Parameter DIGIT4 bound to: 8'b10011001 
	Parameter DIGIT5 bound to: 8'b10010010 
	Parameter DIGIT6 bound to: 8'b10000010 
	Parameter DIGIT7 bound to: 8'b11111000 
	Parameter DIGIT8 bound to: 8'b10000000 
	Parameter DIGIT9 bound to: 8'b10010000 
	Parameter DIGIT bound to: 8'b10111111 
	Parameter DIGIFF bound to: 8'b11111111 
	Parameter COUNTER_MAX bound to: 16'b1100001101010000 
WARNING: [Synth 8-5788] Register bcd_reg in module seg is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/RTC/RTL/seg.v:51]
INFO: [Synth 8-6155] done synthesizing module 'seg' (1#1) [C:/Users/Administrator/Desktop/RTC/RTL/seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'ds1302_test' [C:/Users/Administrator/Desktop/RTC/RTL/ds1302_test.v:1]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ_CH bound to: 1 - type: integer 
	Parameter WRITE bound to: 2 - type: integer 
	Parameter READ bound to: 4 - type: integer 
	Parameter STOP bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/RTC/RTL/ds1302_test.v:47]
INFO: [Synth 8-6157] synthesizing module 'ds1302_wr_ctrl' [C:/Users/Administrator/Desktop/RTC/RTL/ds1302_wr_ctrl.v:5]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WRITE_WP bound to: 1 - type: integer 
	Parameter WRITE_YEAR bound to: 2 - type: integer 
	Parameter WRITE_WEEK bound to: 3 - type: integer 
	Parameter WRITE_MON bound to: 4 - type: integer 
	Parameter WRITE_DATE bound to: 5 - type: integer 
	Parameter WRITE_HOUR bound to: 6 - type: integer 
	Parameter WRITE_MIN bound to: 7 - type: integer 
	Parameter WRITE_SEC bound to: 8 - type: integer 
	Parameter READ_YEAR bound to: 9 - type: integer 
	Parameter READ_WEEK bound to: 10 - type: integer 
	Parameter READ_MON bound to: 11 - type: integer 
	Parameter READ_DATE bound to: 12 - type: integer 
	Parameter READ_HOUR bound to: 13 - type: integer 
	Parameter READ_MIN bound to: 14 - type: integer 
	Parameter READ_SEC bound to: 15 - type: integer 
	Parameter ACK bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/RTC/RTL/ds1302_wr_ctrl.v:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/RTC/RTL/ds1302_wr_ctrl.v:166]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/RTC/RTL/ds1302_wr_ctrl.v:207]
INFO: [Synth 8-6157] synthesizing module 'ds1302_io_convert' [C:/Users/Administrator/Desktop/RTC/RTL/ds1302_io_convert.v:7]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CE_HIGH bound to: 1 - type: integer 
	Parameter READ_ADDR bound to: 2 - type: integer 
	Parameter READ_DATA bound to: 3 - type: integer 
	Parameter WRITE_ADDR bound to: 4 - type: integer 
	Parameter WRITE_DATA bound to: 5 - type: integer 
	Parameter ACK bound to: 6 - type: integer 
	Parameter CE_LOW bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'spi_master' [C:/Users/Administrator/Desktop/RTC/RTL/spi_master.v:1]
	Parameter SYS_CLK bound to: 28'b0010111110101111000010000000 
	Parameter SPI_SCLK bound to: 28'b0000000000011000011010100000 
	Parameter SPI_CPOL bound to: 1'b0 
	Parameter SPI_CPHA bound to: 1'b0 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter H_SCLK_IDLE bound to: 1 - type: integer 
	Parameter SCLK_EDGE bound to: 2 - type: integer 
	Parameter L_HALF_CYCLE bound to: 3 - type: integer 
	Parameter ACK bound to: 4 - type: integer 
	Parameter ACK_WAIT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (2#1) [C:/Users/Administrator/Desktop/RTC/RTL/spi_master.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ds1302_io_convert' (3#1) [C:/Users/Administrator/Desktop/RTC/RTL/ds1302_io_convert.v:7]
INFO: [Synth 8-6155] done synthesizing module 'ds1302_wr_ctrl' (4#1) [C:/Users/Administrator/Desktop/RTC/RTL/ds1302_wr_ctrl.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ds1302_test' (5#1) [C:/Users/Administrator/Desktop/RTC/RTL/ds1302_test.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/Administrator/Desktop/RTC/RTL/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 418.684 ; gain = 147.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 418.684 ; gain = 147.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 418.684 ; gain = 147.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s6ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/RTC/PRJ_VIVADO/RTC.srcs/constrs_1/new/rtc.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/RTC/PRJ_VIVADO/RTC.srcs/constrs_1/new/rtc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/RTC/PRJ_VIVADO/RTC.srcs/constrs_1/new/rtc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 715.594 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 715.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 715.594 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 715.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 715.594 ; gain = 444.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 715.594 ; gain = 444.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 715.594 ; gain = 444.289
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "bits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'spi_state_reg' in module 'spi_master'
INFO: [Synth 8-5544] ROM "ds1302_sclk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "spi_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "spi_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "spi_state" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ds1302_io_convert'
INFO: [Synth 8-5544] ROM "cs_ctrl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ds1302_wr_ctrl'
INFO: [Synth 8-5546] ROM "write_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_second" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_minute" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_hour" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_date" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_month" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_week" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_year" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ds1302_test'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_time_req" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
             H_SCLK_IDLE |                              101 |                             0001
               SCLK_EDGE |                              100 |                             0010
            L_HALF_CYCLE |                              011 |                             0011
                     ACK |                              010 |                             0100
                ACK_WAIT |                              001 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spi_state_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                             0000
                 CE_HIGH |                         10000000 |                             0001
               READ_ADDR |                         01000000 |                             0010
               READ_DATA |                         00100000 |                             0011
              WRITE_ADDR |                         00010000 |                             0100
              WRITE_DATA |                         00001000 |                             0101
                     ACK |                         00000100 |                             0110
                  CE_LOW |                         00000010 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ds1302_io_convert'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                00000000000000001 |                            00000
                WRITE_WP |                00000000000000010 |                            00001
              WRITE_YEAR |                00000000000000100 |                            00010
              WRITE_WEEK |                00000000000001000 |                            00011
               WRITE_MON |                00000000000010000 |                            00100
              WRITE_DATE |                00000000000100000 |                            00101
              WRITE_HOUR |                00000000001000000 |                            00110
               WRITE_MIN |                00000000010000000 |                            00111
               WRITE_SEC |                00000000100000000 |                            01000
               READ_YEAR |                00000001000000000 |                            01001
               READ_WEEK |                00000010000000000 |                            01010
                READ_MON |                00000100000000000 |                            01011
               READ_DATE |                00001000000000000 |                            01100
               READ_HOUR |                00010000000000000 |                            01101
                READ_MIN |                00100000000000000 |                            01110
                READ_SEC |                01000000000000000 |                            01111
                     ACK |                10000000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ds1302_wr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                 READ_CH |                              001 |                             0001
                   WRITE |                              010 |                             0010
                    READ |                              011 |                             0100
                    STOP |                              100 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ds1302_test'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 715.594 ; gain = 444.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 23    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 17    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   8 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   8 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module ds1302_io_convert 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ds1302_wr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 17    
	   9 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
Module ds1302_test 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ds1302_test_inst/ds1302_wr_ctrl_inst/ds1302_io_convert_inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_inst/bits" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_minute_reg[7]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_second_reg[7]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_hour_reg[7]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_date_reg[7]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_month_reg[7]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_week_reg[7]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_year_reg[7]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_minute_reg[6]' (FDCE) to 'ds1302_test_inst/write_second_reg[1]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_second_reg[6]' (FDCE) to 'ds1302_test_inst/write_second_reg[1]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_hour_reg[6]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_date_reg[6]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_month_reg[6]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_week_reg[6]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_year_reg[6]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/ds1302_wr_ctrl_inst/read_addr_reg[7]' (FDCE) to 'ds1302_test_inst/ds1302_wr_ctrl_inst/read_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_minute_reg[5]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_second_reg[5]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_hour_reg[5]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_date_reg[5]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_month_reg[5]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_week_reg[5]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_year_reg[5]' (FDCE) to 'ds1302_test_inst/write_second_reg[1]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/ds1302_wr_ctrl_inst/read_addr_reg[6]' (FDCE) to 'ds1302_test_inst/ds1302_wr_ctrl_inst/read_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/ds1302_wr_ctrl_inst/write_addr_reg[6]' (FDC) to 'ds1302_test_inst/ds1302_wr_ctrl_inst/write_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_minute_reg[4]' (FDCE) to 'ds1302_test_inst/write_second_reg[1]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_second_reg[4]' (FDCE) to 'ds1302_test_inst/write_second_reg[1]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_hour_reg[4]' (FDCE) to 'ds1302_test_inst/write_second_reg[1]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_date_reg[4]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_month_reg[4]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_week_reg[4]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_year_reg[4]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/ds1302_wr_ctrl_inst/read_addr_reg[5]' (FDCE) to 'ds1302_test_inst/ds1302_wr_ctrl_inst/read_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/ds1302_wr_ctrl_inst/write_addr_reg[5]' (FDC) to 'ds1302_test_inst/ds1302_wr_ctrl_inst/write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_minute_reg[3]' (FDCE) to 'ds1302_test_inst/write_second_reg[1]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_second_reg[3]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_hour_reg[3]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_date_reg[3]' (FDCE) to 'ds1302_test_inst/write_second_reg[1]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_month_reg[3]' (FDCE) to 'ds1302_test_inst/write_second_reg[1]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_week_reg[3]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_year_reg[3]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ds1302_test_inst/ds1302_wr_ctrl_inst/read_addr_reg[4] )
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/ds1302_wr_ctrl_inst/write_addr_reg[4]' (FDC) to 'ds1302_test_inst/ds1302_wr_ctrl_inst/write_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_minute_reg[2]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_second_reg[2]' (FDCE) to 'ds1302_test_inst/write_second_reg[1]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_hour_reg[2]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_date_reg[2]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_month_reg[2]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_week_reg[2]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_year_reg[2]' (FDCE) to 'ds1302_test_inst/write_second_reg[1]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_minute_reg[1]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_second_reg[1]' (FDCE) to 'ds1302_test_inst/write_minute_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_hour_reg[1]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_date_reg[1]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_month_reg[1]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_week_reg[1]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_year_reg[1]' (FDCE) to 'ds1302_test_inst/write_second_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_minute_reg[0]' (FDCE) to 'ds1302_test_inst/write_hour_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_second_reg[0]' (FDCE) to 'ds1302_test_inst/write_month_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_hour_reg[0]' (FDCE) to 'ds1302_test_inst/write_date_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_month_reg[0]' (FDCE) to 'ds1302_test_inst/write_week_reg[0]'
INFO: [Synth 8-3886] merging instance 'ds1302_test_inst/write_week_reg[0]' (FDCE) to 'ds1302_test_inst/write_year_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ds1302_test_inst/write_year_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ds1302_test_inst/ds1302_wr_ctrl_inst/write_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg_inst/seg_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 715.594 ; gain = 444.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 715.594 ; gain = 444.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 715.594 ; gain = 444.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 731.598 ; gain = 460.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 731.598 ; gain = 460.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 731.598 ; gain = 460.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 731.598 ; gain = 460.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 731.598 ; gain = 460.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 731.598 ; gain = 460.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 731.598 ; gain = 460.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |     1|
|4     |LUT2   |    38|
|5     |LUT3   |    45|
|6     |LUT4   |    85|
|7     |LUT5   |    44|
|8     |LUT6   |    12|
|9     |MUXF7  |     4|
|10    |FDCE   |   205|
|11    |FDPE   |    17|
|12    |FDRE   |     4|
|13    |IBUF   |     2|
|14    |IOBUF  |     1|
|15    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+------------------+------+
|      |Instance                     |Module            |Cells |
+------+-----------------------------+------------------+------+
|1     |top                          |                  |   500|
|2     |  ds1302_test_inst           |ds1302_test       |   393|
|3     |    ds1302_wr_ctrl_inst      |ds1302_wr_ctrl    |   386|
|4     |      ds1302_io_convert_inst |ds1302_io_convert |   294|
|5     |        spi_master_inst      |spi_master        |   192|
|6     |  seg_inst                   |seg               |    85|
+------+-----------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 731.598 ; gain = 460.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 731.598 ; gain = 163.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 731.598 ; gain = 460.293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 731.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 731.598 ; gain = 460.293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 731.598 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/RTC/PRJ_VIVADO/RTC.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 19:59:55 2025...
