-- VHDL test case input
-- list of actual_part only
signal_name, variable_name

