
firework_igniter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2a4  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000834  0800b490  0800b490  0001b490  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bcc4  0800bcc4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bcc4  0800bcc4  0001bcc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bccc  0800bccc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bccc  0800bccc  0001bccc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bcd0  0800bcd0  0001bcd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800bcd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  200001e0  0800beb4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000420  0800beb4  00020420  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001abe4  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000348a  00000000  00000000  0003aded  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e0  00000000  00000000  0003e278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013b0  00000000  00000000  0003f758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022899  00000000  00000000  00040b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001932a  00000000  00000000  000633a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bff61  00000000  00000000  0007c6cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013c62c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ff8  00000000  00000000  0013c680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e0 	.word	0x200001e0
 8000204:	00000000 	.word	0x00000000
 8000208:	0800b474 	.word	0x0800b474

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e4 	.word	0x200001e4
 8000224:	0800b474 	.word	0x0800b474

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_fmul>:
 8000238:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800023c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000240:	bf1e      	ittt	ne
 8000242:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000246:	ea92 0f0c 	teqne	r2, ip
 800024a:	ea93 0f0c 	teqne	r3, ip
 800024e:	d06f      	beq.n	8000330 <__aeabi_fmul+0xf8>
 8000250:	441a      	add	r2, r3
 8000252:	ea80 0c01 	eor.w	ip, r0, r1
 8000256:	0240      	lsls	r0, r0, #9
 8000258:	bf18      	it	ne
 800025a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800025e:	d01e      	beq.n	800029e <__aeabi_fmul+0x66>
 8000260:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000264:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000268:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800026c:	fba0 3101 	umull	r3, r1, r0, r1
 8000270:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000274:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000278:	bf3e      	ittt	cc
 800027a:	0049      	lslcc	r1, r1, #1
 800027c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000280:	005b      	lslcc	r3, r3, #1
 8000282:	ea40 0001 	orr.w	r0, r0, r1
 8000286:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800028a:	2afd      	cmp	r2, #253	; 0xfd
 800028c:	d81d      	bhi.n	80002ca <__aeabi_fmul+0x92>
 800028e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000292:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000296:	bf08      	it	eq
 8000298:	f020 0001 	biceq.w	r0, r0, #1
 800029c:	4770      	bx	lr
 800029e:	f090 0f00 	teq	r0, #0
 80002a2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80002a6:	bf08      	it	eq
 80002a8:	0249      	lsleq	r1, r1, #9
 80002aa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80002ae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80002b2:	3a7f      	subs	r2, #127	; 0x7f
 80002b4:	bfc2      	ittt	gt
 80002b6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80002ba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002be:	4770      	bxgt	lr
 80002c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002c4:	f04f 0300 	mov.w	r3, #0
 80002c8:	3a01      	subs	r2, #1
 80002ca:	dc5d      	bgt.n	8000388 <__aeabi_fmul+0x150>
 80002cc:	f112 0f19 	cmn.w	r2, #25
 80002d0:	bfdc      	itt	le
 80002d2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80002d6:	4770      	bxle	lr
 80002d8:	f1c2 0200 	rsb	r2, r2, #0
 80002dc:	0041      	lsls	r1, r0, #1
 80002de:	fa21 f102 	lsr.w	r1, r1, r2
 80002e2:	f1c2 0220 	rsb	r2, r2, #32
 80002e6:	fa00 fc02 	lsl.w	ip, r0, r2
 80002ea:	ea5f 0031 	movs.w	r0, r1, rrx
 80002ee:	f140 0000 	adc.w	r0, r0, #0
 80002f2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002f6:	bf08      	it	eq
 80002f8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002fc:	4770      	bx	lr
 80002fe:	f092 0f00 	teq	r2, #0
 8000302:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000306:	bf02      	ittt	eq
 8000308:	0040      	lsleq	r0, r0, #1
 800030a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800030e:	3a01      	subeq	r2, #1
 8000310:	d0f9      	beq.n	8000306 <__aeabi_fmul+0xce>
 8000312:	ea40 000c 	orr.w	r0, r0, ip
 8000316:	f093 0f00 	teq	r3, #0
 800031a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800031e:	bf02      	ittt	eq
 8000320:	0049      	lsleq	r1, r1, #1
 8000322:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000326:	3b01      	subeq	r3, #1
 8000328:	d0f9      	beq.n	800031e <__aeabi_fmul+0xe6>
 800032a:	ea41 010c 	orr.w	r1, r1, ip
 800032e:	e78f      	b.n	8000250 <__aeabi_fmul+0x18>
 8000330:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000334:	ea92 0f0c 	teq	r2, ip
 8000338:	bf18      	it	ne
 800033a:	ea93 0f0c 	teqne	r3, ip
 800033e:	d00a      	beq.n	8000356 <__aeabi_fmul+0x11e>
 8000340:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000344:	bf18      	it	ne
 8000346:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800034a:	d1d8      	bne.n	80002fe <__aeabi_fmul+0xc6>
 800034c:	ea80 0001 	eor.w	r0, r0, r1
 8000350:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f090 0f00 	teq	r0, #0
 800035a:	bf17      	itett	ne
 800035c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000360:	4608      	moveq	r0, r1
 8000362:	f091 0f00 	teqne	r1, #0
 8000366:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800036a:	d014      	beq.n	8000396 <__aeabi_fmul+0x15e>
 800036c:	ea92 0f0c 	teq	r2, ip
 8000370:	d101      	bne.n	8000376 <__aeabi_fmul+0x13e>
 8000372:	0242      	lsls	r2, r0, #9
 8000374:	d10f      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000376:	ea93 0f0c 	teq	r3, ip
 800037a:	d103      	bne.n	8000384 <__aeabi_fmul+0x14c>
 800037c:	024b      	lsls	r3, r1, #9
 800037e:	bf18      	it	ne
 8000380:	4608      	movne	r0, r1
 8000382:	d108      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000384:	ea80 0001 	eor.w	r0, r0, r1
 8000388:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800038c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000390:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000394:	4770      	bx	lr
 8000396:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800039a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	; 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_dmul>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8de 	bleq	80008f4 <__aeabi_dmul+0x1dc>
 8000738:	442c      	add	r4, r5
 800073a:	ea81 0603 	eor.w	r6, r1, r3
 800073e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000742:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000746:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800074a:	bf18      	it	ne
 800074c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000750:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000754:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000758:	d038      	beq.n	80007cc <__aeabi_dmul+0xb4>
 800075a:	fba0 ce02 	umull	ip, lr, r0, r2
 800075e:	f04f 0500 	mov.w	r5, #0
 8000762:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000766:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800076a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800076e:	f04f 0600 	mov.w	r6, #0
 8000772:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000776:	f09c 0f00 	teq	ip, #0
 800077a:	bf18      	it	ne
 800077c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000780:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000784:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000788:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800078c:	d204      	bcs.n	8000798 <__aeabi_dmul+0x80>
 800078e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000792:	416d      	adcs	r5, r5
 8000794:	eb46 0606 	adc.w	r6, r6, r6
 8000798:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800079c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80007a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80007a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80007a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80007ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80007b0:	bf88      	it	hi
 80007b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80007b6:	d81e      	bhi.n	80007f6 <__aeabi_dmul+0xde>
 80007b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80007bc:	bf08      	it	eq
 80007be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007c2:	f150 0000 	adcs.w	r0, r0, #0
 80007c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80007d0:	ea46 0101 	orr.w	r1, r6, r1
 80007d4:	ea40 0002 	orr.w	r0, r0, r2
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007e0:	bfc2      	ittt	gt
 80007e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ea:	bd70      	popgt	{r4, r5, r6, pc}
 80007ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007f0:	f04f 0e00 	mov.w	lr, #0
 80007f4:	3c01      	subs	r4, #1
 80007f6:	f300 80ab 	bgt.w	8000950 <__aeabi_dmul+0x238>
 80007fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007fe:	bfde      	ittt	le
 8000800:	2000      	movle	r0, #0
 8000802:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000806:	bd70      	pople	{r4, r5, r6, pc}
 8000808:	f1c4 0400 	rsb	r4, r4, #0
 800080c:	3c20      	subs	r4, #32
 800080e:	da35      	bge.n	800087c <__aeabi_dmul+0x164>
 8000810:	340c      	adds	r4, #12
 8000812:	dc1b      	bgt.n	800084c <__aeabi_dmul+0x134>
 8000814:	f104 0414 	add.w	r4, r4, #20
 8000818:	f1c4 0520 	rsb	r5, r4, #32
 800081c:	fa00 f305 	lsl.w	r3, r0, r5
 8000820:	fa20 f004 	lsr.w	r0, r0, r4
 8000824:	fa01 f205 	lsl.w	r2, r1, r5
 8000828:	ea40 0002 	orr.w	r0, r0, r2
 800082c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000830:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000834:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000838:	fa21 f604 	lsr.w	r6, r1, r4
 800083c:	eb42 0106 	adc.w	r1, r2, r6
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f1c4 040c 	rsb	r4, r4, #12
 8000850:	f1c4 0520 	rsb	r5, r4, #32
 8000854:	fa00 f304 	lsl.w	r3, r0, r4
 8000858:	fa20 f005 	lsr.w	r0, r0, r5
 800085c:	fa01 f204 	lsl.w	r2, r1, r4
 8000860:	ea40 0002 	orr.w	r0, r0, r2
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800086c:	f141 0100 	adc.w	r1, r1, #0
 8000870:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000874:	bf08      	it	eq
 8000876:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800087a:	bd70      	pop	{r4, r5, r6, pc}
 800087c:	f1c4 0520 	rsb	r5, r4, #32
 8000880:	fa00 f205 	lsl.w	r2, r0, r5
 8000884:	ea4e 0e02 	orr.w	lr, lr, r2
 8000888:	fa20 f304 	lsr.w	r3, r0, r4
 800088c:	fa01 f205 	lsl.w	r2, r1, r5
 8000890:	ea43 0302 	orr.w	r3, r3, r2
 8000894:	fa21 f004 	lsr.w	r0, r1, r4
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800089c:	fa21 f204 	lsr.w	r2, r1, r4
 80008a0:	ea20 0002 	bic.w	r0, r0, r2
 80008a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80008a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008ac:	bf08      	it	eq
 80008ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f094 0f00 	teq	r4, #0
 80008b8:	d10f      	bne.n	80008da <__aeabi_dmul+0x1c2>
 80008ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80008be:	0040      	lsls	r0, r0, #1
 80008c0:	eb41 0101 	adc.w	r1, r1, r1
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3c01      	subeq	r4, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1a6>
 80008ce:	ea41 0106 	orr.w	r1, r1, r6
 80008d2:	f095 0f00 	teq	r5, #0
 80008d6:	bf18      	it	ne
 80008d8:	4770      	bxne	lr
 80008da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80008de:	0052      	lsls	r2, r2, #1
 80008e0:	eb43 0303 	adc.w	r3, r3, r3
 80008e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008e8:	bf08      	it	eq
 80008ea:	3d01      	subeq	r5, #1
 80008ec:	d0f7      	beq.n	80008de <__aeabi_dmul+0x1c6>
 80008ee:	ea43 0306 	orr.w	r3, r3, r6
 80008f2:	4770      	bx	lr
 80008f4:	ea94 0f0c 	teq	r4, ip
 80008f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fc:	bf18      	it	ne
 80008fe:	ea95 0f0c 	teqne	r5, ip
 8000902:	d00c      	beq.n	800091e <__aeabi_dmul+0x206>
 8000904:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090e:	d1d1      	bne.n	80008b4 <__aeabi_dmul+0x19c>
 8000910:	ea81 0103 	eor.w	r1, r1, r3
 8000914:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000918:	f04f 0000 	mov.w	r0, #0
 800091c:	bd70      	pop	{r4, r5, r6, pc}
 800091e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000922:	bf06      	itte	eq
 8000924:	4610      	moveq	r0, r2
 8000926:	4619      	moveq	r1, r3
 8000928:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800092c:	d019      	beq.n	8000962 <__aeabi_dmul+0x24a>
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	d102      	bne.n	800093a <__aeabi_dmul+0x222>
 8000934:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000938:	d113      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	d105      	bne.n	800094c <__aeabi_dmul+0x234>
 8000940:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000944:	bf1c      	itt	ne
 8000946:	4610      	movne	r0, r2
 8000948:	4619      	movne	r1, r3
 800094a:	d10a      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800094c:	ea81 0103 	eor.w	r1, r1, r3
 8000950:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000954:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000958:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800095c:	f04f 0000 	mov.w	r0, #0
 8000960:	bd70      	pop	{r4, r5, r6, pc}
 8000962:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000966:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800096a:	bd70      	pop	{r4, r5, r6, pc}

0800096c <__aeabi_ddiv>:
 800096c:	b570      	push	{r4, r5, r6, lr}
 800096e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000972:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000976:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800097a:	bf1d      	ittte	ne
 800097c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000980:	ea94 0f0c 	teqne	r4, ip
 8000984:	ea95 0f0c 	teqne	r5, ip
 8000988:	f000 f8a7 	bleq	8000ada <__aeabi_ddiv+0x16e>
 800098c:	eba4 0405 	sub.w	r4, r4, r5
 8000990:	ea81 0e03 	eor.w	lr, r1, r3
 8000994:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000998:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800099c:	f000 8088 	beq.w	8000ab0 <__aeabi_ddiv+0x144>
 80009a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80009a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80009a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80009ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80009c4:	429d      	cmp	r5, r3
 80009c6:	bf08      	it	eq
 80009c8:	4296      	cmpeq	r6, r2
 80009ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80009ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80009d2:	d202      	bcs.n	80009da <__aeabi_ddiv+0x6e>
 80009d4:	085b      	lsrs	r3, r3, #1
 80009d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009da:	1ab6      	subs	r6, r6, r2
 80009dc:	eb65 0503 	sbc.w	r5, r5, r3
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80009f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009f6:	bf22      	ittt	cs
 80009f8:	1ab6      	subcs	r6, r6, r2
 80009fa:	4675      	movcs	r5, lr
 80009fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a00:	085b      	lsrs	r3, r3, #1
 8000a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a0e:	bf22      	ittt	cs
 8000a10:	1ab6      	subcs	r6, r6, r2
 8000a12:	4675      	movcs	r5, lr
 8000a14:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a18:	085b      	lsrs	r3, r3, #1
 8000a1a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a1e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a22:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a26:	bf22      	ittt	cs
 8000a28:	1ab6      	subcs	r6, r6, r2
 8000a2a:	4675      	movcs	r5, lr
 8000a2c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a30:	085b      	lsrs	r3, r3, #1
 8000a32:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a36:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a3a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a3e:	bf22      	ittt	cs
 8000a40:	1ab6      	subcs	r6, r6, r2
 8000a42:	4675      	movcs	r5, lr
 8000a44:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a48:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a4c:	d018      	beq.n	8000a80 <__aeabi_ddiv+0x114>
 8000a4e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a52:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a56:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a5e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a66:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a6a:	d1c0      	bne.n	80009ee <__aeabi_ddiv+0x82>
 8000a6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a70:	d10b      	bne.n	8000a8a <__aeabi_ddiv+0x11e>
 8000a72:	ea41 0100 	orr.w	r1, r1, r0
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a7e:	e7b6      	b.n	80009ee <__aeabi_ddiv+0x82>
 8000a80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a84:	bf04      	itt	eq
 8000a86:	4301      	orreq	r1, r0
 8000a88:	2000      	moveq	r0, #0
 8000a8a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a8e:	bf88      	it	hi
 8000a90:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a94:	f63f aeaf 	bhi.w	80007f6 <__aeabi_dmul+0xde>
 8000a98:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a9c:	bf04      	itt	eq
 8000a9e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000aa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000aa6:	f150 0000 	adcs.w	r0, r0, #0
 8000aaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000aae:	bd70      	pop	{r4, r5, r6, pc}
 8000ab0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000ab4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000ab8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000abc:	bfc2      	ittt	gt
 8000abe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ac2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ac6:	bd70      	popgt	{r4, r5, r6, pc}
 8000ac8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000acc:	f04f 0e00 	mov.w	lr, #0
 8000ad0:	3c01      	subs	r4, #1
 8000ad2:	e690      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ad4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ad8:	e68d      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ada:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ade:	ea94 0f0c 	teq	r4, ip
 8000ae2:	bf08      	it	eq
 8000ae4:	ea95 0f0c 	teqeq	r5, ip
 8000ae8:	f43f af3b 	beq.w	8000962 <__aeabi_dmul+0x24a>
 8000aec:	ea94 0f0c 	teq	r4, ip
 8000af0:	d10a      	bne.n	8000b08 <__aeabi_ddiv+0x19c>
 8000af2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000af6:	f47f af34 	bne.w	8000962 <__aeabi_dmul+0x24a>
 8000afa:	ea95 0f0c 	teq	r5, ip
 8000afe:	f47f af25 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b02:	4610      	mov	r0, r2
 8000b04:	4619      	mov	r1, r3
 8000b06:	e72c      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b08:	ea95 0f0c 	teq	r5, ip
 8000b0c:	d106      	bne.n	8000b1c <__aeabi_ddiv+0x1b0>
 8000b0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b12:	f43f aefd 	beq.w	8000910 <__aeabi_dmul+0x1f8>
 8000b16:	4610      	mov	r0, r2
 8000b18:	4619      	mov	r1, r3
 8000b1a:	e722      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b26:	f47f aec5 	bne.w	80008b4 <__aeabi_dmul+0x19c>
 8000b2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b2e:	f47f af0d 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b36:	f47f aeeb 	bne.w	8000910 <__aeabi_dmul+0x1f8>
 8000b3a:	e712      	b.n	8000962 <__aeabi_dmul+0x24a>

08000b3c <__gedf2>:
 8000b3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b40:	e006      	b.n	8000b50 <__cmpdf2+0x4>
 8000b42:	bf00      	nop

08000b44 <__ledf2>:
 8000b44:	f04f 0c01 	mov.w	ip, #1
 8000b48:	e002      	b.n	8000b50 <__cmpdf2+0x4>
 8000b4a:	bf00      	nop

08000b4c <__cmpdf2>:
 8000b4c:	f04f 0c01 	mov.w	ip, #1
 8000b50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	bf18      	it	ne
 8000b62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b66:	d01b      	beq.n	8000ba0 <__cmpdf2+0x54>
 8000b68:	b001      	add	sp, #4
 8000b6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b6e:	bf0c      	ite	eq
 8000b70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b74:	ea91 0f03 	teqne	r1, r3
 8000b78:	bf02      	ittt	eq
 8000b7a:	ea90 0f02 	teqeq	r0, r2
 8000b7e:	2000      	moveq	r0, #0
 8000b80:	4770      	bxeq	lr
 8000b82:	f110 0f00 	cmn.w	r0, #0
 8000b86:	ea91 0f03 	teq	r1, r3
 8000b8a:	bf58      	it	pl
 8000b8c:	4299      	cmppl	r1, r3
 8000b8e:	bf08      	it	eq
 8000b90:	4290      	cmpeq	r0, r2
 8000b92:	bf2c      	ite	cs
 8000b94:	17d8      	asrcs	r0, r3, #31
 8000b96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b9a:	f040 0001 	orr.w	r0, r0, #1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba8:	d102      	bne.n	8000bb0 <__cmpdf2+0x64>
 8000baa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bae:	d107      	bne.n	8000bc0 <__cmpdf2+0x74>
 8000bb0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb8:	d1d6      	bne.n	8000b68 <__cmpdf2+0x1c>
 8000bba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bbe:	d0d3      	beq.n	8000b68 <__cmpdf2+0x1c>
 8000bc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_cdrcmple>:
 8000bc8:	4684      	mov	ip, r0
 8000bca:	4610      	mov	r0, r2
 8000bcc:	4662      	mov	r2, ip
 8000bce:	468c      	mov	ip, r1
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4663      	mov	r3, ip
 8000bd4:	e000      	b.n	8000bd8 <__aeabi_cdcmpeq>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_cdcmpeq>:
 8000bd8:	b501      	push	{r0, lr}
 8000bda:	f7ff ffb7 	bl	8000b4c <__cmpdf2>
 8000bde:	2800      	cmp	r0, #0
 8000be0:	bf48      	it	mi
 8000be2:	f110 0f00 	cmnmi.w	r0, #0
 8000be6:	bd01      	pop	{r0, pc}

08000be8 <__aeabi_dcmpeq>:
 8000be8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bec:	f7ff fff4 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000bf0:	bf0c      	ite	eq
 8000bf2:	2001      	moveq	r0, #1
 8000bf4:	2000      	movne	r0, #0
 8000bf6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfa:	bf00      	nop

08000bfc <__aeabi_dcmplt>:
 8000bfc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c00:	f7ff ffea 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c04:	bf34      	ite	cc
 8000c06:	2001      	movcc	r0, #1
 8000c08:	2000      	movcs	r0, #0
 8000c0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0e:	bf00      	nop

08000c10 <__aeabi_dcmple>:
 8000c10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c14:	f7ff ffe0 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c18:	bf94      	ite	ls
 8000c1a:	2001      	movls	r0, #1
 8000c1c:	2000      	movhi	r0, #0
 8000c1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c22:	bf00      	nop

08000c24 <__aeabi_dcmpge>:
 8000c24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c28:	f7ff ffce 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c2c:	bf94      	ite	ls
 8000c2e:	2001      	movls	r0, #1
 8000c30:	2000      	movhi	r0, #0
 8000c32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c36:	bf00      	nop

08000c38 <__aeabi_dcmpgt>:
 8000c38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c3c:	f7ff ffc4 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c40:	bf34      	ite	cc
 8000c42:	2001      	movcc	r0, #1
 8000c44:	2000      	movcs	r0, #0
 8000c46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c4a:	bf00      	nop

08000c4c <__aeabi_dcmpun>:
 8000c4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c54:	d102      	bne.n	8000c5c <__aeabi_dcmpun+0x10>
 8000c56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c5a:	d10a      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c64:	d102      	bne.n	8000c6c <__aeabi_dcmpun+0x20>
 8000c66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c6a:	d102      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c6c:	f04f 0000 	mov.w	r0, #0
 8000c70:	4770      	bx	lr
 8000c72:	f04f 0001 	mov.w	r0, #1
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_d2iz>:
 8000c78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c80:	d215      	bcs.n	8000cae <__aeabi_d2iz+0x36>
 8000c82:	d511      	bpl.n	8000ca8 <__aeabi_d2iz+0x30>
 8000c84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c8c:	d912      	bls.n	8000cb4 <__aeabi_d2iz+0x3c>
 8000c8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	4240      	negne	r0, r0
 8000ca6:	4770      	bx	lr
 8000ca8:	f04f 0000 	mov.w	r0, #0
 8000cac:	4770      	bx	lr
 8000cae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cb2:	d105      	bne.n	8000cc0 <__aeabi_d2iz+0x48>
 8000cb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000cb8:	bf08      	it	eq
 8000cba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000cbe:	4770      	bx	lr
 8000cc0:	f04f 0000 	mov.w	r0, #0
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2uiz>:
 8000cc8:	004a      	lsls	r2, r1, #1
 8000cca:	d211      	bcs.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000ccc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000cd0:	d211      	bcs.n	8000cf6 <__aeabi_d2uiz+0x2e>
 8000cd2:	d50d      	bpl.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000cd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000cd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000cdc:	d40e      	bmi.n	8000cfc <__aeabi_d2uiz+0x34>
 8000cde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ce2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ce6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cea:	fa23 f002 	lsr.w	r0, r3, r2
 8000cee:	4770      	bx	lr
 8000cf0:	f04f 0000 	mov.w	r0, #0
 8000cf4:	4770      	bx	lr
 8000cf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cfa:	d102      	bne.n	8000d02 <__aeabi_d2uiz+0x3a>
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000d00:	4770      	bx	lr
 8000d02:	f04f 0000 	mov.w	r0, #0
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2f>:
 8000d08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000d0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000d10:	bf24      	itt	cs
 8000d12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000d16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000d1a:	d90d      	bls.n	8000d38 <__aeabi_d2f+0x30>
 8000d1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000d2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000d3c:	d121      	bne.n	8000d82 <__aeabi_d2f+0x7a>
 8000d3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000d42:	bfbc      	itt	lt
 8000d44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000d48:	4770      	bxlt	lr
 8000d4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d52:	f1c2 0218 	rsb	r2, r2, #24
 8000d56:	f1c2 0c20 	rsb	ip, r2, #32
 8000d5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d62:	bf18      	it	ne
 8000d64:	f040 0001 	orrne.w	r0, r0, #1
 8000d68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d74:	ea40 000c 	orr.w	r0, r0, ip
 8000d78:	fa23 f302 	lsr.w	r3, r3, r2
 8000d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d80:	e7cc      	b.n	8000d1c <__aeabi_d2f+0x14>
 8000d82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d86:	d107      	bne.n	8000d98 <__aeabi_d2f+0x90>
 8000d88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d96:	4770      	bxne	lr
 8000d98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000da0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <__aeabi_frsub>:
 8000da8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000dac:	e002      	b.n	8000db4 <__addsf3>
 8000dae:	bf00      	nop

08000db0 <__aeabi_fsub>:
 8000db0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000db4 <__addsf3>:
 8000db4:	0042      	lsls	r2, r0, #1
 8000db6:	bf1f      	itttt	ne
 8000db8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000dbc:	ea92 0f03 	teqne	r2, r3
 8000dc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000dc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dc8:	d06a      	beq.n	8000ea0 <__addsf3+0xec>
 8000dca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000dce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000dd2:	bfc1      	itttt	gt
 8000dd4:	18d2      	addgt	r2, r2, r3
 8000dd6:	4041      	eorgt	r1, r0
 8000dd8:	4048      	eorgt	r0, r1
 8000dda:	4041      	eorgt	r1, r0
 8000ddc:	bfb8      	it	lt
 8000dde:	425b      	neglt	r3, r3
 8000de0:	2b19      	cmp	r3, #25
 8000de2:	bf88      	it	hi
 8000de4:	4770      	bxhi	lr
 8000de6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000dea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dee:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000df2:	bf18      	it	ne
 8000df4:	4240      	negne	r0, r0
 8000df6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000dfa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000dfe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000e02:	bf18      	it	ne
 8000e04:	4249      	negne	r1, r1
 8000e06:	ea92 0f03 	teq	r2, r3
 8000e0a:	d03f      	beq.n	8000e8c <__addsf3+0xd8>
 8000e0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000e10:	fa41 fc03 	asr.w	ip, r1, r3
 8000e14:	eb10 000c 	adds.w	r0, r0, ip
 8000e18:	f1c3 0320 	rsb	r3, r3, #32
 8000e1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000e20:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e24:	d502      	bpl.n	8000e2c <__addsf3+0x78>
 8000e26:	4249      	negs	r1, r1
 8000e28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000e2c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000e30:	d313      	bcc.n	8000e5a <__addsf3+0xa6>
 8000e32:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e36:	d306      	bcc.n	8000e46 <__addsf3+0x92>
 8000e38:	0840      	lsrs	r0, r0, #1
 8000e3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000e3e:	f102 0201 	add.w	r2, r2, #1
 8000e42:	2afe      	cmp	r2, #254	; 0xfe
 8000e44:	d251      	bcs.n	8000eea <__addsf3+0x136>
 8000e46:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000e4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e4e:	bf08      	it	eq
 8000e50:	f020 0001 	biceq.w	r0, r0, #1
 8000e54:	ea40 0003 	orr.w	r0, r0, r3
 8000e58:	4770      	bx	lr
 8000e5a:	0049      	lsls	r1, r1, #1
 8000e5c:	eb40 0000 	adc.w	r0, r0, r0
 8000e60:	3a01      	subs	r2, #1
 8000e62:	bf28      	it	cs
 8000e64:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000e68:	d2ed      	bcs.n	8000e46 <__addsf3+0x92>
 8000e6a:	fab0 fc80 	clz	ip, r0
 8000e6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000e72:	ebb2 020c 	subs.w	r2, r2, ip
 8000e76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000e7a:	bfaa      	itet	ge
 8000e7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000e80:	4252      	neglt	r2, r2
 8000e82:	4318      	orrge	r0, r3
 8000e84:	bfbc      	itt	lt
 8000e86:	40d0      	lsrlt	r0, r2
 8000e88:	4318      	orrlt	r0, r3
 8000e8a:	4770      	bx	lr
 8000e8c:	f092 0f00 	teq	r2, #0
 8000e90:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000e94:	bf06      	itte	eq
 8000e96:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000e9a:	3201      	addeq	r2, #1
 8000e9c:	3b01      	subne	r3, #1
 8000e9e:	e7b5      	b.n	8000e0c <__addsf3+0x58>
 8000ea0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ea4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ea8:	bf18      	it	ne
 8000eaa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000eae:	d021      	beq.n	8000ef4 <__addsf3+0x140>
 8000eb0:	ea92 0f03 	teq	r2, r3
 8000eb4:	d004      	beq.n	8000ec0 <__addsf3+0x10c>
 8000eb6:	f092 0f00 	teq	r2, #0
 8000eba:	bf08      	it	eq
 8000ebc:	4608      	moveq	r0, r1
 8000ebe:	4770      	bx	lr
 8000ec0:	ea90 0f01 	teq	r0, r1
 8000ec4:	bf1c      	itt	ne
 8000ec6:	2000      	movne	r0, #0
 8000ec8:	4770      	bxne	lr
 8000eca:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ece:	d104      	bne.n	8000eda <__addsf3+0x126>
 8000ed0:	0040      	lsls	r0, r0, #1
 8000ed2:	bf28      	it	cs
 8000ed4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ede:	bf3c      	itt	cc
 8000ee0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ee4:	4770      	bxcc	lr
 8000ee6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000eea:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000eee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef2:	4770      	bx	lr
 8000ef4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ef8:	bf16      	itet	ne
 8000efa:	4608      	movne	r0, r1
 8000efc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000f00:	4601      	movne	r1, r0
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	bf06      	itte	eq
 8000f06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000f0a:	ea90 0f01 	teqeq	r0, r1
 8000f0e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000f12:	4770      	bx	lr

08000f14 <__aeabi_ui2f>:
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	e004      	b.n	8000f24 <__aeabi_i2f+0x8>
 8000f1a:	bf00      	nop

08000f1c <__aeabi_i2f>:
 8000f1c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000f20:	bf48      	it	mi
 8000f22:	4240      	negmi	r0, r0
 8000f24:	ea5f 0c00 	movs.w	ip, r0
 8000f28:	bf08      	it	eq
 8000f2a:	4770      	bxeq	lr
 8000f2c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000f30:	4601      	mov	r1, r0
 8000f32:	f04f 0000 	mov.w	r0, #0
 8000f36:	e01c      	b.n	8000f72 <__aeabi_l2f+0x2a>

08000f38 <__aeabi_ul2f>:
 8000f38:	ea50 0201 	orrs.w	r2, r0, r1
 8000f3c:	bf08      	it	eq
 8000f3e:	4770      	bxeq	lr
 8000f40:	f04f 0300 	mov.w	r3, #0
 8000f44:	e00a      	b.n	8000f5c <__aeabi_l2f+0x14>
 8000f46:	bf00      	nop

08000f48 <__aeabi_l2f>:
 8000f48:	ea50 0201 	orrs.w	r2, r0, r1
 8000f4c:	bf08      	it	eq
 8000f4e:	4770      	bxeq	lr
 8000f50:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000f54:	d502      	bpl.n	8000f5c <__aeabi_l2f+0x14>
 8000f56:	4240      	negs	r0, r0
 8000f58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f5c:	ea5f 0c01 	movs.w	ip, r1
 8000f60:	bf02      	ittt	eq
 8000f62:	4684      	moveq	ip, r0
 8000f64:	4601      	moveq	r1, r0
 8000f66:	2000      	moveq	r0, #0
 8000f68:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000f6c:	bf08      	it	eq
 8000f6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000f72:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000f76:	fabc f28c 	clz	r2, ip
 8000f7a:	3a08      	subs	r2, #8
 8000f7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000f80:	db10      	blt.n	8000fa4 <__aeabi_l2f+0x5c>
 8000f82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f86:	4463      	add	r3, ip
 8000f88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f8c:	f1c2 0220 	rsb	r2, r2, #32
 8000f90:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000f94:	fa20 f202 	lsr.w	r2, r0, r2
 8000f98:	eb43 0002 	adc.w	r0, r3, r2
 8000f9c:	bf08      	it	eq
 8000f9e:	f020 0001 	biceq.w	r0, r0, #1
 8000fa2:	4770      	bx	lr
 8000fa4:	f102 0220 	add.w	r2, r2, #32
 8000fa8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000fac:	f1c2 0220 	rsb	r2, r2, #32
 8000fb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000fb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000fb8:	eb43 0002 	adc.w	r0, r3, r2
 8000fbc:	bf08      	it	eq
 8000fbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_uldivmod>:
 8000fc4:	b953      	cbnz	r3, 8000fdc <__aeabi_uldivmod+0x18>
 8000fc6:	b94a      	cbnz	r2, 8000fdc <__aeabi_uldivmod+0x18>
 8000fc8:	2900      	cmp	r1, #0
 8000fca:	bf08      	it	eq
 8000fcc:	2800      	cmpeq	r0, #0
 8000fce:	bf1c      	itt	ne
 8000fd0:	f04f 31ff 	movne.w	r1, #4294967295
 8000fd4:	f04f 30ff 	movne.w	r0, #4294967295
 8000fd8:	f000 b9a6 	b.w	8001328 <__aeabi_idiv0>
 8000fdc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fe0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fe4:	f000 f83e 	bl	8001064 <__udivmoddi4>
 8000fe8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ff0:	b004      	add	sp, #16
 8000ff2:	4770      	bx	lr

08000ff4 <__aeabi_d2lz>:
 8000ff4:	b538      	push	{r3, r4, r5, lr}
 8000ff6:	460c      	mov	r4, r1
 8000ff8:	4605      	mov	r5, r0
 8000ffa:	4621      	mov	r1, r4
 8000ffc:	4628      	mov	r0, r5
 8000ffe:	2200      	movs	r2, #0
 8001000:	2300      	movs	r3, #0
 8001002:	f7ff fdfb 	bl	8000bfc <__aeabi_dcmplt>
 8001006:	b928      	cbnz	r0, 8001014 <__aeabi_d2lz+0x20>
 8001008:	4628      	mov	r0, r5
 800100a:	4621      	mov	r1, r4
 800100c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001010:	f000 b80a 	b.w	8001028 <__aeabi_d2ulz>
 8001014:	4628      	mov	r0, r5
 8001016:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800101a:	f000 f805 	bl	8001028 <__aeabi_d2ulz>
 800101e:	4240      	negs	r0, r0
 8001020:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001024:	bd38      	pop	{r3, r4, r5, pc}
 8001026:	bf00      	nop

08001028 <__aeabi_d2ulz>:
 8001028:	b5d0      	push	{r4, r6, r7, lr}
 800102a:	2200      	movs	r2, #0
 800102c:	4b0b      	ldr	r3, [pc, #44]	; (800105c <__aeabi_d2ulz+0x34>)
 800102e:	4606      	mov	r6, r0
 8001030:	460f      	mov	r7, r1
 8001032:	f7ff fb71 	bl	8000718 <__aeabi_dmul>
 8001036:	f7ff fe47 	bl	8000cc8 <__aeabi_d2uiz>
 800103a:	4604      	mov	r4, r0
 800103c:	f7ff faf2 	bl	8000624 <__aeabi_ui2d>
 8001040:	2200      	movs	r2, #0
 8001042:	4b07      	ldr	r3, [pc, #28]	; (8001060 <__aeabi_d2ulz+0x38>)
 8001044:	f7ff fb68 	bl	8000718 <__aeabi_dmul>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4630      	mov	r0, r6
 800104e:	4639      	mov	r1, r7
 8001050:	f7ff f9aa 	bl	80003a8 <__aeabi_dsub>
 8001054:	f7ff fe38 	bl	8000cc8 <__aeabi_d2uiz>
 8001058:	4621      	mov	r1, r4
 800105a:	bdd0      	pop	{r4, r6, r7, pc}
 800105c:	3df00000 	.word	0x3df00000
 8001060:	41f00000 	.word	0x41f00000

08001064 <__udivmoddi4>:
 8001064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001068:	9e08      	ldr	r6, [sp, #32]
 800106a:	460d      	mov	r5, r1
 800106c:	4604      	mov	r4, r0
 800106e:	468e      	mov	lr, r1
 8001070:	2b00      	cmp	r3, #0
 8001072:	f040 8083 	bne.w	800117c <__udivmoddi4+0x118>
 8001076:	428a      	cmp	r2, r1
 8001078:	4617      	mov	r7, r2
 800107a:	d947      	bls.n	800110c <__udivmoddi4+0xa8>
 800107c:	fab2 f382 	clz	r3, r2
 8001080:	b14b      	cbz	r3, 8001096 <__udivmoddi4+0x32>
 8001082:	f1c3 0120 	rsb	r1, r3, #32
 8001086:	fa05 fe03 	lsl.w	lr, r5, r3
 800108a:	fa20 f101 	lsr.w	r1, r0, r1
 800108e:	409f      	lsls	r7, r3
 8001090:	ea41 0e0e 	orr.w	lr, r1, lr
 8001094:	409c      	lsls	r4, r3
 8001096:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800109a:	fbbe fcf8 	udiv	ip, lr, r8
 800109e:	fa1f f987 	uxth.w	r9, r7
 80010a2:	fb08 e21c 	mls	r2, r8, ip, lr
 80010a6:	fb0c f009 	mul.w	r0, ip, r9
 80010aa:	0c21      	lsrs	r1, r4, #16
 80010ac:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80010b0:	4290      	cmp	r0, r2
 80010b2:	d90a      	bls.n	80010ca <__udivmoddi4+0x66>
 80010b4:	18ba      	adds	r2, r7, r2
 80010b6:	f10c 31ff 	add.w	r1, ip, #4294967295
 80010ba:	f080 8118 	bcs.w	80012ee <__udivmoddi4+0x28a>
 80010be:	4290      	cmp	r0, r2
 80010c0:	f240 8115 	bls.w	80012ee <__udivmoddi4+0x28a>
 80010c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80010c8:	443a      	add	r2, r7
 80010ca:	1a12      	subs	r2, r2, r0
 80010cc:	fbb2 f0f8 	udiv	r0, r2, r8
 80010d0:	fb08 2210 	mls	r2, r8, r0, r2
 80010d4:	fb00 f109 	mul.w	r1, r0, r9
 80010d8:	b2a4      	uxth	r4, r4
 80010da:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80010de:	42a1      	cmp	r1, r4
 80010e0:	d909      	bls.n	80010f6 <__udivmoddi4+0x92>
 80010e2:	193c      	adds	r4, r7, r4
 80010e4:	f100 32ff 	add.w	r2, r0, #4294967295
 80010e8:	f080 8103 	bcs.w	80012f2 <__udivmoddi4+0x28e>
 80010ec:	42a1      	cmp	r1, r4
 80010ee:	f240 8100 	bls.w	80012f2 <__udivmoddi4+0x28e>
 80010f2:	3802      	subs	r0, #2
 80010f4:	443c      	add	r4, r7
 80010f6:	1a64      	subs	r4, r4, r1
 80010f8:	2100      	movs	r1, #0
 80010fa:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80010fe:	b11e      	cbz	r6, 8001108 <__udivmoddi4+0xa4>
 8001100:	2200      	movs	r2, #0
 8001102:	40dc      	lsrs	r4, r3
 8001104:	e9c6 4200 	strd	r4, r2, [r6]
 8001108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800110c:	b902      	cbnz	r2, 8001110 <__udivmoddi4+0xac>
 800110e:	deff      	udf	#255	; 0xff
 8001110:	fab2 f382 	clz	r3, r2
 8001114:	2b00      	cmp	r3, #0
 8001116:	d14f      	bne.n	80011b8 <__udivmoddi4+0x154>
 8001118:	1a8d      	subs	r5, r1, r2
 800111a:	2101      	movs	r1, #1
 800111c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8001120:	fa1f f882 	uxth.w	r8, r2
 8001124:	fbb5 fcfe 	udiv	ip, r5, lr
 8001128:	fb0e 551c 	mls	r5, lr, ip, r5
 800112c:	fb08 f00c 	mul.w	r0, r8, ip
 8001130:	0c22      	lsrs	r2, r4, #16
 8001132:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8001136:	42a8      	cmp	r0, r5
 8001138:	d907      	bls.n	800114a <__udivmoddi4+0xe6>
 800113a:	197d      	adds	r5, r7, r5
 800113c:	f10c 32ff 	add.w	r2, ip, #4294967295
 8001140:	d202      	bcs.n	8001148 <__udivmoddi4+0xe4>
 8001142:	42a8      	cmp	r0, r5
 8001144:	f200 80e9 	bhi.w	800131a <__udivmoddi4+0x2b6>
 8001148:	4694      	mov	ip, r2
 800114a:	1a2d      	subs	r5, r5, r0
 800114c:	fbb5 f0fe 	udiv	r0, r5, lr
 8001150:	fb0e 5510 	mls	r5, lr, r0, r5
 8001154:	fb08 f800 	mul.w	r8, r8, r0
 8001158:	b2a4      	uxth	r4, r4
 800115a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800115e:	45a0      	cmp	r8, r4
 8001160:	d907      	bls.n	8001172 <__udivmoddi4+0x10e>
 8001162:	193c      	adds	r4, r7, r4
 8001164:	f100 32ff 	add.w	r2, r0, #4294967295
 8001168:	d202      	bcs.n	8001170 <__udivmoddi4+0x10c>
 800116a:	45a0      	cmp	r8, r4
 800116c:	f200 80d9 	bhi.w	8001322 <__udivmoddi4+0x2be>
 8001170:	4610      	mov	r0, r2
 8001172:	eba4 0408 	sub.w	r4, r4, r8
 8001176:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800117a:	e7c0      	b.n	80010fe <__udivmoddi4+0x9a>
 800117c:	428b      	cmp	r3, r1
 800117e:	d908      	bls.n	8001192 <__udivmoddi4+0x12e>
 8001180:	2e00      	cmp	r6, #0
 8001182:	f000 80b1 	beq.w	80012e8 <__udivmoddi4+0x284>
 8001186:	2100      	movs	r1, #0
 8001188:	e9c6 0500 	strd	r0, r5, [r6]
 800118c:	4608      	mov	r0, r1
 800118e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001192:	fab3 f183 	clz	r1, r3
 8001196:	2900      	cmp	r1, #0
 8001198:	d14b      	bne.n	8001232 <__udivmoddi4+0x1ce>
 800119a:	42ab      	cmp	r3, r5
 800119c:	d302      	bcc.n	80011a4 <__udivmoddi4+0x140>
 800119e:	4282      	cmp	r2, r0
 80011a0:	f200 80b9 	bhi.w	8001316 <__udivmoddi4+0x2b2>
 80011a4:	1a84      	subs	r4, r0, r2
 80011a6:	eb65 0303 	sbc.w	r3, r5, r3
 80011aa:	2001      	movs	r0, #1
 80011ac:	469e      	mov	lr, r3
 80011ae:	2e00      	cmp	r6, #0
 80011b0:	d0aa      	beq.n	8001108 <__udivmoddi4+0xa4>
 80011b2:	e9c6 4e00 	strd	r4, lr, [r6]
 80011b6:	e7a7      	b.n	8001108 <__udivmoddi4+0xa4>
 80011b8:	409f      	lsls	r7, r3
 80011ba:	f1c3 0220 	rsb	r2, r3, #32
 80011be:	40d1      	lsrs	r1, r2
 80011c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011c4:	fbb1 f0fe 	udiv	r0, r1, lr
 80011c8:	fa1f f887 	uxth.w	r8, r7
 80011cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80011d0:	fa24 f202 	lsr.w	r2, r4, r2
 80011d4:	409d      	lsls	r5, r3
 80011d6:	fb00 fc08 	mul.w	ip, r0, r8
 80011da:	432a      	orrs	r2, r5
 80011dc:	0c15      	lsrs	r5, r2, #16
 80011de:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80011e2:	45ac      	cmp	ip, r5
 80011e4:	fa04 f403 	lsl.w	r4, r4, r3
 80011e8:	d909      	bls.n	80011fe <__udivmoddi4+0x19a>
 80011ea:	197d      	adds	r5, r7, r5
 80011ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80011f0:	f080 808f 	bcs.w	8001312 <__udivmoddi4+0x2ae>
 80011f4:	45ac      	cmp	ip, r5
 80011f6:	f240 808c 	bls.w	8001312 <__udivmoddi4+0x2ae>
 80011fa:	3802      	subs	r0, #2
 80011fc:	443d      	add	r5, r7
 80011fe:	eba5 050c 	sub.w	r5, r5, ip
 8001202:	fbb5 f1fe 	udiv	r1, r5, lr
 8001206:	fb0e 5c11 	mls	ip, lr, r1, r5
 800120a:	fb01 f908 	mul.w	r9, r1, r8
 800120e:	b295      	uxth	r5, r2
 8001210:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001214:	45a9      	cmp	r9, r5
 8001216:	d907      	bls.n	8001228 <__udivmoddi4+0x1c4>
 8001218:	197d      	adds	r5, r7, r5
 800121a:	f101 32ff 	add.w	r2, r1, #4294967295
 800121e:	d274      	bcs.n	800130a <__udivmoddi4+0x2a6>
 8001220:	45a9      	cmp	r9, r5
 8001222:	d972      	bls.n	800130a <__udivmoddi4+0x2a6>
 8001224:	3902      	subs	r1, #2
 8001226:	443d      	add	r5, r7
 8001228:	eba5 0509 	sub.w	r5, r5, r9
 800122c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001230:	e778      	b.n	8001124 <__udivmoddi4+0xc0>
 8001232:	f1c1 0720 	rsb	r7, r1, #32
 8001236:	408b      	lsls	r3, r1
 8001238:	fa22 fc07 	lsr.w	ip, r2, r7
 800123c:	ea4c 0c03 	orr.w	ip, ip, r3
 8001240:	fa25 f407 	lsr.w	r4, r5, r7
 8001244:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001248:	fbb4 f9fe 	udiv	r9, r4, lr
 800124c:	fa1f f88c 	uxth.w	r8, ip
 8001250:	fb0e 4419 	mls	r4, lr, r9, r4
 8001254:	fa20 f307 	lsr.w	r3, r0, r7
 8001258:	fb09 fa08 	mul.w	sl, r9, r8
 800125c:	408d      	lsls	r5, r1
 800125e:	431d      	orrs	r5, r3
 8001260:	0c2b      	lsrs	r3, r5, #16
 8001262:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001266:	45a2      	cmp	sl, r4
 8001268:	fa02 f201 	lsl.w	r2, r2, r1
 800126c:	fa00 f301 	lsl.w	r3, r0, r1
 8001270:	d909      	bls.n	8001286 <__udivmoddi4+0x222>
 8001272:	eb1c 0404 	adds.w	r4, ip, r4
 8001276:	f109 30ff 	add.w	r0, r9, #4294967295
 800127a:	d248      	bcs.n	800130e <__udivmoddi4+0x2aa>
 800127c:	45a2      	cmp	sl, r4
 800127e:	d946      	bls.n	800130e <__udivmoddi4+0x2aa>
 8001280:	f1a9 0902 	sub.w	r9, r9, #2
 8001284:	4464      	add	r4, ip
 8001286:	eba4 040a 	sub.w	r4, r4, sl
 800128a:	fbb4 f0fe 	udiv	r0, r4, lr
 800128e:	fb0e 4410 	mls	r4, lr, r0, r4
 8001292:	fb00 fa08 	mul.w	sl, r0, r8
 8001296:	b2ad      	uxth	r5, r5
 8001298:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800129c:	45a2      	cmp	sl, r4
 800129e:	d908      	bls.n	80012b2 <__udivmoddi4+0x24e>
 80012a0:	eb1c 0404 	adds.w	r4, ip, r4
 80012a4:	f100 35ff 	add.w	r5, r0, #4294967295
 80012a8:	d22d      	bcs.n	8001306 <__udivmoddi4+0x2a2>
 80012aa:	45a2      	cmp	sl, r4
 80012ac:	d92b      	bls.n	8001306 <__udivmoddi4+0x2a2>
 80012ae:	3802      	subs	r0, #2
 80012b0:	4464      	add	r4, ip
 80012b2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80012b6:	fba0 8902 	umull	r8, r9, r0, r2
 80012ba:	eba4 040a 	sub.w	r4, r4, sl
 80012be:	454c      	cmp	r4, r9
 80012c0:	46c6      	mov	lr, r8
 80012c2:	464d      	mov	r5, r9
 80012c4:	d319      	bcc.n	80012fa <__udivmoddi4+0x296>
 80012c6:	d016      	beq.n	80012f6 <__udivmoddi4+0x292>
 80012c8:	b15e      	cbz	r6, 80012e2 <__udivmoddi4+0x27e>
 80012ca:	ebb3 020e 	subs.w	r2, r3, lr
 80012ce:	eb64 0405 	sbc.w	r4, r4, r5
 80012d2:	fa04 f707 	lsl.w	r7, r4, r7
 80012d6:	fa22 f301 	lsr.w	r3, r2, r1
 80012da:	431f      	orrs	r7, r3
 80012dc:	40cc      	lsrs	r4, r1
 80012de:	e9c6 7400 	strd	r7, r4, [r6]
 80012e2:	2100      	movs	r1, #0
 80012e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012e8:	4631      	mov	r1, r6
 80012ea:	4630      	mov	r0, r6
 80012ec:	e70c      	b.n	8001108 <__udivmoddi4+0xa4>
 80012ee:	468c      	mov	ip, r1
 80012f0:	e6eb      	b.n	80010ca <__udivmoddi4+0x66>
 80012f2:	4610      	mov	r0, r2
 80012f4:	e6ff      	b.n	80010f6 <__udivmoddi4+0x92>
 80012f6:	4543      	cmp	r3, r8
 80012f8:	d2e6      	bcs.n	80012c8 <__udivmoddi4+0x264>
 80012fa:	ebb8 0e02 	subs.w	lr, r8, r2
 80012fe:	eb69 050c 	sbc.w	r5, r9, ip
 8001302:	3801      	subs	r0, #1
 8001304:	e7e0      	b.n	80012c8 <__udivmoddi4+0x264>
 8001306:	4628      	mov	r0, r5
 8001308:	e7d3      	b.n	80012b2 <__udivmoddi4+0x24e>
 800130a:	4611      	mov	r1, r2
 800130c:	e78c      	b.n	8001228 <__udivmoddi4+0x1c4>
 800130e:	4681      	mov	r9, r0
 8001310:	e7b9      	b.n	8001286 <__udivmoddi4+0x222>
 8001312:	4608      	mov	r0, r1
 8001314:	e773      	b.n	80011fe <__udivmoddi4+0x19a>
 8001316:	4608      	mov	r0, r1
 8001318:	e749      	b.n	80011ae <__udivmoddi4+0x14a>
 800131a:	f1ac 0c02 	sub.w	ip, ip, #2
 800131e:	443d      	add	r5, r7
 8001320:	e713      	b.n	800114a <__udivmoddi4+0xe6>
 8001322:	3802      	subs	r0, #2
 8001324:	443c      	add	r4, r7
 8001326:	e724      	b.n	8001172 <__udivmoddi4+0x10e>

08001328 <__aeabi_idiv0>:
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop

0800132c <init_ad7888>:

#include "ad7888.h"

//TODO this file needs a lot of work

void init_ad7888 (ad7888 * a2d) {
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
    a2d -> last_channel_sampled = 0xFF;   // Set to invalid channel
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	22ff      	movs	r2, #255	; 0xff
 8001338:	701a      	strb	r2, [r3, #0]

}
 800133a:	bf00      	nop
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr

08001344 <get_voltage>:


float get_voltage (ad7888 * a2d, uint8_t channel) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b088      	sub	sp, #32
 8001348:	af02      	add	r7, sp, #8
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	70fb      	strb	r3, [r7, #3]


//                          Array position [0]
//                            | Array position [1]
//                            |   |
  uint8_t spi_tx_data[2] = {0x55,0x00};       // Define the SPI data buffer (index 0 to 15)
 8001350:	2355      	movs	r3, #85	; 0x55
 8001352:	81bb      	strh	r3, [r7, #12]
  uint8_t spi_rx_data[2] = {0x00,0x00};
 8001354:	2300      	movs	r3, #0
 8001356:	813b      	strh	r3, [r7, #8]
  uint16_t digital_result = 0x000;
 8001358:	2300      	movs	r3, #0
 800135a:	82fb      	strh	r3, [r7, #22]
   * Control register data is loaded in
   * on the first eight clocks of the 
   * transaction.  Channel numbers are 
   * 0 based;
   */
  channel--;    
 800135c:	78fb      	ldrb	r3, [r7, #3]
 800135e:	3b01      	subs	r3, #1
 8001360:	70fb      	strb	r3, [r7, #3]
  spi_tx_data[0] = ( 
                  ((channel >> 2 & 0x01) << AD7888_ADD2_BIT_OFFSET) | 
 8001362:	78fb      	ldrb	r3, [r7, #3]
 8001364:	089b      	lsrs	r3, r3, #2
 8001366:	b2db      	uxtb	r3, r3
 8001368:	015b      	lsls	r3, r3, #5
 800136a:	b25b      	sxtb	r3, r3
 800136c:	f003 0320 	and.w	r3, r3, #32
 8001370:	b25a      	sxtb	r2, r3
                  ((channel >> 1 & 0x01) << AD7888_ADD1_BIT_OFFSET) |
 8001372:	78fb      	ldrb	r3, [r7, #3]
 8001374:	085b      	lsrs	r3, r3, #1
 8001376:	b2db      	uxtb	r3, r3
 8001378:	011b      	lsls	r3, r3, #4
 800137a:	b25b      	sxtb	r3, r3
 800137c:	f003 0310 	and.w	r3, r3, #16
 8001380:	b25b      	sxtb	r3, r3
                  ((channel >> 2 & 0x01) << AD7888_ADD2_BIT_OFFSET) | 
 8001382:	4313      	orrs	r3, r2
 8001384:	b25a      	sxtb	r2, r3
                  ((channel & 0x01) << AD7888_ADD0_BIT_OFFSET) |
 8001386:	78fb      	ldrb	r3, [r7, #3]
 8001388:	00db      	lsls	r3, r3, #3
 800138a:	b25b      	sxtb	r3, r3
 800138c:	f003 0308 	and.w	r3, r3, #8
 8001390:	b25b      	sxtb	r3, r3
                  ((AD7888_USE_ON_CHIP_REFERENCE) << AD7888_REF_BIT_OFFSET) | 
                  ((AD7888_NORMAL_POWER >> 1 & 0x01) << AD7888_PM1_BIT_OFFSET) |
 8001392:	4313      	orrs	r3, r2
 8001394:	b25b      	sxtb	r3, r3
 8001396:	b2db      	uxtb	r3, r3
  spi_tx_data[0] = ( 
 8001398:	733b      	strb	r3, [r7, #12]
  
  // print_string("SPI CONFIG DATA: ",0);
  // print_8b_binary_rep(spi_tx_data[0],LF);


  HAL_GPIO_WritePin(CH1_8_ADC_CS_n_GPIO_Port, CH1_8_ADC_CS_n_Pin, GPIO_PIN_RESET);  //Drop CS line
 800139a:	2200      	movs	r2, #0
 800139c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013a0:	4833      	ldr	r0, [pc, #204]	; (8001470 <get_voltage+0x12c>)
 80013a2:	f002 fc1d 	bl	8003be0 <HAL_GPIO_WritePin>
  HAL_Delay(CS_HAL_DELAY_uS);
 80013a6:	2005      	movs	r0, #5
 80013a8:	f001 fd2c 	bl	8002e04 <HAL_Delay>
  //                               |              Pointer to transmit buffer                                                     
  //                               |                   |                   Pointer to receive buffer                                     
  //                               |                   |                        |             Size in bytes                  
  //                               |                   |                        |                  |          Timeout in us   
  //                               |                   |                        |                  |             |
  ret = HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)spi_tx_data, (uint8_t *) spi_rx_data, (uint16_t) 2, (uint32_t) 800);
 80013ac:	f107 0208 	add.w	r2, r7, #8
 80013b0:	f107 010c 	add.w	r1, r7, #12
 80013b4:	f44f 7348 	mov.w	r3, #800	; 0x320
 80013b8:	9300      	str	r3, [sp, #0]
 80013ba:	2302      	movs	r3, #2
 80013bc:	482d      	ldr	r0, [pc, #180]	; (8001474 <get_voltage+0x130>)
 80013be:	f003 fdad 	bl	8004f1c <HAL_SPI_TransmitReceive>
 80013c2:	4603      	mov	r3, r0
 80013c4:	757b      	strb	r3, [r7, #21]
  HAL_Delay(CS_HAL_DELAY_uS);
 80013c6:	2005      	movs	r0, #5
 80013c8:	f001 fd1c 	bl	8002e04 <HAL_Delay>
  HAL_Delay(CS_HAL_DELAY_uS);
 80013cc:	2005      	movs	r0, #5
 80013ce:	f001 fd19 	bl	8002e04 <HAL_Delay>
  
  if(ret != HAL_OK){
 80013d2:	7d7b      	ldrb	r3, [r7, #21]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d003      	beq.n	80013e0 <get_voltage+0x9c>
    print_string("SPI Transmit Error",LF);
 80013d8:	2101      	movs	r1, #1
 80013da:	4827      	ldr	r0, [pc, #156]	; (8001478 <get_voltage+0x134>)
 80013dc:	f001 fa70 	bl	80028c0 <print_string>
   * to be sent again. 
   * Note, upon initialization, "last channel sampled"
   * is set to a high value so the algorithm knows 
   * when the very first sample occurs. 
   */
  if((a2d -> last_channel_sampled > 16) || (a2d -> last_channel_sampled != channel)) {
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b10      	cmp	r3, #16
 80013e6:	d804      	bhi.n	80013f2 <get_voltage+0xae>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	78fa      	ldrb	r2, [r7, #3]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d016      	beq.n	8001420 <get_voltage+0xdc>
    //                               |              Pointer to transmit buffer                                                     
    //                               |                   |                   Pointer to receive buffer                                     
    //                               |                   |                        |             Size in bytes                  
    //                               |                   |                        |                  |          Timeout in us   
    //                               |                   |                        |                  |             |
    ret = HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)spi_tx_data, (uint8_t *) spi_rx_data, (uint16_t) 2, (uint32_t) 800);
 80013f2:	f107 0208 	add.w	r2, r7, #8
 80013f6:	f107 010c 	add.w	r1, r7, #12
 80013fa:	f44f 7348 	mov.w	r3, #800	; 0x320
 80013fe:	9300      	str	r3, [sp, #0]
 8001400:	2302      	movs	r3, #2
 8001402:	481c      	ldr	r0, [pc, #112]	; (8001474 <get_voltage+0x130>)
 8001404:	f003 fd8a 	bl	8004f1c <HAL_SPI_TransmitReceive>
 8001408:	4603      	mov	r3, r0
 800140a:	757b      	strb	r3, [r7, #21]

    if(ret != HAL_OK){
 800140c:	7d7b      	ldrb	r3, [r7, #21]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d003      	beq.n	800141a <get_voltage+0xd6>
      print_string("SPI Transmit Error",LF);
 8001412:	2101      	movs	r1, #1
 8001414:	4818      	ldr	r0, [pc, #96]	; (8001478 <get_voltage+0x134>)
 8001416:	f001 fa53 	bl	80028c0 <print_string>
    }    

      a2d -> last_channel_sampled = channel;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	78fa      	ldrb	r2, [r7, #3]
 800141e:	701a      	strb	r2, [r3, #0]
    } //END IF



  HAL_GPIO_WritePin(CH1_8_ADC_CS_n_GPIO_Port, CH1_8_ADC_CS_n_Pin, GPIO_PIN_SET);
 8001420:	2201      	movs	r2, #1
 8001422:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001426:	4812      	ldr	r0, [pc, #72]	; (8001470 <get_voltage+0x12c>)
 8001428:	f002 fbda 	bl	8003be0 <HAL_GPIO_WritePin>


  digital_result = (uint16_t)((spi_rx_data[0] << 8) | (spi_rx_data[1]));
 800142c:	7a3b      	ldrb	r3, [r7, #8]
 800142e:	021b      	lsls	r3, r3, #8
 8001430:	b21a      	sxth	r2, r3
 8001432:	7a7b      	ldrb	r3, [r7, #9]
 8001434:	b21b      	sxth	r3, r3
 8001436:	4313      	orrs	r3, r2
 8001438:	b21b      	sxth	r3, r3
 800143a:	82fb      	strh	r3, [r7, #22]

  print_string("The digital result: ", 0);
 800143c:	2100      	movs	r1, #0
 800143e:	480f      	ldr	r0, [pc, #60]	; (800147c <get_voltage+0x138>)
 8001440:	f001 fa3e 	bl	80028c0 <print_string>
  print_16b_binary_rep(digital_result, LF);
 8001444:	8afb      	ldrh	r3, [r7, #22]
 8001446:	2101      	movs	r1, #1
 8001448:	4618      	mov	r0, r3
 800144a:	f001 f9e3 	bl	8002814 <print_16b_binary_rep>

  voltage = (float)(digital_result * A2D_VOLTAGE_PER_BIT);
 800144e:	8afb      	ldrh	r3, [r7, #22]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fd63 	bl	8000f1c <__aeabi_i2f>
 8001456:	4603      	mov	r3, r0
 8001458:	4909      	ldr	r1, [pc, #36]	; (8001480 <get_voltage+0x13c>)
 800145a:	4618      	mov	r0, r3
 800145c:	f7fe feec 	bl	8000238 <__aeabi_fmul>
 8001460:	4603      	mov	r3, r0
 8001462:	613b      	str	r3, [r7, #16]

  return voltage;
 8001464:	693b      	ldr	r3, [r7, #16]
}
 8001466:	4618      	mov	r0, r3
 8001468:	3718      	adds	r7, #24
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40010c00 	.word	0x40010c00
 8001474:	2000036c 	.word	0x2000036c
 8001478:	0800b490 	.word	0x0800b490
 800147c:	0800b4a4 	.word	0x0800b4a4
 8001480:	3a200008 	.word	0x3a200008

08001484 <getNumber_u8>:

struct UARTMembers uart;
ad7888       a2d;               //Type Def Struct AD7888


uint8_t getNumber_u8 ( void ) {
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
    int number      = 0;
 800148a:	2300      	movs	r3, #0
 800148c:	603b      	str	r3, [r7, #0]
    uint8_t timeout     = 0;
 800148e:	2300      	movs	r3, #0
 8001490:	71fb      	strb	r3, [r7, #7]

    ResetRxBuffer();
 8001492:	f001 fb0f 	bl	8002ab4 <ResetRxBuffer>
    
    uart.rxchar = '\0';
 8001496:	4b1a      	ldr	r3, [pc, #104]	; (8001500 <getNumber_u8+0x7c>)
 8001498:	2200      	movs	r2, #0
 800149a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while(uart.rxchar == '\0'){}                   // Wait for keyboard input 
 800149e:	bf00      	nop
 80014a0:	4b17      	ldr	r3, [pc, #92]	; (8001500 <getNumber_u8+0x7c>)
 80014a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d0fa      	beq.n	80014a0 <getNumber_u8+0x1c>
    
    while (timeout < 20) {
 80014aa:	e00a      	b.n	80014c2 <getNumber_u8+0x3e>
        if(uart.rxchar == ENTER_KEY) break;
 80014ac:	4b14      	ldr	r3, [pc, #80]	; (8001500 <getNumber_u8+0x7c>)
 80014ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80014b2:	2b0d      	cmp	r3, #13
 80014b4:	d009      	beq.n	80014ca <getNumber_u8+0x46>

        blockingDelay100ms(1);
 80014b6:	2001      	movs	r0, #1
 80014b8:	f000 fda0 	bl	8001ffc <blockingDelay100ms>
        timeout++;
 80014bc:	79fb      	ldrb	r3, [r7, #7]
 80014be:	3301      	adds	r3, #1
 80014c0:	71fb      	strb	r3, [r7, #7]
    while (timeout < 20) {
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	2b13      	cmp	r3, #19
 80014c6:	d9f1      	bls.n	80014ac <getNumber_u8+0x28>
 80014c8:	e000      	b.n	80014cc <getNumber_u8+0x48>
        if(uart.rxchar == ENTER_KEY) break;
 80014ca:	bf00      	nop
    }

    sscanf(uart.rxbuf,"%d",&number);
 80014cc:	463b      	mov	r3, r7
 80014ce:	461a      	mov	r2, r3
 80014d0:	490c      	ldr	r1, [pc, #48]	; (8001504 <getNumber_u8+0x80>)
 80014d2:	480b      	ldr	r0, [pc, #44]	; (8001500 <getNumber_u8+0x7c>)
 80014d4:	f005 fe24 	bl	8007120 <siscanf>

    print_string("Number Received: ",0);
 80014d8:	2100      	movs	r1, #0
 80014da:	480b      	ldr	r0, [pc, #44]	; (8001508 <getNumber_u8+0x84>)
 80014dc:	f001 f9f0 	bl	80028c0 <print_string>
    PrintUnsignedDecimal((uint8_t)number, LF);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	b29b      	uxth	r3, r3
 80014e6:	2101      	movs	r1, #1
 80014e8:	4618      	mov	r0, r3
 80014ea:	f001 fa2b 	bl	8002944 <PrintUnsignedDecimal>

    ResetRxBuffer();
 80014ee:	f001 fae1 	bl	8002ab4 <ResetRxBuffer>
    return(number);
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	b2db      	uxtb	r3, r3
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	2000020c 	.word	0x2000020c
 8001504:	0800b4bc 	.word	0x0800b4bc
 8001508:	0800b4c0 	.word	0x0800b4c0

0800150c <getNumber_float>:


float getNumber_float( void ) {
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
    float number        = 0;
 8001512:	f04f 0300 	mov.w	r3, #0
 8001516:	603b      	str	r3, [r7, #0]
    uint8_t timeout     = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	71fb      	strb	r3, [r7, #7]
    
    ResetRxBuffer();
 800151c:	f001 faca 	bl	8002ab4 <ResetRxBuffer>
    
    uart.rxchar = '\0';
 8001520:	4b13      	ldr	r3, [pc, #76]	; (8001570 <getNumber_float+0x64>)
 8001522:	2200      	movs	r2, #0
 8001524:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while(uart.rxchar == '\0'){}                   // Wait for keyboard input 
 8001528:	bf00      	nop
 800152a:	4b11      	ldr	r3, [pc, #68]	; (8001570 <getNumber_float+0x64>)
 800152c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001530:	2b00      	cmp	r3, #0
 8001532:	d0fa      	beq.n	800152a <getNumber_float+0x1e>
    
    while (timeout < 80) {
 8001534:	e00a      	b.n	800154c <getNumber_float+0x40>
        
        if(uart.rxchar == ENTER_KEY) break;
 8001536:	4b0e      	ldr	r3, [pc, #56]	; (8001570 <getNumber_float+0x64>)
 8001538:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800153c:	2b0d      	cmp	r3, #13
 800153e:	d009      	beq.n	8001554 <getNumber_float+0x48>

        blockingDelay100ms(1);
 8001540:	2001      	movs	r0, #1
 8001542:	f000 fd5b 	bl	8001ffc <blockingDelay100ms>
        timeout++;
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	3301      	adds	r3, #1
 800154a:	71fb      	strb	r3, [r7, #7]
    while (timeout < 80) {
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	2b4f      	cmp	r3, #79	; 0x4f
 8001550:	d9f1      	bls.n	8001536 <getNumber_float+0x2a>
 8001552:	e000      	b.n	8001556 <getNumber_float+0x4a>
        if(uart.rxchar == ENTER_KEY) break;
 8001554:	bf00      	nop
    }

    sscanf(uart.rxbuf,"%f.3",&number);
 8001556:	463b      	mov	r3, r7
 8001558:	461a      	mov	r2, r3
 800155a:	4906      	ldr	r1, [pc, #24]	; (8001574 <getNumber_float+0x68>)
 800155c:	4804      	ldr	r0, [pc, #16]	; (8001570 <getNumber_float+0x64>)
 800155e:	f005 fddf 	bl	8007120 <siscanf>
    // print_string("Float Number Enterd: ",LF);
    // print_float(number, LF);
    
    ResetRxBuffer();
 8001562:	f001 faa7 	bl	8002ab4 <ResetRxBuffer>

    return(number);
 8001566:	683b      	ldr	r3, [r7, #0]

}
 8001568:	4618      	mov	r0, r3
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	2000020c 	.word	0x2000020c
 8001574:	0800b4d4 	.word	0x0800b4d4

08001578 <MainMenu>:

void MainMenu( void ) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
     * determined, the equation y=mx+b can be rewritten in
     * order to solve for b (b = y-mx).  
     * 
     */

	uint8_t     usr_number_u8       = 0;        // Number user has entered will be stored here
 800157e:	2300      	movs	r3, #0
 8001580:	73fb      	strb	r3, [r7, #15]
    uint16_t    dac_data_value      = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	81bb      	strh	r3, [r7, #12]
    uint8_t     temp_u8             = 0;
 8001586:	2300      	movs	r3, #0
 8001588:	72fb      	strb	r3, [r7, #11]
    bool        temp_bool           = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	72bb      	strb	r3, [r7, #10]
    float       temp_float          = 0.0;
 800158e:	f04f 0300 	mov.w	r3, #0
 8001592:	607b      	str	r3, [r7, #4]
    
    uart.rxchar = '\0';                  
 8001594:	4b8b      	ldr	r3, [pc, #556]	; (80017c4 <MainMenu+0x24c>)
 8001596:	2200      	movs	r2, #0
 8001598:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    ResetTerminal();                            // Clear all the contents on the terminal
 800159c:	f001 fa3c 	bl	8002a18 <ResetTerminal>

    
    blockingDelay10ms(1);
 80015a0:	2001      	movs	r0, #1
 80015a2:	f000 fd07 	bl	8001fb4 <blockingDelay10ms>
    CursorTopLeft();
 80015a6:	f001 fa1f 	bl	80029e8 <CursorTopLeft>
    blockingDelay10ms(1);
 80015aa:	2001      	movs	r0, #1
 80015ac:	f000 fd02 	bl	8001fb4 <blockingDelay10ms>

    while(usr_number_u8 != 99) {
 80015b0:	e0fc      	b.n	80017ac <MainMenu+0x234>
        InsertLineFeed(1);
 80015b2:	2001      	movs	r0, #1
 80015b4:	f001 fa48 	bl	8002a48 <InsertLineFeed>
        InsertLineSeparator();
 80015b8:	f001 fa72 	bl	8002aa0 <InsertLineSeparator>
        print_string("1 --- Manipulate DAC output.",LF);
 80015bc:	2101      	movs	r1, #1
 80015be:	4882      	ldr	r0, [pc, #520]	; (80017c8 <MainMenu+0x250>)
 80015c0:	f001 f97e 	bl	80028c0 <print_string>
        print_string("2 --- Set fuse current.",LF);
 80015c4:	2101      	movs	r1, #1
 80015c6:	4881      	ldr	r0, [pc, #516]	; (80017cc <MainMenu+0x254>)
 80015c8:	f001 f97a 	bl	80028c0 <print_string>
        print_string("3 --- Turn particular analog sw ON.",LF);
 80015cc:	2101      	movs	r1, #1
 80015ce:	4880      	ldr	r0, [pc, #512]	; (80017d0 <MainMenu+0x258>)
 80015d0:	f001 f976 	bl	80028c0 <print_string>
        print_string("4 --- Turn all analog sw OFF.",LF);
 80015d4:	2101      	movs	r1, #1
 80015d6:	487f      	ldr	r0, [pc, #508]	; (80017d4 <MainMenu+0x25c>)
 80015d8:	f001 f972 	bl	80028c0 <print_string>
        print_string("5 --- Get channel 1 of ADC.",LF);
 80015dc:	2101      	movs	r1, #1
 80015de:	487e      	ldr	r0, [pc, #504]	; (80017d8 <MainMenu+0x260>)
 80015e0:	f001 f96e 	bl	80028c0 <print_string>
        print_string("6 --- Get channel 2 of ADC.",LF);
 80015e4:	2101      	movs	r1, #1
 80015e6:	487d      	ldr	r0, [pc, #500]	; (80017dc <MainMenu+0x264>)
 80015e8:	f001 f96a 	bl	80028c0 <print_string>

        
        print_string("99 -- Exit menu.",LF);  
 80015ec:	2101      	movs	r1, #1
 80015ee:	487c      	ldr	r0, [pc, #496]	; (80017e0 <MainMenu+0x268>)
 80015f0:	f001 f966 	bl	80028c0 <print_string>
        InsertLineFeed(2);
 80015f4:	2002      	movs	r0, #2
 80015f6:	f001 fa27 	bl	8002a48 <InsertLineFeed>
        
        print_string("Enter Selection:  ",0);
 80015fa:	2100      	movs	r1, #0
 80015fc:	4879      	ldr	r0, [pc, #484]	; (80017e4 <MainMenu+0x26c>)
 80015fe:	f001 f95f 	bl	80028c0 <print_string>
        usr_number_u8 = getNumber_u8();
 8001602:	f7ff ff3f 	bl	8001484 <getNumber_u8>
 8001606:	4603      	mov	r3, r0
 8001608:	73fb      	strb	r3, [r7, #15]

       
        switch(usr_number_u8) {
 800160a:	7bfb      	ldrb	r3, [r7, #15]
 800160c:	2b06      	cmp	r3, #6
 800160e:	dc15      	bgt.n	800163c <MainMenu+0xc4>
 8001610:	2b00      	cmp	r3, #0
 8001612:	f340 80c9 	ble.w	80017a8 <MainMenu+0x230>
 8001616:	3b01      	subs	r3, #1
 8001618:	2b05      	cmp	r3, #5
 800161a:	f200 80c5 	bhi.w	80017a8 <MainMenu+0x230>
 800161e:	a201      	add	r2, pc, #4	; (adr r2, 8001624 <MainMenu+0xac>)
 8001620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001624:	08001645 	.word	0x08001645
 8001628:	0800168b 	.word	0x0800168b
 800162c:	080016fd 	.word	0x080016fd
 8001630:	08001739 	.word	0x08001739
 8001634:	08001747 	.word	0x08001747
 8001638:	0800176b 	.word	0x0800176b
 800163c:	2b63      	cmp	r3, #99	; 0x63
 800163e:	f000 80a6 	beq.w	800178e <MainMenu+0x216>
 8001642:	e0b1      	b.n	80017a8 <MainMenu+0x230>
            /* Manipulate DAC Voltage Output */
            case 1:
                InsertLineFeed(1);
 8001644:	2001      	movs	r0, #1
 8001646:	f001 f9ff 	bl	8002a48 <InsertLineFeed>
                InsertLineSeparator();
 800164a:	f001 fa29 	bl	8002aa0 <InsertLineSeparator>
                print_string("What voltage shall the DAC be set to: ",0);
 800164e:	2100      	movs	r1, #0
 8001650:	4865      	ldr	r0, [pc, #404]	; (80017e8 <MainMenu+0x270>)
 8001652:	f001 f935 	bl	80028c0 <print_string>
                temp_float = getNumber_float();
 8001656:	f7ff ff59 	bl	800150c <getNumber_float>
 800165a:	6078      	str	r0, [r7, #4]
                InsertLineFeed(1);
 800165c:	2001      	movs	r0, #1
 800165e:	f001 f9f3 	bl	8002a48 <InsertLineFeed>
                print_string("Setting DAC voltage to: ",0);
 8001662:	2100      	movs	r1, #0
 8001664:	4861      	ldr	r0, [pc, #388]	; (80017ec <MainMenu+0x274>)
 8001666:	f001 f92b 	bl	80028c0 <print_string>
                print_float(temp_float,LF);
 800166a:	2101      	movs	r1, #1
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f001 f889 	bl	8002784 <print_float>

            	dac_data_value = get_dac_data_value (temp_float);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f000 f8dc 	bl	8001830 <get_dac_data_value>
 8001678:	4603      	mov	r3, r0
 800167a:	81bb      	strh	r3, [r7, #12]
                HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (uint32_t)dac_data_value);
 800167c:	89bb      	ldrh	r3, [r7, #12]
 800167e:	2200      	movs	r2, #0
 8001680:	2100      	movs	r1, #0
 8001682:	485b      	ldr	r0, [pc, #364]	; (80017f0 <MainMenu+0x278>)
 8001684:	f001 ff74 	bl	8003570 <HAL_DAC_SetValue>
            break;
 8001688:	e090      	b.n	80017ac <MainMenu+0x234>
            
            /* Set fuse current */
            case 2:
                InsertLineFeed(1);
 800168a:	2001      	movs	r0, #1
 800168c:	f001 f9dc 	bl	8002a48 <InsertLineFeed>
                InsertLineSeparator();
 8001690:	f001 fa06 	bl	8002aa0 <InsertLineSeparator>
                print_string("What shall the fuse current be (mA): ",0);
 8001694:	2100      	movs	r1, #0
 8001696:	4857      	ldr	r0, [pc, #348]	; (80017f4 <MainMenu+0x27c>)
 8001698:	f001 f912 	bl	80028c0 <print_string>
                temp_float = getNumber_float();
 800169c:	f7ff ff36 	bl	800150c <getNumber_float>
 80016a0:	6078      	str	r0, [r7, #4]
                temp_float = (float)(temp_float/1000.0*0.5);                  // Multiply by 0.5 to get voltage
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f7fe ffe0 	bl	8000668 <__aeabi_f2d>
 80016a8:	f04f 0200 	mov.w	r2, #0
 80016ac:	4b52      	ldr	r3, [pc, #328]	; (80017f8 <MainMenu+0x280>)
 80016ae:	f7ff f95d 	bl	800096c <__aeabi_ddiv>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	4610      	mov	r0, r2
 80016b8:	4619      	mov	r1, r3
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	4b4f      	ldr	r3, [pc, #316]	; (80017fc <MainMenu+0x284>)
 80016c0:	f7ff f82a 	bl	8000718 <__aeabi_dmul>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4610      	mov	r0, r2
 80016ca:	4619      	mov	r1, r3
 80016cc:	f7ff fb1c 	bl	8000d08 <__aeabi_d2f>
 80016d0:	4603      	mov	r3, r0
 80016d2:	607b      	str	r3, [r7, #4]
                print_string("Required DAC Voltage: ",0);
 80016d4:	2100      	movs	r1, #0
 80016d6:	484a      	ldr	r0, [pc, #296]	; (8001800 <MainMenu+0x288>)
 80016d8:	f001 f8f2 	bl	80028c0 <print_string>
                print_float(temp_float,LF);
 80016dc:	2101      	movs	r1, #1
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f001 f850 	bl	8002784 <print_float>

            	dac_data_value = get_dac_data_value (temp_float);
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f000 f8a3 	bl	8001830 <get_dac_data_value>
 80016ea:	4603      	mov	r3, r0
 80016ec:	81bb      	strh	r3, [r7, #12]
                
                HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (uint32_t)dac_data_value);
 80016ee:	89bb      	ldrh	r3, [r7, #12]
 80016f0:	2200      	movs	r2, #0
 80016f2:	2100      	movs	r1, #0
 80016f4:	483e      	ldr	r0, [pc, #248]	; (80017f0 <MainMenu+0x278>)
 80016f6:	f001 ff3b 	bl	8003570 <HAL_DAC_SetValue>
            	
            break;
 80016fa:	e057      	b.n	80017ac <MainMenu+0x234>

            case 3:
                // print_string("Turning all analog SW ON.",LF);
                // anlg_sw_all_on();
                InsertLineFeed(1);
 80016fc:	2001      	movs	r0, #1
 80016fe:	f001 f9a3 	bl	8002a48 <InsertLineFeed>
                InsertLineSeparator();
 8001702:	f001 f9cd 	bl	8002aa0 <InsertLineSeparator>
                print_string("Which switch would you like to enable:  ",0);
 8001706:	2100      	movs	r1, #0
 8001708:	483e      	ldr	r0, [pc, #248]	; (8001804 <MainMenu+0x28c>)
 800170a:	f001 f8d9 	bl	80028c0 <print_string>
                temp_u8 = getNumber_u8();
 800170e:	f7ff feb9 	bl	8001484 <getNumber_u8>
 8001712:	4603      	mov	r3, r0
 8001714:	72fb      	strb	r3, [r7, #11]

                if(set_anlg_sw_on (temp_u8)) {
 8001716:	7afb      	ldrb	r3, [r7, #11]
 8001718:	4618      	mov	r0, r3
 800171a:	f000 fce9 	bl	80020f0 <set_anlg_sw_on>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d004      	beq.n	800172e <MainMenu+0x1b6>
                    print_string("Successful. Channel should be enabled.",LF);
 8001724:	2101      	movs	r1, #1
 8001726:	4838      	ldr	r0, [pc, #224]	; (8001808 <MainMenu+0x290>)
 8001728:	f001 f8ca 	bl	80028c0 <print_string>
 800172c:	e03e      	b.n	80017ac <MainMenu+0x234>
                }
                else {
                    print_string("Failed to set analog switch ON.",LF);
 800172e:	2101      	movs	r1, #1
 8001730:	4836      	ldr	r0, [pc, #216]	; (800180c <MainMenu+0x294>)
 8001732:	f001 f8c5 	bl	80028c0 <print_string>
                }
                
                
            	
            break;
 8001736:	e039      	b.n	80017ac <MainMenu+0x234>
            
            case 4:
                print_string("Turning all analog SW OFF.",LF);
 8001738:	2101      	movs	r1, #1
 800173a:	4835      	ldr	r0, [pc, #212]	; (8001810 <MainMenu+0x298>)
 800173c:	f001 f8c0 	bl	80028c0 <print_string>
                anlg_sw_all_off();
 8001740:	f000 fc86 	bl	8002050 <anlg_sw_all_off>
                
            	
            break;
 8001744:	e032      	b.n	80017ac <MainMenu+0x234>
            
            case 5:
                print_string("Getting channel 1 of ADC",LF);
 8001746:	2101      	movs	r1, #1
 8001748:	4832      	ldr	r0, [pc, #200]	; (8001814 <MainMenu+0x29c>)
 800174a:	f001 f8b9 	bl	80028c0 <print_string>
                temp_float = get_voltage (&a2d, 1);
 800174e:	2101      	movs	r1, #1
 8001750:	4831      	ldr	r0, [pc, #196]	; (8001818 <MainMenu+0x2a0>)
 8001752:	f7ff fdf7 	bl	8001344 <get_voltage>
 8001756:	6078      	str	r0, [r7, #4]
                print_string("ADC CH 1 Voltage: ",0);
 8001758:	2100      	movs	r1, #0
 800175a:	4830      	ldr	r0, [pc, #192]	; (800181c <MainMenu+0x2a4>)
 800175c:	f001 f8b0 	bl	80028c0 <print_string>
                print_float(temp_float,LF);
 8001760:	2101      	movs	r1, #1
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f001 f80e 	bl	8002784 <print_float>
            	
            break;
 8001768:	e020      	b.n	80017ac <MainMenu+0x234>
            
            case 6:
                print_string("Getting channel 2 of ADC",LF);
 800176a:	2101      	movs	r1, #1
 800176c:	482c      	ldr	r0, [pc, #176]	; (8001820 <MainMenu+0x2a8>)
 800176e:	f001 f8a7 	bl	80028c0 <print_string>
                temp_float = get_voltage (&a2d, 2);
 8001772:	2102      	movs	r1, #2
 8001774:	4828      	ldr	r0, [pc, #160]	; (8001818 <MainMenu+0x2a0>)
 8001776:	f7ff fde5 	bl	8001344 <get_voltage>
 800177a:	6078      	str	r0, [r7, #4]
                print_string("ADC CH 2 Voltage: ",0);
 800177c:	2100      	movs	r1, #0
 800177e:	4829      	ldr	r0, [pc, #164]	; (8001824 <MainMenu+0x2ac>)
 8001780:	f001 f89e 	bl	80028c0 <print_string>
                print_float(temp_float,LF);
 8001784:	2101      	movs	r1, #1
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f000 fffc 	bl	8002784 <print_float>
            	
            break;
 800178c:	e00e      	b.n	80017ac <MainMenu+0x234>



            case 99:
                ResetTerminal();              //Leaving menu, so clear the screen so not to confuse user
 800178e:	f001 f943 	bl	8002a18 <ResetTerminal>
                blockingDelay10ms(1);
 8001792:	2001      	movs	r0, #1
 8001794:	f000 fc0e 	bl	8001fb4 <blockingDelay10ms>
                CursorTopLeft();        //Make sure the cursor is in the Top Left position
 8001798:	f001 f926 	bl	80029e8 <CursorTopLeft>
                blockingDelay10ms(1);
 800179c:	2001      	movs	r0, #1
 800179e:	f000 fc09 	bl	8001fb4 <blockingDelay10ms>
                usr_number_u8 = 99;
 80017a2:	2363      	movs	r3, #99	; 0x63
 80017a4:	73fb      	strb	r3, [r7, #15]
            break;
 80017a6:	e001      	b.n	80017ac <MainMenu+0x234>

            default:
                usr_number_u8 = 0;
 80017a8:	2300      	movs	r3, #0
 80017aa:	73fb      	strb	r3, [r7, #15]
    while(usr_number_u8 != 99) {
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
 80017ae:	2b63      	cmp	r3, #99	; 0x63
 80017b0:	f47f aeff 	bne.w	80015b2 <MainMenu+0x3a>
        }   //END Switch(usr_number_u8)
    }  //END while(glbinfo.rxchar != 99)

    print_string("Leaving console.",LF);
 80017b4:	2101      	movs	r1, #1
 80017b6:	481c      	ldr	r0, [pc, #112]	; (8001828 <MainMenu+0x2b0>)
 80017b8:	f001 f882 	bl	80028c0 <print_string>

}
 80017bc:	bf00      	nop
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	2000020c 	.word	0x2000020c
 80017c8:	0800b4dc 	.word	0x0800b4dc
 80017cc:	0800b4fc 	.word	0x0800b4fc
 80017d0:	0800b514 	.word	0x0800b514
 80017d4:	0800b538 	.word	0x0800b538
 80017d8:	0800b558 	.word	0x0800b558
 80017dc:	0800b574 	.word	0x0800b574
 80017e0:	0800b590 	.word	0x0800b590
 80017e4:	0800b5a4 	.word	0x0800b5a4
 80017e8:	0800b5b8 	.word	0x0800b5b8
 80017ec:	0800b5e0 	.word	0x0800b5e0
 80017f0:	20000304 	.word	0x20000304
 80017f4:	0800b5fc 	.word	0x0800b5fc
 80017f8:	408f4000 	.word	0x408f4000
 80017fc:	3fe00000 	.word	0x3fe00000
 8001800:	0800b624 	.word	0x0800b624
 8001804:	0800b63c 	.word	0x0800b63c
 8001808:	0800b668 	.word	0x0800b668
 800180c:	0800b690 	.word	0x0800b690
 8001810:	0800b6b0 	.word	0x0800b6b0
 8001814:	0800b6cc 	.word	0x0800b6cc
 8001818:	20000208 	.word	0x20000208
 800181c:	0800b6e8 	.word	0x0800b6e8
 8001820:	0800b6fc 	.word	0x0800b6fc
 8001824:	0800b718 	.word	0x0800b718
 8001828:	0800b72c 	.word	0x0800b72c
 800182c:	00000000 	.word	0x00000000

08001830 <get_dac_data_value>:
  ******************************************************************************
  */

#include "dac.h"

uint16_t get_dac_data_value (float voltage_setting) {
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
    uint16_t dac_data_value;
    dac_data_value = (uint16_t)(4096/3.3*voltage_setting);
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f7fe ff15 	bl	8000668 <__aeabi_f2d>
 800183e:	a30a      	add	r3, pc, #40	; (adr r3, 8001868 <get_dac_data_value+0x38>)
 8001840:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001844:	f7fe ff68 	bl	8000718 <__aeabi_dmul>
 8001848:	4602      	mov	r2, r0
 800184a:	460b      	mov	r3, r1
 800184c:	4610      	mov	r0, r2
 800184e:	4619      	mov	r1, r3
 8001850:	f7ff fa3a 	bl	8000cc8 <__aeabi_d2uiz>
 8001854:	4603      	mov	r3, r0
 8001856:	81fb      	strh	r3, [r7, #14]
    return dac_data_value;
 8001858:	89fb      	ldrh	r3, [r7, #14]
}
 800185a:	4618      	mov	r0, r3
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	f3af 8000 	nop.w
 8001868:	364d9365 	.word	0x364d9365
 800186c:	409364d9 	.word	0x409364d9

08001870 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001874:	f001 fa64 	bl	8002d40 <HAL_Init>

  /* USER CODE BEGIN Init */
  time.led_fast_blink = false;
 8001878:	4b48      	ldr	r3, [pc, #288]	; (800199c <main+0x12c>)
 800187a:	2200      	movs	r2, #0
 800187c:	725a      	strb	r2, [r3, #9]
  time.flag_10ms_tick = false;
 800187e:	4b47      	ldr	r3, [pc, #284]	; (800199c <main+0x12c>)
 8001880:	2200      	movs	r2, #0
 8001882:	719a      	strb	r2, [r3, #6]
  time.flag_100ms_tick = false;
 8001884:	4b45      	ldr	r3, [pc, #276]	; (800199c <main+0x12c>)
 8001886:	2200      	movs	r2, #0
 8001888:	71da      	strb	r2, [r3, #7]
  time.flag_500ms_tick = false;
 800188a:	4b44      	ldr	r3, [pc, #272]	; (800199c <main+0x12c>)
 800188c:	2200      	movs	r2, #0
 800188e:	721a      	strb	r2, [r3, #8]
  time.ticks10ms = 0;
 8001890:	4b42      	ldr	r3, [pc, #264]	; (800199c <main+0x12c>)
 8001892:	2200      	movs	r2, #0
 8001894:	801a      	strh	r2, [r3, #0]
  time.ticks100ms = 0;
 8001896:	4b41      	ldr	r3, [pc, #260]	; (800199c <main+0x12c>)
 8001898:	2200      	movs	r2, #0
 800189a:	805a      	strh	r2, [r3, #2]
  time.ticks500ms = 0;
 800189c:	4b3f      	ldr	r3, [pc, #252]	; (800199c <main+0x12c>)
 800189e:	2200      	movs	r2, #0
 80018a0:	809a      	strh	r2, [r3, #4]

  init_ad7888 (&a2d); 
 80018a2:	483f      	ldr	r0, [pc, #252]	; (80019a0 <main+0x130>)
 80018a4:	f7ff fd42 	bl	800132c <init_ad7888>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018a8:	f000 f88c 	bl	80019c4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  uart.errorflag      = false;
 80018ac:	4b3d      	ldr	r3, [pc, #244]	; (80019a4 <main+0x134>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  uart.validmsg       = false;
 80018b4:	4b3b      	ldr	r3, [pc, #236]	; (80019a4 <main+0x134>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  uart.msg_state      = STATESTART;
 80018bc:	4b39      	ldr	r3, [pc, #228]	; (80019a4 <main+0x134>)
 80018be:	2201      	movs	r2, #1
 80018c0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  uart.len_verify     = 0;                        // Initialize length verify counter to 0
 80018c4:	4b37      	ldr	r3, [pc, #220]	; (80019a4 <main+0x134>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  uart.producer_index = 0;                        // Initialize consumer index
 80018cc:	4b35      	ldr	r3, [pc, #212]	; (80019a4 <main+0x134>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  uart.consumer_index = 0;                        // Initialize producer index
 80018d4:	4b33      	ldr	r3, [pc, #204]	; (80019a4 <main+0x134>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  uart.inmenu         = false;                    // Will not start out in console menu
 80018dc:	4b31      	ldr	r3, [pc, #196]	; (80019a4 <main+0x134>)
 80018de:	2200      	movs	r2, #0
 80018e0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018e4:	f000 fa28 	bl	8001d38 <MX_GPIO_Init>
  MX_ADC1_Init();
 80018e8:	f000 f8d0 	bl	8001a8c <MX_ADC1_Init>
  MX_DAC_Init();
 80018ec:	f000 f90c 	bl	8001b08 <MX_DAC_Init>
  MX_I2C2_Init();
 80018f0:	f000 f934 	bl	8001b5c <MX_I2C2_Init>
  MX_SPI1_Init();
 80018f4:	f000 f960 	bl	8001bb8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80018f8:	f000 f9ca 	bl	8001c90 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80018fc:	f000 f9f2 	bl	8001ce4 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8001900:	f000 f990 	bl	8001c24 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */


  // Must use Base Start IT if using interrupts
  HAL_TIM_Base_Start_IT(&htim6);
 8001904:	4828      	ldr	r0, [pc, #160]	; (80019a8 <main+0x138>)
 8001906:	f003 fda1 	bl	800544c <HAL_TIM_Base_Start_IT>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 800190a:	2100      	movs	r1, #0
 800190c:	4827      	ldr	r0, [pc, #156]	; (80019ac <main+0x13c>)
 800190e:	f001 fdde 	bl	80034ce <HAL_DAC_Start>

  HAL_UART_Receive_IT(&huart1, &uart.rxchar, 1);  // UART to console interface
 8001912:	2201      	movs	r2, #1
 8001914:	4926      	ldr	r1, [pc, #152]	; (80019b0 <main+0x140>)
 8001916:	4827      	ldr	r0, [pc, #156]	; (80019b4 <main+0x144>)
 8001918:	f004 f8e1 	bl	8005ade <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &uart.rxchar, 1);  // UART to XBEE interface
 800191c:	2201      	movs	r2, #1
 800191e:	4924      	ldr	r1, [pc, #144]	; (80019b0 <main+0x140>)
 8001920:	4825      	ldr	r0, [pc, #148]	; (80019b8 <main+0x148>)
 8001922:	f004 f8dc 	bl	8005ade <HAL_UART_Receive_IT>
  {

    /**
     * Message handling
     */
    if (uart.byte_counter >= MAX_RX_BUF_INDEX) {
 8001926:	4b1f      	ldr	r3, [pc, #124]	; (80019a4 <main+0x134>)
 8001928:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800192c:	2b1f      	cmp	r3, #31
 800192e:	d902      	bls.n	8001936 <main+0xc6>
      ResetRxBuffer();                        //Something went wrong, reset the RX buffer.
 8001930:	f001 f8c0 	bl	8002ab4 <ResetRxBuffer>
 8001934:	e009      	b.n	800194a <main+0xda>
    }
    else if(uart.consumer_index != uart.producer_index) {             //We have unprocessed data when indices do not agree
 8001936:	4b1b      	ldr	r3, [pc, #108]	; (80019a4 <main+0x134>)
 8001938:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800193c:	4b19      	ldr	r3, [pc, #100]	; (80019a4 <main+0x134>)
 800193e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001942:	429a      	cmp	r2, r3
 8001944:	d001      	beq.n	800194a <main+0xda>
      HandleByte();
 8001946:	f001 f8cf 	bl	8002ae8 <HandleByte>
    }

    if(uart.validmsg == true) {     //A valid message confirmed in buffer
 800194a:	4b16      	ldr	r3, [pc, #88]	; (80019a4 <main+0x134>)
 800194c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001950:	2b00      	cmp	r3, #0
 8001952:	d005      	beq.n	8001960 <main+0xf0>
        uart.validmsg = false;      //Avoid diving into ProcessMessage for no reason
 8001954:	4b13      	ldr	r3, [pc, #76]	; (80019a4 <main+0x134>)
 8001956:	2200      	movs	r2, #0
 8001958:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
        ProcessMessage();
 800195c:	f001 f994 	bl	8002c88 <ProcessMessage>
    }



	  if(time.flag_10ms_tick) {
 8001960:	4b0e      	ldr	r3, [pc, #56]	; (800199c <main+0x12c>)
 8001962:	799b      	ldrb	r3, [r3, #6]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d002      	beq.n	800196e <main+0xfe>
		  time.flag_10ms_tick = false;
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <main+0x12c>)
 800196a:	2200      	movs	r2, #0
 800196c:	719a      	strb	r2, [r3, #6]
      //   MainMenu();
      //   uart.rxchar = '\0';
      // }
	  }

	  if(time.flag_100ms_tick) {
 800196e:	4b0b      	ldr	r3, [pc, #44]	; (800199c <main+0x12c>)
 8001970:	79db      	ldrb	r3, [r3, #7]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d002      	beq.n	800197c <main+0x10c>
	      time.flag_100ms_tick = false;
 8001976:	4b09      	ldr	r3, [pc, #36]	; (800199c <main+0x12c>)
 8001978:	2200      	movs	r2, #0
 800197a:	71da      	strb	r2, [r3, #7]
	  }

	    if(time.flag_500ms_tick) {
 800197c:	4b07      	ldr	r3, [pc, #28]	; (800199c <main+0x12c>)
 800197e:	7a1b      	ldrb	r3, [r3, #8]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d0d0      	beq.n	8001926 <main+0xb6>
	      time.flag_500ms_tick = false;
 8001984:	4b05      	ldr	r3, [pc, #20]	; (800199c <main+0x12c>)
 8001986:	2200      	movs	r2, #0
 8001988:	721a      	strb	r2, [r3, #8]
	      HAL_GPIO_TogglePin(HLTH_LED_GPIO_Port, HLTH_LED_Pin);
 800198a:	2101      	movs	r1, #1
 800198c:	480b      	ldr	r0, [pc, #44]	; (80019bc <main+0x14c>)
 800198e:	f002 f93f 	bl	8003c10 <HAL_GPIO_TogglePin>
        print_string(".",0);
 8001992:	2100      	movs	r1, #0
 8001994:	480a      	ldr	r0, [pc, #40]	; (80019c0 <main+0x150>)
 8001996:	f000 ff93 	bl	80028c0 <print_string>
    if (uart.byte_counter >= MAX_RX_BUF_INDEX) {
 800199a:	e7c4      	b.n	8001926 <main+0xb6>
 800199c:	20000360 	.word	0x20000360
 80019a0:	20000208 	.word	0x20000208
 80019a4:	2000020c 	.word	0x2000020c
 80019a8:	20000318 	.word	0x20000318
 80019ac:	20000304 	.word	0x20000304
 80019b0:	2000022d 	.word	0x2000022d
 80019b4:	200002c0 	.word	0x200002c0
 80019b8:	200003c4 	.word	0x200003c4
 80019bc:	40011000 	.word	0x40011000
 80019c0:	0800b740 	.word	0x0800b740

080019c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b09c      	sub	sp, #112	; 0x70
 80019c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80019ce:	2238      	movs	r2, #56	; 0x38
 80019d0:	2100      	movs	r1, #0
 80019d2:	4618      	mov	r0, r3
 80019d4:	f004 fd06 	bl	80063e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	605a      	str	r2, [r3, #4]
 80019e2:	609a      	str	r2, [r3, #8]
 80019e4:	60da      	str	r2, [r3, #12]
 80019e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019e8:	1d3b      	adds	r3, r7, #4
 80019ea:	2220      	movs	r2, #32
 80019ec:	2100      	movs	r1, #0
 80019ee:	4618      	mov	r0, r3
 80019f0:	f004 fcf8 	bl	80063e4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019f4:	2301      	movs	r3, #1
 80019f6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019fc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80019fe:	2301      	movs	r3, #1
 8001a00:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a02:	2301      	movs	r3, #1
 8001a04:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8001a06:	2300      	movs	r3, #0
 8001a08:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a12:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a14:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001a18:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a1e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a22:	4618      	mov	r0, r3
 8001a24:	f002 fa52 	bl	8003ecc <HAL_RCC_OscConfig>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001a2e:	f000 fb09 	bl	8002044 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a32:	230f      	movs	r3, #15
 8001a34:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a36:	2302      	movs	r3, #2
 8001a38:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a42:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a44:	2300      	movs	r3, #0
 8001a46:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a4c:	2102      	movs	r1, #2
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f002 fd52 	bl	80044f8 <HAL_RCC_ClockConfig>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001a5a:	f000 faf3 	bl	8002044 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001a62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a66:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a68:	1d3b      	adds	r3, r7, #4
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f002 ff64 	bl	8004938 <HAL_RCCEx_PeriphCLKConfig>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d001      	beq.n	8001a7a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001a76:	f000 fae5 	bl	8002044 <Error_Handler>
  }
  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8001a7a:	4b03      	ldr	r3, [pc, #12]	; (8001a88 <SystemClock_Config+0xc4>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	601a      	str	r2, [r3, #0]
}
 8001a80:	bf00      	nop
 8001a82:	3770      	adds	r7, #112	; 0x70
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	42420070 	.word	0x42420070

08001a8c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a92:	1d3b      	adds	r3, r7, #4
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
 8001a9a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a9c:	4b18      	ldr	r3, [pc, #96]	; (8001b00 <MX_ADC1_Init+0x74>)
 8001a9e:	4a19      	ldr	r2, [pc, #100]	; (8001b04 <MX_ADC1_Init+0x78>)
 8001aa0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001aa2:	4b17      	ldr	r3, [pc, #92]	; (8001b00 <MX_ADC1_Init+0x74>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001aa8:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <MX_ADC1_Init+0x74>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001aae:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <MX_ADC1_Init+0x74>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ab4:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <MX_ADC1_Init+0x74>)
 8001ab6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001aba:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001abc:	4b10      	ldr	r3, [pc, #64]	; (8001b00 <MX_ADC1_Init+0x74>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <MX_ADC1_Init+0x74>)
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ac8:	480d      	ldr	r0, [pc, #52]	; (8001b00 <MX_ADC1_Init+0x74>)
 8001aca:	f001 f9bf 	bl	8002e4c <HAL_ADC_Init>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001ad4:	f000 fab6 	bl	8002044 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001adc:	2301      	movs	r3, #1
 8001ade:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ae4:	1d3b      	adds	r3, r7, #4
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4805      	ldr	r0, [pc, #20]	; (8001b00 <MX_ADC1_Init+0x74>)
 8001aea:	f001 fa87 	bl	8002ffc <HAL_ADC_ConfigChannel>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001af4:	f000 faa6 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001af8:	bf00      	nop
 8001afa:	3710      	adds	r7, #16
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20000290 	.word	0x20000290
 8001b04:	40012400 	.word	0x40012400

08001b08 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001b0e:	463b      	mov	r3, r7
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001b16:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <MX_DAC_Init+0x4c>)
 8001b18:	4a0f      	ldr	r2, [pc, #60]	; (8001b58 <MX_DAC_Init+0x50>)
 8001b1a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001b1c:	480d      	ldr	r0, [pc, #52]	; (8001b54 <MX_DAC_Init+0x4c>)
 8001b1e:	f001 fcb4 	bl	800348a <HAL_DAC_Init>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001b28:	f000 fa8c 	bl	8002044 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001b30:	2300      	movs	r3, #0
 8001b32:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001b34:	463b      	mov	r3, r7
 8001b36:	2200      	movs	r2, #0
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4806      	ldr	r0, [pc, #24]	; (8001b54 <MX_DAC_Init+0x4c>)
 8001b3c:	f001 fd3c 	bl	80035b8 <HAL_DAC_ConfigChannel>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001b46:	f000 fa7d 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20000304 	.word	0x20000304
 8001b58:	40007400 	.word	0x40007400

08001b5c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b60:	4b12      	ldr	r3, [pc, #72]	; (8001bac <MX_I2C2_Init+0x50>)
 8001b62:	4a13      	ldr	r2, [pc, #76]	; (8001bb0 <MX_I2C2_Init+0x54>)
 8001b64:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001b66:	4b11      	ldr	r3, [pc, #68]	; (8001bac <MX_I2C2_Init+0x50>)
 8001b68:	4a12      	ldr	r2, [pc, #72]	; (8001bb4 <MX_I2C2_Init+0x58>)
 8001b6a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b6c:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <MX_I2C2_Init+0x50>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001b72:	4b0e      	ldr	r3, [pc, #56]	; (8001bac <MX_I2C2_Init+0x50>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b78:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <MX_I2C2_Init+0x50>)
 8001b7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b7e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b80:	4b0a      	ldr	r3, [pc, #40]	; (8001bac <MX_I2C2_Init+0x50>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001b86:	4b09      	ldr	r3, [pc, #36]	; (8001bac <MX_I2C2_Init+0x50>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b8c:	4b07      	ldr	r3, [pc, #28]	; (8001bac <MX_I2C2_Init+0x50>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b92:	4b06      	ldr	r3, [pc, #24]	; (8001bac <MX_I2C2_Init+0x50>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b98:	4804      	ldr	r0, [pc, #16]	; (8001bac <MX_I2C2_Init+0x50>)
 8001b9a:	f002 f853 	bl	8003c44 <HAL_I2C_Init>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001ba4:	f000 fa4e 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001ba8:	bf00      	nop
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	2000023c 	.word	0x2000023c
 8001bb0:	40005800 	.word	0x40005800
 8001bb4:	000186a0 	.word	0x000186a0

08001bb8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001bbc:	4b17      	ldr	r3, [pc, #92]	; (8001c1c <MX_SPI1_Init+0x64>)
 8001bbe:	4a18      	ldr	r2, [pc, #96]	; (8001c20 <MX_SPI1_Init+0x68>)
 8001bc0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001bc2:	4b16      	ldr	r3, [pc, #88]	; (8001c1c <MX_SPI1_Init+0x64>)
 8001bc4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001bc8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001bca:	4b14      	ldr	r3, [pc, #80]	; (8001c1c <MX_SPI1_Init+0x64>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bd0:	4b12      	ldr	r3, [pc, #72]	; (8001c1c <MX_SPI1_Init+0x64>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bd6:	4b11      	ldr	r3, [pc, #68]	; (8001c1c <MX_SPI1_Init+0x64>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bdc:	4b0f      	ldr	r3, [pc, #60]	; (8001c1c <MX_SPI1_Init+0x64>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001be2:	4b0e      	ldr	r3, [pc, #56]	; (8001c1c <MX_SPI1_Init+0x64>)
 8001be4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001be8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001bea:	4b0c      	ldr	r3, [pc, #48]	; (8001c1c <MX_SPI1_Init+0x64>)
 8001bec:	2238      	movs	r2, #56	; 0x38
 8001bee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bf0:	4b0a      	ldr	r3, [pc, #40]	; (8001c1c <MX_SPI1_Init+0x64>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bf6:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <MX_SPI1_Init+0x64>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bfc:	4b07      	ldr	r3, [pc, #28]	; (8001c1c <MX_SPI1_Init+0x64>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c02:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <MX_SPI1_Init+0x64>)
 8001c04:	220a      	movs	r2, #10
 8001c06:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c08:	4804      	ldr	r0, [pc, #16]	; (8001c1c <MX_SPI1_Init+0x64>)
 8001c0a:	f002 ffc7 	bl	8004b9c <HAL_SPI_Init>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c14:	f000 fa16 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	2000036c 	.word	0x2000036c
 8001c20:	40013000 	.word	0x40013000

08001c24 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c2a:	463b      	mov	r3, r7
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001c32:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <MX_TIM6_Init+0x64>)
 8001c34:	4a15      	ldr	r2, [pc, #84]	; (8001c8c <MX_TIM6_Init+0x68>)
 8001c36:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72-1;
 8001c38:	4b13      	ldr	r3, [pc, #76]	; (8001c88 <MX_TIM6_Init+0x64>)
 8001c3a:	2247      	movs	r2, #71	; 0x47
 8001c3c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3e:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <MX_TIM6_Init+0x64>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8001c44:	4b10      	ldr	r3, [pc, #64]	; (8001c88 <MX_TIM6_Init+0x64>)
 8001c46:	f242 720f 	movw	r2, #9999	; 0x270f
 8001c4a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c4c:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <MX_TIM6_Init+0x64>)
 8001c4e:	2280      	movs	r2, #128	; 0x80
 8001c50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c52:	480d      	ldr	r0, [pc, #52]	; (8001c88 <MX_TIM6_Init+0x64>)
 8001c54:	f003 fbaa 	bl	80053ac <HAL_TIM_Base_Init>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001c5e:	f000 f9f1 	bl	8002044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c62:	2300      	movs	r3, #0
 8001c64:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c66:	2300      	movs	r3, #0
 8001c68:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c6a:	463b      	mov	r3, r7
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4806      	ldr	r0, [pc, #24]	; (8001c88 <MX_TIM6_Init+0x64>)
 8001c70:	f003 fdde 	bl	8005830 <HAL_TIMEx_MasterConfigSynchronization>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001c7a:	f000 f9e3 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001c7e:	bf00      	nop
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20000318 	.word	0x20000318
 8001c8c:	40001000 	.word	0x40001000

08001c90 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c94:	4b11      	ldr	r3, [pc, #68]	; (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001c96:	4a12      	ldr	r2, [pc, #72]	; (8001ce0 <MX_USART1_UART_Init+0x50>)
 8001c98:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8001c9a:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001c9c:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001ca0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	; (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	; (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cae:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cb4:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001cb6:	220c      	movs	r2, #12
 8001cb8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cba:	4b08      	ldr	r3, [pc, #32]	; (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cc0:	4b06      	ldr	r3, [pc, #24]	; (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cc6:	4805      	ldr	r0, [pc, #20]	; (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001cc8:	f003 fe2a 	bl	8005920 <HAL_UART_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001cd2:	f000 f9b7 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200002c0 	.word	0x200002c0
 8001ce0:	40013800 	.word	0x40013800

08001ce4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ce8:	4b11      	ldr	r3, [pc, #68]	; (8001d30 <MX_USART2_UART_Init+0x4c>)
 8001cea:	4a12      	ldr	r2, [pc, #72]	; (8001d34 <MX_USART2_UART_Init+0x50>)
 8001cec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001cee:	4b10      	ldr	r3, [pc, #64]	; (8001d30 <MX_USART2_UART_Init+0x4c>)
 8001cf0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001cf4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	; (8001d30 <MX_USART2_UART_Init+0x4c>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cfc:	4b0c      	ldr	r3, [pc, #48]	; (8001d30 <MX_USART2_UART_Init+0x4c>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d02:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <MX_USART2_UART_Init+0x4c>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d08:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <MX_USART2_UART_Init+0x4c>)
 8001d0a:	220c      	movs	r2, #12
 8001d0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d0e:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <MX_USART2_UART_Init+0x4c>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d14:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <MX_USART2_UART_Init+0x4c>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d1a:	4805      	ldr	r0, [pc, #20]	; (8001d30 <MX_USART2_UART_Init+0x4c>)
 8001d1c:	f003 fe00 	bl	8005920 <HAL_UART_Init>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d26:	f000 f98d 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	200003c4 	.word	0x200003c4
 8001d34:	40004400 	.word	0x40004400

08001d38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b088      	sub	sp, #32
 8001d3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3e:	f107 0310 	add.w	r3, r7, #16
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
 8001d4a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d4c:	4b3f      	ldr	r3, [pc, #252]	; (8001e4c <MX_GPIO_Init+0x114>)
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	4a3e      	ldr	r2, [pc, #248]	; (8001e4c <MX_GPIO_Init+0x114>)
 8001d52:	f043 0310 	orr.w	r3, r3, #16
 8001d56:	6193      	str	r3, [r2, #24]
 8001d58:	4b3c      	ldr	r3, [pc, #240]	; (8001e4c <MX_GPIO_Init+0x114>)
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	f003 0310 	and.w	r3, r3, #16
 8001d60:	60fb      	str	r3, [r7, #12]
 8001d62:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d64:	4b39      	ldr	r3, [pc, #228]	; (8001e4c <MX_GPIO_Init+0x114>)
 8001d66:	699b      	ldr	r3, [r3, #24]
 8001d68:	4a38      	ldr	r2, [pc, #224]	; (8001e4c <MX_GPIO_Init+0x114>)
 8001d6a:	f043 0320 	orr.w	r3, r3, #32
 8001d6e:	6193      	str	r3, [r2, #24]
 8001d70:	4b36      	ldr	r3, [pc, #216]	; (8001e4c <MX_GPIO_Init+0x114>)
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	f003 0320 	and.w	r3, r3, #32
 8001d78:	60bb      	str	r3, [r7, #8]
 8001d7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7c:	4b33      	ldr	r3, [pc, #204]	; (8001e4c <MX_GPIO_Init+0x114>)
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	4a32      	ldr	r2, [pc, #200]	; (8001e4c <MX_GPIO_Init+0x114>)
 8001d82:	f043 0304 	orr.w	r3, r3, #4
 8001d86:	6193      	str	r3, [r2, #24]
 8001d88:	4b30      	ldr	r3, [pc, #192]	; (8001e4c <MX_GPIO_Init+0x114>)
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	f003 0304 	and.w	r3, r3, #4
 8001d90:	607b      	str	r3, [r7, #4]
 8001d92:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d94:	4b2d      	ldr	r3, [pc, #180]	; (8001e4c <MX_GPIO_Init+0x114>)
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	4a2c      	ldr	r2, [pc, #176]	; (8001e4c <MX_GPIO_Init+0x114>)
 8001d9a:	f043 0308 	orr.w	r3, r3, #8
 8001d9e:	6193      	str	r3, [r2, #24]
 8001da0:	4b2a      	ldr	r3, [pc, #168]	; (8001e4c <MX_GPIO_Init+0x114>)
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	f003 0308 	and.w	r3, r3, #8
 8001da8:	603b      	str	r3, [r7, #0]
 8001daa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HLTH_LED_GPIO_Port, HLTH_LED_Pin, GPIO_PIN_RESET);
 8001dac:	2200      	movs	r2, #0
 8001dae:	2101      	movs	r1, #1
 8001db0:	4827      	ldr	r0, [pc, #156]	; (8001e50 <MX_GPIO_Init+0x118>)
 8001db2:	f001 ff15 	bl	8003be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EXT_LED_1_Pin|EXT_LED_2_Pin|EXT_LED_3_Pin, GPIO_PIN_SET);
 8001db6:	2201      	movs	r2, #1
 8001db8:	2170      	movs	r1, #112	; 0x70
 8001dba:	4825      	ldr	r0, [pc, #148]	; (8001e50 <MX_GPIO_Init+0x118>)
 8001dbc:	f001 ff10 	bl	8003be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CH1_8_ANSW_CS_n_Pin|CH1_8_ADC_CS_n_Pin|CH9_16_ADC_CS_n_Pin|CH9_16_ANSW_CS_n_Pin, GPIO_PIN_SET);
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001dc6:	4823      	ldr	r0, [pc, #140]	; (8001e54 <MX_GPIO_Init+0x11c>)
 8001dc8:	f001 ff0a 	bl	8003be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(XB_RST_n_GPIO_Port, XB_RST_n_Pin, GPIO_PIN_RESET);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2140      	movs	r1, #64	; 0x40
 8001dd0:	4820      	ldr	r0, [pc, #128]	; (8001e54 <MX_GPIO_Init+0x11c>)
 8001dd2:	f001 ff05 	bl	8003be0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : HW_REV_0_Pin HW_REV_1_Pin HW_REV_2_Pin PBTN_1_Pin
                           pbtn_2_Pin */
  GPIO_InitStruct.Pin = HW_REV_0_Pin|HW_REV_1_Pin|HW_REV_2_Pin|PBTN_1_Pin
 8001dd6:	f24e 0306 	movw	r3, #57350	; 0xe006
 8001dda:	613b      	str	r3, [r7, #16]
                          |pbtn_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de0:	2300      	movs	r3, #0
 8001de2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001de4:	f107 0310 	add.w	r3, r7, #16
 8001de8:	4619      	mov	r1, r3
 8001dea:	4819      	ldr	r0, [pc, #100]	; (8001e50 <MX_GPIO_Init+0x118>)
 8001dec:	f001 fd74 	bl	80038d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : HLTH_LED_Pin EXT_LED_1_Pin EXT_LED_2_Pin EXT_LED_3_Pin */
  GPIO_InitStruct.Pin = HLTH_LED_Pin|EXT_LED_1_Pin|EXT_LED_2_Pin|EXT_LED_3_Pin;
 8001df0:	2371      	movs	r3, #113	; 0x71
 8001df2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001df4:	2301      	movs	r3, #1
 8001df6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e00:	f107 0310 	add.w	r3, r7, #16
 8001e04:	4619      	mov	r1, r3
 8001e06:	4812      	ldr	r0, [pc, #72]	; (8001e50 <MX_GPIO_Init+0x118>)
 8001e08:	f001 fd66 	bl	80038d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CH1_8_ANSW_CS_n_Pin CH1_8_ADC_CS_n_Pin CH9_16_ADC_CS_n_Pin CH9_16_ANSW_CS_n_Pin
                           XB_RST_n_Pin */
  GPIO_InitStruct.Pin = CH1_8_ANSW_CS_n_Pin|CH1_8_ADC_CS_n_Pin|CH9_16_ADC_CS_n_Pin|CH9_16_ANSW_CS_n_Pin
 8001e0c:	f24f 0340 	movw	r3, #61504	; 0xf040
 8001e10:	613b      	str	r3, [r7, #16]
                          |XB_RST_n_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e12:	2301      	movs	r3, #1
 8001e14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e1e:	f107 0310 	add.w	r3, r7, #16
 8001e22:	4619      	mov	r1, r3
 8001e24:	480b      	ldr	r0, [pc, #44]	; (8001e54 <MX_GPIO_Init+0x11c>)
 8001e26:	f001 fd57 	bl	80038d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : XB_ON_Pin */
  GPIO_InitStruct.Pin = XB_ON_Pin;
 8001e2a:	2320      	movs	r3, #32
 8001e2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(XB_ON_GPIO_Port, &GPIO_InitStruct);
 8001e36:	f107 0310 	add.w	r3, r7, #16
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	4805      	ldr	r0, [pc, #20]	; (8001e54 <MX_GPIO_Init+0x11c>)
 8001e3e:	f001 fd4b 	bl	80038d8 <HAL_GPIO_Init>

}
 8001e42:	bf00      	nop
 8001e44:	3720      	adds	r7, #32
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	40011000 	.word	0x40011000
 8001e54:	40010c00 	.word	0x40010c00

08001e58 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
/********************************************//**
 *  @brief Handle Timer Interrupts 
 ***********************************************/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	if(htim == &htim6){
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a1d      	ldr	r2, [pc, #116]	; (8001ed8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d132      	bne.n	8001ece <HAL_TIM_PeriodElapsedCallback+0x76>
			time.flag_10ms_tick = true;
 8001e68:	4b1c      	ldr	r3, [pc, #112]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	719a      	strb	r2, [r3, #6]

		 if(time.ticks10ms == 9) {
 8001e6e:	4b1b      	ldr	r3, [pc, #108]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001e70:	881b      	ldrh	r3, [r3, #0]
 8001e72:	2b09      	cmp	r3, #9
 8001e74:	d125      	bne.n	8001ec2 <HAL_TIM_PeriodElapsedCallback+0x6a>
		   time.ticks10ms = 0;
 8001e76:	4b19      	ldr	r3, [pc, #100]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	801a      	strh	r2, [r3, #0]
		   time.flag_100ms_tick = true;
 8001e7c:	4b17      	ldr	r3, [pc, #92]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001e7e:	2201      	movs	r2, #1
 8001e80:	71da      	strb	r2, [r3, #7]

		   if(time.ticks100ms == 4) {
 8001e82:	4b16      	ldr	r3, [pc, #88]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001e84:	885b      	ldrh	r3, [r3, #2]
 8001e86:	2b04      	cmp	r3, #4
 8001e88:	d114      	bne.n	8001eb4 <HAL_TIM_PeriodElapsedCallback+0x5c>
			 time.ticks100ms = 0;
 8001e8a:	4b14      	ldr	r3, [pc, #80]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	805a      	strh	r2, [r3, #2]
			 time.flag_500ms_tick = true;
 8001e90:	4b12      	ldr	r3, [pc, #72]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001e92:	2201      	movs	r2, #1
 8001e94:	721a      	strb	r2, [r3, #8]

			 if(time.ticks500ms == 119)										// One minute worth of half seconds
 8001e96:	4b11      	ldr	r3, [pc, #68]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001e98:	889b      	ldrh	r3, [r3, #4]
 8001e9a:	2b77      	cmp	r3, #119	; 0x77
 8001e9c:	d103      	bne.n	8001ea6 <HAL_TIM_PeriodElapsedCallback+0x4e>
			   time.ticks500ms = 0;
 8001e9e:	4b0f      	ldr	r3, [pc, #60]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	809a      	strh	r2, [r3, #4]
		 else {
		   time.ticks10ms += 1;
		 }

		}
}
 8001ea4:	e013      	b.n	8001ece <HAL_TIM_PeriodElapsedCallback+0x76>
			   time.ticks500ms += 1;
 8001ea6:	4b0d      	ldr	r3, [pc, #52]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001ea8:	889b      	ldrh	r3, [r3, #4]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	4b0b      	ldr	r3, [pc, #44]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001eb0:	809a      	strh	r2, [r3, #4]
}
 8001eb2:	e00c      	b.n	8001ece <HAL_TIM_PeriodElapsedCallback+0x76>
			   time.ticks100ms += 1;
 8001eb4:	4b09      	ldr	r3, [pc, #36]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001eb6:	885b      	ldrh	r3, [r3, #2]
 8001eb8:	3301      	adds	r3, #1
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	4b07      	ldr	r3, [pc, #28]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001ebe:	805a      	strh	r2, [r3, #2]
}
 8001ec0:	e005      	b.n	8001ece <HAL_TIM_PeriodElapsedCallback+0x76>
		   time.ticks10ms += 1;
 8001ec2:	4b06      	ldr	r3, [pc, #24]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001ec4:	881b      	ldrh	r3, [r3, #0]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	4b04      	ldr	r3, [pc, #16]	; (8001edc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001ecc:	801a      	strh	r2, [r3, #0]
}
 8001ece:	bf00      	nop
 8001ed0:	370c      	adds	r7, #12
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr
 8001ed8:	20000318 	.word	0x20000318
 8001edc:	20000360 	.word	0x20000360

08001ee0 <HAL_UART_RxCpltCallback>:

/********************************************//**
 *  @brief Handle UART RX interrupts 
 ***********************************************/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
	
  /**
   * Console UART Interface
   * 
   */
  if(huart == &huart1) {
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	4a2e      	ldr	r2, [pc, #184]	; (8001fa4 <HAL_UART_RxCpltCallback+0xc4>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d128      	bne.n	8001f42 <HAL_UART_RxCpltCallback+0x62>

    uart.rxbuf[uart.producer_index] = uart.rxchar;          // Load this byte into rx buffer  
 8001ef0:	4b2d      	ldr	r3, [pc, #180]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001ef2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	4b2b      	ldr	r3, [pc, #172]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001efa:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
 8001efe:	4b2a      	ldr	r3, [pc, #168]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f00:	5499      	strb	r1, [r3, r2]
    uart.byte_counter++;                                                   //Increase data counter
 8001f02:	4b29      	ldr	r3, [pc, #164]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001f08:	3301      	adds	r3, #1
 8001f0a:	b2da      	uxtb	r2, r3
 8001f0c:	4b26      	ldr	r3, [pc, #152]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    (uart.producer_index >= MAX_RX_BUF_INDEX) ? (uart.producer_index = 0):(uart.producer_index++);       
 8001f12:	4b25      	ldr	r3, [pc, #148]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f14:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001f18:	2b1f      	cmp	r3, #31
 8001f1a:	d904      	bls.n	8001f26 <HAL_UART_RxCpltCallback+0x46>
 8001f1c:	4b22      	ldr	r3, [pc, #136]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001f24:	e007      	b.n	8001f36 <HAL_UART_RxCpltCallback+0x56>
 8001f26:	4b20      	ldr	r3, [pc, #128]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f28:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	b2da      	uxtb	r2, r3
 8001f30:	4b1d      	ldr	r3, [pc, #116]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f32:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		HAL_UART_Receive_IT(&huart1, &uart.rxchar, 1);
 8001f36:	2201      	movs	r2, #1
 8001f38:	491c      	ldr	r1, [pc, #112]	; (8001fac <HAL_UART_RxCpltCallback+0xcc>)
 8001f3a:	481a      	ldr	r0, [pc, #104]	; (8001fa4 <HAL_UART_RxCpltCallback+0xc4>)
 8001f3c:	f003 fdcf 	bl	8005ade <HAL_UART_Receive_IT>
    uart.rxbuf[uart.producer_index] = uart.rxchar;          // Load this byte into rx buffer  
    uart.byte_counter++;                                                   //Increase data counter
    (uart.producer_index >= MAX_RX_BUF_INDEX) ? (uart.producer_index = 0):(uart.producer_index++);       
		HAL_UART_Receive_IT(&huart2, &uart.rxchar, 1);
	}
}
 8001f40:	e02b      	b.n	8001f9a <HAL_UART_RxCpltCallback+0xba>
  else if(huart == &huart2) {
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a1a      	ldr	r2, [pc, #104]	; (8001fb0 <HAL_UART_RxCpltCallback+0xd0>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d127      	bne.n	8001f9a <HAL_UART_RxCpltCallback+0xba>
    uart.rxbuf[uart.producer_index] = uart.rxchar;          // Load this byte into rx buffer  
 8001f4a:	4b17      	ldr	r3, [pc, #92]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f4c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001f50:	461a      	mov	r2, r3
 8001f52:	4b15      	ldr	r3, [pc, #84]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f54:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
 8001f58:	4b13      	ldr	r3, [pc, #76]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f5a:	5499      	strb	r1, [r3, r2]
    uart.byte_counter++;                                                   //Increase data counter
 8001f5c:	4b12      	ldr	r3, [pc, #72]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f5e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001f62:	3301      	adds	r3, #1
 8001f64:	b2da      	uxtb	r2, r3
 8001f66:	4b10      	ldr	r3, [pc, #64]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f68:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    (uart.producer_index >= MAX_RX_BUF_INDEX) ? (uart.producer_index = 0):(uart.producer_index++);       
 8001f6c:	4b0e      	ldr	r3, [pc, #56]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f6e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001f72:	2b1f      	cmp	r3, #31
 8001f74:	d904      	bls.n	8001f80 <HAL_UART_RxCpltCallback+0xa0>
 8001f76:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001f7e:	e007      	b.n	8001f90 <HAL_UART_RxCpltCallback+0xb0>
 8001f80:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f82:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001f86:	3301      	adds	r3, #1
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	4b07      	ldr	r3, [pc, #28]	; (8001fa8 <HAL_UART_RxCpltCallback+0xc8>)
 8001f8c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		HAL_UART_Receive_IT(&huart2, &uart.rxchar, 1);
 8001f90:	2201      	movs	r2, #1
 8001f92:	4906      	ldr	r1, [pc, #24]	; (8001fac <HAL_UART_RxCpltCallback+0xcc>)
 8001f94:	4806      	ldr	r0, [pc, #24]	; (8001fb0 <HAL_UART_RxCpltCallback+0xd0>)
 8001f96:	f003 fda2 	bl	8005ade <HAL_UART_Receive_IT>
}
 8001f9a:	bf00      	nop
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	200002c0 	.word	0x200002c0
 8001fa8:	2000020c 	.word	0x2000020c
 8001fac:	2000022d 	.word	0x2000022d
 8001fb0:	200003c4 	.word	0x200003c4

08001fb4 <blockingDelay10ms>:

/********************************************//**
 *  @brief Blocking delay -- 10ms increments  
 ***********************************************/
void blockingDelay10ms( uint16_t ticks ) {
 8001fb4:	b480      	push	{r7}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	80fb      	strh	r3, [r7, #6]
    uint16_t i = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	81fb      	strh	r3, [r7, #14]
    uint16_t tick = 0;  //Used to lock time value
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	81bb      	strh	r3, [r7, #12]
    for(i = ticks; i > 0; i--) {
 8001fc6:	88fb      	ldrh	r3, [r7, #6]
 8001fc8:	81fb      	strh	r3, [r7, #14]
 8001fca:	e00b      	b.n	8001fe4 <blockingDelay10ms+0x30>
        tick = time.ticks10ms;
 8001fcc:	4b0a      	ldr	r3, [pc, #40]	; (8001ff8 <blockingDelay10ms+0x44>)
 8001fce:	881b      	ldrh	r3, [r3, #0]
 8001fd0:	81bb      	strh	r3, [r7, #12]
        while (tick == time.ticks10ms);  //Wait for timer to advance
 8001fd2:	bf00      	nop
 8001fd4:	4b08      	ldr	r3, [pc, #32]	; (8001ff8 <blockingDelay10ms+0x44>)
 8001fd6:	881b      	ldrh	r3, [r3, #0]
 8001fd8:	89ba      	ldrh	r2, [r7, #12]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d0fa      	beq.n	8001fd4 <blockingDelay10ms+0x20>
    for(i = ticks; i > 0; i--) {
 8001fde:	89fb      	ldrh	r3, [r7, #14]
 8001fe0:	3b01      	subs	r3, #1
 8001fe2:	81fb      	strh	r3, [r7, #14]
 8001fe4:	89fb      	ldrh	r3, [r7, #14]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1f0      	bne.n	8001fcc <blockingDelay10ms+0x18>
    }
}
 8001fea:	bf00      	nop
 8001fec:	bf00      	nop
 8001fee:	3714      	adds	r7, #20
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bc80      	pop	{r7}
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	20000360 	.word	0x20000360

08001ffc <blockingDelay100ms>:

void blockingDelay100ms( uint16_t ticks ) {
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	4603      	mov	r3, r0
 8002004:	80fb      	strh	r3, [r7, #6]
    uint16_t i = 0;
 8002006:	2300      	movs	r3, #0
 8002008:	81fb      	strh	r3, [r7, #14]
    uint16_t tick = 0;  //Used to lock time value
 800200a:	2300      	movs	r3, #0
 800200c:	81bb      	strh	r3, [r7, #12]
    for(i = ticks; i > 0; i--) {
 800200e:	88fb      	ldrh	r3, [r7, #6]
 8002010:	81fb      	strh	r3, [r7, #14]
 8002012:	e00b      	b.n	800202c <blockingDelay100ms+0x30>
        tick = time.ticks100ms;
 8002014:	4b0a      	ldr	r3, [pc, #40]	; (8002040 <blockingDelay100ms+0x44>)
 8002016:	885b      	ldrh	r3, [r3, #2]
 8002018:	81bb      	strh	r3, [r7, #12]
        while (tick == time.ticks100ms);
 800201a:	bf00      	nop
 800201c:	4b08      	ldr	r3, [pc, #32]	; (8002040 <blockingDelay100ms+0x44>)
 800201e:	885b      	ldrh	r3, [r3, #2]
 8002020:	89ba      	ldrh	r2, [r7, #12]
 8002022:	429a      	cmp	r2, r3
 8002024:	d0fa      	beq.n	800201c <blockingDelay100ms+0x20>
    for(i = ticks; i > 0; i--) {
 8002026:	89fb      	ldrh	r3, [r7, #14]
 8002028:	3b01      	subs	r3, #1
 800202a:	81fb      	strh	r3, [r7, #14]
 800202c:	89fb      	ldrh	r3, [r7, #14]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1f0      	bne.n	8002014 <blockingDelay100ms+0x18>
    }
}
 8002032:	bf00      	nop
 8002034:	bf00      	nop
 8002036:	3714      	adds	r7, #20
 8002038:	46bd      	mov	sp, r7
 800203a:	bc80      	pop	{r7}
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	20000360 	.word	0x20000360

08002044 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002048:	b672      	cpsid	i
}
 800204a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800204c:	e7fe      	b.n	800204c <Error_Handler+0x8>
	...

08002050 <anlg_sw_all_off>:
    // a2d -> run_time_min = 0.0f;
    // a2d -> time_us_elapsed = 0;

}

void anlg_sw_all_off ( void ) {
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
    uint8_t spi_data[1] = {0x00};       //Define the SPI data buffer (index 0 to 15)
 8002056:	2300      	movs	r3, #0
 8002058:	713b      	strb	r3, [r7, #4]
    HAL_StatusTypeDef ret;

    /**
     * First clear switches 1-8
     */
    HAL_GPIO_WritePin(CH1_8_ANSW_CS_n_GPIO_Port, CH1_8_ANSW_CS_n_Pin, GPIO_PIN_RESET);
 800205a:	2200      	movs	r2, #0
 800205c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002060:	4820      	ldr	r0, [pc, #128]	; (80020e4 <anlg_sw_all_off+0x94>)
 8002062:	f001 fdbd 	bl	8003be0 <HAL_GPIO_WritePin>
    HAL_Delay(CS_HAL_DELAY_uS);
 8002066:	2005      	movs	r0, #5
 8002068:	f000 fecc 	bl	8002e04 <HAL_Delay>

    spi_data[0] = 0x00;
 800206c:	2300      	movs	r3, #0
 800206e:	713b      	strb	r3, [r7, #4]
    //                   Handle to SPI instance                                                     
    //                        |            Pointer to data buffer                                    
    //                        |                 |             Size in bytes                  
    //                        |                 |                  |          Timeout in us   
    //                        |                 |                  |             |
    ret = HAL_SPI_Transmit(&hspi1, (uint8_t *)spi_data, (uint16_t) 1, (uint32_t) 200);     // Timeout in us
 8002070:	1d39      	adds	r1, r7, #4
 8002072:	23c8      	movs	r3, #200	; 0xc8
 8002074:	2201      	movs	r2, #1
 8002076:	481c      	ldr	r0, [pc, #112]	; (80020e8 <anlg_sw_all_off+0x98>)
 8002078:	f002 fe14 	bl	8004ca4 <HAL_SPI_Transmit>
 800207c:	4603      	mov	r3, r0
 800207e:	71fb      	strb	r3, [r7, #7]
    if(ret != HAL_OK){
 8002080:	79fb      	ldrb	r3, [r7, #7]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <anlg_sw_all_off+0x3e>
        print_string("SPI Transmit Error",LF);
 8002086:	2101      	movs	r1, #1
 8002088:	4818      	ldr	r0, [pc, #96]	; (80020ec <anlg_sw_all_off+0x9c>)
 800208a:	f000 fc19 	bl	80028c0 <print_string>
    }


    HAL_GPIO_WritePin(CH1_8_ANSW_CS_n_GPIO_Port, CH1_8_ANSW_CS_n_Pin, GPIO_PIN_SET);
 800208e:	2201      	movs	r2, #1
 8002090:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002094:	4813      	ldr	r0, [pc, #76]	; (80020e4 <anlg_sw_all_off+0x94>)
 8002096:	f001 fda3 	bl	8003be0 <HAL_GPIO_WritePin>
    
    /**
     * Now clear switches 9-16
     */
    HAL_GPIO_WritePin(CH9_16_ANSW_CS_n_GPIO_Port, CH9_16_ANSW_CS_n_Pin, GPIO_PIN_RESET);
 800209a:	2200      	movs	r2, #0
 800209c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020a0:	4810      	ldr	r0, [pc, #64]	; (80020e4 <anlg_sw_all_off+0x94>)
 80020a2:	f001 fd9d 	bl	8003be0 <HAL_GPIO_WritePin>
    HAL_Delay(CS_HAL_DELAY_uS);
 80020a6:	2005      	movs	r0, #5
 80020a8:	f000 feac 	bl	8002e04 <HAL_Delay>

    spi_data[0] = 0x00;
 80020ac:	2300      	movs	r3, #0
 80020ae:	713b      	strb	r3, [r7, #4]
    //                   Handle to SPI instance                                                     
    //                        |            Pointer to data buffer                                    
    //                        |                 |             Size in bytes                  
    //                        |                 |                  |          Timeout in us   
    //                        |                 |                  |             |
    ret = HAL_SPI_Transmit(&hspi1, (uint8_t *)spi_data, (uint16_t) 1, (uint32_t) 200);
 80020b0:	1d39      	adds	r1, r7, #4
 80020b2:	23c8      	movs	r3, #200	; 0xc8
 80020b4:	2201      	movs	r2, #1
 80020b6:	480c      	ldr	r0, [pc, #48]	; (80020e8 <anlg_sw_all_off+0x98>)
 80020b8:	f002 fdf4 	bl	8004ca4 <HAL_SPI_Transmit>
 80020bc:	4603      	mov	r3, r0
 80020be:	71fb      	strb	r3, [r7, #7]
    if(ret != HAL_OK){
 80020c0:	79fb      	ldrb	r3, [r7, #7]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <anlg_sw_all_off+0x7e>
        print_string("SPI Transmit Error",LF);
 80020c6:	2101      	movs	r1, #1
 80020c8:	4808      	ldr	r0, [pc, #32]	; (80020ec <anlg_sw_all_off+0x9c>)
 80020ca:	f000 fbf9 	bl	80028c0 <print_string>
    }


    HAL_GPIO_WritePin(CH9_16_ANSW_CS_n_GPIO_Port, CH9_16_ANSW_CS_n_Pin, GPIO_PIN_SET);
 80020ce:	2201      	movs	r2, #1
 80020d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020d4:	4803      	ldr	r0, [pc, #12]	; (80020e4 <anlg_sw_all_off+0x94>)
 80020d6:	f001 fd83 	bl	8003be0 <HAL_GPIO_WritePin>
}
 80020da:	bf00      	nop
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40010c00 	.word	0x40010c00
 80020e8:	2000036c 	.word	0x2000036c
 80020ec:	0800b744 	.word	0x0800b744

080020f0 <set_anlg_sw_on>:

bool set_anlg_sw_on (uint8_t channel) {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	71fb      	strb	r3, [r7, #7]
    uint8_t spi_data[1] = {0x00};               // Define the SPI data buffer (index 0 to 15)
 80020fa:	2300      	movs	r3, #0
 80020fc:	733b      	strb	r3, [r7, #12]
    uint16_t temp = 0x0000;
 80020fe:	2300      	movs	r3, #0
 8002100:	81fb      	strh	r3, [r7, #14]

    HAL_StatusTypeDef ret;

    if(channel >= 1 && channel <= 8) {
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d023      	beq.n	8002150 <set_anlg_sw_on+0x60>
 8002108:	79fb      	ldrb	r3, [r7, #7]
 800210a:	2b08      	cmp	r3, #8
 800210c:	d820      	bhi.n	8002150 <set_anlg_sw_on+0x60>
        HAL_GPIO_WritePin(CH1_8_ANSW_CS_n_GPIO_Port, CH1_8_ANSW_CS_n_Pin, GPIO_PIN_RESET);
 800210e:	2200      	movs	r2, #0
 8002110:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002114:	4825      	ldr	r0, [pc, #148]	; (80021ac <set_anlg_sw_on+0xbc>)
 8002116:	f001 fd63 	bl	8003be0 <HAL_GPIO_WritePin>
        HAL_Delay(CS_HAL_DELAY_uS);
 800211a:	2005      	movs	r0, #5
 800211c:	f000 fe72 	bl	8002e04 <HAL_Delay>

        spi_data[0] = (uint8_t)(0x01 << (channel-1));
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	3b01      	subs	r3, #1
 8002124:	2201      	movs	r2, #1
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	b2db      	uxtb	r3, r3
 800212c:	733b      	strb	r3, [r7, #12]
        //                   Handle to SPI instance                                                     
        //                        |            Pointer to data buffer                                    
        //                        |                 |             Size in bytes                  
        //                        |                 |                  |          Timeout in us   
        //                        |                 |                  |             |
        ret = HAL_SPI_Transmit(&hspi1, (uint8_t *)spi_data, (uint16_t) 1, (uint32_t) 200);
 800212e:	f107 010c 	add.w	r1, r7, #12
 8002132:	23c8      	movs	r3, #200	; 0xc8
 8002134:	2201      	movs	r2, #1
 8002136:	481e      	ldr	r0, [pc, #120]	; (80021b0 <set_anlg_sw_on+0xc0>)
 8002138:	f002 fdb4 	bl	8004ca4 <HAL_SPI_Transmit>
 800213c:	4603      	mov	r3, r0
 800213e:	737b      	strb	r3, [r7, #13]
        HAL_GPIO_WritePin(CH1_8_ANSW_CS_n_GPIO_Port, CH1_8_ANSW_CS_n_Pin, GPIO_PIN_SET);
 8002140:	2201      	movs	r2, #1
 8002142:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002146:	4819      	ldr	r0, [pc, #100]	; (80021ac <set_anlg_sw_on+0xbc>)
 8002148:	f001 fd4a 	bl	8003be0 <HAL_GPIO_WritePin>

        return true;
 800214c:	2301      	movs	r3, #1
 800214e:	e028      	b.n	80021a2 <set_anlg_sw_on+0xb2>
        
    }

    else if (channel > 8) {
 8002150:	79fb      	ldrb	r3, [r7, #7]
 8002152:	2b08      	cmp	r3, #8
 8002154:	d924      	bls.n	80021a0 <set_anlg_sw_on+0xb0>
        temp = channel - 8;        // Shift channel values down to 8 LSBs
 8002156:	79fb      	ldrb	r3, [r7, #7]
 8002158:	b29b      	uxth	r3, r3
 800215a:	3b08      	subs	r3, #8
 800215c:	81fb      	strh	r3, [r7, #14]

        HAL_GPIO_WritePin(CH9_16_ANSW_CS_n_GPIO_Port, CH9_16_ANSW_CS_n_Pin, GPIO_PIN_RESET);
 800215e:	2200      	movs	r2, #0
 8002160:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002164:	4811      	ldr	r0, [pc, #68]	; (80021ac <set_anlg_sw_on+0xbc>)
 8002166:	f001 fd3b 	bl	8003be0 <HAL_GPIO_WritePin>
        HAL_Delay(CS_HAL_DELAY_uS);
 800216a:	2005      	movs	r0, #5
 800216c:	f000 fe4a 	bl	8002e04 <HAL_Delay>

        spi_data[0] = (uint8_t)(0x01 << (temp-1));
 8002170:	89fb      	ldrh	r3, [r7, #14]
 8002172:	3b01      	subs	r3, #1
 8002174:	2201      	movs	r2, #1
 8002176:	fa02 f303 	lsl.w	r3, r2, r3
 800217a:	b2db      	uxtb	r3, r3
 800217c:	733b      	strb	r3, [r7, #12]
        //                   Handle to SPI instance                                                     
        //                        |            Pointer to data buffer                                    
        //                        |                 |             Size in bytes                  
        //                        |                 |                  |          Timeout in us   
        //                        |                 |                  |             |
        ret = HAL_SPI_Transmit(&hspi1, (uint8_t *)spi_data, (uint16_t) 1, (uint32_t) 200);
 800217e:	f107 010c 	add.w	r1, r7, #12
 8002182:	23c8      	movs	r3, #200	; 0xc8
 8002184:	2201      	movs	r2, #1
 8002186:	480a      	ldr	r0, [pc, #40]	; (80021b0 <set_anlg_sw_on+0xc0>)
 8002188:	f002 fd8c 	bl	8004ca4 <HAL_SPI_Transmit>
 800218c:	4603      	mov	r3, r0
 800218e:	737b      	strb	r3, [r7, #13]
        HAL_GPIO_WritePin(CH9_16_ANSW_CS_n_GPIO_Port, CH9_16_ANSW_CS_n_Pin, GPIO_PIN_SET);
 8002190:	2201      	movs	r2, #1
 8002192:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002196:	4805      	ldr	r0, [pc, #20]	; (80021ac <set_anlg_sw_on+0xbc>)
 8002198:	f001 fd22 	bl	8003be0 <HAL_GPIO_WritePin>

        return true;
 800219c:	2301      	movs	r3, #1
 800219e:	e000      	b.n	80021a2 <set_anlg_sw_on+0xb2>

    }

    else {
        return false;
 80021a0:	2300      	movs	r3, #0
    }




}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40010c00 	.word	0x40010c00
 80021b0:	2000036c 	.word	0x2000036c

080021b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80021ba:	4b15      	ldr	r3, [pc, #84]	; (8002210 <HAL_MspInit+0x5c>)
 80021bc:	699b      	ldr	r3, [r3, #24]
 80021be:	4a14      	ldr	r2, [pc, #80]	; (8002210 <HAL_MspInit+0x5c>)
 80021c0:	f043 0301 	orr.w	r3, r3, #1
 80021c4:	6193      	str	r3, [r2, #24]
 80021c6:	4b12      	ldr	r3, [pc, #72]	; (8002210 <HAL_MspInit+0x5c>)
 80021c8:	699b      	ldr	r3, [r3, #24]
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	60bb      	str	r3, [r7, #8]
 80021d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021d2:	4b0f      	ldr	r3, [pc, #60]	; (8002210 <HAL_MspInit+0x5c>)
 80021d4:	69db      	ldr	r3, [r3, #28]
 80021d6:	4a0e      	ldr	r2, [pc, #56]	; (8002210 <HAL_MspInit+0x5c>)
 80021d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021dc:	61d3      	str	r3, [r2, #28]
 80021de:	4b0c      	ldr	r3, [pc, #48]	; (8002210 <HAL_MspInit+0x5c>)
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021e6:	607b      	str	r3, [r7, #4]
 80021e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80021ea:	4b0a      	ldr	r3, [pc, #40]	; (8002214 <HAL_MspInit+0x60>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	60fb      	str	r3, [r7, #12]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021fe:	60fb      	str	r3, [r7, #12]
 8002200:	4a04      	ldr	r2, [pc, #16]	; (8002214 <HAL_MspInit+0x60>)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002206:	bf00      	nop
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	bc80      	pop	{r7}
 800220e:	4770      	bx	lr
 8002210:	40021000 	.word	0x40021000
 8002214:	40010000 	.word	0x40010000

08002218 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b088      	sub	sp, #32
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002220:	f107 0310 	add.w	r3, r7, #16
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a14      	ldr	r2, [pc, #80]	; (8002284 <HAL_ADC_MspInit+0x6c>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d121      	bne.n	800227c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002238:	4b13      	ldr	r3, [pc, #76]	; (8002288 <HAL_ADC_MspInit+0x70>)
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	4a12      	ldr	r2, [pc, #72]	; (8002288 <HAL_ADC_MspInit+0x70>)
 800223e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002242:	6193      	str	r3, [r2, #24]
 8002244:	4b10      	ldr	r3, [pc, #64]	; (8002288 <HAL_ADC_MspInit+0x70>)
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800224c:	60fb      	str	r3, [r7, #12]
 800224e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002250:	4b0d      	ldr	r3, [pc, #52]	; (8002288 <HAL_ADC_MspInit+0x70>)
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	4a0c      	ldr	r2, [pc, #48]	; (8002288 <HAL_ADC_MspInit+0x70>)
 8002256:	f043 0304 	orr.w	r3, r3, #4
 800225a:	6193      	str	r3, [r2, #24]
 800225c:	4b0a      	ldr	r3, [pc, #40]	; (8002288 <HAL_ADC_MspInit+0x70>)
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	f003 0304 	and.w	r3, r3, #4
 8002264:	60bb      	str	r3, [r7, #8]
 8002266:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002268:	2301      	movs	r3, #1
 800226a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800226c:	2303      	movs	r3, #3
 800226e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002270:	f107 0310 	add.w	r3, r7, #16
 8002274:	4619      	mov	r1, r3
 8002276:	4805      	ldr	r0, [pc, #20]	; (800228c <HAL_ADC_MspInit+0x74>)
 8002278:	f001 fb2e 	bl	80038d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800227c:	bf00      	nop
 800227e:	3720      	adds	r7, #32
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	40012400 	.word	0x40012400
 8002288:	40021000 	.word	0x40021000
 800228c:	40010800 	.word	0x40010800

08002290 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b088      	sub	sp, #32
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002298:	f107 0310 	add.w	r3, r7, #16
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	605a      	str	r2, [r3, #4]
 80022a2:	609a      	str	r2, [r3, #8]
 80022a4:	60da      	str	r2, [r3, #12]
  if(hdac->Instance==DAC)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a14      	ldr	r2, [pc, #80]	; (80022fc <HAL_DAC_MspInit+0x6c>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d121      	bne.n	80022f4 <HAL_DAC_MspInit+0x64>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80022b0:	4b13      	ldr	r3, [pc, #76]	; (8002300 <HAL_DAC_MspInit+0x70>)
 80022b2:	69db      	ldr	r3, [r3, #28]
 80022b4:	4a12      	ldr	r2, [pc, #72]	; (8002300 <HAL_DAC_MspInit+0x70>)
 80022b6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80022ba:	61d3      	str	r3, [r2, #28]
 80022bc:	4b10      	ldr	r3, [pc, #64]	; (8002300 <HAL_DAC_MspInit+0x70>)
 80022be:	69db      	ldr	r3, [r3, #28]
 80022c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c8:	4b0d      	ldr	r3, [pc, #52]	; (8002300 <HAL_DAC_MspInit+0x70>)
 80022ca:	699b      	ldr	r3, [r3, #24]
 80022cc:	4a0c      	ldr	r2, [pc, #48]	; (8002300 <HAL_DAC_MspInit+0x70>)
 80022ce:	f043 0304 	orr.w	r3, r3, #4
 80022d2:	6193      	str	r3, [r2, #24]
 80022d4:	4b0a      	ldr	r3, [pc, #40]	; (8002300 <HAL_DAC_MspInit+0x70>)
 80022d6:	699b      	ldr	r3, [r3, #24]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	60bb      	str	r3, [r7, #8]
 80022de:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80022e0:	2310      	movs	r3, #16
 80022e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022e4:	2303      	movs	r3, #3
 80022e6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e8:	f107 0310 	add.w	r3, r7, #16
 80022ec:	4619      	mov	r1, r3
 80022ee:	4805      	ldr	r0, [pc, #20]	; (8002304 <HAL_DAC_MspInit+0x74>)
 80022f0:	f001 faf2 	bl	80038d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80022f4:	bf00      	nop
 80022f6:	3720      	adds	r7, #32
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40007400 	.word	0x40007400
 8002300:	40021000 	.word	0x40021000
 8002304:	40010800 	.word	0x40010800

08002308 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b088      	sub	sp, #32
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002310:	f107 0310 	add.w	r3, r7, #16
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
 8002318:	605a      	str	r2, [r3, #4]
 800231a:	609a      	str	r2, [r3, #8]
 800231c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a16      	ldr	r2, [pc, #88]	; (800237c <HAL_I2C_MspInit+0x74>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d124      	bne.n	8002372 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002328:	4b15      	ldr	r3, [pc, #84]	; (8002380 <HAL_I2C_MspInit+0x78>)
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	4a14      	ldr	r2, [pc, #80]	; (8002380 <HAL_I2C_MspInit+0x78>)
 800232e:	f043 0308 	orr.w	r3, r3, #8
 8002332:	6193      	str	r3, [r2, #24]
 8002334:	4b12      	ldr	r3, [pc, #72]	; (8002380 <HAL_I2C_MspInit+0x78>)
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	f003 0308 	and.w	r3, r3, #8
 800233c:	60fb      	str	r3, [r7, #12]
 800233e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002340:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002344:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002346:	2312      	movs	r3, #18
 8002348:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800234a:	2303      	movs	r3, #3
 800234c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800234e:	f107 0310 	add.w	r3, r7, #16
 8002352:	4619      	mov	r1, r3
 8002354:	480b      	ldr	r0, [pc, #44]	; (8002384 <HAL_I2C_MspInit+0x7c>)
 8002356:	f001 fabf 	bl	80038d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800235a:	4b09      	ldr	r3, [pc, #36]	; (8002380 <HAL_I2C_MspInit+0x78>)
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	4a08      	ldr	r2, [pc, #32]	; (8002380 <HAL_I2C_MspInit+0x78>)
 8002360:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002364:	61d3      	str	r3, [r2, #28]
 8002366:	4b06      	ldr	r3, [pc, #24]	; (8002380 <HAL_I2C_MspInit+0x78>)
 8002368:	69db      	ldr	r3, [r3, #28]
 800236a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800236e:	60bb      	str	r3, [r7, #8]
 8002370:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002372:	bf00      	nop
 8002374:	3720      	adds	r7, #32
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	40005800 	.word	0x40005800
 8002380:	40021000 	.word	0x40021000
 8002384:	40010c00 	.word	0x40010c00

08002388 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b088      	sub	sp, #32
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002390:	f107 0310 	add.w	r3, r7, #16
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	609a      	str	r2, [r3, #8]
 800239c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a1b      	ldr	r2, [pc, #108]	; (8002410 <HAL_SPI_MspInit+0x88>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d12f      	bne.n	8002408 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023a8:	4b1a      	ldr	r3, [pc, #104]	; (8002414 <HAL_SPI_MspInit+0x8c>)
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	4a19      	ldr	r2, [pc, #100]	; (8002414 <HAL_SPI_MspInit+0x8c>)
 80023ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023b2:	6193      	str	r3, [r2, #24]
 80023b4:	4b17      	ldr	r3, [pc, #92]	; (8002414 <HAL_SPI_MspInit+0x8c>)
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c0:	4b14      	ldr	r3, [pc, #80]	; (8002414 <HAL_SPI_MspInit+0x8c>)
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	4a13      	ldr	r2, [pc, #76]	; (8002414 <HAL_SPI_MspInit+0x8c>)
 80023c6:	f043 0304 	orr.w	r3, r3, #4
 80023ca:	6193      	str	r3, [r2, #24]
 80023cc:	4b11      	ldr	r3, [pc, #68]	; (8002414 <HAL_SPI_MspInit+0x8c>)
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	f003 0304 	and.w	r3, r3, #4
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80023d8:	23a0      	movs	r3, #160	; 0xa0
 80023da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023dc:	2302      	movs	r3, #2
 80023de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023e0:	2303      	movs	r3, #3
 80023e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e4:	f107 0310 	add.w	r3, r7, #16
 80023e8:	4619      	mov	r1, r3
 80023ea:	480b      	ldr	r0, [pc, #44]	; (8002418 <HAL_SPI_MspInit+0x90>)
 80023ec:	f001 fa74 	bl	80038d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023f0:	2340      	movs	r3, #64	; 0x40
 80023f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023f4:	2300      	movs	r3, #0
 80023f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f8:	2300      	movs	r3, #0
 80023fa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fc:	f107 0310 	add.w	r3, r7, #16
 8002400:	4619      	mov	r1, r3
 8002402:	4805      	ldr	r0, [pc, #20]	; (8002418 <HAL_SPI_MspInit+0x90>)
 8002404:	f001 fa68 	bl	80038d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002408:	bf00      	nop
 800240a:	3720      	adds	r7, #32
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40013000 	.word	0x40013000
 8002414:	40021000 	.word	0x40021000
 8002418:	40010800 	.word	0x40010800

0800241c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a0d      	ldr	r2, [pc, #52]	; (8002460 <HAL_TIM_Base_MspInit+0x44>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d113      	bne.n	8002456 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800242e:	4b0d      	ldr	r3, [pc, #52]	; (8002464 <HAL_TIM_Base_MspInit+0x48>)
 8002430:	69db      	ldr	r3, [r3, #28]
 8002432:	4a0c      	ldr	r2, [pc, #48]	; (8002464 <HAL_TIM_Base_MspInit+0x48>)
 8002434:	f043 0310 	orr.w	r3, r3, #16
 8002438:	61d3      	str	r3, [r2, #28]
 800243a:	4b0a      	ldr	r3, [pc, #40]	; (8002464 <HAL_TIM_Base_MspInit+0x48>)
 800243c:	69db      	ldr	r3, [r3, #28]
 800243e:	f003 0310 	and.w	r3, r3, #16
 8002442:	60fb      	str	r3, [r7, #12]
 8002444:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002446:	2200      	movs	r2, #0
 8002448:	2100      	movs	r1, #0
 800244a:	2036      	movs	r0, #54	; 0x36
 800244c:	f000 ffe7 	bl	800341e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002450:	2036      	movs	r0, #54	; 0x36
 8002452:	f001 f800 	bl	8003456 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002456:	bf00      	nop
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40001000 	.word	0x40001000
 8002464:	40021000 	.word	0x40021000

08002468 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b08a      	sub	sp, #40	; 0x28
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002470:	f107 0318 	add.w	r3, r7, #24
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]
 8002478:	605a      	str	r2, [r3, #4]
 800247a:	609a      	str	r2, [r3, #8]
 800247c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a3b      	ldr	r2, [pc, #236]	; (8002570 <HAL_UART_MspInit+0x108>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d13a      	bne.n	80024fe <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002488:	4b3a      	ldr	r3, [pc, #232]	; (8002574 <HAL_UART_MspInit+0x10c>)
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	4a39      	ldr	r2, [pc, #228]	; (8002574 <HAL_UART_MspInit+0x10c>)
 800248e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002492:	6193      	str	r3, [r2, #24]
 8002494:	4b37      	ldr	r3, [pc, #220]	; (8002574 <HAL_UART_MspInit+0x10c>)
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800249c:	617b      	str	r3, [r7, #20]
 800249e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a0:	4b34      	ldr	r3, [pc, #208]	; (8002574 <HAL_UART_MspInit+0x10c>)
 80024a2:	699b      	ldr	r3, [r3, #24]
 80024a4:	4a33      	ldr	r2, [pc, #204]	; (8002574 <HAL_UART_MspInit+0x10c>)
 80024a6:	f043 0304 	orr.w	r3, r3, #4
 80024aa:	6193      	str	r3, [r2, #24]
 80024ac:	4b31      	ldr	r3, [pc, #196]	; (8002574 <HAL_UART_MspInit+0x10c>)
 80024ae:	699b      	ldr	r3, [r3, #24]
 80024b0:	f003 0304 	and.w	r3, r3, #4
 80024b4:	613b      	str	r3, [r7, #16]
 80024b6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024be:	2302      	movs	r3, #2
 80024c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024c2:	2303      	movs	r3, #3
 80024c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c6:	f107 0318 	add.w	r3, r7, #24
 80024ca:	4619      	mov	r1, r3
 80024cc:	482a      	ldr	r0, [pc, #168]	; (8002578 <HAL_UART_MspInit+0x110>)
 80024ce:	f001 fa03 	bl	80038d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024d8:	2300      	movs	r3, #0
 80024da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e0:	f107 0318 	add.w	r3, r7, #24
 80024e4:	4619      	mov	r1, r3
 80024e6:	4824      	ldr	r0, [pc, #144]	; (8002578 <HAL_UART_MspInit+0x110>)
 80024e8:	f001 f9f6 	bl	80038d8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80024ec:	2200      	movs	r2, #0
 80024ee:	2100      	movs	r1, #0
 80024f0:	2025      	movs	r0, #37	; 0x25
 80024f2:	f000 ff94 	bl	800341e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024f6:	2025      	movs	r0, #37	; 0x25
 80024f8:	f000 ffad 	bl	8003456 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80024fc:	e034      	b.n	8002568 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a1e      	ldr	r2, [pc, #120]	; (800257c <HAL_UART_MspInit+0x114>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d12f      	bne.n	8002568 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002508:	4b1a      	ldr	r3, [pc, #104]	; (8002574 <HAL_UART_MspInit+0x10c>)
 800250a:	69db      	ldr	r3, [r3, #28]
 800250c:	4a19      	ldr	r2, [pc, #100]	; (8002574 <HAL_UART_MspInit+0x10c>)
 800250e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002512:	61d3      	str	r3, [r2, #28]
 8002514:	4b17      	ldr	r3, [pc, #92]	; (8002574 <HAL_UART_MspInit+0x10c>)
 8002516:	69db      	ldr	r3, [r3, #28]
 8002518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800251c:	60fb      	str	r3, [r7, #12]
 800251e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002520:	4b14      	ldr	r3, [pc, #80]	; (8002574 <HAL_UART_MspInit+0x10c>)
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	4a13      	ldr	r2, [pc, #76]	; (8002574 <HAL_UART_MspInit+0x10c>)
 8002526:	f043 0304 	orr.w	r3, r3, #4
 800252a:	6193      	str	r3, [r2, #24]
 800252c:	4b11      	ldr	r3, [pc, #68]	; (8002574 <HAL_UART_MspInit+0x10c>)
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	f003 0304 	and.w	r3, r3, #4
 8002534:	60bb      	str	r3, [r7, #8]
 8002536:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002538:	2304      	movs	r3, #4
 800253a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800253c:	2302      	movs	r3, #2
 800253e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002540:	2303      	movs	r3, #3
 8002542:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002544:	f107 0318 	add.w	r3, r7, #24
 8002548:	4619      	mov	r1, r3
 800254a:	480b      	ldr	r0, [pc, #44]	; (8002578 <HAL_UART_MspInit+0x110>)
 800254c:	f001 f9c4 	bl	80038d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002550:	2308      	movs	r3, #8
 8002552:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002554:	2300      	movs	r3, #0
 8002556:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002558:	2300      	movs	r3, #0
 800255a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800255c:	f107 0318 	add.w	r3, r7, #24
 8002560:	4619      	mov	r1, r3
 8002562:	4805      	ldr	r0, [pc, #20]	; (8002578 <HAL_UART_MspInit+0x110>)
 8002564:	f001 f9b8 	bl	80038d8 <HAL_GPIO_Init>
}
 8002568:	bf00      	nop
 800256a:	3728      	adds	r7, #40	; 0x28
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40013800 	.word	0x40013800
 8002574:	40021000 	.word	0x40021000
 8002578:	40010800 	.word	0x40010800
 800257c:	40004400 	.word	0x40004400

08002580 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002584:	e7fe      	b.n	8002584 <NMI_Handler+0x4>

08002586 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002586:	b480      	push	{r7}
 8002588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800258a:	e7fe      	b.n	800258a <HardFault_Handler+0x4>

0800258c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002590:	e7fe      	b.n	8002590 <MemManage_Handler+0x4>

08002592 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002592:	b480      	push	{r7}
 8002594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002596:	e7fe      	b.n	8002596 <BusFault_Handler+0x4>

08002598 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800259c:	e7fe      	b.n	800259c <UsageFault_Handler+0x4>

0800259e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800259e:	b480      	push	{r7}
 80025a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bc80      	pop	{r7}
 80025a8:	4770      	bx	lr

080025aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025aa:	b480      	push	{r7}
 80025ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bc80      	pop	{r7}
 80025b4:	4770      	bx	lr

080025b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025b6:	b480      	push	{r7}
 80025b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025ba:	bf00      	nop
 80025bc:	46bd      	mov	sp, r7
 80025be:	bc80      	pop	{r7}
 80025c0:	4770      	bx	lr

080025c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025c2:	b580      	push	{r7, lr}
 80025c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025c6:	f000 fc01 	bl	8002dcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
	...

080025d0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025d4:	4802      	ldr	r0, [pc, #8]	; (80025e0 <USART1_IRQHandler+0x10>)
 80025d6:	f003 fab3 	bl	8005b40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025da:	bf00      	nop
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	200002c0 	.word	0x200002c0

080025e4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80025e8:	4802      	ldr	r0, [pc, #8]	; (80025f4 <TIM6_IRQHandler+0x10>)
 80025ea:	f002 ff89 	bl	8005500 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20000318 	.word	0x20000318

080025f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
	return 1;
 80025fc:	2301      	movs	r3, #1
}
 80025fe:	4618      	mov	r0, r3
 8002600:	46bd      	mov	sp, r7
 8002602:	bc80      	pop	{r7}
 8002604:	4770      	bx	lr

08002606 <_kill>:

int _kill(int pid, int sig)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b082      	sub	sp, #8
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
 800260e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002610:	f003 febe 	bl	8006390 <__errno>
 8002614:	4603      	mov	r3, r0
 8002616:	2216      	movs	r2, #22
 8002618:	601a      	str	r2, [r3, #0]
	return -1;
 800261a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800261e:	4618      	mov	r0, r3
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <_exit>:

void _exit (int status)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b082      	sub	sp, #8
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800262e:	f04f 31ff 	mov.w	r1, #4294967295
 8002632:	6878      	ldr	r0, [r7, #4]
 8002634:	f7ff ffe7 	bl	8002606 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002638:	e7fe      	b.n	8002638 <_exit+0x12>

0800263a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b086      	sub	sp, #24
 800263e:	af00      	add	r7, sp, #0
 8002640:	60f8      	str	r0, [r7, #12]
 8002642:	60b9      	str	r1, [r7, #8]
 8002644:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002646:	2300      	movs	r3, #0
 8002648:	617b      	str	r3, [r7, #20]
 800264a:	e00a      	b.n	8002662 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800264c:	f3af 8000 	nop.w
 8002650:	4601      	mov	r1, r0
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	1c5a      	adds	r2, r3, #1
 8002656:	60ba      	str	r2, [r7, #8]
 8002658:	b2ca      	uxtb	r2, r1
 800265a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	3301      	adds	r3, #1
 8002660:	617b      	str	r3, [r7, #20]
 8002662:	697a      	ldr	r2, [r7, #20]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	429a      	cmp	r2, r3
 8002668:	dbf0      	blt.n	800264c <_read+0x12>
	}

return len;
 800266a:	687b      	ldr	r3, [r7, #4]
}
 800266c:	4618      	mov	r0, r3
 800266e:	3718      	adds	r7, #24
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}

08002674 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002680:	2300      	movs	r3, #0
 8002682:	617b      	str	r3, [r7, #20]
 8002684:	e009      	b.n	800269a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	1c5a      	adds	r2, r3, #1
 800268a:	60ba      	str	r2, [r7, #8]
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	4618      	mov	r0, r3
 8002690:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	3301      	adds	r3, #1
 8002698:	617b      	str	r3, [r7, #20]
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	429a      	cmp	r2, r3
 80026a0:	dbf1      	blt.n	8002686 <_write+0x12>
	}
	return len;
 80026a2:	687b      	ldr	r3, [r7, #4]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <_close>:

int _close(int file)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
	return -1;
 80026b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	bc80      	pop	{r7}
 80026c0:	4770      	bx	lr

080026c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026c2:	b480      	push	{r7}
 80026c4:	b083      	sub	sp, #12
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
 80026ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026d2:	605a      	str	r2, [r3, #4]
	return 0;
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	bc80      	pop	{r7}
 80026de:	4770      	bx	lr

080026e0 <_isatty>:

int _isatty(int file)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
	return 1;
 80026e8:	2301      	movs	r3, #1
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bc80      	pop	{r7}
 80026f2:	4770      	bx	lr

080026f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	607a      	str	r2, [r7, #4]
	return 0;
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3714      	adds	r7, #20
 8002706:	46bd      	mov	sp, r7
 8002708:	bc80      	pop	{r7}
 800270a:	4770      	bx	lr

0800270c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b086      	sub	sp, #24
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002714:	4a14      	ldr	r2, [pc, #80]	; (8002768 <_sbrk+0x5c>)
 8002716:	4b15      	ldr	r3, [pc, #84]	; (800276c <_sbrk+0x60>)
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002720:	4b13      	ldr	r3, [pc, #76]	; (8002770 <_sbrk+0x64>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d102      	bne.n	800272e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002728:	4b11      	ldr	r3, [pc, #68]	; (8002770 <_sbrk+0x64>)
 800272a:	4a12      	ldr	r2, [pc, #72]	; (8002774 <_sbrk+0x68>)
 800272c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800272e:	4b10      	ldr	r3, [pc, #64]	; (8002770 <_sbrk+0x64>)
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	4413      	add	r3, r2
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	429a      	cmp	r2, r3
 800273a:	d207      	bcs.n	800274c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800273c:	f003 fe28 	bl	8006390 <__errno>
 8002740:	4603      	mov	r3, r0
 8002742:	220c      	movs	r2, #12
 8002744:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002746:	f04f 33ff 	mov.w	r3, #4294967295
 800274a:	e009      	b.n	8002760 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800274c:	4b08      	ldr	r3, [pc, #32]	; (8002770 <_sbrk+0x64>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002752:	4b07      	ldr	r3, [pc, #28]	; (8002770 <_sbrk+0x64>)
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4413      	add	r3, r2
 800275a:	4a05      	ldr	r2, [pc, #20]	; (8002770 <_sbrk+0x64>)
 800275c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800275e:	68fb      	ldr	r3, [r7, #12]
}
 8002760:	4618      	mov	r0, r3
 8002762:	3718      	adds	r7, #24
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	20010000 	.word	0x20010000
 800276c:	00000400 	.word	0x00000400
 8002770:	200001fc 	.word	0x200001fc
 8002774:	20000420 	.word	0x20000420

08002778 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800277c:	bf00      	nop
 800277e:	46bd      	mov	sp, r7
 8002780:	bc80      	pop	{r7}
 8002782:	4770      	bx	lr

08002784 <print_float>:
 */
#include "uart.h"

struct UARTMembers uart;

void print_float (float number, uint8_t action) {
 8002784:	b580      	push	{r7, lr}
 8002786:	b086      	sub	sp, #24
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	460b      	mov	r3, r1
 800278e:	70fb      	strb	r3, [r7, #3]
    char temp_buffer[8];        //Define the array that will hold the ASCII values
    char c = '\0';
 8002790:	2300      	movs	r3, #0
 8002792:	73fb      	strb	r3, [r7, #15]

    /* USE SPRINT F TO BUILD THE ARRAY OF ASCII CHARACTERS */
    sprintf(temp_buffer, "%.4f", number);   //f tells the function we want to print a float value
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7fd ff67 	bl	8000668 <__aeabi_f2d>
 800279a:	4602      	mov	r2, r0
 800279c:	460b      	mov	r3, r1
 800279e:	f107 0010 	add.w	r0, r7, #16
 80027a2:	491a      	ldr	r1, [pc, #104]	; (800280c <print_float+0x88>)
 80027a4:	f004 fc9c 	bl	80070e0 <siprintf>

    HAL_UART_Transmit(&huart1, (uint8_t *) temp_buffer, sizeof(temp_buffer), HAL_MAX_DELAY);
 80027a8:	f107 0110 	add.w	r1, r7, #16
 80027ac:	f04f 33ff 	mov.w	r3, #4294967295
 80027b0:	2208      	movs	r2, #8
 80027b2:	4817      	ldr	r0, [pc, #92]	; (8002810 <print_float+0x8c>)
 80027b4:	f003 f901 	bl	80059ba <HAL_UART_Transmit>

    /* CHECK TO SEE IF THE USER WISHES TO CREATE A NEW LINE */
    if(action == LF) {
 80027b8:	78fb      	ldrb	r3, [r7, #3]
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d114      	bne.n	80027e8 <print_float+0x64>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 80027be:	230d      	movs	r3, #13
 80027c0:	73fb      	strb	r3, [r7, #15]
 80027c2:	f107 010f 	add.w	r1, r7, #15
 80027c6:	f04f 33ff 	mov.w	r3, #4294967295
 80027ca:	2201      	movs	r2, #1
 80027cc:	4810      	ldr	r0, [pc, #64]	; (8002810 <print_float+0x8c>)
 80027ce:	f003 f8f4 	bl	80059ba <HAL_UART_Transmit>
        c = '\n';  HAL_UART_Transmit(&huart1, (uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 80027d2:	230a      	movs	r3, #10
 80027d4:	73fb      	strb	r3, [r7, #15]
 80027d6:	f107 010f 	add.w	r1, r7, #15
 80027da:	f04f 33ff 	mov.w	r3, #4294967295
 80027de:	2201      	movs	r2, #1
 80027e0:	480b      	ldr	r0, [pc, #44]	; (8002810 <print_float+0x8c>)
 80027e2:	f003 f8ea 	bl	80059ba <HAL_UART_Transmit>
    }
    else if(action == CR) {
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
    }
}
 80027e6:	e00c      	b.n	8002802 <print_float+0x7e>
    else if(action == CR) {
 80027e8:	78fb      	ldrb	r3, [r7, #3]
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d109      	bne.n	8002802 <print_float+0x7e>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 80027ee:	230d      	movs	r3, #13
 80027f0:	73fb      	strb	r3, [r7, #15]
 80027f2:	f107 010f 	add.w	r1, r7, #15
 80027f6:	f04f 33ff 	mov.w	r3, #4294967295
 80027fa:	2201      	movs	r2, #1
 80027fc:	4804      	ldr	r0, [pc, #16]	; (8002810 <print_float+0x8c>)
 80027fe:	f003 f8dc 	bl	80059ba <HAL_UART_Transmit>
}
 8002802:	bf00      	nop
 8002804:	3718      	adds	r7, #24
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	0800b758 	.word	0x0800b758
 8002810:	200002c0 	.word	0x200002c0

08002814 <print_16b_binary_rep>:
    else if(action == CR) {
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
    }
}

void print_16b_binary_rep (uint16_t number, uint8_t action) {
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	4603      	mov	r3, r0
 800281c:	460a      	mov	r2, r1
 800281e:	80fb      	strh	r3, [r7, #6]
 8002820:	4613      	mov	r3, r2
 8002822:	717b      	strb	r3, [r7, #5]
    uint16_t i;
    uint16_t tx_char;
    char c = '\0';
 8002824:	2300      	movs	r3, #0
 8002826:	72fb      	strb	r3, [r7, #11]

    for(i = 16; i > 0; i--) {
 8002828:	2310      	movs	r3, #16
 800282a:	81fb      	strh	r3, [r7, #14]
 800282c:	e01a      	b.n	8002864 <print_16b_binary_rep+0x50>
        tx_char = (uint16_t)(number >> (i - 1));
 800282e:	88fa      	ldrh	r2, [r7, #6]
 8002830:	89fb      	ldrh	r3, [r7, #14]
 8002832:	3b01      	subs	r3, #1
 8002834:	fa42 f303 	asr.w	r3, r2, r3
 8002838:	81bb      	strh	r3, [r7, #12]
        tx_char = (uint16_t)(tx_char & 0x01);
 800283a:	89bb      	ldrh	r3, [r7, #12]
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	81bb      	strh	r3, [r7, #12]
        tx_char = (uint16_t)(tx_char + 0x30);         //Turn this into an ASCII value
 8002842:	89bb      	ldrh	r3, [r7, #12]
 8002844:	3330      	adds	r3, #48	; 0x30
 8002846:	81bb      	strh	r3, [r7, #12]
        c = (char)tx_char;
 8002848:	89bb      	ldrh	r3, [r7, #12]
 800284a:	b2db      	uxtb	r3, r3
 800284c:	72fb      	strb	r3, [r7, #11]

        HAL_UART_Transmit(&huart1, (uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 800284e:	f107 010b 	add.w	r1, r7, #11
 8002852:	f04f 33ff 	mov.w	r3, #4294967295
 8002856:	2201      	movs	r2, #1
 8002858:	4818      	ldr	r0, [pc, #96]	; (80028bc <print_16b_binary_rep+0xa8>)
 800285a:	f003 f8ae 	bl	80059ba <HAL_UART_Transmit>
    for(i = 16; i > 0; i--) {
 800285e:	89fb      	ldrh	r3, [r7, #14]
 8002860:	3b01      	subs	r3, #1
 8002862:	81fb      	strh	r3, [r7, #14]
 8002864:	89fb      	ldrh	r3, [r7, #14]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d1e1      	bne.n	800282e <print_16b_binary_rep+0x1a>
    }

    /* CHECK TO SEE IF THE USER WISHES TO CREATE A NEW LINE */
    if(action == LF) {
 800286a:	797b      	ldrb	r3, [r7, #5]
 800286c:	2b01      	cmp	r3, #1
 800286e:	d114      	bne.n	800289a <print_16b_binary_rep+0x86>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002870:	230d      	movs	r3, #13
 8002872:	72fb      	strb	r3, [r7, #11]
 8002874:	f107 010b 	add.w	r1, r7, #11
 8002878:	f04f 33ff 	mov.w	r3, #4294967295
 800287c:	2201      	movs	r2, #1
 800287e:	480f      	ldr	r0, [pc, #60]	; (80028bc <print_16b_binary_rep+0xa8>)
 8002880:	f003 f89b 	bl	80059ba <HAL_UART_Transmit>
        c = '\n';  HAL_UART_Transmit(&huart1, (uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002884:	230a      	movs	r3, #10
 8002886:	72fb      	strb	r3, [r7, #11]
 8002888:	f107 010b 	add.w	r1, r7, #11
 800288c:	f04f 33ff 	mov.w	r3, #4294967295
 8002890:	2201      	movs	r2, #1
 8002892:	480a      	ldr	r0, [pc, #40]	; (80028bc <print_16b_binary_rep+0xa8>)
 8002894:	f003 f891 	bl	80059ba <HAL_UART_Transmit>
    }
    else if(action == CR) {
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
    }
}
 8002898:	e00c      	b.n	80028b4 <print_16b_binary_rep+0xa0>
    else if(action == CR) {
 800289a:	797b      	ldrb	r3, [r7, #5]
 800289c:	2b02      	cmp	r3, #2
 800289e:	d109      	bne.n	80028b4 <print_16b_binary_rep+0xa0>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 80028a0:	230d      	movs	r3, #13
 80028a2:	72fb      	strb	r3, [r7, #11]
 80028a4:	f107 010b 	add.w	r1, r7, #11
 80028a8:	f04f 33ff 	mov.w	r3, #4294967295
 80028ac:	2201      	movs	r2, #1
 80028ae:	4803      	ldr	r0, [pc, #12]	; (80028bc <print_16b_binary_rep+0xa8>)
 80028b0:	f003 f883 	bl	80059ba <HAL_UART_Transmit>
}
 80028b4:	bf00      	nop
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	200002c0 	.word	0x200002c0

080028c0 <print_string>:

void print_string(const char * s, uint8_t action) {
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	460b      	mov	r3, r1
 80028ca:	70fb      	strb	r3, [r7, #3]
    char c = '\0';
 80028cc:	2300      	movs	r3, #0
 80028ce:	73fb      	strb	r3, [r7, #15]

    while(*s != '\0') {
 80028d0:	e009      	b.n	80028e6 <print_string+0x26>
        HAL_UART_Transmit(&huart1, (uint8_t *) s, (uint16_t) 0x01, HAL_MAX_DELAY);
 80028d2:	f04f 33ff 	mov.w	r3, #4294967295
 80028d6:	2201      	movs	r2, #1
 80028d8:	6879      	ldr	r1, [r7, #4]
 80028da:	4819      	ldr	r0, [pc, #100]	; (8002940 <print_string+0x80>)
 80028dc:	f003 f86d 	bl	80059ba <HAL_UART_Transmit>
        s++;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3301      	adds	r3, #1
 80028e4:	607b      	str	r3, [r7, #4]
    while(*s != '\0') {
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1f1      	bne.n	80028d2 <print_string+0x12>
    }

    /* CHECK TO SEE IF THE USER WISHES TO CREATE A NEW LINE */
    if(action == LF) {
 80028ee:	78fb      	ldrb	r3, [r7, #3]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d114      	bne.n	800291e <print_string+0x5e>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 80028f4:	230d      	movs	r3, #13
 80028f6:	73fb      	strb	r3, [r7, #15]
 80028f8:	f107 010f 	add.w	r1, r7, #15
 80028fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002900:	2201      	movs	r2, #1
 8002902:	480f      	ldr	r0, [pc, #60]	; (8002940 <print_string+0x80>)
 8002904:	f003 f859 	bl	80059ba <HAL_UART_Transmit>
        c = '\n';  HAL_UART_Transmit(&huart1, (uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002908:	230a      	movs	r3, #10
 800290a:	73fb      	strb	r3, [r7, #15]
 800290c:	f107 010f 	add.w	r1, r7, #15
 8002910:	f04f 33ff 	mov.w	r3, #4294967295
 8002914:	2201      	movs	r2, #1
 8002916:	480a      	ldr	r0, [pc, #40]	; (8002940 <print_string+0x80>)
 8002918:	f003 f84f 	bl	80059ba <HAL_UART_Transmit>
    }
    else if(action == CR) {
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
    }

}
 800291c:	e00c      	b.n	8002938 <print_string+0x78>
    else if(action == CR) {
 800291e:	78fb      	ldrb	r3, [r7, #3]
 8002920:	2b02      	cmp	r3, #2
 8002922:	d109      	bne.n	8002938 <print_string+0x78>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002924:	230d      	movs	r3, #13
 8002926:	73fb      	strb	r3, [r7, #15]
 8002928:	f107 010f 	add.w	r1, r7, #15
 800292c:	f04f 33ff 	mov.w	r3, #4294967295
 8002930:	2201      	movs	r2, #1
 8002932:	4803      	ldr	r0, [pc, #12]	; (8002940 <print_string+0x80>)
 8002934:	f003 f841 	bl	80059ba <HAL_UART_Transmit>
}
 8002938:	bf00      	nop
 800293a:	3710      	adds	r7, #16
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	200002c0 	.word	0x200002c0

08002944 <PrintUnsignedDecimal>:

void PrintUnsignedDecimal (uint16_t number, uint8_t action) {
 8002944:	b580      	push	{r7, lr}
 8002946:	b086      	sub	sp, #24
 8002948:	af00      	add	r7, sp, #0
 800294a:	4603      	mov	r3, r0
 800294c:	460a      	mov	r2, r1
 800294e:	80fb      	strh	r3, [r7, #6]
 8002950:	4613      	mov	r3, r2
 8002952:	717b      	strb	r3, [r7, #5]
    char temphex[5];        //Define the array that will hold the ASCII values
    char c = '\r';
 8002954:	230d      	movs	r3, #13
 8002956:	73fb      	strb	r3, [r7, #15]
    uint8_t i;                
    uint8_t decimal_count;    //This is how many digits are written

    /* USE SPRINT F TO BUILD THE ARRAY OF ASCII CHARACTERS */
    decimal_count = (uint8_t)(sprintf(temphex, "%u", number)); //u tells the function we want an unsigned decimal number
 8002958:	88fa      	ldrh	r2, [r7, #6]
 800295a:	f107 0310 	add.w	r3, r7, #16
 800295e:	4920      	ldr	r1, [pc, #128]	; (80029e0 <PrintUnsignedDecimal+0x9c>)
 8002960:	4618      	mov	r0, r3
 8002962:	f004 fbbd 	bl	80070e0 <siprintf>
 8002966:	4603      	mov	r3, r0
 8002968:	75bb      	strb	r3, [r7, #22]

    for(i = 0; i < decimal_count; i++) {    //Print out the array of ASCII characters.
 800296a:	2300      	movs	r3, #0
 800296c:	75fb      	strb	r3, [r7, #23]
 800296e:	e00c      	b.n	800298a <PrintUnsignedDecimal+0x46>
        // TXREG1 = (temphex[i]);
        HAL_UART_Transmit(&huart1,(uint8_t *) &temphex[i], (uint16_t) 0x01, HAL_MAX_DELAY);
 8002970:	7dfb      	ldrb	r3, [r7, #23]
 8002972:	f107 0210 	add.w	r2, r7, #16
 8002976:	18d1      	adds	r1, r2, r3
 8002978:	f04f 33ff 	mov.w	r3, #4294967295
 800297c:	2201      	movs	r2, #1
 800297e:	4819      	ldr	r0, [pc, #100]	; (80029e4 <PrintUnsignedDecimal+0xa0>)
 8002980:	f003 f81b 	bl	80059ba <HAL_UART_Transmit>
    for(i = 0; i < decimal_count; i++) {    //Print out the array of ASCII characters.
 8002984:	7dfb      	ldrb	r3, [r7, #23]
 8002986:	3301      	adds	r3, #1
 8002988:	75fb      	strb	r3, [r7, #23]
 800298a:	7dfa      	ldrb	r2, [r7, #23]
 800298c:	7dbb      	ldrb	r3, [r7, #22]
 800298e:	429a      	cmp	r2, r3
 8002990:	d3ee      	bcc.n	8002970 <PrintUnsignedDecimal+0x2c>
    }

    /* CHECK TO SEE IF THE USER WISHES TO CREATE A NEW LINE */
    if(action == LF) {
 8002992:	797b      	ldrb	r3, [r7, #5]
 8002994:	2b01      	cmp	r3, #1
 8002996:	d112      	bne.n	80029be <PrintUnsignedDecimal+0x7a>
        HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002998:	f107 010f 	add.w	r1, r7, #15
 800299c:	f04f 33ff 	mov.w	r3, #4294967295
 80029a0:	2201      	movs	r2, #1
 80029a2:	4810      	ldr	r0, [pc, #64]	; (80029e4 <PrintUnsignedDecimal+0xa0>)
 80029a4:	f003 f809 	bl	80059ba <HAL_UART_Transmit>
        c = '\n';  HAL_UART_Transmit(&huart1, (uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 80029a8:	230a      	movs	r3, #10
 80029aa:	73fb      	strb	r3, [r7, #15]
 80029ac:	f107 010f 	add.w	r1, r7, #15
 80029b0:	f04f 33ff 	mov.w	r3, #4294967295
 80029b4:	2201      	movs	r2, #1
 80029b6:	480b      	ldr	r0, [pc, #44]	; (80029e4 <PrintUnsignedDecimal+0xa0>)
 80029b8:	f002 ffff 	bl	80059ba <HAL_UART_Transmit>
    }
    else if(action == CR) {
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
    }
}
 80029bc:	e00c      	b.n	80029d8 <PrintUnsignedDecimal+0x94>
    else if(action == CR) {
 80029be:	797b      	ldrb	r3, [r7, #5]
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d109      	bne.n	80029d8 <PrintUnsignedDecimal+0x94>
        c = '\r';  HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 80029c4:	230d      	movs	r3, #13
 80029c6:	73fb      	strb	r3, [r7, #15]
 80029c8:	f107 010f 	add.w	r1, r7, #15
 80029cc:	f04f 33ff 	mov.w	r3, #4294967295
 80029d0:	2201      	movs	r2, #1
 80029d2:	4804      	ldr	r0, [pc, #16]	; (80029e4 <PrintUnsignedDecimal+0xa0>)
 80029d4:	f002 fff1 	bl	80059ba <HAL_UART_Transmit>
}
 80029d8:	bf00      	nop
 80029da:	3718      	adds	r7, #24
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	0800b760 	.word	0x0800b760
 80029e4:	200002c0 	.word	0x200002c0

080029e8 <CursorTopLeft>:
    HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
    print_string("[2K",0);        //Send the rest of the sequence to clear the screen

}

void CursorTopLeft( void ) {
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
    char c = 0x1B;
 80029ee:	231b      	movs	r3, #27
 80029f0:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 80029f2:	1df9      	adds	r1, r7, #7
 80029f4:	f04f 33ff 	mov.w	r3, #4294967295
 80029f8:	2201      	movs	r2, #1
 80029fa:	4805      	ldr	r0, [pc, #20]	; (8002a10 <CursorTopLeft+0x28>)
 80029fc:	f002 ffdd 	bl	80059ba <HAL_UART_Transmit>
    print_string("[H",0);     //Send the rest of the sequence to clear the screen
 8002a00:	2100      	movs	r1, #0
 8002a02:	4804      	ldr	r0, [pc, #16]	; (8002a14 <CursorTopLeft+0x2c>)
 8002a04:	f7ff ff5c 	bl	80028c0 <print_string>
}
 8002a08:	bf00      	nop
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	200002c0 	.word	0x200002c0
 8002a14:	0800b770 	.word	0x0800b770

08002a18 <ResetTerminal>:

void ResetTerminal( void ) {
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
    char c = 0x1B;
 8002a1e:	231b      	movs	r3, #27
 8002a20:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002a22:	1df9      	adds	r1, r7, #7
 8002a24:	f04f 33ff 	mov.w	r3, #4294967295
 8002a28:	2201      	movs	r2, #1
 8002a2a:	4805      	ldr	r0, [pc, #20]	; (8002a40 <ResetTerminal+0x28>)
 8002a2c:	f002 ffc5 	bl	80059ba <HAL_UART_Transmit>
    print_string("c",0);      //Send the rest of the sequence to clear the screen
 8002a30:	2100      	movs	r1, #0
 8002a32:	4804      	ldr	r0, [pc, #16]	; (8002a44 <ResetTerminal+0x2c>)
 8002a34:	f7ff ff44 	bl	80028c0 <print_string>
}
 8002a38:	bf00      	nop
 8002a3a:	3708      	adds	r7, #8
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	200002c0 	.word	0x200002c0
 8002a44:	0800b774 	.word	0x0800b774

08002a48 <InsertLineFeed>:

void InsertLineFeed( uint8_t line_feeds ) {
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0;         //Use this as a counter
 8002a52:	2300      	movs	r3, #0
 8002a54:	73fb      	strb	r3, [r7, #15]
    char c = '\r';
 8002a56:	230d      	movs	r3, #13
 8002a58:	73bb      	strb	r3, [r7, #14]
    
    for(i = 0; i < line_feeds; i++){
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	73fb      	strb	r3, [r7, #15]
 8002a5e:	e014      	b.n	8002a8a <InsertLineFeed+0x42>
        HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002a60:	f107 010e 	add.w	r1, r7, #14
 8002a64:	f04f 33ff 	mov.w	r3, #4294967295
 8002a68:	2201      	movs	r2, #1
 8002a6a:	480c      	ldr	r0, [pc, #48]	; (8002a9c <InsertLineFeed+0x54>)
 8002a6c:	f002 ffa5 	bl	80059ba <HAL_UART_Transmit>
        c = '\n'; 
 8002a70:	230a      	movs	r3, #10
 8002a72:	73bb      	strb	r3, [r7, #14]
        HAL_UART_Transmit(&huart1,(uint8_t *) &c, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002a74:	f107 010e 	add.w	r1, r7, #14
 8002a78:	f04f 33ff 	mov.w	r3, #4294967295
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	4807      	ldr	r0, [pc, #28]	; (8002a9c <InsertLineFeed+0x54>)
 8002a80:	f002 ff9b 	bl	80059ba <HAL_UART_Transmit>
    for(i = 0; i < line_feeds; i++){
 8002a84:	7bfb      	ldrb	r3, [r7, #15]
 8002a86:	3301      	adds	r3, #1
 8002a88:	73fb      	strb	r3, [r7, #15]
 8002a8a:	7bfa      	ldrb	r2, [r7, #15]
 8002a8c:	79fb      	ldrb	r3, [r7, #7]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d3e6      	bcc.n	8002a60 <InsertLineFeed+0x18>
    }
}
 8002a92:	bf00      	nop
 8002a94:	bf00      	nop
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	200002c0 	.word	0x200002c0

08002aa0 <InsertLineSeparator>:

void InsertLineSeparator( void ) {
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
    print_string("---------------------------------------", LF);
 8002aa4:	2101      	movs	r1, #1
 8002aa6:	4802      	ldr	r0, [pc, #8]	; (8002ab0 <InsertLineSeparator+0x10>)
 8002aa8:	f7ff ff0a 	bl	80028c0 <print_string>
}
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	0800b778 	.word	0x0800b778

08002ab4 <ResetRxBuffer>:

void ResetRxBuffer( void ) {
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0

    uart.consumer_index = uart.producer_index = 0;                              //Reset the pointers
 8002ab8:	4b0a      	ldr	r3, [pc, #40]	; (8002ae4 <ResetRxBuffer+0x30>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8002ac0:	4b08      	ldr	r3, [pc, #32]	; (8002ae4 <ResetRxBuffer+0x30>)
 8002ac2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8002ac6:	4b07      	ldr	r3, [pc, #28]	; (8002ae4 <ResetRxBuffer+0x30>)
 8002ac8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    uart.byte_counter = 0;                                            //Reset the data counter
 8002acc:	4b05      	ldr	r3, [pc, #20]	; (8002ae4 <ResetRxBuffer+0x30>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    memset(uart.rxbuf,'\0',MAX_ELEMENTS);                           //Null out the buffer
 8002ad4:	2221      	movs	r2, #33	; 0x21
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	4802      	ldr	r0, [pc, #8]	; (8002ae4 <ResetRxBuffer+0x30>)
 8002ada:	f003 fc83 	bl	80063e4 <memset>
} /* End of ResetRxBuffer */
 8002ade:	bf00      	nop
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	2000020c 	.word	0x2000020c

08002ae8 <HandleByte>:

void HandleByte( void ) {     
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0

    switch(uart.msg_state) {
 8002aec:	4b65      	ldr	r3, [pc, #404]	; (8002c84 <HandleByte+0x19c>)
 8002aee:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002af2:	3b01      	subs	r3, #1
 8002af4:	2b03      	cmp	r3, #3
 8002af6:	f200 80c3 	bhi.w	8002c80 <HandleByte+0x198>
 8002afa:	a201      	add	r2, pc, #4	; (adr r2, 8002b00 <HandleByte+0x18>)
 8002afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b00:	08002b11 	.word	0x08002b11
 8002b04:	08002b67 	.word	0x08002b67
 8002b08:	08002ba5 	.word	0x08002ba5
 8002b0c:	08002bd9 	.word	0x08002bd9
        case(STATESTART):                                   //Have yet to receive a valid SOF
            uart.len_verify = 0;                            //Good place to reset the length verify counter
 8002b10:	4b5c      	ldr	r3, [pc, #368]	; (8002c84 <HandleByte+0x19c>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
            if(uart.rxbuf[uart.consumer_index] == RXSOF) {
 8002b18:	4b5a      	ldr	r3, [pc, #360]	; (8002c84 <HandleByte+0x19c>)
 8002b1a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002b1e:	461a      	mov	r2, r3
 8002b20:	4b58      	ldr	r3, [pc, #352]	; (8002c84 <HandleByte+0x19c>)
 8002b22:	5c9b      	ldrb	r3, [r3, r2]
 8002b24:	2bfc      	cmp	r3, #252	; 0xfc
 8002b26:	d106      	bne.n	8002b36 <HandleByte+0x4e>
                uart.msg_state = SOFRXED;                   //Advance state if we receive SOF
 8002b28:	4b56      	ldr	r3, [pc, #344]	; (8002c84 <HandleByte+0x19c>)
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
                IncrementConsumer();
 8002b30:	f000 f8b4 	bl	8002c9c <IncrementConsumer>
                uart.inmenu = false;                     //Clear this now that the sensors have been calibrated
            }
            else {
                IncrementConsumer();                        //Not a valid byte, keep looking
            }
        break;
 8002b34:	e0a4      	b.n	8002c80 <HandleByte+0x198>
            else if(uart.rxbuf[uart.consumer_index] == 'z') {     //User wishes to run calibration routine
 8002b36:	4b53      	ldr	r3, [pc, #332]	; (8002c84 <HandleByte+0x19c>)
 8002b38:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	4b51      	ldr	r3, [pc, #324]	; (8002c84 <HandleByte+0x19c>)
 8002b40:	5c9b      	ldrb	r3, [r3, r2]
 8002b42:	2b7a      	cmp	r3, #122	; 0x7a
 8002b44:	d10c      	bne.n	8002b60 <HandleByte+0x78>
                uart.inmenu = true;                      //Set this flag so that we don't mess up the rxbuffer
 8002b46:	4b4f      	ldr	r3, [pc, #316]	; (8002c84 <HandleByte+0x19c>)
 8002b48:	2201      	movs	r2, #1
 8002b4a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
                ResetRxBuffer();                            //Reset this because messaging handling didn't occur while calibrating
 8002b4e:	f7ff ffb1 	bl	8002ab4 <ResetRxBuffer>
                MainMenu();                         //Run the calibration routine
 8002b52:	f7fe fd11 	bl	8001578 <MainMenu>
                uart.inmenu = false;                     //Clear this now that the sensors have been calibrated
 8002b56:	4b4b      	ldr	r3, [pc, #300]	; (8002c84 <HandleByte+0x19c>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
        break;
 8002b5e:	e08f      	b.n	8002c80 <HandleByte+0x198>
                IncrementConsumer();                        //Not a valid byte, keep looking
 8002b60:	f000 f89c 	bl	8002c9c <IncrementConsumer>
        break;
 8002b64:	e08c      	b.n	8002c80 <HandleByte+0x198>

        case(SOFRXED):                                   //Now we should be looking at the ID value
            uart.msg_id = uart.rxbuf[uart.consumer_index];
 8002b66:	4b47      	ldr	r3, [pc, #284]	; (8002c84 <HandleByte+0x19c>)
 8002b68:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	4b45      	ldr	r3, [pc, #276]	; (8002c84 <HandleByte+0x19c>)
 8002b70:	5c9a      	ldrb	r2, [r3, r2]
 8002b72:	4b44      	ldr	r3, [pc, #272]	; (8002c84 <HandleByte+0x19c>)
 8002b74:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
            IncrementConsumer();          
 8002b78:	f000 f890 	bl	8002c9c <IncrementConsumer>
            if(uart.msg_id > 0x00 && uart.msg_id <= 0x20) {
 8002b7c:	4b41      	ldr	r3, [pc, #260]	; (8002c84 <HandleByte+0x19c>)
 8002b7e:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d009      	beq.n	8002b9a <HandleByte+0xb2>
 8002b86:	4b3f      	ldr	r3, [pc, #252]	; (8002c84 <HandleByte+0x19c>)
 8002b88:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8002b8c:	2b20      	cmp	r3, #32
 8002b8e:	d804      	bhi.n	8002b9a <HandleByte+0xb2>
                uart.msg_state = IDRXED;                        //We have received a valid message ID
 8002b90:	4b3c      	ldr	r3, [pc, #240]	; (8002c84 <HandleByte+0x19c>)
 8002b92:	2203      	movs	r2, #3
 8002b94:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
            }
            else{
                uart.msg_state = STATESTART;                    //Garbage, so start looking for SOF
            }
        break;
 8002b98:	e072      	b.n	8002c80 <HandleByte+0x198>
                uart.msg_state = STATESTART;                    //Garbage, so start looking for SOF
 8002b9a:	4b3a      	ldr	r3, [pc, #232]	; (8002c84 <HandleByte+0x19c>)
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        break;
 8002ba2:	e06d      	b.n	8002c80 <HandleByte+0x198>

        case(IDRXED):                                    //Now we should be looking at the length value
            uart.msg_len = uart.rxbuf[uart.consumer_index];
 8002ba4:	4b37      	ldr	r3, [pc, #220]	; (8002c84 <HandleByte+0x19c>)
 8002ba6:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002baa:	461a      	mov	r2, r3
 8002bac:	4b35      	ldr	r3, [pc, #212]	; (8002c84 <HandleByte+0x19c>)
 8002bae:	5c9a      	ldrb	r2, [r3, r2]
 8002bb0:	4b34      	ldr	r3, [pc, #208]	; (8002c84 <HandleByte+0x19c>)
 8002bb2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
            IncrementConsumer();
 8002bb6:	f000 f871 	bl	8002c9c <IncrementConsumer>
            if(uart.msg_len <= 0x06) {                  //Put some restriction on this so we know data is valid
 8002bba:	4b32      	ldr	r3, [pc, #200]	; (8002c84 <HandleByte+0x19c>)
 8002bbc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002bc0:	2b06      	cmp	r3, #6
 8002bc2:	d804      	bhi.n	8002bce <HandleByte+0xe6>
                uart.msg_state = LENRXED;                        //We have received a valid message ID
 8002bc4:	4b2f      	ldr	r3, [pc, #188]	; (8002c84 <HandleByte+0x19c>)
 8002bc6:	2204      	movs	r2, #4
 8002bc8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
            }
            else {
                uart.msg_state = STATESTART;                //Garbage, so start looking for SOF.
            }
        break;
 8002bcc:	e058      	b.n	8002c80 <HandleByte+0x198>
                uart.msg_state = STATESTART;                //Garbage, so start looking for SOF.
 8002bce:	4b2d      	ldr	r3, [pc, #180]	; (8002c84 <HandleByte+0x19c>)
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
        break;
 8002bd6:	e053      	b.n	8002c80 <HandleByte+0x198>

        case(LENRXED):                                       //Now we can collect the data
            if((uart.rxbuf[uart.consumer_index] != FRAMEEND) && uart.len_verify == 0) {          //Still collecting data
 8002bd8:	4b2a      	ldr	r3, [pc, #168]	; (8002c84 <HandleByte+0x19c>)
 8002bda:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002bde:	461a      	mov	r2, r3
 8002be0:	4b28      	ldr	r3, [pc, #160]	; (8002c84 <HandleByte+0x19c>)
 8002be2:	5c9b      	ldrb	r3, [r3, r2]
 8002be4:	2bf6      	cmp	r3, #246	; 0xf6
 8002be6:	d00b      	beq.n	8002c00 <HandleByte+0x118>
 8002be8:	4b26      	ldr	r3, [pc, #152]	; (8002c84 <HandleByte+0x19c>)
 8002bea:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d106      	bne.n	8002c00 <HandleByte+0x118>
                uart.data_index = uart.consumer_index;            //Define where data starts in queue
 8002bf2:	4b24      	ldr	r3, [pc, #144]	; (8002c84 <HandleByte+0x19c>)
 8002bf4:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8002bf8:	4b22      	ldr	r3, [pc, #136]	; (8002c84 <HandleByte+0x19c>)
 8002bfa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002bfe:	e034      	b.n	8002c6a <HandleByte+0x182>
            }
            
            // else if((uart.rxbuf[uart.consumer_index] != FRAMEEND) && uart.len_verify > 0 && (uart.len_verify < uart.msg_len))
            
            
            else if((uart.rxbuf[uart.consumer_index] == FRAMEEND) && (uart.len_verify == uart.msg_len)){   //We have reached the EOF framing byte
 8002c00:	4b20      	ldr	r3, [pc, #128]	; (8002c84 <HandleByte+0x19c>)
 8002c02:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002c06:	461a      	mov	r2, r3
 8002c08:	4b1e      	ldr	r3, [pc, #120]	; (8002c84 <HandleByte+0x19c>)
 8002c0a:	5c9b      	ldrb	r3, [r3, r2]
 8002c0c:	2bf6      	cmp	r3, #246	; 0xf6
 8002c0e:	d118      	bne.n	8002c42 <HandleByte+0x15a>
 8002c10:	4b1c      	ldr	r3, [pc, #112]	; (8002c84 <HandleByte+0x19c>)
 8002c12:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8002c16:	4b1b      	ldr	r3, [pc, #108]	; (8002c84 <HandleByte+0x19c>)
 8002c18:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d110      	bne.n	8002c42 <HandleByte+0x15a>
                uart.data_end = uart.consumer_index-1;              //Define where data ends in queue
 8002c20:	4b18      	ldr	r3, [pc, #96]	; (8002c84 <HandleByte+0x19c>)
 8002c22:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002c26:	3b01      	subs	r3, #1
 8002c28:	b2da      	uxtb	r2, r3
 8002c2a:	4b16      	ldr	r3, [pc, #88]	; (8002c84 <HandleByte+0x19c>)
 8002c2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                uart.msg_state = STATESTART;                //Begin looking for SOF
 8002c30:	4b14      	ldr	r3, [pc, #80]	; (8002c84 <HandleByte+0x19c>)
 8002c32:	2201      	movs	r2, #1
 8002c34:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
                uart.validmsg = true;                       //Valid message confirmed
 8002c38:	4b12      	ldr	r3, [pc, #72]	; (8002c84 <HandleByte+0x19c>)
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8002c40:	e013      	b.n	8002c6a <HandleByte+0x182>
            }
            else if((uart.rxbuf[uart.consumer_index] != FRAMEEND) && (uart.len_verify >= uart.msg_len)) {
 8002c42:	4b10      	ldr	r3, [pc, #64]	; (8002c84 <HandleByte+0x19c>)
 8002c44:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002c48:	461a      	mov	r2, r3
 8002c4a:	4b0e      	ldr	r3, [pc, #56]	; (8002c84 <HandleByte+0x19c>)
 8002c4c:	5c9b      	ldrb	r3, [r3, r2]
 8002c4e:	2bf6      	cmp	r3, #246	; 0xf6
 8002c50:	d00b      	beq.n	8002c6a <HandleByte+0x182>
 8002c52:	4b0c      	ldr	r3, [pc, #48]	; (8002c84 <HandleByte+0x19c>)
 8002c54:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 8002c58:	4b0a      	ldr	r3, [pc, #40]	; (8002c84 <HandleByte+0x19c>)
 8002c5a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d303      	bcc.n	8002c6a <HandleByte+0x182>
                uart.msg_state = STATESTART;
 8002c62:	4b08      	ldr	r3, [pc, #32]	; (8002c84 <HandleByte+0x19c>)
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
            }

            uart.len_verify++;                           //Used to validate the length byte received
 8002c6a:	4b06      	ldr	r3, [pc, #24]	; (8002c84 <HandleByte+0x19c>)
 8002c6c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002c70:	3301      	adds	r3, #1
 8002c72:	b2da      	uxtb	r2, r3
 8002c74:	4b03      	ldr	r3, [pc, #12]	; (8002c84 <HandleByte+0x19c>)
 8002c76:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
            IncrementConsumer();                        //Move pointer
 8002c7a:	f000 f80f 	bl	8002c9c <IncrementConsumer>
        break;
 8002c7e:	bf00      	nop
    }
} /* End of HandleByte */
 8002c80:	bf00      	nop
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	2000020c 	.word	0x2000020c

08002c88 <ProcessMessage>:

void ProcessMessage( void ) {
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
    //TODO this function needs a ton of work 
    print_string("Process Message.",LF);
 8002c8c:	2101      	movs	r1, #1
 8002c8e:	4802      	ldr	r0, [pc, #8]	; (8002c98 <ProcessMessage+0x10>)
 8002c90:	f7ff fe16 	bl	80028c0 <print_string>
}
 8002c94:	bf00      	nop
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	0800b7a0 	.word	0x0800b7a0

08002c9c <IncrementConsumer>:
void SendACK( void ){
    const char ACK[4] = {0xF2,0x00,0xF6,0xFF};     //0xFF is a terminator, and thus is not transmitted
    xbee_tx(ACK);                                 //Send ACK to the PTE PC
} /* End of SendACK */

void IncrementConsumer( void ) {
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
    uart.consumer_index >= MAX_RX_BUF_INDEX ? (uart.consumer_index = 0):(uart.consumer_index++);                        // Either roll over or increment the "consumer" pointer
 8002ca0:	4b13      	ldr	r3, [pc, #76]	; (8002cf0 <IncrementConsumer+0x54>)
 8002ca2:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002ca6:	2b1f      	cmp	r3, #31
 8002ca8:	d904      	bls.n	8002cb4 <IncrementConsumer+0x18>
 8002caa:	4b11      	ldr	r3, [pc, #68]	; (8002cf0 <IncrementConsumer+0x54>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8002cb2:	e007      	b.n	8002cc4 <IncrementConsumer+0x28>
 8002cb4:	4b0e      	ldr	r3, [pc, #56]	; (8002cf0 <IncrementConsumer+0x54>)
 8002cb6:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002cba:	3301      	adds	r3, #1
 8002cbc:	b2da      	uxtb	r2, r3
 8002cbe:	4b0c      	ldr	r3, [pc, #48]	; (8002cf0 <IncrementConsumer+0x54>)
 8002cc0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    (uart.byte_counter <= 1) ? (uart.byte_counter = 0):(uart.byte_counter--);                                           //Decrement data counter
 8002cc4:	4b0a      	ldr	r3, [pc, #40]	; (8002cf0 <IncrementConsumer+0x54>)
 8002cc6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d804      	bhi.n	8002cd8 <IncrementConsumer+0x3c>
 8002cce:	4b08      	ldr	r3, [pc, #32]	; (8002cf0 <IncrementConsumer+0x54>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
} /* End of IncrementConsumer */
 8002cd6:	e007      	b.n	8002ce8 <IncrementConsumer+0x4c>
    (uart.byte_counter <= 1) ? (uart.byte_counter = 0):(uart.byte_counter--);                                           //Decrement data counter
 8002cd8:	4b05      	ldr	r3, [pc, #20]	; (8002cf0 <IncrementConsumer+0x54>)
 8002cda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	b2da      	uxtb	r2, r3
 8002ce2:	4b03      	ldr	r3, [pc, #12]	; (8002cf0 <IncrementConsumer+0x54>)
 8002ce4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
} /* End of IncrementConsumer */
 8002ce8:	bf00      	nop
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr
 8002cf0:	2000020c 	.word	0x2000020c

08002cf4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cf4:	480c      	ldr	r0, [pc, #48]	; (8002d28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002cf6:	490d      	ldr	r1, [pc, #52]	; (8002d2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002cf8:	4a0d      	ldr	r2, [pc, #52]	; (8002d30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002cfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cfc:	e002      	b.n	8002d04 <LoopCopyDataInit>

08002cfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d02:	3304      	adds	r3, #4

08002d04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d08:	d3f9      	bcc.n	8002cfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d0a:	4a0a      	ldr	r2, [pc, #40]	; (8002d34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d0c:	4c0a      	ldr	r4, [pc, #40]	; (8002d38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d10:	e001      	b.n	8002d16 <LoopFillZerobss>

08002d12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d14:	3204      	adds	r2, #4

08002d16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d18:	d3fb      	bcc.n	8002d12 <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002d1a:	f7ff fd2d 	bl	8002778 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002d1e:	f003 fb3d 	bl	800639c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d22:	f7fe fda5 	bl	8001870 <main>
  bx lr
 8002d26:	4770      	bx	lr
  ldr r0, =_sdata
 8002d28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d2c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002d30:	0800bcd4 	.word	0x0800bcd4
  ldr r2, =_sbss
 8002d34:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002d38:	20000420 	.word	0x20000420

08002d3c <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d3c:	e7fe      	b.n	8002d3c <ADC1_2_IRQHandler>
	...

08002d40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d44:	4b08      	ldr	r3, [pc, #32]	; (8002d68 <HAL_Init+0x28>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a07      	ldr	r2, [pc, #28]	; (8002d68 <HAL_Init+0x28>)
 8002d4a:	f043 0310 	orr.w	r3, r3, #16
 8002d4e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d50:	2003      	movs	r0, #3
 8002d52:	f000 fb59 	bl	8003408 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d56:	200f      	movs	r0, #15
 8002d58:	f000 f808 	bl	8002d6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d5c:	f7ff fa2a 	bl	80021b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40022000 	.word	0x40022000

08002d6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d74:	4b12      	ldr	r3, [pc, #72]	; (8002dc0 <HAL_InitTick+0x54>)
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	4b12      	ldr	r3, [pc, #72]	; (8002dc4 <HAL_InitTick+0x58>)
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d82:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f000 fb71 	bl	8003472 <HAL_SYSTICK_Config>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e00e      	b.n	8002db8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2b0f      	cmp	r3, #15
 8002d9e:	d80a      	bhi.n	8002db6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002da0:	2200      	movs	r2, #0
 8002da2:	6879      	ldr	r1, [r7, #4]
 8002da4:	f04f 30ff 	mov.w	r0, #4294967295
 8002da8:	f000 fb39 	bl	800341e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002dac:	4a06      	ldr	r2, [pc, #24]	; (8002dc8 <HAL_InitTick+0x5c>)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002db2:	2300      	movs	r3, #0
 8002db4:	e000      	b.n	8002db8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	3708      	adds	r7, #8
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	20000000 	.word	0x20000000
 8002dc4:	20000008 	.word	0x20000008
 8002dc8:	20000004 	.word	0x20000004

08002dcc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dd0:	4b05      	ldr	r3, [pc, #20]	; (8002de8 <HAL_IncTick+0x1c>)
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	4b05      	ldr	r3, [pc, #20]	; (8002dec <HAL_IncTick+0x20>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4413      	add	r3, r2
 8002ddc:	4a03      	ldr	r2, [pc, #12]	; (8002dec <HAL_IncTick+0x20>)
 8002dde:	6013      	str	r3, [r2, #0]
}
 8002de0:	bf00      	nop
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr
 8002de8:	20000008 	.word	0x20000008
 8002dec:	2000040c 	.word	0x2000040c

08002df0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  return uwTick;
 8002df4:	4b02      	ldr	r3, [pc, #8]	; (8002e00 <HAL_GetTick+0x10>)
 8002df6:	681b      	ldr	r3, [r3, #0]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bc80      	pop	{r7}
 8002dfe:	4770      	bx	lr
 8002e00:	2000040c 	.word	0x2000040c

08002e04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e0c:	f7ff fff0 	bl	8002df0 <HAL_GetTick>
 8002e10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e1c:	d005      	beq.n	8002e2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e1e:	4b0a      	ldr	r3, [pc, #40]	; (8002e48 <HAL_Delay+0x44>)
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	461a      	mov	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	4413      	add	r3, r2
 8002e28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e2a:	bf00      	nop
 8002e2c:	f7ff ffe0 	bl	8002df0 <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	68fa      	ldr	r2, [r7, #12]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d8f7      	bhi.n	8002e2c <HAL_Delay+0x28>
  {
  }
}
 8002e3c:	bf00      	nop
 8002e3e:	bf00      	nop
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	20000008 	.word	0x20000008

08002e4c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e54:	2300      	movs	r3, #0
 8002e56:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002e60:	2300      	movs	r3, #0
 8002e62:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e0be      	b.n	8002fec <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d109      	bne.n	8002e90 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f7ff f9c4 	bl	8002218 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f000 f9ab 	bl	80031ec <ADC_ConversionStop_Disable>
 8002e96:	4603      	mov	r3, r0
 8002e98:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e9e:	f003 0310 	and.w	r3, r3, #16
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	f040 8099 	bne.w	8002fda <HAL_ADC_Init+0x18e>
 8002ea8:	7dfb      	ldrb	r3, [r7, #23]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	f040 8095 	bne.w	8002fda <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002eb8:	f023 0302 	bic.w	r3, r3, #2
 8002ebc:	f043 0202 	orr.w	r2, r3, #2
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ecc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	7b1b      	ldrb	r3, [r3, #12]
 8002ed2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002ed4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ed6:	68ba      	ldr	r2, [r7, #8]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ee4:	d003      	beq.n	8002eee <HAL_ADC_Init+0xa2>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d102      	bne.n	8002ef4 <HAL_ADC_Init+0xa8>
 8002eee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ef2:	e000      	b.n	8002ef6 <HAL_ADC_Init+0xaa>
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	7d1b      	ldrb	r3, [r3, #20]
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d119      	bne.n	8002f38 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	7b1b      	ldrb	r3, [r3, #12]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d109      	bne.n	8002f20 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	699b      	ldr	r3, [r3, #24]
 8002f10:	3b01      	subs	r3, #1
 8002f12:	035a      	lsls	r2, r3, #13
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f1c:	613b      	str	r3, [r7, #16]
 8002f1e:	e00b      	b.n	8002f38 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f24:	f043 0220 	orr.w	r2, r3, #32
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f30:	f043 0201 	orr.w	r2, r3, #1
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	693a      	ldr	r2, [r7, #16]
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	689a      	ldr	r2, [r3, #8]
 8002f52:	4b28      	ldr	r3, [pc, #160]	; (8002ff4 <HAL_ADC_Init+0x1a8>)
 8002f54:	4013      	ands	r3, r2
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	6812      	ldr	r2, [r2, #0]
 8002f5a:	68b9      	ldr	r1, [r7, #8]
 8002f5c:	430b      	orrs	r3, r1
 8002f5e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f68:	d003      	beq.n	8002f72 <HAL_ADC_Init+0x126>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d104      	bne.n	8002f7c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	691b      	ldr	r3, [r3, #16]
 8002f76:	3b01      	subs	r3, #1
 8002f78:	051b      	lsls	r3, r3, #20
 8002f7a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f82:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	68fa      	ldr	r2, [r7, #12]
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689a      	ldr	r2, [r3, #8]
 8002f96:	4b18      	ldr	r3, [pc, #96]	; (8002ff8 <HAL_ADC_Init+0x1ac>)
 8002f98:	4013      	ands	r3, r2
 8002f9a:	68ba      	ldr	r2, [r7, #8]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d10b      	bne.n	8002fb8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002faa:	f023 0303 	bic.w	r3, r3, #3
 8002fae:	f043 0201 	orr.w	r2, r3, #1
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002fb6:	e018      	b.n	8002fea <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fbc:	f023 0312 	bic.w	r3, r3, #18
 8002fc0:	f043 0210 	orr.w	r2, r3, #16
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fcc:	f043 0201 	orr.w	r2, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002fd8:	e007      	b.n	8002fea <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fde:	f043 0210 	orr.w	r2, r3, #16
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002fea:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3718      	adds	r7, #24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	ffe1f7fd 	.word	0xffe1f7fd
 8002ff8:	ff1f0efe 	.word	0xff1f0efe

08002ffc <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003006:	2300      	movs	r3, #0
 8003008:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800300a:	2300      	movs	r3, #0
 800300c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003014:	2b01      	cmp	r3, #1
 8003016:	d101      	bne.n	800301c <HAL_ADC_ConfigChannel+0x20>
 8003018:	2302      	movs	r3, #2
 800301a:	e0dc      	b.n	80031d6 <HAL_ADC_ConfigChannel+0x1da>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	2b06      	cmp	r3, #6
 800302a:	d81c      	bhi.n	8003066 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685a      	ldr	r2, [r3, #4]
 8003036:	4613      	mov	r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4413      	add	r3, r2
 800303c:	3b05      	subs	r3, #5
 800303e:	221f      	movs	r2, #31
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	43db      	mvns	r3, r3
 8003046:	4019      	ands	r1, r3
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	6818      	ldr	r0, [r3, #0]
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	4613      	mov	r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	4413      	add	r3, r2
 8003056:	3b05      	subs	r3, #5
 8003058:	fa00 f203 	lsl.w	r2, r0, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	430a      	orrs	r2, r1
 8003062:	635a      	str	r2, [r3, #52]	; 0x34
 8003064:	e03c      	b.n	80030e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2b0c      	cmp	r3, #12
 800306c:	d81c      	bhi.n	80030a8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685a      	ldr	r2, [r3, #4]
 8003078:	4613      	mov	r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	4413      	add	r3, r2
 800307e:	3b23      	subs	r3, #35	; 0x23
 8003080:	221f      	movs	r2, #31
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	43db      	mvns	r3, r3
 8003088:	4019      	ands	r1, r3
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	6818      	ldr	r0, [r3, #0]
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	685a      	ldr	r2, [r3, #4]
 8003092:	4613      	mov	r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	4413      	add	r3, r2
 8003098:	3b23      	subs	r3, #35	; 0x23
 800309a:	fa00 f203 	lsl.w	r2, r0, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	631a      	str	r2, [r3, #48]	; 0x30
 80030a6:	e01b      	b.n	80030e0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685a      	ldr	r2, [r3, #4]
 80030b2:	4613      	mov	r3, r2
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	4413      	add	r3, r2
 80030b8:	3b41      	subs	r3, #65	; 0x41
 80030ba:	221f      	movs	r2, #31
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	43db      	mvns	r3, r3
 80030c2:	4019      	ands	r1, r3
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	6818      	ldr	r0, [r3, #0]
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	685a      	ldr	r2, [r3, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	4413      	add	r3, r2
 80030d2:	3b41      	subs	r3, #65	; 0x41
 80030d4:	fa00 f203 	lsl.w	r2, r0, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	430a      	orrs	r2, r1
 80030de:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2b09      	cmp	r3, #9
 80030e6:	d91c      	bls.n	8003122 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68d9      	ldr	r1, [r3, #12]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	4613      	mov	r3, r2
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	4413      	add	r3, r2
 80030f8:	3b1e      	subs	r3, #30
 80030fa:	2207      	movs	r2, #7
 80030fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003100:	43db      	mvns	r3, r3
 8003102:	4019      	ands	r1, r3
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	6898      	ldr	r0, [r3, #8]
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	4613      	mov	r3, r2
 800310e:	005b      	lsls	r3, r3, #1
 8003110:	4413      	add	r3, r2
 8003112:	3b1e      	subs	r3, #30
 8003114:	fa00 f203 	lsl.w	r2, r0, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	60da      	str	r2, [r3, #12]
 8003120:	e019      	b.n	8003156 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	6919      	ldr	r1, [r3, #16]
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	4613      	mov	r3, r2
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	4413      	add	r3, r2
 8003132:	2207      	movs	r2, #7
 8003134:	fa02 f303 	lsl.w	r3, r2, r3
 8003138:	43db      	mvns	r3, r3
 800313a:	4019      	ands	r1, r3
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	6898      	ldr	r0, [r3, #8]
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	4613      	mov	r3, r2
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	4413      	add	r3, r2
 800314a:	fa00 f203 	lsl.w	r2, r0, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	430a      	orrs	r2, r1
 8003154:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2b10      	cmp	r3, #16
 800315c:	d003      	beq.n	8003166 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003162:	2b11      	cmp	r3, #17
 8003164:	d132      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a1d      	ldr	r2, [pc, #116]	; (80031e0 <HAL_ADC_ConfigChannel+0x1e4>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d125      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d126      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	689a      	ldr	r2, [r3, #8]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800318c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	2b10      	cmp	r3, #16
 8003194:	d11a      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003196:	4b13      	ldr	r3, [pc, #76]	; (80031e4 <HAL_ADC_ConfigChannel+0x1e8>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a13      	ldr	r2, [pc, #76]	; (80031e8 <HAL_ADC_ConfigChannel+0x1ec>)
 800319c:	fba2 2303 	umull	r2, r3, r2, r3
 80031a0:	0c9a      	lsrs	r2, r3, #18
 80031a2:	4613      	mov	r3, r2
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4413      	add	r3, r2
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80031ac:	e002      	b.n	80031b4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	3b01      	subs	r3, #1
 80031b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d1f9      	bne.n	80031ae <HAL_ADC_ConfigChannel+0x1b2>
 80031ba:	e007      	b.n	80031cc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c0:	f043 0220 	orr.w	r2, r3, #32
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80031d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3714      	adds	r7, #20
 80031da:	46bd      	mov	sp, r7
 80031dc:	bc80      	pop	{r7}
 80031de:	4770      	bx	lr
 80031e0:	40012400 	.word	0x40012400
 80031e4:	20000000 	.word	0x20000000
 80031e8:	431bde83 	.word	0x431bde83

080031ec <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031f4:	2300      	movs	r3, #0
 80031f6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b01      	cmp	r3, #1
 8003204:	d12e      	bne.n	8003264 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	689a      	ldr	r2, [r3, #8]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 0201 	bic.w	r2, r2, #1
 8003214:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003216:	f7ff fdeb 	bl	8002df0 <HAL_GetTick>
 800321a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800321c:	e01b      	b.n	8003256 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800321e:	f7ff fde7 	bl	8002df0 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b02      	cmp	r3, #2
 800322a:	d914      	bls.n	8003256 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f003 0301 	and.w	r3, r3, #1
 8003236:	2b01      	cmp	r3, #1
 8003238:	d10d      	bne.n	8003256 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323e:	f043 0210 	orr.w	r2, r3, #16
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324a:	f043 0201 	orr.w	r2, r3, #1
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e007      	b.n	8003266 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	f003 0301 	and.w	r3, r3, #1
 8003260:	2b01      	cmp	r3, #1
 8003262:	d0dc      	beq.n	800321e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003264:	2300      	movs	r3, #0
}
 8003266:	4618      	mov	r0, r3
 8003268:	3710      	adds	r7, #16
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
	...

08003270 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003270:	b480      	push	{r7}
 8003272:	b085      	sub	sp, #20
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f003 0307 	and.w	r3, r3, #7
 800327e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003280:	4b0c      	ldr	r3, [pc, #48]	; (80032b4 <__NVIC_SetPriorityGrouping+0x44>)
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003286:	68ba      	ldr	r2, [r7, #8]
 8003288:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800328c:	4013      	ands	r3, r2
 800328e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003298:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800329c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032a2:	4a04      	ldr	r2, [pc, #16]	; (80032b4 <__NVIC_SetPriorityGrouping+0x44>)
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	60d3      	str	r3, [r2, #12]
}
 80032a8:	bf00      	nop
 80032aa:	3714      	adds	r7, #20
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bc80      	pop	{r7}
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	e000ed00 	.word	0xe000ed00

080032b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032bc:	4b04      	ldr	r3, [pc, #16]	; (80032d0 <__NVIC_GetPriorityGrouping+0x18>)
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	0a1b      	lsrs	r3, r3, #8
 80032c2:	f003 0307 	and.w	r3, r3, #7
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bc80      	pop	{r7}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	e000ed00 	.word	0xe000ed00

080032d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	db0b      	blt.n	80032fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032e6:	79fb      	ldrb	r3, [r7, #7]
 80032e8:	f003 021f 	and.w	r2, r3, #31
 80032ec:	4906      	ldr	r1, [pc, #24]	; (8003308 <__NVIC_EnableIRQ+0x34>)
 80032ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f2:	095b      	lsrs	r3, r3, #5
 80032f4:	2001      	movs	r0, #1
 80032f6:	fa00 f202 	lsl.w	r2, r0, r2
 80032fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	bc80      	pop	{r7}
 8003306:	4770      	bx	lr
 8003308:	e000e100 	.word	0xe000e100

0800330c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	4603      	mov	r3, r0
 8003314:	6039      	str	r1, [r7, #0]
 8003316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331c:	2b00      	cmp	r3, #0
 800331e:	db0a      	blt.n	8003336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	b2da      	uxtb	r2, r3
 8003324:	490c      	ldr	r1, [pc, #48]	; (8003358 <__NVIC_SetPriority+0x4c>)
 8003326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800332a:	0112      	lsls	r2, r2, #4
 800332c:	b2d2      	uxtb	r2, r2
 800332e:	440b      	add	r3, r1
 8003330:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003334:	e00a      	b.n	800334c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	b2da      	uxtb	r2, r3
 800333a:	4908      	ldr	r1, [pc, #32]	; (800335c <__NVIC_SetPriority+0x50>)
 800333c:	79fb      	ldrb	r3, [r7, #7]
 800333e:	f003 030f 	and.w	r3, r3, #15
 8003342:	3b04      	subs	r3, #4
 8003344:	0112      	lsls	r2, r2, #4
 8003346:	b2d2      	uxtb	r2, r2
 8003348:	440b      	add	r3, r1
 800334a:	761a      	strb	r2, [r3, #24]
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	bc80      	pop	{r7}
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	e000e100 	.word	0xe000e100
 800335c:	e000ed00 	.word	0xe000ed00

08003360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003360:	b480      	push	{r7}
 8003362:	b089      	sub	sp, #36	; 0x24
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f003 0307 	and.w	r3, r3, #7
 8003372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	f1c3 0307 	rsb	r3, r3, #7
 800337a:	2b04      	cmp	r3, #4
 800337c:	bf28      	it	cs
 800337e:	2304      	movcs	r3, #4
 8003380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	3304      	adds	r3, #4
 8003386:	2b06      	cmp	r3, #6
 8003388:	d902      	bls.n	8003390 <NVIC_EncodePriority+0x30>
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	3b03      	subs	r3, #3
 800338e:	e000      	b.n	8003392 <NVIC_EncodePriority+0x32>
 8003390:	2300      	movs	r3, #0
 8003392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003394:	f04f 32ff 	mov.w	r2, #4294967295
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	fa02 f303 	lsl.w	r3, r2, r3
 800339e:	43da      	mvns	r2, r3
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	401a      	ands	r2, r3
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033a8:	f04f 31ff 	mov.w	r1, #4294967295
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	fa01 f303 	lsl.w	r3, r1, r3
 80033b2:	43d9      	mvns	r1, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b8:	4313      	orrs	r3, r2
         );
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3724      	adds	r7, #36	; 0x24
 80033be:	46bd      	mov	sp, r7
 80033c0:	bc80      	pop	{r7}
 80033c2:	4770      	bx	lr

080033c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b082      	sub	sp, #8
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	3b01      	subs	r3, #1
 80033d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033d4:	d301      	bcc.n	80033da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033d6:	2301      	movs	r3, #1
 80033d8:	e00f      	b.n	80033fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033da:	4a0a      	ldr	r2, [pc, #40]	; (8003404 <SysTick_Config+0x40>)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	3b01      	subs	r3, #1
 80033e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033e2:	210f      	movs	r1, #15
 80033e4:	f04f 30ff 	mov.w	r0, #4294967295
 80033e8:	f7ff ff90 	bl	800330c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033ec:	4b05      	ldr	r3, [pc, #20]	; (8003404 <SysTick_Config+0x40>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033f2:	4b04      	ldr	r3, [pc, #16]	; (8003404 <SysTick_Config+0x40>)
 80033f4:	2207      	movs	r2, #7
 80033f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033f8:	2300      	movs	r3, #0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	e000e010 	.word	0xe000e010

08003408 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f7ff ff2d 	bl	8003270 <__NVIC_SetPriorityGrouping>
}
 8003416:	bf00      	nop
 8003418:	3708      	adds	r7, #8
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}

0800341e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800341e:	b580      	push	{r7, lr}
 8003420:	b086      	sub	sp, #24
 8003422:	af00      	add	r7, sp, #0
 8003424:	4603      	mov	r3, r0
 8003426:	60b9      	str	r1, [r7, #8]
 8003428:	607a      	str	r2, [r7, #4]
 800342a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800342c:	2300      	movs	r3, #0
 800342e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003430:	f7ff ff42 	bl	80032b8 <__NVIC_GetPriorityGrouping>
 8003434:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	68b9      	ldr	r1, [r7, #8]
 800343a:	6978      	ldr	r0, [r7, #20]
 800343c:	f7ff ff90 	bl	8003360 <NVIC_EncodePriority>
 8003440:	4602      	mov	r2, r0
 8003442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003446:	4611      	mov	r1, r2
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff ff5f 	bl	800330c <__NVIC_SetPriority>
}
 800344e:	bf00      	nop
 8003450:	3718      	adds	r7, #24
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}

08003456 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003456:	b580      	push	{r7, lr}
 8003458:	b082      	sub	sp, #8
 800345a:	af00      	add	r7, sp, #0
 800345c:	4603      	mov	r3, r0
 800345e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff ff35 	bl	80032d4 <__NVIC_EnableIRQ>
}
 800346a:	bf00      	nop
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003472:	b580      	push	{r7, lr}
 8003474:	b082      	sub	sp, #8
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f7ff ffa2 	bl	80033c4 <SysTick_Config>
 8003480:	4603      	mov	r3, r0
}
 8003482:	4618      	mov	r0, r3
 8003484:	3708      	adds	r7, #8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}

0800348a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800348a:	b580      	push	{r7, lr}
 800348c:	b082      	sub	sp, #8
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d101      	bne.n	800349c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e014      	b.n	80034c6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	791b      	ldrb	r3, [r3, #4]
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d105      	bne.n	80034b2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f7fe feef 	bl	8002290 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2202      	movs	r2, #2
 80034b6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3708      	adds	r7, #8
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}

080034ce <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80034ce:	b480      	push	{r7}
 80034d0:	b083      	sub	sp, #12
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
 80034d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	795b      	ldrb	r3, [r3, #5]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d101      	bne.n	80034e4 <HAL_DAC_Start+0x16>
 80034e0:	2302      	movs	r3, #2
 80034e2:	e040      	b.n	8003566 <HAL_DAC_Start+0x98>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2201      	movs	r2, #1
 80034e8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2202      	movs	r2, #2
 80034ee:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6819      	ldr	r1, [r3, #0]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	f003 0310 	and.w	r3, r3, #16
 80034fc:	2201      	movs	r2, #1
 80034fe:	409a      	lsls	r2, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	430a      	orrs	r2, r1
 8003506:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d10f      	bne.n	800352e <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8003518:	2b3c      	cmp	r3, #60	; 0x3c
 800351a:	d11d      	bne.n	8003558 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	685a      	ldr	r2, [r3, #4]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f042 0201 	orr.w	r2, r2, #1
 800352a:	605a      	str	r2, [r3, #4]
 800352c:	e014      	b.n	8003558 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	f003 0310 	and.w	r3, r3, #16
 800353e:	213c      	movs	r1, #60	; 0x3c
 8003540:	fa01 f303 	lsl.w	r3, r1, r3
 8003544:	429a      	cmp	r2, r3
 8003546:	d107      	bne.n	8003558 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f042 0202 	orr.w	r2, r2, #2
 8003556:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003564:	2300      	movs	r3, #0
}
 8003566:	4618      	mov	r0, r3
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	bc80      	pop	{r7}
 800356e:	4770      	bx	lr

08003570 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003570:	b480      	push	{r7}
 8003572:	b087      	sub	sp, #28
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
 800357c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 800357e:	2300      	movs	r3, #0
 8003580:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d105      	bne.n	800359a <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4413      	add	r3, r2
 8003594:	3308      	adds	r3, #8
 8003596:	617b      	str	r3, [r7, #20]
 8003598:	e004      	b.n	80035a4 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800359a:	697a      	ldr	r2, [r7, #20]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4413      	add	r3, r2
 80035a0:	3314      	adds	r3, #20
 80035a2:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	461a      	mov	r2, r3
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80035ac:	2300      	movs	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	371c      	adds	r7, #28
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bc80      	pop	{r7}
 80035b6:	4770      	bx	lr

080035b8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b087      	sub	sp, #28
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	795b      	ldrb	r3, [r3, #5]
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d101      	bne.n	80035d0 <HAL_DAC_ConfigChannel+0x18>
 80035cc:	2302      	movs	r3, #2
 80035ce:	e03c      	b.n	800364a <HAL_DAC_ConfigChannel+0x92>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2201      	movs	r2, #1
 80035d4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2202      	movs	r2, #2
 80035da:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f003 0310 	and.w	r3, r3, #16
 80035ea:	f640 72fe 	movw	r2, #4094	; 0xffe
 80035ee:	fa02 f303 	lsl.w	r3, r2, r3
 80035f2:	43db      	mvns	r3, r3
 80035f4:	697a      	ldr	r2, [r7, #20]
 80035f6:	4013      	ands	r3, r2
 80035f8:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	4313      	orrs	r3, r2
 8003604:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f003 0310 	and.w	r3, r3, #16
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	4313      	orrs	r3, r2
 8003616:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	697a      	ldr	r2, [r7, #20]
 800361e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	6819      	ldr	r1, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f003 0310 	and.w	r3, r3, #16
 800362c:	22c0      	movs	r2, #192	; 0xc0
 800362e:	fa02 f303 	lsl.w	r3, r2, r3
 8003632:	43da      	mvns	r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	400a      	ands	r2, r1
 800363a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2201      	movs	r2, #1
 8003640:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	371c      	adds	r7, #28
 800364e:	46bd      	mov	sp, r7
 8003650:	bc80      	pop	{r7}
 8003652:	4770      	bx	lr

08003654 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003654:	b480      	push	{r7}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800365c:	2300      	movs	r3, #0
 800365e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003666:	2b02      	cmp	r3, #2
 8003668:	d008      	beq.n	800367c <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2204      	movs	r2, #4
 800366e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e020      	b.n	80036be <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f022 020e 	bic.w	r2, r2, #14
 800368a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 0201 	bic.w	r2, r2, #1
 800369a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036a4:	2101      	movs	r1, #1
 80036a6:	fa01 f202 	lsl.w	r2, r1, r2
 80036aa:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80036bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3714      	adds	r7, #20
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bc80      	pop	{r7}
 80036c6:	4770      	bx	lr

080036c8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036d0:	2300      	movs	r3, #0
 80036d2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d005      	beq.n	80036ea <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2204      	movs	r2, #4
 80036e2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	73fb      	strb	r3, [r7, #15]
 80036e8:	e0d6      	b.n	8003898 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 020e 	bic.w	r2, r2, #14
 80036f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0201 	bic.w	r2, r2, #1
 8003708:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	461a      	mov	r2, r3
 8003710:	4b64      	ldr	r3, [pc, #400]	; (80038a4 <HAL_DMA_Abort_IT+0x1dc>)
 8003712:	429a      	cmp	r2, r3
 8003714:	d958      	bls.n	80037c8 <HAL_DMA_Abort_IT+0x100>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a63      	ldr	r2, [pc, #396]	; (80038a8 <HAL_DMA_Abort_IT+0x1e0>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d04f      	beq.n	80037c0 <HAL_DMA_Abort_IT+0xf8>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a61      	ldr	r2, [pc, #388]	; (80038ac <HAL_DMA_Abort_IT+0x1e4>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d048      	beq.n	80037bc <HAL_DMA_Abort_IT+0xf4>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a60      	ldr	r2, [pc, #384]	; (80038b0 <HAL_DMA_Abort_IT+0x1e8>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d040      	beq.n	80037b6 <HAL_DMA_Abort_IT+0xee>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a5e      	ldr	r2, [pc, #376]	; (80038b4 <HAL_DMA_Abort_IT+0x1ec>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d038      	beq.n	80037b0 <HAL_DMA_Abort_IT+0xe8>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a5d      	ldr	r2, [pc, #372]	; (80038b8 <HAL_DMA_Abort_IT+0x1f0>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d030      	beq.n	80037aa <HAL_DMA_Abort_IT+0xe2>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a5b      	ldr	r2, [pc, #364]	; (80038bc <HAL_DMA_Abort_IT+0x1f4>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d028      	beq.n	80037a4 <HAL_DMA_Abort_IT+0xdc>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a53      	ldr	r2, [pc, #332]	; (80038a4 <HAL_DMA_Abort_IT+0x1dc>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d020      	beq.n	800379e <HAL_DMA_Abort_IT+0xd6>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a57      	ldr	r2, [pc, #348]	; (80038c0 <HAL_DMA_Abort_IT+0x1f8>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d019      	beq.n	800379a <HAL_DMA_Abort_IT+0xd2>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a56      	ldr	r2, [pc, #344]	; (80038c4 <HAL_DMA_Abort_IT+0x1fc>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d012      	beq.n	8003796 <HAL_DMA_Abort_IT+0xce>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a54      	ldr	r2, [pc, #336]	; (80038c8 <HAL_DMA_Abort_IT+0x200>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d00a      	beq.n	8003790 <HAL_DMA_Abort_IT+0xc8>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a53      	ldr	r2, [pc, #332]	; (80038cc <HAL_DMA_Abort_IT+0x204>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d102      	bne.n	800378a <HAL_DMA_Abort_IT+0xc2>
 8003784:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003788:	e01b      	b.n	80037c2 <HAL_DMA_Abort_IT+0xfa>
 800378a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800378e:	e018      	b.n	80037c2 <HAL_DMA_Abort_IT+0xfa>
 8003790:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003794:	e015      	b.n	80037c2 <HAL_DMA_Abort_IT+0xfa>
 8003796:	2310      	movs	r3, #16
 8003798:	e013      	b.n	80037c2 <HAL_DMA_Abort_IT+0xfa>
 800379a:	2301      	movs	r3, #1
 800379c:	e011      	b.n	80037c2 <HAL_DMA_Abort_IT+0xfa>
 800379e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80037a2:	e00e      	b.n	80037c2 <HAL_DMA_Abort_IT+0xfa>
 80037a4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80037a8:	e00b      	b.n	80037c2 <HAL_DMA_Abort_IT+0xfa>
 80037aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80037ae:	e008      	b.n	80037c2 <HAL_DMA_Abort_IT+0xfa>
 80037b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037b4:	e005      	b.n	80037c2 <HAL_DMA_Abort_IT+0xfa>
 80037b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037ba:	e002      	b.n	80037c2 <HAL_DMA_Abort_IT+0xfa>
 80037bc:	2310      	movs	r3, #16
 80037be:	e000      	b.n	80037c2 <HAL_DMA_Abort_IT+0xfa>
 80037c0:	2301      	movs	r3, #1
 80037c2:	4a43      	ldr	r2, [pc, #268]	; (80038d0 <HAL_DMA_Abort_IT+0x208>)
 80037c4:	6053      	str	r3, [r2, #4]
 80037c6:	e057      	b.n	8003878 <HAL_DMA_Abort_IT+0x1b0>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a36      	ldr	r2, [pc, #216]	; (80038a8 <HAL_DMA_Abort_IT+0x1e0>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d04f      	beq.n	8003872 <HAL_DMA_Abort_IT+0x1aa>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a35      	ldr	r2, [pc, #212]	; (80038ac <HAL_DMA_Abort_IT+0x1e4>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d048      	beq.n	800386e <HAL_DMA_Abort_IT+0x1a6>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a33      	ldr	r2, [pc, #204]	; (80038b0 <HAL_DMA_Abort_IT+0x1e8>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d040      	beq.n	8003868 <HAL_DMA_Abort_IT+0x1a0>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a32      	ldr	r2, [pc, #200]	; (80038b4 <HAL_DMA_Abort_IT+0x1ec>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d038      	beq.n	8003862 <HAL_DMA_Abort_IT+0x19a>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a30      	ldr	r2, [pc, #192]	; (80038b8 <HAL_DMA_Abort_IT+0x1f0>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d030      	beq.n	800385c <HAL_DMA_Abort_IT+0x194>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a2f      	ldr	r2, [pc, #188]	; (80038bc <HAL_DMA_Abort_IT+0x1f4>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d028      	beq.n	8003856 <HAL_DMA_Abort_IT+0x18e>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a26      	ldr	r2, [pc, #152]	; (80038a4 <HAL_DMA_Abort_IT+0x1dc>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d020      	beq.n	8003850 <HAL_DMA_Abort_IT+0x188>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a2b      	ldr	r2, [pc, #172]	; (80038c0 <HAL_DMA_Abort_IT+0x1f8>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d019      	beq.n	800384c <HAL_DMA_Abort_IT+0x184>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a29      	ldr	r2, [pc, #164]	; (80038c4 <HAL_DMA_Abort_IT+0x1fc>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d012      	beq.n	8003848 <HAL_DMA_Abort_IT+0x180>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a28      	ldr	r2, [pc, #160]	; (80038c8 <HAL_DMA_Abort_IT+0x200>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d00a      	beq.n	8003842 <HAL_DMA_Abort_IT+0x17a>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a26      	ldr	r2, [pc, #152]	; (80038cc <HAL_DMA_Abort_IT+0x204>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d102      	bne.n	800383c <HAL_DMA_Abort_IT+0x174>
 8003836:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800383a:	e01b      	b.n	8003874 <HAL_DMA_Abort_IT+0x1ac>
 800383c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003840:	e018      	b.n	8003874 <HAL_DMA_Abort_IT+0x1ac>
 8003842:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003846:	e015      	b.n	8003874 <HAL_DMA_Abort_IT+0x1ac>
 8003848:	2310      	movs	r3, #16
 800384a:	e013      	b.n	8003874 <HAL_DMA_Abort_IT+0x1ac>
 800384c:	2301      	movs	r3, #1
 800384e:	e011      	b.n	8003874 <HAL_DMA_Abort_IT+0x1ac>
 8003850:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003854:	e00e      	b.n	8003874 <HAL_DMA_Abort_IT+0x1ac>
 8003856:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800385a:	e00b      	b.n	8003874 <HAL_DMA_Abort_IT+0x1ac>
 800385c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003860:	e008      	b.n	8003874 <HAL_DMA_Abort_IT+0x1ac>
 8003862:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003866:	e005      	b.n	8003874 <HAL_DMA_Abort_IT+0x1ac>
 8003868:	f44f 7380 	mov.w	r3, #256	; 0x100
 800386c:	e002      	b.n	8003874 <HAL_DMA_Abort_IT+0x1ac>
 800386e:	2310      	movs	r3, #16
 8003870:	e000      	b.n	8003874 <HAL_DMA_Abort_IT+0x1ac>
 8003872:	2301      	movs	r3, #1
 8003874:	4a17      	ldr	r2, [pc, #92]	; (80038d4 <HAL_DMA_Abort_IT+0x20c>)
 8003876:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800388c:	2b00      	cmp	r3, #0
 800388e:	d003      	beq.n	8003898 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	4798      	blx	r3
    } 
  }
  return status;
 8003898:	7bfb      	ldrb	r3, [r7, #15]
}
 800389a:	4618      	mov	r0, r3
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	40020080 	.word	0x40020080
 80038a8:	40020008 	.word	0x40020008
 80038ac:	4002001c 	.word	0x4002001c
 80038b0:	40020030 	.word	0x40020030
 80038b4:	40020044 	.word	0x40020044
 80038b8:	40020058 	.word	0x40020058
 80038bc:	4002006c 	.word	0x4002006c
 80038c0:	40020408 	.word	0x40020408
 80038c4:	4002041c 	.word	0x4002041c
 80038c8:	40020430 	.word	0x40020430
 80038cc:	40020444 	.word	0x40020444
 80038d0:	40020400 	.word	0x40020400
 80038d4:	40020000 	.word	0x40020000

080038d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038d8:	b480      	push	{r7}
 80038da:	b08b      	sub	sp, #44	; 0x2c
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038e2:	2300      	movs	r3, #0
 80038e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80038e6:	2300      	movs	r3, #0
 80038e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038ea:	e169      	b.n	8003bc0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80038ec:	2201      	movs	r2, #1
 80038ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	69fa      	ldr	r2, [r7, #28]
 80038fc:	4013      	ands	r3, r2
 80038fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003900:	69ba      	ldr	r2, [r7, #24]
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	429a      	cmp	r2, r3
 8003906:	f040 8158 	bne.w	8003bba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	4a9a      	ldr	r2, [pc, #616]	; (8003b78 <HAL_GPIO_Init+0x2a0>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d05e      	beq.n	80039d2 <HAL_GPIO_Init+0xfa>
 8003914:	4a98      	ldr	r2, [pc, #608]	; (8003b78 <HAL_GPIO_Init+0x2a0>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d875      	bhi.n	8003a06 <HAL_GPIO_Init+0x12e>
 800391a:	4a98      	ldr	r2, [pc, #608]	; (8003b7c <HAL_GPIO_Init+0x2a4>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d058      	beq.n	80039d2 <HAL_GPIO_Init+0xfa>
 8003920:	4a96      	ldr	r2, [pc, #600]	; (8003b7c <HAL_GPIO_Init+0x2a4>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d86f      	bhi.n	8003a06 <HAL_GPIO_Init+0x12e>
 8003926:	4a96      	ldr	r2, [pc, #600]	; (8003b80 <HAL_GPIO_Init+0x2a8>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d052      	beq.n	80039d2 <HAL_GPIO_Init+0xfa>
 800392c:	4a94      	ldr	r2, [pc, #592]	; (8003b80 <HAL_GPIO_Init+0x2a8>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d869      	bhi.n	8003a06 <HAL_GPIO_Init+0x12e>
 8003932:	4a94      	ldr	r2, [pc, #592]	; (8003b84 <HAL_GPIO_Init+0x2ac>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d04c      	beq.n	80039d2 <HAL_GPIO_Init+0xfa>
 8003938:	4a92      	ldr	r2, [pc, #584]	; (8003b84 <HAL_GPIO_Init+0x2ac>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d863      	bhi.n	8003a06 <HAL_GPIO_Init+0x12e>
 800393e:	4a92      	ldr	r2, [pc, #584]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d046      	beq.n	80039d2 <HAL_GPIO_Init+0xfa>
 8003944:	4a90      	ldr	r2, [pc, #576]	; (8003b88 <HAL_GPIO_Init+0x2b0>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d85d      	bhi.n	8003a06 <HAL_GPIO_Init+0x12e>
 800394a:	2b12      	cmp	r3, #18
 800394c:	d82a      	bhi.n	80039a4 <HAL_GPIO_Init+0xcc>
 800394e:	2b12      	cmp	r3, #18
 8003950:	d859      	bhi.n	8003a06 <HAL_GPIO_Init+0x12e>
 8003952:	a201      	add	r2, pc, #4	; (adr r2, 8003958 <HAL_GPIO_Init+0x80>)
 8003954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003958:	080039d3 	.word	0x080039d3
 800395c:	080039ad 	.word	0x080039ad
 8003960:	080039bf 	.word	0x080039bf
 8003964:	08003a01 	.word	0x08003a01
 8003968:	08003a07 	.word	0x08003a07
 800396c:	08003a07 	.word	0x08003a07
 8003970:	08003a07 	.word	0x08003a07
 8003974:	08003a07 	.word	0x08003a07
 8003978:	08003a07 	.word	0x08003a07
 800397c:	08003a07 	.word	0x08003a07
 8003980:	08003a07 	.word	0x08003a07
 8003984:	08003a07 	.word	0x08003a07
 8003988:	08003a07 	.word	0x08003a07
 800398c:	08003a07 	.word	0x08003a07
 8003990:	08003a07 	.word	0x08003a07
 8003994:	08003a07 	.word	0x08003a07
 8003998:	08003a07 	.word	0x08003a07
 800399c:	080039b5 	.word	0x080039b5
 80039a0:	080039c9 	.word	0x080039c9
 80039a4:	4a79      	ldr	r2, [pc, #484]	; (8003b8c <HAL_GPIO_Init+0x2b4>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d013      	beq.n	80039d2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80039aa:	e02c      	b.n	8003a06 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	623b      	str	r3, [r7, #32]
          break;
 80039b2:	e029      	b.n	8003a08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	3304      	adds	r3, #4
 80039ba:	623b      	str	r3, [r7, #32]
          break;
 80039bc:	e024      	b.n	8003a08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	3308      	adds	r3, #8
 80039c4:	623b      	str	r3, [r7, #32]
          break;
 80039c6:	e01f      	b.n	8003a08 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	330c      	adds	r3, #12
 80039ce:	623b      	str	r3, [r7, #32]
          break;
 80039d0:	e01a      	b.n	8003a08 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d102      	bne.n	80039e0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80039da:	2304      	movs	r3, #4
 80039dc:	623b      	str	r3, [r7, #32]
          break;
 80039de:	e013      	b.n	8003a08 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d105      	bne.n	80039f4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039e8:	2308      	movs	r3, #8
 80039ea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	69fa      	ldr	r2, [r7, #28]
 80039f0:	611a      	str	r2, [r3, #16]
          break;
 80039f2:	e009      	b.n	8003a08 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039f4:	2308      	movs	r3, #8
 80039f6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	69fa      	ldr	r2, [r7, #28]
 80039fc:	615a      	str	r2, [r3, #20]
          break;
 80039fe:	e003      	b.n	8003a08 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003a00:	2300      	movs	r3, #0
 8003a02:	623b      	str	r3, [r7, #32]
          break;
 8003a04:	e000      	b.n	8003a08 <HAL_GPIO_Init+0x130>
          break;
 8003a06:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	2bff      	cmp	r3, #255	; 0xff
 8003a0c:	d801      	bhi.n	8003a12 <HAL_GPIO_Init+0x13a>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	e001      	b.n	8003a16 <HAL_GPIO_Init+0x13e>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	3304      	adds	r3, #4
 8003a16:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	2bff      	cmp	r3, #255	; 0xff
 8003a1c:	d802      	bhi.n	8003a24 <HAL_GPIO_Init+0x14c>
 8003a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a20:	009b      	lsls	r3, r3, #2
 8003a22:	e002      	b.n	8003a2a <HAL_GPIO_Init+0x152>
 8003a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a26:	3b08      	subs	r3, #8
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	210f      	movs	r1, #15
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	fa01 f303 	lsl.w	r3, r1, r3
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	401a      	ands	r2, r3
 8003a3c:	6a39      	ldr	r1, [r7, #32]
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	fa01 f303 	lsl.w	r3, r1, r3
 8003a44:	431a      	orrs	r2, r3
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f000 80b1 	beq.w	8003bba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a58:	4b4d      	ldr	r3, [pc, #308]	; (8003b90 <HAL_GPIO_Init+0x2b8>)
 8003a5a:	699b      	ldr	r3, [r3, #24]
 8003a5c:	4a4c      	ldr	r2, [pc, #304]	; (8003b90 <HAL_GPIO_Init+0x2b8>)
 8003a5e:	f043 0301 	orr.w	r3, r3, #1
 8003a62:	6193      	str	r3, [r2, #24]
 8003a64:	4b4a      	ldr	r3, [pc, #296]	; (8003b90 <HAL_GPIO_Init+0x2b8>)
 8003a66:	699b      	ldr	r3, [r3, #24]
 8003a68:	f003 0301 	and.w	r3, r3, #1
 8003a6c:	60bb      	str	r3, [r7, #8]
 8003a6e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a70:	4a48      	ldr	r2, [pc, #288]	; (8003b94 <HAL_GPIO_Init+0x2bc>)
 8003a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a74:	089b      	lsrs	r3, r3, #2
 8003a76:	3302      	adds	r3, #2
 8003a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a7c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a80:	f003 0303 	and.w	r3, r3, #3
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	220f      	movs	r2, #15
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	43db      	mvns	r3, r3
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	4013      	ands	r3, r2
 8003a92:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a40      	ldr	r2, [pc, #256]	; (8003b98 <HAL_GPIO_Init+0x2c0>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d013      	beq.n	8003ac4 <HAL_GPIO_Init+0x1ec>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a3f      	ldr	r2, [pc, #252]	; (8003b9c <HAL_GPIO_Init+0x2c4>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d00d      	beq.n	8003ac0 <HAL_GPIO_Init+0x1e8>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a3e      	ldr	r2, [pc, #248]	; (8003ba0 <HAL_GPIO_Init+0x2c8>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d007      	beq.n	8003abc <HAL_GPIO_Init+0x1e4>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	4a3d      	ldr	r2, [pc, #244]	; (8003ba4 <HAL_GPIO_Init+0x2cc>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d101      	bne.n	8003ab8 <HAL_GPIO_Init+0x1e0>
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e006      	b.n	8003ac6 <HAL_GPIO_Init+0x1ee>
 8003ab8:	2304      	movs	r3, #4
 8003aba:	e004      	b.n	8003ac6 <HAL_GPIO_Init+0x1ee>
 8003abc:	2302      	movs	r3, #2
 8003abe:	e002      	b.n	8003ac6 <HAL_GPIO_Init+0x1ee>
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e000      	b.n	8003ac6 <HAL_GPIO_Init+0x1ee>
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ac8:	f002 0203 	and.w	r2, r2, #3
 8003acc:	0092      	lsls	r2, r2, #2
 8003ace:	4093      	lsls	r3, r2
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003ad6:	492f      	ldr	r1, [pc, #188]	; (8003b94 <HAL_GPIO_Init+0x2bc>)
 8003ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ada:	089b      	lsrs	r3, r3, #2
 8003adc:	3302      	adds	r3, #2
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d006      	beq.n	8003afe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003af0:	4b2d      	ldr	r3, [pc, #180]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	492c      	ldr	r1, [pc, #176]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	600b      	str	r3, [r1, #0]
 8003afc:	e006      	b.n	8003b0c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003afe:	4b2a      	ldr	r3, [pc, #168]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	43db      	mvns	r3, r3
 8003b06:	4928      	ldr	r1, [pc, #160]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003b08:	4013      	ands	r3, r2
 8003b0a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d006      	beq.n	8003b26 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003b18:	4b23      	ldr	r3, [pc, #140]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003b1a:	685a      	ldr	r2, [r3, #4]
 8003b1c:	4922      	ldr	r1, [pc, #136]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	604b      	str	r3, [r1, #4]
 8003b24:	e006      	b.n	8003b34 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b26:	4b20      	ldr	r3, [pc, #128]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	43db      	mvns	r3, r3
 8003b2e:	491e      	ldr	r1, [pc, #120]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003b30:	4013      	ands	r3, r2
 8003b32:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d006      	beq.n	8003b4e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003b40:	4b19      	ldr	r3, [pc, #100]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	4918      	ldr	r1, [pc, #96]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	608b      	str	r3, [r1, #8]
 8003b4c:	e006      	b.n	8003b5c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003b4e:	4b16      	ldr	r3, [pc, #88]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003b50:	689a      	ldr	r2, [r3, #8]
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	43db      	mvns	r3, r3
 8003b56:	4914      	ldr	r1, [pc, #80]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003b58:	4013      	ands	r3, r2
 8003b5a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d021      	beq.n	8003bac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003b68:	4b0f      	ldr	r3, [pc, #60]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003b6a:	68da      	ldr	r2, [r3, #12]
 8003b6c:	490e      	ldr	r1, [pc, #56]	; (8003ba8 <HAL_GPIO_Init+0x2d0>)
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	60cb      	str	r3, [r1, #12]
 8003b74:	e021      	b.n	8003bba <HAL_GPIO_Init+0x2e2>
 8003b76:	bf00      	nop
 8003b78:	10320000 	.word	0x10320000
 8003b7c:	10310000 	.word	0x10310000
 8003b80:	10220000 	.word	0x10220000
 8003b84:	10210000 	.word	0x10210000
 8003b88:	10120000 	.word	0x10120000
 8003b8c:	10110000 	.word	0x10110000
 8003b90:	40021000 	.word	0x40021000
 8003b94:	40010000 	.word	0x40010000
 8003b98:	40010800 	.word	0x40010800
 8003b9c:	40010c00 	.word	0x40010c00
 8003ba0:	40011000 	.word	0x40011000
 8003ba4:	40011400 	.word	0x40011400
 8003ba8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003bac:	4b0b      	ldr	r3, [pc, #44]	; (8003bdc <HAL_GPIO_Init+0x304>)
 8003bae:	68da      	ldr	r2, [r3, #12]
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	43db      	mvns	r3, r3
 8003bb4:	4909      	ldr	r1, [pc, #36]	; (8003bdc <HAL_GPIO_Init+0x304>)
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	f47f ae8e 	bne.w	80038ec <HAL_GPIO_Init+0x14>
  }
}
 8003bd0:	bf00      	nop
 8003bd2:	bf00      	nop
 8003bd4:	372c      	adds	r7, #44	; 0x2c
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bc80      	pop	{r7}
 8003bda:	4770      	bx	lr
 8003bdc:	40010400 	.word	0x40010400

08003be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	460b      	mov	r3, r1
 8003bea:	807b      	strh	r3, [r7, #2]
 8003bec:	4613      	mov	r3, r2
 8003bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bf0:	787b      	ldrb	r3, [r7, #1]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d003      	beq.n	8003bfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bf6:	887a      	ldrh	r2, [r7, #2]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003bfc:	e003      	b.n	8003c06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003bfe:	887b      	ldrh	r3, [r7, #2]
 8003c00:	041a      	lsls	r2, r3, #16
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	611a      	str	r2, [r3, #16]
}
 8003c06:	bf00      	nop
 8003c08:	370c      	adds	r7, #12
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bc80      	pop	{r7}
 8003c0e:	4770      	bx	lr

08003c10 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	460b      	mov	r3, r1
 8003c1a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c22:	887a      	ldrh	r2, [r7, #2]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	4013      	ands	r3, r2
 8003c28:	041a      	lsls	r2, r3, #16
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	43d9      	mvns	r1, r3
 8003c2e:	887b      	ldrh	r3, [r7, #2]
 8003c30:	400b      	ands	r3, r1
 8003c32:	431a      	orrs	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	611a      	str	r2, [r3, #16]
}
 8003c38:	bf00      	nop
 8003c3a:	3714      	adds	r7, #20
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bc80      	pop	{r7}
 8003c40:	4770      	bx	lr
	...

08003c44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e12b      	b.n	8003eae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d106      	bne.n	8003c70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f7fe fb4c 	bl	8002308 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2224      	movs	r2, #36	; 0x24
 8003c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f022 0201 	bic.w	r2, r2, #1
 8003c86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ca6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ca8:	f000 fe00 	bl	80048ac <HAL_RCC_GetPCLK1Freq>
 8003cac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	4a81      	ldr	r2, [pc, #516]	; (8003eb8 <HAL_I2C_Init+0x274>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d807      	bhi.n	8003cc8 <HAL_I2C_Init+0x84>
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	4a80      	ldr	r2, [pc, #512]	; (8003ebc <HAL_I2C_Init+0x278>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	bf94      	ite	ls
 8003cc0:	2301      	movls	r3, #1
 8003cc2:	2300      	movhi	r3, #0
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	e006      	b.n	8003cd6 <HAL_I2C_Init+0x92>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	4a7d      	ldr	r2, [pc, #500]	; (8003ec0 <HAL_I2C_Init+0x27c>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	bf94      	ite	ls
 8003cd0:	2301      	movls	r3, #1
 8003cd2:	2300      	movhi	r3, #0
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d001      	beq.n	8003cde <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e0e7      	b.n	8003eae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	4a78      	ldr	r2, [pc, #480]	; (8003ec4 <HAL_I2C_Init+0x280>)
 8003ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce6:	0c9b      	lsrs	r3, r3, #18
 8003ce8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68ba      	ldr	r2, [r7, #8]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	6a1b      	ldr	r3, [r3, #32]
 8003d04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	4a6a      	ldr	r2, [pc, #424]	; (8003eb8 <HAL_I2C_Init+0x274>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d802      	bhi.n	8003d18 <HAL_I2C_Init+0xd4>
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	3301      	adds	r3, #1
 8003d16:	e009      	b.n	8003d2c <HAL_I2C_Init+0xe8>
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003d1e:	fb02 f303 	mul.w	r3, r2, r3
 8003d22:	4a69      	ldr	r2, [pc, #420]	; (8003ec8 <HAL_I2C_Init+0x284>)
 8003d24:	fba2 2303 	umull	r2, r3, r2, r3
 8003d28:	099b      	lsrs	r3, r3, #6
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	6812      	ldr	r2, [r2, #0]
 8003d30:	430b      	orrs	r3, r1
 8003d32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	69db      	ldr	r3, [r3, #28]
 8003d3a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d3e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	495c      	ldr	r1, [pc, #368]	; (8003eb8 <HAL_I2C_Init+0x274>)
 8003d48:	428b      	cmp	r3, r1
 8003d4a:	d819      	bhi.n	8003d80 <HAL_I2C_Init+0x13c>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	1e59      	subs	r1, r3, #1
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	005b      	lsls	r3, r3, #1
 8003d56:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d5a:	1c59      	adds	r1, r3, #1
 8003d5c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003d60:	400b      	ands	r3, r1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00a      	beq.n	8003d7c <HAL_I2C_Init+0x138>
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	1e59      	subs	r1, r3, #1
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	005b      	lsls	r3, r3, #1
 8003d70:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d74:	3301      	adds	r3, #1
 8003d76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d7a:	e051      	b.n	8003e20 <HAL_I2C_Init+0x1dc>
 8003d7c:	2304      	movs	r3, #4
 8003d7e:	e04f      	b.n	8003e20 <HAL_I2C_Init+0x1dc>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d111      	bne.n	8003dac <HAL_I2C_Init+0x168>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	1e58      	subs	r0, r3, #1
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6859      	ldr	r1, [r3, #4]
 8003d90:	460b      	mov	r3, r1
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	440b      	add	r3, r1
 8003d96:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	bf0c      	ite	eq
 8003da4:	2301      	moveq	r3, #1
 8003da6:	2300      	movne	r3, #0
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	e012      	b.n	8003dd2 <HAL_I2C_Init+0x18e>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	1e58      	subs	r0, r3, #1
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6859      	ldr	r1, [r3, #4]
 8003db4:	460b      	mov	r3, r1
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	440b      	add	r3, r1
 8003dba:	0099      	lsls	r1, r3, #2
 8003dbc:	440b      	add	r3, r1
 8003dbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dc2:	3301      	adds	r3, #1
 8003dc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	bf0c      	ite	eq
 8003dcc:	2301      	moveq	r3, #1
 8003dce:	2300      	movne	r3, #0
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d001      	beq.n	8003dda <HAL_I2C_Init+0x196>
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e022      	b.n	8003e20 <HAL_I2C_Init+0x1dc>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10e      	bne.n	8003e00 <HAL_I2C_Init+0x1bc>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	1e58      	subs	r0, r3, #1
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6859      	ldr	r1, [r3, #4]
 8003dea:	460b      	mov	r3, r1
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	440b      	add	r3, r1
 8003df0:	fbb0 f3f3 	udiv	r3, r0, r3
 8003df4:	3301      	adds	r3, #1
 8003df6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dfa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dfe:	e00f      	b.n	8003e20 <HAL_I2C_Init+0x1dc>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	1e58      	subs	r0, r3, #1
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6859      	ldr	r1, [r3, #4]
 8003e08:	460b      	mov	r3, r1
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	0099      	lsls	r1, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e16:	3301      	adds	r3, #1
 8003e18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e20:	6879      	ldr	r1, [r7, #4]
 8003e22:	6809      	ldr	r1, [r1, #0]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	69da      	ldr	r2, [r3, #28]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a1b      	ldr	r3, [r3, #32]
 8003e3a:	431a      	orrs	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	430a      	orrs	r2, r1
 8003e42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e4e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	6911      	ldr	r1, [r2, #16]
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	68d2      	ldr	r2, [r2, #12]
 8003e5a:	4311      	orrs	r1, r2
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	6812      	ldr	r2, [r2, #0]
 8003e60:	430b      	orrs	r3, r1
 8003e62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	695a      	ldr	r2, [r3, #20]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	699b      	ldr	r3, [r3, #24]
 8003e76:	431a      	orrs	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f042 0201 	orr.w	r2, r2, #1
 8003e8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	000186a0 	.word	0x000186a0
 8003ebc:	001e847f 	.word	0x001e847f
 8003ec0:	003d08ff 	.word	0x003d08ff
 8003ec4:	431bde83 	.word	0x431bde83
 8003ec8:	10624dd3 	.word	0x10624dd3

08003ecc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b086      	sub	sp, #24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d101      	bne.n	8003ede <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e304      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	f000 8087 	beq.w	8003ffa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003eec:	4b92      	ldr	r3, [pc, #584]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f003 030c 	and.w	r3, r3, #12
 8003ef4:	2b04      	cmp	r3, #4
 8003ef6:	d00c      	beq.n	8003f12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ef8:	4b8f      	ldr	r3, [pc, #572]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f003 030c 	and.w	r3, r3, #12
 8003f00:	2b08      	cmp	r3, #8
 8003f02:	d112      	bne.n	8003f2a <HAL_RCC_OscConfig+0x5e>
 8003f04:	4b8c      	ldr	r3, [pc, #560]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f10:	d10b      	bne.n	8003f2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f12:	4b89      	ldr	r3, [pc, #548]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d06c      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x12c>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d168      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e2de      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f32:	d106      	bne.n	8003f42 <HAL_RCC_OscConfig+0x76>
 8003f34:	4b80      	ldr	r3, [pc, #512]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a7f      	ldr	r2, [pc, #508]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f3e:	6013      	str	r3, [r2, #0]
 8003f40:	e02e      	b.n	8003fa0 <HAL_RCC_OscConfig+0xd4>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d10c      	bne.n	8003f64 <HAL_RCC_OscConfig+0x98>
 8003f4a:	4b7b      	ldr	r3, [pc, #492]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a7a      	ldr	r2, [pc, #488]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f54:	6013      	str	r3, [r2, #0]
 8003f56:	4b78      	ldr	r3, [pc, #480]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a77      	ldr	r2, [pc, #476]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f5c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f60:	6013      	str	r3, [r2, #0]
 8003f62:	e01d      	b.n	8003fa0 <HAL_RCC_OscConfig+0xd4>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f6c:	d10c      	bne.n	8003f88 <HAL_RCC_OscConfig+0xbc>
 8003f6e:	4b72      	ldr	r3, [pc, #456]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a71      	ldr	r2, [pc, #452]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f78:	6013      	str	r3, [r2, #0]
 8003f7a:	4b6f      	ldr	r3, [pc, #444]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a6e      	ldr	r2, [pc, #440]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f84:	6013      	str	r3, [r2, #0]
 8003f86:	e00b      	b.n	8003fa0 <HAL_RCC_OscConfig+0xd4>
 8003f88:	4b6b      	ldr	r3, [pc, #428]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a6a      	ldr	r2, [pc, #424]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f92:	6013      	str	r3, [r2, #0]
 8003f94:	4b68      	ldr	r3, [pc, #416]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a67      	ldr	r2, [pc, #412]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003f9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d013      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa8:	f7fe ff22 	bl	8002df0 <HAL_GetTick>
 8003fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fae:	e008      	b.n	8003fc2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fb0:	f7fe ff1e 	bl	8002df0 <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b64      	cmp	r3, #100	; 0x64
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e292      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fc2:	4b5d      	ldr	r3, [pc, #372]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d0f0      	beq.n	8003fb0 <HAL_RCC_OscConfig+0xe4>
 8003fce:	e014      	b.n	8003ffa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd0:	f7fe ff0e 	bl	8002df0 <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fd6:	e008      	b.n	8003fea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fd8:	f7fe ff0a 	bl	8002df0 <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b64      	cmp	r3, #100	; 0x64
 8003fe4:	d901      	bls.n	8003fea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e27e      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fea:	4b53      	ldr	r3, [pc, #332]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d1f0      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x10c>
 8003ff6:	e000      	b.n	8003ffa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ff8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 0302 	and.w	r3, r3, #2
 8004002:	2b00      	cmp	r3, #0
 8004004:	d063      	beq.n	80040ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004006:	4b4c      	ldr	r3, [pc, #304]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f003 030c 	and.w	r3, r3, #12
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00b      	beq.n	800402a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004012:	4b49      	ldr	r3, [pc, #292]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f003 030c 	and.w	r3, r3, #12
 800401a:	2b08      	cmp	r3, #8
 800401c:	d11c      	bne.n	8004058 <HAL_RCC_OscConfig+0x18c>
 800401e:	4b46      	ldr	r3, [pc, #280]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d116      	bne.n	8004058 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800402a:	4b43      	ldr	r3, [pc, #268]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d005      	beq.n	8004042 <HAL_RCC_OscConfig+0x176>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	2b01      	cmp	r3, #1
 800403c:	d001      	beq.n	8004042 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e252      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004042:	4b3d      	ldr	r3, [pc, #244]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	00db      	lsls	r3, r3, #3
 8004050:	4939      	ldr	r1, [pc, #228]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8004052:	4313      	orrs	r3, r2
 8004054:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004056:	e03a      	b.n	80040ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	695b      	ldr	r3, [r3, #20]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d020      	beq.n	80040a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004060:	4b36      	ldr	r3, [pc, #216]	; (800413c <HAL_RCC_OscConfig+0x270>)
 8004062:	2201      	movs	r2, #1
 8004064:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004066:	f7fe fec3 	bl	8002df0 <HAL_GetTick>
 800406a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800406c:	e008      	b.n	8004080 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800406e:	f7fe febf 	bl	8002df0 <HAL_GetTick>
 8004072:	4602      	mov	r2, r0
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	2b02      	cmp	r3, #2
 800407a:	d901      	bls.n	8004080 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e233      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004080:	4b2d      	ldr	r3, [pc, #180]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0302 	and.w	r3, r3, #2
 8004088:	2b00      	cmp	r3, #0
 800408a:	d0f0      	beq.n	800406e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800408c:	4b2a      	ldr	r3, [pc, #168]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	699b      	ldr	r3, [r3, #24]
 8004098:	00db      	lsls	r3, r3, #3
 800409a:	4927      	ldr	r1, [pc, #156]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 800409c:	4313      	orrs	r3, r2
 800409e:	600b      	str	r3, [r1, #0]
 80040a0:	e015      	b.n	80040ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040a2:	4b26      	ldr	r3, [pc, #152]	; (800413c <HAL_RCC_OscConfig+0x270>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040a8:	f7fe fea2 	bl	8002df0 <HAL_GetTick>
 80040ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040ae:	e008      	b.n	80040c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040b0:	f7fe fe9e 	bl	8002df0 <HAL_GetTick>
 80040b4:	4602      	mov	r2, r0
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	1ad3      	subs	r3, r2, r3
 80040ba:	2b02      	cmp	r3, #2
 80040bc:	d901      	bls.n	80040c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e212      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040c2:	4b1d      	ldr	r3, [pc, #116]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0302 	and.w	r3, r3, #2
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d1f0      	bne.n	80040b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 0308 	and.w	r3, r3, #8
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d03a      	beq.n	8004150 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	69db      	ldr	r3, [r3, #28]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d019      	beq.n	8004116 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040e2:	4b17      	ldr	r3, [pc, #92]	; (8004140 <HAL_RCC_OscConfig+0x274>)
 80040e4:	2201      	movs	r2, #1
 80040e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040e8:	f7fe fe82 	bl	8002df0 <HAL_GetTick>
 80040ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040f0:	f7fe fe7e 	bl	8002df0 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e1f2      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004102:	4b0d      	ldr	r3, [pc, #52]	; (8004138 <HAL_RCC_OscConfig+0x26c>)
 8004104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	2b00      	cmp	r3, #0
 800410c:	d0f0      	beq.n	80040f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800410e:	2001      	movs	r0, #1
 8004110:	f000 fbf4 	bl	80048fc <RCC_Delay>
 8004114:	e01c      	b.n	8004150 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004116:	4b0a      	ldr	r3, [pc, #40]	; (8004140 <HAL_RCC_OscConfig+0x274>)
 8004118:	2200      	movs	r2, #0
 800411a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800411c:	f7fe fe68 	bl	8002df0 <HAL_GetTick>
 8004120:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004122:	e00f      	b.n	8004144 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004124:	f7fe fe64 	bl	8002df0 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	2b02      	cmp	r3, #2
 8004130:	d908      	bls.n	8004144 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e1d8      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
 8004136:	bf00      	nop
 8004138:	40021000 	.word	0x40021000
 800413c:	42420000 	.word	0x42420000
 8004140:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004144:	4b9b      	ldr	r3, [pc, #620]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004148:	f003 0302 	and.w	r3, r3, #2
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1e9      	bne.n	8004124 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0304 	and.w	r3, r3, #4
 8004158:	2b00      	cmp	r3, #0
 800415a:	f000 80a6 	beq.w	80042aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800415e:	2300      	movs	r3, #0
 8004160:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004162:	4b94      	ldr	r3, [pc, #592]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004164:	69db      	ldr	r3, [r3, #28]
 8004166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10d      	bne.n	800418a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800416e:	4b91      	ldr	r3, [pc, #580]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	4a90      	ldr	r2, [pc, #576]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004178:	61d3      	str	r3, [r2, #28]
 800417a:	4b8e      	ldr	r3, [pc, #568]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 800417c:	69db      	ldr	r3, [r3, #28]
 800417e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004182:	60bb      	str	r3, [r7, #8]
 8004184:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004186:	2301      	movs	r3, #1
 8004188:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800418a:	4b8b      	ldr	r3, [pc, #556]	; (80043b8 <HAL_RCC_OscConfig+0x4ec>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004192:	2b00      	cmp	r3, #0
 8004194:	d118      	bne.n	80041c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004196:	4b88      	ldr	r3, [pc, #544]	; (80043b8 <HAL_RCC_OscConfig+0x4ec>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a87      	ldr	r2, [pc, #540]	; (80043b8 <HAL_RCC_OscConfig+0x4ec>)
 800419c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041a2:	f7fe fe25 	bl	8002df0 <HAL_GetTick>
 80041a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041a8:	e008      	b.n	80041bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041aa:	f7fe fe21 	bl	8002df0 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	2b64      	cmp	r3, #100	; 0x64
 80041b6:	d901      	bls.n	80041bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80041b8:	2303      	movs	r3, #3
 80041ba:	e195      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041bc:	4b7e      	ldr	r3, [pc, #504]	; (80043b8 <HAL_RCC_OscConfig+0x4ec>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d0f0      	beq.n	80041aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	691b      	ldr	r3, [r3, #16]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d106      	bne.n	80041de <HAL_RCC_OscConfig+0x312>
 80041d0:	4b78      	ldr	r3, [pc, #480]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 80041d2:	6a1b      	ldr	r3, [r3, #32]
 80041d4:	4a77      	ldr	r2, [pc, #476]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 80041d6:	f043 0301 	orr.w	r3, r3, #1
 80041da:	6213      	str	r3, [r2, #32]
 80041dc:	e02d      	b.n	800423a <HAL_RCC_OscConfig+0x36e>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10c      	bne.n	8004200 <HAL_RCC_OscConfig+0x334>
 80041e6:	4b73      	ldr	r3, [pc, #460]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 80041e8:	6a1b      	ldr	r3, [r3, #32]
 80041ea:	4a72      	ldr	r2, [pc, #456]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 80041ec:	f023 0301 	bic.w	r3, r3, #1
 80041f0:	6213      	str	r3, [r2, #32]
 80041f2:	4b70      	ldr	r3, [pc, #448]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 80041f4:	6a1b      	ldr	r3, [r3, #32]
 80041f6:	4a6f      	ldr	r2, [pc, #444]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 80041f8:	f023 0304 	bic.w	r3, r3, #4
 80041fc:	6213      	str	r3, [r2, #32]
 80041fe:	e01c      	b.n	800423a <HAL_RCC_OscConfig+0x36e>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	691b      	ldr	r3, [r3, #16]
 8004204:	2b05      	cmp	r3, #5
 8004206:	d10c      	bne.n	8004222 <HAL_RCC_OscConfig+0x356>
 8004208:	4b6a      	ldr	r3, [pc, #424]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 800420a:	6a1b      	ldr	r3, [r3, #32]
 800420c:	4a69      	ldr	r2, [pc, #420]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 800420e:	f043 0304 	orr.w	r3, r3, #4
 8004212:	6213      	str	r3, [r2, #32]
 8004214:	4b67      	ldr	r3, [pc, #412]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004216:	6a1b      	ldr	r3, [r3, #32]
 8004218:	4a66      	ldr	r2, [pc, #408]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 800421a:	f043 0301 	orr.w	r3, r3, #1
 800421e:	6213      	str	r3, [r2, #32]
 8004220:	e00b      	b.n	800423a <HAL_RCC_OscConfig+0x36e>
 8004222:	4b64      	ldr	r3, [pc, #400]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004224:	6a1b      	ldr	r3, [r3, #32]
 8004226:	4a63      	ldr	r2, [pc, #396]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004228:	f023 0301 	bic.w	r3, r3, #1
 800422c:	6213      	str	r3, [r2, #32]
 800422e:	4b61      	ldr	r3, [pc, #388]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004230:	6a1b      	ldr	r3, [r3, #32]
 8004232:	4a60      	ldr	r2, [pc, #384]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004234:	f023 0304 	bic.w	r3, r3, #4
 8004238:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	691b      	ldr	r3, [r3, #16]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d015      	beq.n	800426e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004242:	f7fe fdd5 	bl	8002df0 <HAL_GetTick>
 8004246:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004248:	e00a      	b.n	8004260 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800424a:	f7fe fdd1 	bl	8002df0 <HAL_GetTick>
 800424e:	4602      	mov	r2, r0
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	f241 3288 	movw	r2, #5000	; 0x1388
 8004258:	4293      	cmp	r3, r2
 800425a:	d901      	bls.n	8004260 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e143      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004260:	4b54      	ldr	r3, [pc, #336]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d0ee      	beq.n	800424a <HAL_RCC_OscConfig+0x37e>
 800426c:	e014      	b.n	8004298 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800426e:	f7fe fdbf 	bl	8002df0 <HAL_GetTick>
 8004272:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004274:	e00a      	b.n	800428c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004276:	f7fe fdbb 	bl	8002df0 <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	f241 3288 	movw	r2, #5000	; 0x1388
 8004284:	4293      	cmp	r3, r2
 8004286:	d901      	bls.n	800428c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e12d      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800428c:	4b49      	ldr	r3, [pc, #292]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 800428e:	6a1b      	ldr	r3, [r3, #32]
 8004290:	f003 0302 	and.w	r3, r3, #2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d1ee      	bne.n	8004276 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004298:	7dfb      	ldrb	r3, [r7, #23]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d105      	bne.n	80042aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800429e:	4b45      	ldr	r3, [pc, #276]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 80042a0:	69db      	ldr	r3, [r3, #28]
 80042a2:	4a44      	ldr	r2, [pc, #272]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 80042a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042a8:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f000 808c 	beq.w	80043cc <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80042b4:	4b3f      	ldr	r3, [pc, #252]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042c0:	d10e      	bne.n	80042e0 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80042c2:	4b3c      	ldr	r3, [pc, #240]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 80042ca:	2b08      	cmp	r3, #8
 80042cc:	d108      	bne.n	80042e0 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 80042ce:	4b39      	ldr	r3, [pc, #228]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 80042d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 80042d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042da:	d101      	bne.n	80042e0 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e103      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d14e      	bne.n	8004386 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 80042e8:	4b32      	ldr	r3, [pc, #200]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d009      	beq.n	8004308 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 80042f4:	4b2f      	ldr	r3, [pc, #188]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 80042f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042f8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004300:	429a      	cmp	r2, r3
 8004302:	d001      	beq.n	8004308 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e0ef      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004308:	4b2c      	ldr	r3, [pc, #176]	; (80043bc <HAL_RCC_OscConfig+0x4f0>)
 800430a:	2200      	movs	r2, #0
 800430c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800430e:	f7fe fd6f 	bl	8002df0 <HAL_GetTick>
 8004312:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004314:	e008      	b.n	8004328 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004316:	f7fe fd6b 	bl	8002df0 <HAL_GetTick>
 800431a:	4602      	mov	r2, r0
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	1ad3      	subs	r3, r2, r3
 8004320:	2b64      	cmp	r3, #100	; 0x64
 8004322:	d901      	bls.n	8004328 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004324:	2303      	movs	r3, #3
 8004326:	e0df      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004328:	4b22      	ldr	r3, [pc, #136]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d1f0      	bne.n	8004316 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8004334:	4b1f      	ldr	r3, [pc, #124]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004338:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004340:	491c      	ldr	r1, [pc, #112]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004342:	4313      	orrs	r3, r2
 8004344:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8004346:	4b1b      	ldr	r3, [pc, #108]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800434a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004352:	4918      	ldr	r1, [pc, #96]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004354:	4313      	orrs	r3, r2
 8004356:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8004358:	4b18      	ldr	r3, [pc, #96]	; (80043bc <HAL_RCC_OscConfig+0x4f0>)
 800435a:	2201      	movs	r2, #1
 800435c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800435e:	f7fe fd47 	bl	8002df0 <HAL_GetTick>
 8004362:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004364:	e008      	b.n	8004378 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004366:	f7fe fd43 	bl	8002df0 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b64      	cmp	r3, #100	; 0x64
 8004372:	d901      	bls.n	8004378 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e0b7      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8004378:	4b0e      	ldr	r3, [pc, #56]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0f0      	beq.n	8004366 <HAL_RCC_OscConfig+0x49a>
 8004384:	e022      	b.n	80043cc <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8004386:	4b0b      	ldr	r3, [pc, #44]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 8004388:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438a:	4a0a      	ldr	r2, [pc, #40]	; (80043b4 <HAL_RCC_OscConfig+0x4e8>)
 800438c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004390:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004392:	4b0a      	ldr	r3, [pc, #40]	; (80043bc <HAL_RCC_OscConfig+0x4f0>)
 8004394:	2200      	movs	r2, #0
 8004396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004398:	f7fe fd2a 	bl	8002df0 <HAL_GetTick>
 800439c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 800439e:	e00f      	b.n	80043c0 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80043a0:	f7fe fd26 	bl	8002df0 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	2b64      	cmp	r3, #100	; 0x64
 80043ac:	d908      	bls.n	80043c0 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	e09a      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
 80043b2:	bf00      	nop
 80043b4:	40021000 	.word	0x40021000
 80043b8:	40007000 	.word	0x40007000
 80043bc:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 80043c0:	4b4b      	ldr	r3, [pc, #300]	; (80044f0 <HAL_RCC_OscConfig+0x624>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d1e9      	bne.n	80043a0 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6a1b      	ldr	r3, [r3, #32]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	f000 8088 	beq.w	80044e6 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043d6:	4b46      	ldr	r3, [pc, #280]	; (80044f0 <HAL_RCC_OscConfig+0x624>)
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f003 030c 	and.w	r3, r3, #12
 80043de:	2b08      	cmp	r3, #8
 80043e0:	d068      	beq.n	80044b4 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a1b      	ldr	r3, [r3, #32]
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d14d      	bne.n	8004486 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ea:	4b42      	ldr	r3, [pc, #264]	; (80044f4 <HAL_RCC_OscConfig+0x628>)
 80043ec:	2200      	movs	r2, #0
 80043ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043f0:	f7fe fcfe 	bl	8002df0 <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043f8:	f7fe fcfa 	bl	8002df0 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e06e      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800440a:	4b39      	ldr	r3, [pc, #228]	; (80044f0 <HAL_RCC_OscConfig+0x624>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1f0      	bne.n	80043f8 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800441e:	d10f      	bne.n	8004440 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8004420:	4b33      	ldr	r3, [pc, #204]	; (80044f0 <HAL_RCC_OscConfig+0x624>)
 8004422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	4931      	ldr	r1, [pc, #196]	; (80044f0 <HAL_RCC_OscConfig+0x624>)
 800442a:	4313      	orrs	r3, r2
 800442c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800442e:	4b30      	ldr	r3, [pc, #192]	; (80044f0 <HAL_RCC_OscConfig+0x624>)
 8004430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004432:	f023 020f 	bic.w	r2, r3, #15
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	492d      	ldr	r1, [pc, #180]	; (80044f0 <HAL_RCC_OscConfig+0x624>)
 800443c:	4313      	orrs	r3, r2
 800443e:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004440:	4b2b      	ldr	r3, [pc, #172]	; (80044f0 <HAL_RCC_OscConfig+0x624>)
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004450:	430b      	orrs	r3, r1
 8004452:	4927      	ldr	r1, [pc, #156]	; (80044f0 <HAL_RCC_OscConfig+0x624>)
 8004454:	4313      	orrs	r3, r2
 8004456:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004458:	4b26      	ldr	r3, [pc, #152]	; (80044f4 <HAL_RCC_OscConfig+0x628>)
 800445a:	2201      	movs	r2, #1
 800445c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800445e:	f7fe fcc7 	bl	8002df0 <HAL_GetTick>
 8004462:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004464:	e008      	b.n	8004478 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004466:	f7fe fcc3 	bl	8002df0 <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	2b02      	cmp	r3, #2
 8004472:	d901      	bls.n	8004478 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e037      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004478:	4b1d      	ldr	r3, [pc, #116]	; (80044f0 <HAL_RCC_OscConfig+0x624>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d0f0      	beq.n	8004466 <HAL_RCC_OscConfig+0x59a>
 8004484:	e02f      	b.n	80044e6 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004486:	4b1b      	ldr	r3, [pc, #108]	; (80044f4 <HAL_RCC_OscConfig+0x628>)
 8004488:	2200      	movs	r2, #0
 800448a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800448c:	f7fe fcb0 	bl	8002df0 <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004492:	e008      	b.n	80044a6 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004494:	f7fe fcac 	bl	8002df0 <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e020      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044a6:	4b12      	ldr	r3, [pc, #72]	; (80044f0 <HAL_RCC_OscConfig+0x624>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1f0      	bne.n	8004494 <HAL_RCC_OscConfig+0x5c8>
 80044b2:	e018      	b.n	80044e6 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a1b      	ldr	r3, [r3, #32]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d101      	bne.n	80044c0 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e013      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80044c0:	4b0b      	ldr	r3, [pc, #44]	; (80044f0 <HAL_RCC_OscConfig+0x624>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d106      	bne.n	80044e2 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044de:	429a      	cmp	r2, r3
 80044e0:	d001      	beq.n	80044e6 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e000      	b.n	80044e8 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3718      	adds	r7, #24
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	40021000 	.word	0x40021000
 80044f4:	42420060 	.word	0x42420060

080044f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d101      	bne.n	800450c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e0d0      	b.n	80046ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800450c:	4b6a      	ldr	r3, [pc, #424]	; (80046b8 <HAL_RCC_ClockConfig+0x1c0>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0307 	and.w	r3, r3, #7
 8004514:	683a      	ldr	r2, [r7, #0]
 8004516:	429a      	cmp	r2, r3
 8004518:	d910      	bls.n	800453c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800451a:	4b67      	ldr	r3, [pc, #412]	; (80046b8 <HAL_RCC_ClockConfig+0x1c0>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f023 0207 	bic.w	r2, r3, #7
 8004522:	4965      	ldr	r1, [pc, #404]	; (80046b8 <HAL_RCC_ClockConfig+0x1c0>)
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	4313      	orrs	r3, r2
 8004528:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800452a:	4b63      	ldr	r3, [pc, #396]	; (80046b8 <HAL_RCC_ClockConfig+0x1c0>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0307 	and.w	r3, r3, #7
 8004532:	683a      	ldr	r2, [r7, #0]
 8004534:	429a      	cmp	r2, r3
 8004536:	d001      	beq.n	800453c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e0b8      	b.n	80046ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0302 	and.w	r3, r3, #2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d020      	beq.n	800458a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0304 	and.w	r3, r3, #4
 8004550:	2b00      	cmp	r3, #0
 8004552:	d005      	beq.n	8004560 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004554:	4b59      	ldr	r3, [pc, #356]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	4a58      	ldr	r2, [pc, #352]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 800455a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800455e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0308 	and.w	r3, r3, #8
 8004568:	2b00      	cmp	r3, #0
 800456a:	d005      	beq.n	8004578 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800456c:	4b53      	ldr	r3, [pc, #332]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	4a52      	ldr	r2, [pc, #328]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 8004572:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004576:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004578:	4b50      	ldr	r3, [pc, #320]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	494d      	ldr	r1, [pc, #308]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 8004586:	4313      	orrs	r3, r2
 8004588:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b00      	cmp	r3, #0
 8004594:	d040      	beq.n	8004618 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d107      	bne.n	80045ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800459e:	4b47      	ldr	r3, [pc, #284]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d115      	bne.n	80045d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e07f      	b.n	80046ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d107      	bne.n	80045c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045b6:	4b41      	ldr	r3, [pc, #260]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d109      	bne.n	80045d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e073      	b.n	80046ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045c6:	4b3d      	ldr	r3, [pc, #244]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e06b      	b.n	80046ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045d6:	4b39      	ldr	r3, [pc, #228]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f023 0203 	bic.w	r2, r3, #3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	4936      	ldr	r1, [pc, #216]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045e8:	f7fe fc02 	bl	8002df0 <HAL_GetTick>
 80045ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045ee:	e00a      	b.n	8004606 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045f0:	f7fe fbfe 	bl	8002df0 <HAL_GetTick>
 80045f4:	4602      	mov	r2, r0
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80045fe:	4293      	cmp	r3, r2
 8004600:	d901      	bls.n	8004606 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e053      	b.n	80046ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004606:	4b2d      	ldr	r3, [pc, #180]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f003 020c 	and.w	r2, r3, #12
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	429a      	cmp	r2, r3
 8004616:	d1eb      	bne.n	80045f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004618:	4b27      	ldr	r3, [pc, #156]	; (80046b8 <HAL_RCC_ClockConfig+0x1c0>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	683a      	ldr	r2, [r7, #0]
 8004622:	429a      	cmp	r2, r3
 8004624:	d210      	bcs.n	8004648 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004626:	4b24      	ldr	r3, [pc, #144]	; (80046b8 <HAL_RCC_ClockConfig+0x1c0>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f023 0207 	bic.w	r2, r3, #7
 800462e:	4922      	ldr	r1, [pc, #136]	; (80046b8 <HAL_RCC_ClockConfig+0x1c0>)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	4313      	orrs	r3, r2
 8004634:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004636:	4b20      	ldr	r3, [pc, #128]	; (80046b8 <HAL_RCC_ClockConfig+0x1c0>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0307 	and.w	r3, r3, #7
 800463e:	683a      	ldr	r2, [r7, #0]
 8004640:	429a      	cmp	r2, r3
 8004642:	d001      	beq.n	8004648 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e032      	b.n	80046ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0304 	and.w	r3, r3, #4
 8004650:	2b00      	cmp	r3, #0
 8004652:	d008      	beq.n	8004666 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004654:	4b19      	ldr	r3, [pc, #100]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	4916      	ldr	r1, [pc, #88]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 8004662:	4313      	orrs	r3, r2
 8004664:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0308 	and.w	r3, r3, #8
 800466e:	2b00      	cmp	r3, #0
 8004670:	d009      	beq.n	8004686 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004672:	4b12      	ldr	r3, [pc, #72]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	00db      	lsls	r3, r3, #3
 8004680:	490e      	ldr	r1, [pc, #56]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 8004682:	4313      	orrs	r3, r2
 8004684:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004686:	f000 f821 	bl	80046cc <HAL_RCC_GetSysClockFreq>
 800468a:	4602      	mov	r2, r0
 800468c:	4b0b      	ldr	r3, [pc, #44]	; (80046bc <HAL_RCC_ClockConfig+0x1c4>)
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	091b      	lsrs	r3, r3, #4
 8004692:	f003 030f 	and.w	r3, r3, #15
 8004696:	490a      	ldr	r1, [pc, #40]	; (80046c0 <HAL_RCC_ClockConfig+0x1c8>)
 8004698:	5ccb      	ldrb	r3, [r1, r3]
 800469a:	fa22 f303 	lsr.w	r3, r2, r3
 800469e:	4a09      	ldr	r2, [pc, #36]	; (80046c4 <HAL_RCC_ClockConfig+0x1cc>)
 80046a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80046a2:	4b09      	ldr	r3, [pc, #36]	; (80046c8 <HAL_RCC_ClockConfig+0x1d0>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f7fe fb60 	bl	8002d6c <HAL_InitTick>

  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3710      	adds	r7, #16
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	40022000 	.word	0x40022000
 80046bc:	40021000 	.word	0x40021000
 80046c0:	0800b7e0 	.word	0x0800b7e0
 80046c4:	20000000 	.word	0x20000000
 80046c8:	20000004 	.word	0x20000004

080046cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80046d0:	b091      	sub	sp, #68	; 0x44
 80046d2:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 80046d4:	4b6a      	ldr	r3, [pc, #424]	; (8004880 <HAL_RCC_GetSysClockFreq+0x1b4>)
 80046d6:	f107 0414 	add.w	r4, r7, #20
 80046da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80046dc:	c407      	stmia	r4!, {r0, r1, r2}
 80046de:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 80046e0:	4b68      	ldr	r3, [pc, #416]	; (8004884 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80046e2:	1d3c      	adds	r4, r7, #4
 80046e4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80046e6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046ea:	2300      	movs	r3, #0
 80046ec:	637b      	str	r3, [r7, #52]	; 0x34
 80046ee:	2300      	movs	r3, #0
 80046f0:	633b      	str	r3, [r7, #48]	; 0x30
 80046f2:	2300      	movs	r3, #0
 80046f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046f6:	2300      	movs	r3, #0
 80046f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 80046fa:	2300      	movs	r3, #0
 80046fc:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 80046fe:	2300      	movs	r3, #0
 8004700:	62bb      	str	r3, [r7, #40]	; 0x28
 8004702:	2300      	movs	r3, #0
 8004704:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004706:	4b60      	ldr	r3, [pc, #384]	; (8004888 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800470c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800470e:	f003 030c 	and.w	r3, r3, #12
 8004712:	2b04      	cmp	r3, #4
 8004714:	d002      	beq.n	800471c <HAL_RCC_GetSysClockFreq+0x50>
 8004716:	2b08      	cmp	r3, #8
 8004718:	d003      	beq.n	8004722 <HAL_RCC_GetSysClockFreq+0x56>
 800471a:	e0a8      	b.n	800486e <HAL_RCC_GetSysClockFreq+0x1a2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800471c:	4b5b      	ldr	r3, [pc, #364]	; (800488c <HAL_RCC_GetSysClockFreq+0x1c0>)
 800471e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004720:	e0a8      	b.n	8004874 <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004722:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004724:	0c9b      	lsrs	r3, r3, #18
 8004726:	f003 030f 	and.w	r3, r3, #15
 800472a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800472e:	4413      	add	r3, r2
 8004730:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8004734:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004736:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004738:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800473c:	2b00      	cmp	r3, #0
 800473e:	f000 808e 	beq.w	800485e <HAL_RCC_GetSysClockFreq+0x192>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8004742:	4b51      	ldr	r3, [pc, #324]	; (8004888 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004746:	f003 030f 	and.w	r3, r3, #15
 800474a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800474e:	4413      	add	r3, r2
 8004750:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8004754:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8004756:	4b4c      	ldr	r3, [pc, #304]	; (8004888 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d06b      	beq.n	800483a <HAL_RCC_GetSysClockFreq+0x16e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8004762:	4b49      	ldr	r3, [pc, #292]	; (8004888 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004766:	091b      	lsrs	r3, r3, #4
 8004768:	f003 030f 	and.w	r3, r3, #15
 800476c:	3301      	adds	r3, #1
 800476e:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8004770:	4b45      	ldr	r3, [pc, #276]	; (8004888 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004774:	0a1b      	lsrs	r3, r3, #8
 8004776:	f003 030f 	and.w	r3, r3, #15
 800477a:	3302      	adds	r3, #2
 800477c:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 800477e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004780:	4618      	mov	r0, r3
 8004782:	f04f 0100 	mov.w	r1, #0
 8004786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004788:	461a      	mov	r2, r3
 800478a:	f04f 0300 	mov.w	r3, #0
 800478e:	fb02 f501 	mul.w	r5, r2, r1
 8004792:	fb00 f403 	mul.w	r4, r0, r3
 8004796:	192e      	adds	r6, r5, r4
 8004798:	fba0 4502 	umull	r4, r5, r0, r2
 800479c:	1973      	adds	r3, r6, r5
 800479e:	461d      	mov	r5, r3
 80047a0:	4620      	mov	r0, r4
 80047a2:	4629      	mov	r1, r5
 80047a4:	f04f 0200 	mov.w	r2, #0
 80047a8:	f04f 0300 	mov.w	r3, #0
 80047ac:	014b      	lsls	r3, r1, #5
 80047ae:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80047b2:	0142      	lsls	r2, r0, #5
 80047b4:	4610      	mov	r0, r2
 80047b6:	4619      	mov	r1, r3
 80047b8:	1b00      	subs	r0, r0, r4
 80047ba:	eb61 0105 	sbc.w	r1, r1, r5
 80047be:	f04f 0200 	mov.w	r2, #0
 80047c2:	f04f 0300 	mov.w	r3, #0
 80047c6:	018b      	lsls	r3, r1, #6
 80047c8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80047cc:	0182      	lsls	r2, r0, #6
 80047ce:	1a12      	subs	r2, r2, r0
 80047d0:	eb63 0301 	sbc.w	r3, r3, r1
 80047d4:	f04f 0000 	mov.w	r0, #0
 80047d8:	f04f 0100 	mov.w	r1, #0
 80047dc:	00d9      	lsls	r1, r3, #3
 80047de:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80047e2:	00d0      	lsls	r0, r2, #3
 80047e4:	4602      	mov	r2, r0
 80047e6:	460b      	mov	r3, r1
 80047e8:	1912      	adds	r2, r2, r4
 80047ea:	eb45 0303 	adc.w	r3, r5, r3
 80047ee:	f04f 0000 	mov.w	r0, #0
 80047f2:	f04f 0100 	mov.w	r1, #0
 80047f6:	0299      	lsls	r1, r3, #10
 80047f8:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80047fc:	0290      	lsls	r0, r2, #10
 80047fe:	4602      	mov	r2, r0
 8004800:	460b      	mov	r3, r1
 8004802:	4690      	mov	r8, r2
 8004804:	4699      	mov	r9, r3
 8004806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004808:	4618      	mov	r0, r3
 800480a:	f04f 0100 	mov.w	r1, #0
 800480e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004810:	461a      	mov	r2, r3
 8004812:	f04f 0300 	mov.w	r3, #0
 8004816:	fb02 f501 	mul.w	r5, r2, r1
 800481a:	fb00 f403 	mul.w	r4, r0, r3
 800481e:	442c      	add	r4, r5
 8004820:	fba0 2302 	umull	r2, r3, r0, r2
 8004824:	18e1      	adds	r1, r4, r3
 8004826:	460b      	mov	r3, r1
 8004828:	4640      	mov	r0, r8
 800482a:	4649      	mov	r1, r9
 800482c:	f7fc fbca 	bl	8000fc4 <__aeabi_uldivmod>
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	4613      	mov	r3, r2
 8004836:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004838:	e007      	b.n	800484a <HAL_RCC_GetSysClockFreq+0x17e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 800483a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800483c:	4a13      	ldr	r2, [pc, #76]	; (800488c <HAL_RCC_GetSysClockFreq+0x1c0>)
 800483e:	fb02 f203 	mul.w	r2, r2, r3
 8004842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004844:	fbb2 f3f3 	udiv	r3, r2, r3
 8004848:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 800484a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800484e:	461a      	mov	r2, r3
 8004850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004852:	4293      	cmp	r3, r2
 8004854:	d108      	bne.n	8004868 <HAL_RCC_GetSysClockFreq+0x19c>
        {
          pllclk = pllclk / 2;
 8004856:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004858:	085b      	lsrs	r3, r3, #1
 800485a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800485c:	e004      	b.n	8004868 <HAL_RCC_GetSysClockFreq+0x19c>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800485e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004860:	4a0b      	ldr	r2, [pc, #44]	; (8004890 <HAL_RCC_GetSysClockFreq+0x1c4>)
 8004862:	fb02 f303 	mul.w	r3, r2, r3
 8004866:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 8004868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800486a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800486c:	e002      	b.n	8004874 <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800486e:	4b09      	ldr	r3, [pc, #36]	; (8004894 <HAL_RCC_GetSysClockFreq+0x1c8>)
 8004870:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004872:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004876:	4618      	mov	r0, r3
 8004878:	3744      	adds	r7, #68	; 0x44
 800487a:	46bd      	mov	sp, r7
 800487c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004880:	0800b7b4 	.word	0x0800b7b4
 8004884:	0800b7c4 	.word	0x0800b7c4
 8004888:	40021000 	.word	0x40021000
 800488c:	00f42400 	.word	0x00f42400
 8004890:	003d0900 	.word	0x003d0900
 8004894:	007a1200 	.word	0x007a1200

08004898 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004898:	b480      	push	{r7}
 800489a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800489c:	4b02      	ldr	r3, [pc, #8]	; (80048a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800489e:	681b      	ldr	r3, [r3, #0]
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bc80      	pop	{r7}
 80048a6:	4770      	bx	lr
 80048a8:	20000000 	.word	0x20000000

080048ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80048b0:	f7ff fff2 	bl	8004898 <HAL_RCC_GetHCLKFreq>
 80048b4:	4602      	mov	r2, r0
 80048b6:	4b05      	ldr	r3, [pc, #20]	; (80048cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	0a1b      	lsrs	r3, r3, #8
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	4903      	ldr	r1, [pc, #12]	; (80048d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048c2:	5ccb      	ldrb	r3, [r1, r3]
 80048c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40021000 	.word	0x40021000
 80048d0:	0800b7f0 	.word	0x0800b7f0

080048d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048d8:	f7ff ffde 	bl	8004898 <HAL_RCC_GetHCLKFreq>
 80048dc:	4602      	mov	r2, r0
 80048de:	4b05      	ldr	r3, [pc, #20]	; (80048f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	0adb      	lsrs	r3, r3, #11
 80048e4:	f003 0307 	and.w	r3, r3, #7
 80048e8:	4903      	ldr	r1, [pc, #12]	; (80048f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048ea:	5ccb      	ldrb	r3, [r1, r3]
 80048ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	40021000 	.word	0x40021000
 80048f8:	0800b7f0 	.word	0x0800b7f0

080048fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b085      	sub	sp, #20
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004904:	4b0a      	ldr	r3, [pc, #40]	; (8004930 <RCC_Delay+0x34>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a0a      	ldr	r2, [pc, #40]	; (8004934 <RCC_Delay+0x38>)
 800490a:	fba2 2303 	umull	r2, r3, r2, r3
 800490e:	0a5b      	lsrs	r3, r3, #9
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	fb02 f303 	mul.w	r3, r2, r3
 8004916:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004918:	bf00      	nop
  }
  while (Delay --);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	1e5a      	subs	r2, r3, #1
 800491e:	60fa      	str	r2, [r7, #12]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d1f9      	bne.n	8004918 <RCC_Delay+0x1c>
}
 8004924:	bf00      	nop
 8004926:	bf00      	nop
 8004928:	3714      	adds	r7, #20
 800492a:	46bd      	mov	sp, r7
 800492c:	bc80      	pop	{r7}
 800492e:	4770      	bx	lr
 8004930:	20000000 	.word	0x20000000
 8004934:	10624dd3 	.word	0x10624dd3

08004938 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b088      	sub	sp, #32
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004940:	2300      	movs	r3, #0
 8004942:	617b      	str	r3, [r7, #20]
 8004944:	2300      	movs	r3, #0
 8004946:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8004948:	2300      	movs	r3, #0
 800494a:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 0301 	and.w	r3, r3, #1
 8004954:	2b00      	cmp	r3, #0
 8004956:	d07d      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 8004958:	2300      	movs	r3, #0
 800495a:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800495c:	4b8b      	ldr	r3, [pc, #556]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800495e:	69db      	ldr	r3, [r3, #28]
 8004960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d10d      	bne.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004968:	4b88      	ldr	r3, [pc, #544]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800496a:	69db      	ldr	r3, [r3, #28]
 800496c:	4a87      	ldr	r2, [pc, #540]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800496e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004972:	61d3      	str	r3, [r2, #28]
 8004974:	4b85      	ldr	r3, [pc, #532]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004976:	69db      	ldr	r3, [r3, #28]
 8004978:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800497c:	60fb      	str	r3, [r7, #12]
 800497e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004980:	2301      	movs	r3, #1
 8004982:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004984:	4b82      	ldr	r3, [pc, #520]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800498c:	2b00      	cmp	r3, #0
 800498e:	d118      	bne.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004990:	4b7f      	ldr	r3, [pc, #508]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a7e      	ldr	r2, [pc, #504]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004996:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800499a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800499c:	f7fe fa28 	bl	8002df0 <HAL_GetTick>
 80049a0:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049a2:	e008      	b.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049a4:	f7fe fa24 	bl	8002df0 <HAL_GetTick>
 80049a8:	4602      	mov	r2, r0
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	1ad3      	subs	r3, r2, r3
 80049ae:	2b64      	cmp	r3, #100	; 0x64
 80049b0:	d901      	bls.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e0e5      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049b6:	4b76      	ldr	r3, [pc, #472]	; (8004b90 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d0f0      	beq.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80049c2:	4b72      	ldr	r3, [pc, #456]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049ca:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d02e      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049da:	693a      	ldr	r2, [r7, #16]
 80049dc:	429a      	cmp	r2, r3
 80049de:	d027      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80049e0:	4b6a      	ldr	r3, [pc, #424]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049e8:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80049ea:	4b6a      	ldr	r3, [pc, #424]	; (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80049ec:	2201      	movs	r2, #1
 80049ee:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80049f0:	4b68      	ldr	r3, [pc, #416]	; (8004b94 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80049f2:	2200      	movs	r2, #0
 80049f4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80049f6:	4a65      	ldr	r2, [pc, #404]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80049f8:	693b      	ldr	r3, [r7, #16]
 80049fa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	f003 0301 	and.w	r3, r3, #1
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d014      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a06:	f7fe f9f3 	bl	8002df0 <HAL_GetTick>
 8004a0a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a0c:	e00a      	b.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a0e:	f7fe f9ef 	bl	8002df0 <HAL_GetTick>
 8004a12:	4602      	mov	r2, r0
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d901      	bls.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8004a20:	2303      	movs	r3, #3
 8004a22:	e0ae      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a24:	4b59      	ldr	r3, [pc, #356]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a26:	6a1b      	ldr	r3, [r3, #32]
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d0ee      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a30:	4b56      	ldr	r3, [pc, #344]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a32:	6a1b      	ldr	r3, [r3, #32]
 8004a34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	4953      	ldr	r1, [pc, #332]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004a42:	7efb      	ldrb	r3, [r7, #27]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d105      	bne.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a48:	4b50      	ldr	r3, [pc, #320]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a4a:	69db      	ldr	r3, [r3, #28]
 8004a4c:	4a4f      	ldr	r2, [pc, #316]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004a52:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0302 	and.w	r3, r3, #2
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d008      	beq.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a60:	4b4a      	ldr	r3, [pc, #296]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	4947      	ldr	r1, [pc, #284]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0304 	and.w	r3, r3, #4
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d008      	beq.n	8004a90 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004a7e:	4b43      	ldr	r3, [pc, #268]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a82:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	4940      	ldr	r1, [pc, #256]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0308 	and.w	r3, r3, #8
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d008      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8004a9c:	4b3b      	ldr	r3, [pc, #236]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	691b      	ldr	r3, [r3, #16]
 8004aa8:	4938      	ldr	r1, [pc, #224]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8004aae:	4b37      	ldr	r3, [pc, #220]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d105      	bne.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8004aba:	4b34      	ldr	r3, [pc, #208]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004abe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d148      	bne.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8004ad0:	4b2e      	ldr	r3, [pc, #184]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d138      	bne.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8004adc:	4b2b      	ldr	r3, [pc, #172]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d009      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8004ae8:	4b28      	ldr	r3, [pc, #160]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d001      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e042      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8004afc:	4b23      	ldr	r3, [pc, #140]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	4920      	ldr	r1, [pc, #128]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8004b0e:	4b1f      	ldr	r3, [pc, #124]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b12:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	491c      	ldr	r1, [pc, #112]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8004b20:	4b1d      	ldr	r3, [pc, #116]	; (8004b98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004b22:	2201      	movs	r2, #1
 8004b24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b26:	f7fe f963 	bl	8002df0 <HAL_GetTick>
 8004b2a:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b2c:	e008      	b.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004b2e:	f7fe f95f 	bl	8002df0 <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	2b64      	cmp	r3, #100	; 0x64
 8004b3a:	d901      	bls.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e020      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004b40:	4b12      	ldr	r3, [pc, #72]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d0f0      	beq.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8004b4c:	e009      	b.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8004b4e:	4b0f      	ldr	r3, [pc, #60]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b52:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d001      	beq.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e00f      	b.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0310 	and.w	r3, r3, #16
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d008      	beq.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b6e:	4b07      	ldr	r3, [pc, #28]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	69db      	ldr	r3, [r3, #28]
 8004b7a:	4904      	ldr	r1, [pc, #16]	; (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3720      	adds	r7, #32
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	40021000 	.word	0x40021000
 8004b90:	40007000 	.word	0x40007000
 8004b94:	42420440 	.word	0x42420440
 8004b98:	42420070 	.word	0x42420070

08004b9c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b082      	sub	sp, #8
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d101      	bne.n	8004bae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e076      	b.n	8004c9c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d108      	bne.n	8004bc8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bbe:	d009      	beq.n	8004bd4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	61da      	str	r2, [r3, #28]
 8004bc6:	e005      	b.n	8004bd4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d106      	bne.n	8004bf4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7fd fbca 	bl	8002388 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2202      	movs	r2, #2
 8004bf8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c0a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004c1c:	431a      	orrs	r2, r3
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c26:	431a      	orrs	r2, r3
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	f003 0302 	and.w	r3, r3, #2
 8004c30:	431a      	orrs	r2, r3
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	f003 0301 	and.w	r3, r3, #1
 8004c3a:	431a      	orrs	r2, r3
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c44:	431a      	orrs	r2, r3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	69db      	ldr	r3, [r3, #28]
 8004c4a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c4e:	431a      	orrs	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a1b      	ldr	r3, [r3, #32]
 8004c54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c58:	ea42 0103 	orr.w	r1, r2, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c60:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	699b      	ldr	r3, [r3, #24]
 8004c70:	0c1a      	lsrs	r2, r3, #16
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f002 0204 	and.w	r2, r2, #4
 8004c7a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	69da      	ldr	r2, [r3, #28]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c8a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3708      	adds	r7, #8
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b088      	sub	sp, #32
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	603b      	str	r3, [r7, #0]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d101      	bne.n	8004cc6 <HAL_SPI_Transmit+0x22>
 8004cc2:	2302      	movs	r3, #2
 8004cc4:	e126      	b.n	8004f14 <HAL_SPI_Transmit+0x270>
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2201      	movs	r2, #1
 8004cca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004cce:	f7fe f88f 	bl	8002df0 <HAL_GetTick>
 8004cd2:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004cd4:	88fb      	ldrh	r3, [r7, #6]
 8004cd6:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d002      	beq.n	8004cea <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004ce4:	2302      	movs	r3, #2
 8004ce6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ce8:	e10b      	b.n	8004f02 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d002      	beq.n	8004cf6 <HAL_SPI_Transmit+0x52>
 8004cf0:	88fb      	ldrh	r3, [r7, #6]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d102      	bne.n	8004cfc <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004cfa:	e102      	b.n	8004f02 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2203      	movs	r2, #3
 8004d00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	68ba      	ldr	r2, [r7, #8]
 8004d0e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	88fa      	ldrh	r2, [r7, #6]
 8004d14:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	88fa      	ldrh	r2, [r7, #6]
 8004d1a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2200      	movs	r2, #0
 8004d32:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d42:	d10f      	bne.n	8004d64 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d52:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d62:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d6e:	2b40      	cmp	r3, #64	; 0x40
 8004d70:	d007      	beq.n	8004d82 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d80:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	68db      	ldr	r3, [r3, #12]
 8004d86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d8a:	d14b      	bne.n	8004e24 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d002      	beq.n	8004d9a <HAL_SPI_Transmit+0xf6>
 8004d94:	8afb      	ldrh	r3, [r7, #22]
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d13e      	bne.n	8004e18 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d9e:	881a      	ldrh	r2, [r3, #0]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004daa:	1c9a      	adds	r2, r3, #2
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	3b01      	subs	r3, #1
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004dbe:	e02b      	b.n	8004e18 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f003 0302 	and.w	r3, r3, #2
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d112      	bne.n	8004df4 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dd2:	881a      	ldrh	r2, [r3, #0]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dde:	1c9a      	adds	r2, r3, #2
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	3b01      	subs	r3, #1
 8004dec:	b29a      	uxth	r2, r3
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	86da      	strh	r2, [r3, #54]	; 0x36
 8004df2:	e011      	b.n	8004e18 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004df4:	f7fd fffc 	bl	8002df0 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	683a      	ldr	r2, [r7, #0]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d803      	bhi.n	8004e0c <HAL_SPI_Transmit+0x168>
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e0a:	d102      	bne.n	8004e12 <HAL_SPI_Transmit+0x16e>
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d102      	bne.n	8004e18 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004e16:	e074      	b.n	8004f02 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d1ce      	bne.n	8004dc0 <HAL_SPI_Transmit+0x11c>
 8004e22:	e04c      	b.n	8004ebe <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d002      	beq.n	8004e32 <HAL_SPI_Transmit+0x18e>
 8004e2c:	8afb      	ldrh	r3, [r7, #22]
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d140      	bne.n	8004eb4 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	330c      	adds	r3, #12
 8004e3c:	7812      	ldrb	r2, [r2, #0]
 8004e3e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e44:	1c5a      	adds	r2, r3, #1
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e4e:	b29b      	uxth	r3, r3
 8004e50:	3b01      	subs	r3, #1
 8004e52:	b29a      	uxth	r2, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004e58:	e02c      	b.n	8004eb4 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	f003 0302 	and.w	r3, r3, #2
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d113      	bne.n	8004e90 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	330c      	adds	r3, #12
 8004e72:	7812      	ldrb	r2, [r2, #0]
 8004e74:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7a:	1c5a      	adds	r2, r3, #1
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	3b01      	subs	r3, #1
 8004e88:	b29a      	uxth	r2, r3
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	86da      	strh	r2, [r3, #54]	; 0x36
 8004e8e:	e011      	b.n	8004eb4 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e90:	f7fd ffae 	bl	8002df0 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	69bb      	ldr	r3, [r7, #24]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	683a      	ldr	r2, [r7, #0]
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d803      	bhi.n	8004ea8 <HAL_SPI_Transmit+0x204>
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea6:	d102      	bne.n	8004eae <HAL_SPI_Transmit+0x20a>
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d102      	bne.n	8004eb4 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004eb2:	e026      	b.n	8004f02 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1cd      	bne.n	8004e5a <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	6839      	ldr	r1, [r7, #0]
 8004ec2:	68f8      	ldr	r0, [r7, #12]
 8004ec4:	f000 fa54 	bl	8005370 <SPI_EndRxTxTransaction>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d002      	beq.n	8004ed4 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2220      	movs	r2, #32
 8004ed2:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d10a      	bne.n	8004ef2 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004edc:	2300      	movs	r3, #0
 8004ede:	613b      	str	r3, [r7, #16]
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	613b      	str	r3, [r7, #16]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	613b      	str	r3, [r7, #16]
 8004ef0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d002      	beq.n	8004f00 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	77fb      	strb	r3, [r7, #31]
 8004efe:	e000      	b.n	8004f02 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004f00:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2201      	movs	r2, #1
 8004f06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004f12:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3720      	adds	r7, #32
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b08c      	sub	sp, #48	; 0x30
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	60b9      	str	r1, [r7, #8]
 8004f26:	607a      	str	r2, [r7, #4]
 8004f28:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d101      	bne.n	8004f42 <HAL_SPI_TransmitReceive+0x26>
 8004f3e:	2302      	movs	r3, #2
 8004f40:	e18a      	b.n	8005258 <HAL_SPI_TransmitReceive+0x33c>
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2201      	movs	r2, #1
 8004f46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f4a:	f7fd ff51 	bl	8002df0 <HAL_GetTick>
 8004f4e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004f60:	887b      	ldrh	r3, [r7, #2]
 8004f62:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004f64:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d00f      	beq.n	8004f8c <HAL_SPI_TransmitReceive+0x70>
 8004f6c:	69fb      	ldr	r3, [r7, #28]
 8004f6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f72:	d107      	bne.n	8004f84 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d103      	bne.n	8004f84 <HAL_SPI_TransmitReceive+0x68>
 8004f7c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f80:	2b04      	cmp	r3, #4
 8004f82:	d003      	beq.n	8004f8c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004f84:	2302      	movs	r3, #2
 8004f86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f8a:	e15b      	b.n	8005244 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d005      	beq.n	8004f9e <HAL_SPI_TransmitReceive+0x82>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d002      	beq.n	8004f9e <HAL_SPI_TransmitReceive+0x82>
 8004f98:	887b      	ldrh	r3, [r7, #2]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d103      	bne.n	8004fa6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004fa4:	e14e      	b.n	8005244 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b04      	cmp	r3, #4
 8004fb0:	d003      	beq.n	8004fba <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2205      	movs	r2, #5
 8004fb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	687a      	ldr	r2, [r7, #4]
 8004fc4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	887a      	ldrh	r2, [r7, #2]
 8004fca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	887a      	ldrh	r2, [r7, #2]
 8004fd0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	887a      	ldrh	r2, [r7, #2]
 8004fdc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	887a      	ldrh	r2, [r7, #2]
 8004fe2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ffa:	2b40      	cmp	r3, #64	; 0x40
 8004ffc:	d007      	beq.n	800500e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800500c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005016:	d178      	bne.n	800510a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d002      	beq.n	8005026 <HAL_SPI_TransmitReceive+0x10a>
 8005020:	8b7b      	ldrh	r3, [r7, #26]
 8005022:	2b01      	cmp	r3, #1
 8005024:	d166      	bne.n	80050f4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800502a:	881a      	ldrh	r2, [r3, #0]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005036:	1c9a      	adds	r2, r3, #2
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005040:	b29b      	uxth	r3, r3
 8005042:	3b01      	subs	r3, #1
 8005044:	b29a      	uxth	r2, r3
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800504a:	e053      	b.n	80050f4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	f003 0302 	and.w	r3, r3, #2
 8005056:	2b02      	cmp	r3, #2
 8005058:	d11b      	bne.n	8005092 <HAL_SPI_TransmitReceive+0x176>
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800505e:	b29b      	uxth	r3, r3
 8005060:	2b00      	cmp	r3, #0
 8005062:	d016      	beq.n	8005092 <HAL_SPI_TransmitReceive+0x176>
 8005064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005066:	2b01      	cmp	r3, #1
 8005068:	d113      	bne.n	8005092 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506e:	881a      	ldrh	r2, [r3, #0]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800507a:	1c9a      	adds	r2, r3, #2
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005084:	b29b      	uxth	r3, r3
 8005086:	3b01      	subs	r3, #1
 8005088:	b29a      	uxth	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800508e:	2300      	movs	r3, #0
 8005090:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	f003 0301 	and.w	r3, r3, #1
 800509c:	2b01      	cmp	r3, #1
 800509e:	d119      	bne.n	80050d4 <HAL_SPI_TransmitReceive+0x1b8>
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d014      	beq.n	80050d4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	68da      	ldr	r2, [r3, #12]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b4:	b292      	uxth	r2, r2
 80050b6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050bc:	1c9a      	adds	r2, r3, #2
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	3b01      	subs	r3, #1
 80050ca:	b29a      	uxth	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050d0:	2301      	movs	r3, #1
 80050d2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80050d4:	f7fd fe8c 	bl	8002df0 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d807      	bhi.n	80050f4 <HAL_SPI_TransmitReceive+0x1d8>
 80050e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ea:	d003      	beq.n	80050f4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80050ec:	2303      	movs	r3, #3
 80050ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80050f2:	e0a7      	b.n	8005244 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d1a6      	bne.n	800504c <HAL_SPI_TransmitReceive+0x130>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005102:	b29b      	uxth	r3, r3
 8005104:	2b00      	cmp	r3, #0
 8005106:	d1a1      	bne.n	800504c <HAL_SPI_TransmitReceive+0x130>
 8005108:	e07c      	b.n	8005204 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d002      	beq.n	8005118 <HAL_SPI_TransmitReceive+0x1fc>
 8005112:	8b7b      	ldrh	r3, [r7, #26]
 8005114:	2b01      	cmp	r3, #1
 8005116:	d16b      	bne.n	80051f0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	330c      	adds	r3, #12
 8005122:	7812      	ldrb	r2, [r2, #0]
 8005124:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800512a:	1c5a      	adds	r2, r3, #1
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005134:	b29b      	uxth	r3, r3
 8005136:	3b01      	subs	r3, #1
 8005138:	b29a      	uxth	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800513e:	e057      	b.n	80051f0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	f003 0302 	and.w	r3, r3, #2
 800514a:	2b02      	cmp	r3, #2
 800514c:	d11c      	bne.n	8005188 <HAL_SPI_TransmitReceive+0x26c>
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005152:	b29b      	uxth	r3, r3
 8005154:	2b00      	cmp	r3, #0
 8005156:	d017      	beq.n	8005188 <HAL_SPI_TransmitReceive+0x26c>
 8005158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800515a:	2b01      	cmp	r3, #1
 800515c:	d114      	bne.n	8005188 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	330c      	adds	r3, #12
 8005168:	7812      	ldrb	r2, [r2, #0]
 800516a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005170:	1c5a      	adds	r2, r3, #1
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800517a:	b29b      	uxth	r3, r3
 800517c:	3b01      	subs	r3, #1
 800517e:	b29a      	uxth	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005184:	2300      	movs	r3, #0
 8005186:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f003 0301 	and.w	r3, r3, #1
 8005192:	2b01      	cmp	r3, #1
 8005194:	d119      	bne.n	80051ca <HAL_SPI_TransmitReceive+0x2ae>
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800519a:	b29b      	uxth	r3, r3
 800519c:	2b00      	cmp	r3, #0
 800519e:	d014      	beq.n	80051ca <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68da      	ldr	r2, [r3, #12]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051aa:	b2d2      	uxtb	r2, r2
 80051ac:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b2:	1c5a      	adds	r2, r3, #1
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051bc:	b29b      	uxth	r3, r3
 80051be:	3b01      	subs	r3, #1
 80051c0:	b29a      	uxth	r2, r3
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051c6:	2301      	movs	r3, #1
 80051c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80051ca:	f7fd fe11 	bl	8002df0 <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d803      	bhi.n	80051e2 <HAL_SPI_TransmitReceive+0x2c6>
 80051da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e0:	d102      	bne.n	80051e8 <HAL_SPI_TransmitReceive+0x2cc>
 80051e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d103      	bne.n	80051f0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80051e8:	2303      	movs	r3, #3
 80051ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80051ee:	e029      	b.n	8005244 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d1a2      	bne.n	8005140 <HAL_SPI_TransmitReceive+0x224>
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051fe:	b29b      	uxth	r3, r3
 8005200:	2b00      	cmp	r3, #0
 8005202:	d19d      	bne.n	8005140 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005206:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f000 f8b1 	bl	8005370 <SPI_EndRxTxTransaction>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d006      	beq.n	8005222 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2220      	movs	r2, #32
 800521e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005220:	e010      	b.n	8005244 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10b      	bne.n	8005242 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800522a:	2300      	movs	r3, #0
 800522c:	617b      	str	r3, [r7, #20]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	617b      	str	r3, [r7, #20]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	617b      	str	r3, [r7, #20]
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	e000      	b.n	8005244 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005242:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2200      	movs	r2, #0
 8005250:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005254:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005258:	4618      	mov	r0, r3
 800525a:	3730      	adds	r7, #48	; 0x30
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b088      	sub	sp, #32
 8005264:	af00      	add	r7, sp, #0
 8005266:	60f8      	str	r0, [r7, #12]
 8005268:	60b9      	str	r1, [r7, #8]
 800526a:	603b      	str	r3, [r7, #0]
 800526c:	4613      	mov	r3, r2
 800526e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005270:	f7fd fdbe 	bl	8002df0 <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005278:	1a9b      	subs	r3, r3, r2
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	4413      	add	r3, r2
 800527e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005280:	f7fd fdb6 	bl	8002df0 <HAL_GetTick>
 8005284:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005286:	4b39      	ldr	r3, [pc, #228]	; (800536c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	015b      	lsls	r3, r3, #5
 800528c:	0d1b      	lsrs	r3, r3, #20
 800528e:	69fa      	ldr	r2, [r7, #28]
 8005290:	fb02 f303 	mul.w	r3, r2, r3
 8005294:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005296:	e054      	b.n	8005342 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800529e:	d050      	beq.n	8005342 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052a0:	f7fd fda6 	bl	8002df0 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	69bb      	ldr	r3, [r7, #24]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	69fa      	ldr	r2, [r7, #28]
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d902      	bls.n	80052b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d13d      	bne.n	8005332 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	685a      	ldr	r2, [r3, #4]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80052c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052ce:	d111      	bne.n	80052f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052d8:	d004      	beq.n	80052e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052e2:	d107      	bne.n	80052f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052fc:	d10f      	bne.n	800531e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800530c:	601a      	str	r2, [r3, #0]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681a      	ldr	r2, [r3, #0]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800531c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2201      	movs	r2, #1
 8005322:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e017      	b.n	8005362 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d101      	bne.n	800533c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005338:	2300      	movs	r3, #0
 800533a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	3b01      	subs	r3, #1
 8005340:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	689a      	ldr	r2, [r3, #8]
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	4013      	ands	r3, r2
 800534c:	68ba      	ldr	r2, [r7, #8]
 800534e:	429a      	cmp	r2, r3
 8005350:	bf0c      	ite	eq
 8005352:	2301      	moveq	r3, #1
 8005354:	2300      	movne	r3, #0
 8005356:	b2db      	uxtb	r3, r3
 8005358:	461a      	mov	r2, r3
 800535a:	79fb      	ldrb	r3, [r7, #7]
 800535c:	429a      	cmp	r2, r3
 800535e:	d19b      	bne.n	8005298 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3720      	adds	r7, #32
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	20000000 	.word	0x20000000

08005370 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af02      	add	r7, sp, #8
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	9300      	str	r3, [sp, #0]
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	2200      	movs	r2, #0
 8005384:	2180      	movs	r1, #128	; 0x80
 8005386:	68f8      	ldr	r0, [r7, #12]
 8005388:	f7ff ff6a 	bl	8005260 <SPI_WaitFlagStateUntilTimeout>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d007      	beq.n	80053a2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005396:	f043 0220 	orr.w	r2, r3, #32
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800539e:	2303      	movs	r3, #3
 80053a0:	e000      	b.n	80053a4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3710      	adds	r7, #16
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}

080053ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d101      	bne.n	80053be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e041      	b.n	8005442 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053c4:	b2db      	uxtb	r3, r3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d106      	bne.n	80053d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f7fd f822 	bl	800241c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2202      	movs	r2, #2
 80053dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	3304      	adds	r3, #4
 80053e8:	4619      	mov	r1, r3
 80053ea:	4610      	mov	r0, r2
 80053ec:	f000 f9b4 	bl	8005758 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3708      	adds	r7, #8
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
	...

0800544c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800544c:	b480      	push	{r7}
 800544e:	b085      	sub	sp, #20
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800545a:	b2db      	uxtb	r3, r3
 800545c:	2b01      	cmp	r3, #1
 800545e:	d001      	beq.n	8005464 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	e03f      	b.n	80054e4 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2202      	movs	r2, #2
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	68da      	ldr	r2, [r3, #12]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f042 0201 	orr.w	r2, r2, #1
 800547a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a1b      	ldr	r2, [pc, #108]	; (80054f0 <HAL_TIM_Base_Start_IT+0xa4>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d013      	beq.n	80054ae <HAL_TIM_Base_Start_IT+0x62>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800548e:	d00e      	beq.n	80054ae <HAL_TIM_Base_Start_IT+0x62>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a17      	ldr	r2, [pc, #92]	; (80054f4 <HAL_TIM_Base_Start_IT+0xa8>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d009      	beq.n	80054ae <HAL_TIM_Base_Start_IT+0x62>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a16      	ldr	r2, [pc, #88]	; (80054f8 <HAL_TIM_Base_Start_IT+0xac>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d004      	beq.n	80054ae <HAL_TIM_Base_Start_IT+0x62>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a14      	ldr	r2, [pc, #80]	; (80054fc <HAL_TIM_Base_Start_IT+0xb0>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d111      	bne.n	80054d2 <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f003 0307 	and.w	r3, r3, #7
 80054b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2b06      	cmp	r3, #6
 80054be:	d010      	beq.n	80054e2 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f042 0201 	orr.w	r2, r2, #1
 80054ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054d0:	e007      	b.n	80054e2 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f042 0201 	orr.w	r2, r2, #1
 80054e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3714      	adds	r7, #20
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bc80      	pop	{r7}
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	40012c00 	.word	0x40012c00
 80054f4:	40000400 	.word	0x40000400
 80054f8:	40000800 	.word	0x40000800
 80054fc:	40000c00 	.word	0x40000c00

08005500 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b082      	sub	sp, #8
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	f003 0302 	and.w	r3, r3, #2
 8005512:	2b02      	cmp	r3, #2
 8005514:	d122      	bne.n	800555c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	f003 0302 	and.w	r3, r3, #2
 8005520:	2b02      	cmp	r3, #2
 8005522:	d11b      	bne.n	800555c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f06f 0202 	mvn.w	r2, #2
 800552c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2201      	movs	r2, #1
 8005532:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	699b      	ldr	r3, [r3, #24]
 800553a:	f003 0303 	and.w	r3, r3, #3
 800553e:	2b00      	cmp	r3, #0
 8005540:	d003      	beq.n	800554a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 f8ed 	bl	8005722 <HAL_TIM_IC_CaptureCallback>
 8005548:	e005      	b.n	8005556 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f000 f8e0 	bl	8005710 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 f8ef 	bl	8005734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	f003 0304 	and.w	r3, r3, #4
 8005566:	2b04      	cmp	r3, #4
 8005568:	d122      	bne.n	80055b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	f003 0304 	and.w	r3, r3, #4
 8005574:	2b04      	cmp	r3, #4
 8005576:	d11b      	bne.n	80055b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f06f 0204 	mvn.w	r2, #4
 8005580:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2202      	movs	r2, #2
 8005586:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	699b      	ldr	r3, [r3, #24]
 800558e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005592:	2b00      	cmp	r3, #0
 8005594:	d003      	beq.n	800559e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 f8c3 	bl	8005722 <HAL_TIM_IC_CaptureCallback>
 800559c:	e005      	b.n	80055aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f000 f8b6 	bl	8005710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f000 f8c5 	bl	8005734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	691b      	ldr	r3, [r3, #16]
 80055b6:	f003 0308 	and.w	r3, r3, #8
 80055ba:	2b08      	cmp	r3, #8
 80055bc:	d122      	bne.n	8005604 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	f003 0308 	and.w	r3, r3, #8
 80055c8:	2b08      	cmp	r3, #8
 80055ca:	d11b      	bne.n	8005604 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f06f 0208 	mvn.w	r2, #8
 80055d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2204      	movs	r2, #4
 80055da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	69db      	ldr	r3, [r3, #28]
 80055e2:	f003 0303 	and.w	r3, r3, #3
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d003      	beq.n	80055f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 f899 	bl	8005722 <HAL_TIM_IC_CaptureCallback>
 80055f0:	e005      	b.n	80055fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f000 f88c 	bl	8005710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f000 f89b 	bl	8005734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2200      	movs	r2, #0
 8005602:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	f003 0310 	and.w	r3, r3, #16
 800560e:	2b10      	cmp	r3, #16
 8005610:	d122      	bne.n	8005658 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68db      	ldr	r3, [r3, #12]
 8005618:	f003 0310 	and.w	r3, r3, #16
 800561c:	2b10      	cmp	r3, #16
 800561e:	d11b      	bne.n	8005658 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f06f 0210 	mvn.w	r2, #16
 8005628:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2208      	movs	r2, #8
 800562e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	69db      	ldr	r3, [r3, #28]
 8005636:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800563a:	2b00      	cmp	r3, #0
 800563c:	d003      	beq.n	8005646 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 f86f 	bl	8005722 <HAL_TIM_IC_CaptureCallback>
 8005644:	e005      	b.n	8005652 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f000 f862 	bl	8005710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f000 f871 	bl	8005734 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	691b      	ldr	r3, [r3, #16]
 800565e:	f003 0301 	and.w	r3, r3, #1
 8005662:	2b01      	cmp	r3, #1
 8005664:	d10e      	bne.n	8005684 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	f003 0301 	and.w	r3, r3, #1
 8005670:	2b01      	cmp	r3, #1
 8005672:	d107      	bne.n	8005684 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f06f 0201 	mvn.w	r2, #1
 800567c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f7fc fbea 	bl	8001e58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	691b      	ldr	r3, [r3, #16]
 800568a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800568e:	2b80      	cmp	r3, #128	; 0x80
 8005690:	d10e      	bne.n	80056b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800569c:	2b80      	cmp	r3, #128	; 0x80
 800569e:	d107      	bne.n	80056b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80056a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 f92f 	bl	800590e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ba:	2b40      	cmp	r3, #64	; 0x40
 80056bc:	d10e      	bne.n	80056dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056c8:	2b40      	cmp	r3, #64	; 0x40
 80056ca:	d107      	bne.n	80056dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80056d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f835 	bl	8005746 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	f003 0320 	and.w	r3, r3, #32
 80056e6:	2b20      	cmp	r3, #32
 80056e8:	d10e      	bne.n	8005708 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	f003 0320 	and.w	r3, r3, #32
 80056f4:	2b20      	cmp	r3, #32
 80056f6:	d107      	bne.n	8005708 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f06f 0220 	mvn.w	r2, #32
 8005700:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 f8fa 	bl	80058fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005708:	bf00      	nop
 800570a:	3708      	adds	r7, #8
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}

08005710 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	bc80      	pop	{r7}
 8005720:	4770      	bx	lr

08005722 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005722:	b480      	push	{r7}
 8005724:	b083      	sub	sp, #12
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800572a:	bf00      	nop
 800572c:	370c      	adds	r7, #12
 800572e:	46bd      	mov	sp, r7
 8005730:	bc80      	pop	{r7}
 8005732:	4770      	bx	lr

08005734 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	bc80      	pop	{r7}
 8005744:	4770      	bx	lr

08005746 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005746:	b480      	push	{r7}
 8005748:	b083      	sub	sp, #12
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800574e:	bf00      	nop
 8005750:	370c      	adds	r7, #12
 8005752:	46bd      	mov	sp, r7
 8005754:	bc80      	pop	{r7}
 8005756:	4770      	bx	lr

08005758 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a2d      	ldr	r2, [pc, #180]	; (8005820 <TIM_Base_SetConfig+0xc8>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d00f      	beq.n	8005790 <TIM_Base_SetConfig+0x38>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005776:	d00b      	beq.n	8005790 <TIM_Base_SetConfig+0x38>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	4a2a      	ldr	r2, [pc, #168]	; (8005824 <TIM_Base_SetConfig+0xcc>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d007      	beq.n	8005790 <TIM_Base_SetConfig+0x38>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	4a29      	ldr	r2, [pc, #164]	; (8005828 <TIM_Base_SetConfig+0xd0>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d003      	beq.n	8005790 <TIM_Base_SetConfig+0x38>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	4a28      	ldr	r2, [pc, #160]	; (800582c <TIM_Base_SetConfig+0xd4>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d108      	bne.n	80057a2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005796:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	4313      	orrs	r3, r2
 80057a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a1e      	ldr	r2, [pc, #120]	; (8005820 <TIM_Base_SetConfig+0xc8>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d00f      	beq.n	80057ca <TIM_Base_SetConfig+0x72>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057b0:	d00b      	beq.n	80057ca <TIM_Base_SetConfig+0x72>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4a1b      	ldr	r2, [pc, #108]	; (8005824 <TIM_Base_SetConfig+0xcc>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d007      	beq.n	80057ca <TIM_Base_SetConfig+0x72>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4a1a      	ldr	r2, [pc, #104]	; (8005828 <TIM_Base_SetConfig+0xd0>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d003      	beq.n	80057ca <TIM_Base_SetConfig+0x72>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a19      	ldr	r2, [pc, #100]	; (800582c <TIM_Base_SetConfig+0xd4>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d108      	bne.n	80057dc <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	4313      	orrs	r3, r2
 80057da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	695b      	ldr	r3, [r3, #20]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	68fa      	ldr	r2, [r7, #12]
 80057ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	689a      	ldr	r2, [r3, #8]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a07      	ldr	r2, [pc, #28]	; (8005820 <TIM_Base_SetConfig+0xc8>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d103      	bne.n	8005810 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	691a      	ldr	r2, [r3, #16]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	615a      	str	r2, [r3, #20]
}
 8005816:	bf00      	nop
 8005818:	3714      	adds	r7, #20
 800581a:	46bd      	mov	sp, r7
 800581c:	bc80      	pop	{r7}
 800581e:	4770      	bx	lr
 8005820:	40012c00 	.word	0x40012c00
 8005824:	40000400 	.word	0x40000400
 8005828:	40000800 	.word	0x40000800
 800582c:	40000c00 	.word	0x40000c00

08005830 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005830:	b480      	push	{r7}
 8005832:	b085      	sub	sp, #20
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005840:	2b01      	cmp	r3, #1
 8005842:	d101      	bne.n	8005848 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005844:	2302      	movs	r3, #2
 8005846:	e04b      	b.n	80058e0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2202      	movs	r2, #2
 8005854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800586e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68fa      	ldr	r2, [r7, #12]
 8005876:	4313      	orrs	r3, r2
 8005878:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a19      	ldr	r2, [pc, #100]	; (80058ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d013      	beq.n	80058b4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005894:	d00e      	beq.n	80058b4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a15      	ldr	r2, [pc, #84]	; (80058f0 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d009      	beq.n	80058b4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a13      	ldr	r2, [pc, #76]	; (80058f4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d004      	beq.n	80058b4 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a12      	ldr	r2, [pc, #72]	; (80058f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d10c      	bne.n	80058ce <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	68ba      	ldr	r2, [r7, #8]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2201      	movs	r2, #1
 80058d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058de:	2300      	movs	r3, #0
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3714      	adds	r7, #20
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bc80      	pop	{r7}
 80058e8:	4770      	bx	lr
 80058ea:	bf00      	nop
 80058ec:	40012c00 	.word	0x40012c00
 80058f0:	40000400 	.word	0x40000400
 80058f4:	40000800 	.word	0x40000800
 80058f8:	40000c00 	.word	0x40000c00

080058fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b083      	sub	sp, #12
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005904:	bf00      	nop
 8005906:	370c      	adds	r7, #12
 8005908:	46bd      	mov	sp, r7
 800590a:	bc80      	pop	{r7}
 800590c:	4770      	bx	lr

0800590e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800590e:	b480      	push	{r7}
 8005910:	b083      	sub	sp, #12
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005916:	bf00      	nop
 8005918:	370c      	adds	r7, #12
 800591a:	46bd      	mov	sp, r7
 800591c:	bc80      	pop	{r7}
 800591e:	4770      	bx	lr

08005920 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b082      	sub	sp, #8
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d101      	bne.n	8005932 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e03f      	b.n	80059b2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b00      	cmp	r3, #0
 800593c:	d106      	bne.n	800594c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f7fc fd8e 	bl	8002468 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2224      	movs	r2, #36	; 0x24
 8005950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68da      	ldr	r2, [r3, #12]
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005962:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f000 fc85 	bl	8006274 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	691a      	ldr	r2, [r3, #16]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005978:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	695a      	ldr	r2, [r3, #20]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005988:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68da      	ldr	r2, [r3, #12]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005998:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2220      	movs	r2, #32
 80059a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2220      	movs	r2, #32
 80059ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3708      	adds	r7, #8
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}

080059ba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059ba:	b580      	push	{r7, lr}
 80059bc:	b08a      	sub	sp, #40	; 0x28
 80059be:	af02      	add	r7, sp, #8
 80059c0:	60f8      	str	r0, [r7, #12]
 80059c2:	60b9      	str	r1, [r7, #8]
 80059c4:	603b      	str	r3, [r7, #0]
 80059c6:	4613      	mov	r3, r2
 80059c8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80059ca:	2300      	movs	r3, #0
 80059cc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b20      	cmp	r3, #32
 80059d8:	d17c      	bne.n	8005ad4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d002      	beq.n	80059e6 <HAL_UART_Transmit+0x2c>
 80059e0:	88fb      	ldrh	r3, [r7, #6]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d101      	bne.n	80059ea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	e075      	b.n	8005ad6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d101      	bne.n	80059f8 <HAL_UART_Transmit+0x3e>
 80059f4:	2302      	movs	r3, #2
 80059f6:	e06e      	b.n	8005ad6 <HAL_UART_Transmit+0x11c>
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2221      	movs	r2, #33	; 0x21
 8005a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a0e:	f7fd f9ef 	bl	8002df0 <HAL_GetTick>
 8005a12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	88fa      	ldrh	r2, [r7, #6]
 8005a18:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	88fa      	ldrh	r2, [r7, #6]
 8005a1e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a28:	d108      	bne.n	8005a3c <HAL_UART_Transmit+0x82>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d104      	bne.n	8005a3c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005a32:	2300      	movs	r3, #0
 8005a34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	61bb      	str	r3, [r7, #24]
 8005a3a:	e003      	b.n	8005a44 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a40:	2300      	movs	r3, #0
 8005a42:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005a4c:	e02a      	b.n	8005aa4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	9300      	str	r3, [sp, #0]
 8005a52:	697b      	ldr	r3, [r7, #20]
 8005a54:	2200      	movs	r2, #0
 8005a56:	2180      	movs	r1, #128	; 0x80
 8005a58:	68f8      	ldr	r0, [r7, #12]
 8005a5a:	f000 fa38 	bl	8005ece <UART_WaitOnFlagUntilTimeout>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d001      	beq.n	8005a68 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e036      	b.n	8005ad6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d10b      	bne.n	8005a86 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a6e:	69bb      	ldr	r3, [r7, #24]
 8005a70:	881b      	ldrh	r3, [r3, #0]
 8005a72:	461a      	mov	r2, r3
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	3302      	adds	r3, #2
 8005a82:	61bb      	str	r3, [r7, #24]
 8005a84:	e007      	b.n	8005a96 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	781a      	ldrb	r2, [r3, #0]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a90:	69fb      	ldr	r3, [r7, #28]
 8005a92:	3301      	adds	r3, #1
 8005a94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	3b01      	subs	r3, #1
 8005a9e:	b29a      	uxth	r2, r3
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d1cf      	bne.n	8005a4e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	9300      	str	r3, [sp, #0]
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	2140      	movs	r1, #64	; 0x40
 8005ab8:	68f8      	ldr	r0, [r7, #12]
 8005aba:	f000 fa08 	bl	8005ece <UART_WaitOnFlagUntilTimeout>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d001      	beq.n	8005ac8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005ac4:	2303      	movs	r3, #3
 8005ac6:	e006      	b.n	8005ad6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2220      	movs	r2, #32
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	e000      	b.n	8005ad6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005ad4:	2302      	movs	r3, #2
  }
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3720      	adds	r7, #32
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}

08005ade <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ade:	b580      	push	{r7, lr}
 8005ae0:	b084      	sub	sp, #16
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	60f8      	str	r0, [r7, #12]
 8005ae6:	60b9      	str	r1, [r7, #8]
 8005ae8:	4613      	mov	r3, r2
 8005aea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	2b20      	cmp	r3, #32
 8005af6:	d11d      	bne.n	8005b34 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d002      	beq.n	8005b04 <HAL_UART_Receive_IT+0x26>
 8005afe:	88fb      	ldrh	r3, [r7, #6]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d101      	bne.n	8005b08 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e016      	b.n	8005b36 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d101      	bne.n	8005b16 <HAL_UART_Receive_IT+0x38>
 8005b12:	2302      	movs	r3, #2
 8005b14:	e00f      	b.n	8005b36 <HAL_UART_Receive_IT+0x58>
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2201      	movs	r2, #1
 8005b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2200      	movs	r2, #0
 8005b22:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005b24:	88fb      	ldrh	r3, [r7, #6]
 8005b26:	461a      	mov	r2, r3
 8005b28:	68b9      	ldr	r1, [r7, #8]
 8005b2a:	68f8      	ldr	r0, [r7, #12]
 8005b2c:	f000 fa19 	bl	8005f62 <UART_Start_Receive_IT>
 8005b30:	4603      	mov	r3, r0
 8005b32:	e000      	b.n	8005b36 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005b34:	2302      	movs	r3, #2
  }
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3710      	adds	r7, #16
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
	...

08005b40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b08a      	sub	sp, #40	; 0x28
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005b60:	2300      	movs	r3, #0
 8005b62:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005b64:	2300      	movs	r3, #0
 8005b66:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b6a:	f003 030f 	and.w	r3, r3, #15
 8005b6e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005b70:	69bb      	ldr	r3, [r7, #24]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d10d      	bne.n	8005b92 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b78:	f003 0320 	and.w	r3, r3, #32
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d008      	beq.n	8005b92 <HAL_UART_IRQHandler+0x52>
 8005b80:	6a3b      	ldr	r3, [r7, #32]
 8005b82:	f003 0320 	and.w	r3, r3, #32
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d003      	beq.n	8005b92 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 fac9 	bl	8006122 <UART_Receive_IT>
      return;
 8005b90:	e17b      	b.n	8005e8a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005b92:	69bb      	ldr	r3, [r7, #24]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	f000 80b1 	beq.w	8005cfc <HAL_UART_IRQHandler+0x1bc>
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	f003 0301 	and.w	r3, r3, #1
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d105      	bne.n	8005bb0 <HAL_UART_IRQHandler+0x70>
 8005ba4:	6a3b      	ldr	r3, [r7, #32]
 8005ba6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f000 80a6 	beq.w	8005cfc <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb2:	f003 0301 	and.w	r3, r3, #1
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00a      	beq.n	8005bd0 <HAL_UART_IRQHandler+0x90>
 8005bba:	6a3b      	ldr	r3, [r7, #32]
 8005bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d005      	beq.n	8005bd0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc8:	f043 0201 	orr.w	r2, r3, #1
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd2:	f003 0304 	and.w	r3, r3, #4
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d00a      	beq.n	8005bf0 <HAL_UART_IRQHandler+0xb0>
 8005bda:	69fb      	ldr	r3, [r7, #28]
 8005bdc:	f003 0301 	and.w	r3, r3, #1
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d005      	beq.n	8005bf0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be8:	f043 0202 	orr.w	r2, r3, #2
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf2:	f003 0302 	and.w	r3, r3, #2
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d00a      	beq.n	8005c10 <HAL_UART_IRQHandler+0xd0>
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	f003 0301 	and.w	r3, r3, #1
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d005      	beq.n	8005c10 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c08:	f043 0204 	orr.w	r2, r3, #4
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c12:	f003 0308 	and.w	r3, r3, #8
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00f      	beq.n	8005c3a <HAL_UART_IRQHandler+0xfa>
 8005c1a:	6a3b      	ldr	r3, [r7, #32]
 8005c1c:	f003 0320 	and.w	r3, r3, #32
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d104      	bne.n	8005c2e <HAL_UART_IRQHandler+0xee>
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d005      	beq.n	8005c3a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c32:	f043 0208 	orr.w	r2, r3, #8
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	f000 811e 	beq.w	8005e80 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c46:	f003 0320 	and.w	r3, r3, #32
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d007      	beq.n	8005c5e <HAL_UART_IRQHandler+0x11e>
 8005c4e:	6a3b      	ldr	r3, [r7, #32]
 8005c50:	f003 0320 	and.w	r3, r3, #32
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d002      	beq.n	8005c5e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 fa62 	bl	8006122 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	695b      	ldr	r3, [r3, #20]
 8005c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	bf14      	ite	ne
 8005c6c:	2301      	movne	r3, #1
 8005c6e:	2300      	moveq	r3, #0
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c78:	f003 0308 	and.w	r3, r3, #8
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d102      	bne.n	8005c86 <HAL_UART_IRQHandler+0x146>
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d031      	beq.n	8005cea <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 f9a4 	bl	8005fd4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d023      	beq.n	8005ce2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	695a      	ldr	r2, [r3, #20]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ca8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d013      	beq.n	8005cda <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cb6:	4a76      	ldr	r2, [pc, #472]	; (8005e90 <HAL_UART_IRQHandler+0x350>)
 8005cb8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f7fd fd02 	bl	80036c8 <HAL_DMA_Abort_IT>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d016      	beq.n	8005cf8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cd0:	687a      	ldr	r2, [r7, #4]
 8005cd2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005cd4:	4610      	mov	r0, r2
 8005cd6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cd8:	e00e      	b.n	8005cf8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f000 f8e3 	bl	8005ea6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ce0:	e00a      	b.n	8005cf8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 f8df 	bl	8005ea6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ce8:	e006      	b.n	8005cf8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f000 f8db 	bl	8005ea6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005cf6:	e0c3      	b.n	8005e80 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cf8:	bf00      	nop
    return;
 8005cfa:	e0c1      	b.n	8005e80 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	f040 80a1 	bne.w	8005e48 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d08:	f003 0310 	and.w	r3, r3, #16
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	f000 809b 	beq.w	8005e48 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005d12:	6a3b      	ldr	r3, [r7, #32]
 8005d14:	f003 0310 	and.w	r3, r3, #16
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	f000 8095 	beq.w	8005e48 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d1e:	2300      	movs	r3, #0
 8005d20:	60fb      	str	r3, [r7, #12]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	60fb      	str	r3, [r7, #12]
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	60fb      	str	r3, [r7, #12]
 8005d32:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d04e      	beq.n	8005de0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005d4c:	8a3b      	ldrh	r3, [r7, #16]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	f000 8098 	beq.w	8005e84 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005d58:	8a3a      	ldrh	r2, [r7, #16]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	f080 8092 	bcs.w	8005e84 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	8a3a      	ldrh	r2, [r7, #16]
 8005d64:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d6a:	699b      	ldr	r3, [r3, #24]
 8005d6c:	2b20      	cmp	r3, #32
 8005d6e:	d02b      	beq.n	8005dc8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	68da      	ldr	r2, [r3, #12]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d7e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	695a      	ldr	r2, [r3, #20]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f022 0201 	bic.w	r2, r2, #1
 8005d8e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	695a      	ldr	r2, [r3, #20]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d9e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2220      	movs	r2, #32
 8005da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68da      	ldr	r2, [r3, #12]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f022 0210 	bic.w	r2, r2, #16
 8005dbc:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7fd fc46 	bl	8003654 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	1ad3      	subs	r3, r2, r3
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f000 f86d 	bl	8005eb8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005dde:	e051      	b.n	8005e84 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d047      	beq.n	8005e88 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005df8:	8a7b      	ldrh	r3, [r7, #18]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d044      	beq.n	8005e88 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	68da      	ldr	r2, [r3, #12]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005e0c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	695a      	ldr	r2, [r3, #20]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f022 0201 	bic.w	r2, r2, #1
 8005e1c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2220      	movs	r2, #32
 8005e22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	68da      	ldr	r2, [r3, #12]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f022 0210 	bic.w	r2, r2, #16
 8005e3a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e3c:	8a7b      	ldrh	r3, [r7, #18]
 8005e3e:	4619      	mov	r1, r3
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f000 f839 	bl	8005eb8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005e46:	e01f      	b.n	8005e88 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d008      	beq.n	8005e64 <HAL_UART_IRQHandler+0x324>
 8005e52:	6a3b      	ldr	r3, [r7, #32]
 8005e54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d003      	beq.n	8005e64 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 f8f9 	bl	8006054 <UART_Transmit_IT>
    return;
 8005e62:	e012      	b.n	8005e8a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00d      	beq.n	8005e8a <HAL_UART_IRQHandler+0x34a>
 8005e6e:	6a3b      	ldr	r3, [r7, #32]
 8005e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d008      	beq.n	8005e8a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f000 f93a 	bl	80060f2 <UART_EndTransmit_IT>
    return;
 8005e7e:	e004      	b.n	8005e8a <HAL_UART_IRQHandler+0x34a>
    return;
 8005e80:	bf00      	nop
 8005e82:	e002      	b.n	8005e8a <HAL_UART_IRQHandler+0x34a>
      return;
 8005e84:	bf00      	nop
 8005e86:	e000      	b.n	8005e8a <HAL_UART_IRQHandler+0x34a>
      return;
 8005e88:	bf00      	nop
  }
}
 8005e8a:	3728      	adds	r7, #40	; 0x28
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	0800602d 	.word	0x0800602d

08005e94 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b083      	sub	sp, #12
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bc80      	pop	{r7}
 8005ea4:	4770      	bx	lr

08005ea6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b083      	sub	sp, #12
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005eae:	bf00      	nop
 8005eb0:	370c      	adds	r7, #12
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bc80      	pop	{r7}
 8005eb6:	4770      	bx	lr

08005eb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ec4:	bf00      	nop
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bc80      	pop	{r7}
 8005ecc:	4770      	bx	lr

08005ece <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005ece:	b580      	push	{r7, lr}
 8005ed0:	b084      	sub	sp, #16
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	60f8      	str	r0, [r7, #12]
 8005ed6:	60b9      	str	r1, [r7, #8]
 8005ed8:	603b      	str	r3, [r7, #0]
 8005eda:	4613      	mov	r3, r2
 8005edc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ede:	e02c      	b.n	8005f3a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee6:	d028      	beq.n	8005f3a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005ee8:	69bb      	ldr	r3, [r7, #24]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d007      	beq.n	8005efe <UART_WaitOnFlagUntilTimeout+0x30>
 8005eee:	f7fc ff7f 	bl	8002df0 <HAL_GetTick>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	69ba      	ldr	r2, [r7, #24]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d21d      	bcs.n	8005f3a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	68da      	ldr	r2, [r3, #12]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005f0c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	695a      	ldr	r2, [r3, #20]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f022 0201 	bic.w	r2, r2, #1
 8005f1c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2220      	movs	r2, #32
 8005f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2220      	movs	r2, #32
 8005f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	e00f      	b.n	8005f5a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	4013      	ands	r3, r2
 8005f44:	68ba      	ldr	r2, [r7, #8]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	bf0c      	ite	eq
 8005f4a:	2301      	moveq	r3, #1
 8005f4c:	2300      	movne	r3, #0
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	461a      	mov	r2, r3
 8005f52:	79fb      	ldrb	r3, [r7, #7]
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d0c3      	beq.n	8005ee0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}

08005f62 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b085      	sub	sp, #20
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	60f8      	str	r0, [r7, #12]
 8005f6a:	60b9      	str	r1, [r7, #8]
 8005f6c:	4613      	mov	r3, r2
 8005f6e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	68ba      	ldr	r2, [r7, #8]
 8005f74:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	88fa      	ldrh	r2, [r7, #6]
 8005f7a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	88fa      	ldrh	r2, [r7, #6]
 8005f80:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2222      	movs	r2, #34	; 0x22
 8005f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68da      	ldr	r2, [r3, #12]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fa6:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	695a      	ldr	r2, [r3, #20]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f042 0201 	orr.w	r2, r2, #1
 8005fb6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68da      	ldr	r2, [r3, #12]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f042 0220 	orr.w	r2, r2, #32
 8005fc6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005fc8:	2300      	movs	r3, #0
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3714      	adds	r7, #20
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bc80      	pop	{r7}
 8005fd2:	4770      	bx	lr

08005fd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	68da      	ldr	r2, [r3, #12]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005fea:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	695a      	ldr	r2, [r3, #20]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f022 0201 	bic.w	r2, r2, #1
 8005ffa:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006000:	2b01      	cmp	r3, #1
 8006002:	d107      	bne.n	8006014 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68da      	ldr	r2, [r3, #12]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f022 0210 	bic.w	r2, r2, #16
 8006012:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2220      	movs	r2, #32
 8006018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006022:	bf00      	nop
 8006024:	370c      	adds	r7, #12
 8006026:	46bd      	mov	sp, r7
 8006028:	bc80      	pop	{r7}
 800602a:	4770      	bx	lr

0800602c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006038:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2200      	movs	r2, #0
 8006044:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006046:	68f8      	ldr	r0, [r7, #12]
 8006048:	f7ff ff2d 	bl	8005ea6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800604c:	bf00      	nop
 800604e:	3710      	adds	r7, #16
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}

08006054 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006054:	b480      	push	{r7}
 8006056:	b085      	sub	sp, #20
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006062:	b2db      	uxtb	r3, r3
 8006064:	2b21      	cmp	r3, #33	; 0x21
 8006066:	d13e      	bne.n	80060e6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	689b      	ldr	r3, [r3, #8]
 800606c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006070:	d114      	bne.n	800609c <UART_Transmit_IT+0x48>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d110      	bne.n	800609c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a1b      	ldr	r3, [r3, #32]
 800607e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	881b      	ldrh	r3, [r3, #0]
 8006084:	461a      	mov	r2, r3
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800608e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6a1b      	ldr	r3, [r3, #32]
 8006094:	1c9a      	adds	r2, r3, #2
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	621a      	str	r2, [r3, #32]
 800609a:	e008      	b.n	80060ae <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6a1b      	ldr	r3, [r3, #32]
 80060a0:	1c59      	adds	r1, r3, #1
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	6211      	str	r1, [r2, #32]
 80060a6:	781a      	ldrb	r2, [r3, #0]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	3b01      	subs	r3, #1
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	4619      	mov	r1, r3
 80060bc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d10f      	bne.n	80060e2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68da      	ldr	r2, [r3, #12]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80060d0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68da      	ldr	r2, [r3, #12]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060e0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80060e2:	2300      	movs	r3, #0
 80060e4:	e000      	b.n	80060e8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80060e6:	2302      	movs	r3, #2
  }
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3714      	adds	r7, #20
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bc80      	pop	{r7}
 80060f0:	4770      	bx	lr

080060f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b082      	sub	sp, #8
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	68da      	ldr	r2, [r3, #12]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006108:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2220      	movs	r2, #32
 800610e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f7ff febe 	bl	8005e94 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006118:	2300      	movs	r3, #0
}
 800611a:	4618      	mov	r0, r3
 800611c:	3708      	adds	r7, #8
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}

08006122 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006122:	b580      	push	{r7, lr}
 8006124:	b086      	sub	sp, #24
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006130:	b2db      	uxtb	r3, r3
 8006132:	2b22      	cmp	r3, #34	; 0x22
 8006134:	f040 8099 	bne.w	800626a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006140:	d117      	bne.n	8006172 <UART_Receive_IT+0x50>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d113      	bne.n	8006172 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800614a:	2300      	movs	r3, #0
 800614c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006152:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	b29b      	uxth	r3, r3
 800615c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006160:	b29a      	uxth	r2, r3
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800616a:	1c9a      	adds	r2, r3, #2
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	629a      	str	r2, [r3, #40]	; 0x28
 8006170:	e026      	b.n	80061c0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006176:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006178:	2300      	movs	r3, #0
 800617a:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006184:	d007      	beq.n	8006196 <UART_Receive_IT+0x74>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d10a      	bne.n	80061a4 <UART_Receive_IT+0x82>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d106      	bne.n	80061a4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	b2da      	uxtb	r2, r3
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	701a      	strb	r2, [r3, #0]
 80061a2:	e008      	b.n	80061b6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061b0:	b2da      	uxtb	r2, r3
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ba:	1c5a      	adds	r2, r3, #1
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	3b01      	subs	r3, #1
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	4619      	mov	r1, r3
 80061ce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d148      	bne.n	8006266 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	68da      	ldr	r2, [r3, #12]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f022 0220 	bic.w	r2, r2, #32
 80061e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	68da      	ldr	r2, [r3, #12]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80061f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	695a      	ldr	r2, [r3, #20]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f022 0201 	bic.w	r2, r2, #1
 8006202:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2220      	movs	r2, #32
 8006208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006210:	2b01      	cmp	r3, #1
 8006212:	d123      	bne.n	800625c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68da      	ldr	r2, [r3, #12]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f022 0210 	bic.w	r2, r2, #16
 8006228:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 0310 	and.w	r3, r3, #16
 8006234:	2b10      	cmp	r3, #16
 8006236:	d10a      	bne.n	800624e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006238:	2300      	movs	r3, #0
 800623a:	60fb      	str	r3, [r7, #12]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	60fb      	str	r3, [r7, #12]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	60fb      	str	r3, [r7, #12]
 800624c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006252:	4619      	mov	r1, r3
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7ff fe2f 	bl	8005eb8 <HAL_UARTEx_RxEventCallback>
 800625a:	e002      	b.n	8006262 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f7fb fe3f 	bl	8001ee0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006262:	2300      	movs	r3, #0
 8006264:	e002      	b.n	800626c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8006266:	2300      	movs	r3, #0
 8006268:	e000      	b.n	800626c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800626a:	2302      	movs	r3, #2
  }
}
 800626c:	4618      	mov	r0, r3
 800626e:	3718      	adds	r7, #24
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}

08006274 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b084      	sub	sp, #16
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	68da      	ldr	r2, [r3, #12]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	430a      	orrs	r2, r1
 8006290:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	689a      	ldr	r2, [r3, #8]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	691b      	ldr	r3, [r3, #16]
 800629a:	431a      	orrs	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	695b      	ldr	r3, [r3, #20]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80062ae:	f023 030c 	bic.w	r3, r3, #12
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	6812      	ldr	r2, [r2, #0]
 80062b6:	68b9      	ldr	r1, [r7, #8]
 80062b8:	430b      	orrs	r3, r1
 80062ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	695b      	ldr	r3, [r3, #20]
 80062c2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	699a      	ldr	r2, [r3, #24]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	430a      	orrs	r2, r1
 80062d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a2c      	ldr	r2, [pc, #176]	; (8006388 <UART_SetConfig+0x114>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d103      	bne.n	80062e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80062dc:	f7fe fafa 	bl	80048d4 <HAL_RCC_GetPCLK2Freq>
 80062e0:	60f8      	str	r0, [r7, #12]
 80062e2:	e002      	b.n	80062ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80062e4:	f7fe fae2 	bl	80048ac <HAL_RCC_GetPCLK1Freq>
 80062e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80062ea:	68fa      	ldr	r2, [r7, #12]
 80062ec:	4613      	mov	r3, r2
 80062ee:	009b      	lsls	r3, r3, #2
 80062f0:	4413      	add	r3, r2
 80062f2:	009a      	lsls	r2, r3, #2
 80062f4:	441a      	add	r2, r3
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006300:	4a22      	ldr	r2, [pc, #136]	; (800638c <UART_SetConfig+0x118>)
 8006302:	fba2 2303 	umull	r2, r3, r2, r3
 8006306:	095b      	lsrs	r3, r3, #5
 8006308:	0119      	lsls	r1, r3, #4
 800630a:	68fa      	ldr	r2, [r7, #12]
 800630c:	4613      	mov	r3, r2
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	4413      	add	r3, r2
 8006312:	009a      	lsls	r2, r3, #2
 8006314:	441a      	add	r2, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006320:	4b1a      	ldr	r3, [pc, #104]	; (800638c <UART_SetConfig+0x118>)
 8006322:	fba3 0302 	umull	r0, r3, r3, r2
 8006326:	095b      	lsrs	r3, r3, #5
 8006328:	2064      	movs	r0, #100	; 0x64
 800632a:	fb00 f303 	mul.w	r3, r0, r3
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	011b      	lsls	r3, r3, #4
 8006332:	3332      	adds	r3, #50	; 0x32
 8006334:	4a15      	ldr	r2, [pc, #84]	; (800638c <UART_SetConfig+0x118>)
 8006336:	fba2 2303 	umull	r2, r3, r2, r3
 800633a:	095b      	lsrs	r3, r3, #5
 800633c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006340:	4419      	add	r1, r3
 8006342:	68fa      	ldr	r2, [r7, #12]
 8006344:	4613      	mov	r3, r2
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	009a      	lsls	r2, r3, #2
 800634c:	441a      	add	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	009b      	lsls	r3, r3, #2
 8006354:	fbb2 f2f3 	udiv	r2, r2, r3
 8006358:	4b0c      	ldr	r3, [pc, #48]	; (800638c <UART_SetConfig+0x118>)
 800635a:	fba3 0302 	umull	r0, r3, r3, r2
 800635e:	095b      	lsrs	r3, r3, #5
 8006360:	2064      	movs	r0, #100	; 0x64
 8006362:	fb00 f303 	mul.w	r3, r0, r3
 8006366:	1ad3      	subs	r3, r2, r3
 8006368:	011b      	lsls	r3, r3, #4
 800636a:	3332      	adds	r3, #50	; 0x32
 800636c:	4a07      	ldr	r2, [pc, #28]	; (800638c <UART_SetConfig+0x118>)
 800636e:	fba2 2303 	umull	r2, r3, r2, r3
 8006372:	095b      	lsrs	r3, r3, #5
 8006374:	f003 020f 	and.w	r2, r3, #15
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	440a      	add	r2, r1
 800637e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006380:	bf00      	nop
 8006382:	3710      	adds	r7, #16
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}
 8006388:	40013800 	.word	0x40013800
 800638c:	51eb851f 	.word	0x51eb851f

08006390 <__errno>:
 8006390:	4b01      	ldr	r3, [pc, #4]	; (8006398 <__errno+0x8>)
 8006392:	6818      	ldr	r0, [r3, #0]
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop
 8006398:	2000000c 	.word	0x2000000c

0800639c <__libc_init_array>:
 800639c:	b570      	push	{r4, r5, r6, lr}
 800639e:	2600      	movs	r6, #0
 80063a0:	4d0c      	ldr	r5, [pc, #48]	; (80063d4 <__libc_init_array+0x38>)
 80063a2:	4c0d      	ldr	r4, [pc, #52]	; (80063d8 <__libc_init_array+0x3c>)
 80063a4:	1b64      	subs	r4, r4, r5
 80063a6:	10a4      	asrs	r4, r4, #2
 80063a8:	42a6      	cmp	r6, r4
 80063aa:	d109      	bne.n	80063c0 <__libc_init_array+0x24>
 80063ac:	f005 f862 	bl	800b474 <_init>
 80063b0:	2600      	movs	r6, #0
 80063b2:	4d0a      	ldr	r5, [pc, #40]	; (80063dc <__libc_init_array+0x40>)
 80063b4:	4c0a      	ldr	r4, [pc, #40]	; (80063e0 <__libc_init_array+0x44>)
 80063b6:	1b64      	subs	r4, r4, r5
 80063b8:	10a4      	asrs	r4, r4, #2
 80063ba:	42a6      	cmp	r6, r4
 80063bc:	d105      	bne.n	80063ca <__libc_init_array+0x2e>
 80063be:	bd70      	pop	{r4, r5, r6, pc}
 80063c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80063c4:	4798      	blx	r3
 80063c6:	3601      	adds	r6, #1
 80063c8:	e7ee      	b.n	80063a8 <__libc_init_array+0xc>
 80063ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80063ce:	4798      	blx	r3
 80063d0:	3601      	adds	r6, #1
 80063d2:	e7f2      	b.n	80063ba <__libc_init_array+0x1e>
 80063d4:	0800bccc 	.word	0x0800bccc
 80063d8:	0800bccc 	.word	0x0800bccc
 80063dc:	0800bccc 	.word	0x0800bccc
 80063e0:	0800bcd0 	.word	0x0800bcd0

080063e4 <memset>:
 80063e4:	4603      	mov	r3, r0
 80063e6:	4402      	add	r2, r0
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d100      	bne.n	80063ee <memset+0xa>
 80063ec:	4770      	bx	lr
 80063ee:	f803 1b01 	strb.w	r1, [r3], #1
 80063f2:	e7f9      	b.n	80063e8 <memset+0x4>

080063f4 <__cvt>:
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063fa:	461f      	mov	r7, r3
 80063fc:	bfbb      	ittet	lt
 80063fe:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006402:	461f      	movlt	r7, r3
 8006404:	2300      	movge	r3, #0
 8006406:	232d      	movlt	r3, #45	; 0x2d
 8006408:	b088      	sub	sp, #32
 800640a:	4614      	mov	r4, r2
 800640c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800640e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006410:	7013      	strb	r3, [r2, #0]
 8006412:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006414:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006418:	f023 0820 	bic.w	r8, r3, #32
 800641c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006420:	d005      	beq.n	800642e <__cvt+0x3a>
 8006422:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006426:	d100      	bne.n	800642a <__cvt+0x36>
 8006428:	3501      	adds	r5, #1
 800642a:	2302      	movs	r3, #2
 800642c:	e000      	b.n	8006430 <__cvt+0x3c>
 800642e:	2303      	movs	r3, #3
 8006430:	aa07      	add	r2, sp, #28
 8006432:	9204      	str	r2, [sp, #16]
 8006434:	aa06      	add	r2, sp, #24
 8006436:	e9cd a202 	strd	sl, r2, [sp, #8]
 800643a:	e9cd 3500 	strd	r3, r5, [sp]
 800643e:	4622      	mov	r2, r4
 8006440:	463b      	mov	r3, r7
 8006442:	f001 fe31 	bl	80080a8 <_dtoa_r>
 8006446:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800644a:	4606      	mov	r6, r0
 800644c:	d102      	bne.n	8006454 <__cvt+0x60>
 800644e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006450:	07db      	lsls	r3, r3, #31
 8006452:	d522      	bpl.n	800649a <__cvt+0xa6>
 8006454:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006458:	eb06 0905 	add.w	r9, r6, r5
 800645c:	d110      	bne.n	8006480 <__cvt+0x8c>
 800645e:	7833      	ldrb	r3, [r6, #0]
 8006460:	2b30      	cmp	r3, #48	; 0x30
 8006462:	d10a      	bne.n	800647a <__cvt+0x86>
 8006464:	2200      	movs	r2, #0
 8006466:	2300      	movs	r3, #0
 8006468:	4620      	mov	r0, r4
 800646a:	4639      	mov	r1, r7
 800646c:	f7fa fbbc 	bl	8000be8 <__aeabi_dcmpeq>
 8006470:	b918      	cbnz	r0, 800647a <__cvt+0x86>
 8006472:	f1c5 0501 	rsb	r5, r5, #1
 8006476:	f8ca 5000 	str.w	r5, [sl]
 800647a:	f8da 3000 	ldr.w	r3, [sl]
 800647e:	4499      	add	r9, r3
 8006480:	2200      	movs	r2, #0
 8006482:	2300      	movs	r3, #0
 8006484:	4620      	mov	r0, r4
 8006486:	4639      	mov	r1, r7
 8006488:	f7fa fbae 	bl	8000be8 <__aeabi_dcmpeq>
 800648c:	b108      	cbz	r0, 8006492 <__cvt+0x9e>
 800648e:	f8cd 901c 	str.w	r9, [sp, #28]
 8006492:	2230      	movs	r2, #48	; 0x30
 8006494:	9b07      	ldr	r3, [sp, #28]
 8006496:	454b      	cmp	r3, r9
 8006498:	d307      	bcc.n	80064aa <__cvt+0xb6>
 800649a:	4630      	mov	r0, r6
 800649c:	9b07      	ldr	r3, [sp, #28]
 800649e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80064a0:	1b9b      	subs	r3, r3, r6
 80064a2:	6013      	str	r3, [r2, #0]
 80064a4:	b008      	add	sp, #32
 80064a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064aa:	1c59      	adds	r1, r3, #1
 80064ac:	9107      	str	r1, [sp, #28]
 80064ae:	701a      	strb	r2, [r3, #0]
 80064b0:	e7f0      	b.n	8006494 <__cvt+0xa0>

080064b2 <__exponent>:
 80064b2:	4603      	mov	r3, r0
 80064b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064b6:	2900      	cmp	r1, #0
 80064b8:	f803 2b02 	strb.w	r2, [r3], #2
 80064bc:	bfb6      	itet	lt
 80064be:	222d      	movlt	r2, #45	; 0x2d
 80064c0:	222b      	movge	r2, #43	; 0x2b
 80064c2:	4249      	neglt	r1, r1
 80064c4:	2909      	cmp	r1, #9
 80064c6:	7042      	strb	r2, [r0, #1]
 80064c8:	dd2b      	ble.n	8006522 <__exponent+0x70>
 80064ca:	f10d 0407 	add.w	r4, sp, #7
 80064ce:	46a4      	mov	ip, r4
 80064d0:	270a      	movs	r7, #10
 80064d2:	fb91 f6f7 	sdiv	r6, r1, r7
 80064d6:	460a      	mov	r2, r1
 80064d8:	46a6      	mov	lr, r4
 80064da:	fb07 1516 	mls	r5, r7, r6, r1
 80064de:	2a63      	cmp	r2, #99	; 0x63
 80064e0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80064e4:	4631      	mov	r1, r6
 80064e6:	f104 34ff 	add.w	r4, r4, #4294967295
 80064ea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80064ee:	dcf0      	bgt.n	80064d2 <__exponent+0x20>
 80064f0:	3130      	adds	r1, #48	; 0x30
 80064f2:	f1ae 0502 	sub.w	r5, lr, #2
 80064f6:	f804 1c01 	strb.w	r1, [r4, #-1]
 80064fa:	4629      	mov	r1, r5
 80064fc:	1c44      	adds	r4, r0, #1
 80064fe:	4561      	cmp	r1, ip
 8006500:	d30a      	bcc.n	8006518 <__exponent+0x66>
 8006502:	f10d 0209 	add.w	r2, sp, #9
 8006506:	eba2 020e 	sub.w	r2, r2, lr
 800650a:	4565      	cmp	r5, ip
 800650c:	bf88      	it	hi
 800650e:	2200      	movhi	r2, #0
 8006510:	4413      	add	r3, r2
 8006512:	1a18      	subs	r0, r3, r0
 8006514:	b003      	add	sp, #12
 8006516:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006518:	f811 2b01 	ldrb.w	r2, [r1], #1
 800651c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006520:	e7ed      	b.n	80064fe <__exponent+0x4c>
 8006522:	2330      	movs	r3, #48	; 0x30
 8006524:	3130      	adds	r1, #48	; 0x30
 8006526:	7083      	strb	r3, [r0, #2]
 8006528:	70c1      	strb	r1, [r0, #3]
 800652a:	1d03      	adds	r3, r0, #4
 800652c:	e7f1      	b.n	8006512 <__exponent+0x60>
	...

08006530 <_printf_float>:
 8006530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006534:	b091      	sub	sp, #68	; 0x44
 8006536:	460c      	mov	r4, r1
 8006538:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800653c:	4616      	mov	r6, r2
 800653e:	461f      	mov	r7, r3
 8006540:	4605      	mov	r5, r0
 8006542:	f002 ff05 	bl	8009350 <_localeconv_r>
 8006546:	6803      	ldr	r3, [r0, #0]
 8006548:	4618      	mov	r0, r3
 800654a:	9309      	str	r3, [sp, #36]	; 0x24
 800654c:	f7f9 fe6c 	bl	8000228 <strlen>
 8006550:	2300      	movs	r3, #0
 8006552:	930e      	str	r3, [sp, #56]	; 0x38
 8006554:	f8d8 3000 	ldr.w	r3, [r8]
 8006558:	900a      	str	r0, [sp, #40]	; 0x28
 800655a:	3307      	adds	r3, #7
 800655c:	f023 0307 	bic.w	r3, r3, #7
 8006560:	f103 0208 	add.w	r2, r3, #8
 8006564:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006568:	f8d4 b000 	ldr.w	fp, [r4]
 800656c:	f8c8 2000 	str.w	r2, [r8]
 8006570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006574:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006578:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800657c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006580:	930b      	str	r3, [sp, #44]	; 0x2c
 8006582:	f04f 32ff 	mov.w	r2, #4294967295
 8006586:	4640      	mov	r0, r8
 8006588:	4b9c      	ldr	r3, [pc, #624]	; (80067fc <_printf_float+0x2cc>)
 800658a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800658c:	f7fa fb5e 	bl	8000c4c <__aeabi_dcmpun>
 8006590:	bb70      	cbnz	r0, 80065f0 <_printf_float+0xc0>
 8006592:	f04f 32ff 	mov.w	r2, #4294967295
 8006596:	4640      	mov	r0, r8
 8006598:	4b98      	ldr	r3, [pc, #608]	; (80067fc <_printf_float+0x2cc>)
 800659a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800659c:	f7fa fb38 	bl	8000c10 <__aeabi_dcmple>
 80065a0:	bb30      	cbnz	r0, 80065f0 <_printf_float+0xc0>
 80065a2:	2200      	movs	r2, #0
 80065a4:	2300      	movs	r3, #0
 80065a6:	4640      	mov	r0, r8
 80065a8:	4651      	mov	r1, sl
 80065aa:	f7fa fb27 	bl	8000bfc <__aeabi_dcmplt>
 80065ae:	b110      	cbz	r0, 80065b6 <_printf_float+0x86>
 80065b0:	232d      	movs	r3, #45	; 0x2d
 80065b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065b6:	4b92      	ldr	r3, [pc, #584]	; (8006800 <_printf_float+0x2d0>)
 80065b8:	4892      	ldr	r0, [pc, #584]	; (8006804 <_printf_float+0x2d4>)
 80065ba:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80065be:	bf94      	ite	ls
 80065c0:	4698      	movls	r8, r3
 80065c2:	4680      	movhi	r8, r0
 80065c4:	2303      	movs	r3, #3
 80065c6:	f04f 0a00 	mov.w	sl, #0
 80065ca:	6123      	str	r3, [r4, #16]
 80065cc:	f02b 0304 	bic.w	r3, fp, #4
 80065d0:	6023      	str	r3, [r4, #0]
 80065d2:	4633      	mov	r3, r6
 80065d4:	4621      	mov	r1, r4
 80065d6:	4628      	mov	r0, r5
 80065d8:	9700      	str	r7, [sp, #0]
 80065da:	aa0f      	add	r2, sp, #60	; 0x3c
 80065dc:	f000 f9d4 	bl	8006988 <_printf_common>
 80065e0:	3001      	adds	r0, #1
 80065e2:	f040 8090 	bne.w	8006706 <_printf_float+0x1d6>
 80065e6:	f04f 30ff 	mov.w	r0, #4294967295
 80065ea:	b011      	add	sp, #68	; 0x44
 80065ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065f0:	4642      	mov	r2, r8
 80065f2:	4653      	mov	r3, sl
 80065f4:	4640      	mov	r0, r8
 80065f6:	4651      	mov	r1, sl
 80065f8:	f7fa fb28 	bl	8000c4c <__aeabi_dcmpun>
 80065fc:	b148      	cbz	r0, 8006612 <_printf_float+0xe2>
 80065fe:	f1ba 0f00 	cmp.w	sl, #0
 8006602:	bfb8      	it	lt
 8006604:	232d      	movlt	r3, #45	; 0x2d
 8006606:	4880      	ldr	r0, [pc, #512]	; (8006808 <_printf_float+0x2d8>)
 8006608:	bfb8      	it	lt
 800660a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800660e:	4b7f      	ldr	r3, [pc, #508]	; (800680c <_printf_float+0x2dc>)
 8006610:	e7d3      	b.n	80065ba <_printf_float+0x8a>
 8006612:	6863      	ldr	r3, [r4, #4]
 8006614:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	d142      	bne.n	80066a2 <_printf_float+0x172>
 800661c:	2306      	movs	r3, #6
 800661e:	6063      	str	r3, [r4, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	9206      	str	r2, [sp, #24]
 8006624:	aa0e      	add	r2, sp, #56	; 0x38
 8006626:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800662a:	aa0d      	add	r2, sp, #52	; 0x34
 800662c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006630:	9203      	str	r2, [sp, #12]
 8006632:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006636:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800663a:	6023      	str	r3, [r4, #0]
 800663c:	6863      	ldr	r3, [r4, #4]
 800663e:	4642      	mov	r2, r8
 8006640:	9300      	str	r3, [sp, #0]
 8006642:	4628      	mov	r0, r5
 8006644:	4653      	mov	r3, sl
 8006646:	910b      	str	r1, [sp, #44]	; 0x2c
 8006648:	f7ff fed4 	bl	80063f4 <__cvt>
 800664c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800664e:	4680      	mov	r8, r0
 8006650:	2947      	cmp	r1, #71	; 0x47
 8006652:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006654:	d108      	bne.n	8006668 <_printf_float+0x138>
 8006656:	1cc8      	adds	r0, r1, #3
 8006658:	db02      	blt.n	8006660 <_printf_float+0x130>
 800665a:	6863      	ldr	r3, [r4, #4]
 800665c:	4299      	cmp	r1, r3
 800665e:	dd40      	ble.n	80066e2 <_printf_float+0x1b2>
 8006660:	f1a9 0902 	sub.w	r9, r9, #2
 8006664:	fa5f f989 	uxtb.w	r9, r9
 8006668:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800666c:	d81f      	bhi.n	80066ae <_printf_float+0x17e>
 800666e:	464a      	mov	r2, r9
 8006670:	3901      	subs	r1, #1
 8006672:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006676:	910d      	str	r1, [sp, #52]	; 0x34
 8006678:	f7ff ff1b 	bl	80064b2 <__exponent>
 800667c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800667e:	4682      	mov	sl, r0
 8006680:	1813      	adds	r3, r2, r0
 8006682:	2a01      	cmp	r2, #1
 8006684:	6123      	str	r3, [r4, #16]
 8006686:	dc02      	bgt.n	800668e <_printf_float+0x15e>
 8006688:	6822      	ldr	r2, [r4, #0]
 800668a:	07d2      	lsls	r2, r2, #31
 800668c:	d501      	bpl.n	8006692 <_printf_float+0x162>
 800668e:	3301      	adds	r3, #1
 8006690:	6123      	str	r3, [r4, #16]
 8006692:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006696:	2b00      	cmp	r3, #0
 8006698:	d09b      	beq.n	80065d2 <_printf_float+0xa2>
 800669a:	232d      	movs	r3, #45	; 0x2d
 800669c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066a0:	e797      	b.n	80065d2 <_printf_float+0xa2>
 80066a2:	2947      	cmp	r1, #71	; 0x47
 80066a4:	d1bc      	bne.n	8006620 <_printf_float+0xf0>
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d1ba      	bne.n	8006620 <_printf_float+0xf0>
 80066aa:	2301      	movs	r3, #1
 80066ac:	e7b7      	b.n	800661e <_printf_float+0xee>
 80066ae:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80066b2:	d118      	bne.n	80066e6 <_printf_float+0x1b6>
 80066b4:	2900      	cmp	r1, #0
 80066b6:	6863      	ldr	r3, [r4, #4]
 80066b8:	dd0b      	ble.n	80066d2 <_printf_float+0x1a2>
 80066ba:	6121      	str	r1, [r4, #16]
 80066bc:	b913      	cbnz	r3, 80066c4 <_printf_float+0x194>
 80066be:	6822      	ldr	r2, [r4, #0]
 80066c0:	07d0      	lsls	r0, r2, #31
 80066c2:	d502      	bpl.n	80066ca <_printf_float+0x19a>
 80066c4:	3301      	adds	r3, #1
 80066c6:	440b      	add	r3, r1
 80066c8:	6123      	str	r3, [r4, #16]
 80066ca:	f04f 0a00 	mov.w	sl, #0
 80066ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80066d0:	e7df      	b.n	8006692 <_printf_float+0x162>
 80066d2:	b913      	cbnz	r3, 80066da <_printf_float+0x1aa>
 80066d4:	6822      	ldr	r2, [r4, #0]
 80066d6:	07d2      	lsls	r2, r2, #31
 80066d8:	d501      	bpl.n	80066de <_printf_float+0x1ae>
 80066da:	3302      	adds	r3, #2
 80066dc:	e7f4      	b.n	80066c8 <_printf_float+0x198>
 80066de:	2301      	movs	r3, #1
 80066e0:	e7f2      	b.n	80066c8 <_printf_float+0x198>
 80066e2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80066e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80066e8:	4299      	cmp	r1, r3
 80066ea:	db05      	blt.n	80066f8 <_printf_float+0x1c8>
 80066ec:	6823      	ldr	r3, [r4, #0]
 80066ee:	6121      	str	r1, [r4, #16]
 80066f0:	07d8      	lsls	r0, r3, #31
 80066f2:	d5ea      	bpl.n	80066ca <_printf_float+0x19a>
 80066f4:	1c4b      	adds	r3, r1, #1
 80066f6:	e7e7      	b.n	80066c8 <_printf_float+0x198>
 80066f8:	2900      	cmp	r1, #0
 80066fa:	bfcc      	ite	gt
 80066fc:	2201      	movgt	r2, #1
 80066fe:	f1c1 0202 	rsble	r2, r1, #2
 8006702:	4413      	add	r3, r2
 8006704:	e7e0      	b.n	80066c8 <_printf_float+0x198>
 8006706:	6823      	ldr	r3, [r4, #0]
 8006708:	055a      	lsls	r2, r3, #21
 800670a:	d407      	bmi.n	800671c <_printf_float+0x1ec>
 800670c:	6923      	ldr	r3, [r4, #16]
 800670e:	4642      	mov	r2, r8
 8006710:	4631      	mov	r1, r6
 8006712:	4628      	mov	r0, r5
 8006714:	47b8      	blx	r7
 8006716:	3001      	adds	r0, #1
 8006718:	d12b      	bne.n	8006772 <_printf_float+0x242>
 800671a:	e764      	b.n	80065e6 <_printf_float+0xb6>
 800671c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006720:	f240 80dd 	bls.w	80068de <_printf_float+0x3ae>
 8006724:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006728:	2200      	movs	r2, #0
 800672a:	2300      	movs	r3, #0
 800672c:	f7fa fa5c 	bl	8000be8 <__aeabi_dcmpeq>
 8006730:	2800      	cmp	r0, #0
 8006732:	d033      	beq.n	800679c <_printf_float+0x26c>
 8006734:	2301      	movs	r3, #1
 8006736:	4631      	mov	r1, r6
 8006738:	4628      	mov	r0, r5
 800673a:	4a35      	ldr	r2, [pc, #212]	; (8006810 <_printf_float+0x2e0>)
 800673c:	47b8      	blx	r7
 800673e:	3001      	adds	r0, #1
 8006740:	f43f af51 	beq.w	80065e6 <_printf_float+0xb6>
 8006744:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006748:	429a      	cmp	r2, r3
 800674a:	db02      	blt.n	8006752 <_printf_float+0x222>
 800674c:	6823      	ldr	r3, [r4, #0]
 800674e:	07d8      	lsls	r0, r3, #31
 8006750:	d50f      	bpl.n	8006772 <_printf_float+0x242>
 8006752:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006756:	4631      	mov	r1, r6
 8006758:	4628      	mov	r0, r5
 800675a:	47b8      	blx	r7
 800675c:	3001      	adds	r0, #1
 800675e:	f43f af42 	beq.w	80065e6 <_printf_float+0xb6>
 8006762:	f04f 0800 	mov.w	r8, #0
 8006766:	f104 091a 	add.w	r9, r4, #26
 800676a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800676c:	3b01      	subs	r3, #1
 800676e:	4543      	cmp	r3, r8
 8006770:	dc09      	bgt.n	8006786 <_printf_float+0x256>
 8006772:	6823      	ldr	r3, [r4, #0]
 8006774:	079b      	lsls	r3, r3, #30
 8006776:	f100 8102 	bmi.w	800697e <_printf_float+0x44e>
 800677a:	68e0      	ldr	r0, [r4, #12]
 800677c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800677e:	4298      	cmp	r0, r3
 8006780:	bfb8      	it	lt
 8006782:	4618      	movlt	r0, r3
 8006784:	e731      	b.n	80065ea <_printf_float+0xba>
 8006786:	2301      	movs	r3, #1
 8006788:	464a      	mov	r2, r9
 800678a:	4631      	mov	r1, r6
 800678c:	4628      	mov	r0, r5
 800678e:	47b8      	blx	r7
 8006790:	3001      	adds	r0, #1
 8006792:	f43f af28 	beq.w	80065e6 <_printf_float+0xb6>
 8006796:	f108 0801 	add.w	r8, r8, #1
 800679a:	e7e6      	b.n	800676a <_printf_float+0x23a>
 800679c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800679e:	2b00      	cmp	r3, #0
 80067a0:	dc38      	bgt.n	8006814 <_printf_float+0x2e4>
 80067a2:	2301      	movs	r3, #1
 80067a4:	4631      	mov	r1, r6
 80067a6:	4628      	mov	r0, r5
 80067a8:	4a19      	ldr	r2, [pc, #100]	; (8006810 <_printf_float+0x2e0>)
 80067aa:	47b8      	blx	r7
 80067ac:	3001      	adds	r0, #1
 80067ae:	f43f af1a 	beq.w	80065e6 <_printf_float+0xb6>
 80067b2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80067b6:	4313      	orrs	r3, r2
 80067b8:	d102      	bne.n	80067c0 <_printf_float+0x290>
 80067ba:	6823      	ldr	r3, [r4, #0]
 80067bc:	07d9      	lsls	r1, r3, #31
 80067be:	d5d8      	bpl.n	8006772 <_printf_float+0x242>
 80067c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067c4:	4631      	mov	r1, r6
 80067c6:	4628      	mov	r0, r5
 80067c8:	47b8      	blx	r7
 80067ca:	3001      	adds	r0, #1
 80067cc:	f43f af0b 	beq.w	80065e6 <_printf_float+0xb6>
 80067d0:	f04f 0900 	mov.w	r9, #0
 80067d4:	f104 0a1a 	add.w	sl, r4, #26
 80067d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067da:	425b      	negs	r3, r3
 80067dc:	454b      	cmp	r3, r9
 80067de:	dc01      	bgt.n	80067e4 <_printf_float+0x2b4>
 80067e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067e2:	e794      	b.n	800670e <_printf_float+0x1de>
 80067e4:	2301      	movs	r3, #1
 80067e6:	4652      	mov	r2, sl
 80067e8:	4631      	mov	r1, r6
 80067ea:	4628      	mov	r0, r5
 80067ec:	47b8      	blx	r7
 80067ee:	3001      	adds	r0, #1
 80067f0:	f43f aef9 	beq.w	80065e6 <_printf_float+0xb6>
 80067f4:	f109 0901 	add.w	r9, r9, #1
 80067f8:	e7ee      	b.n	80067d8 <_printf_float+0x2a8>
 80067fa:	bf00      	nop
 80067fc:	7fefffff 	.word	0x7fefffff
 8006800:	0800b7fc 	.word	0x0800b7fc
 8006804:	0800b800 	.word	0x0800b800
 8006808:	0800b808 	.word	0x0800b808
 800680c:	0800b804 	.word	0x0800b804
 8006810:	0800bc11 	.word	0x0800bc11
 8006814:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006816:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006818:	429a      	cmp	r2, r3
 800681a:	bfa8      	it	ge
 800681c:	461a      	movge	r2, r3
 800681e:	2a00      	cmp	r2, #0
 8006820:	4691      	mov	r9, r2
 8006822:	dc37      	bgt.n	8006894 <_printf_float+0x364>
 8006824:	f04f 0b00 	mov.w	fp, #0
 8006828:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800682c:	f104 021a 	add.w	r2, r4, #26
 8006830:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006834:	ebaa 0309 	sub.w	r3, sl, r9
 8006838:	455b      	cmp	r3, fp
 800683a:	dc33      	bgt.n	80068a4 <_printf_float+0x374>
 800683c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006840:	429a      	cmp	r2, r3
 8006842:	db3b      	blt.n	80068bc <_printf_float+0x38c>
 8006844:	6823      	ldr	r3, [r4, #0]
 8006846:	07da      	lsls	r2, r3, #31
 8006848:	d438      	bmi.n	80068bc <_printf_float+0x38c>
 800684a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800684c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800684e:	eba2 030a 	sub.w	r3, r2, sl
 8006852:	eba2 0901 	sub.w	r9, r2, r1
 8006856:	4599      	cmp	r9, r3
 8006858:	bfa8      	it	ge
 800685a:	4699      	movge	r9, r3
 800685c:	f1b9 0f00 	cmp.w	r9, #0
 8006860:	dc34      	bgt.n	80068cc <_printf_float+0x39c>
 8006862:	f04f 0800 	mov.w	r8, #0
 8006866:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800686a:	f104 0a1a 	add.w	sl, r4, #26
 800686e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006872:	1a9b      	subs	r3, r3, r2
 8006874:	eba3 0309 	sub.w	r3, r3, r9
 8006878:	4543      	cmp	r3, r8
 800687a:	f77f af7a 	ble.w	8006772 <_printf_float+0x242>
 800687e:	2301      	movs	r3, #1
 8006880:	4652      	mov	r2, sl
 8006882:	4631      	mov	r1, r6
 8006884:	4628      	mov	r0, r5
 8006886:	47b8      	blx	r7
 8006888:	3001      	adds	r0, #1
 800688a:	f43f aeac 	beq.w	80065e6 <_printf_float+0xb6>
 800688e:	f108 0801 	add.w	r8, r8, #1
 8006892:	e7ec      	b.n	800686e <_printf_float+0x33e>
 8006894:	4613      	mov	r3, r2
 8006896:	4631      	mov	r1, r6
 8006898:	4642      	mov	r2, r8
 800689a:	4628      	mov	r0, r5
 800689c:	47b8      	blx	r7
 800689e:	3001      	adds	r0, #1
 80068a0:	d1c0      	bne.n	8006824 <_printf_float+0x2f4>
 80068a2:	e6a0      	b.n	80065e6 <_printf_float+0xb6>
 80068a4:	2301      	movs	r3, #1
 80068a6:	4631      	mov	r1, r6
 80068a8:	4628      	mov	r0, r5
 80068aa:	920b      	str	r2, [sp, #44]	; 0x2c
 80068ac:	47b8      	blx	r7
 80068ae:	3001      	adds	r0, #1
 80068b0:	f43f ae99 	beq.w	80065e6 <_printf_float+0xb6>
 80068b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80068b6:	f10b 0b01 	add.w	fp, fp, #1
 80068ba:	e7b9      	b.n	8006830 <_printf_float+0x300>
 80068bc:	4631      	mov	r1, r6
 80068be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068c2:	4628      	mov	r0, r5
 80068c4:	47b8      	blx	r7
 80068c6:	3001      	adds	r0, #1
 80068c8:	d1bf      	bne.n	800684a <_printf_float+0x31a>
 80068ca:	e68c      	b.n	80065e6 <_printf_float+0xb6>
 80068cc:	464b      	mov	r3, r9
 80068ce:	4631      	mov	r1, r6
 80068d0:	4628      	mov	r0, r5
 80068d2:	eb08 020a 	add.w	r2, r8, sl
 80068d6:	47b8      	blx	r7
 80068d8:	3001      	adds	r0, #1
 80068da:	d1c2      	bne.n	8006862 <_printf_float+0x332>
 80068dc:	e683      	b.n	80065e6 <_printf_float+0xb6>
 80068de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80068e0:	2a01      	cmp	r2, #1
 80068e2:	dc01      	bgt.n	80068e8 <_printf_float+0x3b8>
 80068e4:	07db      	lsls	r3, r3, #31
 80068e6:	d537      	bpl.n	8006958 <_printf_float+0x428>
 80068e8:	2301      	movs	r3, #1
 80068ea:	4642      	mov	r2, r8
 80068ec:	4631      	mov	r1, r6
 80068ee:	4628      	mov	r0, r5
 80068f0:	47b8      	blx	r7
 80068f2:	3001      	adds	r0, #1
 80068f4:	f43f ae77 	beq.w	80065e6 <_printf_float+0xb6>
 80068f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068fc:	4631      	mov	r1, r6
 80068fe:	4628      	mov	r0, r5
 8006900:	47b8      	blx	r7
 8006902:	3001      	adds	r0, #1
 8006904:	f43f ae6f 	beq.w	80065e6 <_printf_float+0xb6>
 8006908:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800690c:	2200      	movs	r2, #0
 800690e:	2300      	movs	r3, #0
 8006910:	f7fa f96a 	bl	8000be8 <__aeabi_dcmpeq>
 8006914:	b9d8      	cbnz	r0, 800694e <_printf_float+0x41e>
 8006916:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006918:	f108 0201 	add.w	r2, r8, #1
 800691c:	3b01      	subs	r3, #1
 800691e:	4631      	mov	r1, r6
 8006920:	4628      	mov	r0, r5
 8006922:	47b8      	blx	r7
 8006924:	3001      	adds	r0, #1
 8006926:	d10e      	bne.n	8006946 <_printf_float+0x416>
 8006928:	e65d      	b.n	80065e6 <_printf_float+0xb6>
 800692a:	2301      	movs	r3, #1
 800692c:	464a      	mov	r2, r9
 800692e:	4631      	mov	r1, r6
 8006930:	4628      	mov	r0, r5
 8006932:	47b8      	blx	r7
 8006934:	3001      	adds	r0, #1
 8006936:	f43f ae56 	beq.w	80065e6 <_printf_float+0xb6>
 800693a:	f108 0801 	add.w	r8, r8, #1
 800693e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006940:	3b01      	subs	r3, #1
 8006942:	4543      	cmp	r3, r8
 8006944:	dcf1      	bgt.n	800692a <_printf_float+0x3fa>
 8006946:	4653      	mov	r3, sl
 8006948:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800694c:	e6e0      	b.n	8006710 <_printf_float+0x1e0>
 800694e:	f04f 0800 	mov.w	r8, #0
 8006952:	f104 091a 	add.w	r9, r4, #26
 8006956:	e7f2      	b.n	800693e <_printf_float+0x40e>
 8006958:	2301      	movs	r3, #1
 800695a:	4642      	mov	r2, r8
 800695c:	e7df      	b.n	800691e <_printf_float+0x3ee>
 800695e:	2301      	movs	r3, #1
 8006960:	464a      	mov	r2, r9
 8006962:	4631      	mov	r1, r6
 8006964:	4628      	mov	r0, r5
 8006966:	47b8      	blx	r7
 8006968:	3001      	adds	r0, #1
 800696a:	f43f ae3c 	beq.w	80065e6 <_printf_float+0xb6>
 800696e:	f108 0801 	add.w	r8, r8, #1
 8006972:	68e3      	ldr	r3, [r4, #12]
 8006974:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006976:	1a5b      	subs	r3, r3, r1
 8006978:	4543      	cmp	r3, r8
 800697a:	dcf0      	bgt.n	800695e <_printf_float+0x42e>
 800697c:	e6fd      	b.n	800677a <_printf_float+0x24a>
 800697e:	f04f 0800 	mov.w	r8, #0
 8006982:	f104 0919 	add.w	r9, r4, #25
 8006986:	e7f4      	b.n	8006972 <_printf_float+0x442>

08006988 <_printf_common>:
 8006988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800698c:	4616      	mov	r6, r2
 800698e:	4699      	mov	r9, r3
 8006990:	688a      	ldr	r2, [r1, #8]
 8006992:	690b      	ldr	r3, [r1, #16]
 8006994:	4607      	mov	r7, r0
 8006996:	4293      	cmp	r3, r2
 8006998:	bfb8      	it	lt
 800699a:	4613      	movlt	r3, r2
 800699c:	6033      	str	r3, [r6, #0]
 800699e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80069a2:	460c      	mov	r4, r1
 80069a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80069a8:	b10a      	cbz	r2, 80069ae <_printf_common+0x26>
 80069aa:	3301      	adds	r3, #1
 80069ac:	6033      	str	r3, [r6, #0]
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	0699      	lsls	r1, r3, #26
 80069b2:	bf42      	ittt	mi
 80069b4:	6833      	ldrmi	r3, [r6, #0]
 80069b6:	3302      	addmi	r3, #2
 80069b8:	6033      	strmi	r3, [r6, #0]
 80069ba:	6825      	ldr	r5, [r4, #0]
 80069bc:	f015 0506 	ands.w	r5, r5, #6
 80069c0:	d106      	bne.n	80069d0 <_printf_common+0x48>
 80069c2:	f104 0a19 	add.w	sl, r4, #25
 80069c6:	68e3      	ldr	r3, [r4, #12]
 80069c8:	6832      	ldr	r2, [r6, #0]
 80069ca:	1a9b      	subs	r3, r3, r2
 80069cc:	42ab      	cmp	r3, r5
 80069ce:	dc28      	bgt.n	8006a22 <_printf_common+0x9a>
 80069d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80069d4:	1e13      	subs	r3, r2, #0
 80069d6:	6822      	ldr	r2, [r4, #0]
 80069d8:	bf18      	it	ne
 80069da:	2301      	movne	r3, #1
 80069dc:	0692      	lsls	r2, r2, #26
 80069de:	d42d      	bmi.n	8006a3c <_printf_common+0xb4>
 80069e0:	4649      	mov	r1, r9
 80069e2:	4638      	mov	r0, r7
 80069e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80069e8:	47c0      	blx	r8
 80069ea:	3001      	adds	r0, #1
 80069ec:	d020      	beq.n	8006a30 <_printf_common+0xa8>
 80069ee:	6823      	ldr	r3, [r4, #0]
 80069f0:	68e5      	ldr	r5, [r4, #12]
 80069f2:	f003 0306 	and.w	r3, r3, #6
 80069f6:	2b04      	cmp	r3, #4
 80069f8:	bf18      	it	ne
 80069fa:	2500      	movne	r5, #0
 80069fc:	6832      	ldr	r2, [r6, #0]
 80069fe:	f04f 0600 	mov.w	r6, #0
 8006a02:	68a3      	ldr	r3, [r4, #8]
 8006a04:	bf08      	it	eq
 8006a06:	1aad      	subeq	r5, r5, r2
 8006a08:	6922      	ldr	r2, [r4, #16]
 8006a0a:	bf08      	it	eq
 8006a0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a10:	4293      	cmp	r3, r2
 8006a12:	bfc4      	itt	gt
 8006a14:	1a9b      	subgt	r3, r3, r2
 8006a16:	18ed      	addgt	r5, r5, r3
 8006a18:	341a      	adds	r4, #26
 8006a1a:	42b5      	cmp	r5, r6
 8006a1c:	d11a      	bne.n	8006a54 <_printf_common+0xcc>
 8006a1e:	2000      	movs	r0, #0
 8006a20:	e008      	b.n	8006a34 <_printf_common+0xac>
 8006a22:	2301      	movs	r3, #1
 8006a24:	4652      	mov	r2, sl
 8006a26:	4649      	mov	r1, r9
 8006a28:	4638      	mov	r0, r7
 8006a2a:	47c0      	blx	r8
 8006a2c:	3001      	adds	r0, #1
 8006a2e:	d103      	bne.n	8006a38 <_printf_common+0xb0>
 8006a30:	f04f 30ff 	mov.w	r0, #4294967295
 8006a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a38:	3501      	adds	r5, #1
 8006a3a:	e7c4      	b.n	80069c6 <_printf_common+0x3e>
 8006a3c:	2030      	movs	r0, #48	; 0x30
 8006a3e:	18e1      	adds	r1, r4, r3
 8006a40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a44:	1c5a      	adds	r2, r3, #1
 8006a46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a4a:	4422      	add	r2, r4
 8006a4c:	3302      	adds	r3, #2
 8006a4e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a52:	e7c5      	b.n	80069e0 <_printf_common+0x58>
 8006a54:	2301      	movs	r3, #1
 8006a56:	4622      	mov	r2, r4
 8006a58:	4649      	mov	r1, r9
 8006a5a:	4638      	mov	r0, r7
 8006a5c:	47c0      	blx	r8
 8006a5e:	3001      	adds	r0, #1
 8006a60:	d0e6      	beq.n	8006a30 <_printf_common+0xa8>
 8006a62:	3601      	adds	r6, #1
 8006a64:	e7d9      	b.n	8006a1a <_printf_common+0x92>
	...

08006a68 <_printf_i>:
 8006a68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a6c:	460c      	mov	r4, r1
 8006a6e:	7e27      	ldrb	r7, [r4, #24]
 8006a70:	4691      	mov	r9, r2
 8006a72:	2f78      	cmp	r7, #120	; 0x78
 8006a74:	4680      	mov	r8, r0
 8006a76:	469a      	mov	sl, r3
 8006a78:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006a7a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a7e:	d807      	bhi.n	8006a90 <_printf_i+0x28>
 8006a80:	2f62      	cmp	r7, #98	; 0x62
 8006a82:	d80a      	bhi.n	8006a9a <_printf_i+0x32>
 8006a84:	2f00      	cmp	r7, #0
 8006a86:	f000 80d9 	beq.w	8006c3c <_printf_i+0x1d4>
 8006a8a:	2f58      	cmp	r7, #88	; 0x58
 8006a8c:	f000 80a4 	beq.w	8006bd8 <_printf_i+0x170>
 8006a90:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006a94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a98:	e03a      	b.n	8006b10 <_printf_i+0xa8>
 8006a9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a9e:	2b15      	cmp	r3, #21
 8006aa0:	d8f6      	bhi.n	8006a90 <_printf_i+0x28>
 8006aa2:	a001      	add	r0, pc, #4	; (adr r0, 8006aa8 <_printf_i+0x40>)
 8006aa4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006aa8:	08006b01 	.word	0x08006b01
 8006aac:	08006b15 	.word	0x08006b15
 8006ab0:	08006a91 	.word	0x08006a91
 8006ab4:	08006a91 	.word	0x08006a91
 8006ab8:	08006a91 	.word	0x08006a91
 8006abc:	08006a91 	.word	0x08006a91
 8006ac0:	08006b15 	.word	0x08006b15
 8006ac4:	08006a91 	.word	0x08006a91
 8006ac8:	08006a91 	.word	0x08006a91
 8006acc:	08006a91 	.word	0x08006a91
 8006ad0:	08006a91 	.word	0x08006a91
 8006ad4:	08006c23 	.word	0x08006c23
 8006ad8:	08006b45 	.word	0x08006b45
 8006adc:	08006c05 	.word	0x08006c05
 8006ae0:	08006a91 	.word	0x08006a91
 8006ae4:	08006a91 	.word	0x08006a91
 8006ae8:	08006c45 	.word	0x08006c45
 8006aec:	08006a91 	.word	0x08006a91
 8006af0:	08006b45 	.word	0x08006b45
 8006af4:	08006a91 	.word	0x08006a91
 8006af8:	08006a91 	.word	0x08006a91
 8006afc:	08006c0d 	.word	0x08006c0d
 8006b00:	680b      	ldr	r3, [r1, #0]
 8006b02:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006b06:	1d1a      	adds	r2, r3, #4
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	600a      	str	r2, [r1, #0]
 8006b0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b10:	2301      	movs	r3, #1
 8006b12:	e0a4      	b.n	8006c5e <_printf_i+0x1f6>
 8006b14:	6825      	ldr	r5, [r4, #0]
 8006b16:	6808      	ldr	r0, [r1, #0]
 8006b18:	062e      	lsls	r6, r5, #24
 8006b1a:	f100 0304 	add.w	r3, r0, #4
 8006b1e:	d50a      	bpl.n	8006b36 <_printf_i+0xce>
 8006b20:	6805      	ldr	r5, [r0, #0]
 8006b22:	600b      	str	r3, [r1, #0]
 8006b24:	2d00      	cmp	r5, #0
 8006b26:	da03      	bge.n	8006b30 <_printf_i+0xc8>
 8006b28:	232d      	movs	r3, #45	; 0x2d
 8006b2a:	426d      	negs	r5, r5
 8006b2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b30:	230a      	movs	r3, #10
 8006b32:	485e      	ldr	r0, [pc, #376]	; (8006cac <_printf_i+0x244>)
 8006b34:	e019      	b.n	8006b6a <_printf_i+0x102>
 8006b36:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006b3a:	6805      	ldr	r5, [r0, #0]
 8006b3c:	600b      	str	r3, [r1, #0]
 8006b3e:	bf18      	it	ne
 8006b40:	b22d      	sxthne	r5, r5
 8006b42:	e7ef      	b.n	8006b24 <_printf_i+0xbc>
 8006b44:	680b      	ldr	r3, [r1, #0]
 8006b46:	6825      	ldr	r5, [r4, #0]
 8006b48:	1d18      	adds	r0, r3, #4
 8006b4a:	6008      	str	r0, [r1, #0]
 8006b4c:	0628      	lsls	r0, r5, #24
 8006b4e:	d501      	bpl.n	8006b54 <_printf_i+0xec>
 8006b50:	681d      	ldr	r5, [r3, #0]
 8006b52:	e002      	b.n	8006b5a <_printf_i+0xf2>
 8006b54:	0669      	lsls	r1, r5, #25
 8006b56:	d5fb      	bpl.n	8006b50 <_printf_i+0xe8>
 8006b58:	881d      	ldrh	r5, [r3, #0]
 8006b5a:	2f6f      	cmp	r7, #111	; 0x6f
 8006b5c:	bf0c      	ite	eq
 8006b5e:	2308      	moveq	r3, #8
 8006b60:	230a      	movne	r3, #10
 8006b62:	4852      	ldr	r0, [pc, #328]	; (8006cac <_printf_i+0x244>)
 8006b64:	2100      	movs	r1, #0
 8006b66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b6a:	6866      	ldr	r6, [r4, #4]
 8006b6c:	2e00      	cmp	r6, #0
 8006b6e:	bfa8      	it	ge
 8006b70:	6821      	ldrge	r1, [r4, #0]
 8006b72:	60a6      	str	r6, [r4, #8]
 8006b74:	bfa4      	itt	ge
 8006b76:	f021 0104 	bicge.w	r1, r1, #4
 8006b7a:	6021      	strge	r1, [r4, #0]
 8006b7c:	b90d      	cbnz	r5, 8006b82 <_printf_i+0x11a>
 8006b7e:	2e00      	cmp	r6, #0
 8006b80:	d04d      	beq.n	8006c1e <_printf_i+0x1b6>
 8006b82:	4616      	mov	r6, r2
 8006b84:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b88:	fb03 5711 	mls	r7, r3, r1, r5
 8006b8c:	5dc7      	ldrb	r7, [r0, r7]
 8006b8e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b92:	462f      	mov	r7, r5
 8006b94:	42bb      	cmp	r3, r7
 8006b96:	460d      	mov	r5, r1
 8006b98:	d9f4      	bls.n	8006b84 <_printf_i+0x11c>
 8006b9a:	2b08      	cmp	r3, #8
 8006b9c:	d10b      	bne.n	8006bb6 <_printf_i+0x14e>
 8006b9e:	6823      	ldr	r3, [r4, #0]
 8006ba0:	07df      	lsls	r7, r3, #31
 8006ba2:	d508      	bpl.n	8006bb6 <_printf_i+0x14e>
 8006ba4:	6923      	ldr	r3, [r4, #16]
 8006ba6:	6861      	ldr	r1, [r4, #4]
 8006ba8:	4299      	cmp	r1, r3
 8006baa:	bfde      	ittt	le
 8006bac:	2330      	movle	r3, #48	; 0x30
 8006bae:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006bb2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006bb6:	1b92      	subs	r2, r2, r6
 8006bb8:	6122      	str	r2, [r4, #16]
 8006bba:	464b      	mov	r3, r9
 8006bbc:	4621      	mov	r1, r4
 8006bbe:	4640      	mov	r0, r8
 8006bc0:	f8cd a000 	str.w	sl, [sp]
 8006bc4:	aa03      	add	r2, sp, #12
 8006bc6:	f7ff fedf 	bl	8006988 <_printf_common>
 8006bca:	3001      	adds	r0, #1
 8006bcc:	d14c      	bne.n	8006c68 <_printf_i+0x200>
 8006bce:	f04f 30ff 	mov.w	r0, #4294967295
 8006bd2:	b004      	add	sp, #16
 8006bd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bd8:	4834      	ldr	r0, [pc, #208]	; (8006cac <_printf_i+0x244>)
 8006bda:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006bde:	680e      	ldr	r6, [r1, #0]
 8006be0:	6823      	ldr	r3, [r4, #0]
 8006be2:	f856 5b04 	ldr.w	r5, [r6], #4
 8006be6:	061f      	lsls	r7, r3, #24
 8006be8:	600e      	str	r6, [r1, #0]
 8006bea:	d514      	bpl.n	8006c16 <_printf_i+0x1ae>
 8006bec:	07d9      	lsls	r1, r3, #31
 8006bee:	bf44      	itt	mi
 8006bf0:	f043 0320 	orrmi.w	r3, r3, #32
 8006bf4:	6023      	strmi	r3, [r4, #0]
 8006bf6:	b91d      	cbnz	r5, 8006c00 <_printf_i+0x198>
 8006bf8:	6823      	ldr	r3, [r4, #0]
 8006bfa:	f023 0320 	bic.w	r3, r3, #32
 8006bfe:	6023      	str	r3, [r4, #0]
 8006c00:	2310      	movs	r3, #16
 8006c02:	e7af      	b.n	8006b64 <_printf_i+0xfc>
 8006c04:	6823      	ldr	r3, [r4, #0]
 8006c06:	f043 0320 	orr.w	r3, r3, #32
 8006c0a:	6023      	str	r3, [r4, #0]
 8006c0c:	2378      	movs	r3, #120	; 0x78
 8006c0e:	4828      	ldr	r0, [pc, #160]	; (8006cb0 <_printf_i+0x248>)
 8006c10:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006c14:	e7e3      	b.n	8006bde <_printf_i+0x176>
 8006c16:	065e      	lsls	r6, r3, #25
 8006c18:	bf48      	it	mi
 8006c1a:	b2ad      	uxthmi	r5, r5
 8006c1c:	e7e6      	b.n	8006bec <_printf_i+0x184>
 8006c1e:	4616      	mov	r6, r2
 8006c20:	e7bb      	b.n	8006b9a <_printf_i+0x132>
 8006c22:	680b      	ldr	r3, [r1, #0]
 8006c24:	6826      	ldr	r6, [r4, #0]
 8006c26:	1d1d      	adds	r5, r3, #4
 8006c28:	6960      	ldr	r0, [r4, #20]
 8006c2a:	600d      	str	r5, [r1, #0]
 8006c2c:	0635      	lsls	r5, r6, #24
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	d501      	bpl.n	8006c36 <_printf_i+0x1ce>
 8006c32:	6018      	str	r0, [r3, #0]
 8006c34:	e002      	b.n	8006c3c <_printf_i+0x1d4>
 8006c36:	0671      	lsls	r1, r6, #25
 8006c38:	d5fb      	bpl.n	8006c32 <_printf_i+0x1ca>
 8006c3a:	8018      	strh	r0, [r3, #0]
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	4616      	mov	r6, r2
 8006c40:	6123      	str	r3, [r4, #16]
 8006c42:	e7ba      	b.n	8006bba <_printf_i+0x152>
 8006c44:	680b      	ldr	r3, [r1, #0]
 8006c46:	1d1a      	adds	r2, r3, #4
 8006c48:	600a      	str	r2, [r1, #0]
 8006c4a:	681e      	ldr	r6, [r3, #0]
 8006c4c:	2100      	movs	r1, #0
 8006c4e:	4630      	mov	r0, r6
 8006c50:	6862      	ldr	r2, [r4, #4]
 8006c52:	f002 fbad 	bl	80093b0 <memchr>
 8006c56:	b108      	cbz	r0, 8006c5c <_printf_i+0x1f4>
 8006c58:	1b80      	subs	r0, r0, r6
 8006c5a:	6060      	str	r0, [r4, #4]
 8006c5c:	6863      	ldr	r3, [r4, #4]
 8006c5e:	6123      	str	r3, [r4, #16]
 8006c60:	2300      	movs	r3, #0
 8006c62:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c66:	e7a8      	b.n	8006bba <_printf_i+0x152>
 8006c68:	4632      	mov	r2, r6
 8006c6a:	4649      	mov	r1, r9
 8006c6c:	4640      	mov	r0, r8
 8006c6e:	6923      	ldr	r3, [r4, #16]
 8006c70:	47d0      	blx	sl
 8006c72:	3001      	adds	r0, #1
 8006c74:	d0ab      	beq.n	8006bce <_printf_i+0x166>
 8006c76:	6823      	ldr	r3, [r4, #0]
 8006c78:	079b      	lsls	r3, r3, #30
 8006c7a:	d413      	bmi.n	8006ca4 <_printf_i+0x23c>
 8006c7c:	68e0      	ldr	r0, [r4, #12]
 8006c7e:	9b03      	ldr	r3, [sp, #12]
 8006c80:	4298      	cmp	r0, r3
 8006c82:	bfb8      	it	lt
 8006c84:	4618      	movlt	r0, r3
 8006c86:	e7a4      	b.n	8006bd2 <_printf_i+0x16a>
 8006c88:	2301      	movs	r3, #1
 8006c8a:	4632      	mov	r2, r6
 8006c8c:	4649      	mov	r1, r9
 8006c8e:	4640      	mov	r0, r8
 8006c90:	47d0      	blx	sl
 8006c92:	3001      	adds	r0, #1
 8006c94:	d09b      	beq.n	8006bce <_printf_i+0x166>
 8006c96:	3501      	adds	r5, #1
 8006c98:	68e3      	ldr	r3, [r4, #12]
 8006c9a:	9903      	ldr	r1, [sp, #12]
 8006c9c:	1a5b      	subs	r3, r3, r1
 8006c9e:	42ab      	cmp	r3, r5
 8006ca0:	dcf2      	bgt.n	8006c88 <_printf_i+0x220>
 8006ca2:	e7eb      	b.n	8006c7c <_printf_i+0x214>
 8006ca4:	2500      	movs	r5, #0
 8006ca6:	f104 0619 	add.w	r6, r4, #25
 8006caa:	e7f5      	b.n	8006c98 <_printf_i+0x230>
 8006cac:	0800b80c 	.word	0x0800b80c
 8006cb0:	0800b81d 	.word	0x0800b81d

08006cb4 <_scanf_float>:
 8006cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb8:	b087      	sub	sp, #28
 8006cba:	9303      	str	r3, [sp, #12]
 8006cbc:	688b      	ldr	r3, [r1, #8]
 8006cbe:	4617      	mov	r7, r2
 8006cc0:	1e5a      	subs	r2, r3, #1
 8006cc2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006cc6:	bf85      	ittet	hi
 8006cc8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006ccc:	195b      	addhi	r3, r3, r5
 8006cce:	2300      	movls	r3, #0
 8006cd0:	9302      	strhi	r3, [sp, #8]
 8006cd2:	bf88      	it	hi
 8006cd4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006cd8:	468b      	mov	fp, r1
 8006cda:	f04f 0500 	mov.w	r5, #0
 8006cde:	bf8c      	ite	hi
 8006ce0:	608b      	strhi	r3, [r1, #8]
 8006ce2:	9302      	strls	r3, [sp, #8]
 8006ce4:	680b      	ldr	r3, [r1, #0]
 8006ce6:	4680      	mov	r8, r0
 8006ce8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006cec:	f84b 3b1c 	str.w	r3, [fp], #28
 8006cf0:	460c      	mov	r4, r1
 8006cf2:	465e      	mov	r6, fp
 8006cf4:	46aa      	mov	sl, r5
 8006cf6:	46a9      	mov	r9, r5
 8006cf8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006cfc:	9501      	str	r5, [sp, #4]
 8006cfe:	68a2      	ldr	r2, [r4, #8]
 8006d00:	b152      	cbz	r2, 8006d18 <_scanf_float+0x64>
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	781b      	ldrb	r3, [r3, #0]
 8006d06:	2b4e      	cmp	r3, #78	; 0x4e
 8006d08:	d864      	bhi.n	8006dd4 <_scanf_float+0x120>
 8006d0a:	2b40      	cmp	r3, #64	; 0x40
 8006d0c:	d83c      	bhi.n	8006d88 <_scanf_float+0xd4>
 8006d0e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006d12:	b2c8      	uxtb	r0, r1
 8006d14:	280e      	cmp	r0, #14
 8006d16:	d93a      	bls.n	8006d8e <_scanf_float+0xda>
 8006d18:	f1b9 0f00 	cmp.w	r9, #0
 8006d1c:	d003      	beq.n	8006d26 <_scanf_float+0x72>
 8006d1e:	6823      	ldr	r3, [r4, #0]
 8006d20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d24:	6023      	str	r3, [r4, #0]
 8006d26:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d2a:	f1ba 0f01 	cmp.w	sl, #1
 8006d2e:	f200 8113 	bhi.w	8006f58 <_scanf_float+0x2a4>
 8006d32:	455e      	cmp	r6, fp
 8006d34:	f200 8105 	bhi.w	8006f42 <_scanf_float+0x28e>
 8006d38:	2501      	movs	r5, #1
 8006d3a:	4628      	mov	r0, r5
 8006d3c:	b007      	add	sp, #28
 8006d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d42:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006d46:	2a0d      	cmp	r2, #13
 8006d48:	d8e6      	bhi.n	8006d18 <_scanf_float+0x64>
 8006d4a:	a101      	add	r1, pc, #4	; (adr r1, 8006d50 <_scanf_float+0x9c>)
 8006d4c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006d50:	08006e8f 	.word	0x08006e8f
 8006d54:	08006d19 	.word	0x08006d19
 8006d58:	08006d19 	.word	0x08006d19
 8006d5c:	08006d19 	.word	0x08006d19
 8006d60:	08006eef 	.word	0x08006eef
 8006d64:	08006ec7 	.word	0x08006ec7
 8006d68:	08006d19 	.word	0x08006d19
 8006d6c:	08006d19 	.word	0x08006d19
 8006d70:	08006e9d 	.word	0x08006e9d
 8006d74:	08006d19 	.word	0x08006d19
 8006d78:	08006d19 	.word	0x08006d19
 8006d7c:	08006d19 	.word	0x08006d19
 8006d80:	08006d19 	.word	0x08006d19
 8006d84:	08006e55 	.word	0x08006e55
 8006d88:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006d8c:	e7db      	b.n	8006d46 <_scanf_float+0x92>
 8006d8e:	290e      	cmp	r1, #14
 8006d90:	d8c2      	bhi.n	8006d18 <_scanf_float+0x64>
 8006d92:	a001      	add	r0, pc, #4	; (adr r0, 8006d98 <_scanf_float+0xe4>)
 8006d94:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006d98:	08006e47 	.word	0x08006e47
 8006d9c:	08006d19 	.word	0x08006d19
 8006da0:	08006e47 	.word	0x08006e47
 8006da4:	08006edb 	.word	0x08006edb
 8006da8:	08006d19 	.word	0x08006d19
 8006dac:	08006df5 	.word	0x08006df5
 8006db0:	08006e31 	.word	0x08006e31
 8006db4:	08006e31 	.word	0x08006e31
 8006db8:	08006e31 	.word	0x08006e31
 8006dbc:	08006e31 	.word	0x08006e31
 8006dc0:	08006e31 	.word	0x08006e31
 8006dc4:	08006e31 	.word	0x08006e31
 8006dc8:	08006e31 	.word	0x08006e31
 8006dcc:	08006e31 	.word	0x08006e31
 8006dd0:	08006e31 	.word	0x08006e31
 8006dd4:	2b6e      	cmp	r3, #110	; 0x6e
 8006dd6:	d809      	bhi.n	8006dec <_scanf_float+0x138>
 8006dd8:	2b60      	cmp	r3, #96	; 0x60
 8006dda:	d8b2      	bhi.n	8006d42 <_scanf_float+0x8e>
 8006ddc:	2b54      	cmp	r3, #84	; 0x54
 8006dde:	d077      	beq.n	8006ed0 <_scanf_float+0x21c>
 8006de0:	2b59      	cmp	r3, #89	; 0x59
 8006de2:	d199      	bne.n	8006d18 <_scanf_float+0x64>
 8006de4:	2d07      	cmp	r5, #7
 8006de6:	d197      	bne.n	8006d18 <_scanf_float+0x64>
 8006de8:	2508      	movs	r5, #8
 8006dea:	e029      	b.n	8006e40 <_scanf_float+0x18c>
 8006dec:	2b74      	cmp	r3, #116	; 0x74
 8006dee:	d06f      	beq.n	8006ed0 <_scanf_float+0x21c>
 8006df0:	2b79      	cmp	r3, #121	; 0x79
 8006df2:	e7f6      	b.n	8006de2 <_scanf_float+0x12e>
 8006df4:	6821      	ldr	r1, [r4, #0]
 8006df6:	05c8      	lsls	r0, r1, #23
 8006df8:	d51a      	bpl.n	8006e30 <_scanf_float+0x17c>
 8006dfa:	9b02      	ldr	r3, [sp, #8]
 8006dfc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006e00:	6021      	str	r1, [r4, #0]
 8006e02:	f109 0901 	add.w	r9, r9, #1
 8006e06:	b11b      	cbz	r3, 8006e10 <_scanf_float+0x15c>
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	3201      	adds	r2, #1
 8006e0c:	9302      	str	r3, [sp, #8]
 8006e0e:	60a2      	str	r2, [r4, #8]
 8006e10:	68a3      	ldr	r3, [r4, #8]
 8006e12:	3b01      	subs	r3, #1
 8006e14:	60a3      	str	r3, [r4, #8]
 8006e16:	6923      	ldr	r3, [r4, #16]
 8006e18:	3301      	adds	r3, #1
 8006e1a:	6123      	str	r3, [r4, #16]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	3b01      	subs	r3, #1
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	607b      	str	r3, [r7, #4]
 8006e24:	f340 8084 	ble.w	8006f30 <_scanf_float+0x27c>
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	603b      	str	r3, [r7, #0]
 8006e2e:	e766      	b.n	8006cfe <_scanf_float+0x4a>
 8006e30:	eb1a 0f05 	cmn.w	sl, r5
 8006e34:	f47f af70 	bne.w	8006d18 <_scanf_float+0x64>
 8006e38:	6822      	ldr	r2, [r4, #0]
 8006e3a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006e3e:	6022      	str	r2, [r4, #0]
 8006e40:	f806 3b01 	strb.w	r3, [r6], #1
 8006e44:	e7e4      	b.n	8006e10 <_scanf_float+0x15c>
 8006e46:	6822      	ldr	r2, [r4, #0]
 8006e48:	0610      	lsls	r0, r2, #24
 8006e4a:	f57f af65 	bpl.w	8006d18 <_scanf_float+0x64>
 8006e4e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e52:	e7f4      	b.n	8006e3e <_scanf_float+0x18a>
 8006e54:	f1ba 0f00 	cmp.w	sl, #0
 8006e58:	d10e      	bne.n	8006e78 <_scanf_float+0x1c4>
 8006e5a:	f1b9 0f00 	cmp.w	r9, #0
 8006e5e:	d10e      	bne.n	8006e7e <_scanf_float+0x1ca>
 8006e60:	6822      	ldr	r2, [r4, #0]
 8006e62:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006e66:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006e6a:	d108      	bne.n	8006e7e <_scanf_float+0x1ca>
 8006e6c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006e70:	f04f 0a01 	mov.w	sl, #1
 8006e74:	6022      	str	r2, [r4, #0]
 8006e76:	e7e3      	b.n	8006e40 <_scanf_float+0x18c>
 8006e78:	f1ba 0f02 	cmp.w	sl, #2
 8006e7c:	d055      	beq.n	8006f2a <_scanf_float+0x276>
 8006e7e:	2d01      	cmp	r5, #1
 8006e80:	d002      	beq.n	8006e88 <_scanf_float+0x1d4>
 8006e82:	2d04      	cmp	r5, #4
 8006e84:	f47f af48 	bne.w	8006d18 <_scanf_float+0x64>
 8006e88:	3501      	adds	r5, #1
 8006e8a:	b2ed      	uxtb	r5, r5
 8006e8c:	e7d8      	b.n	8006e40 <_scanf_float+0x18c>
 8006e8e:	f1ba 0f01 	cmp.w	sl, #1
 8006e92:	f47f af41 	bne.w	8006d18 <_scanf_float+0x64>
 8006e96:	f04f 0a02 	mov.w	sl, #2
 8006e9a:	e7d1      	b.n	8006e40 <_scanf_float+0x18c>
 8006e9c:	b97d      	cbnz	r5, 8006ebe <_scanf_float+0x20a>
 8006e9e:	f1b9 0f00 	cmp.w	r9, #0
 8006ea2:	f47f af3c 	bne.w	8006d1e <_scanf_float+0x6a>
 8006ea6:	6822      	ldr	r2, [r4, #0]
 8006ea8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006eac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006eb0:	f47f af39 	bne.w	8006d26 <_scanf_float+0x72>
 8006eb4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006eb8:	2501      	movs	r5, #1
 8006eba:	6022      	str	r2, [r4, #0]
 8006ebc:	e7c0      	b.n	8006e40 <_scanf_float+0x18c>
 8006ebe:	2d03      	cmp	r5, #3
 8006ec0:	d0e2      	beq.n	8006e88 <_scanf_float+0x1d4>
 8006ec2:	2d05      	cmp	r5, #5
 8006ec4:	e7de      	b.n	8006e84 <_scanf_float+0x1d0>
 8006ec6:	2d02      	cmp	r5, #2
 8006ec8:	f47f af26 	bne.w	8006d18 <_scanf_float+0x64>
 8006ecc:	2503      	movs	r5, #3
 8006ece:	e7b7      	b.n	8006e40 <_scanf_float+0x18c>
 8006ed0:	2d06      	cmp	r5, #6
 8006ed2:	f47f af21 	bne.w	8006d18 <_scanf_float+0x64>
 8006ed6:	2507      	movs	r5, #7
 8006ed8:	e7b2      	b.n	8006e40 <_scanf_float+0x18c>
 8006eda:	6822      	ldr	r2, [r4, #0]
 8006edc:	0591      	lsls	r1, r2, #22
 8006ede:	f57f af1b 	bpl.w	8006d18 <_scanf_float+0x64>
 8006ee2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006ee6:	6022      	str	r2, [r4, #0]
 8006ee8:	f8cd 9004 	str.w	r9, [sp, #4]
 8006eec:	e7a8      	b.n	8006e40 <_scanf_float+0x18c>
 8006eee:	6822      	ldr	r2, [r4, #0]
 8006ef0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006ef4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006ef8:	d006      	beq.n	8006f08 <_scanf_float+0x254>
 8006efa:	0550      	lsls	r0, r2, #21
 8006efc:	f57f af0c 	bpl.w	8006d18 <_scanf_float+0x64>
 8006f00:	f1b9 0f00 	cmp.w	r9, #0
 8006f04:	f43f af0f 	beq.w	8006d26 <_scanf_float+0x72>
 8006f08:	0591      	lsls	r1, r2, #22
 8006f0a:	bf58      	it	pl
 8006f0c:	9901      	ldrpl	r1, [sp, #4]
 8006f0e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006f12:	bf58      	it	pl
 8006f14:	eba9 0101 	subpl.w	r1, r9, r1
 8006f18:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006f1c:	f04f 0900 	mov.w	r9, #0
 8006f20:	bf58      	it	pl
 8006f22:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006f26:	6022      	str	r2, [r4, #0]
 8006f28:	e78a      	b.n	8006e40 <_scanf_float+0x18c>
 8006f2a:	f04f 0a03 	mov.w	sl, #3
 8006f2e:	e787      	b.n	8006e40 <_scanf_float+0x18c>
 8006f30:	4639      	mov	r1, r7
 8006f32:	4640      	mov	r0, r8
 8006f34:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006f38:	4798      	blx	r3
 8006f3a:	2800      	cmp	r0, #0
 8006f3c:	f43f aedf 	beq.w	8006cfe <_scanf_float+0x4a>
 8006f40:	e6ea      	b.n	8006d18 <_scanf_float+0x64>
 8006f42:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f46:	463a      	mov	r2, r7
 8006f48:	4640      	mov	r0, r8
 8006f4a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f4e:	4798      	blx	r3
 8006f50:	6923      	ldr	r3, [r4, #16]
 8006f52:	3b01      	subs	r3, #1
 8006f54:	6123      	str	r3, [r4, #16]
 8006f56:	e6ec      	b.n	8006d32 <_scanf_float+0x7e>
 8006f58:	1e6b      	subs	r3, r5, #1
 8006f5a:	2b06      	cmp	r3, #6
 8006f5c:	d825      	bhi.n	8006faa <_scanf_float+0x2f6>
 8006f5e:	2d02      	cmp	r5, #2
 8006f60:	d836      	bhi.n	8006fd0 <_scanf_float+0x31c>
 8006f62:	455e      	cmp	r6, fp
 8006f64:	f67f aee8 	bls.w	8006d38 <_scanf_float+0x84>
 8006f68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f6c:	463a      	mov	r2, r7
 8006f6e:	4640      	mov	r0, r8
 8006f70:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006f74:	4798      	blx	r3
 8006f76:	6923      	ldr	r3, [r4, #16]
 8006f78:	3b01      	subs	r3, #1
 8006f7a:	6123      	str	r3, [r4, #16]
 8006f7c:	e7f1      	b.n	8006f62 <_scanf_float+0x2ae>
 8006f7e:	9802      	ldr	r0, [sp, #8]
 8006f80:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f84:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006f88:	463a      	mov	r2, r7
 8006f8a:	9002      	str	r0, [sp, #8]
 8006f8c:	4640      	mov	r0, r8
 8006f8e:	4798      	blx	r3
 8006f90:	6923      	ldr	r3, [r4, #16]
 8006f92:	3b01      	subs	r3, #1
 8006f94:	6123      	str	r3, [r4, #16]
 8006f96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f9a:	fa5f fa8a 	uxtb.w	sl, sl
 8006f9e:	f1ba 0f02 	cmp.w	sl, #2
 8006fa2:	d1ec      	bne.n	8006f7e <_scanf_float+0x2ca>
 8006fa4:	3d03      	subs	r5, #3
 8006fa6:	b2ed      	uxtb	r5, r5
 8006fa8:	1b76      	subs	r6, r6, r5
 8006faa:	6823      	ldr	r3, [r4, #0]
 8006fac:	05da      	lsls	r2, r3, #23
 8006fae:	d52f      	bpl.n	8007010 <_scanf_float+0x35c>
 8006fb0:	055b      	lsls	r3, r3, #21
 8006fb2:	d510      	bpl.n	8006fd6 <_scanf_float+0x322>
 8006fb4:	455e      	cmp	r6, fp
 8006fb6:	f67f aebf 	bls.w	8006d38 <_scanf_float+0x84>
 8006fba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006fbe:	463a      	mov	r2, r7
 8006fc0:	4640      	mov	r0, r8
 8006fc2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006fc6:	4798      	blx	r3
 8006fc8:	6923      	ldr	r3, [r4, #16]
 8006fca:	3b01      	subs	r3, #1
 8006fcc:	6123      	str	r3, [r4, #16]
 8006fce:	e7f1      	b.n	8006fb4 <_scanf_float+0x300>
 8006fd0:	46aa      	mov	sl, r5
 8006fd2:	9602      	str	r6, [sp, #8]
 8006fd4:	e7df      	b.n	8006f96 <_scanf_float+0x2e2>
 8006fd6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006fda:	6923      	ldr	r3, [r4, #16]
 8006fdc:	2965      	cmp	r1, #101	; 0x65
 8006fde:	f103 33ff 	add.w	r3, r3, #4294967295
 8006fe2:	f106 35ff 	add.w	r5, r6, #4294967295
 8006fe6:	6123      	str	r3, [r4, #16]
 8006fe8:	d00c      	beq.n	8007004 <_scanf_float+0x350>
 8006fea:	2945      	cmp	r1, #69	; 0x45
 8006fec:	d00a      	beq.n	8007004 <_scanf_float+0x350>
 8006fee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ff2:	463a      	mov	r2, r7
 8006ff4:	4640      	mov	r0, r8
 8006ff6:	4798      	blx	r3
 8006ff8:	6923      	ldr	r3, [r4, #16]
 8006ffa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006ffe:	3b01      	subs	r3, #1
 8007000:	1eb5      	subs	r5, r6, #2
 8007002:	6123      	str	r3, [r4, #16]
 8007004:	463a      	mov	r2, r7
 8007006:	4640      	mov	r0, r8
 8007008:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800700c:	4798      	blx	r3
 800700e:	462e      	mov	r6, r5
 8007010:	6825      	ldr	r5, [r4, #0]
 8007012:	f015 0510 	ands.w	r5, r5, #16
 8007016:	d159      	bne.n	80070cc <_scanf_float+0x418>
 8007018:	7035      	strb	r5, [r6, #0]
 800701a:	6823      	ldr	r3, [r4, #0]
 800701c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007020:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007024:	d11c      	bne.n	8007060 <_scanf_float+0x3ac>
 8007026:	9b01      	ldr	r3, [sp, #4]
 8007028:	454b      	cmp	r3, r9
 800702a:	eba3 0209 	sub.w	r2, r3, r9
 800702e:	d124      	bne.n	800707a <_scanf_float+0x3c6>
 8007030:	2200      	movs	r2, #0
 8007032:	4659      	mov	r1, fp
 8007034:	4640      	mov	r0, r8
 8007036:	f000 fef7 	bl	8007e28 <_strtod_r>
 800703a:	f8d4 c000 	ldr.w	ip, [r4]
 800703e:	9b03      	ldr	r3, [sp, #12]
 8007040:	f01c 0f02 	tst.w	ip, #2
 8007044:	4606      	mov	r6, r0
 8007046:	460f      	mov	r7, r1
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	d021      	beq.n	8007090 <_scanf_float+0x3dc>
 800704c:	9903      	ldr	r1, [sp, #12]
 800704e:	1d1a      	adds	r2, r3, #4
 8007050:	600a      	str	r2, [r1, #0]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	e9c3 6700 	strd	r6, r7, [r3]
 8007058:	68e3      	ldr	r3, [r4, #12]
 800705a:	3301      	adds	r3, #1
 800705c:	60e3      	str	r3, [r4, #12]
 800705e:	e66c      	b.n	8006d3a <_scanf_float+0x86>
 8007060:	9b04      	ldr	r3, [sp, #16]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d0e4      	beq.n	8007030 <_scanf_float+0x37c>
 8007066:	9905      	ldr	r1, [sp, #20]
 8007068:	230a      	movs	r3, #10
 800706a:	462a      	mov	r2, r5
 800706c:	4640      	mov	r0, r8
 800706e:	3101      	adds	r1, #1
 8007070:	f000 ff66 	bl	8007f40 <_strtol_r>
 8007074:	9b04      	ldr	r3, [sp, #16]
 8007076:	9e05      	ldr	r6, [sp, #20]
 8007078:	1ac2      	subs	r2, r0, r3
 800707a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800707e:	429e      	cmp	r6, r3
 8007080:	bf28      	it	cs
 8007082:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007086:	4630      	mov	r0, r6
 8007088:	4911      	ldr	r1, [pc, #68]	; (80070d0 <_scanf_float+0x41c>)
 800708a:	f000 f829 	bl	80070e0 <siprintf>
 800708e:	e7cf      	b.n	8007030 <_scanf_float+0x37c>
 8007090:	f01c 0f04 	tst.w	ip, #4
 8007094:	f103 0e04 	add.w	lr, r3, #4
 8007098:	d003      	beq.n	80070a2 <_scanf_float+0x3ee>
 800709a:	9903      	ldr	r1, [sp, #12]
 800709c:	f8c1 e000 	str.w	lr, [r1]
 80070a0:	e7d7      	b.n	8007052 <_scanf_float+0x39e>
 80070a2:	9a03      	ldr	r2, [sp, #12]
 80070a4:	f8c2 e000 	str.w	lr, [r2]
 80070a8:	f8d3 8000 	ldr.w	r8, [r3]
 80070ac:	4602      	mov	r2, r0
 80070ae:	460b      	mov	r3, r1
 80070b0:	f7f9 fdcc 	bl	8000c4c <__aeabi_dcmpun>
 80070b4:	b128      	cbz	r0, 80070c2 <_scanf_float+0x40e>
 80070b6:	4807      	ldr	r0, [pc, #28]	; (80070d4 <_scanf_float+0x420>)
 80070b8:	f000 f80e 	bl	80070d8 <nanf>
 80070bc:	f8c8 0000 	str.w	r0, [r8]
 80070c0:	e7ca      	b.n	8007058 <_scanf_float+0x3a4>
 80070c2:	4630      	mov	r0, r6
 80070c4:	4639      	mov	r1, r7
 80070c6:	f7f9 fe1f 	bl	8000d08 <__aeabi_d2f>
 80070ca:	e7f7      	b.n	80070bc <_scanf_float+0x408>
 80070cc:	2500      	movs	r5, #0
 80070ce:	e634      	b.n	8006d3a <_scanf_float+0x86>
 80070d0:	0800b82e 	.word	0x0800b82e
 80070d4:	0800bc63 	.word	0x0800bc63

080070d8 <nanf>:
 80070d8:	4800      	ldr	r0, [pc, #0]	; (80070dc <nanf+0x4>)
 80070da:	4770      	bx	lr
 80070dc:	7fc00000 	.word	0x7fc00000

080070e0 <siprintf>:
 80070e0:	b40e      	push	{r1, r2, r3}
 80070e2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80070e6:	b500      	push	{lr}
 80070e8:	b09c      	sub	sp, #112	; 0x70
 80070ea:	ab1d      	add	r3, sp, #116	; 0x74
 80070ec:	9002      	str	r0, [sp, #8]
 80070ee:	9006      	str	r0, [sp, #24]
 80070f0:	9107      	str	r1, [sp, #28]
 80070f2:	9104      	str	r1, [sp, #16]
 80070f4:	4808      	ldr	r0, [pc, #32]	; (8007118 <siprintf+0x38>)
 80070f6:	4909      	ldr	r1, [pc, #36]	; (800711c <siprintf+0x3c>)
 80070f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80070fc:	9105      	str	r1, [sp, #20]
 80070fe:	6800      	ldr	r0, [r0, #0]
 8007100:	a902      	add	r1, sp, #8
 8007102:	9301      	str	r3, [sp, #4]
 8007104:	f002 ff38 	bl	8009f78 <_svfiprintf_r>
 8007108:	2200      	movs	r2, #0
 800710a:	9b02      	ldr	r3, [sp, #8]
 800710c:	701a      	strb	r2, [r3, #0]
 800710e:	b01c      	add	sp, #112	; 0x70
 8007110:	f85d eb04 	ldr.w	lr, [sp], #4
 8007114:	b003      	add	sp, #12
 8007116:	4770      	bx	lr
 8007118:	2000000c 	.word	0x2000000c
 800711c:	ffff0208 	.word	0xffff0208

08007120 <siscanf>:
 8007120:	b40e      	push	{r1, r2, r3}
 8007122:	f44f 7201 	mov.w	r2, #516	; 0x204
 8007126:	b530      	push	{r4, r5, lr}
 8007128:	b09c      	sub	sp, #112	; 0x70
 800712a:	ac1f      	add	r4, sp, #124	; 0x7c
 800712c:	f854 5b04 	ldr.w	r5, [r4], #4
 8007130:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007134:	9002      	str	r0, [sp, #8]
 8007136:	9006      	str	r0, [sp, #24]
 8007138:	f7f9 f876 	bl	8000228 <strlen>
 800713c:	4b0b      	ldr	r3, [pc, #44]	; (800716c <siscanf+0x4c>)
 800713e:	9003      	str	r0, [sp, #12]
 8007140:	930b      	str	r3, [sp, #44]	; 0x2c
 8007142:	2300      	movs	r3, #0
 8007144:	930f      	str	r3, [sp, #60]	; 0x3c
 8007146:	9314      	str	r3, [sp, #80]	; 0x50
 8007148:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800714c:	9007      	str	r0, [sp, #28]
 800714e:	4808      	ldr	r0, [pc, #32]	; (8007170 <siscanf+0x50>)
 8007150:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007154:	462a      	mov	r2, r5
 8007156:	4623      	mov	r3, r4
 8007158:	a902      	add	r1, sp, #8
 800715a:	6800      	ldr	r0, [r0, #0]
 800715c:	9401      	str	r4, [sp, #4]
 800715e:	f003 f865 	bl	800a22c <__ssvfiscanf_r>
 8007162:	b01c      	add	sp, #112	; 0x70
 8007164:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007168:	b003      	add	sp, #12
 800716a:	4770      	bx	lr
 800716c:	08007197 	.word	0x08007197
 8007170:	2000000c 	.word	0x2000000c

08007174 <__sread>:
 8007174:	b510      	push	{r4, lr}
 8007176:	460c      	mov	r4, r1
 8007178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800717c:	f003 fb1a 	bl	800a7b4 <_read_r>
 8007180:	2800      	cmp	r0, #0
 8007182:	bfab      	itete	ge
 8007184:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007186:	89a3      	ldrhlt	r3, [r4, #12]
 8007188:	181b      	addge	r3, r3, r0
 800718a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800718e:	bfac      	ite	ge
 8007190:	6563      	strge	r3, [r4, #84]	; 0x54
 8007192:	81a3      	strhlt	r3, [r4, #12]
 8007194:	bd10      	pop	{r4, pc}

08007196 <__seofread>:
 8007196:	2000      	movs	r0, #0
 8007198:	4770      	bx	lr

0800719a <__swrite>:
 800719a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800719e:	461f      	mov	r7, r3
 80071a0:	898b      	ldrh	r3, [r1, #12]
 80071a2:	4605      	mov	r5, r0
 80071a4:	05db      	lsls	r3, r3, #23
 80071a6:	460c      	mov	r4, r1
 80071a8:	4616      	mov	r6, r2
 80071aa:	d505      	bpl.n	80071b8 <__swrite+0x1e>
 80071ac:	2302      	movs	r3, #2
 80071ae:	2200      	movs	r2, #0
 80071b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071b4:	f002 f8d0 	bl	8009358 <_lseek_r>
 80071b8:	89a3      	ldrh	r3, [r4, #12]
 80071ba:	4632      	mov	r2, r6
 80071bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071c0:	81a3      	strh	r3, [r4, #12]
 80071c2:	4628      	mov	r0, r5
 80071c4:	463b      	mov	r3, r7
 80071c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071ce:	f000 beb9 	b.w	8007f44 <_write_r>

080071d2 <__sseek>:
 80071d2:	b510      	push	{r4, lr}
 80071d4:	460c      	mov	r4, r1
 80071d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071da:	f002 f8bd 	bl	8009358 <_lseek_r>
 80071de:	1c43      	adds	r3, r0, #1
 80071e0:	89a3      	ldrh	r3, [r4, #12]
 80071e2:	bf15      	itete	ne
 80071e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80071e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80071ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80071ee:	81a3      	strheq	r3, [r4, #12]
 80071f0:	bf18      	it	ne
 80071f2:	81a3      	strhne	r3, [r4, #12]
 80071f4:	bd10      	pop	{r4, pc}

080071f6 <__sclose>:
 80071f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071fa:	f000 beb5 	b.w	8007f68 <_close_r>

080071fe <sulp>:
 80071fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007202:	460f      	mov	r7, r1
 8007204:	4690      	mov	r8, r2
 8007206:	f002 fc5f 	bl	8009ac8 <__ulp>
 800720a:	4604      	mov	r4, r0
 800720c:	460d      	mov	r5, r1
 800720e:	f1b8 0f00 	cmp.w	r8, #0
 8007212:	d011      	beq.n	8007238 <sulp+0x3a>
 8007214:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007218:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800721c:	2b00      	cmp	r3, #0
 800721e:	dd0b      	ble.n	8007238 <sulp+0x3a>
 8007220:	2400      	movs	r4, #0
 8007222:	051b      	lsls	r3, r3, #20
 8007224:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007228:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800722c:	4622      	mov	r2, r4
 800722e:	462b      	mov	r3, r5
 8007230:	f7f9 fa72 	bl	8000718 <__aeabi_dmul>
 8007234:	4604      	mov	r4, r0
 8007236:	460d      	mov	r5, r1
 8007238:	4620      	mov	r0, r4
 800723a:	4629      	mov	r1, r5
 800723c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007240 <_strtod_l>:
 8007240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007244:	469b      	mov	fp, r3
 8007246:	2300      	movs	r3, #0
 8007248:	b0a1      	sub	sp, #132	; 0x84
 800724a:	931c      	str	r3, [sp, #112]	; 0x70
 800724c:	4ba1      	ldr	r3, [pc, #644]	; (80074d4 <_strtod_l+0x294>)
 800724e:	4682      	mov	sl, r0
 8007250:	681f      	ldr	r7, [r3, #0]
 8007252:	460e      	mov	r6, r1
 8007254:	4638      	mov	r0, r7
 8007256:	9217      	str	r2, [sp, #92]	; 0x5c
 8007258:	f7f8 ffe6 	bl	8000228 <strlen>
 800725c:	f04f 0800 	mov.w	r8, #0
 8007260:	4604      	mov	r4, r0
 8007262:	f04f 0900 	mov.w	r9, #0
 8007266:	961b      	str	r6, [sp, #108]	; 0x6c
 8007268:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800726a:	781a      	ldrb	r2, [r3, #0]
 800726c:	2a2b      	cmp	r2, #43	; 0x2b
 800726e:	d04c      	beq.n	800730a <_strtod_l+0xca>
 8007270:	d83a      	bhi.n	80072e8 <_strtod_l+0xa8>
 8007272:	2a0d      	cmp	r2, #13
 8007274:	d833      	bhi.n	80072de <_strtod_l+0x9e>
 8007276:	2a08      	cmp	r2, #8
 8007278:	d833      	bhi.n	80072e2 <_strtod_l+0xa2>
 800727a:	2a00      	cmp	r2, #0
 800727c:	d03d      	beq.n	80072fa <_strtod_l+0xba>
 800727e:	2300      	movs	r3, #0
 8007280:	930c      	str	r3, [sp, #48]	; 0x30
 8007282:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007284:	782b      	ldrb	r3, [r5, #0]
 8007286:	2b30      	cmp	r3, #48	; 0x30
 8007288:	f040 80af 	bne.w	80073ea <_strtod_l+0x1aa>
 800728c:	786b      	ldrb	r3, [r5, #1]
 800728e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007292:	2b58      	cmp	r3, #88	; 0x58
 8007294:	d16c      	bne.n	8007370 <_strtod_l+0x130>
 8007296:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007298:	4650      	mov	r0, sl
 800729a:	9301      	str	r3, [sp, #4]
 800729c:	ab1c      	add	r3, sp, #112	; 0x70
 800729e:	9300      	str	r3, [sp, #0]
 80072a0:	4a8d      	ldr	r2, [pc, #564]	; (80074d8 <_strtod_l+0x298>)
 80072a2:	f8cd b008 	str.w	fp, [sp, #8]
 80072a6:	ab1d      	add	r3, sp, #116	; 0x74
 80072a8:	a91b      	add	r1, sp, #108	; 0x6c
 80072aa:	f001 fd53 	bl	8008d54 <__gethex>
 80072ae:	f010 0607 	ands.w	r6, r0, #7
 80072b2:	4604      	mov	r4, r0
 80072b4:	d005      	beq.n	80072c2 <_strtod_l+0x82>
 80072b6:	2e06      	cmp	r6, #6
 80072b8:	d129      	bne.n	800730e <_strtod_l+0xce>
 80072ba:	2300      	movs	r3, #0
 80072bc:	3501      	adds	r5, #1
 80072be:	951b      	str	r5, [sp, #108]	; 0x6c
 80072c0:	930c      	str	r3, [sp, #48]	; 0x30
 80072c2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	f040 8596 	bne.w	8007df6 <_strtod_l+0xbb6>
 80072ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072cc:	b1d3      	cbz	r3, 8007304 <_strtod_l+0xc4>
 80072ce:	4642      	mov	r2, r8
 80072d0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80072d4:	4610      	mov	r0, r2
 80072d6:	4619      	mov	r1, r3
 80072d8:	b021      	add	sp, #132	; 0x84
 80072da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072de:	2a20      	cmp	r2, #32
 80072e0:	d1cd      	bne.n	800727e <_strtod_l+0x3e>
 80072e2:	3301      	adds	r3, #1
 80072e4:	931b      	str	r3, [sp, #108]	; 0x6c
 80072e6:	e7bf      	b.n	8007268 <_strtod_l+0x28>
 80072e8:	2a2d      	cmp	r2, #45	; 0x2d
 80072ea:	d1c8      	bne.n	800727e <_strtod_l+0x3e>
 80072ec:	2201      	movs	r2, #1
 80072ee:	920c      	str	r2, [sp, #48]	; 0x30
 80072f0:	1c5a      	adds	r2, r3, #1
 80072f2:	921b      	str	r2, [sp, #108]	; 0x6c
 80072f4:	785b      	ldrb	r3, [r3, #1]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d1c3      	bne.n	8007282 <_strtod_l+0x42>
 80072fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072fc:	961b      	str	r6, [sp, #108]	; 0x6c
 80072fe:	2b00      	cmp	r3, #0
 8007300:	f040 8577 	bne.w	8007df2 <_strtod_l+0xbb2>
 8007304:	4642      	mov	r2, r8
 8007306:	464b      	mov	r3, r9
 8007308:	e7e4      	b.n	80072d4 <_strtod_l+0x94>
 800730a:	2200      	movs	r2, #0
 800730c:	e7ef      	b.n	80072ee <_strtod_l+0xae>
 800730e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007310:	b13a      	cbz	r2, 8007322 <_strtod_l+0xe2>
 8007312:	2135      	movs	r1, #53	; 0x35
 8007314:	a81e      	add	r0, sp, #120	; 0x78
 8007316:	f002 fcdb 	bl	8009cd0 <__copybits>
 800731a:	4650      	mov	r0, sl
 800731c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800731e:	f002 f8a3 	bl	8009468 <_Bfree>
 8007322:	3e01      	subs	r6, #1
 8007324:	2e05      	cmp	r6, #5
 8007326:	d807      	bhi.n	8007338 <_strtod_l+0xf8>
 8007328:	e8df f006 	tbb	[pc, r6]
 800732c:	1d180b0e 	.word	0x1d180b0e
 8007330:	030e      	.short	0x030e
 8007332:	f04f 0900 	mov.w	r9, #0
 8007336:	46c8      	mov	r8, r9
 8007338:	0721      	lsls	r1, r4, #28
 800733a:	d5c2      	bpl.n	80072c2 <_strtod_l+0x82>
 800733c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8007340:	e7bf      	b.n	80072c2 <_strtod_l+0x82>
 8007342:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8007346:	e7f7      	b.n	8007338 <_strtod_l+0xf8>
 8007348:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800734a:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 800734e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007352:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007356:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800735a:	e7ed      	b.n	8007338 <_strtod_l+0xf8>
 800735c:	f04f 0800 	mov.w	r8, #0
 8007360:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80074dc <_strtod_l+0x29c>
 8007364:	e7e8      	b.n	8007338 <_strtod_l+0xf8>
 8007366:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800736a:	f04f 38ff 	mov.w	r8, #4294967295
 800736e:	e7e3      	b.n	8007338 <_strtod_l+0xf8>
 8007370:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007372:	1c5a      	adds	r2, r3, #1
 8007374:	921b      	str	r2, [sp, #108]	; 0x6c
 8007376:	785b      	ldrb	r3, [r3, #1]
 8007378:	2b30      	cmp	r3, #48	; 0x30
 800737a:	d0f9      	beq.n	8007370 <_strtod_l+0x130>
 800737c:	2b00      	cmp	r3, #0
 800737e:	d0a0      	beq.n	80072c2 <_strtod_l+0x82>
 8007380:	2301      	movs	r3, #1
 8007382:	9307      	str	r3, [sp, #28]
 8007384:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007386:	220a      	movs	r2, #10
 8007388:	9308      	str	r3, [sp, #32]
 800738a:	2300      	movs	r3, #0
 800738c:	469b      	mov	fp, r3
 800738e:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8007392:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007394:	7805      	ldrb	r5, [r0, #0]
 8007396:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800739a:	b2d9      	uxtb	r1, r3
 800739c:	2909      	cmp	r1, #9
 800739e:	d926      	bls.n	80073ee <_strtod_l+0x1ae>
 80073a0:	4622      	mov	r2, r4
 80073a2:	4639      	mov	r1, r7
 80073a4:	f003 fa68 	bl	800a878 <strncmp>
 80073a8:	2800      	cmp	r0, #0
 80073aa:	d032      	beq.n	8007412 <_strtod_l+0x1d2>
 80073ac:	2000      	movs	r0, #0
 80073ae:	462b      	mov	r3, r5
 80073b0:	465c      	mov	r4, fp
 80073b2:	4602      	mov	r2, r0
 80073b4:	9004      	str	r0, [sp, #16]
 80073b6:	2b65      	cmp	r3, #101	; 0x65
 80073b8:	d001      	beq.n	80073be <_strtod_l+0x17e>
 80073ba:	2b45      	cmp	r3, #69	; 0x45
 80073bc:	d113      	bne.n	80073e6 <_strtod_l+0x1a6>
 80073be:	b91c      	cbnz	r4, 80073c8 <_strtod_l+0x188>
 80073c0:	9b07      	ldr	r3, [sp, #28]
 80073c2:	4303      	orrs	r3, r0
 80073c4:	d099      	beq.n	80072fa <_strtod_l+0xba>
 80073c6:	2400      	movs	r4, #0
 80073c8:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80073ca:	1c73      	adds	r3, r6, #1
 80073cc:	931b      	str	r3, [sp, #108]	; 0x6c
 80073ce:	7873      	ldrb	r3, [r6, #1]
 80073d0:	2b2b      	cmp	r3, #43	; 0x2b
 80073d2:	d078      	beq.n	80074c6 <_strtod_l+0x286>
 80073d4:	2b2d      	cmp	r3, #45	; 0x2d
 80073d6:	d07b      	beq.n	80074d0 <_strtod_l+0x290>
 80073d8:	2700      	movs	r7, #0
 80073da:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80073de:	2909      	cmp	r1, #9
 80073e0:	f240 8082 	bls.w	80074e8 <_strtod_l+0x2a8>
 80073e4:	961b      	str	r6, [sp, #108]	; 0x6c
 80073e6:	2500      	movs	r5, #0
 80073e8:	e09e      	b.n	8007528 <_strtod_l+0x2e8>
 80073ea:	2300      	movs	r3, #0
 80073ec:	e7c9      	b.n	8007382 <_strtod_l+0x142>
 80073ee:	f1bb 0f08 	cmp.w	fp, #8
 80073f2:	bfd5      	itete	le
 80073f4:	9906      	ldrle	r1, [sp, #24]
 80073f6:	9905      	ldrgt	r1, [sp, #20]
 80073f8:	fb02 3301 	mlale	r3, r2, r1, r3
 80073fc:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007400:	f100 0001 	add.w	r0, r0, #1
 8007404:	bfd4      	ite	le
 8007406:	9306      	strle	r3, [sp, #24]
 8007408:	9305      	strgt	r3, [sp, #20]
 800740a:	f10b 0b01 	add.w	fp, fp, #1
 800740e:	901b      	str	r0, [sp, #108]	; 0x6c
 8007410:	e7bf      	b.n	8007392 <_strtod_l+0x152>
 8007412:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007414:	191a      	adds	r2, r3, r4
 8007416:	921b      	str	r2, [sp, #108]	; 0x6c
 8007418:	5d1b      	ldrb	r3, [r3, r4]
 800741a:	f1bb 0f00 	cmp.w	fp, #0
 800741e:	d036      	beq.n	800748e <_strtod_l+0x24e>
 8007420:	465c      	mov	r4, fp
 8007422:	9004      	str	r0, [sp, #16]
 8007424:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8007428:	2a09      	cmp	r2, #9
 800742a:	d912      	bls.n	8007452 <_strtod_l+0x212>
 800742c:	2201      	movs	r2, #1
 800742e:	e7c2      	b.n	80073b6 <_strtod_l+0x176>
 8007430:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007432:	3001      	adds	r0, #1
 8007434:	1c5a      	adds	r2, r3, #1
 8007436:	921b      	str	r2, [sp, #108]	; 0x6c
 8007438:	785b      	ldrb	r3, [r3, #1]
 800743a:	2b30      	cmp	r3, #48	; 0x30
 800743c:	d0f8      	beq.n	8007430 <_strtod_l+0x1f0>
 800743e:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007442:	2a08      	cmp	r2, #8
 8007444:	f200 84dc 	bhi.w	8007e00 <_strtod_l+0xbc0>
 8007448:	9004      	str	r0, [sp, #16]
 800744a:	2000      	movs	r0, #0
 800744c:	4604      	mov	r4, r0
 800744e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007450:	9208      	str	r2, [sp, #32]
 8007452:	3b30      	subs	r3, #48	; 0x30
 8007454:	f100 0201 	add.w	r2, r0, #1
 8007458:	d013      	beq.n	8007482 <_strtod_l+0x242>
 800745a:	9904      	ldr	r1, [sp, #16]
 800745c:	1905      	adds	r5, r0, r4
 800745e:	4411      	add	r1, r2
 8007460:	9104      	str	r1, [sp, #16]
 8007462:	4622      	mov	r2, r4
 8007464:	210a      	movs	r1, #10
 8007466:	42aa      	cmp	r2, r5
 8007468:	d113      	bne.n	8007492 <_strtod_l+0x252>
 800746a:	1822      	adds	r2, r4, r0
 800746c:	2a08      	cmp	r2, #8
 800746e:	f104 0401 	add.w	r4, r4, #1
 8007472:	4404      	add	r4, r0
 8007474:	dc1b      	bgt.n	80074ae <_strtod_l+0x26e>
 8007476:	220a      	movs	r2, #10
 8007478:	9906      	ldr	r1, [sp, #24]
 800747a:	fb02 3301 	mla	r3, r2, r1, r3
 800747e:	9306      	str	r3, [sp, #24]
 8007480:	2200      	movs	r2, #0
 8007482:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007484:	4610      	mov	r0, r2
 8007486:	1c59      	adds	r1, r3, #1
 8007488:	911b      	str	r1, [sp, #108]	; 0x6c
 800748a:	785b      	ldrb	r3, [r3, #1]
 800748c:	e7ca      	b.n	8007424 <_strtod_l+0x1e4>
 800748e:	4658      	mov	r0, fp
 8007490:	e7d3      	b.n	800743a <_strtod_l+0x1fa>
 8007492:	2a08      	cmp	r2, #8
 8007494:	dc04      	bgt.n	80074a0 <_strtod_l+0x260>
 8007496:	9f06      	ldr	r7, [sp, #24]
 8007498:	434f      	muls	r7, r1
 800749a:	9706      	str	r7, [sp, #24]
 800749c:	3201      	adds	r2, #1
 800749e:	e7e2      	b.n	8007466 <_strtod_l+0x226>
 80074a0:	1c57      	adds	r7, r2, #1
 80074a2:	2f10      	cmp	r7, #16
 80074a4:	bfde      	ittt	le
 80074a6:	9f05      	ldrle	r7, [sp, #20]
 80074a8:	434f      	mulle	r7, r1
 80074aa:	9705      	strle	r7, [sp, #20]
 80074ac:	e7f6      	b.n	800749c <_strtod_l+0x25c>
 80074ae:	2c10      	cmp	r4, #16
 80074b0:	bfdf      	itttt	le
 80074b2:	220a      	movle	r2, #10
 80074b4:	9905      	ldrle	r1, [sp, #20]
 80074b6:	fb02 3301 	mlale	r3, r2, r1, r3
 80074ba:	9305      	strle	r3, [sp, #20]
 80074bc:	e7e0      	b.n	8007480 <_strtod_l+0x240>
 80074be:	2300      	movs	r3, #0
 80074c0:	2201      	movs	r2, #1
 80074c2:	9304      	str	r3, [sp, #16]
 80074c4:	e77c      	b.n	80073c0 <_strtod_l+0x180>
 80074c6:	2700      	movs	r7, #0
 80074c8:	1cb3      	adds	r3, r6, #2
 80074ca:	931b      	str	r3, [sp, #108]	; 0x6c
 80074cc:	78b3      	ldrb	r3, [r6, #2]
 80074ce:	e784      	b.n	80073da <_strtod_l+0x19a>
 80074d0:	2701      	movs	r7, #1
 80074d2:	e7f9      	b.n	80074c8 <_strtod_l+0x288>
 80074d4:	0800ba88 	.word	0x0800ba88
 80074d8:	0800b834 	.word	0x0800b834
 80074dc:	7ff00000 	.word	0x7ff00000
 80074e0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80074e2:	1c59      	adds	r1, r3, #1
 80074e4:	911b      	str	r1, [sp, #108]	; 0x6c
 80074e6:	785b      	ldrb	r3, [r3, #1]
 80074e8:	2b30      	cmp	r3, #48	; 0x30
 80074ea:	d0f9      	beq.n	80074e0 <_strtod_l+0x2a0>
 80074ec:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80074f0:	2908      	cmp	r1, #8
 80074f2:	f63f af78 	bhi.w	80073e6 <_strtod_l+0x1a6>
 80074f6:	f04f 0e0a 	mov.w	lr, #10
 80074fa:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 80074fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007500:	9309      	str	r3, [sp, #36]	; 0x24
 8007502:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007504:	1c59      	adds	r1, r3, #1
 8007506:	911b      	str	r1, [sp, #108]	; 0x6c
 8007508:	785b      	ldrb	r3, [r3, #1]
 800750a:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 800750e:	2d09      	cmp	r5, #9
 8007510:	d935      	bls.n	800757e <_strtod_l+0x33e>
 8007512:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007514:	1b49      	subs	r1, r1, r5
 8007516:	2908      	cmp	r1, #8
 8007518:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800751c:	dc02      	bgt.n	8007524 <_strtod_l+0x2e4>
 800751e:	4565      	cmp	r5, ip
 8007520:	bfa8      	it	ge
 8007522:	4665      	movge	r5, ip
 8007524:	b107      	cbz	r7, 8007528 <_strtod_l+0x2e8>
 8007526:	426d      	negs	r5, r5
 8007528:	2c00      	cmp	r4, #0
 800752a:	d14c      	bne.n	80075c6 <_strtod_l+0x386>
 800752c:	9907      	ldr	r1, [sp, #28]
 800752e:	4301      	orrs	r1, r0
 8007530:	f47f aec7 	bne.w	80072c2 <_strtod_l+0x82>
 8007534:	2a00      	cmp	r2, #0
 8007536:	f47f aee0 	bne.w	80072fa <_strtod_l+0xba>
 800753a:	2b69      	cmp	r3, #105	; 0x69
 800753c:	d026      	beq.n	800758c <_strtod_l+0x34c>
 800753e:	dc23      	bgt.n	8007588 <_strtod_l+0x348>
 8007540:	2b49      	cmp	r3, #73	; 0x49
 8007542:	d023      	beq.n	800758c <_strtod_l+0x34c>
 8007544:	2b4e      	cmp	r3, #78	; 0x4e
 8007546:	f47f aed8 	bne.w	80072fa <_strtod_l+0xba>
 800754a:	499c      	ldr	r1, [pc, #624]	; (80077bc <_strtod_l+0x57c>)
 800754c:	a81b      	add	r0, sp, #108	; 0x6c
 800754e:	f001 fe4f 	bl	80091f0 <__match>
 8007552:	2800      	cmp	r0, #0
 8007554:	f43f aed1 	beq.w	80072fa <_strtod_l+0xba>
 8007558:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	2b28      	cmp	r3, #40	; 0x28
 800755e:	d12c      	bne.n	80075ba <_strtod_l+0x37a>
 8007560:	4997      	ldr	r1, [pc, #604]	; (80077c0 <_strtod_l+0x580>)
 8007562:	aa1e      	add	r2, sp, #120	; 0x78
 8007564:	a81b      	add	r0, sp, #108	; 0x6c
 8007566:	f001 fe57 	bl	8009218 <__hexnan>
 800756a:	2805      	cmp	r0, #5
 800756c:	d125      	bne.n	80075ba <_strtod_l+0x37a>
 800756e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007570:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8007574:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007578:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800757c:	e6a1      	b.n	80072c2 <_strtod_l+0x82>
 800757e:	fb0e 3c0c 	mla	ip, lr, ip, r3
 8007582:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8007586:	e7bc      	b.n	8007502 <_strtod_l+0x2c2>
 8007588:	2b6e      	cmp	r3, #110	; 0x6e
 800758a:	e7dc      	b.n	8007546 <_strtod_l+0x306>
 800758c:	498d      	ldr	r1, [pc, #564]	; (80077c4 <_strtod_l+0x584>)
 800758e:	a81b      	add	r0, sp, #108	; 0x6c
 8007590:	f001 fe2e 	bl	80091f0 <__match>
 8007594:	2800      	cmp	r0, #0
 8007596:	f43f aeb0 	beq.w	80072fa <_strtod_l+0xba>
 800759a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800759c:	498a      	ldr	r1, [pc, #552]	; (80077c8 <_strtod_l+0x588>)
 800759e:	3b01      	subs	r3, #1
 80075a0:	a81b      	add	r0, sp, #108	; 0x6c
 80075a2:	931b      	str	r3, [sp, #108]	; 0x6c
 80075a4:	f001 fe24 	bl	80091f0 <__match>
 80075a8:	b910      	cbnz	r0, 80075b0 <_strtod_l+0x370>
 80075aa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80075ac:	3301      	adds	r3, #1
 80075ae:	931b      	str	r3, [sp, #108]	; 0x6c
 80075b0:	f04f 0800 	mov.w	r8, #0
 80075b4:	f8df 9220 	ldr.w	r9, [pc, #544]	; 80077d8 <_strtod_l+0x598>
 80075b8:	e683      	b.n	80072c2 <_strtod_l+0x82>
 80075ba:	4884      	ldr	r0, [pc, #528]	; (80077cc <_strtod_l+0x58c>)
 80075bc:	f003 f90c 	bl	800a7d8 <nan>
 80075c0:	4680      	mov	r8, r0
 80075c2:	4689      	mov	r9, r1
 80075c4:	e67d      	b.n	80072c2 <_strtod_l+0x82>
 80075c6:	9b04      	ldr	r3, [sp, #16]
 80075c8:	f1bb 0f00 	cmp.w	fp, #0
 80075cc:	bf08      	it	eq
 80075ce:	46a3      	moveq	fp, r4
 80075d0:	1aeb      	subs	r3, r5, r3
 80075d2:	2c10      	cmp	r4, #16
 80075d4:	9806      	ldr	r0, [sp, #24]
 80075d6:	4626      	mov	r6, r4
 80075d8:	9307      	str	r3, [sp, #28]
 80075da:	bfa8      	it	ge
 80075dc:	2610      	movge	r6, #16
 80075de:	f7f9 f821 	bl	8000624 <__aeabi_ui2d>
 80075e2:	2c09      	cmp	r4, #9
 80075e4:	4680      	mov	r8, r0
 80075e6:	4689      	mov	r9, r1
 80075e8:	dd13      	ble.n	8007612 <_strtod_l+0x3d2>
 80075ea:	4b79      	ldr	r3, [pc, #484]	; (80077d0 <_strtod_l+0x590>)
 80075ec:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80075f0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80075f4:	f7f9 f890 	bl	8000718 <__aeabi_dmul>
 80075f8:	4680      	mov	r8, r0
 80075fa:	9805      	ldr	r0, [sp, #20]
 80075fc:	4689      	mov	r9, r1
 80075fe:	f7f9 f811 	bl	8000624 <__aeabi_ui2d>
 8007602:	4602      	mov	r2, r0
 8007604:	460b      	mov	r3, r1
 8007606:	4640      	mov	r0, r8
 8007608:	4649      	mov	r1, r9
 800760a:	f7f8 fecf 	bl	80003ac <__adddf3>
 800760e:	4680      	mov	r8, r0
 8007610:	4689      	mov	r9, r1
 8007612:	2c0f      	cmp	r4, #15
 8007614:	dc36      	bgt.n	8007684 <_strtod_l+0x444>
 8007616:	9b07      	ldr	r3, [sp, #28]
 8007618:	2b00      	cmp	r3, #0
 800761a:	f43f ae52 	beq.w	80072c2 <_strtod_l+0x82>
 800761e:	dd22      	ble.n	8007666 <_strtod_l+0x426>
 8007620:	2b16      	cmp	r3, #22
 8007622:	dc09      	bgt.n	8007638 <_strtod_l+0x3f8>
 8007624:	4c6a      	ldr	r4, [pc, #424]	; (80077d0 <_strtod_l+0x590>)
 8007626:	4642      	mov	r2, r8
 8007628:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 800762c:	464b      	mov	r3, r9
 800762e:	e9d4 0100 	ldrd	r0, r1, [r4]
 8007632:	f7f9 f871 	bl	8000718 <__aeabi_dmul>
 8007636:	e7c3      	b.n	80075c0 <_strtod_l+0x380>
 8007638:	9a07      	ldr	r2, [sp, #28]
 800763a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800763e:	4293      	cmp	r3, r2
 8007640:	db20      	blt.n	8007684 <_strtod_l+0x444>
 8007642:	4d63      	ldr	r5, [pc, #396]	; (80077d0 <_strtod_l+0x590>)
 8007644:	f1c4 040f 	rsb	r4, r4, #15
 8007648:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800764c:	4642      	mov	r2, r8
 800764e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007652:	464b      	mov	r3, r9
 8007654:	f7f9 f860 	bl	8000718 <__aeabi_dmul>
 8007658:	9b07      	ldr	r3, [sp, #28]
 800765a:	1b1c      	subs	r4, r3, r4
 800765c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007660:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007664:	e7e5      	b.n	8007632 <_strtod_l+0x3f2>
 8007666:	9b07      	ldr	r3, [sp, #28]
 8007668:	3316      	adds	r3, #22
 800766a:	db0b      	blt.n	8007684 <_strtod_l+0x444>
 800766c:	9b04      	ldr	r3, [sp, #16]
 800766e:	4a58      	ldr	r2, [pc, #352]	; (80077d0 <_strtod_l+0x590>)
 8007670:	1b5d      	subs	r5, r3, r5
 8007672:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8007676:	4640      	mov	r0, r8
 8007678:	e9d5 2300 	ldrd	r2, r3, [r5]
 800767c:	4649      	mov	r1, r9
 800767e:	f7f9 f975 	bl	800096c <__aeabi_ddiv>
 8007682:	e79d      	b.n	80075c0 <_strtod_l+0x380>
 8007684:	9b07      	ldr	r3, [sp, #28]
 8007686:	1ba6      	subs	r6, r4, r6
 8007688:	441e      	add	r6, r3
 800768a:	2e00      	cmp	r6, #0
 800768c:	dd71      	ble.n	8007772 <_strtod_l+0x532>
 800768e:	f016 030f 	ands.w	r3, r6, #15
 8007692:	d00a      	beq.n	80076aa <_strtod_l+0x46a>
 8007694:	494e      	ldr	r1, [pc, #312]	; (80077d0 <_strtod_l+0x590>)
 8007696:	4642      	mov	r2, r8
 8007698:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800769c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80076a0:	464b      	mov	r3, r9
 80076a2:	f7f9 f839 	bl	8000718 <__aeabi_dmul>
 80076a6:	4680      	mov	r8, r0
 80076a8:	4689      	mov	r9, r1
 80076aa:	f036 060f 	bics.w	r6, r6, #15
 80076ae:	d050      	beq.n	8007752 <_strtod_l+0x512>
 80076b0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80076b4:	dd27      	ble.n	8007706 <_strtod_l+0x4c6>
 80076b6:	f04f 0b00 	mov.w	fp, #0
 80076ba:	f8cd b010 	str.w	fp, [sp, #16]
 80076be:	f8cd b020 	str.w	fp, [sp, #32]
 80076c2:	f8cd b018 	str.w	fp, [sp, #24]
 80076c6:	2322      	movs	r3, #34	; 0x22
 80076c8:	f04f 0800 	mov.w	r8, #0
 80076cc:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80077d8 <_strtod_l+0x598>
 80076d0:	f8ca 3000 	str.w	r3, [sl]
 80076d4:	9b08      	ldr	r3, [sp, #32]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	f43f adf3 	beq.w	80072c2 <_strtod_l+0x82>
 80076dc:	4650      	mov	r0, sl
 80076de:	991c      	ldr	r1, [sp, #112]	; 0x70
 80076e0:	f001 fec2 	bl	8009468 <_Bfree>
 80076e4:	4650      	mov	r0, sl
 80076e6:	9906      	ldr	r1, [sp, #24]
 80076e8:	f001 febe 	bl	8009468 <_Bfree>
 80076ec:	4650      	mov	r0, sl
 80076ee:	9904      	ldr	r1, [sp, #16]
 80076f0:	f001 feba 	bl	8009468 <_Bfree>
 80076f4:	4650      	mov	r0, sl
 80076f6:	9908      	ldr	r1, [sp, #32]
 80076f8:	f001 feb6 	bl	8009468 <_Bfree>
 80076fc:	4659      	mov	r1, fp
 80076fe:	4650      	mov	r0, sl
 8007700:	f001 feb2 	bl	8009468 <_Bfree>
 8007704:	e5dd      	b.n	80072c2 <_strtod_l+0x82>
 8007706:	2300      	movs	r3, #0
 8007708:	4640      	mov	r0, r8
 800770a:	4649      	mov	r1, r9
 800770c:	461f      	mov	r7, r3
 800770e:	1136      	asrs	r6, r6, #4
 8007710:	2e01      	cmp	r6, #1
 8007712:	dc21      	bgt.n	8007758 <_strtod_l+0x518>
 8007714:	b10b      	cbz	r3, 800771a <_strtod_l+0x4da>
 8007716:	4680      	mov	r8, r0
 8007718:	4689      	mov	r9, r1
 800771a:	4b2e      	ldr	r3, [pc, #184]	; (80077d4 <_strtod_l+0x594>)
 800771c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007720:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007724:	4642      	mov	r2, r8
 8007726:	e9d7 0100 	ldrd	r0, r1, [r7]
 800772a:	464b      	mov	r3, r9
 800772c:	f7f8 fff4 	bl	8000718 <__aeabi_dmul>
 8007730:	4b29      	ldr	r3, [pc, #164]	; (80077d8 <_strtod_l+0x598>)
 8007732:	460a      	mov	r2, r1
 8007734:	400b      	ands	r3, r1
 8007736:	4929      	ldr	r1, [pc, #164]	; (80077dc <_strtod_l+0x59c>)
 8007738:	4680      	mov	r8, r0
 800773a:	428b      	cmp	r3, r1
 800773c:	d8bb      	bhi.n	80076b6 <_strtod_l+0x476>
 800773e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007742:	428b      	cmp	r3, r1
 8007744:	bf86      	itte	hi
 8007746:	f04f 38ff 	movhi.w	r8, #4294967295
 800774a:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 80077e0 <_strtod_l+0x5a0>
 800774e:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007752:	2300      	movs	r3, #0
 8007754:	9305      	str	r3, [sp, #20]
 8007756:	e07e      	b.n	8007856 <_strtod_l+0x616>
 8007758:	07f2      	lsls	r2, r6, #31
 800775a:	d507      	bpl.n	800776c <_strtod_l+0x52c>
 800775c:	4b1d      	ldr	r3, [pc, #116]	; (80077d4 <_strtod_l+0x594>)
 800775e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007766:	f7f8 ffd7 	bl	8000718 <__aeabi_dmul>
 800776a:	2301      	movs	r3, #1
 800776c:	3701      	adds	r7, #1
 800776e:	1076      	asrs	r6, r6, #1
 8007770:	e7ce      	b.n	8007710 <_strtod_l+0x4d0>
 8007772:	d0ee      	beq.n	8007752 <_strtod_l+0x512>
 8007774:	4276      	negs	r6, r6
 8007776:	f016 020f 	ands.w	r2, r6, #15
 800777a:	d00a      	beq.n	8007792 <_strtod_l+0x552>
 800777c:	4b14      	ldr	r3, [pc, #80]	; (80077d0 <_strtod_l+0x590>)
 800777e:	4640      	mov	r0, r8
 8007780:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007784:	4649      	mov	r1, r9
 8007786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778a:	f7f9 f8ef 	bl	800096c <__aeabi_ddiv>
 800778e:	4680      	mov	r8, r0
 8007790:	4689      	mov	r9, r1
 8007792:	1136      	asrs	r6, r6, #4
 8007794:	d0dd      	beq.n	8007752 <_strtod_l+0x512>
 8007796:	2e1f      	cmp	r6, #31
 8007798:	dd24      	ble.n	80077e4 <_strtod_l+0x5a4>
 800779a:	f04f 0b00 	mov.w	fp, #0
 800779e:	f8cd b010 	str.w	fp, [sp, #16]
 80077a2:	f8cd b020 	str.w	fp, [sp, #32]
 80077a6:	f8cd b018 	str.w	fp, [sp, #24]
 80077aa:	2322      	movs	r3, #34	; 0x22
 80077ac:	f04f 0800 	mov.w	r8, #0
 80077b0:	f04f 0900 	mov.w	r9, #0
 80077b4:	f8ca 3000 	str.w	r3, [sl]
 80077b8:	e78c      	b.n	80076d4 <_strtod_l+0x494>
 80077ba:	bf00      	nop
 80077bc:	0800b809 	.word	0x0800b809
 80077c0:	0800b848 	.word	0x0800b848
 80077c4:	0800b801 	.word	0x0800b801
 80077c8:	0800b98c 	.word	0x0800b98c
 80077cc:	0800bc63 	.word	0x0800bc63
 80077d0:	0800bb28 	.word	0x0800bb28
 80077d4:	0800bb00 	.word	0x0800bb00
 80077d8:	7ff00000 	.word	0x7ff00000
 80077dc:	7ca00000 	.word	0x7ca00000
 80077e0:	7fefffff 	.word	0x7fefffff
 80077e4:	f016 0310 	ands.w	r3, r6, #16
 80077e8:	bf18      	it	ne
 80077ea:	236a      	movne	r3, #106	; 0x6a
 80077ec:	4640      	mov	r0, r8
 80077ee:	9305      	str	r3, [sp, #20]
 80077f0:	4649      	mov	r1, r9
 80077f2:	2300      	movs	r3, #0
 80077f4:	4fb2      	ldr	r7, [pc, #712]	; (8007ac0 <_strtod_l+0x880>)
 80077f6:	07f2      	lsls	r2, r6, #31
 80077f8:	d504      	bpl.n	8007804 <_strtod_l+0x5c4>
 80077fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077fe:	f7f8 ff8b 	bl	8000718 <__aeabi_dmul>
 8007802:	2301      	movs	r3, #1
 8007804:	1076      	asrs	r6, r6, #1
 8007806:	f107 0708 	add.w	r7, r7, #8
 800780a:	d1f4      	bne.n	80077f6 <_strtod_l+0x5b6>
 800780c:	b10b      	cbz	r3, 8007812 <_strtod_l+0x5d2>
 800780e:	4680      	mov	r8, r0
 8007810:	4689      	mov	r9, r1
 8007812:	9b05      	ldr	r3, [sp, #20]
 8007814:	b1bb      	cbz	r3, 8007846 <_strtod_l+0x606>
 8007816:	f3c9 530a 	ubfx	r3, r9, #20, #11
 800781a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800781e:	2b00      	cmp	r3, #0
 8007820:	4649      	mov	r1, r9
 8007822:	dd10      	ble.n	8007846 <_strtod_l+0x606>
 8007824:	2b1f      	cmp	r3, #31
 8007826:	f340 812b 	ble.w	8007a80 <_strtod_l+0x840>
 800782a:	2b34      	cmp	r3, #52	; 0x34
 800782c:	bfd8      	it	le
 800782e:	f04f 32ff 	movle.w	r2, #4294967295
 8007832:	f04f 0800 	mov.w	r8, #0
 8007836:	bfcf      	iteee	gt
 8007838:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800783c:	3b20      	suble	r3, #32
 800783e:	fa02 f303 	lslle.w	r3, r2, r3
 8007842:	ea03 0901 	andle.w	r9, r3, r1
 8007846:	2200      	movs	r2, #0
 8007848:	2300      	movs	r3, #0
 800784a:	4640      	mov	r0, r8
 800784c:	4649      	mov	r1, r9
 800784e:	f7f9 f9cb 	bl	8000be8 <__aeabi_dcmpeq>
 8007852:	2800      	cmp	r0, #0
 8007854:	d1a1      	bne.n	800779a <_strtod_l+0x55a>
 8007856:	9b06      	ldr	r3, [sp, #24]
 8007858:	465a      	mov	r2, fp
 800785a:	9300      	str	r3, [sp, #0]
 800785c:	4650      	mov	r0, sl
 800785e:	4623      	mov	r3, r4
 8007860:	9908      	ldr	r1, [sp, #32]
 8007862:	f001 fe6d 	bl	8009540 <__s2b>
 8007866:	9008      	str	r0, [sp, #32]
 8007868:	2800      	cmp	r0, #0
 800786a:	f43f af24 	beq.w	80076b6 <_strtod_l+0x476>
 800786e:	9b04      	ldr	r3, [sp, #16]
 8007870:	f04f 0b00 	mov.w	fp, #0
 8007874:	1b5d      	subs	r5, r3, r5
 8007876:	9b07      	ldr	r3, [sp, #28]
 8007878:	f8cd b010 	str.w	fp, [sp, #16]
 800787c:	2b00      	cmp	r3, #0
 800787e:	bfb4      	ite	lt
 8007880:	462b      	movlt	r3, r5
 8007882:	2300      	movge	r3, #0
 8007884:	930e      	str	r3, [sp, #56]	; 0x38
 8007886:	9b07      	ldr	r3, [sp, #28]
 8007888:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800788c:	9316      	str	r3, [sp, #88]	; 0x58
 800788e:	9b08      	ldr	r3, [sp, #32]
 8007890:	4650      	mov	r0, sl
 8007892:	6859      	ldr	r1, [r3, #4]
 8007894:	f001 fda8 	bl	80093e8 <_Balloc>
 8007898:	9006      	str	r0, [sp, #24]
 800789a:	2800      	cmp	r0, #0
 800789c:	f43f af13 	beq.w	80076c6 <_strtod_l+0x486>
 80078a0:	9b08      	ldr	r3, [sp, #32]
 80078a2:	300c      	adds	r0, #12
 80078a4:	691a      	ldr	r2, [r3, #16]
 80078a6:	f103 010c 	add.w	r1, r3, #12
 80078aa:	3202      	adds	r2, #2
 80078ac:	0092      	lsls	r2, r2, #2
 80078ae:	f001 fd8d 	bl	80093cc <memcpy>
 80078b2:	ab1e      	add	r3, sp, #120	; 0x78
 80078b4:	9301      	str	r3, [sp, #4]
 80078b6:	ab1d      	add	r3, sp, #116	; 0x74
 80078b8:	9300      	str	r3, [sp, #0]
 80078ba:	4642      	mov	r2, r8
 80078bc:	464b      	mov	r3, r9
 80078be:	4650      	mov	r0, sl
 80078c0:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 80078c4:	f002 f97a 	bl	8009bbc <__d2b>
 80078c8:	901c      	str	r0, [sp, #112]	; 0x70
 80078ca:	2800      	cmp	r0, #0
 80078cc:	f43f aefb 	beq.w	80076c6 <_strtod_l+0x486>
 80078d0:	2101      	movs	r1, #1
 80078d2:	4650      	mov	r0, sl
 80078d4:	f001 fecc 	bl	8009670 <__i2b>
 80078d8:	4603      	mov	r3, r0
 80078da:	9004      	str	r0, [sp, #16]
 80078dc:	2800      	cmp	r0, #0
 80078de:	f43f aef2 	beq.w	80076c6 <_strtod_l+0x486>
 80078e2:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80078e4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80078e6:	2d00      	cmp	r5, #0
 80078e8:	bfab      	itete	ge
 80078ea:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80078ec:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80078ee:	18ee      	addge	r6, r5, r3
 80078f0:	1b5c      	sublt	r4, r3, r5
 80078f2:	9b05      	ldr	r3, [sp, #20]
 80078f4:	bfa8      	it	ge
 80078f6:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 80078f8:	eba5 0503 	sub.w	r5, r5, r3
 80078fc:	4415      	add	r5, r2
 80078fe:	4b71      	ldr	r3, [pc, #452]	; (8007ac4 <_strtod_l+0x884>)
 8007900:	f105 35ff 	add.w	r5, r5, #4294967295
 8007904:	bfb8      	it	lt
 8007906:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8007908:	429d      	cmp	r5, r3
 800790a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800790e:	f280 80c9 	bge.w	8007aa4 <_strtod_l+0x864>
 8007912:	1b5b      	subs	r3, r3, r5
 8007914:	2b1f      	cmp	r3, #31
 8007916:	f04f 0701 	mov.w	r7, #1
 800791a:	eba2 0203 	sub.w	r2, r2, r3
 800791e:	f300 80b6 	bgt.w	8007a8e <_strtod_l+0x84e>
 8007922:	2500      	movs	r5, #0
 8007924:	fa07 f303 	lsl.w	r3, r7, r3
 8007928:	930f      	str	r3, [sp, #60]	; 0x3c
 800792a:	18b7      	adds	r7, r6, r2
 800792c:	9b05      	ldr	r3, [sp, #20]
 800792e:	42be      	cmp	r6, r7
 8007930:	4414      	add	r4, r2
 8007932:	441c      	add	r4, r3
 8007934:	4633      	mov	r3, r6
 8007936:	bfa8      	it	ge
 8007938:	463b      	movge	r3, r7
 800793a:	42a3      	cmp	r3, r4
 800793c:	bfa8      	it	ge
 800793e:	4623      	movge	r3, r4
 8007940:	2b00      	cmp	r3, #0
 8007942:	bfc2      	ittt	gt
 8007944:	1aff      	subgt	r7, r7, r3
 8007946:	1ae4      	subgt	r4, r4, r3
 8007948:	1af6      	subgt	r6, r6, r3
 800794a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800794c:	2b00      	cmp	r3, #0
 800794e:	dd17      	ble.n	8007980 <_strtod_l+0x740>
 8007950:	461a      	mov	r2, r3
 8007952:	4650      	mov	r0, sl
 8007954:	9904      	ldr	r1, [sp, #16]
 8007956:	f001 ff45 	bl	80097e4 <__pow5mult>
 800795a:	9004      	str	r0, [sp, #16]
 800795c:	2800      	cmp	r0, #0
 800795e:	f43f aeb2 	beq.w	80076c6 <_strtod_l+0x486>
 8007962:	4601      	mov	r1, r0
 8007964:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007966:	4650      	mov	r0, sl
 8007968:	f001 fe98 	bl	800969c <__multiply>
 800796c:	9009      	str	r0, [sp, #36]	; 0x24
 800796e:	2800      	cmp	r0, #0
 8007970:	f43f aea9 	beq.w	80076c6 <_strtod_l+0x486>
 8007974:	4650      	mov	r0, sl
 8007976:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007978:	f001 fd76 	bl	8009468 <_Bfree>
 800797c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800797e:	931c      	str	r3, [sp, #112]	; 0x70
 8007980:	2f00      	cmp	r7, #0
 8007982:	f300 8093 	bgt.w	8007aac <_strtod_l+0x86c>
 8007986:	9b07      	ldr	r3, [sp, #28]
 8007988:	2b00      	cmp	r3, #0
 800798a:	dd08      	ble.n	800799e <_strtod_l+0x75e>
 800798c:	4650      	mov	r0, sl
 800798e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007990:	9906      	ldr	r1, [sp, #24]
 8007992:	f001 ff27 	bl	80097e4 <__pow5mult>
 8007996:	9006      	str	r0, [sp, #24]
 8007998:	2800      	cmp	r0, #0
 800799a:	f43f ae94 	beq.w	80076c6 <_strtod_l+0x486>
 800799e:	2c00      	cmp	r4, #0
 80079a0:	dd08      	ble.n	80079b4 <_strtod_l+0x774>
 80079a2:	4622      	mov	r2, r4
 80079a4:	4650      	mov	r0, sl
 80079a6:	9906      	ldr	r1, [sp, #24]
 80079a8:	f001 ff76 	bl	8009898 <__lshift>
 80079ac:	9006      	str	r0, [sp, #24]
 80079ae:	2800      	cmp	r0, #0
 80079b0:	f43f ae89 	beq.w	80076c6 <_strtod_l+0x486>
 80079b4:	2e00      	cmp	r6, #0
 80079b6:	dd08      	ble.n	80079ca <_strtod_l+0x78a>
 80079b8:	4632      	mov	r2, r6
 80079ba:	4650      	mov	r0, sl
 80079bc:	9904      	ldr	r1, [sp, #16]
 80079be:	f001 ff6b 	bl	8009898 <__lshift>
 80079c2:	9004      	str	r0, [sp, #16]
 80079c4:	2800      	cmp	r0, #0
 80079c6:	f43f ae7e 	beq.w	80076c6 <_strtod_l+0x486>
 80079ca:	4650      	mov	r0, sl
 80079cc:	9a06      	ldr	r2, [sp, #24]
 80079ce:	991c      	ldr	r1, [sp, #112]	; 0x70
 80079d0:	f001 ffea 	bl	80099a8 <__mdiff>
 80079d4:	4683      	mov	fp, r0
 80079d6:	2800      	cmp	r0, #0
 80079d8:	f43f ae75 	beq.w	80076c6 <_strtod_l+0x486>
 80079dc:	2400      	movs	r4, #0
 80079de:	68c3      	ldr	r3, [r0, #12]
 80079e0:	9904      	ldr	r1, [sp, #16]
 80079e2:	60c4      	str	r4, [r0, #12]
 80079e4:	930d      	str	r3, [sp, #52]	; 0x34
 80079e6:	f001 ffc3 	bl	8009970 <__mcmp>
 80079ea:	42a0      	cmp	r0, r4
 80079ec:	da70      	bge.n	8007ad0 <_strtod_l+0x890>
 80079ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079f0:	ea53 0308 	orrs.w	r3, r3, r8
 80079f4:	f040 8096 	bne.w	8007b24 <_strtod_l+0x8e4>
 80079f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	f040 8091 	bne.w	8007b24 <_strtod_l+0x8e4>
 8007a02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007a06:	0d1b      	lsrs	r3, r3, #20
 8007a08:	051b      	lsls	r3, r3, #20
 8007a0a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007a0e:	f240 8089 	bls.w	8007b24 <_strtod_l+0x8e4>
 8007a12:	f8db 3014 	ldr.w	r3, [fp, #20]
 8007a16:	b923      	cbnz	r3, 8007a22 <_strtod_l+0x7e2>
 8007a18:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	f340 8081 	ble.w	8007b24 <_strtod_l+0x8e4>
 8007a22:	4659      	mov	r1, fp
 8007a24:	2201      	movs	r2, #1
 8007a26:	4650      	mov	r0, sl
 8007a28:	f001 ff36 	bl	8009898 <__lshift>
 8007a2c:	9904      	ldr	r1, [sp, #16]
 8007a2e:	4683      	mov	fp, r0
 8007a30:	f001 ff9e 	bl	8009970 <__mcmp>
 8007a34:	2800      	cmp	r0, #0
 8007a36:	dd75      	ble.n	8007b24 <_strtod_l+0x8e4>
 8007a38:	9905      	ldr	r1, [sp, #20]
 8007a3a:	464b      	mov	r3, r9
 8007a3c:	4a22      	ldr	r2, [pc, #136]	; (8007ac8 <_strtod_l+0x888>)
 8007a3e:	2900      	cmp	r1, #0
 8007a40:	f000 8091 	beq.w	8007b66 <_strtod_l+0x926>
 8007a44:	ea02 0109 	and.w	r1, r2, r9
 8007a48:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007a4c:	f300 808b 	bgt.w	8007b66 <_strtod_l+0x926>
 8007a50:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007a54:	f77f aea9 	ble.w	80077aa <_strtod_l+0x56a>
 8007a58:	2300      	movs	r3, #0
 8007a5a:	4a1c      	ldr	r2, [pc, #112]	; (8007acc <_strtod_l+0x88c>)
 8007a5c:	4640      	mov	r0, r8
 8007a5e:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8007a62:	4649      	mov	r1, r9
 8007a64:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007a68:	f7f8 fe56 	bl	8000718 <__aeabi_dmul>
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	4303      	orrs	r3, r0
 8007a70:	bf08      	it	eq
 8007a72:	2322      	moveq	r3, #34	; 0x22
 8007a74:	4680      	mov	r8, r0
 8007a76:	4689      	mov	r9, r1
 8007a78:	bf08      	it	eq
 8007a7a:	f8ca 3000 	streq.w	r3, [sl]
 8007a7e:	e62d      	b.n	80076dc <_strtod_l+0x49c>
 8007a80:	f04f 32ff 	mov.w	r2, #4294967295
 8007a84:	fa02 f303 	lsl.w	r3, r2, r3
 8007a88:	ea03 0808 	and.w	r8, r3, r8
 8007a8c:	e6db      	b.n	8007846 <_strtod_l+0x606>
 8007a8e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8007a92:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8007a96:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8007a9a:	35e2      	adds	r5, #226	; 0xe2
 8007a9c:	fa07 f505 	lsl.w	r5, r7, r5
 8007aa0:	970f      	str	r7, [sp, #60]	; 0x3c
 8007aa2:	e742      	b.n	800792a <_strtod_l+0x6ea>
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	2500      	movs	r5, #0
 8007aa8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007aaa:	e73e      	b.n	800792a <_strtod_l+0x6ea>
 8007aac:	463a      	mov	r2, r7
 8007aae:	4650      	mov	r0, sl
 8007ab0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007ab2:	f001 fef1 	bl	8009898 <__lshift>
 8007ab6:	901c      	str	r0, [sp, #112]	; 0x70
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	f47f af64 	bne.w	8007986 <_strtod_l+0x746>
 8007abe:	e602      	b.n	80076c6 <_strtod_l+0x486>
 8007ac0:	0800b860 	.word	0x0800b860
 8007ac4:	fffffc02 	.word	0xfffffc02
 8007ac8:	7ff00000 	.word	0x7ff00000
 8007acc:	39500000 	.word	0x39500000
 8007ad0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007ad4:	d166      	bne.n	8007ba4 <_strtod_l+0x964>
 8007ad6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ad8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007adc:	b35a      	cbz	r2, 8007b36 <_strtod_l+0x8f6>
 8007ade:	4a9c      	ldr	r2, [pc, #624]	; (8007d50 <_strtod_l+0xb10>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d12c      	bne.n	8007b3e <_strtod_l+0x8fe>
 8007ae4:	9b05      	ldr	r3, [sp, #20]
 8007ae6:	4640      	mov	r0, r8
 8007ae8:	b303      	cbz	r3, 8007b2c <_strtod_l+0x8ec>
 8007aea:	464b      	mov	r3, r9
 8007aec:	4a99      	ldr	r2, [pc, #612]	; (8007d54 <_strtod_l+0xb14>)
 8007aee:	f04f 31ff 	mov.w	r1, #4294967295
 8007af2:	401a      	ands	r2, r3
 8007af4:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007af8:	d81b      	bhi.n	8007b32 <_strtod_l+0x8f2>
 8007afa:	0d12      	lsrs	r2, r2, #20
 8007afc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007b00:	fa01 f303 	lsl.w	r3, r1, r3
 8007b04:	4298      	cmp	r0, r3
 8007b06:	d11a      	bne.n	8007b3e <_strtod_l+0x8fe>
 8007b08:	4b93      	ldr	r3, [pc, #588]	; (8007d58 <_strtod_l+0xb18>)
 8007b0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d102      	bne.n	8007b16 <_strtod_l+0x8d6>
 8007b10:	3001      	adds	r0, #1
 8007b12:	f43f add8 	beq.w	80076c6 <_strtod_l+0x486>
 8007b16:	f04f 0800 	mov.w	r8, #0
 8007b1a:	4b8e      	ldr	r3, [pc, #568]	; (8007d54 <_strtod_l+0xb14>)
 8007b1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b1e:	401a      	ands	r2, r3
 8007b20:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8007b24:	9b05      	ldr	r3, [sp, #20]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d196      	bne.n	8007a58 <_strtod_l+0x818>
 8007b2a:	e5d7      	b.n	80076dc <_strtod_l+0x49c>
 8007b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8007b30:	e7e8      	b.n	8007b04 <_strtod_l+0x8c4>
 8007b32:	460b      	mov	r3, r1
 8007b34:	e7e6      	b.n	8007b04 <_strtod_l+0x8c4>
 8007b36:	ea53 0308 	orrs.w	r3, r3, r8
 8007b3a:	f43f af7d 	beq.w	8007a38 <_strtod_l+0x7f8>
 8007b3e:	b1e5      	cbz	r5, 8007b7a <_strtod_l+0x93a>
 8007b40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b42:	421d      	tst	r5, r3
 8007b44:	d0ee      	beq.n	8007b24 <_strtod_l+0x8e4>
 8007b46:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b48:	4640      	mov	r0, r8
 8007b4a:	4649      	mov	r1, r9
 8007b4c:	9a05      	ldr	r2, [sp, #20]
 8007b4e:	b1c3      	cbz	r3, 8007b82 <_strtod_l+0x942>
 8007b50:	f7ff fb55 	bl	80071fe <sulp>
 8007b54:	4602      	mov	r2, r0
 8007b56:	460b      	mov	r3, r1
 8007b58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007b5c:	f7f8 fc26 	bl	80003ac <__adddf3>
 8007b60:	4680      	mov	r8, r0
 8007b62:	4689      	mov	r9, r1
 8007b64:	e7de      	b.n	8007b24 <_strtod_l+0x8e4>
 8007b66:	4013      	ands	r3, r2
 8007b68:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007b6c:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007b70:	f04f 38ff 	mov.w	r8, #4294967295
 8007b74:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007b78:	e7d4      	b.n	8007b24 <_strtod_l+0x8e4>
 8007b7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b7c:	ea13 0f08 	tst.w	r3, r8
 8007b80:	e7e0      	b.n	8007b44 <_strtod_l+0x904>
 8007b82:	f7ff fb3c 	bl	80071fe <sulp>
 8007b86:	4602      	mov	r2, r0
 8007b88:	460b      	mov	r3, r1
 8007b8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007b8e:	f7f8 fc0b 	bl	80003a8 <__aeabi_dsub>
 8007b92:	2200      	movs	r2, #0
 8007b94:	2300      	movs	r3, #0
 8007b96:	4680      	mov	r8, r0
 8007b98:	4689      	mov	r9, r1
 8007b9a:	f7f9 f825 	bl	8000be8 <__aeabi_dcmpeq>
 8007b9e:	2800      	cmp	r0, #0
 8007ba0:	d0c0      	beq.n	8007b24 <_strtod_l+0x8e4>
 8007ba2:	e602      	b.n	80077aa <_strtod_l+0x56a>
 8007ba4:	4658      	mov	r0, fp
 8007ba6:	9904      	ldr	r1, [sp, #16]
 8007ba8:	f002 f864 	bl	8009c74 <__ratio>
 8007bac:	2200      	movs	r2, #0
 8007bae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007bb2:	4606      	mov	r6, r0
 8007bb4:	460f      	mov	r7, r1
 8007bb6:	f7f9 f82b 	bl	8000c10 <__aeabi_dcmple>
 8007bba:	2800      	cmp	r0, #0
 8007bbc:	d075      	beq.n	8007caa <_strtod_l+0xa6a>
 8007bbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d047      	beq.n	8007c54 <_strtod_l+0xa14>
 8007bc4:	2600      	movs	r6, #0
 8007bc6:	4f65      	ldr	r7, [pc, #404]	; (8007d5c <_strtod_l+0xb1c>)
 8007bc8:	4d64      	ldr	r5, [pc, #400]	; (8007d5c <_strtod_l+0xb1c>)
 8007bca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bcc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007bd0:	0d1b      	lsrs	r3, r3, #20
 8007bd2:	051b      	lsls	r3, r3, #20
 8007bd4:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bd6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007bd8:	4b61      	ldr	r3, [pc, #388]	; (8007d60 <_strtod_l+0xb20>)
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	f040 80c8 	bne.w	8007d70 <_strtod_l+0xb30>
 8007be0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007be4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bea:	4640      	mov	r0, r8
 8007bec:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8007bf0:	4649      	mov	r1, r9
 8007bf2:	f001 ff69 	bl	8009ac8 <__ulp>
 8007bf6:	4602      	mov	r2, r0
 8007bf8:	460b      	mov	r3, r1
 8007bfa:	4630      	mov	r0, r6
 8007bfc:	4639      	mov	r1, r7
 8007bfe:	f7f8 fd8b 	bl	8000718 <__aeabi_dmul>
 8007c02:	4642      	mov	r2, r8
 8007c04:	464b      	mov	r3, r9
 8007c06:	f7f8 fbd1 	bl	80003ac <__adddf3>
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	4951      	ldr	r1, [pc, #324]	; (8007d54 <_strtod_l+0xb14>)
 8007c0e:	4a55      	ldr	r2, [pc, #340]	; (8007d64 <_strtod_l+0xb24>)
 8007c10:	4019      	ands	r1, r3
 8007c12:	4291      	cmp	r1, r2
 8007c14:	4680      	mov	r8, r0
 8007c16:	d95e      	bls.n	8007cd6 <_strtod_l+0xa96>
 8007c18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c1a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d103      	bne.n	8007c2a <_strtod_l+0x9ea>
 8007c22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c24:	3301      	adds	r3, #1
 8007c26:	f43f ad4e 	beq.w	80076c6 <_strtod_l+0x486>
 8007c2a:	f04f 38ff 	mov.w	r8, #4294967295
 8007c2e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8007d58 <_strtod_l+0xb18>
 8007c32:	4650      	mov	r0, sl
 8007c34:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007c36:	f001 fc17 	bl	8009468 <_Bfree>
 8007c3a:	4650      	mov	r0, sl
 8007c3c:	9906      	ldr	r1, [sp, #24]
 8007c3e:	f001 fc13 	bl	8009468 <_Bfree>
 8007c42:	4650      	mov	r0, sl
 8007c44:	9904      	ldr	r1, [sp, #16]
 8007c46:	f001 fc0f 	bl	8009468 <_Bfree>
 8007c4a:	4659      	mov	r1, fp
 8007c4c:	4650      	mov	r0, sl
 8007c4e:	f001 fc0b 	bl	8009468 <_Bfree>
 8007c52:	e61c      	b.n	800788e <_strtod_l+0x64e>
 8007c54:	f1b8 0f00 	cmp.w	r8, #0
 8007c58:	d119      	bne.n	8007c8e <_strtod_l+0xa4e>
 8007c5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c60:	b9e3      	cbnz	r3, 8007c9c <_strtod_l+0xa5c>
 8007c62:	2200      	movs	r2, #0
 8007c64:	4630      	mov	r0, r6
 8007c66:	4639      	mov	r1, r7
 8007c68:	4b3c      	ldr	r3, [pc, #240]	; (8007d5c <_strtod_l+0xb1c>)
 8007c6a:	f7f8 ffc7 	bl	8000bfc <__aeabi_dcmplt>
 8007c6e:	b9c8      	cbnz	r0, 8007ca4 <_strtod_l+0xa64>
 8007c70:	2200      	movs	r2, #0
 8007c72:	4630      	mov	r0, r6
 8007c74:	4639      	mov	r1, r7
 8007c76:	4b3c      	ldr	r3, [pc, #240]	; (8007d68 <_strtod_l+0xb28>)
 8007c78:	f7f8 fd4e 	bl	8000718 <__aeabi_dmul>
 8007c7c:	4604      	mov	r4, r0
 8007c7e:	460d      	mov	r5, r1
 8007c80:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007c84:	9418      	str	r4, [sp, #96]	; 0x60
 8007c86:	9319      	str	r3, [sp, #100]	; 0x64
 8007c88:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8007c8c:	e79d      	b.n	8007bca <_strtod_l+0x98a>
 8007c8e:	f1b8 0f01 	cmp.w	r8, #1
 8007c92:	d103      	bne.n	8007c9c <_strtod_l+0xa5c>
 8007c94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	f43f ad87 	beq.w	80077aa <_strtod_l+0x56a>
 8007c9c:	2600      	movs	r6, #0
 8007c9e:	2400      	movs	r4, #0
 8007ca0:	4f32      	ldr	r7, [pc, #200]	; (8007d6c <_strtod_l+0xb2c>)
 8007ca2:	e791      	b.n	8007bc8 <_strtod_l+0x988>
 8007ca4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8007ca6:	4d30      	ldr	r5, [pc, #192]	; (8007d68 <_strtod_l+0xb28>)
 8007ca8:	e7ea      	b.n	8007c80 <_strtod_l+0xa40>
 8007caa:	4b2f      	ldr	r3, [pc, #188]	; (8007d68 <_strtod_l+0xb28>)
 8007cac:	2200      	movs	r2, #0
 8007cae:	4630      	mov	r0, r6
 8007cb0:	4639      	mov	r1, r7
 8007cb2:	f7f8 fd31 	bl	8000718 <__aeabi_dmul>
 8007cb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cb8:	4604      	mov	r4, r0
 8007cba:	460d      	mov	r5, r1
 8007cbc:	b933      	cbnz	r3, 8007ccc <_strtod_l+0xa8c>
 8007cbe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007cc2:	9010      	str	r0, [sp, #64]	; 0x40
 8007cc4:	9311      	str	r3, [sp, #68]	; 0x44
 8007cc6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007cca:	e77e      	b.n	8007bca <_strtod_l+0x98a>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	460b      	mov	r3, r1
 8007cd0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007cd4:	e7f7      	b.n	8007cc6 <_strtod_l+0xa86>
 8007cd6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8007cda:	9b05      	ldr	r3, [sp, #20]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d1a8      	bne.n	8007c32 <_strtod_l+0x9f2>
 8007ce0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007ce4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ce6:	0d1b      	lsrs	r3, r3, #20
 8007ce8:	051b      	lsls	r3, r3, #20
 8007cea:	429a      	cmp	r2, r3
 8007cec:	d1a1      	bne.n	8007c32 <_strtod_l+0x9f2>
 8007cee:	4620      	mov	r0, r4
 8007cf0:	4629      	mov	r1, r5
 8007cf2:	f7f9 f97f 	bl	8000ff4 <__aeabi_d2lz>
 8007cf6:	f7f8 fce1 	bl	80006bc <__aeabi_l2d>
 8007cfa:	4602      	mov	r2, r0
 8007cfc:	460b      	mov	r3, r1
 8007cfe:	4620      	mov	r0, r4
 8007d00:	4629      	mov	r1, r5
 8007d02:	f7f8 fb51 	bl	80003a8 <__aeabi_dsub>
 8007d06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d0c:	ea43 0308 	orr.w	r3, r3, r8
 8007d10:	4313      	orrs	r3, r2
 8007d12:	4604      	mov	r4, r0
 8007d14:	460d      	mov	r5, r1
 8007d16:	d066      	beq.n	8007de6 <_strtod_l+0xba6>
 8007d18:	a309      	add	r3, pc, #36	; (adr r3, 8007d40 <_strtod_l+0xb00>)
 8007d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1e:	f7f8 ff6d 	bl	8000bfc <__aeabi_dcmplt>
 8007d22:	2800      	cmp	r0, #0
 8007d24:	f47f acda 	bne.w	80076dc <_strtod_l+0x49c>
 8007d28:	a307      	add	r3, pc, #28	; (adr r3, 8007d48 <_strtod_l+0xb08>)
 8007d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2e:	4620      	mov	r0, r4
 8007d30:	4629      	mov	r1, r5
 8007d32:	f7f8 ff81 	bl	8000c38 <__aeabi_dcmpgt>
 8007d36:	2800      	cmp	r0, #0
 8007d38:	f43f af7b 	beq.w	8007c32 <_strtod_l+0x9f2>
 8007d3c:	e4ce      	b.n	80076dc <_strtod_l+0x49c>
 8007d3e:	bf00      	nop
 8007d40:	94a03595 	.word	0x94a03595
 8007d44:	3fdfffff 	.word	0x3fdfffff
 8007d48:	35afe535 	.word	0x35afe535
 8007d4c:	3fe00000 	.word	0x3fe00000
 8007d50:	000fffff 	.word	0x000fffff
 8007d54:	7ff00000 	.word	0x7ff00000
 8007d58:	7fefffff 	.word	0x7fefffff
 8007d5c:	3ff00000 	.word	0x3ff00000
 8007d60:	7fe00000 	.word	0x7fe00000
 8007d64:	7c9fffff 	.word	0x7c9fffff
 8007d68:	3fe00000 	.word	0x3fe00000
 8007d6c:	bff00000 	.word	0xbff00000
 8007d70:	9b05      	ldr	r3, [sp, #20]
 8007d72:	b313      	cbz	r3, 8007dba <_strtod_l+0xb7a>
 8007d74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d76:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007d7a:	d81e      	bhi.n	8007dba <_strtod_l+0xb7a>
 8007d7c:	a326      	add	r3, pc, #152	; (adr r3, 8007e18 <_strtod_l+0xbd8>)
 8007d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d82:	4620      	mov	r0, r4
 8007d84:	4629      	mov	r1, r5
 8007d86:	f7f8 ff43 	bl	8000c10 <__aeabi_dcmple>
 8007d8a:	b190      	cbz	r0, 8007db2 <_strtod_l+0xb72>
 8007d8c:	4629      	mov	r1, r5
 8007d8e:	4620      	mov	r0, r4
 8007d90:	f7f8 ff9a 	bl	8000cc8 <__aeabi_d2uiz>
 8007d94:	2801      	cmp	r0, #1
 8007d96:	bf38      	it	cc
 8007d98:	2001      	movcc	r0, #1
 8007d9a:	f7f8 fc43 	bl	8000624 <__aeabi_ui2d>
 8007d9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007da0:	4604      	mov	r4, r0
 8007da2:	460d      	mov	r5, r1
 8007da4:	b9d3      	cbnz	r3, 8007ddc <_strtod_l+0xb9c>
 8007da6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007daa:	9012      	str	r0, [sp, #72]	; 0x48
 8007dac:	9313      	str	r3, [sp, #76]	; 0x4c
 8007dae:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8007db2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007db4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8007db8:	1a9f      	subs	r7, r3, r2
 8007dba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007dbe:	f001 fe83 	bl	8009ac8 <__ulp>
 8007dc2:	4602      	mov	r2, r0
 8007dc4:	460b      	mov	r3, r1
 8007dc6:	4630      	mov	r0, r6
 8007dc8:	4639      	mov	r1, r7
 8007dca:	f7f8 fca5 	bl	8000718 <__aeabi_dmul>
 8007dce:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007dd2:	f7f8 faeb 	bl	80003ac <__adddf3>
 8007dd6:	4680      	mov	r8, r0
 8007dd8:	4689      	mov	r9, r1
 8007dda:	e77e      	b.n	8007cda <_strtod_l+0xa9a>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	460b      	mov	r3, r1
 8007de0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8007de4:	e7e3      	b.n	8007dae <_strtod_l+0xb6e>
 8007de6:	a30e      	add	r3, pc, #56	; (adr r3, 8007e20 <_strtod_l+0xbe0>)
 8007de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dec:	f7f8 ff06 	bl	8000bfc <__aeabi_dcmplt>
 8007df0:	e7a1      	b.n	8007d36 <_strtod_l+0xaf6>
 8007df2:	2300      	movs	r3, #0
 8007df4:	930c      	str	r3, [sp, #48]	; 0x30
 8007df6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007df8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007dfa:	6013      	str	r3, [r2, #0]
 8007dfc:	f7ff ba65 	b.w	80072ca <_strtod_l+0x8a>
 8007e00:	2b65      	cmp	r3, #101	; 0x65
 8007e02:	f43f ab5c 	beq.w	80074be <_strtod_l+0x27e>
 8007e06:	2b45      	cmp	r3, #69	; 0x45
 8007e08:	f43f ab59 	beq.w	80074be <_strtod_l+0x27e>
 8007e0c:	2201      	movs	r2, #1
 8007e0e:	f7ff bb8d 	b.w	800752c <_strtod_l+0x2ec>
 8007e12:	bf00      	nop
 8007e14:	f3af 8000 	nop.w
 8007e18:	ffc00000 	.word	0xffc00000
 8007e1c:	41dfffff 	.word	0x41dfffff
 8007e20:	94a03595 	.word	0x94a03595
 8007e24:	3fcfffff 	.word	0x3fcfffff

08007e28 <_strtod_r>:
 8007e28:	4b01      	ldr	r3, [pc, #4]	; (8007e30 <_strtod_r+0x8>)
 8007e2a:	f7ff ba09 	b.w	8007240 <_strtod_l>
 8007e2e:	bf00      	nop
 8007e30:	20000074 	.word	0x20000074

08007e34 <_strtol_l.isra.0>:
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e3a:	4686      	mov	lr, r0
 8007e3c:	d001      	beq.n	8007e42 <_strtol_l.isra.0+0xe>
 8007e3e:	2b24      	cmp	r3, #36	; 0x24
 8007e40:	d906      	bls.n	8007e50 <_strtol_l.isra.0+0x1c>
 8007e42:	f7fe faa5 	bl	8006390 <__errno>
 8007e46:	2316      	movs	r3, #22
 8007e48:	6003      	str	r3, [r0, #0]
 8007e4a:	2000      	movs	r0, #0
 8007e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e50:	468c      	mov	ip, r1
 8007e52:	4e3a      	ldr	r6, [pc, #232]	; (8007f3c <_strtol_l.isra.0+0x108>)
 8007e54:	4660      	mov	r0, ip
 8007e56:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8007e5a:	5da5      	ldrb	r5, [r4, r6]
 8007e5c:	f015 0508 	ands.w	r5, r5, #8
 8007e60:	d1f8      	bne.n	8007e54 <_strtol_l.isra.0+0x20>
 8007e62:	2c2d      	cmp	r4, #45	; 0x2d
 8007e64:	d133      	bne.n	8007ece <_strtol_l.isra.0+0x9a>
 8007e66:	f04f 0801 	mov.w	r8, #1
 8007e6a:	f89c 4000 	ldrb.w	r4, [ip]
 8007e6e:	f100 0c02 	add.w	ip, r0, #2
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d05d      	beq.n	8007f32 <_strtol_l.isra.0+0xfe>
 8007e76:	2b10      	cmp	r3, #16
 8007e78:	d10c      	bne.n	8007e94 <_strtol_l.isra.0+0x60>
 8007e7a:	2c30      	cmp	r4, #48	; 0x30
 8007e7c:	d10a      	bne.n	8007e94 <_strtol_l.isra.0+0x60>
 8007e7e:	f89c 0000 	ldrb.w	r0, [ip]
 8007e82:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8007e86:	2858      	cmp	r0, #88	; 0x58
 8007e88:	d14e      	bne.n	8007f28 <_strtol_l.isra.0+0xf4>
 8007e8a:	2310      	movs	r3, #16
 8007e8c:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8007e90:	f10c 0c02 	add.w	ip, ip, #2
 8007e94:	2500      	movs	r5, #0
 8007e96:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 8007e9a:	3f01      	subs	r7, #1
 8007e9c:	fbb7 f9f3 	udiv	r9, r7, r3
 8007ea0:	4628      	mov	r0, r5
 8007ea2:	fb03 7a19 	mls	sl, r3, r9, r7
 8007ea6:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8007eaa:	2e09      	cmp	r6, #9
 8007eac:	d818      	bhi.n	8007ee0 <_strtol_l.isra.0+0xac>
 8007eae:	4634      	mov	r4, r6
 8007eb0:	42a3      	cmp	r3, r4
 8007eb2:	dd24      	ble.n	8007efe <_strtol_l.isra.0+0xca>
 8007eb4:	2d00      	cmp	r5, #0
 8007eb6:	db1f      	blt.n	8007ef8 <_strtol_l.isra.0+0xc4>
 8007eb8:	4581      	cmp	r9, r0
 8007eba:	d31d      	bcc.n	8007ef8 <_strtol_l.isra.0+0xc4>
 8007ebc:	d101      	bne.n	8007ec2 <_strtol_l.isra.0+0x8e>
 8007ebe:	45a2      	cmp	sl, r4
 8007ec0:	db1a      	blt.n	8007ef8 <_strtol_l.isra.0+0xc4>
 8007ec2:	2501      	movs	r5, #1
 8007ec4:	fb00 4003 	mla	r0, r0, r3, r4
 8007ec8:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8007ecc:	e7eb      	b.n	8007ea6 <_strtol_l.isra.0+0x72>
 8007ece:	2c2b      	cmp	r4, #43	; 0x2b
 8007ed0:	bf08      	it	eq
 8007ed2:	f89c 4000 	ldrbeq.w	r4, [ip]
 8007ed6:	46a8      	mov	r8, r5
 8007ed8:	bf08      	it	eq
 8007eda:	f100 0c02 	addeq.w	ip, r0, #2
 8007ede:	e7c8      	b.n	8007e72 <_strtol_l.isra.0+0x3e>
 8007ee0:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8007ee4:	2e19      	cmp	r6, #25
 8007ee6:	d801      	bhi.n	8007eec <_strtol_l.isra.0+0xb8>
 8007ee8:	3c37      	subs	r4, #55	; 0x37
 8007eea:	e7e1      	b.n	8007eb0 <_strtol_l.isra.0+0x7c>
 8007eec:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8007ef0:	2e19      	cmp	r6, #25
 8007ef2:	d804      	bhi.n	8007efe <_strtol_l.isra.0+0xca>
 8007ef4:	3c57      	subs	r4, #87	; 0x57
 8007ef6:	e7db      	b.n	8007eb0 <_strtol_l.isra.0+0x7c>
 8007ef8:	f04f 35ff 	mov.w	r5, #4294967295
 8007efc:	e7e4      	b.n	8007ec8 <_strtol_l.isra.0+0x94>
 8007efe:	2d00      	cmp	r5, #0
 8007f00:	da08      	bge.n	8007f14 <_strtol_l.isra.0+0xe0>
 8007f02:	2322      	movs	r3, #34	; 0x22
 8007f04:	4638      	mov	r0, r7
 8007f06:	f8ce 3000 	str.w	r3, [lr]
 8007f0a:	2a00      	cmp	r2, #0
 8007f0c:	d09e      	beq.n	8007e4c <_strtol_l.isra.0+0x18>
 8007f0e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8007f12:	e007      	b.n	8007f24 <_strtol_l.isra.0+0xf0>
 8007f14:	f1b8 0f00 	cmp.w	r8, #0
 8007f18:	d000      	beq.n	8007f1c <_strtol_l.isra.0+0xe8>
 8007f1a:	4240      	negs	r0, r0
 8007f1c:	2a00      	cmp	r2, #0
 8007f1e:	d095      	beq.n	8007e4c <_strtol_l.isra.0+0x18>
 8007f20:	2d00      	cmp	r5, #0
 8007f22:	d1f4      	bne.n	8007f0e <_strtol_l.isra.0+0xda>
 8007f24:	6011      	str	r1, [r2, #0]
 8007f26:	e791      	b.n	8007e4c <_strtol_l.isra.0+0x18>
 8007f28:	2430      	movs	r4, #48	; 0x30
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d1b2      	bne.n	8007e94 <_strtol_l.isra.0+0x60>
 8007f2e:	2308      	movs	r3, #8
 8007f30:	e7b0      	b.n	8007e94 <_strtol_l.isra.0+0x60>
 8007f32:	2c30      	cmp	r4, #48	; 0x30
 8007f34:	d0a3      	beq.n	8007e7e <_strtol_l.isra.0+0x4a>
 8007f36:	230a      	movs	r3, #10
 8007f38:	e7ac      	b.n	8007e94 <_strtol_l.isra.0+0x60>
 8007f3a:	bf00      	nop
 8007f3c:	0800b889 	.word	0x0800b889

08007f40 <_strtol_r>:
 8007f40:	f7ff bf78 	b.w	8007e34 <_strtol_l.isra.0>

08007f44 <_write_r>:
 8007f44:	b538      	push	{r3, r4, r5, lr}
 8007f46:	4604      	mov	r4, r0
 8007f48:	4608      	mov	r0, r1
 8007f4a:	4611      	mov	r1, r2
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	4d05      	ldr	r5, [pc, #20]	; (8007f64 <_write_r+0x20>)
 8007f50:	602a      	str	r2, [r5, #0]
 8007f52:	461a      	mov	r2, r3
 8007f54:	f7fa fb8e 	bl	8002674 <_write>
 8007f58:	1c43      	adds	r3, r0, #1
 8007f5a:	d102      	bne.n	8007f62 <_write_r+0x1e>
 8007f5c:	682b      	ldr	r3, [r5, #0]
 8007f5e:	b103      	cbz	r3, 8007f62 <_write_r+0x1e>
 8007f60:	6023      	str	r3, [r4, #0]
 8007f62:	bd38      	pop	{r3, r4, r5, pc}
 8007f64:	20000410 	.word	0x20000410

08007f68 <_close_r>:
 8007f68:	b538      	push	{r3, r4, r5, lr}
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	4d05      	ldr	r5, [pc, #20]	; (8007f84 <_close_r+0x1c>)
 8007f6e:	4604      	mov	r4, r0
 8007f70:	4608      	mov	r0, r1
 8007f72:	602b      	str	r3, [r5, #0]
 8007f74:	f7fa fb9a 	bl	80026ac <_close>
 8007f78:	1c43      	adds	r3, r0, #1
 8007f7a:	d102      	bne.n	8007f82 <_close_r+0x1a>
 8007f7c:	682b      	ldr	r3, [r5, #0]
 8007f7e:	b103      	cbz	r3, 8007f82 <_close_r+0x1a>
 8007f80:	6023      	str	r3, [r4, #0]
 8007f82:	bd38      	pop	{r3, r4, r5, pc}
 8007f84:	20000410 	.word	0x20000410

08007f88 <quorem>:
 8007f88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f8c:	6903      	ldr	r3, [r0, #16]
 8007f8e:	690c      	ldr	r4, [r1, #16]
 8007f90:	4607      	mov	r7, r0
 8007f92:	42a3      	cmp	r3, r4
 8007f94:	f2c0 8083 	blt.w	800809e <quorem+0x116>
 8007f98:	3c01      	subs	r4, #1
 8007f9a:	f100 0514 	add.w	r5, r0, #20
 8007f9e:	f101 0814 	add.w	r8, r1, #20
 8007fa2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007fa6:	9301      	str	r3, [sp, #4]
 8007fa8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007fac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007fb0:	3301      	adds	r3, #1
 8007fb2:	429a      	cmp	r2, r3
 8007fb4:	fbb2 f6f3 	udiv	r6, r2, r3
 8007fb8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007fbc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007fc0:	d332      	bcc.n	8008028 <quorem+0xa0>
 8007fc2:	f04f 0e00 	mov.w	lr, #0
 8007fc6:	4640      	mov	r0, r8
 8007fc8:	46ac      	mov	ip, r5
 8007fca:	46f2      	mov	sl, lr
 8007fcc:	f850 2b04 	ldr.w	r2, [r0], #4
 8007fd0:	b293      	uxth	r3, r2
 8007fd2:	fb06 e303 	mla	r3, r6, r3, lr
 8007fd6:	0c12      	lsrs	r2, r2, #16
 8007fd8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007fdc:	fb06 e202 	mla	r2, r6, r2, lr
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	ebaa 0303 	sub.w	r3, sl, r3
 8007fe6:	f8dc a000 	ldr.w	sl, [ip]
 8007fea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007fee:	fa1f fa8a 	uxth.w	sl, sl
 8007ff2:	4453      	add	r3, sl
 8007ff4:	fa1f fa82 	uxth.w	sl, r2
 8007ff8:	f8dc 2000 	ldr.w	r2, [ip]
 8007ffc:	4581      	cmp	r9, r0
 8007ffe:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008002:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008006:	b29b      	uxth	r3, r3
 8008008:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800800c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008010:	f84c 3b04 	str.w	r3, [ip], #4
 8008014:	d2da      	bcs.n	8007fcc <quorem+0x44>
 8008016:	f855 300b 	ldr.w	r3, [r5, fp]
 800801a:	b92b      	cbnz	r3, 8008028 <quorem+0xa0>
 800801c:	9b01      	ldr	r3, [sp, #4]
 800801e:	3b04      	subs	r3, #4
 8008020:	429d      	cmp	r5, r3
 8008022:	461a      	mov	r2, r3
 8008024:	d32f      	bcc.n	8008086 <quorem+0xfe>
 8008026:	613c      	str	r4, [r7, #16]
 8008028:	4638      	mov	r0, r7
 800802a:	f001 fca1 	bl	8009970 <__mcmp>
 800802e:	2800      	cmp	r0, #0
 8008030:	db25      	blt.n	800807e <quorem+0xf6>
 8008032:	4628      	mov	r0, r5
 8008034:	f04f 0c00 	mov.w	ip, #0
 8008038:	3601      	adds	r6, #1
 800803a:	f858 1b04 	ldr.w	r1, [r8], #4
 800803e:	f8d0 e000 	ldr.w	lr, [r0]
 8008042:	b28b      	uxth	r3, r1
 8008044:	ebac 0303 	sub.w	r3, ip, r3
 8008048:	fa1f f28e 	uxth.w	r2, lr
 800804c:	4413      	add	r3, r2
 800804e:	0c0a      	lsrs	r2, r1, #16
 8008050:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008054:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008058:	b29b      	uxth	r3, r3
 800805a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800805e:	45c1      	cmp	r9, r8
 8008060:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008064:	f840 3b04 	str.w	r3, [r0], #4
 8008068:	d2e7      	bcs.n	800803a <quorem+0xb2>
 800806a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800806e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008072:	b922      	cbnz	r2, 800807e <quorem+0xf6>
 8008074:	3b04      	subs	r3, #4
 8008076:	429d      	cmp	r5, r3
 8008078:	461a      	mov	r2, r3
 800807a:	d30a      	bcc.n	8008092 <quorem+0x10a>
 800807c:	613c      	str	r4, [r7, #16]
 800807e:	4630      	mov	r0, r6
 8008080:	b003      	add	sp, #12
 8008082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008086:	6812      	ldr	r2, [r2, #0]
 8008088:	3b04      	subs	r3, #4
 800808a:	2a00      	cmp	r2, #0
 800808c:	d1cb      	bne.n	8008026 <quorem+0x9e>
 800808e:	3c01      	subs	r4, #1
 8008090:	e7c6      	b.n	8008020 <quorem+0x98>
 8008092:	6812      	ldr	r2, [r2, #0]
 8008094:	3b04      	subs	r3, #4
 8008096:	2a00      	cmp	r2, #0
 8008098:	d1f0      	bne.n	800807c <quorem+0xf4>
 800809a:	3c01      	subs	r4, #1
 800809c:	e7eb      	b.n	8008076 <quorem+0xee>
 800809e:	2000      	movs	r0, #0
 80080a0:	e7ee      	b.n	8008080 <quorem+0xf8>
 80080a2:	0000      	movs	r0, r0
 80080a4:	0000      	movs	r0, r0
	...

080080a8 <_dtoa_r>:
 80080a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ac:	4616      	mov	r6, r2
 80080ae:	461f      	mov	r7, r3
 80080b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80080b2:	b099      	sub	sp, #100	; 0x64
 80080b4:	4605      	mov	r5, r0
 80080b6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80080ba:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80080be:	b974      	cbnz	r4, 80080de <_dtoa_r+0x36>
 80080c0:	2010      	movs	r0, #16
 80080c2:	f001 f95b 	bl	800937c <malloc>
 80080c6:	4602      	mov	r2, r0
 80080c8:	6268      	str	r0, [r5, #36]	; 0x24
 80080ca:	b920      	cbnz	r0, 80080d6 <_dtoa_r+0x2e>
 80080cc:	21ea      	movs	r1, #234	; 0xea
 80080ce:	4bae      	ldr	r3, [pc, #696]	; (8008388 <_dtoa_r+0x2e0>)
 80080d0:	48ae      	ldr	r0, [pc, #696]	; (800838c <_dtoa_r+0x2e4>)
 80080d2:	f002 fca7 	bl	800aa24 <__assert_func>
 80080d6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80080da:	6004      	str	r4, [r0, #0]
 80080dc:	60c4      	str	r4, [r0, #12]
 80080de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80080e0:	6819      	ldr	r1, [r3, #0]
 80080e2:	b151      	cbz	r1, 80080fa <_dtoa_r+0x52>
 80080e4:	685a      	ldr	r2, [r3, #4]
 80080e6:	2301      	movs	r3, #1
 80080e8:	4093      	lsls	r3, r2
 80080ea:	604a      	str	r2, [r1, #4]
 80080ec:	608b      	str	r3, [r1, #8]
 80080ee:	4628      	mov	r0, r5
 80080f0:	f001 f9ba 	bl	8009468 <_Bfree>
 80080f4:	2200      	movs	r2, #0
 80080f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80080f8:	601a      	str	r2, [r3, #0]
 80080fa:	1e3b      	subs	r3, r7, #0
 80080fc:	bfaf      	iteee	ge
 80080fe:	2300      	movge	r3, #0
 8008100:	2201      	movlt	r2, #1
 8008102:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008106:	9305      	strlt	r3, [sp, #20]
 8008108:	bfa8      	it	ge
 800810a:	f8c8 3000 	strge.w	r3, [r8]
 800810e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008112:	4b9f      	ldr	r3, [pc, #636]	; (8008390 <_dtoa_r+0x2e8>)
 8008114:	bfb8      	it	lt
 8008116:	f8c8 2000 	strlt.w	r2, [r8]
 800811a:	ea33 0309 	bics.w	r3, r3, r9
 800811e:	d119      	bne.n	8008154 <_dtoa_r+0xac>
 8008120:	f242 730f 	movw	r3, #9999	; 0x270f
 8008124:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008126:	6013      	str	r3, [r2, #0]
 8008128:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800812c:	4333      	orrs	r3, r6
 800812e:	f000 8580 	beq.w	8008c32 <_dtoa_r+0xb8a>
 8008132:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008134:	b953      	cbnz	r3, 800814c <_dtoa_r+0xa4>
 8008136:	4b97      	ldr	r3, [pc, #604]	; (8008394 <_dtoa_r+0x2ec>)
 8008138:	e022      	b.n	8008180 <_dtoa_r+0xd8>
 800813a:	4b97      	ldr	r3, [pc, #604]	; (8008398 <_dtoa_r+0x2f0>)
 800813c:	9308      	str	r3, [sp, #32]
 800813e:	3308      	adds	r3, #8
 8008140:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008142:	6013      	str	r3, [r2, #0]
 8008144:	9808      	ldr	r0, [sp, #32]
 8008146:	b019      	add	sp, #100	; 0x64
 8008148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800814c:	4b91      	ldr	r3, [pc, #580]	; (8008394 <_dtoa_r+0x2ec>)
 800814e:	9308      	str	r3, [sp, #32]
 8008150:	3303      	adds	r3, #3
 8008152:	e7f5      	b.n	8008140 <_dtoa_r+0x98>
 8008154:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008158:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800815c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008160:	2200      	movs	r2, #0
 8008162:	2300      	movs	r3, #0
 8008164:	f7f8 fd40 	bl	8000be8 <__aeabi_dcmpeq>
 8008168:	4680      	mov	r8, r0
 800816a:	b158      	cbz	r0, 8008184 <_dtoa_r+0xdc>
 800816c:	2301      	movs	r3, #1
 800816e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008170:	6013      	str	r3, [r2, #0]
 8008172:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008174:	2b00      	cmp	r3, #0
 8008176:	f000 8559 	beq.w	8008c2c <_dtoa_r+0xb84>
 800817a:	4888      	ldr	r0, [pc, #544]	; (800839c <_dtoa_r+0x2f4>)
 800817c:	6018      	str	r0, [r3, #0]
 800817e:	1e43      	subs	r3, r0, #1
 8008180:	9308      	str	r3, [sp, #32]
 8008182:	e7df      	b.n	8008144 <_dtoa_r+0x9c>
 8008184:	ab16      	add	r3, sp, #88	; 0x58
 8008186:	9301      	str	r3, [sp, #4]
 8008188:	ab17      	add	r3, sp, #92	; 0x5c
 800818a:	9300      	str	r3, [sp, #0]
 800818c:	4628      	mov	r0, r5
 800818e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008192:	f001 fd13 	bl	8009bbc <__d2b>
 8008196:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800819a:	4682      	mov	sl, r0
 800819c:	2c00      	cmp	r4, #0
 800819e:	d07e      	beq.n	800829e <_dtoa_r+0x1f6>
 80081a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80081a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081a6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80081aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081ae:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80081b2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80081b6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80081ba:	2200      	movs	r2, #0
 80081bc:	4b78      	ldr	r3, [pc, #480]	; (80083a0 <_dtoa_r+0x2f8>)
 80081be:	f7f8 f8f3 	bl	80003a8 <__aeabi_dsub>
 80081c2:	a36b      	add	r3, pc, #428	; (adr r3, 8008370 <_dtoa_r+0x2c8>)
 80081c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c8:	f7f8 faa6 	bl	8000718 <__aeabi_dmul>
 80081cc:	a36a      	add	r3, pc, #424	; (adr r3, 8008378 <_dtoa_r+0x2d0>)
 80081ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d2:	f7f8 f8eb 	bl	80003ac <__adddf3>
 80081d6:	4606      	mov	r6, r0
 80081d8:	4620      	mov	r0, r4
 80081da:	460f      	mov	r7, r1
 80081dc:	f7f8 fa32 	bl	8000644 <__aeabi_i2d>
 80081e0:	a367      	add	r3, pc, #412	; (adr r3, 8008380 <_dtoa_r+0x2d8>)
 80081e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e6:	f7f8 fa97 	bl	8000718 <__aeabi_dmul>
 80081ea:	4602      	mov	r2, r0
 80081ec:	460b      	mov	r3, r1
 80081ee:	4630      	mov	r0, r6
 80081f0:	4639      	mov	r1, r7
 80081f2:	f7f8 f8db 	bl	80003ac <__adddf3>
 80081f6:	4606      	mov	r6, r0
 80081f8:	460f      	mov	r7, r1
 80081fa:	f7f8 fd3d 	bl	8000c78 <__aeabi_d2iz>
 80081fe:	2200      	movs	r2, #0
 8008200:	4681      	mov	r9, r0
 8008202:	2300      	movs	r3, #0
 8008204:	4630      	mov	r0, r6
 8008206:	4639      	mov	r1, r7
 8008208:	f7f8 fcf8 	bl	8000bfc <__aeabi_dcmplt>
 800820c:	b148      	cbz	r0, 8008222 <_dtoa_r+0x17a>
 800820e:	4648      	mov	r0, r9
 8008210:	f7f8 fa18 	bl	8000644 <__aeabi_i2d>
 8008214:	4632      	mov	r2, r6
 8008216:	463b      	mov	r3, r7
 8008218:	f7f8 fce6 	bl	8000be8 <__aeabi_dcmpeq>
 800821c:	b908      	cbnz	r0, 8008222 <_dtoa_r+0x17a>
 800821e:	f109 39ff 	add.w	r9, r9, #4294967295
 8008222:	f1b9 0f16 	cmp.w	r9, #22
 8008226:	d857      	bhi.n	80082d8 <_dtoa_r+0x230>
 8008228:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800822c:	4b5d      	ldr	r3, [pc, #372]	; (80083a4 <_dtoa_r+0x2fc>)
 800822e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8008232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008236:	f7f8 fce1 	bl	8000bfc <__aeabi_dcmplt>
 800823a:	2800      	cmp	r0, #0
 800823c:	d04e      	beq.n	80082dc <_dtoa_r+0x234>
 800823e:	2300      	movs	r3, #0
 8008240:	f109 39ff 	add.w	r9, r9, #4294967295
 8008244:	930f      	str	r3, [sp, #60]	; 0x3c
 8008246:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008248:	1b1c      	subs	r4, r3, r4
 800824a:	1e63      	subs	r3, r4, #1
 800824c:	9309      	str	r3, [sp, #36]	; 0x24
 800824e:	bf49      	itett	mi
 8008250:	f1c4 0301 	rsbmi	r3, r4, #1
 8008254:	2300      	movpl	r3, #0
 8008256:	9306      	strmi	r3, [sp, #24]
 8008258:	2300      	movmi	r3, #0
 800825a:	bf54      	ite	pl
 800825c:	9306      	strpl	r3, [sp, #24]
 800825e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008260:	f1b9 0f00 	cmp.w	r9, #0
 8008264:	db3c      	blt.n	80082e0 <_dtoa_r+0x238>
 8008266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008268:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800826c:	444b      	add	r3, r9
 800826e:	9309      	str	r3, [sp, #36]	; 0x24
 8008270:	2300      	movs	r3, #0
 8008272:	930a      	str	r3, [sp, #40]	; 0x28
 8008274:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008276:	2b09      	cmp	r3, #9
 8008278:	d86c      	bhi.n	8008354 <_dtoa_r+0x2ac>
 800827a:	2b05      	cmp	r3, #5
 800827c:	bfc4      	itt	gt
 800827e:	3b04      	subgt	r3, #4
 8008280:	9322      	strgt	r3, [sp, #136]	; 0x88
 8008282:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008284:	bfc8      	it	gt
 8008286:	2400      	movgt	r4, #0
 8008288:	f1a3 0302 	sub.w	r3, r3, #2
 800828c:	bfd8      	it	le
 800828e:	2401      	movle	r4, #1
 8008290:	2b03      	cmp	r3, #3
 8008292:	f200 808b 	bhi.w	80083ac <_dtoa_r+0x304>
 8008296:	e8df f003 	tbb	[pc, r3]
 800829a:	4f2d      	.short	0x4f2d
 800829c:	5b4d      	.short	0x5b4d
 800829e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80082a2:	441c      	add	r4, r3
 80082a4:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80082a8:	2b20      	cmp	r3, #32
 80082aa:	bfc3      	ittte	gt
 80082ac:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80082b0:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80082b4:	fa09 f303 	lslgt.w	r3, r9, r3
 80082b8:	f1c3 0320 	rsble	r3, r3, #32
 80082bc:	bfc6      	itte	gt
 80082be:	fa26 f000 	lsrgt.w	r0, r6, r0
 80082c2:	4318      	orrgt	r0, r3
 80082c4:	fa06 f003 	lslle.w	r0, r6, r3
 80082c8:	f7f8 f9ac 	bl	8000624 <__aeabi_ui2d>
 80082cc:	2301      	movs	r3, #1
 80082ce:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80082d2:	3c01      	subs	r4, #1
 80082d4:	9313      	str	r3, [sp, #76]	; 0x4c
 80082d6:	e770      	b.n	80081ba <_dtoa_r+0x112>
 80082d8:	2301      	movs	r3, #1
 80082da:	e7b3      	b.n	8008244 <_dtoa_r+0x19c>
 80082dc:	900f      	str	r0, [sp, #60]	; 0x3c
 80082de:	e7b2      	b.n	8008246 <_dtoa_r+0x19e>
 80082e0:	9b06      	ldr	r3, [sp, #24]
 80082e2:	eba3 0309 	sub.w	r3, r3, r9
 80082e6:	9306      	str	r3, [sp, #24]
 80082e8:	f1c9 0300 	rsb	r3, r9, #0
 80082ec:	930a      	str	r3, [sp, #40]	; 0x28
 80082ee:	2300      	movs	r3, #0
 80082f0:	930e      	str	r3, [sp, #56]	; 0x38
 80082f2:	e7bf      	b.n	8008274 <_dtoa_r+0x1cc>
 80082f4:	2300      	movs	r3, #0
 80082f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80082f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	dc59      	bgt.n	80083b2 <_dtoa_r+0x30a>
 80082fe:	f04f 0b01 	mov.w	fp, #1
 8008302:	465b      	mov	r3, fp
 8008304:	f8cd b008 	str.w	fp, [sp, #8]
 8008308:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800830c:	2200      	movs	r2, #0
 800830e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8008310:	6042      	str	r2, [r0, #4]
 8008312:	2204      	movs	r2, #4
 8008314:	f102 0614 	add.w	r6, r2, #20
 8008318:	429e      	cmp	r6, r3
 800831a:	6841      	ldr	r1, [r0, #4]
 800831c:	d94f      	bls.n	80083be <_dtoa_r+0x316>
 800831e:	4628      	mov	r0, r5
 8008320:	f001 f862 	bl	80093e8 <_Balloc>
 8008324:	9008      	str	r0, [sp, #32]
 8008326:	2800      	cmp	r0, #0
 8008328:	d14d      	bne.n	80083c6 <_dtoa_r+0x31e>
 800832a:	4602      	mov	r2, r0
 800832c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008330:	4b1d      	ldr	r3, [pc, #116]	; (80083a8 <_dtoa_r+0x300>)
 8008332:	e6cd      	b.n	80080d0 <_dtoa_r+0x28>
 8008334:	2301      	movs	r3, #1
 8008336:	e7de      	b.n	80082f6 <_dtoa_r+0x24e>
 8008338:	2300      	movs	r3, #0
 800833a:	930b      	str	r3, [sp, #44]	; 0x2c
 800833c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800833e:	eb09 0b03 	add.w	fp, r9, r3
 8008342:	f10b 0301 	add.w	r3, fp, #1
 8008346:	2b01      	cmp	r3, #1
 8008348:	9302      	str	r3, [sp, #8]
 800834a:	bfb8      	it	lt
 800834c:	2301      	movlt	r3, #1
 800834e:	e7dd      	b.n	800830c <_dtoa_r+0x264>
 8008350:	2301      	movs	r3, #1
 8008352:	e7f2      	b.n	800833a <_dtoa_r+0x292>
 8008354:	2401      	movs	r4, #1
 8008356:	2300      	movs	r3, #0
 8008358:	940b      	str	r4, [sp, #44]	; 0x2c
 800835a:	9322      	str	r3, [sp, #136]	; 0x88
 800835c:	f04f 3bff 	mov.w	fp, #4294967295
 8008360:	2200      	movs	r2, #0
 8008362:	2312      	movs	r3, #18
 8008364:	f8cd b008 	str.w	fp, [sp, #8]
 8008368:	9223      	str	r2, [sp, #140]	; 0x8c
 800836a:	e7cf      	b.n	800830c <_dtoa_r+0x264>
 800836c:	f3af 8000 	nop.w
 8008370:	636f4361 	.word	0x636f4361
 8008374:	3fd287a7 	.word	0x3fd287a7
 8008378:	8b60c8b3 	.word	0x8b60c8b3
 800837c:	3fc68a28 	.word	0x3fc68a28
 8008380:	509f79fb 	.word	0x509f79fb
 8008384:	3fd34413 	.word	0x3fd34413
 8008388:	0800b996 	.word	0x0800b996
 800838c:	0800b9ad 	.word	0x0800b9ad
 8008390:	7ff00000 	.word	0x7ff00000
 8008394:	0800b992 	.word	0x0800b992
 8008398:	0800b989 	.word	0x0800b989
 800839c:	0800bc12 	.word	0x0800bc12
 80083a0:	3ff80000 	.word	0x3ff80000
 80083a4:	0800bb28 	.word	0x0800bb28
 80083a8:	0800ba0c 	.word	0x0800ba0c
 80083ac:	2301      	movs	r3, #1
 80083ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80083b0:	e7d4      	b.n	800835c <_dtoa_r+0x2b4>
 80083b2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80083b6:	465b      	mov	r3, fp
 80083b8:	f8cd b008 	str.w	fp, [sp, #8]
 80083bc:	e7a6      	b.n	800830c <_dtoa_r+0x264>
 80083be:	3101      	adds	r1, #1
 80083c0:	6041      	str	r1, [r0, #4]
 80083c2:	0052      	lsls	r2, r2, #1
 80083c4:	e7a6      	b.n	8008314 <_dtoa_r+0x26c>
 80083c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80083c8:	9a08      	ldr	r2, [sp, #32]
 80083ca:	601a      	str	r2, [r3, #0]
 80083cc:	9b02      	ldr	r3, [sp, #8]
 80083ce:	2b0e      	cmp	r3, #14
 80083d0:	f200 80a8 	bhi.w	8008524 <_dtoa_r+0x47c>
 80083d4:	2c00      	cmp	r4, #0
 80083d6:	f000 80a5 	beq.w	8008524 <_dtoa_r+0x47c>
 80083da:	f1b9 0f00 	cmp.w	r9, #0
 80083de:	dd34      	ble.n	800844a <_dtoa_r+0x3a2>
 80083e0:	4a9a      	ldr	r2, [pc, #616]	; (800864c <_dtoa_r+0x5a4>)
 80083e2:	f009 030f 	and.w	r3, r9, #15
 80083e6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80083ea:	f419 7f80 	tst.w	r9, #256	; 0x100
 80083ee:	e9d3 3400 	ldrd	r3, r4, [r3]
 80083f2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80083f6:	ea4f 1429 	mov.w	r4, r9, asr #4
 80083fa:	d016      	beq.n	800842a <_dtoa_r+0x382>
 80083fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008400:	4b93      	ldr	r3, [pc, #588]	; (8008650 <_dtoa_r+0x5a8>)
 8008402:	2703      	movs	r7, #3
 8008404:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008408:	f7f8 fab0 	bl	800096c <__aeabi_ddiv>
 800840c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008410:	f004 040f 	and.w	r4, r4, #15
 8008414:	4e8e      	ldr	r6, [pc, #568]	; (8008650 <_dtoa_r+0x5a8>)
 8008416:	b954      	cbnz	r4, 800842e <_dtoa_r+0x386>
 8008418:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800841c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008420:	f7f8 faa4 	bl	800096c <__aeabi_ddiv>
 8008424:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008428:	e029      	b.n	800847e <_dtoa_r+0x3d6>
 800842a:	2702      	movs	r7, #2
 800842c:	e7f2      	b.n	8008414 <_dtoa_r+0x36c>
 800842e:	07e1      	lsls	r1, r4, #31
 8008430:	d508      	bpl.n	8008444 <_dtoa_r+0x39c>
 8008432:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008436:	e9d6 2300 	ldrd	r2, r3, [r6]
 800843a:	f7f8 f96d 	bl	8000718 <__aeabi_dmul>
 800843e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008442:	3701      	adds	r7, #1
 8008444:	1064      	asrs	r4, r4, #1
 8008446:	3608      	adds	r6, #8
 8008448:	e7e5      	b.n	8008416 <_dtoa_r+0x36e>
 800844a:	f000 80a5 	beq.w	8008598 <_dtoa_r+0x4f0>
 800844e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008452:	f1c9 0400 	rsb	r4, r9, #0
 8008456:	4b7d      	ldr	r3, [pc, #500]	; (800864c <_dtoa_r+0x5a4>)
 8008458:	f004 020f 	and.w	r2, r4, #15
 800845c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008464:	f7f8 f958 	bl	8000718 <__aeabi_dmul>
 8008468:	2702      	movs	r7, #2
 800846a:	2300      	movs	r3, #0
 800846c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008470:	4e77      	ldr	r6, [pc, #476]	; (8008650 <_dtoa_r+0x5a8>)
 8008472:	1124      	asrs	r4, r4, #4
 8008474:	2c00      	cmp	r4, #0
 8008476:	f040 8084 	bne.w	8008582 <_dtoa_r+0x4da>
 800847a:	2b00      	cmp	r3, #0
 800847c:	d1d2      	bne.n	8008424 <_dtoa_r+0x37c>
 800847e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008480:	2b00      	cmp	r3, #0
 8008482:	f000 808b 	beq.w	800859c <_dtoa_r+0x4f4>
 8008486:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800848a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800848e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008492:	2200      	movs	r2, #0
 8008494:	4b6f      	ldr	r3, [pc, #444]	; (8008654 <_dtoa_r+0x5ac>)
 8008496:	f7f8 fbb1 	bl	8000bfc <__aeabi_dcmplt>
 800849a:	2800      	cmp	r0, #0
 800849c:	d07e      	beq.n	800859c <_dtoa_r+0x4f4>
 800849e:	9b02      	ldr	r3, [sp, #8]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d07b      	beq.n	800859c <_dtoa_r+0x4f4>
 80084a4:	f1bb 0f00 	cmp.w	fp, #0
 80084a8:	dd38      	ble.n	800851c <_dtoa_r+0x474>
 80084aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80084ae:	2200      	movs	r2, #0
 80084b0:	4b69      	ldr	r3, [pc, #420]	; (8008658 <_dtoa_r+0x5b0>)
 80084b2:	f7f8 f931 	bl	8000718 <__aeabi_dmul>
 80084b6:	465c      	mov	r4, fp
 80084b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084bc:	f109 38ff 	add.w	r8, r9, #4294967295
 80084c0:	3701      	adds	r7, #1
 80084c2:	4638      	mov	r0, r7
 80084c4:	f7f8 f8be 	bl	8000644 <__aeabi_i2d>
 80084c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084cc:	f7f8 f924 	bl	8000718 <__aeabi_dmul>
 80084d0:	2200      	movs	r2, #0
 80084d2:	4b62      	ldr	r3, [pc, #392]	; (800865c <_dtoa_r+0x5b4>)
 80084d4:	f7f7 ff6a 	bl	80003ac <__adddf3>
 80084d8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80084dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80084e0:	9611      	str	r6, [sp, #68]	; 0x44
 80084e2:	2c00      	cmp	r4, #0
 80084e4:	d15d      	bne.n	80085a2 <_dtoa_r+0x4fa>
 80084e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084ea:	2200      	movs	r2, #0
 80084ec:	4b5c      	ldr	r3, [pc, #368]	; (8008660 <_dtoa_r+0x5b8>)
 80084ee:	f7f7 ff5b 	bl	80003a8 <__aeabi_dsub>
 80084f2:	4602      	mov	r2, r0
 80084f4:	460b      	mov	r3, r1
 80084f6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80084fa:	4633      	mov	r3, r6
 80084fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80084fe:	f7f8 fb9b 	bl	8000c38 <__aeabi_dcmpgt>
 8008502:	2800      	cmp	r0, #0
 8008504:	f040 829e 	bne.w	8008a44 <_dtoa_r+0x99c>
 8008508:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800850c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800850e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008512:	f7f8 fb73 	bl	8000bfc <__aeabi_dcmplt>
 8008516:	2800      	cmp	r0, #0
 8008518:	f040 8292 	bne.w	8008a40 <_dtoa_r+0x998>
 800851c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008520:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008524:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008526:	2b00      	cmp	r3, #0
 8008528:	f2c0 8153 	blt.w	80087d2 <_dtoa_r+0x72a>
 800852c:	f1b9 0f0e 	cmp.w	r9, #14
 8008530:	f300 814f 	bgt.w	80087d2 <_dtoa_r+0x72a>
 8008534:	4b45      	ldr	r3, [pc, #276]	; (800864c <_dtoa_r+0x5a4>)
 8008536:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800853a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800853e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008542:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008544:	2b00      	cmp	r3, #0
 8008546:	f280 80db 	bge.w	8008700 <_dtoa_r+0x658>
 800854a:	9b02      	ldr	r3, [sp, #8]
 800854c:	2b00      	cmp	r3, #0
 800854e:	f300 80d7 	bgt.w	8008700 <_dtoa_r+0x658>
 8008552:	f040 8274 	bne.w	8008a3e <_dtoa_r+0x996>
 8008556:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800855a:	2200      	movs	r2, #0
 800855c:	4b40      	ldr	r3, [pc, #256]	; (8008660 <_dtoa_r+0x5b8>)
 800855e:	f7f8 f8db 	bl	8000718 <__aeabi_dmul>
 8008562:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008566:	f7f8 fb5d 	bl	8000c24 <__aeabi_dcmpge>
 800856a:	9c02      	ldr	r4, [sp, #8]
 800856c:	4626      	mov	r6, r4
 800856e:	2800      	cmp	r0, #0
 8008570:	f040 824a 	bne.w	8008a08 <_dtoa_r+0x960>
 8008574:	2331      	movs	r3, #49	; 0x31
 8008576:	9f08      	ldr	r7, [sp, #32]
 8008578:	f109 0901 	add.w	r9, r9, #1
 800857c:	f807 3b01 	strb.w	r3, [r7], #1
 8008580:	e246      	b.n	8008a10 <_dtoa_r+0x968>
 8008582:	07e2      	lsls	r2, r4, #31
 8008584:	d505      	bpl.n	8008592 <_dtoa_r+0x4ea>
 8008586:	e9d6 2300 	ldrd	r2, r3, [r6]
 800858a:	f7f8 f8c5 	bl	8000718 <__aeabi_dmul>
 800858e:	2301      	movs	r3, #1
 8008590:	3701      	adds	r7, #1
 8008592:	1064      	asrs	r4, r4, #1
 8008594:	3608      	adds	r6, #8
 8008596:	e76d      	b.n	8008474 <_dtoa_r+0x3cc>
 8008598:	2702      	movs	r7, #2
 800859a:	e770      	b.n	800847e <_dtoa_r+0x3d6>
 800859c:	46c8      	mov	r8, r9
 800859e:	9c02      	ldr	r4, [sp, #8]
 80085a0:	e78f      	b.n	80084c2 <_dtoa_r+0x41a>
 80085a2:	9908      	ldr	r1, [sp, #32]
 80085a4:	4b29      	ldr	r3, [pc, #164]	; (800864c <_dtoa_r+0x5a4>)
 80085a6:	4421      	add	r1, r4
 80085a8:	9112      	str	r1, [sp, #72]	; 0x48
 80085aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80085ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80085b0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80085b4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80085b8:	2900      	cmp	r1, #0
 80085ba:	d055      	beq.n	8008668 <_dtoa_r+0x5c0>
 80085bc:	2000      	movs	r0, #0
 80085be:	4929      	ldr	r1, [pc, #164]	; (8008664 <_dtoa_r+0x5bc>)
 80085c0:	f7f8 f9d4 	bl	800096c <__aeabi_ddiv>
 80085c4:	463b      	mov	r3, r7
 80085c6:	4632      	mov	r2, r6
 80085c8:	f7f7 feee 	bl	80003a8 <__aeabi_dsub>
 80085cc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80085d0:	9f08      	ldr	r7, [sp, #32]
 80085d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085d6:	f7f8 fb4f 	bl	8000c78 <__aeabi_d2iz>
 80085da:	4604      	mov	r4, r0
 80085dc:	f7f8 f832 	bl	8000644 <__aeabi_i2d>
 80085e0:	4602      	mov	r2, r0
 80085e2:	460b      	mov	r3, r1
 80085e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085e8:	f7f7 fede 	bl	80003a8 <__aeabi_dsub>
 80085ec:	4602      	mov	r2, r0
 80085ee:	460b      	mov	r3, r1
 80085f0:	3430      	adds	r4, #48	; 0x30
 80085f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80085f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80085fa:	f807 4b01 	strb.w	r4, [r7], #1
 80085fe:	f7f8 fafd 	bl	8000bfc <__aeabi_dcmplt>
 8008602:	2800      	cmp	r0, #0
 8008604:	d174      	bne.n	80086f0 <_dtoa_r+0x648>
 8008606:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800860a:	2000      	movs	r0, #0
 800860c:	4911      	ldr	r1, [pc, #68]	; (8008654 <_dtoa_r+0x5ac>)
 800860e:	f7f7 fecb 	bl	80003a8 <__aeabi_dsub>
 8008612:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008616:	f7f8 faf1 	bl	8000bfc <__aeabi_dcmplt>
 800861a:	2800      	cmp	r0, #0
 800861c:	f040 80b6 	bne.w	800878c <_dtoa_r+0x6e4>
 8008620:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008622:	429f      	cmp	r7, r3
 8008624:	f43f af7a 	beq.w	800851c <_dtoa_r+0x474>
 8008628:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800862c:	2200      	movs	r2, #0
 800862e:	4b0a      	ldr	r3, [pc, #40]	; (8008658 <_dtoa_r+0x5b0>)
 8008630:	f7f8 f872 	bl	8000718 <__aeabi_dmul>
 8008634:	2200      	movs	r2, #0
 8008636:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800863a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800863e:	4b06      	ldr	r3, [pc, #24]	; (8008658 <_dtoa_r+0x5b0>)
 8008640:	f7f8 f86a 	bl	8000718 <__aeabi_dmul>
 8008644:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008648:	e7c3      	b.n	80085d2 <_dtoa_r+0x52a>
 800864a:	bf00      	nop
 800864c:	0800bb28 	.word	0x0800bb28
 8008650:	0800bb00 	.word	0x0800bb00
 8008654:	3ff00000 	.word	0x3ff00000
 8008658:	40240000 	.word	0x40240000
 800865c:	401c0000 	.word	0x401c0000
 8008660:	40140000 	.word	0x40140000
 8008664:	3fe00000 	.word	0x3fe00000
 8008668:	4630      	mov	r0, r6
 800866a:	4639      	mov	r1, r7
 800866c:	f7f8 f854 	bl	8000718 <__aeabi_dmul>
 8008670:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008672:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008676:	9c08      	ldr	r4, [sp, #32]
 8008678:	9314      	str	r3, [sp, #80]	; 0x50
 800867a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800867e:	f7f8 fafb 	bl	8000c78 <__aeabi_d2iz>
 8008682:	9015      	str	r0, [sp, #84]	; 0x54
 8008684:	f7f7 ffde 	bl	8000644 <__aeabi_i2d>
 8008688:	4602      	mov	r2, r0
 800868a:	460b      	mov	r3, r1
 800868c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008690:	f7f7 fe8a 	bl	80003a8 <__aeabi_dsub>
 8008694:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008696:	4606      	mov	r6, r0
 8008698:	3330      	adds	r3, #48	; 0x30
 800869a:	f804 3b01 	strb.w	r3, [r4], #1
 800869e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80086a0:	460f      	mov	r7, r1
 80086a2:	429c      	cmp	r4, r3
 80086a4:	f04f 0200 	mov.w	r2, #0
 80086a8:	d124      	bne.n	80086f4 <_dtoa_r+0x64c>
 80086aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80086ae:	4bb3      	ldr	r3, [pc, #716]	; (800897c <_dtoa_r+0x8d4>)
 80086b0:	f7f7 fe7c 	bl	80003ac <__adddf3>
 80086b4:	4602      	mov	r2, r0
 80086b6:	460b      	mov	r3, r1
 80086b8:	4630      	mov	r0, r6
 80086ba:	4639      	mov	r1, r7
 80086bc:	f7f8 fabc 	bl	8000c38 <__aeabi_dcmpgt>
 80086c0:	2800      	cmp	r0, #0
 80086c2:	d162      	bne.n	800878a <_dtoa_r+0x6e2>
 80086c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80086c8:	2000      	movs	r0, #0
 80086ca:	49ac      	ldr	r1, [pc, #688]	; (800897c <_dtoa_r+0x8d4>)
 80086cc:	f7f7 fe6c 	bl	80003a8 <__aeabi_dsub>
 80086d0:	4602      	mov	r2, r0
 80086d2:	460b      	mov	r3, r1
 80086d4:	4630      	mov	r0, r6
 80086d6:	4639      	mov	r1, r7
 80086d8:	f7f8 fa90 	bl	8000bfc <__aeabi_dcmplt>
 80086dc:	2800      	cmp	r0, #0
 80086de:	f43f af1d 	beq.w	800851c <_dtoa_r+0x474>
 80086e2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80086e4:	1e7b      	subs	r3, r7, #1
 80086e6:	9314      	str	r3, [sp, #80]	; 0x50
 80086e8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80086ec:	2b30      	cmp	r3, #48	; 0x30
 80086ee:	d0f8      	beq.n	80086e2 <_dtoa_r+0x63a>
 80086f0:	46c1      	mov	r9, r8
 80086f2:	e03a      	b.n	800876a <_dtoa_r+0x6c2>
 80086f4:	4ba2      	ldr	r3, [pc, #648]	; (8008980 <_dtoa_r+0x8d8>)
 80086f6:	f7f8 f80f 	bl	8000718 <__aeabi_dmul>
 80086fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086fe:	e7bc      	b.n	800867a <_dtoa_r+0x5d2>
 8008700:	9f08      	ldr	r7, [sp, #32]
 8008702:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008706:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800870a:	f7f8 f92f 	bl	800096c <__aeabi_ddiv>
 800870e:	f7f8 fab3 	bl	8000c78 <__aeabi_d2iz>
 8008712:	4604      	mov	r4, r0
 8008714:	f7f7 ff96 	bl	8000644 <__aeabi_i2d>
 8008718:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800871c:	f7f7 fffc 	bl	8000718 <__aeabi_dmul>
 8008720:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008724:	460b      	mov	r3, r1
 8008726:	4602      	mov	r2, r0
 8008728:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800872c:	f7f7 fe3c 	bl	80003a8 <__aeabi_dsub>
 8008730:	f807 6b01 	strb.w	r6, [r7], #1
 8008734:	9e08      	ldr	r6, [sp, #32]
 8008736:	9b02      	ldr	r3, [sp, #8]
 8008738:	1bbe      	subs	r6, r7, r6
 800873a:	42b3      	cmp	r3, r6
 800873c:	d13a      	bne.n	80087b4 <_dtoa_r+0x70c>
 800873e:	4602      	mov	r2, r0
 8008740:	460b      	mov	r3, r1
 8008742:	f7f7 fe33 	bl	80003ac <__adddf3>
 8008746:	4602      	mov	r2, r0
 8008748:	460b      	mov	r3, r1
 800874a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800874e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008752:	f7f8 fa71 	bl	8000c38 <__aeabi_dcmpgt>
 8008756:	bb58      	cbnz	r0, 80087b0 <_dtoa_r+0x708>
 8008758:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800875c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008760:	f7f8 fa42 	bl	8000be8 <__aeabi_dcmpeq>
 8008764:	b108      	cbz	r0, 800876a <_dtoa_r+0x6c2>
 8008766:	07e1      	lsls	r1, r4, #31
 8008768:	d422      	bmi.n	80087b0 <_dtoa_r+0x708>
 800876a:	4628      	mov	r0, r5
 800876c:	4651      	mov	r1, sl
 800876e:	f000 fe7b 	bl	8009468 <_Bfree>
 8008772:	2300      	movs	r3, #0
 8008774:	703b      	strb	r3, [r7, #0]
 8008776:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008778:	f109 0001 	add.w	r0, r9, #1
 800877c:	6018      	str	r0, [r3, #0]
 800877e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008780:	2b00      	cmp	r3, #0
 8008782:	f43f acdf 	beq.w	8008144 <_dtoa_r+0x9c>
 8008786:	601f      	str	r7, [r3, #0]
 8008788:	e4dc      	b.n	8008144 <_dtoa_r+0x9c>
 800878a:	4627      	mov	r7, r4
 800878c:	463b      	mov	r3, r7
 800878e:	461f      	mov	r7, r3
 8008790:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008794:	2a39      	cmp	r2, #57	; 0x39
 8008796:	d107      	bne.n	80087a8 <_dtoa_r+0x700>
 8008798:	9a08      	ldr	r2, [sp, #32]
 800879a:	429a      	cmp	r2, r3
 800879c:	d1f7      	bne.n	800878e <_dtoa_r+0x6e6>
 800879e:	2230      	movs	r2, #48	; 0x30
 80087a0:	9908      	ldr	r1, [sp, #32]
 80087a2:	f108 0801 	add.w	r8, r8, #1
 80087a6:	700a      	strb	r2, [r1, #0]
 80087a8:	781a      	ldrb	r2, [r3, #0]
 80087aa:	3201      	adds	r2, #1
 80087ac:	701a      	strb	r2, [r3, #0]
 80087ae:	e79f      	b.n	80086f0 <_dtoa_r+0x648>
 80087b0:	46c8      	mov	r8, r9
 80087b2:	e7eb      	b.n	800878c <_dtoa_r+0x6e4>
 80087b4:	2200      	movs	r2, #0
 80087b6:	4b72      	ldr	r3, [pc, #456]	; (8008980 <_dtoa_r+0x8d8>)
 80087b8:	f7f7 ffae 	bl	8000718 <__aeabi_dmul>
 80087bc:	4602      	mov	r2, r0
 80087be:	460b      	mov	r3, r1
 80087c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80087c4:	2200      	movs	r2, #0
 80087c6:	2300      	movs	r3, #0
 80087c8:	f7f8 fa0e 	bl	8000be8 <__aeabi_dcmpeq>
 80087cc:	2800      	cmp	r0, #0
 80087ce:	d098      	beq.n	8008702 <_dtoa_r+0x65a>
 80087d0:	e7cb      	b.n	800876a <_dtoa_r+0x6c2>
 80087d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80087d4:	2a00      	cmp	r2, #0
 80087d6:	f000 80cd 	beq.w	8008974 <_dtoa_r+0x8cc>
 80087da:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80087dc:	2a01      	cmp	r2, #1
 80087de:	f300 80af 	bgt.w	8008940 <_dtoa_r+0x898>
 80087e2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80087e4:	2a00      	cmp	r2, #0
 80087e6:	f000 80a7 	beq.w	8008938 <_dtoa_r+0x890>
 80087ea:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80087ee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80087f0:	9f06      	ldr	r7, [sp, #24]
 80087f2:	9a06      	ldr	r2, [sp, #24]
 80087f4:	2101      	movs	r1, #1
 80087f6:	441a      	add	r2, r3
 80087f8:	9206      	str	r2, [sp, #24]
 80087fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087fc:	4628      	mov	r0, r5
 80087fe:	441a      	add	r2, r3
 8008800:	9209      	str	r2, [sp, #36]	; 0x24
 8008802:	f000 ff35 	bl	8009670 <__i2b>
 8008806:	4606      	mov	r6, r0
 8008808:	2f00      	cmp	r7, #0
 800880a:	dd0c      	ble.n	8008826 <_dtoa_r+0x77e>
 800880c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800880e:	2b00      	cmp	r3, #0
 8008810:	dd09      	ble.n	8008826 <_dtoa_r+0x77e>
 8008812:	42bb      	cmp	r3, r7
 8008814:	bfa8      	it	ge
 8008816:	463b      	movge	r3, r7
 8008818:	9a06      	ldr	r2, [sp, #24]
 800881a:	1aff      	subs	r7, r7, r3
 800881c:	1ad2      	subs	r2, r2, r3
 800881e:	9206      	str	r2, [sp, #24]
 8008820:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008822:	1ad3      	subs	r3, r2, r3
 8008824:	9309      	str	r3, [sp, #36]	; 0x24
 8008826:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008828:	b1f3      	cbz	r3, 8008868 <_dtoa_r+0x7c0>
 800882a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800882c:	2b00      	cmp	r3, #0
 800882e:	f000 80a9 	beq.w	8008984 <_dtoa_r+0x8dc>
 8008832:	2c00      	cmp	r4, #0
 8008834:	dd10      	ble.n	8008858 <_dtoa_r+0x7b0>
 8008836:	4631      	mov	r1, r6
 8008838:	4622      	mov	r2, r4
 800883a:	4628      	mov	r0, r5
 800883c:	f000 ffd2 	bl	80097e4 <__pow5mult>
 8008840:	4652      	mov	r2, sl
 8008842:	4601      	mov	r1, r0
 8008844:	4606      	mov	r6, r0
 8008846:	4628      	mov	r0, r5
 8008848:	f000 ff28 	bl	800969c <__multiply>
 800884c:	4680      	mov	r8, r0
 800884e:	4651      	mov	r1, sl
 8008850:	4628      	mov	r0, r5
 8008852:	f000 fe09 	bl	8009468 <_Bfree>
 8008856:	46c2      	mov	sl, r8
 8008858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800885a:	1b1a      	subs	r2, r3, r4
 800885c:	d004      	beq.n	8008868 <_dtoa_r+0x7c0>
 800885e:	4651      	mov	r1, sl
 8008860:	4628      	mov	r0, r5
 8008862:	f000 ffbf 	bl	80097e4 <__pow5mult>
 8008866:	4682      	mov	sl, r0
 8008868:	2101      	movs	r1, #1
 800886a:	4628      	mov	r0, r5
 800886c:	f000 ff00 	bl	8009670 <__i2b>
 8008870:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008872:	4604      	mov	r4, r0
 8008874:	2b00      	cmp	r3, #0
 8008876:	f340 8087 	ble.w	8008988 <_dtoa_r+0x8e0>
 800887a:	461a      	mov	r2, r3
 800887c:	4601      	mov	r1, r0
 800887e:	4628      	mov	r0, r5
 8008880:	f000 ffb0 	bl	80097e4 <__pow5mult>
 8008884:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008886:	4604      	mov	r4, r0
 8008888:	2b01      	cmp	r3, #1
 800888a:	f340 8080 	ble.w	800898e <_dtoa_r+0x8e6>
 800888e:	f04f 0800 	mov.w	r8, #0
 8008892:	6923      	ldr	r3, [r4, #16]
 8008894:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008898:	6918      	ldr	r0, [r3, #16]
 800889a:	f000 fe9b 	bl	80095d4 <__hi0bits>
 800889e:	f1c0 0020 	rsb	r0, r0, #32
 80088a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088a4:	4418      	add	r0, r3
 80088a6:	f010 001f 	ands.w	r0, r0, #31
 80088aa:	f000 8092 	beq.w	80089d2 <_dtoa_r+0x92a>
 80088ae:	f1c0 0320 	rsb	r3, r0, #32
 80088b2:	2b04      	cmp	r3, #4
 80088b4:	f340 808a 	ble.w	80089cc <_dtoa_r+0x924>
 80088b8:	f1c0 001c 	rsb	r0, r0, #28
 80088bc:	9b06      	ldr	r3, [sp, #24]
 80088be:	4407      	add	r7, r0
 80088c0:	4403      	add	r3, r0
 80088c2:	9306      	str	r3, [sp, #24]
 80088c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088c6:	4403      	add	r3, r0
 80088c8:	9309      	str	r3, [sp, #36]	; 0x24
 80088ca:	9b06      	ldr	r3, [sp, #24]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	dd05      	ble.n	80088dc <_dtoa_r+0x834>
 80088d0:	4651      	mov	r1, sl
 80088d2:	461a      	mov	r2, r3
 80088d4:	4628      	mov	r0, r5
 80088d6:	f000 ffdf 	bl	8009898 <__lshift>
 80088da:	4682      	mov	sl, r0
 80088dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088de:	2b00      	cmp	r3, #0
 80088e0:	dd05      	ble.n	80088ee <_dtoa_r+0x846>
 80088e2:	4621      	mov	r1, r4
 80088e4:	461a      	mov	r2, r3
 80088e6:	4628      	mov	r0, r5
 80088e8:	f000 ffd6 	bl	8009898 <__lshift>
 80088ec:	4604      	mov	r4, r0
 80088ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d070      	beq.n	80089d6 <_dtoa_r+0x92e>
 80088f4:	4621      	mov	r1, r4
 80088f6:	4650      	mov	r0, sl
 80088f8:	f001 f83a 	bl	8009970 <__mcmp>
 80088fc:	2800      	cmp	r0, #0
 80088fe:	da6a      	bge.n	80089d6 <_dtoa_r+0x92e>
 8008900:	2300      	movs	r3, #0
 8008902:	4651      	mov	r1, sl
 8008904:	220a      	movs	r2, #10
 8008906:	4628      	mov	r0, r5
 8008908:	f000 fdd0 	bl	80094ac <__multadd>
 800890c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800890e:	4682      	mov	sl, r0
 8008910:	f109 39ff 	add.w	r9, r9, #4294967295
 8008914:	2b00      	cmp	r3, #0
 8008916:	f000 8193 	beq.w	8008c40 <_dtoa_r+0xb98>
 800891a:	4631      	mov	r1, r6
 800891c:	2300      	movs	r3, #0
 800891e:	220a      	movs	r2, #10
 8008920:	4628      	mov	r0, r5
 8008922:	f000 fdc3 	bl	80094ac <__multadd>
 8008926:	f1bb 0f00 	cmp.w	fp, #0
 800892a:	4606      	mov	r6, r0
 800892c:	f300 8093 	bgt.w	8008a56 <_dtoa_r+0x9ae>
 8008930:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008932:	2b02      	cmp	r3, #2
 8008934:	dc57      	bgt.n	80089e6 <_dtoa_r+0x93e>
 8008936:	e08e      	b.n	8008a56 <_dtoa_r+0x9ae>
 8008938:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800893a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800893e:	e756      	b.n	80087ee <_dtoa_r+0x746>
 8008940:	9b02      	ldr	r3, [sp, #8]
 8008942:	1e5c      	subs	r4, r3, #1
 8008944:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008946:	42a3      	cmp	r3, r4
 8008948:	bfb7      	itett	lt
 800894a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800894c:	1b1c      	subge	r4, r3, r4
 800894e:	1ae2      	sublt	r2, r4, r3
 8008950:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008952:	bfbe      	ittt	lt
 8008954:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008956:	189b      	addlt	r3, r3, r2
 8008958:	930e      	strlt	r3, [sp, #56]	; 0x38
 800895a:	9b02      	ldr	r3, [sp, #8]
 800895c:	bfb8      	it	lt
 800895e:	2400      	movlt	r4, #0
 8008960:	2b00      	cmp	r3, #0
 8008962:	bfbb      	ittet	lt
 8008964:	9b06      	ldrlt	r3, [sp, #24]
 8008966:	9a02      	ldrlt	r2, [sp, #8]
 8008968:	9f06      	ldrge	r7, [sp, #24]
 800896a:	1a9f      	sublt	r7, r3, r2
 800896c:	bfac      	ite	ge
 800896e:	9b02      	ldrge	r3, [sp, #8]
 8008970:	2300      	movlt	r3, #0
 8008972:	e73e      	b.n	80087f2 <_dtoa_r+0x74a>
 8008974:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008976:	9f06      	ldr	r7, [sp, #24]
 8008978:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800897a:	e745      	b.n	8008808 <_dtoa_r+0x760>
 800897c:	3fe00000 	.word	0x3fe00000
 8008980:	40240000 	.word	0x40240000
 8008984:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008986:	e76a      	b.n	800885e <_dtoa_r+0x7b6>
 8008988:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800898a:	2b01      	cmp	r3, #1
 800898c:	dc19      	bgt.n	80089c2 <_dtoa_r+0x91a>
 800898e:	9b04      	ldr	r3, [sp, #16]
 8008990:	b9bb      	cbnz	r3, 80089c2 <_dtoa_r+0x91a>
 8008992:	9b05      	ldr	r3, [sp, #20]
 8008994:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008998:	b99b      	cbnz	r3, 80089c2 <_dtoa_r+0x91a>
 800899a:	9b05      	ldr	r3, [sp, #20]
 800899c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80089a0:	0d1b      	lsrs	r3, r3, #20
 80089a2:	051b      	lsls	r3, r3, #20
 80089a4:	b183      	cbz	r3, 80089c8 <_dtoa_r+0x920>
 80089a6:	f04f 0801 	mov.w	r8, #1
 80089aa:	9b06      	ldr	r3, [sp, #24]
 80089ac:	3301      	adds	r3, #1
 80089ae:	9306      	str	r3, [sp, #24]
 80089b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089b2:	3301      	adds	r3, #1
 80089b4:	9309      	str	r3, [sp, #36]	; 0x24
 80089b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	f47f af6a 	bne.w	8008892 <_dtoa_r+0x7ea>
 80089be:	2001      	movs	r0, #1
 80089c0:	e76f      	b.n	80088a2 <_dtoa_r+0x7fa>
 80089c2:	f04f 0800 	mov.w	r8, #0
 80089c6:	e7f6      	b.n	80089b6 <_dtoa_r+0x90e>
 80089c8:	4698      	mov	r8, r3
 80089ca:	e7f4      	b.n	80089b6 <_dtoa_r+0x90e>
 80089cc:	f43f af7d 	beq.w	80088ca <_dtoa_r+0x822>
 80089d0:	4618      	mov	r0, r3
 80089d2:	301c      	adds	r0, #28
 80089d4:	e772      	b.n	80088bc <_dtoa_r+0x814>
 80089d6:	9b02      	ldr	r3, [sp, #8]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	dc36      	bgt.n	8008a4a <_dtoa_r+0x9a2>
 80089dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80089de:	2b02      	cmp	r3, #2
 80089e0:	dd33      	ble.n	8008a4a <_dtoa_r+0x9a2>
 80089e2:	f8dd b008 	ldr.w	fp, [sp, #8]
 80089e6:	f1bb 0f00 	cmp.w	fp, #0
 80089ea:	d10d      	bne.n	8008a08 <_dtoa_r+0x960>
 80089ec:	4621      	mov	r1, r4
 80089ee:	465b      	mov	r3, fp
 80089f0:	2205      	movs	r2, #5
 80089f2:	4628      	mov	r0, r5
 80089f4:	f000 fd5a 	bl	80094ac <__multadd>
 80089f8:	4601      	mov	r1, r0
 80089fa:	4604      	mov	r4, r0
 80089fc:	4650      	mov	r0, sl
 80089fe:	f000 ffb7 	bl	8009970 <__mcmp>
 8008a02:	2800      	cmp	r0, #0
 8008a04:	f73f adb6 	bgt.w	8008574 <_dtoa_r+0x4cc>
 8008a08:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008a0a:	9f08      	ldr	r7, [sp, #32]
 8008a0c:	ea6f 0903 	mvn.w	r9, r3
 8008a10:	f04f 0800 	mov.w	r8, #0
 8008a14:	4621      	mov	r1, r4
 8008a16:	4628      	mov	r0, r5
 8008a18:	f000 fd26 	bl	8009468 <_Bfree>
 8008a1c:	2e00      	cmp	r6, #0
 8008a1e:	f43f aea4 	beq.w	800876a <_dtoa_r+0x6c2>
 8008a22:	f1b8 0f00 	cmp.w	r8, #0
 8008a26:	d005      	beq.n	8008a34 <_dtoa_r+0x98c>
 8008a28:	45b0      	cmp	r8, r6
 8008a2a:	d003      	beq.n	8008a34 <_dtoa_r+0x98c>
 8008a2c:	4641      	mov	r1, r8
 8008a2e:	4628      	mov	r0, r5
 8008a30:	f000 fd1a 	bl	8009468 <_Bfree>
 8008a34:	4631      	mov	r1, r6
 8008a36:	4628      	mov	r0, r5
 8008a38:	f000 fd16 	bl	8009468 <_Bfree>
 8008a3c:	e695      	b.n	800876a <_dtoa_r+0x6c2>
 8008a3e:	2400      	movs	r4, #0
 8008a40:	4626      	mov	r6, r4
 8008a42:	e7e1      	b.n	8008a08 <_dtoa_r+0x960>
 8008a44:	46c1      	mov	r9, r8
 8008a46:	4626      	mov	r6, r4
 8008a48:	e594      	b.n	8008574 <_dtoa_r+0x4cc>
 8008a4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a4c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	f000 80fc 	beq.w	8008c4e <_dtoa_r+0xba6>
 8008a56:	2f00      	cmp	r7, #0
 8008a58:	dd05      	ble.n	8008a66 <_dtoa_r+0x9be>
 8008a5a:	4631      	mov	r1, r6
 8008a5c:	463a      	mov	r2, r7
 8008a5e:	4628      	mov	r0, r5
 8008a60:	f000 ff1a 	bl	8009898 <__lshift>
 8008a64:	4606      	mov	r6, r0
 8008a66:	f1b8 0f00 	cmp.w	r8, #0
 8008a6a:	d05c      	beq.n	8008b26 <_dtoa_r+0xa7e>
 8008a6c:	4628      	mov	r0, r5
 8008a6e:	6871      	ldr	r1, [r6, #4]
 8008a70:	f000 fcba 	bl	80093e8 <_Balloc>
 8008a74:	4607      	mov	r7, r0
 8008a76:	b928      	cbnz	r0, 8008a84 <_dtoa_r+0x9dc>
 8008a78:	4602      	mov	r2, r0
 8008a7a:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008a7e:	4b7e      	ldr	r3, [pc, #504]	; (8008c78 <_dtoa_r+0xbd0>)
 8008a80:	f7ff bb26 	b.w	80080d0 <_dtoa_r+0x28>
 8008a84:	6932      	ldr	r2, [r6, #16]
 8008a86:	f106 010c 	add.w	r1, r6, #12
 8008a8a:	3202      	adds	r2, #2
 8008a8c:	0092      	lsls	r2, r2, #2
 8008a8e:	300c      	adds	r0, #12
 8008a90:	f000 fc9c 	bl	80093cc <memcpy>
 8008a94:	2201      	movs	r2, #1
 8008a96:	4639      	mov	r1, r7
 8008a98:	4628      	mov	r0, r5
 8008a9a:	f000 fefd 	bl	8009898 <__lshift>
 8008a9e:	46b0      	mov	r8, r6
 8008aa0:	4606      	mov	r6, r0
 8008aa2:	9b08      	ldr	r3, [sp, #32]
 8008aa4:	3301      	adds	r3, #1
 8008aa6:	9302      	str	r3, [sp, #8]
 8008aa8:	9b08      	ldr	r3, [sp, #32]
 8008aaa:	445b      	add	r3, fp
 8008aac:	930a      	str	r3, [sp, #40]	; 0x28
 8008aae:	9b04      	ldr	r3, [sp, #16]
 8008ab0:	f003 0301 	and.w	r3, r3, #1
 8008ab4:	9309      	str	r3, [sp, #36]	; 0x24
 8008ab6:	9b02      	ldr	r3, [sp, #8]
 8008ab8:	4621      	mov	r1, r4
 8008aba:	4650      	mov	r0, sl
 8008abc:	f103 3bff 	add.w	fp, r3, #4294967295
 8008ac0:	f7ff fa62 	bl	8007f88 <quorem>
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	4641      	mov	r1, r8
 8008ac8:	3330      	adds	r3, #48	; 0x30
 8008aca:	9004      	str	r0, [sp, #16]
 8008acc:	4650      	mov	r0, sl
 8008ace:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ad0:	f000 ff4e 	bl	8009970 <__mcmp>
 8008ad4:	4632      	mov	r2, r6
 8008ad6:	9006      	str	r0, [sp, #24]
 8008ad8:	4621      	mov	r1, r4
 8008ada:	4628      	mov	r0, r5
 8008adc:	f000 ff64 	bl	80099a8 <__mdiff>
 8008ae0:	68c2      	ldr	r2, [r0, #12]
 8008ae2:	4607      	mov	r7, r0
 8008ae4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ae6:	bb02      	cbnz	r2, 8008b2a <_dtoa_r+0xa82>
 8008ae8:	4601      	mov	r1, r0
 8008aea:	4650      	mov	r0, sl
 8008aec:	f000 ff40 	bl	8009970 <__mcmp>
 8008af0:	4602      	mov	r2, r0
 8008af2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008af4:	4639      	mov	r1, r7
 8008af6:	4628      	mov	r0, r5
 8008af8:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008afc:	f000 fcb4 	bl	8009468 <_Bfree>
 8008b00:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b02:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008b04:	9f02      	ldr	r7, [sp, #8]
 8008b06:	ea43 0102 	orr.w	r1, r3, r2
 8008b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b0c:	430b      	orrs	r3, r1
 8008b0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b10:	d10d      	bne.n	8008b2e <_dtoa_r+0xa86>
 8008b12:	2b39      	cmp	r3, #57	; 0x39
 8008b14:	d027      	beq.n	8008b66 <_dtoa_r+0xabe>
 8008b16:	9a06      	ldr	r2, [sp, #24]
 8008b18:	2a00      	cmp	r2, #0
 8008b1a:	dd01      	ble.n	8008b20 <_dtoa_r+0xa78>
 8008b1c:	9b04      	ldr	r3, [sp, #16]
 8008b1e:	3331      	adds	r3, #49	; 0x31
 8008b20:	f88b 3000 	strb.w	r3, [fp]
 8008b24:	e776      	b.n	8008a14 <_dtoa_r+0x96c>
 8008b26:	4630      	mov	r0, r6
 8008b28:	e7b9      	b.n	8008a9e <_dtoa_r+0x9f6>
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	e7e2      	b.n	8008af4 <_dtoa_r+0xa4c>
 8008b2e:	9906      	ldr	r1, [sp, #24]
 8008b30:	2900      	cmp	r1, #0
 8008b32:	db04      	blt.n	8008b3e <_dtoa_r+0xa96>
 8008b34:	9822      	ldr	r0, [sp, #136]	; 0x88
 8008b36:	4301      	orrs	r1, r0
 8008b38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b3a:	4301      	orrs	r1, r0
 8008b3c:	d120      	bne.n	8008b80 <_dtoa_r+0xad8>
 8008b3e:	2a00      	cmp	r2, #0
 8008b40:	ddee      	ble.n	8008b20 <_dtoa_r+0xa78>
 8008b42:	4651      	mov	r1, sl
 8008b44:	2201      	movs	r2, #1
 8008b46:	4628      	mov	r0, r5
 8008b48:	9302      	str	r3, [sp, #8]
 8008b4a:	f000 fea5 	bl	8009898 <__lshift>
 8008b4e:	4621      	mov	r1, r4
 8008b50:	4682      	mov	sl, r0
 8008b52:	f000 ff0d 	bl	8009970 <__mcmp>
 8008b56:	2800      	cmp	r0, #0
 8008b58:	9b02      	ldr	r3, [sp, #8]
 8008b5a:	dc02      	bgt.n	8008b62 <_dtoa_r+0xaba>
 8008b5c:	d1e0      	bne.n	8008b20 <_dtoa_r+0xa78>
 8008b5e:	07da      	lsls	r2, r3, #31
 8008b60:	d5de      	bpl.n	8008b20 <_dtoa_r+0xa78>
 8008b62:	2b39      	cmp	r3, #57	; 0x39
 8008b64:	d1da      	bne.n	8008b1c <_dtoa_r+0xa74>
 8008b66:	2339      	movs	r3, #57	; 0x39
 8008b68:	f88b 3000 	strb.w	r3, [fp]
 8008b6c:	463b      	mov	r3, r7
 8008b6e:	461f      	mov	r7, r3
 8008b70:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008b74:	3b01      	subs	r3, #1
 8008b76:	2a39      	cmp	r2, #57	; 0x39
 8008b78:	d050      	beq.n	8008c1c <_dtoa_r+0xb74>
 8008b7a:	3201      	adds	r2, #1
 8008b7c:	701a      	strb	r2, [r3, #0]
 8008b7e:	e749      	b.n	8008a14 <_dtoa_r+0x96c>
 8008b80:	2a00      	cmp	r2, #0
 8008b82:	dd03      	ble.n	8008b8c <_dtoa_r+0xae4>
 8008b84:	2b39      	cmp	r3, #57	; 0x39
 8008b86:	d0ee      	beq.n	8008b66 <_dtoa_r+0xabe>
 8008b88:	3301      	adds	r3, #1
 8008b8a:	e7c9      	b.n	8008b20 <_dtoa_r+0xa78>
 8008b8c:	9a02      	ldr	r2, [sp, #8]
 8008b8e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008b90:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008b94:	428a      	cmp	r2, r1
 8008b96:	d02a      	beq.n	8008bee <_dtoa_r+0xb46>
 8008b98:	4651      	mov	r1, sl
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	220a      	movs	r2, #10
 8008b9e:	4628      	mov	r0, r5
 8008ba0:	f000 fc84 	bl	80094ac <__multadd>
 8008ba4:	45b0      	cmp	r8, r6
 8008ba6:	4682      	mov	sl, r0
 8008ba8:	f04f 0300 	mov.w	r3, #0
 8008bac:	f04f 020a 	mov.w	r2, #10
 8008bb0:	4641      	mov	r1, r8
 8008bb2:	4628      	mov	r0, r5
 8008bb4:	d107      	bne.n	8008bc6 <_dtoa_r+0xb1e>
 8008bb6:	f000 fc79 	bl	80094ac <__multadd>
 8008bba:	4680      	mov	r8, r0
 8008bbc:	4606      	mov	r6, r0
 8008bbe:	9b02      	ldr	r3, [sp, #8]
 8008bc0:	3301      	adds	r3, #1
 8008bc2:	9302      	str	r3, [sp, #8]
 8008bc4:	e777      	b.n	8008ab6 <_dtoa_r+0xa0e>
 8008bc6:	f000 fc71 	bl	80094ac <__multadd>
 8008bca:	4631      	mov	r1, r6
 8008bcc:	4680      	mov	r8, r0
 8008bce:	2300      	movs	r3, #0
 8008bd0:	220a      	movs	r2, #10
 8008bd2:	4628      	mov	r0, r5
 8008bd4:	f000 fc6a 	bl	80094ac <__multadd>
 8008bd8:	4606      	mov	r6, r0
 8008bda:	e7f0      	b.n	8008bbe <_dtoa_r+0xb16>
 8008bdc:	f1bb 0f00 	cmp.w	fp, #0
 8008be0:	bfcc      	ite	gt
 8008be2:	465f      	movgt	r7, fp
 8008be4:	2701      	movle	r7, #1
 8008be6:	f04f 0800 	mov.w	r8, #0
 8008bea:	9a08      	ldr	r2, [sp, #32]
 8008bec:	4417      	add	r7, r2
 8008bee:	4651      	mov	r1, sl
 8008bf0:	2201      	movs	r2, #1
 8008bf2:	4628      	mov	r0, r5
 8008bf4:	9302      	str	r3, [sp, #8]
 8008bf6:	f000 fe4f 	bl	8009898 <__lshift>
 8008bfa:	4621      	mov	r1, r4
 8008bfc:	4682      	mov	sl, r0
 8008bfe:	f000 feb7 	bl	8009970 <__mcmp>
 8008c02:	2800      	cmp	r0, #0
 8008c04:	dcb2      	bgt.n	8008b6c <_dtoa_r+0xac4>
 8008c06:	d102      	bne.n	8008c0e <_dtoa_r+0xb66>
 8008c08:	9b02      	ldr	r3, [sp, #8]
 8008c0a:	07db      	lsls	r3, r3, #31
 8008c0c:	d4ae      	bmi.n	8008b6c <_dtoa_r+0xac4>
 8008c0e:	463b      	mov	r3, r7
 8008c10:	461f      	mov	r7, r3
 8008c12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c16:	2a30      	cmp	r2, #48	; 0x30
 8008c18:	d0fa      	beq.n	8008c10 <_dtoa_r+0xb68>
 8008c1a:	e6fb      	b.n	8008a14 <_dtoa_r+0x96c>
 8008c1c:	9a08      	ldr	r2, [sp, #32]
 8008c1e:	429a      	cmp	r2, r3
 8008c20:	d1a5      	bne.n	8008b6e <_dtoa_r+0xac6>
 8008c22:	2331      	movs	r3, #49	; 0x31
 8008c24:	f109 0901 	add.w	r9, r9, #1
 8008c28:	7013      	strb	r3, [r2, #0]
 8008c2a:	e6f3      	b.n	8008a14 <_dtoa_r+0x96c>
 8008c2c:	4b13      	ldr	r3, [pc, #76]	; (8008c7c <_dtoa_r+0xbd4>)
 8008c2e:	f7ff baa7 	b.w	8008180 <_dtoa_r+0xd8>
 8008c32:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	f47f aa80 	bne.w	800813a <_dtoa_r+0x92>
 8008c3a:	4b11      	ldr	r3, [pc, #68]	; (8008c80 <_dtoa_r+0xbd8>)
 8008c3c:	f7ff baa0 	b.w	8008180 <_dtoa_r+0xd8>
 8008c40:	f1bb 0f00 	cmp.w	fp, #0
 8008c44:	dc03      	bgt.n	8008c4e <_dtoa_r+0xba6>
 8008c46:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008c48:	2b02      	cmp	r3, #2
 8008c4a:	f73f aecc 	bgt.w	80089e6 <_dtoa_r+0x93e>
 8008c4e:	9f08      	ldr	r7, [sp, #32]
 8008c50:	4621      	mov	r1, r4
 8008c52:	4650      	mov	r0, sl
 8008c54:	f7ff f998 	bl	8007f88 <quorem>
 8008c58:	9a08      	ldr	r2, [sp, #32]
 8008c5a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008c5e:	f807 3b01 	strb.w	r3, [r7], #1
 8008c62:	1aba      	subs	r2, r7, r2
 8008c64:	4593      	cmp	fp, r2
 8008c66:	ddb9      	ble.n	8008bdc <_dtoa_r+0xb34>
 8008c68:	4651      	mov	r1, sl
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	220a      	movs	r2, #10
 8008c6e:	4628      	mov	r0, r5
 8008c70:	f000 fc1c 	bl	80094ac <__multadd>
 8008c74:	4682      	mov	sl, r0
 8008c76:	e7eb      	b.n	8008c50 <_dtoa_r+0xba8>
 8008c78:	0800ba0c 	.word	0x0800ba0c
 8008c7c:	0800bc11 	.word	0x0800bc11
 8008c80:	0800b989 	.word	0x0800b989

08008c84 <rshift>:
 8008c84:	6903      	ldr	r3, [r0, #16]
 8008c86:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008c8a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008c8e:	f100 0414 	add.w	r4, r0, #20
 8008c92:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008c96:	dd46      	ble.n	8008d26 <rshift+0xa2>
 8008c98:	f011 011f 	ands.w	r1, r1, #31
 8008c9c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008ca0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008ca4:	d10c      	bne.n	8008cc0 <rshift+0x3c>
 8008ca6:	4629      	mov	r1, r5
 8008ca8:	f100 0710 	add.w	r7, r0, #16
 8008cac:	42b1      	cmp	r1, r6
 8008cae:	d335      	bcc.n	8008d1c <rshift+0x98>
 8008cb0:	1a9b      	subs	r3, r3, r2
 8008cb2:	009b      	lsls	r3, r3, #2
 8008cb4:	1eea      	subs	r2, r5, #3
 8008cb6:	4296      	cmp	r6, r2
 8008cb8:	bf38      	it	cc
 8008cba:	2300      	movcc	r3, #0
 8008cbc:	4423      	add	r3, r4
 8008cbe:	e015      	b.n	8008cec <rshift+0x68>
 8008cc0:	46a1      	mov	r9, r4
 8008cc2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008cc6:	f1c1 0820 	rsb	r8, r1, #32
 8008cca:	40cf      	lsrs	r7, r1
 8008ccc:	f105 0e04 	add.w	lr, r5, #4
 8008cd0:	4576      	cmp	r6, lr
 8008cd2:	46f4      	mov	ip, lr
 8008cd4:	d816      	bhi.n	8008d04 <rshift+0x80>
 8008cd6:	1a9b      	subs	r3, r3, r2
 8008cd8:	009a      	lsls	r2, r3, #2
 8008cda:	3a04      	subs	r2, #4
 8008cdc:	3501      	adds	r5, #1
 8008cde:	42ae      	cmp	r6, r5
 8008ce0:	bf38      	it	cc
 8008ce2:	2200      	movcc	r2, #0
 8008ce4:	18a3      	adds	r3, r4, r2
 8008ce6:	50a7      	str	r7, [r4, r2]
 8008ce8:	b107      	cbz	r7, 8008cec <rshift+0x68>
 8008cea:	3304      	adds	r3, #4
 8008cec:	42a3      	cmp	r3, r4
 8008cee:	eba3 0204 	sub.w	r2, r3, r4
 8008cf2:	bf08      	it	eq
 8008cf4:	2300      	moveq	r3, #0
 8008cf6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008cfa:	6102      	str	r2, [r0, #16]
 8008cfc:	bf08      	it	eq
 8008cfe:	6143      	streq	r3, [r0, #20]
 8008d00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d04:	f8dc c000 	ldr.w	ip, [ip]
 8008d08:	fa0c fc08 	lsl.w	ip, ip, r8
 8008d0c:	ea4c 0707 	orr.w	r7, ip, r7
 8008d10:	f849 7b04 	str.w	r7, [r9], #4
 8008d14:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008d18:	40cf      	lsrs	r7, r1
 8008d1a:	e7d9      	b.n	8008cd0 <rshift+0x4c>
 8008d1c:	f851 cb04 	ldr.w	ip, [r1], #4
 8008d20:	f847 cf04 	str.w	ip, [r7, #4]!
 8008d24:	e7c2      	b.n	8008cac <rshift+0x28>
 8008d26:	4623      	mov	r3, r4
 8008d28:	e7e0      	b.n	8008cec <rshift+0x68>

08008d2a <__hexdig_fun>:
 8008d2a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008d2e:	2b09      	cmp	r3, #9
 8008d30:	d802      	bhi.n	8008d38 <__hexdig_fun+0xe>
 8008d32:	3820      	subs	r0, #32
 8008d34:	b2c0      	uxtb	r0, r0
 8008d36:	4770      	bx	lr
 8008d38:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008d3c:	2b05      	cmp	r3, #5
 8008d3e:	d801      	bhi.n	8008d44 <__hexdig_fun+0x1a>
 8008d40:	3847      	subs	r0, #71	; 0x47
 8008d42:	e7f7      	b.n	8008d34 <__hexdig_fun+0xa>
 8008d44:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008d48:	2b05      	cmp	r3, #5
 8008d4a:	d801      	bhi.n	8008d50 <__hexdig_fun+0x26>
 8008d4c:	3827      	subs	r0, #39	; 0x27
 8008d4e:	e7f1      	b.n	8008d34 <__hexdig_fun+0xa>
 8008d50:	2000      	movs	r0, #0
 8008d52:	4770      	bx	lr

08008d54 <__gethex>:
 8008d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d58:	b08b      	sub	sp, #44	; 0x2c
 8008d5a:	9306      	str	r3, [sp, #24]
 8008d5c:	4bb9      	ldr	r3, [pc, #740]	; (8009044 <__gethex+0x2f0>)
 8008d5e:	9002      	str	r0, [sp, #8]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	468b      	mov	fp, r1
 8008d64:	4618      	mov	r0, r3
 8008d66:	4690      	mov	r8, r2
 8008d68:	9303      	str	r3, [sp, #12]
 8008d6a:	f7f7 fa5d 	bl	8000228 <strlen>
 8008d6e:	4682      	mov	sl, r0
 8008d70:	9b03      	ldr	r3, [sp, #12]
 8008d72:	f8db 2000 	ldr.w	r2, [fp]
 8008d76:	4403      	add	r3, r0
 8008d78:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008d7c:	9307      	str	r3, [sp, #28]
 8008d7e:	1c93      	adds	r3, r2, #2
 8008d80:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008d84:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008d88:	32fe      	adds	r2, #254	; 0xfe
 8008d8a:	18d1      	adds	r1, r2, r3
 8008d8c:	461f      	mov	r7, r3
 8008d8e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008d92:	9101      	str	r1, [sp, #4]
 8008d94:	2830      	cmp	r0, #48	; 0x30
 8008d96:	d0f8      	beq.n	8008d8a <__gethex+0x36>
 8008d98:	f7ff ffc7 	bl	8008d2a <__hexdig_fun>
 8008d9c:	4604      	mov	r4, r0
 8008d9e:	2800      	cmp	r0, #0
 8008da0:	d13a      	bne.n	8008e18 <__gethex+0xc4>
 8008da2:	4652      	mov	r2, sl
 8008da4:	4638      	mov	r0, r7
 8008da6:	9903      	ldr	r1, [sp, #12]
 8008da8:	f001 fd66 	bl	800a878 <strncmp>
 8008dac:	4605      	mov	r5, r0
 8008dae:	2800      	cmp	r0, #0
 8008db0:	d166      	bne.n	8008e80 <__gethex+0x12c>
 8008db2:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008db6:	eb07 060a 	add.w	r6, r7, sl
 8008dba:	f7ff ffb6 	bl	8008d2a <__hexdig_fun>
 8008dbe:	2800      	cmp	r0, #0
 8008dc0:	d060      	beq.n	8008e84 <__gethex+0x130>
 8008dc2:	4633      	mov	r3, r6
 8008dc4:	7818      	ldrb	r0, [r3, #0]
 8008dc6:	461f      	mov	r7, r3
 8008dc8:	2830      	cmp	r0, #48	; 0x30
 8008dca:	f103 0301 	add.w	r3, r3, #1
 8008dce:	d0f9      	beq.n	8008dc4 <__gethex+0x70>
 8008dd0:	f7ff ffab 	bl	8008d2a <__hexdig_fun>
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	fab0 f480 	clz	r4, r0
 8008dda:	4635      	mov	r5, r6
 8008ddc:	0964      	lsrs	r4, r4, #5
 8008dde:	9301      	str	r3, [sp, #4]
 8008de0:	463a      	mov	r2, r7
 8008de2:	4616      	mov	r6, r2
 8008de4:	7830      	ldrb	r0, [r6, #0]
 8008de6:	3201      	adds	r2, #1
 8008de8:	f7ff ff9f 	bl	8008d2a <__hexdig_fun>
 8008dec:	2800      	cmp	r0, #0
 8008dee:	d1f8      	bne.n	8008de2 <__gethex+0x8e>
 8008df0:	4652      	mov	r2, sl
 8008df2:	4630      	mov	r0, r6
 8008df4:	9903      	ldr	r1, [sp, #12]
 8008df6:	f001 fd3f 	bl	800a878 <strncmp>
 8008dfa:	b980      	cbnz	r0, 8008e1e <__gethex+0xca>
 8008dfc:	b94d      	cbnz	r5, 8008e12 <__gethex+0xbe>
 8008dfe:	eb06 050a 	add.w	r5, r6, sl
 8008e02:	462a      	mov	r2, r5
 8008e04:	4616      	mov	r6, r2
 8008e06:	7830      	ldrb	r0, [r6, #0]
 8008e08:	3201      	adds	r2, #1
 8008e0a:	f7ff ff8e 	bl	8008d2a <__hexdig_fun>
 8008e0e:	2800      	cmp	r0, #0
 8008e10:	d1f8      	bne.n	8008e04 <__gethex+0xb0>
 8008e12:	1bad      	subs	r5, r5, r6
 8008e14:	00ad      	lsls	r5, r5, #2
 8008e16:	e004      	b.n	8008e22 <__gethex+0xce>
 8008e18:	2400      	movs	r4, #0
 8008e1a:	4625      	mov	r5, r4
 8008e1c:	e7e0      	b.n	8008de0 <__gethex+0x8c>
 8008e1e:	2d00      	cmp	r5, #0
 8008e20:	d1f7      	bne.n	8008e12 <__gethex+0xbe>
 8008e22:	7833      	ldrb	r3, [r6, #0]
 8008e24:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008e28:	2b50      	cmp	r3, #80	; 0x50
 8008e2a:	d139      	bne.n	8008ea0 <__gethex+0x14c>
 8008e2c:	7873      	ldrb	r3, [r6, #1]
 8008e2e:	2b2b      	cmp	r3, #43	; 0x2b
 8008e30:	d02a      	beq.n	8008e88 <__gethex+0x134>
 8008e32:	2b2d      	cmp	r3, #45	; 0x2d
 8008e34:	d02c      	beq.n	8008e90 <__gethex+0x13c>
 8008e36:	f04f 0900 	mov.w	r9, #0
 8008e3a:	1c71      	adds	r1, r6, #1
 8008e3c:	7808      	ldrb	r0, [r1, #0]
 8008e3e:	f7ff ff74 	bl	8008d2a <__hexdig_fun>
 8008e42:	1e43      	subs	r3, r0, #1
 8008e44:	b2db      	uxtb	r3, r3
 8008e46:	2b18      	cmp	r3, #24
 8008e48:	d82a      	bhi.n	8008ea0 <__gethex+0x14c>
 8008e4a:	f1a0 0210 	sub.w	r2, r0, #16
 8008e4e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008e52:	f7ff ff6a 	bl	8008d2a <__hexdig_fun>
 8008e56:	1e43      	subs	r3, r0, #1
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	2b18      	cmp	r3, #24
 8008e5c:	d91b      	bls.n	8008e96 <__gethex+0x142>
 8008e5e:	f1b9 0f00 	cmp.w	r9, #0
 8008e62:	d000      	beq.n	8008e66 <__gethex+0x112>
 8008e64:	4252      	negs	r2, r2
 8008e66:	4415      	add	r5, r2
 8008e68:	f8cb 1000 	str.w	r1, [fp]
 8008e6c:	b1d4      	cbz	r4, 8008ea4 <__gethex+0x150>
 8008e6e:	9b01      	ldr	r3, [sp, #4]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	bf14      	ite	ne
 8008e74:	2700      	movne	r7, #0
 8008e76:	2706      	moveq	r7, #6
 8008e78:	4638      	mov	r0, r7
 8008e7a:	b00b      	add	sp, #44	; 0x2c
 8008e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e80:	463e      	mov	r6, r7
 8008e82:	4625      	mov	r5, r4
 8008e84:	2401      	movs	r4, #1
 8008e86:	e7cc      	b.n	8008e22 <__gethex+0xce>
 8008e88:	f04f 0900 	mov.w	r9, #0
 8008e8c:	1cb1      	adds	r1, r6, #2
 8008e8e:	e7d5      	b.n	8008e3c <__gethex+0xe8>
 8008e90:	f04f 0901 	mov.w	r9, #1
 8008e94:	e7fa      	b.n	8008e8c <__gethex+0x138>
 8008e96:	230a      	movs	r3, #10
 8008e98:	fb03 0202 	mla	r2, r3, r2, r0
 8008e9c:	3a10      	subs	r2, #16
 8008e9e:	e7d6      	b.n	8008e4e <__gethex+0xfa>
 8008ea0:	4631      	mov	r1, r6
 8008ea2:	e7e1      	b.n	8008e68 <__gethex+0x114>
 8008ea4:	4621      	mov	r1, r4
 8008ea6:	1bf3      	subs	r3, r6, r7
 8008ea8:	3b01      	subs	r3, #1
 8008eaa:	2b07      	cmp	r3, #7
 8008eac:	dc0a      	bgt.n	8008ec4 <__gethex+0x170>
 8008eae:	9802      	ldr	r0, [sp, #8]
 8008eb0:	f000 fa9a 	bl	80093e8 <_Balloc>
 8008eb4:	4604      	mov	r4, r0
 8008eb6:	b940      	cbnz	r0, 8008eca <__gethex+0x176>
 8008eb8:	4602      	mov	r2, r0
 8008eba:	21de      	movs	r1, #222	; 0xde
 8008ebc:	4b62      	ldr	r3, [pc, #392]	; (8009048 <__gethex+0x2f4>)
 8008ebe:	4863      	ldr	r0, [pc, #396]	; (800904c <__gethex+0x2f8>)
 8008ec0:	f001 fdb0 	bl	800aa24 <__assert_func>
 8008ec4:	3101      	adds	r1, #1
 8008ec6:	105b      	asrs	r3, r3, #1
 8008ec8:	e7ef      	b.n	8008eaa <__gethex+0x156>
 8008eca:	f04f 0b00 	mov.w	fp, #0
 8008ece:	f100 0914 	add.w	r9, r0, #20
 8008ed2:	f1ca 0301 	rsb	r3, sl, #1
 8008ed6:	f8cd 9010 	str.w	r9, [sp, #16]
 8008eda:	f8cd b004 	str.w	fp, [sp, #4]
 8008ede:	9308      	str	r3, [sp, #32]
 8008ee0:	42b7      	cmp	r7, r6
 8008ee2:	d33f      	bcc.n	8008f64 <__gethex+0x210>
 8008ee4:	9f04      	ldr	r7, [sp, #16]
 8008ee6:	9b01      	ldr	r3, [sp, #4]
 8008ee8:	f847 3b04 	str.w	r3, [r7], #4
 8008eec:	eba7 0709 	sub.w	r7, r7, r9
 8008ef0:	10bf      	asrs	r7, r7, #2
 8008ef2:	6127      	str	r7, [r4, #16]
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f000 fb6d 	bl	80095d4 <__hi0bits>
 8008efa:	017f      	lsls	r7, r7, #5
 8008efc:	f8d8 6000 	ldr.w	r6, [r8]
 8008f00:	1a3f      	subs	r7, r7, r0
 8008f02:	42b7      	cmp	r7, r6
 8008f04:	dd62      	ble.n	8008fcc <__gethex+0x278>
 8008f06:	1bbf      	subs	r7, r7, r6
 8008f08:	4639      	mov	r1, r7
 8008f0a:	4620      	mov	r0, r4
 8008f0c:	f000 ff03 	bl	8009d16 <__any_on>
 8008f10:	4682      	mov	sl, r0
 8008f12:	b1a8      	cbz	r0, 8008f40 <__gethex+0x1ec>
 8008f14:	f04f 0a01 	mov.w	sl, #1
 8008f18:	1e7b      	subs	r3, r7, #1
 8008f1a:	1159      	asrs	r1, r3, #5
 8008f1c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008f20:	f003 021f 	and.w	r2, r3, #31
 8008f24:	fa0a f202 	lsl.w	r2, sl, r2
 8008f28:	420a      	tst	r2, r1
 8008f2a:	d009      	beq.n	8008f40 <__gethex+0x1ec>
 8008f2c:	4553      	cmp	r3, sl
 8008f2e:	dd05      	ble.n	8008f3c <__gethex+0x1e8>
 8008f30:	4620      	mov	r0, r4
 8008f32:	1eb9      	subs	r1, r7, #2
 8008f34:	f000 feef 	bl	8009d16 <__any_on>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	d144      	bne.n	8008fc6 <__gethex+0x272>
 8008f3c:	f04f 0a02 	mov.w	sl, #2
 8008f40:	4639      	mov	r1, r7
 8008f42:	4620      	mov	r0, r4
 8008f44:	f7ff fe9e 	bl	8008c84 <rshift>
 8008f48:	443d      	add	r5, r7
 8008f4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f4e:	42ab      	cmp	r3, r5
 8008f50:	da4a      	bge.n	8008fe8 <__gethex+0x294>
 8008f52:	4621      	mov	r1, r4
 8008f54:	9802      	ldr	r0, [sp, #8]
 8008f56:	f000 fa87 	bl	8009468 <_Bfree>
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008f5e:	27a3      	movs	r7, #163	; 0xa3
 8008f60:	6013      	str	r3, [r2, #0]
 8008f62:	e789      	b.n	8008e78 <__gethex+0x124>
 8008f64:	1e73      	subs	r3, r6, #1
 8008f66:	9a07      	ldr	r2, [sp, #28]
 8008f68:	9305      	str	r3, [sp, #20]
 8008f6a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d019      	beq.n	8008fa6 <__gethex+0x252>
 8008f72:	f1bb 0f20 	cmp.w	fp, #32
 8008f76:	d107      	bne.n	8008f88 <__gethex+0x234>
 8008f78:	9b04      	ldr	r3, [sp, #16]
 8008f7a:	9a01      	ldr	r2, [sp, #4]
 8008f7c:	f843 2b04 	str.w	r2, [r3], #4
 8008f80:	9304      	str	r3, [sp, #16]
 8008f82:	2300      	movs	r3, #0
 8008f84:	469b      	mov	fp, r3
 8008f86:	9301      	str	r3, [sp, #4]
 8008f88:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008f8c:	f7ff fecd 	bl	8008d2a <__hexdig_fun>
 8008f90:	9b01      	ldr	r3, [sp, #4]
 8008f92:	f000 000f 	and.w	r0, r0, #15
 8008f96:	fa00 f00b 	lsl.w	r0, r0, fp
 8008f9a:	4303      	orrs	r3, r0
 8008f9c:	9301      	str	r3, [sp, #4]
 8008f9e:	f10b 0b04 	add.w	fp, fp, #4
 8008fa2:	9b05      	ldr	r3, [sp, #20]
 8008fa4:	e00d      	b.n	8008fc2 <__gethex+0x26e>
 8008fa6:	9b05      	ldr	r3, [sp, #20]
 8008fa8:	9a08      	ldr	r2, [sp, #32]
 8008faa:	4413      	add	r3, r2
 8008fac:	42bb      	cmp	r3, r7
 8008fae:	d3e0      	bcc.n	8008f72 <__gethex+0x21e>
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	4652      	mov	r2, sl
 8008fb4:	9903      	ldr	r1, [sp, #12]
 8008fb6:	9309      	str	r3, [sp, #36]	; 0x24
 8008fb8:	f001 fc5e 	bl	800a878 <strncmp>
 8008fbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	d1d7      	bne.n	8008f72 <__gethex+0x21e>
 8008fc2:	461e      	mov	r6, r3
 8008fc4:	e78c      	b.n	8008ee0 <__gethex+0x18c>
 8008fc6:	f04f 0a03 	mov.w	sl, #3
 8008fca:	e7b9      	b.n	8008f40 <__gethex+0x1ec>
 8008fcc:	da09      	bge.n	8008fe2 <__gethex+0x28e>
 8008fce:	1bf7      	subs	r7, r6, r7
 8008fd0:	4621      	mov	r1, r4
 8008fd2:	463a      	mov	r2, r7
 8008fd4:	9802      	ldr	r0, [sp, #8]
 8008fd6:	f000 fc5f 	bl	8009898 <__lshift>
 8008fda:	4604      	mov	r4, r0
 8008fdc:	1bed      	subs	r5, r5, r7
 8008fde:	f100 0914 	add.w	r9, r0, #20
 8008fe2:	f04f 0a00 	mov.w	sl, #0
 8008fe6:	e7b0      	b.n	8008f4a <__gethex+0x1f6>
 8008fe8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008fec:	42a8      	cmp	r0, r5
 8008fee:	dd71      	ble.n	80090d4 <__gethex+0x380>
 8008ff0:	1b45      	subs	r5, r0, r5
 8008ff2:	42ae      	cmp	r6, r5
 8008ff4:	dc34      	bgt.n	8009060 <__gethex+0x30c>
 8008ff6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008ffa:	2b02      	cmp	r3, #2
 8008ffc:	d028      	beq.n	8009050 <__gethex+0x2fc>
 8008ffe:	2b03      	cmp	r3, #3
 8009000:	d02a      	beq.n	8009058 <__gethex+0x304>
 8009002:	2b01      	cmp	r3, #1
 8009004:	d115      	bne.n	8009032 <__gethex+0x2de>
 8009006:	42ae      	cmp	r6, r5
 8009008:	d113      	bne.n	8009032 <__gethex+0x2de>
 800900a:	2e01      	cmp	r6, #1
 800900c:	d10b      	bne.n	8009026 <__gethex+0x2d2>
 800900e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009012:	9a06      	ldr	r2, [sp, #24]
 8009014:	2762      	movs	r7, #98	; 0x62
 8009016:	6013      	str	r3, [r2, #0]
 8009018:	2301      	movs	r3, #1
 800901a:	6123      	str	r3, [r4, #16]
 800901c:	f8c9 3000 	str.w	r3, [r9]
 8009020:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009022:	601c      	str	r4, [r3, #0]
 8009024:	e728      	b.n	8008e78 <__gethex+0x124>
 8009026:	4620      	mov	r0, r4
 8009028:	1e71      	subs	r1, r6, #1
 800902a:	f000 fe74 	bl	8009d16 <__any_on>
 800902e:	2800      	cmp	r0, #0
 8009030:	d1ed      	bne.n	800900e <__gethex+0x2ba>
 8009032:	4621      	mov	r1, r4
 8009034:	9802      	ldr	r0, [sp, #8]
 8009036:	f000 fa17 	bl	8009468 <_Bfree>
 800903a:	2300      	movs	r3, #0
 800903c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800903e:	2750      	movs	r7, #80	; 0x50
 8009040:	6013      	str	r3, [r2, #0]
 8009042:	e719      	b.n	8008e78 <__gethex+0x124>
 8009044:	0800ba88 	.word	0x0800ba88
 8009048:	0800ba0c 	.word	0x0800ba0c
 800904c:	0800ba1d 	.word	0x0800ba1d
 8009050:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009052:	2b00      	cmp	r3, #0
 8009054:	d1ed      	bne.n	8009032 <__gethex+0x2de>
 8009056:	e7da      	b.n	800900e <__gethex+0x2ba>
 8009058:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800905a:	2b00      	cmp	r3, #0
 800905c:	d1d7      	bne.n	800900e <__gethex+0x2ba>
 800905e:	e7e8      	b.n	8009032 <__gethex+0x2de>
 8009060:	1e6f      	subs	r7, r5, #1
 8009062:	f1ba 0f00 	cmp.w	sl, #0
 8009066:	d132      	bne.n	80090ce <__gethex+0x37a>
 8009068:	b127      	cbz	r7, 8009074 <__gethex+0x320>
 800906a:	4639      	mov	r1, r7
 800906c:	4620      	mov	r0, r4
 800906e:	f000 fe52 	bl	8009d16 <__any_on>
 8009072:	4682      	mov	sl, r0
 8009074:	2101      	movs	r1, #1
 8009076:	117b      	asrs	r3, r7, #5
 8009078:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800907c:	f007 071f 	and.w	r7, r7, #31
 8009080:	fa01 f707 	lsl.w	r7, r1, r7
 8009084:	421f      	tst	r7, r3
 8009086:	f04f 0702 	mov.w	r7, #2
 800908a:	4629      	mov	r1, r5
 800908c:	4620      	mov	r0, r4
 800908e:	bf18      	it	ne
 8009090:	f04a 0a02 	orrne.w	sl, sl, #2
 8009094:	1b76      	subs	r6, r6, r5
 8009096:	f7ff fdf5 	bl	8008c84 <rshift>
 800909a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800909e:	f1ba 0f00 	cmp.w	sl, #0
 80090a2:	d048      	beq.n	8009136 <__gethex+0x3e2>
 80090a4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80090a8:	2b02      	cmp	r3, #2
 80090aa:	d015      	beq.n	80090d8 <__gethex+0x384>
 80090ac:	2b03      	cmp	r3, #3
 80090ae:	d017      	beq.n	80090e0 <__gethex+0x38c>
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	d109      	bne.n	80090c8 <__gethex+0x374>
 80090b4:	f01a 0f02 	tst.w	sl, #2
 80090b8:	d006      	beq.n	80090c8 <__gethex+0x374>
 80090ba:	f8d9 0000 	ldr.w	r0, [r9]
 80090be:	ea4a 0a00 	orr.w	sl, sl, r0
 80090c2:	f01a 0f01 	tst.w	sl, #1
 80090c6:	d10e      	bne.n	80090e6 <__gethex+0x392>
 80090c8:	f047 0710 	orr.w	r7, r7, #16
 80090cc:	e033      	b.n	8009136 <__gethex+0x3e2>
 80090ce:	f04f 0a01 	mov.w	sl, #1
 80090d2:	e7cf      	b.n	8009074 <__gethex+0x320>
 80090d4:	2701      	movs	r7, #1
 80090d6:	e7e2      	b.n	800909e <__gethex+0x34a>
 80090d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090da:	f1c3 0301 	rsb	r3, r3, #1
 80090de:	9315      	str	r3, [sp, #84]	; 0x54
 80090e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d0f0      	beq.n	80090c8 <__gethex+0x374>
 80090e6:	f04f 0c00 	mov.w	ip, #0
 80090ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80090ee:	f104 0314 	add.w	r3, r4, #20
 80090f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80090f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80090fa:	4618      	mov	r0, r3
 80090fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009100:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009104:	d01c      	beq.n	8009140 <__gethex+0x3ec>
 8009106:	3201      	adds	r2, #1
 8009108:	6002      	str	r2, [r0, #0]
 800910a:	2f02      	cmp	r7, #2
 800910c:	f104 0314 	add.w	r3, r4, #20
 8009110:	d13d      	bne.n	800918e <__gethex+0x43a>
 8009112:	f8d8 2000 	ldr.w	r2, [r8]
 8009116:	3a01      	subs	r2, #1
 8009118:	42b2      	cmp	r2, r6
 800911a:	d10a      	bne.n	8009132 <__gethex+0x3de>
 800911c:	2201      	movs	r2, #1
 800911e:	1171      	asrs	r1, r6, #5
 8009120:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009124:	f006 061f 	and.w	r6, r6, #31
 8009128:	fa02 f606 	lsl.w	r6, r2, r6
 800912c:	421e      	tst	r6, r3
 800912e:	bf18      	it	ne
 8009130:	4617      	movne	r7, r2
 8009132:	f047 0720 	orr.w	r7, r7, #32
 8009136:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009138:	601c      	str	r4, [r3, #0]
 800913a:	9b06      	ldr	r3, [sp, #24]
 800913c:	601d      	str	r5, [r3, #0]
 800913e:	e69b      	b.n	8008e78 <__gethex+0x124>
 8009140:	4299      	cmp	r1, r3
 8009142:	f843 cc04 	str.w	ip, [r3, #-4]
 8009146:	d8d8      	bhi.n	80090fa <__gethex+0x3a6>
 8009148:	68a3      	ldr	r3, [r4, #8]
 800914a:	459b      	cmp	fp, r3
 800914c:	db17      	blt.n	800917e <__gethex+0x42a>
 800914e:	6861      	ldr	r1, [r4, #4]
 8009150:	9802      	ldr	r0, [sp, #8]
 8009152:	3101      	adds	r1, #1
 8009154:	f000 f948 	bl	80093e8 <_Balloc>
 8009158:	4681      	mov	r9, r0
 800915a:	b918      	cbnz	r0, 8009164 <__gethex+0x410>
 800915c:	4602      	mov	r2, r0
 800915e:	2184      	movs	r1, #132	; 0x84
 8009160:	4b19      	ldr	r3, [pc, #100]	; (80091c8 <__gethex+0x474>)
 8009162:	e6ac      	b.n	8008ebe <__gethex+0x16a>
 8009164:	6922      	ldr	r2, [r4, #16]
 8009166:	f104 010c 	add.w	r1, r4, #12
 800916a:	3202      	adds	r2, #2
 800916c:	0092      	lsls	r2, r2, #2
 800916e:	300c      	adds	r0, #12
 8009170:	f000 f92c 	bl	80093cc <memcpy>
 8009174:	4621      	mov	r1, r4
 8009176:	9802      	ldr	r0, [sp, #8]
 8009178:	f000 f976 	bl	8009468 <_Bfree>
 800917c:	464c      	mov	r4, r9
 800917e:	6923      	ldr	r3, [r4, #16]
 8009180:	1c5a      	adds	r2, r3, #1
 8009182:	6122      	str	r2, [r4, #16]
 8009184:	2201      	movs	r2, #1
 8009186:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800918a:	615a      	str	r2, [r3, #20]
 800918c:	e7bd      	b.n	800910a <__gethex+0x3b6>
 800918e:	6922      	ldr	r2, [r4, #16]
 8009190:	455a      	cmp	r2, fp
 8009192:	dd0b      	ble.n	80091ac <__gethex+0x458>
 8009194:	2101      	movs	r1, #1
 8009196:	4620      	mov	r0, r4
 8009198:	f7ff fd74 	bl	8008c84 <rshift>
 800919c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80091a0:	3501      	adds	r5, #1
 80091a2:	42ab      	cmp	r3, r5
 80091a4:	f6ff aed5 	blt.w	8008f52 <__gethex+0x1fe>
 80091a8:	2701      	movs	r7, #1
 80091aa:	e7c2      	b.n	8009132 <__gethex+0x3de>
 80091ac:	f016 061f 	ands.w	r6, r6, #31
 80091b0:	d0fa      	beq.n	80091a8 <__gethex+0x454>
 80091b2:	449a      	add	sl, r3
 80091b4:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80091b8:	f000 fa0c 	bl	80095d4 <__hi0bits>
 80091bc:	f1c6 0620 	rsb	r6, r6, #32
 80091c0:	42b0      	cmp	r0, r6
 80091c2:	dbe7      	blt.n	8009194 <__gethex+0x440>
 80091c4:	e7f0      	b.n	80091a8 <__gethex+0x454>
 80091c6:	bf00      	nop
 80091c8:	0800ba0c 	.word	0x0800ba0c

080091cc <L_shift>:
 80091cc:	f1c2 0208 	rsb	r2, r2, #8
 80091d0:	0092      	lsls	r2, r2, #2
 80091d2:	b570      	push	{r4, r5, r6, lr}
 80091d4:	f1c2 0620 	rsb	r6, r2, #32
 80091d8:	6843      	ldr	r3, [r0, #4]
 80091da:	6804      	ldr	r4, [r0, #0]
 80091dc:	fa03 f506 	lsl.w	r5, r3, r6
 80091e0:	432c      	orrs	r4, r5
 80091e2:	40d3      	lsrs	r3, r2
 80091e4:	6004      	str	r4, [r0, #0]
 80091e6:	f840 3f04 	str.w	r3, [r0, #4]!
 80091ea:	4288      	cmp	r0, r1
 80091ec:	d3f4      	bcc.n	80091d8 <L_shift+0xc>
 80091ee:	bd70      	pop	{r4, r5, r6, pc}

080091f0 <__match>:
 80091f0:	b530      	push	{r4, r5, lr}
 80091f2:	6803      	ldr	r3, [r0, #0]
 80091f4:	3301      	adds	r3, #1
 80091f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091fa:	b914      	cbnz	r4, 8009202 <__match+0x12>
 80091fc:	6003      	str	r3, [r0, #0]
 80091fe:	2001      	movs	r0, #1
 8009200:	bd30      	pop	{r4, r5, pc}
 8009202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009206:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800920a:	2d19      	cmp	r5, #25
 800920c:	bf98      	it	ls
 800920e:	3220      	addls	r2, #32
 8009210:	42a2      	cmp	r2, r4
 8009212:	d0f0      	beq.n	80091f6 <__match+0x6>
 8009214:	2000      	movs	r0, #0
 8009216:	e7f3      	b.n	8009200 <__match+0x10>

08009218 <__hexnan>:
 8009218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800921c:	2500      	movs	r5, #0
 800921e:	680b      	ldr	r3, [r1, #0]
 8009220:	4682      	mov	sl, r0
 8009222:	115e      	asrs	r6, r3, #5
 8009224:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009228:	f013 031f 	ands.w	r3, r3, #31
 800922c:	bf18      	it	ne
 800922e:	3604      	addne	r6, #4
 8009230:	1f37      	subs	r7, r6, #4
 8009232:	4690      	mov	r8, r2
 8009234:	46b9      	mov	r9, r7
 8009236:	463c      	mov	r4, r7
 8009238:	46ab      	mov	fp, r5
 800923a:	b087      	sub	sp, #28
 800923c:	6801      	ldr	r1, [r0, #0]
 800923e:	9301      	str	r3, [sp, #4]
 8009240:	f846 5c04 	str.w	r5, [r6, #-4]
 8009244:	9502      	str	r5, [sp, #8]
 8009246:	784a      	ldrb	r2, [r1, #1]
 8009248:	1c4b      	adds	r3, r1, #1
 800924a:	9303      	str	r3, [sp, #12]
 800924c:	b342      	cbz	r2, 80092a0 <__hexnan+0x88>
 800924e:	4610      	mov	r0, r2
 8009250:	9105      	str	r1, [sp, #20]
 8009252:	9204      	str	r2, [sp, #16]
 8009254:	f7ff fd69 	bl	8008d2a <__hexdig_fun>
 8009258:	2800      	cmp	r0, #0
 800925a:	d14f      	bne.n	80092fc <__hexnan+0xe4>
 800925c:	9a04      	ldr	r2, [sp, #16]
 800925e:	9905      	ldr	r1, [sp, #20]
 8009260:	2a20      	cmp	r2, #32
 8009262:	d818      	bhi.n	8009296 <__hexnan+0x7e>
 8009264:	9b02      	ldr	r3, [sp, #8]
 8009266:	459b      	cmp	fp, r3
 8009268:	dd13      	ble.n	8009292 <__hexnan+0x7a>
 800926a:	454c      	cmp	r4, r9
 800926c:	d206      	bcs.n	800927c <__hexnan+0x64>
 800926e:	2d07      	cmp	r5, #7
 8009270:	dc04      	bgt.n	800927c <__hexnan+0x64>
 8009272:	462a      	mov	r2, r5
 8009274:	4649      	mov	r1, r9
 8009276:	4620      	mov	r0, r4
 8009278:	f7ff ffa8 	bl	80091cc <L_shift>
 800927c:	4544      	cmp	r4, r8
 800927e:	d950      	bls.n	8009322 <__hexnan+0x10a>
 8009280:	2300      	movs	r3, #0
 8009282:	f1a4 0904 	sub.w	r9, r4, #4
 8009286:	f844 3c04 	str.w	r3, [r4, #-4]
 800928a:	461d      	mov	r5, r3
 800928c:	464c      	mov	r4, r9
 800928e:	f8cd b008 	str.w	fp, [sp, #8]
 8009292:	9903      	ldr	r1, [sp, #12]
 8009294:	e7d7      	b.n	8009246 <__hexnan+0x2e>
 8009296:	2a29      	cmp	r2, #41	; 0x29
 8009298:	d156      	bne.n	8009348 <__hexnan+0x130>
 800929a:	3102      	adds	r1, #2
 800929c:	f8ca 1000 	str.w	r1, [sl]
 80092a0:	f1bb 0f00 	cmp.w	fp, #0
 80092a4:	d050      	beq.n	8009348 <__hexnan+0x130>
 80092a6:	454c      	cmp	r4, r9
 80092a8:	d206      	bcs.n	80092b8 <__hexnan+0xa0>
 80092aa:	2d07      	cmp	r5, #7
 80092ac:	dc04      	bgt.n	80092b8 <__hexnan+0xa0>
 80092ae:	462a      	mov	r2, r5
 80092b0:	4649      	mov	r1, r9
 80092b2:	4620      	mov	r0, r4
 80092b4:	f7ff ff8a 	bl	80091cc <L_shift>
 80092b8:	4544      	cmp	r4, r8
 80092ba:	d934      	bls.n	8009326 <__hexnan+0x10e>
 80092bc:	4623      	mov	r3, r4
 80092be:	f1a8 0204 	sub.w	r2, r8, #4
 80092c2:	f853 1b04 	ldr.w	r1, [r3], #4
 80092c6:	429f      	cmp	r7, r3
 80092c8:	f842 1f04 	str.w	r1, [r2, #4]!
 80092cc:	d2f9      	bcs.n	80092c2 <__hexnan+0xaa>
 80092ce:	1b3b      	subs	r3, r7, r4
 80092d0:	f023 0303 	bic.w	r3, r3, #3
 80092d4:	3304      	adds	r3, #4
 80092d6:	3401      	adds	r4, #1
 80092d8:	3e03      	subs	r6, #3
 80092da:	42b4      	cmp	r4, r6
 80092dc:	bf88      	it	hi
 80092de:	2304      	movhi	r3, #4
 80092e0:	2200      	movs	r2, #0
 80092e2:	4443      	add	r3, r8
 80092e4:	f843 2b04 	str.w	r2, [r3], #4
 80092e8:	429f      	cmp	r7, r3
 80092ea:	d2fb      	bcs.n	80092e4 <__hexnan+0xcc>
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	b91b      	cbnz	r3, 80092f8 <__hexnan+0xe0>
 80092f0:	4547      	cmp	r7, r8
 80092f2:	d127      	bne.n	8009344 <__hexnan+0x12c>
 80092f4:	2301      	movs	r3, #1
 80092f6:	603b      	str	r3, [r7, #0]
 80092f8:	2005      	movs	r0, #5
 80092fa:	e026      	b.n	800934a <__hexnan+0x132>
 80092fc:	3501      	adds	r5, #1
 80092fe:	2d08      	cmp	r5, #8
 8009300:	f10b 0b01 	add.w	fp, fp, #1
 8009304:	dd06      	ble.n	8009314 <__hexnan+0xfc>
 8009306:	4544      	cmp	r4, r8
 8009308:	d9c3      	bls.n	8009292 <__hexnan+0x7a>
 800930a:	2300      	movs	r3, #0
 800930c:	2501      	movs	r5, #1
 800930e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009312:	3c04      	subs	r4, #4
 8009314:	6822      	ldr	r2, [r4, #0]
 8009316:	f000 000f 	and.w	r0, r0, #15
 800931a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800931e:	6022      	str	r2, [r4, #0]
 8009320:	e7b7      	b.n	8009292 <__hexnan+0x7a>
 8009322:	2508      	movs	r5, #8
 8009324:	e7b5      	b.n	8009292 <__hexnan+0x7a>
 8009326:	9b01      	ldr	r3, [sp, #4]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d0df      	beq.n	80092ec <__hexnan+0xd4>
 800932c:	f04f 32ff 	mov.w	r2, #4294967295
 8009330:	f1c3 0320 	rsb	r3, r3, #32
 8009334:	fa22 f303 	lsr.w	r3, r2, r3
 8009338:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800933c:	401a      	ands	r2, r3
 800933e:	f846 2c04 	str.w	r2, [r6, #-4]
 8009342:	e7d3      	b.n	80092ec <__hexnan+0xd4>
 8009344:	3f04      	subs	r7, #4
 8009346:	e7d1      	b.n	80092ec <__hexnan+0xd4>
 8009348:	2004      	movs	r0, #4
 800934a:	b007      	add	sp, #28
 800934c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009350 <_localeconv_r>:
 8009350:	4800      	ldr	r0, [pc, #0]	; (8009354 <_localeconv_r+0x4>)
 8009352:	4770      	bx	lr
 8009354:	20000164 	.word	0x20000164

08009358 <_lseek_r>:
 8009358:	b538      	push	{r3, r4, r5, lr}
 800935a:	4604      	mov	r4, r0
 800935c:	4608      	mov	r0, r1
 800935e:	4611      	mov	r1, r2
 8009360:	2200      	movs	r2, #0
 8009362:	4d05      	ldr	r5, [pc, #20]	; (8009378 <_lseek_r+0x20>)
 8009364:	602a      	str	r2, [r5, #0]
 8009366:	461a      	mov	r2, r3
 8009368:	f7f9 f9c4 	bl	80026f4 <_lseek>
 800936c:	1c43      	adds	r3, r0, #1
 800936e:	d102      	bne.n	8009376 <_lseek_r+0x1e>
 8009370:	682b      	ldr	r3, [r5, #0]
 8009372:	b103      	cbz	r3, 8009376 <_lseek_r+0x1e>
 8009374:	6023      	str	r3, [r4, #0]
 8009376:	bd38      	pop	{r3, r4, r5, pc}
 8009378:	20000410 	.word	0x20000410

0800937c <malloc>:
 800937c:	4b02      	ldr	r3, [pc, #8]	; (8009388 <malloc+0xc>)
 800937e:	4601      	mov	r1, r0
 8009380:	6818      	ldr	r0, [r3, #0]
 8009382:	f000 bd43 	b.w	8009e0c <_malloc_r>
 8009386:	bf00      	nop
 8009388:	2000000c 	.word	0x2000000c

0800938c <__ascii_mbtowc>:
 800938c:	b082      	sub	sp, #8
 800938e:	b901      	cbnz	r1, 8009392 <__ascii_mbtowc+0x6>
 8009390:	a901      	add	r1, sp, #4
 8009392:	b142      	cbz	r2, 80093a6 <__ascii_mbtowc+0x1a>
 8009394:	b14b      	cbz	r3, 80093aa <__ascii_mbtowc+0x1e>
 8009396:	7813      	ldrb	r3, [r2, #0]
 8009398:	600b      	str	r3, [r1, #0]
 800939a:	7812      	ldrb	r2, [r2, #0]
 800939c:	1e10      	subs	r0, r2, #0
 800939e:	bf18      	it	ne
 80093a0:	2001      	movne	r0, #1
 80093a2:	b002      	add	sp, #8
 80093a4:	4770      	bx	lr
 80093a6:	4610      	mov	r0, r2
 80093a8:	e7fb      	b.n	80093a2 <__ascii_mbtowc+0x16>
 80093aa:	f06f 0001 	mvn.w	r0, #1
 80093ae:	e7f8      	b.n	80093a2 <__ascii_mbtowc+0x16>

080093b0 <memchr>:
 80093b0:	4603      	mov	r3, r0
 80093b2:	b510      	push	{r4, lr}
 80093b4:	b2c9      	uxtb	r1, r1
 80093b6:	4402      	add	r2, r0
 80093b8:	4293      	cmp	r3, r2
 80093ba:	4618      	mov	r0, r3
 80093bc:	d101      	bne.n	80093c2 <memchr+0x12>
 80093be:	2000      	movs	r0, #0
 80093c0:	e003      	b.n	80093ca <memchr+0x1a>
 80093c2:	7804      	ldrb	r4, [r0, #0]
 80093c4:	3301      	adds	r3, #1
 80093c6:	428c      	cmp	r4, r1
 80093c8:	d1f6      	bne.n	80093b8 <memchr+0x8>
 80093ca:	bd10      	pop	{r4, pc}

080093cc <memcpy>:
 80093cc:	440a      	add	r2, r1
 80093ce:	4291      	cmp	r1, r2
 80093d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80093d4:	d100      	bne.n	80093d8 <memcpy+0xc>
 80093d6:	4770      	bx	lr
 80093d8:	b510      	push	{r4, lr}
 80093da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093de:	4291      	cmp	r1, r2
 80093e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093e4:	d1f9      	bne.n	80093da <memcpy+0xe>
 80093e6:	bd10      	pop	{r4, pc}

080093e8 <_Balloc>:
 80093e8:	b570      	push	{r4, r5, r6, lr}
 80093ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80093ec:	4604      	mov	r4, r0
 80093ee:	460d      	mov	r5, r1
 80093f0:	b976      	cbnz	r6, 8009410 <_Balloc+0x28>
 80093f2:	2010      	movs	r0, #16
 80093f4:	f7ff ffc2 	bl	800937c <malloc>
 80093f8:	4602      	mov	r2, r0
 80093fa:	6260      	str	r0, [r4, #36]	; 0x24
 80093fc:	b920      	cbnz	r0, 8009408 <_Balloc+0x20>
 80093fe:	2166      	movs	r1, #102	; 0x66
 8009400:	4b17      	ldr	r3, [pc, #92]	; (8009460 <_Balloc+0x78>)
 8009402:	4818      	ldr	r0, [pc, #96]	; (8009464 <_Balloc+0x7c>)
 8009404:	f001 fb0e 	bl	800aa24 <__assert_func>
 8009408:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800940c:	6006      	str	r6, [r0, #0]
 800940e:	60c6      	str	r6, [r0, #12]
 8009410:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009412:	68f3      	ldr	r3, [r6, #12]
 8009414:	b183      	cbz	r3, 8009438 <_Balloc+0x50>
 8009416:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009418:	68db      	ldr	r3, [r3, #12]
 800941a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800941e:	b9b8      	cbnz	r0, 8009450 <_Balloc+0x68>
 8009420:	2101      	movs	r1, #1
 8009422:	fa01 f605 	lsl.w	r6, r1, r5
 8009426:	1d72      	adds	r2, r6, #5
 8009428:	4620      	mov	r0, r4
 800942a:	0092      	lsls	r2, r2, #2
 800942c:	f000 fc94 	bl	8009d58 <_calloc_r>
 8009430:	b160      	cbz	r0, 800944c <_Balloc+0x64>
 8009432:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009436:	e00e      	b.n	8009456 <_Balloc+0x6e>
 8009438:	2221      	movs	r2, #33	; 0x21
 800943a:	2104      	movs	r1, #4
 800943c:	4620      	mov	r0, r4
 800943e:	f000 fc8b 	bl	8009d58 <_calloc_r>
 8009442:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009444:	60f0      	str	r0, [r6, #12]
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d1e4      	bne.n	8009416 <_Balloc+0x2e>
 800944c:	2000      	movs	r0, #0
 800944e:	bd70      	pop	{r4, r5, r6, pc}
 8009450:	6802      	ldr	r2, [r0, #0]
 8009452:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009456:	2300      	movs	r3, #0
 8009458:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800945c:	e7f7      	b.n	800944e <_Balloc+0x66>
 800945e:	bf00      	nop
 8009460:	0800b996 	.word	0x0800b996
 8009464:	0800ba9c 	.word	0x0800ba9c

08009468 <_Bfree>:
 8009468:	b570      	push	{r4, r5, r6, lr}
 800946a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800946c:	4605      	mov	r5, r0
 800946e:	460c      	mov	r4, r1
 8009470:	b976      	cbnz	r6, 8009490 <_Bfree+0x28>
 8009472:	2010      	movs	r0, #16
 8009474:	f7ff ff82 	bl	800937c <malloc>
 8009478:	4602      	mov	r2, r0
 800947a:	6268      	str	r0, [r5, #36]	; 0x24
 800947c:	b920      	cbnz	r0, 8009488 <_Bfree+0x20>
 800947e:	218a      	movs	r1, #138	; 0x8a
 8009480:	4b08      	ldr	r3, [pc, #32]	; (80094a4 <_Bfree+0x3c>)
 8009482:	4809      	ldr	r0, [pc, #36]	; (80094a8 <_Bfree+0x40>)
 8009484:	f001 face 	bl	800aa24 <__assert_func>
 8009488:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800948c:	6006      	str	r6, [r0, #0]
 800948e:	60c6      	str	r6, [r0, #12]
 8009490:	b13c      	cbz	r4, 80094a2 <_Bfree+0x3a>
 8009492:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009494:	6862      	ldr	r2, [r4, #4]
 8009496:	68db      	ldr	r3, [r3, #12]
 8009498:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800949c:	6021      	str	r1, [r4, #0]
 800949e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80094a2:	bd70      	pop	{r4, r5, r6, pc}
 80094a4:	0800b996 	.word	0x0800b996
 80094a8:	0800ba9c 	.word	0x0800ba9c

080094ac <__multadd>:
 80094ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094b0:	4698      	mov	r8, r3
 80094b2:	460c      	mov	r4, r1
 80094b4:	2300      	movs	r3, #0
 80094b6:	690e      	ldr	r6, [r1, #16]
 80094b8:	4607      	mov	r7, r0
 80094ba:	f101 0014 	add.w	r0, r1, #20
 80094be:	6805      	ldr	r5, [r0, #0]
 80094c0:	3301      	adds	r3, #1
 80094c2:	b2a9      	uxth	r1, r5
 80094c4:	fb02 8101 	mla	r1, r2, r1, r8
 80094c8:	0c2d      	lsrs	r5, r5, #16
 80094ca:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80094ce:	fb02 c505 	mla	r5, r2, r5, ip
 80094d2:	b289      	uxth	r1, r1
 80094d4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80094d8:	429e      	cmp	r6, r3
 80094da:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80094de:	f840 1b04 	str.w	r1, [r0], #4
 80094e2:	dcec      	bgt.n	80094be <__multadd+0x12>
 80094e4:	f1b8 0f00 	cmp.w	r8, #0
 80094e8:	d022      	beq.n	8009530 <__multadd+0x84>
 80094ea:	68a3      	ldr	r3, [r4, #8]
 80094ec:	42b3      	cmp	r3, r6
 80094ee:	dc19      	bgt.n	8009524 <__multadd+0x78>
 80094f0:	6861      	ldr	r1, [r4, #4]
 80094f2:	4638      	mov	r0, r7
 80094f4:	3101      	adds	r1, #1
 80094f6:	f7ff ff77 	bl	80093e8 <_Balloc>
 80094fa:	4605      	mov	r5, r0
 80094fc:	b928      	cbnz	r0, 800950a <__multadd+0x5e>
 80094fe:	4602      	mov	r2, r0
 8009500:	21b5      	movs	r1, #181	; 0xb5
 8009502:	4b0d      	ldr	r3, [pc, #52]	; (8009538 <__multadd+0x8c>)
 8009504:	480d      	ldr	r0, [pc, #52]	; (800953c <__multadd+0x90>)
 8009506:	f001 fa8d 	bl	800aa24 <__assert_func>
 800950a:	6922      	ldr	r2, [r4, #16]
 800950c:	f104 010c 	add.w	r1, r4, #12
 8009510:	3202      	adds	r2, #2
 8009512:	0092      	lsls	r2, r2, #2
 8009514:	300c      	adds	r0, #12
 8009516:	f7ff ff59 	bl	80093cc <memcpy>
 800951a:	4621      	mov	r1, r4
 800951c:	4638      	mov	r0, r7
 800951e:	f7ff ffa3 	bl	8009468 <_Bfree>
 8009522:	462c      	mov	r4, r5
 8009524:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009528:	3601      	adds	r6, #1
 800952a:	f8c3 8014 	str.w	r8, [r3, #20]
 800952e:	6126      	str	r6, [r4, #16]
 8009530:	4620      	mov	r0, r4
 8009532:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009536:	bf00      	nop
 8009538:	0800ba0c 	.word	0x0800ba0c
 800953c:	0800ba9c 	.word	0x0800ba9c

08009540 <__s2b>:
 8009540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009544:	4615      	mov	r5, r2
 8009546:	2209      	movs	r2, #9
 8009548:	461f      	mov	r7, r3
 800954a:	3308      	adds	r3, #8
 800954c:	460c      	mov	r4, r1
 800954e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009552:	4606      	mov	r6, r0
 8009554:	2201      	movs	r2, #1
 8009556:	2100      	movs	r1, #0
 8009558:	429a      	cmp	r2, r3
 800955a:	db09      	blt.n	8009570 <__s2b+0x30>
 800955c:	4630      	mov	r0, r6
 800955e:	f7ff ff43 	bl	80093e8 <_Balloc>
 8009562:	b940      	cbnz	r0, 8009576 <__s2b+0x36>
 8009564:	4602      	mov	r2, r0
 8009566:	21ce      	movs	r1, #206	; 0xce
 8009568:	4b18      	ldr	r3, [pc, #96]	; (80095cc <__s2b+0x8c>)
 800956a:	4819      	ldr	r0, [pc, #100]	; (80095d0 <__s2b+0x90>)
 800956c:	f001 fa5a 	bl	800aa24 <__assert_func>
 8009570:	0052      	lsls	r2, r2, #1
 8009572:	3101      	adds	r1, #1
 8009574:	e7f0      	b.n	8009558 <__s2b+0x18>
 8009576:	9b08      	ldr	r3, [sp, #32]
 8009578:	2d09      	cmp	r5, #9
 800957a:	6143      	str	r3, [r0, #20]
 800957c:	f04f 0301 	mov.w	r3, #1
 8009580:	6103      	str	r3, [r0, #16]
 8009582:	dd16      	ble.n	80095b2 <__s2b+0x72>
 8009584:	f104 0909 	add.w	r9, r4, #9
 8009588:	46c8      	mov	r8, r9
 800958a:	442c      	add	r4, r5
 800958c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009590:	4601      	mov	r1, r0
 8009592:	220a      	movs	r2, #10
 8009594:	4630      	mov	r0, r6
 8009596:	3b30      	subs	r3, #48	; 0x30
 8009598:	f7ff ff88 	bl	80094ac <__multadd>
 800959c:	45a0      	cmp	r8, r4
 800959e:	d1f5      	bne.n	800958c <__s2b+0x4c>
 80095a0:	f1a5 0408 	sub.w	r4, r5, #8
 80095a4:	444c      	add	r4, r9
 80095a6:	1b2d      	subs	r5, r5, r4
 80095a8:	1963      	adds	r3, r4, r5
 80095aa:	42bb      	cmp	r3, r7
 80095ac:	db04      	blt.n	80095b8 <__s2b+0x78>
 80095ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095b2:	2509      	movs	r5, #9
 80095b4:	340a      	adds	r4, #10
 80095b6:	e7f6      	b.n	80095a6 <__s2b+0x66>
 80095b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80095bc:	4601      	mov	r1, r0
 80095be:	220a      	movs	r2, #10
 80095c0:	4630      	mov	r0, r6
 80095c2:	3b30      	subs	r3, #48	; 0x30
 80095c4:	f7ff ff72 	bl	80094ac <__multadd>
 80095c8:	e7ee      	b.n	80095a8 <__s2b+0x68>
 80095ca:	bf00      	nop
 80095cc:	0800ba0c 	.word	0x0800ba0c
 80095d0:	0800ba9c 	.word	0x0800ba9c

080095d4 <__hi0bits>:
 80095d4:	0c02      	lsrs	r2, r0, #16
 80095d6:	0412      	lsls	r2, r2, #16
 80095d8:	4603      	mov	r3, r0
 80095da:	b9ca      	cbnz	r2, 8009610 <__hi0bits+0x3c>
 80095dc:	0403      	lsls	r3, r0, #16
 80095de:	2010      	movs	r0, #16
 80095e0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80095e4:	bf04      	itt	eq
 80095e6:	021b      	lsleq	r3, r3, #8
 80095e8:	3008      	addeq	r0, #8
 80095ea:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80095ee:	bf04      	itt	eq
 80095f0:	011b      	lsleq	r3, r3, #4
 80095f2:	3004      	addeq	r0, #4
 80095f4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80095f8:	bf04      	itt	eq
 80095fa:	009b      	lsleq	r3, r3, #2
 80095fc:	3002      	addeq	r0, #2
 80095fe:	2b00      	cmp	r3, #0
 8009600:	db05      	blt.n	800960e <__hi0bits+0x3a>
 8009602:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009606:	f100 0001 	add.w	r0, r0, #1
 800960a:	bf08      	it	eq
 800960c:	2020      	moveq	r0, #32
 800960e:	4770      	bx	lr
 8009610:	2000      	movs	r0, #0
 8009612:	e7e5      	b.n	80095e0 <__hi0bits+0xc>

08009614 <__lo0bits>:
 8009614:	6803      	ldr	r3, [r0, #0]
 8009616:	4602      	mov	r2, r0
 8009618:	f013 0007 	ands.w	r0, r3, #7
 800961c:	d00b      	beq.n	8009636 <__lo0bits+0x22>
 800961e:	07d9      	lsls	r1, r3, #31
 8009620:	d422      	bmi.n	8009668 <__lo0bits+0x54>
 8009622:	0798      	lsls	r0, r3, #30
 8009624:	bf49      	itett	mi
 8009626:	085b      	lsrmi	r3, r3, #1
 8009628:	089b      	lsrpl	r3, r3, #2
 800962a:	2001      	movmi	r0, #1
 800962c:	6013      	strmi	r3, [r2, #0]
 800962e:	bf5c      	itt	pl
 8009630:	2002      	movpl	r0, #2
 8009632:	6013      	strpl	r3, [r2, #0]
 8009634:	4770      	bx	lr
 8009636:	b299      	uxth	r1, r3
 8009638:	b909      	cbnz	r1, 800963e <__lo0bits+0x2a>
 800963a:	2010      	movs	r0, #16
 800963c:	0c1b      	lsrs	r3, r3, #16
 800963e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009642:	bf04      	itt	eq
 8009644:	0a1b      	lsreq	r3, r3, #8
 8009646:	3008      	addeq	r0, #8
 8009648:	0719      	lsls	r1, r3, #28
 800964a:	bf04      	itt	eq
 800964c:	091b      	lsreq	r3, r3, #4
 800964e:	3004      	addeq	r0, #4
 8009650:	0799      	lsls	r1, r3, #30
 8009652:	bf04      	itt	eq
 8009654:	089b      	lsreq	r3, r3, #2
 8009656:	3002      	addeq	r0, #2
 8009658:	07d9      	lsls	r1, r3, #31
 800965a:	d403      	bmi.n	8009664 <__lo0bits+0x50>
 800965c:	085b      	lsrs	r3, r3, #1
 800965e:	f100 0001 	add.w	r0, r0, #1
 8009662:	d003      	beq.n	800966c <__lo0bits+0x58>
 8009664:	6013      	str	r3, [r2, #0]
 8009666:	4770      	bx	lr
 8009668:	2000      	movs	r0, #0
 800966a:	4770      	bx	lr
 800966c:	2020      	movs	r0, #32
 800966e:	4770      	bx	lr

08009670 <__i2b>:
 8009670:	b510      	push	{r4, lr}
 8009672:	460c      	mov	r4, r1
 8009674:	2101      	movs	r1, #1
 8009676:	f7ff feb7 	bl	80093e8 <_Balloc>
 800967a:	4602      	mov	r2, r0
 800967c:	b928      	cbnz	r0, 800968a <__i2b+0x1a>
 800967e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009682:	4b04      	ldr	r3, [pc, #16]	; (8009694 <__i2b+0x24>)
 8009684:	4804      	ldr	r0, [pc, #16]	; (8009698 <__i2b+0x28>)
 8009686:	f001 f9cd 	bl	800aa24 <__assert_func>
 800968a:	2301      	movs	r3, #1
 800968c:	6144      	str	r4, [r0, #20]
 800968e:	6103      	str	r3, [r0, #16]
 8009690:	bd10      	pop	{r4, pc}
 8009692:	bf00      	nop
 8009694:	0800ba0c 	.word	0x0800ba0c
 8009698:	0800ba9c 	.word	0x0800ba9c

0800969c <__multiply>:
 800969c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096a0:	4614      	mov	r4, r2
 80096a2:	690a      	ldr	r2, [r1, #16]
 80096a4:	6923      	ldr	r3, [r4, #16]
 80096a6:	460d      	mov	r5, r1
 80096a8:	429a      	cmp	r2, r3
 80096aa:	bfbe      	ittt	lt
 80096ac:	460b      	movlt	r3, r1
 80096ae:	4625      	movlt	r5, r4
 80096b0:	461c      	movlt	r4, r3
 80096b2:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80096b6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80096ba:	68ab      	ldr	r3, [r5, #8]
 80096bc:	6869      	ldr	r1, [r5, #4]
 80096be:	eb0a 0709 	add.w	r7, sl, r9
 80096c2:	42bb      	cmp	r3, r7
 80096c4:	b085      	sub	sp, #20
 80096c6:	bfb8      	it	lt
 80096c8:	3101      	addlt	r1, #1
 80096ca:	f7ff fe8d 	bl	80093e8 <_Balloc>
 80096ce:	b930      	cbnz	r0, 80096de <__multiply+0x42>
 80096d0:	4602      	mov	r2, r0
 80096d2:	f240 115d 	movw	r1, #349	; 0x15d
 80096d6:	4b41      	ldr	r3, [pc, #260]	; (80097dc <__multiply+0x140>)
 80096d8:	4841      	ldr	r0, [pc, #260]	; (80097e0 <__multiply+0x144>)
 80096da:	f001 f9a3 	bl	800aa24 <__assert_func>
 80096de:	f100 0614 	add.w	r6, r0, #20
 80096e2:	4633      	mov	r3, r6
 80096e4:	2200      	movs	r2, #0
 80096e6:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80096ea:	4543      	cmp	r3, r8
 80096ec:	d31e      	bcc.n	800972c <__multiply+0x90>
 80096ee:	f105 0c14 	add.w	ip, r5, #20
 80096f2:	f104 0314 	add.w	r3, r4, #20
 80096f6:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80096fa:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80096fe:	9202      	str	r2, [sp, #8]
 8009700:	ebac 0205 	sub.w	r2, ip, r5
 8009704:	3a15      	subs	r2, #21
 8009706:	f022 0203 	bic.w	r2, r2, #3
 800970a:	3204      	adds	r2, #4
 800970c:	f105 0115 	add.w	r1, r5, #21
 8009710:	458c      	cmp	ip, r1
 8009712:	bf38      	it	cc
 8009714:	2204      	movcc	r2, #4
 8009716:	9201      	str	r2, [sp, #4]
 8009718:	9a02      	ldr	r2, [sp, #8]
 800971a:	9303      	str	r3, [sp, #12]
 800971c:	429a      	cmp	r2, r3
 800971e:	d808      	bhi.n	8009732 <__multiply+0x96>
 8009720:	2f00      	cmp	r7, #0
 8009722:	dc55      	bgt.n	80097d0 <__multiply+0x134>
 8009724:	6107      	str	r7, [r0, #16]
 8009726:	b005      	add	sp, #20
 8009728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800972c:	f843 2b04 	str.w	r2, [r3], #4
 8009730:	e7db      	b.n	80096ea <__multiply+0x4e>
 8009732:	f8b3 a000 	ldrh.w	sl, [r3]
 8009736:	f1ba 0f00 	cmp.w	sl, #0
 800973a:	d020      	beq.n	800977e <__multiply+0xe2>
 800973c:	46b1      	mov	r9, r6
 800973e:	2200      	movs	r2, #0
 8009740:	f105 0e14 	add.w	lr, r5, #20
 8009744:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009748:	f8d9 b000 	ldr.w	fp, [r9]
 800974c:	b2a1      	uxth	r1, r4
 800974e:	fa1f fb8b 	uxth.w	fp, fp
 8009752:	fb0a b101 	mla	r1, sl, r1, fp
 8009756:	4411      	add	r1, r2
 8009758:	f8d9 2000 	ldr.w	r2, [r9]
 800975c:	0c24      	lsrs	r4, r4, #16
 800975e:	0c12      	lsrs	r2, r2, #16
 8009760:	fb0a 2404 	mla	r4, sl, r4, r2
 8009764:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009768:	b289      	uxth	r1, r1
 800976a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800976e:	45f4      	cmp	ip, lr
 8009770:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009774:	f849 1b04 	str.w	r1, [r9], #4
 8009778:	d8e4      	bhi.n	8009744 <__multiply+0xa8>
 800977a:	9901      	ldr	r1, [sp, #4]
 800977c:	5072      	str	r2, [r6, r1]
 800977e:	9a03      	ldr	r2, [sp, #12]
 8009780:	3304      	adds	r3, #4
 8009782:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009786:	f1b9 0f00 	cmp.w	r9, #0
 800978a:	d01f      	beq.n	80097cc <__multiply+0x130>
 800978c:	46b6      	mov	lr, r6
 800978e:	f04f 0a00 	mov.w	sl, #0
 8009792:	6834      	ldr	r4, [r6, #0]
 8009794:	f105 0114 	add.w	r1, r5, #20
 8009798:	880a      	ldrh	r2, [r1, #0]
 800979a:	f8be b002 	ldrh.w	fp, [lr, #2]
 800979e:	b2a4      	uxth	r4, r4
 80097a0:	fb09 b202 	mla	r2, r9, r2, fp
 80097a4:	4492      	add	sl, r2
 80097a6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80097aa:	f84e 4b04 	str.w	r4, [lr], #4
 80097ae:	f851 4b04 	ldr.w	r4, [r1], #4
 80097b2:	f8be 2000 	ldrh.w	r2, [lr]
 80097b6:	0c24      	lsrs	r4, r4, #16
 80097b8:	fb09 2404 	mla	r4, r9, r4, r2
 80097bc:	458c      	cmp	ip, r1
 80097be:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80097c2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80097c6:	d8e7      	bhi.n	8009798 <__multiply+0xfc>
 80097c8:	9a01      	ldr	r2, [sp, #4]
 80097ca:	50b4      	str	r4, [r6, r2]
 80097cc:	3604      	adds	r6, #4
 80097ce:	e7a3      	b.n	8009718 <__multiply+0x7c>
 80097d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d1a5      	bne.n	8009724 <__multiply+0x88>
 80097d8:	3f01      	subs	r7, #1
 80097da:	e7a1      	b.n	8009720 <__multiply+0x84>
 80097dc:	0800ba0c 	.word	0x0800ba0c
 80097e0:	0800ba9c 	.word	0x0800ba9c

080097e4 <__pow5mult>:
 80097e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097e8:	4615      	mov	r5, r2
 80097ea:	f012 0203 	ands.w	r2, r2, #3
 80097ee:	4606      	mov	r6, r0
 80097f0:	460f      	mov	r7, r1
 80097f2:	d007      	beq.n	8009804 <__pow5mult+0x20>
 80097f4:	4c25      	ldr	r4, [pc, #148]	; (800988c <__pow5mult+0xa8>)
 80097f6:	3a01      	subs	r2, #1
 80097f8:	2300      	movs	r3, #0
 80097fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80097fe:	f7ff fe55 	bl	80094ac <__multadd>
 8009802:	4607      	mov	r7, r0
 8009804:	10ad      	asrs	r5, r5, #2
 8009806:	d03d      	beq.n	8009884 <__pow5mult+0xa0>
 8009808:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800980a:	b97c      	cbnz	r4, 800982c <__pow5mult+0x48>
 800980c:	2010      	movs	r0, #16
 800980e:	f7ff fdb5 	bl	800937c <malloc>
 8009812:	4602      	mov	r2, r0
 8009814:	6270      	str	r0, [r6, #36]	; 0x24
 8009816:	b928      	cbnz	r0, 8009824 <__pow5mult+0x40>
 8009818:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800981c:	4b1c      	ldr	r3, [pc, #112]	; (8009890 <__pow5mult+0xac>)
 800981e:	481d      	ldr	r0, [pc, #116]	; (8009894 <__pow5mult+0xb0>)
 8009820:	f001 f900 	bl	800aa24 <__assert_func>
 8009824:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009828:	6004      	str	r4, [r0, #0]
 800982a:	60c4      	str	r4, [r0, #12]
 800982c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009830:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009834:	b94c      	cbnz	r4, 800984a <__pow5mult+0x66>
 8009836:	f240 2171 	movw	r1, #625	; 0x271
 800983a:	4630      	mov	r0, r6
 800983c:	f7ff ff18 	bl	8009670 <__i2b>
 8009840:	2300      	movs	r3, #0
 8009842:	4604      	mov	r4, r0
 8009844:	f8c8 0008 	str.w	r0, [r8, #8]
 8009848:	6003      	str	r3, [r0, #0]
 800984a:	f04f 0900 	mov.w	r9, #0
 800984e:	07eb      	lsls	r3, r5, #31
 8009850:	d50a      	bpl.n	8009868 <__pow5mult+0x84>
 8009852:	4639      	mov	r1, r7
 8009854:	4622      	mov	r2, r4
 8009856:	4630      	mov	r0, r6
 8009858:	f7ff ff20 	bl	800969c <__multiply>
 800985c:	4680      	mov	r8, r0
 800985e:	4639      	mov	r1, r7
 8009860:	4630      	mov	r0, r6
 8009862:	f7ff fe01 	bl	8009468 <_Bfree>
 8009866:	4647      	mov	r7, r8
 8009868:	106d      	asrs	r5, r5, #1
 800986a:	d00b      	beq.n	8009884 <__pow5mult+0xa0>
 800986c:	6820      	ldr	r0, [r4, #0]
 800986e:	b938      	cbnz	r0, 8009880 <__pow5mult+0x9c>
 8009870:	4622      	mov	r2, r4
 8009872:	4621      	mov	r1, r4
 8009874:	4630      	mov	r0, r6
 8009876:	f7ff ff11 	bl	800969c <__multiply>
 800987a:	6020      	str	r0, [r4, #0]
 800987c:	f8c0 9000 	str.w	r9, [r0]
 8009880:	4604      	mov	r4, r0
 8009882:	e7e4      	b.n	800984e <__pow5mult+0x6a>
 8009884:	4638      	mov	r0, r7
 8009886:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800988a:	bf00      	nop
 800988c:	0800bbf0 	.word	0x0800bbf0
 8009890:	0800b996 	.word	0x0800b996
 8009894:	0800ba9c 	.word	0x0800ba9c

08009898 <__lshift>:
 8009898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800989c:	460c      	mov	r4, r1
 800989e:	4607      	mov	r7, r0
 80098a0:	4691      	mov	r9, r2
 80098a2:	6923      	ldr	r3, [r4, #16]
 80098a4:	6849      	ldr	r1, [r1, #4]
 80098a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80098aa:	68a3      	ldr	r3, [r4, #8]
 80098ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80098b0:	f108 0601 	add.w	r6, r8, #1
 80098b4:	42b3      	cmp	r3, r6
 80098b6:	db0b      	blt.n	80098d0 <__lshift+0x38>
 80098b8:	4638      	mov	r0, r7
 80098ba:	f7ff fd95 	bl	80093e8 <_Balloc>
 80098be:	4605      	mov	r5, r0
 80098c0:	b948      	cbnz	r0, 80098d6 <__lshift+0x3e>
 80098c2:	4602      	mov	r2, r0
 80098c4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80098c8:	4b27      	ldr	r3, [pc, #156]	; (8009968 <__lshift+0xd0>)
 80098ca:	4828      	ldr	r0, [pc, #160]	; (800996c <__lshift+0xd4>)
 80098cc:	f001 f8aa 	bl	800aa24 <__assert_func>
 80098d0:	3101      	adds	r1, #1
 80098d2:	005b      	lsls	r3, r3, #1
 80098d4:	e7ee      	b.n	80098b4 <__lshift+0x1c>
 80098d6:	2300      	movs	r3, #0
 80098d8:	f100 0114 	add.w	r1, r0, #20
 80098dc:	f100 0210 	add.w	r2, r0, #16
 80098e0:	4618      	mov	r0, r3
 80098e2:	4553      	cmp	r3, sl
 80098e4:	db33      	blt.n	800994e <__lshift+0xb6>
 80098e6:	6920      	ldr	r0, [r4, #16]
 80098e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80098ec:	f104 0314 	add.w	r3, r4, #20
 80098f0:	f019 091f 	ands.w	r9, r9, #31
 80098f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80098f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80098fc:	d02b      	beq.n	8009956 <__lshift+0xbe>
 80098fe:	468a      	mov	sl, r1
 8009900:	2200      	movs	r2, #0
 8009902:	f1c9 0e20 	rsb	lr, r9, #32
 8009906:	6818      	ldr	r0, [r3, #0]
 8009908:	fa00 f009 	lsl.w	r0, r0, r9
 800990c:	4302      	orrs	r2, r0
 800990e:	f84a 2b04 	str.w	r2, [sl], #4
 8009912:	f853 2b04 	ldr.w	r2, [r3], #4
 8009916:	459c      	cmp	ip, r3
 8009918:	fa22 f20e 	lsr.w	r2, r2, lr
 800991c:	d8f3      	bhi.n	8009906 <__lshift+0x6e>
 800991e:	ebac 0304 	sub.w	r3, ip, r4
 8009922:	3b15      	subs	r3, #21
 8009924:	f023 0303 	bic.w	r3, r3, #3
 8009928:	3304      	adds	r3, #4
 800992a:	f104 0015 	add.w	r0, r4, #21
 800992e:	4584      	cmp	ip, r0
 8009930:	bf38      	it	cc
 8009932:	2304      	movcc	r3, #4
 8009934:	50ca      	str	r2, [r1, r3]
 8009936:	b10a      	cbz	r2, 800993c <__lshift+0xa4>
 8009938:	f108 0602 	add.w	r6, r8, #2
 800993c:	3e01      	subs	r6, #1
 800993e:	4638      	mov	r0, r7
 8009940:	4621      	mov	r1, r4
 8009942:	612e      	str	r6, [r5, #16]
 8009944:	f7ff fd90 	bl	8009468 <_Bfree>
 8009948:	4628      	mov	r0, r5
 800994a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800994e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009952:	3301      	adds	r3, #1
 8009954:	e7c5      	b.n	80098e2 <__lshift+0x4a>
 8009956:	3904      	subs	r1, #4
 8009958:	f853 2b04 	ldr.w	r2, [r3], #4
 800995c:	459c      	cmp	ip, r3
 800995e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009962:	d8f9      	bhi.n	8009958 <__lshift+0xc0>
 8009964:	e7ea      	b.n	800993c <__lshift+0xa4>
 8009966:	bf00      	nop
 8009968:	0800ba0c 	.word	0x0800ba0c
 800996c:	0800ba9c 	.word	0x0800ba9c

08009970 <__mcmp>:
 8009970:	4603      	mov	r3, r0
 8009972:	690a      	ldr	r2, [r1, #16]
 8009974:	6900      	ldr	r0, [r0, #16]
 8009976:	b530      	push	{r4, r5, lr}
 8009978:	1a80      	subs	r0, r0, r2
 800997a:	d10d      	bne.n	8009998 <__mcmp+0x28>
 800997c:	3314      	adds	r3, #20
 800997e:	3114      	adds	r1, #20
 8009980:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009984:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009988:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800998c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009990:	4295      	cmp	r5, r2
 8009992:	d002      	beq.n	800999a <__mcmp+0x2a>
 8009994:	d304      	bcc.n	80099a0 <__mcmp+0x30>
 8009996:	2001      	movs	r0, #1
 8009998:	bd30      	pop	{r4, r5, pc}
 800999a:	42a3      	cmp	r3, r4
 800999c:	d3f4      	bcc.n	8009988 <__mcmp+0x18>
 800999e:	e7fb      	b.n	8009998 <__mcmp+0x28>
 80099a0:	f04f 30ff 	mov.w	r0, #4294967295
 80099a4:	e7f8      	b.n	8009998 <__mcmp+0x28>
	...

080099a8 <__mdiff>:
 80099a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ac:	460c      	mov	r4, r1
 80099ae:	4606      	mov	r6, r0
 80099b0:	4611      	mov	r1, r2
 80099b2:	4620      	mov	r0, r4
 80099b4:	4692      	mov	sl, r2
 80099b6:	f7ff ffdb 	bl	8009970 <__mcmp>
 80099ba:	1e05      	subs	r5, r0, #0
 80099bc:	d111      	bne.n	80099e2 <__mdiff+0x3a>
 80099be:	4629      	mov	r1, r5
 80099c0:	4630      	mov	r0, r6
 80099c2:	f7ff fd11 	bl	80093e8 <_Balloc>
 80099c6:	4602      	mov	r2, r0
 80099c8:	b928      	cbnz	r0, 80099d6 <__mdiff+0x2e>
 80099ca:	f240 2132 	movw	r1, #562	; 0x232
 80099ce:	4b3c      	ldr	r3, [pc, #240]	; (8009ac0 <__mdiff+0x118>)
 80099d0:	483c      	ldr	r0, [pc, #240]	; (8009ac4 <__mdiff+0x11c>)
 80099d2:	f001 f827 	bl	800aa24 <__assert_func>
 80099d6:	2301      	movs	r3, #1
 80099d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80099dc:	4610      	mov	r0, r2
 80099de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e2:	bfa4      	itt	ge
 80099e4:	4653      	movge	r3, sl
 80099e6:	46a2      	movge	sl, r4
 80099e8:	4630      	mov	r0, r6
 80099ea:	f8da 1004 	ldr.w	r1, [sl, #4]
 80099ee:	bfa6      	itte	ge
 80099f0:	461c      	movge	r4, r3
 80099f2:	2500      	movge	r5, #0
 80099f4:	2501      	movlt	r5, #1
 80099f6:	f7ff fcf7 	bl	80093e8 <_Balloc>
 80099fa:	4602      	mov	r2, r0
 80099fc:	b918      	cbnz	r0, 8009a06 <__mdiff+0x5e>
 80099fe:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009a02:	4b2f      	ldr	r3, [pc, #188]	; (8009ac0 <__mdiff+0x118>)
 8009a04:	e7e4      	b.n	80099d0 <__mdiff+0x28>
 8009a06:	f100 0814 	add.w	r8, r0, #20
 8009a0a:	f8da 7010 	ldr.w	r7, [sl, #16]
 8009a0e:	60c5      	str	r5, [r0, #12]
 8009a10:	f04f 0c00 	mov.w	ip, #0
 8009a14:	f10a 0514 	add.w	r5, sl, #20
 8009a18:	f10a 0010 	add.w	r0, sl, #16
 8009a1c:	46c2      	mov	sl, r8
 8009a1e:	6926      	ldr	r6, [r4, #16]
 8009a20:	f104 0914 	add.w	r9, r4, #20
 8009a24:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8009a28:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009a2c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8009a30:	f859 3b04 	ldr.w	r3, [r9], #4
 8009a34:	fa1f f18b 	uxth.w	r1, fp
 8009a38:	4461      	add	r1, ip
 8009a3a:	fa1f fc83 	uxth.w	ip, r3
 8009a3e:	0c1b      	lsrs	r3, r3, #16
 8009a40:	eba1 010c 	sub.w	r1, r1, ip
 8009a44:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009a48:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009a4c:	b289      	uxth	r1, r1
 8009a4e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009a52:	454e      	cmp	r6, r9
 8009a54:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009a58:	f84a 3b04 	str.w	r3, [sl], #4
 8009a5c:	d8e6      	bhi.n	8009a2c <__mdiff+0x84>
 8009a5e:	1b33      	subs	r3, r6, r4
 8009a60:	3b15      	subs	r3, #21
 8009a62:	f023 0303 	bic.w	r3, r3, #3
 8009a66:	3415      	adds	r4, #21
 8009a68:	3304      	adds	r3, #4
 8009a6a:	42a6      	cmp	r6, r4
 8009a6c:	bf38      	it	cc
 8009a6e:	2304      	movcc	r3, #4
 8009a70:	441d      	add	r5, r3
 8009a72:	4443      	add	r3, r8
 8009a74:	461e      	mov	r6, r3
 8009a76:	462c      	mov	r4, r5
 8009a78:	4574      	cmp	r4, lr
 8009a7a:	d30e      	bcc.n	8009a9a <__mdiff+0xf2>
 8009a7c:	f10e 0103 	add.w	r1, lr, #3
 8009a80:	1b49      	subs	r1, r1, r5
 8009a82:	f021 0103 	bic.w	r1, r1, #3
 8009a86:	3d03      	subs	r5, #3
 8009a88:	45ae      	cmp	lr, r5
 8009a8a:	bf38      	it	cc
 8009a8c:	2100      	movcc	r1, #0
 8009a8e:	4419      	add	r1, r3
 8009a90:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009a94:	b18b      	cbz	r3, 8009aba <__mdiff+0x112>
 8009a96:	6117      	str	r7, [r2, #16]
 8009a98:	e7a0      	b.n	80099dc <__mdiff+0x34>
 8009a9a:	f854 8b04 	ldr.w	r8, [r4], #4
 8009a9e:	fa1f f188 	uxth.w	r1, r8
 8009aa2:	4461      	add	r1, ip
 8009aa4:	1408      	asrs	r0, r1, #16
 8009aa6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8009aaa:	b289      	uxth	r1, r1
 8009aac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009ab0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009ab4:	f846 1b04 	str.w	r1, [r6], #4
 8009ab8:	e7de      	b.n	8009a78 <__mdiff+0xd0>
 8009aba:	3f01      	subs	r7, #1
 8009abc:	e7e8      	b.n	8009a90 <__mdiff+0xe8>
 8009abe:	bf00      	nop
 8009ac0:	0800ba0c 	.word	0x0800ba0c
 8009ac4:	0800ba9c 	.word	0x0800ba9c

08009ac8 <__ulp>:
 8009ac8:	4b11      	ldr	r3, [pc, #68]	; (8009b10 <__ulp+0x48>)
 8009aca:	400b      	ands	r3, r1
 8009acc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	dd02      	ble.n	8009ada <__ulp+0x12>
 8009ad4:	2000      	movs	r0, #0
 8009ad6:	4619      	mov	r1, r3
 8009ad8:	4770      	bx	lr
 8009ada:	425b      	negs	r3, r3
 8009adc:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009ae0:	f04f 0000 	mov.w	r0, #0
 8009ae4:	f04f 0100 	mov.w	r1, #0
 8009ae8:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009aec:	da04      	bge.n	8009af8 <__ulp+0x30>
 8009aee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009af2:	fa43 f102 	asr.w	r1, r3, r2
 8009af6:	4770      	bx	lr
 8009af8:	f1a2 0314 	sub.w	r3, r2, #20
 8009afc:	2b1e      	cmp	r3, #30
 8009afe:	bfd6      	itet	le
 8009b00:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009b04:	2301      	movgt	r3, #1
 8009b06:	fa22 f303 	lsrle.w	r3, r2, r3
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	4770      	bx	lr
 8009b0e:	bf00      	nop
 8009b10:	7ff00000 	.word	0x7ff00000

08009b14 <__b2d>:
 8009b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b18:	6907      	ldr	r7, [r0, #16]
 8009b1a:	f100 0914 	add.w	r9, r0, #20
 8009b1e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8009b22:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8009b26:	f1a7 0804 	sub.w	r8, r7, #4
 8009b2a:	4630      	mov	r0, r6
 8009b2c:	f7ff fd52 	bl	80095d4 <__hi0bits>
 8009b30:	f1c0 0320 	rsb	r3, r0, #32
 8009b34:	280a      	cmp	r0, #10
 8009b36:	600b      	str	r3, [r1, #0]
 8009b38:	491f      	ldr	r1, [pc, #124]	; (8009bb8 <__b2d+0xa4>)
 8009b3a:	dc17      	bgt.n	8009b6c <__b2d+0x58>
 8009b3c:	45c1      	cmp	r9, r8
 8009b3e:	bf28      	it	cs
 8009b40:	2200      	movcs	r2, #0
 8009b42:	f1c0 0c0b 	rsb	ip, r0, #11
 8009b46:	fa26 f30c 	lsr.w	r3, r6, ip
 8009b4a:	bf38      	it	cc
 8009b4c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009b50:	ea43 0501 	orr.w	r5, r3, r1
 8009b54:	f100 0315 	add.w	r3, r0, #21
 8009b58:	fa06 f303 	lsl.w	r3, r6, r3
 8009b5c:	fa22 f20c 	lsr.w	r2, r2, ip
 8009b60:	ea43 0402 	orr.w	r4, r3, r2
 8009b64:	4620      	mov	r0, r4
 8009b66:	4629      	mov	r1, r5
 8009b68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b6c:	45c1      	cmp	r9, r8
 8009b6e:	bf2e      	itee	cs
 8009b70:	2200      	movcs	r2, #0
 8009b72:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009b76:	f1a7 0808 	subcc.w	r8, r7, #8
 8009b7a:	f1b0 030b 	subs.w	r3, r0, #11
 8009b7e:	d016      	beq.n	8009bae <__b2d+0x9a>
 8009b80:	f1c3 0720 	rsb	r7, r3, #32
 8009b84:	fa22 f107 	lsr.w	r1, r2, r7
 8009b88:	45c8      	cmp	r8, r9
 8009b8a:	fa06 f603 	lsl.w	r6, r6, r3
 8009b8e:	ea46 0601 	orr.w	r6, r6, r1
 8009b92:	bf94      	ite	ls
 8009b94:	2100      	movls	r1, #0
 8009b96:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8009b9a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8009b9e:	fa02 f003 	lsl.w	r0, r2, r3
 8009ba2:	40f9      	lsrs	r1, r7
 8009ba4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009ba8:	ea40 0401 	orr.w	r4, r0, r1
 8009bac:	e7da      	b.n	8009b64 <__b2d+0x50>
 8009bae:	4614      	mov	r4, r2
 8009bb0:	ea46 0501 	orr.w	r5, r6, r1
 8009bb4:	e7d6      	b.n	8009b64 <__b2d+0x50>
 8009bb6:	bf00      	nop
 8009bb8:	3ff00000 	.word	0x3ff00000

08009bbc <__d2b>:
 8009bbc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009bc0:	2101      	movs	r1, #1
 8009bc2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8009bc6:	4690      	mov	r8, r2
 8009bc8:	461d      	mov	r5, r3
 8009bca:	f7ff fc0d 	bl	80093e8 <_Balloc>
 8009bce:	4604      	mov	r4, r0
 8009bd0:	b930      	cbnz	r0, 8009be0 <__d2b+0x24>
 8009bd2:	4602      	mov	r2, r0
 8009bd4:	f240 310a 	movw	r1, #778	; 0x30a
 8009bd8:	4b24      	ldr	r3, [pc, #144]	; (8009c6c <__d2b+0xb0>)
 8009bda:	4825      	ldr	r0, [pc, #148]	; (8009c70 <__d2b+0xb4>)
 8009bdc:	f000 ff22 	bl	800aa24 <__assert_func>
 8009be0:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009be4:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009be8:	bb2d      	cbnz	r5, 8009c36 <__d2b+0x7a>
 8009bea:	9301      	str	r3, [sp, #4]
 8009bec:	f1b8 0300 	subs.w	r3, r8, #0
 8009bf0:	d026      	beq.n	8009c40 <__d2b+0x84>
 8009bf2:	4668      	mov	r0, sp
 8009bf4:	9300      	str	r3, [sp, #0]
 8009bf6:	f7ff fd0d 	bl	8009614 <__lo0bits>
 8009bfa:	9900      	ldr	r1, [sp, #0]
 8009bfc:	b1f0      	cbz	r0, 8009c3c <__d2b+0x80>
 8009bfe:	9a01      	ldr	r2, [sp, #4]
 8009c00:	f1c0 0320 	rsb	r3, r0, #32
 8009c04:	fa02 f303 	lsl.w	r3, r2, r3
 8009c08:	430b      	orrs	r3, r1
 8009c0a:	40c2      	lsrs	r2, r0
 8009c0c:	6163      	str	r3, [r4, #20]
 8009c0e:	9201      	str	r2, [sp, #4]
 8009c10:	9b01      	ldr	r3, [sp, #4]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	bf14      	ite	ne
 8009c16:	2102      	movne	r1, #2
 8009c18:	2101      	moveq	r1, #1
 8009c1a:	61a3      	str	r3, [r4, #24]
 8009c1c:	6121      	str	r1, [r4, #16]
 8009c1e:	b1c5      	cbz	r5, 8009c52 <__d2b+0x96>
 8009c20:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009c24:	4405      	add	r5, r0
 8009c26:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009c2a:	603d      	str	r5, [r7, #0]
 8009c2c:	6030      	str	r0, [r6, #0]
 8009c2e:	4620      	mov	r0, r4
 8009c30:	b002      	add	sp, #8
 8009c32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c36:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009c3a:	e7d6      	b.n	8009bea <__d2b+0x2e>
 8009c3c:	6161      	str	r1, [r4, #20]
 8009c3e:	e7e7      	b.n	8009c10 <__d2b+0x54>
 8009c40:	a801      	add	r0, sp, #4
 8009c42:	f7ff fce7 	bl	8009614 <__lo0bits>
 8009c46:	2101      	movs	r1, #1
 8009c48:	9b01      	ldr	r3, [sp, #4]
 8009c4a:	6121      	str	r1, [r4, #16]
 8009c4c:	6163      	str	r3, [r4, #20]
 8009c4e:	3020      	adds	r0, #32
 8009c50:	e7e5      	b.n	8009c1e <__d2b+0x62>
 8009c52:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009c56:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009c5a:	6038      	str	r0, [r7, #0]
 8009c5c:	6918      	ldr	r0, [r3, #16]
 8009c5e:	f7ff fcb9 	bl	80095d4 <__hi0bits>
 8009c62:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009c66:	6031      	str	r1, [r6, #0]
 8009c68:	e7e1      	b.n	8009c2e <__d2b+0x72>
 8009c6a:	bf00      	nop
 8009c6c:	0800ba0c 	.word	0x0800ba0c
 8009c70:	0800ba9c 	.word	0x0800ba9c

08009c74 <__ratio>:
 8009c74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c78:	4688      	mov	r8, r1
 8009c7a:	4669      	mov	r1, sp
 8009c7c:	4681      	mov	r9, r0
 8009c7e:	f7ff ff49 	bl	8009b14 <__b2d>
 8009c82:	460f      	mov	r7, r1
 8009c84:	4604      	mov	r4, r0
 8009c86:	460d      	mov	r5, r1
 8009c88:	4640      	mov	r0, r8
 8009c8a:	a901      	add	r1, sp, #4
 8009c8c:	f7ff ff42 	bl	8009b14 <__b2d>
 8009c90:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009c94:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009c98:	468b      	mov	fp, r1
 8009c9a:	eba3 0c02 	sub.w	ip, r3, r2
 8009c9e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009ca2:	1a9b      	subs	r3, r3, r2
 8009ca4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	bfd5      	itete	le
 8009cac:	460a      	movle	r2, r1
 8009cae:	462a      	movgt	r2, r5
 8009cb0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009cb4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009cb8:	bfd8      	it	le
 8009cba:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009cbe:	465b      	mov	r3, fp
 8009cc0:	4602      	mov	r2, r0
 8009cc2:	4639      	mov	r1, r7
 8009cc4:	4620      	mov	r0, r4
 8009cc6:	f7f6 fe51 	bl	800096c <__aeabi_ddiv>
 8009cca:	b003      	add	sp, #12
 8009ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009cd0 <__copybits>:
 8009cd0:	3901      	subs	r1, #1
 8009cd2:	b570      	push	{r4, r5, r6, lr}
 8009cd4:	1149      	asrs	r1, r1, #5
 8009cd6:	6914      	ldr	r4, [r2, #16]
 8009cd8:	3101      	adds	r1, #1
 8009cda:	f102 0314 	add.w	r3, r2, #20
 8009cde:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009ce2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009ce6:	1f05      	subs	r5, r0, #4
 8009ce8:	42a3      	cmp	r3, r4
 8009cea:	d30c      	bcc.n	8009d06 <__copybits+0x36>
 8009cec:	1aa3      	subs	r3, r4, r2
 8009cee:	3b11      	subs	r3, #17
 8009cf0:	f023 0303 	bic.w	r3, r3, #3
 8009cf4:	3211      	adds	r2, #17
 8009cf6:	42a2      	cmp	r2, r4
 8009cf8:	bf88      	it	hi
 8009cfa:	2300      	movhi	r3, #0
 8009cfc:	4418      	add	r0, r3
 8009cfe:	2300      	movs	r3, #0
 8009d00:	4288      	cmp	r0, r1
 8009d02:	d305      	bcc.n	8009d10 <__copybits+0x40>
 8009d04:	bd70      	pop	{r4, r5, r6, pc}
 8009d06:	f853 6b04 	ldr.w	r6, [r3], #4
 8009d0a:	f845 6f04 	str.w	r6, [r5, #4]!
 8009d0e:	e7eb      	b.n	8009ce8 <__copybits+0x18>
 8009d10:	f840 3b04 	str.w	r3, [r0], #4
 8009d14:	e7f4      	b.n	8009d00 <__copybits+0x30>

08009d16 <__any_on>:
 8009d16:	f100 0214 	add.w	r2, r0, #20
 8009d1a:	6900      	ldr	r0, [r0, #16]
 8009d1c:	114b      	asrs	r3, r1, #5
 8009d1e:	4298      	cmp	r0, r3
 8009d20:	b510      	push	{r4, lr}
 8009d22:	db11      	blt.n	8009d48 <__any_on+0x32>
 8009d24:	dd0a      	ble.n	8009d3c <__any_on+0x26>
 8009d26:	f011 011f 	ands.w	r1, r1, #31
 8009d2a:	d007      	beq.n	8009d3c <__any_on+0x26>
 8009d2c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009d30:	fa24 f001 	lsr.w	r0, r4, r1
 8009d34:	fa00 f101 	lsl.w	r1, r0, r1
 8009d38:	428c      	cmp	r4, r1
 8009d3a:	d10b      	bne.n	8009d54 <__any_on+0x3e>
 8009d3c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009d40:	4293      	cmp	r3, r2
 8009d42:	d803      	bhi.n	8009d4c <__any_on+0x36>
 8009d44:	2000      	movs	r0, #0
 8009d46:	bd10      	pop	{r4, pc}
 8009d48:	4603      	mov	r3, r0
 8009d4a:	e7f7      	b.n	8009d3c <__any_on+0x26>
 8009d4c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009d50:	2900      	cmp	r1, #0
 8009d52:	d0f5      	beq.n	8009d40 <__any_on+0x2a>
 8009d54:	2001      	movs	r0, #1
 8009d56:	e7f6      	b.n	8009d46 <__any_on+0x30>

08009d58 <_calloc_r>:
 8009d58:	b538      	push	{r3, r4, r5, lr}
 8009d5a:	fb02 f501 	mul.w	r5, r2, r1
 8009d5e:	4629      	mov	r1, r5
 8009d60:	f000 f854 	bl	8009e0c <_malloc_r>
 8009d64:	4604      	mov	r4, r0
 8009d66:	b118      	cbz	r0, 8009d70 <_calloc_r+0x18>
 8009d68:	462a      	mov	r2, r5
 8009d6a:	2100      	movs	r1, #0
 8009d6c:	f7fc fb3a 	bl	80063e4 <memset>
 8009d70:	4620      	mov	r0, r4
 8009d72:	bd38      	pop	{r3, r4, r5, pc}

08009d74 <_free_r>:
 8009d74:	b538      	push	{r3, r4, r5, lr}
 8009d76:	4605      	mov	r5, r0
 8009d78:	2900      	cmp	r1, #0
 8009d7a:	d043      	beq.n	8009e04 <_free_r+0x90>
 8009d7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d80:	1f0c      	subs	r4, r1, #4
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	bfb8      	it	lt
 8009d86:	18e4      	addlt	r4, r4, r3
 8009d88:	f001 f850 	bl	800ae2c <__malloc_lock>
 8009d8c:	4a1e      	ldr	r2, [pc, #120]	; (8009e08 <_free_r+0x94>)
 8009d8e:	6813      	ldr	r3, [r2, #0]
 8009d90:	4610      	mov	r0, r2
 8009d92:	b933      	cbnz	r3, 8009da2 <_free_r+0x2e>
 8009d94:	6063      	str	r3, [r4, #4]
 8009d96:	6014      	str	r4, [r2, #0]
 8009d98:	4628      	mov	r0, r5
 8009d9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d9e:	f001 b84b 	b.w	800ae38 <__malloc_unlock>
 8009da2:	42a3      	cmp	r3, r4
 8009da4:	d90a      	bls.n	8009dbc <_free_r+0x48>
 8009da6:	6821      	ldr	r1, [r4, #0]
 8009da8:	1862      	adds	r2, r4, r1
 8009daa:	4293      	cmp	r3, r2
 8009dac:	bf01      	itttt	eq
 8009dae:	681a      	ldreq	r2, [r3, #0]
 8009db0:	685b      	ldreq	r3, [r3, #4]
 8009db2:	1852      	addeq	r2, r2, r1
 8009db4:	6022      	streq	r2, [r4, #0]
 8009db6:	6063      	str	r3, [r4, #4]
 8009db8:	6004      	str	r4, [r0, #0]
 8009dba:	e7ed      	b.n	8009d98 <_free_r+0x24>
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	685b      	ldr	r3, [r3, #4]
 8009dc0:	b10b      	cbz	r3, 8009dc6 <_free_r+0x52>
 8009dc2:	42a3      	cmp	r3, r4
 8009dc4:	d9fa      	bls.n	8009dbc <_free_r+0x48>
 8009dc6:	6811      	ldr	r1, [r2, #0]
 8009dc8:	1850      	adds	r0, r2, r1
 8009dca:	42a0      	cmp	r0, r4
 8009dcc:	d10b      	bne.n	8009de6 <_free_r+0x72>
 8009dce:	6820      	ldr	r0, [r4, #0]
 8009dd0:	4401      	add	r1, r0
 8009dd2:	1850      	adds	r0, r2, r1
 8009dd4:	4283      	cmp	r3, r0
 8009dd6:	6011      	str	r1, [r2, #0]
 8009dd8:	d1de      	bne.n	8009d98 <_free_r+0x24>
 8009dda:	6818      	ldr	r0, [r3, #0]
 8009ddc:	685b      	ldr	r3, [r3, #4]
 8009dde:	4401      	add	r1, r0
 8009de0:	6011      	str	r1, [r2, #0]
 8009de2:	6053      	str	r3, [r2, #4]
 8009de4:	e7d8      	b.n	8009d98 <_free_r+0x24>
 8009de6:	d902      	bls.n	8009dee <_free_r+0x7a>
 8009de8:	230c      	movs	r3, #12
 8009dea:	602b      	str	r3, [r5, #0]
 8009dec:	e7d4      	b.n	8009d98 <_free_r+0x24>
 8009dee:	6820      	ldr	r0, [r4, #0]
 8009df0:	1821      	adds	r1, r4, r0
 8009df2:	428b      	cmp	r3, r1
 8009df4:	bf01      	itttt	eq
 8009df6:	6819      	ldreq	r1, [r3, #0]
 8009df8:	685b      	ldreq	r3, [r3, #4]
 8009dfa:	1809      	addeq	r1, r1, r0
 8009dfc:	6021      	streq	r1, [r4, #0]
 8009dfe:	6063      	str	r3, [r4, #4]
 8009e00:	6054      	str	r4, [r2, #4]
 8009e02:	e7c9      	b.n	8009d98 <_free_r+0x24>
 8009e04:	bd38      	pop	{r3, r4, r5, pc}
 8009e06:	bf00      	nop
 8009e08:	20000200 	.word	0x20000200

08009e0c <_malloc_r>:
 8009e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e0e:	1ccd      	adds	r5, r1, #3
 8009e10:	f025 0503 	bic.w	r5, r5, #3
 8009e14:	3508      	adds	r5, #8
 8009e16:	2d0c      	cmp	r5, #12
 8009e18:	bf38      	it	cc
 8009e1a:	250c      	movcc	r5, #12
 8009e1c:	2d00      	cmp	r5, #0
 8009e1e:	4606      	mov	r6, r0
 8009e20:	db01      	blt.n	8009e26 <_malloc_r+0x1a>
 8009e22:	42a9      	cmp	r1, r5
 8009e24:	d903      	bls.n	8009e2e <_malloc_r+0x22>
 8009e26:	230c      	movs	r3, #12
 8009e28:	6033      	str	r3, [r6, #0]
 8009e2a:	2000      	movs	r0, #0
 8009e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e2e:	f000 fffd 	bl	800ae2c <__malloc_lock>
 8009e32:	4921      	ldr	r1, [pc, #132]	; (8009eb8 <_malloc_r+0xac>)
 8009e34:	680a      	ldr	r2, [r1, #0]
 8009e36:	4614      	mov	r4, r2
 8009e38:	b99c      	cbnz	r4, 8009e62 <_malloc_r+0x56>
 8009e3a:	4f20      	ldr	r7, [pc, #128]	; (8009ebc <_malloc_r+0xb0>)
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	b923      	cbnz	r3, 8009e4a <_malloc_r+0x3e>
 8009e40:	4621      	mov	r1, r4
 8009e42:	4630      	mov	r0, r6
 8009e44:	f000 fcce 	bl	800a7e4 <_sbrk_r>
 8009e48:	6038      	str	r0, [r7, #0]
 8009e4a:	4629      	mov	r1, r5
 8009e4c:	4630      	mov	r0, r6
 8009e4e:	f000 fcc9 	bl	800a7e4 <_sbrk_r>
 8009e52:	1c43      	adds	r3, r0, #1
 8009e54:	d123      	bne.n	8009e9e <_malloc_r+0x92>
 8009e56:	230c      	movs	r3, #12
 8009e58:	4630      	mov	r0, r6
 8009e5a:	6033      	str	r3, [r6, #0]
 8009e5c:	f000 ffec 	bl	800ae38 <__malloc_unlock>
 8009e60:	e7e3      	b.n	8009e2a <_malloc_r+0x1e>
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	1b5b      	subs	r3, r3, r5
 8009e66:	d417      	bmi.n	8009e98 <_malloc_r+0x8c>
 8009e68:	2b0b      	cmp	r3, #11
 8009e6a:	d903      	bls.n	8009e74 <_malloc_r+0x68>
 8009e6c:	6023      	str	r3, [r4, #0]
 8009e6e:	441c      	add	r4, r3
 8009e70:	6025      	str	r5, [r4, #0]
 8009e72:	e004      	b.n	8009e7e <_malloc_r+0x72>
 8009e74:	6863      	ldr	r3, [r4, #4]
 8009e76:	42a2      	cmp	r2, r4
 8009e78:	bf0c      	ite	eq
 8009e7a:	600b      	streq	r3, [r1, #0]
 8009e7c:	6053      	strne	r3, [r2, #4]
 8009e7e:	4630      	mov	r0, r6
 8009e80:	f000 ffda 	bl	800ae38 <__malloc_unlock>
 8009e84:	f104 000b 	add.w	r0, r4, #11
 8009e88:	1d23      	adds	r3, r4, #4
 8009e8a:	f020 0007 	bic.w	r0, r0, #7
 8009e8e:	1ac2      	subs	r2, r0, r3
 8009e90:	d0cc      	beq.n	8009e2c <_malloc_r+0x20>
 8009e92:	1a1b      	subs	r3, r3, r0
 8009e94:	50a3      	str	r3, [r4, r2]
 8009e96:	e7c9      	b.n	8009e2c <_malloc_r+0x20>
 8009e98:	4622      	mov	r2, r4
 8009e9a:	6864      	ldr	r4, [r4, #4]
 8009e9c:	e7cc      	b.n	8009e38 <_malloc_r+0x2c>
 8009e9e:	1cc4      	adds	r4, r0, #3
 8009ea0:	f024 0403 	bic.w	r4, r4, #3
 8009ea4:	42a0      	cmp	r0, r4
 8009ea6:	d0e3      	beq.n	8009e70 <_malloc_r+0x64>
 8009ea8:	1a21      	subs	r1, r4, r0
 8009eaa:	4630      	mov	r0, r6
 8009eac:	f000 fc9a 	bl	800a7e4 <_sbrk_r>
 8009eb0:	3001      	adds	r0, #1
 8009eb2:	d1dd      	bne.n	8009e70 <_malloc_r+0x64>
 8009eb4:	e7cf      	b.n	8009e56 <_malloc_r+0x4a>
 8009eb6:	bf00      	nop
 8009eb8:	20000200 	.word	0x20000200
 8009ebc:	20000204 	.word	0x20000204

08009ec0 <__ssputs_r>:
 8009ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ec4:	688e      	ldr	r6, [r1, #8]
 8009ec6:	4682      	mov	sl, r0
 8009ec8:	429e      	cmp	r6, r3
 8009eca:	460c      	mov	r4, r1
 8009ecc:	4690      	mov	r8, r2
 8009ece:	461f      	mov	r7, r3
 8009ed0:	d838      	bhi.n	8009f44 <__ssputs_r+0x84>
 8009ed2:	898a      	ldrh	r2, [r1, #12]
 8009ed4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009ed8:	d032      	beq.n	8009f40 <__ssputs_r+0x80>
 8009eda:	6825      	ldr	r5, [r4, #0]
 8009edc:	6909      	ldr	r1, [r1, #16]
 8009ede:	3301      	adds	r3, #1
 8009ee0:	eba5 0901 	sub.w	r9, r5, r1
 8009ee4:	6965      	ldr	r5, [r4, #20]
 8009ee6:	444b      	add	r3, r9
 8009ee8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009eec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009ef0:	106d      	asrs	r5, r5, #1
 8009ef2:	429d      	cmp	r5, r3
 8009ef4:	bf38      	it	cc
 8009ef6:	461d      	movcc	r5, r3
 8009ef8:	0553      	lsls	r3, r2, #21
 8009efa:	d531      	bpl.n	8009f60 <__ssputs_r+0xa0>
 8009efc:	4629      	mov	r1, r5
 8009efe:	f7ff ff85 	bl	8009e0c <_malloc_r>
 8009f02:	4606      	mov	r6, r0
 8009f04:	b950      	cbnz	r0, 8009f1c <__ssputs_r+0x5c>
 8009f06:	230c      	movs	r3, #12
 8009f08:	f04f 30ff 	mov.w	r0, #4294967295
 8009f0c:	f8ca 3000 	str.w	r3, [sl]
 8009f10:	89a3      	ldrh	r3, [r4, #12]
 8009f12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f16:	81a3      	strh	r3, [r4, #12]
 8009f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f1c:	464a      	mov	r2, r9
 8009f1e:	6921      	ldr	r1, [r4, #16]
 8009f20:	f7ff fa54 	bl	80093cc <memcpy>
 8009f24:	89a3      	ldrh	r3, [r4, #12]
 8009f26:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009f2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f2e:	81a3      	strh	r3, [r4, #12]
 8009f30:	6126      	str	r6, [r4, #16]
 8009f32:	444e      	add	r6, r9
 8009f34:	6026      	str	r6, [r4, #0]
 8009f36:	463e      	mov	r6, r7
 8009f38:	6165      	str	r5, [r4, #20]
 8009f3a:	eba5 0509 	sub.w	r5, r5, r9
 8009f3e:	60a5      	str	r5, [r4, #8]
 8009f40:	42be      	cmp	r6, r7
 8009f42:	d900      	bls.n	8009f46 <__ssputs_r+0x86>
 8009f44:	463e      	mov	r6, r7
 8009f46:	4632      	mov	r2, r6
 8009f48:	4641      	mov	r1, r8
 8009f4a:	6820      	ldr	r0, [r4, #0]
 8009f4c:	f000 ff54 	bl	800adf8 <memmove>
 8009f50:	68a3      	ldr	r3, [r4, #8]
 8009f52:	6822      	ldr	r2, [r4, #0]
 8009f54:	1b9b      	subs	r3, r3, r6
 8009f56:	4432      	add	r2, r6
 8009f58:	2000      	movs	r0, #0
 8009f5a:	60a3      	str	r3, [r4, #8]
 8009f5c:	6022      	str	r2, [r4, #0]
 8009f5e:	e7db      	b.n	8009f18 <__ssputs_r+0x58>
 8009f60:	462a      	mov	r2, r5
 8009f62:	f000 ff6f 	bl	800ae44 <_realloc_r>
 8009f66:	4606      	mov	r6, r0
 8009f68:	2800      	cmp	r0, #0
 8009f6a:	d1e1      	bne.n	8009f30 <__ssputs_r+0x70>
 8009f6c:	4650      	mov	r0, sl
 8009f6e:	6921      	ldr	r1, [r4, #16]
 8009f70:	f7ff ff00 	bl	8009d74 <_free_r>
 8009f74:	e7c7      	b.n	8009f06 <__ssputs_r+0x46>
	...

08009f78 <_svfiprintf_r>:
 8009f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f7c:	4698      	mov	r8, r3
 8009f7e:	898b      	ldrh	r3, [r1, #12]
 8009f80:	4607      	mov	r7, r0
 8009f82:	061b      	lsls	r3, r3, #24
 8009f84:	460d      	mov	r5, r1
 8009f86:	4614      	mov	r4, r2
 8009f88:	b09d      	sub	sp, #116	; 0x74
 8009f8a:	d50e      	bpl.n	8009faa <_svfiprintf_r+0x32>
 8009f8c:	690b      	ldr	r3, [r1, #16]
 8009f8e:	b963      	cbnz	r3, 8009faa <_svfiprintf_r+0x32>
 8009f90:	2140      	movs	r1, #64	; 0x40
 8009f92:	f7ff ff3b 	bl	8009e0c <_malloc_r>
 8009f96:	6028      	str	r0, [r5, #0]
 8009f98:	6128      	str	r0, [r5, #16]
 8009f9a:	b920      	cbnz	r0, 8009fa6 <_svfiprintf_r+0x2e>
 8009f9c:	230c      	movs	r3, #12
 8009f9e:	603b      	str	r3, [r7, #0]
 8009fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa4:	e0d1      	b.n	800a14a <_svfiprintf_r+0x1d2>
 8009fa6:	2340      	movs	r3, #64	; 0x40
 8009fa8:	616b      	str	r3, [r5, #20]
 8009faa:	2300      	movs	r3, #0
 8009fac:	9309      	str	r3, [sp, #36]	; 0x24
 8009fae:	2320      	movs	r3, #32
 8009fb0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009fb4:	2330      	movs	r3, #48	; 0x30
 8009fb6:	f04f 0901 	mov.w	r9, #1
 8009fba:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fbe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a164 <_svfiprintf_r+0x1ec>
 8009fc2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009fc6:	4623      	mov	r3, r4
 8009fc8:	469a      	mov	sl, r3
 8009fca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fce:	b10a      	cbz	r2, 8009fd4 <_svfiprintf_r+0x5c>
 8009fd0:	2a25      	cmp	r2, #37	; 0x25
 8009fd2:	d1f9      	bne.n	8009fc8 <_svfiprintf_r+0x50>
 8009fd4:	ebba 0b04 	subs.w	fp, sl, r4
 8009fd8:	d00b      	beq.n	8009ff2 <_svfiprintf_r+0x7a>
 8009fda:	465b      	mov	r3, fp
 8009fdc:	4622      	mov	r2, r4
 8009fde:	4629      	mov	r1, r5
 8009fe0:	4638      	mov	r0, r7
 8009fe2:	f7ff ff6d 	bl	8009ec0 <__ssputs_r>
 8009fe6:	3001      	adds	r0, #1
 8009fe8:	f000 80aa 	beq.w	800a140 <_svfiprintf_r+0x1c8>
 8009fec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009fee:	445a      	add	r2, fp
 8009ff0:	9209      	str	r2, [sp, #36]	; 0x24
 8009ff2:	f89a 3000 	ldrb.w	r3, [sl]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	f000 80a2 	beq.w	800a140 <_svfiprintf_r+0x1c8>
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	f04f 32ff 	mov.w	r2, #4294967295
 800a002:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a006:	f10a 0a01 	add.w	sl, sl, #1
 800a00a:	9304      	str	r3, [sp, #16]
 800a00c:	9307      	str	r3, [sp, #28]
 800a00e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a012:	931a      	str	r3, [sp, #104]	; 0x68
 800a014:	4654      	mov	r4, sl
 800a016:	2205      	movs	r2, #5
 800a018:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a01c:	4851      	ldr	r0, [pc, #324]	; (800a164 <_svfiprintf_r+0x1ec>)
 800a01e:	f7ff f9c7 	bl	80093b0 <memchr>
 800a022:	9a04      	ldr	r2, [sp, #16]
 800a024:	b9d8      	cbnz	r0, 800a05e <_svfiprintf_r+0xe6>
 800a026:	06d0      	lsls	r0, r2, #27
 800a028:	bf44      	itt	mi
 800a02a:	2320      	movmi	r3, #32
 800a02c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a030:	0711      	lsls	r1, r2, #28
 800a032:	bf44      	itt	mi
 800a034:	232b      	movmi	r3, #43	; 0x2b
 800a036:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a03a:	f89a 3000 	ldrb.w	r3, [sl]
 800a03e:	2b2a      	cmp	r3, #42	; 0x2a
 800a040:	d015      	beq.n	800a06e <_svfiprintf_r+0xf6>
 800a042:	4654      	mov	r4, sl
 800a044:	2000      	movs	r0, #0
 800a046:	f04f 0c0a 	mov.w	ip, #10
 800a04a:	9a07      	ldr	r2, [sp, #28]
 800a04c:	4621      	mov	r1, r4
 800a04e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a052:	3b30      	subs	r3, #48	; 0x30
 800a054:	2b09      	cmp	r3, #9
 800a056:	d94e      	bls.n	800a0f6 <_svfiprintf_r+0x17e>
 800a058:	b1b0      	cbz	r0, 800a088 <_svfiprintf_r+0x110>
 800a05a:	9207      	str	r2, [sp, #28]
 800a05c:	e014      	b.n	800a088 <_svfiprintf_r+0x110>
 800a05e:	eba0 0308 	sub.w	r3, r0, r8
 800a062:	fa09 f303 	lsl.w	r3, r9, r3
 800a066:	4313      	orrs	r3, r2
 800a068:	46a2      	mov	sl, r4
 800a06a:	9304      	str	r3, [sp, #16]
 800a06c:	e7d2      	b.n	800a014 <_svfiprintf_r+0x9c>
 800a06e:	9b03      	ldr	r3, [sp, #12]
 800a070:	1d19      	adds	r1, r3, #4
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	9103      	str	r1, [sp, #12]
 800a076:	2b00      	cmp	r3, #0
 800a078:	bfbb      	ittet	lt
 800a07a:	425b      	neglt	r3, r3
 800a07c:	f042 0202 	orrlt.w	r2, r2, #2
 800a080:	9307      	strge	r3, [sp, #28]
 800a082:	9307      	strlt	r3, [sp, #28]
 800a084:	bfb8      	it	lt
 800a086:	9204      	strlt	r2, [sp, #16]
 800a088:	7823      	ldrb	r3, [r4, #0]
 800a08a:	2b2e      	cmp	r3, #46	; 0x2e
 800a08c:	d10c      	bne.n	800a0a8 <_svfiprintf_r+0x130>
 800a08e:	7863      	ldrb	r3, [r4, #1]
 800a090:	2b2a      	cmp	r3, #42	; 0x2a
 800a092:	d135      	bne.n	800a100 <_svfiprintf_r+0x188>
 800a094:	9b03      	ldr	r3, [sp, #12]
 800a096:	3402      	adds	r4, #2
 800a098:	1d1a      	adds	r2, r3, #4
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	9203      	str	r2, [sp, #12]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	bfb8      	it	lt
 800a0a2:	f04f 33ff 	movlt.w	r3, #4294967295
 800a0a6:	9305      	str	r3, [sp, #20]
 800a0a8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a174 <_svfiprintf_r+0x1fc>
 800a0ac:	2203      	movs	r2, #3
 800a0ae:	4650      	mov	r0, sl
 800a0b0:	7821      	ldrb	r1, [r4, #0]
 800a0b2:	f7ff f97d 	bl	80093b0 <memchr>
 800a0b6:	b140      	cbz	r0, 800a0ca <_svfiprintf_r+0x152>
 800a0b8:	2340      	movs	r3, #64	; 0x40
 800a0ba:	eba0 000a 	sub.w	r0, r0, sl
 800a0be:	fa03 f000 	lsl.w	r0, r3, r0
 800a0c2:	9b04      	ldr	r3, [sp, #16]
 800a0c4:	3401      	adds	r4, #1
 800a0c6:	4303      	orrs	r3, r0
 800a0c8:	9304      	str	r3, [sp, #16]
 800a0ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0ce:	2206      	movs	r2, #6
 800a0d0:	4825      	ldr	r0, [pc, #148]	; (800a168 <_svfiprintf_r+0x1f0>)
 800a0d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a0d6:	f7ff f96b 	bl	80093b0 <memchr>
 800a0da:	2800      	cmp	r0, #0
 800a0dc:	d038      	beq.n	800a150 <_svfiprintf_r+0x1d8>
 800a0de:	4b23      	ldr	r3, [pc, #140]	; (800a16c <_svfiprintf_r+0x1f4>)
 800a0e0:	bb1b      	cbnz	r3, 800a12a <_svfiprintf_r+0x1b2>
 800a0e2:	9b03      	ldr	r3, [sp, #12]
 800a0e4:	3307      	adds	r3, #7
 800a0e6:	f023 0307 	bic.w	r3, r3, #7
 800a0ea:	3308      	adds	r3, #8
 800a0ec:	9303      	str	r3, [sp, #12]
 800a0ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0f0:	4433      	add	r3, r6
 800a0f2:	9309      	str	r3, [sp, #36]	; 0x24
 800a0f4:	e767      	b.n	8009fc6 <_svfiprintf_r+0x4e>
 800a0f6:	460c      	mov	r4, r1
 800a0f8:	2001      	movs	r0, #1
 800a0fa:	fb0c 3202 	mla	r2, ip, r2, r3
 800a0fe:	e7a5      	b.n	800a04c <_svfiprintf_r+0xd4>
 800a100:	2300      	movs	r3, #0
 800a102:	f04f 0c0a 	mov.w	ip, #10
 800a106:	4619      	mov	r1, r3
 800a108:	3401      	adds	r4, #1
 800a10a:	9305      	str	r3, [sp, #20]
 800a10c:	4620      	mov	r0, r4
 800a10e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a112:	3a30      	subs	r2, #48	; 0x30
 800a114:	2a09      	cmp	r2, #9
 800a116:	d903      	bls.n	800a120 <_svfiprintf_r+0x1a8>
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d0c5      	beq.n	800a0a8 <_svfiprintf_r+0x130>
 800a11c:	9105      	str	r1, [sp, #20]
 800a11e:	e7c3      	b.n	800a0a8 <_svfiprintf_r+0x130>
 800a120:	4604      	mov	r4, r0
 800a122:	2301      	movs	r3, #1
 800a124:	fb0c 2101 	mla	r1, ip, r1, r2
 800a128:	e7f0      	b.n	800a10c <_svfiprintf_r+0x194>
 800a12a:	ab03      	add	r3, sp, #12
 800a12c:	9300      	str	r3, [sp, #0]
 800a12e:	462a      	mov	r2, r5
 800a130:	4638      	mov	r0, r7
 800a132:	4b0f      	ldr	r3, [pc, #60]	; (800a170 <_svfiprintf_r+0x1f8>)
 800a134:	a904      	add	r1, sp, #16
 800a136:	f7fc f9fb 	bl	8006530 <_printf_float>
 800a13a:	1c42      	adds	r2, r0, #1
 800a13c:	4606      	mov	r6, r0
 800a13e:	d1d6      	bne.n	800a0ee <_svfiprintf_r+0x176>
 800a140:	89ab      	ldrh	r3, [r5, #12]
 800a142:	065b      	lsls	r3, r3, #25
 800a144:	f53f af2c 	bmi.w	8009fa0 <_svfiprintf_r+0x28>
 800a148:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a14a:	b01d      	add	sp, #116	; 0x74
 800a14c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a150:	ab03      	add	r3, sp, #12
 800a152:	9300      	str	r3, [sp, #0]
 800a154:	462a      	mov	r2, r5
 800a156:	4638      	mov	r0, r7
 800a158:	4b05      	ldr	r3, [pc, #20]	; (800a170 <_svfiprintf_r+0x1f8>)
 800a15a:	a904      	add	r1, sp, #16
 800a15c:	f7fc fc84 	bl	8006a68 <_printf_i>
 800a160:	e7eb      	b.n	800a13a <_svfiprintf_r+0x1c2>
 800a162:	bf00      	nop
 800a164:	0800bbfc 	.word	0x0800bbfc
 800a168:	0800bc06 	.word	0x0800bc06
 800a16c:	08006531 	.word	0x08006531
 800a170:	08009ec1 	.word	0x08009ec1
 800a174:	0800bc02 	.word	0x0800bc02

0800a178 <_sungetc_r>:
 800a178:	b538      	push	{r3, r4, r5, lr}
 800a17a:	1c4b      	adds	r3, r1, #1
 800a17c:	4614      	mov	r4, r2
 800a17e:	d103      	bne.n	800a188 <_sungetc_r+0x10>
 800a180:	f04f 35ff 	mov.w	r5, #4294967295
 800a184:	4628      	mov	r0, r5
 800a186:	bd38      	pop	{r3, r4, r5, pc}
 800a188:	8993      	ldrh	r3, [r2, #12]
 800a18a:	b2cd      	uxtb	r5, r1
 800a18c:	f023 0320 	bic.w	r3, r3, #32
 800a190:	8193      	strh	r3, [r2, #12]
 800a192:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a194:	6852      	ldr	r2, [r2, #4]
 800a196:	b18b      	cbz	r3, 800a1bc <_sungetc_r+0x44>
 800a198:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a19a:	4293      	cmp	r3, r2
 800a19c:	dd08      	ble.n	800a1b0 <_sungetc_r+0x38>
 800a19e:	6823      	ldr	r3, [r4, #0]
 800a1a0:	1e5a      	subs	r2, r3, #1
 800a1a2:	6022      	str	r2, [r4, #0]
 800a1a4:	f803 5c01 	strb.w	r5, [r3, #-1]
 800a1a8:	6863      	ldr	r3, [r4, #4]
 800a1aa:	3301      	adds	r3, #1
 800a1ac:	6063      	str	r3, [r4, #4]
 800a1ae:	e7e9      	b.n	800a184 <_sungetc_r+0xc>
 800a1b0:	4621      	mov	r1, r4
 800a1b2:	f000 fbf1 	bl	800a998 <__submore>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	d0f1      	beq.n	800a19e <_sungetc_r+0x26>
 800a1ba:	e7e1      	b.n	800a180 <_sungetc_r+0x8>
 800a1bc:	6921      	ldr	r1, [r4, #16]
 800a1be:	6823      	ldr	r3, [r4, #0]
 800a1c0:	b151      	cbz	r1, 800a1d8 <_sungetc_r+0x60>
 800a1c2:	4299      	cmp	r1, r3
 800a1c4:	d208      	bcs.n	800a1d8 <_sungetc_r+0x60>
 800a1c6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800a1ca:	42a9      	cmp	r1, r5
 800a1cc:	d104      	bne.n	800a1d8 <_sungetc_r+0x60>
 800a1ce:	3b01      	subs	r3, #1
 800a1d0:	3201      	adds	r2, #1
 800a1d2:	6023      	str	r3, [r4, #0]
 800a1d4:	6062      	str	r2, [r4, #4]
 800a1d6:	e7d5      	b.n	800a184 <_sungetc_r+0xc>
 800a1d8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800a1dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1e0:	6363      	str	r3, [r4, #52]	; 0x34
 800a1e2:	2303      	movs	r3, #3
 800a1e4:	63a3      	str	r3, [r4, #56]	; 0x38
 800a1e6:	4623      	mov	r3, r4
 800a1e8:	f803 5f46 	strb.w	r5, [r3, #70]!
 800a1ec:	6023      	str	r3, [r4, #0]
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	e7dc      	b.n	800a1ac <_sungetc_r+0x34>

0800a1f2 <__ssrefill_r>:
 800a1f2:	b510      	push	{r4, lr}
 800a1f4:	460c      	mov	r4, r1
 800a1f6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a1f8:	b169      	cbz	r1, 800a216 <__ssrefill_r+0x24>
 800a1fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1fe:	4299      	cmp	r1, r3
 800a200:	d001      	beq.n	800a206 <__ssrefill_r+0x14>
 800a202:	f7ff fdb7 	bl	8009d74 <_free_r>
 800a206:	2000      	movs	r0, #0
 800a208:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a20a:	6360      	str	r0, [r4, #52]	; 0x34
 800a20c:	6063      	str	r3, [r4, #4]
 800a20e:	b113      	cbz	r3, 800a216 <__ssrefill_r+0x24>
 800a210:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800a212:	6023      	str	r3, [r4, #0]
 800a214:	bd10      	pop	{r4, pc}
 800a216:	6923      	ldr	r3, [r4, #16]
 800a218:	f04f 30ff 	mov.w	r0, #4294967295
 800a21c:	6023      	str	r3, [r4, #0]
 800a21e:	2300      	movs	r3, #0
 800a220:	6063      	str	r3, [r4, #4]
 800a222:	89a3      	ldrh	r3, [r4, #12]
 800a224:	f043 0320 	orr.w	r3, r3, #32
 800a228:	81a3      	strh	r3, [r4, #12]
 800a22a:	e7f3      	b.n	800a214 <__ssrefill_r+0x22>

0800a22c <__ssvfiscanf_r>:
 800a22c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a230:	460c      	mov	r4, r1
 800a232:	2100      	movs	r1, #0
 800a234:	4606      	mov	r6, r0
 800a236:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800a23a:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800a23e:	49b3      	ldr	r1, [pc, #716]	; (800a50c <__ssvfiscanf_r+0x2e0>)
 800a240:	f10d 0804 	add.w	r8, sp, #4
 800a244:	91a0      	str	r1, [sp, #640]	; 0x280
 800a246:	49b2      	ldr	r1, [pc, #712]	; (800a510 <__ssvfiscanf_r+0x2e4>)
 800a248:	4fb2      	ldr	r7, [pc, #712]	; (800a514 <__ssvfiscanf_r+0x2e8>)
 800a24a:	f8df 92cc 	ldr.w	r9, [pc, #716]	; 800a518 <__ssvfiscanf_r+0x2ec>
 800a24e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800a252:	91a1      	str	r1, [sp, #644]	; 0x284
 800a254:	9300      	str	r3, [sp, #0]
 800a256:	f892 a000 	ldrb.w	sl, [r2]
 800a25a:	f1ba 0f00 	cmp.w	sl, #0
 800a25e:	f000 8153 	beq.w	800a508 <__ssvfiscanf_r+0x2dc>
 800a262:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800a266:	1c55      	adds	r5, r2, #1
 800a268:	f013 0308 	ands.w	r3, r3, #8
 800a26c:	d019      	beq.n	800a2a2 <__ssvfiscanf_r+0x76>
 800a26e:	6863      	ldr	r3, [r4, #4]
 800a270:	2b00      	cmp	r3, #0
 800a272:	dd0f      	ble.n	800a294 <__ssvfiscanf_r+0x68>
 800a274:	6823      	ldr	r3, [r4, #0]
 800a276:	781a      	ldrb	r2, [r3, #0]
 800a278:	5cba      	ldrb	r2, [r7, r2]
 800a27a:	0712      	lsls	r2, r2, #28
 800a27c:	d401      	bmi.n	800a282 <__ssvfiscanf_r+0x56>
 800a27e:	462a      	mov	r2, r5
 800a280:	e7e9      	b.n	800a256 <__ssvfiscanf_r+0x2a>
 800a282:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a284:	3301      	adds	r3, #1
 800a286:	3201      	adds	r2, #1
 800a288:	9245      	str	r2, [sp, #276]	; 0x114
 800a28a:	6862      	ldr	r2, [r4, #4]
 800a28c:	6023      	str	r3, [r4, #0]
 800a28e:	3a01      	subs	r2, #1
 800a290:	6062      	str	r2, [r4, #4]
 800a292:	e7ec      	b.n	800a26e <__ssvfiscanf_r+0x42>
 800a294:	4621      	mov	r1, r4
 800a296:	4630      	mov	r0, r6
 800a298:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a29a:	4798      	blx	r3
 800a29c:	2800      	cmp	r0, #0
 800a29e:	d0e9      	beq.n	800a274 <__ssvfiscanf_r+0x48>
 800a2a0:	e7ed      	b.n	800a27e <__ssvfiscanf_r+0x52>
 800a2a2:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800a2a6:	f040 8086 	bne.w	800a3b6 <__ssvfiscanf_r+0x18a>
 800a2aa:	9341      	str	r3, [sp, #260]	; 0x104
 800a2ac:	9343      	str	r3, [sp, #268]	; 0x10c
 800a2ae:	7853      	ldrb	r3, [r2, #1]
 800a2b0:	2b2a      	cmp	r3, #42	; 0x2a
 800a2b2:	bf04      	itt	eq
 800a2b4:	2310      	moveq	r3, #16
 800a2b6:	1c95      	addeq	r5, r2, #2
 800a2b8:	f04f 020a 	mov.w	r2, #10
 800a2bc:	bf08      	it	eq
 800a2be:	9341      	streq	r3, [sp, #260]	; 0x104
 800a2c0:	46ab      	mov	fp, r5
 800a2c2:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800a2c6:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800a2ca:	2b09      	cmp	r3, #9
 800a2cc:	d91d      	bls.n	800a30a <__ssvfiscanf_r+0xde>
 800a2ce:	2203      	movs	r2, #3
 800a2d0:	4891      	ldr	r0, [pc, #580]	; (800a518 <__ssvfiscanf_r+0x2ec>)
 800a2d2:	f7ff f86d 	bl	80093b0 <memchr>
 800a2d6:	b140      	cbz	r0, 800a2ea <__ssvfiscanf_r+0xbe>
 800a2d8:	2301      	movs	r3, #1
 800a2da:	465d      	mov	r5, fp
 800a2dc:	eba0 0009 	sub.w	r0, r0, r9
 800a2e0:	fa03 f000 	lsl.w	r0, r3, r0
 800a2e4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a2e6:	4318      	orrs	r0, r3
 800a2e8:	9041      	str	r0, [sp, #260]	; 0x104
 800a2ea:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a2ee:	2b78      	cmp	r3, #120	; 0x78
 800a2f0:	d806      	bhi.n	800a300 <__ssvfiscanf_r+0xd4>
 800a2f2:	2b57      	cmp	r3, #87	; 0x57
 800a2f4:	d810      	bhi.n	800a318 <__ssvfiscanf_r+0xec>
 800a2f6:	2b25      	cmp	r3, #37	; 0x25
 800a2f8:	d05d      	beq.n	800a3b6 <__ssvfiscanf_r+0x18a>
 800a2fa:	d857      	bhi.n	800a3ac <__ssvfiscanf_r+0x180>
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d075      	beq.n	800a3ec <__ssvfiscanf_r+0x1c0>
 800a300:	2303      	movs	r3, #3
 800a302:	9347      	str	r3, [sp, #284]	; 0x11c
 800a304:	230a      	movs	r3, #10
 800a306:	9342      	str	r3, [sp, #264]	; 0x108
 800a308:	e082      	b.n	800a410 <__ssvfiscanf_r+0x1e4>
 800a30a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800a30c:	465d      	mov	r5, fp
 800a30e:	fb02 1303 	mla	r3, r2, r3, r1
 800a312:	3b30      	subs	r3, #48	; 0x30
 800a314:	9343      	str	r3, [sp, #268]	; 0x10c
 800a316:	e7d3      	b.n	800a2c0 <__ssvfiscanf_r+0x94>
 800a318:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a31c:	2a20      	cmp	r2, #32
 800a31e:	d8ef      	bhi.n	800a300 <__ssvfiscanf_r+0xd4>
 800a320:	a101      	add	r1, pc, #4	; (adr r1, 800a328 <__ssvfiscanf_r+0xfc>)
 800a322:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a326:	bf00      	nop
 800a328:	0800a3fb 	.word	0x0800a3fb
 800a32c:	0800a301 	.word	0x0800a301
 800a330:	0800a301 	.word	0x0800a301
 800a334:	0800a459 	.word	0x0800a459
 800a338:	0800a301 	.word	0x0800a301
 800a33c:	0800a301 	.word	0x0800a301
 800a340:	0800a301 	.word	0x0800a301
 800a344:	0800a301 	.word	0x0800a301
 800a348:	0800a301 	.word	0x0800a301
 800a34c:	0800a301 	.word	0x0800a301
 800a350:	0800a301 	.word	0x0800a301
 800a354:	0800a46f 	.word	0x0800a46f
 800a358:	0800a445 	.word	0x0800a445
 800a35c:	0800a3b3 	.word	0x0800a3b3
 800a360:	0800a3b3 	.word	0x0800a3b3
 800a364:	0800a3b3 	.word	0x0800a3b3
 800a368:	0800a301 	.word	0x0800a301
 800a36c:	0800a449 	.word	0x0800a449
 800a370:	0800a301 	.word	0x0800a301
 800a374:	0800a301 	.word	0x0800a301
 800a378:	0800a301 	.word	0x0800a301
 800a37c:	0800a301 	.word	0x0800a301
 800a380:	0800a47f 	.word	0x0800a47f
 800a384:	0800a451 	.word	0x0800a451
 800a388:	0800a3f3 	.word	0x0800a3f3
 800a38c:	0800a301 	.word	0x0800a301
 800a390:	0800a301 	.word	0x0800a301
 800a394:	0800a47b 	.word	0x0800a47b
 800a398:	0800a301 	.word	0x0800a301
 800a39c:	0800a445 	.word	0x0800a445
 800a3a0:	0800a301 	.word	0x0800a301
 800a3a4:	0800a301 	.word	0x0800a301
 800a3a8:	0800a3fb 	.word	0x0800a3fb
 800a3ac:	3b45      	subs	r3, #69	; 0x45
 800a3ae:	2b02      	cmp	r3, #2
 800a3b0:	d8a6      	bhi.n	800a300 <__ssvfiscanf_r+0xd4>
 800a3b2:	2305      	movs	r3, #5
 800a3b4:	e02b      	b.n	800a40e <__ssvfiscanf_r+0x1e2>
 800a3b6:	6863      	ldr	r3, [r4, #4]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	dd0d      	ble.n	800a3d8 <__ssvfiscanf_r+0x1ac>
 800a3bc:	6823      	ldr	r3, [r4, #0]
 800a3be:	781a      	ldrb	r2, [r3, #0]
 800a3c0:	4552      	cmp	r2, sl
 800a3c2:	f040 80a1 	bne.w	800a508 <__ssvfiscanf_r+0x2dc>
 800a3c6:	3301      	adds	r3, #1
 800a3c8:	6862      	ldr	r2, [r4, #4]
 800a3ca:	6023      	str	r3, [r4, #0]
 800a3cc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800a3ce:	3a01      	subs	r2, #1
 800a3d0:	3301      	adds	r3, #1
 800a3d2:	6062      	str	r2, [r4, #4]
 800a3d4:	9345      	str	r3, [sp, #276]	; 0x114
 800a3d6:	e752      	b.n	800a27e <__ssvfiscanf_r+0x52>
 800a3d8:	4621      	mov	r1, r4
 800a3da:	4630      	mov	r0, r6
 800a3dc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a3de:	4798      	blx	r3
 800a3e0:	2800      	cmp	r0, #0
 800a3e2:	d0eb      	beq.n	800a3bc <__ssvfiscanf_r+0x190>
 800a3e4:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a3e6:	2800      	cmp	r0, #0
 800a3e8:	f040 8084 	bne.w	800a4f4 <__ssvfiscanf_r+0x2c8>
 800a3ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f0:	e086      	b.n	800a500 <__ssvfiscanf_r+0x2d4>
 800a3f2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a3f4:	f042 0220 	orr.w	r2, r2, #32
 800a3f8:	9241      	str	r2, [sp, #260]	; 0x104
 800a3fa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800a3fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a400:	9241      	str	r2, [sp, #260]	; 0x104
 800a402:	2210      	movs	r2, #16
 800a404:	2b6f      	cmp	r3, #111	; 0x6f
 800a406:	bf34      	ite	cc
 800a408:	2303      	movcc	r3, #3
 800a40a:	2304      	movcs	r3, #4
 800a40c:	9242      	str	r2, [sp, #264]	; 0x108
 800a40e:	9347      	str	r3, [sp, #284]	; 0x11c
 800a410:	6863      	ldr	r3, [r4, #4]
 800a412:	2b00      	cmp	r3, #0
 800a414:	dd41      	ble.n	800a49a <__ssvfiscanf_r+0x26e>
 800a416:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a418:	0659      	lsls	r1, r3, #25
 800a41a:	d404      	bmi.n	800a426 <__ssvfiscanf_r+0x1fa>
 800a41c:	6823      	ldr	r3, [r4, #0]
 800a41e:	781a      	ldrb	r2, [r3, #0]
 800a420:	5cba      	ldrb	r2, [r7, r2]
 800a422:	0712      	lsls	r2, r2, #28
 800a424:	d440      	bmi.n	800a4a8 <__ssvfiscanf_r+0x27c>
 800a426:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800a428:	2b02      	cmp	r3, #2
 800a42a:	dc4f      	bgt.n	800a4cc <__ssvfiscanf_r+0x2a0>
 800a42c:	466b      	mov	r3, sp
 800a42e:	4622      	mov	r2, r4
 800a430:	4630      	mov	r0, r6
 800a432:	a941      	add	r1, sp, #260	; 0x104
 800a434:	f000 f874 	bl	800a520 <_scanf_chars>
 800a438:	2801      	cmp	r0, #1
 800a43a:	d065      	beq.n	800a508 <__ssvfiscanf_r+0x2dc>
 800a43c:	2802      	cmp	r0, #2
 800a43e:	f47f af1e 	bne.w	800a27e <__ssvfiscanf_r+0x52>
 800a442:	e7cf      	b.n	800a3e4 <__ssvfiscanf_r+0x1b8>
 800a444:	220a      	movs	r2, #10
 800a446:	e7dd      	b.n	800a404 <__ssvfiscanf_r+0x1d8>
 800a448:	2300      	movs	r3, #0
 800a44a:	9342      	str	r3, [sp, #264]	; 0x108
 800a44c:	2303      	movs	r3, #3
 800a44e:	e7de      	b.n	800a40e <__ssvfiscanf_r+0x1e2>
 800a450:	2308      	movs	r3, #8
 800a452:	9342      	str	r3, [sp, #264]	; 0x108
 800a454:	2304      	movs	r3, #4
 800a456:	e7da      	b.n	800a40e <__ssvfiscanf_r+0x1e2>
 800a458:	4629      	mov	r1, r5
 800a45a:	4640      	mov	r0, r8
 800a45c:	f000 f9d2 	bl	800a804 <__sccl>
 800a460:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a462:	4605      	mov	r5, r0
 800a464:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a468:	9341      	str	r3, [sp, #260]	; 0x104
 800a46a:	2301      	movs	r3, #1
 800a46c:	e7cf      	b.n	800a40e <__ssvfiscanf_r+0x1e2>
 800a46e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a470:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a474:	9341      	str	r3, [sp, #260]	; 0x104
 800a476:	2300      	movs	r3, #0
 800a478:	e7c9      	b.n	800a40e <__ssvfiscanf_r+0x1e2>
 800a47a:	2302      	movs	r3, #2
 800a47c:	e7c7      	b.n	800a40e <__ssvfiscanf_r+0x1e2>
 800a47e:	9841      	ldr	r0, [sp, #260]	; 0x104
 800a480:	06c3      	lsls	r3, r0, #27
 800a482:	f53f aefc 	bmi.w	800a27e <__ssvfiscanf_r+0x52>
 800a486:	9b00      	ldr	r3, [sp, #0]
 800a488:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a48a:	1d19      	adds	r1, r3, #4
 800a48c:	9100      	str	r1, [sp, #0]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	07c0      	lsls	r0, r0, #31
 800a492:	bf4c      	ite	mi
 800a494:	801a      	strhmi	r2, [r3, #0]
 800a496:	601a      	strpl	r2, [r3, #0]
 800a498:	e6f1      	b.n	800a27e <__ssvfiscanf_r+0x52>
 800a49a:	4621      	mov	r1, r4
 800a49c:	4630      	mov	r0, r6
 800a49e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a4a0:	4798      	blx	r3
 800a4a2:	2800      	cmp	r0, #0
 800a4a4:	d0b7      	beq.n	800a416 <__ssvfiscanf_r+0x1ea>
 800a4a6:	e79d      	b.n	800a3e4 <__ssvfiscanf_r+0x1b8>
 800a4a8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800a4aa:	3201      	adds	r2, #1
 800a4ac:	9245      	str	r2, [sp, #276]	; 0x114
 800a4ae:	6862      	ldr	r2, [r4, #4]
 800a4b0:	3a01      	subs	r2, #1
 800a4b2:	2a00      	cmp	r2, #0
 800a4b4:	6062      	str	r2, [r4, #4]
 800a4b6:	dd02      	ble.n	800a4be <__ssvfiscanf_r+0x292>
 800a4b8:	3301      	adds	r3, #1
 800a4ba:	6023      	str	r3, [r4, #0]
 800a4bc:	e7ae      	b.n	800a41c <__ssvfiscanf_r+0x1f0>
 800a4be:	4621      	mov	r1, r4
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800a4c4:	4798      	blx	r3
 800a4c6:	2800      	cmp	r0, #0
 800a4c8:	d0a8      	beq.n	800a41c <__ssvfiscanf_r+0x1f0>
 800a4ca:	e78b      	b.n	800a3e4 <__ssvfiscanf_r+0x1b8>
 800a4cc:	2b04      	cmp	r3, #4
 800a4ce:	dc06      	bgt.n	800a4de <__ssvfiscanf_r+0x2b2>
 800a4d0:	466b      	mov	r3, sp
 800a4d2:	4622      	mov	r2, r4
 800a4d4:	4630      	mov	r0, r6
 800a4d6:	a941      	add	r1, sp, #260	; 0x104
 800a4d8:	f000 f87a 	bl	800a5d0 <_scanf_i>
 800a4dc:	e7ac      	b.n	800a438 <__ssvfiscanf_r+0x20c>
 800a4de:	4b0f      	ldr	r3, [pc, #60]	; (800a51c <__ssvfiscanf_r+0x2f0>)
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	f43f aecc 	beq.w	800a27e <__ssvfiscanf_r+0x52>
 800a4e6:	466b      	mov	r3, sp
 800a4e8:	4622      	mov	r2, r4
 800a4ea:	4630      	mov	r0, r6
 800a4ec:	a941      	add	r1, sp, #260	; 0x104
 800a4ee:	f7fc fbe1 	bl	8006cb4 <_scanf_float>
 800a4f2:	e7a1      	b.n	800a438 <__ssvfiscanf_r+0x20c>
 800a4f4:	89a3      	ldrh	r3, [r4, #12]
 800a4f6:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a4fa:	bf18      	it	ne
 800a4fc:	f04f 30ff 	movne.w	r0, #4294967295
 800a500:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800a504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a508:	9844      	ldr	r0, [sp, #272]	; 0x110
 800a50a:	e7f9      	b.n	800a500 <__ssvfiscanf_r+0x2d4>
 800a50c:	0800a179 	.word	0x0800a179
 800a510:	0800a1f3 	.word	0x0800a1f3
 800a514:	0800b889 	.word	0x0800b889
 800a518:	0800bc02 	.word	0x0800bc02
 800a51c:	08006cb5 	.word	0x08006cb5

0800a520 <_scanf_chars>:
 800a520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a524:	4615      	mov	r5, r2
 800a526:	688a      	ldr	r2, [r1, #8]
 800a528:	4680      	mov	r8, r0
 800a52a:	460c      	mov	r4, r1
 800a52c:	b932      	cbnz	r2, 800a53c <_scanf_chars+0x1c>
 800a52e:	698a      	ldr	r2, [r1, #24]
 800a530:	2a00      	cmp	r2, #0
 800a532:	bf0c      	ite	eq
 800a534:	2201      	moveq	r2, #1
 800a536:	f04f 32ff 	movne.w	r2, #4294967295
 800a53a:	608a      	str	r2, [r1, #8]
 800a53c:	2700      	movs	r7, #0
 800a53e:	6822      	ldr	r2, [r4, #0]
 800a540:	f8df 9088 	ldr.w	r9, [pc, #136]	; 800a5cc <_scanf_chars+0xac>
 800a544:	06d1      	lsls	r1, r2, #27
 800a546:	bf5f      	itttt	pl
 800a548:	681a      	ldrpl	r2, [r3, #0]
 800a54a:	1d11      	addpl	r1, r2, #4
 800a54c:	6019      	strpl	r1, [r3, #0]
 800a54e:	6816      	ldrpl	r6, [r2, #0]
 800a550:	69a0      	ldr	r0, [r4, #24]
 800a552:	b188      	cbz	r0, 800a578 <_scanf_chars+0x58>
 800a554:	2801      	cmp	r0, #1
 800a556:	d107      	bne.n	800a568 <_scanf_chars+0x48>
 800a558:	682b      	ldr	r3, [r5, #0]
 800a55a:	781a      	ldrb	r2, [r3, #0]
 800a55c:	6963      	ldr	r3, [r4, #20]
 800a55e:	5c9b      	ldrb	r3, [r3, r2]
 800a560:	b953      	cbnz	r3, 800a578 <_scanf_chars+0x58>
 800a562:	bb27      	cbnz	r7, 800a5ae <_scanf_chars+0x8e>
 800a564:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a568:	2802      	cmp	r0, #2
 800a56a:	d120      	bne.n	800a5ae <_scanf_chars+0x8e>
 800a56c:	682b      	ldr	r3, [r5, #0]
 800a56e:	781b      	ldrb	r3, [r3, #0]
 800a570:	f813 3009 	ldrb.w	r3, [r3, r9]
 800a574:	071b      	lsls	r3, r3, #28
 800a576:	d41a      	bmi.n	800a5ae <_scanf_chars+0x8e>
 800a578:	6823      	ldr	r3, [r4, #0]
 800a57a:	3701      	adds	r7, #1
 800a57c:	06da      	lsls	r2, r3, #27
 800a57e:	bf5e      	ittt	pl
 800a580:	682b      	ldrpl	r3, [r5, #0]
 800a582:	781b      	ldrbpl	r3, [r3, #0]
 800a584:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a588:	682a      	ldr	r2, [r5, #0]
 800a58a:	686b      	ldr	r3, [r5, #4]
 800a58c:	3201      	adds	r2, #1
 800a58e:	602a      	str	r2, [r5, #0]
 800a590:	68a2      	ldr	r2, [r4, #8]
 800a592:	3b01      	subs	r3, #1
 800a594:	3a01      	subs	r2, #1
 800a596:	606b      	str	r3, [r5, #4]
 800a598:	60a2      	str	r2, [r4, #8]
 800a59a:	b142      	cbz	r2, 800a5ae <_scanf_chars+0x8e>
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	dcd7      	bgt.n	800a550 <_scanf_chars+0x30>
 800a5a0:	4629      	mov	r1, r5
 800a5a2:	4640      	mov	r0, r8
 800a5a4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a5a8:	4798      	blx	r3
 800a5aa:	2800      	cmp	r0, #0
 800a5ac:	d0d0      	beq.n	800a550 <_scanf_chars+0x30>
 800a5ae:	6823      	ldr	r3, [r4, #0]
 800a5b0:	f013 0310 	ands.w	r3, r3, #16
 800a5b4:	d105      	bne.n	800a5c2 <_scanf_chars+0xa2>
 800a5b6:	68e2      	ldr	r2, [r4, #12]
 800a5b8:	3201      	adds	r2, #1
 800a5ba:	60e2      	str	r2, [r4, #12]
 800a5bc:	69a2      	ldr	r2, [r4, #24]
 800a5be:	b102      	cbz	r2, 800a5c2 <_scanf_chars+0xa2>
 800a5c0:	7033      	strb	r3, [r6, #0]
 800a5c2:	6923      	ldr	r3, [r4, #16]
 800a5c4:	2000      	movs	r0, #0
 800a5c6:	441f      	add	r7, r3
 800a5c8:	6127      	str	r7, [r4, #16]
 800a5ca:	e7cb      	b.n	800a564 <_scanf_chars+0x44>
 800a5cc:	0800b889 	.word	0x0800b889

0800a5d0 <_scanf_i>:
 800a5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d4:	460c      	mov	r4, r1
 800a5d6:	4698      	mov	r8, r3
 800a5d8:	4b72      	ldr	r3, [pc, #456]	; (800a7a4 <_scanf_i+0x1d4>)
 800a5da:	b087      	sub	sp, #28
 800a5dc:	4682      	mov	sl, r0
 800a5de:	4616      	mov	r6, r2
 800a5e0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a5e4:	ab03      	add	r3, sp, #12
 800a5e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a5ea:	4b6f      	ldr	r3, [pc, #444]	; (800a7a8 <_scanf_i+0x1d8>)
 800a5ec:	69a1      	ldr	r1, [r4, #24]
 800a5ee:	4a6f      	ldr	r2, [pc, #444]	; (800a7ac <_scanf_i+0x1dc>)
 800a5f0:	4627      	mov	r7, r4
 800a5f2:	2903      	cmp	r1, #3
 800a5f4:	bf18      	it	ne
 800a5f6:	461a      	movne	r2, r3
 800a5f8:	68a3      	ldr	r3, [r4, #8]
 800a5fa:	9201      	str	r2, [sp, #4]
 800a5fc:	1e5a      	subs	r2, r3, #1
 800a5fe:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a602:	bf81      	itttt	hi
 800a604:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a608:	eb03 0905 	addhi.w	r9, r3, r5
 800a60c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a610:	60a3      	strhi	r3, [r4, #8]
 800a612:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a616:	bf98      	it	ls
 800a618:	f04f 0900 	movls.w	r9, #0
 800a61c:	463d      	mov	r5, r7
 800a61e:	f04f 0b00 	mov.w	fp, #0
 800a622:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a626:	6023      	str	r3, [r4, #0]
 800a628:	6831      	ldr	r1, [r6, #0]
 800a62a:	ab03      	add	r3, sp, #12
 800a62c:	2202      	movs	r2, #2
 800a62e:	7809      	ldrb	r1, [r1, #0]
 800a630:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a634:	f7fe febc 	bl	80093b0 <memchr>
 800a638:	b328      	cbz	r0, 800a686 <_scanf_i+0xb6>
 800a63a:	f1bb 0f01 	cmp.w	fp, #1
 800a63e:	d159      	bne.n	800a6f4 <_scanf_i+0x124>
 800a640:	6862      	ldr	r2, [r4, #4]
 800a642:	b92a      	cbnz	r2, 800a650 <_scanf_i+0x80>
 800a644:	2308      	movs	r3, #8
 800a646:	6822      	ldr	r2, [r4, #0]
 800a648:	6063      	str	r3, [r4, #4]
 800a64a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a64e:	6022      	str	r2, [r4, #0]
 800a650:	6822      	ldr	r2, [r4, #0]
 800a652:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a656:	6022      	str	r2, [r4, #0]
 800a658:	68a2      	ldr	r2, [r4, #8]
 800a65a:	1e51      	subs	r1, r2, #1
 800a65c:	60a1      	str	r1, [r4, #8]
 800a65e:	b192      	cbz	r2, 800a686 <_scanf_i+0xb6>
 800a660:	6832      	ldr	r2, [r6, #0]
 800a662:	1c51      	adds	r1, r2, #1
 800a664:	6031      	str	r1, [r6, #0]
 800a666:	7812      	ldrb	r2, [r2, #0]
 800a668:	f805 2b01 	strb.w	r2, [r5], #1
 800a66c:	6872      	ldr	r2, [r6, #4]
 800a66e:	3a01      	subs	r2, #1
 800a670:	2a00      	cmp	r2, #0
 800a672:	6072      	str	r2, [r6, #4]
 800a674:	dc07      	bgt.n	800a686 <_scanf_i+0xb6>
 800a676:	4631      	mov	r1, r6
 800a678:	4650      	mov	r0, sl
 800a67a:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800a67e:	4790      	blx	r2
 800a680:	2800      	cmp	r0, #0
 800a682:	f040 8085 	bne.w	800a790 <_scanf_i+0x1c0>
 800a686:	f10b 0b01 	add.w	fp, fp, #1
 800a68a:	f1bb 0f03 	cmp.w	fp, #3
 800a68e:	d1cb      	bne.n	800a628 <_scanf_i+0x58>
 800a690:	6863      	ldr	r3, [r4, #4]
 800a692:	b90b      	cbnz	r3, 800a698 <_scanf_i+0xc8>
 800a694:	230a      	movs	r3, #10
 800a696:	6063      	str	r3, [r4, #4]
 800a698:	6863      	ldr	r3, [r4, #4]
 800a69a:	4945      	ldr	r1, [pc, #276]	; (800a7b0 <_scanf_i+0x1e0>)
 800a69c:	6960      	ldr	r0, [r4, #20]
 800a69e:	1ac9      	subs	r1, r1, r3
 800a6a0:	f000 f8b0 	bl	800a804 <__sccl>
 800a6a4:	f04f 0b00 	mov.w	fp, #0
 800a6a8:	68a3      	ldr	r3, [r4, #8]
 800a6aa:	6822      	ldr	r2, [r4, #0]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d03d      	beq.n	800a72c <_scanf_i+0x15c>
 800a6b0:	6831      	ldr	r1, [r6, #0]
 800a6b2:	6960      	ldr	r0, [r4, #20]
 800a6b4:	f891 c000 	ldrb.w	ip, [r1]
 800a6b8:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	d035      	beq.n	800a72c <_scanf_i+0x15c>
 800a6c0:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a6c4:	d124      	bne.n	800a710 <_scanf_i+0x140>
 800a6c6:	0510      	lsls	r0, r2, #20
 800a6c8:	d522      	bpl.n	800a710 <_scanf_i+0x140>
 800a6ca:	f10b 0b01 	add.w	fp, fp, #1
 800a6ce:	f1b9 0f00 	cmp.w	r9, #0
 800a6d2:	d003      	beq.n	800a6dc <_scanf_i+0x10c>
 800a6d4:	3301      	adds	r3, #1
 800a6d6:	f109 39ff 	add.w	r9, r9, #4294967295
 800a6da:	60a3      	str	r3, [r4, #8]
 800a6dc:	6873      	ldr	r3, [r6, #4]
 800a6de:	3b01      	subs	r3, #1
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	6073      	str	r3, [r6, #4]
 800a6e4:	dd1b      	ble.n	800a71e <_scanf_i+0x14e>
 800a6e6:	6833      	ldr	r3, [r6, #0]
 800a6e8:	3301      	adds	r3, #1
 800a6ea:	6033      	str	r3, [r6, #0]
 800a6ec:	68a3      	ldr	r3, [r4, #8]
 800a6ee:	3b01      	subs	r3, #1
 800a6f0:	60a3      	str	r3, [r4, #8]
 800a6f2:	e7d9      	b.n	800a6a8 <_scanf_i+0xd8>
 800a6f4:	f1bb 0f02 	cmp.w	fp, #2
 800a6f8:	d1ae      	bne.n	800a658 <_scanf_i+0x88>
 800a6fa:	6822      	ldr	r2, [r4, #0]
 800a6fc:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a700:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a704:	d1bf      	bne.n	800a686 <_scanf_i+0xb6>
 800a706:	2310      	movs	r3, #16
 800a708:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a70c:	6063      	str	r3, [r4, #4]
 800a70e:	e7a2      	b.n	800a656 <_scanf_i+0x86>
 800a710:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a714:	6022      	str	r2, [r4, #0]
 800a716:	780b      	ldrb	r3, [r1, #0]
 800a718:	f805 3b01 	strb.w	r3, [r5], #1
 800a71c:	e7de      	b.n	800a6dc <_scanf_i+0x10c>
 800a71e:	4631      	mov	r1, r6
 800a720:	4650      	mov	r0, sl
 800a722:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a726:	4798      	blx	r3
 800a728:	2800      	cmp	r0, #0
 800a72a:	d0df      	beq.n	800a6ec <_scanf_i+0x11c>
 800a72c:	6823      	ldr	r3, [r4, #0]
 800a72e:	05d9      	lsls	r1, r3, #23
 800a730:	d50d      	bpl.n	800a74e <_scanf_i+0x17e>
 800a732:	42bd      	cmp	r5, r7
 800a734:	d909      	bls.n	800a74a <_scanf_i+0x17a>
 800a736:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a73a:	4632      	mov	r2, r6
 800a73c:	4650      	mov	r0, sl
 800a73e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a742:	f105 39ff 	add.w	r9, r5, #4294967295
 800a746:	4798      	blx	r3
 800a748:	464d      	mov	r5, r9
 800a74a:	42bd      	cmp	r5, r7
 800a74c:	d028      	beq.n	800a7a0 <_scanf_i+0x1d0>
 800a74e:	6822      	ldr	r2, [r4, #0]
 800a750:	f012 0210 	ands.w	r2, r2, #16
 800a754:	d113      	bne.n	800a77e <_scanf_i+0x1ae>
 800a756:	702a      	strb	r2, [r5, #0]
 800a758:	4639      	mov	r1, r7
 800a75a:	6863      	ldr	r3, [r4, #4]
 800a75c:	4650      	mov	r0, sl
 800a75e:	9e01      	ldr	r6, [sp, #4]
 800a760:	47b0      	blx	r6
 800a762:	f8d8 3000 	ldr.w	r3, [r8]
 800a766:	6821      	ldr	r1, [r4, #0]
 800a768:	1d1a      	adds	r2, r3, #4
 800a76a:	f8c8 2000 	str.w	r2, [r8]
 800a76e:	f011 0f20 	tst.w	r1, #32
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	d00f      	beq.n	800a796 <_scanf_i+0x1c6>
 800a776:	6018      	str	r0, [r3, #0]
 800a778:	68e3      	ldr	r3, [r4, #12]
 800a77a:	3301      	adds	r3, #1
 800a77c:	60e3      	str	r3, [r4, #12]
 800a77e:	2000      	movs	r0, #0
 800a780:	1bed      	subs	r5, r5, r7
 800a782:	44ab      	add	fp, r5
 800a784:	6925      	ldr	r5, [r4, #16]
 800a786:	445d      	add	r5, fp
 800a788:	6125      	str	r5, [r4, #16]
 800a78a:	b007      	add	sp, #28
 800a78c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a790:	f04f 0b00 	mov.w	fp, #0
 800a794:	e7ca      	b.n	800a72c <_scanf_i+0x15c>
 800a796:	07ca      	lsls	r2, r1, #31
 800a798:	bf4c      	ite	mi
 800a79a:	8018      	strhmi	r0, [r3, #0]
 800a79c:	6018      	strpl	r0, [r3, #0]
 800a79e:	e7eb      	b.n	800a778 <_scanf_i+0x1a8>
 800a7a0:	2001      	movs	r0, #1
 800a7a2:	e7f2      	b.n	800a78a <_scanf_i+0x1ba>
 800a7a4:	0800b7d4 	.word	0x0800b7d4
 800a7a8:	0800a995 	.word	0x0800a995
 800a7ac:	08007f41 	.word	0x08007f41
 800a7b0:	0800bc26 	.word	0x0800bc26

0800a7b4 <_read_r>:
 800a7b4:	b538      	push	{r3, r4, r5, lr}
 800a7b6:	4604      	mov	r4, r0
 800a7b8:	4608      	mov	r0, r1
 800a7ba:	4611      	mov	r1, r2
 800a7bc:	2200      	movs	r2, #0
 800a7be:	4d05      	ldr	r5, [pc, #20]	; (800a7d4 <_read_r+0x20>)
 800a7c0:	602a      	str	r2, [r5, #0]
 800a7c2:	461a      	mov	r2, r3
 800a7c4:	f7f7 ff39 	bl	800263a <_read>
 800a7c8:	1c43      	adds	r3, r0, #1
 800a7ca:	d102      	bne.n	800a7d2 <_read_r+0x1e>
 800a7cc:	682b      	ldr	r3, [r5, #0]
 800a7ce:	b103      	cbz	r3, 800a7d2 <_read_r+0x1e>
 800a7d0:	6023      	str	r3, [r4, #0]
 800a7d2:	bd38      	pop	{r3, r4, r5, pc}
 800a7d4:	20000410 	.word	0x20000410

0800a7d8 <nan>:
 800a7d8:	2000      	movs	r0, #0
 800a7da:	4901      	ldr	r1, [pc, #4]	; (800a7e0 <nan+0x8>)
 800a7dc:	4770      	bx	lr
 800a7de:	bf00      	nop
 800a7e0:	7ff80000 	.word	0x7ff80000

0800a7e4 <_sbrk_r>:
 800a7e4:	b538      	push	{r3, r4, r5, lr}
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	4d05      	ldr	r5, [pc, #20]	; (800a800 <_sbrk_r+0x1c>)
 800a7ea:	4604      	mov	r4, r0
 800a7ec:	4608      	mov	r0, r1
 800a7ee:	602b      	str	r3, [r5, #0]
 800a7f0:	f7f7 ff8c 	bl	800270c <_sbrk>
 800a7f4:	1c43      	adds	r3, r0, #1
 800a7f6:	d102      	bne.n	800a7fe <_sbrk_r+0x1a>
 800a7f8:	682b      	ldr	r3, [r5, #0]
 800a7fa:	b103      	cbz	r3, 800a7fe <_sbrk_r+0x1a>
 800a7fc:	6023      	str	r3, [r4, #0]
 800a7fe:	bd38      	pop	{r3, r4, r5, pc}
 800a800:	20000410 	.word	0x20000410

0800a804 <__sccl>:
 800a804:	b570      	push	{r4, r5, r6, lr}
 800a806:	780b      	ldrb	r3, [r1, #0]
 800a808:	4604      	mov	r4, r0
 800a80a:	2b5e      	cmp	r3, #94	; 0x5e
 800a80c:	bf13      	iteet	ne
 800a80e:	2200      	movne	r2, #0
 800a810:	2201      	moveq	r2, #1
 800a812:	784b      	ldrbeq	r3, [r1, #1]
 800a814:	1c48      	addne	r0, r1, #1
 800a816:	bf08      	it	eq
 800a818:	1c88      	addeq	r0, r1, #2
 800a81a:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800a81e:	1e61      	subs	r1, r4, #1
 800a820:	f801 2f01 	strb.w	r2, [r1, #1]!
 800a824:	42a9      	cmp	r1, r5
 800a826:	d1fb      	bne.n	800a820 <__sccl+0x1c>
 800a828:	b90b      	cbnz	r3, 800a82e <__sccl+0x2a>
 800a82a:	3801      	subs	r0, #1
 800a82c:	bd70      	pop	{r4, r5, r6, pc}
 800a82e:	f082 0101 	eor.w	r1, r2, #1
 800a832:	54e1      	strb	r1, [r4, r3]
 800a834:	1c42      	adds	r2, r0, #1
 800a836:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800a83a:	4610      	mov	r0, r2
 800a83c:	2d2d      	cmp	r5, #45	; 0x2d
 800a83e:	f102 36ff 	add.w	r6, r2, #4294967295
 800a842:	d006      	beq.n	800a852 <__sccl+0x4e>
 800a844:	2d5d      	cmp	r5, #93	; 0x5d
 800a846:	d0f1      	beq.n	800a82c <__sccl+0x28>
 800a848:	b90d      	cbnz	r5, 800a84e <__sccl+0x4a>
 800a84a:	4630      	mov	r0, r6
 800a84c:	e7ee      	b.n	800a82c <__sccl+0x28>
 800a84e:	462b      	mov	r3, r5
 800a850:	e7ef      	b.n	800a832 <__sccl+0x2e>
 800a852:	7816      	ldrb	r6, [r2, #0]
 800a854:	2e5d      	cmp	r6, #93	; 0x5d
 800a856:	d0fa      	beq.n	800a84e <__sccl+0x4a>
 800a858:	42b3      	cmp	r3, r6
 800a85a:	dcf8      	bgt.n	800a84e <__sccl+0x4a>
 800a85c:	4618      	mov	r0, r3
 800a85e:	3001      	adds	r0, #1
 800a860:	4286      	cmp	r6, r0
 800a862:	5421      	strb	r1, [r4, r0]
 800a864:	dcfb      	bgt.n	800a85e <__sccl+0x5a>
 800a866:	43d8      	mvns	r0, r3
 800a868:	4430      	add	r0, r6
 800a86a:	42b3      	cmp	r3, r6
 800a86c:	bfa8      	it	ge
 800a86e:	2000      	movge	r0, #0
 800a870:	1c5d      	adds	r5, r3, #1
 800a872:	182b      	adds	r3, r5, r0
 800a874:	3202      	adds	r2, #2
 800a876:	e7de      	b.n	800a836 <__sccl+0x32>

0800a878 <strncmp>:
 800a878:	b510      	push	{r4, lr}
 800a87a:	b16a      	cbz	r2, 800a898 <strncmp+0x20>
 800a87c:	3901      	subs	r1, #1
 800a87e:	1884      	adds	r4, r0, r2
 800a880:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a884:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a888:	4293      	cmp	r3, r2
 800a88a:	d103      	bne.n	800a894 <strncmp+0x1c>
 800a88c:	42a0      	cmp	r0, r4
 800a88e:	d001      	beq.n	800a894 <strncmp+0x1c>
 800a890:	2b00      	cmp	r3, #0
 800a892:	d1f5      	bne.n	800a880 <strncmp+0x8>
 800a894:	1a98      	subs	r0, r3, r2
 800a896:	bd10      	pop	{r4, pc}
 800a898:	4610      	mov	r0, r2
 800a89a:	e7fc      	b.n	800a896 <strncmp+0x1e>

0800a89c <_strtoul_l.isra.0>:
 800a89c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a8a0:	468c      	mov	ip, r1
 800a8a2:	4686      	mov	lr, r0
 800a8a4:	4e3a      	ldr	r6, [pc, #232]	; (800a990 <_strtoul_l.isra.0+0xf4>)
 800a8a6:	4660      	mov	r0, ip
 800a8a8:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800a8ac:	5da5      	ldrb	r5, [r4, r6]
 800a8ae:	f015 0508 	ands.w	r5, r5, #8
 800a8b2:	d1f8      	bne.n	800a8a6 <_strtoul_l.isra.0+0xa>
 800a8b4:	2c2d      	cmp	r4, #45	; 0x2d
 800a8b6:	d134      	bne.n	800a922 <_strtoul_l.isra.0+0x86>
 800a8b8:	f04f 0801 	mov.w	r8, #1
 800a8bc:	f89c 4000 	ldrb.w	r4, [ip]
 800a8c0:	f100 0c02 	add.w	ip, r0, #2
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d05e      	beq.n	800a986 <_strtoul_l.isra.0+0xea>
 800a8c8:	2b10      	cmp	r3, #16
 800a8ca:	d10c      	bne.n	800a8e6 <_strtoul_l.isra.0+0x4a>
 800a8cc:	2c30      	cmp	r4, #48	; 0x30
 800a8ce:	d10a      	bne.n	800a8e6 <_strtoul_l.isra.0+0x4a>
 800a8d0:	f89c 0000 	ldrb.w	r0, [ip]
 800a8d4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a8d8:	2858      	cmp	r0, #88	; 0x58
 800a8da:	d14f      	bne.n	800a97c <_strtoul_l.isra.0+0xe0>
 800a8dc:	2310      	movs	r3, #16
 800a8de:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800a8e2:	f10c 0c02 	add.w	ip, ip, #2
 800a8e6:	f04f 37ff 	mov.w	r7, #4294967295
 800a8ea:	fbb7 f7f3 	udiv	r7, r7, r3
 800a8ee:	2500      	movs	r5, #0
 800a8f0:	fb03 f907 	mul.w	r9, r3, r7
 800a8f4:	4628      	mov	r0, r5
 800a8f6:	ea6f 0909 	mvn.w	r9, r9
 800a8fa:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800a8fe:	2e09      	cmp	r6, #9
 800a900:	d818      	bhi.n	800a934 <_strtoul_l.isra.0+0x98>
 800a902:	4634      	mov	r4, r6
 800a904:	42a3      	cmp	r3, r4
 800a906:	dd24      	ble.n	800a952 <_strtoul_l.isra.0+0xb6>
 800a908:	2d00      	cmp	r5, #0
 800a90a:	db1f      	blt.n	800a94c <_strtoul_l.isra.0+0xb0>
 800a90c:	4287      	cmp	r7, r0
 800a90e:	d31d      	bcc.n	800a94c <_strtoul_l.isra.0+0xb0>
 800a910:	d101      	bne.n	800a916 <_strtoul_l.isra.0+0x7a>
 800a912:	45a1      	cmp	r9, r4
 800a914:	db1a      	blt.n	800a94c <_strtoul_l.isra.0+0xb0>
 800a916:	2501      	movs	r5, #1
 800a918:	fb00 4003 	mla	r0, r0, r3, r4
 800a91c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800a920:	e7eb      	b.n	800a8fa <_strtoul_l.isra.0+0x5e>
 800a922:	2c2b      	cmp	r4, #43	; 0x2b
 800a924:	bf08      	it	eq
 800a926:	f89c 4000 	ldrbeq.w	r4, [ip]
 800a92a:	46a8      	mov	r8, r5
 800a92c:	bf08      	it	eq
 800a92e:	f100 0c02 	addeq.w	ip, r0, #2
 800a932:	e7c7      	b.n	800a8c4 <_strtoul_l.isra.0+0x28>
 800a934:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800a938:	2e19      	cmp	r6, #25
 800a93a:	d801      	bhi.n	800a940 <_strtoul_l.isra.0+0xa4>
 800a93c:	3c37      	subs	r4, #55	; 0x37
 800a93e:	e7e1      	b.n	800a904 <_strtoul_l.isra.0+0x68>
 800a940:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800a944:	2e19      	cmp	r6, #25
 800a946:	d804      	bhi.n	800a952 <_strtoul_l.isra.0+0xb6>
 800a948:	3c57      	subs	r4, #87	; 0x57
 800a94a:	e7db      	b.n	800a904 <_strtoul_l.isra.0+0x68>
 800a94c:	f04f 35ff 	mov.w	r5, #4294967295
 800a950:	e7e4      	b.n	800a91c <_strtoul_l.isra.0+0x80>
 800a952:	2d00      	cmp	r5, #0
 800a954:	da07      	bge.n	800a966 <_strtoul_l.isra.0+0xca>
 800a956:	2322      	movs	r3, #34	; 0x22
 800a958:	f04f 30ff 	mov.w	r0, #4294967295
 800a95c:	f8ce 3000 	str.w	r3, [lr]
 800a960:	b942      	cbnz	r2, 800a974 <_strtoul_l.isra.0+0xd8>
 800a962:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a966:	f1b8 0f00 	cmp.w	r8, #0
 800a96a:	d000      	beq.n	800a96e <_strtoul_l.isra.0+0xd2>
 800a96c:	4240      	negs	r0, r0
 800a96e:	2a00      	cmp	r2, #0
 800a970:	d0f7      	beq.n	800a962 <_strtoul_l.isra.0+0xc6>
 800a972:	b10d      	cbz	r5, 800a978 <_strtoul_l.isra.0+0xdc>
 800a974:	f10c 31ff 	add.w	r1, ip, #4294967295
 800a978:	6011      	str	r1, [r2, #0]
 800a97a:	e7f2      	b.n	800a962 <_strtoul_l.isra.0+0xc6>
 800a97c:	2430      	movs	r4, #48	; 0x30
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d1b1      	bne.n	800a8e6 <_strtoul_l.isra.0+0x4a>
 800a982:	2308      	movs	r3, #8
 800a984:	e7af      	b.n	800a8e6 <_strtoul_l.isra.0+0x4a>
 800a986:	2c30      	cmp	r4, #48	; 0x30
 800a988:	d0a2      	beq.n	800a8d0 <_strtoul_l.isra.0+0x34>
 800a98a:	230a      	movs	r3, #10
 800a98c:	e7ab      	b.n	800a8e6 <_strtoul_l.isra.0+0x4a>
 800a98e:	bf00      	nop
 800a990:	0800b889 	.word	0x0800b889

0800a994 <_strtoul_r>:
 800a994:	f7ff bf82 	b.w	800a89c <_strtoul_l.isra.0>

0800a998 <__submore>:
 800a998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a99c:	460c      	mov	r4, r1
 800a99e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a9a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a9a4:	4299      	cmp	r1, r3
 800a9a6:	d11b      	bne.n	800a9e0 <__submore+0x48>
 800a9a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a9ac:	f7ff fa2e 	bl	8009e0c <_malloc_r>
 800a9b0:	b918      	cbnz	r0, 800a9ba <__submore+0x22>
 800a9b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a9b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9be:	63a3      	str	r3, [r4, #56]	; 0x38
 800a9c0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a9c4:	6360      	str	r0, [r4, #52]	; 0x34
 800a9c6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a9ca:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a9ce:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a9d2:	7043      	strb	r3, [r0, #1]
 800a9d4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a9d8:	7003      	strb	r3, [r0, #0]
 800a9da:	6020      	str	r0, [r4, #0]
 800a9dc:	2000      	movs	r0, #0
 800a9de:	e7ea      	b.n	800a9b6 <__submore+0x1e>
 800a9e0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a9e2:	0077      	lsls	r7, r6, #1
 800a9e4:	463a      	mov	r2, r7
 800a9e6:	f000 fa2d 	bl	800ae44 <_realloc_r>
 800a9ea:	4605      	mov	r5, r0
 800a9ec:	2800      	cmp	r0, #0
 800a9ee:	d0e0      	beq.n	800a9b2 <__submore+0x1a>
 800a9f0:	eb00 0806 	add.w	r8, r0, r6
 800a9f4:	4601      	mov	r1, r0
 800a9f6:	4632      	mov	r2, r6
 800a9f8:	4640      	mov	r0, r8
 800a9fa:	f7fe fce7 	bl	80093cc <memcpy>
 800a9fe:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800aa02:	f8c4 8000 	str.w	r8, [r4]
 800aa06:	e7e9      	b.n	800a9dc <__submore+0x44>

0800aa08 <__ascii_wctomb>:
 800aa08:	4603      	mov	r3, r0
 800aa0a:	4608      	mov	r0, r1
 800aa0c:	b141      	cbz	r1, 800aa20 <__ascii_wctomb+0x18>
 800aa0e:	2aff      	cmp	r2, #255	; 0xff
 800aa10:	d904      	bls.n	800aa1c <__ascii_wctomb+0x14>
 800aa12:	228a      	movs	r2, #138	; 0x8a
 800aa14:	f04f 30ff 	mov.w	r0, #4294967295
 800aa18:	601a      	str	r2, [r3, #0]
 800aa1a:	4770      	bx	lr
 800aa1c:	2001      	movs	r0, #1
 800aa1e:	700a      	strb	r2, [r1, #0]
 800aa20:	4770      	bx	lr
	...

0800aa24 <__assert_func>:
 800aa24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa26:	4614      	mov	r4, r2
 800aa28:	461a      	mov	r2, r3
 800aa2a:	4b09      	ldr	r3, [pc, #36]	; (800aa50 <__assert_func+0x2c>)
 800aa2c:	4605      	mov	r5, r0
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	68d8      	ldr	r0, [r3, #12]
 800aa32:	b14c      	cbz	r4, 800aa48 <__assert_func+0x24>
 800aa34:	4b07      	ldr	r3, [pc, #28]	; (800aa54 <__assert_func+0x30>)
 800aa36:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa3a:	9100      	str	r1, [sp, #0]
 800aa3c:	462b      	mov	r3, r5
 800aa3e:	4906      	ldr	r1, [pc, #24]	; (800aa58 <__assert_func+0x34>)
 800aa40:	f000 f9a6 	bl	800ad90 <fiprintf>
 800aa44:	f000 fc3c 	bl	800b2c0 <abort>
 800aa48:	4b04      	ldr	r3, [pc, #16]	; (800aa5c <__assert_func+0x38>)
 800aa4a:	461c      	mov	r4, r3
 800aa4c:	e7f3      	b.n	800aa36 <__assert_func+0x12>
 800aa4e:	bf00      	nop
 800aa50:	2000000c 	.word	0x2000000c
 800aa54:	0800bc28 	.word	0x0800bc28
 800aa58:	0800bc35 	.word	0x0800bc35
 800aa5c:	0800bc63 	.word	0x0800bc63

0800aa60 <__sflush_r>:
 800aa60:	898a      	ldrh	r2, [r1, #12]
 800aa62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa66:	4605      	mov	r5, r0
 800aa68:	0710      	lsls	r0, r2, #28
 800aa6a:	460c      	mov	r4, r1
 800aa6c:	d458      	bmi.n	800ab20 <__sflush_r+0xc0>
 800aa6e:	684b      	ldr	r3, [r1, #4]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	dc05      	bgt.n	800aa80 <__sflush_r+0x20>
 800aa74:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	dc02      	bgt.n	800aa80 <__sflush_r+0x20>
 800aa7a:	2000      	movs	r0, #0
 800aa7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa82:	2e00      	cmp	r6, #0
 800aa84:	d0f9      	beq.n	800aa7a <__sflush_r+0x1a>
 800aa86:	2300      	movs	r3, #0
 800aa88:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aa8c:	682f      	ldr	r7, [r5, #0]
 800aa8e:	602b      	str	r3, [r5, #0]
 800aa90:	d032      	beq.n	800aaf8 <__sflush_r+0x98>
 800aa92:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aa94:	89a3      	ldrh	r3, [r4, #12]
 800aa96:	075a      	lsls	r2, r3, #29
 800aa98:	d505      	bpl.n	800aaa6 <__sflush_r+0x46>
 800aa9a:	6863      	ldr	r3, [r4, #4]
 800aa9c:	1ac0      	subs	r0, r0, r3
 800aa9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aaa0:	b10b      	cbz	r3, 800aaa6 <__sflush_r+0x46>
 800aaa2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aaa4:	1ac0      	subs	r0, r0, r3
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	4602      	mov	r2, r0
 800aaaa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aaac:	4628      	mov	r0, r5
 800aaae:	6a21      	ldr	r1, [r4, #32]
 800aab0:	47b0      	blx	r6
 800aab2:	1c43      	adds	r3, r0, #1
 800aab4:	89a3      	ldrh	r3, [r4, #12]
 800aab6:	d106      	bne.n	800aac6 <__sflush_r+0x66>
 800aab8:	6829      	ldr	r1, [r5, #0]
 800aaba:	291d      	cmp	r1, #29
 800aabc:	d82c      	bhi.n	800ab18 <__sflush_r+0xb8>
 800aabe:	4a2a      	ldr	r2, [pc, #168]	; (800ab68 <__sflush_r+0x108>)
 800aac0:	40ca      	lsrs	r2, r1
 800aac2:	07d6      	lsls	r6, r2, #31
 800aac4:	d528      	bpl.n	800ab18 <__sflush_r+0xb8>
 800aac6:	2200      	movs	r2, #0
 800aac8:	6062      	str	r2, [r4, #4]
 800aaca:	6922      	ldr	r2, [r4, #16]
 800aacc:	04d9      	lsls	r1, r3, #19
 800aace:	6022      	str	r2, [r4, #0]
 800aad0:	d504      	bpl.n	800aadc <__sflush_r+0x7c>
 800aad2:	1c42      	adds	r2, r0, #1
 800aad4:	d101      	bne.n	800aada <__sflush_r+0x7a>
 800aad6:	682b      	ldr	r3, [r5, #0]
 800aad8:	b903      	cbnz	r3, 800aadc <__sflush_r+0x7c>
 800aada:	6560      	str	r0, [r4, #84]	; 0x54
 800aadc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aade:	602f      	str	r7, [r5, #0]
 800aae0:	2900      	cmp	r1, #0
 800aae2:	d0ca      	beq.n	800aa7a <__sflush_r+0x1a>
 800aae4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aae8:	4299      	cmp	r1, r3
 800aaea:	d002      	beq.n	800aaf2 <__sflush_r+0x92>
 800aaec:	4628      	mov	r0, r5
 800aaee:	f7ff f941 	bl	8009d74 <_free_r>
 800aaf2:	2000      	movs	r0, #0
 800aaf4:	6360      	str	r0, [r4, #52]	; 0x34
 800aaf6:	e7c1      	b.n	800aa7c <__sflush_r+0x1c>
 800aaf8:	6a21      	ldr	r1, [r4, #32]
 800aafa:	2301      	movs	r3, #1
 800aafc:	4628      	mov	r0, r5
 800aafe:	47b0      	blx	r6
 800ab00:	1c41      	adds	r1, r0, #1
 800ab02:	d1c7      	bne.n	800aa94 <__sflush_r+0x34>
 800ab04:	682b      	ldr	r3, [r5, #0]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d0c4      	beq.n	800aa94 <__sflush_r+0x34>
 800ab0a:	2b1d      	cmp	r3, #29
 800ab0c:	d001      	beq.n	800ab12 <__sflush_r+0xb2>
 800ab0e:	2b16      	cmp	r3, #22
 800ab10:	d101      	bne.n	800ab16 <__sflush_r+0xb6>
 800ab12:	602f      	str	r7, [r5, #0]
 800ab14:	e7b1      	b.n	800aa7a <__sflush_r+0x1a>
 800ab16:	89a3      	ldrh	r3, [r4, #12]
 800ab18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab1c:	81a3      	strh	r3, [r4, #12]
 800ab1e:	e7ad      	b.n	800aa7c <__sflush_r+0x1c>
 800ab20:	690f      	ldr	r7, [r1, #16]
 800ab22:	2f00      	cmp	r7, #0
 800ab24:	d0a9      	beq.n	800aa7a <__sflush_r+0x1a>
 800ab26:	0793      	lsls	r3, r2, #30
 800ab28:	bf18      	it	ne
 800ab2a:	2300      	movne	r3, #0
 800ab2c:	680e      	ldr	r6, [r1, #0]
 800ab2e:	bf08      	it	eq
 800ab30:	694b      	ldreq	r3, [r1, #20]
 800ab32:	eba6 0807 	sub.w	r8, r6, r7
 800ab36:	600f      	str	r7, [r1, #0]
 800ab38:	608b      	str	r3, [r1, #8]
 800ab3a:	f1b8 0f00 	cmp.w	r8, #0
 800ab3e:	dd9c      	ble.n	800aa7a <__sflush_r+0x1a>
 800ab40:	4643      	mov	r3, r8
 800ab42:	463a      	mov	r2, r7
 800ab44:	4628      	mov	r0, r5
 800ab46:	6a21      	ldr	r1, [r4, #32]
 800ab48:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ab4a:	47b0      	blx	r6
 800ab4c:	2800      	cmp	r0, #0
 800ab4e:	dc06      	bgt.n	800ab5e <__sflush_r+0xfe>
 800ab50:	89a3      	ldrh	r3, [r4, #12]
 800ab52:	f04f 30ff 	mov.w	r0, #4294967295
 800ab56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab5a:	81a3      	strh	r3, [r4, #12]
 800ab5c:	e78e      	b.n	800aa7c <__sflush_r+0x1c>
 800ab5e:	4407      	add	r7, r0
 800ab60:	eba8 0800 	sub.w	r8, r8, r0
 800ab64:	e7e9      	b.n	800ab3a <__sflush_r+0xda>
 800ab66:	bf00      	nop
 800ab68:	20400001 	.word	0x20400001

0800ab6c <_fflush_r>:
 800ab6c:	b538      	push	{r3, r4, r5, lr}
 800ab6e:	690b      	ldr	r3, [r1, #16]
 800ab70:	4605      	mov	r5, r0
 800ab72:	460c      	mov	r4, r1
 800ab74:	b913      	cbnz	r3, 800ab7c <_fflush_r+0x10>
 800ab76:	2500      	movs	r5, #0
 800ab78:	4628      	mov	r0, r5
 800ab7a:	bd38      	pop	{r3, r4, r5, pc}
 800ab7c:	b118      	cbz	r0, 800ab86 <_fflush_r+0x1a>
 800ab7e:	6983      	ldr	r3, [r0, #24]
 800ab80:	b90b      	cbnz	r3, 800ab86 <_fflush_r+0x1a>
 800ab82:	f000 f887 	bl	800ac94 <__sinit>
 800ab86:	4b14      	ldr	r3, [pc, #80]	; (800abd8 <_fflush_r+0x6c>)
 800ab88:	429c      	cmp	r4, r3
 800ab8a:	d11b      	bne.n	800abc4 <_fflush_r+0x58>
 800ab8c:	686c      	ldr	r4, [r5, #4]
 800ab8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d0ef      	beq.n	800ab76 <_fflush_r+0xa>
 800ab96:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ab98:	07d0      	lsls	r0, r2, #31
 800ab9a:	d404      	bmi.n	800aba6 <_fflush_r+0x3a>
 800ab9c:	0599      	lsls	r1, r3, #22
 800ab9e:	d402      	bmi.n	800aba6 <_fflush_r+0x3a>
 800aba0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aba2:	f000 f927 	bl	800adf4 <__retarget_lock_acquire_recursive>
 800aba6:	4628      	mov	r0, r5
 800aba8:	4621      	mov	r1, r4
 800abaa:	f7ff ff59 	bl	800aa60 <__sflush_r>
 800abae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800abb0:	4605      	mov	r5, r0
 800abb2:	07da      	lsls	r2, r3, #31
 800abb4:	d4e0      	bmi.n	800ab78 <_fflush_r+0xc>
 800abb6:	89a3      	ldrh	r3, [r4, #12]
 800abb8:	059b      	lsls	r3, r3, #22
 800abba:	d4dd      	bmi.n	800ab78 <_fflush_r+0xc>
 800abbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800abbe:	f000 f91a 	bl	800adf6 <__retarget_lock_release_recursive>
 800abc2:	e7d9      	b.n	800ab78 <_fflush_r+0xc>
 800abc4:	4b05      	ldr	r3, [pc, #20]	; (800abdc <_fflush_r+0x70>)
 800abc6:	429c      	cmp	r4, r3
 800abc8:	d101      	bne.n	800abce <_fflush_r+0x62>
 800abca:	68ac      	ldr	r4, [r5, #8]
 800abcc:	e7df      	b.n	800ab8e <_fflush_r+0x22>
 800abce:	4b04      	ldr	r3, [pc, #16]	; (800abe0 <_fflush_r+0x74>)
 800abd0:	429c      	cmp	r4, r3
 800abd2:	bf08      	it	eq
 800abd4:	68ec      	ldreq	r4, [r5, #12]
 800abd6:	e7da      	b.n	800ab8e <_fflush_r+0x22>
 800abd8:	0800bc84 	.word	0x0800bc84
 800abdc:	0800bca4 	.word	0x0800bca4
 800abe0:	0800bc64 	.word	0x0800bc64

0800abe4 <std>:
 800abe4:	2300      	movs	r3, #0
 800abe6:	b510      	push	{r4, lr}
 800abe8:	4604      	mov	r4, r0
 800abea:	e9c0 3300 	strd	r3, r3, [r0]
 800abee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abf2:	6083      	str	r3, [r0, #8]
 800abf4:	8181      	strh	r1, [r0, #12]
 800abf6:	6643      	str	r3, [r0, #100]	; 0x64
 800abf8:	81c2      	strh	r2, [r0, #14]
 800abfa:	6183      	str	r3, [r0, #24]
 800abfc:	4619      	mov	r1, r3
 800abfe:	2208      	movs	r2, #8
 800ac00:	305c      	adds	r0, #92	; 0x5c
 800ac02:	f7fb fbef 	bl	80063e4 <memset>
 800ac06:	4b05      	ldr	r3, [pc, #20]	; (800ac1c <std+0x38>)
 800ac08:	6224      	str	r4, [r4, #32]
 800ac0a:	6263      	str	r3, [r4, #36]	; 0x24
 800ac0c:	4b04      	ldr	r3, [pc, #16]	; (800ac20 <std+0x3c>)
 800ac0e:	62a3      	str	r3, [r4, #40]	; 0x28
 800ac10:	4b04      	ldr	r3, [pc, #16]	; (800ac24 <std+0x40>)
 800ac12:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ac14:	4b04      	ldr	r3, [pc, #16]	; (800ac28 <std+0x44>)
 800ac16:	6323      	str	r3, [r4, #48]	; 0x30
 800ac18:	bd10      	pop	{r4, pc}
 800ac1a:	bf00      	nop
 800ac1c:	08007175 	.word	0x08007175
 800ac20:	0800719b 	.word	0x0800719b
 800ac24:	080071d3 	.word	0x080071d3
 800ac28:	080071f7 	.word	0x080071f7

0800ac2c <_cleanup_r>:
 800ac2c:	4901      	ldr	r1, [pc, #4]	; (800ac34 <_cleanup_r+0x8>)
 800ac2e:	f000 b8c1 	b.w	800adb4 <_fwalk_reent>
 800ac32:	bf00      	nop
 800ac34:	0800ab6d 	.word	0x0800ab6d

0800ac38 <__sfmoreglue>:
 800ac38:	b570      	push	{r4, r5, r6, lr}
 800ac3a:	2568      	movs	r5, #104	; 0x68
 800ac3c:	1e4a      	subs	r2, r1, #1
 800ac3e:	4355      	muls	r5, r2
 800ac40:	460e      	mov	r6, r1
 800ac42:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ac46:	f7ff f8e1 	bl	8009e0c <_malloc_r>
 800ac4a:	4604      	mov	r4, r0
 800ac4c:	b140      	cbz	r0, 800ac60 <__sfmoreglue+0x28>
 800ac4e:	2100      	movs	r1, #0
 800ac50:	e9c0 1600 	strd	r1, r6, [r0]
 800ac54:	300c      	adds	r0, #12
 800ac56:	60a0      	str	r0, [r4, #8]
 800ac58:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ac5c:	f7fb fbc2 	bl	80063e4 <memset>
 800ac60:	4620      	mov	r0, r4
 800ac62:	bd70      	pop	{r4, r5, r6, pc}

0800ac64 <__sfp_lock_acquire>:
 800ac64:	4801      	ldr	r0, [pc, #4]	; (800ac6c <__sfp_lock_acquire+0x8>)
 800ac66:	f000 b8c5 	b.w	800adf4 <__retarget_lock_acquire_recursive>
 800ac6a:	bf00      	nop
 800ac6c:	2000041c 	.word	0x2000041c

0800ac70 <__sfp_lock_release>:
 800ac70:	4801      	ldr	r0, [pc, #4]	; (800ac78 <__sfp_lock_release+0x8>)
 800ac72:	f000 b8c0 	b.w	800adf6 <__retarget_lock_release_recursive>
 800ac76:	bf00      	nop
 800ac78:	2000041c 	.word	0x2000041c

0800ac7c <__sinit_lock_acquire>:
 800ac7c:	4801      	ldr	r0, [pc, #4]	; (800ac84 <__sinit_lock_acquire+0x8>)
 800ac7e:	f000 b8b9 	b.w	800adf4 <__retarget_lock_acquire_recursive>
 800ac82:	bf00      	nop
 800ac84:	20000417 	.word	0x20000417

0800ac88 <__sinit_lock_release>:
 800ac88:	4801      	ldr	r0, [pc, #4]	; (800ac90 <__sinit_lock_release+0x8>)
 800ac8a:	f000 b8b4 	b.w	800adf6 <__retarget_lock_release_recursive>
 800ac8e:	bf00      	nop
 800ac90:	20000417 	.word	0x20000417

0800ac94 <__sinit>:
 800ac94:	b510      	push	{r4, lr}
 800ac96:	4604      	mov	r4, r0
 800ac98:	f7ff fff0 	bl	800ac7c <__sinit_lock_acquire>
 800ac9c:	69a3      	ldr	r3, [r4, #24]
 800ac9e:	b11b      	cbz	r3, 800aca8 <__sinit+0x14>
 800aca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aca4:	f7ff bff0 	b.w	800ac88 <__sinit_lock_release>
 800aca8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800acac:	6523      	str	r3, [r4, #80]	; 0x50
 800acae:	4b13      	ldr	r3, [pc, #76]	; (800acfc <__sinit+0x68>)
 800acb0:	4a13      	ldr	r2, [pc, #76]	; (800ad00 <__sinit+0x6c>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	62a2      	str	r2, [r4, #40]	; 0x28
 800acb6:	42a3      	cmp	r3, r4
 800acb8:	bf08      	it	eq
 800acba:	2301      	moveq	r3, #1
 800acbc:	4620      	mov	r0, r4
 800acbe:	bf08      	it	eq
 800acc0:	61a3      	streq	r3, [r4, #24]
 800acc2:	f000 f81f 	bl	800ad04 <__sfp>
 800acc6:	6060      	str	r0, [r4, #4]
 800acc8:	4620      	mov	r0, r4
 800acca:	f000 f81b 	bl	800ad04 <__sfp>
 800acce:	60a0      	str	r0, [r4, #8]
 800acd0:	4620      	mov	r0, r4
 800acd2:	f000 f817 	bl	800ad04 <__sfp>
 800acd6:	2200      	movs	r2, #0
 800acd8:	2104      	movs	r1, #4
 800acda:	60e0      	str	r0, [r4, #12]
 800acdc:	6860      	ldr	r0, [r4, #4]
 800acde:	f7ff ff81 	bl	800abe4 <std>
 800ace2:	2201      	movs	r2, #1
 800ace4:	2109      	movs	r1, #9
 800ace6:	68a0      	ldr	r0, [r4, #8]
 800ace8:	f7ff ff7c 	bl	800abe4 <std>
 800acec:	2202      	movs	r2, #2
 800acee:	2112      	movs	r1, #18
 800acf0:	68e0      	ldr	r0, [r4, #12]
 800acf2:	f7ff ff77 	bl	800abe4 <std>
 800acf6:	2301      	movs	r3, #1
 800acf8:	61a3      	str	r3, [r4, #24]
 800acfa:	e7d1      	b.n	800aca0 <__sinit+0xc>
 800acfc:	0800b7f8 	.word	0x0800b7f8
 800ad00:	0800ac2d 	.word	0x0800ac2d

0800ad04 <__sfp>:
 800ad04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad06:	4607      	mov	r7, r0
 800ad08:	f7ff ffac 	bl	800ac64 <__sfp_lock_acquire>
 800ad0c:	4b1e      	ldr	r3, [pc, #120]	; (800ad88 <__sfp+0x84>)
 800ad0e:	681e      	ldr	r6, [r3, #0]
 800ad10:	69b3      	ldr	r3, [r6, #24]
 800ad12:	b913      	cbnz	r3, 800ad1a <__sfp+0x16>
 800ad14:	4630      	mov	r0, r6
 800ad16:	f7ff ffbd 	bl	800ac94 <__sinit>
 800ad1a:	3648      	adds	r6, #72	; 0x48
 800ad1c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ad20:	3b01      	subs	r3, #1
 800ad22:	d503      	bpl.n	800ad2c <__sfp+0x28>
 800ad24:	6833      	ldr	r3, [r6, #0]
 800ad26:	b30b      	cbz	r3, 800ad6c <__sfp+0x68>
 800ad28:	6836      	ldr	r6, [r6, #0]
 800ad2a:	e7f7      	b.n	800ad1c <__sfp+0x18>
 800ad2c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ad30:	b9d5      	cbnz	r5, 800ad68 <__sfp+0x64>
 800ad32:	4b16      	ldr	r3, [pc, #88]	; (800ad8c <__sfp+0x88>)
 800ad34:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ad38:	60e3      	str	r3, [r4, #12]
 800ad3a:	6665      	str	r5, [r4, #100]	; 0x64
 800ad3c:	f000 f859 	bl	800adf2 <__retarget_lock_init_recursive>
 800ad40:	f7ff ff96 	bl	800ac70 <__sfp_lock_release>
 800ad44:	2208      	movs	r2, #8
 800ad46:	4629      	mov	r1, r5
 800ad48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ad4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ad50:	6025      	str	r5, [r4, #0]
 800ad52:	61a5      	str	r5, [r4, #24]
 800ad54:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ad58:	f7fb fb44 	bl	80063e4 <memset>
 800ad5c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ad60:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ad64:	4620      	mov	r0, r4
 800ad66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad68:	3468      	adds	r4, #104	; 0x68
 800ad6a:	e7d9      	b.n	800ad20 <__sfp+0x1c>
 800ad6c:	2104      	movs	r1, #4
 800ad6e:	4638      	mov	r0, r7
 800ad70:	f7ff ff62 	bl	800ac38 <__sfmoreglue>
 800ad74:	4604      	mov	r4, r0
 800ad76:	6030      	str	r0, [r6, #0]
 800ad78:	2800      	cmp	r0, #0
 800ad7a:	d1d5      	bne.n	800ad28 <__sfp+0x24>
 800ad7c:	f7ff ff78 	bl	800ac70 <__sfp_lock_release>
 800ad80:	230c      	movs	r3, #12
 800ad82:	603b      	str	r3, [r7, #0]
 800ad84:	e7ee      	b.n	800ad64 <__sfp+0x60>
 800ad86:	bf00      	nop
 800ad88:	0800b7f8 	.word	0x0800b7f8
 800ad8c:	ffff0001 	.word	0xffff0001

0800ad90 <fiprintf>:
 800ad90:	b40e      	push	{r1, r2, r3}
 800ad92:	b503      	push	{r0, r1, lr}
 800ad94:	4601      	mov	r1, r0
 800ad96:	ab03      	add	r3, sp, #12
 800ad98:	4805      	ldr	r0, [pc, #20]	; (800adb0 <fiprintf+0x20>)
 800ad9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad9e:	6800      	ldr	r0, [r0, #0]
 800ada0:	9301      	str	r3, [sp, #4]
 800ada2:	f000 f89d 	bl	800aee0 <_vfiprintf_r>
 800ada6:	b002      	add	sp, #8
 800ada8:	f85d eb04 	ldr.w	lr, [sp], #4
 800adac:	b003      	add	sp, #12
 800adae:	4770      	bx	lr
 800adb0:	2000000c 	.word	0x2000000c

0800adb4 <_fwalk_reent>:
 800adb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800adb8:	4606      	mov	r6, r0
 800adba:	4688      	mov	r8, r1
 800adbc:	2700      	movs	r7, #0
 800adbe:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800adc2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800adc6:	f1b9 0901 	subs.w	r9, r9, #1
 800adca:	d505      	bpl.n	800add8 <_fwalk_reent+0x24>
 800adcc:	6824      	ldr	r4, [r4, #0]
 800adce:	2c00      	cmp	r4, #0
 800add0:	d1f7      	bne.n	800adc2 <_fwalk_reent+0xe>
 800add2:	4638      	mov	r0, r7
 800add4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800add8:	89ab      	ldrh	r3, [r5, #12]
 800adda:	2b01      	cmp	r3, #1
 800addc:	d907      	bls.n	800adee <_fwalk_reent+0x3a>
 800adde:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ade2:	3301      	adds	r3, #1
 800ade4:	d003      	beq.n	800adee <_fwalk_reent+0x3a>
 800ade6:	4629      	mov	r1, r5
 800ade8:	4630      	mov	r0, r6
 800adea:	47c0      	blx	r8
 800adec:	4307      	orrs	r7, r0
 800adee:	3568      	adds	r5, #104	; 0x68
 800adf0:	e7e9      	b.n	800adc6 <_fwalk_reent+0x12>

0800adf2 <__retarget_lock_init_recursive>:
 800adf2:	4770      	bx	lr

0800adf4 <__retarget_lock_acquire_recursive>:
 800adf4:	4770      	bx	lr

0800adf6 <__retarget_lock_release_recursive>:
 800adf6:	4770      	bx	lr

0800adf8 <memmove>:
 800adf8:	4288      	cmp	r0, r1
 800adfa:	b510      	push	{r4, lr}
 800adfc:	eb01 0402 	add.w	r4, r1, r2
 800ae00:	d902      	bls.n	800ae08 <memmove+0x10>
 800ae02:	4284      	cmp	r4, r0
 800ae04:	4623      	mov	r3, r4
 800ae06:	d807      	bhi.n	800ae18 <memmove+0x20>
 800ae08:	1e43      	subs	r3, r0, #1
 800ae0a:	42a1      	cmp	r1, r4
 800ae0c:	d008      	beq.n	800ae20 <memmove+0x28>
 800ae0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ae12:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ae16:	e7f8      	b.n	800ae0a <memmove+0x12>
 800ae18:	4601      	mov	r1, r0
 800ae1a:	4402      	add	r2, r0
 800ae1c:	428a      	cmp	r2, r1
 800ae1e:	d100      	bne.n	800ae22 <memmove+0x2a>
 800ae20:	bd10      	pop	{r4, pc}
 800ae22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ae2a:	e7f7      	b.n	800ae1c <memmove+0x24>

0800ae2c <__malloc_lock>:
 800ae2c:	4801      	ldr	r0, [pc, #4]	; (800ae34 <__malloc_lock+0x8>)
 800ae2e:	f7ff bfe1 	b.w	800adf4 <__retarget_lock_acquire_recursive>
 800ae32:	bf00      	nop
 800ae34:	20000418 	.word	0x20000418

0800ae38 <__malloc_unlock>:
 800ae38:	4801      	ldr	r0, [pc, #4]	; (800ae40 <__malloc_unlock+0x8>)
 800ae3a:	f7ff bfdc 	b.w	800adf6 <__retarget_lock_release_recursive>
 800ae3e:	bf00      	nop
 800ae40:	20000418 	.word	0x20000418

0800ae44 <_realloc_r>:
 800ae44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae46:	4607      	mov	r7, r0
 800ae48:	4614      	mov	r4, r2
 800ae4a:	460e      	mov	r6, r1
 800ae4c:	b921      	cbnz	r1, 800ae58 <_realloc_r+0x14>
 800ae4e:	4611      	mov	r1, r2
 800ae50:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ae54:	f7fe bfda 	b.w	8009e0c <_malloc_r>
 800ae58:	b922      	cbnz	r2, 800ae64 <_realloc_r+0x20>
 800ae5a:	f7fe ff8b 	bl	8009d74 <_free_r>
 800ae5e:	4625      	mov	r5, r4
 800ae60:	4628      	mov	r0, r5
 800ae62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae64:	f000 fa98 	bl	800b398 <_malloc_usable_size_r>
 800ae68:	42a0      	cmp	r0, r4
 800ae6a:	d20f      	bcs.n	800ae8c <_realloc_r+0x48>
 800ae6c:	4621      	mov	r1, r4
 800ae6e:	4638      	mov	r0, r7
 800ae70:	f7fe ffcc 	bl	8009e0c <_malloc_r>
 800ae74:	4605      	mov	r5, r0
 800ae76:	2800      	cmp	r0, #0
 800ae78:	d0f2      	beq.n	800ae60 <_realloc_r+0x1c>
 800ae7a:	4631      	mov	r1, r6
 800ae7c:	4622      	mov	r2, r4
 800ae7e:	f7fe faa5 	bl	80093cc <memcpy>
 800ae82:	4631      	mov	r1, r6
 800ae84:	4638      	mov	r0, r7
 800ae86:	f7fe ff75 	bl	8009d74 <_free_r>
 800ae8a:	e7e9      	b.n	800ae60 <_realloc_r+0x1c>
 800ae8c:	4635      	mov	r5, r6
 800ae8e:	e7e7      	b.n	800ae60 <_realloc_r+0x1c>

0800ae90 <__sfputc_r>:
 800ae90:	6893      	ldr	r3, [r2, #8]
 800ae92:	b410      	push	{r4}
 800ae94:	3b01      	subs	r3, #1
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	6093      	str	r3, [r2, #8]
 800ae9a:	da07      	bge.n	800aeac <__sfputc_r+0x1c>
 800ae9c:	6994      	ldr	r4, [r2, #24]
 800ae9e:	42a3      	cmp	r3, r4
 800aea0:	db01      	blt.n	800aea6 <__sfputc_r+0x16>
 800aea2:	290a      	cmp	r1, #10
 800aea4:	d102      	bne.n	800aeac <__sfputc_r+0x1c>
 800aea6:	bc10      	pop	{r4}
 800aea8:	f000 b94a 	b.w	800b140 <__swbuf_r>
 800aeac:	6813      	ldr	r3, [r2, #0]
 800aeae:	1c58      	adds	r0, r3, #1
 800aeb0:	6010      	str	r0, [r2, #0]
 800aeb2:	7019      	strb	r1, [r3, #0]
 800aeb4:	4608      	mov	r0, r1
 800aeb6:	bc10      	pop	{r4}
 800aeb8:	4770      	bx	lr

0800aeba <__sfputs_r>:
 800aeba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aebc:	4606      	mov	r6, r0
 800aebe:	460f      	mov	r7, r1
 800aec0:	4614      	mov	r4, r2
 800aec2:	18d5      	adds	r5, r2, r3
 800aec4:	42ac      	cmp	r4, r5
 800aec6:	d101      	bne.n	800aecc <__sfputs_r+0x12>
 800aec8:	2000      	movs	r0, #0
 800aeca:	e007      	b.n	800aedc <__sfputs_r+0x22>
 800aecc:	463a      	mov	r2, r7
 800aece:	4630      	mov	r0, r6
 800aed0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aed4:	f7ff ffdc 	bl	800ae90 <__sfputc_r>
 800aed8:	1c43      	adds	r3, r0, #1
 800aeda:	d1f3      	bne.n	800aec4 <__sfputs_r+0xa>
 800aedc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aee0 <_vfiprintf_r>:
 800aee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aee4:	460d      	mov	r5, r1
 800aee6:	4614      	mov	r4, r2
 800aee8:	4698      	mov	r8, r3
 800aeea:	4606      	mov	r6, r0
 800aeec:	b09d      	sub	sp, #116	; 0x74
 800aeee:	b118      	cbz	r0, 800aef8 <_vfiprintf_r+0x18>
 800aef0:	6983      	ldr	r3, [r0, #24]
 800aef2:	b90b      	cbnz	r3, 800aef8 <_vfiprintf_r+0x18>
 800aef4:	f7ff fece 	bl	800ac94 <__sinit>
 800aef8:	4b89      	ldr	r3, [pc, #548]	; (800b120 <_vfiprintf_r+0x240>)
 800aefa:	429d      	cmp	r5, r3
 800aefc:	d11b      	bne.n	800af36 <_vfiprintf_r+0x56>
 800aefe:	6875      	ldr	r5, [r6, #4]
 800af00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af02:	07d9      	lsls	r1, r3, #31
 800af04:	d405      	bmi.n	800af12 <_vfiprintf_r+0x32>
 800af06:	89ab      	ldrh	r3, [r5, #12]
 800af08:	059a      	lsls	r2, r3, #22
 800af0a:	d402      	bmi.n	800af12 <_vfiprintf_r+0x32>
 800af0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af0e:	f7ff ff71 	bl	800adf4 <__retarget_lock_acquire_recursive>
 800af12:	89ab      	ldrh	r3, [r5, #12]
 800af14:	071b      	lsls	r3, r3, #28
 800af16:	d501      	bpl.n	800af1c <_vfiprintf_r+0x3c>
 800af18:	692b      	ldr	r3, [r5, #16]
 800af1a:	b9eb      	cbnz	r3, 800af58 <_vfiprintf_r+0x78>
 800af1c:	4629      	mov	r1, r5
 800af1e:	4630      	mov	r0, r6
 800af20:	f000 f960 	bl	800b1e4 <__swsetup_r>
 800af24:	b1c0      	cbz	r0, 800af58 <_vfiprintf_r+0x78>
 800af26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800af28:	07dc      	lsls	r4, r3, #31
 800af2a:	d50e      	bpl.n	800af4a <_vfiprintf_r+0x6a>
 800af2c:	f04f 30ff 	mov.w	r0, #4294967295
 800af30:	b01d      	add	sp, #116	; 0x74
 800af32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af36:	4b7b      	ldr	r3, [pc, #492]	; (800b124 <_vfiprintf_r+0x244>)
 800af38:	429d      	cmp	r5, r3
 800af3a:	d101      	bne.n	800af40 <_vfiprintf_r+0x60>
 800af3c:	68b5      	ldr	r5, [r6, #8]
 800af3e:	e7df      	b.n	800af00 <_vfiprintf_r+0x20>
 800af40:	4b79      	ldr	r3, [pc, #484]	; (800b128 <_vfiprintf_r+0x248>)
 800af42:	429d      	cmp	r5, r3
 800af44:	bf08      	it	eq
 800af46:	68f5      	ldreq	r5, [r6, #12]
 800af48:	e7da      	b.n	800af00 <_vfiprintf_r+0x20>
 800af4a:	89ab      	ldrh	r3, [r5, #12]
 800af4c:	0598      	lsls	r0, r3, #22
 800af4e:	d4ed      	bmi.n	800af2c <_vfiprintf_r+0x4c>
 800af50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800af52:	f7ff ff50 	bl	800adf6 <__retarget_lock_release_recursive>
 800af56:	e7e9      	b.n	800af2c <_vfiprintf_r+0x4c>
 800af58:	2300      	movs	r3, #0
 800af5a:	9309      	str	r3, [sp, #36]	; 0x24
 800af5c:	2320      	movs	r3, #32
 800af5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800af62:	2330      	movs	r3, #48	; 0x30
 800af64:	f04f 0901 	mov.w	r9, #1
 800af68:	f8cd 800c 	str.w	r8, [sp, #12]
 800af6c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800b12c <_vfiprintf_r+0x24c>
 800af70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800af74:	4623      	mov	r3, r4
 800af76:	469a      	mov	sl, r3
 800af78:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af7c:	b10a      	cbz	r2, 800af82 <_vfiprintf_r+0xa2>
 800af7e:	2a25      	cmp	r2, #37	; 0x25
 800af80:	d1f9      	bne.n	800af76 <_vfiprintf_r+0x96>
 800af82:	ebba 0b04 	subs.w	fp, sl, r4
 800af86:	d00b      	beq.n	800afa0 <_vfiprintf_r+0xc0>
 800af88:	465b      	mov	r3, fp
 800af8a:	4622      	mov	r2, r4
 800af8c:	4629      	mov	r1, r5
 800af8e:	4630      	mov	r0, r6
 800af90:	f7ff ff93 	bl	800aeba <__sfputs_r>
 800af94:	3001      	adds	r0, #1
 800af96:	f000 80aa 	beq.w	800b0ee <_vfiprintf_r+0x20e>
 800af9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af9c:	445a      	add	r2, fp
 800af9e:	9209      	str	r2, [sp, #36]	; 0x24
 800afa0:	f89a 3000 	ldrb.w	r3, [sl]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	f000 80a2 	beq.w	800b0ee <_vfiprintf_r+0x20e>
 800afaa:	2300      	movs	r3, #0
 800afac:	f04f 32ff 	mov.w	r2, #4294967295
 800afb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800afb4:	f10a 0a01 	add.w	sl, sl, #1
 800afb8:	9304      	str	r3, [sp, #16]
 800afba:	9307      	str	r3, [sp, #28]
 800afbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800afc0:	931a      	str	r3, [sp, #104]	; 0x68
 800afc2:	4654      	mov	r4, sl
 800afc4:	2205      	movs	r2, #5
 800afc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afca:	4858      	ldr	r0, [pc, #352]	; (800b12c <_vfiprintf_r+0x24c>)
 800afcc:	f7fe f9f0 	bl	80093b0 <memchr>
 800afd0:	9a04      	ldr	r2, [sp, #16]
 800afd2:	b9d8      	cbnz	r0, 800b00c <_vfiprintf_r+0x12c>
 800afd4:	06d1      	lsls	r1, r2, #27
 800afd6:	bf44      	itt	mi
 800afd8:	2320      	movmi	r3, #32
 800afda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800afde:	0713      	lsls	r3, r2, #28
 800afe0:	bf44      	itt	mi
 800afe2:	232b      	movmi	r3, #43	; 0x2b
 800afe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800afe8:	f89a 3000 	ldrb.w	r3, [sl]
 800afec:	2b2a      	cmp	r3, #42	; 0x2a
 800afee:	d015      	beq.n	800b01c <_vfiprintf_r+0x13c>
 800aff0:	4654      	mov	r4, sl
 800aff2:	2000      	movs	r0, #0
 800aff4:	f04f 0c0a 	mov.w	ip, #10
 800aff8:	9a07      	ldr	r2, [sp, #28]
 800affa:	4621      	mov	r1, r4
 800affc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b000:	3b30      	subs	r3, #48	; 0x30
 800b002:	2b09      	cmp	r3, #9
 800b004:	d94e      	bls.n	800b0a4 <_vfiprintf_r+0x1c4>
 800b006:	b1b0      	cbz	r0, 800b036 <_vfiprintf_r+0x156>
 800b008:	9207      	str	r2, [sp, #28]
 800b00a:	e014      	b.n	800b036 <_vfiprintf_r+0x156>
 800b00c:	eba0 0308 	sub.w	r3, r0, r8
 800b010:	fa09 f303 	lsl.w	r3, r9, r3
 800b014:	4313      	orrs	r3, r2
 800b016:	46a2      	mov	sl, r4
 800b018:	9304      	str	r3, [sp, #16]
 800b01a:	e7d2      	b.n	800afc2 <_vfiprintf_r+0xe2>
 800b01c:	9b03      	ldr	r3, [sp, #12]
 800b01e:	1d19      	adds	r1, r3, #4
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	9103      	str	r1, [sp, #12]
 800b024:	2b00      	cmp	r3, #0
 800b026:	bfbb      	ittet	lt
 800b028:	425b      	neglt	r3, r3
 800b02a:	f042 0202 	orrlt.w	r2, r2, #2
 800b02e:	9307      	strge	r3, [sp, #28]
 800b030:	9307      	strlt	r3, [sp, #28]
 800b032:	bfb8      	it	lt
 800b034:	9204      	strlt	r2, [sp, #16]
 800b036:	7823      	ldrb	r3, [r4, #0]
 800b038:	2b2e      	cmp	r3, #46	; 0x2e
 800b03a:	d10c      	bne.n	800b056 <_vfiprintf_r+0x176>
 800b03c:	7863      	ldrb	r3, [r4, #1]
 800b03e:	2b2a      	cmp	r3, #42	; 0x2a
 800b040:	d135      	bne.n	800b0ae <_vfiprintf_r+0x1ce>
 800b042:	9b03      	ldr	r3, [sp, #12]
 800b044:	3402      	adds	r4, #2
 800b046:	1d1a      	adds	r2, r3, #4
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	9203      	str	r2, [sp, #12]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	bfb8      	it	lt
 800b050:	f04f 33ff 	movlt.w	r3, #4294967295
 800b054:	9305      	str	r3, [sp, #20]
 800b056:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b13c <_vfiprintf_r+0x25c>
 800b05a:	2203      	movs	r2, #3
 800b05c:	4650      	mov	r0, sl
 800b05e:	7821      	ldrb	r1, [r4, #0]
 800b060:	f7fe f9a6 	bl	80093b0 <memchr>
 800b064:	b140      	cbz	r0, 800b078 <_vfiprintf_r+0x198>
 800b066:	2340      	movs	r3, #64	; 0x40
 800b068:	eba0 000a 	sub.w	r0, r0, sl
 800b06c:	fa03 f000 	lsl.w	r0, r3, r0
 800b070:	9b04      	ldr	r3, [sp, #16]
 800b072:	3401      	adds	r4, #1
 800b074:	4303      	orrs	r3, r0
 800b076:	9304      	str	r3, [sp, #16]
 800b078:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b07c:	2206      	movs	r2, #6
 800b07e:	482c      	ldr	r0, [pc, #176]	; (800b130 <_vfiprintf_r+0x250>)
 800b080:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b084:	f7fe f994 	bl	80093b0 <memchr>
 800b088:	2800      	cmp	r0, #0
 800b08a:	d03f      	beq.n	800b10c <_vfiprintf_r+0x22c>
 800b08c:	4b29      	ldr	r3, [pc, #164]	; (800b134 <_vfiprintf_r+0x254>)
 800b08e:	bb1b      	cbnz	r3, 800b0d8 <_vfiprintf_r+0x1f8>
 800b090:	9b03      	ldr	r3, [sp, #12]
 800b092:	3307      	adds	r3, #7
 800b094:	f023 0307 	bic.w	r3, r3, #7
 800b098:	3308      	adds	r3, #8
 800b09a:	9303      	str	r3, [sp, #12]
 800b09c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b09e:	443b      	add	r3, r7
 800b0a0:	9309      	str	r3, [sp, #36]	; 0x24
 800b0a2:	e767      	b.n	800af74 <_vfiprintf_r+0x94>
 800b0a4:	460c      	mov	r4, r1
 800b0a6:	2001      	movs	r0, #1
 800b0a8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b0ac:	e7a5      	b.n	800affa <_vfiprintf_r+0x11a>
 800b0ae:	2300      	movs	r3, #0
 800b0b0:	f04f 0c0a 	mov.w	ip, #10
 800b0b4:	4619      	mov	r1, r3
 800b0b6:	3401      	adds	r4, #1
 800b0b8:	9305      	str	r3, [sp, #20]
 800b0ba:	4620      	mov	r0, r4
 800b0bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b0c0:	3a30      	subs	r2, #48	; 0x30
 800b0c2:	2a09      	cmp	r2, #9
 800b0c4:	d903      	bls.n	800b0ce <_vfiprintf_r+0x1ee>
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d0c5      	beq.n	800b056 <_vfiprintf_r+0x176>
 800b0ca:	9105      	str	r1, [sp, #20]
 800b0cc:	e7c3      	b.n	800b056 <_vfiprintf_r+0x176>
 800b0ce:	4604      	mov	r4, r0
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b0d6:	e7f0      	b.n	800b0ba <_vfiprintf_r+0x1da>
 800b0d8:	ab03      	add	r3, sp, #12
 800b0da:	9300      	str	r3, [sp, #0]
 800b0dc:	462a      	mov	r2, r5
 800b0de:	4630      	mov	r0, r6
 800b0e0:	4b15      	ldr	r3, [pc, #84]	; (800b138 <_vfiprintf_r+0x258>)
 800b0e2:	a904      	add	r1, sp, #16
 800b0e4:	f7fb fa24 	bl	8006530 <_printf_float>
 800b0e8:	4607      	mov	r7, r0
 800b0ea:	1c78      	adds	r0, r7, #1
 800b0ec:	d1d6      	bne.n	800b09c <_vfiprintf_r+0x1bc>
 800b0ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b0f0:	07d9      	lsls	r1, r3, #31
 800b0f2:	d405      	bmi.n	800b100 <_vfiprintf_r+0x220>
 800b0f4:	89ab      	ldrh	r3, [r5, #12]
 800b0f6:	059a      	lsls	r2, r3, #22
 800b0f8:	d402      	bmi.n	800b100 <_vfiprintf_r+0x220>
 800b0fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b0fc:	f7ff fe7b 	bl	800adf6 <__retarget_lock_release_recursive>
 800b100:	89ab      	ldrh	r3, [r5, #12]
 800b102:	065b      	lsls	r3, r3, #25
 800b104:	f53f af12 	bmi.w	800af2c <_vfiprintf_r+0x4c>
 800b108:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b10a:	e711      	b.n	800af30 <_vfiprintf_r+0x50>
 800b10c:	ab03      	add	r3, sp, #12
 800b10e:	9300      	str	r3, [sp, #0]
 800b110:	462a      	mov	r2, r5
 800b112:	4630      	mov	r0, r6
 800b114:	4b08      	ldr	r3, [pc, #32]	; (800b138 <_vfiprintf_r+0x258>)
 800b116:	a904      	add	r1, sp, #16
 800b118:	f7fb fca6 	bl	8006a68 <_printf_i>
 800b11c:	e7e4      	b.n	800b0e8 <_vfiprintf_r+0x208>
 800b11e:	bf00      	nop
 800b120:	0800bc84 	.word	0x0800bc84
 800b124:	0800bca4 	.word	0x0800bca4
 800b128:	0800bc64 	.word	0x0800bc64
 800b12c:	0800bbfc 	.word	0x0800bbfc
 800b130:	0800bc06 	.word	0x0800bc06
 800b134:	08006531 	.word	0x08006531
 800b138:	0800aebb 	.word	0x0800aebb
 800b13c:	0800bc02 	.word	0x0800bc02

0800b140 <__swbuf_r>:
 800b140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b142:	460e      	mov	r6, r1
 800b144:	4614      	mov	r4, r2
 800b146:	4605      	mov	r5, r0
 800b148:	b118      	cbz	r0, 800b152 <__swbuf_r+0x12>
 800b14a:	6983      	ldr	r3, [r0, #24]
 800b14c:	b90b      	cbnz	r3, 800b152 <__swbuf_r+0x12>
 800b14e:	f7ff fda1 	bl	800ac94 <__sinit>
 800b152:	4b21      	ldr	r3, [pc, #132]	; (800b1d8 <__swbuf_r+0x98>)
 800b154:	429c      	cmp	r4, r3
 800b156:	d12b      	bne.n	800b1b0 <__swbuf_r+0x70>
 800b158:	686c      	ldr	r4, [r5, #4]
 800b15a:	69a3      	ldr	r3, [r4, #24]
 800b15c:	60a3      	str	r3, [r4, #8]
 800b15e:	89a3      	ldrh	r3, [r4, #12]
 800b160:	071a      	lsls	r2, r3, #28
 800b162:	d52f      	bpl.n	800b1c4 <__swbuf_r+0x84>
 800b164:	6923      	ldr	r3, [r4, #16]
 800b166:	b36b      	cbz	r3, 800b1c4 <__swbuf_r+0x84>
 800b168:	6923      	ldr	r3, [r4, #16]
 800b16a:	6820      	ldr	r0, [r4, #0]
 800b16c:	b2f6      	uxtb	r6, r6
 800b16e:	1ac0      	subs	r0, r0, r3
 800b170:	6963      	ldr	r3, [r4, #20]
 800b172:	4637      	mov	r7, r6
 800b174:	4283      	cmp	r3, r0
 800b176:	dc04      	bgt.n	800b182 <__swbuf_r+0x42>
 800b178:	4621      	mov	r1, r4
 800b17a:	4628      	mov	r0, r5
 800b17c:	f7ff fcf6 	bl	800ab6c <_fflush_r>
 800b180:	bb30      	cbnz	r0, 800b1d0 <__swbuf_r+0x90>
 800b182:	68a3      	ldr	r3, [r4, #8]
 800b184:	3001      	adds	r0, #1
 800b186:	3b01      	subs	r3, #1
 800b188:	60a3      	str	r3, [r4, #8]
 800b18a:	6823      	ldr	r3, [r4, #0]
 800b18c:	1c5a      	adds	r2, r3, #1
 800b18e:	6022      	str	r2, [r4, #0]
 800b190:	701e      	strb	r6, [r3, #0]
 800b192:	6963      	ldr	r3, [r4, #20]
 800b194:	4283      	cmp	r3, r0
 800b196:	d004      	beq.n	800b1a2 <__swbuf_r+0x62>
 800b198:	89a3      	ldrh	r3, [r4, #12]
 800b19a:	07db      	lsls	r3, r3, #31
 800b19c:	d506      	bpl.n	800b1ac <__swbuf_r+0x6c>
 800b19e:	2e0a      	cmp	r6, #10
 800b1a0:	d104      	bne.n	800b1ac <__swbuf_r+0x6c>
 800b1a2:	4621      	mov	r1, r4
 800b1a4:	4628      	mov	r0, r5
 800b1a6:	f7ff fce1 	bl	800ab6c <_fflush_r>
 800b1aa:	b988      	cbnz	r0, 800b1d0 <__swbuf_r+0x90>
 800b1ac:	4638      	mov	r0, r7
 800b1ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1b0:	4b0a      	ldr	r3, [pc, #40]	; (800b1dc <__swbuf_r+0x9c>)
 800b1b2:	429c      	cmp	r4, r3
 800b1b4:	d101      	bne.n	800b1ba <__swbuf_r+0x7a>
 800b1b6:	68ac      	ldr	r4, [r5, #8]
 800b1b8:	e7cf      	b.n	800b15a <__swbuf_r+0x1a>
 800b1ba:	4b09      	ldr	r3, [pc, #36]	; (800b1e0 <__swbuf_r+0xa0>)
 800b1bc:	429c      	cmp	r4, r3
 800b1be:	bf08      	it	eq
 800b1c0:	68ec      	ldreq	r4, [r5, #12]
 800b1c2:	e7ca      	b.n	800b15a <__swbuf_r+0x1a>
 800b1c4:	4621      	mov	r1, r4
 800b1c6:	4628      	mov	r0, r5
 800b1c8:	f000 f80c 	bl	800b1e4 <__swsetup_r>
 800b1cc:	2800      	cmp	r0, #0
 800b1ce:	d0cb      	beq.n	800b168 <__swbuf_r+0x28>
 800b1d0:	f04f 37ff 	mov.w	r7, #4294967295
 800b1d4:	e7ea      	b.n	800b1ac <__swbuf_r+0x6c>
 800b1d6:	bf00      	nop
 800b1d8:	0800bc84 	.word	0x0800bc84
 800b1dc:	0800bca4 	.word	0x0800bca4
 800b1e0:	0800bc64 	.word	0x0800bc64

0800b1e4 <__swsetup_r>:
 800b1e4:	4b32      	ldr	r3, [pc, #200]	; (800b2b0 <__swsetup_r+0xcc>)
 800b1e6:	b570      	push	{r4, r5, r6, lr}
 800b1e8:	681d      	ldr	r5, [r3, #0]
 800b1ea:	4606      	mov	r6, r0
 800b1ec:	460c      	mov	r4, r1
 800b1ee:	b125      	cbz	r5, 800b1fa <__swsetup_r+0x16>
 800b1f0:	69ab      	ldr	r3, [r5, #24]
 800b1f2:	b913      	cbnz	r3, 800b1fa <__swsetup_r+0x16>
 800b1f4:	4628      	mov	r0, r5
 800b1f6:	f7ff fd4d 	bl	800ac94 <__sinit>
 800b1fa:	4b2e      	ldr	r3, [pc, #184]	; (800b2b4 <__swsetup_r+0xd0>)
 800b1fc:	429c      	cmp	r4, r3
 800b1fe:	d10f      	bne.n	800b220 <__swsetup_r+0x3c>
 800b200:	686c      	ldr	r4, [r5, #4]
 800b202:	89a3      	ldrh	r3, [r4, #12]
 800b204:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b208:	0719      	lsls	r1, r3, #28
 800b20a:	d42c      	bmi.n	800b266 <__swsetup_r+0x82>
 800b20c:	06dd      	lsls	r5, r3, #27
 800b20e:	d411      	bmi.n	800b234 <__swsetup_r+0x50>
 800b210:	2309      	movs	r3, #9
 800b212:	6033      	str	r3, [r6, #0]
 800b214:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b218:	f04f 30ff 	mov.w	r0, #4294967295
 800b21c:	81a3      	strh	r3, [r4, #12]
 800b21e:	e03e      	b.n	800b29e <__swsetup_r+0xba>
 800b220:	4b25      	ldr	r3, [pc, #148]	; (800b2b8 <__swsetup_r+0xd4>)
 800b222:	429c      	cmp	r4, r3
 800b224:	d101      	bne.n	800b22a <__swsetup_r+0x46>
 800b226:	68ac      	ldr	r4, [r5, #8]
 800b228:	e7eb      	b.n	800b202 <__swsetup_r+0x1e>
 800b22a:	4b24      	ldr	r3, [pc, #144]	; (800b2bc <__swsetup_r+0xd8>)
 800b22c:	429c      	cmp	r4, r3
 800b22e:	bf08      	it	eq
 800b230:	68ec      	ldreq	r4, [r5, #12]
 800b232:	e7e6      	b.n	800b202 <__swsetup_r+0x1e>
 800b234:	0758      	lsls	r0, r3, #29
 800b236:	d512      	bpl.n	800b25e <__swsetup_r+0x7a>
 800b238:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b23a:	b141      	cbz	r1, 800b24e <__swsetup_r+0x6a>
 800b23c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b240:	4299      	cmp	r1, r3
 800b242:	d002      	beq.n	800b24a <__swsetup_r+0x66>
 800b244:	4630      	mov	r0, r6
 800b246:	f7fe fd95 	bl	8009d74 <_free_r>
 800b24a:	2300      	movs	r3, #0
 800b24c:	6363      	str	r3, [r4, #52]	; 0x34
 800b24e:	89a3      	ldrh	r3, [r4, #12]
 800b250:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b254:	81a3      	strh	r3, [r4, #12]
 800b256:	2300      	movs	r3, #0
 800b258:	6063      	str	r3, [r4, #4]
 800b25a:	6923      	ldr	r3, [r4, #16]
 800b25c:	6023      	str	r3, [r4, #0]
 800b25e:	89a3      	ldrh	r3, [r4, #12]
 800b260:	f043 0308 	orr.w	r3, r3, #8
 800b264:	81a3      	strh	r3, [r4, #12]
 800b266:	6923      	ldr	r3, [r4, #16]
 800b268:	b94b      	cbnz	r3, 800b27e <__swsetup_r+0x9a>
 800b26a:	89a3      	ldrh	r3, [r4, #12]
 800b26c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b270:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b274:	d003      	beq.n	800b27e <__swsetup_r+0x9a>
 800b276:	4621      	mov	r1, r4
 800b278:	4630      	mov	r0, r6
 800b27a:	f000 f84d 	bl	800b318 <__smakebuf_r>
 800b27e:	89a0      	ldrh	r0, [r4, #12]
 800b280:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b284:	f010 0301 	ands.w	r3, r0, #1
 800b288:	d00a      	beq.n	800b2a0 <__swsetup_r+0xbc>
 800b28a:	2300      	movs	r3, #0
 800b28c:	60a3      	str	r3, [r4, #8]
 800b28e:	6963      	ldr	r3, [r4, #20]
 800b290:	425b      	negs	r3, r3
 800b292:	61a3      	str	r3, [r4, #24]
 800b294:	6923      	ldr	r3, [r4, #16]
 800b296:	b943      	cbnz	r3, 800b2aa <__swsetup_r+0xc6>
 800b298:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b29c:	d1ba      	bne.n	800b214 <__swsetup_r+0x30>
 800b29e:	bd70      	pop	{r4, r5, r6, pc}
 800b2a0:	0781      	lsls	r1, r0, #30
 800b2a2:	bf58      	it	pl
 800b2a4:	6963      	ldrpl	r3, [r4, #20]
 800b2a6:	60a3      	str	r3, [r4, #8]
 800b2a8:	e7f4      	b.n	800b294 <__swsetup_r+0xb0>
 800b2aa:	2000      	movs	r0, #0
 800b2ac:	e7f7      	b.n	800b29e <__swsetup_r+0xba>
 800b2ae:	bf00      	nop
 800b2b0:	2000000c 	.word	0x2000000c
 800b2b4:	0800bc84 	.word	0x0800bc84
 800b2b8:	0800bca4 	.word	0x0800bca4
 800b2bc:	0800bc64 	.word	0x0800bc64

0800b2c0 <abort>:
 800b2c0:	2006      	movs	r0, #6
 800b2c2:	b508      	push	{r3, lr}
 800b2c4:	f000 f898 	bl	800b3f8 <raise>
 800b2c8:	2001      	movs	r0, #1
 800b2ca:	f7f7 f9ac 	bl	8002626 <_exit>

0800b2ce <__swhatbuf_r>:
 800b2ce:	b570      	push	{r4, r5, r6, lr}
 800b2d0:	460e      	mov	r6, r1
 800b2d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2d6:	4614      	mov	r4, r2
 800b2d8:	2900      	cmp	r1, #0
 800b2da:	461d      	mov	r5, r3
 800b2dc:	b096      	sub	sp, #88	; 0x58
 800b2de:	da07      	bge.n	800b2f0 <__swhatbuf_r+0x22>
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	602b      	str	r3, [r5, #0]
 800b2e4:	89b3      	ldrh	r3, [r6, #12]
 800b2e6:	061a      	lsls	r2, r3, #24
 800b2e8:	d410      	bmi.n	800b30c <__swhatbuf_r+0x3e>
 800b2ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b2ee:	e00e      	b.n	800b30e <__swhatbuf_r+0x40>
 800b2f0:	466a      	mov	r2, sp
 800b2f2:	f000 f89d 	bl	800b430 <_fstat_r>
 800b2f6:	2800      	cmp	r0, #0
 800b2f8:	dbf2      	blt.n	800b2e0 <__swhatbuf_r+0x12>
 800b2fa:	9a01      	ldr	r2, [sp, #4]
 800b2fc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b300:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b304:	425a      	negs	r2, r3
 800b306:	415a      	adcs	r2, r3
 800b308:	602a      	str	r2, [r5, #0]
 800b30a:	e7ee      	b.n	800b2ea <__swhatbuf_r+0x1c>
 800b30c:	2340      	movs	r3, #64	; 0x40
 800b30e:	2000      	movs	r0, #0
 800b310:	6023      	str	r3, [r4, #0]
 800b312:	b016      	add	sp, #88	; 0x58
 800b314:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b318 <__smakebuf_r>:
 800b318:	898b      	ldrh	r3, [r1, #12]
 800b31a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b31c:	079d      	lsls	r5, r3, #30
 800b31e:	4606      	mov	r6, r0
 800b320:	460c      	mov	r4, r1
 800b322:	d507      	bpl.n	800b334 <__smakebuf_r+0x1c>
 800b324:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b328:	6023      	str	r3, [r4, #0]
 800b32a:	6123      	str	r3, [r4, #16]
 800b32c:	2301      	movs	r3, #1
 800b32e:	6163      	str	r3, [r4, #20]
 800b330:	b002      	add	sp, #8
 800b332:	bd70      	pop	{r4, r5, r6, pc}
 800b334:	466a      	mov	r2, sp
 800b336:	ab01      	add	r3, sp, #4
 800b338:	f7ff ffc9 	bl	800b2ce <__swhatbuf_r>
 800b33c:	9900      	ldr	r1, [sp, #0]
 800b33e:	4605      	mov	r5, r0
 800b340:	4630      	mov	r0, r6
 800b342:	f7fe fd63 	bl	8009e0c <_malloc_r>
 800b346:	b948      	cbnz	r0, 800b35c <__smakebuf_r+0x44>
 800b348:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b34c:	059a      	lsls	r2, r3, #22
 800b34e:	d4ef      	bmi.n	800b330 <__smakebuf_r+0x18>
 800b350:	f023 0303 	bic.w	r3, r3, #3
 800b354:	f043 0302 	orr.w	r3, r3, #2
 800b358:	81a3      	strh	r3, [r4, #12]
 800b35a:	e7e3      	b.n	800b324 <__smakebuf_r+0xc>
 800b35c:	4b0d      	ldr	r3, [pc, #52]	; (800b394 <__smakebuf_r+0x7c>)
 800b35e:	62b3      	str	r3, [r6, #40]	; 0x28
 800b360:	89a3      	ldrh	r3, [r4, #12]
 800b362:	6020      	str	r0, [r4, #0]
 800b364:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b368:	81a3      	strh	r3, [r4, #12]
 800b36a:	9b00      	ldr	r3, [sp, #0]
 800b36c:	6120      	str	r0, [r4, #16]
 800b36e:	6163      	str	r3, [r4, #20]
 800b370:	9b01      	ldr	r3, [sp, #4]
 800b372:	b15b      	cbz	r3, 800b38c <__smakebuf_r+0x74>
 800b374:	4630      	mov	r0, r6
 800b376:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b37a:	f000 f86b 	bl	800b454 <_isatty_r>
 800b37e:	b128      	cbz	r0, 800b38c <__smakebuf_r+0x74>
 800b380:	89a3      	ldrh	r3, [r4, #12]
 800b382:	f023 0303 	bic.w	r3, r3, #3
 800b386:	f043 0301 	orr.w	r3, r3, #1
 800b38a:	81a3      	strh	r3, [r4, #12]
 800b38c:	89a0      	ldrh	r0, [r4, #12]
 800b38e:	4305      	orrs	r5, r0
 800b390:	81a5      	strh	r5, [r4, #12]
 800b392:	e7cd      	b.n	800b330 <__smakebuf_r+0x18>
 800b394:	0800ac2d 	.word	0x0800ac2d

0800b398 <_malloc_usable_size_r>:
 800b398:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b39c:	1f18      	subs	r0, r3, #4
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	bfbc      	itt	lt
 800b3a2:	580b      	ldrlt	r3, [r1, r0]
 800b3a4:	18c0      	addlt	r0, r0, r3
 800b3a6:	4770      	bx	lr

0800b3a8 <_raise_r>:
 800b3a8:	291f      	cmp	r1, #31
 800b3aa:	b538      	push	{r3, r4, r5, lr}
 800b3ac:	4604      	mov	r4, r0
 800b3ae:	460d      	mov	r5, r1
 800b3b0:	d904      	bls.n	800b3bc <_raise_r+0x14>
 800b3b2:	2316      	movs	r3, #22
 800b3b4:	6003      	str	r3, [r0, #0]
 800b3b6:	f04f 30ff 	mov.w	r0, #4294967295
 800b3ba:	bd38      	pop	{r3, r4, r5, pc}
 800b3bc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b3be:	b112      	cbz	r2, 800b3c6 <_raise_r+0x1e>
 800b3c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b3c4:	b94b      	cbnz	r3, 800b3da <_raise_r+0x32>
 800b3c6:	4620      	mov	r0, r4
 800b3c8:	f000 f830 	bl	800b42c <_getpid_r>
 800b3cc:	462a      	mov	r2, r5
 800b3ce:	4601      	mov	r1, r0
 800b3d0:	4620      	mov	r0, r4
 800b3d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3d6:	f000 b817 	b.w	800b408 <_kill_r>
 800b3da:	2b01      	cmp	r3, #1
 800b3dc:	d00a      	beq.n	800b3f4 <_raise_r+0x4c>
 800b3de:	1c59      	adds	r1, r3, #1
 800b3e0:	d103      	bne.n	800b3ea <_raise_r+0x42>
 800b3e2:	2316      	movs	r3, #22
 800b3e4:	6003      	str	r3, [r0, #0]
 800b3e6:	2001      	movs	r0, #1
 800b3e8:	e7e7      	b.n	800b3ba <_raise_r+0x12>
 800b3ea:	2400      	movs	r4, #0
 800b3ec:	4628      	mov	r0, r5
 800b3ee:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b3f2:	4798      	blx	r3
 800b3f4:	2000      	movs	r0, #0
 800b3f6:	e7e0      	b.n	800b3ba <_raise_r+0x12>

0800b3f8 <raise>:
 800b3f8:	4b02      	ldr	r3, [pc, #8]	; (800b404 <raise+0xc>)
 800b3fa:	4601      	mov	r1, r0
 800b3fc:	6818      	ldr	r0, [r3, #0]
 800b3fe:	f7ff bfd3 	b.w	800b3a8 <_raise_r>
 800b402:	bf00      	nop
 800b404:	2000000c 	.word	0x2000000c

0800b408 <_kill_r>:
 800b408:	b538      	push	{r3, r4, r5, lr}
 800b40a:	2300      	movs	r3, #0
 800b40c:	4d06      	ldr	r5, [pc, #24]	; (800b428 <_kill_r+0x20>)
 800b40e:	4604      	mov	r4, r0
 800b410:	4608      	mov	r0, r1
 800b412:	4611      	mov	r1, r2
 800b414:	602b      	str	r3, [r5, #0]
 800b416:	f7f7 f8f6 	bl	8002606 <_kill>
 800b41a:	1c43      	adds	r3, r0, #1
 800b41c:	d102      	bne.n	800b424 <_kill_r+0x1c>
 800b41e:	682b      	ldr	r3, [r5, #0]
 800b420:	b103      	cbz	r3, 800b424 <_kill_r+0x1c>
 800b422:	6023      	str	r3, [r4, #0]
 800b424:	bd38      	pop	{r3, r4, r5, pc}
 800b426:	bf00      	nop
 800b428:	20000410 	.word	0x20000410

0800b42c <_getpid_r>:
 800b42c:	f7f7 b8e4 	b.w	80025f8 <_getpid>

0800b430 <_fstat_r>:
 800b430:	b538      	push	{r3, r4, r5, lr}
 800b432:	2300      	movs	r3, #0
 800b434:	4d06      	ldr	r5, [pc, #24]	; (800b450 <_fstat_r+0x20>)
 800b436:	4604      	mov	r4, r0
 800b438:	4608      	mov	r0, r1
 800b43a:	4611      	mov	r1, r2
 800b43c:	602b      	str	r3, [r5, #0]
 800b43e:	f7f7 f940 	bl	80026c2 <_fstat>
 800b442:	1c43      	adds	r3, r0, #1
 800b444:	d102      	bne.n	800b44c <_fstat_r+0x1c>
 800b446:	682b      	ldr	r3, [r5, #0]
 800b448:	b103      	cbz	r3, 800b44c <_fstat_r+0x1c>
 800b44a:	6023      	str	r3, [r4, #0]
 800b44c:	bd38      	pop	{r3, r4, r5, pc}
 800b44e:	bf00      	nop
 800b450:	20000410 	.word	0x20000410

0800b454 <_isatty_r>:
 800b454:	b538      	push	{r3, r4, r5, lr}
 800b456:	2300      	movs	r3, #0
 800b458:	4d05      	ldr	r5, [pc, #20]	; (800b470 <_isatty_r+0x1c>)
 800b45a:	4604      	mov	r4, r0
 800b45c:	4608      	mov	r0, r1
 800b45e:	602b      	str	r3, [r5, #0]
 800b460:	f7f7 f93e 	bl	80026e0 <_isatty>
 800b464:	1c43      	adds	r3, r0, #1
 800b466:	d102      	bne.n	800b46e <_isatty_r+0x1a>
 800b468:	682b      	ldr	r3, [r5, #0]
 800b46a:	b103      	cbz	r3, 800b46e <_isatty_r+0x1a>
 800b46c:	6023      	str	r3, [r4, #0]
 800b46e:	bd38      	pop	{r3, r4, r5, pc}
 800b470:	20000410 	.word	0x20000410

0800b474 <_init>:
 800b474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b476:	bf00      	nop
 800b478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b47a:	bc08      	pop	{r3}
 800b47c:	469e      	mov	lr, r3
 800b47e:	4770      	bx	lr

0800b480 <_fini>:
 800b480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b482:	bf00      	nop
 800b484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b486:	bc08      	pop	{r3}
 800b488:	469e      	mov	lr, r3
 800b48a:	4770      	bx	lr
