Timing Analyzer report for air_hdmi_top
Sat Dec 31 11:41:04 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 35. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; air_hdmi_top                                           ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.0%      ;
;     Processor 3            ;   7.5%      ;
;     Processor 4            ;   5.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; peridot_air.sdc ; OK     ; Sat Dec 31 11:41:02 2022 ;
+-----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.461 ; 74.29 MHz  ; 0.000 ; 6.730  ; 50.00      ; 35        ; 52          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2.692  ; 371.43 MHz ; 0.000 ; 1.346  ; 50.00      ; 7         ; 52          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 109.45 MHz ; 109.45 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 396.04 MHz ; 396.04 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.167 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.324 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.442 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.483 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.205 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.445 ; 0.000         ;
; CLOCK_50                                          ; 9.858 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.167 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.104     ; 1.964      ;
; 0.326 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.115     ; 2.119      ;
; 0.366 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.118     ; 1.623      ;
; 0.387 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.118     ; 1.602      ;
; 0.396 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.729      ;
; 0.541 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.118     ; 1.904      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 2.013      ;
; 0.600 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 2.010      ;
; 0.601 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 2.009      ;
; 0.601 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 2.009      ;
; 0.602 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 2.008      ;
; 0.615 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.836      ;
; 0.622 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.988      ;
; 0.638 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.088     ; 1.967      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.485      ;
; 0.647 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.480      ;
; 0.686 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.926      ;
; 0.698 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.427      ;
; 0.705 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.907      ;
; 0.707 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.905      ;
; 0.708 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.904      ;
; 0.709 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.903      ;
; 0.711 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.901      ;
; 0.714 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.898      ;
; 0.750 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.120     ; 1.237      ;
; 0.751 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.172     ; 1.770      ;
; 0.767 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.684      ;
; 0.800 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.118     ; 1.645      ;
; 0.800 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.810      ;
; 0.814 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.799      ;
; 0.822 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.789      ;
; 0.833 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.618      ;
; 0.858 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.118     ; 1.587      ;
; 0.873 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.739      ;
; 0.874 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.577      ;
; 0.874 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.738      ;
; 0.877 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.740      ;
; 0.882 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.175     ; 1.636      ;
; 0.912 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.176     ; 1.605      ;
; 0.920 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.602      ;
; 0.929 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.174     ; 1.590      ;
; 0.934 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.680      ;
; 0.945 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 1.662      ;
; 0.948 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 1.659      ;
; 1.037 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.087     ; 1.569      ;
; 1.045 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.172     ; 1.476      ;
; 1.050 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.465      ;
; 1.053 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.462      ;
; 1.054 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.179     ; 1.460      ;
; 1.069 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.453      ;
; 1.069 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.171     ; 1.453      ;
; 1.069 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.446      ;
; 1.070 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.172     ; 1.451      ;
; 1.074 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.441      ;
; 1.075 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.440      ;
; 1.077 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.172     ; 1.444      ;
; 1.083 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.179     ; 1.431      ;
; 1.083 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.432      ;
; 1.084 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.172     ; 1.437      ;
; 1.089 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.426      ;
; 1.090 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.425      ;
; 1.091 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.424      ;
; 1.102 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.413      ;
; 1.113 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.174     ; 1.406      ;
; 1.113 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.402      ;
; 1.113 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.402      ;
; 1.130 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.482      ;
; 1.131 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.481      ;
; 1.131 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.481      ;
; 1.133 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.479      ;
; 1.144 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.469      ;
; 1.150 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.461      ;
; 1.174 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.341      ;
; 1.200 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.418      ;
; 1.204 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.410      ;
; 1.205 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.406      ;
; 1.207 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.404      ;
; 1.209 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.402      ;
; 1.223 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.389      ;
; 1.250 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.265      ;
; 1.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.262      ;
; 1.255 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 1.352      ;
; 1.263 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.349      ;
; 1.294 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.221      ;
; 1.297 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.315      ;
; 1.298 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.313      ;
; 1.307 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.305      ;
; 1.349 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.262      ;
; 1.365 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.246      ;
; 1.384 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.227      ;
; 1.407 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.204      ;
; 1.411 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.200      ;
; 1.415 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.196      ;
; 1.424 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.187      ;
; 1.425 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.186      ;
; 1.446 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.165      ;
; 1.505 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.106      ;
; 1.542 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.069      ;
; 1.542 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.069      ;
; 1.542 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.069      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.324 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 9.050      ;
; 4.377 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.997      ;
; 4.409 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.965      ;
; 4.413 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[6]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 8.966      ;
; 4.450 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.476     ; 8.536      ;
; 4.527 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.843      ;
; 4.528 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.846      ;
; 4.556 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.817      ;
; 4.557 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.818      ;
; 4.560 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.814      ;
; 4.563 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.810      ;
; 4.570 ; video_syncgen:u_vga|hcount[2]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.804      ;
; 4.590 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.510     ; 8.362      ;
; 4.646 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[20]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 8.733      ;
; 4.659 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.721      ;
; 4.670 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.704      ;
; 4.674 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.699      ;
; 4.675 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.493     ; 8.294      ;
; 4.678 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 8.703      ;
; 4.678 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 8.703      ;
; 4.680 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.509     ; 8.273      ;
; 4.713 ; video_syncgen:u_vga|vcount[0]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.662      ;
; 4.715 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.493     ; 8.254      ;
; 4.716 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.658      ;
; 4.726 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.647      ;
; 4.729 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.645      ;
; 4.733 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.640      ;
; 4.793 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.086     ; 8.583      ;
; 4.793 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.086     ; 8.583      ;
; 4.799 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.575      ;
; 4.799 ; video_syncgen:u_vga|vcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.576      ;
; 4.817 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.565      ;
; 4.821 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 8.558      ;
; 4.824 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.550      ;
; 4.828 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 8.551      ;
; 4.838 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.536      ;
; 4.844 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.MAGENTA                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 8.537      ;
; 4.844 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.529      ;
; 4.847 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[9]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.509     ; 8.106      ;
; 4.848 ; video_syncgen:u_vga|vcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.527      ;
; 4.850 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a2~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.500     ; 8.112      ;
; 4.854 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.516      ;
; 4.875 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[166] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.478     ; 8.109      ;
; 4.877 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[0]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.496      ;
; 4.877 ; video_syncgen:u_vga|vcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.498      ;
; 4.885 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.488      ;
; 4.885 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.489      ;
; 4.886 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.488      ;
; 4.892 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.481      ;
; 4.905 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.470      ;
; 4.905 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.470      ;
; 4.923 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a2~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.495     ; 8.044      ;
; 4.934 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.510     ; 8.018      ;
; 4.939 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 8.440      ;
; 4.940 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a2~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.499     ; 8.023      ;
; 4.944 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.429      ;
; 4.945 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.507     ; 8.010      ;
; 4.951 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.422      ;
; 4.952 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.430      ;
; 4.962 ; video_syncgen:u_vga|vcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.413      ;
; 4.963 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a2~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.495     ; 8.004      ;
; 4.968 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.412      ;
; 4.990 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.493     ; 7.979      ;
; 4.991 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[7]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.493     ; 7.978      ;
; 4.992 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.381      ;
; 4.993 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.493     ; 7.976      ;
; 4.995 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[12]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.493     ; 7.974      ;
; 4.996 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[10]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.493     ; 7.973      ;
; 4.997 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.378      ;
; 4.997 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.378      ;
; 4.999 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.374      ;
; 5.003 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.370      ;
; 5.030 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.490     ; 7.942      ;
; 5.031 ; video_syncgen:u_vga|hcount[2]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.343      ;
; 5.031 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.480     ; 7.951      ;
; 5.033 ; video_syncgen:u_vga|vcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.342      ;
; 5.035 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.506     ; 7.921      ;
; 5.037 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.337      ;
; 5.047 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[0]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.326      ;
; 5.048 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.327      ;
; 5.048 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.327      ;
; 5.049 ; video_syncgen:u_vga|vcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.086     ; 8.327      ;
; 5.049 ; video_syncgen:u_vga|vcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.086     ; 8.327      ;
; 5.052 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.330      ;
; 5.056 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.318      ;
; 5.061 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.314      ;
; 5.062 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.311      ;
; 5.064 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.306      ;
; 5.066 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[13]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 8.311      ;
; 5.070 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.490     ; 7.902      ;
; 5.072 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 8.309      ;
; 5.075 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 8.303      ;
; 5.079 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.291      ;
; 5.082 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 8.296      ;
; 5.087 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.288      ;
; 5.087 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.288      ;
; 5.096 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.479     ; 7.887      ;
; 5.099 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[12]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.479     ; 7.884      ;
; 5.104 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.475     ; 7.883      ;
; 5.107 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a2~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[9]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.499     ; 7.856      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.442 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[3]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.176      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|request_reg                                                                                                               ; hdmi_tx:u_tx|request_reg                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.186      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                   ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                  ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fs_timing_reg                                                                                                                          ; fs_timing_reg                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; logo_overlay:u_logo|x_enable_reg                                                                                                       ; logo_overlay:u_logo|x_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; logo_overlay:u_logo|vec_y_reg                                                                                                          ; logo_overlay:u_logo|vec_y_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                  ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[10]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[10]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.GREEN                                                                                                    ; video_syncgen:u_vga|areastate.GREEN                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.CYAN                                                                                                     ; video_syncgen:u_vga|areastate.CYAN                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                  ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RED                                                                                                      ; video_syncgen:u_vga|areastate.RED                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.BLUE                                                                                                     ; video_syncgen:u_vga|areastate.BLUE                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.WHITE                                                                                                    ; video_syncgen:u_vga|areastate.WHITE                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.REDLAMP                                                                                                  ; video_syncgen:u_vga|areastate.REDLAMP                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.GRAY                                                                                                     ; video_syncgen:u_vga|areastate.GRAY                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|request_reg                                                                                                        ; video_syncgen:u_vga|request_reg                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|hsync_reg                                                                                                          ; video_syncgen:u_vga|hsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|vsync_reg                                                                                                          ; video_syncgen:u_vga|vsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|hblank_reg                                                                                                         ; video_syncgen:u_vga|hblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|vblank_reg                                                                                                         ; video_syncgen:u_vga|vblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; logo_overlay:u_logo|y_enable_reg                                                                                                       ; logo_overlay:u_logo|y_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                    ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; melodychime:u_chime|tempo_led_reg                                                                                                      ; melodychime:u_chime|tempo_led_reg                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; ms_counter_reg[0]                                                                                                                      ; ms_counter_reg[0]                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.468 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.201      ;
; 0.468 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.202      ;
; 0.475 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[6]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.209      ;
; 0.476 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[4]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.210      ;
; 0.490 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|c_reg[0]                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[8]                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.784      ;
; 0.491 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[9]                                                                   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28]                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.785      ;
; 0.491 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|c_reg[0]                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[9]                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.785      ;
; 0.499 ; hdmi_tx:u_tx|active_reg[33]                                                                                                            ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[10]                                                                                                            ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[13]                                                                                                            ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[19]                                                                                                            ; hdmi_tx:u_tx|active_reg[18]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[22]                                                                                                            ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[28]                                                                                                            ; hdmi_tx:u_tx|active_reg[27]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[40]                                                                                                            ; hdmi_tx:u_tx|active_reg[39]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[5]                                                                                                             ; hdmi_tx:u_tx|active_reg[4]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[8]                                                                                                             ; hdmi_tx:u_tx|active_reg[7]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[11]                                                                                                            ; hdmi_tx:u_tx|active_reg[10]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[18]                                                                                                            ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[23]                                                                                                            ; hdmi_tx:u_tx|active_reg[22]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[24]                                                                                                            ; hdmi_tx:u_tx|active_reg[23]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.483 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.777      ;
; 0.500 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.795      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.686 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.980      ;
; 0.687 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.981      ;
; 0.690 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.984      ;
; 0.693 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.987      ;
; 0.718 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.012      ;
; 0.720 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.137      ;
; 0.733 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.027      ;
; 0.736 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.030      ;
; 0.740 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.035      ;
; 0.742 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.036      ;
; 0.744 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.038      ;
; 0.750 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.044      ;
; 0.762 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.179      ;
; 0.768 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.185      ;
; 0.799 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.185      ; 1.215      ;
; 0.817 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.234      ;
; 0.828 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.185      ; 1.244      ;
; 0.828 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.185      ; 1.244      ;
; 0.828 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.245      ;
; 0.836 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.253      ;
; 0.862 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.279      ;
; 0.863 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.280      ;
; 0.864 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.281      ;
; 0.865 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.282      ;
; 0.865 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.159      ;
; 0.866 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.283      ;
; 0.866 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.160      ;
; 0.867 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.161      ;
; 0.871 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.288      ;
; 0.875 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.184      ; 1.290      ;
; 0.889 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.189      ; 1.309      ;
; 0.898 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.193      ;
; 0.909 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.205      ;
; 0.913 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.184      ; 1.328      ;
; 0.914 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.336      ;
; 0.916 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.333      ;
; 0.918 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.340      ;
; 0.924 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.346      ;
; 0.927 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.351      ;
; 0.932 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.356      ;
; 0.936 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.232      ;
; 0.941 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.231      ;
; 0.944 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.366      ;
; 0.944 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.238      ;
; 0.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.256      ;
; 1.012 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.158      ;
; 1.016 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.313      ;
; 1.024 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.325      ;
; 1.065 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.361      ;
; 1.068 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.363      ;
; 1.070 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.365      ;
; 1.070 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.365      ;
; 1.071 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.366      ;
; 1.079 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.373      ;
; 1.088 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.189      ; 1.508      ;
; 1.095 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.193      ; 1.519      ;
; 1.104 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.522      ;
; 1.130 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.189      ; 1.550      ;
; 1.162 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.191      ; 1.584      ;
; 1.200 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.489      ;
; 1.204 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.357      ;
; 1.204 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.358      ;
; 1.260 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.554      ;
; 1.263 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.560      ;
; 1.269 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.559      ;
; 1.271 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.561      ;
; 1.272 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.426      ;
; 1.278 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 1.578      ;
; 1.292 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.587      ;
; 1.296 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.591      ;
; 1.356 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.504      ;
; 1.356 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.504      ;
; 1.356 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.508      ;
; 1.367 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.515      ;
; 1.371 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.668      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 22.928 ns




+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 117.19 MHz ; 117.19 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 415.97 MHz ; 402.09 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.288 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.928 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.448 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.205 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.444 ; 0.000         ;
; CLOCK_50                                          ; 9.855 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.288 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.103     ; 1.886      ;
; 0.461 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.112     ; 1.994      ;
; 0.514 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.104     ; 1.541      ;
; 0.543 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.625      ;
; 0.577 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.104     ; 1.478      ;
; 0.639 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.824      ;
; 0.712 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.749      ;
; 0.755 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.866      ;
; 0.756 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.865      ;
; 0.757 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.864      ;
; 0.757 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.864      ;
; 0.774 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.842      ;
; 0.776 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.102     ; 1.399      ;
; 0.789 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.832      ;
; 0.794 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.102     ; 1.381      ;
; 0.798 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.823      ;
; 0.820 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.802      ;
; 0.827 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.345      ;
; 0.858 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.764      ;
; 0.860 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.762      ;
; 0.860 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.762      ;
; 0.861 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.761      ;
; 0.863 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.759      ;
; 0.865 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.757      ;
; 0.875 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.151     ; 1.668      ;
; 0.875 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.103     ; 1.589      ;
; 0.890 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.161      ;
; 0.905 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.069     ; 1.720      ;
; 0.909 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.104     ; 1.555      ;
; 0.951 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.069     ; 1.674      ;
; 0.959 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.662      ;
; 0.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.660      ;
; 0.969 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.103     ; 1.495      ;
; 0.980 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.154     ; 1.560      ;
; 1.005 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.104     ; 1.459      ;
; 1.011 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.103     ; 1.453      ;
; 1.015 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.156     ; 1.523      ;
; 1.026 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.596      ;
; 1.027 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.155     ; 1.512      ;
; 1.028 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.151     ; 1.515      ;
; 1.031 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.593      ;
; 1.032 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.590      ;
; 1.062 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.557      ;
; 1.065 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.554      ;
; 1.133 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.484      ;
; 1.135 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.151     ; 1.408      ;
; 1.156 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.151     ; 1.387      ;
; 1.158 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.151     ; 1.385      ;
; 1.161 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.151     ; 1.382      ;
; 1.168 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.151     ; 1.375      ;
; 1.170 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.151     ; 1.373      ;
; 1.172 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.364      ;
; 1.176 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.361      ;
; 1.179 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.358      ;
; 1.179 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.358      ;
; 1.180 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.356      ;
; 1.201 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.155     ; 1.338      ;
; 1.208 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.413      ;
; 1.208 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.413      ;
; 1.209 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.412      ;
; 1.211 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.410      ;
; 1.226 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.311      ;
; 1.230 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.306      ;
; 1.231 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.393      ;
; 1.236 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.300      ;
; 1.236 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.385      ;
; 1.237 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.299      ;
; 1.237 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.300      ;
; 1.237 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.300      ;
; 1.238 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.299      ;
; 1.239 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.297      ;
; 1.241 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.296      ;
; 1.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.284      ;
; 1.278 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.067     ; 1.349      ;
; 1.283 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.341      ;
; 1.284 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.337      ;
; 1.325 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.293      ;
; 1.327 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.294      ;
; 1.359 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.178      ;
; 1.361 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.260      ;
; 1.362 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.175      ;
; 1.362 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.259      ;
; 1.362 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.259      ;
; 1.364 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.257      ;
; 1.370 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.251      ;
; 1.394 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.227      ;
; 1.409 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.127      ;
; 1.481 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.140      ;
; 1.496 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.124      ;
; 1.512 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.109      ;
; 1.538 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.083      ;
; 1.542 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.079      ;
; 1.543 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.077      ;
; 1.551 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.069      ;
; 1.552 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.068      ;
; 1.566 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.055      ;
; 1.585 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.036      ;
; 1.633 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 0.988      ;
; 1.635 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 0.986      ;
; 1.637 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 0.983      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.928 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 8.457      ;
; 4.934 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[6]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.457      ;
; 4.983 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.400      ;
; 4.997 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.387      ;
; 5.005 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.418     ; 8.040      ;
; 5.065 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.318      ;
; 5.072 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.312      ;
; 5.106 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.286      ;
; 5.106 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.286      ;
; 5.123 ; video_syncgen:u_vga|hcount[2]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.261      ;
; 5.133 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[20]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.258      ;
; 5.142 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.241      ;
; 5.148 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.235      ;
; 5.187 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.205      ;
; 5.205 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.179      ;
; 5.212 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 8.173      ;
; 5.217 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 8.168      ;
; 5.217 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.448     ; 7.798      ;
; 5.219 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 8.161      ;
; 5.252 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.139      ;
; 5.287 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.097      ;
; 5.288 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.103      ;
; 5.303 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.080      ;
; 5.303 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.436     ; 7.724      ;
; 5.307 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 8.078      ;
; 5.310 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.447     ; 7.706      ;
; 5.315 ; video_syncgen:u_vga|vcount[0]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.068      ;
; 5.319 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.065      ;
; 5.322 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[0]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.061      ;
; 5.326 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.058      ;
; 5.328 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 8.057      ;
; 5.333 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.436     ; 7.694      ;
; 5.334 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.057      ;
; 5.337 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.046      ;
; 5.337 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.046      ;
; 5.361 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.023      ;
; 5.370 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.014      ;
; 5.375 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.009      ;
; 5.385 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 7.998      ;
; 5.388 ; video_syncgen:u_vga|vcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 7.995      ;
; 5.388 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 7.995      ;
; 5.399 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.986      ;
; 5.399 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.986      ;
; 5.402 ; video_syncgen:u_vga|vcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 7.981      ;
; 5.403 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.MAGENTA                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 7.989      ;
; 5.415 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 7.966      ;
; 5.417 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 7.974      ;
; 5.420 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[166] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.422     ; 7.621      ;
; 5.422 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.962      ;
; 5.422 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.962      ;
; 5.426 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 7.965      ;
; 5.440 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a2~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.442     ; 7.581      ;
; 5.443 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.942      ;
; 5.457 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.927      ;
; 5.457 ; video_syncgen:u_vga|vcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 7.926      ;
; 5.460 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[9]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.447     ; 7.556      ;
; 5.463 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.921      ;
; 5.463 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 7.920      ;
; 5.468 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 7.915      ;
; 5.514 ; video_syncgen:u_vga|hcount[2]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 7.869      ;
; 5.516 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a2~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.440     ; 7.507      ;
; 5.533 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a2~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.441     ; 7.489      ;
; 5.533 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 7.849      ;
; 5.534 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.448     ; 7.481      ;
; 5.536 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.448     ; 7.479      ;
; 5.540 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.844      ;
; 5.540 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 7.851      ;
; 5.544 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[0]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.840      ;
; 5.545 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.839      ;
; 5.546 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a2~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.440     ; 7.477      ;
; 5.553 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 7.830      ;
; 5.553 ; video_syncgen:u_vga|vcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 7.830      ;
; 5.559 ; video_syncgen:u_vga|vcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 7.824      ;
; 5.565 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 7.822      ;
; 5.569 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.821      ;
; 5.570 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.815      ;
; 5.570 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.815      ;
; 5.578 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 7.813      ;
; 5.583 ; video_syncgen:u_vga|vcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 7.800      ;
; 5.583 ; video_syncgen:u_vga|vcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 7.800      ;
; 5.583 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.802      ;
; 5.588 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[1]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.796      ;
; 5.588 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[7]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.436     ; 7.439      ;
; 5.591 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[0]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 7.800      ;
; 5.592 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.792      ;
; 5.592 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.792      ;
; 5.594 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.436     ; 7.433      ;
; 5.596 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.436     ; 7.431      ;
; 5.598 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[12]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.436     ; 7.429      ;
; 5.600 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.426     ; 7.437      ;
; 5.600 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[10]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.436     ; 7.427      ;
; 5.603 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.781      ;
; 5.608 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.776      ;
; 5.608 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.776      ;
; 5.622 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.436     ; 7.405      ;
; 5.623 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.762      ;
; 5.623 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 7.762      ;
; 5.628 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 7.756      ;
; 5.629 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[4]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.419     ; 7.415      ;
; 5.629 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 7.762      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                  ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|request_reg                                                                                                               ; hdmi_tx:u_tx|request_reg                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; logo_overlay:u_logo|y_enable_reg                                                                                                       ; logo_overlay:u_logo|y_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; logo_overlay:u_logo|vec_y_reg                                                                                                          ; logo_overlay:u_logo|vec_y_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                   ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                  ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fs_timing_reg                                                                                                                          ; fs_timing_reg                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[10]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[10]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                  ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.WHITE                                                                                                    ; video_syncgen:u_vga|areastate.WHITE                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.REDLAMP                                                                                                  ; video_syncgen:u_vga|areastate.REDLAMP                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.GRAY                                                                                                     ; video_syncgen:u_vga|areastate.GRAY                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|hsync_reg                                                                                                          ; video_syncgen:u_vga|hsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|vsync_reg                                                                                                          ; video_syncgen:u_vga|vsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|vblank_reg                                                                                                         ; video_syncgen:u_vga|vblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; logo_overlay:u_logo|x_enable_reg                                                                                                       ; logo_overlay:u_logo|x_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.GREEN                                                                                                    ; video_syncgen:u_vga|areastate.GREEN                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.CYAN                                                                                                     ; video_syncgen:u_vga|areastate.CYAN                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RED                                                                                                      ; video_syncgen:u_vga|areastate.RED                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.BLUE                                                                                                     ; video_syncgen:u_vga|areastate.BLUE                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|request_reg                                                                                                        ; video_syncgen:u_vga|request_reg                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|hblank_reg                                                                                                         ; video_syncgen:u_vga|hblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                    ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.416 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; melodychime:u_chime|tempo_led_reg                                                                                                      ; melodychime:u_chime|tempo_led_reg                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; ms_counter_reg[0]                                                                                                                      ; ms_counter_reg[0]                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[3]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.073      ;
; 0.432 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.087      ;
; 0.447 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.101      ;
; 0.447 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.101      ;
; 0.450 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[4]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.105      ;
; 0.450 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[6]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.105      ;
; 0.454 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|c_reg[0]                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[8]                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.722      ;
; 0.455 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[9]                                                                   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28]                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.724      ;
; 0.455 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|c_reg[0]                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cout_reg[9]                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[28]                                                                                                            ; hdmi_tx:u_tx|active_reg[27]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[33]                                                                                                            ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[5]                                                                                                             ; hdmi_tx:u_tx|active_reg[4]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[10]                                                                                                            ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[13]                                                                                                            ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[18]                                                                                                            ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[19]                                                                                                            ; hdmi_tx:u_tx|active_reg[18]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[22]                                                                                                            ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[39]                                                                                                            ; hdmi_tx:u_tx|active_reg[38]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[40]                                                                                                            ; hdmi_tx:u_tx|active_reg[39]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[43]                                                                                                            ; hdmi_tx:u_tx|active_reg[42]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[44]                                                                                                            ; hdmi_tx:u_tx|active_reg[43]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[45]                                                                                                            ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.448 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.716      ;
; 0.470 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.869      ;
; 0.600 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.869      ;
; 0.601 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.869      ;
; 0.609 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.878      ;
; 0.610 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.878      ;
; 0.613 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.881      ;
; 0.618 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.887      ;
; 0.662 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.040      ;
; 0.669 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.937      ;
; 0.671 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.939      ;
; 0.687 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.957      ;
; 0.689 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.958      ;
; 0.689 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.958      ;
; 0.689 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.959      ;
; 0.691 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.959      ;
; 0.694 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.071      ;
; 0.694 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.700 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.078      ;
; 0.705 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.082      ;
; 0.739 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.116      ;
; 0.739 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.116      ;
; 0.742 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.120      ;
; 0.746 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.123      ;
; 0.758 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.136      ;
; 0.768 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.146      ;
; 0.769 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.147      ;
; 0.776 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.154      ;
; 0.784 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.162      ;
; 0.785 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.163      ;
; 0.789 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.166      ;
; 0.791 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.169      ;
; 0.795 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.176      ;
; 0.797 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.066      ;
; 0.809 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.077      ;
; 0.810 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.187      ;
; 0.810 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.079      ;
; 0.810 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.078      ;
; 0.812 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.080      ;
; 0.813 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.170      ; 1.197      ;
; 0.815 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.193      ;
; 0.818 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.170      ; 1.202      ;
; 0.823 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.170      ; 1.207      ;
; 0.827 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.170      ; 1.211      ;
; 0.832 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.170      ; 1.216      ;
; 0.832 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.101      ;
; 0.832 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.099      ;
; 0.840 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.170      ; 1.224      ;
; 0.848 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.117      ;
; 0.866 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.135      ;
; 0.906 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.178      ;
; 0.915 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.190      ;
; 0.916 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.044      ;
; 0.945 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.214      ;
; 0.947 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.216      ;
; 0.948 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.217      ;
; 0.948 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.217      ;
; 0.949 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.221      ;
; 0.963 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.232      ;
; 0.973 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.167      ; 1.354      ;
; 0.983 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.170      ; 1.367      ;
; 0.990 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.165      ; 1.369      ;
; 1.008 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.168      ; 1.390      ;
; 1.038 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.170      ; 1.422      ;
; 1.077 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.342      ;
; 1.087 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.217      ;
; 1.101 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.228      ;
; 1.126 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.398      ;
; 1.135 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.401      ;
; 1.138 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.410      ;
; 1.138 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.404      ;
; 1.150 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.419      ;
; 1.166 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.296      ;
; 1.189 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.459      ;
; 1.191 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.461      ;
; 1.222 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.354      ;
; 1.224 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.497      ;
; 1.233 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.365      ;
; 1.240 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 1.369      ;
; 1.260 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 1.389      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 23.185 ns




+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.628 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.438 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.152 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.692 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.464 ; 0.000         ;
; CLOCK_50                                          ; 9.423 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.628 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.055     ; 0.807      ;
; 1.656 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.064     ; 0.911      ;
; 1.671 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.712      ;
; 1.671 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.062     ; 0.757      ;
; 1.676 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.707      ;
; 1.728 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.044     ; 0.907      ;
; 1.734 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.906      ;
; 1.734 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.906      ;
; 1.735 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.905      ;
; 1.735 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.905      ;
; 1.736 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.904      ;
; 1.744 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.896      ;
; 1.769 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.874      ;
; 1.773 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.870      ;
; 1.774 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.799      ;
; 1.774 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.869      ;
; 1.775 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.868      ;
; 1.776 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.867      ;
; 1.777 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.655      ;
; 1.779 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.864      ;
; 1.781 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.862      ;
; 1.797 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 0.806      ;
; 1.804 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.628      ;
; 1.826 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.814      ;
; 1.827 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.604      ;
; 1.832 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.057     ; 0.742      ;
; 1.845 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.034     ; 0.800      ;
; 1.859 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.784      ;
; 1.860 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 0.738      ;
; 1.862 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.781      ;
; 1.866 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.515      ;
; 1.868 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.771      ;
; 1.870 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.769      ;
; 1.870 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.703      ;
; 1.871 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.702      ;
; 1.872 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.702      ;
; 1.874 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 0.724      ;
; 1.877 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.032     ; 0.770      ;
; 1.880 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 0.719      ;
; 1.880 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 0.723      ;
; 1.880 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.034     ; 0.765      ;
; 1.883 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.691      ;
; 1.890 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.683      ;
; 1.928 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.714      ;
; 1.930 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.708      ;
; 1.942 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 0.661      ;
; 1.947 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 0.656      ;
; 1.948 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 0.655      ;
; 1.952 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 0.651      ;
; 1.954 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 0.649      ;
; 1.957 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 0.646      ;
; 1.957 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.638      ;
; 1.959 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.636      ;
; 1.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.634      ;
; 1.964 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.631      ;
; 1.965 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 0.634      ;
; 1.972 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.623      ;
; 1.972 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.623      ;
; 1.972 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.623      ;
; 1.972 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.623      ;
; 1.973 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.622      ;
; 1.973 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.622      ;
; 1.973 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.622      ;
; 1.983 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.612      ;
; 1.987 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.656      ;
; 1.988 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.607      ;
; 1.989 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.606      ;
; 1.992 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.650      ;
; 1.992 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.650      ;
; 1.993 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.649      ;
; 1.995 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.647      ;
; 2.008 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.034     ; 0.637      ;
; 2.008 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.029     ; 0.642      ;
; 2.015 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.627      ;
; 2.026 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.569      ;
; 2.033 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.609      ;
; 2.034 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.608      ;
; 2.037 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.605      ;
; 2.049 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.546      ;
; 2.050 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.545      ;
; 2.053 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.590      ;
; 2.062 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.581      ;
; 2.062 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.578      ;
; 2.073 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.522      ;
; 2.074 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.569      ;
; 2.080 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.563      ;
; 2.083 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.559      ;
; 2.102 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.540      ;
; 2.111 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.531      ;
; 2.112 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.530      ;
; 2.128 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.514      ;
; 2.129 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.513      ;
; 2.130 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.512      ;
; 2.131 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.511      ;
; 2.132 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.510      ;
; 2.156 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.486      ;
; 2.159 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.483      ;
; 2.188 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.454      ;
; 2.189 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.453      ;
; 2.192 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.450      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 9.438 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[6]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.973      ;
; 9.463 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.944      ;
; 9.516 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.891      ;
; 9.528 ; video_syncgen:u_vga|hcount[2]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.879      ;
; 9.531 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.874      ;
; 9.534 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[20]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.877      ;
; 9.542 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.865      ;
; 9.562 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.845      ;
; 9.570 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[22]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.034     ; 3.844      ;
; 9.570 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[21]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.034     ; 3.844      ;
; 9.578 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 3.835      ;
; 9.581 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.826      ;
; 9.602 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.803      ;
; 9.605 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.046     ; 3.797      ;
; 9.625 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.780      ;
; 9.635 ; video_syncgen:u_vga|vcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.770      ;
; 9.636 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.771      ;
; 9.642 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 3.780      ;
; 9.643 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.762      ;
; 9.646 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.761      ;
; 9.655 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.752      ;
; 9.659 ; video_syncgen:u_vga|vcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.746      ;
; 9.659 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.748      ;
; 9.663 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[18]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.748      ;
; 9.667 ; video_syncgen:u_vga|vcount[0]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.738      ;
; 9.673 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.733      ;
; 9.673 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.733      ;
; 9.677 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.729      ;
; 9.680 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.725      ;
; 9.684 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.721      ;
; 9.686 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[17]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.725      ;
; 9.690 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.715      ;
; 9.703 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.702      ;
; 9.704 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[5]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.707      ;
; 9.707 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.698      ;
; 9.713 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[17]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.692      ;
; 9.719 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.046     ; 3.683      ;
; 9.727 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 3.695      ;
; 9.729 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 3.693      ;
; 9.730 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.676      ;
; 9.737 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.671      ;
; 9.737 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.671      ;
; 9.739 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.MAGENTA                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 3.674      ;
; 9.742 ; video_syncgen:u_vga|hcount[2]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.664      ;
; 9.743 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.669      ;
; 9.745 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.044     ; 3.659      ;
; 9.746 ; video_syncgen:u_vga|vcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.659      ;
; 9.752 ; video_syncgen:u_vga|vcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.653      ;
; 9.755 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.652      ;
; 9.755 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.239     ; 3.454      ;
; 9.756 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.650      ;
; 9.760 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[0]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.646      ;
; 9.769 ; video_syncgen:u_vga|vcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.636      ;
; 9.772 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.633      ;
; 9.774 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.221     ; 3.453      ;
; 9.776 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.630      ;
; 9.776 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.629      ;
; 9.777 ; video_syncgen:u_vga|vcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.629      ;
; 9.777 ; video_syncgen:u_vga|vcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.629      ;
; 9.778 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[3]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 3.635      ;
; 9.778 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.232     ; 3.438      ;
; 9.779 ; video_syncgen:u_vga|vcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.626      ;
; 9.782 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.623      ;
; 9.788 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.620      ;
; 9.788 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.620      ;
; 9.788 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.237     ; 3.423      ;
; 9.792 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.620      ;
; 9.795 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.611      ;
; 9.800 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.232     ; 3.416      ;
; 9.801 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.607      ;
; 9.801 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.607      ;
; 9.802 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 3.611      ;
; 9.814 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 3.608      ;
; 9.814 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[22]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.594      ;
; 9.814 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[21]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.594      ;
; 9.821 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[0]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.591      ;
; 9.822 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.586      ;
; 9.822 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.586      ;
; 9.824 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[0]                                                                                        ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 3.598      ;
; 9.824 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[11]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.584      ;
; 9.833 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.574      ;
; 9.837 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.570      ;
; 9.838 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[0]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.568      ;
; 9.842 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[0]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.564      ;
; 9.843 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.564      ;
; 9.845 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 3.568      ;
; 9.847 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.558      ;
; 9.848 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[0]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.558      ;
; 9.849 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.559      ;
; 9.849 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.559      ;
; 9.849 ; video_syncgen:u_vga|vcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.044     ; 3.555      ;
; 9.850 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.556      ;
; 9.851 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; video_syncgen:u_vga|cb_rgb_reg[17]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.557      ;
; 9.851 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.561      ;
; 9.852 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.046     ; 3.550      ;
; 9.853 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[18]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.552      ;
; 9.854 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.554      ;
; 9.854 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.554      ;
; 9.855 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[9]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.237     ; 3.356      ;
; 9.860 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.546      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.152 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[3]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.481      ;
; 0.155 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.160 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.492      ;
; 0.161 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.491      ;
; 0.164 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[4]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.493      ;
; 0.164 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[6]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.493      ;
; 0.181 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.511      ;
; 0.182 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.514      ;
; 0.183 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.513      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|request_reg                                                                                                               ; hdmi_tx:u_tx|request_reg                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logo_overlay:u_logo|x_enable_reg                                                                                                       ; logo_overlay:u_logo|x_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logo_overlay:u_logo|vec_y_reg                                                                                                          ; logo_overlay:u_logo|vec_y_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                  ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                   ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                  ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fs_timing_reg                                                                                                                          ; fs_timing_reg                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|cb_rgb_reg[10]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[10]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                  ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.BLUE                                                                                                     ; video_syncgen:u_vga|areastate.BLUE                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|vsync_reg                                                                                                          ; video_syncgen:u_vga|vsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|vblank_reg                                                                                                         ; video_syncgen:u_vga|vblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; logo_overlay:u_logo|y_enable_reg                                                                                                       ; logo_overlay:u_logo|y_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                    ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.GREEN                                                                                                    ; video_syncgen:u_vga|areastate.GREEN                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.CYAN                                                                                                     ; video_syncgen:u_vga|areastate.CYAN                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.RED                                                                                                      ; video_syncgen:u_vga|areastate.RED                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.WHITE                                                                                                    ; video_syncgen:u_vga|areastate.WHITE                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.REDLAMP                                                                                                  ; video_syncgen:u_vga|areastate.REDLAMP                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.GRAY                                                                                                     ; video_syncgen:u_vga|areastate.GRAY                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|request_reg                                                                                                        ; video_syncgen:u_vga|request_reg                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|hsync_reg                                                                                                          ; video_syncgen:u_vga|hsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|hblank_reg                                                                                                         ; video_syncgen:u_vga|hblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[8]                                                                                                             ; hdmi_tx:u_tx|active_reg[7]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[10]                                                                                                            ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[18]                                                                                                            ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[19]                                                                                                            ; hdmi_tx:u_tx|active_reg[18]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[22]                                                                                                            ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[33]                                                                                                            ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[43]                                                                                                            ; hdmi_tx:u_tx|active_reg[42]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[44]                                                                                                            ; hdmi_tx:u_tx|active_reg[43]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[45]                                                                                                            ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[50]                                                                                                            ; hdmi_tx:u_tx|active_reg[49]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[61]                                                                                                            ; hdmi_tx:u_tx|active_reg[60]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[1]                                                                    ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[1]                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[5]                                                                                                             ; hdmi_tx:u_tx|active_reg[4]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[11]                                                                                                            ; hdmi_tx:u_tx|active_reg[10]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[13]                                                                                                            ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.250 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.441      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.259 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.380      ;
; 0.259 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.380      ;
; 0.261 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.265 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.456      ;
; 0.265 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.456      ;
; 0.288 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.409      ;
; 0.293 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.484      ;
; 0.294 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.484      ;
; 0.294 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.489      ;
; 0.298 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.488      ;
; 0.298 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.489      ;
; 0.299 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.489      ;
; 0.300 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.304 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.308 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.499      ;
; 0.313 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.504      ;
; 0.313 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.504      ;
; 0.314 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.505      ;
; 0.314 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.505      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.506      ;
; 0.316 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.507      ;
; 0.329 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.520      ;
; 0.330 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.521      ;
; 0.339 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 0.534      ;
; 0.344 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.543      ;
; 0.345 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.544      ;
; 0.346 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.545      ;
; 0.350 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.549      ;
; 0.351 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.550      ;
; 0.354 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.553      ;
; 0.358 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.479      ;
; 0.359 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.481      ;
; 0.360 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.481      ;
; 0.361 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.483      ;
; 0.361 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.482      ;
; 0.367 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.488      ;
; 0.370 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.492      ;
; 0.374 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.493      ;
; 0.376 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.498      ;
; 0.403 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.602      ;
; 0.408 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.092      ; 0.603      ;
; 0.411 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.540      ;
; 0.412 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.472      ;
; 0.413 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.090      ; 0.606      ;
; 0.413 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.537      ;
; 0.414 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.535      ;
; 0.420 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.091      ; 0.614      ;
; 0.423 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.544      ;
; 0.425 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.546      ;
; 0.426 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.547      ;
; 0.426 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.547      ;
; 0.432 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.554      ;
; 0.444 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.096      ; 0.643      ;
; 0.481 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.598      ;
; 0.490 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.003      ; 0.550      ;
; 0.507 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.625      ;
; 0.509 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.627      ;
; 0.511 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.635      ;
; 0.514 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.004      ; 0.575      ;
; 0.523 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.649      ;
; 0.524 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.004      ; 0.585      ;
; 0.526 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.648      ;
; 0.529 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.651      ;
; 0.544 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.665      ;
; 0.553 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.672      ;
; 0.555 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.004      ; 0.617      ;
; 0.555 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.679      ;
; 0.563 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.004      ; 0.625      ;
; 0.563 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.004      ; 0.623      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 25.087 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 0.167 ; 0.152 ; N/A      ; N/A     ; 0.205               ;
;  CLOCK_50                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.324 ; 0.152 ; N/A      ; N/A     ; 6.444               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.167 ; 0.193 ; N/A      ; N/A     ; 0.205               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------+
; Input Transition Times                                        ;
+------------+--------------+-----------------+-----------------+
; Pin        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------+--------------+-----------------+-----------------+
; EPCS_DATA0 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT0    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW_CD_N    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[8]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[9]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[10] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[11] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[12] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[13] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[14] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[15] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[2]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[3]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[4]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[5]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[6]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[8]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[16]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[17]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[18]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[19]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[20]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[21]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[22]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[23]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[24]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[25]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[26]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[27]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[7]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[9]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[10]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[11]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[12]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[13]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[14]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[15]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.19 V              ; -0.556 V            ; 1.09 V                               ; 0.537 V                              ; 8.25e-11 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.19 V             ; -0.556 V           ; 1.09 V                              ; 0.537 V                             ; 8.25e-11 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.72 V              ; -0.574 V            ; 1.53 V                               ; 0.56 V                               ; 7.07e-11 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.72 V             ; -0.574 V           ; 1.53 V                              ; 0.56 V                              ; 7.07e-11 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 3.74 V              ; -0.499 V            ; 0.73 V                               ; 0.479 V                              ; 1.04e-10 s                  ; 1.94e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 3.74 V             ; -0.499 V           ; 0.73 V                              ; 0.479 V                             ; 1.04e-10 s                 ; 1.94e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 4.23 V              ; -0.407 V            ; 1.1 V                                ; 0.386 V                              ; 8.86e-11 s                  ; 1.76e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 4.23 V             ; -0.407 V           ; 1.1 V                               ; 0.386 V                             ; 8.86e-11 s                 ; 1.76e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 4.92 V              ; -0.773 V            ; 1.4 V                                ; 0.752 V                              ; 9.17e-11 s                  ; 1.09e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 4.92 V             ; -0.773 V           ; 1.4 V                               ; 0.752 V                             ; 9.17e-11 s                 ; 1.09e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 5.29 V              ; -0.942 V            ; 1.69 V                               ; 0.906 V                              ; 8.34e-11 s                  ; 9.66e-11 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 5.29 V             ; -0.942 V           ; 1.69 V                              ; 0.906 V                             ; 8.34e-11 s                 ; 9.66e-11 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 46470    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 93       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 46470    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 93       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLOCK_50                                          ; CLOCK_50                                          ; Base      ; Constrained ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RESET_N    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; D[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RESET_N    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; D[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sat Dec 31 11:41:01 2022
Info: Command: quartus_sta air_hdmi -c air_hdmi_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity hdmi_tx_audiopacket_submodule
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcm_fs_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcmdata_reg[*]}]
Info (332104): Reading SDC File: 'peridot_air.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 35 -multiply_by 52 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[0]} {u_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 52 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[1]} {u_pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at peridot_air.sdc(22): u0|altpll_component|auto_generated|pll1|clk[0] could not be matched with a node File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 22
Warning (332049): Ignored create_generated_clock at peridot_air.sdc(33): Argument -source is an empty collection File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 33
    Info (332050): create_generated_clock -name sdrclk_out_clock -source $sdrclk_nodes File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 33
Warning (332174): Ignored filter at peridot_air.sdc(34): sdrclk_out_clock could not be matched with a clock File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 34
Warning (332049): Ignored set_output_delay at peridot_air.sdc(34): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 34
    Info (332050): set_output_delay -clock sdrclk_out_clock 0 $sdrclk_ports File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 34
Warning (332049): Ignored create_generated_clock at peridot_air.sdc(36): Argument -source is an empty collection File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 36
    Info (332050): create_generated_clock -name sdram_clock -offset $sdrclk_iodelay -source $sdrclk_nodes File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 36
Warning (332174): Ignored filter at peridot_air.sdc(37): sdram_clock could not be matched with a clock File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 37
Warning (332049): Ignored set_output_delay at peridot_air.sdc(37): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 37
    Info (332050): set_output_delay -clock sdram_clock -max $sdram_tsu [get_ports SDR_*] File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 37
Warning (332049): Ignored set_output_delay at peridot_air.sdc(38): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 38
    Info (332050): set_output_delay -clock sdram_clock -min $sdram_th [get_ports SDR_*] File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 38
Warning (332049): Ignored set_input_delay at peridot_air.sdc(39): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 39
    Info (332050): set_input_delay -clock sdram_clock [expr $sdram_tco - $sdrclk_period] [get_ports SDR_DQ\[*\]] File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 39
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.167               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.324               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.442               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.483               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.445               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 22.928 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.288               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.928               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.448               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.444               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.185 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.628               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.438               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.152
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.152               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.692               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.464               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 25.087 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4798 megabytes
    Info: Processing ended: Sat Dec 31 11:41:04 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


