# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Wed Nov 05 14:15:30 2014
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: qgpwindowsvb-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical/specctra.did
# Current time = Wed Nov 05 14:15:31 2014
# PCB C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-360.0000 ylo=-1120.0000 xhi=16360.0000 yhi=16360.0000
# Total 1061 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 4, Vias Processed 2
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 3
# Components Placed 1087, Images Processed 1116, Padstacks Processed 23
# Nets Processed 868, Net Terminals 3391
# PCB Area=231040000.000  EIC=326  Area/EIC=708711.656  SMDs=727
# Total Pin Count: 4565
# Signal Connections Created 1619
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 868 Connections 2378 Unroutes 2371
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 2
# Percent Connected    0.29
# Manhattan Length 13766469.9700 Horizontal 6844410.9030 Vertical 6922059.0670
# Routed Length 695.0000 Horizontal 145.0000 Vertical 550.0000
# Ratio Actual / Manhattan   0.0001
# Unconnected Length 13766469.9700 Horizontal 6774660.6400 Vertical 6991809.3300
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaab01600.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U40 Selected.
# Component U41 Selected.
# Component U42 Selected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Wed Nov 05 14:15:54 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 868 Connections 2378 Unroutes 2371
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 2
# Percent Connected    0.29
# Manhattan Length 13766469.9700 Horizontal 6844410.9030 Vertical 6922059.0670
# Routed Length 695.0000 Horizontal 145.0000 Vertical 550.0000
# Ratio Actual / Manhattan   0.0001
# Unconnected Length 13766469.9700 Horizontal 6774660.6400 Vertical 6991809.3300
# Start Route Pass 1 of 25
# Routing 32 wires.
# Total Conflicts: 29 (Cross: 27, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2341
# Attempts 32 Successes 32 Failures 0 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 43 wires.
# Total Conflicts: 15 (Cross: 15, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2341
# Attempts 37 Successes 37 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Conflict Reduction  0.4828
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 52 wires.
# Total Conflicts: 6 (Cross: 6, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2341
# Attempts 39 Successes 39 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.6000
# End Pass 3 of 25
# 1 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Start Route Pass 4 of 25
# Routing 13 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2341
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2341
# Attempts 0 Successes 0 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 25
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    27|     2|   0| 2341|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0| 2341|   19|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0| 2341|   27|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0| 2341|   28|    0|   0|100|  0:00:01|  0:00:01|
# Route    |  5|     0|     0|   0| 2341|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 868 Connections 2378 Unroutes 2341
# Signal Layers 2 Power Layers 3
# Wire Junctions 10, at vias 4 Total Vias 28
# Percent Connected    1.56
# Manhattan Length 13767010.5800 Horizontal 6844625.4680 Vertical 6922385.1120
# Routed Length 75932.7600 Horizontal 56788.4300 Vertical 19144.3300
# Ratio Actual / Manhattan   0.0055
# Unconnected Length 13692878.3900 Horizontal 6719981.2600 Vertical 6972897.1300
clean 2
# Current time = Wed Nov 05 14:15:57 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 868 Connections 2378 Unroutes 2341
# Signal Layers 2 Power Layers 3
# Wire Junctions 10, at vias 4 Total Vias 28
# Percent Connected    1.56
# Manhattan Length 13767010.5800 Horizontal 6844625.4680 Vertical 6922385.1120
# Routed Length 75932.7600 Horizontal 56788.4300 Vertical 19144.3300
# Ratio Actual / Manhattan   0.0055
# Unconnected Length 13692878.3900 Horizontal 6719981.2600 Vertical 6972897.1300
# Start Clean Pass 1 of 2
# Routing 57 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2341
# Attempts 42 Successes 42 Failures 0 Vias 22
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 51 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2341
# Attempts 44 Successes 44 Failures 0 Vias 22
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    27|     2|   0| 2341|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0| 2341|   19|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0| 2341|   27|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0| 2341|   28|    0|   0|100|  0:00:01|  0:00:01|
# Route    |  5|     0|     0|   0| 2341|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     0|     0|   0| 2341|   22|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0| 2341|   22|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 868 Connections 2378 Unroutes 2341
# Signal Layers 2 Power Layers 3
# Wire Junctions 13, at vias 6 Total Vias 22
# Percent Connected    1.56
# Manhattan Length 13766836.4700 Horizontal 6844565.1180 Vertical 6922271.3520
# Routed Length 75674.1300 Horizontal 56611.9300 Vertical 19062.2000
# Ratio Actual / Manhattan   0.0055
# Unconnected Length 13692769.3900 Horizontal 6719872.2600 Vertical 6972897.1300
write routes (changed_only) (reset_changed) C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaac01600.tmp
# Routing Written to File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaac01600.tmp
# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaaf01600.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net VCC Selected.
# All Selected Wires Unprotected.
# All unprotected selected wires were deleted.
# Current time = Wed Nov 05 14:21:21 2014
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 868 Connections 2378 Unroutes 2347
# Signal Layers 2 Power Layers 3
# Wire Junctions 13, at vias 6 Total Vias 16
# Percent Connected    1.30
# Manhattan Length 13766836.4700 Horizontal 6844565.1180 Vertical 6922271.3520
# Routed Length 75404.6300 Horizontal 56392.4300 Vertical 19012.2000
# Ratio Actual / Manhattan   0.0055
# Unconnected Length 13692769.3900 Horizontal 6719872.2600 Vertical 6972897.1300
# All Components Unselected.
# All Nets Unselected.
# Current time = Wed Nov 05 14:21:21 2014
# Nets Processed 869, Net Terminals 4588
# Signal Connections Created 1595
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 869 Connections 2378 Unroutes 2347
# Signal Layers 2 Power Layers 3
# Wire Junctions 12, at vias 6 Total Vias 16
# Percent Connected    1.30
# Manhattan Length 13767140.4700 Horizontal 6844589.9010 Vertical 6922550.5690
# Routed Length 75404.6300 Horizontal 56392.4300 Vertical 19012.2000
# Ratio Actual / Manhattan   0.0055
# Unconnected Length 13693084.3900 Horizontal 6720157.2600 Vertical 6972927.1300
# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaag01600.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U40 Selected.
# Component U41 Selected.
# Component U42 Selected.
# Component C132 Selected.
# Component C131 Selected.
# Component C126 Selected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Wed Nov 05 14:22:19 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 869 Connections 2378 Unroutes 2347
# Signal Layers 2 Power Layers 3
# Wire Junctions 12, at vias 6 Total Vias 16
# Percent Connected    1.30
# Manhattan Length 13767140.4700 Horizontal 6844589.9010 Vertical 6922550.5690
# Routed Length 75404.6300 Horizontal 56392.4300 Vertical 19012.2000
# Ratio Actual / Manhattan   0.0055
# Unconnected Length 13693084.3900 Horizontal 6720157.2600 Vertical 6972927.1300
# Start Route Pass 1 of 25
# Routing 50 wires.
# Total Conflicts: 1 (Cross: 1, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2337
# Attempts 46 Successes 46 Failures 0 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 55 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2337
# Attempts 46 Successes 46 Failures 0 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  1.0000
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 55 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2337
# Attempts 46 Successes 46 Failures 0 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  1.0000
# End Pass 3 of 25
# Start Route Pass 4 of 25
# Routing 55 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2337
# Attempts 46 Successes 46 Failures 0 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  1.0000
# End Pass 4 of 25
# Start Route Pass 5 of 25
# Routing 55 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2337
# Attempts 46 Successes 46 Failures 0 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  1.0000
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Start Route Pass 6 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2337
# Attempts 0 Successes 0 Failures 0 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    27|     2|   0| 2341|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0| 2341|   19|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0| 2341|   27|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0| 2341|   28|    0|   0|100|  0:00:01|  0:00:01|
# Route    |  5|     0|     0|   0| 2341|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     0|     0|   0| 2341|   22|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0| 2341|   22|    0|   0|   |  0:00:00|  0:00:01|
# Delete   |  7|     0|     0|   0| 2347|   16|    0|   0|   |  0:00:00|  0:00:01|
# Read Rte |  7|     0|     0|   0| 2347|   16|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     0|   0| 2337|   31|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0| 2337|   31|    0|   0|100|  0:00:00|  0:00:01|
# Route    | 10|     0|     0|   0| 2337|   31|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|     0|     0|   0| 2337|   31|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0| 2337|   31|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     0|     0|   0| 2337|   31|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 869 Connections 2378 Unroutes 2337
# Signal Layers 2 Power Layers 3
# Wire Junctions 12, at vias 6 Total Vias 31
# Percent Connected    1.72
# Manhattan Length 13767140.4700 Horizontal 6844589.9010 Vertical 6922550.5690
# Routed Length 75561.1000 Horizontal 56554.3900 Vertical 19006.7100
# Ratio Actual / Manhattan   0.0055
# Unconnected Length 13693084.3900 Horizontal 6720157.2600 Vertical 6972927.1300
clean 2
# Current time = Wed Nov 05 14:22:19 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 869 Connections 2378 Unroutes 2337
# Signal Layers 2 Power Layers 3
# Wire Junctions 12, at vias 6 Total Vias 31
# Percent Connected    1.72
# Manhattan Length 13767140.4700 Horizontal 6844589.9010 Vertical 6922550.5690
# Routed Length 75561.1000 Horizontal 56554.3900 Vertical 19006.7100
# Ratio Actual / Manhattan   0.0055
# Unconnected Length 13693084.3900 Horizontal 6720157.2600 Vertical 6972927.1300
# Start Clean Pass 1 of 2
# Routing 55 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2337
# Attempts 46 Successes 46 Failures 0 Vias 26
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 51 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2337
# Attempts 47 Successes 47 Failures 0 Vias 26
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    27|     2|   0| 2341|   16|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    15|     0|   0| 2341|   19|    0|   0| 48|  0:00:00|  0:00:00|
# Route    |  3|     6|     0|   0| 2341|   27|    0|   0| 60|  0:00:00|  0:00:00|
# Route    |  4|     0|     0|   0| 2341|   28|    0|   0|100|  0:00:01|  0:00:01|
# Route    |  5|     0|     0|   0| 2341|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    |  6|     0|     0|   0| 2341|   22|    0|   0|   |  0:00:00|  0:00:01|
# Clean    |  7|     0|     0|   0| 2341|   22|    0|   0|   |  0:00:00|  0:00:01|
# Delete   |  7|     0|     0|   0| 2347|   16|    0|   0|   |  0:00:00|  0:00:01|
# Read Rte |  7|     0|     0|   0| 2347|   16|    0|   0|   |  0:00:00|  0:00:01|
# Route    |  8|     1|     0|   0| 2337|   31|    0|   0|  0|  0:00:00|  0:00:01|
# Route    |  9|     0|     0|   0| 2337|   31|    0|   0|100|  0:00:00|  0:00:01|
# Route    | 10|     0|     0|   0| 2337|   31|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 11|     0|     0|   0| 2337|   31|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|     0|     0|   0| 2337|   31|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     0|     0|   0| 2337|   31|    0|   0|  0|  0:00:00|  0:00:01|
# Clean    | 14|     0|     0|   0| 2337|   26|    0|   0|   |  0:00:00|  0:00:01|
# Clean    | 15|     0|     0|   0| 2337|   26|    0|   0|   |  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 869 Connections 2378 Unroutes 2337
# Signal Layers 2 Power Layers 3
# Wire Junctions 12, at vias 6 Total Vias 26
# Percent Connected    1.72
# Manhattan Length 13766896.4700 Horizontal 6844570.1130 Vertical 6922326.3570
# Routed Length 75706.1100 Horizontal 56654.9100 Vertical 19051.2000
# Ratio Actual / Manhattan   0.0055
# Unconnected Length 13692951.8900 Horizontal 6720004.7600 Vertical 6972947.1300
write routes (changed_only) (reset_changed) C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaah01600.tmp
# Routing Written to File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaah01600.tmp
# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaaj01600.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Net UNNAMED_1_74F164_I1_Q7 Selected.
# Net UNNAMED_1_CNTRLREGISTER_I2_DATA Selected.
# Net UNNAMED_1_CNTRLREGISTER_I2_READ Selected.
# Net UNNAMED_1_CNTRLREGISTER_I2_DA_1 Selected.
# Net UNNAMED_1_CAEN_I3_CLK Selected.
# Net UNNAMED_1_CAEN_I3_DATA Selected.
# Net UNNAMED_1_74HCT165_I16_CE Selected.
# Net UNNAMED_1_74F164_I1_Q3 Selected.
# Net UNNAMED_1_74F164_I1_Q5 Selected.
# Net UNNAMED_1_74F164_I1_Q6 Selected.
# Net UNNAMED_1_74F164_I1_Q4 Selected.
# Net UNNAMED_1_74F164_I1_Q1 Selected.
# Net UNNAMED_1_74F164_I1_Q2 Selected.
# Net GND Selected.
# Net UNNAMED_1_74F164_I1_Q0 Selected.
# Net VCC Selected.
# All Selected Wires Unprotected.
# All unprotected selected wires were deleted.
# Current time = Wed Nov 05 14:22:35 2014
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 869 Connections 2378 Unroutes 2375
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.13
# Manhattan Length 13766469.9700 Horizontal 6844410.9030 Vertical 6922059.0670
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 13766469.9700 Horizontal 6774660.6400 Vertical 6991809.3300
# All Components Unselected.
# All Nets Unselected.
# Current time = Wed Nov 05 14:22:35 2014
# Nets Processed 869, Net Terminals 4565
# Signal Connections Created 1619
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 869 Connections 2378 Unroutes 2375
# Signal Layers 2 Power Layers 3
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.13
# Manhattan Length 13766469.9700 Horizontal 6844410.9030 Vertical 6922059.0670
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 13766469.9700 Horizontal 6774660.6400 Vertical 6991809.3300
quit
