/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:00 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SM_L2_H__
#define BCHP_SM_L2_H__

/***************************************************************************
 *SM_L2 - Registers for the soft modem block's L2 interrupt controller
 ***************************************************************************/
#define BCHP_SM_L2_CPU_STATUS                    0x00402000 /* [RO] CPU interrupt Status Register */
#define BCHP_SM_L2_CPU_SET                       0x00402004 /* [WO] CPU interrupt Set Register */
#define BCHP_SM_L2_CPU_CLEAR                     0x00402008 /* [WO] CPU interrupt Clear Register */
#define BCHP_SM_L2_CPU_MASK_STATUS               0x0040200c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_SM_L2_CPU_MASK_SET                  0x00402010 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_SM_L2_CPU_MASK_CLEAR                0x00402014 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_SM_L2_PCI_STATUS                    0x00402018 /* [RO] PCI interrupt Status Register */
#define BCHP_SM_L2_PCI_SET                       0x0040201c /* [WO] PCI interrupt Set Register */
#define BCHP_SM_L2_PCI_CLEAR                     0x00402020 /* [WO] PCI interrupt Clear Register */
#define BCHP_SM_L2_PCI_MASK_STATUS               0x00402024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_SM_L2_PCI_MASK_SET                  0x00402028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_SM_L2_PCI_MASK_CLEAR                0x0040202c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SM_L2 :: CPU_STATUS :: reserved0 [31:03] */
#define BCHP_SM_L2_CPU_STATUS_reserved0_MASK                       0xfffffff8
#define BCHP_SM_L2_CPU_STATUS_reserved0_SHIFT                      3

/* SM_L2 :: CPU_STATUS :: SM_IRQ [02:02] */
#define BCHP_SM_L2_CPU_STATUS_SM_IRQ_MASK                          0x00000004
#define BCHP_SM_L2_CPU_STATUS_SM_IRQ_SHIFT                         2
#define BCHP_SM_L2_CPU_STATUS_SM_IRQ_DEFAULT                       0x00000000

/* SM_L2 :: CPU_STATUS :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_CPU_STATUS_SM_RX_FIFO_INTR_MASK                 0x00000002
#define BCHP_SM_L2_CPU_STATUS_SM_RX_FIFO_INTR_SHIFT                1
#define BCHP_SM_L2_CPU_STATUS_SM_RX_FIFO_INTR_DEFAULT              0x00000000

/* SM_L2 :: CPU_STATUS :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_CPU_STATUS_SM_TX_FIFO_INTR_MASK                 0x00000001
#define BCHP_SM_L2_CPU_STATUS_SM_TX_FIFO_INTR_SHIFT                0
#define BCHP_SM_L2_CPU_STATUS_SM_TX_FIFO_INTR_DEFAULT              0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SM_L2 :: CPU_SET :: reserved0 [31:03] */
#define BCHP_SM_L2_CPU_SET_reserved0_MASK                          0xfffffff8
#define BCHP_SM_L2_CPU_SET_reserved0_SHIFT                         3

/* SM_L2 :: CPU_SET :: SM_IRQ [02:02] */
#define BCHP_SM_L2_CPU_SET_SM_IRQ_MASK                             0x00000004
#define BCHP_SM_L2_CPU_SET_SM_IRQ_SHIFT                            2
#define BCHP_SM_L2_CPU_SET_SM_IRQ_DEFAULT                          0x00000000

/* SM_L2 :: CPU_SET :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_CPU_SET_SM_RX_FIFO_INTR_MASK                    0x00000002
#define BCHP_SM_L2_CPU_SET_SM_RX_FIFO_INTR_SHIFT                   1
#define BCHP_SM_L2_CPU_SET_SM_RX_FIFO_INTR_DEFAULT                 0x00000000

/* SM_L2 :: CPU_SET :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_CPU_SET_SM_TX_FIFO_INTR_MASK                    0x00000001
#define BCHP_SM_L2_CPU_SET_SM_TX_FIFO_INTR_SHIFT                   0
#define BCHP_SM_L2_CPU_SET_SM_TX_FIFO_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SM_L2 :: CPU_CLEAR :: reserved0 [31:03] */
#define BCHP_SM_L2_CPU_CLEAR_reserved0_MASK                        0xfffffff8
#define BCHP_SM_L2_CPU_CLEAR_reserved0_SHIFT                       3

/* SM_L2 :: CPU_CLEAR :: SM_IRQ [02:02] */
#define BCHP_SM_L2_CPU_CLEAR_SM_IRQ_MASK                           0x00000004
#define BCHP_SM_L2_CPU_CLEAR_SM_IRQ_SHIFT                          2
#define BCHP_SM_L2_CPU_CLEAR_SM_IRQ_DEFAULT                        0x00000000

/* SM_L2 :: CPU_CLEAR :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_CPU_CLEAR_SM_RX_FIFO_INTR_MASK                  0x00000002
#define BCHP_SM_L2_CPU_CLEAR_SM_RX_FIFO_INTR_SHIFT                 1
#define BCHP_SM_L2_CPU_CLEAR_SM_RX_FIFO_INTR_DEFAULT               0x00000000

/* SM_L2 :: CPU_CLEAR :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_CPU_CLEAR_SM_TX_FIFO_INTR_MASK                  0x00000001
#define BCHP_SM_L2_CPU_CLEAR_SM_TX_FIFO_INTR_SHIFT                 0
#define BCHP_SM_L2_CPU_CLEAR_SM_TX_FIFO_INTR_DEFAULT               0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SM_L2 :: CPU_MASK_STATUS :: reserved0 [31:03] */
#define BCHP_SM_L2_CPU_MASK_STATUS_reserved0_MASK                  0xfffffff8
#define BCHP_SM_L2_CPU_MASK_STATUS_reserved0_SHIFT                 3

/* SM_L2 :: CPU_MASK_STATUS :: SM_IRQ [02:02] */
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_IRQ_MASK                     0x00000004
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_IRQ_SHIFT                    2
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_IRQ_DEFAULT                  0x00000001

/* SM_L2 :: CPU_MASK_STATUS :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_RX_FIFO_INTR_MASK            0x00000002
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_RX_FIFO_INTR_SHIFT           1
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_RX_FIFO_INTR_DEFAULT         0x00000001

/* SM_L2 :: CPU_MASK_STATUS :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_TX_FIFO_INTR_MASK            0x00000001
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_TX_FIFO_INTR_SHIFT           0
#define BCHP_SM_L2_CPU_MASK_STATUS_SM_TX_FIFO_INTR_DEFAULT         0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SM_L2 :: CPU_MASK_SET :: reserved0 [31:03] */
#define BCHP_SM_L2_CPU_MASK_SET_reserved0_MASK                     0xfffffff8
#define BCHP_SM_L2_CPU_MASK_SET_reserved0_SHIFT                    3

/* SM_L2 :: CPU_MASK_SET :: SM_IRQ [02:02] */
#define BCHP_SM_L2_CPU_MASK_SET_SM_IRQ_MASK                        0x00000004
#define BCHP_SM_L2_CPU_MASK_SET_SM_IRQ_SHIFT                       2
#define BCHP_SM_L2_CPU_MASK_SET_SM_IRQ_DEFAULT                     0x00000001

/* SM_L2 :: CPU_MASK_SET :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_CPU_MASK_SET_SM_RX_FIFO_INTR_MASK               0x00000002
#define BCHP_SM_L2_CPU_MASK_SET_SM_RX_FIFO_INTR_SHIFT              1
#define BCHP_SM_L2_CPU_MASK_SET_SM_RX_FIFO_INTR_DEFAULT            0x00000001

/* SM_L2 :: CPU_MASK_SET :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_CPU_MASK_SET_SM_TX_FIFO_INTR_MASK               0x00000001
#define BCHP_SM_L2_CPU_MASK_SET_SM_TX_FIFO_INTR_SHIFT              0
#define BCHP_SM_L2_CPU_MASK_SET_SM_TX_FIFO_INTR_DEFAULT            0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SM_L2 :: CPU_MASK_CLEAR :: reserved0 [31:03] */
#define BCHP_SM_L2_CPU_MASK_CLEAR_reserved0_MASK                   0xfffffff8
#define BCHP_SM_L2_CPU_MASK_CLEAR_reserved0_SHIFT                  3

/* SM_L2 :: CPU_MASK_CLEAR :: SM_IRQ [02:02] */
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_IRQ_MASK                      0x00000004
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_IRQ_SHIFT                     2
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_IRQ_DEFAULT                   0x00000001

/* SM_L2 :: CPU_MASK_CLEAR :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_RX_FIFO_INTR_MASK             0x00000002
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_RX_FIFO_INTR_SHIFT            1
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_RX_FIFO_INTR_DEFAULT          0x00000001

/* SM_L2 :: CPU_MASK_CLEAR :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_TX_FIFO_INTR_MASK             0x00000001
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_TX_FIFO_INTR_SHIFT            0
#define BCHP_SM_L2_CPU_MASK_CLEAR_SM_TX_FIFO_INTR_DEFAULT          0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SM_L2 :: PCI_STATUS :: reserved0 [31:03] */
#define BCHP_SM_L2_PCI_STATUS_reserved0_MASK                       0xfffffff8
#define BCHP_SM_L2_PCI_STATUS_reserved0_SHIFT                      3

/* SM_L2 :: PCI_STATUS :: SM_IRQ [02:02] */
#define BCHP_SM_L2_PCI_STATUS_SM_IRQ_MASK                          0x00000004
#define BCHP_SM_L2_PCI_STATUS_SM_IRQ_SHIFT                         2
#define BCHP_SM_L2_PCI_STATUS_SM_IRQ_DEFAULT                       0x00000000

/* SM_L2 :: PCI_STATUS :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_PCI_STATUS_SM_RX_FIFO_INTR_MASK                 0x00000002
#define BCHP_SM_L2_PCI_STATUS_SM_RX_FIFO_INTR_SHIFT                1
#define BCHP_SM_L2_PCI_STATUS_SM_RX_FIFO_INTR_DEFAULT              0x00000000

/* SM_L2 :: PCI_STATUS :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_PCI_STATUS_SM_TX_FIFO_INTR_MASK                 0x00000001
#define BCHP_SM_L2_PCI_STATUS_SM_TX_FIFO_INTR_SHIFT                0
#define BCHP_SM_L2_PCI_STATUS_SM_TX_FIFO_INTR_DEFAULT              0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SM_L2 :: PCI_SET :: reserved0 [31:03] */
#define BCHP_SM_L2_PCI_SET_reserved0_MASK                          0xfffffff8
#define BCHP_SM_L2_PCI_SET_reserved0_SHIFT                         3

/* SM_L2 :: PCI_SET :: SM_IRQ [02:02] */
#define BCHP_SM_L2_PCI_SET_SM_IRQ_MASK                             0x00000004
#define BCHP_SM_L2_PCI_SET_SM_IRQ_SHIFT                            2
#define BCHP_SM_L2_PCI_SET_SM_IRQ_DEFAULT                          0x00000000

/* SM_L2 :: PCI_SET :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_PCI_SET_SM_RX_FIFO_INTR_MASK                    0x00000002
#define BCHP_SM_L2_PCI_SET_SM_RX_FIFO_INTR_SHIFT                   1
#define BCHP_SM_L2_PCI_SET_SM_RX_FIFO_INTR_DEFAULT                 0x00000000

/* SM_L2 :: PCI_SET :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_PCI_SET_SM_TX_FIFO_INTR_MASK                    0x00000001
#define BCHP_SM_L2_PCI_SET_SM_TX_FIFO_INTR_SHIFT                   0
#define BCHP_SM_L2_PCI_SET_SM_TX_FIFO_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SM_L2 :: PCI_CLEAR :: reserved0 [31:03] */
#define BCHP_SM_L2_PCI_CLEAR_reserved0_MASK                        0xfffffff8
#define BCHP_SM_L2_PCI_CLEAR_reserved0_SHIFT                       3

/* SM_L2 :: PCI_CLEAR :: SM_IRQ [02:02] */
#define BCHP_SM_L2_PCI_CLEAR_SM_IRQ_MASK                           0x00000004
#define BCHP_SM_L2_PCI_CLEAR_SM_IRQ_SHIFT                          2
#define BCHP_SM_L2_PCI_CLEAR_SM_IRQ_DEFAULT                        0x00000000

/* SM_L2 :: PCI_CLEAR :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_PCI_CLEAR_SM_RX_FIFO_INTR_MASK                  0x00000002
#define BCHP_SM_L2_PCI_CLEAR_SM_RX_FIFO_INTR_SHIFT                 1
#define BCHP_SM_L2_PCI_CLEAR_SM_RX_FIFO_INTR_DEFAULT               0x00000000

/* SM_L2 :: PCI_CLEAR :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_PCI_CLEAR_SM_TX_FIFO_INTR_MASK                  0x00000001
#define BCHP_SM_L2_PCI_CLEAR_SM_TX_FIFO_INTR_SHIFT                 0
#define BCHP_SM_L2_PCI_CLEAR_SM_TX_FIFO_INTR_DEFAULT               0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SM_L2 :: PCI_MASK_STATUS :: reserved0 [31:03] */
#define BCHP_SM_L2_PCI_MASK_STATUS_reserved0_MASK                  0xfffffff8
#define BCHP_SM_L2_PCI_MASK_STATUS_reserved0_SHIFT                 3

/* SM_L2 :: PCI_MASK_STATUS :: SM_IRQ [02:02] */
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_IRQ_MASK                     0x00000004
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_IRQ_SHIFT                    2
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_IRQ_DEFAULT                  0x00000001

/* SM_L2 :: PCI_MASK_STATUS :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_RX_FIFO_INTR_MASK            0x00000002
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_RX_FIFO_INTR_SHIFT           1
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_RX_FIFO_INTR_DEFAULT         0x00000001

/* SM_L2 :: PCI_MASK_STATUS :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_TX_FIFO_INTR_MASK            0x00000001
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_TX_FIFO_INTR_SHIFT           0
#define BCHP_SM_L2_PCI_MASK_STATUS_SM_TX_FIFO_INTR_DEFAULT         0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SM_L2 :: PCI_MASK_SET :: reserved0 [31:03] */
#define BCHP_SM_L2_PCI_MASK_SET_reserved0_MASK                     0xfffffff8
#define BCHP_SM_L2_PCI_MASK_SET_reserved0_SHIFT                    3

/* SM_L2 :: PCI_MASK_SET :: SM_IRQ [02:02] */
#define BCHP_SM_L2_PCI_MASK_SET_SM_IRQ_MASK                        0x00000004
#define BCHP_SM_L2_PCI_MASK_SET_SM_IRQ_SHIFT                       2
#define BCHP_SM_L2_PCI_MASK_SET_SM_IRQ_DEFAULT                     0x00000001

/* SM_L2 :: PCI_MASK_SET :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_PCI_MASK_SET_SM_RX_FIFO_INTR_MASK               0x00000002
#define BCHP_SM_L2_PCI_MASK_SET_SM_RX_FIFO_INTR_SHIFT              1
#define BCHP_SM_L2_PCI_MASK_SET_SM_RX_FIFO_INTR_DEFAULT            0x00000001

/* SM_L2 :: PCI_MASK_SET :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_PCI_MASK_SET_SM_TX_FIFO_INTR_MASK               0x00000001
#define BCHP_SM_L2_PCI_MASK_SET_SM_TX_FIFO_INTR_SHIFT              0
#define BCHP_SM_L2_PCI_MASK_SET_SM_TX_FIFO_INTR_DEFAULT            0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SM_L2 :: PCI_MASK_CLEAR :: reserved0 [31:03] */
#define BCHP_SM_L2_PCI_MASK_CLEAR_reserved0_MASK                   0xfffffff8
#define BCHP_SM_L2_PCI_MASK_CLEAR_reserved0_SHIFT                  3

/* SM_L2 :: PCI_MASK_CLEAR :: SM_IRQ [02:02] */
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_IRQ_MASK                      0x00000004
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_IRQ_SHIFT                     2
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_IRQ_DEFAULT                   0x00000001

/* SM_L2 :: PCI_MASK_CLEAR :: SM_RX_FIFO_INTR [01:01] */
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_RX_FIFO_INTR_MASK             0x00000002
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_RX_FIFO_INTR_SHIFT            1
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_RX_FIFO_INTR_DEFAULT          0x00000001

/* SM_L2 :: PCI_MASK_CLEAR :: SM_TX_FIFO_INTR [00:00] */
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_TX_FIFO_INTR_MASK             0x00000001
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_TX_FIFO_INTR_SHIFT            0
#define BCHP_SM_L2_PCI_MASK_CLEAR_SM_TX_FIFO_INTR_DEFAULT          0x00000001

#endif /* #ifndef BCHP_SM_L2_H__ */

/* End of File */
