/* Contents of Memory Array starting from address 0.  This is a standard Verilog readmemh format. */
0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
/* NOTE: I've set bit 9 (counting from bit 0 on the left), which is the QE bit. */
