#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  1 12:57:01 2020
# Process ID: 15600
# Current directory: D:/car/blueteeth_car/blueteeth_car
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15552 D:\car\blueteeth_car\blueteeth_car\car.xpr
# Log file: D:/car/blueteeth_car/blueteeth_car/vivado.log
# Journal file: D:/car/blueteeth_car/blueteeth_car\vivado.jou
#-----------------------------------------------------------
start_guopopen_project D:/car/blueteeth_car/blueteeth_car/car.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'opopen_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 686.809 ; gain = 126.621
update_compile_order -fileset sources_exlaunch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/car/blueteeth_car/blueteeth_car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/car/blueteeth_car/blueteeth_car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/car/blueteeth_car/blueteeth_car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/car/blueteeth_car/blueteeth_car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/car/blueteeth_car/blueteeth_car/car.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/car/blueteeth_car/blueteeth_car/car.srcs/sources_1/new/car.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module car
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/car/blueteeth_car/blueteeth_car/car.srcs/sources_1/new/coded.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coded
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/car/blueteeth_car/blueteeth_car/car.srcs/sources_1/new/drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/car/blueteeth_car/blueteeth_car/car.srcs/sources_1/new/uart_rx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/car/blueteeth_car/blueteeth_car/car.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/car/blueteeth_car/blueteeth_car/car.srcs/sources_1/new/uart_tx_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_path
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/car/blueteeth_car/blueteeth_car/car.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/car/blueteeth_car/blueteeth_car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.uart_rx_path
Compiling module xil_defaultlib.uart_tx_path
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.drive
Compiling module xil_defaultlib.coded
Compiling module xil_defaultlib.car
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/car/blueteeth_car/blueteeth_car/car.sim/sim_1/behav/xsim/xsim.dir/TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Aug  1 14:40:22 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 758.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/car/blueteeth_car/blueteeth_car/car.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -view {D:/car/blueteeth_car/blueteeth_car/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/car/blueteeth_car/blueteeth_car/TB_behav.wcfg
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 767.816 ; gain = 9.648
current_wave_config {TB_behav.wcfg}
TB_behav.wcfg
add_wave {{/TB/u/u_uart_top/uart_rx_path_u/baud_div}} {{/TB/u/u_uart_top/uart_rx_path_u/baud_bps}} {{/TB/u/u_uart_top/uart_rx_path_u/bps_start}} {{/TB/u/u_uart_top/uart_rx_path_u/state}} 
current_wave_config {TB_behav.wcfg}
TB_behav.wcfg
add_wave {{/TB/u/u_uart_top/uart_rx_path_u/uart_rx_data_o}} 
run 5 s
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/car/blueteeth_car/blueteeth_car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/car/blueteeth_car/blueteeth_car/car.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/car/blueteeth_car/blueteeth_car/car.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/car/blueteeth_car/blueteeth_car/car.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/car/blueteeth_car/blueteeth_car/car.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 562957356e5c41debde2857ec9f4a5d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 797.969 ; gain = 0.000
run 5 s
run: Time (s): cpu = 00:00:14 ; elapsed = 00:01:11 . Memory (MB): peak = 800.168 ; gain = 2.199
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:02:15 . Memory (MB): peak = 803.250 ; gain = 3.082
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 805.477 ; gain = 2.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 15:29:17 2020...
