<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>phaser: CPU.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">phaser
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">CPU.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="CPU_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * (C) Copyright 2006</span>
<a name="l00003"></a>00003 <span class="comment"> * Texas Instruments, &lt;www.ti.com&gt;</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * See file CREDITS for list of people who contributed to this</span>
<a name="l00006"></a>00006 <span class="comment"> * project.</span>
<a name="l00007"></a>00007 <span class="comment"> *</span>
<a name="l00008"></a>00008 <span class="comment"> * This program is free software; you can redistribute it and/or</span>
<a name="l00009"></a>00009 <span class="comment"> * modify it under the terms of the GNU General Public License as</span>
<a name="l00010"></a>00010 <span class="comment"> * published by the Free Software Foundation; either version 2 of</span>
<a name="l00011"></a>00011 <span class="comment"> * the License, or (at your option) any later version.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> * This program is distributed in the hope that it will be useful,</span>
<a name="l00014"></a>00014 <span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00015"></a>00015 <span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00016"></a>00016 <span class="comment"> * GNU General Public License for more details.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * You should have received a copy of the GNU General Public License</span>
<a name="l00019"></a>00019 <span class="comment"> * along with this program; if not, write to the Free Software</span>
<a name="l00020"></a>00020 <span class="comment"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston,</span>
<a name="l00021"></a>00021 <span class="comment"> * MA 02111-1307 USA</span>
<a name="l00022"></a>00022 <span class="comment"> *</span>
<a name="l00023"></a>00023 <span class="comment"> */</span>
<a name="l00024"></a>00024 
<a name="l00025"></a>00025 <span class="preprocessor">#ifndef _OMAP34XX_CPU_H</span>
<a name="l00026"></a>00026 <span class="preprocessor"></span><span class="preprocessor">#define  _OMAP34XX_CPU_H</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="comment">/*---------------#include &quot;omap3.h&quot;---------------*/</span>
<a name="l00035"></a>00035 
<a name="l00036"></a>00036 <span class="comment">/*</span>
<a name="l00037"></a>00037 <span class="comment"> * (C) Copyright 2006</span>
<a name="l00038"></a>00038 <span class="comment"> * Texas Instruments, &lt;www.ti.com&gt;</span>
<a name="l00039"></a>00039 <span class="comment"> * Richard Woodruff &lt;r-woodruff2@ti.com&gt;</span>
<a name="l00040"></a>00040 <span class="comment"> * Syed Mohammed Khasim &lt;x0khasim@ti.com&gt;</span>
<a name="l00041"></a>00041 <span class="comment"> *</span>
<a name="l00042"></a>00042 <span class="comment"> * See file CREDITS for list of people who contributed to this</span>
<a name="l00043"></a>00043 <span class="comment"> * project.</span>
<a name="l00044"></a>00044 <span class="comment"> *</span>
<a name="l00045"></a>00045 <span class="comment"> * This program is free software; you can redistribute it and/or</span>
<a name="l00046"></a>00046 <span class="comment"> * modify it under the terms of the GNU General Public License as</span>
<a name="l00047"></a>00047 <span class="comment"> * published by the Free Software Foundation; either version 2 of</span>
<a name="l00048"></a>00048 <span class="comment"> * the License, or (at your option) any later version.</span>
<a name="l00049"></a>00049 <span class="comment"> *</span>
<a name="l00050"></a>00050 <span class="comment"> * This program is distributed in the hope that it will be useful,</span>
<a name="l00051"></a>00051 <span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00052"></a>00052 <span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00053"></a>00053 <span class="comment"> * GNU General Public License for more details.</span>
<a name="l00054"></a>00054 <span class="comment"> *</span>
<a name="l00055"></a>00055 <span class="comment"> * You should have received a copy of the GNU General Public License</span>
<a name="l00056"></a>00056 <span class="comment"> * along with this program; if not, write to the Free Software</span>
<a name="l00057"></a>00057 <span class="comment"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston,</span>
<a name="l00058"></a>00058 <span class="comment"> * MA 02111-1307 USA</span>
<a name="l00059"></a>00059 <span class="comment"> */</span>
<a name="l00060"></a>00060 
<a name="l00061"></a>00061 <span class="comment">/*</span>
<a name="l00062"></a>00062 <span class="comment"> * 3430 specific Section</span>
<a name="l00063"></a>00063 <span class="comment"> */</span>
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 <span class="comment">/* Stuff on L3 Interconnect */</span>
<a name="l00066"></a><a class="code" href="CPU_8h.html#a16e98f6b4ccdbdaf280bf939fcb34e5b">00066</a> <span class="preprocessor">#define SMX_APE_BASE            0x68000000</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span>
<a name="l00068"></a>00068 <span class="comment">/* L3 Firewall */</span>
<a name="l00069"></a><a class="code" href="CPU_8h.html#a8cb3f81785ad6bd225f4c4edee909821">00069</a> <span class="preprocessor">#define A_REQINFOPERM0      (SMX_APE_BASE + 0x05048)</span>
<a name="l00070"></a><a class="code" href="CPU_8h.html#ac3c943fe4ac15481878361f670cf33f7">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define A_READPERM0     (SMX_APE_BASE + 0x05050)</span>
<a name="l00071"></a><a class="code" href="CPU_8h.html#aeb0afc23eba16678de312ff04c47a479">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define A_WRITEPERM0        (SMX_APE_BASE + 0x05058)</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>
<a name="l00073"></a>00073 <span class="comment">/* GPMC */</span>
<a name="l00074"></a><a class="code" href="CPU_8h.html#afac7f77c5c9eb651a77fc83b2dcfc650">00074</a> <span class="preprocessor">#define OMAP34XX_GPMC_BASE      (0x6E000000)</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a>00076 <span class="comment">/* SMS */</span>
<a name="l00077"></a><a class="code" href="CPU_8h.html#aaba19466e1d9c942fe640b0c1f4833e8">00077</a> <span class="preprocessor">#define OMAP34XX_SMS_BASE       0x6C000000</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a>00079 <span class="comment">/* SDRC */</span>
<a name="l00080"></a><a class="code" href="CPU_8h.html#a9eb216e413ecef53a152fdab8fedb724">00080</a> <span class="preprocessor">#define OMAP34XX_SDRC_BASE      0x6D000000</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a>00082 <span class="comment">/*</span>
<a name="l00083"></a>00083 <span class="comment"> * L4 Peripherals - L4 Wakeup and L4 Core now</span>
<a name="l00084"></a>00084 <span class="comment"> */</span>
<a name="l00085"></a><a class="code" href="CPU_8h.html#a87e647e01a8054be932d3b6ffe4ae2c7">00085</a> <span class="preprocessor">#define OMAP34XX_CORE_L4_IO_BASE    0x48000000</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span>
<a name="l00087"></a><a class="code" href="CPU_8h.html#aa25214996ecf2090246a2c492e724679">00087</a> <span class="preprocessor">#define OMAP34XX_WAKEUP_L4_IO_BASE  0x48300000</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a><a class="code" href="CPU_8h.html#adb9bb6f51b12ba24ec413a52ea6508d0">00089</a> <span class="preprocessor">#define OMAP34XX_L4_PER         0x49000000</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span>
<a name="l00091"></a><a class="code" href="CPU_8h.html#a101ac6b541935994322e7008b018f6a4">00091</a> <span class="preprocessor">#define OMAP34XX_L4_IO_BASE     OMAP34XX_CORE_L4_IO_BASE</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 <span class="comment">/* CONTROL */</span>
<a name="l00094"></a><a class="code" href="CPU_8h.html#a67c44184619215440876d99fbf5a8d79">00094</a> <span class="preprocessor">#define OMAP34XX_CTRL_BASE      (OMAP34XX_L4_IO_BASE+0x2000)</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096 <span class="comment">/* TAP information  dont know for 3430*/</span>
<a name="l00097"></a><a class="code" href="CPU_8h.html#add612ca89056ab1f8b344d6eeefbfddb">00097</a> <span class="preprocessor">#define OMAP34XX_TAP_BASE       (0x49000000)    </span><span class="comment">/*giving some junk for virtio */</span>
<a name="l00098"></a>00098 
<a name="l00099"></a>00099 <span class="comment">/* UART */</span>
<a name="l00100"></a><a class="code" href="CPU_8h.html#a2b3d1bcfcaa2222224eaffd2f6728e0e">00100</a> <span class="preprocessor">#define OMAP34XX_UART1          (OMAP34XX_L4_IO_BASE+0x6a000)</span>
<a name="l00101"></a><a class="code" href="CPU_8h.html#ae45c73c12549dd4c1cedb49f4bdd2c01">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_UART2          (OMAP34XX_L4_IO_BASE+0x6c000)</span>
<a name="l00102"></a><a class="code" href="CPU_8h.html#ad41a0bb7c6d70d4951091507f8cc0997">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_UART3          (OMAP34XX_L4_PER+0x20000)</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span>
<a name="l00104"></a>00104 <span class="comment">/* General Purpose Timers */</span>
<a name="l00105"></a><a class="code" href="CPU_8h.html#a93c022d0fc5aaf7235447b323fa3bb75">00105</a> <span class="preprocessor">#define OMAP34XX_GPT1           0x48318000</span>
<a name="l00106"></a><a class="code" href="CPU_8h.html#af145b9d2439f2606a7b4255388d56513">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPT2           0x49032000</span>
<a name="l00107"></a><a class="code" href="CPU_8h.html#a7ae125d41075f3ecbe18dd32abfd2d98">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPT3           0x49034000</span>
<a name="l00108"></a><a class="code" href="CPU_8h.html#add3247949be6382a79bcfebc91addf7d">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPT4           0x49036000</span>
<a name="l00109"></a><a class="code" href="CPU_8h.html#acf95acb0480ff20e689f6901be2813e3">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPT5           0x49038000</span>
<a name="l00110"></a><a class="code" href="CPU_8h.html#a9ebe401717e6366b39cfd6a3fd047448">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPT6           0x4903A000</span>
<a name="l00111"></a><a class="code" href="CPU_8h.html#a612f5a61e4a3667da8ce100c3e8875dd">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPT7           0x4903C000</span>
<a name="l00112"></a><a class="code" href="CPU_8h.html#ad9078158c67fa1ade49e172353a79759">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPT8           0x4903E000</span>
<a name="l00113"></a><a class="code" href="CPU_8h.html#a7734ce210d84c8a2fe1ba2cc5146805a">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPT9           0x49040000</span>
<a name="l00114"></a><a class="code" href="CPU_8h.html#a4223595f1ff0e6ba1a8d631fc754620a">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPT10          0x48086000</span>
<a name="l00115"></a><a class="code" href="CPU_8h.html#ab5edc485c62a0e9de7a373c2d4a56202">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPT11          0x48088000</span>
<a name="l00116"></a><a class="code" href="CPU_8h.html#abc5708eb8f1e22d8089f367c89948832">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPT12          0x48304000</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00118"></a>00118 <span class="comment">/* WatchDog Timers (1 secure, 3 GP) */</span>
<a name="l00119"></a><a class="code" href="CPU_8h.html#acf67bbbb3de7392d8dacd51f87e51bd6">00119</a> <span class="preprocessor">#define WD1_BASE            (0x4830C000)</span>
<a name="l00120"></a><a class="code" href="CPU_8h.html#acb85fbd029c5c15a525716eaff403ddc">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define WD2_BASE            (0x48314000)</span>
<a name="l00121"></a><a class="code" href="CPU_8h.html#a53a6f79dbaa241570830c9a8cf4e1a13">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define WD3_BASE            (0x49030000)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span>
<a name="l00123"></a>00123 <span class="comment">/* 32KTIMER */</span>
<a name="l00124"></a><a class="code" href="CPU_8h.html#aaa09f8c06a7d4614243db848f48352fb">00124</a> <span class="preprocessor">#define SYNC_32KTIMER_BASE      (0x48320000)</span>
<a name="l00125"></a><a class="code" href="CPU_8h.html#a1784f3055132dbec6a455231a3bae377">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define S32K_CR             (SYNC_32KTIMER_BASE+0x10)</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00127"></a>00127 <span class="comment">/* omap3 GPIO registers */</span>
<a name="l00128"></a><a class="code" href="CPU_8h.html#a4669fc21fe7188a2ae935a86d63fe6fe">00128</a> <span class="preprocessor">#define OMAP34XX_GPIO1_BASE     0x48310000</span>
<a name="l00129"></a><a class="code" href="CPU_8h.html#a46cd3a972d3d68b22dad4b77a775726e">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPIO2_BASE     0x49050000</span>
<a name="l00130"></a><a class="code" href="CPU_8h.html#ac2ab6aedd99aca9415517bf53c53d756">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPIO3_BASE     0x49052000</span>
<a name="l00131"></a><a class="code" href="CPU_8h.html#aa348b51ffedfa340852b8ec7b18ef9ef">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPIO4_BASE     0x49054000</span>
<a name="l00132"></a><a class="code" href="CPU_8h.html#ae8fff0254d2e82d237e63ce1f57a1b51">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPIO5_BASE     0x49056000</span>
<a name="l00133"></a><a class="code" href="CPU_8h.html#a2d7184d6d05fb1aae90cd4305554b600">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_GPIO6_BASE     0x49058000</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00135"></a>00135 <span class="comment">/*</span>
<a name="l00136"></a>00136 <span class="comment"> * SDP3430 specific Section</span>
<a name="l00137"></a>00137 <span class="comment"> */</span>
<a name="l00138"></a>00138 
<a name="l00139"></a>00139 <span class="comment">/*</span>
<a name="l00140"></a>00140 <span class="comment"> *  The 343x&#39;s chip selects are programmable.  The mask ROM</span>
<a name="l00141"></a>00141 <span class="comment"> *  does configure CS0 to 0x08000000 before dispatch.  So, if</span>
<a name="l00142"></a>00142 <span class="comment"> *  you want your code to live below that address, you have to</span>
<a name="l00143"></a>00143 <span class="comment"> *  be prepared to jump though hoops, to reset the base address.</span>
<a name="l00144"></a>00144 <span class="comment"> *  Same as in SDP3430</span>
<a name="l00145"></a>00145 <span class="comment"> */</span>
<a name="l00146"></a>00146 <span class="preprocessor">#if (CONFIG_3430SDP)</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span>
<a name="l00148"></a>00148 <span class="comment">/* base address for indirect vectors (internal boot mode) */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define SRAM_OFFSET0            0x40000000</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define SRAM_OFFSET1            0x00200000</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#define SRAM_OFFSET2            0x0000F800</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define SRAM_VECT_CODE          (SRAM_OFFSET0|SRAM_OFFSET1|SRAM_OFFSET2)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a>00154 <span class="preprocessor">#define LOW_LEVEL_SRAM_STACK        0x4020FFFC</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>
<a name="l00156"></a>00156 <span class="comment">/* FPGA on Debug board.*/</span>
<a name="l00157"></a>00157 <span class="preprocessor">#define ETH_CONTROL_REG         (DEBUG_BASE+0x30b)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define LAN_RESET_REGISTER      (DEBUG_BASE+0x1c)</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a>00160 <span class="preprocessor">#define DIP_SWITCH_INPUT_REG2       (DEBUG_BASE+0x60)</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define LED_REGISTER            (DEBUG_BASE+0x40)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define FPGA_REV_REGISTER       (DEBUG_BASE+0x10)</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_MAIN_BRD         (DEBUG_BASE+0x10000+0x1800)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_CONN_BRD         (DEBUG_BASE+0x10000+0x1900)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_UI_BRD           (DEBUG_BASE+0x10000+0x1A00)</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define EEPROM_MCAM_BRD         (DEBUG_BASE+0x10000+0x1B00)</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#define ENHANCED_UI_EE_NAME     &quot;750-2075&quot;</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span>
<a name="l00169"></a>00169 <span class="preprocessor">#elif (CONFIG_OMAP3_BEAGLE)</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span>
<a name="l00171"></a>00171 <span class="comment">/* base address for indirect vectors (internal boot mode) */</span>
<a name="l00172"></a>00172 <span class="preprocessor">#define SRAM_OFFSET0            0x40000000</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#define SRAM_OFFSET1            0x00200000</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define SRAM_OFFSET2            0x0000F800</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define SRAM_VECT_CODE          (SRAM_OFFSET0|SRAM_OFFSET1|SRAM_OFFSET2)</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>
<a name="l00177"></a>00177 <span class="preprocessor">#define LOW_LEVEL_SRAM_STACK        0x4020FFFC</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span>
<a name="l00179"></a>00179 <span class="preprocessor">#define DEBUG_LED1          149 </span><span class="comment">/* gpio */</span>
<a name="l00180"></a>00180 <span class="preprocessor">#define DEBUG_LED2          150 </span><span class="comment">/* gpio */</span>
<a name="l00181"></a>00181 
<a name="l00182"></a>00182 <span class="preprocessor">#endif              </span><span class="comment">/* endif (CONFIG_3430SDP)  */</span>
<a name="l00183"></a>00183 
<a name="l00184"></a>00184 <span class="comment">/*------------------------------------------------*/</span>
<a name="l00185"></a>00185 
<a name="l00186"></a>00186 <span class="comment">/* Register offsets of common modules */</span>
<a name="l00187"></a>00187 <span class="comment">/* Control */</span>
<a name="l00188"></a><a class="code" href="CPU_8h.html#ac3590352737c5c4dcb18d9c3ece7cced">00188</a> <span class="preprocessor">#define CONTROL_STATUS          (OMAP34XX_CTRL_BASE + 0x2F0)</span>
<a name="l00189"></a><a class="code" href="CPU_8h.html#ac6747dc48a610a7a39dfdf6e6bd595f6">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_MCR            (OMAP34XX_CTRL_BASE + 0x8C)</span>
<a name="l00190"></a><a class="code" href="CPU_8h.html#a90d63af9f856c9ea1291cd563175b6bd">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define CONTROL_SCALABLE_OMAP_STATUS    (OMAP34XX_CTRL_BASE + 0x44C)</span>
<a name="l00191"></a><a class="code" href="CPU_8h.html#a8ba96078fbf5144da199e6f521b93607">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define CONTROL_SCALABLE_OMAP_OCP   (OMAP34XX_CTRL_BASE + 0x534)</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span>
<a name="l00193"></a>00193 <span class="comment">/* Tap Information */</span>
<a name="l00194"></a><a class="code" href="CPU_8h.html#a61f2e99e9753e2ac4199e0a162396349">00194</a> <span class="preprocessor">#define TAP_IDCODE_REG      (OMAP34XX_TAP_BASE+0x204)</span>
<a name="l00195"></a><a class="code" href="CPU_8h.html#affb0817785a80b982855c886f3789783">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define PRODUCTION_ID       (OMAP34XX_TAP_BASE+0x208)</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span>
<a name="l00197"></a>00197 <span class="comment">/* device type */</span>
<a name="l00198"></a><a class="code" href="CPU_8h.html#ac7904d38933e51d3004decc1101d2d6c">00198</a> <span class="preprocessor">#define DEVICE_MASK     (BIT8|BIT9|BIT10)</span>
<a name="l00199"></a><a class="code" href="CPU_8h.html#afd2ca0824edbdab1df5190b09534e509">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define TST_DEVICE      0x0</span>
<a name="l00200"></a><a class="code" href="CPU_8h.html#a1845a1d8bb1cc26a8c31aae0f643163c">00200</a> <span class="preprocessor"></span><span class="preprocessor">#define EMU_DEVICE      0x1</span>
<a name="l00201"></a><a class="code" href="CPU_8h.html#a4d24abcdb5b811625349cf6ac0b71d53">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define HS_DEVICE       0x2</span>
<a name="l00202"></a><a class="code" href="CPU_8h.html#aed17d463013a375f610ccc5ea7abd7b9">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define GP_DEVICE       0x3</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>
<a name="l00204"></a>00204 <span class="comment">/* GPMC CS3/cs4/cs6 not avaliable */</span>
<a name="l00205"></a><a class="code" href="CPU_8h.html#afa6613ad2f655d2b6f637d4a33d883c4">00205</a> <span class="preprocessor">#define GPMC_BASE       (OMAP34XX_GPMC_BASE)</span>
<a name="l00206"></a><a class="code" href="CPU_8h.html#a22eddee78f82d12ac286f85ff6935692">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_SYSCONFIG      (OMAP34XX_GPMC_BASE+0x10)</span>
<a name="l00207"></a><a class="code" href="CPU_8h.html#ad9a19c8339123c030213472eda0b1294">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_IRQSTATUS      (OMAP34XX_GPMC_BASE+0x18)</span>
<a name="l00208"></a><a class="code" href="CPU_8h.html#aefe9b8ca895fa8b52d521dcd90396b92">00208</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_IRQENABLE      (OMAP34XX_GPMC_BASE+0x1C)</span>
<a name="l00209"></a><a class="code" href="CPU_8h.html#ad50d35c1cbc87c25967c7212cabe9729">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_TIMEOUT_CONTROL    (OMAP34XX_GPMC_BASE+0x40)</span>
<a name="l00210"></a><a class="code" href="CPU_8h.html#a6ca8ba966609d1fb3ecdc39747b4578c">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_CONFIG     (OMAP34XX_GPMC_BASE+0x50)</span>
<a name="l00211"></a><a class="code" href="CPU_8h.html#a5a6486225351b878000168c12dd2dda6">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_STATUS     (OMAP34XX_GPMC_BASE+0x54)</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span>
<a name="l00213"></a><a class="code" href="CPU_8h.html#a3e5d68e9fa7b88079fd7a4dd87098661">00213</a> <span class="preprocessor">#define GPMC_CONFIG_CS0     (OMAP34XX_GPMC_BASE+0x60)</span>
<a name="l00214"></a><a class="code" href="CPU_8h.html#ac35659647e35489b3d692cbd216d2616">00214</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_CONFIG_WIDTH   (0x30)</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span>
<a name="l00216"></a><a class="code" href="CPU_8h.html#a661b3f046ed863d15887b44bab49139b">00216</a> <span class="preprocessor">#define GPMC_CONFIG1        (0x00)</span>
<a name="l00217"></a><a class="code" href="CPU_8h.html#acf3b60cf4d0419eb0b9beae422cd65c2">00217</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_CONFIG2        (0x04)</span>
<a name="l00218"></a><a class="code" href="CPU_8h.html#a56afe954b1533d44e46f3b8f0fa41e17">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_CONFIG3        (0x08)</span>
<a name="l00219"></a><a class="code" href="CPU_8h.html#abfb0a09bcbddb9753cb6b013b46341d3">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_CONFIG4        (0x0C)</span>
<a name="l00220"></a><a class="code" href="CPU_8h.html#a278285f12f64bf781941d8b322d4e1d1">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_CONFIG5        (0x10)</span>
<a name="l00221"></a><a class="code" href="CPU_8h.html#a5feaa72c8a9e848b801dd3631fdf71f6">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_CONFIG6        (0x14)</span>
<a name="l00222"></a><a class="code" href="CPU_8h.html#af0481fc975b5940caf31b23cc5cb6f0c">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_CONFIG7        (0x18)</span>
<a name="l00223"></a><a class="code" href="CPU_8h.html#a422782fd51744a909ec6a49275149748">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_NAND_CMD       (0x1C)</span>
<a name="l00224"></a><a class="code" href="CPU_8h.html#a2be91342be7897662110d665595955c2">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_NAND_ADR       (0x20)</span>
<a name="l00225"></a><a class="code" href="CPU_8h.html#a2749f3e3aa014b0b2e21079f0c13feda">00225</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_NAND_DAT       (0x24)</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>
<a name="l00227"></a><a class="code" href="CPU_8h.html#a9704bf9f802f27f4039dba0a57a761aa">00227</a> <span class="preprocessor">#define GPMC_ECC_CONFIG     (0x1F4)</span>
<a name="l00228"></a><a class="code" href="CPU_8h.html#a25bf4b1e36d83b08dc150446be4abdd3">00228</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_ECC_CONTROL    (0x1F8)</span>
<a name="l00229"></a><a class="code" href="CPU_8h.html#a5dfa27d34dae71c1f259b4caf1c8b995">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_ECC_SIZE_CONFIG    (0x1FC)</span>
<a name="l00230"></a><a class="code" href="CPU_8h.html#a694aedc91d6488c9399f8b1dac64aca2">00230</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_ECC1_RESULT    (0x200)</span>
<a name="l00231"></a><a class="code" href="CPU_8h.html#aabab1a7e7a127baaf5f842b34eb34bf1">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_ECC2_RESULT    (0x204)</span>
<a name="l00232"></a><a class="code" href="CPU_8h.html#a6c105e15a23d96c4ef369eac8f2ee2b5">00232</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_ECC3_RESULT    (0x208)</span>
<a name="l00233"></a><a class="code" href="CPU_8h.html#a83952109fe819854726e22f67d6c26c0">00233</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_ECC4_RESULT    (0x20C)</span>
<a name="l00234"></a><a class="code" href="CPU_8h.html#accada9f334f8e2d104580ab3c84ecd6a">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_ECC5_RESULT    (0x210)</span>
<a name="l00235"></a><a class="code" href="CPU_8h.html#ac30ac595206c6aaee1b4823ef7480c36">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_ECC6_RESULT    (0x214)</span>
<a name="l00236"></a><a class="code" href="CPU_8h.html#a9d0a896a3b357d9972366dd7cfbf8211">00236</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_ECC7_RESULT    (0x218)</span>
<a name="l00237"></a><a class="code" href="CPU_8h.html#afcbd5b1cbf7f2f34b6b9c9d72d5c0aac">00237</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_ECC8_RESULT    (0x21C)</span>
<a name="l00238"></a><a class="code" href="CPU_8h.html#a74983ffba26d6cc31c60d566d1ceb101">00238</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_ECC9_RESULT    (0x220)</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span>
<a name="l00240"></a>00240 <span class="comment">/* GPMC Mapping */</span>
<a name="l00241"></a><a class="code" href="CPU_8h.html#a23a9099a5f8fc9c6e253c0eecb2be8db">00241</a> <span class="preprocessor"># define FLASH_BASE     0x10000000  </span><span class="comment">/* NOR flash (aligned to 256 Meg) */</span>
<a name="l00242"></a><a class="code" href="CPU_8h.html#ae4d486141d36e1a27cb48cbe36df77dc">00242</a> <span class="preprocessor"># define FLASH_BASE_SDPV1   0x04000000  </span><span class="comment">/* NOR flash (aligned to 64 Meg) */</span>
<a name="l00243"></a><a class="code" href="CPU_8h.html#ae75b6c84c77a406a3a09b0875c879de6">00243</a> <span class="preprocessor"># define FLASH_BASE_SDPV2   0x10000000  </span><span class="comment">/* NOR flash (aligned to 256 Meg) */</span>
<a name="l00244"></a><a class="code" href="CPU_8h.html#a1efa03dd742f6ad088e9a81903259a9f">00244</a> <span class="preprocessor"># define DEBUG_BASE     0x08000000  </span><span class="comment">/* debug board */</span>
<a name="l00245"></a><a class="code" href="CPU_8h.html#a5842bc5538bc3ce1788992d52265f9dc">00245</a> <span class="preprocessor"># define NAND_BASE      0x30000000  </span><span class="comment">/* NAND addr (actual size small port) */</span>
<a name="l00246"></a><a class="code" href="CPU_8h.html#ab31b4e533cc592d89115a36f510f0605">00246</a> <span class="preprocessor"># define PISMO2_BASE        0x18000000  </span><span class="comment">/* PISMO2 CS1/2 */</span>
<a name="l00247"></a><a class="code" href="CPU_8h.html#a12a395587c6d102f2c9b1c0cdabea4bd">00247</a> <span class="preprocessor"># define ONENAND_MAP        0x20000000  </span><span class="comment">/* OneNand addr (actual size small port */</span>
<a name="l00248"></a>00248 
<a name="l00249"></a>00249 <span class="comment">/* SMS */</span>
<a name="l00250"></a><a class="code" href="CPU_8h.html#a6353566f97358453afaa484820f07d5d">00250</a> <span class="preprocessor">#define SMS_SYSCONFIG       (OMAP34XX_SMS_BASE+0x10)</span>
<a name="l00251"></a><a class="code" href="CPU_8h.html#a5ff3f8a6c01e0f34721bbeca42a19f15">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define SMS_RG_ATT0     (OMAP34XX_SMS_BASE+0x48)</span>
<a name="l00252"></a><a class="code" href="CPU_8h.html#a4dde2c8d38f81767a9d801f9d9a00940">00252</a> <span class="preprocessor"></span><span class="preprocessor">#define SMS_CLASS_ARB0      (OMAP34XX_SMS_BASE+0xD0)</span>
<a name="l00253"></a><a class="code" href="CPU_8h.html#a228b117f96f967b90afff7380a4676f6">00253</a> <span class="preprocessor"></span><span class="preprocessor">#define BURSTCOMPLETE_GROUP7    BIT31</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span>
<a name="l00255"></a>00255 <span class="comment">/* SDRC */</span>
<a name="l00256"></a><a class="code" href="CPU_8h.html#a9a077177878b858e41e32e773562e20b">00256</a> <span class="preprocessor">#define SDRC_SYSCONFIG      (OMAP34XX_SDRC_BASE+0x10)</span>
<a name="l00257"></a><a class="code" href="CPU_8h.html#ac5b7403262bcb25f0ab5e0fbf7fd2db4">00257</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_STATUS     (OMAP34XX_SDRC_BASE+0x14)</span>
<a name="l00258"></a><a class="code" href="CPU_8h.html#a28dc5f238f2b564a481ac8383f968193">00258</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_CS_CFG     (OMAP34XX_SDRC_BASE+0x40)</span>
<a name="l00259"></a><a class="code" href="CPU_8h.html#a20469e7e1ae651628dbcdda16901ed30">00259</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_SHARING        (OMAP34XX_SDRC_BASE+0x44)</span>
<a name="l00260"></a><a class="code" href="CPU_8h.html#a02ffec8618934295a288388ef542b79d">00260</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_DLLA_CTRL      (OMAP34XX_SDRC_BASE+0x60)</span>
<a name="l00261"></a><a class="code" href="CPU_8h.html#a74c20b1a57b6cd8f3f24537d924e2f60">00261</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_DLLA_STATUS    (OMAP34XX_SDRC_BASE+0x64)</span>
<a name="l00262"></a><a class="code" href="CPU_8h.html#a13205f55ff29ab376ee9d18bd2c771e4">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_DLLB_CTRL      (OMAP34XX_SDRC_BASE+0x68)</span>
<a name="l00263"></a><a class="code" href="CPU_8h.html#aafa96b22af6519baa5afe5acf33b2bb9">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_DLLB_STATUS    (OMAP34XX_SDRC_BASE+0x6C)</span>
<a name="l00264"></a><a class="code" href="CPU_8h.html#a68adba2850f7dab991940008940ba086">00264</a> <span class="preprocessor"></span><span class="preprocessor">#define DLLPHASE        BIT1</span>
<a name="l00265"></a><a class="code" href="CPU_8h.html#a757e22bdd3a89ad8a8422ce520fe7be3">00265</a> <span class="preprocessor"></span><span class="preprocessor">#define LOADDLL         BIT2</span>
<a name="l00266"></a><a class="code" href="CPU_8h.html#a037ebc589e393d0ad5501d95e6125c5b">00266</a> <span class="preprocessor"></span><span class="preprocessor">#define DLL_DELAY_MASK      0xFF00</span>
<a name="l00267"></a><a class="code" href="CPU_8h.html#a162c90fad553ef3373c2483b7f58c1be">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define DLL_NO_FILTER_MASK  (BIT8|BIT9)</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span>
<a name="l00269"></a><a class="code" href="CPU_8h.html#af1f69f0b4b9614a23617e9a014ff0673">00269</a> <span class="preprocessor">#define SDRC_POWER      (OMAP34XX_SDRC_BASE+0x70)</span>
<a name="l00270"></a><a class="code" href="CPU_8h.html#a3371196c16ca908db6f3d9d47ceb5150">00270</a> <span class="preprocessor"></span><span class="preprocessor">#define WAKEUPPROC      BIT26</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span>
<a name="l00272"></a><a class="code" href="CPU_8h.html#a2cc314b421cd60264a59337e0d219833">00272</a> <span class="preprocessor">#define SDRC_MCFG_0     (OMAP34XX_SDRC_BASE+0x80)</span>
<a name="l00273"></a><a class="code" href="CPU_8h.html#af41e06f520eedbf083945876f2276e9a">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_MR_0       (OMAP34XX_SDRC_BASE+0x84)</span>
<a name="l00274"></a><a class="code" href="CPU_8h.html#a3927c463a2f19ff54b1b3f9554187a96">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_ACTIM_CTRLA_0  (OMAP34XX_SDRC_BASE+0x9C)</span>
<a name="l00275"></a><a class="code" href="CPU_8h.html#a414e6c0e4bca96f501a22d7f7e049710">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_ACTIM_CTRLB_0  (OMAP34XX_SDRC_BASE+0xA0)</span>
<a name="l00276"></a><a class="code" href="CPU_8h.html#af718a5a771d95054896cbeb5727d206a">00276</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_ACTIM_CTRLA_1  (OMAP34XX_SDRC_BASE+0xC4)</span>
<a name="l00277"></a><a class="code" href="CPU_8h.html#a94e9dc3a1ba7c9cf50ef96556f88ab80">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_ACTIM_CTRLB_1  (OMAP34XX_SDRC_BASE+0xC8)</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#define SDRC_RFR_CTRL       (OMAP34XX_SDRC_BASE+0xA4)</span>
<a name="l00279"></a><a class="code" href="CPU_8h.html#a951d12b3f603d74e85fbd17dce21a217">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_RFR_CTRL       (OMAP34XX_SDRC_BASE+0xA4)</span>
<a name="l00280"></a><a class="code" href="CPU_8h.html#a80ec5bb0e29e450053708db5d4ad5dcf">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define SDRC_MANUAL_0       (OMAP34XX_SDRC_BASE+0xA8)</span>
<a name="l00281"></a><a class="code" href="CPU_8h.html#a6f9c89f028afc0ad9070473faac29c2b">00281</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_SDRC_CS0   0x80000000</span>
<a name="l00282"></a><a class="code" href="CPU_8h.html#a6dcb842ce9d3785582459b61f6ddc3b6">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define OMAP34XX_SDRC_CS1   0xA0000000</span>
<a name="l00283"></a><a class="code" href="CPU_8h.html#a6d864e31a00add16032f27b5e593b4bb">00283</a> <span class="preprocessor"></span><span class="preprocessor">#define CMD_NOP         0x0</span>
<a name="l00284"></a><a class="code" href="CPU_8h.html#a88d4649ee9633aad517ef11864f858df">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CMD_PRECHARGE       0x1</span>
<a name="l00285"></a><a class="code" href="CPU_8h.html#a1c974d3f3c7e38a4c23c3dff5ad2ca95">00285</a> <span class="preprocessor"></span><span class="preprocessor">#define CMD_AUTOREFRESH     0x2</span>
<a name="l00286"></a><a class="code" href="CPU_8h.html#a46f6ff40df53eae85a502e7c4849c124">00286</a> <span class="preprocessor"></span><span class="preprocessor">#define CMD_ENTR_PWRDOWN    0x3</span>
<a name="l00287"></a><a class="code" href="CPU_8h.html#aa6af5f5e0cff71ec3c9e8f091ff33828">00287</a> <span class="preprocessor"></span><span class="preprocessor">#define CMD_EXIT_PWRDOWN    0x4</span>
<a name="l00288"></a><a class="code" href="CPU_8h.html#ac938e21ed5709e9d573286d5527b4f48">00288</a> <span class="preprocessor"></span><span class="preprocessor">#define CMD_ENTR_SRFRSH     0x5</span>
<a name="l00289"></a><a class="code" href="CPU_8h.html#a484eb5508098508b706b56ff31187dc0">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define CMD_CKE_HIGH        0x6</span>
<a name="l00290"></a><a class="code" href="CPU_8h.html#aa22bac801e9177dacc9a2d891866fea4">00290</a> <span class="preprocessor"></span><span class="preprocessor">#define CMD_CKE_LOW     0x7</span>
<a name="l00291"></a><a class="code" href="CPU_8h.html#a6f1e19a96edc95c89342b63605aaaf30">00291</a> <span class="preprocessor"></span><span class="preprocessor">#define SOFTRESET       BIT1</span>
<a name="l00292"></a><a class="code" href="CPU_8h.html#a13641089657d5ed3820bf8046122f987">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define SMART_IDLE      (0x2 &lt;&lt; 3)</span>
<a name="l00293"></a><a class="code" href="CPU_8h.html#a5520974d5c0f90975640a757482ea41d">00293</a> <span class="preprocessor"></span><span class="preprocessor">#define REF_ON_IDLE     (0x1 &lt;&lt; 6)</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span>
<a name="l00295"></a>00295 <span class="comment">/* timer regs offsets (32 bit regs) */</span>
<a name="l00296"></a><a class="code" href="CPU_8h.html#a365332296daa72d49ad7e842abcc3445">00296</a> <span class="preprocessor">#define TIDR            0x0 </span><span class="comment">/* r */</span>
<a name="l00297"></a><a class="code" href="CPU_8h.html#a874c39b40f93a42580bb5ccdbba00b34">00297</a> <span class="preprocessor">#define TIOCP_CFG       0x10    </span><span class="comment">/* rw */</span>
<a name="l00298"></a><a class="code" href="CPU_8h.html#a35ef64e79ed660d1dbd5199c4f998414">00298</a> <span class="preprocessor">#define TISTAT          0x14    </span><span class="comment">/* r */</span>
<a name="l00299"></a><a class="code" href="CPU_8h.html#a5666ee6e97697b806ba7aefd34ffbe14">00299</a> <span class="preprocessor">#define TISR            0x18    </span><span class="comment">/* rw */</span>
<a name="l00300"></a><a class="code" href="CPU_8h.html#a3e6632079b50a4532430b77cb7a80e4c">00300</a> <span class="preprocessor">#define TIER            0x1C    </span><span class="comment">/* rw */</span>
<a name="l00301"></a><a class="code" href="CPU_8h.html#a307a91ea1852537cecd447d39f938a2e">00301</a> <span class="preprocessor">#define TWER            0x20    </span><span class="comment">/* rw */</span>
<a name="l00302"></a><a class="code" href="CPU_8h.html#a1633e3c4b1008028bafbaf9ead543605">00302</a> <span class="preprocessor">#define TCLR            0x24    </span><span class="comment">/* rw */</span>
<a name="l00303"></a><a class="code" href="CPU_8h.html#a05361e9978e1ae3b719b8073f21d6cbb">00303</a> <span class="preprocessor">#define TCRR            0x28    </span><span class="comment">/* rw */</span>
<a name="l00304"></a><a class="code" href="CPU_8h.html#aa8a55421cff8277e11021a6e7c786dac">00304</a> <span class="preprocessor">#define TLDR            0x2C    </span><span class="comment">/* rw */</span>
<a name="l00305"></a><a class="code" href="CPU_8h.html#ace40d7e9b8caad71aee7b7c246444b83">00305</a> <span class="preprocessor">#define TTGR            0x30    </span><span class="comment">/* rw */</span>
<a name="l00306"></a><a class="code" href="CPU_8h.html#a9544feecddc82a94309cc89774f1bdb5">00306</a> <span class="preprocessor">#define TWPS            0x34    </span><span class="comment">/* r */</span>
<a name="l00307"></a><a class="code" href="CPU_8h.html#a12bd54a0194001ff98a00234da7e3e22">00307</a> <span class="preprocessor">#define TMAR            0x38    </span><span class="comment">/* rw */</span>
<a name="l00308"></a><a class="code" href="CPU_8h.html#ab18f005fb83be382ca8ec03e43fa9e4e">00308</a> <span class="preprocessor">#define TCAR1           0x3c    </span><span class="comment">/* r */</span>
<a name="l00309"></a><a class="code" href="CPU_8h.html#a87ddae1eb720b85686548a7e85a81678">00309</a> <span class="preprocessor">#define TSICR           0x40    </span><span class="comment">/* rw */</span>
<a name="l00310"></a><a class="code" href="CPU_8h.html#a47554807f4e78aa2c54c635180b1b552">00310</a> <span class="preprocessor">#define TCAR2           0x44    </span><span class="comment">/* r */</span>
<a name="l00311"></a><a class="code" href="CPU_8h.html#a4c3d3cc3a259f253545a7ddf808f9552">00311</a> <span class="preprocessor">#define GPT_EN          ((0&lt;&lt;2)|BIT1|BIT0)  </span><span class="comment">/* enable sys_clk NO-prescale /1 */</span>
<a name="l00312"></a>00312 
<a name="l00313"></a>00313 <span class="comment">/* Watchdog */</span>
<a name="l00314"></a><a class="code" href="CPU_8h.html#a34dc3668e93ce627e42b669958fc869f">00314</a> <span class="preprocessor">#define WWPS            0x34    </span><span class="comment">/* r */</span>
<a name="l00315"></a><a class="code" href="CPU_8h.html#ad42f5ad2dce3dc8350fb07d7d275dfeb">00315</a> <span class="preprocessor">#define WSPR            0x48    </span><span class="comment">/* rw */</span>
<a name="l00316"></a><a class="code" href="CPU_8h.html#a77f538d10b4b158b5e9911bf3cc2cb41">00316</a> <span class="preprocessor">#define WD_UNLOCK1      0xAAAA</span>
<a name="l00317"></a><a class="code" href="CPU_8h.html#a4e871efbbc63c4b6be5985841fc8a9e9">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define WD_UNLOCK2      0x5555</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span>
<a name="l00319"></a>00319 <span class="comment">/* PRCM */</span>
<a name="l00320"></a><a class="code" href="CPU_8h.html#a1ab7a4eab4ccd8f09fe5ff8abc0379ae">00320</a> <span class="preprocessor">#define CM_FCLKEN_IVA2      0x48004000</span>
<a name="l00321"></a><a class="code" href="CPU_8h.html#a14db03b41bf154154c3ddc40f8fa23c4">00321</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKEN_PLL_IVA2   0x48004004</span>
<a name="l00322"></a><a class="code" href="CPU_8h.html#ade9e32f22e8a5f5605318a29d2a80b7d">00322</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_IDLEST_PLL_IVA2  0x48004024</span>
<a name="l00323"></a><a class="code" href="CPU_8h.html#a1c9db53206265b8390073b699351bc7f">00323</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL1_PLL_IVA2 0x48004040</span>
<a name="l00324"></a><a class="code" href="CPU_8h.html#ab6419f8fc9f86eae652de351308d468d">00324</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL2_PLL_IVA2 0x48004044</span>
<a name="l00325"></a><a class="code" href="CPU_8h.html#a2e1ba2df3b9e7cc6a9bcadf2f4f00d51">00325</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKEN_PLL_MPU    0x48004904</span>
<a name="l00326"></a><a class="code" href="CPU_8h.html#a19282d93edf32ab8704995dce6d4f374">00326</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_IDLEST_PLL_MPU   0x48004924</span>
<a name="l00327"></a><a class="code" href="CPU_8h.html#a9a544977327a5b65f89c0a840ccf7e9e">00327</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL1_PLL_MPU  0x48004940</span>
<a name="l00328"></a><a class="code" href="CPU_8h.html#ae544a215568ec48e3531c83b4065dfe7">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL2_PLL_MPU  0x48004944</span>
<a name="l00329"></a><a class="code" href="CPU_8h.html#aaa766768da52d28c79749ff8ee0ca8be">00329</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_FCLKEN1_CORE     0x48004a00</span>
<a name="l00330"></a><a class="code" href="CPU_8h.html#a51274646f628a9e45b0eac07b880e714">00330</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_ICLKEN1_CORE     0x48004a10</span>
<a name="l00331"></a><a class="code" href="CPU_8h.html#a93dd042b1c85bc6b0acafc8034aef3a4">00331</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_ICLKEN2_CORE     0x48004a14</span>
<a name="l00332"></a><a class="code" href="CPU_8h.html#a9371968c0efaaeb012330c2f8a07ad7e">00332</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL_CORE      0x48004a40</span>
<a name="l00333"></a><a class="code" href="CPU_8h.html#ae3a19aacfef1660b9bcea5909d7ade26">00333</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_FCLKEN_GFX       0x48004b00</span>
<a name="l00334"></a><a class="code" href="CPU_8h.html#a878ff1b573842868eb452881ee568ad1">00334</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_ICLKEN_GFX       0x48004b10</span>
<a name="l00335"></a><a class="code" href="CPU_8h.html#ad769d896fb7a8844f4d0a7934c3a049f">00335</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL_GFX       0x48004b40</span>
<a name="l00336"></a><a class="code" href="CPU_8h.html#a935fae147e0004939a9a8c550568b5a3">00336</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_FCLKEN_WKUP      0x48004c00</span>
<a name="l00337"></a><a class="code" href="CPU_8h.html#ad0c173cfc41614f88b2992ae19908f1e">00337</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_ICLKEN_WKUP      0x48004c10</span>
<a name="l00338"></a><a class="code" href="CPU_8h.html#ae57da57cffb42d25d69579c6dda7f353">00338</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL_WKUP      0x48004c40</span>
<a name="l00339"></a><a class="code" href="CPU_8h.html#aa243c2e35568b8bf58e2fbbc39e46130">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_IDLEST_WKUP      0x48004c20</span>
<a name="l00340"></a><a class="code" href="CPU_8h.html#af9df90881eafcec95c703db7dff4d050">00340</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKEN_PLL        0x48004d00</span>
<a name="l00341"></a><a class="code" href="CPU_8h.html#a433d9fe3cf8709b350caa1e9fede3c99">00341</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_IDLEST_CKGEN     0x48004d20</span>
<a name="l00342"></a><a class="code" href="CPU_8h.html#a9f7ce89b86e796b7d976e1752a23d6fb">00342</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL1_PLL      0x48004d40</span>
<a name="l00343"></a><a class="code" href="CPU_8h.html#abe1e0363c6ae4464bface886607007aa">00343</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL2_PLL      0x48004d44</span>
<a name="l00344"></a><a class="code" href="CPU_8h.html#aa2e9992177e4477d1ca7800aaf916d60">00344</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL3_PLL      0x48004d48</span>
<a name="l00345"></a><a class="code" href="CPU_8h.html#a0af5e669ce80b930ae87ccf7f712105b">00345</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_FCLKEN_DSS       0x48004e00</span>
<a name="l00346"></a><a class="code" href="CPU_8h.html#a70e2704ac9d14b8789f4724035edd60d">00346</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_ICLKEN_DSS       0x48004e10</span>
<a name="l00347"></a><a class="code" href="CPU_8h.html#a268317cc93902c4e105716d066b7d483">00347</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL_DSS       0x48004e40</span>
<a name="l00348"></a><a class="code" href="CPU_8h.html#a6365571e4a1e98953b1c3972785b00cc">00348</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_FCLKEN_CAM       0x48004f00</span>
<a name="l00349"></a><a class="code" href="CPU_8h.html#a7156c9b599052bb51e6030e0895e88b3">00349</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_ICLKEN_CAM       0x48004f10</span>
<a name="l00350"></a><a class="code" href="CPU_8h.html#ae500b639c29881561b2b580f568e1441">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL_CAM       0x48004F40</span>
<a name="l00351"></a><a class="code" href="CPU_8h.html#a272fc07858c4ab8bfe81459071f5d53c">00351</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_FCLKEN_PER       0x48005000</span>
<a name="l00352"></a><a class="code" href="CPU_8h.html#a8303dd46f5ec087cfbcb0af21f07e327">00352</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_ICLKEN_PER       0x48005010</span>
<a name="l00353"></a><a class="code" href="CPU_8h.html#a7037d7d81f8dd5a0379d780170a3fedf">00353</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL_PER       0x48005040</span>
<a name="l00354"></a><a class="code" href="CPU_8h.html#a8f9be4dc1d0487a97d7e2cdfef57e4bd">00354</a> <span class="preprocessor"></span><span class="preprocessor">#define CM_CLKSEL1_EMU      0x48005140</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span>
<a name="l00356"></a><a class="code" href="CPU_8h.html#ad1cabae3a0b7f5f3505512ec5a005ddd">00356</a> <span class="preprocessor">#define PRM_CLKSEL           0x48306d40</span>
<a name="l00357"></a><a class="code" href="CPU_8h.html#a20c3da178a13f0fd70e4586dc481d147">00357</a> <span class="preprocessor"></span><span class="preprocessor">#define PRM_RSTCTRL          0x48307250</span>
<a name="l00358"></a><a class="code" href="CPU_8h.html#adc80e3000d8ed668b616edbe291d6eba">00358</a> <span class="preprocessor"></span><span class="preprocessor">#define PRM_CLKSRC_CTRL      0x48307270</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span>
<a name="l00360"></a>00360 <span class="comment">/* SMX-APE */</span>
<a name="l00361"></a><a class="code" href="CPU_8h.html#a0783ae7569fb93ec2cd1222a28087281">00361</a> <span class="preprocessor">#define PM_RT_APE_BASE_ADDR_ARM     (SMX_APE_BASE + 0x10000)</span>
<a name="l00362"></a><a class="code" href="CPU_8h.html#aca86d4bf6e91b35cee9389c18facec16">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_GPMC_BASE_ADDR_ARM       (SMX_APE_BASE + 0x12400)</span>
<a name="l00363"></a><a class="code" href="CPU_8h.html#a6942215887007fe18f5fd00e3c72ab15">00363</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_OCM_RAM_BASE_ADDR_ARM    (SMX_APE_BASE + 0x12800)</span>
<a name="l00364"></a><a class="code" href="CPU_8h.html#ab6ba3c8bfa435c2138135764e31c4dbe">00364</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_OCM_ROM_BASE_ADDR_ARM    (SMX_APE_BASE + 0x12C00)</span>
<a name="l00365"></a><a class="code" href="CPU_8h.html#a6ad21f29bcb3f278cfe2643c33053e04">00365</a> <span class="preprocessor"></span><span class="preprocessor">#define PM_IVA2_BASE_ADDR_ARM       (SMX_APE_BASE + 0x14000)</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span>
<a name="l00367"></a><a class="code" href="CPU_8h.html#a22cfe2253683e0efbecbadf75faa580b">00367</a> <span class="preprocessor">#define RT_REQ_INFO_PERMISSION_1    (PM_RT_APE_BASE_ADDR_ARM + 0x68)</span>
<a name="l00368"></a><a class="code" href="CPU_8h.html#a20c5a011d9fa0118786050673b072bfd">00368</a> <span class="preprocessor"></span><span class="preprocessor">#define RT_READ_PERMISSION_0        (PM_RT_APE_BASE_ADDR_ARM + 0x50)</span>
<a name="l00369"></a><a class="code" href="CPU_8h.html#a21b02833119f2bf19eb4cd58cbc44c4c">00369</a> <span class="preprocessor"></span><span class="preprocessor">#define RT_WRITE_PERMISSION_0       (PM_RT_APE_BASE_ADDR_ARM + 0x58)</span>
<a name="l00370"></a><a class="code" href="CPU_8h.html#ae971c7538766845d9003b4678b78aba8">00370</a> <span class="preprocessor"></span><span class="preprocessor">#define RT_ADDR_MATCH_1         (PM_RT_APE_BASE_ADDR_ARM + 0x60)</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span>
<a name="l00372"></a><a class="code" href="CPU_8h.html#afdf5fa0354a0a0d1e9c2fb546e0c0ea7">00372</a> <span class="preprocessor">#define GPMC_REQ_INFO_PERMISSION_0  (PM_GPMC_BASE_ADDR_ARM + 0x48)</span>
<a name="l00373"></a><a class="code" href="CPU_8h.html#ac782b8db916e417f2783f222c057e438">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_READ_PERMISSION_0      (PM_GPMC_BASE_ADDR_ARM + 0x50)</span>
<a name="l00374"></a><a class="code" href="CPU_8h.html#aeee2658b58c74f66f74db77f104e39f6">00374</a> <span class="preprocessor"></span><span class="preprocessor">#define GPMC_WRITE_PERMISSION_0     (PM_GPMC_BASE_ADDR_ARM + 0x58)</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span>
<a name="l00376"></a><a class="code" href="CPU_8h.html#ac0414959536e21d529235c03b3b37022">00376</a> <span class="preprocessor">#define OCM_REQ_INFO_PERMISSION_0   (PM_OCM_RAM_BASE_ADDR_ARM + 0x48)</span>
<a name="l00377"></a><a class="code" href="CPU_8h.html#af689296ed9856272a72065ee9dff079d">00377</a> <span class="preprocessor"></span><span class="preprocessor">#define OCM_READ_PERMISSION_0       (PM_OCM_RAM_BASE_ADDR_ARM + 0x50)</span>
<a name="l00378"></a><a class="code" href="CPU_8h.html#a351c81b2bd722a36fe20502e97bc93e7">00378</a> <span class="preprocessor"></span><span class="preprocessor">#define OCM_WRITE_PERMISSION_0      (PM_OCM_RAM_BASE_ADDR_ARM + 0x58)</span>
<a name="l00379"></a><a class="code" href="CPU_8h.html#a4d6b065a1a26150a42e4cd2f331c1c54">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define OCM_ADDR_MATCH_2        (PM_OCM_RAM_BASE_ADDR_ARM + 0x80)</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span>
<a name="l00381"></a><a class="code" href="CPU_8h.html#a5287adc6fee1cbd3def2c02c26b857e5">00381</a> <span class="preprocessor">#define IVA2_REQ_INFO_PERMISSION_0  (PM_IVA2_BASE_ADDR_ARM + 0x48)</span>
<a name="l00382"></a><a class="code" href="CPU_8h.html#af216b90099bb363c4eaa842e5fc0e8fe">00382</a> <span class="preprocessor"></span><span class="preprocessor">#define IVA2_READ_PERMISSION_0      (PM_IVA2_BASE_ADDR_ARM + 0x50)</span>
<a name="l00383"></a><a class="code" href="CPU_8h.html#a5d1ba3caac764498b772d1a4601b67f3">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define IVA2_WRITE_PERMISSION_0     (PM_IVA2_BASE_ADDR_ARM + 0x58)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span>
<a name="l00385"></a><a class="code" href="CPU_8h.html#a4f235b878952d883215890820137841a">00385</a> <span class="preprocessor">#define IVA2_REQ_INFO_PERMISSION_1  (PM_IVA2_BASE_ADDR_ARM + 0x68)</span>
<a name="l00386"></a><a class="code" href="CPU_8h.html#a1e36b879467ffb8997fd66c5a875ebad">00386</a> <span class="preprocessor"></span><span class="preprocessor">#define IVA2_READ_PERMISSION_1      (PM_IVA2_BASE_ADDR_ARM + 0x70)</span>
<a name="l00387"></a><a class="code" href="CPU_8h.html#a95cf636ce46d0f5465f189c04b1898dd">00387</a> <span class="preprocessor"></span><span class="preprocessor">#define IVA2_WRITE_PERMISSION_1     (PM_IVA2_BASE_ADDR_ARM + 0x78)</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span>
<a name="l00389"></a><a class="code" href="CPU_8h.html#adb966709d6ec9d27c53e96ffd861ee0e">00389</a> <span class="preprocessor">#define IVA2_REQ_INFO_PERMISSION_2  (PM_IVA2_BASE_ADDR_ARM + 0x88)</span>
<a name="l00390"></a><a class="code" href="CPU_8h.html#af4152498e4774a023bfdf78536dfb437">00390</a> <span class="preprocessor"></span><span class="preprocessor">#define IVA2_READ_PERMISSION_2      (PM_IVA2_BASE_ADDR_ARM + 0x90)</span>
<a name="l00391"></a><a class="code" href="CPU_8h.html#ad44bae201fa8a4c1686b21ae7450da59">00391</a> <span class="preprocessor"></span><span class="preprocessor">#define IVA2_WRITE_PERMISSION_2     (PM_IVA2_BASE_ADDR_ARM + 0x98)</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span>
<a name="l00393"></a><a class="code" href="CPU_8h.html#a321c225cb143b3ec99ae7caacfd4e2a3">00393</a> <span class="preprocessor">#define IVA2_REQ_INFO_PERMISSION_3  (PM_IVA2_BASE_ADDR_ARM + 0xA8)</span>
<a name="l00394"></a><a class="code" href="CPU_8h.html#a4f429ea20f2efd4e4bf8a93e03c1964d">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define IVA2_READ_PERMISSION_3      (PM_IVA2_BASE_ADDR_ARM + 0xB0)</span>
<a name="l00395"></a><a class="code" href="CPU_8h.html#a5f6420eaf4349606de8957c1cbc5ecae">00395</a> <span class="preprocessor"></span><span class="preprocessor">#define IVA2_WRITE_PERMISSION_3     (PM_IVA2_BASE_ADDR_ARM + 0xB8)</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span>
<a name="l00397"></a>00397 <span class="comment">/* I2C base */</span>
<a name="l00398"></a><a class="code" href="CPU_8h.html#a66296f9d58f8b45d17e1fe6025721a5f">00398</a> <span class="preprocessor">#define I2C_BASE1       (OMAP34XX_CORE_L4_IO_BASE + 0x70000)</span>
<a name="l00399"></a><a class="code" href="CPU_8h.html#a55b451ca913cc4f4db655353389dcbdd">00399</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_BASE2       (OMAP34XX_CORE_L4_IO_BASE + 0x72000)</span>
<a name="l00400"></a><a class="code" href="CPU_8h.html#a9c3760b0713f16bea6ed1e274c6023c7">00400</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C_BASE3       (OMAP34XX_CORE_L4_IO_BASE + 0x60000)</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span>
<a name="l00402"></a>00402 <span class="preprocessor">#endif</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 9 2012 18:20:39 for phaser by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
