INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier/Multiplier.sim/sim_1/impl/timing/xsim/integercomputeBlockPynq_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ParallelBuffer
INFO: [VRFC 10-311] analyzing module SingleBuffer
INFO: [VRFC 10-311] analyzing module SingleBuffer_0
INFO: [VRFC 10-311] analyzing module dataSplit
INFO: [VRFC 10-311] analyzing module integercomputeBlockPynq
INFO: [VRFC 10-311] analyzing module multiplyComputePynq
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sim_1/new/integercomputeBlockPynq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integercomputeBlockPynq_tb
