// Seed: 3542151552
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output wire id_3
);
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    input tri id_3,
    output wire id_4,
    input tri id_5,
    input supply1 id_6,
    input tri1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_25 = 32'd55,
    parameter id_3  = 32'd59
) (
    output wand id_0,
    input tri id_1,
    output uwire id_2,
    input tri _id_3,
    output wire id_4,
    output supply1 id_5,
    input wor id_6,
    output wor id_7,
    output supply1 id_8,
    output wor id_9,
    input supply1 id_10,
    output tri id_11,
    input tri id_12,
    input supply0 id_13
);
  wire [(  -1  ) : id_3] id_15;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_5,
      id_9
  );
  logic [7:0] id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  wire id_24;
  wire _id_25;
  assign id_17[id_25] = -1;
endmodule
