{
    "hands_on_practices": [
        {
            "introduction": "A primary task in data acquisition is mapping the output of a sensor to the input range of an Analog-to-Digital Converter (ADC). This requires careful gain staging to maximize the use of the ADC's resolution without risking signal clipping from unexpected transients. This exercise  provides a practical scenario where you must calculate the precise amplifier gain needed to condition a signal from a strain gauge, a sensor common in cyber-physical systems for structural health monitoring, while maintaining a specified safety headroom.",
            "id": "4246107",
            "problem": "A structural health monitoring cyber-physical system uses a full-bridge strain gauge transducer within a Digital Twin pipeline. The bridge is excited at a constant voltage of $5\\ \\mathrm{V}$. The transducer sensitivity is specified as $2\\ \\mathrm{mV}/\\mathrm{V}$ at full mechanical load, meaning that at full load the differential bridge output is a fraction of the excitation given by its sensitivity. The bridge output is amplified by a precision instrumentation amplifier of gain $G$ and then digitized by a bipolar differential Analog-to-Digital Converter (ADC). The ADC has a symmetric full-scale magnitude of $V_{\\mathrm{FS}}=2.5\\ \\mathrm{V}$, so that any differential input with magnitude exceeding $V_{\\mathrm{FS}}$ clips.\n\nTo ensure robust operation of the cyber-physical system and its Digital Twin under transients and drifts, the design requirement is that the amplified full-load signal magnitude equals $0.90$ of the ADC full-scale magnitude, thereby providing a symmetric margin of $\\pm 0.10$ of full-scale before clipping. Assume the bridge is perfectly balanced at zero load so that its nominal output is $0\\ \\mathrm{V}$, and neglect any offsets and noise.\n\nStarting only from the definitions of transducer sensitivity (output per unit excitation), linear amplification, and ADC full-scale, determine:\n- the required instrumentation amplifier gain $G$ so that full mechanical load maps to $0.90\\,V_{\\mathrm{FS}}$, and\n- the resulting headroom $H$ in volts, defined as the remaining magnitude between $V_{\\mathrm{FS}}$ and the amplified full-load signal.\n\nExpress the gain $G$ as a dimensionless ratio and the headroom $H$ in $\\mathrm{V}$. Provide exact values (no rounding). Your final answer must be given as a two-entry row matrix $\\bigl[G\\ \\ H\\bigr]$.",
            "solution": "The problem is first validated against the required criteria.\n\n**Step 1: Extract Givens**\n- Excitation voltage: $V_{\\text{ex}} = 5\\ \\mathrm{V}$\n- Transducer sensitivity at full load: $S = 2\\ \\mathrm{mV}/\\mathrm{V}$\n- Analog-to-Digital Converter (ADC) symmetric full-scale magnitude: $V_{\\mathrm{FS}} = 2.5\\ \\mathrm{V}$\n- Design requirement: Amplified full-load signal magnitude is $0.90$ of the ADC full-scale magnitude.\n- Assumption: The bridge is perfectly balanced at zero load, meaning its output is $0\\ \\mathrm{V}$.\n- Assumption: Offsets and noise are neglected.\n- Definition: Headroom $H$ is the difference between $V_{\\mathrm{FS}}$ and the amplified full-load signal magnitude.\n- Required outputs: Instrumentation amplifier gain $G$ and headroom $H$.\n\n**Step 2: Validate Using Extracted Givens**\n1.  **Scientifically Grounded**: The problem describes a standard signal conditioning chain for a strain gauge transducer, a common application in structural monitoring and cyber-physical systems. The physical principles (Wheatstone bridge, voltage amplification, analog-to-digital conversion) are fundamental to electrical engineering. The numerical values for excitation ($5\\ \\mathrm{V}$), sensitivity ($2\\ \\mathrm{mV}/\\mathrm{V}$), and ADC range ($\\pm 2.5\\ \\mathrm{V}$) are realistic and typical for such applications.\n2.  **Well-Posed**: The problem is well-posed. It provides all necessary data and clear definitions to uniquely determine the two requested quantities, $G$ and $H$. The relationships between the components are explicitly stated or are standard linear functions.\n3.  **Objective**: The problem is stated in precise, objective, and technical language, free from ambiguity or subjective claims.\n\n**Step 3: Verdict and Action**\nThe problem is valid. It is scientifically sound, well-posed, and objective. A complete solution will be provided.\n\nThe solution is derived by following the signal path from the transducer to the ADC.\n\nFirst, we calculate the differential output voltage from the strain gauge bridge at full mechanical load, denoted as $V_{\\text{bridge,FL}}$. The sensitivity $S$ is defined as the ratio of the output voltage to the excitation voltage.\n$$\nS = \\frac{V_{\\text{bridge,FL}}}{V_{\\text{ex}}}\n$$\nTherefore, the bridge output at full load is:\n$$\nV_{\\text{bridge,FL}} = S \\times V_{\\text{ex}}\n$$\nThe given sensitivity is $S = 2\\ \\mathrm{mV}/\\mathrm{V}$, which is equivalent to $S = 2 \\times 10^{-3}\\ \\mathrm{V}/\\mathrm{V}$. The excitation voltage is $V_{\\text{ex}} = 5\\ \\mathrm{V}$. Substituting these values:\n$$\nV_{\\text{bridge,FL}} = (2 \\times 10^{-3}\\ \\mathrm{V}/\\mathrm{V}) \\times 5\\ \\mathrm{V} = 10 \\times 10^{-3}\\ \\mathrm{V} = 0.01\\ \\mathrm{V}\n$$\nSince the bridge is perfectly balanced at no load, this value represents the full-scale differential signal from the transducer.\n\nNext, we determine the target magnitude for the amplified signal at the input of the ADC. The design requirement states that the amplified full-load signal magnitude, let's call it $|V_{\\text{amp,FL}}|$, must equal $0.90$ of the ADC's full-scale magnitude, $V_{\\mathrm{FS}}$.\n$$\n|V_{\\text{amp,FL}}| = 0.90 \\times V_{\\mathrm{FS}}\n$$\nThe ADC full-scale magnitude is given as $V_{\\mathrm{FS}} = 2.5\\ \\mathrm{V}$.\n$$\n|V_{\\text{amp,FL}}| = 0.90 \\times 2.5\\ \\mathrm{V} = 2.25\\ \\mathrm{V}\n$$\nThis setup ensures that the signal utilizes $90\\%$ of the ADC's dynamic range, leaving a margin for overshoots or drifts.\n\nNow, we can calculate the required gain $G$ of the instrumentation amplifier. The gain is the ratio of the amplifier's output voltage magnitude to its input voltage magnitude. The input to the amplifier is the bridge output, $V_{\\text{bridge,FL}}$.\n$$\nG = \\frac{|V_{\\text{amp,FL}}|}{|V_{\\text{bridge,FL}}|}\n$$\nUsing the values calculated above:\n$$\nG = \\frac{2.25\\ \\mathrm{V}}{0.01\\ \\mathrm{V}} = 225\n$$\nThe gain $G$ is a dimensionless quantity.\n\nFinally, we calculate the headroom $H$. The problem defines headroom as the remaining voltage magnitude between the ADC's full-scale limit $V_{\\mathrm{FS}}$ and the amplified full-load signal magnitude $|V_{\\text{amp,FL}}|$.\n$$\nH = V_{\\mathrm{FS}} - |V_{\\text{amp,FL}}|\n$$\nSubstituting the known values:\n$$\nH = 2.5\\ \\mathrm{V} - 2.25\\ \\mathrm{V} = 0.25\\ \\mathrm{V}\n$$\nThis result is consistent with the problem's mention of a \"symmetric margin of $\\pm 0.10$ of full-scale,\" as $0.10 \\times V_{\\text{FS}} = 0.10 \\times 2.5\\ \\mathrm{V} = 0.25\\ \\mathrm{V}$.\n\nThe two required quantities are the gain $G = 225$ and the headroom $H = 0.25\\ \\mathrm{V}$.",
            "answer": "$$\n\\boxed{\n\\begin{pmatrix}\n225 & 0.25\n\\end{pmatrix}\n}\n$$"
        },
        {
            "introduction": "The process of sampling a continuous-time signal can create phantom frequencies, a phenomenon known as aliasing, which can irrevocably corrupt the data. To ensure the integrity of a digitized signal, an anti-alias filter is essential for attenuating out-of-band signals before they reach the sampler. In this problem , you will quantify the performance required of such a filter by calculating the minimum attenuation needed to suppress a high-frequency interferer, ensuring its aliased counterpart does not compromise the measurement's fidelity.",
            "id": "4246032",
            "problem": "A digital twin for a cyber-physical vibration monitoring system acquires acceleration using an Analog-to-Digital Converter (ADC) at a sampling frequency $f_{s} = 96\\,\\mathrm{kHz}$. The analog front end includes a unity-gain passband anti-alias filter with magnitude response $|H_{a}(f)|$, to be designed. An out-of-band sinusoidal interferer at frequency $f_{i} = 280\\,\\mathrm{kHz}$ with peak amplitude $A_{i} = 0.8\\,\\mathrm{V}$ appears at the sensor connector (i.e., at the anti-alias filter input). The ADC full-scale peak amplitude is $A_{\\mathrm{FS}} = 1.0\\,\\mathrm{V}$. The system requirement is that any aliased spur contributed by this interferer in the digitized baseband must not exceed a fraction $\\epsilon = 1.0 \\times 10^{-3}$ of full-scale peak amplitude.\n\nAssume ideal point sampling (zero-aperture) and an ideal track-and-hold with flat response; ignore quantization noise and clock jitter; the anti-alias filter has unity magnitude in the baseband and magnitude $|H_{a}(f_{i})|$ at the interferer frequency. Use the fundamental property of sampling that the continuous-time spectrum is replicated with period $f_{s}$ in the discrete-time frequency domain and that a single-tone sinusoid at frequency $f_{i}$ aliases to the baseband at frequency $f_{a} = |f_{i} - k f_{s}|$ for some integer $k$ such that $0 \\le f_{a} \\le f_{s}/2$, without additional amplitude scaling beyond the analog filter magnitude.\n\nTasks:\n1. Derive the aliased baseband amplitude (peak) after sampling as a function of $A_{i}$ and $|H_{a}(f_{i})|$.\n2. Determine the minimum required stopband attenuation of the analog filter at $f_{i}$, in decibels, so that the aliased spur amplitude does not exceed $\\epsilon A_{\\mathrm{FS}}$.\n\nReport only the required stopband attenuation at $f_{i}$ in decibels as your final numerical answer. Round your answer to four significant figures. Express the final attenuation in dB.",
            "solution": "The user wants me to validate the problem statement according to the specified criteria.\n\n**Step 1: Extract Givens**\n- Sampling frequency: $f_{s} = 96\\,\\mathrm{kHz}$\n- Anti-alias filter: Unity-gain passband, magnitude response $|H_{a}(f)|$\n- Interferer frequency: $f_{i} = 280\\,\\mathrm{kHz}$\n- Interferer peak amplitude at filter input: $A_{i} = 0.8\\,\\mathrm{V}$\n- ADC full-scale peak amplitude: $A_{\\mathrm{FS}} = 1.0\\,\\mathrm{V}$\n- Maximum allowed aliased spur amplitude as a fraction of full-scale: $\\epsilon = 1.0 \\times 10^{-3}$\n- Assumptions: Ideal point sampling, ideal track-and-hold with flat response, ignore quantization noise and clock jitter.\n- Aliasing model: A continuous-time sinusoid at frequency $f_{i}$ aliases to the baseband frequency $f_{a} = |f_{i} - k f_{s}|$ for an integer $k$ such that $0 \\le f_{a} \\le f_{s}/2$. The amplitude scaling is solely due to the analog filter magnitude $|H_{a}(f_{i})|$.\n\n**Step 2: Validate Using Extracted Givens**\nThe problem is assessed against the validation criteria:\n- **Scientifically Grounded**: The problem is firmly rooted in the fundamental principles of digital signal processing, specifically the sampling theorem and the practical requirement for anti-alias filtering in data acquisition systems. The concepts of aliasing, filter attenuation, and decibels are standard in electrical engineering and related fields.\n- **Well-Posed**: The problem is well-posed. It provides all necessary parameters ($f_s$, $f_i$, $A_i$, $A_{FS}$, $\\epsilon$) and a clear objective. The assumptions made (e.g., ideal sampling) serve to isolate the specific concept being tested without rendering the problem unsolvable. A unique numerical solution can be determined.\n- **Objective**: The problem is stated using precise, objective, and standard technical terminology. It is free of ambiguity, subjectivity, or opinion.\n- **Completeness and Consistency**: The setup is complete and self-consistent. The provided data are sufficient for the required calculations. There are no contradictory constraints.\n- **Realism**: The numerical values are realistic for a modern instrumentation or high-fidelity audio data acquisition system. The frequencies, amplitudes, and performance requirements are plausible.\n- **Structure**: The problem is logically structured and leads to a non-trivial but solvable engineering calculation.\n\n**Step 3: Verdict and Action**\nThe problem is valid. It is a standard and well-defined problem in the domain of signal conditioning for data conversion. A solution will be provided.\n\nThe problem is solved by following two main steps as requested by the tasks.\n\n**1. Derivation of the aliased baseband amplitude**\n\nAn interferer signal, which is a sinusoid at frequency $f_i$, is present at the input of the anti-alias filter. Its peak amplitude is given as $A_i$. The signal can be represented as $v_{in}(t) = A_i \\cos(2\\pi f_i t + \\phi)$, where $\\phi$ is an arbitrary phase.\n\nThis signal passes through the anti-alias filter, which has a magnitude response of $|H_a(f)|$. At the specific frequency of the interferer, $f_i$, the filter's gain is $|H_a(f_i)|$. The peak amplitude of the signal at the filter's output, which is also the input to the ADC, is the original peak amplitude multiplied by the filter's gain at that frequency. Let this filtered peak amplitude be $A_{i,filt}$.\n$$A_{i,filt} = A_i |H_a(f_i)|$$\nThe problem states to assume ideal sampling, which implies that the peak amplitude of the continuous-time signal being sampled is preserved in the resulting discrete-time sequence. A continuous-time sinusoid of peak amplitude $A_{peak}$ becomes a discrete-time sinusoid of the same peak amplitude $A_{peak}$. Therefore, the peak amplitude of the aliased spur, $A_{alias}$, in the digitized baseband is equal to the peak amplitude of the signal at the ADC's input.\n$$A_{alias} = A_{i,filt}$$\nCombining these two equations gives the aliased baseband peak amplitude as a function of $A_i$ and $|H_a(f_i)|$.\n$$A_{alias} = A_i |H_a(f_i)|$$\n\n**2. Determination of the minimum required stopband attenuation**\n\nThe system requirement is that the amplitude of any aliased spur must not exceed a fraction $\\epsilon$ of the ADC's full-scale peak amplitude, $A_{FS}$. This can be expressed as an inequality:\n$$A_{alias} \\le \\epsilon A_{FS}$$\nSubstituting the expression for $A_{alias}$ from the first part:\n$$A_i |H_a(f_i)| \\le \\epsilon A_{FS}$$\nTo meet this requirement, the gain of the filter at the interferer's frequency, $|H_a(f_i)|$, must be limited. We can solve for the maximum permissible gain:\n$$|H_a(f_i)| \\le \\frac{\\epsilon A_{FS}}{A_i}$$\nThe stopband attenuation of a filter, let's call it $L_a$, is the reciprocal of its gain.\n$$L_a(f) = \\frac{1}{|H_a(f)|}$$\nTherefore, the minimum required attenuation, $L_{a,min}$, at frequency $f_i$ corresponds to the maximum allowed gain $|H_a(f_i)|$.\n$$L_{a,min}(f_i) = \\frac{1}{\\left(\\frac{\\epsilon A_{FS}}{A_i}\\right)} = \\frac{A_i}{\\epsilon A_{FS}}$$\nThe problem requires this attenuation to be expressed in decibels ($\\mathrm{dB}$). The attenuation in decibels is defined as:\n$$L_{a,min}(\\mathrm{dB}) = 20 \\log_{10}(L_{a,min}(f_i)) = 20 \\log_{10}\\left(\\frac{A_i}{\\epsilon A_{FS}}\\right)$$\nNow, we substitute the numerical values provided in the problem:\n$A_i = 0.8\\,\\mathrm{V}$\n$A_{FS} = 1.0\\,\\mathrm{V}$\n$\\epsilon = 1.0 \\times 10^{-3}$\n\n$$L_{a,min}(\\mathrm{dB}) = 20 \\log_{10}\\left(\\frac{0.8}{ (1.0 \\times 10^{-3}) \\cdot (1.0) }\\right)$$\n$$L_{a,min}(\\mathrm{dB}) = 20 \\log_{10}\\left(\\frac{0.8}{10^{-3}}\\right)$$\n$$L_{a,min}(\\mathrm{dB}) = 20 \\log_{10}(800)$$\nCalculating the value:\n$$L_{a,min}(\\mathrm{dB}) = 20 \\times 2.90308998699...$$\n$$L_{a,min}(\\mathrm{dB}) \\approx 58.0617997...\\,\\mathrm{dB}$$\nThe final answer must be rounded to four significant figures.\n$$L_{a,min}(\\mathrm{dB}) \\approx 58.06\\,\\mathrm{dB}$$\nFor completeness, we can check the aliased frequency $f_a = |f_i - kf_s| = |280\\,\\mathrm{kHz} - k \\cdot 96\\,\\mathrm{kHz}|$ must fall in the baseband $[0, f_s/2] = [0, 48\\,\\mathrm{kHz}]$. For $k=3$, we get $f_a = |280 - 3 \\cdot 96| = |280 - 288| = |-8| = 8\\,\\mathrm{kHz}$. This confirms the interferer aliases into the baseband, as expected.",
            "answer": "$$\n\\boxed{58.06}\n$$"
        },
        {
            "introduction": "Accurate analog-to-digital conversion depends not only on signal amplitude and frequency content but also on the dynamic interaction between the analog source and the ADC's input circuitry. An ADC's sample-and-hold circuit must charge its internal capacitor to the source voltage level within a finite acquisition time. This practice  explores the critical relationship between the source's output impedance and the required settling time, demonstrating how to derive the constraint on source resistance to guarantee that the sampling error is less than half a Least Significant Bit (LSB) for a given resolution.",
            "id": "4246058",
            "problem": "A digital twin (DT) supervising a cyber-physical system (CPS) relies on a high-accuracy analog measurement channel that drives an analog-to-digital converter (ADC) with a sample-and-hold (S/H) front end. The sensor front-end is modeled by a Thevenin source of output resistance $R_s$ that drives the ADC S/H capacitor $C_{sh}$ during the acquisition interval of duration $t_{acq}$. During each acquisition interval, the S/H switch closes and the capacitor charges toward the instantaneous input. To ensure that the DTâ€™s state estimation does not suffer due to insufficient settling, the input to the ADC at the end of acquisition must be within $0.5$ least significant bit (LSB) of the true input for an $N$-bit conversion, under a worst-case input transition.\n\nAssume the following first-principles model:\n- The S/H network seen by the source is an ideal first-order network with time constant $\\tau = R_s C_{sh}$.\n- The capacitor voltage $v_C(t)$ evolves under a step change of the input $v_{in}$ as a standard first-order response with initial error decaying exponentially.\n- The LSB size is defined with respect to the full-scale input range $V_{FS}$ as $V_{LSB} = V_{FS}/2^N$.\n- Consider the worst-case input transition equal in magnitude to the full-scale range, so that the initial charging error magnitude is at most $V_{FS}$.\n\nWhich of the following constraints on $R_s$ guarantees that the residual settling error at $t = t_{acq}$ is within $0.5$ LSB for any input history consistent with the worst-case full-scale step?\n\nA. $R_s \\le \\dfrac{t_{acq}}{C_{sh}\\,\\ln\\!\\left(2^{N}\\right)}$\n\nB. $R_s \\le \\dfrac{t_{acq}}{C_{sh}\\,\\ln\\!\\left(2^{N+1}\\right)}$\n\nC. $R_s \\le \\dfrac{t_{acq}}{C_{sh}\\,\\ln\\!\\left(2^{N+0.5}\\right)}$\n\nD. $R_s \\le \\dfrac{t_{acq}}{C_{sh}\\,2^{N+1}}$",
            "solution": "The problem statement is first subjected to validation.\n\n**Step 1: Extract Givens**\n- The sensor front-end is modeled as a Thevenin source with output resistance $R_s$.\n- The sample-and-hold (S/H) circuit has a capacitor $C_{sh}$.\n- The acquisition interval has a duration $t_{acq}$.\n- The accuracy requirement is that the final voltage error is within $0.5$ least significant bits (LSB).\n- The analog-to-digital converter (ADC) has a resolution of $N$ bits.\n- The S/H network is a first-order network with time constant $\\tau = R_s C_{sh}$.\n- The capacitor voltage $v_C(t)$ follows a standard first-order exponential decay of error.\n- The LSB voltage is defined as $V_{LSB} = V_{FS}/2^N$, where $V_{FS}$ is the full-scale range.\n- The worst-case input transition has a magnitude of $V_{FS}$, implying the initial error magnitude is at most $V_{FS}$.\n\n**Step 2: Validate Using Extracted Givens**\n- **Scientific Grounding**: The problem is based on the standard and fundamental model of an RC circuit, which is the cornerstone of analyzing the settling behavior of sample-and-hold circuits in ADCs. The definitions for LSB, resolution, and full-scale range are standard in data conversion theory. The problem is scientifically sound.\n- **Well-Posedness**: The problem provides a clear objective (find the constraint on $R_s$) and all necessary parameters and relationships to derive a unique mathematical inequality. The model is specified, and the constraints are quantifiable.\n- **Objectivity**: The language is technical and unambiguous. It uses standard terminology from electrical engineering and signal processing.\n- **Consistency and Completeness**: All necessary information is provided. The givens are self-consistent and sufficient to formulate and solve the problem.\n\n**Verdict**: The problem is valid. It is a well-posed, standard problem in the analysis of data acquisition systems.\n\n**Derivation of the Solution**\nThe voltage across the capacitor $C_{sh}$, denoted $v_C(t)$, as it charges towards a new steady-state input voltage $v_{in}$ from an initial voltage $v_C(0)$, is described by the first-order differential equation for an RC circuit. The solution is:\n$$v_C(t) = v_{in} + (v_C(0) - v_{in}) e^{-t/\\tau}$$\nwhere the time constant $\\tau$ is given by $\\tau = R_s C_{sh}$.\n\nThe settling error, $E(t)$, is the difference between the true input voltage and the capacitor voltage at time $t$:\n$$E(t) = v_{in} - v_C(t) = v_{in} - [v_{in} + (v_C(0) - v_{in}) e^{-t/\\tau}]$$\n$$E(t) = -(v_C(0) - v_{in}) e^{-t/\\tau} = (v_{in} - v_C(0)) e^{-t/\\tau}$$\nThe term $v_{in} - v_C(0)$ is the initial error, $E(0)$. Thus, the error decays exponentially:\n$$E(t) = E(0) e^{-t/\\tau}$$\nThe problem states to consider the worst-case input transition, which is a step equal in magnitude to the full-scale range $V_{FS}$. This implies that the initial error magnitude $|E(0)|$ can be as large as $V_{FS}$. For instance, if the capacitor holds $0 \\, \\text{V}$ and the input instantaneously steps to $V_{FS}$, the initial error is $V_{FS}$.\nTherefore, the worst-case magnitude of the error at the end of the acquisition interval $t_{acq}$ is:\n$$|E(t_{acq})| = |E(0)|_{max} \\, e^{-t_{acq}/\\tau} = V_{FS} \\, e^{-t_{acq}/\\tau}$$\nThe problem requires that this residual error be within $0.5$ LSB. The LSB voltage is defined as $V_{LSB} = V_{FS} / 2^N$. The accuracy requirement is thus:\n$$|E(t_{acq})| \\le 0.5 \\, V_{LSB}$$\nSubstituting the expressions for the error and the LSB:\n$$V_{FS} \\, e^{-t_{acq}/\\tau} \\le 0.5 \\left( \\frac{V_{FS}}{2^N} \\right)$$\nAssuming $V_{FS} > 0$, we can divide both sides by $V_{FS}$:\n$$e^{-t_{acq}/\\tau} \\le \\frac{0.5}{2^N} = \\frac{1}{2 \\cdot 2^N} = \\frac{1}{2^{N+1}}$$\nTo solve for $\\tau$, we can take the reciprocal of both sides, which reverses the inequality:\n$$e^{t_{acq}/\\tau} \\ge 2^{N+1}$$\nNow, taking the natural logarithm of both sides (a monotonically increasing function, so the inequality is preserved):\n$$\\ln(e^{t_{acq}/\\tau}) \\ge \\ln(2^{N+1})$$\n$$\\frac{t_{acq}}{\\tau} \\ge \\ln(2^{N+1})$$\nSubstituting $\\tau = R_s C_{sh}$:\n$$\\frac{t_{acq}}{R_s C_{sh}} \\ge \\ln(2^{N+1})$$\nTo find the constraint on $R_s$, we rearrange the inequality. Since $R_s$, $C_{sh}$, and $\\ln(2^{N+1})$ are all positive quantities, the direction of the inequality is maintained during multiplication and division:\n$$t_{acq} \\ge R_s C_{sh} \\ln(2^{N+1})$$\n$$R_s \\le \\frac{t_{acq}}{C_{sh} \\ln(2^{N+1})}$$\nThis inequality represents the required constraint on the Thevenin source resistance $R_s$ to ensure the specified settling accuracy.\n\n**Option-by-Option Analysis**\n\n**A. $R_s \\le \\dfrac{t_{acq}}{C_{sh}\\,\\ln\\!\\left(2^{N}\\right)}$**\nThis expression would be derived if the settling error requirement was $1$ LSB, not $0.5$ LSB. The derivation would proceed as $e^{-t_{acq}/\\tau} \\le 1/2^N$, leading to $t_{acq}/\\tau \\ge \\ln(2^N)$. This does not satisfy the problem's stated accuracy requirement.\n**Verdict: Incorrect.**\n\n**B. $R_s \\le \\dfrac{t_{acq}}{C_{sh}\\,\\ln\\!\\left(2^{N+1}\\right)}$**\nThis expression exactly matches the result derived from first principles for a worst-case settling error of $0.5$ LSB for an $N$-bit ADC.\n**Verdict: Correct.**\n\n**C. $R_s \\le \\dfrac{t_{acq}}{C_{sh}\\,\\ln\\!\\left(2^{N+0.5}\\right)}$**\nThis expression corresponds to a settling error requirement of $1/2^{0.5}$ LSB, or approximately $0.707$ LSB. The derivation would follow from $e^{-t_{acq}/\\tau} \\le 1/2^{N+0.5}$, which is not the stated requirement.\n**Verdict: Incorrect.**\n\n**D. $R_s \\le \\dfrac{t_{acq}}{C_{sh}\\,2^{N+1}}$**\nThis expression is functionally incorrect. It results from erroneously omitting the natural logarithm function in the derivation step $\\frac{t_{acq}}{\\tau} \\ge \\ln(2^{N+1})$. A comparison of a quantity with the logarithm of another is not equivalent to a comparison with the quantity itself. This option is mathematically flawed.\n**Verdict: Incorrect.**",
            "answer": "$$\\boxed{B}$$"
        }
    ]
}