#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jul  6 19:37:02 2018
# Process ID: 32213
# Current directory: /u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivadosyn.tcl
# Log file: /u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/vivado.log
# Journal file: /u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivadosyn.tcl -notrace
[Fri Jul  6 19:37:21 2018] Launched synth_1...
Run output will be captured here: /u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/project.runs/synth_1/runme.log
[Fri Jul  6 19:37:22 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log DuneDataCompressionCore.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DuneDataCompressionCore.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DuneDataCompressionCore.tcl -notrace
Command: synth_design -top DuneDataCompressionCore -part xc7z045ffg900-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32427 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1438.582 ; gain = 120.930 ; free physical = 10323 ; free virtual = 42990
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressionCore' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:12]
	Parameter C_S_AXI_BUS_A_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_A_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BUS_A_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressionCore_BUS_A_s_axi' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore_BUS_A_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 10'b0000000000 
	Parameter ADDR_GIE bound to: 10'b0000000100 
	Parameter ADDR_IER bound to: 10'b0000001000 
	Parameter ADDR_ISR bound to: 10'b0000001100 
	Parameter ADDR_CONFIG_INIT_DATA_0 bound to: 10'b0000010000 
	Parameter ADDR_CONFIG_INIT_CTRL bound to: 10'b0000010100 
	Parameter ADDR_CONFIG_MODE_DATA_0 bound to: 10'b0000011000 
	Parameter ADDR_CONFIG_MODE_CTRL bound to: 10'b0000011100 
	Parameter ADDR_CONFIG_LIMIT_DATA_0 bound to: 10'b0000100000 
	Parameter ADDR_CONFIG_LIMIT_CTRL bound to: 10'b0000100100 
	Parameter ADDR_MONITOR_COMMON_PATTERN_DATA_0 bound to: 10'b0100000000 
	Parameter ADDR_MONITOR_COMMON_PATTERN_CTRL bound to: 10'b0100000100 
	Parameter ADDR_MONITOR_CFG_M_MODE_DATA_0 bound to: 10'b0100001000 
	Parameter ADDR_MONITOR_CFG_M_MODE_CTRL bound to: 10'b0100001100 
	Parameter ADDR_MONITOR_CFG_M_NCFGS_DATA_0 bound to: 10'b0100010000 
	Parameter ADDR_MONITOR_CFG_M_NCFGS_CTRL bound to: 10'b0100010100 
	Parameter ADDR_MONITOR_READ_SUMMARY_MASK_V_DATA_0 bound to: 10'b0100011000 
	Parameter ADDR_MONITOR_READ_SUMMARY_MASK_V_CTRL bound to: 10'b0100011100 
	Parameter ADDR_MONITOR_READ_SUMMARY_NFRAMES_DATA_0 bound to: 10'b0100100000 
	Parameter ADDR_MONITOR_READ_SUMMARY_NFRAMES_CTRL bound to: 10'b0100100100 
	Parameter ADDR_MONITOR_WRITE_NBYTES_DATA_0 bound to: 10'b1000000000 
	Parameter ADDR_MONITOR_WRITE_NBYTES_CTRL bound to: 10'b1000000100 
	Parameter ADDR_MONITOR_WRITE_NPROMOTED_DATA_0 bound to: 10'b1000001000 
	Parameter ADDR_MONITOR_WRITE_NPROMOTED_CTRL bound to: 10'b1000001100 
	Parameter ADDR_MONITOR_WRITE_NDROPPED_DATA_0 bound to: 10'b1000010000 
	Parameter ADDR_MONITOR_WRITE_NDROPPED_CTRL bound to: 10'b1000010100 
	Parameter ADDR_MONITOR_WRITE_NPACKETS_DATA_0 bound to: 10'b1000011000 
	Parameter ADDR_MONITOR_WRITE_NPACKETS_CTRL bound to: 10'b1000011100 
	Parameter ADDR_CONFIG_CHNS_DISABLED_BASE bound to: 10'b0010000000 
	Parameter ADDR_CONFIG_CHNS_DISABLED_HIGH bound to: 10'b0011111111 
	Parameter ADDR_MONITOR_READ_SUMMARY_NSTATES_BASE bound to: 10'b0100110000 
	Parameter ADDR_MONITOR_READ_SUMMARY_NSTATES_HIGH bound to: 10'b0100111111 
	Parameter ADDR_MONITOR_READ_ERRS_NFRAMEERRS_BASE bound to: 10'b0101000000 
	Parameter ADDR_MONITOR_READ_ERRS_NFRAMEERRS_HIGH bound to: 10'b0101011111 
	Parameter ADDR_MONITOR_READ_ERRS_NWIBERRS_BASE bound to: 10'b0110000000 
	Parameter ADDR_MONITOR_READ_ERRS_NWIBERRS_HIGH bound to: 10'b0111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressionCore_BUS_A_s_axi_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore_BUS_A_s_axi.v:909]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressionCore_BUS_A_s_axi_ram' (1#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore_BUS_A_s_axi.v:909]
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized0' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore_BUS_A_s_axi.v:909]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized0' (1#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore_BUS_A_s_axi.v:909]
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized1' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore_BUS_A_s_axi.v:909]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized1' (1#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore_BUS_A_s_axi.v:909]
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized2' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore_BUS_A_s_axi.v:909]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 24 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized2' (1#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore_BUS_A_s_axi.v:909]
INFO: [Synth 8-155] case statement is not full and has no default [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore_BUS_A_s_axi.v:451]
WARNING: [Synth 8-6014] Unused sequential element int_config_chns_disabled_shift_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore_BUS_A_s_axi.v:827]
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressionCore_BUS_A_s_axi' (2#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore_BUS_A_s_axi.v:9]
WARNING: [Synth 8-350] instance 'DuneDataCompressionCore_BUS_A_s_axi_U' of module 'DuneDataCompressionCore_BUS_A_s_axi' requires 53 connections, but only 37 given [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
INFO: [Synth 8-6157] synthesizing module 'handle_packet' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet.v:10]
INFO: [Synth 8-6157] synthesizing module 'handle_packet_pktbRq' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbRq.v:11]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 7 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_pktbRq_memcore' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbRq_memcore.v:62]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 7 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_pktbRq_memcore_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbRq_memcore.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbRq_memcore.v:26]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_pktbRq_memcore_ram' (3#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbRq_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_pktbRq_memcore' (4#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbRq_memcore.v:62]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_pktbRq' (5#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbRq.v:11]
INFO: [Synth 8-6157] synthesizing module 'handle_packet_pktbSr' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbSr.v:11]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_pktbSr_memcore' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbSr_memcore.v:62]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_pktbSr_memcore_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbSr_memcore.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbSr_memcore.v:26]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_pktbSr_memcore_ram' (6#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbSr_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_pktbSr_memcore' (7#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbSr_memcore.v:62]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_pktbSr' (8#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_pktbSr.v:11]
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpbTr' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpbTr.v:11]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpbTr_memcore' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpbTr_memcore.v:66]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 16384 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpbTr_memcore_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpbTr_memcore.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpbTr_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpbTr_memcore_ram' (9#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpbTr_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpbTr_memcore' (10#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpbTr_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpbTr' (11#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpbTr.v:11]
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpb9t' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpb9t.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpb9t_memcore' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpb9t_memcore.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpb9t_memcore_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpb9t_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpb9t_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpb9t_memcore_ram' (12#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpb9t_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpb9t_memcore' (13#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpb9t_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpb9t' (14#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpb9t.v:11]
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpchv' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpchv.v:11]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpchv_memcore' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpchv_memcore.v:66]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpchv_memcore_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpchv_memcore.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpchv_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpchv_memcore_ram' (15#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpchv_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpchv_memcore' (16#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpchv_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpchv' (17#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpchv.v:11]
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpcpw' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcpw.v:11]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpcpw_memcore' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcpw_memcore.v:66]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpcpw_memcore_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcpw_memcore.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcpw_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpcpw_memcore_ram' (18#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcpw_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpcpw_memcore' (19#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcpw_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpcpw' (20#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcpw.v:11]
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpcxx' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcxx.v:11]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 68 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpcxx_memcore' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcxx_memcore.v:66]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 136 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpcxx_memcore_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcxx_memcore.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 136 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcxx_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpcxx_memcore_ram' (21#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcxx_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpcxx_memcore' (22#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcxx_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpcxx' (23#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcxx.v:11]
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpcyx' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcyx.v:11]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpcyx_memcore' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcyx_memcore.v:66]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'handle_packet_cmpcyx_memcore_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcyx_memcore.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcyx_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpcyx_memcore_ram' (24#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcyx_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpcyx_memcore' (25#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcyx_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'handle_packet_cmpcyx' (26#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/handle_packet_cmpcyx.v:11]
INFO: [Synth 8-6157] synthesizing module 'acquire_packet' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/acquire_packet.v:10]
INFO: [Synth 8-6157] synthesizing module 'dataflow_in_loop_ACQ' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/dataflow_in_loop_ACQ.v:10]
INFO: [Synth 8-6157] synthesizing module 'dataflow_in_loop_bDo' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/dataflow_in_loop_bDo.v:11]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dataflow_in_loop_bDo_memcore' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/dataflow_in_loop_bDo_memcore.v:58]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 15 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dataflow_in_loop_bDo_memcore_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/dataflow_in_loop_bDo_memcore.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/dataflow_in_loop_bDo_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'dataflow_in_loop_bDo_memcore_ram' (27#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/dataflow_in_loop_bDo_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'dataflow_in_loop_bDo_memcore' (28#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/dataflow_in_loop_bDo_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'dataflow_in_loop_bDo' (29#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/dataflow_in_loop_bDo.v:11]
INFO: [Synth 8-6157] synthesizing module 'read196' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:96]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1329]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1331]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1333]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1335]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1391]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1428]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1430]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:1443]
INFO: [Synth 8-6155] done synthesizing module 'read196' (30#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/read196.v:10]
INFO: [Synth 8-6157] synthesizing module 'process_frame' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state17 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:2077]
INFO: [Synth 8-6157] synthesizing module 'process_frame_Hisbkb' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbkb.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'process_frame_Hisbkb_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbkb_ram.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbkb_ram.v:24]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_Hisbkb_ram' (31#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbkb_ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_Hisbkb' (32#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'process_frame_Hiscud' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hiscud.v:11]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'process_frame_Hiscud_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hiscud_ram.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hiscud_ram.v:24]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_Hiscud_ram' (33#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hiscud_ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_Hiscud' (34#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hiscud.v:11]
INFO: [Synth 8-6157] synthesizing module 'process_frame_HisdEe' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_HisdEe.v:11]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'process_frame_HisdEe_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_HisdEe_ram.v:9]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_HisdEe_ram.v:24]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_HisdEe_ram' (35#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_HisdEe_ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_HisdEe' (36#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_HisdEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'process_frame_Hisg8j' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisg8j.v:11]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'process_frame_Hisg8j_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisg8j_ram.v:9]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisg8j_ram.v:24]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_Hisg8j_ram' (37#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisg8j_ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_Hisg8j' (38#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisg8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'process_frame_Hisibs' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisibs.v:11]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'process_frame_Hisibs_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisibs_ram.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisibs_ram.v:24]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_Hisibs_ram' (39#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisibs_ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_Hisibs' (40#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisibs.v:11]
INFO: [Synth 8-6157] synthesizing module 'process_frame_PrvHfu' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_PrvHfu.v:49]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'process_frame_PrvHfu_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_PrvHfu.v:9]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_PrvHfu.v:22]
INFO: [Synth 8-3876] $readmem data file './process_frame_PrvHfu_ram.dat' is read successfully [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_PrvHfu.v:25]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_PrvHfu_ram' (41#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_PrvHfu.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_PrvHfu' (42#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_PrvHfu.v:49]
INFO: [Synth 8-6157] synthesizing module 'process_frame_Hisbll' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbll.v:11]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 272 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'process_frame_Hisbll_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbll_ram.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 272 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbll_ram.v:24]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_Hisbll_ram' (43#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbll_ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_Hisbll' (44#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbll.v:11]
INFO: [Synth 8-6157] synthesizing module 'process_frame_Hisbml' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbml.v:11]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'process_frame_Hisbml_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbml_ram.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbml_ram.v:24]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_Hisbml_ram' (45#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbml_ram.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_Hisbml' (46#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_Hisbml.v:11]
INFO: [Synth 8-6157] synthesizing module 'process_frame_adcbBo' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_adcbBo.v:46]
	Parameter DataWidth bound to: 96 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'process_frame_adcbBo_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_adcbBo.v:9]
	Parameter DWIDTH bound to: 96 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_adcbBo.v:22]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_adcbBo_ram' (47#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_adcbBo.v:9]
INFO: [Synth 8-6155] done synthesizing module 'process_frame_adcbBo' (48#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame_adcbBo.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:18371]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:19305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:19387]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:19389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:19575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:19639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:19641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:19643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:19645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:19647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:19649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:19651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:19653]
INFO: [Synth 8-6155] done synthesizing module 'process_frame' (49#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d2_A' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w10_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w10_d2_A_shiftReg' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w10_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d2_A_shiftReg' (50#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w10_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w10_d2_A' (51#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w10_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (52#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (53#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6155] done synthesizing module 'dataflow_in_loop_ACQ' (54#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/dataflow_in_loop_ACQ.v:10]
INFO: [Synth 8-6155] done synthesizing module 'acquire_packet' (55#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/acquire_packet.v:10]
INFO: [Synth 8-6157] synthesizing module 'process_packet' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_packet.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_packet.v:1129]
INFO: [Synth 8-6157] synthesizing module 'write_packet' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_packet.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state14 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state15 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state16 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_packet.v:1146]
INFO: [Synth 8-6157] synthesizing module 'write_packet_offsbQq' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_packet_offsbQq.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 130 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'write_packet_offsbQq_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_packet_offsbQq.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 130 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_packet_offsbQq.v:27]
INFO: [Synth 8-6155] done synthesizing module 'write_packet_offsbQq_ram' (56#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_packet_offsbQq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'write_packet_offsbQq' (57#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_packet_offsbQq.v:66]
INFO: [Synth 8-6157] synthesizing module 'write_adcs4' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_adcs4.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_adcs4_entry205' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_adcs4_entry205.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_adcs4_entry205.v:71]
INFO: [Synth 8-6155] done synthesizing module 'write_adcs4_entry205' (58#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_adcs4_entry205.v:10]
INFO: [Synth 8-6157] synthesizing module 'encode4' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/encode4.v:10]
INFO: [Synth 8-6157] synthesizing module 'encode4_entry199' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/encode4_entry199.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/encode4_entry199.v:70]
INFO: [Synth 8-6155] done synthesizing module 'encode4_entry199' (59#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/encode4_entry199.v:10]
INFO: [Synth 8-6157] synthesizing module 'APE_encode141' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state10 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state21 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state22 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state23 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:398]
INFO: [Synth 8-6157] synthesizing module 'APE_encode141_tabbFp' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141_tabbFp.v:58]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 33 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'APE_encode141_tabbFp_ram' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141_tabbFp.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 33 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141_tabbFp.v:25]
INFO: [Synth 8-6155] done synthesizing module 'APE_encode141_tabbFp_ram' (60#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141_tabbFp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'APE_encode141_tabbFp' (61#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141_tabbFp.v:58]
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressibGp' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibGp.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressibGp' (62#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibGp.v:11]
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressibHp' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibHp.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressibHp' (63#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibHp.v:11]
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressibIp' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibIp.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 10 - type: integer 
	Parameter din4_WIDTH bound to: 10 - type: integer 
	Parameter din5_WIDTH bound to: 10 - type: integer 
	Parameter din6_WIDTH bound to: 10 - type: integer 
	Parameter din7_WIDTH bound to: 10 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressibIp' (64#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibIp.v:11]
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressibJp' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibJp.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressibJp' (65#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibJp.v:11]
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressibKp' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibKp.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressibKp_DSP48_0' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibKp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressibKp_DSP48_0' (66#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibKp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressibKp' (67#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibKp.v:34]
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressibLp' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibLp.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressibLp_DSP48_1' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibLp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressibLp_DSP48_1' (68#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibLp.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressibLp' (69#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibLp.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:3736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:3740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:3742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:3918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:3990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4085]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4231]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4348]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4360]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4408]
INFO: [Synth 8-6155] done synthesizing module 'APE_encode141' (70#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:10]
INFO: [Synth 8-6157] synthesizing module 'APE_encode142' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state10 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state21 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state22 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state23 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:3736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:3746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:3748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:3918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:3990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4085]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4125]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4239]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4408]
INFO: [Synth 8-6155] done synthesizing module 'APE_encode142' (71#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:10]
INFO: [Synth 8-6157] synthesizing module 'APE_encode143' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state10 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state21 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state22 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state23 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:3736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:3748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:3750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:3918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:3990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4085]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4235]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4360]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4404]
INFO: [Synth 8-6155] done synthesizing module 'APE_encode143' (72#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:10]
INFO: [Synth 8-6157] synthesizing module 'APE_encode144' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state10 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state21 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state22 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state23 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:3736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:3742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:3744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:3918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:3990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:4085]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:4103]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:4127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:4133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:4135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:4137]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'APE_encode144' (73#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w5_d2_A' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w5_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w5_d2_A_shiftReg' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w5_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w5_d2_A_shiftReg' (74#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w5_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w5_d2_A' (75#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w5_d2_A.v:45]
WARNING: [Synth 8-6014] Unused sequential element APE_encode141_U0_ap_ready_count_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/encode4.v:5931]
WARNING: [Synth 8-6014] Unused sequential element APE_encode142_U0_ap_ready_count_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/encode4.v:5943]
WARNING: [Synth 8-6014] Unused sequential element APE_encode143_U0_ap_ready_count_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/encode4.v:5955]
WARNING: [Synth 8-6014] Unused sequential element APE_encode144_U0_ap_ready_count_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/encode4.v:5967]
WARNING: [Synth 8-6014] Unused sequential element encode4_entry199_U0_ap_ready_count_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/encode4.v:6039]
INFO: [Synth 8-6155] done synthesizing module 'encode4' (76#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/encode4.v:10]
INFO: [Synth 8-6157] synthesizing module 'writeN' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/writeN.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/writeN.v:187]
INFO: [Synth 8-6157] synthesizing module 'write_r' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_r.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_r.v:56]
INFO: [Synth 8-6155] done synthesizing module 'write_r' (77#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_r.v:10]
INFO: [Synth 8-6157] synthesizing module 'DuneDataCompressibPq' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibPq.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DuneDataCompressibPq' (78#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressibPq.v:11]
INFO: [Synth 8-6155] done synthesizing module 'writeN' (79#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/writeN.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w5_d2_A_x' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w5_d2_A_x.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w5_d2_A_x_shiftReg' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w5_d2_A_x.v:11]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w5_d2_A_x_shiftReg' (80#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w5_d2_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w5_d2_A_x' (81#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w5_d2_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w7_d3_A' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w7_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w7_d3_A_shiftReg' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w7_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w7_d3_A_shiftReg' (82#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w7_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w7_d3_A' (83#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w7_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w64_d3_A' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w64_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w64_d3_A_shiftReg' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w64_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w64_d3_A_shiftReg' (84#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w64_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w64_d3_A' (85#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w64_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d3_A' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w32_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d3_A_shiftReg' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w32_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d3_A_shiftReg' (86#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w32_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d3_A' (87#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w32_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w64_d2_A' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w64_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w64_d2_A_shiftReg' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w64_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w64_d2_A_shiftReg' (88#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w64_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w64_d2_A' (89#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w64_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_x' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w32_d2_A_x.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_x_shiftReg' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w32_d2_A_x.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_x_shiftReg' (90#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w32_d2_A_x.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_x' (91#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w32_d2_A_x.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w64_d256_A' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w64_d256_A.v:11]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w64_d256_A' (92#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w64_d256_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w64_d128_A' (93#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w64_d128_A.v:11]
WARNING: [Synth 8-6014] Unused sequential element encode4_U0_ap_ready_count_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_adcs4.v:9379]
WARNING: [Synth 8-6014] Unused sequential element write_adcs4_entry205_U0_ap_ready_count_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_adcs4.v:9391]
INFO: [Synth 8-6155] done synthesizing module 'write_adcs4' (94#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_adcs4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'write_packet' (95#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/write_packet.v:10]
INFO: [Synth 8-6155] done synthesizing module 'process_packet' (96#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_packet.v:10]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w4_d2_A_shiftReg' (97#1) [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w4_d2_A.v:11]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
WARNING: [Synth 8-3331] design APE_encode141_tabbFp has unconnected port reset
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[31]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[30]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[29]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[28]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[27]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[26]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[25]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[24]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[23]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[22]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[21]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[20]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[19]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[18]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[17]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[16]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[15]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[14]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[13]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[12]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[11]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[10]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[9]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[8]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[7]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[6]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[5]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[4]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[3]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[2]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[1]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_0_m_omask_V_q1[0]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[31]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[30]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[29]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[28]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[27]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[26]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[25]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[24]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[23]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[22]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[21]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[20]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[19]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[18]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[17]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[16]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[15]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[14]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[13]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[12]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[11]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[10]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[9]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[8]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[7]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[6]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[5]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[4]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[3]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[2]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[1]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_1_m_omask_V_q1[0]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[31]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[30]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[29]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[28]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[27]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[26]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[25]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[24]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[23]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[22]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[21]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[20]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[19]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[18]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[17]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[16]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[15]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[14]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[13]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[12]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[11]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[10]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[9]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[8]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[7]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[6]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[5]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[4]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[3]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[2]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[1]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_2_m_omask_V_q1[0]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_3_m_omask_V_q1[31]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_3_m_omask_V_q1[30]
WARNING: [Synth 8-3331] design encode4 has unconnected port hists0_3_m_omask_V_q1[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1669.340 ; gain = 351.688 ; free physical = 10182 ; free virtual = 42853
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:config_chns_disabled_address0[6] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:config_chns_disabled_address0[5] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:config_chns_disabled_address0[4] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:config_chns_disabled_address0[3] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:config_chns_disabled_address0[2] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:config_chns_disabled_address0[1] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:config_chns_disabled_address0[0] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:config_chns_disabled_ce0 to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:config_chns_disabled_we0 to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:config_chns_disabled_d0[0] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_address0[1] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_address0[0] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_ce0 to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_we0 to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[31] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[30] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[29] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[28] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[27] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[26] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[25] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[24] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[23] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[22] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[21] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[20] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[19] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[18] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[17] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[16] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[15] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[14] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[13] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[12] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[11] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[10] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[9] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[8] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[7] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[6] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[5] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[4] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[3] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[2] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[1] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_summary_nStates_d0[0] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_address0[2] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_address0[1] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_address0[0] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_ce0 to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_we0 to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[31] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[30] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[29] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[28] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[27] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[26] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[25] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[24] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[23] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[22] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[21] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[20] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[19] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[18] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[17] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[16] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[15] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[14] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[13] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[12] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[11] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[10] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[9] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[8] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[7] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[6] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[5] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[4] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[3] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[2] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[1] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nFrameErrs_d0[0] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_address0[4] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_address0[3] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_address0[2] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_address0[1] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_address0[0] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_ce0 to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_we0 to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_d0[31] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_d0[30] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_d0[29] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_d0[28] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_d0[27] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_d0[26] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_d0[25] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_d0[24] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_d0[23] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
WARNING: [Synth 8-3295] tying undriven pin DuneDataCompressionCore_BUS_A_s_axi_U:monitor_read_errs_nWibErrs_d0[22] to constant 0 [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.v:142]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1669.340 ; gain = 351.688 ; free physical = 10236 ; free virtual = 42908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1669.340 ; gain = 351.688 ; free physical = 10236 ; free virtual = 42908
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.xdc]
Finished Parsing XDC File [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2180.898 ; gain = 14.004 ; free physical = 9704 ; free virtual = 42376
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:56 . Memory (MB): peak = 2180.898 ; gain = 863.246 ; free physical = 9966 ; free virtual = 42638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:56 . Memory (MB): peak = 2180.898 ; gain = 863.246 ; free physical = 9966 ; free virtual = 42638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:56 . Memory (MB): peak = 2180.898 ; gain = 863.246 ; free physical = 9968 ; free virtual = 42640
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'DuneDataCompressionCore_BUS_A_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'DuneDataCompressionCore_BUS_A_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (ram_reg)
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (ram_reg)
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (ram_reg)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "p_not_i_i_i_i_i_i_fu_1402_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_i_i_fu_1024_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_not_i_i_i_i_i_i_fu_1402_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_i_i_i_fu_1024_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_18_cast_i_i_fu_536_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sAxis_V_data_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sAxis_V_data_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sAxis_V_dest_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sAxis_V_dest_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sAxis_V_last_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sAxis_V_last_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sAxis_V_user_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sAxis_V_user_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'HistsLcl_m_lastgt0_V_16_reg_10874_reg[3:0]' into 'HistsLcl_m_lastgt0_V_14_reg_10818_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5443]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_lastgt0_V_18_reg_10930_reg[3:0]' into 'HistsLcl_m_lastgt0_V_14_reg_10818_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5453]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_lastgt0_V_24_reg_11000_reg[3:0]' into 'HistsLcl_m_lastgt0_V_12_reg_10762_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5463]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_lastgt0_V_28_reg_11112_reg[3:0]' into 'HistsLcl_m_lastgt0_V_26_reg_11056_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5483]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_lastgt0_V_30_reg_11168_reg[3:0]' into 'HistsLcl_m_lastgt0_V_26_reg_11056_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5493]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_maxcnt_V_14_reg_10936_reg[3:0]' into 'HistsLcl_m_maxcnt_V_11_reg_10880_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5763]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_maxcnt_V_14_reg_10936_pp1_iter2_reg_reg[3:0]' into 'HistsLcl_m_maxcnt_V_11_reg_10880_pp1_iter2_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5773]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_maxcnt_V_27_reg_11118_reg[3:0]' into 'HistsLcl_m_maxcnt_V_24_reg_11062_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5823]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_maxcnt_V_27_reg_11118_pp1_iter2_reg_reg[3:0]' into 'HistsLcl_m_maxcnt_V_24_reg_11062_pp1_iter2_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5833]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_maxcnt_V_30_reg_11174_reg[3:0]' into 'HistsLcl_m_maxcnt_V_24_reg_11062_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5843]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_maxcnt_V_30_reg_11174_pp1_iter2_reg_reg[3:0]' into 'HistsLcl_m_maxcnt_V_24_reg_11062_pp1_iter2_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5853]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_maxcnt_V_5_reg_10768_reg[3:0]' into 'HistsLcl_m_maxcnt_V_21_reg_11006_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5863]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_maxcnt_V_5_reg_10768_pp1_iter2_reg_reg[3:0]' into 'HistsLcl_m_maxcnt_V_21_reg_11006_pp1_iter2_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5873]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_maxcnt_V_8_reg_10824_reg[3:0]' into 'HistsLcl_m_maxcnt_V_11_reg_10880_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5883]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_maxcnt_V_8_reg_10824_pp1_iter2_reg_reg[3:0]' into 'HistsLcl_m_maxcnt_V_11_reg_10880_pp1_iter2_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5893]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_2_2_reg_10439_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6043]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter1_reg_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter1_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6053]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter2_reg_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter2_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6063]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_3_2_reg_10445_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6073]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter1_reg_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter1_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6083]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter2_reg_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter2_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6093]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_4_1_reg_10511_reg[3:0]' into 'HistsLcl_m_omask_V_0_1_reg_10373_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:4551]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter1_reg_reg[3:0]' into 'HistsLcl_m_omask_V_0_1_reg_10373_pp1_iter1_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6113]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter2_reg_reg[3:0]' into 'HistsLcl_m_omask_V_0_1_reg_10373_pp1_iter2_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6123]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_5_2_reg_10537_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6133]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter1_reg_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter1_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6143]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter2_reg_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter2_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6153]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_6_2_reg_10543_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6163]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter1_reg_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter1_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6173]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter2_reg_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter2_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6183]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_7_2_reg_10549_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6193]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter1_reg_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter1_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6203]
INFO: [Synth 8-4471] merging register 'HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter2_reg_reg[3:0]' into 'HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter2_reg_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6213]
INFO: [Synth 8-4471] merging register 'Prv_V_0_addr_reg_10379_reg[3:0]' into 'HistsLcl_m_omask_V_0_1_reg_10373_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6223]
INFO: [Synth 8-4471] merging register 'Prv_V_4_addr_reg_10517_reg[3:0]' into 'HistsLcl_m_omask_V_0_1_reg_10373_reg[3:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6233]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_p_Val2_3_reg_6448_reg[12:0]' into 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[12:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6455]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_p_Val2_41_reg_6484_reg[12:0]' into 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[12:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6465]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_p_Val2_43_reg_6493_reg[12:0]' into 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[12:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6475]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_p_Val2_45_reg_6502_reg[12:0]' into 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[12:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6485]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_p_Val2_5_reg_6457_reg[12:0]' into 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[12:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6495]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_p_Val2_7_reg_6466_reg[12:0]' into 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[12:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6505]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp1_iter1_p_Val2_9_reg_6475_reg[12:0]' into 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[12:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6515]
INFO: [Synth 8-4471] merging register 'arrayNo13_i_i_reg_10507_pp1_iter2_reg_reg[0:0]' into 'arrayNo13_i_i_reg_10507_pp1_iter1_reg_reg[0:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:20923]
INFO: [Synth 8-4471] merging register 'tmp_73_cast_reg_10953_reg[9:9]' into 'tmp_37_cast_reg_10715_reg[9:9]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:20931]
INFO: [Synth 8-4471] merging register 'HdrLcl_m_hdx_loc_i_i_reg_6162_reg[3:3]' into 'tmp_37_cast_reg_10715_reg[9:9]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:19591]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_lastgt0_V_16_reg_10874_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5443]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_lastgt0_V_18_reg_10930_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5453]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_lastgt0_V_24_reg_11000_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5463]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_lastgt0_V_28_reg_11112_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5483]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_lastgt0_V_30_reg_11168_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5493]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_maxcnt_V_14_reg_10936_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5763]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_maxcnt_V_14_reg_10936_pp1_iter2_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5773]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_maxcnt_V_27_reg_11118_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5823]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_maxcnt_V_27_reg_11118_pp1_iter2_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5833]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_maxcnt_V_30_reg_11174_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5843]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_maxcnt_V_30_reg_11174_pp1_iter2_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5853]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_maxcnt_V_5_reg_10768_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5863]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_maxcnt_V_5_reg_10768_pp1_iter2_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5873]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_maxcnt_V_8_reg_10824_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5883]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_maxcnt_V_8_reg_10824_pp1_iter2_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:5893]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_2_2_reg_10439_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6043]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter1_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6053]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter2_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6063]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_3_2_reg_10445_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6073]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter1_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6083]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter2_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6093]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_4_1_reg_10511_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:4551]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter1_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6113]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter2_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6123]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_5_2_reg_10537_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6133]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter1_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6143]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter2_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6153]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_6_2_reg_10543_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6163]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter1_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6173]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter2_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6183]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_7_2_reg_10549_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6193]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter1_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6203]
WARNING: [Synth 8-6014] Unused sequential element HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter2_reg_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6213]
WARNING: [Synth 8-6014] Unused sequential element Prv_V_0_addr_reg_10379_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6223]
WARNING: [Synth 8-6014] Unused sequential element Prv_V_4_addr_reg_10517_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6233]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_p_Val2_3_reg_6448_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6455]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_p_Val2_41_reg_6484_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6465]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_p_Val2_43_reg_6493_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6475]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_p_Val2_45_reg_6502_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6485]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_p_Val2_5_reg_6457_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6495]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_p_Val2_7_reg_6466_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6505]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp1_iter1_p_Val2_9_reg_6475_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/process_frame.v:6515]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "cond_i_i_fu_7493_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond2_i_i_fu_7916_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_i_i_fu_6713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_110_i_i_fu_8539_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_134_i_i_fu_8667_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_158_i_i_fu_8795_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_182_i_i_fu_8923_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_225_i_i_fu_9051_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_249_i_i_fu_9179_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_273_i_i_fu_9307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_297_i_i_fu_9435_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cond_i_i_fu_7493_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cond2_i_i_fu_7916_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_i_i_fu_6713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_110_i_i_fu_8539_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_134_i_i_fu_8667_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_158_i_i_fu_8795_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_182_i_i_fu_8923_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_225_i_i_fu_9051_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_249_i_i_fu_9179_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_273_i_i_fu_9307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_297_i_i_fu_9435_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idx_1_v_cast_i_i_cas_fu_6799_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "frame_m_dat_d_0_address0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pktCtx_m_hdrsBuf_address0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pktCtx_m_hdrsBuf_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "HdrLcl_m_status_V_lo_1_reg_6174" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idx_i_i_reg_6184" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idx_i_i_reg_6184" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sym0_1_i_i_fu_7677_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sym0_i_i_fu_7258_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sym1_1_i_i_fu_7735_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sym1_i_i_fu_7316_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sym2_1_i_i_fu_7793_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sym2_i_i_fu_7374_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sym3_1_i_i_fu_7851_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sym3_i_i_fu_7432_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ap_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V34_ad_reg_2891_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1734]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V35_ad_reg_2896_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1744]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V36_ad_reg_2901_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1754]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V37_ad_reg_2906_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1764]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V38_ad_reg_2911_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1774]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V39_ad_reg_2916_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1784]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V_addr_reg_2881_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1794]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V19_add_reg_2926_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1804]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V20_add_reg_2931_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1814]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V21_add_reg_2936_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1824]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V22_add_reg_2941_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1834]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V23_add_reg_2946_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1844]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V24_add_reg_2951_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1854]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V25_add_reg_2956_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1864]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V_addr_reg_2921_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1874]
INFO: [Synth 8-4471] merging register 'tmp_117_reg_2835_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:2374]
INFO: [Synth 8-4471] merging register 'left_7_cast_i_reg_3441_reg[31:7]' into 'left_cast_i_reg_3133_reg[31:7]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4139]
INFO: [Synth 8-4471] merging register 'left_5_cast_i_reg_3482_reg[31:7]' into 'left_cast_i_reg_3133_reg[31:7]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:4135]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V34_ad_reg_2891_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1734]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V35_ad_reg_2896_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1744]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V36_ad_reg_2901_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1754]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V37_ad_reg_2906_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1764]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V38_ad_reg_2911_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1774]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V39_ad_reg_2916_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1784]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V_addr_reg_2881_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1794]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V19_add_reg_2926_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1804]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V20_add_reg_2931_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1814]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V21_add_reg_2936_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1824]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V22_add_reg_2941_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1834]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V23_add_reg_2946_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1844]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V24_add_reg_2951_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1854]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V25_add_reg_2956_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1864]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V_addr_reg_2921_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:1874]
WARNING: [Synth 8-6014] Unused sequential element tmp_117_reg_2835_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode141.v:2374]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_fu_1713_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_521_i_fu_2283_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_530_i_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_503_i_fu_1847_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond_fu_1713_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_521_i_fu_2283_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_530_i_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_503_i_fu_1847_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "BitStream64_m_cur_re_7_fu_336" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nbits_assign_reg_1066" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nbits_assign_reg_1066" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0100_0_i_i_reg_1078" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "syms_pn_rec_i_reg_1106" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "syms_pn_rec_i_reg_1106" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V34_ad_reg_2891_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1734]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V35_ad_reg_2896_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1744]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V36_ad_reg_2901_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1754]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V37_ad_reg_2906_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1764]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V38_ad_reg_2911_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1774]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V39_ad_reg_2916_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1784]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V_addr_reg_2881_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1794]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V19_add_reg_2926_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1804]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V20_add_reg_2931_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1814]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V21_add_reg_2936_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1824]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V22_add_reg_2941_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1834]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V23_add_reg_2946_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1844]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V24_add_reg_2951_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1854]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V25_add_reg_2956_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1864]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V_addr_reg_2921_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1874]
INFO: [Synth 8-4471] merging register 'tmp_109_reg_2835_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:2374]
INFO: [Synth 8-4471] merging register 'left_7_cast_i_reg_3441_reg[31:7]' into 'left_cast_i_reg_3133_reg[31:7]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4135]
INFO: [Synth 8-4471] merging register 'left_5_cast_i_reg_3482_reg[31:7]' into 'left_cast_i_reg_3133_reg[31:7]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:4137]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V34_ad_reg_2891_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1734]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V35_ad_reg_2896_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1744]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V36_ad_reg_2901_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1754]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V37_ad_reg_2906_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1764]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V38_ad_reg_2911_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1774]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V39_ad_reg_2916_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1784]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V_addr_reg_2881_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1794]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V19_add_reg_2926_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1804]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V20_add_reg_2931_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1814]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V21_add_reg_2936_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1824]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V22_add_reg_2941_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1834]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V23_add_reg_2946_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1844]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V24_add_reg_2951_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1854]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V25_add_reg_2956_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1864]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V_addr_reg_2921_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:1874]
WARNING: [Synth 8-6014] Unused sequential element tmp_109_reg_2835_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode142.v:2374]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_fu_1713_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_521_i_fu_2283_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_530_i_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_503_i_fu_1847_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond_fu_1713_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_521_i_fu_2283_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_530_i_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_503_i_fu_1847_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "BitStream64_m_cur_re_5_fu_336" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nbits_assign_reg_1066" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nbits_assign_reg_1066" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0100_0_i_i_reg_1078" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "syms_pn_rec_i_reg_1106" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "syms_pn_rec_i_reg_1106" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V34_ad_reg_2891_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1734]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V35_ad_reg_2896_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1744]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V36_ad_reg_2901_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1754]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V37_ad_reg_2906_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1764]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V38_ad_reg_2911_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1774]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V39_ad_reg_2916_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1784]
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V_addr_reg_2881_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1794]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V19_add_reg_2926_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1804]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V20_add_reg_2931_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1814]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V21_add_reg_2936_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1824]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V22_add_reg_2941_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1834]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V23_add_reg_2946_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1844]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V24_add_reg_2951_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1854]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V25_add_reg_2956_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1864]
INFO: [Synth 8-4471] merging register 'hist_m_omask_V_addr_reg_2921_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1874]
INFO: [Synth 8-4471] merging register 'tmp_101_reg_2835_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:2362]
INFO: [Synth 8-4471] merging register 'left_7_cast_i_reg_3441_reg[31:7]' into 'left_cast_i_reg_3133_reg[31:7]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4139]
INFO: [Synth 8-4471] merging register 'left_5_cast_i_reg_3482_reg[31:7]' into 'left_cast_i_reg_3133_reg[31:7]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:4135]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V34_ad_reg_2891_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1734]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V35_ad_reg_2896_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1744]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V36_ad_reg_2901_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1754]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V37_ad_reg_2906_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1764]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V38_ad_reg_2911_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1774]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V39_ad_reg_2916_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1784]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V_addr_reg_2881_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1794]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V19_add_reg_2926_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1804]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V20_add_reg_2931_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1814]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V21_add_reg_2936_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1824]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V22_add_reg_2941_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1834]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V23_add_reg_2946_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1844]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V24_add_reg_2951_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1854]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V25_add_reg_2956_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1864]
WARNING: [Synth 8-6014] Unused sequential element hist_m_omask_V_addr_reg_2921_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:1874]
WARNING: [Synth 8-6014] Unused sequential element tmp_101_reg_2835_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode143.v:2362]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_fu_1713_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_514_i_fu_2283_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_520_i_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_493_i_fu_1847_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond_fu_1713_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_514_i_fu_2283_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_520_i_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_493_i_fu_1847_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "BitStream64_m_cur_re_3_fu_336" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nbits_assign_reg_1066" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nbits_assign_reg_1066" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0100_0_i_i_reg_1078" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "syms_pn_rec_i_reg_1106" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "syms_pn_rec_i_reg_1106" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'hist_m_nobits_V34_ad_reg_2891_reg[1:0]' into 'hist_m_nobits_V33_ad_reg_2886_reg[1:0]' [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:1734]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V34_ad_reg_2891_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:1734]
WARNING: [Synth 8-6014] Unused sequential element hist_m_nobits_V35_ad_reg_2896_reg was removed.  [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/APE_encode144.v:1744]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "exitcond_fu_1713_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_439_i_fu_2283_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_446_i_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_415_i_fu_1847_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond_fu_1713_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_439_i_fu_2283_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_446_i_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_415_i_fu_1847_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "BitStream64_m_cur_re_1_fu_336" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nbits_assign_reg_1066" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nbits_assign_reg_1066" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0100_0_i_i_reg_1078" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "syms_pn_rec_i_reg_1106" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "syms_pn_rec_i_reg_1106" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_i_i_i_fu_645_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_62_i_i_i_fu_1409_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_521_i_i_i_fu_1242_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_i_i_i_fu_1024_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_i_i_i_fu_857_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_i_i_i_fu_920_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_50_i_i_i_fu_1305_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w64_d256_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/fifo_w64_d128_A.v:93]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1263_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_1283_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1263_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_1283_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'DuneDataCompressionCore_BUS_A_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'DuneDataCompressionCore_BUS_A_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:02:11 . Memory (MB): peak = 2180.898 ; gain = 863.246 ; free physical = 9935 ; free virtual = 42613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |process_frame__GB0           |           1|     34633|
|2     |process_frame__GB1           |           1|     10339|
|3     |dataflow_in_loop_ACQ__GC0    |           1|      4712|
|4     |acquire_packet__GC0          |           1|       106|
|5     |encode4__GB0                 |           1|     30270|
|6     |APE_encode142                |           1|     15135|
|7     |encode4__GB2                 |           1|     15362|
|8     |write_adcs4__GC0             |           1|     22312|
|9     |write_packet__GC0            |           1|      3754|
|10    |process_packet__GC0          |           1|       529|
|11    |handle_packet__GC0           |           1|      7710|
|12    |DuneDataCompressionCore__GC0 |           1|      4633|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 15    
	   2 Input     32 Bit       Adders := 45    
	   3 Input     32 Bit       Adders := 12    
	   2 Input     30 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 4     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 13    
	   2 Input     13 Bit       Adders := 28    
	   3 Input     13 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 12    
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 14    
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 23    
	   3 Input      7 Bit       Adders := 14    
	   2 Input      7 Bit       Adders := 33    
	   2 Input      6 Bit       Adders := 25    
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 12    
	   3 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 210   
	   2 Input      1 Bit       Adders := 360   
+---XORs : 
	   2 Input     27 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 4     
	   2 Input     11 Bit         XORs := 8     
	   2 Input     10 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 421   
+---Registers : 
	              272 Bit    Registers := 8     
	              256 Bit    Registers := 8     
	               96 Bit    Registers := 2     
	               64 Bit    Registers := 112   
	               63 Bit    Registers := 4     
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               52 Bit    Registers := 4     
	               32 Bit    Registers := 223   
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 3     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 8     
	               16 Bit    Registers := 66    
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 54    
	               12 Bit    Registers := 84    
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 276   
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 39    
	                6 Bit    Registers := 29    
	                5 Bit    Registers := 62    
	                4 Bit    Registers := 152   
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 231   
	                1 Bit    Registers := 1501  
+---RAMs : 
	             192K Bit         RAMs := 16    
	              16K Bit         RAMs := 4     
	               8K Bit         RAMs := 4     
	               4K Bit         RAMs := 1     
	               1K Bit         RAMs := 64    
	             1024 Bit         RAMs := 1     
	              768 Bit         RAMs := 1     
	              448 Bit         RAMs := 2     
	              256 Bit         RAMs := 32    
	              160 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	               80 Bit         RAMs := 32    
	               32 Bit         RAMs := 32    
	                2 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    272 Bit        Muxes := 8     
	   2 Input    256 Bit        Muxes := 8     
	   2 Input     96 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 148   
	   3 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 217   
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 5     
	   2 Input     27 Bit        Muxes := 2     
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 64    
	   2 Input     13 Bit        Muxes := 82    
	   4 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 41    
	   2 Input     11 Bit        Muxes := 14    
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 89    
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	  10 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 43    
	   3 Input      7 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 17    
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 20    
	   4 Input      6 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 16    
	   3 Input      6 Bit        Muxes := 4     
	  32 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 59    
	   3 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 120   
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 14    
	   3 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 217   
	   4 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1348  
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module process_frame_HisdEe_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisibs_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module process_frame_Hisibs__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module process_frame_Hiscud_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hiscud__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisibs_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module process_frame_Hisibs__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module process_frame_Hisbkb_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module process_frame_Hisbkb__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisibs_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module process_frame_Hisibs__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module process_frame_Hiscud_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hiscud__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisibs_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module process_frame_Hisibs__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module process_frame_PrvHfu_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module process_frame_Hiscud_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hiscud__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisibs_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module process_frame_Hisibs__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module process_frame_Hisbkb_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module process_frame_Hisbkb__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module process_frame_Hiscud_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hiscud__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisibs_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module process_frame_Hisibs__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module process_frame_Hiscud_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hiscud__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisibs_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module process_frame_Hisibs__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module process_frame_Hisbkb_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module process_frame_Hisbkb__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module process_frame_Hiscud_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hiscud__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_HisdEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module process_frame_HisdEe 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisg8j_ram 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module process_frame_Hisg8j 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module process_frame_Hisibs_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module process_frame_Hisibs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module process_frame_PrvHfu_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module process_frame_PrvHfu_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module process_frame_PrvHfu_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module process_frame_Hisbll_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbll__1 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    272 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module process_frame_Hisbml_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbml__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_Hisbll_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbll__2 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    272 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module process_frame_Hisbml_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbml__2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_Hisbll_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbll__3 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    272 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module process_frame_Hisbml_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbml__3 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_Hisbll_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbll__4 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    272 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module process_frame_Hisbml_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbml__4 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_Hisbll_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbll__5 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    272 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module process_frame_Hisbml_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbml__5 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_Hisbll_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbll__6 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    272 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module process_frame_Hisbml_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbml__6 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_adcbBo_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
Module process_frame_adcbBo_ram 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
Module process_frame_Hisbml_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbml__7 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_Hisbll_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbll__7 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    272 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module process_frame_Hisbml_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbml 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_Hisbll_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hisbll 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    272 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module process_frame_PrvHfu_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module process_frame_Hisbkb_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module process_frame_Hisbkb__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module process_frame_Hisbkb_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module process_frame_Hisbkb__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module process_frame_PrvHfu_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module process_frame_PrvHfu_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module process_frame_PrvHfu_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module process_frame_Hisbkb_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module process_frame_Hisbkb__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module process_frame_Hiscud_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hiscud__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_Hisbkb_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module process_frame_Hisbkb__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module process_frame_Hiscud_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module process_frame_Hiscud 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module process_frame_Hisbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module process_frame_Hisbkb 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module process_frame 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 8     
	   2 Input     13 Bit       Adders := 16    
	   3 Input     12 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 9     
	   3 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 12    
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 10    
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 25    
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 23    
	                4 Bit    Registers := 58    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 82    
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     13 Bit        Muxes := 44    
	   4 Input     13 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 8     
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 24    
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   4 Input      6 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 26    
	   2 Input      4 Bit        Muxes := 65    
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 39    
Module dataflow_in_loop_bDo_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module dataflow_in_loop_bDo_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module dataflow_in_loop_bDo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module dataflow_in_loop_bDo_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module dataflow_in_loop_bDo_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module dataflow_in_loop_bDo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module read196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 32    
	   2 Input     27 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 21    
Module fifo_w10_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fifo_w10_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dataflow_in_loop_ACQ 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module acquire_packet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module APE_encode141_tabbFp_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module DuneDataCompressibGp__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module DuneDataCompressibHp__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
Module DuneDataCompressibIp__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 7     
Module DuneDataCompressibJp__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module APE_encode142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 10    
	               63 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 55    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 2     
	  32 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module APE_encode141_tabbFp_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module DuneDataCompressibGp__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module DuneDataCompressibHp__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
Module DuneDataCompressibIp__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 7     
Module DuneDataCompressibJp__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module APE_encode144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 10    
	               63 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 55    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 2     
	  32 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module APE_encode141_tabbFp_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module DuneDataCompressibGp__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module DuneDataCompressibHp__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
Module DuneDataCompressibIp__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 7     
Module DuneDataCompressibJp__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module APE_encode143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 10    
	               63 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 55    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 2     
	  32 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module APE_encode141_tabbFp_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module DuneDataCompressibGp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module DuneDataCompressibHp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
Module DuneDataCompressibIp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 7     
Module DuneDataCompressibJp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module APE_encode141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 10    
	               63 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 55    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 16    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 2     
	  32 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module encode4_entry199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w5_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module fifo_w5_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w5_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module fifo_w5_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w5_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module fifo_w5_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w5_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module fifo_w5_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module encode4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module write_adcs4_entry205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module write_r__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module DuneDataCompressibPq__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module DuneDataCompressibPq__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module DuneDataCompressibPq__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module DuneDataCompressibPq 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
Module writeN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 14    
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 26    
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module fifo_w5_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module fifo_w5_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w7_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w64_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w64_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_w64_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_w64_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_w64_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_w64_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d256_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w64_d256_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w64_d256_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w64_d256_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w64_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_w64_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d2_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_w64_d2_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d2_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_w64_d2_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module fifo_w64_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d128_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w64_d128_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w64_d128_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w64_d128_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module write_adcs4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
+---Registers : 
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module write_packet_offsbQq_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module write_r 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module write_packet 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
Module process_packet 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 13    
Module handle_packet_pktbRq_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              448 Bit         RAMs := 1     
Module handle_packet_pktbRq_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              448 Bit         RAMs := 1     
Module handle_packet_pktbRq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module handle_packet_pktbSr_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
Module handle_packet_pktbSr_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
Module handle_packet_pktbSr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module handle_packet_cmpbTr_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpbTr_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
Module handle_packet_cmpbTr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpb9t_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module handle_packet_cmpb9t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpchv_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               80 Bit         RAMs := 1     
Module handle_packet_cmpchv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcpw_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
Module handle_packet_cmpcpw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcxx_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcxx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module handle_packet_cmpcyx_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module handle_packet_cmpcyx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w4_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module fifo_w4_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w1_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_w1_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_x_x_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A_x_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module handle_packet 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 362   
+---Registers : 
	                1 Bit    Registers := 181   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DuneDataCompressionCore_BUS_A_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              768 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module DuneDataCompressionCore_BUS_A_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ap_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal offsets_U/write_packet_offsbQq_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].handle_packet_pktbRq_memcore_U/handle_packet_pktbRq_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].handle_packet_pktbRq_memcore_U/handle_packet_pktbRq_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].handle_packet_pktbSr_memcore_U/handle_packet_pktbSr_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].handle_packet_pktbSr_memcore_U/handle_packet_pktbSr_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal DuneDataCompressionCore_BUS_A_s_axi_U/int_config_chns_disabled/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal DuneDataCompressionCore_BUS_A_s_axi_U/int_monitor_read_summary_nStates/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal DuneDataCompressionCore_BUS_A_s_axi_U/int_monitor_read_errs_nFrameErrs/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal DuneDataCompressionCore_BUS_A_s_axi_U/int_monitor_read_errs_nWibErrs/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[6]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[7]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[11]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[19]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[25]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[27]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[28]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[30]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_3_reg_1494_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dataflow_in_loop_ACQ_U0i_3/read196_U0/\p_Val2_3_reg_1494_reg[31] )
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[6]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[7]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[7]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[11]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[11]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[19]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[19]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[25]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[25]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[28]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[28]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[30]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[30]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Result_5_reg_1527_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[6]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[7]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[7]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[11]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[11]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[19]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[19]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[25]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[25]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[28]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[28]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[30]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[30]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_45_reg_1533_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[6]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[7]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[11]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[19]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[25]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[28]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[30]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/p_Val2_19_reg_345_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dataflow_in_loop_ACQ_U0i_3/read196_U0/\p_Val2_19_reg_345_reg[31] )
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[6]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[7]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[7]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[11]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[11]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[19]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[19]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[25]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[25]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[28]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[28]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[30]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[30]' (FDRE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/status_V_49_reg_1566_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/ReadFrame_m_status_V_reg_419_reg[6]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/ReadFrame_m_status_V_reg_419_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/ReadFrame_m_status_V_reg_419_reg[7]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/ReadFrame_m_status_V_reg_419_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/ReadFrame_m_status_V_reg_419_reg[11]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/ReadFrame_m_status_V_reg_419_reg[31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/read196_U0/ReadFrame_m_status_V_reg_419_reg[19]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/read196_U0/ReadFrame_m_status_V_reg_419_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dataflow_in_loop_ACQ_U0i_3/read196_U0/\ReadFrame_m_status_V_reg_419_reg[31] )
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][11]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][11]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][19]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][19]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][31]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/\U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31] )
INFO: [Synth 8-3886] merging instance 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[0][31]' (FDE) to 'dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dataflow_in_loop_ACQ_U0i_3/frame_m_status_V_U/\U_fifo_w32_d2_A_ram/SRL_SIG_reg[1][6] )
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[31]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[23]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[22]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[21]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[20]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[18]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[17]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[16]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[15]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[14]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[13]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[12]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[10]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[9]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[8]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[5]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[4]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[3]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[2]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[1]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_3_reg_1494_reg[0]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[31]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[23]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[22]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[21]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[20]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[18]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[17]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[16]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[15]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[14]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[13]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[12]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[10]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[9]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Result_5_reg_1527_reg[8]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (status_V_45_reg_1533_reg[31]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (status_V_45_reg_1533_reg[23]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (status_V_45_reg_1533_reg[22]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (status_V_45_reg_1533_reg[21]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (status_V_45_reg_1533_reg[20]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (status_V_45_reg_1533_reg[18]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (status_V_45_reg_1533_reg[17]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (status_V_45_reg_1533_reg[16]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (status_V_45_reg_1533_reg[15]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (status_V_45_reg_1533_reg[14]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (status_V_45_reg_1533_reg[13]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[31]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[30]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[29]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[28]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[27]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[26]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[25]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[24]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[23]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[22]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[21]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[20]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[19]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[18]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[17]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[16]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[15]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[14]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[13]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[12]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[11]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[10]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[9]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[8]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[7]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[6]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[5]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[4]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[3]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[2]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[1]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (ctx_hdrs_V_3_reg[0]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[31]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[30]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[28]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[25]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[23]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[22]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[21]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[20]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[19]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[18]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[17]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[16]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[11]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[7]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_27_reg_335_reg[6]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_19_reg_345_reg[31]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_19_reg_345_reg[23]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_19_reg_345_reg[22]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_19_reg_345_reg[21]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_19_reg_345_reg[20]) is unused and will be removed from module read196.
WARNING: [Synth 8-3332] Sequential element (p_Val2_19_reg_345_reg[18]) is unused and will be removed from module read196.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_write_packet_fu_414i_8/tmp_29_cast_reg_1464_reg[1]' (FD) to 'grp_write_packet_fu_414i_8/tmp_31_cast_reg_1469_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_write_packet_fu_414i_8/tmp_29_cast_reg_1464_reg[2]' (FD) to 'grp_write_packet_fu_414i_8/tmp_31_cast_reg_1469_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_write_packet_fu_414i_8/tmp_29_cast_reg_1464_reg[3]' (FD) to 'grp_write_packet_fu_414i_8/tmp_31_cast_reg_1469_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_packet_fu_414i_8/ichan_fu_1376_p2_inferred/\ichan_0_i_reg_678_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_write_packet_fu_414i_8/tmp_15_reg_1510_reg[0]' (FD) to 'grp_write_packet_fu_414i_8/tmp_31_cast_reg_1469_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_write_packet_fu_414i_8/tmp_15_reg_1510_reg[1]' (FD) to 'grp_write_packet_fu_414i_8/tmp_31_cast_reg_1469_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_packet_fu_414i_8/\tmp_31_cast_reg_1469_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_write_packet_fu_414i_8/\StgValue_106_write_r_fu_1067/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (handle_packet_U0i_10/pktCtx_m_cedx_U/\U_fifo_w1_d2_A_ram/SRL_SIG_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'handle_packet_U0i_10/pktCtx_m_cedx_U/U_fifo_w1_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'handle_packet_U0i_10/pktCtx_m_cedx_U/U_fifo_w1_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (handle_packet_U0i_10/pktCtx_m_cedx_U/\U_fifo_w1_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (process_packet_U0i_9/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_write_packet_fu_414i_8/\tmp_29_cast_reg_1464_reg[0] )
INFO: [Synth 8-5546] ROM "tmp_297_i_i_fu_9435_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_273_i_i_fu_9307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_249_i_i_fu_9179_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_225_i_i_fu_9051_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_182_i_i_fu_8923_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_134_i_i_fu_8667_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'ovr_7_reg_11128_reg[13]' (FDRE) to 'tmp_198_reg_11134_reg[0]'
INFO: [Synth 8-3886] merging instance 'ovr_6_reg_11072_reg[13]' (FDRE) to 'tmp_189_reg_11078_reg[0]'
INFO: [Synth 8-3886] merging instance 'ovr_2_reg_10834_reg[13]' (FDRE) to 'tmp_143_reg_10840_reg[0]'
INFO: [Synth 8-3886] merging instance 'ovr_5_reg_11016_reg[13]' (FDRE) to 'tmp_180_reg_11022_reg[0]'
INFO: [Synth 8-3886] merging instance 'ovr_1_reg_10778_reg[13]' (FDRE) to 'tmp_134_reg_10784_reg[0]'
INFO: [Synth 8-3886] merging instance 'ovr_4_reg_10960_reg[13]' (FDRE) to 'tmp_171_reg_10966_reg[0]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[0]' (FDRE) to 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[11]' (FDRE) to 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[12]' (FDRE) to 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[8]' (FDRE) to 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[7]' (FDRE) to 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[3]' (FDRE) to 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[4]' (FDRE) to 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[1]' (FDRE) to 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[2]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[6]' (FDRE) to 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[2]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[5]' (FDRE) to 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[2]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[2]' (FDRE) to 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[9]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[9]' (FDRE) to 'ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439_reg[10] )
INFO: [Synth 8-3886] merging instance 'ovr_reg_10722_reg[13]' (FDRE) to 'tmp_124_reg_10728_reg[0]'
INFO: [Synth 8-3886] merging instance 'HdrLcl_m_hdx_reg[0]' (FDSE) to 'HdrLcl_m_hdx_reg[2]'
INFO: [Synth 8-3886] merging instance 'HdrLcl_m_hdx_reg[1]' (FDSE) to 'HdrLcl_m_hdx_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl3_cast_reg_10946_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl3_cast_reg_10946_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl3_cast_reg_10946_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl3_cast_reg_10946_reg[3] )
INFO: [Synth 8-3886] merging instance 'p_shl3_cast_reg_10946_reg[4]' (FDRE) to 'tmp_73_cast_reg_10953_reg[0]'
INFO: [Synth 8-3886] merging instance 'p_shl3_cast_reg_10946_reg[5]' (FDRE) to 'tmp_73_cast_reg_10953_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_shl3_cast_reg_10946_reg[6]' (FDRE) to 'tmp_73_cast_reg_10953_reg[2]'
INFO: [Synth 8-3886] merging instance 'p_shl3_cast_reg_10946_reg[7]' (FDRE) to 'tmp_73_cast_reg_10953_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_73_cast_reg_10953_reg[0]' (FDRE) to 'tmp_73_cast_reg_10953_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_73_cast_reg_10953_reg[1]' (FDRE) to 'tmp_73_cast_reg_10953_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_73_cast_reg_10953_reg[2]' (FDRE) to 'tmp_73_cast_reg_10953_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_73_cast_reg_10953_reg[3]' (FDRE) to 'tmp_73_cast_reg_10953_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_73_cast_reg_10953_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl2_cast1_reg_10708_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl2_cast1_reg_10708_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl2_cast1_reg_10708_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl2_cast1_reg_10708_reg[3] )
INFO: [Synth 8-3886] merging instance 'p_shl2_cast1_reg_10708_reg[4]' (FDRE) to 'tmp_37_cast_reg_10715_reg[4]'
INFO: [Synth 8-3886] merging instance 'p_shl2_cast1_reg_10708_reg[5]' (FDRE) to 'tmp_37_cast_reg_10715_reg[5]'
INFO: [Synth 8-3886] merging instance 'p_shl2_cast1_reg_10708_reg[6]' (FDRE) to 'tmp_37_cast_reg_10715_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_shl2_cast1_reg_10708_reg[7]' (FDRE) to 'tmp_37_cast_reg_10715_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_37_cast_reg_10715_reg[0]' (FDRE) to 'tmp_37_cast_reg_10715_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_37_cast_reg_10715_reg[1]' (FDRE) to 'tmp_37_cast_reg_10715_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_37_cast_reg_10715_reg[2]' (FDRE) to 'tmp_37_cast_reg_10715_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_37_cast_reg_10715_reg[3]' (FDRE) to 'tmp_37_cast_reg_10715_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_37_cast_reg_10715_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl_cast_reg_10696_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl_cast_reg_10696_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl_cast_reg_10696_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_shl_cast_reg_10696_reg[3] )
INFO: [Synth 8-3886] merging instance 'p_shl_cast_reg_10696_reg[4]' (FDRE) to 'tmp_29_reg_10702_reg[0]'
INFO: [Synth 8-3886] merging instance 'p_shl_cast_reg_10696_reg[5]' (FDRE) to 'tmp_29_reg_10702_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_shl_cast_reg_10696_reg[6]' (FDRE) to 'tmp_29_reg_10702_reg[2]'
INFO: [Synth 8-3886] merging instance 'p_shl_cast_reg_10696_reg[7]' (FDRE) to 'tmp_29_reg_10702_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_78_i_i_reg_10326_reg[3]' (FDRE) to 'newIndex35_i_i_reg_10461_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_78_i_i_reg_10326_reg[2]' (FDRE) to 'newIndex35_i_i_reg_10461_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_78_i_i_reg_10326_reg[1]' (FDRE) to 'newIndex35_i_i_reg_10461_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_78_i_i_reg_10326_reg[0]' (FDRE) to 'newIndex35_i_i_reg_10461_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp1_iter1_p_0115_0_i_i1_i_i_reg_6424_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp1_iter1_p_0115_0_i48_i1_i_i_reg_6409_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp1_iter1_p_0115_0_i64_i1_i_i_reg_6394_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp1_iter1_p_0115_0_i80_i1_i_i_reg_6379_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp1_iter1_p_0115_0_i_i_i_i_reg_6364_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp1_iter1_p_0115_0_i64_i_i_i_reg_6334_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "tmp_158_i_i_fu_8795_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_110_i_i_fu_8539_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_fu_6713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond_fu_1713_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_446_i_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP DuneDataCompressibLp_U782/DuneDataCompressibLp_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register B is absorbed into DSP DuneDataCompressibLp_U782/DuneDataCompressibLp_DSP48_1_U/p.
DSP Report: operator DuneDataCompressibLp_U782/DuneDataCompressibLp_DSP48_1_U/p is absorbed into DSP DuneDataCompressibLp_U782/DuneDataCompressibLp_DSP48_1_U/p.
DSP Report: operator DuneDataCompressibLp_U782/DuneDataCompressibLp_DSP48_1_U/m is absorbed into DSP DuneDataCompressibLp_U782/DuneDataCompressibLp_DSP48_1_U/p.
DSP Report: Generating DSP DuneDataCompressibKp_U781/DuneDataCompressibKp_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register B is absorbed into DSP DuneDataCompressibKp_U781/DuneDataCompressibKp_DSP48_0_U/p.
DSP Report: operator DuneDataCompressibKp_U781/DuneDataCompressibKp_DSP48_0_U/p is absorbed into DSP DuneDataCompressibKp_U781/DuneDataCompressibKp_DSP48_0_U/p.
DSP Report: operator DuneDataCompressibKp_U781/DuneDataCompressibKp_DSP48_0_U/m is absorbed into DSP DuneDataCompressibKp_U781/DuneDataCompressibKp_DSP48_0_U/p.
INFO: [Synth 8-5545] ROM "exitcond_fu_1713_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_520_i_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP DuneDataCompressibLp_U725/DuneDataCompressibLp_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register B is absorbed into DSP DuneDataCompressibLp_U725/DuneDataCompressibLp_DSP48_1_U/p.
DSP Report: operator DuneDataCompressibLp_U725/DuneDataCompressibLp_DSP48_1_U/p is absorbed into DSP DuneDataCompressibLp_U725/DuneDataCompressibLp_DSP48_1_U/p.
DSP Report: operator DuneDataCompressibLp_U725/DuneDataCompressibLp_DSP48_1_U/m is absorbed into DSP DuneDataCompressibLp_U725/DuneDataCompressibLp_DSP48_1_U/p.
DSP Report: Generating DSP DuneDataCompressibKp_U724/DuneDataCompressibKp_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register B is absorbed into DSP DuneDataCompressibKp_U724/DuneDataCompressibKp_DSP48_0_U/p.
DSP Report: operator DuneDataCompressibKp_U724/DuneDataCompressibKp_DSP48_0_U/p is absorbed into DSP DuneDataCompressibKp_U724/DuneDataCompressibKp_DSP48_0_U/p.
DSP Report: operator DuneDataCompressibKp_U724/DuneDataCompressibKp_DSP48_0_U/m is absorbed into DSP DuneDataCompressibKp_U724/DuneDataCompressibKp_DSP48_0_U/p.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/i_48)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/i_35)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\ap_phi_reg_pp0_iter1_p_030_0_i1_i_reg_996_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/i_48)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/i_35)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\tmp_479_i_reg_3269_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\tmp_404_i_reg_3269_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\left_cast_i_reg_3133_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\nbits_assign_3_cast_s_reg_3305_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\nbits_assign_3_cast_s_reg_3305_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode143_U0/\nbits_assign_3_cast_s_reg_3305_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\left_cast_i_reg_3133_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\left_cast_i_reg_3133_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\left_cast_i_reg_3133_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\left_cast_i_reg_3133_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\left_cast_i_reg_3133_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\left_cast_i_reg_3133_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\left_cast_i_reg_3133_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\left_cast_i_reg_3133_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\left_cast_i_reg_3133_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\left_cast_i_reg_3133_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\left_cast_i_reg_3133_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\left_cast_i_reg_3133_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (APE_encode144_U0/\left_cast_i_reg_3133_reg[19] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "exitcond_fu_1713_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_530_i_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP DuneDataCompressibLp_U668/DuneDataCompressibLp_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register B is absorbed into DSP DuneDataCompressibLp_U668/DuneDataCompressibLp_DSP48_1_U/p.
DSP Report: operator DuneDataCompressibLp_U668/DuneDataCompressibLp_DSP48_1_U/p is absorbed into DSP DuneDataCompressibLp_U668/DuneDataCompressibLp_DSP48_1_U/p.
DSP Report: operator DuneDataCompressibLp_U668/DuneDataCompressibLp_DSP48_1_U/m is absorbed into DSP DuneDataCompressibLp_U668/DuneDataCompressibLp_DSP48_1_U/p.
DSP Report: Generating DSP DuneDataCompressibKp_U667/DuneDataCompressibKp_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register B is absorbed into DSP DuneDataCompressibKp_U667/DuneDataCompressibKp_DSP48_0_U/p.
DSP Report: operator DuneDataCompressibKp_U667/DuneDataCompressibKp_DSP48_0_U/p is absorbed into DSP DuneDataCompressibKp_U667/DuneDataCompressibKp_DSP48_0_U/p.
DSP Report: operator DuneDataCompressibKp_U667/DuneDataCompressibKp_DSP48_0_U/m is absorbed into DSP DuneDataCompressibKp_U667/DuneDataCompressibKp_DSP48_0_U/p.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "exitcond_fu_1713_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_530_i_fu_2404_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP DuneDataCompressibLp_U604/DuneDataCompressibLp_DSP48_1_U/p, operation Mode is: C+A*B2.
DSP Report: register B is absorbed into DSP DuneDataCompressibLp_U604/DuneDataCompressibLp_DSP48_1_U/p.
DSP Report: operator DuneDataCompressibLp_U604/DuneDataCompressibLp_DSP48_1_U/p is absorbed into DSP DuneDataCompressibLp_U604/DuneDataCompressibLp_DSP48_1_U/p.
DSP Report: operator DuneDataCompressibLp_U604/DuneDataCompressibLp_DSP48_1_U/m is absorbed into DSP DuneDataCompressibLp_U604/DuneDataCompressibLp_DSP48_1_U/p.
DSP Report: Generating DSP DuneDataCompressibKp_U603/DuneDataCompressibKp_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register B is absorbed into DSP DuneDataCompressibKp_U603/DuneDataCompressibKp_DSP48_0_U/p.
DSP Report: operator DuneDataCompressibKp_U603/DuneDataCompressibKp_DSP48_0_U/p is absorbed into DSP DuneDataCompressibKp_U603/DuneDataCompressibKp_DSP48_0_U/p.
DSP Report: operator DuneDataCompressibKp_U603/DuneDataCompressibKp_DSP48_0_U/m is absorbed into DSP DuneDataCompressibKp_U603/DuneDataCompressibKp_DSP48_0_U/p.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "tmp_38_i_i_i_fu_1024_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_62_i_i_i_fu_1409_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:04:34 . Memory (MB): peak = 2180.898 ; gain = 863.246 ; free physical = 7403 ; free virtual = 40139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w64_d256_A:                                         | mem_reg              | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d256_A:                                         | mem_reg              | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d256_A:                                         | mem_reg              | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d256_A:                                         | mem_reg              | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d128_A:                                         | mem_reg              | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d128_A:                                         | mem_reg              | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d128_A:                                         | mem_reg              | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d128_A:                                         | mem_reg              | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|write_packet_offsbQq_ram:                                | ram_reg              | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|handle_packet_pktbRq_memcore_ram:                        | ram_reg              | 8 x 64(WRITE_FIRST)    | W | R | 8 x 64(READ_FIRST)     | W |   | Port A and B     | 0      | 2      | 
|handle_packet_pktbRq_memcore_ram:                        | ram_reg              | 8 x 64(WRITE_FIRST)    | W | R | 8 x 64(READ_FIRST)     | W |   | Port A and B     | 0      | 2      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|DuneDataCompressionCore_BUS_A_s_axi_ram:                 | gen_write[1].mem_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized0: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized1: | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized2: | gen_write[1].mem_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+---------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------+---------------------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name                                  | RTL Object                                                                                        | Inference      | Size (Depth x Width) | Primitives                     | 
+---------------------------------------------+---------------------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|HistsLcl_m_lastgt1_V_U                       | process_frame_HisdEe_ram_u/ram_reg                                                                | User Attribute | 16 x 5               | RAM32M x 1                     | 
|HistsLcl_m_lastgt2_V_U                       | process_frame_HisdEe_ram_u/ram_reg                                                                | User Attribute | 16 x 5               | RAM32M x 1                     | 
|HistsLcl_m_max_V_0_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_s_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_maxcnt_V_1_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_max_V_1_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_1_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_omask_V_2_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_lastgt1_V_2_U                     | process_frame_HisdEe_ram_u/ram_reg                                                                | User Attribute | 16 x 5               | RAM32M x 1                     | 
|HistsLcl_m_lastgt2_V_2_U                     | process_frame_HisdEe_ram_u/ram_reg                                                                | User Attribute | 16 x 5               | RAM32M x 1                     | 
|HistsLcl_m_max_V_2_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_2_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_maxcnt_V_3_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_max_V_3_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_3_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_maxcnt_V_4_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_max_V_4_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_4_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_omask_V_5_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_maxcnt_V_5_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_max_V_5_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_5_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_maxcnt_V_6_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_max_V_6_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_6_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_omask_V_7_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_maxcnt_V_7_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_max_V_7_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_7_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_bins_V_1_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_1_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_3_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_3_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_4_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_4_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_5_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_5_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_6_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_6_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_7_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_7_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|process_frame__GB0                           | Prv_V_7_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|process_frame__GB0                           | Prv_V_4_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|process_frame__GB0                           | Prv_V_5_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|process_frame__GB0                           | Prv_V_1_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|adcs8_1_V_U                                  | process_frame_adcbBo_ram_U/ram_reg                                                                | User Attribute | 8 x 96               | RAM16X1S x 96                  | 
|adcs8_0_V_U                                  | process_frame_adcbBo_ram_U/ram_reg                                                                | User Attribute | 8 x 96               | RAM16X1S x 96                  | 
|HistsLcl_m_bins_V_2_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_2_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_0_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_0_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_omask_V_6_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_omask_V_4_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_omask_V_3_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_maxcnt_V_2_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_omask_V_1_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_maxcnt_V_s_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_omask_V_0_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|process_frame__GB1                           | Prv_V_3_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|process_frame__GB1                           | Prv_V_6_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|process_frame__GB1                           | Prv_V_2_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|process_frame__GB1                           | Prv_V_0_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|dataflow_in_loop_ACQ_U0i_3/frame_m_dat_d_0_U | gen_buffer[1].dataflow_in_loop_bDo_memcore_U/dataflow_in_loop_bDo_memcore_ram_U/ram_reg           | User Attribute | 16 x 64              | RAM16X1D x 64                  | 
|dataflow_in_loop_ACQ_U0i_3/frame_m_dat_d_0_U | gen_buffer[0].dataflow_in_loop_bDo_memcore_U/dataflow_in_loop_bDo_memcore_ram_U/ram_reg           | User Attribute | 16 x 64              | RAM16X1D x 64                  | 
|dataflow_in_loop_ACQ_U0i_3/frame_m_dat_d_1_U | gen_buffer[1].dataflow_in_loop_bDo_memcore_U/dataflow_in_loop_bDo_memcore_ram_U/ram_reg           | User Attribute | 16 x 64              | RAM16X1D x 64                  | 
|dataflow_in_loop_ACQ_U0i_3/frame_m_dat_d_1_U | gen_buffer[0].dataflow_in_loop_bDo_memcore_U/dataflow_in_loop_bDo_memcore_ram_U/ram_reg           | User Attribute | 16 x 64              | RAM16X1D x 64                  | 
|APE_encode142                                | table_i_U/APE_encode141_tabbFp_ram_U/ram_reg                                                      | User Attribute | 64 x 10              | RAM16X1D x 10  RAM32X1D x 10   | 
|APE_encode144_U0                             | table_i_U/APE_encode141_tabbFp_ram_U/ram_reg                                                      | User Attribute | 64 x 10              | RAM16X1D x 10  RAM32X1D x 10   | 
|APE_encode143_U0                             | table_i_U/APE_encode141_tabbFp_ram_U/ram_reg                                                      | User Attribute | 64 x 10              | RAM16X1D x 10  RAM32X1D x 10   | 
|APE_encode141_U0                             | table_i_U/APE_encode141_tabbFp_ram_U/ram_reg                                                      | User Attribute | 64 x 10              | RAM16X1D x 10  RAM32X1D x 10   | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_0_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_1_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_2_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_3_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_4_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_5_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_6_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_7_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_0_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_1_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_2_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_3_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_4_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_5_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_6_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_7_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_0_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_1_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_2_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_3_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_4_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_5_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_6_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_7_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_0_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_1_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_2_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_3_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_4_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_5_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_6_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_7_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_0_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_1_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_2_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_3_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_4_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_5_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_6_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_7_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_0_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_1_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_2_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_3_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_4_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_5_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_6_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_7_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_0_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_1_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_2_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_3_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_4_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_5_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_6_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_7_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_0_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_1_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_2_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_3_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_4_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_5_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_6_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_7_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_0_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_1_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_2_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_3_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_4_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_5_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_6_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_7_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_0_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_1_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_2_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_3_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_4_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_5_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_6_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_7_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_0_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_1_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_2_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_3_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_4_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_5_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_6_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_7_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_0_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_1_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_2_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_3_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_4_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_5_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_6_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_7_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
+---------------------------------------------+---------------------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|APE_encode144 | C+A*B2      | 14     | 11     | 22     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|APE_encode144 | C+A*B2      | 14     | 11     | 23     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|APE_encode143 | C+A*B2      | 14     | 11     | 22     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|APE_encode143 | C+A*B2      | 14     | 11     | 23     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|APE_encode142 | C+A*B2      | 14     | 11     | 22     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|APE_encode142 | C+A*B2      | 14     | 11     | 23     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|APE_encode141 | C+A*B2      | 14     | 11     | 22     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|APE_encode141 | C+A*B2      | 14     | 11     | 23     | -      | 24     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance grp_write_adcs4_fu_689i_7/container_etxOut_ha_s_U/i_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_write_adcs4_fu_689i_7/container_etxOut_ha_1_U/i_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_write_adcs4_fu_689i_7/container_etxOut_ha_2_U/i_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_write_adcs4_fu_689i_7/container_etxOut_ha_3_U/i_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_write_adcs4_fu_689i_7/container_etxOut_ba_s_U/i_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_write_adcs4_fu_689i_7/container_etxOut_ba_1_U/i_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_write_adcs4_fu_689i_7/container_etxOut_ba_2_U/i_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_write_adcs4_fu_689i_7/container_etxOut_ba_3_U/i_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_write_packet_fu_414i_8/i_0/offsets_U/write_packet_offsbQq_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_write_packet_fu_414i_8/i_0/offsets_U/write_packet_offsbQq_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/pktCtx_m_hdrsBuf_U/i_0/gen_buffer[0].handle_packet_pktbRq_memcore_U/handle_packet_pktbRq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/pktCtx_m_hdrsBuf_U/i_0/gen_buffer[0].handle_packet_pktbRq_memcore_U/handle_packet_pktbRq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/pktCtx_m_hdrsBuf_U/i_1/gen_buffer[1].handle_packet_pktbRq_memcore_U/handle_packet_pktbRq_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/pktCtx_m_hdrsBuf_U/i_1/gen_buffer[1].handle_packet_pktbRq_memcore_U/handle_packet_pktbRq_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_0/cmpCtx_adcs_sg0_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_0/cmpCtx_adcs_sg0_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_0/cmpCtx_adcs_sg0_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_0/cmpCtx_adcs_sg0_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_0/cmpCtx_adcs_sg0_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_0/cmpCtx_adcs_sg0_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_1/cmpCtx_adcs_sg0_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_1/cmpCtx_adcs_sg0_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_1/cmpCtx_adcs_sg0_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_1/cmpCtx_adcs_sg0_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_1/cmpCtx_adcs_sg0_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_1/cmpCtx_adcs_sg0_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_2/cmpCtx_adcs_sg0_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_2/cmpCtx_adcs_sg0_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_2/cmpCtx_adcs_sg0_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_2/cmpCtx_adcs_sg0_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_2/cmpCtx_adcs_sg0_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_2/cmpCtx_adcs_sg0_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_3/cmpCtx_adcs_sg0_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_3/cmpCtx_adcs_sg0_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_3/cmpCtx_adcs_sg0_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_3/cmpCtx_adcs_sg0_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_3/cmpCtx_adcs_sg0_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_3/cmpCtx_adcs_sg0_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_4/cmpCtx_adcs_sg1_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_4/cmpCtx_adcs_sg1_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_4/cmpCtx_adcs_sg1_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_4/cmpCtx_adcs_sg1_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_4/cmpCtx_adcs_sg1_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_4/cmpCtx_adcs_sg1_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_5/cmpCtx_adcs_sg1_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_5/cmpCtx_adcs_sg1_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_5/cmpCtx_adcs_sg1_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_5/cmpCtx_adcs_sg1_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_5/cmpCtx_adcs_sg1_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_5/cmpCtx_adcs_sg1_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_6/cmpCtx_adcs_sg1_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_6/cmpCtx_adcs_sg1_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_6/cmpCtx_adcs_sg1_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_6/cmpCtx_adcs_sg1_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_6/cmpCtx_adcs_sg1_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_6/cmpCtx_adcs_sg1_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_7/cmpCtx_adcs_sg1_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_7/cmpCtx_adcs_sg1_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_7/cmpCtx_adcs_sg1_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_7/cmpCtx_adcs_sg1_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_7/cmpCtx_adcs_sg1_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_7/cmpCtx_adcs_sg1_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_8/cmpCtx_adcs_sg2_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_8/cmpCtx_adcs_sg2_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_8/cmpCtx_adcs_sg2_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_8/cmpCtx_adcs_sg2_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_8/cmpCtx_adcs_sg2_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_8/cmpCtx_adcs_sg2_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_9/cmpCtx_adcs_sg2_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_9/cmpCtx_adcs_sg2_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_9/cmpCtx_adcs_sg2_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_9/cmpCtx_adcs_sg2_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_9/cmpCtx_adcs_sg2_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_9/cmpCtx_adcs_sg2_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_10/cmpCtx_adcs_sg2_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_10/cmpCtx_adcs_sg2_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_10/cmpCtx_adcs_sg2_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_10/cmpCtx_adcs_sg2_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_10/cmpCtx_adcs_sg2_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_10/cmpCtx_adcs_sg2_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_11/cmpCtx_adcs_sg2_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_11/cmpCtx_adcs_sg2_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_11/cmpCtx_adcs_sg2_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_11/cmpCtx_adcs_sg2_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_11/cmpCtx_adcs_sg2_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_11/cmpCtx_adcs_sg2_3_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_12/cmpCtx_adcs_sg3_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_12/cmpCtx_adcs_sg3_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_12/cmpCtx_adcs_sg3_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_12/cmpCtx_adcs_sg3_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_12/cmpCtx_adcs_sg3_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_12/cmpCtx_adcs_sg3_0_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_13/cmpCtx_adcs_sg3_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_13/cmpCtx_adcs_sg3_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_13/cmpCtx_adcs_sg3_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_13/cmpCtx_adcs_sg3_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_13/cmpCtx_adcs_sg3_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_13/cmpCtx_adcs_sg3_1_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_14/cmpCtx_adcs_sg3_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance handle_packet_U0i_10/i_14/cmpCtx_adcs_sg3_2_V_U/handle_packet_cmpbTr_memcore_U/handle_packet_cmpbTr_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DuneDataCompressionCore_BUS_A_s_axi_U/int_monitor_read_summary_nStates/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DuneDataCompressionCore_BUS_A_s_axi_U/int_monitor_read_errs_nFrameErrs/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DuneDataCompressionCore_BUS_A_s_axi_U/int_monitor_read_errs_nWibErrs/gen_write[1].mem_reg to conserve power

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |process_frame__GB0           |           1|     24581|
|2     |process_frame__GB1           |           1|      9957|
|3     |dataflow_in_loop_ACQ__GC0    |           1|      4680|
|4     |acquire_packet__GC0          |           1|       107|
|5     |encode4__GB0                 |           1|     24093|
|6     |APE_encode142                |           1|     10999|
|7     |encode4__GB2                 |           1|     11143|
|8     |write_adcs4__GC0             |           1|     23515|
|9     |write_packet__GC0            |           1|      3443|
|10    |process_packet__GC0          |           1|       692|
|11    |handle_packet__GC0           |           1|      8977|
|12    |DuneDataCompressionCore__GC0 |           1|      2817|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:04:57 . Memory (MB): peak = 2180.898 ; gain = 863.246 ; free physical = 7205 ; free virtual = 39985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:28 ; elapsed = 00:06:03 . Memory (MB): peak = 2347.035 ; gain = 1029.383 ; free physical = 6985 ; free virtual = 39767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fifo_w64_d256_A:                                         | mem_reg              | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d256_A:                                         | mem_reg              | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d256_A:                                         | mem_reg              | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d256_A:                                         | mem_reg              | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d128_A:                                         | mem_reg              | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d128_A:                                         | mem_reg              | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d128_A:                                         | mem_reg              | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fifo_w64_d128_A:                                         | mem_reg              | 128 x 64(READ_FIRST)   | W |   | 128 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|write_packet_offsbQq_ram:                                | ram_reg              | 256 x 32(WRITE_FIRST)  | W | R | 256 x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|handle_packet_pktbRq_memcore_ram:                        | ram_reg              | 8 x 64(WRITE_FIRST)    | W | R | 8 x 64(READ_FIRST)     | W |   | Port A and B     | 0      | 2      | 
|handle_packet_pktbRq_memcore_ram:                        | ram_reg              | 8 x 64(WRITE_FIRST)    | W | R | 8 x 64(READ_FIRST)     | W |   | Port A and B     | 0      | 2      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpbTr_memcore_ram:                        | ram_reg              | 16 K x 12(WRITE_FIRST) | W | R | 16 K x 12(WRITE_FIRST) | W | R | Port A and B     | 0      | 6      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcxx_memcore_ram:                        | ram_reg              | 256 x 10(WRITE_FIRST)  | W | R | 256 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|handle_packet_cmpcyx_memcore_ram:                        | ram_reg              | 128 x 10(WRITE_FIRST)  | W | R | 128 x 10(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
|DuneDataCompressionCore_BUS_A_s_axi_ram:                 | gen_write[1].mem_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized0: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized1: | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized2: | gen_write[1].mem_reg | 32 x 32(READ_FIRST)    | W | R | 32 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
+---------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------------+---------------------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name                                  | RTL Object                                                                                        | Inference      | Size (Depth x Width) | Primitives                     | 
+---------------------------------------------+---------------------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|dataflow_in_loop_ACQ_U0i_3/frame_m_dat_d_0_U | gen_buffer[1].dataflow_in_loop_bDo_memcore_U/dataflow_in_loop_bDo_memcore_ram_U/ram_reg           | User Attribute | 16 x 64              | RAM16X1D x 64                  | 
|dataflow_in_loop_ACQ_U0i_3/frame_m_dat_d_0_U | gen_buffer[0].dataflow_in_loop_bDo_memcore_U/dataflow_in_loop_bDo_memcore_ram_U/ram_reg           | User Attribute | 16 x 64              | RAM16X1D x 64                  | 
|dataflow_in_loop_ACQ_U0i_3/frame_m_dat_d_1_U | gen_buffer[1].dataflow_in_loop_bDo_memcore_U/dataflow_in_loop_bDo_memcore_ram_U/ram_reg           | User Attribute | 16 x 64              | RAM16X1D x 64                  | 
|dataflow_in_loop_ACQ_U0i_3/frame_m_dat_d_1_U | gen_buffer[0].dataflow_in_loop_bDo_memcore_U/dataflow_in_loop_bDo_memcore_ram_U/ram_reg           | User Attribute | 16 x 64              | RAM16X1D x 64                  | 
|HistsLcl_m_lastgt1_V_U                       | process_frame_HisdEe_ram_u/ram_reg                                                                | User Attribute | 16 x 5               | RAM32M x 1                     | 
|HistsLcl_m_lastgt2_V_U                       | process_frame_HisdEe_ram_u/ram_reg                                                                | User Attribute | 16 x 5               | RAM32M x 1                     | 
|HistsLcl_m_max_V_0_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_s_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_maxcnt_V_1_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_max_V_1_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_1_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_omask_V_2_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_lastgt1_V_2_U                     | process_frame_HisdEe_ram_u/ram_reg                                                                | User Attribute | 16 x 5               | RAM32M x 1                     | 
|HistsLcl_m_lastgt2_V_2_U                     | process_frame_HisdEe_ram_u/ram_reg                                                                | User Attribute | 16 x 5               | RAM32M x 1                     | 
|HistsLcl_m_max_V_2_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_2_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_maxcnt_V_3_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_max_V_3_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_3_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_maxcnt_V_4_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_max_V_4_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_4_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_omask_V_5_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_maxcnt_V_5_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_max_V_5_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_5_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_maxcnt_V_6_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_max_V_6_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_6_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_omask_V_7_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_maxcnt_V_7_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_max_V_7_U                         | process_frame_Hisg8j_ram_u/ram_reg                                                                | User Attribute | 16 x 13              | RAM32M x 3                     | 
|HistsLcl_m_nobits_V_7_U                      | process_frame_Hisibs_ram_u/ram_reg                                                                | User Attribute | 16 x 4               | RAM32M x 1                     | 
|HistsLcl_m_bins_V_1_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_1_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_3_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_3_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_4_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_4_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_5_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_5_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_6_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_6_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_7_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_7_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|process_frame__GB0                           | Prv_V_7_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|process_frame__GB0                           | Prv_V_4_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|process_frame__GB0                           | Prv_V_5_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|process_frame__GB0                           | Prv_V_1_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|adcs8_1_V_U                                  | process_frame_adcbBo_ram_U/ram_reg                                                                | User Attribute | 8 x 96               | RAM16X1S x 96                  | 
|adcs8_0_V_U                                  | process_frame_adcbBo_ram_U/ram_reg                                                                | User Attribute | 8 x 96               | RAM16X1S x 96                  | 
|HistsLcl_m_bins_V_2_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_2_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_bins_V_0_1_U                      | process_frame_Hisbml_ram_u/ram_reg                                                                | User Attribute | 256 x 10             | RAM64X1D x 4  RAM64M x 12      | 
|HistsLcl_m_bins_V_0_s_U                      | process_frame_Hisbll_ram_u/ram_reg                                                                | User Attribute | 512 x 10             | RAM64X1D x 5  RAM64M x 15      | 
|HistsLcl_m_omask_V_6_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_omask_V_4_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_omask_V_3_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_maxcnt_V_2_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_omask_V_1_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|HistsLcl_m_maxcnt_V_s_U                      | process_frame_Hiscud_ram_u/ram_reg                                                                | User Attribute | 16 x 10              | RAM32M x 2                     | 
|HistsLcl_m_omask_V_0_U                       | process_frame_Hisbkb_ram_u/ram_reg                                                                | User Attribute | 16 x 32              | RAM32M x 6                     | 
|process_frame__GB1                           | Prv_V_3_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|process_frame__GB1                           | Prv_V_6_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|process_frame__GB1                           | Prv_V_2_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|process_frame__GB1                           | Prv_V_0_U/process_frame_PrvHfu_ram_U/ram_reg                                                      | User Attribute | 16 x 12              | RAM16X1S x 12                  | 
|APE_encode142                                | table_i_U/APE_encode141_tabbFp_ram_U/ram_reg                                                      | User Attribute | 64 x 10              | RAM16X1D x 10  RAM32X1D x 10   | 
|APE_encode144_U0                             | table_i_U/APE_encode141_tabbFp_ram_U/ram_reg                                                      | User Attribute | 64 x 10              | RAM16X1D x 10  RAM32X1D x 10   | 
|APE_encode143_U0                             | table_i_U/APE_encode141_tabbFp_ram_U/ram_reg                                                      | User Attribute | 64 x 10              | RAM16X1D x 10  RAM32X1D x 10   | 
|APE_encode141_U0                             | table_i_U/APE_encode141_tabbFp_ram_U/ram_reg                                                      | User Attribute | 64 x 10              | RAM16X1D x 10  RAM32X1D x 10   | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_0_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_1_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_2_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_3_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_4_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_5_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_6_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_7_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_0_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_1_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_2_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_3_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_4_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_5_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_6_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_7_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_0_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_1_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_2_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_3_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_4_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_5_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_6_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg0_7_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_0_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_1_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_2_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_3_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_4_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_5_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_6_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_7_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_0_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_1_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_2_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_3_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_4_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_5_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_6_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_7_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_0_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_1_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_2_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_3_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_4_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_5_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_6_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg1_7_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_0_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_1_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_2_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_3_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_4_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_5_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_6_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_7_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_0_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_1_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_2_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_3_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_4_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_5_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_6_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_7_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_0_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_1_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_2_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_3_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_4_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_5_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_6_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg2_7_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_0_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_1_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_2_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_3_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_4_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_5_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_6_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_7_s_U/handle_packet_cmpb9t_memcore_U/handle_packet_cmpb9t_memcore_ram_U/ram_reg  | User Attribute | 8 x 32               | RAM32M x 6                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_0_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_1_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_2_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_3_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_4_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_5_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_6_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_7_18_U/handle_packet_cmpchv_memcore_U/handle_packet_cmpchv_memcore_ram_U/ram_reg | User Attribute | 8 x 10               | RAM32M x 2                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_0_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_1_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_2_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_3_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_4_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_5_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_6_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
|DuneDataCompressionCore                      | cmpCtx_hists_sg3_7_19_U/handle_packet_cmpcpw_memcore_U/handle_packet_cmpcpw_memcore_ram_U/ram_reg | User Attribute | 8 x 4                | RAM32M x 1                     | 
+---------------------------------------------+---------------------------------------------------------------------------------------------------+----------------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |dataflow_in_loop_ACQ__GC0    |           1|      4680|
|2     |acquire_packet__GC0          |           1|       107|
|3     |encode4__GB0                 |           1|     24091|
|4     |APE_encode142                |           1|     10998|
|5     |encode4__GB2                 |           1|     12374|
|6     |write_adcs4__GC0             |           1|     23496|
|7     |write_packet__GC0            |           1|      3269|
|8     |process_packet__GC0          |           1|       568|
|9     |handle_packet__GC0           |           1|      8943|
|10    |DuneDataCompressionCore__GC0 |           1|      2817|
|11    |DuneDataCompressionCore_GT0  |           1|     34540|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:46 ; elapsed = 00:06:42 . Memory (MB): peak = 2360.961 ; gain = 1043.309 ; free physical = 6288 ; free virtual = 39076
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |dataflow_in_loop_ACQ__GC0    |           1|      2764|
|2     |acquire_packet__GC0          |           1|        62|
|3     |encode4__GB0                 |           1|     12240|
|4     |APE_encode142                |           1|      6181|
|5     |encode4__GB2                 |           1|      6251|
|6     |write_adcs4__GC0             |           1|     11538|
|7     |write_packet__GC0            |           1|      1042|
|8     |process_packet__GC0          |           1|       265|
|9     |handle_packet__GC0           |           1|      5262|
|10    |DuneDataCompressionCore__GC0 |           1|      1446|
|11    |DuneDataCompressionCore_GT0  |           1|     18967|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \handle_packet_U0/acquire_packet_U0_cmpCtx_adcs_sg3_1_V_we0  is driving 90 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \handle_packet_U0/acquire_packet_U0_cmpCtx_adcs_sg3_0_V_we0  is driving 90 big block pins (URAM, BRAM and DSP loads). Created 9 replicas of its driver. 
INFO: [Synth 8-6064] Net \handle_packet_U0/acquire_packet_U0/dataflow_in_loop_ACQ_U0/process_frame_U0/grp_fu_6521_p4 [2] is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \handle_packet_U0/acquire_packet_U0/dataflow_in_loop_ACQ_U0/process_frame_U0/grp_fu_6521_p4 [0] is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
INFO: [Synth 8-6064] Net \handle_packet_U0/acquire_packet_U0/dataflow_in_loop_ACQ_U0/process_frame_U0/grp_fu_6521_p4 [1] is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:58 ; elapsed = 00:06:54 . Memory (MB): peak = 2360.961 ; gain = 1043.309 ; free physical = 6284 ; free virtual = 39148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:59 ; elapsed = 00:06:54 . Memory (MB): peak = 2360.961 ; gain = 1043.309 ; free physical = 6285 ; free virtual = 39149
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:16 ; elapsed = 00:07:11 . Memory (MB): peak = 2360.961 ; gain = 1043.309 ; free physical = 6274 ; free virtual = 39137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:16 ; elapsed = 00:07:12 . Memory (MB): peak = 2360.961 ; gain = 1043.309 ; free physical = 6273 ; free virtual = 39137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:20 ; elapsed = 00:07:16 . Memory (MB): peak = 2360.961 ; gain = 1043.309 ; free physical = 6270 ; free virtual = 39134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:20 ; elapsed = 00:07:16 . Memory (MB): peak = 2360.961 ; gain = 1043.309 ; free physical = 6270 ; free virtual = 39134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 4      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 4      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1096|
|2     |DSP48E1    |     8|
|3     |LUT1       |   572|
|4     |LUT2       |  2303|
|5     |LUT3       |  8247|
|6     |LUT4       |  4376|
|7     |LUT5       |  7760|
|8     |LUT6       | 16238|
|9     |MUXF7      |   873|
|10    |MUXF8      |   345|
|11    |RAM16X1D   |   296|
|12    |RAM16X1S   |   288|
|13    |RAM32M     |   384|
|14    |RAM32X1D   |    40|
|15    |RAM64M     |   216|
|16    |RAM64X1D   |    72|
|17    |RAMB18E1   |    64|
|18    |RAMB36E1   |     8|
|19    |RAMB36E1_1 |     1|
|20    |RAMB36E1_2 |     4|
|21    |RAMB36E1_3 |    96|
|22    |RAMB36E1_4 |     4|
|23    |SRL16E     |   103|
|24    |FDRE       | 22559|
|25    |FDSE       |   253|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------+--------------------------------------------------------+------+
|      |Instance                                                 |Module                                                  |Cells |
+------+---------------------------------------------------------+--------------------------------------------------------+------+
|1     |top                                                      |                                                        | 66206|
|2     |  DuneDataCompressionCore_BUS_A_s_axi_U                  |DuneDataCompressionCore_BUS_A_s_axi                     |  1313|
|3     |    int_config_chns_disabled                             |DuneDataCompressionCore_BUS_A_s_axi_ram                 |    69|
|4     |    int_monitor_read_errs_nFrameErrs                     |DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized1 |    37|
|5     |    int_monitor_read_errs_nWibErrs                       |DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized2 |    42|
|6     |    int_monitor_read_summary_nStates                     |DuneDataCompressionCore_BUS_A_s_axi_ram__parameterized0 |    69|
|7     |  handle_packet_U0                                       |handle_packet                                           | 64699|
|8     |    acquire_packet_U0                                    |acquire_packet                                          | 22232|
|9     |      dataflow_in_loop_ACQ_U0                            |dataflow_in_loop_ACQ                                    | 22168|
|10    |        frame_m_dat_d_0_U                                |dataflow_in_loop_bDo                                    |   599|
|11    |          \gen_buffer[0].dataflow_in_loop_bDo_memcore_U  |dataflow_in_loop_bDo_memcore_687                        |   194|
|12    |            dataflow_in_loop_bDo_memcore_ram_U           |dataflow_in_loop_bDo_memcore_ram_690                    |   194|
|13    |          \gen_buffer[1].dataflow_in_loop_bDo_memcore_U  |dataflow_in_loop_bDo_memcore_688                        |   386|
|14    |            dataflow_in_loop_bDo_memcore_ram_U           |dataflow_in_loop_bDo_memcore_ram_689                    |   386|
|15    |        frame_m_dat_d_1_U                                |dataflow_in_loop_bDo_584                                |   919|
|16    |          \gen_buffer[0].dataflow_in_loop_bDo_memcore_U  |dataflow_in_loop_bDo_memcore                            |   194|
|17    |            dataflow_in_loop_bDo_memcore_ram_U           |dataflow_in_loop_bDo_memcore_ram_686                    |   194|
|18    |          \gen_buffer[1].dataflow_in_loop_bDo_memcore_U  |dataflow_in_loop_bDo_memcore_685                        |   706|
|19    |            dataflow_in_loop_bDo_memcore_ram_U           |dataflow_in_loop_bDo_memcore_ram                        |   706|
|20    |        frame_m_status_V_U                               |fifo_w32_d2_A                                           |    91|
|21    |          U_fifo_w32_d2_A_ram                            |fifo_w32_d2_A_shiftReg                                  |    81|
|22    |        iframe_assign_c_U                                |fifo_w10_d2_A                                           |    64|
|23    |          U_fifo_w10_d2_A_ram                            |fifo_w10_d2_A_shiftReg                                  |    54|
|24    |        process_frame_U0                                 |process_frame                                           | 18939|
|25    |          HistsLcl_m_bins_V_0_1_U                        |process_frame_Hisbml                                    |   771|
|26    |            process_frame_Hisbml_ram_u                   |process_frame_Hisbml_ram_684                            |   111|
|27    |          HistsLcl_m_bins_V_0_s_U                        |process_frame_Hisbll                                    |   783|
|28    |            process_frame_Hisbll_ram_u                   |process_frame_Hisbll_ram_683                            |    69|
|29    |          HistsLcl_m_bins_V_1_1_U                        |process_frame_Hisbml_585                                |   710|
|30    |            process_frame_Hisbml_ram_u                   |process_frame_Hisbml_ram_682                            |    50|
|31    |          HistsLcl_m_bins_V_1_s_U                        |process_frame_Hisbll_586                                |   843|
|32    |            process_frame_Hisbll_ram_u                   |process_frame_Hisbll_ram_681                            |   129|
|33    |          HistsLcl_m_bins_V_2_1_U                        |process_frame_Hisbml_587                                |   770|
|34    |            process_frame_Hisbml_ram_u                   |process_frame_Hisbml_ram_680                            |   110|
|35    |          HistsLcl_m_bins_V_2_s_U                        |process_frame_Hisbll_588                                |   781|
|36    |            process_frame_Hisbll_ram_u                   |process_frame_Hisbll_ram_679                            |    67|
|37    |          HistsLcl_m_bins_V_3_1_U                        |process_frame_Hisbml_589                                |   711|
|38    |            process_frame_Hisbml_ram_u                   |process_frame_Hisbml_ram_678                            |    51|
|39    |          HistsLcl_m_bins_V_3_s_U                        |process_frame_Hisbll_590                                |   846|
|40    |            process_frame_Hisbll_ram_u                   |process_frame_Hisbll_ram_677                            |   132|
|41    |          HistsLcl_m_bins_V_4_1_U                        |process_frame_Hisbml_591                                |   710|
|42    |            process_frame_Hisbml_ram_u                   |process_frame_Hisbml_ram_676                            |    50|
|43    |          HistsLcl_m_bins_V_4_s_U                        |process_frame_Hisbll_592                                |   848|
|44    |            process_frame_Hisbll_ram_u                   |process_frame_Hisbll_ram_675                            |   134|
|45    |          HistsLcl_m_bins_V_5_1_U                        |process_frame_Hisbml_593                                |   710|
|46    |            process_frame_Hisbml_ram_u                   |process_frame_Hisbml_ram_674                            |    50|
|47    |          HistsLcl_m_bins_V_5_s_U                        |process_frame_Hisbll_594                                |   843|
|48    |            process_frame_Hisbll_ram_u                   |process_frame_Hisbll_ram_673                            |   129|
|49    |          HistsLcl_m_bins_V_6_1_U                        |process_frame_Hisbml_595                                |   710|
|50    |            process_frame_Hisbml_ram_u                   |process_frame_Hisbml_ram_672                            |    50|
|51    |          HistsLcl_m_bins_V_6_s_U                        |process_frame_Hisbll_596                                |   843|
|52    |            process_frame_Hisbll_ram_u                   |process_frame_Hisbll_ram_671                            |   129|
|53    |          HistsLcl_m_bins_V_7_1_U                        |process_frame_Hisbml_597                                |   711|
|54    |            process_frame_Hisbml_ram_u                   |process_frame_Hisbml_ram                                |    51|
|55    |          HistsLcl_m_bins_V_7_s_U                        |process_frame_Hisbll_598                                |   846|
|56    |            process_frame_Hisbll_ram_u                   |process_frame_Hisbll_ram                                |   132|
|57    |          HistsLcl_m_max_V_0_U                           |process_frame_Hisg8j                                    |   123|
|58    |            process_frame_Hisg8j_ram_u                   |process_frame_Hisg8j_ram_670                            |    91|
|59    |          HistsLcl_m_max_V_1_U                           |process_frame_Hisg8j_599                                |   123|
|60    |            process_frame_Hisg8j_ram_u                   |process_frame_Hisg8j_ram_669                            |    91|
|61    |          HistsLcl_m_max_V_2_U                           |process_frame_Hisg8j_600                                |   123|
|62    |            process_frame_Hisg8j_ram_u                   |process_frame_Hisg8j_ram_668                            |    91|
|63    |          HistsLcl_m_max_V_3_U                           |process_frame_Hisg8j_601                                |   123|
|64    |            process_frame_Hisg8j_ram_u                   |process_frame_Hisg8j_ram_667                            |    91|
|65    |          HistsLcl_m_max_V_4_U                           |process_frame_Hisg8j_602                                |   123|
|66    |            process_frame_Hisg8j_ram_u                   |process_frame_Hisg8j_ram_666                            |    91|
|67    |          HistsLcl_m_max_V_5_U                           |process_frame_Hisg8j_603                                |   123|
|68    |            process_frame_Hisg8j_ram_u                   |process_frame_Hisg8j_ram_665                            |    91|
|69    |          HistsLcl_m_max_V_6_U                           |process_frame_Hisg8j_604                                |   123|
|70    |            process_frame_Hisg8j_ram_u                   |process_frame_Hisg8j_ram_664                            |    91|
|71    |          HistsLcl_m_max_V_7_U                           |process_frame_Hisg8j_605                                |   130|
|72    |            process_frame_Hisg8j_ram_u                   |process_frame_Hisg8j_ram                                |    94|
|73    |          HistsLcl_m_maxcnt_V_1_U                        |process_frame_Hiscud                                    |    51|
|74    |            process_frame_Hiscud_ram_u                   |process_frame_Hiscud_ram_663                            |    29|
|75    |          HistsLcl_m_maxcnt_V_2_U                        |process_frame_Hiscud_606                                |    60|
|76    |            process_frame_Hiscud_ram_u                   |process_frame_Hiscud_ram_662                            |    38|
|77    |          HistsLcl_m_maxcnt_V_3_U                        |process_frame_Hiscud_607                                |    51|
|78    |            process_frame_Hiscud_ram_u                   |process_frame_Hiscud_ram_661                            |    29|
|79    |          HistsLcl_m_maxcnt_V_4_U                        |process_frame_Hiscud_608                                |    51|
|80    |            process_frame_Hiscud_ram_u                   |process_frame_Hiscud_ram_660                            |    29|
|81    |          HistsLcl_m_maxcnt_V_5_U                        |process_frame_Hiscud_609                                |    51|
|82    |            process_frame_Hiscud_ram_u                   |process_frame_Hiscud_ram_659                            |    29|
|83    |          HistsLcl_m_maxcnt_V_6_U                        |process_frame_Hiscud_610                                |    51|
|84    |            process_frame_Hiscud_ram_u                   |process_frame_Hiscud_ram_658                            |    29|
|85    |          HistsLcl_m_maxcnt_V_7_U                        |process_frame_Hiscud_611                                |    51|
|86    |            process_frame_Hiscud_ram_u                   |process_frame_Hiscud_ram_657                            |    29|
|87    |          HistsLcl_m_maxcnt_V_s_U                        |process_frame_Hiscud_612                                |    60|
|88    |            process_frame_Hiscud_ram_u                   |process_frame_Hiscud_ram                                |    38|
|89    |          HistsLcl_m_nobits_V_1_U                        |process_frame_Hisibs                                    |    68|
|90    |            process_frame_Hisibs_ram_u                   |process_frame_Hisibs_ram_656                            |    27|
|91    |          HistsLcl_m_nobits_V_2_U                        |process_frame_Hisibs_613                                |    68|
|92    |            process_frame_Hisibs_ram_u                   |process_frame_Hisibs_ram_655                            |    27|
|93    |          HistsLcl_m_nobits_V_3_U                        |process_frame_Hisibs_614                                |    72|
|94    |            process_frame_Hisibs_ram_u                   |process_frame_Hisibs_ram_654                            |    31|
|95    |          HistsLcl_m_nobits_V_4_U                        |process_frame_Hisibs_615                                |    68|
|96    |            process_frame_Hisibs_ram_u                   |process_frame_Hisibs_ram_653                            |    27|
|97    |          HistsLcl_m_nobits_V_5_U                        |process_frame_Hisibs_616                                |    68|
|98    |            process_frame_Hisibs_ram_u                   |process_frame_Hisibs_ram_652                            |    27|
|99    |          HistsLcl_m_nobits_V_6_U                        |process_frame_Hisibs_617                                |    68|
|100   |            process_frame_Hisibs_ram_u                   |process_frame_Hisibs_ram_651                            |    27|
|101   |          HistsLcl_m_nobits_V_7_U                        |process_frame_Hisibs_618                                |    74|
|102   |            process_frame_Hisibs_ram_u                   |process_frame_Hisibs_ram_650                            |    33|
|103   |          HistsLcl_m_nobits_V_s_U                        |process_frame_Hisibs_619                                |    70|
|104   |            process_frame_Hisibs_ram_u                   |process_frame_Hisibs_ram                                |    29|
|105   |          HistsLcl_m_omask_V_0_U                         |process_frame_Hisbkb                                    |   215|
|106   |            process_frame_Hisbkb_ram_u                   |process_frame_Hisbkb_ram_649                            |   172|
|107   |          HistsLcl_m_omask_V_1_U                         |process_frame_Hisbkb_620                                |   211|
|108   |            process_frame_Hisbkb_ram_u                   |process_frame_Hisbkb_ram_648                            |   171|
|109   |          HistsLcl_m_omask_V_2_U                         |process_frame_Hisbkb_621                                |   235|
|110   |            process_frame_Hisbkb_ram_u                   |process_frame_Hisbkb_ram_647                            |   179|
|111   |          HistsLcl_m_omask_V_3_U                         |process_frame_Hisbkb_622                                |   212|
|112   |            process_frame_Hisbkb_ram_u                   |process_frame_Hisbkb_ram_646                            |   171|
|113   |          HistsLcl_m_omask_V_4_U                         |process_frame_Hisbkb_623                                |   231|
|114   |            process_frame_Hisbkb_ram_u                   |process_frame_Hisbkb_ram_645                            |   175|
|115   |          HistsLcl_m_omask_V_5_U                         |process_frame_Hisbkb_624                                |   215|
|116   |            process_frame_Hisbkb_ram_u                   |process_frame_Hisbkb_ram_644                            |   175|
|117   |          HistsLcl_m_omask_V_6_U                         |process_frame_Hisbkb_625                                |   215|
|118   |            process_frame_Hisbkb_ram_u                   |process_frame_Hisbkb_ram_643                            |   175|
|119   |          HistsLcl_m_omask_V_7_U                         |process_frame_Hisbkb_626                                |   236|
|120   |            process_frame_Hisbkb_ram_u                   |process_frame_Hisbkb_ram                                |   180|
|121   |          Prv_V_0_U                                      |process_frame_PrvHfu                                    |    74|
|122   |            process_frame_PrvHfu_ram_U                   |process_frame_PrvHfu_ram_642                            |    74|
|123   |          Prv_V_1_U                                      |process_frame_PrvHfu_627                                |    68|
|124   |            process_frame_PrvHfu_ram_U                   |process_frame_PrvHfu_ram_641                            |    68|
|125   |          Prv_V_2_U                                      |process_frame_PrvHfu_628                                |    68|
|126   |            process_frame_PrvHfu_ram_U                   |process_frame_PrvHfu_ram_640                            |    68|
|127   |          Prv_V_3_U                                      |process_frame_PrvHfu_629                                |    69|
|128   |            process_frame_PrvHfu_ram_U                   |process_frame_PrvHfu_ram_639                            |    69|
|129   |          Prv_V_4_U                                      |process_frame_PrvHfu_630                                |    68|
|130   |            process_frame_PrvHfu_ram_U                   |process_frame_PrvHfu_ram_638                            |    68|
|131   |          Prv_V_5_U                                      |process_frame_PrvHfu_631                                |    68|
|132   |            process_frame_PrvHfu_ram_U                   |process_frame_PrvHfu_ram_637                            |    68|
|133   |          Prv_V_6_U                                      |process_frame_PrvHfu_632                                |    68|
|134   |            process_frame_PrvHfu_ram_U                   |process_frame_PrvHfu_ram_636                            |    68|
|135   |          Prv_V_7_U                                      |process_frame_PrvHfu_633                                |    68|
|136   |            process_frame_PrvHfu_ram_U                   |process_frame_PrvHfu_ram                                |    68|
|137   |          adcs8_0_V_U                                    |process_frame_adcbBo                                    |   298|
|138   |            process_frame_adcbBo_ram_U                   |process_frame_adcbBo_ram_635                            |   298|
|139   |          adcs8_1_V_U                                    |process_frame_adcbBo_634                                |   480|
|140   |            process_frame_adcbBo_ram_U                   |process_frame_adcbBo_ram                                |   480|
|141   |        read196_U0                                       |read196                                                 |  1553|
|142   |    cmpCtx_adcs_sg0_0_V_U                                |handle_packet_cmpbTr                                    |    22|
|143   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_582                        |     6|
|144   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_583                    |     6|
|145   |    cmpCtx_adcs_sg0_1_V_U                                |handle_packet_cmpbTr_0                                  |    22|
|146   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_580                        |     6|
|147   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_581                    |     6|
|148   |    cmpCtx_adcs_sg0_2_V_U                                |handle_packet_cmpbTr_1                                  |    21|
|149   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_578                        |     6|
|150   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_579                    |     6|
|151   |    cmpCtx_adcs_sg0_3_V_U                                |handle_packet_cmpbTr_2                                  |    20|
|152   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_576                        |     6|
|153   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_577                    |     6|
|154   |    cmpCtx_adcs_sg1_0_V_U                                |handle_packet_cmpbTr_3                                  |    20|
|155   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_574                        |     6|
|156   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_575                    |     6|
|157   |    cmpCtx_adcs_sg1_1_V_U                                |handle_packet_cmpbTr_4                                  |    22|
|158   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_572                        |     6|
|159   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_573                    |     6|
|160   |    cmpCtx_adcs_sg1_2_V_U                                |handle_packet_cmpbTr_5                                  |    21|
|161   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_570                        |     6|
|162   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_571                    |     6|
|163   |    cmpCtx_adcs_sg1_3_V_U                                |handle_packet_cmpbTr_6                                  |    20|
|164   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_568                        |     6|
|165   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_569                    |     6|
|166   |    cmpCtx_adcs_sg2_0_V_U                                |handle_packet_cmpbTr_7                                  |    21|
|167   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_566                        |     6|
|168   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_567                    |     6|
|169   |    cmpCtx_adcs_sg2_1_V_U                                |handle_packet_cmpbTr_8                                  |    23|
|170   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_564                        |     6|
|171   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_565                    |     6|
|172   |    cmpCtx_adcs_sg2_2_V_U                                |handle_packet_cmpbTr_9                                  |    21|
|173   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_562                        |     6|
|174   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_563                    |     6|
|175   |    cmpCtx_adcs_sg2_3_V_U                                |handle_packet_cmpbTr_10                                 |    20|
|176   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_560                        |     6|
|177   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_561                    |     6|
|178   |    cmpCtx_adcs_sg3_0_V_U                                |handle_packet_cmpbTr_11                                 |    20|
|179   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_558                        |     6|
|180   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_559                    |     6|
|181   |    cmpCtx_adcs_sg3_1_V_U                                |handle_packet_cmpbTr_12                                 |    22|
|182   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_556                        |     6|
|183   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_557                    |     6|
|184   |    cmpCtx_adcs_sg3_2_V_U                                |handle_packet_cmpbTr_13                                 |    22|
|185   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore_554                        |     6|
|186   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram_555                    |     6|
|187   |    cmpCtx_adcs_sg3_3_V_U                                |handle_packet_cmpbTr_14                                 |    20|
|188   |      handle_packet_cmpbTr_memcore_U                     |handle_packet_cmpbTr_memcore                            |     6|
|189   |        handle_packet_cmpbTr_memcore_ram_U               |handle_packet_cmpbTr_memcore_ram                        |     6|
|190   |    cmpCtx_hists_sg0_0_18_U                              |handle_packet_cmpchv                                    |    29|
|191   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_552                        |    12|
|192   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_553                    |    12|
|193   |    cmpCtx_hists_sg0_0_19_U                              |handle_packet_cmpcpw                                    |    22|
|194   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_550                        |     5|
|195   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_551                    |     5|
|196   |    cmpCtx_hists_sg0_0_s_U                               |handle_packet_cmpb9t                                    |    54|
|197   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_548                        |    38|
|198   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_549                    |    38|
|199   |    cmpCtx_hists_sg0_1_18_U                              |handle_packet_cmpchv_15                                 |    26|
|200   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_546                        |    12|
|201   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_547                    |    12|
|202   |    cmpCtx_hists_sg0_1_19_U                              |handle_packet_cmpcpw_16                                 |    19|
|203   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_544                        |     5|
|204   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_545                    |     5|
|205   |    cmpCtx_hists_sg0_1_s_U                               |handle_packet_cmpb9t_17                                 |    53|
|206   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_542                        |    38|
|207   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_543                    |    38|
|208   |    cmpCtx_hists_sg0_2_18_U                              |handle_packet_cmpchv_18                                 |    27|
|209   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_540                        |    12|
|210   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_541                    |    12|
|211   |    cmpCtx_hists_sg0_2_19_U                              |handle_packet_cmpcpw_19                                 |    19|
|212   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_538                        |     5|
|213   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_539                    |     5|
|214   |    cmpCtx_hists_sg0_2_s_U                               |handle_packet_cmpb9t_20                                 |    52|
|215   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_536                        |    38|
|216   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_537                    |    38|
|217   |    cmpCtx_hists_sg0_3_18_U                              |handle_packet_cmpchv_21                                 |    30|
|218   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_534                        |    12|
|219   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_535                    |    12|
|220   |    cmpCtx_hists_sg0_3_19_U                              |handle_packet_cmpcpw_22                                 |    20|
|221   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_532                        |     5|
|222   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_533                    |     5|
|223   |    cmpCtx_hists_sg0_3_s_U                               |handle_packet_cmpb9t_23                                 |    52|
|224   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_530                        |    38|
|225   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_531                    |    38|
|226   |    cmpCtx_hists_sg0_4_18_U                              |handle_packet_cmpchv_24                                 |    26|
|227   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_528                        |    12|
|228   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_529                    |    12|
|229   |    cmpCtx_hists_sg0_4_19_U                              |handle_packet_cmpcpw_25                                 |    23|
|230   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_526                        |     5|
|231   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_527                    |     5|
|232   |    cmpCtx_hists_sg0_4_s_U                               |handle_packet_cmpb9t_26                                 |    54|
|233   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_524                        |    38|
|234   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_525                    |    38|
|235   |    cmpCtx_hists_sg0_5_18_U                              |handle_packet_cmpchv_27                                 |    27|
|236   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_522                        |    12|
|237   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_523                    |    12|
|238   |    cmpCtx_hists_sg0_5_19_U                              |handle_packet_cmpcpw_28                                 |    19|
|239   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_520                        |     5|
|240   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_521                    |     5|
|241   |    cmpCtx_hists_sg0_5_s_U                               |handle_packet_cmpb9t_29                                 |    54|
|242   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_518                        |    38|
|243   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_519                    |    38|
|244   |    cmpCtx_hists_sg0_6_18_U                              |handle_packet_cmpchv_30                                 |    27|
|245   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_516                        |    12|
|246   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_517                    |    12|
|247   |    cmpCtx_hists_sg0_6_19_U                              |handle_packet_cmpcpw_31                                 |    19|
|248   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_514                        |     5|
|249   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_515                    |     5|
|250   |    cmpCtx_hists_sg0_6_s_U                               |handle_packet_cmpb9t_32                                 |    53|
|251   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_512                        |    38|
|252   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_513                    |    38|
|253   |    cmpCtx_hists_sg0_7_18_U                              |handle_packet_cmpchv_33                                 |    26|
|254   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_510                        |    12|
|255   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_511                    |    12|
|256   |    cmpCtx_hists_sg0_7_19_U                              |handle_packet_cmpcpw_34                                 |    21|
|257   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_508                        |     5|
|258   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_509                    |     5|
|259   |    cmpCtx_hists_sg0_7_s_U                               |handle_packet_cmpb9t_35                                 |    52|
|260   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_506                        |    38|
|261   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_507                    |    38|
|262   |    cmpCtx_hists_sg0_m_b_16_U                            |handle_packet_cmpcyx                                    |    15|
|263   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_504                        |     1|
|264   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_505                    |     1|
|265   |    cmpCtx_hists_sg0_m_b_17_U                            |handle_packet_cmpcxx                                    |    18|
|266   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_502                        |     1|
|267   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_503                    |     1|
|268   |    cmpCtx_hists_sg0_m_b_18_U                            |handle_packet_cmpcyx_36                                 |    15|
|269   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_500                        |     1|
|270   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_501                    |     1|
|271   |    cmpCtx_hists_sg0_m_b_19_U                            |handle_packet_cmpcxx_37                                 |    16|
|272   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_498                        |     1|
|273   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_499                    |     1|
|274   |    cmpCtx_hists_sg0_m_b_20_U                            |handle_packet_cmpcyx_38                                 |    16|
|275   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_496                        |     1|
|276   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_497                    |     1|
|277   |    cmpCtx_hists_sg0_m_b_21_U                            |handle_packet_cmpcxx_39                                 |    17|
|278   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_494                        |     1|
|279   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_495                    |     1|
|280   |    cmpCtx_hists_sg0_m_b_22_U                            |handle_packet_cmpcyx_40                                 |    16|
|281   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_492                        |     1|
|282   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_493                    |     1|
|283   |    cmpCtx_hists_sg0_m_b_23_U                            |handle_packet_cmpcxx_41                                 |    17|
|284   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_490                        |     1|
|285   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_491                    |     1|
|286   |    cmpCtx_hists_sg0_m_b_24_U                            |handle_packet_cmpcyx_42                                 |    15|
|287   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_488                        |     1|
|288   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_489                    |     1|
|289   |    cmpCtx_hists_sg0_m_b_25_U                            |handle_packet_cmpcxx_43                                 |    17|
|290   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_486                        |     1|
|291   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_487                    |     1|
|292   |    cmpCtx_hists_sg0_m_b_26_U                            |handle_packet_cmpcyx_44                                 |    15|
|293   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_484                        |     1|
|294   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_485                    |     1|
|295   |    cmpCtx_hists_sg0_m_b_27_U                            |handle_packet_cmpcxx_45                                 |    15|
|296   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_482                        |     1|
|297   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_483                    |     1|
|298   |    cmpCtx_hists_sg0_m_b_28_U                            |handle_packet_cmpcyx_46                                 |    16|
|299   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_480                        |     1|
|300   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_481                    |     1|
|301   |    cmpCtx_hists_sg0_m_b_29_U                            |handle_packet_cmpcxx_47                                 |    16|
|302   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_478                        |     1|
|303   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_479                    |     1|
|304   |    cmpCtx_hists_sg0_m_b_30_U                            |handle_packet_cmpcyx_48                                 |    15|
|305   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_476                        |     1|
|306   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_477                    |     1|
|307   |    cmpCtx_hists_sg0_m_b_U                               |handle_packet_cmpcxx_49                                 |    18|
|308   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_474                        |     1|
|309   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_475                    |     1|
|310   |    cmpCtx_hists_sg1_0_18_U                              |handle_packet_cmpchv_50                                 |    27|
|311   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_472                        |    12|
|312   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_473                    |    12|
|313   |    cmpCtx_hists_sg1_0_19_U                              |handle_packet_cmpcpw_51                                 |    25|
|314   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_470                        |     5|
|315   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_471                    |     5|
|316   |    cmpCtx_hists_sg1_0_s_U                               |handle_packet_cmpb9t_52                                 |    55|
|317   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_468                        |    38|
|318   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_469                    |    38|
|319   |    cmpCtx_hists_sg1_1_18_U                              |handle_packet_cmpchv_53                                 |    26|
|320   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_466                        |    12|
|321   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_467                    |    12|
|322   |    cmpCtx_hists_sg1_1_19_U                              |handle_packet_cmpcpw_54                                 |    19|
|323   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_464                        |     5|
|324   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_465                    |     5|
|325   |    cmpCtx_hists_sg1_1_s_U                               |handle_packet_cmpb9t_55                                 |    54|
|326   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_462                        |    38|
|327   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_463                    |    38|
|328   |    cmpCtx_hists_sg1_2_18_U                              |handle_packet_cmpchv_56                                 |    28|
|329   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_460                        |    12|
|330   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_461                    |    12|
|331   |    cmpCtx_hists_sg1_2_19_U                              |handle_packet_cmpcpw_57                                 |    19|
|332   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_458                        |     5|
|333   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_459                    |     5|
|334   |    cmpCtx_hists_sg1_2_s_U                               |handle_packet_cmpb9t_58                                 |    52|
|335   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_456                        |    38|
|336   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_457                    |    38|
|337   |    cmpCtx_hists_sg1_3_18_U                              |handle_packet_cmpchv_59                                 |    28|
|338   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_454                        |    12|
|339   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_455                    |    12|
|340   |    cmpCtx_hists_sg1_3_19_U                              |handle_packet_cmpcpw_60                                 |    20|
|341   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_452                        |     5|
|342   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_453                    |     5|
|343   |    cmpCtx_hists_sg1_3_s_U                               |handle_packet_cmpb9t_61                                 |    52|
|344   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_450                        |    38|
|345   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_451                    |    38|
|346   |    cmpCtx_hists_sg1_4_18_U                              |handle_packet_cmpchv_62                                 |    27|
|347   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_448                        |    12|
|348   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_449                    |    12|
|349   |    cmpCtx_hists_sg1_4_19_U                              |handle_packet_cmpcpw_63                                 |    19|
|350   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_446                        |     5|
|351   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_447                    |     5|
|352   |    cmpCtx_hists_sg1_4_s_U                               |handle_packet_cmpb9t_64                                 |    54|
|353   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_444                        |    38|
|354   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_445                    |    38|
|355   |    cmpCtx_hists_sg1_5_18_U                              |handle_packet_cmpchv_65                                 |    26|
|356   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_442                        |    12|
|357   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_443                    |    12|
|358   |    cmpCtx_hists_sg1_5_19_U                              |handle_packet_cmpcpw_66                                 |    21|
|359   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_440                        |     5|
|360   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_441                    |     5|
|361   |    cmpCtx_hists_sg1_5_s_U                               |handle_packet_cmpb9t_67                                 |    56|
|362   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_438                        |    38|
|363   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_439                    |    38|
|364   |    cmpCtx_hists_sg1_6_18_U                              |handle_packet_cmpchv_68                                 |    27|
|365   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_436                        |    12|
|366   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_437                    |    12|
|367   |    cmpCtx_hists_sg1_6_19_U                              |handle_packet_cmpcpw_69                                 |    19|
|368   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_434                        |     5|
|369   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_435                    |     5|
|370   |    cmpCtx_hists_sg1_6_s_U                               |handle_packet_cmpb9t_70                                 |    53|
|371   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_432                        |    38|
|372   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_433                    |    38|
|373   |    cmpCtx_hists_sg1_7_18_U                              |handle_packet_cmpchv_71                                 |    26|
|374   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_430                        |    12|
|375   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_431                    |    12|
|376   |    cmpCtx_hists_sg1_7_19_U                              |handle_packet_cmpcpw_72                                 |    22|
|377   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_428                        |     5|
|378   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_429                    |     5|
|379   |    cmpCtx_hists_sg1_7_s_U                               |handle_packet_cmpb9t_73                                 |    52|
|380   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_426                        |    38|
|381   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_427                    |    38|
|382   |    cmpCtx_hists_sg1_m_b_16_U                            |handle_packet_cmpcyx_74                                 |    15|
|383   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_424                        |     1|
|384   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_425                    |     1|
|385   |    cmpCtx_hists_sg1_m_b_17_U                            |handle_packet_cmpcxx_75                                 |    17|
|386   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_422                        |     1|
|387   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_423                    |     1|
|388   |    cmpCtx_hists_sg1_m_b_18_U                            |handle_packet_cmpcyx_76                                 |    15|
|389   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_420                        |     1|
|390   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_421                    |     1|
|391   |    cmpCtx_hists_sg1_m_b_19_U                            |handle_packet_cmpcxx_77                                 |    15|
|392   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_418                        |     1|
|393   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_419                    |     1|
|394   |    cmpCtx_hists_sg1_m_b_20_U                            |handle_packet_cmpcyx_78                                 |    16|
|395   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_416                        |     1|
|396   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_417                    |     1|
|397   |    cmpCtx_hists_sg1_m_b_21_U                            |handle_packet_cmpcxx_79                                 |    16|
|398   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_414                        |     1|
|399   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_415                    |     1|
|400   |    cmpCtx_hists_sg1_m_b_22_U                            |handle_packet_cmpcyx_80                                 |    15|
|401   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_412                        |     1|
|402   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_413                    |     1|
|403   |    cmpCtx_hists_sg1_m_b_23_U                            |handle_packet_cmpcxx_81                                 |    17|
|404   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_410                        |     1|
|405   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_411                    |     1|
|406   |    cmpCtx_hists_sg1_m_b_24_U                            |handle_packet_cmpcyx_82                                 |    16|
|407   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_408                        |     1|
|408   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_409                    |     1|
|409   |    cmpCtx_hists_sg1_m_b_25_U                            |handle_packet_cmpcxx_83                                 |    18|
|410   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_406                        |     1|
|411   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_407                    |     1|
|412   |    cmpCtx_hists_sg1_m_b_26_U                            |handle_packet_cmpcyx_84                                 |    15|
|413   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_404                        |     1|
|414   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_405                    |     1|
|415   |    cmpCtx_hists_sg1_m_b_27_U                            |handle_packet_cmpcxx_85                                 |    15|
|416   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_402                        |     1|
|417   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_403                    |     1|
|418   |    cmpCtx_hists_sg1_m_b_28_U                            |handle_packet_cmpcyx_86                                 |    18|
|419   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_400                        |     1|
|420   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_401                    |     1|
|421   |    cmpCtx_hists_sg1_m_b_29_U                            |handle_packet_cmpcxx_87                                 |    16|
|422   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_398                        |     1|
|423   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_399                    |     1|
|424   |    cmpCtx_hists_sg1_m_b_30_U                            |handle_packet_cmpcyx_88                                 |    16|
|425   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_396                        |     1|
|426   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_397                    |     1|
|427   |    cmpCtx_hists_sg1_m_b_U                               |handle_packet_cmpcxx_89                                 |    17|
|428   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_394                        |     1|
|429   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_395                    |     1|
|430   |    cmpCtx_hists_sg2_0_18_U                              |handle_packet_cmpchv_90                                 |    28|
|431   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_392                        |    12|
|432   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_393                    |    12|
|433   |    cmpCtx_hists_sg2_0_19_U                              |handle_packet_cmpcpw_91                                 |    22|
|434   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_390                        |     5|
|435   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_391                    |     5|
|436   |    cmpCtx_hists_sg2_0_s_U                               |handle_packet_cmpb9t_92                                 |    54|
|437   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_388                        |    38|
|438   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_389                    |    38|
|439   |    cmpCtx_hists_sg2_1_18_U                              |handle_packet_cmpchv_93                                 |    26|
|440   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_386                        |    12|
|441   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_387                    |    12|
|442   |    cmpCtx_hists_sg2_1_19_U                              |handle_packet_cmpcpw_94                                 |    20|
|443   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_384                        |     5|
|444   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_385                    |     5|
|445   |    cmpCtx_hists_sg2_1_s_U                               |handle_packet_cmpb9t_95                                 |    52|
|446   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_382                        |    38|
|447   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_383                    |    38|
|448   |    cmpCtx_hists_sg2_2_18_U                              |handle_packet_cmpchv_96                                 |    28|
|449   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_380                        |    12|
|450   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_381                    |    12|
|451   |    cmpCtx_hists_sg2_2_19_U                              |handle_packet_cmpcpw_97                                 |    19|
|452   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_378                        |     5|
|453   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_379                    |     5|
|454   |    cmpCtx_hists_sg2_2_s_U                               |handle_packet_cmpb9t_98                                 |    53|
|455   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_376                        |    38|
|456   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_377                    |    38|
|457   |    cmpCtx_hists_sg2_3_18_U                              |handle_packet_cmpchv_99                                 |    28|
|458   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_374                        |    12|
|459   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_375                    |    12|
|460   |    cmpCtx_hists_sg2_3_19_U                              |handle_packet_cmpcpw_100                                |    20|
|461   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_372                        |     5|
|462   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_373                    |     5|
|463   |    cmpCtx_hists_sg2_3_s_U                               |handle_packet_cmpb9t_101                                |    52|
|464   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_370                        |    38|
|465   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_371                    |    38|
|466   |    cmpCtx_hists_sg2_4_18_U                              |handle_packet_cmpchv_102                                |    27|
|467   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_368                        |    12|
|468   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_369                    |    12|
|469   |    cmpCtx_hists_sg2_4_19_U                              |handle_packet_cmpcpw_103                                |    19|
|470   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_366                        |     5|
|471   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_367                    |     5|
|472   |    cmpCtx_hists_sg2_4_s_U                               |handle_packet_cmpb9t_104                                |    55|
|473   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_364                        |    38|
|474   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_365                    |    38|
|475   |    cmpCtx_hists_sg2_5_18_U                              |handle_packet_cmpchv_105                                |    27|
|476   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_362                        |    12|
|477   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_363                    |    12|
|478   |    cmpCtx_hists_sg2_5_19_U                              |handle_packet_cmpcpw_106                                |    20|
|479   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_360                        |     5|
|480   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_361                    |     5|
|481   |    cmpCtx_hists_sg2_5_s_U                               |handle_packet_cmpb9t_107                                |    53|
|482   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_358                        |    38|
|483   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_359                    |    38|
|484   |    cmpCtx_hists_sg2_6_18_U                              |handle_packet_cmpchv_108                                |    27|
|485   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_356                        |    12|
|486   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_357                    |    12|
|487   |    cmpCtx_hists_sg2_6_19_U                              |handle_packet_cmpcpw_109                                |    19|
|488   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_354                        |     5|
|489   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_355                    |     5|
|490   |    cmpCtx_hists_sg2_6_s_U                               |handle_packet_cmpb9t_110                                |    52|
|491   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_352                        |    38|
|492   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_353                    |    38|
|493   |    cmpCtx_hists_sg2_7_18_U                              |handle_packet_cmpchv_111                                |    27|
|494   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_350                        |    12|
|495   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_351                    |    12|
|496   |    cmpCtx_hists_sg2_7_19_U                              |handle_packet_cmpcpw_112                                |    20|
|497   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_348                        |     5|
|498   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_349                    |     5|
|499   |    cmpCtx_hists_sg2_7_s_U                               |handle_packet_cmpb9t_113                                |    52|
|500   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_346                        |    38|
|501   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_347                    |    38|
|502   |    cmpCtx_hists_sg2_m_b_16_U                            |handle_packet_cmpcyx_114                                |    16|
|503   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_344                        |     1|
|504   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_345                    |     1|
|505   |    cmpCtx_hists_sg2_m_b_17_U                            |handle_packet_cmpcxx_115                                |    18|
|506   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_342                        |     1|
|507   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_343                    |     1|
|508   |    cmpCtx_hists_sg2_m_b_18_U                            |handle_packet_cmpcyx_116                                |    15|
|509   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_340                        |     1|
|510   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_341                    |     1|
|511   |    cmpCtx_hists_sg2_m_b_19_U                            |handle_packet_cmpcxx_117                                |    15|
|512   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_338                        |     1|
|513   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_339                    |     1|
|514   |    cmpCtx_hists_sg2_m_b_20_U                            |handle_packet_cmpcyx_118                                |    18|
|515   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_336                        |     1|
|516   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_337                    |     1|
|517   |    cmpCtx_hists_sg2_m_b_21_U                            |handle_packet_cmpcxx_119                                |    16|
|518   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_334                        |     1|
|519   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_335                    |     1|
|520   |    cmpCtx_hists_sg2_m_b_22_U                            |handle_packet_cmpcyx_120                                |    16|
|521   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_332                        |     1|
|522   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_333                    |     1|
|523   |    cmpCtx_hists_sg2_m_b_23_U                            |handle_packet_cmpcxx_121                                |    16|
|524   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_330                        |     1|
|525   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_331                    |     1|
|526   |    cmpCtx_hists_sg2_m_b_24_U                            |handle_packet_cmpcyx_122                                |    16|
|527   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_328                        |     1|
|528   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_329                    |     1|
|529   |    cmpCtx_hists_sg2_m_b_25_U                            |handle_packet_cmpcxx_123                                |    17|
|530   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_326                        |     1|
|531   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_327                    |     1|
|532   |    cmpCtx_hists_sg2_m_b_26_U                            |handle_packet_cmpcyx_124                                |    15|
|533   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_324                        |     1|
|534   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_325                    |     1|
|535   |    cmpCtx_hists_sg2_m_b_27_U                            |handle_packet_cmpcxx_125                                |    16|
|536   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_322                        |     1|
|537   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_323                    |     1|
|538   |    cmpCtx_hists_sg2_m_b_28_U                            |handle_packet_cmpcyx_126                                |    15|
|539   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_320                        |     1|
|540   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_321                    |     1|
|541   |    cmpCtx_hists_sg2_m_b_29_U                            |handle_packet_cmpcxx_127                                |    17|
|542   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_318                        |     1|
|543   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_319                    |     1|
|544   |    cmpCtx_hists_sg2_m_b_30_U                            |handle_packet_cmpcyx_128                                |    15|
|545   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_316                        |     1|
|546   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_317                    |     1|
|547   |    cmpCtx_hists_sg2_m_b_U                               |handle_packet_cmpcxx_129                                |    17|
|548   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_314                        |     1|
|549   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_315                    |     1|
|550   |    cmpCtx_hists_sg3_0_18_U                              |handle_packet_cmpchv_130                                |    28|
|551   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_312                        |    12|
|552   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_313                    |    12|
|553   |    cmpCtx_hists_sg3_0_19_U                              |handle_packet_cmpcpw_131                                |    24|
|554   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_310                        |     5|
|555   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_311                    |     5|
|556   |    cmpCtx_hists_sg3_0_s_U                               |handle_packet_cmpb9t_132                                |    56|
|557   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_308                        |    38|
|558   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_309                    |    38|
|559   |    cmpCtx_hists_sg3_1_18_U                              |handle_packet_cmpchv_133                                |    26|
|560   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_306                        |    12|
|561   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_307                    |    12|
|562   |    cmpCtx_hists_sg3_1_19_U                              |handle_packet_cmpcpw_134                                |    20|
|563   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_304                        |     5|
|564   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_305                    |     5|
|565   |    cmpCtx_hists_sg3_1_s_U                               |handle_packet_cmpb9t_135                                |    52|
|566   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_302                        |    38|
|567   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_303                    |    38|
|568   |    cmpCtx_hists_sg3_2_18_U                              |handle_packet_cmpchv_136                                |    29|
|569   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_300                        |    12|
|570   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_301                    |    12|
|571   |    cmpCtx_hists_sg3_2_19_U                              |handle_packet_cmpcpw_137                                |    19|
|572   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_298                        |     5|
|573   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_299                    |     5|
|574   |    cmpCtx_hists_sg3_2_s_U                               |handle_packet_cmpb9t_138                                |    53|
|575   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_296                        |    38|
|576   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_297                    |    38|
|577   |    cmpCtx_hists_sg3_3_18_U                              |handle_packet_cmpchv_139                                |    27|
|578   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_294                        |    12|
|579   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_295                    |    12|
|580   |    cmpCtx_hists_sg3_3_19_U                              |handle_packet_cmpcpw_140                                |    20|
|581   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_292                        |     5|
|582   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_293                    |     5|
|583   |    cmpCtx_hists_sg3_3_s_U                               |handle_packet_cmpb9t_141                                |    52|
|584   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_290                        |    38|
|585   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_291                    |    38|
|586   |    cmpCtx_hists_sg3_4_18_U                              |handle_packet_cmpchv_142                                |    26|
|587   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_288                        |    12|
|588   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_289                    |    12|
|589   |    cmpCtx_hists_sg3_4_19_U                              |handle_packet_cmpcpw_143                                |    20|
|590   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_286                        |     5|
|591   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_287                    |     5|
|592   |    cmpCtx_hists_sg3_4_s_U                               |handle_packet_cmpb9t_144                                |    53|
|593   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_284                        |    38|
|594   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_285                    |    38|
|595   |    cmpCtx_hists_sg3_5_18_U                              |handle_packet_cmpchv_145                                |    26|
|596   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_282                        |    12|
|597   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_283                    |    12|
|598   |    cmpCtx_hists_sg3_5_19_U                              |handle_packet_cmpcpw_146                                |    20|
|599   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_280                        |     5|
|600   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_281                    |     5|
|601   |    cmpCtx_hists_sg3_5_s_U                               |handle_packet_cmpb9t_147                                |    56|
|602   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_278                        |    38|
|603   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_279                    |    38|
|604   |    cmpCtx_hists_sg3_6_18_U                              |handle_packet_cmpchv_148                                |    27|
|605   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore_276                        |    12|
|606   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram_277                    |    12|
|607   |    cmpCtx_hists_sg3_6_19_U                              |handle_packet_cmpcpw_149                                |    19|
|608   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore_274                        |     5|
|609   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram_275                    |     5|
|610   |    cmpCtx_hists_sg3_6_s_U                               |handle_packet_cmpb9t_150                                |    52|
|611   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore_272                        |    38|
|612   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram_273                    |    38|
|613   |    cmpCtx_hists_sg3_7_18_U                              |handle_packet_cmpchv_151                                |    28|
|614   |      handle_packet_cmpchv_memcore_U                     |handle_packet_cmpchv_memcore                            |    12|
|615   |        handle_packet_cmpchv_memcore_ram_U               |handle_packet_cmpchv_memcore_ram                        |    12|
|616   |    cmpCtx_hists_sg3_7_19_U                              |handle_packet_cmpcpw_152                                |    21|
|617   |      handle_packet_cmpcpw_memcore_U                     |handle_packet_cmpcpw_memcore                            |     5|
|618   |        handle_packet_cmpcpw_memcore_ram_U               |handle_packet_cmpcpw_memcore_ram                        |     5|
|619   |    cmpCtx_hists_sg3_7_s_U                               |handle_packet_cmpb9t_153                                |    52|
|620   |      handle_packet_cmpb9t_memcore_U                     |handle_packet_cmpb9t_memcore                            |    38|
|621   |        handle_packet_cmpb9t_memcore_ram_U               |handle_packet_cmpb9t_memcore_ram                        |    38|
|622   |    cmpCtx_hists_sg3_m_b_16_U                            |handle_packet_cmpcyx_154                                |    16|
|623   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_270                        |     1|
|624   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_271                    |     1|
|625   |    cmpCtx_hists_sg3_m_b_17_U                            |handle_packet_cmpcxx_155                                |    17|
|626   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_268                        |     1|
|627   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_269                    |     1|
|628   |    cmpCtx_hists_sg3_m_b_18_U                            |handle_packet_cmpcyx_156                                |    15|
|629   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_266                        |     1|
|630   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_267                    |     1|
|631   |    cmpCtx_hists_sg3_m_b_19_U                            |handle_packet_cmpcxx_157                                |    16|
|632   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_264                        |     1|
|633   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_265                    |     1|
|634   |    cmpCtx_hists_sg3_m_b_20_U                            |handle_packet_cmpcyx_158                                |    15|
|635   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_262                        |     1|
|636   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_263                    |     1|
|637   |    cmpCtx_hists_sg3_m_b_21_U                            |handle_packet_cmpcxx_159                                |    17|
|638   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_260                        |     1|
|639   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_261                    |     1|
|640   |    cmpCtx_hists_sg3_m_b_22_U                            |handle_packet_cmpcyx_160                                |    15|
|641   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_258                        |     1|
|642   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_259                    |     1|
|643   |    cmpCtx_hists_sg3_m_b_23_U                            |handle_packet_cmpcxx_161                                |    18|
|644   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_256                        |     1|
|645   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_257                    |     1|
|646   |    cmpCtx_hists_sg3_m_b_24_U                            |handle_packet_cmpcyx_162                                |    15|
|647   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_254                        |     1|
|648   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_255                    |     1|
|649   |    cmpCtx_hists_sg3_m_b_25_U                            |handle_packet_cmpcxx_163                                |    18|
|650   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_252                        |     1|
|651   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_253                    |     1|
|652   |    cmpCtx_hists_sg3_m_b_26_U                            |handle_packet_cmpcyx_164                                |    15|
|653   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_250                        |     1|
|654   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_251                    |     1|
|655   |    cmpCtx_hists_sg3_m_b_27_U                            |handle_packet_cmpcxx_165                                |    16|
|656   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_248                        |     1|
|657   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_249                    |     1|
|658   |    cmpCtx_hists_sg3_m_b_28_U                            |handle_packet_cmpcyx_166                                |    16|
|659   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore_246                        |     1|
|660   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram_247                    |     1|
|661   |    cmpCtx_hists_sg3_m_b_29_U                            |handle_packet_cmpcxx_167                                |    17|
|662   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore_244                        |     1|
|663   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram_245                    |     1|
|664   |    cmpCtx_hists_sg3_m_b_30_U                            |handle_packet_cmpcyx_168                                |    16|
|665   |      handle_packet_cmpcyx_memcore_U                     |handle_packet_cmpcyx_memcore                            |     1|
|666   |        handle_packet_cmpcyx_memcore_ram_U               |handle_packet_cmpcyx_memcore_ram                        |     1|
|667   |    cmpCtx_hists_sg3_m_b_U                               |handle_packet_cmpcxx_169                                |    16|
|668   |      handle_packet_cmpcxx_memcore_U                     |handle_packet_cmpcxx_memcore                            |     1|
|669   |        handle_packet_cmpcxx_memcore_ram_U               |handle_packet_cmpcxx_memcore_ram                        |     1|
|670   |    pktCtx_m_cedx_U                                      |fifo_w1_d2_A                                            |    11|
|671   |    pktCtx_m_chdx_U                                      |fifo_w4_d2_A                                            |    16|
|672   |      U_fifo_w4_d2_A_ram                                 |fifo_w4_d2_A_shiftReg                                   |     4|
|673   |    pktCtx_m_excsBuf_U                                   |handle_packet_pktbSr                                    |    12|
|674   |    pktCtx_m_hdrsBuf_U                                   |handle_packet_pktbRq                                    |    89|
|675   |      \gen_buffer[0].handle_packet_pktbRq_memcore_U      |handle_packet_pktbRq_memcore                            |     3|
|676   |        handle_packet_pktbRq_memcore_ram_U               |handle_packet_pktbRq_memcore_ram_243                    |     3|
|677   |      \gen_buffer[1].handle_packet_pktbRq_memcore_U      |handle_packet_pktbRq_memcore_242                        |    68|
|678   |        handle_packet_pktbRq_memcore_ram_U               |handle_packet_pktbRq_memcore_ram                        |    68|
|679   |    pktCtx_m_status_V_U                                  |fifo_w32_d2_A_x_x                                       |    91|
|680   |      U_fifo_w32_d2_A_x_x_ram                            |fifo_w32_d2_A_x_x_shiftReg                              |    81|
|681   |    process_packet_U0                                    |process_packet                                          | 37483|
|682   |      grp_write_packet_fu_414                            |write_packet                                            | 37235|
|683   |        StgValue_106_write_r_fu_1067                     |write_r                                                 |   110|
|684   |        grp_write_adcs4_fu_689                           |write_adcs4                                             | 36322|
|685   |          adcs0_V_offset_c_U                             |fifo_w5_d2_A_x                                          |    23|
|686   |            U_fifo_w5_d2_A_x_ram                         |fifo_w5_d2_A_x_shiftReg                                 |    15|
|687   |          bAxis_m_cur_read_c_U                           |fifo_w64_d3_A                                           |    77|
|688   |            U_fifo_w64_d3_A_ram                          |fifo_w64_d3_A_shiftReg                                  |    66|
|689   |          bAxis_m_idx_read_c_U                           |fifo_w32_d3_A                                           |    48|
|690   |            U_fifo_w32_d3_A_ram                          |fifo_w32_d3_A_shiftReg                                  |    34|
|691   |          container_etxOut_0_1_U                         |fifo_w64_d2_A                                           |   200|
|692   |            U_fifo_w64_d2_A_ram                          |fifo_w64_d2_A_shiftReg_241                              |   192|
|693   |          container_etxOut_0_2_U                         |fifo_w32_d2_A_x                                         |   108|
|694   |            U_fifo_w32_d2_A_x_ram                        |fifo_w32_d2_A_x_shiftReg_240                            |    97|
|695   |          container_etxOut_0_3_U                         |fifo_w64_d2_A_170                                       |   203|
|696   |            U_fifo_w64_d2_A_ram                          |fifo_w64_d2_A_shiftReg_239                              |   192|
|697   |          container_etxOut_0_s_U                         |fifo_w32_d2_A_x_171                                     |   107|
|698   |            U_fifo_w32_d2_A_x_ram                        |fifo_w32_d2_A_x_shiftReg_238                            |    97|
|699   |          container_etxOut_1_1_U                         |fifo_w64_d2_A_172                                       |   137|
|700   |            U_fifo_w64_d2_A_ram                          |fifo_w64_d2_A_shiftReg_237                              |   128|
|701   |          container_etxOut_1_2_U                         |fifo_w32_d2_A_x_173                                     |   101|
|702   |            U_fifo_w32_d2_A_x_ram                        |fifo_w32_d2_A_x_shiftReg_236                            |    91|
|703   |          container_etxOut_1_3_U                         |fifo_w64_d2_A_174                                       |   140|
|704   |            U_fifo_w64_d2_A_ram                          |fifo_w64_d2_A_shiftReg_235                              |   128|
|705   |          container_etxOut_1_s_U                         |fifo_w32_d2_A_x_175                                     |   102|
|706   |            U_fifo_w32_d2_A_x_ram                        |fifo_w32_d2_A_x_shiftReg_234                            |    91|
|707   |          container_etxOut_2_1_U                         |fifo_w64_d2_A_176                                       |   200|
|708   |            U_fifo_w64_d2_A_ram                          |fifo_w64_d2_A_shiftReg_233                              |   192|
|709   |          container_etxOut_2_2_U                         |fifo_w32_d2_A_x_177                                     |   107|
|710   |            U_fifo_w32_d2_A_x_ram                        |fifo_w32_d2_A_x_shiftReg_232                            |    97|
|711   |          container_etxOut_2_3_U                         |fifo_w64_d2_A_178                                       |   200|
|712   |            U_fifo_w64_d2_A_ram                          |fifo_w64_d2_A_shiftReg_231                              |   192|
|713   |          container_etxOut_2_s_U                         |fifo_w32_d2_A_x_179                                     |   108|
|714   |            U_fifo_w32_d2_A_x_ram                        |fifo_w32_d2_A_x_shiftReg_230                            |    97|
|715   |          container_etxOut_3_1_U                         |fifo_w64_d2_A_180                                       |   138|
|716   |            U_fifo_w64_d2_A_ram                          |fifo_w64_d2_A_shiftReg_229                              |   128|
|717   |          container_etxOut_3_2_U                         |fifo_w32_d2_A_x_181                                     |   101|
|718   |            U_fifo_w32_d2_A_x_ram                        |fifo_w32_d2_A_x_shiftReg_228                            |    91|
|719   |          container_etxOut_3_3_U                         |fifo_w64_d2_A_182                                       |   137|
|720   |            U_fifo_w64_d2_A_ram                          |fifo_w64_d2_A_shiftReg                                  |   128|
|721   |          container_etxOut_3_s_U                         |fifo_w32_d2_A_x_183                                     |   102|
|722   |            U_fifo_w32_d2_A_x_ram                        |fifo_w32_d2_A_x_shiftReg                                |    91|
|723   |          container_etxOut_ba_1_U                        |fifo_w64_d128_A                                         |   256|
|724   |          container_etxOut_ba_2_U                        |fifo_w64_d128_A_184                                     |   256|
|725   |          container_etxOut_ba_3_U                        |fifo_w64_d128_A_185                                     |   256|
|726   |          container_etxOut_ba_s_U                        |fifo_w64_d128_A_186                                     |   256|
|727   |          container_etxOut_ha_1_U                        |fifo_w64_d256_A                                         |   264|
|728   |          container_etxOut_ha_2_U                        |fifo_w64_d256_A_187                                     |   264|
|729   |          container_etxOut_ha_3_U                        |fifo_w64_d256_A_188                                     |   264|
|730   |          container_etxOut_ha_s_U                        |fifo_w64_d256_A_189                                     |   264|
|731   |          encode4_U0                                     |encode4                                                 | 24697|
|732   |            APE_encode141_U0                             |APE_encode141                                           |  6216|
|733   |              DuneDataCompressibGp_U599                  |DuneDataCompressibGp_218                                |    12|
|734   |              DuneDataCompressibHp_U600                  |DuneDataCompressibHp_219                                |    12|
|735   |              DuneDataCompressibIp_U601                  |DuneDataCompressibIp_220                                |    30|
|736   |              DuneDataCompressibJp_U602                  |DuneDataCompressibJp_221                                |    96|
|737   |              DuneDataCompressibKp_U603                  |DuneDataCompressibKp_222                                |   153|
|738   |                DuneDataCompressibKp_DSP48_0_U           |DuneDataCompressibKp_DSP48_0_227                        |   153|
|739   |              DuneDataCompressibLp_U604                  |DuneDataCompressibLp_223                                |     1|
|740   |                DuneDataCompressibLp_DSP48_1_U           |DuneDataCompressibLp_DSP48_1_226                        |     1|
|741   |              table_i_U                                  |APE_encode141_tabbFp_224                                |    55|
|742   |                APE_encode141_tabbFp_ram_U               |APE_encode141_tabbFp_ram_225                            |    55|
|743   |            APE_encode142_U0                             |APE_encode142                                           |  6191|
|744   |              DuneDataCompressibGp_U663                  |DuneDataCompressibGp_208                                |    12|
|745   |              DuneDataCompressibHp_U664                  |DuneDataCompressibHp_209                                |    12|
|746   |              DuneDataCompressibIp_U665                  |DuneDataCompressibIp_210                                |    30|
|747   |              DuneDataCompressibJp_U666                  |DuneDataCompressibJp_211                                |    96|
|748   |              DuneDataCompressibKp_U667                  |DuneDataCompressibKp_212                                |   129|
|749   |                DuneDataCompressibKp_DSP48_0_U           |DuneDataCompressibKp_DSP48_0_217                        |   129|
|750   |              DuneDataCompressibLp_U668                  |DuneDataCompressibLp_213                                |     1|
|751   |                DuneDataCompressibLp_DSP48_1_U           |DuneDataCompressibLp_DSP48_1_216                        |     1|
|752   |              table_i_U                                  |APE_encode141_tabbFp_214                                |    42|
|753   |                APE_encode141_tabbFp_ram_U               |APE_encode141_tabbFp_ram_215                            |    42|
|754   |            APE_encode143_U0                             |APE_encode143                                           |  6126|
|755   |              DuneDataCompressibGp_U720                  |DuneDataCompressibGp_198                                |    12|
|756   |              DuneDataCompressibHp_U721                  |DuneDataCompressibHp_199                                |    12|
|757   |              DuneDataCompressibIp_U722                  |DuneDataCompressibIp_200                                |    30|
|758   |              DuneDataCompressibJp_U723                  |DuneDataCompressibJp_201                                |    96|
|759   |              DuneDataCompressibKp_U724                  |DuneDataCompressibKp_202                                |   159|
|760   |                DuneDataCompressibKp_DSP48_0_U           |DuneDataCompressibKp_DSP48_0_207                        |   159|
|761   |              DuneDataCompressibLp_U725                  |DuneDataCompressibLp_203                                |     1|
|762   |                DuneDataCompressibLp_DSP48_1_U           |DuneDataCompressibLp_DSP48_1_206                        |     1|
|763   |              table_i_U                                  |APE_encode141_tabbFp_204                                |    72|
|764   |                APE_encode141_tabbFp_ram_U               |APE_encode141_tabbFp_ram_205                            |    72|
|765   |            APE_encode144_U0                             |APE_encode144                                           |  6091|
|766   |              DuneDataCompressibGp_U777                  |DuneDataCompressibGp                                    |    12|
|767   |              DuneDataCompressibHp_U778                  |DuneDataCompressibHp                                    |    12|
|768   |              DuneDataCompressibIp_U779                  |DuneDataCompressibIp                                    |    30|
|769   |              DuneDataCompressibJp_U780                  |DuneDataCompressibJp                                    |    96|
|770   |              DuneDataCompressibKp_U781                  |DuneDataCompressibKp                                    |   156|
|771   |                DuneDataCompressibKp_DSP48_0_U           |DuneDataCompressibKp_DSP48_0                            |   156|
|772   |              DuneDataCompressibLp_U782                  |DuneDataCompressibLp                                    |     1|
|773   |                DuneDataCompressibLp_DSP48_1_U           |DuneDataCompressibLp_DSP48_1                            |     1|
|774   |              table_i_U                                  |APE_encode141_tabbFp                                    |    55|
|775   |                APE_encode141_tabbFp_ram_U               |APE_encode141_tabbFp_ram                                |    55|
|776   |            hists0_m_omask_V_off_1_U                     |fifo_w5_d2_A                                            |    14|
|777   |            hists0_m_omask_V_off_2_U                     |fifo_w5_d2_A_194                                        |    26|
|778   |              U_fifo_w5_d2_A_ram                         |fifo_w5_d2_A_shiftReg_197                               |    18|
|779   |            hists0_m_omask_V_off_3_U                     |fifo_w5_d2_A_195                                        |    20|
|780   |              U_fifo_w5_d2_A_ram                         |fifo_w5_d2_A_shiftReg                                   |    12|
|781   |            hists0_m_omask_V_off_U                       |fifo_w5_d2_A_196                                        |     8|
|782   |          ichan_c_U                                      |fifo_w7_d3_A                                            |    21|
|783   |            U_fifo_w7_d3_A_ram                           |fifo_w7_d3_A_shiftReg                                   |     9|
|784   |          writeN_U0                                      |writeN                                                  |  7167|
|785   |            DuneDataCompressibPq_U1047                   |DuneDataCompressibPq                                    |    93|
|786   |            DuneDataCompressibPq_U1048                   |DuneDataCompressibPq_190                                |   129|
|787   |            DuneDataCompressibPq_U1049                   |DuneDataCompressibPq_191                                |    93|
|788   |            DuneDataCompressibPq_U1050                   |DuneDataCompressibPq_192                                |   129|
|789   |            grp_write_r_fu_622                           |write_r_193                                             |    34|
|790   |        offsets_U                                        |write_packet_offsbQq                                    |   113|
|791   |          write_packet_offsbQq_ram_U                     |write_packet_offsbQq_ram                                |   113|
+------+---------------------------------------------------------+--------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:20 ; elapsed = 00:07:16 . Memory (MB): peak = 2360.961 ; gain = 1043.309 ; free physical = 6270 ; free virtual = 39134
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 965 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:47 ; elapsed = 00:06:03 . Memory (MB): peak = 2360.961 ; gain = 531.750 ; free physical = 9528 ; free virtual = 42392
Synthesis Optimization Complete : Time (s): cpu = 00:04:22 ; elapsed = 00:07:18 . Memory (MB): peak = 2360.961 ; gain = 1043.309 ; free physical = 9538 ; free virtual = 42392
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3795 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1296 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 296 instances
  RAM16X1S => RAM32X1S (RAMS32): 288 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 384 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 40 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 216 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 72 instances

INFO: [Common 17-83] Releasing license: Synthesis
891 Infos, 504 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:44 ; elapsed = 00:07:40 . Memory (MB): peak = 2417.066 ; gain = 1126.062 ; free physical = 9546 ; free virtual = 42400
INFO: [Common 17-1381] The checkpoint '/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/project.runs/synth_1/DuneDataCompressionCore.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2447.082 ; gain = 30.016 ; free physical = 9537 ; free virtual = 42402
INFO: [runtcl-4] Executing : report_utilization -file DuneDataCompressionCore_utilization_synth.rpt -pb DuneDataCompressionCore_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2447.082 ; gain = 0.000 ; free physical = 9535 ; free virtual = 42399
INFO: [Common 17-206] Exiting Vivado at Fri Jul  6 19:45:41 2018...
[Fri Jul  6 19:45:41 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:05:15 ; elapsed = 00:08:19 . Memory (MB): peak = 1313.582 ; gain = 3.996 ; free physical = 10672 ; free virtual = 43354
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z045ffg900-2
INFO: [Netlist 29-17] Analyzing 3795 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.xdc]
Finished Parsing XDC File [/u1/rherbst/build/DuneDataCompression/DuneDataCompression_project/solution1/impl/verilog/DuneDataCompressionCore.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1296 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 296 instances
  RAM16X1S => RAM32X1S (RAMS32): 288 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 384 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 40 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 216 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 72 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:01:27 . Memory (MB): peak = 1841.867 ; gain = 528.285 ; free physical = 10227 ; free virtual = 42909
report_utilization: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.75 . Memory (MB): peak = 1841.867 ; gain = 0.000 ; free physical = 10223 ; free virtual = 42905
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 2497.543 ; gain = 655.676 ; free physical = 9663 ; free virtual = 42345


Implementation tool: Xilinx Vivado v.2018.1
Project:             DuneDataCompression_project
Solution:            solution1
Device target:       xc7z045ffg900-2
Report date:         Fri Jul 06 19:48:14 PDT 2018

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          37818
FF:           22812
DSP:              8
BRAM:           290
SRL:            103
#=== Final timing ===
CP required:    8.000
CP achieved post-synthesis:    7.502
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri Jul  6 19:48:14 2018...
