// Seed: 2547754124
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  bit id_3;
  wire id_4;
  wire [1 'h0 : -1] id_5;
  always @(id_1, negedge 1'd0) begin : LABEL_0
    id_3 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  inout wire id_1;
  assign id_6[-1] = -1;
endmodule
