/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module o_ddr_primitive_inst_post_route (data_input, reset, enable, clk, output_data);
  input clk;
  input [1:0] data_input;
  input enable;
  output output_data;
  input reset;
  wire \$auto$clkbufmap.cc:298:execute$451 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$466 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$467 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$468 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$469 ;
  wire \$auto$rs_design_edit.cc:572:execute$461 ;
  wire \$auto$rs_design_edit.cc:572:execute$462 ;
  wire \$auto$rs_design_edit.cc:572:execute$463 ;
  wire \$auto$rs_design_edit.cc:572:execute$464 ;
  wire \$auto$rs_design_edit.cc:572:execute$465 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:5.9-5.12" *)
  wire \$auto$rs_design_edit.cc:850:execute$471.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:2.15-2.25" *)
  wire [1:0] \$auto$rs_design_edit.cc:850:execute$471.data_input ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:4.9-4.15" *)
  wire \$auto$rs_design_edit.cc:850:execute$471.enable ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:9.13-9.16" *)
  wire [1:0] \$auto$rs_design_edit.cc:850:execute$471.out ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:6.14-6.25" *)
  wire \$auto$rs_design_edit.cc:850:execute$471.output_data ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:3.9-3.14" *)
  wire \$auto$rs_design_edit.cc:850:execute$471.reset ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$clkbufmap.cc:298:execute$451 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:317:add_wire_btw_prims$466 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:317:add_wire_btw_prims$467 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:317:add_wire_btw_prims$468 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:317:add_wire_btw_prims$469 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$461 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$462 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$463 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$464 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$465 ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$clk ;
  wire [1:0] \$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$data_input ;
  wire \$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$output_data ;
  wire \$iopadmap$clk ;
  wire [1:0] \$iopadmap$data_input ;
  wire \$iopadmap$output_data ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:5.9-5.12" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:5.9-5.12" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:2.15-2.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:2.15-2.25" *)
  wire [1:0] data_input;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:4.9-4.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:4.9-4.15" *)
  wire enable;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:9.13-9.16" *)
  wire [1:0] out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:6.14-6.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:6.14-6.25" *)
  wire output_data;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:3.9-3.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:3.9-3.14" *)
  wire reset;
  fabric_o_ddr_primitive_inst \$auto$rs_design_edit.cc:848:execute$470  (
    .\out[1] (out[1]),
    .\out[0] (out[0]),
    .\$iopadmap$data_input[0] (\$iopadmap$data_input [0]),
    .\$auto$rs_design_edit.cc:317:add_wire_btw_prims$466 (\$auto$rs_design_edit.cc:317:add_wire_btw_prims$466 ),
    .\$auto$rs_design_edit.cc:317:add_wire_btw_prims$467 (\$auto$rs_design_edit.cc:317:add_wire_btw_prims$467 ),
    .\$auto$rs_design_edit.cc:317:add_wire_btw_prims$468 (\$auto$rs_design_edit.cc:317:add_wire_btw_prims$468 ),
    .\$auto$rs_design_edit.cc:317:add_wire_btw_prims$469 (\$auto$rs_design_edit.cc:317:add_wire_btw_prims$469 ),
    .\$auto$rs_design_edit.cc:572:execute$461 (\$auto$rs_design_edit.cc:572:execute$461 ),
    .\$auto$rs_design_edit.cc:572:execute$462 (\$auto$rs_design_edit.cc:572:execute$462 ),
    .\$auto$rs_design_edit.cc:572:execute$463 (\$auto$rs_design_edit.cc:572:execute$463 ),
    .\$auto$rs_design_edit.cc:572:execute$464 (\$auto$rs_design_edit.cc:572:execute$464 ),
    .\$auto$rs_design_edit.cc:572:execute$465 (\$auto$rs_design_edit.cc:572:execute$465 ),
    .\$auto$clkbufmap.cc:298:execute$451 (\$auto$clkbufmap.cc:298:execute$451 ),
    .\$iopadmap$data_input[1] (\$iopadmap$data_input [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2745/o_ddr_primitive_inst/results_dir/.././rtl/o_ddr_primitive_inst.v:11.9-17.4" *)
  O_DDR \$auto$rs_design_edit.cc:850:execute$471.o_ddr_inst  (
    .C(\$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$clkbufmap.cc:298:execute$451 ),
    .D(\$auto$rs_design_edit.cc:850:execute$471.out ),
    .E(\$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:317:add_wire_btw_prims$468 ),
    .Q(\$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$output_data ),
    .R(\$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:317:add_wire_btw_prims$469 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$clkbufmap.cc:265:execute$449  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$clkbufmap.cc:298:execute$451 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$o_ddr_primitive_inst.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$461 ),
    .I(\$auto$rs_design_edit.cc:850:execute$471.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$o_ddr_primitive_inst.data_input  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$462 ),
    .I(\$auto$rs_design_edit.cc:850:execute$471.data_input [0]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$data_input [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$o_ddr_primitive_inst.data_input_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$463 ),
    .I(\$auto$rs_design_edit.cc:850:execute$471.data_input [1]),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$data_input [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$o_ddr_primitive_inst.enable  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$464 ),
    .I(\$auto$rs_design_edit.cc:850:execute$471.enable ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:317:add_wire_btw_prims$466 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$o_ddr_primitive_inst.output_data  (
    .I(\$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$output_data ),
    .O(\$auto$rs_design_edit.cc:850:execute$471.output_data )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_24_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$o_ddr_primitive_inst.reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$465 ),
    .I(\$auto$rs_design_edit.cc:850:execute$471.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:317:add_wire_btw_prims$467 )
  );
  assign \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:317:add_wire_btw_prims$469  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$469 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:317:add_wire_btw_prims$468  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$468 ;
  assign \$auto$rs_design_edit.cc:317:add_wire_btw_prims$467  = \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:317:add_wire_btw_prims$467 ;
  assign \$auto$rs_design_edit.cc:317:add_wire_btw_prims$466  = \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:317:add_wire_btw_prims$466 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$465  = \$auto$rs_design_edit.cc:572:execute$465 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$464  = \$auto$rs_design_edit.cc:572:execute$464 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$463  = \$auto$rs_design_edit.cc:572:execute$463 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$462  = \$auto$rs_design_edit.cc:572:execute$462 ;
  assign \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$rs_design_edit.cc:572:execute$461  = \$auto$rs_design_edit.cc:572:execute$461 ;
  assign \$auto$clkbufmap.cc:298:execute$451  = \$flatten$auto$rs_design_edit.cc:850:execute$471.$auto$clkbufmap.cc:298:execute$451 ;
  assign \$iopadmap$data_input  = \$flatten$auto$rs_design_edit.cc:850:execute$471.$iopadmap$data_input ;
  assign \$auto$rs_design_edit.cc:850:execute$471.clk  = clk;
  assign \$auto$rs_design_edit.cc:850:execute$471.data_input  = data_input;
  assign \$auto$rs_design_edit.cc:850:execute$471.enable  = enable;
  assign \$auto$rs_design_edit.cc:850:execute$471.out  = out;
  assign output_data = \$auto$rs_design_edit.cc:850:execute$471.output_data ;
  assign \$auto$rs_design_edit.cc:850:execute$471.reset  = reset;
endmodule

