Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Feb 23 12:31:01 2025
| Host         : DESKTOP-UES94AE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VottingMachine_control_sets_placed.rpt
| Design       : VottingMachine
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              35 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             148 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------+--------------------------+------------------+----------------+--------------+
|   Clock Signal   |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------+--------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG |                          | reset_IBUF               |                4 |              4 |         1.00 |
|  clock_IBUF_BUFG | b2/E[0]                  | reset_IBUF               |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | b3/E[0]                  | reset_IBUF               |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | b1/E[0]                  | reset_IBUF               |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG | b1/valid_vote_reg_1[0]   | reset_IBUF               |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG | b1/valid_vote_reg_0[0]   | reset_IBUF               |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | b2/counter[0]_i_2__0_n_0 | b2/counter[0]_i_1__0_n_0 |                7 |             27 |         3.86 |
|  clock_IBUF_BUFG | b3/counter[0]_i_2__2_n_0 | b3/counter[0]_i_1__1_n_0 |                7 |             27 |         3.86 |
|  clock_IBUF_BUFG | b4/counter[0]_i_2__1_n_0 | b4/counter[0]_i_1__2_n_0 |                7 |             27 |         3.86 |
|  clock_IBUF_BUFG | b1/counter[0]_i_2_n_0    | b1/counter[0]_i_1_n_0    |                7 |             27 |         3.86 |
|  clock_IBUF_BUFG |                          | mc/counter[0]_i_1__3_n_0 |                8 |             31 |         3.88 |
+------------------+--------------------------+--------------------------+------------------+----------------+--------------+


