

================================================================
== Vivado HLS Report for 'dut_vm2x1_base'
================================================================
* Date:           Fri Nov 11 23:14:24 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    9|    9|   10|   10| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 10, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 7.58ns
ST_1: b1_read [1/1] 1.87ns
:2  %b1_read = call float @_ssdm_op_Read.ap_auto.float(float %b1)

ST_1: a1_read [1/1] 1.87ns
:3  %a1_read = call float @_ssdm_op_Read.ap_auto.float(float %a1)

ST_1: tmp [4/4] 5.70ns
:4  %tmp = fmul float %a1_read, %b1_read


 <State 2>: 7.58ns
ST_2: b2_read [1/1] 1.87ns
:0  %b2_read = call float @_ssdm_op_Read.ap_auto.float(float %b2)

ST_2: a2_read [1/1] 1.87ns
:1  %a2_read = call float @_ssdm_op_Read.ap_auto.float(float %a2)

ST_2: tmp [3/4] 5.70ns
:4  %tmp = fmul float %a1_read, %b1_read

ST_2: tmp_5 [4/4] 5.70ns
:5  %tmp_5 = fmul float %a2_read, %b2_read


 <State 3>: 5.70ns
ST_3: tmp [2/4] 5.70ns
:4  %tmp = fmul float %a1_read, %b1_read

ST_3: tmp_5 [3/4] 5.70ns
:5  %tmp_5 = fmul float %a2_read, %b2_read


 <State 4>: 5.70ns
ST_4: tmp [1/4] 5.70ns
:4  %tmp = fmul float %a1_read, %b1_read

ST_4: tmp_5 [2/4] 5.70ns
:5  %tmp_5 = fmul float %a2_read, %b2_read


 <State 5>: 5.70ns
ST_5: tmp_5 [1/4] 5.70ns
:5  %tmp_5 = fmul float %a2_read, %b2_read


 <State 6>: 7.26ns
ST_6: c_write_assign [5/5] 7.26ns
:6  %c_write_assign = fadd float %tmp, %tmp_5


 <State 7>: 7.26ns
ST_7: c_write_assign [4/5] 7.26ns
:6  %c_write_assign = fadd float %tmp, %tmp_5


 <State 8>: 7.26ns
ST_8: c_write_assign [3/5] 7.26ns
:6  %c_write_assign = fadd float %tmp, %tmp_5


 <State 9>: 7.26ns
ST_9: c_write_assign [2/5] 7.26ns
:6  %c_write_assign = fadd float %tmp, %tmp_5


 <State 10>: 7.26ns
ST_10: c_write_assign [1/5] 7.26ns
:6  %c_write_assign = fadd float %tmp, %tmp_5

ST_10: stg_28 [1/1] 0.00ns
:7  ret float %c_write_assign



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b1_read        (read) [ 00111000000]
a1_read        (read) [ 00111000000]
b2_read        (read) [ 00011100000]
a2_read        (read) [ 00011100000]
tmp            (fmul) [ 00000111111]
tmp_5          (fmul) [ 00000011111]
c_write_assign (fadd) [ 00000000000]
stg_28         (ret ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1004" name="b1_read_read_fu_10">
<pin_list>
<pin id="11" dir="0" index="0" bw="32" slack="0"/>
<pin id="12" dir="0" index="1" bw="32" slack="0"/>
<pin id="13" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_read/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="a1_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="32" slack="0"/>
<pin id="18" dir="0" index="1" bw="32" slack="0"/>
<pin id="19" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a1_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="b2_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_read/2 "/>
</bind>
</comp>

<comp id="28" class="1004" name="a2_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a2_read/2 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="2"/>
<pin id="36" dir="0" index="1" bw="32" slack="1"/>
<pin id="37" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="c_write_assign/6 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/1 tmp_5/2 "/>
</bind>
</comp>

<comp id="46" class="1005" name="b1_read_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="1"/>
<pin id="48" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_read "/>
</bind>
</comp>

<comp id="51" class="1005" name="a1_read_reg_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="1"/>
<pin id="53" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a1_read "/>
</bind>
</comp>

<comp id="56" class="1005" name="b2_read_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="1"/>
<pin id="58" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b2_read "/>
</bind>
</comp>

<comp id="61" class="1005" name="a2_read_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="1"/>
<pin id="63" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a2_read "/>
</bind>
</comp>

<comp id="66" class="1005" name="tmp_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="2"/>
<pin id="68" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="71" class="1005" name="tmp_5_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="1"/>
<pin id="73" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="14"><net_src comp="8" pin="0"/><net_sink comp="10" pin=0"/></net>

<net id="15"><net_src comp="2" pin="0"/><net_sink comp="10" pin=1"/></net>

<net id="20"><net_src comp="8" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="0" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="6" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="42"><net_src comp="16" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="10" pin="2"/><net_sink comp="38" pin=1"/></net>

<net id="44"><net_src comp="28" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="22" pin="2"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="10" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="50"><net_src comp="46" pin="1"/><net_sink comp="38" pin=1"/></net>

<net id="54"><net_src comp="16" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="55"><net_src comp="51" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="59"><net_src comp="22" pin="2"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="38" pin=1"/></net>

<net id="64"><net_src comp="28" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="69"><net_src comp="38" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="34" pin=0"/></net>

<net id="74"><net_src comp="38" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="75"><net_src comp="71" pin="1"/><net_sink comp="34" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dut_vm2x1_base : a1 | {1 }
	Port: dut_vm2x1_base : b1 | {1 }
	Port: dut_vm2x1_base : a2 | {2 }
	Port: dut_vm2x1_base : b2 | {2 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		stg_28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |      grp_fu_34     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |      grp_fu_38     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          | b1_read_read_fu_10 |    0    |    0    |    0    |
|   read   | a1_read_read_fu_16 |    0    |    0    |    0    |
|          | b2_read_read_fu_22 |    0    |    0    |    0    |
|          | a2_read_read_fu_28 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   348   |   711   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|a1_read_reg_51|   32   |
|a2_read_reg_61|   32   |
|b1_read_reg_46|   32   |
|b2_read_reg_56|   32   |
| tmp_5_reg_71 |   32   |
|  tmp_reg_66  |   32   |
+--------------+--------+
|     Total    |   192  |
+--------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_38 |  p0  |   4  |  32  |   128  ||    32   |
| grp_fu_38 |  p1  |   4  |  32  |   128  ||    32   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   256  ||  3.142  ||    64   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   711  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   64   |
|  Register |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   540  |   775  |
+-----------+--------+--------+--------+--------+
