S_ADDER_SubAdder_0_1.v,verilog,xil_defaultlib,../../../bd/S_ADDER/ip/S_ADDER_SubAdder_0_1/sim/S_ADDER_SubAdder_0_1.v,
S_ADDER_ssd_mux_0_0.v,verilog,xil_defaultlib,../../../bd/S_ADDER/ip/S_ADDER_ssd_mux_0_0/sim/S_ADDER_ssd_mux_0_0.v,
S_ADDER_ssd_dec_0_0.v,verilog,xil_defaultlib,../../../bd/S_ADDER/ip/S_ADDER_ssd_dec_0_0/sim/S_ADDER_ssd_dec_0_0.v,
S_ADDER_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/S_ADDER/ip/S_ADDER_xlslice_0_0/sim/S_ADDER_xlslice_0_0.v,
S_ADDER_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/S_ADDER/ip/S_ADDER_xlslice_1_0/sim/S_ADDER_xlslice_1_0.v,
S_ADDER_PIPO_0_0.v,verilog,xil_defaultlib,../../../bd/S_ADDER/ip/S_ADDER_PIPO_0_0/sim/S_ADDER_PIPO_0_0.v,
S_ADDER.v,verilog,xil_defaultlib,../../../bd/S_ADDER/sim/S_ADDER.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
