Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Dec 27 08:41:35 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.181        0.000                      0                27631        0.012        0.000                      0                27631        2.750        0.000                       0                  9638  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.181        0.000                      0                27631        0.012        0.000                      0                27631        2.750        0.000                       0                  9638  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/phi_mul_reg_163_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 2.875ns (40.508%)  route 4.222ns (59.492%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.790 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.756     3.050    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ap_clk
    SLICE_X16Y4          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/phi_mul_reg_163_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.518     3.568 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/phi_mul_reg_163_reg[0]/Q
                         net (fo=9, routed)           0.579     4.147    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/phi_mul_reg_163[0]
    SLICE_X18Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.697 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_160__0/CO[3]
                         net (fo=1, routed)           0.000     4.697    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_160__0_n_5
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.916 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_119/O[0]
                         net (fo=2, routed)           0.617     5.533    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_119_n_12
    SLICE_X17Y6          LUT2 (Prop_lut2_I0_O)        0.295     5.828 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_136__0/O
                         net (fo=1, routed)           0.000     5.828    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_136__0_n_5
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.360 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_100__0/CO[3]
                         net (fo=1, routed)           0.000     6.360    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_100__0_n_5
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.694 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_91__0/O[1]
                         net (fo=5, routed)           0.649     7.343    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_581/input_r_address0[9]
    SLICE_X21Y7          LUT6 (Prop_lut6_I1_O)        0.303     7.646 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_581/ram_reg_0_i_39__0/O
                         net (fo=1, routed)           0.852     8.498    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_509/ram_reg_0_11
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.622 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_509/ram_reg_0_i_6__0/O
                         net (fo=8, routed)           1.526    10.147    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[9]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.611    10.790    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.230    11.019    
                         clock uncertainty           -0.125    10.894    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.328    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 2.791ns (40.139%)  route 4.162ns (59.861%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 10.707 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.756     3.050    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ap_clk
    SLICE_X21Y2          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179_reg[2]/Q
                         net (fo=9, routed)           0.779     4.285    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.409 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_175/O
                         net (fo=1, routed)           0.000     4.409    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_175_n_5
    SLICE_X21Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.807 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_113__0/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_113__0_n_5
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.141 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_131/O[1]
                         net (fo=2, routed)           0.609     5.750    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_131_n_11
    SLICE_X20Y6          LUT2 (Prop_lut2_I0_O)        0.303     6.053 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_134/O
                         net (fo=1, routed)           0.000     6.053    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_134_n_5
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.566 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_98_n_5
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.795 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_87/CO[2]
                         net (fo=2, routed)           0.619     7.414    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/grp_pointwise_conv2d_fix_3_fu_530_input_r_address0[1]
    SLICE_X18Y8          LUT5 (Prop_lut5_I2_O)        0.310     7.724 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/ram_reg_0_i_21__0/O
                         net (fo=2, routed)           0.694     8.418    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/ram_reg_0_i_21__0_n_5
    SLICE_X20Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.542 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/ram_reg_0_i_2__0/O
                         net (fo=8, routed)           1.461    10.003    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[13]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.528    10.707    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.230    10.936    
                         clock uncertainty           -0.125    10.811    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    10.245    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.245    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/zext_ln20_reg_350_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 2.069ns (29.295%)  route 4.994ns (70.705%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.790 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.668     2.962    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ap_clk
    SLICE_X39Y8          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/zext_ln20_reg_350_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/zext_ln20_reg_350_reg[2]/Q
                         net (fo=4, routed)           0.938     4.356    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/zext_ln20_1_reg_355[2]
    SLICE_X34Y6          LUT2 (Prop_lut2_I0_O)        0.153     4.509 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_165__0/O
                         net (fo=2, routed)           0.708     5.217    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_165__0_n_5
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.331     5.548 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_166__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_166__0_n_5
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.924 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.924    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_107_n_5
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.247 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_101__0/O[1]
                         net (fo=1, routed)           0.551     6.799    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0_0[2]
    SLICE_X35Y10         LUT6 (Prop_lut6_I1_O)        0.306     7.105 r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0_i_56/O
                         net (fo=1, routed)           1.114     8.219    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_509/ram_reg_0_24
    SLICE_X23Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_509/ram_reg_0_i_10__0/O
                         net (fo=8, routed)           1.682    10.025    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[5]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.611    10.790    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.230    11.019    
                         clock uncertainty           -0.125    10.894    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.328    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/zext_ln20_reg_350_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 2.062ns (29.627%)  route 4.898ns (70.373%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.668     2.962    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ap_clk
    SLICE_X39Y8          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/zext_ln20_reg_350_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/zext_ln20_reg_350_reg[2]/Q
                         net (fo=4, routed)           0.938     4.356    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/zext_ln20_1_reg_355[2]
    SLICE_X34Y6          LUT2 (Prop_lut2_I0_O)        0.153     4.509 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_165__0/O
                         net (fo=2, routed)           0.708     5.217    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_165__0_n_5
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.331     5.548 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_166__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_166__0_n_5
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.924 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.924    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_107_n_5
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.239 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_101__0/O[3]
                         net (fo=1, routed)           0.553     6.792    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0_0[4]
    SLICE_X35Y10         LUT6 (Prop_lut6_I1_O)        0.307     7.099 r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0_i_48/O
                         net (fo=1, routed)           1.266     8.365    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_509/ram_reg_0_18
    SLICE_X23Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.489 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_509/ram_reg_0_i_8__0/O
                         net (fo=8, routed)           1.433     9.922    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[7]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.523    10.702    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    10.931    
                         clock uncertainty           -0.125    10.806    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.240    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.240    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/k_w_0_reg_227_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 2.834ns (40.718%)  route 4.126ns (59.282%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 10.799 - 8.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.752     3.046    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/ap_clk
    SLICE_X12Y14         FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/k_w_0_reg_227_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.518     3.564 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/k_w_0_reg_227_reg[1]/Q
                         net (fo=31, routed)          0.866     4.430    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/k_w_0_reg_227[1]
    SLICE_X13Y16         LUT6 (Prop_lut6_I2_O)        0.124     4.554 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/add_ln28_2_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.414     4.969    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/C[4]
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_C[4]_P[11])
                                                      1.820     6.789 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/add_ln28_2_fu_457_p2/P[11]
                         net (fo=1, routed)           0.630     7.419    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/grp_depthwise_conv2d_fix_2_fu_461_input_r_address0[11]
    SLICE_X13Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.543 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/ram_reg_0_i_86__0/O
                         net (fo=1, routed)           0.718     8.261    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/ram_reg_0_i_86__0_n_5
    SLICE_X15Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.385 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/ram_reg_0_i_24/O
                         net (fo=1, routed)           0.282     8.668    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/ram_reg_0_i_24_n_5
    SLICE_X13Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.792 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/ram_reg_0_i_4/O
                         net (fo=8, routed)           1.214    10.006    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[11]
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.620    10.799    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.230    11.028    
                         clock uncertainty           -0.125    10.903    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.337    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 2.791ns (40.184%)  route 4.155ns (59.816%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.790 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.756     3.050    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ap_clk
    SLICE_X21Y2          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179_reg[2]/Q
                         net (fo=9, routed)           0.779     4.285    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.409 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_175/O
                         net (fo=1, routed)           0.000     4.409    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_175_n_5
    SLICE_X21Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.807 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_113__0/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_113__0_n_5
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.141 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_131/O[1]
                         net (fo=2, routed)           0.609     5.750    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_131_n_11
    SLICE_X20Y6          LUT2 (Prop_lut2_I0_O)        0.303     6.053 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_134/O
                         net (fo=1, routed)           0.000     6.053    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_134_n_5
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.566 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_98_n_5
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.795 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_87/CO[2]
                         net (fo=2, routed)           0.619     7.414    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/grp_pointwise_conv2d_fix_3_fu_530_input_r_address0[1]
    SLICE_X18Y8          LUT5 (Prop_lut5_I2_O)        0.310     7.724 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/ram_reg_0_i_21__0/O
                         net (fo=2, routed)           0.694     8.418    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/ram_reg_0_i_21__0_n_5
    SLICE_X20Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.542 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/ram_reg_0_i_2__0/O
                         net (fo=8, routed)           1.453     9.996    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[13]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.611    10.790    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.230    11.019    
                         clock uncertainty           -0.125    10.894    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    10.328    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.328    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/phi_mul_reg_163_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.957ns  (logic 2.875ns (41.323%)  route 4.082ns (58.677%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 10.802 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.756     3.050    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ap_clk
    SLICE_X16Y4          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/phi_mul_reg_163_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.518     3.568 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/phi_mul_reg_163_reg[0]/Q
                         net (fo=9, routed)           0.579     4.147    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/phi_mul_reg_163[0]
    SLICE_X18Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.697 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_160__0/CO[3]
                         net (fo=1, routed)           0.000     4.697    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_160__0_n_5
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.916 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_119/O[0]
                         net (fo=2, routed)           0.617     5.533    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_119_n_12
    SLICE_X17Y6          LUT2 (Prop_lut2_I0_O)        0.295     5.828 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_136__0/O
                         net (fo=1, routed)           0.000     5.828    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_136__0_n_5
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.360 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_100__0/CO[3]
                         net (fo=1, routed)           0.000     6.360    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_100__0_n_5
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.694 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/ram_reg_0_i_91__0/O[1]
                         net (fo=5, routed)           0.649     7.343    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_581/input_r_address0[9]
    SLICE_X21Y7          LUT6 (Prop_lut6_I1_O)        0.303     7.646 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_581/ram_reg_0_i_39__0/O
                         net (fo=1, routed)           0.852     8.498    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_509/ram_reg_0_11
    SLICE_X24Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.622 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_509/ram_reg_0_i_6__0/O
                         net (fo=8, routed)           1.386    10.007    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[9]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.623    10.802    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    11.031    
                         clock uncertainty           -0.125    10.906    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.340    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.340    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.791ns (40.723%)  route 4.063ns (59.277%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.756     3.050    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ap_clk
    SLICE_X21Y2          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179_reg[2]/Q
                         net (fo=9, routed)           0.779     4.285    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.409 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_175/O
                         net (fo=1, routed)           0.000     4.409    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_175_n_5
    SLICE_X21Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.807 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_113__0/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_113__0_n_5
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.141 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_131/O[1]
                         net (fo=2, routed)           0.609     5.750    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_131_n_11
    SLICE_X20Y6          LUT2 (Prop_lut2_I0_O)        0.303     6.053 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_134/O
                         net (fo=1, routed)           0.000     6.053    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_134_n_5
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.566 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_98_n_5
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.795 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_87/CO[2]
                         net (fo=2, routed)           0.619     7.414    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/grp_pointwise_conv2d_fix_3_fu_530_input_r_address0[1]
    SLICE_X18Y8          LUT5 (Prop_lut5_I2_O)        0.310     7.724 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/ram_reg_0_i_21__0/O
                         net (fo=2, routed)           0.694     8.418    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/ram_reg_0_i_21__0_n_5
    SLICE_X20Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.542 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/ram_reg_0_i_2__0/O
                         net (fo=8, routed)           1.361     9.904    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[13]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.523    10.702    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    10.931    
                         clock uncertainty           -0.125    10.806    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    10.240    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.240    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/zext_ln20_reg_350_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 2.069ns (29.833%)  route 4.866ns (70.167%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.668     2.962    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ap_clk
    SLICE_X39Y8          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/zext_ln20_reg_350_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.456     3.418 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/zext_ln20_reg_350_reg[2]/Q
                         net (fo=4, routed)           0.938     4.356    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/zext_ln20_1_reg_355[2]
    SLICE_X34Y6          LUT2 (Prop_lut2_I0_O)        0.153     4.509 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_165__0/O
                         net (fo=2, routed)           0.708     5.217    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_165__0_n_5
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.331     5.548 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_166__0/O
                         net (fo=1, routed)           0.000     5.548    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_166__0_n_5
    SLICE_X34Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.924 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_107/CO[3]
                         net (fo=1, routed)           0.000     5.924    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_107_n_5
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.247 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/ram_reg_0_i_101__0/O[1]
                         net (fo=1, routed)           0.551     6.799    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0_0[2]
    SLICE_X35Y10         LUT6 (Prop_lut6_I1_O)        0.306     7.105 r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0_i_56/O
                         net (fo=1, routed)           1.114     8.219    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_509/ram_reg_0_24
    SLICE_X23Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.343 r  design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_509/ram_reg_0_i_10__0/O
                         net (fo=8, routed)           1.555     9.897    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[5]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.523    10.702    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    10.931    
                         clock uncertainty           -0.125    10.806    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.240    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.240    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 2.791ns (40.821%)  route 4.046ns (59.179%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 10.702 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.756     3.050    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ap_clk
    SLICE_X21Y2          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDRE (Prop_fdre_C_Q)         0.456     3.506 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179_reg[2]/Q
                         net (fo=9, routed)           0.779     4.285    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/phi_mul_reg_179[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.409 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_175/O
                         net (fo=1, routed)           0.000     4.409    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_175_n_5
    SLICE_X21Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.807 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_113__0/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_113__0_n_5
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.141 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_131/O[1]
                         net (fo=2, routed)           0.609     5.750    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_131_n_11
    SLICE_X20Y6          LUT2 (Prop_lut2_I0_O)        0.303     6.053 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_134/O
                         net (fo=1, routed)           0.000     6.053    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_134_n_5
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.566 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_98/CO[3]
                         net (fo=1, routed)           0.000     6.566    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_98_n_5
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.795 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/ram_reg_0_i_87/CO[2]
                         net (fo=2, routed)           0.619     7.414    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/grp_pointwise_conv2d_fix_3_fu_530_input_r_address0[1]
    SLICE_X18Y8          LUT5 (Prop_lut5_I2_O)        0.310     7.724 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/ram_reg_0_i_21__0/O
                         net (fo=2, routed)           0.619     8.343    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/ram_reg_0_i_21__0_n_5
    SLICE_X18Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.467 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/ram_reg_0_i_3__0/O
                         net (fo=8, routed)           1.420     9.887    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[12]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        1.523    10.702    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.230    10.931    
                         clock uncertainty           -0.125    10.806    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    10.240    design_1_i/network_0/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.240    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  0.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.427%)  route 0.208ns (59.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.555     0.891    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X48Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]/Q
                         net (fo=1, routed)           0.208     1.239    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[89]
    SLICE_X51Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.821     1.187    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y52         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[61]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.075     1.227    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.766%)  route 0.149ns (50.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.553     0.889    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y50         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[88]/Q
                         net (fo=1, routed)           0.149     1.186    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0[81]
    SLICE_X50Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.826     1.192    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.009     1.171    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.430%)  route 0.167ns (56.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.561     0.896    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y46         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/Q
                         net (fo=1, routed)           0.167     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0[24]
    SLICE_X52Y46         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.825     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X52Y46         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X52Y46         FDRE (Hold_fdre_C_D)         0.012     1.168    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/SeparableConv2D_0_b_s_U/pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U/q0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/empty_27_reg_355_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.238%)  route 0.159ns (51.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.557     0.893    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/SeparableConv2D_0_b_s_U/pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U/ap_clk
    SLICE_X50Y8          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/SeparableConv2D_0_b_s_U/pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U/q0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/SeparableConv2D_0_b_s_U/pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U/q0_reg[7]/Q
                         net (fo=1, routed)           0.159     1.199    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/q0_0[7]
    SLICE_X48Y9          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/empty_27_reg_355_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.828     1.194    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/ap_clk
    SLICE_X48Y9          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/empty_27_reg_355_reg[7]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.016     1.175    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/empty_27_reg_355_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.256ns (62.935%)  route 0.151ns (37.065%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.553     0.889    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y50         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[60]/Q
                         net (fo=1, routed)           0.151     1.180    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg_n_0_[60]
    SLICE_X49Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.225 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5__0/O
                         net (fo=1, routed)           0.000     1.225    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5__0_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.295 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.295    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_7
    SLICE_X49Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.830     1.196    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.105     1.271    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.939%)  route 0.218ns (57.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.548     0.884    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X50Y27         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[2]/Q
                         net (fo=1, routed)           0.218     1.265    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_dre2ibtt_tlast_reg_reg[2]
    SLICE_X46Y27         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.816     1.182    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y27         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.035     1.147    
    SLICE_X46Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.241    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/SeparableConv2D_0_b_s_U/pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U/q0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/empty_27_reg_355_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.606%)  route 0.163ns (52.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.557     0.893    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/SeparableConv2D_0_b_s_U/pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U/ap_clk
    SLICE_X50Y9          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/SeparableConv2D_0_b_s_U/pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U/q0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/SeparableConv2D_0_b_s_U/pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U/q0_reg[4]/Q
                         net (fo=1, routed)           0.163     1.203    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/q0_0[4]
    SLICE_X48Y9          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/empty_27_reg_355_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.828     1.194    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/ap_clk
    SLICE_X48Y9          FDRE                                         r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/empty_27_reg_355_reg[4]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.017     1.176    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/empty_27_reg_355_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.GEN_BUF_ADDR_EQL64.buffer_address_64_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.820%)  route 0.186ns (53.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.556     0.892    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X46Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.GEN_BUF_ADDR_EQL64.buffer_address_64_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.GEN_BUF_ADDR_EQL64.buffer_address_64_i_reg[24]/Q
                         net (fo=2, routed)           0.186     1.242    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_da[56]
    SLICE_X50Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.820     1.186    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[91]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.059     1.210    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1109]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.843%)  route 0.168ns (53.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.558     0.894    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y45         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[48]/Q
                         net (fo=2, routed)           0.168     1.209    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[53]
    SLICE_X48Y44         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.829     1.195    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X48Y44         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1109]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.013     1.173    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1109]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.585     0.921    design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y32         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.117    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X26Y32         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9639, routed)        0.851     1.217    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X26Y32         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.283     0.934    
    SLICE_X26Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.081    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X2Y6    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_461/network_mul_mul_16s_16s_30_1_1_U23/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y5    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_581/network_mul_mul_15s_16s_30_1_1_U6/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X2Y3    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_597/network_mul_mul_15s_16s_30_1_1_U11/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X1Y1    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_589/network_mul_mul_15s_16s_30_1_1_U65/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X2Y2    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/network_mul_mul_16s_15s_30_1_1_U60/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X2Y1    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_550/network_mul_mul_16s_15s_30_1_1_U48/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X2Y0    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_540/network_mul_mul_16s_15s_30_1_1_U33/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X2Y4    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_485/network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         8.000       4.313      DSP48_X1Y5    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_509/tmp1_reg_570_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X3Y2   design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_530/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y25  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y25  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y25  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y25  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y25  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y25  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y25  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y25  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y29  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y29  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_87/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y26  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y26  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y26  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y26  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y26  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X22Y26  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y25  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y25  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y25  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X18Y25  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK



