#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Feb 24 09:43:12 2026
# Process ID         : 6836
# Current directory  : A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent2152 A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.xpr
# Log file           : A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/vivado.log
# Journal file       : A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again\vivado.jou
# Running On         : Cullen-G16
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 51140 MB
# Swap memory        : 3221 MB
# Total Virtual      : 54361 MB
# Available Virtual  : 32659 MB
#-----------------------------------------------------------
start_gui
open_project {A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.055 ; gain = 66.992
import_files -fileset sim_1 {{A:/_root/School/2026 Spring/4. ECE 281/ece281-lab2 - COPY TO UBUNTU/src/sevenseg_decoder_tb.vhd}}
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sim_1\imports\src\sevenseg_decoder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sim_1\imports\src\sevenseg_decoder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sim_1\imports\src\sevenseg_decoder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sim_1\imports\src\sevenseg_decoder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.srcs/utils_1/imports/synth_1/top_basys3.dcp with file A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.runs/synth_1/top_basys3.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sim_1\imports\src\sevenseg_decoder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 24 09:50:13 2026] Launched synth_1...
Run output will be captured here: A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.runs/synth_1/runme.log
[Tue Feb 24 09:50:13 2026] Launched impl_1...
Run output will be captured here: A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.121 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1419.602 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.531 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1995.531 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1995.531 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.531 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1995.531 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1995.531 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1995.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2313.660 ; gain = 1160.848
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-12:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183A4D7CDA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-12:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D7CDA
set_property PROGRAM.FILE {A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sevenseg_decoder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sevenseg_decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sevenseg_decoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.srcs/sources_1/imports/src/sevenseg_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sevenseg_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.srcs/sources_1/imports/src/top_basys3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_basys3'
INFO: [VRFC 10-163] Analyzing VHDL file "A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.srcs/sim_1/imports/src/sevenseg_decoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sevenseg_decoder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sevenseg_decoder_tb_behav xil_defaultlib.sevenseg_decoder_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sevenseg_decoder_tb_behav xil_defaultlib.sevenseg_decoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sevenseg_decoder [sevenseg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.sevenseg_decoder_tb
Built simulation snapshot sevenseg_decoder_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2414.051 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenseg_decoder_tb_behav -key {Behavioral:sim_1:Functional:sevenseg_decoder_tb} -tclbatch {sevenseg_decoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sevenseg_decoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenseg_decoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2461.629 ; gain = 47.578
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sim_1\imports\src\sevenseg_decoder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sim_1\imports\src\sevenseg_decoder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sim_1\imports\src\sevenseg_decoder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sim_1\imports\src\sevenseg_decoder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sevenseg_decoder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sevenseg_decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sevenseg_decoder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.srcs/sources_1/imports/src/sevenseg_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sevenseg_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.srcs/sim_1/imports/src/sevenseg_decoder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sevenseg_decoder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sevenseg_decoder_tb_behav xil_defaultlib.sevenseg_decoder_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sevenseg_decoder_tb_behav xil_defaultlib.sevenseg_decoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sevenseg_decoder [sevenseg_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.sevenseg_decoder_tb
Built simulation snapshot sevenseg_decoder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sevenseg_decoder_tb_behav -key {Behavioral:sim_1:Functional:sevenseg_decoder_tb} -tclbatch {sevenseg_decoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sevenseg_decoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sevenseg_decoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2461.629 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.srcs/utils_1/imports/synth_1/top_basys3.dcp with file A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.runs/synth_1/top_basys3.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\sevenseg_decoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sim_1\imports\src\sevenseg_decoder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [A:\_root\School\2026 Spring\4. ECE 281\Lab 2 Trying Again\binaryHexDisp.srcs\sources_1\imports\src\top_basys3.vhd:]
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 24 10:05:37 2026] Launched synth_1...
Run output will be captured here: A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.runs/synth_1/runme.log
[Tue Feb 24 10:05:37 2026] Launched impl_1...
Run output will be captured here: A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4D7CDA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D7CDA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4D7CDA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4D7CDA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {A:/_root/School/2026 Spring/4. ECE 281/Lab 2 Trying Again/binaryHexDisp.runs/impl_1/top_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
