xilinx rtfpga
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'sendInner2_CP_21228.sendInner2_cp_element_group_109.gj_sendInner2_cp_element_group_109/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'sendInner2_CP_21228.sendInner2_cp_element_group_33.gj_sendInner2_cp_element_group_33/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'sendInner2_CP_21228.sendInner2_cp_element_group_147.gj_sendInner2_cp_element_group_147/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'sendInner2_CP_21228.sendInner2_cp_element_group_33.gj_sendInner2_cp_element_group_33/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-5546] ROM "result" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP x, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP x.
DSP Report: register A is absorbed into DSP x.
DSP Report: operator x is absorbed into DSP x.
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'sendPool_CP_22980.cp_element_283_delay/UnitDelay.ack_reg' into 'sendPool_CP_22980.cp_element_276_delay/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'sendPool_CP_22980.sendPool_cp_element_group_36.gj_sendPool_cp_element_group_36/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'sendPool_CP_22980.sendPool_cp_element_group_16.gj_sendPool_cp_element_group_16/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'sendPool_CP_22980.sendPool_cp_element_group_54.gj_sendPool_cp_element_group_54/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'sendPool_CP_22980.sendPool_cp_element_group_16.gj_sendPool_cp_element_group_16/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
INFO: [Synth 8-4471] merging register 'sendPool_CP_22980.sendPool_cp_element_group_73.gj_sendPool_cp_element_group_73/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'sendPool_CP_22980.sendPool_cp_element_group_16.gj_sendPool_cp_element_group_16/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/aiml/Desktop/IITB_AI_ML/ahir_release/vhdl/ahir.vhdl:13367]
WARNING: [Synth 8-3331] design sendPool has unconnected port writeModule_convolution_return_data[0]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized51__1 has unconnected port dataL[63]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized51__1 has unconnected port dataL[62]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized51__1 has unconnected port dataL[61]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized49__1 has unconnected port dataL[63]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized49__1 has unconnected port dataL[62]
WARNING: [Synth 8-3331] design UnsharedOperatorWithBuffering__parameterized49__1 has unconnected port dataL[61]
WARNING: [Synth 8-3331] design sendInner2 has unconnected port writeModule_convolution_return_data[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sendInner2_instance/\data_path.ApIntLSHR_group_59.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sendPool_instance/\data_path.writeModule_convolution_call_group_0.CallReq /\RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sendInner2_instance/\data_path.writeModule_convolution_call_group_0.CallReq /\RxGen[0].rxBuf/FRR.bufRptr/data_reg_reg[103] )
