{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1482766895161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1482766895161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 23:41:34 2016 " "Processing started: Mon Dec 26 23:41:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1482766895161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1482766895161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1482766895161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1482766896628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766896815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766896815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/shift/buffer_3line.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/shift/buffer_3line.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_3line " "Found entity 1: buffer_3line" {  } { { "../source/shift/buffer_3line.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/shift/buffer_3line.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766896831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766896831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/pll/tfp410_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/pll/tfp410_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tfp410_pll " "Found entity 1: tfp410_pll" {  } { { "../source/pll/tfp410_pll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/pll/tfp410_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766896831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766896831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/pll/pll_ov5640.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/pll/pll_ov5640.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ov5640 " "Found entity 1: pll_ov5640" {  } { { "../source/pll/pll_ov5640.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/pll/pll_ov5640.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766896846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766896846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/fifo/fifo_4096_16d_64q.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/fifo/fifo_4096_16d_64q.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_4096_16d_64q " "Found entity 1: fifo_4096_16d_64q" {  } { { "../source/fifo/fifo_4096_16d_64q.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/fifo/fifo_4096_16d_64q.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766896862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766896862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/fifo/fifo_1024_64d_16q.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/fifo/fifo_1024_64d_16q.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1024_64d_16q " "Found entity 1: fifo_1024_64d_16q" {  } { { "../source/fifo/fifo_1024_64d_16q.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/fifo/fifo_1024_64d_16q.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766896877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766896877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2 " "Found entity 1: ddr2" {  } { { "../source/ddr2/ddr2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766896893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766896893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2_alt_mem_ddrx_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_alt_mem_ddrx_controller_top " "Found entity 1: ddr2_alt_mem_ddrx_controller_top" {  } { { "../source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766896909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766896909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(30) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(30): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766896940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766896940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "../source/ddr2/alt_mem_ddrx_addr_cmd.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_addr_cmd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766896955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766896955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "../source/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766896971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766896971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(130) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(130): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(132) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(132): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(137) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(137): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(247) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(247): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(248) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(248): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(162) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(162): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(163) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(163): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(134) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(134): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(179) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(179): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 179 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(250) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(250): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(231) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(231): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(232) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(232): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 232 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(233) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(233): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(234) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(234): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 234 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(235) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(235): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 235 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(236) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(236): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 236 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(237) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(237): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 237 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(238) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(238): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(239) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(239): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(240) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(240): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(241) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(241): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(242) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(242): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(243) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(243): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(244) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(244): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 244 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(245) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(245): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(155) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(155): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 155 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(246) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(246): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(227) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(227): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(228) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(228): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 228 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766896987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(229) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(229): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(230) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(230): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 230 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(164) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(164): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(165) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(165): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(166) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(166): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(168) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(168): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(273) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(273): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(136) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(136): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(173) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(173): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(131) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(131): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(133) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(133): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_controller_st_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "../source/ddr2/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ddr2_odt_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "../source/ddr2/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ddr3_odt_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "../source/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "../source/ddr2/alt_mem_ddrx_odt_gen.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_odt_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(101) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(101): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "../source/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "../source/ddr2/alt_mem_ddrx_arbiter.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_arbiter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "../source/ddr2/alt_mem_ddrx_burst_gen.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_burst_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "../source/ddr2/alt_mem_ddrx_cmd_gen.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_cmd_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(47) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(47): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(48) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(48): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(49) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(49): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(50) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(50): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(51) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(51): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(52) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(52): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(53) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(53): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(54) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(54): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(55) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(55): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(56) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(56): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(57) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(57): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(58) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(58): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(59) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(59): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(20): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(19) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(19): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(21) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(21): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(18) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(18): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(23) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(23): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(24) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(24): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(25) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(25): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_csr.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "../source/ddr2/alt_mem_ddrx_buffer.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_buffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "../source/ddr2/alt_mem_ddrx_buffer_manager.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_buffer_manager.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "../source/ddr2/alt_mem_ddrx_burst_tracking.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_burst_tracking.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "../source/ddr2/alt_mem_ddrx_dataid_manager.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_dataid_manager.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "../source/ddr2/alt_mem_ddrx_list.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_list.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "../source/ddr2/alt_mem_ddrx_rdata_path.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_rdata_path.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "../source/ddr2/alt_mem_ddrx_wdata_path.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_wdata_path.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_define.iv 0 0 " "Found 0 design units, including 0 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_define.iv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897439 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897439 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897533 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897533 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897626 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897720 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 145 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766897735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "../source/ddr2/alt_mem_ddrx_input_if.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_input_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "../source/ddr2/alt_mem_ddrx_mm_st_converter.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_mm_st_converter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "../source/ddr2/alt_mem_ddrx_rank_timer.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_rank_timer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "../source/ddr2/alt_mem_ddrx_sideband.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_sideband.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "../source/ddr2/alt_mem_ddrx_tbp.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_tbp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "../source/ddr2/alt_mem_ddrx_timing_param.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/alt_mem_ddrx_timing_param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_seq_wrapper " "Found entity 1: ddr2_phy_alt_mem_phy_seq_wrapper" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766897891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766897891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd 25 8 " "Found 25 design units, including 8 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_phy_alt_mem_phy_constants_pkg " "Found design unit 1: ddr2_phy_alt_mem_phy_constants_pkg" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddr2_phy_alt_mem_phy_record_pkg " "Found design unit 2: ddr2_phy_alt_mem_phy_record_pkg" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ddr2_phy_alt_mem_phy_record_pkg-body " "Found design unit 3: ddr2_phy_alt_mem_phy_record_pkg-body" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 619 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ddr2_phy_alt_mem_phy_addr_cmd_pkg " "Found design unit 4: ddr2_phy_alt_mem_phy_addr_cmd_pkg" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 1677 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ddr2_phy_alt_mem_phy_addr_cmd_pkg-body " "Found design unit 5: ddr2_phy_alt_mem_phy_addr_cmd_pkg-body" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 1984 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ddr2_phy_alt_mem_phy_iram_addr_pkg " "Found design unit 6: ddr2_phy_alt_mem_phy_iram_addr_pkg" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ddr2_phy_alt_mem_phy_iram_addr_pkg-body " "Found design unit 7: ddr2_phy_alt_mem_phy_iram_addr_pkg-body" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3481 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ddr2_phy_alt_mem_phy_regs_pkg " "Found design unit 8: ddr2_phy_alt_mem_phy_regs_pkg" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3643 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ddr2_phy_alt_mem_phy_regs_pkg-body " "Found design unit 9: ddr2_phy_alt_mem_phy_regs_pkg-body" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3936 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ddr2_phy_alt_mem_phy_mmi-struct " "Found design unit 10: ddr2_phy_alt_mem_phy_mmi-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 4871 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ddr2_phy_alt_mem_phy_admin-struct " "Found design unit 11: ddr2_phy_alt_mem_phy_admin-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5420 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ddr2_phy_alt_mem_phy_iram_ram-struct " "Found design unit 12: ddr2_phy_alt_mem_phy_iram_ram-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6801 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ddr2_phy_alt_mem_phy_iram-struct " "Found design unit 13: ddr2_phy_alt_mem_phy_iram-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6945 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ddr2_phy_alt_mem_phy_dgrb-struct " "Found design unit 14: ddr2_phy_alt_mem_phy_dgrb-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 7841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ddr2_phy_alt_mem_phy_dgwb-rtl " "Found design unit 15: ddr2_phy_alt_mem_phy_dgwb-rtl" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 10974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ddr2_phy_alt_mem_phy_ctrl-struct " "Found design unit 16: ddr2_phy_alt_mem_phy_ctrl-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 11624 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ddr2_phy_alt_mem_phy_seq-struct " "Found design unit 17: ddr2_phy_alt_mem_phy_seq-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 12890 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_mmi " "Found entity 1: ddr2_phy_alt_mem_phy_mmi" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 4763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_admin " "Found entity 2: ddr2_phy_alt_mem_phy_admin" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_iram_ram " "Found entity 3: ddr2_phy_alt_mem_phy_iram_ram" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_iram " "Found entity 4: ddr2_phy_alt_mem_phy_iram" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6888 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_dgrb " "Found entity 5: ddr2_phy_alt_mem_phy_dgrb" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 7735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_dgwb " "Found entity 6: ddr2_phy_alt_mem_phy_dgwb" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 10907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_ctrl " "Found entity 7: ddr2_phy_alt_mem_phy_ctrl" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 11559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_seq " "Found entity 8: ddr2_phy_alt_mem_phy_seq" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 12667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy " "Found entity 1: ddr2_phy" {  } { { "../source/ddr2/ddr2_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2_phy_alt_mem_phy.v 12 12 " "Found 12 design units, including 12 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2_phy_alt_mem_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy " "Found entity 1: ddr2_phy_alt_mem_phy" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898827 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_clk_reset " "Found entity 2: ddr2_phy_alt_mem_phy_clk_reset" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898827 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_ac " "Found entity 3: ddr2_phy_alt_mem_phy_ac" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy.v" 1782 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898827 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_addr_cmd " "Found entity 4: ddr2_phy_alt_mem_phy_addr_cmd" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy.v" 2164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898827 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_dp_io " "Found entity 5: ddr2_phy_alt_mem_phy_dp_io" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy.v" 2603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898827 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_read_dp " "Found entity 6: ddr2_phy_alt_mem_phy_read_dp" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy.v" 2942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898827 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_write_dp_fr " "Found entity 7: ddr2_phy_alt_mem_phy_write_dp_fr" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy.v" 3409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898827 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_rdata_valid " "Found entity 8: ddr2_phy_alt_mem_phy_rdata_valid" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy.v" 3724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898827 ""} { "Info" "ISGN_ENTITY_NAME" "9 ddr2_phy_alt_mem_phy_mux " "Found entity 9: ddr2_phy_alt_mem_phy_mux" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy.v" 3995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898827 ""} { "Info" "ISGN_ENTITY_NAME" "10 ddr2_phy_alt_mem_phy_mimic " "Found entity 10: ddr2_phy_alt_mem_phy_mimic" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy.v" 4271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898827 ""} { "Info" "ISGN_ENTITY_NAME" "11 ddr2_phy_alt_mem_phy_mimic_debug " "Found entity 11: ddr2_phy_alt_mem_phy_mimic_debug" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy.v" 4526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898827 ""} { "Info" "ISGN_ENTITY_NAME" "12 ddr2_phy_alt_mem_phy_reset_pipe " "Found entity 12: ddr2_phy_alt_mem_phy_reset_pipe" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy.v" 4758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2_phy_alt_mem_phy_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/ddr2/ddr2_phy_alt_mem_phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_pll " "Found entity 1: ddr2_phy_alt_mem_phy_pll" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/ddr2/ddr2_phy_alt_mem_phy_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/vout_frame_buffer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/vout_frame_buffer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vout_frame_buffer_ctrl " "Found entity 1: vout_frame_buffer_ctrl" {  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/vout_frame_buffer_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/vin_frame_buffer_ctrl_ch1.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/vin_frame_buffer_ctrl_ch1.v" { { "Info" "ISGN_ENTITY_NAME" "1 vin_frame_buffer_ctrl_ch1 " "Found entity 1: vin_frame_buffer_ctrl_ch1" {  } { { "../source/vin_frame_buffer_ctrl_ch1.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/vin_frame_buffer_ctrl_ch1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/vin_frame_buffer_ctrl_ch0.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/vin_frame_buffer_ctrl_ch0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vin_frame_buffer_ctrl_ch0 " "Found entity 1: vin_frame_buffer_ctrl_ch0" {  } { { "../source/vin_frame_buffer_ctrl_ch0.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/vin_frame_buffer_ctrl_ch0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/spi0_crl.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/spi0_crl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI0_Crl " "Found entity 1: SPI0_Crl" {  } { { "../source/SPI0_Crl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/SPI0_Crl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/skip_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/skip_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 skip_2x1 " "Found entity 1: skip_2x1" {  } { { "../source/skip_2x1.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/skip_2x1.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "../source/reset.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/reset.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/power_up.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/power_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_up " "Found entity 1: power_up" {  } { { "../source/power_up.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/power_up.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/mem_write_arbi.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/mem_write_arbi.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_write_arbi " "Found entity 1: mem_write_arbi" {  } { { "../source/mem_write_arbi.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/mem_write_arbi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/mem_burst_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/mem_burst_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_burst_v2 " "Found entity 1: mem_burst_v2" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/mem_burst_v2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/demosaic.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/demosaic.v" { { "Info" "ISGN_ENTITY_NAME" "1 demosaic " "Found entity 1: demosaic" {  } { { "../source/demosaic.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/demosaic.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482766898968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898968 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"/\";  expecting \"endmodule\" color_bar.v(60) " "Verilog HDL syntax error at color_bar.v(60) near text \"/\";  expecting \"endmodule\"" {  } { { "../source/color_bar.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/color_bar.v" 60 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1482766898968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_ACTIVE h_active color_bar.v(14) " "Verilog HDL Declaration information at color_bar.v(14): object \"H_ACTIVE\" differs only in case from object \"h_active\" in the same scope" {  } { { "../source/color_bar.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/color_bar.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766898968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_ACTIVE v_active color_bar.v(18) " "Verilog HDL Declaration information at color_bar.v(18): object \"V_ACTIVE\" differs only in case from object \"v_active\" in the same scope" {  } { { "../source/color_bar.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/color_bar.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482766898968 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "color_bar color_bar.v(3) " "Ignored design unit \"color_bar\" at color_bar.v(3) due to previous errors" {  } { { "../source/color_bar.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/source/color_bar.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1482766898968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/color_bar.v 0 0 " "Found 0 design units, including 0 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/adas/source/color_bar.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482766898983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/project/output_files/top.map.smsg " "Generated suppressed messages file F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/ADAS/project/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1482766899202 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1482766899389 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 26 23:41:39 2016 " "Processing ended: Mon Dec 26 23:41:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1482766899389 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1482766899389 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1482766899389 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1482766899389 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1482766900044 ""}
