// Seed: 2190699975
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wor id_4;
  id_5 :
  assert property (@(posedge id_4) id_1)
  else $display(id_3 << id_1++);
  assign id_2 = id_3 ? id_3 ==? {1'h0, id_1} : id_4;
  wire id_6;
endmodule
module module_1;
  supply0 id_2 = 1;
  assign id_1 = 1;
  module_0(
      id_2, id_1, id_1
  );
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri0 id_2,
    output wor id_3,
    output wire id_4,
    output wor id_5,
    output tri id_6,
    output tri0 id_7,
    input wand id_8,
    input uwire id_9,
    input supply0 id_10,
    output tri id_11,
    output supply1 id_12,
    input tri0 id_13,
    output supply1 id_14
    , id_45,
    output tri0 id_15,
    output uwire id_16,
    input supply0 id_17,
    input wire id_18,
    input wand id_19,
    output wor id_20,
    input wor id_21,
    output supply0 module_2,
    output supply1 id_23,
    input wand id_24,
    output wand id_25
    , id_46,
    output uwire id_26,
    input tri id_27,
    output tri0 id_28,
    output uwire id_29,
    output tri1 id_30,
    input tri id_31,
    input uwire id_32,
    input uwire id_33,
    output tri id_34,
    output tri0 id_35,
    output wand id_36,
    output wor id_37,
    input tri0 id_38,
    output tri id_39,
    output wire id_40,
    input uwire id_41,
    output supply1 id_42,
    input supply1 id_43
);
  wire id_47;
  module_0(
      id_45, id_47, id_46
  );
endmodule
