\doxysection{IWDG\+\_\+\+Type\+Def Struct Reference}
\label{struct_i_w_d_g___type_def}\index{IWDG\_TypeDef@{IWDG\_TypeDef}}


Independent WATCHDOG.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ KR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RLR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Independent WATCHDOG. 

\doxysubsection{Field Documentation}
\label{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!KR@{KR}}
\index{KR@{KR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{KR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t KR}

IWDG Key register, Address offset\+: 0x00 \label{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!PR@{PR}}
\index{PR@{PR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{PR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PR}

IWDG Prescaler register, Address offset\+: 0x04 \label{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!RLR@{RLR}}
\index{RLR@{RLR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{RLR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RLR}

IWDG Reload register, Address offset\+: 0x08 \label{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!SR@{SR}}
\index{SR@{SR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

IWDG Status register, Address offset\+: 0x0C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
