

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config17_s'
================================================================
* Date:           Mon Apr 28 17:43:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  14.823 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.8>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %layer17_out, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i41 %layer16_out, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] ( I:3.90ns O:3.90ns )   --->   "%layer16_out_read = read i41 @_ssdm_op_Read.ap_fifo.volatile.i41P0A, i41 %layer16_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 4 'read' 'layer16_out_read' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 41> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (2.91ns)   --->   "%icmp_ln51 = icmp_sgt  i41 %layer16_out_read, i41 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 5 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %layer16_out_read, i32 40" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 6 'bitselect' 'tmp' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i41.i32.i32, i41 %layer16_out_read, i32 12, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 7 'partselect' 'trunc_ln' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %layer16_out_read, i32 11" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 8 'bitselect' 'tmp_58' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i41 %layer16_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 9 'trunc' 'trunc_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.12ns)   --->   "%icmp_ln52 = icmp_ne  i11 %trunc_ln52, i11 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 10 'icmp' 'icmp_ln52' <Predicate = (icmp_ln51)> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %layer16_out_read, i32 17" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 11 'bitselect' 'tmp_59' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %layer16_out_read, i32 12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 12 'bitselect' 'tmp_60' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%or_ln52 = or i1 %tmp_60, i1 %icmp_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 13 'or' 'or_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%and_ln52 = and i1 %or_ln52, i1 %tmp_58" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 14 'and' 'and_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%zext_ln52 = zext i1 %and_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 15 'zext' 'zext_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52 = add i6 %trunc_ln, i6 %zext_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 16 'add' 'add_ln52' <Predicate = (icmp_ln51)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i23 @_ssdm_op_PartSelect.i23.i41.i32, i41 %layer16_out_read, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 17 'partselect' 'tmp_5' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.38ns)   --->   "%icmp_ln52_1 = icmp_eq  i23 %tmp_5, i23 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 18 'icmp' 'icmp_ln52_1' <Predicate = (icmp_ln51)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 19 'bitselect' 'tmp_61' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_3 = xor i1 %tmp_59, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 20 'xor' 'not_tmp_3' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln52_1 = or i1 %tmp_61, i1 %not_tmp_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 21 'or' 'and_ln52_1' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln52_1, i1 %and_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 22 'and' 'empty' <Predicate = (icmp_ln51)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%or_ln52_1 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'or' 'or_ln52_1' <Predicate = (or_ln52_2 & icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_02)   --->   "%xor_ln52 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 24 'xor' 'xor_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_02)   --->   "%or_ln52_2 = or i1 %tmp, i1 %xor_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 25 'or' 'or_ln52_2' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%select_ln52 = select i1 %tmp, i6 0, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'select' 'select_ln52' <Predicate = (or_ln52_1 & or_ln52_2 & icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_1 = select i1 %or_ln52_1, i6 %select_ln52, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'select' 'select_ln52_1' <Predicate = (or_ln52_2 & icmp_ln51)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_02)   --->   "%select_ln52_2 = select i1 %or_ln52_2, i6 %select_ln52_1, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'select' 'select_ln52_2' <Predicate = (icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_02 = select i1 %icmp_ln51, i6 %select_ln52_2, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 29 'select' 'p_02' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] ( I:3.90ns O:3.90ns )   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i6P0A, i6 %layer17_out, i6 %p_02" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 30 'write' 'write_ln57' <Predicate = true> <Delay = 3.90> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 31 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 14.823ns
The critical path consists of the following:
	fifo read operation ('layer16_out_read', firmware/nnet_utils/nnet_activation_stream.h:44) on port 'layer16_out' (firmware/nnet_utils/nnet_activation_stream.h:44) [5]  (3.908 ns)
	'icmp' operation 1 bit ('icmp_ln52', firmware/nnet_utils/nnet_activation_stream.h:52) [11]  (2.127 ns)
	'or' operation 1 bit ('or_ln52', firmware/nnet_utils/nnet_activation_stream.h:52) [14]  (0.000 ns)
	'and' operation 1 bit ('and_ln52', firmware/nnet_utils/nnet_activation_stream.h:52) [15]  (0.000 ns)
	'add' operation 6 bit ('add_ln52', firmware/nnet_utils/nnet_activation_stream.h:52) [17]  (1.946 ns)
	'or' operation 1 bit ('and_ln52_1', firmware/nnet_utils/nnet_activation_stream.h:52) [22]  (0.000 ns)
	'and' operation 1 bit ('empty', firmware/nnet_utils/nnet_activation_stream.h:52) [23]  (0.978 ns)
	'or' operation 1 bit ('or_ln52_1', firmware/nnet_utils/nnet_activation_stream.h:52) [24]  (0.000 ns)
	'select' operation 6 bit ('select_ln52_1', firmware/nnet_utils/nnet_activation_stream.h:52) [28]  (0.978 ns)
	'select' operation 6 bit ('select_ln52_2', firmware/nnet_utils/nnet_activation_stream.h:52) [29]  (0.000 ns)
	'select' operation 6 bit ('p_02', firmware/nnet_utils/nnet_activation_stream.h:51) [30]  (0.978 ns)
	fifo write operation ('write_ln57', firmware/nnet_utils/nnet_activation_stream.h:57) on port 'layer17_out' (firmware/nnet_utils/nnet_activation_stream.h:57) [31]  (3.908 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
