
---------- Begin Simulation Statistics ----------
final_tick                               2839192220500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180468                       # Simulator instruction rate (inst/s)
host_mem_usage                                4375540                       # Number of bytes of host memory used
host_op_rate                                   325417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8311.72                       # Real time elapsed on the host
host_tick_rate                              211922747                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2704776769                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.761443                       # Number of seconds simulated
sim_ticks                                1761442537000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16556863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      33113731                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    238741697                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     22639292                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    255083179                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     85672120                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    238741697                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    153069577                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       317782601                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        29311559                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     13753354                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         755614696                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        337219393                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     22639322                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          136407774                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      47765357                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts    796812972                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      886946162                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   3403613823                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.260590                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.177237                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3155131346     92.70%     92.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     80257139      2.36%     95.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     41401738      1.22%     96.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     32259389      0.95%     97.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     19991338      0.59%     97.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      7888336      0.23%     98.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6856771      0.20%     98.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     12062409      0.35%     98.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     47765357      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3403613823                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     14569997                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         882666223                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             185936953                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      3997115      0.45%      0.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    651449881     73.45%     73.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       959676      0.11%     74.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2975866      0.34%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    185936953     20.96%     95.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     41626670      4.69%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    886946161                       # Class of committed instruction
system.switch_cpus.commit.refs              227563623                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             886946161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.045770                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.045770                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3042730048                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1998999891                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        154325825                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         254539322                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       22700004                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      48588550                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           292384441                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               9325781                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            61149728                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                415239                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           317782601                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         194036004                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3292220344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       6084931                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          168                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1238086583                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles           36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          723                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        45400008                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  8                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.090205                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    207962480                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    114983679                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.351441                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   3522883763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.626578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.984132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3151942866     89.47%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         14194575      0.40%     89.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         33938899      0.96%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         25758017      0.73%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         43467098      1.23%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         39575699      1.12%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         12809747      0.36%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         10166210      0.29%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        191030652      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3522883763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     28994133                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        187721911                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.482085                       # Inst execution rate
system.switch_cpus.iew.exec_refs            679214927                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           61149728                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      2384970605                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     346097207                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1908884                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     89267913                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1683182104                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     618065199                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     61342747                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1698330668                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       12906289                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     191701179                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       22700004                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     211769290                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked     24873515                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     33542559                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       304890                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        84471                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       133030                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    160160234                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     47641237                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        84471                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     22748295                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      6245838                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1360427381                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1323344204                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.668704                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         909723738                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.375642                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1333343585                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2520153109                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1080972432                       # number of integer regfile writes
system.switch_cpus.ipc                       0.141929                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.141929                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     11154511      0.63%      0.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1043126756     59.28%     59.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1404164      0.08%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       3134354      0.18%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    635233110     36.10%     96.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     65620525      3.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1759673420                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            83327806                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.047354                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        10953407     13.14%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     13.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       72009596     86.42%     99.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        364803      0.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1831846715                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7148562300                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1323344204                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2479495702                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1683182104                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1759673420                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    796235832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     23003896                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined   1218736265                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   3522883763                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.499498                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.424689                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3019539445     85.71%     85.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    108835157      3.09%     88.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     72054192      2.05%     90.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     66499941      1.89%     92.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    104076240      2.95%     95.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     69373130      1.97%     97.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     46906319      1.33%     98.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     22173180      0.63%     99.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     13426159      0.38%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3522883763                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.499498                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           194036136                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   134                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     27444111                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11190516                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    346097207                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     89267913                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      1079394967                       # number of misc regfile reads
system.switch_cpus.numCycles               3522885074                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      2724539709                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     951901493                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      162913942                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        180178283                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      230126616                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       6116766                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5020860750                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1887425391                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2043580063                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         268049588                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       11036638                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       22700004                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     327416166                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps       1091678447                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2800281952                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         229577535                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           5039607600                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3487996142                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     24932845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2906                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     49867139                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2906                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16434500                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       347363                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16209500                       # Transaction distribution
system.membus.trans_dist::ReadExReq            122368                       # Transaction distribution
system.membus.trans_dist::ReadExResp           122368                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16434500                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49670599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     49670599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49670599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1081870784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1081870784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1081870784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16556868                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16556868    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16556868                       # Request fanout histogram
system.membus.reqLayer2.occupancy         38178794206                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        90585641994                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 2839192220500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23004405                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5623293                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        35868283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1927410                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1927410                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             8                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23004397                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     74795421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              74795441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1933295168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1933295936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16559769                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22231232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41494063                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000070                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008368                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               41491157     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2906      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41494063                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        30211252495                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       37397710500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             12000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      8374947                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8374947                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      8374947                       # number of overall hits
system.l2.overall_hits::total                 8374947                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     16556860                       # number of demand (read+write) misses
system.l2.demand_misses::total               16556868                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     16556860                       # number of overall misses
system.l2.overall_misses::total              16556868                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       685998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1407035803296                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1407036489294                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       685998                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1407035803296                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1407036489294                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     24931807                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24931815                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     24931807                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24931815                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.664086                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.664086                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.664086                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.664086                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85749.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84982.043896                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84982.044267                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85749.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84982.043896                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84982.044267                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs         2482935413                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  16556868                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     149.964076                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              347363                       # number of writebacks
system.l2.writebacks::total                    347363                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     16556860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16556868                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     16556860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16556868                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       605998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 1241467203296                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1241467809294                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       605998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 1241467203296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1241467809294                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.664086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.664086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.664086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.664086                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75749.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74982.043896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74982.044267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75749.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74982.043896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74982.044267                       # average overall mshr miss latency
system.l2.replacements                       16559769                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5275930                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5275930                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5275930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5275930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            4                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                4                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            4                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            4                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data      1805042                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1805042                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       122368                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              122368                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9600498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9600498000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1927410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1927410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.063488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.063488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78455.952537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78455.952537                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       122368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         122368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8376818000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8376818000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.063488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.063488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68455.952537                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68455.952537                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       685998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       685998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              8                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85749.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85749.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       605998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       605998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75749.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75749.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      6569905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6569905                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data     16434492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        16434492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 1397435305296                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1397435305296                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     23004397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23004397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.714407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.714407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85030.635890                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85030.635890                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     16434492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     16434492                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 1233090385296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1233090385296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.714407                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.714407                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75030.635890                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75030.635890                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    49838832                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16559769                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.009633                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.451990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.216028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8187.329045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          857                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6633                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 814377785                       # Number of tag accesses
system.l2.tags.data_accesses                814377785                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data   1059639040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1059639552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22231232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22231232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data     16556860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16556868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       347363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             347363                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst          291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    601574572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             601574863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst          291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       12621037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12621037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       12621037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst          291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    601574572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            614195900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    347131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples  16488455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002138380500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21658                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21658                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            33754763                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             325926                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16556868                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     347363                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16556868                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   347363                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  68405                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   232                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            996160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1016904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1016211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1014781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1002718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1015226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1018909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1012821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1011407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1014616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1047123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1048539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1053450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1072668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1138649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1008281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            44494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            87662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           137060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              856                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 250963573756                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                82442315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            560122255006                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15220.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33970.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7585544                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  277288                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16556868                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               347363                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16488463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8972730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.083398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.618661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.725086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7357242     82.00%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       735157      8.19%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       336533      3.75%     93.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       113992      1.27%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        87566      0.98%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        65952      0.74%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        53575      0.60%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45254      0.50%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       177459      1.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8972730                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     761.287284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    428.202251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1391.230840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3976     18.36%     18.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511        13291     61.37%     79.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         2045      9.44%     89.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          470      2.17%     91.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          193      0.89%     92.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           96      0.44%     92.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           56      0.26%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           20      0.09%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            9      0.04%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            5      0.02%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.01%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            3      0.01%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.01%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            7      0.03%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607           12      0.06%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863           34      0.16%     93.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           74      0.34%     93.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375          112      0.52%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631          176      0.81%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887          327      1.51%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143          402      1.86%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399          257      1.19%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655           79      0.36%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            6      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21658                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.026549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.025031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.229405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21367     98.66%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.06%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              272      1.26%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21658                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1055261632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4377920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22214592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1059639552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22231232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       599.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    601.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1761442268500                       # Total gap between requests
system.mem_ctrls.avgGap                     104201.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data   1055261120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22214592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 290.670850308868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 599089154.391188621521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 12611590.519344884902                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data     16556860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       347363                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       273750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 560121981256                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 43133514309750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34218.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33830.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 124174176.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          32733201480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          17398094010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         59938393620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1770999840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     139046319360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     720526122690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      69635053920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1041048184920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        591.020237                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 174617951992                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  58818240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1528006345008                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          31332119280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          16653416340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         57789232200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           40877820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     139046319360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     703072744350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      84332669280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1032267378630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.035228                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 212961163747                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  58818240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1489663133253                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1077749683500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1761442537000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1337668063                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    194035996                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1531704059                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1337668063                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    194035996                       # number of overall hits
system.cpu.icache.overall_hits::total      1531704059                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          748                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst            8                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            756                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          748                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst            8                       # number of overall misses
system.cpu.icache.overall_misses::total           756                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       776500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       776500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       776500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       776500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1337668811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    194036004                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1531704815                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1337668811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    194036004                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1531704815                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 97062.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  1027.116402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 97062.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  1027.116402                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1537                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   192.125000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          260                       # number of writebacks
system.cpu.icache.writebacks::total               260                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       768500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       768500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       768500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       768500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 96062.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96062.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 96062.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96062.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                    260                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1337668063                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    194035996                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1531704059                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          748                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            8                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           756                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       776500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       776500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1337668811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    194036004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1531704815                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 97062.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  1027.116402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       768500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       768500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 96062.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96062.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           487.830507                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28542448                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               260                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          109778.646154                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   482.868425                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     4.962082                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.943102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.009692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.952794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6126820016                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6126820016                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    382026087                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    254035484                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        636061571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    382026087                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    254035484                       # number of overall hits
system.cpu.dcache.overall_hits::total       636061571                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     45655822                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     24931807                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       70587629                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     45655822                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     24931807                       # number of overall misses
system.cpu.dcache.overall_misses::total      70587629                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1559479041274                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1559479041274                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1559479041274                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1559479041274                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    427681909                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    278967291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    706649200                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    427681909                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    278967291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    706649200                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.106752                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.089372                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.099891                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.106752                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.089372                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.099891                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62549.779937                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22092.809510                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62549.779937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22092.809510                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   3067384669                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          24931807                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   123.030981                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9953556                       # number of writebacks
system.cpu.dcache.writebacks::total           9953556                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     24931807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     24931807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     24931807                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     24931807                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1534547234274                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1534547234274                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1534547234274                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1534547234274                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.089372                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035282                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.089372                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035282                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 61549.779937                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61549.779937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 61549.779937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61549.779937                       # average overall mshr miss latency
system.cpu.dcache.replacements               70587117                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    293591942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    214336224                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       507928166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     43294022                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     23004397                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      66298419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1524999701000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1524999701000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    336885964                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    237340621                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    574226585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.128512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.096926                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.115457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66291.661590                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23002.052296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     23004397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     23004397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1501995304000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1501995304000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.096926                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65291.661590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65291.661590                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     88434145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     39699260                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      128133405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2361800                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1927410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4289210                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  34479340274                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  34479340274                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     90795945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     41626670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    132422615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.046302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032390                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 17888.949561                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8038.622561                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1927410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1927410                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  32551930274                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  32551930274                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.046302                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014555                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 16888.949561                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16888.949561                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2839192220500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993453                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           706636100                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          70587117                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.010837                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   194.351926                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   317.641527                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.379594                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.620394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          296                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2897184429                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2897184429                       # Number of data accesses

---------- End Simulation Statistics   ----------
