\t (00:00:05) allegro 16.6-2015 S066 (v16-6-112FJ) Windows 32
\t (00:00:05)     Journal start - Tue Mar 21 10:10:41 2017
\t (00:00:05)         Host=DAQI-PC User=DaQi Pid=5640 CPUs=4
\t (00:00:05) CmdLine= D:\Cadence\Cadence_SPB_16.6-2015\tools\pcb\bin\allegro.exe
\t (00:00:05) 
   (00:00:05) Loading axlcore.cxt 
\t (00:00:08) Opening existing design...
\d (00:00:08) Design opened: F:/对外部分项目/信号发生器改版/Hardware/Pcb/DDS.brd
\i (00:00:08) trapsize 8985
\i (00:00:08) trapsize 8743
\i (00:00:08) trapsize 9027
\i (00:00:11) trapsize 7522
\i (00:00:11) trapsize 7522
\i (00:00:11) generaledit 
\i (00:00:14) pick grid 924.501 1202.181
\t (00:00:14) last pick:  924.532 1202.166
\i (00:00:14) zoom out 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom out 941.050 1196.163
\i (00:00:14) trapsize 15044
\i (00:00:14) zoom out 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom out 944.058 1193.154
\i (00:00:14) trapsize 30088
\i (00:00:14) zoom out 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom out 1967.066 1187.136
\i (00:00:14) trapsize 60177
\i (00:00:14) zoom out 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom out 5902.636 1678.217
\i (00:00:14) trapsize 120354
\i (00:00:16) open 
\i (00:00:31) fillin "F:\lool-lens\hardware\6.glass v1.1\core-pcb\core.brd"
\i (00:00:31) cd "F:\lool-lens\hardware\6.glass v1.1\core-pcb"
\t (00:00:31) Opening existing design...
\w (00:00:31) WARNING(SPMHDB-212): This design has functionality disabled due to the current product plus options selected. The following features are disabled: DiffPair Static Phase, Constraint Regions. DRC set "out of date". [help]
\i (00:00:32) fillin confirm
\i (00:00:32) trapsize 10163
\t (00:00:33)     Journal end - Tue Mar 21 10:11:08 2017
