[{"name": "\u67ef\u958b\u7dad", "email": "kwke@ntut.edu.tw", "latestUpdate": "2007-09-15 16:19:22", "objective": "\uff11.\u6578\u7cfb\uff1a\u6578\u4f4d\u7cfb\u7d71\u6240\u4f7f\u7528\u4e4b\u5404\u7a2e\u6578\u7cfb\u53ca\u5176\u8f49\u63db\u4e4b\u65b9\u6cd5\uff12.\u5e03\u6c0f\u4ee3\u6578\uff1a\u4e86\u89e3\u5e03\u6c0f\u4ee3\u6578\u7684\u57fa\u672c\u904b\u7b97\u6cd5\u548c\u5b9a\u5f8b\uff0c\u53ca\u8a8d\u8b58\u57fa\u672c\u908f\u8f2f \u53ca\u908f\u8f2f\u9598\uff13.\t\u5e03\u6c0f\u4ee3\u6578\u4e4b\u7c21\u5316\uff1a\u4ecb\u7d39\u5404\u7a2e\u5e03\u6c0f\u4ee3\u6578\u4e4b\u7c21\u5316\u65b9\u6cd5\uff14.\u7d44\u5408\u908f\u8f2f\uff1a\u5e03\u6c0f\u4ee3\u6578\u53ca\u908f\u8f2f\u9598\uff0c\u8a08\u5206\u6790\u5404\u7a2e\u7d44\u5408\u908f\u8f2f\u96fb\u8def\uff15.\u53ef\u7a0b\u5f0f\u908f\u8f2f\u9663\u5217\uff1a\u4ecb\u7d39\uff30\uff2c\uff21\uff0c\uff30\uff21\uff2c\uff0c\uff26\uff30\uff27\uff21\u7b49\u4e4b\u8a2d\u8a08\u65b9\u6cd5\uff16.\u6b63\u53cd\u5668\uff1a\u4ecb\u7d39\u5404\u7a2e\u6b63\u53cd\u5668\u96fb\u8def\u53ca\u4e86\u89e3\u5176\u57fa\u7279\u6027\uff17.\u540c\u6b65\u8207\u975e\u540c\u6b65\u5e8f\u5411\u908f\u8f2f\u96fb\u8def\uff1a\u4ecb\u7d39\u5404\u7a2e\u540c\u6b65\u8207\u975e\u540c\u6b65\u5e8f\u5411\u96fb\u8def\u5206\u6790\u8207\u8a2d\u8a08\u4e4b\u65b9\u6cd5 \uff18.\u905e\u8ff4\u7db2\u8def\uff1a\u4ecb\u7d39\u905e\u8ff4\u7db2\u8def\u4e4b\u8a2d\u8a08\u65b9\u6cd5", "schedule": "Course outline (Coverage/objective): \r\n====================================\r\nweek 1-2: Number Systems, Conversion, Codes and Arithmetic\r\n\ufffd\ufffd\t\r\nweek 3-4: Boolean Algebra, Logic Gates, and Boolean algebra simplification\r\nweek 5: Karnaugh Map and Quine-McCluskey Minimization and Implementations\r\nweek 6-7: Combinational Circuit Design Principle \u2013 analysis, synthesis, Hazard, and Glitches\r\nweek 8: Combinational Circuit Design Practices \u2013 using MSI, PLD, timing diagram\r\nweek 9-10: Latches, Flip-Flops, Register and Counters (SSC-based, analysis first)\r\nweek 11-12: Analysis of Synchronous/clocked Sequential Circuits\r\nweek 13-15: Design of Synchronous/clocked Sequential Circuits \u2013state assignment and state reduction \r\nweek 16-17: VHDL and simulation\r\nweek 18: Summary and final exam\r\n\r\n\r\n========================\r\n* Corresponding titles in Textbook (Chapters 1-16, \\10)\r\n1.\tIntroduction Number Systems and Conversion \r\n2.\tBoolean Algebra and manipulations \r\n3.\tKarnaugh Maps \r\n4.\tQuine-McClusky Method** \r\n5.\tMulti-Level Gate Circuits \r\n6.\tCombinational Circuit Design Using Gates \r\n7.\tMultiplexers, Decoders, and Programmable Logic Devices \r\n8.\tLatches, Flip-Flops, Registers, and Counters \r\n9.\tAnalysis of Clocked Sequential Circuits \r\n10.\tDerivation of State Graphs and Tables \r\n11.\tReduction of State Tables and State Assignment \r\n12.\tSequential Circuit Design \r\n13.\tCircuit for Arithmetic Operations \r\n\r\n", "scorePolicy": "Grading policy:\r\n1.\tHomeworks and Assignments ( 10 times)  ~  15%\r\n2.\tQuizs (2 times)  ~  30%  \r\n3.\tMidterm and Final Exam  ~  55%\r\n4.\tClass participations  ~  5% (extra credits)\r\n", "materials": "Text book:\r\nCharles H. Roth, Jr, Fundamentals of Logic Design, 5th Ed., \r\nThomson Inc. , 2004. ISBN 0-534-37804-8.\r\n\r\nReferences:\r\n1.  M. Morris Mano, Digital Design, 3rd Ed., PHI PE, 2002.\r\n2.  John F. Wakerly, Digital Design Principals and practices, 3rd Ed., 2000.\r\n3.  Thomas L. Floyd, Digital Fundamentals with VHDL, Prentice Hall, 2003.\r\n \r\n", "foreignLanguageTextbooks": false}]