[["The SNAP-1 Parallel AI Prototype.", ["Ronald F. DeMara", "Dan I. Moldovan"], "https://doi.org/10.1145/115952.115954", 10], ["GT-EP: A Novel High-Performance Real-Time Architecture.", ["Wei Siong Tan", "H. Russ", "Cecil O. Alford"], "https://doi.org/10.1145/115952.115955", 9], ["IXM2: A Parallel Associative Processor.", ["Tetsuya Higuchi", "Tatsumi Furuya", "Kenichi Handa", "Naoto Takahashi", "Hiroyasu Nishiyama", "Akio Kokubu"], "https://doi.org/10.1145/115952.115956", 10], ["Branch History Table Prediction of Moving Target Branches due to Subroutine Returns.", ["David R. Kaeli", "Philip G. Emma"], "https://doi.org/10.1145/115952.115957", 9], ["An Architecture for Software-Controlled Data Prefetching.", ["Alexander C. Klaiber", "Henry M. Levy"], "https://doi.org/10.1145/115952.115958", 11], ["Data Prefetching in Multiprocessor Vector Cache Memories.", ["John W. C. Fu", "Janak H. Patel"], "https://doi.org/10.1145/115952.115959", 10], ["Reducing Memory Contention in Shared Memory Multiprocessors.", ["David T. Harper III"], "https://doi.org/10.1145/115952.115960", 8], ["Pseudo-Randomly Interleaved Memory.", ["B. Ramakrishna Rau"], "https://doi.org/10.1145/115952.115961", 10], ["Evaluation of Memory System Extensions.", ["Kai Li", "Karin Petersen"], "https://doi.org/10.1145/115952.115962", 10], ["High Performance Interprocessor Communication through Optical Wavelength Division Multiple Access Channels.", ["Patrick W. Dowd"], "https://doi.org/10.1145/115952.115963", 10], ["Race-Free Interconnection Networks and Multiprocessor Consistency.", ["Anders Landin", "Erik Hagersten", "Seif Haridi"], "https://doi.org/10.1145/115952.115964", 10], ["Deadlock-Free Multicast Wormhole Routing in Multicomputer Networks.", ["Xiaola Lin", "Lionel M. Ni"], "https://doi.org/10.1145/115952.115965", 10], ["Dynamic Base Register Caching: A Technique for Reducing Address Bus Width.", ["Matthew K. Farrens", "Arvin Park"], "https://doi.org/10.1145/115952.115966", 10], ["Implementing a Cache for a High-Performance GaAs Microprocessor.", ["Kunle Olukotun", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/115952.115967", 10], ["Classification and Performance Evaluation of Instruction Buffering Techniques.", ["Lizyamma Kurian", "Paul T. Hulina", "Lee D. Coraor", "Dhamir N. Mannai"], "https://doi.org/10.1145/115952.115968", 10], ["OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications.", ["Masaitsu Nakajima", "Hiraku Nakano", "Yasuhiro Nakakura", "Tadahiro Yoshida", "Yoshiyuki Goi", "Yuji Nakai", "Reiji Segawa", "Takeshi Kishida", "Hiroshi Kadota"], "https://doi.org/10.1145/115952.115969", 9], ["An Empirical Study of the CRAY Y-MP Processor Using the Perfect Club Benchmarks.", ["Sriram Vajapeyam", "Gurindar S. Sohi", "Wei-Chung Hsu"], "https://doi.org/10.1145/115952.115970", 10], ["Instruction Level Profiling and Evaluation of the IBM/6000.", ["Chriss Stephens", "Bryce Cogswell", "John Heinlein", "Gregory Palmer", "John Paul Shen"], "https://doi.org/10.1145/115952.115971", 10], ["Performance Prediction and Tuning on a Multiprocessor.", ["Robert T. Dimpsey", "Ravishankar K. Iyer"], "https://doi.org/10.1145/115952.115972", 10], ["Performance Evaluation of a Communication System for Transputer-Networks Based on Monitored Event Traces.", ["C. W. Oehlrich", "Andreas Quick"], "https://doi.org/10.1145/115952.115973", 10], ["Chaos Router: Architecture and Performance.", ["Smaragda Konstantinidou", "Lawrence Snyder"], "https://doi.org/10.1145/115952.115974", 10], ["Scheduling Pipelined Communication in Distributed Memory Multiprocessors for Real-Time Applications.", ["Shridhar B. Shukla", "Dharma P. Agrawal"], "https://doi.org/10.1145/115952.115975", 10], ["Detecting Data Races on Weak Memory Systems.", ["Sarita V. Adve", "Mark D. Hill", "Barton P. Miller", "Robert H. B. Netzer"], "https://doi.org/10.1145/115952.115976", 10], ["On the Validity of Trace-Driven Simulation for Multiprocessors.", ["Eric J. Koldinger", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1145/115952.115977", 10], ["Comparative Evaluation of Latency Reducing and Tolerating Techniques.", ["Anoop Gupta", "John L. Hennessy", "Kourosh Gharachorloo", "Todd C. Mowry", "Wolf-Dietrich Weber"], "https://doi.org/10.1145/115952.115978", 10], ["IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors.", ["Pohua P. Chang", "Scott A. Mahlke", "William Y. Chen", "Nancy J. Warter", "Wen-mei W. Hwu"], "https://doi.org/10.1145/115952.115979", 10], ["Single Instruction Stream Parallelism is Greater Than Two.", ["Michael Butler", "Tse-Yu Yeh", "Yale N. Patt", "Mitch Alsup", "Hunter Scales", "Michael Shebanow"], "https://doi.org/10.1145/115952.115980", 11], ["Exploiting Fine-Grained Parallelism Through a Combination of Hardware and Software Techniques.", ["Stephen W. Melvin", "Yale N. Patt"], "https://doi.org/10.1145/115952.115981", 10], ["Comparison of Hardware and Software Cache Coherence Schemes.", ["Sarita V. Adve", "Vikram S. Adve", "Mark D. Hill", "Mary K. Vernon"], "https://doi.org/10.1145/115952.115982", 11], ["Modeling the Performance of Limited Pointers Directories for Cache Coherence.", ["Richard Simoni", "Mark Horowitz"], "https://doi.org/10.1145/115952.115983", 11], ["Flexible Register Management for Sequential Programs.", ["Donna J. Quammen", "D. Richard Miller"], "https://doi.org/10.1145/115952.115984", 10], ["The Effect on RISC Performance of Register Set Size and Structure Versus Code Generation Strategy.", ["David G. Bradlee", "Susan J. Eggers", "Robert R. Henry"], "https://doi.org/10.1145/115952.115985", 10], ["Multithreading: A Revisionist View of Dataflow Architectures.", ["Gregory M. Papadopoulos", "Kenneth R. Traub"], "https://doi.org/10.1145/115952.115986", 10], ["Multi-Threaded Vectorization.", ["Tzi-cker Chiueh"], "https://doi.org/10.1145/115952.115987", 10], ["Strategies for Achieving Improved Processor Throughput.", ["Matthew K. Farrens", "Andrew R. Pleszkun"], "https://doi.org/10.1145/115952.115988", 8], ["Adaptive Storage Management for Very Large Virtual/Real Storage Systems.", ["Toyohiko Kagimasa", "Kikuo Takahashi", "Toshiaki Mori", "Seiichi Yoshizumi"], "https://doi.org/10.1145/115952.115989", 8], ["Virtualizing the VAX Architecture.", ["Judith S. Hall", "Paul T. Robinson"], "https://doi.org/10.1145/115952.115990", 10], ["Modeling and Measurement of the Impact of Input/Output on System Performance.", ["Janaki Akella", "Daniel P. Siewiorek"], "https://doi.org/10.1145/115952.115991", 10]]