
*** Running vivado
    with args -log crash_pixel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source crash_pixel.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source crash_pixel.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 295.059 ; gain = 83.508
INFO: [Synth 8-638] synthesizing module 'crash_pixel' [d:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/crash_pixel/synth/crash_pixel.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'crash_pixel' (9#1) [d:/Document/Verilog/VGA/VGA.srcs/sources_1/ip/crash_pixel/synth/crash_pixel.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 494.324 ; gain = 282.773
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:03 . Memory (MB): peak = 494.324 ; gain = 282.773
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 555.129 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 555.129 ; gain = 343.578
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 555.129 ; gain = 343.578
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 555.129 ; gain = 343.578
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 555.129 ; gain = 343.578
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 555.129 ; gain = 343.578
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 573.277 ; gain = 361.727
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 573.277 ; gain = 361.727
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 583.922 ; gain = 372.371
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 583.922 ; gain = 372.371
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 583.922 ; gain = 372.371
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 583.922 ; gain = 372.371
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 583.922 ; gain = 372.371
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 583.922 ; gain = 372.371
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 583.922 ; gain = 372.371

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 583.922 ; gain = 372.371
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 611.258 ; gain = 393.656
