riscv_arithmetic_basic_test
riscv_floating_point_arithmetic_test
riscv_floating_point_rand_test
riscv_machine_mode_rand_test
riscv_rand_instr_test
riscv_rand_jump_test
riscv_jump_stress_test
riscv_loop_test
riscv_mmu_stress_test
riscv_illegal_instr_test
riscv_hint_instr_test
riscv_ebreak_test
riscv_debug_basic_test
riscv_debug_stress_test
riscv_debug_branch_jump_test
riscv_debug_instr_test
riscv_debug_wfi_test
riscv_dret_test
riscv_debug_ebreak_test
riscv_debug_ebreakmu_test
riscv_debug_csr_entry_test
riscv_irq_in_debug_mode_test
riscv_debug_in_irq_test
riscv_single_interrupt_test
riscv_multiple_interrupt_test
riscv_nested_interrupt_test
riscv_interrupt_instr_test
riscv_interrupt_wfi_test
riscv_interrupt_csr_test
riscv_mem_error_test
riscv_perf_counter_test
riscv_debug_single_step_test
riscv_reset_test
riscv_rv32im_instr_test
riscv_user_mode_rand_test
riscv_umode_tw_test
riscv_invalid_csr_test
