ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB235:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc2;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  64:Core/Src/stm32f4xx_hal_msp.c **** 
  65:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  66:Core/Src/stm32f4xx_hal_msp.c ****                                                             /**
  67:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  68:Core/Src/stm32f4xx_hal_msp.c ****   */
  69:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  70:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 70 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 75 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 75 3 view .LVU2
  40 0002 0021     		movs	r1, #0
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 3


  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 75 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 75 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 75 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 75 3 view .LVU6
  76:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 76 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 76 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 76 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 76 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 76 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 76 3 view .LVU12
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 83 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE235:
  84              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_ADC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 4


  92              	HAL_ADC_MspInit:
  93              	.LVL0:
  94              	.LFB236:
  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c **** /**
  86:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  87:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  89:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f4xx_hal_msp.c **** */
  91:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  92:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 92 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 40
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 92 1 is_stmt 0 view .LVU15
 100 0000 70B5     		push	{r4, r5, r6, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 16
 103              		.cfi_offset 4, -16
 104              		.cfi_offset 5, -12
 105              		.cfi_offset 6, -8
 106              		.cfi_offset 14, -4
 107 0002 8AB0     		sub	sp, sp, #40
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 56
 110 0004 0446     		mov	r4, r0
  93:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 111              		.loc 1 93 3 is_stmt 1 view .LVU16
 112              		.loc 1 93 20 is_stmt 0 view .LVU17
 113 0006 0023     		movs	r3, #0
 114 0008 0593     		str	r3, [sp, #20]
 115 000a 0693     		str	r3, [sp, #24]
 116 000c 0793     		str	r3, [sp, #28]
 117 000e 0893     		str	r3, [sp, #32]
 118 0010 0993     		str	r3, [sp, #36]
  94:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 119              		.loc 1 94 3 is_stmt 1 view .LVU18
 120              		.loc 1 94 10 is_stmt 0 view .LVU19
 121 0012 0368     		ldr	r3, [r0]
 122              		.loc 1 94 5 view .LVU20
 123 0014 494A     		ldr	r2, .L15
 124 0016 9342     		cmp	r3, r2
 125 0018 04D0     		beq	.L11
  95:Core/Src/stm32f4xx_hal_msp.c ****   {
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  99:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 105:Core/Src/stm32f4xx_hal_msp.c ****     PC0     ------> ADC1_IN10
 106:Core/Src/stm32f4xx_hal_msp.c ****     PC4     ------> ADC1_IN14
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 5


 107:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> ADC1_IN9
 108:Core/Src/stm32f4xx_hal_msp.c ****     */
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 120:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 130:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 131:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 132:Core/Src/stm32f4xx_hal_msp.c ****     {
 133:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 134:Core/Src/stm32f4xx_hal_msp.c ****     }
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c ****   }
 142:Core/Src/stm32f4xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 126              		.loc 1 142 8 is_stmt 1 view .LVU21
 127              		.loc 1 142 10 is_stmt 0 view .LVU22
 128 001a 494A     		ldr	r2, .L15+4
 129 001c 9342     		cmp	r3, r2
 130 001e 4FD0     		beq	.L12
 131              	.LVL1:
 132              	.L5:
 143:Core/Src/stm32f4xx_hal_msp.c ****   {
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 0 */
 147:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 148:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_ENABLE();
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 151:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 152:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> ADC2_IN11
 153:Core/Src/stm32f4xx_hal_msp.c ****     PC5     ------> ADC2_IN15
 154:Core/Src/stm32f4xx_hal_msp.c ****     */
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 6


 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 158:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC2 DMA Init */
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC2 Init */
 162:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Instance = DMA2_Stream2;
 163:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 164:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 165:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 166:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 167:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 168:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 169:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Mode = DMA_CIRCULAR;
 170:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 171:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 172:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 173:Core/Src/stm32f4xx_hal_msp.c ****     {
 174:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 175:Core/Src/stm32f4xx_hal_msp.c ****     }
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 178:Core/Src/stm32f4xx_hal_msp.c **** 
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 1 */
 182:Core/Src/stm32f4xx_hal_msp.c ****   }
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c **** }
 133              		.loc 1 184 1 view .LVU23
 134 0020 0AB0     		add	sp, sp, #40
 135              	.LCFI4:
 136              		.cfi_remember_state
 137              		.cfi_def_cfa_offset 16
 138              		@ sp needed
 139 0022 70BD     		pop	{r4, r5, r6, pc}
 140              	.LVL2:
 141              	.L11:
 142              	.LCFI5:
 143              		.cfi_restore_state
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 100 5 is_stmt 1 view .LVU24
 145              	.LBB4:
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 146              		.loc 1 100 5 view .LVU25
 147 0024 0025     		movs	r5, #0
 148 0026 0095     		str	r5, [sp]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 100 5 view .LVU26
 150 0028 464B     		ldr	r3, .L15+8
 151 002a 5A6C     		ldr	r2, [r3, #68]
 152 002c 42F48072 		orr	r2, r2, #256
 153 0030 5A64     		str	r2, [r3, #68]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 154              		.loc 1 100 5 view .LVU27
 155 0032 5A6C     		ldr	r2, [r3, #68]
 156 0034 02F48072 		and	r2, r2, #256
 157 0038 0092     		str	r2, [sp]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 7


 100:Core/Src/stm32f4xx_hal_msp.c **** 
 158              		.loc 1 100 5 view .LVU28
 159 003a 009A     		ldr	r2, [sp]
 160              	.LBE4:
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 161              		.loc 1 100 5 view .LVU29
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 162              		.loc 1 102 5 view .LVU30
 163              	.LBB5:
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 164              		.loc 1 102 5 view .LVU31
 165 003c 0195     		str	r5, [sp, #4]
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 166              		.loc 1 102 5 view .LVU32
 167 003e 1A6B     		ldr	r2, [r3, #48]
 168 0040 42F00402 		orr	r2, r2, #4
 169 0044 1A63     		str	r2, [r3, #48]
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 170              		.loc 1 102 5 view .LVU33
 171 0046 1A6B     		ldr	r2, [r3, #48]
 172 0048 02F00402 		and	r2, r2, #4
 173 004c 0192     		str	r2, [sp, #4]
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 174              		.loc 1 102 5 view .LVU34
 175 004e 019A     		ldr	r2, [sp, #4]
 176              	.LBE5:
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 177              		.loc 1 102 5 view .LVU35
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 178              		.loc 1 103 5 view .LVU36
 179              	.LBB6:
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 180              		.loc 1 103 5 view .LVU37
 181 0050 0295     		str	r5, [sp, #8]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 182              		.loc 1 103 5 view .LVU38
 183 0052 1A6B     		ldr	r2, [r3, #48]
 184 0054 42F00202 		orr	r2, r2, #2
 185 0058 1A63     		str	r2, [r3, #48]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 186              		.loc 1 103 5 view .LVU39
 187 005a 1B6B     		ldr	r3, [r3, #48]
 188 005c 03F00203 		and	r3, r3, #2
 189 0060 0293     		str	r3, [sp, #8]
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 190              		.loc 1 103 5 view .LVU40
 191 0062 029B     		ldr	r3, [sp, #8]
 192              	.LBE6:
 103:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 193              		.loc 1 103 5 view .LVU41
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 194              		.loc 1 109 5 view .LVU42
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 195              		.loc 1 109 25 is_stmt 0 view .LVU43
 196 0064 1123     		movs	r3, #17
 197 0066 0593     		str	r3, [sp, #20]
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 8


 198              		.loc 1 110 5 is_stmt 1 view .LVU44
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 199              		.loc 1 110 26 is_stmt 0 view .LVU45
 200 0068 0326     		movs	r6, #3
 201 006a 0696     		str	r6, [sp, #24]
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 202              		.loc 1 111 5 is_stmt 1 view .LVU46
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 203              		.loc 1 112 5 view .LVU47
 204 006c 05A9     		add	r1, sp, #20
 205 006e 3648     		ldr	r0, .L15+12
 206              	.LVL3:
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 207              		.loc 1 112 5 is_stmt 0 view .LVU48
 208 0070 FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL4:
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 210              		.loc 1 114 5 is_stmt 1 view .LVU49
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 211              		.loc 1 114 25 is_stmt 0 view .LVU50
 212 0074 0223     		movs	r3, #2
 213 0076 0593     		str	r3, [sp, #20]
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 214              		.loc 1 115 5 is_stmt 1 view .LVU51
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 215              		.loc 1 115 26 is_stmt 0 view .LVU52
 216 0078 0696     		str	r6, [sp, #24]
 116:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 217              		.loc 1 116 5 is_stmt 1 view .LVU53
 116:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 218              		.loc 1 116 26 is_stmt 0 view .LVU54
 219 007a 0795     		str	r5, [sp, #28]
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 220              		.loc 1 117 5 is_stmt 1 view .LVU55
 221 007c 05A9     		add	r1, sp, #20
 222 007e 3348     		ldr	r0, .L15+16
 223 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 224              	.LVL5:
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 225              		.loc 1 121 5 view .LVU56
 121:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 226              		.loc 1 121 24 is_stmt 0 view .LVU57
 227 0084 3248     		ldr	r0, .L15+20
 228 0086 334B     		ldr	r3, .L15+24
 229 0088 0360     		str	r3, [r0]
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 230              		.loc 1 122 5 is_stmt 1 view .LVU58
 122:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 231              		.loc 1 122 28 is_stmt 0 view .LVU59
 232 008a 4560     		str	r5, [r0, #4]
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 233              		.loc 1 123 5 is_stmt 1 view .LVU60
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 234              		.loc 1 123 30 is_stmt 0 view .LVU61
 235 008c 8560     		str	r5, [r0, #8]
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 236              		.loc 1 124 5 is_stmt 1 view .LVU62
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 9


 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 237              		.loc 1 124 30 is_stmt 0 view .LVU63
 238 008e C560     		str	r5, [r0, #12]
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 239              		.loc 1 125 5 is_stmt 1 view .LVU64
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 240              		.loc 1 125 27 is_stmt 0 view .LVU65
 241 0090 4FF48063 		mov	r3, #1024
 242 0094 0361     		str	r3, [r0, #16]
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 243              		.loc 1 126 5 is_stmt 1 view .LVU66
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 244              		.loc 1 126 40 is_stmt 0 view .LVU67
 245 0096 4FF48053 		mov	r3, #4096
 246 009a 4361     		str	r3, [r0, #20]
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 247              		.loc 1 127 5 is_stmt 1 view .LVU68
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 248              		.loc 1 127 37 is_stmt 0 view .LVU69
 249 009c 4FF48043 		mov	r3, #16384
 250 00a0 8361     		str	r3, [r0, #24]
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 251              		.loc 1 128 5 is_stmt 1 view .LVU70
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 252              		.loc 1 128 25 is_stmt 0 view .LVU71
 253 00a2 4FF48073 		mov	r3, #256
 254 00a6 C361     		str	r3, [r0, #28]
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 255              		.loc 1 129 5 is_stmt 1 view .LVU72
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 256              		.loc 1 129 29 is_stmt 0 view .LVU73
 257 00a8 0562     		str	r5, [r0, #32]
 130:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 258              		.loc 1 130 5 is_stmt 1 view .LVU74
 130:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 259              		.loc 1 130 29 is_stmt 0 view .LVU75
 260 00aa 4562     		str	r5, [r0, #36]
 131:Core/Src/stm32f4xx_hal_msp.c ****     {
 261              		.loc 1 131 5 is_stmt 1 view .LVU76
 131:Core/Src/stm32f4xx_hal_msp.c ****     {
 262              		.loc 1 131 9 is_stmt 0 view .LVU77
 263 00ac FFF7FEFF 		bl	HAL_DMA_Init
 264              	.LVL6:
 131:Core/Src/stm32f4xx_hal_msp.c ****     {
 265              		.loc 1 131 8 view .LVU78
 266 00b0 18B9     		cbnz	r0, .L13
 267              	.L7:
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 268              		.loc 1 136 5 is_stmt 1 view .LVU79
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 269              		.loc 1 136 5 view .LVU80
 270 00b2 274B     		ldr	r3, .L15+20
 271 00b4 A363     		str	r3, [r4, #56]
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 272              		.loc 1 136 5 view .LVU81
 273 00b6 9C63     		str	r4, [r3, #56]
 136:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 10


 274              		.loc 1 136 5 view .LVU82
 275 00b8 B2E7     		b	.L5
 276              	.L13:
 133:Core/Src/stm32f4xx_hal_msp.c ****     }
 277              		.loc 1 133 7 view .LVU83
 278 00ba FFF7FEFF 		bl	Error_Handler
 279              	.LVL7:
 280 00be F8E7     		b	.L7
 281              	.LVL8:
 282              	.L12:
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 283              		.loc 1 148 5 view .LVU84
 284              	.LBB7:
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 285              		.loc 1 148 5 view .LVU85
 286 00c0 0025     		movs	r5, #0
 287 00c2 0395     		str	r5, [sp, #12]
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 288              		.loc 1 148 5 view .LVU86
 289 00c4 1F4B     		ldr	r3, .L15+8
 290 00c6 5A6C     		ldr	r2, [r3, #68]
 291 00c8 42F40072 		orr	r2, r2, #512
 292 00cc 5A64     		str	r2, [r3, #68]
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 293              		.loc 1 148 5 view .LVU87
 294 00ce 5A6C     		ldr	r2, [r3, #68]
 295 00d0 02F40072 		and	r2, r2, #512
 296 00d4 0392     		str	r2, [sp, #12]
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 297              		.loc 1 148 5 view .LVU88
 298 00d6 039A     		ldr	r2, [sp, #12]
 299              	.LBE7:
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 300              		.loc 1 148 5 view .LVU89
 150:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 301              		.loc 1 150 5 view .LVU90
 302              	.LBB8:
 150:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 303              		.loc 1 150 5 view .LVU91
 304 00d8 0495     		str	r5, [sp, #16]
 150:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 305              		.loc 1 150 5 view .LVU92
 306 00da 1A6B     		ldr	r2, [r3, #48]
 307 00dc 42F00402 		orr	r2, r2, #4
 308 00e0 1A63     		str	r2, [r3, #48]
 150:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 309              		.loc 1 150 5 view .LVU93
 310 00e2 1B6B     		ldr	r3, [r3, #48]
 311 00e4 03F00403 		and	r3, r3, #4
 312 00e8 0493     		str	r3, [sp, #16]
 150:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 313              		.loc 1 150 5 view .LVU94
 314 00ea 049B     		ldr	r3, [sp, #16]
 315              	.LBE8:
 150:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 316              		.loc 1 150 5 view .LVU95
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 11


 317              		.loc 1 155 5 view .LVU96
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 318              		.loc 1 155 25 is_stmt 0 view .LVU97
 319 00ec 2223     		movs	r3, #34
 320 00ee 0593     		str	r3, [sp, #20]
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 321              		.loc 1 156 5 is_stmt 1 view .LVU98
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 322              		.loc 1 156 26 is_stmt 0 view .LVU99
 323 00f0 0323     		movs	r3, #3
 324 00f2 0693     		str	r3, [sp, #24]
 157:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 325              		.loc 1 157 5 is_stmt 1 view .LVU100
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 326              		.loc 1 158 5 view .LVU101
 327 00f4 05A9     		add	r1, sp, #20
 328 00f6 1448     		ldr	r0, .L15+12
 329              	.LVL9:
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 330              		.loc 1 158 5 is_stmt 0 view .LVU102
 331 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 332              	.LVL10:
 162:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 333              		.loc 1 162 5 is_stmt 1 view .LVU103
 162:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 334              		.loc 1 162 24 is_stmt 0 view .LVU104
 335 00fc 1648     		ldr	r0, .L15+28
 336 00fe 174B     		ldr	r3, .L15+32
 337 0100 0360     		str	r3, [r0]
 163:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 338              		.loc 1 163 5 is_stmt 1 view .LVU105
 163:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 339              		.loc 1 163 28 is_stmt 0 view .LVU106
 340 0102 4FF00073 		mov	r3, #33554432
 341 0106 4360     		str	r3, [r0, #4]
 164:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 342              		.loc 1 164 5 is_stmt 1 view .LVU107
 164:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 343              		.loc 1 164 30 is_stmt 0 view .LVU108
 344 0108 8560     		str	r5, [r0, #8]
 165:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 345              		.loc 1 165 5 is_stmt 1 view .LVU109
 165:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 346              		.loc 1 165 30 is_stmt 0 view .LVU110
 347 010a C560     		str	r5, [r0, #12]
 166:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 348              		.loc 1 166 5 is_stmt 1 view .LVU111
 166:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 349              		.loc 1 166 27 is_stmt 0 view .LVU112
 350 010c 4FF48063 		mov	r3, #1024
 351 0110 0361     		str	r3, [r0, #16]
 167:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 352              		.loc 1 167 5 is_stmt 1 view .LVU113
 167:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 353              		.loc 1 167 40 is_stmt 0 view .LVU114
 354 0112 4FF48053 		mov	r3, #4096
 355 0116 4361     		str	r3, [r0, #20]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 12


 168:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Mode = DMA_CIRCULAR;
 356              		.loc 1 168 5 is_stmt 1 view .LVU115
 168:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Mode = DMA_CIRCULAR;
 357              		.loc 1 168 37 is_stmt 0 view .LVU116
 358 0118 4FF48043 		mov	r3, #16384
 359 011c 8361     		str	r3, [r0, #24]
 169:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 360              		.loc 1 169 5 is_stmt 1 view .LVU117
 169:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 361              		.loc 1 169 25 is_stmt 0 view .LVU118
 362 011e 4FF48073 		mov	r3, #256
 363 0122 C361     		str	r3, [r0, #28]
 170:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 364              		.loc 1 170 5 is_stmt 1 view .LVU119
 170:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 365              		.loc 1 170 29 is_stmt 0 view .LVU120
 366 0124 0562     		str	r5, [r0, #32]
 171:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 367              		.loc 1 171 5 is_stmt 1 view .LVU121
 171:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 368              		.loc 1 171 29 is_stmt 0 view .LVU122
 369 0126 4562     		str	r5, [r0, #36]
 172:Core/Src/stm32f4xx_hal_msp.c ****     {
 370              		.loc 1 172 5 is_stmt 1 view .LVU123
 172:Core/Src/stm32f4xx_hal_msp.c ****     {
 371              		.loc 1 172 9 is_stmt 0 view .LVU124
 372 0128 FFF7FEFF 		bl	HAL_DMA_Init
 373              	.LVL11:
 172:Core/Src/stm32f4xx_hal_msp.c ****     {
 374              		.loc 1 172 8 view .LVU125
 375 012c 18B9     		cbnz	r0, .L14
 376              	.L9:
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 377              		.loc 1 177 5 is_stmt 1 view .LVU126
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 378              		.loc 1 177 5 view .LVU127
 379 012e 0A4B     		ldr	r3, .L15+28
 380 0130 A363     		str	r3, [r4, #56]
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 381              		.loc 1 177 5 view .LVU128
 382 0132 9C63     		str	r4, [r3, #56]
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 383              		.loc 1 177 5 view .LVU129
 384              		.loc 1 184 1 is_stmt 0 view .LVU130
 385 0134 74E7     		b	.L5
 386              	.L14:
 174:Core/Src/stm32f4xx_hal_msp.c ****     }
 387              		.loc 1 174 7 is_stmt 1 view .LVU131
 388 0136 FFF7FEFF 		bl	Error_Handler
 389              	.LVL12:
 390 013a F8E7     		b	.L9
 391              	.L16:
 392              		.align	2
 393              	.L15:
 394 013c 00200140 		.word	1073815552
 395 0140 00210140 		.word	1073815808
 396 0144 00380240 		.word	1073887232
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 13


 397 0148 00080240 		.word	1073874944
 398 014c 00040240 		.word	1073873920
 399 0150 00000000 		.word	hdma_adc1
 400 0154 10640240 		.word	1073898512
 401 0158 00000000 		.word	hdma_adc2
 402 015c 40640240 		.word	1073898560
 403              		.cfi_endproc
 404              	.LFE236:
 406              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 407              		.align	1
 408              		.global	HAL_ADC_MspDeInit
 409              		.syntax unified
 410              		.thumb
 411              		.thumb_func
 412              		.fpu fpv4-sp-d16
 414              	HAL_ADC_MspDeInit:
 415              	.LVL13:
 416              	.LFB237:
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c **** /**
 187:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 188:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 189:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 190:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 191:Core/Src/stm32f4xx_hal_msp.c **** */
 192:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 193:Core/Src/stm32f4xx_hal_msp.c **** {
 417              		.loc 1 193 1 view -0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 0
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421              		.loc 1 193 1 is_stmt 0 view .LVU133
 422 0000 10B5     		push	{r4, lr}
 423              	.LCFI6:
 424              		.cfi_def_cfa_offset 8
 425              		.cfi_offset 4, -8
 426              		.cfi_offset 14, -4
 427 0002 0446     		mov	r4, r0
 194:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 428              		.loc 1 194 3 is_stmt 1 view .LVU134
 429              		.loc 1 194 10 is_stmt 0 view .LVU135
 430 0004 0368     		ldr	r3, [r0]
 431              		.loc 1 194 5 view .LVU136
 432 0006 134A     		ldr	r2, .L23
 433 0008 9342     		cmp	r3, r2
 434 000a 03D0     		beq	.L21
 195:Core/Src/stm32f4xx_hal_msp.c ****   {
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 199:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 200:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 203:Core/Src/stm32f4xx_hal_msp.c ****     PC0     ------> ADC1_IN10
 204:Core/Src/stm32f4xx_hal_msp.c ****     PC4     ------> ADC1_IN14
 205:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> ADC1_IN9
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 14


 206:Core/Src/stm32f4xx_hal_msp.c ****     */
 207:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_4);
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1);
 210:Core/Src/stm32f4xx_hal_msp.c **** 
 211:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 212:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 215:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 216:Core/Src/stm32f4xx_hal_msp.c ****   }
 217:Core/Src/stm32f4xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 435              		.loc 1 217 8 is_stmt 1 view .LVU137
 436              		.loc 1 217 10 is_stmt 0 view .LVU138
 437 000c 124A     		ldr	r2, .L23+4
 438 000e 9342     		cmp	r3, r2
 439 0010 12D0     		beq	.L22
 440              	.LVL14:
 441              	.L17:
 218:Core/Src/stm32f4xx_hal_msp.c ****   {
 219:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 222:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 223:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_DISABLE();
 224:Core/Src/stm32f4xx_hal_msp.c **** 
 225:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 226:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> ADC2_IN11
 227:Core/Src/stm32f4xx_hal_msp.c ****     PC5     ------> ADC2_IN15
 228:Core/Src/stm32f4xx_hal_msp.c ****     */
 229:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1|GPIO_PIN_5);
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 231:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC2 DMA DeInit */
 232:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 233:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 235:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 236:Core/Src/stm32f4xx_hal_msp.c ****   }
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 238:Core/Src/stm32f4xx_hal_msp.c **** }
 442              		.loc 1 238 1 view .LVU139
 443 0012 10BD     		pop	{r4, pc}
 444              	.LVL15:
 445              	.L21:
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 446              		.loc 1 200 5 is_stmt 1 view .LVU140
 447 0014 02F58C32 		add	r2, r2, #71680
 448 0018 536C     		ldr	r3, [r2, #68]
 449 001a 23F48073 		bic	r3, r3, #256
 450 001e 5364     		str	r3, [r2, #68]
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 451              		.loc 1 207 5 view .LVU141
 452 0020 1121     		movs	r1, #17
 453 0022 0E48     		ldr	r0, .L23+8
 454              	.LVL16:
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 455              		.loc 1 207 5 is_stmt 0 view .LVU142
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 15


 456 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 457              	.LVL17:
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 458              		.loc 1 209 5 is_stmt 1 view .LVU143
 459 0028 0221     		movs	r1, #2
 460 002a 0D48     		ldr	r0, .L23+12
 461 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 462              	.LVL18:
 212:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 463              		.loc 1 212 5 view .LVU144
 464 0030 A06B     		ldr	r0, [r4, #56]
 465 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 466              	.LVL19:
 467 0036 ECE7     		b	.L17
 468              	.LVL20:
 469              	.L22:
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 470              		.loc 1 223 5 view .LVU145
 471 0038 0A4A     		ldr	r2, .L23+16
 472 003a 536C     		ldr	r3, [r2, #68]
 473 003c 23F40073 		bic	r3, r3, #512
 474 0040 5364     		str	r3, [r2, #68]
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 475              		.loc 1 229 5 view .LVU146
 476 0042 2221     		movs	r1, #34
 477 0044 0548     		ldr	r0, .L23+8
 478              	.LVL21:
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 479              		.loc 1 229 5 is_stmt 0 view .LVU147
 480 0046 FFF7FEFF 		bl	HAL_GPIO_DeInit
 481              	.LVL22:
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 482              		.loc 1 232 5 is_stmt 1 view .LVU148
 483 004a A06B     		ldr	r0, [r4, #56]
 484 004c FFF7FEFF 		bl	HAL_DMA_DeInit
 485              	.LVL23:
 486              		.loc 1 238 1 is_stmt 0 view .LVU149
 487 0050 DFE7     		b	.L17
 488              	.L24:
 489 0052 00BF     		.align	2
 490              	.L23:
 491 0054 00200140 		.word	1073815552
 492 0058 00210140 		.word	1073815808
 493 005c 00080240 		.word	1073874944
 494 0060 00040240 		.word	1073873920
 495 0064 00380240 		.word	1073887232
 496              		.cfi_endproc
 497              	.LFE237:
 499              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 500              		.align	1
 501              		.global	HAL_SPI_MspInit
 502              		.syntax unified
 503              		.thumb
 504              		.thumb_func
 505              		.fpu fpv4-sp-d16
 507              	HAL_SPI_MspInit:
 508              	.LVL24:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 16


 509              	.LFB238:
 239:Core/Src/stm32f4xx_hal_msp.c **** 
 240:Core/Src/stm32f4xx_hal_msp.c **** /**
 241:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 242:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 243:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 244:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 245:Core/Src/stm32f4xx_hal_msp.c **** */
 246:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 247:Core/Src/stm32f4xx_hal_msp.c **** {
 510              		.loc 1 247 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 32
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514              		.loc 1 247 1 is_stmt 0 view .LVU151
 515 0000 00B5     		push	{lr}
 516              	.LCFI7:
 517              		.cfi_def_cfa_offset 4
 518              		.cfi_offset 14, -4
 519 0002 89B0     		sub	sp, sp, #36
 520              	.LCFI8:
 521              		.cfi_def_cfa_offset 40
 248:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 522              		.loc 1 248 3 is_stmt 1 view .LVU152
 523              		.loc 1 248 20 is_stmt 0 view .LVU153
 524 0004 0023     		movs	r3, #0
 525 0006 0393     		str	r3, [sp, #12]
 526 0008 0493     		str	r3, [sp, #16]
 527 000a 0593     		str	r3, [sp, #20]
 528 000c 0693     		str	r3, [sp, #24]
 529 000e 0793     		str	r3, [sp, #28]
 249:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI3)
 530              		.loc 1 249 3 is_stmt 1 view .LVU154
 531              		.loc 1 249 10 is_stmt 0 view .LVU155
 532 0010 0268     		ldr	r2, [r0]
 533              		.loc 1 249 5 view .LVU156
 534 0012 154B     		ldr	r3, .L29
 535 0014 9A42     		cmp	r2, r3
 536 0016 02D0     		beq	.L28
 537              	.LVL25:
 538              	.L25:
 250:Core/Src/stm32f4xx_hal_msp.c ****   {
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 254:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 255:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 257:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 258:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 259:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 260:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 261:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 262:Core/Src/stm32f4xx_hal_msp.c ****     */
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 17


 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 267:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 268:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 270:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 272:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 273:Core/Src/stm32f4xx_hal_msp.c ****   }
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 275:Core/Src/stm32f4xx_hal_msp.c **** }
 539              		.loc 1 275 1 view .LVU157
 540 0018 09B0     		add	sp, sp, #36
 541              	.LCFI9:
 542              		.cfi_remember_state
 543              		.cfi_def_cfa_offset 4
 544              		@ sp needed
 545 001a 5DF804FB 		ldr	pc, [sp], #4
 546              	.LVL26:
 547              	.L28:
 548              	.LCFI10:
 549              		.cfi_restore_state
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 550              		.loc 1 255 5 is_stmt 1 view .LVU158
 551              	.LBB9:
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 552              		.loc 1 255 5 view .LVU159
 553 001e 0021     		movs	r1, #0
 554 0020 0191     		str	r1, [sp, #4]
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 555              		.loc 1 255 5 view .LVU160
 556 0022 03F5FE33 		add	r3, r3, #130048
 557 0026 1A6C     		ldr	r2, [r3, #64]
 558 0028 42F40042 		orr	r2, r2, #32768
 559 002c 1A64     		str	r2, [r3, #64]
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 560              		.loc 1 255 5 view .LVU161
 561 002e 1A6C     		ldr	r2, [r3, #64]
 562 0030 02F40042 		and	r2, r2, #32768
 563 0034 0192     		str	r2, [sp, #4]
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 564              		.loc 1 255 5 view .LVU162
 565 0036 019A     		ldr	r2, [sp, #4]
 566              	.LBE9:
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 567              		.loc 1 255 5 view .LVU163
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 568              		.loc 1 257 5 view .LVU164
 569              	.LBB10:
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 570              		.loc 1 257 5 view .LVU165
 571 0038 0291     		str	r1, [sp, #8]
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 572              		.loc 1 257 5 view .LVU166
 573 003a 1A6B     		ldr	r2, [r3, #48]
 574 003c 42F00402 		orr	r2, r2, #4
 575 0040 1A63     		str	r2, [r3, #48]
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 18


 576              		.loc 1 257 5 view .LVU167
 577 0042 1B6B     		ldr	r3, [r3, #48]
 578 0044 03F00403 		and	r3, r3, #4
 579 0048 0293     		str	r3, [sp, #8]
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 580              		.loc 1 257 5 view .LVU168
 581 004a 029B     		ldr	r3, [sp, #8]
 582              	.LBE10:
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 583              		.loc 1 257 5 view .LVU169
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 584              		.loc 1 263 5 view .LVU170
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 585              		.loc 1 263 25 is_stmt 0 view .LVU171
 586 004c 4FF4E053 		mov	r3, #7168
 587 0050 0393     		str	r3, [sp, #12]
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 588              		.loc 1 264 5 is_stmt 1 view .LVU172
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 589              		.loc 1 264 26 is_stmt 0 view .LVU173
 590 0052 0223     		movs	r3, #2
 591 0054 0493     		str	r3, [sp, #16]
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 592              		.loc 1 265 5 is_stmt 1 view .LVU174
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 593              		.loc 1 266 5 view .LVU175
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 594              		.loc 1 266 27 is_stmt 0 view .LVU176
 595 0056 0323     		movs	r3, #3
 596 0058 0693     		str	r3, [sp, #24]
 267:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 597              		.loc 1 267 5 is_stmt 1 view .LVU177
 267:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 598              		.loc 1 267 31 is_stmt 0 view .LVU178
 599 005a 0623     		movs	r3, #6
 600 005c 0793     		str	r3, [sp, #28]
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 601              		.loc 1 268 5 is_stmt 1 view .LVU179
 602 005e 03A9     		add	r1, sp, #12
 603 0060 0248     		ldr	r0, .L29+4
 604              	.LVL27:
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 605              		.loc 1 268 5 is_stmt 0 view .LVU180
 606 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 607              	.LVL28:
 608              		.loc 1 275 1 view .LVU181
 609 0066 D7E7     		b	.L25
 610              	.L30:
 611              		.align	2
 612              	.L29:
 613 0068 003C0040 		.word	1073757184
 614 006c 00080240 		.word	1073874944
 615              		.cfi_endproc
 616              	.LFE238:
 618              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 619              		.align	1
 620              		.global	HAL_SPI_MspDeInit
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 19


 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 624              		.fpu fpv4-sp-d16
 626              	HAL_SPI_MspDeInit:
 627              	.LVL29:
 628              	.LFB239:
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 277:Core/Src/stm32f4xx_hal_msp.c **** /**
 278:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 279:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 280:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 281:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 282:Core/Src/stm32f4xx_hal_msp.c **** */
 283:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 284:Core/Src/stm32f4xx_hal_msp.c **** {
 629              		.loc 1 284 1 is_stmt 1 view -0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633              		.loc 1 284 1 is_stmt 0 view .LVU183
 634 0000 08B5     		push	{r3, lr}
 635              	.LCFI11:
 636              		.cfi_def_cfa_offset 8
 637              		.cfi_offset 3, -8
 638              		.cfi_offset 14, -4
 285:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI3)
 639              		.loc 1 285 3 is_stmt 1 view .LVU184
 640              		.loc 1 285 10 is_stmt 0 view .LVU185
 641 0002 0268     		ldr	r2, [r0]
 642              		.loc 1 285 5 view .LVU186
 643 0004 074B     		ldr	r3, .L35
 644 0006 9A42     		cmp	r2, r3
 645 0008 00D0     		beq	.L34
 646              	.LVL30:
 647              	.L31:
 286:Core/Src/stm32f4xx_hal_msp.c ****   {
 287:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 288:Core/Src/stm32f4xx_hal_msp.c **** 
 289:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 290:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 291:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 292:Core/Src/stm32f4xx_hal_msp.c **** 
 293:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 294:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 295:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 296:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 297:Core/Src/stm32f4xx_hal_msp.c ****     */
 298:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 300:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 301:Core/Src/stm32f4xx_hal_msp.c **** 
 302:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 303:Core/Src/stm32f4xx_hal_msp.c ****   }
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 305:Core/Src/stm32f4xx_hal_msp.c **** }
 648              		.loc 1 305 1 view .LVU187
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 20


 649 000a 08BD     		pop	{r3, pc}
 650              	.LVL31:
 651              	.L34:
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 652              		.loc 1 291 5 is_stmt 1 view .LVU188
 653 000c 064A     		ldr	r2, .L35+4
 654 000e 136C     		ldr	r3, [r2, #64]
 655 0010 23F40043 		bic	r3, r3, #32768
 656 0014 1364     		str	r3, [r2, #64]
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 657              		.loc 1 298 5 view .LVU189
 658 0016 4FF4E051 		mov	r1, #7168
 659 001a 0448     		ldr	r0, .L35+8
 660              	.LVL32:
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 661              		.loc 1 298 5 is_stmt 0 view .LVU190
 662 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 663              	.LVL33:
 664              		.loc 1 305 1 view .LVU191
 665 0020 F3E7     		b	.L31
 666              	.L36:
 667 0022 00BF     		.align	2
 668              	.L35:
 669 0024 003C0040 		.word	1073757184
 670 0028 00380240 		.word	1073887232
 671 002c 00080240 		.word	1073874944
 672              		.cfi_endproc
 673              	.LFE239:
 675              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 676              		.align	1
 677              		.global	HAL_TIM_Base_MspInit
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 681              		.fpu fpv4-sp-d16
 683              	HAL_TIM_Base_MspInit:
 684              	.LVL34:
 685              	.LFB240:
 306:Core/Src/stm32f4xx_hal_msp.c **** 
 307:Core/Src/stm32f4xx_hal_msp.c **** /**
 308:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 309:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 310:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 311:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 312:Core/Src/stm32f4xx_hal_msp.c **** */
 313:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 314:Core/Src/stm32f4xx_hal_msp.c **** {
 686              		.loc 1 314 1 is_stmt 1 view -0
 687              		.cfi_startproc
 688              		@ args = 0, pretend = 0, frame = 16
 689              		@ frame_needed = 0, uses_anonymous_args = 0
 690              		.loc 1 314 1 is_stmt 0 view .LVU193
 691 0000 00B5     		push	{lr}
 692              	.LCFI12:
 693              		.cfi_def_cfa_offset 4
 694              		.cfi_offset 14, -4
 695 0002 85B0     		sub	sp, sp, #20
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 21


 696              	.LCFI13:
 697              		.cfi_def_cfa_offset 24
 315:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 698              		.loc 1 315 3 is_stmt 1 view .LVU194
 699              		.loc 1 315 15 is_stmt 0 view .LVU195
 700 0004 0368     		ldr	r3, [r0]
 701              		.loc 1 315 5 view .LVU196
 702 0006 284A     		ldr	r2, .L47
 703 0008 9342     		cmp	r3, r2
 704 000a 0BD0     		beq	.L43
 316:Core/Src/stm32f4xx_hal_msp.c ****   {
 317:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 318:Core/Src/stm32f4xx_hal_msp.c **** 
 319:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 320:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 321:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 322:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 323:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 324:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 325:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 326:Core/Src/stm32f4xx_hal_msp.c **** 
 327:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 328:Core/Src/stm32f4xx_hal_msp.c ****   }
 329:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 705              		.loc 1 329 8 is_stmt 1 view .LVU197
 706              		.loc 1 329 10 is_stmt 0 view .LVU198
 707 000c B3F1804F 		cmp	r3, #1073741824
 708 0010 1CD0     		beq	.L44
 330:Core/Src/stm32f4xx_hal_msp.c ****   {
 331:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 333:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 334:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 335:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 336:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 338:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 339:Core/Src/stm32f4xx_hal_msp.c ****   }
 340:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 709              		.loc 1 340 8 is_stmt 1 view .LVU199
 710              		.loc 1 340 10 is_stmt 0 view .LVU200
 711 0012 264A     		ldr	r2, .L47+4
 712 0014 9342     		cmp	r3, r2
 713 0016 26D0     		beq	.L45
 341:Core/Src/stm32f4xx_hal_msp.c ****   {
 342:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 344:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 345:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 346:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 347:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 348:Core/Src/stm32f4xx_hal_msp.c **** 
 349:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 350:Core/Src/stm32f4xx_hal_msp.c ****   }
 351:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM8)
 714              		.loc 1 351 8 is_stmt 1 view .LVU201
 715              		.loc 1 351 10 is_stmt 0 view .LVU202
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 22


 716 0018 254A     		ldr	r2, .L47+8
 717 001a 9342     		cmp	r3, r2
 718 001c 30D0     		beq	.L46
 719              	.LVL35:
 720              	.L37:
 352:Core/Src/stm32f4xx_hal_msp.c ****   {
 353:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 355:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 0 */
 356:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 357:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 358:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM8 interrupt Init */
 359:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 360:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 361:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 362:Core/Src/stm32f4xx_hal_msp.c **** 
 363:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspInit 1 */
 364:Core/Src/stm32f4xx_hal_msp.c ****   }
 365:Core/Src/stm32f4xx_hal_msp.c **** 
 366:Core/Src/stm32f4xx_hal_msp.c **** }
 721              		.loc 1 366 1 view .LVU203
 722 001e 05B0     		add	sp, sp, #20
 723              	.LCFI14:
 724              		.cfi_remember_state
 725              		.cfi_def_cfa_offset 4
 726              		@ sp needed
 727 0020 5DF804FB 		ldr	pc, [sp], #4
 728              	.LVL36:
 729              	.L43:
 730              	.LCFI15:
 731              		.cfi_restore_state
 321:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 732              		.loc 1 321 5 is_stmt 1 view .LVU204
 733              	.LBB11:
 321:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 734              		.loc 1 321 5 view .LVU205
 735 0024 0021     		movs	r1, #0
 736 0026 0091     		str	r1, [sp]
 321:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 737              		.loc 1 321 5 view .LVU206
 738 0028 224B     		ldr	r3, .L47+12
 739 002a 5A6C     		ldr	r2, [r3, #68]
 740 002c 42F00102 		orr	r2, r2, #1
 741 0030 5A64     		str	r2, [r3, #68]
 321:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 742              		.loc 1 321 5 view .LVU207
 743 0032 5B6C     		ldr	r3, [r3, #68]
 744 0034 03F00103 		and	r3, r3, #1
 745 0038 0093     		str	r3, [sp]
 321:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 746              		.loc 1 321 5 view .LVU208
 747 003a 009B     		ldr	r3, [sp]
 748              	.LBE11:
 321:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 749              		.loc 1 321 5 view .LVU209
 323:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 750              		.loc 1 323 5 view .LVU210
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 23


 751 003c 0A46     		mov	r2, r1
 752 003e 1920     		movs	r0, #25
 753              	.LVL37:
 323:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 754              		.loc 1 323 5 is_stmt 0 view .LVU211
 755 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 756              	.LVL38:
 324:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 757              		.loc 1 324 5 is_stmt 1 view .LVU212
 758 0044 1920     		movs	r0, #25
 759 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 760              	.LVL39:
 761 004a E8E7     		b	.L37
 762              	.LVL40:
 763              	.L44:
 335:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 764              		.loc 1 335 5 view .LVU213
 765              	.LBB12:
 335:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 766              		.loc 1 335 5 view .LVU214
 767 004c 0023     		movs	r3, #0
 768 004e 0193     		str	r3, [sp, #4]
 335:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 769              		.loc 1 335 5 view .LVU215
 770 0050 184B     		ldr	r3, .L47+12
 771 0052 1A6C     		ldr	r2, [r3, #64]
 772 0054 42F00102 		orr	r2, r2, #1
 773 0058 1A64     		str	r2, [r3, #64]
 335:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 774              		.loc 1 335 5 view .LVU216
 775 005a 1B6C     		ldr	r3, [r3, #64]
 776 005c 03F00103 		and	r3, r3, #1
 777 0060 0193     		str	r3, [sp, #4]
 335:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 778              		.loc 1 335 5 view .LVU217
 779 0062 019B     		ldr	r3, [sp, #4]
 780              	.LBE12:
 335:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 781              		.loc 1 335 5 view .LVU218
 782 0064 DBE7     		b	.L37
 783              	.L45:
 346:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 784              		.loc 1 346 5 view .LVU219
 785              	.LBB13:
 346:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 786              		.loc 1 346 5 view .LVU220
 787 0066 0023     		movs	r3, #0
 788 0068 0293     		str	r3, [sp, #8]
 346:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 789              		.loc 1 346 5 view .LVU221
 790 006a 124B     		ldr	r3, .L47+12
 791 006c 1A6C     		ldr	r2, [r3, #64]
 792 006e 42F00802 		orr	r2, r2, #8
 793 0072 1A64     		str	r2, [r3, #64]
 346:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 794              		.loc 1 346 5 view .LVU222
 795 0074 1B6C     		ldr	r3, [r3, #64]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 24


 796 0076 03F00803 		and	r3, r3, #8
 797 007a 0293     		str	r3, [sp, #8]
 346:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 798              		.loc 1 346 5 view .LVU223
 799 007c 029B     		ldr	r3, [sp, #8]
 800              	.LBE13:
 346:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 801              		.loc 1 346 5 view .LVU224
 802 007e CEE7     		b	.L37
 803              	.L46:
 357:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM8 interrupt Init */
 804              		.loc 1 357 5 view .LVU225
 805              	.LBB14:
 357:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM8 interrupt Init */
 806              		.loc 1 357 5 view .LVU226
 807 0080 0022     		movs	r2, #0
 808 0082 0392     		str	r2, [sp, #12]
 357:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM8 interrupt Init */
 809              		.loc 1 357 5 view .LVU227
 810 0084 0B4B     		ldr	r3, .L47+12
 811 0086 596C     		ldr	r1, [r3, #68]
 812 0088 41F00201 		orr	r1, r1, #2
 813 008c 5964     		str	r1, [r3, #68]
 357:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM8 interrupt Init */
 814              		.loc 1 357 5 view .LVU228
 815 008e 5B6C     		ldr	r3, [r3, #68]
 816 0090 03F00203 		and	r3, r3, #2
 817 0094 0393     		str	r3, [sp, #12]
 357:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM8 interrupt Init */
 818              		.loc 1 357 5 view .LVU229
 819 0096 039B     		ldr	r3, [sp, #12]
 820              	.LBE14:
 357:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM8 interrupt Init */
 821              		.loc 1 357 5 view .LVU230
 359:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 822              		.loc 1 359 5 view .LVU231
 823 0098 0121     		movs	r1, #1
 824 009a 2C20     		movs	r0, #44
 825              	.LVL41:
 359:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 826              		.loc 1 359 5 is_stmt 0 view .LVU232
 827 009c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 828              	.LVL42:
 360:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 829              		.loc 1 360 5 is_stmt 1 view .LVU233
 830 00a0 2C20     		movs	r0, #44
 831 00a2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 832              	.LVL43:
 833              		.loc 1 366 1 is_stmt 0 view .LVU234
 834 00a6 BAE7     		b	.L37
 835              	.L48:
 836              		.align	2
 837              	.L47:
 838 00a8 00000140 		.word	1073807360
 839 00ac 000C0040 		.word	1073744896
 840 00b0 00040140 		.word	1073808384
 841 00b4 00380240 		.word	1073887232
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 25


 842              		.cfi_endproc
 843              	.LFE240:
 845              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 846              		.align	1
 847              		.global	HAL_TIM_Encoder_MspInit
 848              		.syntax unified
 849              		.thumb
 850              		.thumb_func
 851              		.fpu fpv4-sp-d16
 853              	HAL_TIM_Encoder_MspInit:
 854              	.LVL44:
 855              	.LFB241:
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 368:Core/Src/stm32f4xx_hal_msp.c **** /**
 369:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
 370:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 371:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 372:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 373:Core/Src/stm32f4xx_hal_msp.c **** */
 374:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
 375:Core/Src/stm32f4xx_hal_msp.c **** {
 856              		.loc 1 375 1 is_stmt 1 view -0
 857              		.cfi_startproc
 858              		@ args = 0, pretend = 0, frame = 40
 859              		@ frame_needed = 0, uses_anonymous_args = 0
 860              		.loc 1 375 1 is_stmt 0 view .LVU236
 861 0000 00B5     		push	{lr}
 862              	.LCFI16:
 863              		.cfi_def_cfa_offset 4
 864              		.cfi_offset 14, -4
 865 0002 8BB0     		sub	sp, sp, #44
 866              	.LCFI17:
 867              		.cfi_def_cfa_offset 48
 376:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 868              		.loc 1 376 3 is_stmt 1 view .LVU237
 869              		.loc 1 376 20 is_stmt 0 view .LVU238
 870 0004 0023     		movs	r3, #0
 871 0006 0593     		str	r3, [sp, #20]
 872 0008 0693     		str	r3, [sp, #24]
 873 000a 0793     		str	r3, [sp, #28]
 874 000c 0893     		str	r3, [sp, #32]
 875 000e 0993     		str	r3, [sp, #36]
 377:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM3)
 876              		.loc 1 377 3 is_stmt 1 view .LVU239
 877              		.loc 1 377 18 is_stmt 0 view .LVU240
 878 0010 0368     		ldr	r3, [r0]
 879              		.loc 1 377 5 view .LVU241
 880 0012 244A     		ldr	r2, .L55
 881 0014 9342     		cmp	r3, r2
 882 0016 05D0     		beq	.L53
 378:Core/Src/stm32f4xx_hal_msp.c ****   {
 379:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 380:Core/Src/stm32f4xx_hal_msp.c **** 
 381:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 382:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 383:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 384:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 26


 385:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 386:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 387:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 388:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> TIM3_CH2
 389:Core/Src/stm32f4xx_hal_msp.c ****     */
 390:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 391:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 392:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 393:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 394:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 395:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 396:Core/Src/stm32f4xx_hal_msp.c **** 
 397:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 399:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 400:Core/Src/stm32f4xx_hal_msp.c ****   }
 401:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM4)
 883              		.loc 1 401 8 is_stmt 1 view .LVU242
 884              		.loc 1 401 10 is_stmt 0 view .LVU243
 885 0018 234A     		ldr	r2, .L55+4
 886 001a 9342     		cmp	r3, r2
 887 001c 22D0     		beq	.L54
 888              	.LVL45:
 889              	.L49:
 402:Core/Src/stm32f4xx_hal_msp.c ****   {
 403:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 405:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 406:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 407:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 408:Core/Src/stm32f4xx_hal_msp.c **** 
 409:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 410:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 411:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 412:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 413:Core/Src/stm32f4xx_hal_msp.c ****     */
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 415:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 416:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 417:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 418:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 419:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 420:Core/Src/stm32f4xx_hal_msp.c **** 
 421:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 422:Core/Src/stm32f4xx_hal_msp.c **** 
 423:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 424:Core/Src/stm32f4xx_hal_msp.c ****   }
 425:Core/Src/stm32f4xx_hal_msp.c **** 
 426:Core/Src/stm32f4xx_hal_msp.c **** }
 890              		.loc 1 426 1 view .LVU244
 891 001e 0BB0     		add	sp, sp, #44
 892              	.LCFI18:
 893              		.cfi_remember_state
 894              		.cfi_def_cfa_offset 4
 895              		@ sp needed
 896 0020 5DF804FB 		ldr	pc, [sp], #4
 897              	.LVL46:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 27


 898              	.L53:
 899              	.LCFI19:
 900              		.cfi_restore_state
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 901              		.loc 1 383 5 is_stmt 1 view .LVU245
 902              	.LBB15:
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 903              		.loc 1 383 5 view .LVU246
 904 0024 0021     		movs	r1, #0
 905 0026 0191     		str	r1, [sp, #4]
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 906              		.loc 1 383 5 view .LVU247
 907 0028 204B     		ldr	r3, .L55+8
 908 002a 1A6C     		ldr	r2, [r3, #64]
 909 002c 42F00202 		orr	r2, r2, #2
 910 0030 1A64     		str	r2, [r3, #64]
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 911              		.loc 1 383 5 view .LVU248
 912 0032 1A6C     		ldr	r2, [r3, #64]
 913 0034 02F00202 		and	r2, r2, #2
 914 0038 0192     		str	r2, [sp, #4]
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 915              		.loc 1 383 5 view .LVU249
 916 003a 019A     		ldr	r2, [sp, #4]
 917              	.LBE15:
 383:Core/Src/stm32f4xx_hal_msp.c **** 
 918              		.loc 1 383 5 view .LVU250
 385:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 919              		.loc 1 385 5 view .LVU251
 920              	.LBB16:
 385:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 921              		.loc 1 385 5 view .LVU252
 922 003c 0291     		str	r1, [sp, #8]
 385:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 923              		.loc 1 385 5 view .LVU253
 924 003e 1A6B     		ldr	r2, [r3, #48]
 925 0040 42F00102 		orr	r2, r2, #1
 926 0044 1A63     		str	r2, [r3, #48]
 385:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 927              		.loc 1 385 5 view .LVU254
 928 0046 1B6B     		ldr	r3, [r3, #48]
 929 0048 03F00103 		and	r3, r3, #1
 930 004c 0293     		str	r3, [sp, #8]
 385:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 931              		.loc 1 385 5 view .LVU255
 932 004e 029B     		ldr	r3, [sp, #8]
 933              	.LBE16:
 385:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 934              		.loc 1 385 5 view .LVU256
 390:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 935              		.loc 1 390 5 view .LVU257
 390:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 936              		.loc 1 390 25 is_stmt 0 view .LVU258
 937 0050 C023     		movs	r3, #192
 938 0052 0593     		str	r3, [sp, #20]
 391:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 939              		.loc 1 391 5 is_stmt 1 view .LVU259
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 28


 391:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 940              		.loc 1 391 26 is_stmt 0 view .LVU260
 941 0054 0223     		movs	r3, #2
 942 0056 0693     		str	r3, [sp, #24]
 392:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 943              		.loc 1 392 5 is_stmt 1 view .LVU261
 393:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 944              		.loc 1 393 5 view .LVU262
 394:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 945              		.loc 1 394 5 view .LVU263
 394:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 946              		.loc 1 394 31 is_stmt 0 view .LVU264
 947 0058 0993     		str	r3, [sp, #36]
 395:Core/Src/stm32f4xx_hal_msp.c **** 
 948              		.loc 1 395 5 is_stmt 1 view .LVU265
 949 005a 05A9     		add	r1, sp, #20
 950 005c 1448     		ldr	r0, .L55+12
 951              	.LVL47:
 395:Core/Src/stm32f4xx_hal_msp.c **** 
 952              		.loc 1 395 5 is_stmt 0 view .LVU266
 953 005e FFF7FEFF 		bl	HAL_GPIO_Init
 954              	.LVL48:
 955 0062 DCE7     		b	.L49
 956              	.LVL49:
 957              	.L54:
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 958              		.loc 1 407 5 is_stmt 1 view .LVU267
 959              	.LBB17:
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 960              		.loc 1 407 5 view .LVU268
 961 0064 0021     		movs	r1, #0
 962 0066 0391     		str	r1, [sp, #12]
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 963              		.loc 1 407 5 view .LVU269
 964 0068 104B     		ldr	r3, .L55+8
 965 006a 1A6C     		ldr	r2, [r3, #64]
 966 006c 42F00402 		orr	r2, r2, #4
 967 0070 1A64     		str	r2, [r3, #64]
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 968              		.loc 1 407 5 view .LVU270
 969 0072 1A6C     		ldr	r2, [r3, #64]
 970 0074 02F00402 		and	r2, r2, #4
 971 0078 0392     		str	r2, [sp, #12]
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 972              		.loc 1 407 5 view .LVU271
 973 007a 039A     		ldr	r2, [sp, #12]
 974              	.LBE17:
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 975              		.loc 1 407 5 view .LVU272
 409:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 976              		.loc 1 409 5 view .LVU273
 977              	.LBB18:
 409:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 978              		.loc 1 409 5 view .LVU274
 979 007c 0491     		str	r1, [sp, #16]
 409:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 980              		.loc 1 409 5 view .LVU275
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 29


 981 007e 1A6B     		ldr	r2, [r3, #48]
 982 0080 42F00202 		orr	r2, r2, #2
 983 0084 1A63     		str	r2, [r3, #48]
 409:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 984              		.loc 1 409 5 view .LVU276
 985 0086 1B6B     		ldr	r3, [r3, #48]
 986 0088 03F00203 		and	r3, r3, #2
 987 008c 0493     		str	r3, [sp, #16]
 409:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 988              		.loc 1 409 5 view .LVU277
 989 008e 049B     		ldr	r3, [sp, #16]
 990              	.LBE18:
 409:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 991              		.loc 1 409 5 view .LVU278
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 992              		.loc 1 414 5 view .LVU279
 414:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 993              		.loc 1 414 25 is_stmt 0 view .LVU280
 994 0090 C023     		movs	r3, #192
 995 0092 0593     		str	r3, [sp, #20]
 415:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 996              		.loc 1 415 5 is_stmt 1 view .LVU281
 415:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 997              		.loc 1 415 26 is_stmt 0 view .LVU282
 998 0094 0223     		movs	r3, #2
 999 0096 0693     		str	r3, [sp, #24]
 416:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1000              		.loc 1 416 5 is_stmt 1 view .LVU283
 417:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 1001              		.loc 1 417 5 view .LVU284
 418:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1002              		.loc 1 418 5 view .LVU285
 418:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1003              		.loc 1 418 31 is_stmt 0 view .LVU286
 1004 0098 0993     		str	r3, [sp, #36]
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 1005              		.loc 1 419 5 is_stmt 1 view .LVU287
 1006 009a 05A9     		add	r1, sp, #20
 1007 009c 0548     		ldr	r0, .L55+16
 1008              	.LVL50:
 419:Core/Src/stm32f4xx_hal_msp.c **** 
 1009              		.loc 1 419 5 is_stmt 0 view .LVU288
 1010 009e FFF7FEFF 		bl	HAL_GPIO_Init
 1011              	.LVL51:
 1012              		.loc 1 426 1 view .LVU289
 1013 00a2 BCE7     		b	.L49
 1014              	.L56:
 1015              		.align	2
 1016              	.L55:
 1017 00a4 00040040 		.word	1073742848
 1018 00a8 00080040 		.word	1073743872
 1019 00ac 00380240 		.word	1073887232
 1020 00b0 00000240 		.word	1073872896
 1021 00b4 00040240 		.word	1073873920
 1022              		.cfi_endproc
 1023              	.LFE241:
 1025              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 30


 1026              		.align	1
 1027              		.global	HAL_TIM_MspPostInit
 1028              		.syntax unified
 1029              		.thumb
 1030              		.thumb_func
 1031              		.fpu fpv4-sp-d16
 1033              	HAL_TIM_MspPostInit:
 1034              	.LVL52:
 1035              	.LFB242:
 427:Core/Src/stm32f4xx_hal_msp.c **** 
 428:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 429:Core/Src/stm32f4xx_hal_msp.c **** {
 1036              		.loc 1 429 1 is_stmt 1 view -0
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 40
 1039              		@ frame_needed = 0, uses_anonymous_args = 0
 1040              		.loc 1 429 1 is_stmt 0 view .LVU291
 1041 0000 70B5     		push	{r4, r5, r6, lr}
 1042              	.LCFI20:
 1043              		.cfi_def_cfa_offset 16
 1044              		.cfi_offset 4, -16
 1045              		.cfi_offset 5, -12
 1046              		.cfi_offset 6, -8
 1047              		.cfi_offset 14, -4
 1048 0002 8AB0     		sub	sp, sp, #40
 1049              	.LCFI21:
 1050              		.cfi_def_cfa_offset 56
 430:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1051              		.loc 1 430 3 is_stmt 1 view .LVU292
 1052              		.loc 1 430 20 is_stmt 0 view .LVU293
 1053 0004 0023     		movs	r3, #0
 1054 0006 0593     		str	r3, [sp, #20]
 1055 0008 0693     		str	r3, [sp, #24]
 1056 000a 0793     		str	r3, [sp, #28]
 1057 000c 0893     		str	r3, [sp, #32]
 1058 000e 0993     		str	r3, [sp, #36]
 431:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM2)
 1059              		.loc 1 431 3 is_stmt 1 view .LVU294
 1060              		.loc 1 431 10 is_stmt 0 view .LVU295
 1061 0010 0368     		ldr	r3, [r0]
 1062              		.loc 1 431 5 view .LVU296
 1063 0012 B3F1804F 		cmp	r3, #1073741824
 1064 0016 07D0     		beq	.L62
 432:Core/Src/stm32f4xx_hal_msp.c ****   {
 433:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 434:Core/Src/stm32f4xx_hal_msp.c **** 
 435:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 436:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 437:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 438:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> TIM2_CH4
 439:Core/Src/stm32f4xx_hal_msp.c ****     */
 440:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 441:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 442:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 443:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 444:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 445:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 31


 446:Core/Src/stm32f4xx_hal_msp.c **** 
 447:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 448:Core/Src/stm32f4xx_hal_msp.c **** 
 449:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 450:Core/Src/stm32f4xx_hal_msp.c ****   }
 451:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim->Instance==TIM5)
 1065              		.loc 1 451 8 is_stmt 1 view .LVU297
 1066              		.loc 1 451 10 is_stmt 0 view .LVU298
 1067 0018 304A     		ldr	r2, .L65
 1068 001a 9342     		cmp	r3, r2
 1069 001c 1DD0     		beq	.L63
 452:Core/Src/stm32f4xx_hal_msp.c ****   {
 453:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
 454:Core/Src/stm32f4xx_hal_msp.c **** 
 455:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 0 */
 456:Core/Src/stm32f4xx_hal_msp.c **** 
 457:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 458:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 459:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> TIM5_CH2
 460:Core/Src/stm32f4xx_hal_msp.c ****     */
 461:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 462:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 463:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 464:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 465:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 466:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 467:Core/Src/stm32f4xx_hal_msp.c **** 
 468:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
 469:Core/Src/stm32f4xx_hal_msp.c **** 
 470:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspPostInit 1 */
 471:Core/Src/stm32f4xx_hal_msp.c ****   }
 472:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim->Instance==TIM8)
 1070              		.loc 1 472 8 is_stmt 1 view .LVU299
 1071              		.loc 1 472 10 is_stmt 0 view .LVU300
 1072 001e 304A     		ldr	r2, .L65+4
 1073 0020 9342     		cmp	r3, r2
 1074 0022 2FD0     		beq	.L64
 1075              	.LVL53:
 1076              	.L57:
 473:Core/Src/stm32f4xx_hal_msp.c ****   {
 474:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 475:Core/Src/stm32f4xx_hal_msp.c **** 
 476:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 477:Core/Src/stm32f4xx_hal_msp.c **** 
 478:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 479:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 480:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 481:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> TIM8_CH1N
 482:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> TIM8_CH1
 483:Core/Src/stm32f4xx_hal_msp.c ****     */
 484:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 485:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 486:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 487:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 488:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 489:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 490:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 32


 491:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 492:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 493:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 494:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 495:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 496:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 497:Core/Src/stm32f4xx_hal_msp.c **** 
 498:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 499:Core/Src/stm32f4xx_hal_msp.c **** 
 500:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 501:Core/Src/stm32f4xx_hal_msp.c ****   }
 502:Core/Src/stm32f4xx_hal_msp.c **** 
 503:Core/Src/stm32f4xx_hal_msp.c **** }
 1077              		.loc 1 503 1 view .LVU301
 1078 0024 0AB0     		add	sp, sp, #40
 1079              	.LCFI22:
 1080              		.cfi_remember_state
 1081              		.cfi_def_cfa_offset 16
 1082              		@ sp needed
 1083 0026 70BD     		pop	{r4, r5, r6, pc}
 1084              	.LVL54:
 1085              	.L62:
 1086              	.LCFI23:
 1087              		.cfi_restore_state
 436:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 1088              		.loc 1 436 5 is_stmt 1 view .LVU302
 1089              	.LBB19:
 436:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 1090              		.loc 1 436 5 view .LVU303
 1091 0028 0023     		movs	r3, #0
 1092 002a 0193     		str	r3, [sp, #4]
 436:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 1093              		.loc 1 436 5 view .LVU304
 1094 002c 2D4B     		ldr	r3, .L65+8
 1095 002e 1A6B     		ldr	r2, [r3, #48]
 1096 0030 42F00102 		orr	r2, r2, #1
 1097 0034 1A63     		str	r2, [r3, #48]
 436:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 1098              		.loc 1 436 5 view .LVU305
 1099 0036 1B6B     		ldr	r3, [r3, #48]
 1100 0038 03F00103 		and	r3, r3, #1
 1101 003c 0193     		str	r3, [sp, #4]
 436:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 1102              		.loc 1 436 5 view .LVU306
 1103 003e 019B     		ldr	r3, [sp, #4]
 1104              	.LBE19:
 436:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 1105              		.loc 1 436 5 view .LVU307
 440:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1106              		.loc 1 440 5 view .LVU308
 440:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1107              		.loc 1 440 25 is_stmt 0 view .LVU309
 1108 0040 0823     		movs	r3, #8
 1109 0042 0593     		str	r3, [sp, #20]
 441:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1110              		.loc 1 441 5 is_stmt 1 view .LVU310
 441:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 33


 1111              		.loc 1 441 26 is_stmt 0 view .LVU311
 1112 0044 0223     		movs	r3, #2
 1113 0046 0693     		str	r3, [sp, #24]
 442:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1114              		.loc 1 442 5 is_stmt 1 view .LVU312
 443:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 1115              		.loc 1 443 5 view .LVU313
 443:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 1116              		.loc 1 443 27 is_stmt 0 view .LVU314
 1117 0048 0323     		movs	r3, #3
 1118 004a 0893     		str	r3, [sp, #32]
 444:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1119              		.loc 1 444 5 is_stmt 1 view .LVU315
 444:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1120              		.loc 1 444 31 is_stmt 0 view .LVU316
 1121 004c 0123     		movs	r3, #1
 1122 004e 0993     		str	r3, [sp, #36]
 445:Core/Src/stm32f4xx_hal_msp.c **** 
 1123              		.loc 1 445 5 is_stmt 1 view .LVU317
 1124 0050 05A9     		add	r1, sp, #20
 1125 0052 2548     		ldr	r0, .L65+12
 1126              	.LVL55:
 445:Core/Src/stm32f4xx_hal_msp.c **** 
 1127              		.loc 1 445 5 is_stmt 0 view .LVU318
 1128 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 1129              	.LVL56:
 1130 0058 E4E7     		b	.L57
 1131              	.LVL57:
 1132              	.L63:
 457:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1133              		.loc 1 457 5 is_stmt 1 view .LVU319
 1134              	.LBB20:
 457:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1135              		.loc 1 457 5 view .LVU320
 1136 005a 0023     		movs	r3, #0
 1137 005c 0293     		str	r3, [sp, #8]
 457:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1138              		.loc 1 457 5 view .LVU321
 1139 005e 214B     		ldr	r3, .L65+8
 1140 0060 1A6B     		ldr	r2, [r3, #48]
 1141 0062 42F00102 		orr	r2, r2, #1
 1142 0066 1A63     		str	r2, [r3, #48]
 457:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1143              		.loc 1 457 5 view .LVU322
 1144 0068 1B6B     		ldr	r3, [r3, #48]
 1145 006a 03F00103 		and	r3, r3, #1
 1146 006e 0293     		str	r3, [sp, #8]
 457:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1147              		.loc 1 457 5 view .LVU323
 1148 0070 029B     		ldr	r3, [sp, #8]
 1149              	.LBE20:
 457:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 1150              		.loc 1 457 5 view .LVU324
 461:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1151              		.loc 1 461 5 view .LVU325
 461:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1152              		.loc 1 461 25 is_stmt 0 view .LVU326
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 34


 1153 0072 0223     		movs	r3, #2
 1154 0074 0593     		str	r3, [sp, #20]
 462:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1155              		.loc 1 462 5 is_stmt 1 view .LVU327
 462:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1156              		.loc 1 462 26 is_stmt 0 view .LVU328
 1157 0076 0693     		str	r3, [sp, #24]
 463:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1158              		.loc 1 463 5 is_stmt 1 view .LVU329
 464:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 1159              		.loc 1 464 5 view .LVU330
 465:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1160              		.loc 1 465 5 view .LVU331
 465:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1161              		.loc 1 465 31 is_stmt 0 view .LVU332
 1162 0078 0993     		str	r3, [sp, #36]
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 1163              		.loc 1 466 5 is_stmt 1 view .LVU333
 1164 007a 05A9     		add	r1, sp, #20
 1165 007c 1A48     		ldr	r0, .L65+12
 1166              	.LVL58:
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 1167              		.loc 1 466 5 is_stmt 0 view .LVU334
 1168 007e FFF7FEFF 		bl	HAL_GPIO_Init
 1169              	.LVL59:
 1170 0082 CFE7     		b	.L57
 1171              	.LVL60:
 1172              	.L64:
 478:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1173              		.loc 1 478 5 is_stmt 1 view .LVU335
 1174              	.LBB21:
 478:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1175              		.loc 1 478 5 view .LVU336
 1176 0084 0024     		movs	r4, #0
 1177 0086 0394     		str	r4, [sp, #12]
 478:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1178              		.loc 1 478 5 view .LVU337
 1179 0088 164B     		ldr	r3, .L65+8
 1180 008a 1A6B     		ldr	r2, [r3, #48]
 1181 008c 42F00102 		orr	r2, r2, #1
 1182 0090 1A63     		str	r2, [r3, #48]
 478:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1183              		.loc 1 478 5 view .LVU338
 1184 0092 1A6B     		ldr	r2, [r3, #48]
 1185 0094 02F00102 		and	r2, r2, #1
 1186 0098 0392     		str	r2, [sp, #12]
 478:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1187              		.loc 1 478 5 view .LVU339
 1188 009a 039A     		ldr	r2, [sp, #12]
 1189              	.LBE21:
 478:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1190              		.loc 1 478 5 view .LVU340
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 1191              		.loc 1 479 5 view .LVU341
 1192              	.LBB22:
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 1193              		.loc 1 479 5 view .LVU342
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 35


 1194 009c 0494     		str	r4, [sp, #16]
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 1195              		.loc 1 479 5 view .LVU343
 1196 009e 1A6B     		ldr	r2, [r3, #48]
 1197 00a0 42F00402 		orr	r2, r2, #4
 1198 00a4 1A63     		str	r2, [r3, #48]
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 1199              		.loc 1 479 5 view .LVU344
 1200 00a6 1B6B     		ldr	r3, [r3, #48]
 1201 00a8 03F00403 		and	r3, r3, #4
 1202 00ac 0493     		str	r3, [sp, #16]
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 1203              		.loc 1 479 5 view .LVU345
 1204 00ae 049B     		ldr	r3, [sp, #16]
 1205              	.LBE22:
 479:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM8 GPIO Configuration
 1206              		.loc 1 479 5 view .LVU346
 484:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1207              		.loc 1 484 5 view .LVU347
 484:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1208              		.loc 1 484 25 is_stmt 0 view .LVU348
 1209 00b0 2023     		movs	r3, #32
 1210 00b2 0593     		str	r3, [sp, #20]
 485:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1211              		.loc 1 485 5 is_stmt 1 view .LVU349
 485:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1212              		.loc 1 485 26 is_stmt 0 view .LVU350
 1213 00b4 0226     		movs	r6, #2
 1214 00b6 0696     		str	r6, [sp, #24]
 486:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1215              		.loc 1 486 5 is_stmt 1 view .LVU351
 487:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 1216              		.loc 1 487 5 view .LVU352
 488:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1217              		.loc 1 488 5 view .LVU353
 488:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1218              		.loc 1 488 31 is_stmt 0 view .LVU354
 1219 00b8 0325     		movs	r5, #3
 1220 00ba 0995     		str	r5, [sp, #36]
 489:Core/Src/stm32f4xx_hal_msp.c **** 
 1221              		.loc 1 489 5 is_stmt 1 view .LVU355
 1222 00bc 05A9     		add	r1, sp, #20
 1223 00be 0A48     		ldr	r0, .L65+12
 1224              	.LVL61:
 489:Core/Src/stm32f4xx_hal_msp.c **** 
 1225              		.loc 1 489 5 is_stmt 0 view .LVU356
 1226 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 1227              	.LVL62:
 491:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1228              		.loc 1 491 5 is_stmt 1 view .LVU357
 491:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1229              		.loc 1 491 25 is_stmt 0 view .LVU358
 1230 00c4 4023     		movs	r3, #64
 1231 00c6 0593     		str	r3, [sp, #20]
 492:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1232              		.loc 1 492 5 is_stmt 1 view .LVU359
 492:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 36


 1233              		.loc 1 492 26 is_stmt 0 view .LVU360
 1234 00c8 0696     		str	r6, [sp, #24]
 493:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1235              		.loc 1 493 5 is_stmt 1 view .LVU361
 493:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1236              		.loc 1 493 26 is_stmt 0 view .LVU362
 1237 00ca 0794     		str	r4, [sp, #28]
 494:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 1238              		.loc 1 494 5 is_stmt 1 view .LVU363
 494:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 1239              		.loc 1 494 27 is_stmt 0 view .LVU364
 1240 00cc 0894     		str	r4, [sp, #32]
 495:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1241              		.loc 1 495 5 is_stmt 1 view .LVU365
 495:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1242              		.loc 1 495 31 is_stmt 0 view .LVU366
 1243 00ce 0995     		str	r5, [sp, #36]
 496:Core/Src/stm32f4xx_hal_msp.c **** 
 1244              		.loc 1 496 5 is_stmt 1 view .LVU367
 1245 00d0 05A9     		add	r1, sp, #20
 1246 00d2 0648     		ldr	r0, .L65+16
 1247 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 1248              	.LVL63:
 1249              		.loc 1 503 1 is_stmt 0 view .LVU368
 1250 00d8 A4E7     		b	.L57
 1251              	.L66:
 1252 00da 00BF     		.align	2
 1253              	.L65:
 1254 00dc 000C0040 		.word	1073744896
 1255 00e0 00040140 		.word	1073808384
 1256 00e4 00380240 		.word	1073887232
 1257 00e8 00000240 		.word	1073872896
 1258 00ec 00080240 		.word	1073874944
 1259              		.cfi_endproc
 1260              	.LFE242:
 1262              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1263              		.align	1
 1264              		.global	HAL_TIM_Base_MspDeInit
 1265              		.syntax unified
 1266              		.thumb
 1267              		.thumb_func
 1268              		.fpu fpv4-sp-d16
 1270              	HAL_TIM_Base_MspDeInit:
 1271              	.LVL64:
 1272              	.LFB243:
 504:Core/Src/stm32f4xx_hal_msp.c **** /**
 505:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 506:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 507:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 508:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 509:Core/Src/stm32f4xx_hal_msp.c **** */
 510:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 511:Core/Src/stm32f4xx_hal_msp.c **** {
 1273              		.loc 1 511 1 is_stmt 1 view -0
 1274              		.cfi_startproc
 1275              		@ args = 0, pretend = 0, frame = 0
 1276              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 37


 1277              		.loc 1 511 1 is_stmt 0 view .LVU370
 1278 0000 08B5     		push	{r3, lr}
 1279              	.LCFI24:
 1280              		.cfi_def_cfa_offset 8
 1281              		.cfi_offset 3, -8
 1282              		.cfi_offset 14, -4
 512:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1283              		.loc 1 512 3 is_stmt 1 view .LVU371
 1284              		.loc 1 512 15 is_stmt 0 view .LVU372
 1285 0002 0368     		ldr	r3, [r0]
 1286              		.loc 1 512 5 view .LVU373
 1287 0004 164A     		ldr	r2, .L77
 1288 0006 9342     		cmp	r3, r2
 1289 0008 09D0     		beq	.L73
 513:Core/Src/stm32f4xx_hal_msp.c ****   {
 514:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 515:Core/Src/stm32f4xx_hal_msp.c **** 
 516:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 517:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 518:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 519:Core/Src/stm32f4xx_hal_msp.c **** 
 520:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 521:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 522:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 523:Core/Src/stm32f4xx_hal_msp.c **** 
 524:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 525:Core/Src/stm32f4xx_hal_msp.c ****   }
 526:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 1290              		.loc 1 526 8 is_stmt 1 view .LVU374
 1291              		.loc 1 526 10 is_stmt 0 view .LVU375
 1292 000a B3F1804F 		cmp	r3, #1073741824
 1293 000e 10D0     		beq	.L74
 527:Core/Src/stm32f4xx_hal_msp.c ****   {
 528:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 529:Core/Src/stm32f4xx_hal_msp.c **** 
 530:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 531:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 532:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 533:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 534:Core/Src/stm32f4xx_hal_msp.c **** 
 535:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 536:Core/Src/stm32f4xx_hal_msp.c ****   }
 537:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 1294              		.loc 1 537 8 is_stmt 1 view .LVU376
 1295              		.loc 1 537 10 is_stmt 0 view .LVU377
 1296 0010 144A     		ldr	r2, .L77+4
 1297 0012 9342     		cmp	r3, r2
 1298 0014 13D0     		beq	.L75
 538:Core/Src/stm32f4xx_hal_msp.c ****   {
 539:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 540:Core/Src/stm32f4xx_hal_msp.c **** 
 541:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 542:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 543:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 544:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 545:Core/Src/stm32f4xx_hal_msp.c **** 
 546:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 38


 547:Core/Src/stm32f4xx_hal_msp.c ****   }
 548:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM8)
 1299              		.loc 1 548 8 is_stmt 1 view .LVU378
 1300              		.loc 1 548 10 is_stmt 0 view .LVU379
 1301 0016 144A     		ldr	r2, .L77+8
 1302 0018 9342     		cmp	r3, r2
 1303 001a 17D0     		beq	.L76
 1304              	.LVL65:
 1305              	.L67:
 549:Core/Src/stm32f4xx_hal_msp.c ****   {
 550:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 551:Core/Src/stm32f4xx_hal_msp.c **** 
 552:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 553:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 554:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 555:Core/Src/stm32f4xx_hal_msp.c **** 
 556:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM8 interrupt DeInit */
 557:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM8_UP_TIM13_IRQn);
 558:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 559:Core/Src/stm32f4xx_hal_msp.c **** 
 560:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 561:Core/Src/stm32f4xx_hal_msp.c ****   }
 562:Core/Src/stm32f4xx_hal_msp.c **** 
 563:Core/Src/stm32f4xx_hal_msp.c **** }
 1306              		.loc 1 563 1 view .LVU380
 1307 001c 08BD     		pop	{r3, pc}
 1308              	.LVL66:
 1309              	.L73:
 518:Core/Src/stm32f4xx_hal_msp.c **** 
 1310              		.loc 1 518 5 is_stmt 1 view .LVU381
 1311 001e 02F59C32 		add	r2, r2, #79872
 1312 0022 536C     		ldr	r3, [r2, #68]
 1313 0024 23F00103 		bic	r3, r3, #1
 1314 0028 5364     		str	r3, [r2, #68]
 521:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1315              		.loc 1 521 5 view .LVU382
 1316 002a 1920     		movs	r0, #25
 1317              	.LVL67:
 521:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1318              		.loc 1 521 5 is_stmt 0 view .LVU383
 1319 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1320              	.LVL68:
 1321 0030 F4E7     		b	.L67
 1322              	.LVL69:
 1323              	.L74:
 532:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1324              		.loc 1 532 5 is_stmt 1 view .LVU384
 1325 0032 0E4A     		ldr	r2, .L77+12
 1326 0034 136C     		ldr	r3, [r2, #64]
 1327 0036 23F00103 		bic	r3, r3, #1
 1328 003a 1364     		str	r3, [r2, #64]
 1329 003c EEE7     		b	.L67
 1330              	.L75:
 543:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1331              		.loc 1 543 5 view .LVU385
 1332 003e 02F50B32 		add	r2, r2, #142336
 1333 0042 136C     		ldr	r3, [r2, #64]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 39


 1334 0044 23F00803 		bic	r3, r3, #8
 1335 0048 1364     		str	r3, [r2, #64]
 1336 004a E7E7     		b	.L67
 1337              	.L76:
 554:Core/Src/stm32f4xx_hal_msp.c **** 
 1338              		.loc 1 554 5 view .LVU386
 1339 004c 02F59A32 		add	r2, r2, #78848
 1340 0050 536C     		ldr	r3, [r2, #68]
 1341 0052 23F00203 		bic	r3, r3, #2
 1342 0056 5364     		str	r3, [r2, #68]
 557:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1343              		.loc 1 557 5 view .LVU387
 1344 0058 2C20     		movs	r0, #44
 1345              	.LVL70:
 557:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1346              		.loc 1 557 5 is_stmt 0 view .LVU388
 1347 005a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1348              	.LVL71:
 1349              		.loc 1 563 1 view .LVU389
 1350 005e DDE7     		b	.L67
 1351              	.L78:
 1352              		.align	2
 1353              	.L77:
 1354 0060 00000140 		.word	1073807360
 1355 0064 000C0040 		.word	1073744896
 1356 0068 00040140 		.word	1073808384
 1357 006c 00380240 		.word	1073887232
 1358              		.cfi_endproc
 1359              	.LFE243:
 1361              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1362              		.align	1
 1363              		.global	HAL_TIM_Encoder_MspDeInit
 1364              		.syntax unified
 1365              		.thumb
 1366              		.thumb_func
 1367              		.fpu fpv4-sp-d16
 1369              	HAL_TIM_Encoder_MspDeInit:
 1370              	.LVL72:
 1371              	.LFB244:
 564:Core/Src/stm32f4xx_hal_msp.c **** 
 565:Core/Src/stm32f4xx_hal_msp.c **** /**
 566:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 567:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 568:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 569:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 570:Core/Src/stm32f4xx_hal_msp.c **** */
 571:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 572:Core/Src/stm32f4xx_hal_msp.c **** {
 1372              		.loc 1 572 1 is_stmt 1 view -0
 1373              		.cfi_startproc
 1374              		@ args = 0, pretend = 0, frame = 0
 1375              		@ frame_needed = 0, uses_anonymous_args = 0
 1376              		.loc 1 572 1 is_stmt 0 view .LVU391
 1377 0000 08B5     		push	{r3, lr}
 1378              	.LCFI25:
 1379              		.cfi_def_cfa_offset 8
 1380              		.cfi_offset 3, -8
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 40


 1381              		.cfi_offset 14, -4
 573:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM3)
 1382              		.loc 1 573 3 is_stmt 1 view .LVU392
 1383              		.loc 1 573 18 is_stmt 0 view .LVU393
 1384 0002 0368     		ldr	r3, [r0]
 1385              		.loc 1 573 5 view .LVU394
 1386 0004 0E4A     		ldr	r2, .L85
 1387 0006 9342     		cmp	r3, r2
 1388 0008 03D0     		beq	.L83
 574:Core/Src/stm32f4xx_hal_msp.c ****   {
 575:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 576:Core/Src/stm32f4xx_hal_msp.c **** 
 577:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 578:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 579:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 580:Core/Src/stm32f4xx_hal_msp.c **** 
 581:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 582:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 583:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> TIM3_CH2
 584:Core/Src/stm32f4xx_hal_msp.c ****     */
 585:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 586:Core/Src/stm32f4xx_hal_msp.c **** 
 587:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 588:Core/Src/stm32f4xx_hal_msp.c **** 
 589:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 590:Core/Src/stm32f4xx_hal_msp.c ****   }
 591:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM4)
 1389              		.loc 1 591 8 is_stmt 1 view .LVU395
 1390              		.loc 1 591 10 is_stmt 0 view .LVU396
 1391 000a 0E4A     		ldr	r2, .L85+4
 1392 000c 9342     		cmp	r3, r2
 1393 000e 0BD0     		beq	.L84
 1394              	.LVL73:
 1395              	.L79:
 592:Core/Src/stm32f4xx_hal_msp.c ****   {
 593:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 594:Core/Src/stm32f4xx_hal_msp.c **** 
 595:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 596:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 597:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 598:Core/Src/stm32f4xx_hal_msp.c **** 
 599:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 600:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 601:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 602:Core/Src/stm32f4xx_hal_msp.c ****     */
 603:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 604:Core/Src/stm32f4xx_hal_msp.c **** 
 605:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 606:Core/Src/stm32f4xx_hal_msp.c **** 
 607:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 608:Core/Src/stm32f4xx_hal_msp.c ****   }
 609:Core/Src/stm32f4xx_hal_msp.c **** 
 610:Core/Src/stm32f4xx_hal_msp.c **** }
 1396              		.loc 1 610 1 view .LVU397
 1397 0010 08BD     		pop	{r3, pc}
 1398              	.LVL74:
 1399              	.L83:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 41


 579:Core/Src/stm32f4xx_hal_msp.c **** 
 1400              		.loc 1 579 5 is_stmt 1 view .LVU398
 1401 0012 02F50D32 		add	r2, r2, #144384
 1402 0016 136C     		ldr	r3, [r2, #64]
 1403 0018 23F00203 		bic	r3, r3, #2
 1404 001c 1364     		str	r3, [r2, #64]
 585:Core/Src/stm32f4xx_hal_msp.c **** 
 1405              		.loc 1 585 5 view .LVU399
 1406 001e C021     		movs	r1, #192
 1407 0020 0948     		ldr	r0, .L85+8
 1408              	.LVL75:
 585:Core/Src/stm32f4xx_hal_msp.c **** 
 1409              		.loc 1 585 5 is_stmt 0 view .LVU400
 1410 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1411              	.LVL76:
 1412 0026 F3E7     		b	.L79
 1413              	.LVL77:
 1414              	.L84:
 597:Core/Src/stm32f4xx_hal_msp.c **** 
 1415              		.loc 1 597 5 is_stmt 1 view .LVU401
 1416 0028 02F50C32 		add	r2, r2, #143360
 1417 002c 136C     		ldr	r3, [r2, #64]
 1418 002e 23F00403 		bic	r3, r3, #4
 1419 0032 1364     		str	r3, [r2, #64]
 603:Core/Src/stm32f4xx_hal_msp.c **** 
 1420              		.loc 1 603 5 view .LVU402
 1421 0034 C021     		movs	r1, #192
 1422 0036 0548     		ldr	r0, .L85+12
 1423              	.LVL78:
 603:Core/Src/stm32f4xx_hal_msp.c **** 
 1424              		.loc 1 603 5 is_stmt 0 view .LVU403
 1425 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1426              	.LVL79:
 1427              		.loc 1 610 1 view .LVU404
 1428 003c E8E7     		b	.L79
 1429              	.L86:
 1430 003e 00BF     		.align	2
 1431              	.L85:
 1432 0040 00040040 		.word	1073742848
 1433 0044 00080040 		.word	1073743872
 1434 0048 00000240 		.word	1073872896
 1435 004c 00040240 		.word	1073873920
 1436              		.cfi_endproc
 1437              	.LFE244:
 1439              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1440              		.align	1
 1441              		.global	HAL_UART_MspInit
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1445              		.fpu fpv4-sp-d16
 1447              	HAL_UART_MspInit:
 1448              	.LVL80:
 1449              	.LFB245:
 611:Core/Src/stm32f4xx_hal_msp.c **** 
 612:Core/Src/stm32f4xx_hal_msp.c **** /**
 613:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 42


 614:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 615:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 616:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 617:Core/Src/stm32f4xx_hal_msp.c **** */
 618:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 619:Core/Src/stm32f4xx_hal_msp.c **** {
 1450              		.loc 1 619 1 is_stmt 1 view -0
 1451              		.cfi_startproc
 1452              		@ args = 0, pretend = 0, frame = 32
 1453              		@ frame_needed = 0, uses_anonymous_args = 0
 1454              		.loc 1 619 1 is_stmt 0 view .LVU406
 1455 0000 00B5     		push	{lr}
 1456              	.LCFI26:
 1457              		.cfi_def_cfa_offset 4
 1458              		.cfi_offset 14, -4
 1459 0002 89B0     		sub	sp, sp, #36
 1460              	.LCFI27:
 1461              		.cfi_def_cfa_offset 40
 620:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1462              		.loc 1 620 3 is_stmt 1 view .LVU407
 1463              		.loc 1 620 20 is_stmt 0 view .LVU408
 1464 0004 0023     		movs	r3, #0
 1465 0006 0393     		str	r3, [sp, #12]
 1466 0008 0493     		str	r3, [sp, #16]
 1467 000a 0593     		str	r3, [sp, #20]
 1468 000c 0693     		str	r3, [sp, #24]
 1469 000e 0793     		str	r3, [sp, #28]
 621:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1470              		.loc 1 621 3 is_stmt 1 view .LVU409
 1471              		.loc 1 621 11 is_stmt 0 view .LVU410
 1472 0010 0268     		ldr	r2, [r0]
 1473              		.loc 1 621 5 view .LVU411
 1474 0012 03F18043 		add	r3, r3, #1073741824
 1475 0016 03F58833 		add	r3, r3, #69632
 1476 001a 9A42     		cmp	r2, r3
 1477 001c 02D0     		beq	.L90
 1478              	.LVL81:
 1479              	.L87:
 622:Core/Src/stm32f4xx_hal_msp.c ****   {
 623:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 624:Core/Src/stm32f4xx_hal_msp.c **** 
 625:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 626:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 627:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 628:Core/Src/stm32f4xx_hal_msp.c **** 
 629:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 630:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 631:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 632:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 633:Core/Src/stm32f4xx_hal_msp.c ****     */
 634:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 635:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 636:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 637:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 638:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 639:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 640:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 43


 641:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 642:Core/Src/stm32f4xx_hal_msp.c **** 
 643:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 644:Core/Src/stm32f4xx_hal_msp.c ****   }
 645:Core/Src/stm32f4xx_hal_msp.c **** 
 646:Core/Src/stm32f4xx_hal_msp.c **** }
 1480              		.loc 1 646 1 view .LVU412
 1481 001e 09B0     		add	sp, sp, #36
 1482              	.LCFI28:
 1483              		.cfi_remember_state
 1484              		.cfi_def_cfa_offset 4
 1485              		@ sp needed
 1486 0020 5DF804FB 		ldr	pc, [sp], #4
 1487              	.LVL82:
 1488              	.L90:
 1489              	.LCFI29:
 1490              		.cfi_restore_state
 627:Core/Src/stm32f4xx_hal_msp.c **** 
 1491              		.loc 1 627 5 is_stmt 1 view .LVU413
 1492              	.LBB23:
 627:Core/Src/stm32f4xx_hal_msp.c **** 
 1493              		.loc 1 627 5 view .LVU414
 1494 0024 0021     		movs	r1, #0
 1495 0026 0191     		str	r1, [sp, #4]
 627:Core/Src/stm32f4xx_hal_msp.c **** 
 1496              		.loc 1 627 5 view .LVU415
 1497 0028 03F59433 		add	r3, r3, #75776
 1498 002c 5A6C     		ldr	r2, [r3, #68]
 1499 002e 42F01002 		orr	r2, r2, #16
 1500 0032 5A64     		str	r2, [r3, #68]
 627:Core/Src/stm32f4xx_hal_msp.c **** 
 1501              		.loc 1 627 5 view .LVU416
 1502 0034 5A6C     		ldr	r2, [r3, #68]
 1503 0036 02F01002 		and	r2, r2, #16
 1504 003a 0192     		str	r2, [sp, #4]
 627:Core/Src/stm32f4xx_hal_msp.c **** 
 1505              		.loc 1 627 5 view .LVU417
 1506 003c 019A     		ldr	r2, [sp, #4]
 1507              	.LBE23:
 627:Core/Src/stm32f4xx_hal_msp.c **** 
 1508              		.loc 1 627 5 view .LVU418
 629:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1509              		.loc 1 629 5 view .LVU419
 1510              	.LBB24:
 629:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1511              		.loc 1 629 5 view .LVU420
 1512 003e 0291     		str	r1, [sp, #8]
 629:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1513              		.loc 1 629 5 view .LVU421
 1514 0040 1A6B     		ldr	r2, [r3, #48]
 1515 0042 42F00102 		orr	r2, r2, #1
 1516 0046 1A63     		str	r2, [r3, #48]
 629:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1517              		.loc 1 629 5 view .LVU422
 1518 0048 1B6B     		ldr	r3, [r3, #48]
 1519 004a 03F00103 		and	r3, r3, #1
 1520 004e 0293     		str	r3, [sp, #8]
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 44


 629:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1521              		.loc 1 629 5 view .LVU423
 1522 0050 029B     		ldr	r3, [sp, #8]
 1523              	.LBE24:
 629:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 1524              		.loc 1 629 5 view .LVU424
 634:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1525              		.loc 1 634 5 view .LVU425
 634:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1526              		.loc 1 634 25 is_stmt 0 view .LVU426
 1527 0052 4FF4C063 		mov	r3, #1536
 1528 0056 0393     		str	r3, [sp, #12]
 635:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1529              		.loc 1 635 5 is_stmt 1 view .LVU427
 635:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1530              		.loc 1 635 26 is_stmt 0 view .LVU428
 1531 0058 0223     		movs	r3, #2
 1532 005a 0493     		str	r3, [sp, #16]
 636:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1533              		.loc 1 636 5 is_stmt 1 view .LVU429
 637:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1534              		.loc 1 637 5 view .LVU430
 637:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 1535              		.loc 1 637 27 is_stmt 0 view .LVU431
 1536 005c 0323     		movs	r3, #3
 1537 005e 0693     		str	r3, [sp, #24]
 638:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1538              		.loc 1 638 5 is_stmt 1 view .LVU432
 638:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1539              		.loc 1 638 31 is_stmt 0 view .LVU433
 1540 0060 0723     		movs	r3, #7
 1541 0062 0793     		str	r3, [sp, #28]
 639:Core/Src/stm32f4xx_hal_msp.c **** 
 1542              		.loc 1 639 5 is_stmt 1 view .LVU434
 1543 0064 03A9     		add	r1, sp, #12
 1544 0066 0248     		ldr	r0, .L91
 1545              	.LVL83:
 639:Core/Src/stm32f4xx_hal_msp.c **** 
 1546              		.loc 1 639 5 is_stmt 0 view .LVU435
 1547 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 1548              	.LVL84:
 1549              		.loc 1 646 1 view .LVU436
 1550 006c D7E7     		b	.L87
 1551              	.L92:
 1552 006e 00BF     		.align	2
 1553              	.L91:
 1554 0070 00000240 		.word	1073872896
 1555              		.cfi_endproc
 1556              	.LFE245:
 1558              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1559              		.align	1
 1560              		.global	HAL_UART_MspDeInit
 1561              		.syntax unified
 1562              		.thumb
 1563              		.thumb_func
 1564              		.fpu fpv4-sp-d16
 1566              	HAL_UART_MspDeInit:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 45


 1567              	.LVL85:
 1568              	.LFB246:
 647:Core/Src/stm32f4xx_hal_msp.c **** 
 648:Core/Src/stm32f4xx_hal_msp.c **** /**
 649:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 650:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 651:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 652:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 653:Core/Src/stm32f4xx_hal_msp.c **** */
 654:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 655:Core/Src/stm32f4xx_hal_msp.c **** {
 1569              		.loc 1 655 1 is_stmt 1 view -0
 1570              		.cfi_startproc
 1571              		@ args = 0, pretend = 0, frame = 0
 1572              		@ frame_needed = 0, uses_anonymous_args = 0
 1573              		.loc 1 655 1 is_stmt 0 view .LVU438
 1574 0000 08B5     		push	{r3, lr}
 1575              	.LCFI30:
 1576              		.cfi_def_cfa_offset 8
 1577              		.cfi_offset 3, -8
 1578              		.cfi_offset 14, -4
 656:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1579              		.loc 1 656 3 is_stmt 1 view .LVU439
 1580              		.loc 1 656 11 is_stmt 0 view .LVU440
 1581 0002 0268     		ldr	r2, [r0]
 1582              		.loc 1 656 5 view .LVU441
 1583 0004 074B     		ldr	r3, .L97
 1584 0006 9A42     		cmp	r2, r3
 1585 0008 00D0     		beq	.L96
 1586              	.LVL86:
 1587              	.L93:
 657:Core/Src/stm32f4xx_hal_msp.c ****   {
 658:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 659:Core/Src/stm32f4xx_hal_msp.c **** 
 660:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 661:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 662:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 663:Core/Src/stm32f4xx_hal_msp.c **** 
 664:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 665:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 666:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 667:Core/Src/stm32f4xx_hal_msp.c ****     */
 668:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 669:Core/Src/stm32f4xx_hal_msp.c **** 
 670:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 671:Core/Src/stm32f4xx_hal_msp.c **** 
 672:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 673:Core/Src/stm32f4xx_hal_msp.c ****   }
 674:Core/Src/stm32f4xx_hal_msp.c **** 
 675:Core/Src/stm32f4xx_hal_msp.c **** }
 1588              		.loc 1 675 1 view .LVU442
 1589 000a 08BD     		pop	{r3, pc}
 1590              	.LVL87:
 1591              	.L96:
 662:Core/Src/stm32f4xx_hal_msp.c **** 
 1592              		.loc 1 662 5 is_stmt 1 view .LVU443
 1593 000c 064A     		ldr	r2, .L97+4
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 46


 1594 000e 536C     		ldr	r3, [r2, #68]
 1595 0010 23F01003 		bic	r3, r3, #16
 1596 0014 5364     		str	r3, [r2, #68]
 668:Core/Src/stm32f4xx_hal_msp.c **** 
 1597              		.loc 1 668 5 view .LVU444
 1598 0016 4FF4C061 		mov	r1, #1536
 1599 001a 0448     		ldr	r0, .L97+8
 1600              	.LVL88:
 668:Core/Src/stm32f4xx_hal_msp.c **** 
 1601              		.loc 1 668 5 is_stmt 0 view .LVU445
 1602 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1603              	.LVL89:
 1604              		.loc 1 675 1 view .LVU446
 1605 0020 F3E7     		b	.L93
 1606              	.L98:
 1607 0022 00BF     		.align	2
 1608              	.L97:
 1609 0024 00100140 		.word	1073811456
 1610 0028 00380240 		.word	1073887232
 1611 002c 00000240 		.word	1073872896
 1612              		.cfi_endproc
 1613              	.LFE246:
 1615              		.text
 1616              	.Letext0:
 1617              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/machine/_defau
 1618              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/sys/_stdint.h"
 1619              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1620              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1621              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1622              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1623              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1624              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1625              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1626              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1627              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1628              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1629              		.file 14 "Core/Inc/main.h"
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s 			page 47


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:18     .text.HAL_MspInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:80     .text.HAL_MspInit:0000000000000034 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:85     .text.HAL_ADC_MspInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:92     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:394    .text.HAL_ADC_MspInit:000000000000013c $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:407    .text.HAL_ADC_MspDeInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:414    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:491    .text.HAL_ADC_MspDeInit:0000000000000054 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:500    .text.HAL_SPI_MspInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:507    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:613    .text.HAL_SPI_MspInit:0000000000000068 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:619    .text.HAL_SPI_MspDeInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:626    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:669    .text.HAL_SPI_MspDeInit:0000000000000024 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:676    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:683    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:838    .text.HAL_TIM_Base_MspInit:00000000000000a8 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:846    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:853    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1017   .text.HAL_TIM_Encoder_MspInit:00000000000000a4 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1026   .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1033   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1254   .text.HAL_TIM_MspPostInit:00000000000000dc $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1263   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1270   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1354   .text.HAL_TIM_Base_MspDeInit:0000000000000060 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1362   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1369   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1432   .text.HAL_TIM_Encoder_MspDeInit:0000000000000040 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1440   .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1447   .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1554   .text.HAL_UART_MspInit:0000000000000070 $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1559   .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1566   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccgXbzzk.s:1609   .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
hdma_adc2
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
