<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pmhal_tps65910.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_34f667cebd49ccbcf021744ef8851d49.html">pmic</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">pmhal_tps65910.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>The Power Management IC (PMIC) tps65910 specific API definition.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_tps65910_smps_sel.html">pmhalTps65910SmpsSel</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPS65910 SMPS Regulator SEL description structure.  <a href="structpmhal_tps65910_smps_sel.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_tps65910_ldo_sel.html">pmhalTps65910LdoSel</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPS65910 LDO Regulator SEL description structure.  <a href="structpmhal_tps65910_ldo_sel.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_tps65910_regulator_prop.html">pmhalTps65910RegulatorProp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPS65910 Regulator description structure.  <a href="structpmhal_tps65910_regulator_prop.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9fab8233465bd82f181ee56105ef120f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9fab8233465bd82f181ee56105ef120f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a9fab8233465bd82f181ee56105ef120f">PMHAL_TPS65910_SMPSxx_CTRL_ST_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:a9fab8233465bd82f181ee56105ef120f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_SMPS Regulator Register Fields Mask Field PMHAL_TPS65910_SMPSxx_CTRL.ST 1:0 ST: PMHAL_TPS65910_SMPS State Mode 0x00: OFF (Default) 0x01: ON, high power (ACTIVE) 0x10: OFF 0x11: ON, low power (SLEEP) <br /></td></tr>
<tr class="separator:a9fab8233465bd82f181ee56105ef120f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580fed9b1a452ab8b57b9e88a7e2a941"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a580fed9b1a452ab8b57b9e88a7e2a941"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a580fed9b1a452ab8b57b9e88a7e2a941">PMHAL_TPS65910_SMPSxx_CTRL_ST_SHIFT</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:a580fed9b1a452ab8b57b9e88a7e2a941"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_SMPS Regulator Register Fields Shift Field PMHAL_TPS65910_SMPSxx_CTRL.ST. <br /></td></tr>
<tr class="separator:a580fed9b1a452ab8b57b9e88a7e2a941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a7fcd636f642df9ed72d6a662caff3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60a7fcd636f642df9ed72d6a662caff3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a60a7fcd636f642df9ed72d6a662caff3">PMHAL_TPS65910_SMPSxx_CTRL_TSTEP_MASK</a>&#160;&#160;&#160;(0x1CU)</td></tr>
<tr class="memdesc:a60a7fcd636f642df9ed72d6a662caff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_SMPSxx_CTRL.TSTEP Mask. 4:2 TSTEP: PMHAL_TPS65910_SMPS Time Step. <br /></td></tr>
<tr class="separator:a60a7fcd636f642df9ed72d6a662caff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4455657049cb6a2f3521a00801348a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4455657049cb6a2f3521a00801348a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#ad4455657049cb6a2f3521a00801348a1">PMHAL_TPS65910_SMPSxx_CTRL_TSTEP_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ad4455657049cb6a2f3521a00801348a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_SMPSxx_CTRL.TSTEP Shift. 4:2 TSTEP: PMHAL_TPS65910_SMPS Time Step. <br /></td></tr>
<tr class="separator:ad4455657049cb6a2f3521a00801348a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb0efbb4b58c5336ff7c71d44733426"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aebb0efbb4b58c5336ff7c71d44733426"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#aebb0efbb4b58c5336ff7c71d44733426">PMHAL_TPS65910_SMPSxx_CTRL_VGAIN_SEL_MASK</a>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="memdesc:aebb0efbb4b58c5336ff7c71d44733426"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_SMPSxx_CTRL.VGAIN_SEL Mask. 7:6 VGAIN_SEL: PMHAL_TPS65910_SMPS Output Voltage Gain 0x00: x1 (Default) 0x01: x1 0x10: x2 0x11: x3. <br /></td></tr>
<tr class="separator:aebb0efbb4b58c5336ff7c71d44733426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb1af553c7c362d225bd7d78a5613bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cb1af553c7c362d225bd7d78a5613bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a0cb1af553c7c362d225bd7d78a5613bb">PMHAL_TPS65910_SMPSxx_CTRL_VGAIN_SEL_SHIFT</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:a0cb1af553c7c362d225bd7d78a5613bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_SMPSxx_CTRL.VGAIN_SEL Shift. 7:6 VGAIN_SEL: PMHAL_TPS65910_SMPS Output Voltage Gain. <br /></td></tr>
<tr class="separator:a0cb1af553c7c362d225bd7d78a5613bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8105bb3b444b6fc502377ca02d082cbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8105bb3b444b6fc502377ca02d082cbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a8105bb3b444b6fc502377ca02d082cbe">SMPS_CTRL_MAX_VGAIN_SEL</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a8105bb3b444b6fc502377ca02d082cbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of possible SMPS VGAIN_SEL values. <br /></td></tr>
<tr class="separator:a8105bb3b444b6fc502377ca02d082cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9accd1e9120d5bcef33d69baeb9a676b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9accd1e9120d5bcef33d69baeb9a676b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a9accd1e9120d5bcef33d69baeb9a676b">PMHAL_TPS65910_SMPSxx_SEL_MASK</a>&#160;&#160;&#160;(0x7FU)</td></tr>
<tr class="memdesc:a9accd1e9120d5bcef33d69baeb9a676b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_SMPSxx_OP/SR.SEL Mask. 6:0 SEL: PMHAL_TPS65910_SMPS Output Voltage 0x0000000 =&gt; 0V (OFF) 0x0000001 - 0x0000011 =&gt; 0.6V Step voltage is 0.0125V (12.5mv) 0x1001011 - 1.5V (max) Vout = ((SEL[6:0] * 12.5mV)/1000 + 0.5625V) * VGAIN_SEL. <br /></td></tr>
<tr class="separator:a9accd1e9120d5bcef33d69baeb9a676b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e8d79fe6d54127b6f0dee76a16ecad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81e8d79fe6d54127b6f0dee76a16ecad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a81e8d79fe6d54127b6f0dee76a16ecad">PMHAL_TPS65910_SMPSxx_SEL_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a81e8d79fe6d54127b6f0dee76a16ecad"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_SMPSxx_OP/SR.SEL Shift. <br /></td></tr>
<tr class="separator:a81e8d79fe6d54127b6f0dee76a16ecad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0637742aeeb31e5ee95b05b93c48f776"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0637742aeeb31e5ee95b05b93c48f776"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a0637742aeeb31e5ee95b05b93c48f776">SMPS_CTRL_SEL_OFFSET_UV</a>&#160;&#160;&#160;(562500U)</td></tr>
<tr class="memdesc:a0637742aeeb31e5ee95b05b93c48f776"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of possible SMPS VGAIN_SEL values. <br /></td></tr>
<tr class="separator:a0637742aeeb31e5ee95b05b93c48f776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920ff87ef40e918c675f8c7fe24ff7da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a920ff87ef40e918c675f8c7fe24ff7da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a920ff87ef40e918c675f8c7fe24ff7da">PMHAL_TPS65910_SMPSxx_OP_CMD_MASK</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="memdesc:a920ff87ef40e918c675f8c7fe24ff7da"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_SMPSxx_OP.CMD Mask. 7 CMD: SmartReflex command 0x0: VDDx_OP_REG.SEL is applied. 0x1: VDDx_SR_REG.SEL is applied. <br /></td></tr>
<tr class="separator:a920ff87ef40e918c675f8c7fe24ff7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fbd20b06c698458786b17fc02fb33b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fbd20b06c698458786b17fc02fb33b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a4fbd20b06c698458786b17fc02fb33b7">PMHAL_TPS65910_SMPSxx_OP_CMD_SHIFT</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:a4fbd20b06c698458786b17fc02fb33b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_SMPSxx_OP.CMD Shift. <br /></td></tr>
<tr class="separator:a4fbd20b06c698458786b17fc02fb33b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af35b6466c73209f0f4abdc1b3f1c83b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#af35b6466c73209f0f4abdc1b3f1c83b7">PMHAL_TPS65910_LDOxx_CTRL_ST_MASK</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:af35b6466c73209f0f4abdc1b3f1c83b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_LDO Regulator Register Fields:  <a href="#af35b6466c73209f0f4abdc1b3f1c83b7">More...</a><br /></td></tr>
<tr class="separator:af35b6466c73209f0f4abdc1b3f1c83b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dbf7b31293f4fca5df82e622062c3d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dbf7b31293f4fca5df82e622062c3d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a8dbf7b31293f4fca5df82e622062c3d9">PMHAL_TPS65910_LDOxx_CTRL_ST_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a8dbf7b31293f4fca5df82e622062c3d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_LDO Regulator Register PMHAL_TPS65910_LDOxx_CTRL.ST Shift. <br /></td></tr>
<tr class="separator:a8dbf7b31293f4fca5df82e622062c3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac12eb28f502c3ada084c18bb44b4ed54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac12eb28f502c3ada084c18bb44b4ed54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#ac12eb28f502c3ada084c18bb44b4ed54">CTRL_STATE_OFF0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ac12eb28f502c3ada084c18bb44b4ed54"><td class="mdescLeft">&#160;</td><td class="mdescRight">First Possible Control State Macro for Off. <br /></td></tr>
<tr class="separator:ac12eb28f502c3ada084c18bb44b4ed54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb9518d422784ba04e7254aa1141050"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fb9518d422784ba04e7254aa1141050"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a8fb9518d422784ba04e7254aa1141050">CTRL_STATE_OFF1</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a8fb9518d422784ba04e7254aa1141050"><td class="mdescLeft">&#160;</td><td class="mdescRight">Second Possible Control State Macro for Off. <br /></td></tr>
<tr class="separator:a8fb9518d422784ba04e7254aa1141050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39335befc9018c110ff9d50bf9c59f94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39335befc9018c110ff9d50bf9c59f94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a39335befc9018c110ff9d50bf9c59f94">PMHAL_TPS65910_LDOxx_CTRL_SEL_MASK</a>&#160;&#160;&#160;(0x0CU)</td></tr>
<tr class="memdesc:a39335befc9018c110ff9d50bf9c59f94"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_LDOxx_CTRL.SEL Mask 3:2 SEL: PMHAL_TPS65910_LDO Output Voltage. <br /></td></tr>
<tr class="separator:a39335befc9018c110ff9d50bf9c59f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab14c086d5f18ecd87222300dc964ff08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab14c086d5f18ecd87222300dc964ff08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#ab14c086d5f18ecd87222300dc964ff08">PMHAL_TPS65910_LDOxx_CTRL_SEL_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ab14c086d5f18ecd87222300dc964ff08"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMHAL_TPS65910_LDOxx_CTRL.SEL Shift. <br /></td></tr>
<tr class="separator:ab14c086d5f18ecd87222300dc964ff08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ab62a6aafd02959ec905e6e6a92060"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97ab62a6aafd02959ec905e6e6a92060"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a97ab62a6aafd02959ec905e6e6a92060">LDO_CTRL_MAX_SEL</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a97ab62a6aafd02959ec905e6e6a92060"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of possible LDO SEL values. <br /></td></tr>
<tr class="separator:a97ab62a6aafd02959ec905e6e6a92060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e088d274baa529eb50f249e72bdaf37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a3e088d274baa529eb50f249e72bdaf37">PMHAL_TPS65910_SLAVE_ADDR_COUNT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a3e088d274baa529eb50f249e72bdaf37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Address:  <a href="#a3e088d274baa529eb50f249e72bdaf37">More...</a><br /></td></tr>
<tr class="separator:a3e088d274baa529eb50f249e72bdaf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7011400375bb460580a455f92134c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a8e7011400375bb460580a455f92134c5">PMHAL_TPS65910_SLAVE_ADDR_PAGE0</a>&#160;&#160;&#160;(0x2DU)</td></tr>
<tr class="memdesc:a8e7011400375bb460580a455f92134c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLAVE Address Page 0.  <a href="#a8e7011400375bb460580a455f92134c5">More...</a><br /></td></tr>
<tr class="separator:a8e7011400375bb460580a455f92134c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e77a320ee9633fb326b7b2f6e22498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a34e77a320ee9633fb326b7b2f6e22498">PMHAL_TPS65910_SLAVE_ADDR_SR_PAGE0</a>&#160;&#160;&#160;(0x12U)</td></tr>
<tr class="memdesc:a34e77a320ee9633fb326b7b2f6e22498"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLAVE SmartReflex Address Page 0.  <a href="#a34e77a320ee9633fb326b7b2f6e22498">More...</a><br /></td></tr>
<tr class="separator:a34e77a320ee9633fb326b7b2f6e22498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b1f354de45afc6c78ccf751f490430"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63b1f354de45afc6c78ccf751f490430"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a63b1f354de45afc6c78ccf751f490430">PMHAL_TPS65910_SLAVE_ADDR_INVALID</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:a63b1f354de45afc6c78ccf751f490430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid Page Address. <br /></td></tr>
<tr class="separator:a63b1f354de45afc6c78ccf751f490430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a046d8dbbf9b76553ebdab0698f63936c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a046d8dbbf9b76553ebdab0698f63936c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a046d8dbbf9b76553ebdab0698f63936c">PMHAL_TPS65910_RTYPE_SMPS</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a046d8dbbf9b76553ebdab0698f63936c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Type for SMPS. <br /></td></tr>
<tr class="separator:a046d8dbbf9b76553ebdab0698f63936c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaceee57ba1bf1aafb37fc6d35489b91c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaceee57ba1bf1aafb37fc6d35489b91c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#aaceee57ba1bf1aafb37fc6d35489b91c">PMHAL_TPS65910_RTYPE_LDO</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:aaceee57ba1bf1aafb37fc6d35489b91c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Type for LDO. <br /></td></tr>
<tr class="separator:aaceee57ba1bf1aafb37fc6d35489b91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ade907912de5c04062f200c73a6456"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8ade907912de5c04062f200c73a6456"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#af8ade907912de5c04062f200c73a6456">PMHAL_TPS65910_I2C_NUM_1</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:af8ade907912de5c04062f200c73a6456"><td class="mdescLeft">&#160;</td><td class="mdescRight">The I2C number to which the voltage rail is connected. <br /></td></tr>
<tr class="separator:af8ade907912de5c04062f200c73a6456"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a415bc558ec1c5c1cbdb4655c55d03976"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a415bc558ec1c5c1cbdb4655c55d03976"></a>
typedef enum <a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949">pmhalTps65910RegulatorId</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a415bc558ec1c5c1cbdb4655c55d03976">pmhalTps65910RegulatorId_t</a></td></tr>
<tr class="memdesc:a415bc558ec1c5c1cbdb4655c55d03976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abstract Enumeration for the Regulators. <br /></td></tr>
<tr class="separator:a415bc558ec1c5c1cbdb4655c55d03976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6613200b5af9136957b36ca3d0f0247"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6613200b5af9136957b36ca3d0f0247"></a>
typedef struct <a class="el" href="structpmhal_tps65910_smps_sel.html">pmhalTps65910SmpsSel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#ae6613200b5af9136957b36ca3d0f0247">pmhalTps65910SmpsSel_t</a></td></tr>
<tr class="memdesc:ae6613200b5af9136957b36ca3d0f0247"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPS65910 SMPS Regulator SEL description structure. <br /></td></tr>
<tr class="separator:ae6613200b5af9136957b36ca3d0f0247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9dcd769f3700db6cbad5f536f072e20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9dcd769f3700db6cbad5f536f072e20"></a>
typedef struct <a class="el" href="structpmhal_tps65910_ldo_sel.html">pmhalTps65910LdoSel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#ad9dcd769f3700db6cbad5f536f072e20">pmhalTps65910LdoSel_t</a></td></tr>
<tr class="memdesc:ad9dcd769f3700db6cbad5f536f072e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPS65910 LDO Regulator SEL description structure. <br /></td></tr>
<tr class="separator:ad9dcd769f3700db6cbad5f536f072e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace26cc28d4ca0dc6b455bae614fb9fb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace26cc28d4ca0dc6b455bae614fb9fb5"></a>
typedef struct <a class="el" href="structpmhal_tps65910_regulator_prop.html">pmhalTps65910RegulatorProp</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#ace26cc28d4ca0dc6b455bae614fb9fb5">pmhalTps65910RegulatorProp_t</a></td></tr>
<tr class="memdesc:ace26cc28d4ca0dc6b455bae614fb9fb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPS65910 Regulator description structure. <br /></td></tr>
<tr class="separator:ace26cc28d4ca0dc6b455bae614fb9fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b2b9fe3c231c5ec8a5c5af5c58c494"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5b2b9fe3c231c5ec8a5c5af5c58c494"></a>
typedef const <a class="el" href="pmhal__tps65910_8h.html#ace26cc28d4ca0dc6b455bae614fb9fb5">pmhalTps65910RegulatorProp_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#ac5b2b9fe3c231c5ec8a5c5af5c58c494">pmhalTps65910RegulatorPtr_t</a></td></tr>
<tr class="memdesc:ac5b2b9fe3c231c5ec8a5c5af5c58c494"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to pmhalTps65910RegulatorProp_t structure. <br /></td></tr>
<tr class="separator:ac5b2b9fe3c231c5ec8a5c5af5c58c494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d11d84b4de9a7a415a1831215cb76d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d11d84b4de9a7a415a1831215cb76d8"></a>
typedef pmhalTps65910RegulatorMap_t *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a2d11d84b4de9a7a415a1831215cb76d8">pmhalTps65910RegulatorMapPtr_t</a></td></tr>
<tr class="memdesc:a2d11d84b4de9a7a415a1831215cb76d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the structure pmhalTps65910RegulatorMap_t. <br /></td></tr>
<tr class="separator:a2d11d84b4de9a7a415a1831215cb76d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:af0dedc86a50ec5cfd0455300b5379949"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949">pmhalTps65910RegulatorId</a> { <br />
&#160;&#160;<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949ad0855376c36d250fe24ad96f9774ed18">PMHAL_TPS65910_REGULATOR_INVALID</a> = -1, 
<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949af245cf3ad187702e784fded77a7fb1f8">PMHAL_TPS65910_REGULATOR_MIN</a> = 0, 
<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949a760531cb8ea1d7d415a2cf16bfd0235f">PMHAL_TPS65910_REGULATOR_LDOVRTC</a> = PMHAL_PRCM_PMIC_REGULATOR_MIN, 
<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949a5d17b22233137e0fa31cf0b16e04952f">PMHAL_TPS65910_REGULATOR_SMPSVIO</a> = 1, 
<br />
&#160;&#160;<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949a5df2f0462a22077347f825ac0665c85a">PMHAL_TPS65910_REGULATOR_SMPSVDD1</a> = 2, 
<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949af6f406c0808d72061d7a0f32e36e5727">PMHAL_TPS65910_REGULATOR_SMPSVDD2</a> = 3, 
<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949a69d4123f10c71934706581d1e4be19d1">PMHAL_TPS65910_REGULATOR_SMPSVDD3</a> = 4, 
<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949a18045fa6a51548b289f687dd40a3ffe9">PMHAL_TPS65910_REGULATOR_LDOVDIG1</a> = 5, 
<br />
&#160;&#160;<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949a3e9513f23a7a0b969fde3958f7630feb">PMHAL_TPS65910_REGULATOR_LDOVDIG2</a> = 6, 
<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949a23d8796486084b72f0919e681444afd2">PMHAL_TPS65910_REGULATOR_LDOVAUX1</a> = 7, 
<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949a1134c2e7077ab384225075ed28ec20ee">PMHAL_TPS65910_REGULATOR_LDOVAUX2</a> = 8, 
<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949a3d3615c1dfebddb0802577a6a5e17f9c">PMHAL_TPS65910_REGULATOR_LDOVAUX33</a> = 9, 
<br />
&#160;&#160;<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949a662659f1f1a99f6e2cb29cd7f2d3991e">PMHAL_TPS65910_REGULATOR_LDOVMMC</a> = 10, 
<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949aa95ea5711c61dc8d874a7d121cb6ca38">PMHAL_TPS65910_REGULATOR_LDOVPLL</a> = 11, 
<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949a16903472dee573d0c896cccf8cadaf79">PMHAL_TPS65910_REGULATOR_LDOVDAC</a> = 12, 
<a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949a8c3fc433d72ae8df2b9e3ef83f38d1a8">PMHAL_TPS65910_REGULATOR_MAX</a> = (PMHAL_TPS65910_REGULATOR_LDOVDAC + 1)
<br />
 }</td></tr>
<tr class="memdesc:af0dedc86a50ec5cfd0455300b5379949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abstract Enumeration for the Regulators.  <a href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949">More...</a><br /></td></tr>
<tr class="separator:af0dedc86a50ec5cfd0455300b5379949"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aab8b55f5c5fb9d9204860b47936c6888"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group___p_m___h_a_l___v_m.html#gac57178dd87d74f8dc367d5e346e1ea9d">pmhalPmicOperations_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#aab8b55f5c5fb9d9204860b47936c6888">PMHALTps65910GetPMICOps</a> (void)</td></tr>
<tr class="memdesc:aab8b55f5c5fb9d9204860b47936c6888"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PMIC ops structure. All the other functions are accessed via function pointers whose array is exported by this function.  <a href="#aab8b55f5c5fb9d9204860b47936c6888">More...</a><br /></td></tr>
<tr class="separator:aab8b55f5c5fb9d9204860b47936c6888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e40948f4127a280bd30a930a2d658c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__tps65910_8h.html#a47e40948f4127a280bd30a930a2d658c">PMHALTps65910ConfigureRegulatorMap</a> (<a class="el" href="pmhal__tps65910_8h.html#a2d11d84b4de9a7a415a1831215cb76d8">pmhalTps65910RegulatorMapPtr_t</a> regulatorMap)</td></tr>
<tr class="memdesc:a47e40948f4127a280bd30a930a2d658c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The PMIC regulator output to the device input mapping can be different on different boards. This API can be used to provide a different mapping to the PMIC driver if the mapping does not </p><h2>match the default. Example table is shown below: </h2>
<h2>| Device voltage Rail | Ptr to Regulator | </h2>
| PMHAL_PRCM_PMIC_REGULATOR_MPU | PMHAL_TPS65037_REGULATOR_SMPS12 | | PMHAL_PRCM_PMIC_REGULATOR_CORE | PMHAL_TPS65037_REGULATOR_SMPS7 | | .... | | index (Refer | For index of the | | <a class="el" href="group___m_i_s_c.html#gaad27b65507a152c937ab53f2dcc277b8" title="The Abstract PMIC Voltage Regulator IDs used by the PMIC Interface. These abstract regulator IDs repr...">pmhalPrcmPmicRegulatorId_t</a>) | gPmhalTps65910Regulator | | | refer | </p><h2>| | <a class="el" href="pmhal__tps65910_8h.html#a415bc558ec1c5c1cbdb4655c55d03976" title="Abstract Enumeration for the Regulators. ">pmhalTps65910RegulatorId_t</a> | </h2>
This table when translated to code is as below: pmhalTps65910RegulatorMap_t regulatorMap[ PMHAL_PRCM_PMIC_REGULATOR_COUNT] = { { &amp;gPmhalTps65910Regulator[PMHAL_TPS65910_REGULATOR_SMPS12], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, { &amp;gPmhalTps65910Regulator[PMHAL_TPS65910_REGULATOR_SMPS7], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, ...... };.  <a href="#a47e40948f4127a280bd30a930a2d658c">More...</a><br /></td></tr>
<tr class="separator:a47e40948f4127a280bd30a930a2d658c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The Power Management IC (PMIC) tps65910 specific API definition. </p>
<p>The APIs defined here are to control the voltage of the PMIC rails and to query the status. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="af35b6466c73209f0f4abdc1b3f1c83b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMHAL_TPS65910_LDOxx_CTRL_ST_MASK&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PMHAL_TPS65910_LDO Regulator Register Fields: </p>
<p>PMHAL_TPS65910_LDOxx_CTRL.ST Mask 1:0 ST: PMHAL_TPS65910_LDO State Mode 0x00: OFF (Default) 0x01: ON, high power (ACTIVE) 0x10: OFF 0x11: ON, low power (SLEEP) </p>

</div>
</div>
<a class="anchor" id="a3e088d274baa529eb50f249e72bdaf37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMHAL_TPS65910_SLAVE_ADDR_COUNT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave Address: </p>
<p>The TPS65910 PMIC uses the standard 7-bit slave I2C address to access the register address space. This PMIC has 1 internal pages each of 256 bytes. The register address is 8-bits and can address one page. Multiple pages are addressed using different slave addresses. The table below gives the slave address for the register pages as programmed in the AM335x device EVMs. </p>

</div>
</div>
<a class="anchor" id="a8e7011400375bb460580a455f92134c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMHAL_TPS65910_SLAVE_ADDR_PAGE0&#160;&#160;&#160;(0x2DU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLAVE Address Page 0. </p>
<h2>Page Phy Addr Range Slave Address OTP choice Register </h2>
<p>0 0x000 - 0x0FF 0x2D 0x2D All regs </p>

</div>
</div>
<a class="anchor" id="a34e77a320ee9633fb326b7b2f6e22498"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMHAL_TPS65910_SLAVE_ADDR_SR_PAGE0&#160;&#160;&#160;(0x12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SLAVE SmartReflex Address Page 0. </p>
<h2>Page Phy Addr Range Slave Address OTP choice Register </h2>
<p>0 0x000 - 0x0FF 0x12 0x12 All regs </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="pmhal__tps65910_8h.html#af0dedc86a50ec5cfd0455300b5379949">pmhalTps65910RegulatorId</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Abstract Enumeration for the Regulators. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949ad0855376c36d250fe24ad96f9774ed18"></a>PMHAL_TPS65910_REGULATOR_INVALID&#160;</td><td class="fielddoc">
<p>Invalid PMIC regulator ID </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949af245cf3ad187702e784fded77a7fb1f8"></a>PMHAL_TPS65910_REGULATOR_MIN&#160;</td><td class="fielddoc">
<p>Minimum Abstracted PMIC Regulator ID </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949a760531cb8ea1d7d415a2cf16bfd0235f"></a>PMHAL_TPS65910_REGULATOR_LDOVRTC&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LDOVRTC </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949a5d17b22233137e0fa31cf0b16e04952f"></a>PMHAL_TPS65910_REGULATOR_SMPSVIO&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for SMPSVIO </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949a5df2f0462a22077347f825ac0665c85a"></a>PMHAL_TPS65910_REGULATOR_SMPSVDD1&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for SMPSVDD1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949af6f406c0808d72061d7a0f32e36e5727"></a>PMHAL_TPS65910_REGULATOR_SMPSVDD2&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for SMPSVDD2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949a69d4123f10c71934706581d1e4be19d1"></a>PMHAL_TPS65910_REGULATOR_SMPSVDD3&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for SMPSVDD3 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949a18045fa6a51548b289f687dd40a3ffe9"></a>PMHAL_TPS65910_REGULATOR_LDOVDIG1&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LDOVDIG1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949a3e9513f23a7a0b969fde3958f7630feb"></a>PMHAL_TPS65910_REGULATOR_LDOVDIG2&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LDOVDIG2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949a23d8796486084b72f0919e681444afd2"></a>PMHAL_TPS65910_REGULATOR_LDOVAUX1&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LDOVAUX1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949a1134c2e7077ab384225075ed28ec20ee"></a>PMHAL_TPS65910_REGULATOR_LDOVAUX2&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LDOVAUX2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949a3d3615c1dfebddb0802577a6a5e17f9c"></a>PMHAL_TPS65910_REGULATOR_LDOVAUX33&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LDOVAUX33 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949a662659f1f1a99f6e2cb29cd7f2d3991e"></a>PMHAL_TPS65910_REGULATOR_LDOVMMC&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LDOVMMC </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949aa95ea5711c61dc8d874a7d121cb6ca38"></a>PMHAL_TPS65910_REGULATOR_LDOVPLL&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LDOVPLL </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949a16903472dee573d0c896cccf8cadaf79"></a>PMHAL_TPS65910_REGULATOR_LDOVDAC&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LDOVDAC </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="af0dedc86a50ec5cfd0455300b5379949a8c3fc433d72ae8df2b9e3ef83f38d1a8"></a>PMHAL_TPS65910_REGULATOR_MAX&#160;</td><td class="fielddoc">
<p>Maximum Abstracted PMIC Regulator ID </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a47e40948f4127a280bd30a930a2d658c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PMHALTps65910ConfigureRegulatorMap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="pmhal__tps65910_8h.html#a2d11d84b4de9a7a415a1831215cb76d8">pmhalTps65910RegulatorMapPtr_t</a>&#160;</td>
          <td class="paramname"><em>regulatorMap</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The PMIC regulator output to the device input mapping can be different on different boards. This API can be used to provide a different mapping to the PMIC driver if the mapping does not </p><h2>match the default. Example table is shown below: </h2>
<h2>| Device voltage Rail | Ptr to Regulator | </h2>
| PMHAL_PRCM_PMIC_REGULATOR_MPU | PMHAL_TPS65037_REGULATOR_SMPS12 | | PMHAL_PRCM_PMIC_REGULATOR_CORE | PMHAL_TPS65037_REGULATOR_SMPS7 | | .... | | index (Refer | For index of the | | <a class="el" href="group___m_i_s_c.html#gaad27b65507a152c937ab53f2dcc277b8" title="The Abstract PMIC Voltage Regulator IDs used by the PMIC Interface. These abstract regulator IDs repr...">pmhalPrcmPmicRegulatorId_t</a>) | gPmhalTps65910Regulator | | | refer | </p><h2>| | <a class="el" href="pmhal__tps65910_8h.html#a415bc558ec1c5c1cbdb4655c55d03976" title="Abstract Enumeration for the Regulators. ">pmhalTps65910RegulatorId_t</a> | </h2>
This table when translated to code is as below: pmhalTps65910RegulatorMap_t regulatorMap[ PMHAL_PRCM_PMIC_REGULATOR_COUNT] = { { &amp;gPmhalTps65910Regulator[PMHAL_TPS65910_REGULATOR_SMPS12], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, { &amp;gPmhalTps65910Regulator[PMHAL_TPS65910_REGULATOR_SMPS7], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, ...... };. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regulatorMap</td><td>Pointer to the array of pointers which gives the mapping. The array is defined as above.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="aab8b55f5c5fb9d9204860b47936c6888"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group___p_m___h_a_l___v_m.html#gac57178dd87d74f8dc367d5e346e1ea9d">pmhalPmicOperations_t</a>* PMHALTps65910GetPMICOps </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get PMIC ops structure. All the other functions are accessed via function pointers whose array is exported by this function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Return pointer to the PMIC ops structure. </dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
