#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Dec  2 06:55:33 2023
# Process ID: 12300
# Current directory: D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12876 D:\Estudio\OneDrive - Universidad de Antioquia\Estudio\Materias\S5\Digitales I\Laboratorio\P4\Practica4_FINAL\Practica4_FINAL\Practica4_FINAL.xpr
# Log file: D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/vivado.log
# Journal file: D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL\vivado.jou
# Running On: DESKTOP-JK32J40, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 8, Host memory: 14913 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xillinix/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project {D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL'
INFO: [Project 1-313] Project file moved from '/home/estudiante/Descargas/Practica4_FINAL/Practica4_FINAL' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Practica4_FINAL.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xillinix/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 1295.352 ; gain = 95.609
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  2 07:04:22 2023] Launched impl_1...
Run output will be captured here: D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1655.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 671 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1782.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1896.355 ; gain = 598.246
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2358.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 671 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-5435] Cannot read file, the software version for the checkpoint (2022.2.3671981) does not match the current software version (2023.1.3865809).
  File : D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.runs/impl_1/VGA_routed/VGA.xbdc.
Parsing XDC File [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.runs/impl_1/VGA_routed/VGA.xdc]
Finished Parsing XDC File [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.runs/impl_1/VGA_routed/VGA.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.753 . Memory (MB): peak = 2448.758 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.754 . Memory (MB): peak = 2448.758 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2448.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2530.500 ; gain = 172.258
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
current_design synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
synth_design -dataflow -name dfv_1
Command: synth_design -dataflow -name dfv_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: VGA
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3174.867 ; gain = 372.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:61]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard_to_ascii' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/ps2_keyboard_to_ascii.vhd:26' bound to instance 'ps2_keyboard' of component 'ps2_keyboard_to_ascii' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:337]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard_to_ascii' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/ps2_keyboard_to_ascii.vhd:38]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 8 - type: integer 
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter debounce_counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ps2_keyboard' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/ps2_keyboard.vhd:26' bound to instance 'ps2_keyboard_0' of component 'ps2_keyboard' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/ps2_keyboard_to_ascii.vhd:69]
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/ps2_keyboard.vhd:38]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter debounce_counter_size bound to: 8 - type: integer 
	Parameter COUNT_MAX bound to: 255 - type: integer 
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'debouncing' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/debounce.vhd:13' bound to instance 'debounce_ps2_clk' of component 'debouncing' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/ps2_keyboard.vhd:68]
INFO: [Synth 8-638] synthesizing module 'debouncing' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/debounce.vhd:21]
	Parameter COUNT_MAX bound to: 255 - type: integer 
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncing' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/debounce.vhd:21]
	Parameter COUNT_MAX bound to: 255 - type: integer 
	Parameter COUNT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'debouncing' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/debounce.vhd:13' bound to instance 'debounce_ps2_data' of component 'debouncing' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/ps2_keyboard.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/ps2_keyboard.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard_to_ascii' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/ps2_keyboard_to_ascii.vhd:38]
INFO: [Synth 8-3491] module 'BIN2BCD_0a999' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/BIN2BCD_0a999.vhd:25' bound to instance 'BIN2BCD_1' of component 'BIN2BCD_0a999' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:349]
INFO: [Synth 8-638] synthesizing module 'BIN2BCD_0a999' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/BIN2BCD_0a999.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'BIN2BCD_0a999' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/BIN2BCD_0a999.vhd:32]
INFO: [Synth 8-3491] module 'BIN2BCD_0a999' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/BIN2BCD_0a999.vhd:25' bound to instance 'BIN2BCD_2' of component 'BIN2BCD_0a999' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:356]
	Parameter LW bound to: 8 - type: integer 
	Parameter DW bound to: 20 - type: integer 
	Parameter DL bound to: 40 - type: integer 
	Parameter POSX bound to: 10 - type: integer 
	Parameter POSY bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'SCORE_NUMBS' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SCORE_NUMBS.vhd:25' bound to instance 'Display1' of component 'SCORE_NUMBS' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:363]
INFO: [Synth 8-638] synthesizing module 'SCORE_NUMBS' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SCORE_NUMBS.vhd:38]
	Parameter LW bound to: 8 - type: integer 
	Parameter DW bound to: 20 - type: integer 
	Parameter DL bound to: 40 - type: integer 
	Parameter POSX bound to: 10 - type: integer 
	Parameter POSY bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SCORE_NUMBS.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'SCORE_NUMBS' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SCORE_NUMBS.vhd:38]
	Parameter LW bound to: 8 - type: integer 
	Parameter DW bound to: 20 - type: integer 
	Parameter DL bound to: 40 - type: integer 
	Parameter POSX bound to: 580 - type: integer 
	Parameter POSY bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'SCORE_NUMBS' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SCORE_NUMBS.vhd:25' bound to instance 'Display2' of component 'SCORE_NUMBS' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:383]
INFO: [Synth 8-638] synthesizing module 'SCORE_NUMBS__parameterized1' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SCORE_NUMBS.vhd:38]
	Parameter LW bound to: 8 - type: integer 
	Parameter DW bound to: 20 - type: integer 
	Parameter DL bound to: 40 - type: integer 
	Parameter POSX bound to: 580 - type: integer 
	Parameter POSY bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SCORE_NUMBS.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'SCORE_NUMBS__parameterized1' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SCORE_NUMBS.vhd:38]
	Parameter SG_WD bound to: 10 - type: integer 
	Parameter DL bound to: 50 - type: integer 
	Parameter posx bound to: 0 - type: integer 
	Parameter posy bound to: 100 - type: integer 
	Parameter TUP bound to: 7'b1110111 
	Parameter TDOWN bound to: 7'b1110010 
	Parameter TSHOOT bound to: 7'b1100101 
INFO: [Synth 8-3491] module 'draw' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SQUARE.vhd:5' bound to instance 'draw1' of component 'draw' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:397]
INFO: [Synth 8-638] synthesizing module 'draw' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SQUARE.vhd:30]
	Parameter SG_WD bound to: 10 - type: integer 
	Parameter DL bound to: 50 - type: integer 
	Parameter posx bound to: 0 - type: integer 
	Parameter posy bound to: 100 - type: integer 
	Parameter TUP bound to: 7'b1110111 
	Parameter TDOWN bound to: 7'b1110010 
	Parameter TSHOOT bound to: 7'b1100101 
WARNING: [Synth 8-6014] Unused sequential element posy_instante_reg was removed.  [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SQUARE.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'draw' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SQUARE.vhd:30]
	Parameter SG_WD bound to: 10 - type: integer 
	Parameter DL bound to: 50 - type: integer 
	Parameter posx bound to: 630 - type: integer 
	Parameter posy bound to: 100 - type: integer 
	Parameter TUP bound to: 7'b1101001 
	Parameter TDOWN bound to: 7'b1110000 
	Parameter TSHOOT bound to: 7'b1101111 
INFO: [Synth 8-3491] module 'draw' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SQUARE.vhd:5' bound to instance 'draw2' of component 'draw' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:421]
INFO: [Synth 8-638] synthesizing module 'draw__parameterized1' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SQUARE.vhd:30]
	Parameter SG_WD bound to: 10 - type: integer 
	Parameter DL bound to: 50 - type: integer 
	Parameter posx bound to: 630 - type: integer 
	Parameter posy bound to: 100 - type: integer 
	Parameter TUP bound to: 7'b1101001 
	Parameter TDOWN bound to: 7'b1110000 
	Parameter TSHOOT bound to: 7'b1101111 
WARNING: [Synth 8-6014] Unused sequential element posy_instante_reg was removed.  [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SQUARE.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'draw__parameterized1' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/SQUARE.vhd:30]
	Parameter SG_WD bound to: 31 - type: integer 
	Parameter DL bound to: 20 - type: integer 
	Parameter posx bound to: 800 - type: integer 
	Parameter TSHOOT bound to: 7'b1100101 
INFO: [Synth 8-3491] module 'shoot_izq' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/shoot.vhd:5' bound to instance 'bala1' of component 'shoot_izq' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:446]
INFO: [Synth 8-638] synthesizing module 'shoot_izq' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/shoot.vhd:30]
	Parameter SG_WD bound to: 31 - type: integer 
	Parameter DL bound to: 20 - type: integer 
	Parameter posx bound to: 800 - type: integer 
	Parameter TSHOOT bound to: 7'b1100101 
WARNING: [Synth 8-614] signal 'ENABLE_TURNO' is read in the process but is not in the sensitivity list [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/shoot.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'shoot_izq' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/shoot.vhd:30]
	Parameter SG_WD bound to: 31 - type: integer 
	Parameter DL bound to: 20 - type: integer 
	Parameter posx bound to: 800 - type: integer 
	Parameter TSHOOT bound to: 7'b1101111 
INFO: [Synth 8-3491] module 'shoot_der' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/shoot_der.vhd:5' bound to instance 'bala2' of component 'shoot_der' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:471]
INFO: [Synth 8-638] synthesizing module 'shoot_der' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/shoot_der.vhd:29]
	Parameter SG_WD bound to: 31 - type: integer 
	Parameter DL bound to: 20 - type: integer 
	Parameter posx bound to: 800 - type: integer 
	Parameter TSHOOT bound to: 7'b1101111 
WARNING: [Synth 8-614] signal 'ENABLE_TURNO' is read in the process but is not in the sensitivity list [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/shoot_der.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'shoot_der' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/shoot_der.vhd:29]
	Parameter SG_WD bound to: 3 - type: integer 
	Parameter DL bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'display34segm' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/display34segm2.vhd:21' bound to instance 'L_S' of component 'display34segm' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:605]
INFO: [Synth 8-638] synthesizing module 'display34segm' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/display34segm2.vhd:34]
	Parameter SG_WD bound to: 3 - type: integer 
	Parameter DL bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display34segm' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/display34segm2.vhd:34]
	Parameter SG_WD bound to: 3 - type: integer 
	Parameter DL bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'display34segm' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/display34segm2.vhd:21' bound to instance 'L_A' of component 'display34segm' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:619]
	Parameter SG_WD bound to: 3 - type: integer 
	Parameter DL bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'display34segm' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/display34segm2.vhd:21' bound to instance 'L_N' of component 'display34segm' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:632]
	Parameter SG_WD bound to: 3 - type: integer 
	Parameter DL bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'display34segm' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/display34segm2.vhd:21' bound to instance 'L_T' of component 'display34segm' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:645]
	Parameter SG_WD bound to: 3 - type: integer 
	Parameter DL bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'display34segm' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/display34segm2.vhd:21' bound to instance 'L_I' of component 'display34segm' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:658]
	Parameter SG_WD bound to: 3 - type: integer 
	Parameter DL bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'display34segm' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/display34segm2.vhd:21' bound to instance 'L_M' of component 'display34segm' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:671]
	Parameter SG_WD bound to: 3 - type: integer 
	Parameter DL bound to: 35 - type: integer 
INFO: [Synth 8-3491] module 'display34segm' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/display34segm2.vhd:21' bound to instance 'L_A2' of component 'display34segm' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:684]
	Parameter SG_WD bound to: 3 - type: integer 
	Parameter DL bound to: 37 - type: integer 
INFO: [Synth 8-3491] module 'display34segm' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/display34segm2.vhd:21' bound to instance 'L_N2' of component 'display34segm' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:697]
INFO: [Synth 8-638] synthesizing module 'display34segm__parameterized2' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/display34segm2.vhd:34]
	Parameter SG_WD bound to: 3 - type: integer 
	Parameter DL bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'display34segm__parameterized2' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/display34segm2.vhd:34]
	Parameter SG_WD bound to: 3 - type: integer 
	Parameter DL bound to: 37 - type: integer 
INFO: [Synth 8-3491] module 'display34segm' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/display34segm2.vhd:21' bound to instance 'L_U' of component 'display34segm' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:710]
INFO: [Synth 8-3491] module 'vga_ctrl_640x480_60Hz' declared at 'D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/vga_ctrl_640x480_60Hz.vhd:71' bound to instance 'Inst_vga_ctrl_640x480_60Hz' of component 'vga_ctrl_640x480_60Hz' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:739]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl_640x480_60Hz' [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/vga_ctrl_640x480_60Hz.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl_640x480_60Hz' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/vga_ctrl_640x480_60Hz.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element count_clk_reg was removed.  [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element CLK_1Hz_reg was removed.  [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:278]
WARNING: [Synth 8-6014] Unused sequential element CLK_3_reg was removed.  [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:303]

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 

Could not find Selected Down Pin for node 
INFO: [Synth 8-256] done synthesizing module 'VGA' (0#1) [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/sources_1/new/VGA.vhd:61]
WARNING: [Synth 8-7129] Port cont_disp[31] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[30] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[29] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[28] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[27] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[26] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[25] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[24] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[23] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[22] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[21] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[20] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[19] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[18] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[17] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[16] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[15] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[14] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[13] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[12] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[11] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[10] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[9] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[8] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[7] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[6] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[5] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[4] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[3] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[2] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[1] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[0] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[31] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[30] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[29] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[28] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[27] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[26] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[25] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[24] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[23] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[22] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[21] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[20] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[19] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[18] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[17] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[16] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[15] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[14] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[13] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[12] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[11] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[10] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[9] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[8] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[7] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[6] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[5] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[4] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[3] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[2] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[1] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[0] in module shoot_der is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[31] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[30] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[29] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[28] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[27] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[26] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[25] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[24] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[23] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[22] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[21] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[20] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[19] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[18] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[17] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[16] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[15] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[14] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[13] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[12] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[11] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[10] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[9] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[8] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[7] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[6] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[5] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[4] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[3] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[2] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[1] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port cont_disp[0] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[31] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[30] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[29] in module shoot_izq is either unconnected or has no load
WARNING: [Synth 8-7129] Port counter_shoots[28] in module shoot_izq is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3311.297 ; gain = 509.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 3311.301 ; gain = 509.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 3311.301 ; gain = 509.387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3311.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3327.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 3334.871 ; gain = 532.957
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 3334.871 ; gain = 532.957
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3340.758 ; gain = 0.598
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3340.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 671 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-5435] Cannot read file, the software version for the checkpoint (2022.2.3671981) does not match the current software version (2023.1.3865809).
  File : D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.runs/impl_1/VGA_routed/VGA.xbdc.
Parsing XDC File [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.runs/impl_1/VGA_routed/VGA.xdc]
Finished Parsing XDC File [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.runs/impl_1/VGA_routed/VGA.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.780 . Memory (MB): peak = 3340.758 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.781 . Memory (MB): peak = 3340.758 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3340.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3340.758 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.srcs/utils_1/imports/synth_1/VGA.dcp with file D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.runs/synth_1/VGA.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec  2 07:49:46 2023] Launched synth_1...
Run output will be captured here: D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.runs/synth_1/runme.log
[Sat Dec  2 07:49:46 2023] Launched impl_1...
Run output will be captured here: D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Practica4_FINAL/Practica4_FINAL.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 3457.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 671 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.834 . Memory (MB): peak = 3457.746 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.835 . Memory (MB): peak = 3457.746 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3457.746 ; gain = 17.379
current_design synth_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.127 . Memory (MB): peak = 3457.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 671 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Estudio/OneDrive - Universidad de Antioquia/Estudio/Materias/S5/Digitales I/Laboratorio/P4/Practica4_FINAL/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3457.746 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
report_drc -name drc_1 -ruledecks {default}
Command: report_drc -name drc_1 -ruledecks default
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc completed successfully
report_utilization -name utilization_1
report_methodology -name ultrafast_methodology_1
Command: report_methodology -name ultrafast_methodology_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
report_methodology completed successfully
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  2 08:48:42 2023...
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
