
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 200000
Simulation Instructions: 10000000
Number of CPUs: 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/alexcato/Documents/Proyecto_electrico/ChampSim_GUI/traces/600.perlbench_s-210B.champsimtrace.xz
CPU 1 runs /home/alexcato/Documents/Proyecto_electrico/ChampSim_GUI/traces/600.perlbench_s-210B.champsimtrace.xz
CPU 2 runs /home/alexcato/Documents/Proyecto_electrico/ChampSim_GUI/traces/600.perlbench_s-210B.champsimtrace.xz
CPU 3 runs /home/alexcato/Documents/Proyecto_electrico/ChampSim_GUI/traces/600.perlbench_s-210B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 1 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 2 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 3 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64

Warmup complete CPU 0 instructions: 200224 cycles: 50643 (Simulation time: 0 hr 0 min 2 sec) 
Warmup complete CPU 1 instructions: 200259 cycles: 50643 (Simulation time: 0 hr 0 min 2 sec) 
Warmup complete CPU 2 instructions: 200124 cycles: 50643 (Simulation time: 0 hr 0 min 2 sec) 
Warmup complete CPU 3 instructions: 200003 cycles: 50643 (Simulation time: 0 hr 0 min 2 sec) 



ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.96192 instructions: 196192 cycles: 100000
cpu0_DTLB TOTAL     ACCESS:      36062  HIT:      35927  MISS:        135
cpu0_DTLB LOAD      ACCESS:      20111  HIT:      20056  MISS:         55
cpu0_DTLB RFO       ACCESS:      15951  HIT:      15871  MISS:         80
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17907  HIT:      17907  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17907  HIT:      17907  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5351  HIT:       5351  MISS:          0
cpu0_L1I LOAD      ACCESS:       5351  HIT:       5351  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        135  HIT:        126  MISS:          9
cpu0_STLB LOAD      ACCESS:         55  HIT:         46  MISS:          9
cpu0_STLB RFO       ACCESS:         80  HIT:         80  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63781  HIT:      63748  MISS:         33
cpu0_L1D LOAD      ACCESS:      22254  HIT:      22221  MISS:         33
cpu0_L1D RFO       ACCESS:      41518  HIT:      41518  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         33  HIT:          0  MISS:         33
cpu0_L2C LOAD      ACCESS:         33  HIT:          0  MISS:         33
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:         33  HIT:          0  MISS:         33
LLC LOAD      ACCESS:         33  HIT:          0  MISS:         33
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.92403 instructions: 192403 cycles: 100000
cpu1_DTLB TOTAL     ACCESS:      34121  HIT:      33986  MISS:        135
cpu1_DTLB LOAD      ACCESS:      18875  HIT:      18820  MISS:         55
cpu1_DTLB RFO       ACCESS:      15246  HIT:      15166  MISS:         80
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16780  HIT:      16780  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16780  HIT:      16780  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5059  HIT:       5059  MISS:          0
cpu1_L1I LOAD      ACCESS:       5059  HIT:       5059  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        135  HIT:        126  MISS:          9
cpu1_STLB LOAD      ACCESS:         55  HIT:         46  MISS:          9
cpu1_STLB RFO       ACCESS:         80  HIT:         80  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62376  HIT:      62344  MISS:         32
cpu1_L1D LOAD      ACCESS:      21653  HIT:      21621  MISS:         32
cpu1_L1D RFO       ACCESS:      40714  HIT:      40714  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         32  HIT:          0  MISS:         32
cpu1_L2C LOAD      ACCESS:         32  HIT:          0  MISS:         32
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:         32  HIT:          0  MISS:         32
LLC LOAD      ACCESS:         32  HIT:          0  MISS:         32
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.95804 instructions: 195804 cycles: 100000
cpu2_DTLB TOTAL     ACCESS:      35258  HIT:      35123  MISS:        135
cpu2_DTLB LOAD      ACCESS:      19444  HIT:      19389  MISS:         55
cpu2_DTLB RFO       ACCESS:      15814  HIT:      15734  MISS:         80
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      17266  HIT:      17266  MISS:          0
cpu2_ITLB LOAD      ACCESS:      17266  HIT:      17266  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       5148  HIT:       5148  MISS:          0
cpu2_L1I LOAD      ACCESS:       5148  HIT:       5148  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        135  HIT:        126  MISS:          9
cpu2_STLB LOAD      ACCESS:         55  HIT:         46  MISS:          9
cpu2_STLB RFO       ACCESS:         80  HIT:         80  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      63491  HIT:      63458  MISS:         33
cpu2_L1D LOAD      ACCESS:      22062  HIT:      22029  MISS:         33
cpu2_L1D RFO       ACCESS:      41420  HIT:      41420  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:         33  HIT:          0  MISS:         33
cpu2_L2C LOAD      ACCESS:         33  HIT:          0  MISS:         33
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:         33  HIT:          0  MISS:         33
LLC LOAD      ACCESS:         33  HIT:          0  MISS:         33
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.92541 instructions: 192541 cycles: 100000
cpu3_DTLB TOTAL     ACCESS:      35419  HIT:      35284  MISS:        135
cpu3_DTLB LOAD      ACCESS:      19752  HIT:      19697  MISS:         55
cpu3_DTLB RFO       ACCESS:      15667  HIT:      15587  MISS:         80
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16887  HIT:      16887  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16887  HIT:      16887  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5082  HIT:       5082  MISS:          0
cpu3_L1I LOAD      ACCESS:       5082  HIT:       5082  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        135  HIT:        126  MISS:          9
cpu3_STLB LOAD      ACCESS:         55  HIT:         46  MISS:          9
cpu3_STLB RFO       ACCESS:         80  HIT:         80  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      62530  HIT:      62498  MISS:         32
cpu3_L1D LOAD      ACCESS:      21788  HIT:      21756  MISS:         32
cpu3_L1D RFO       ACCESS:      40733  HIT:      40733  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:         32  HIT:          0  MISS:         32
cpu3_L2C LOAD      ACCESS:         32  HIT:          0  MISS:         32
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:         32  HIT:          0  MISS:         32
LLC LOAD      ACCESS:         32  HIT:          0  MISS:         32
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.96192 instructions: 196192 cycles: 100000
cpu0_DTLB TOTAL     ACCESS:      36062  HIT:      35927  MISS:        135
cpu0_DTLB LOAD      ACCESS:      20111  HIT:      20056  MISS:         55
cpu0_DTLB RFO       ACCESS:      15951  HIT:      15871  MISS:         80
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 22.4593 cycles
cpu0_ITLB TOTAL     ACCESS:      17907  HIT:      17907  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17907  HIT:      17907  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5351  HIT:       5351  MISS:          0
cpu0_L1I LOAD      ACCESS:       5351  HIT:       5351  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:        135  HIT:        126  MISS:          9
cpu0_STLB LOAD      ACCESS:         55  HIT:         46  MISS:          9
cpu0_STLB RFO       ACCESS:         80  HIT:         80  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.222 cycles
cpu0_L1D TOTAL     ACCESS:      63781  HIT:      63748  MISS:         33
cpu0_L1D LOAD      ACCESS:      22254  HIT:      22221  MISS:         33
cpu0_L1D RFO       ACCESS:      41518  HIT:      41518  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 195.364 cycles
cpu0_L2C TOTAL     ACCESS:         33  HIT:          0  MISS:         33
cpu0_L2C LOAD      ACCESS:         33  HIT:          0  MISS:         33
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.97 cycles
LLC TOTAL     ACCESS:         33  HIT:          0  MISS:         33
LLC LOAD      ACCESS:         33  HIT:          0  MISS:         33
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 715.182 cycles

CPU 1 cumulative IPC: 1.92403 instructions: 192403 cycles: 100000
cpu1_DTLB TOTAL     ACCESS:      34121  HIT:      33986  MISS:        135
cpu1_DTLB LOAD      ACCESS:      18875  HIT:      18820  MISS:         55
cpu1_DTLB RFO       ACCESS:      15246  HIT:      15166  MISS:         80
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 22.6148 cycles
cpu1_ITLB TOTAL     ACCESS:      16780  HIT:      16780  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16780  HIT:      16780  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5059  HIT:       5059  MISS:          0
cpu1_L1I LOAD      ACCESS:       5059  HIT:       5059  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:        135  HIT:        126  MISS:          9
cpu1_STLB LOAD      ACCESS:         55  HIT:         46  MISS:          9
cpu1_STLB RFO       ACCESS:         80  HIT:         80  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.889 cycles
cpu1_L1D TOTAL     ACCESS:      62376  HIT:      62344  MISS:         32
cpu1_L1D LOAD      ACCESS:      21653  HIT:      21621  MISS:         32
cpu1_L1D RFO       ACCESS:      40714  HIT:      40714  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 203.406 cycles
cpu1_L2C TOTAL     ACCESS:         32  HIT:          0  MISS:         32
cpu1_L2C LOAD      ACCESS:         32  HIT:          0  MISS:         32
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 192.188 cycles
LLC TOTAL     ACCESS:         32  HIT:          0  MISS:         32
LLC LOAD      ACCESS:         32  HIT:          0  MISS:         32
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 737.531 cycles

CPU 2 cumulative IPC: 1.95804 instructions: 195804 cycles: 100000
cpu2_DTLB TOTAL     ACCESS:      35258  HIT:      35123  MISS:        135
cpu2_DTLB LOAD      ACCESS:      19444  HIT:      19389  MISS:         55
cpu2_DTLB RFO       ACCESS:      15814  HIT:      15734  MISS:         80
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 22.7556 cycles
cpu2_ITLB TOTAL     ACCESS:      17266  HIT:      17266  MISS:          0
cpu2_ITLB LOAD      ACCESS:      17266  HIT:      17266  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       5148  HIT:       5148  MISS:          0
cpu2_L1I LOAD      ACCESS:       5148  HIT:       5148  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:        135  HIT:        126  MISS:          9
cpu2_STLB LOAD      ACCESS:         55  HIT:         46  MISS:          9
cpu2_STLB RFO       ACCESS:         80  HIT:         80  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 208 cycles
cpu2_L1D TOTAL     ACCESS:      63491  HIT:      63458  MISS:         33
cpu2_L1D LOAD      ACCESS:      22062  HIT:      22029  MISS:         33
cpu2_L1D RFO       ACCESS:      41420  HIT:      41420  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 201.758 cycles
cpu2_L2C TOTAL     ACCESS:         33  HIT:          0  MISS:         33
cpu2_L2C LOAD      ACCESS:         33  HIT:          0  MISS:         33
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 190.636 cycles
LLC TOTAL     ACCESS:         33  HIT:          0  MISS:         33
LLC LOAD      ACCESS:         33  HIT:          0  MISS:         33
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 715.182 cycles

CPU 3 cumulative IPC: 1.92541 instructions: 192541 cycles: 100000
cpu3_DTLB TOTAL     ACCESS:      35419  HIT:      35284  MISS:        135
cpu3_DTLB LOAD      ACCESS:      19752  HIT:      19697  MISS:         55
cpu3_DTLB RFO       ACCESS:      15667  HIT:      15587  MISS:         80
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 22.8741 cycles
cpu3_ITLB TOTAL     ACCESS:      16887  HIT:      16887  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16887  HIT:      16887  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       5082  HIT:       5082  MISS:          0
cpu3_L1I LOAD      ACCESS:       5082  HIT:       5082  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:        135  HIT:        126  MISS:          9
cpu3_STLB LOAD      ACCESS:         55  HIT:         46  MISS:          9
cpu3_STLB RFO       ACCESS:         80  HIT:         80  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 208.111 cycles
cpu3_L1D TOTAL     ACCESS:      62530  HIT:      62498  MISS:         32
cpu3_L1D LOAD      ACCESS:      21788  HIT:      21756  MISS:         32
cpu3_L1D RFO       ACCESS:      40733  HIT:      40733  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 255.5 cycles
cpu3_L2C TOTAL     ACCESS:         32  HIT:          0  MISS:         32
cpu3_L2C LOAD      ACCESS:         32  HIT:          0  MISS:         32
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 244.25 cycles
LLC TOTAL     ACCESS:         32  HIT:          0  MISS:         32
LLC LOAD      ACCESS:         32  HIT:          0  MISS:         32
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 737.531 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:        130
 DBUS AVG_CONGESTED_CYCLE:          4
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0614% MPKI: 2.86127 Average ROB Occupancy at Mispredict: 198.593
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.86454
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0501% MPKI: 2.8755 Average ROB Occupancy at Mispredict: 199.554
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.87937
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.055% MPKI: 2.8684 Average ROB Occupancy at Mispredict: 198.744
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.87022
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.0532% MPKI: 2.87207 Average ROB Occupancy at Mispredict: 198.253
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.87212
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 5 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.33302 instructions: 266605 cycles: 200000
cpu0_DTLB TOTAL     ACCESS:      13576  HIT:      13488  MISS:         88
cpu0_DTLB LOAD      ACCESS:       7766  HIT:       7683  MISS:         83
cpu0_DTLB RFO       ACCESS:       5810  HIT:       5805  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       7485  HIT:       7473  MISS:         12
cpu0_ITLB LOAD      ACCESS:       7485  HIT:       7473  MISS:         12
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       1365  HIT:       1233  MISS:        132
cpu0_L1I LOAD      ACCESS:       1365  HIT:       1233  MISS:        132
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        100  HIT:         21  MISS:         79
cpu0_STLB LOAD      ACCESS:         95  HIT:         19  MISS:         76
cpu0_STLB RFO       ACCESS:          5  HIT:          2  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      23021  HIT:      22863  MISS:        158
cpu0_L1D LOAD      ACCESS:       8482  HIT:       8344  MISS:        138
cpu0_L1D RFO       ACCESS:      14461  HIT:      14443  MISS:         18
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        290  HIT:          0  MISS:        290
cpu0_L2C LOAD      ACCESS:        270  HIT:          0  MISS:        270
cpu0_L2C RFO       ACCESS:         18  HIT:          0  MISS:         18
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:        290  HIT:          0  MISS:        290
LLC LOAD      ACCESS:        270  HIT:          0  MISS:        270
LLC RFO       ACCESS:         18  HIT:          0  MISS:         18
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.3301 instructions: 266019 cycles: 200000
cpu1_DTLB TOTAL     ACCESS:      13506  HIT:      13451  MISS:         55
cpu1_DTLB LOAD      ACCESS:       7602  HIT:       7549  MISS:         53
cpu1_DTLB RFO       ACCESS:       5904  HIT:       5902  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       7423  HIT:       7411  MISS:         12
cpu1_ITLB LOAD      ACCESS:       7423  HIT:       7411  MISS:         12
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       1441  HIT:       1314  MISS:        127
cpu1_L1I LOAD      ACCESS:       1441  HIT:       1314  MISS:        127
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         67  HIT:          8  MISS:         59
cpu1_STLB LOAD      ACCESS:         65  HIT:          8  MISS:         57
cpu1_STLB RFO       ACCESS:          2  HIT:          0  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      24045  HIT:      23926  MISS:        119
cpu1_L1D LOAD      ACCESS:       8761  HIT:       8654  MISS:        107
cpu1_L1D RFO       ACCESS:      15227  HIT:      15216  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        246  HIT:          0  MISS:        246
cpu1_L2C LOAD      ACCESS:        234  HIT:          0  MISS:        234
cpu1_L2C RFO       ACCESS:         11  HIT:          0  MISS:         11
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:        246  HIT:          0  MISS:        246
LLC LOAD      ACCESS:        234  HIT:          0  MISS:        234
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.33178 instructions: 266357 cycles: 200000
cpu2_DTLB TOTAL     ACCESS:      13252  HIT:      13185  MISS:         67
cpu2_DTLB LOAD      ACCESS:       7503  HIT:       7439  MISS:         64
cpu2_DTLB RFO       ACCESS:       5749  HIT:       5746  MISS:          3
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:       7242  HIT:       7230  MISS:         12
cpu2_ITLB LOAD      ACCESS:       7242  HIT:       7230  MISS:         12
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       1370  HIT:       1238  MISS:        132
cpu2_L1I LOAD      ACCESS:       1370  HIT:       1238  MISS:        132
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         79  HIT:         10  MISS:         69
cpu2_STLB LOAD      ACCESS:         76  HIT:         10  MISS:         66
cpu2_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      23078  HIT:      22953  MISS:        125
cpu2_L1D LOAD      ACCESS:       8462  HIT:       8356  MISS:        106
cpu2_L1D RFO       ACCESS:      14547  HIT:      14529  MISS:         18
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:        257  HIT:          0  MISS:        257
cpu2_L2C LOAD      ACCESS:        238  HIT:          0  MISS:        238
cpu2_L2C RFO       ACCESS:         18  HIT:          0  MISS:         18
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:        257  HIT:          0  MISS:        257
LLC LOAD      ACCESS:        238  HIT:          0  MISS:        238
LLC RFO       ACCESS:         18  HIT:          0  MISS:         18
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.33134 instructions: 266268 cycles: 200000
cpu3_DTLB TOTAL     ACCESS:      14118  HIT:      14063  MISS:         55
cpu3_DTLB LOAD      ACCESS:       8040  HIT:       7987  MISS:         53
cpu3_DTLB RFO       ACCESS:       6078  HIT:       6076  MISS:          2
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:       7525  HIT:       7513  MISS:         12
cpu3_ITLB LOAD      ACCESS:       7525  HIT:       7513  MISS:         12
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       1438  HIT:       1313  MISS:        125
cpu3_L1I LOAD      ACCESS:       1438  HIT:       1313  MISS:        125
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         67  HIT:          8  MISS:         59
cpu3_STLB LOAD      ACCESS:         65  HIT:          8  MISS:         57
cpu3_STLB RFO       ACCESS:          2  HIT:          0  MISS:          2
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      24131  HIT:      24012  MISS:        119
cpu3_L1D LOAD      ACCESS:       8826  HIT:       8719  MISS:        107
cpu3_L1D RFO       ACCESS:      15248  HIT:      15237  MISS:         11
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:        244  HIT:          0  MISS:        244
cpu3_L2C LOAD      ACCESS:        232  HIT:          0  MISS:        232
cpu3_L2C RFO       ACCESS:         11  HIT:          0  MISS:         11
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:        244  HIT:          0  MISS:        244
LLC LOAD      ACCESS:        232  HIT:          0  MISS:        232
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.33302 instructions: 266605 cycles: 200000
cpu0_DTLB TOTAL     ACCESS:      13576  HIT:      13488  MISS:         88
cpu0_DTLB LOAD      ACCESS:       7766  HIT:       7683  MISS:         83
cpu0_DTLB RFO       ACCESS:       5810  HIT:       5805  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 172.83 cycles
cpu0_ITLB TOTAL     ACCESS:       7485  HIT:       7473  MISS:         12
cpu0_ITLB LOAD      ACCESS:       7485  HIT:       7473  MISS:         12
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 217.333 cycles
cpu0_L1I TOTAL     ACCESS:       1365  HIT:       1233  MISS:        132
cpu0_L1I LOAD      ACCESS:       1365  HIT:       1233  MISS:        132
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 243.409 cycles
cpu0_STLB TOTAL     ACCESS:        100  HIT:         21  MISS:         79
cpu0_STLB LOAD      ACCESS:         95  HIT:         19  MISS:         76
cpu0_STLB RFO       ACCESS:          5  HIT:          2  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 214.57 cycles
cpu0_L1D TOTAL     ACCESS:      23021  HIT:      22863  MISS:        158
cpu0_L1D LOAD      ACCESS:       8482  HIT:       8344  MISS:        138
cpu0_L1D RFO       ACCESS:      14461  HIT:      14443  MISS:         18
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         78  HIT:         76  MISS:          2
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 389.582 cycles
cpu0_L2C TOTAL     ACCESS:        290  HIT:          0  MISS:        290
cpu0_L2C LOAD      ACCESS:        270  HIT:          0  MISS:        270
cpu0_L2C RFO       ACCESS:         18  HIT:          0  MISS:         18
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 311.959 cycles
LLC TOTAL     ACCESS:        290  HIT:          0  MISS:        290
LLC LOAD      ACCESS:        270  HIT:          0  MISS:        270
LLC RFO       ACCESS:         18  HIT:          0  MISS:         18
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 912.759 cycles

CPU 1 cumulative IPC: 1.3301 instructions: 266019 cycles: 200000
cpu1_DTLB TOTAL     ACCESS:      13506  HIT:      13451  MISS:         55
cpu1_DTLB LOAD      ACCESS:       7602  HIT:       7549  MISS:         53
cpu1_DTLB RFO       ACCESS:       5904  HIT:       5902  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 189.873 cycles
cpu1_ITLB TOTAL     ACCESS:       7423  HIT:       7411  MISS:         12
cpu1_ITLB LOAD      ACCESS:       7423  HIT:       7411  MISS:         12
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 217.5 cycles
cpu1_L1I TOTAL     ACCESS:       1441  HIT:       1314  MISS:        127
cpu1_L1I LOAD      ACCESS:       1441  HIT:       1314  MISS:        127
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 250.268 cycles
cpu1_STLB TOTAL     ACCESS:         67  HIT:          8  MISS:         59
cpu1_STLB LOAD      ACCESS:         65  HIT:          8  MISS:         57
cpu1_STLB RFO       ACCESS:          2  HIT:          0  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 211.22 cycles
cpu1_L1D TOTAL     ACCESS:      24045  HIT:      23926  MISS:        119
cpu1_L1D LOAD      ACCESS:       8761  HIT:       8654  MISS:        107
cpu1_L1D RFO       ACCESS:      15227  HIT:      15216  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         57  HIT:         56  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 280.151 cycles
cpu1_L2C TOTAL     ACCESS:        246  HIT:          0  MISS:        246
cpu1_L2C LOAD      ACCESS:        234  HIT:          0  MISS:        234
cpu1_L2C RFO       ACCESS:         11  HIT:          0  MISS:         11
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          0  MISS:          1
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 253.61 cycles
LLC TOTAL     ACCESS:        246  HIT:          0  MISS:        246
LLC LOAD      ACCESS:        234  HIT:          0  MISS:        234
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          1  HIT:          0  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1076.02 cycles

CPU 2 cumulative IPC: 1.33178 instructions: 266357 cycles: 200000
cpu2_DTLB TOTAL     ACCESS:      13252  HIT:      13185  MISS:         67
cpu2_DTLB LOAD      ACCESS:       7503  HIT:       7439  MISS:         64
cpu2_DTLB RFO       ACCESS:       5749  HIT:       5746  MISS:          3
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 195.463 cycles
cpu2_ITLB TOTAL     ACCESS:       7242  HIT:       7230  MISS:         12
cpu2_ITLB LOAD      ACCESS:       7242  HIT:       7230  MISS:         12
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 217.25 cycles
cpu2_L1I TOTAL     ACCESS:       1370  HIT:       1238  MISS:        132
cpu2_L1I LOAD      ACCESS:       1370  HIT:       1238  MISS:        132
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 254.015 cycles
cpu2_STLB TOTAL     ACCESS:         79  HIT:         10  MISS:         69
cpu2_STLB LOAD      ACCESS:         76  HIT:         10  MISS:         66
cpu2_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 217.348 cycles
cpu2_L1D TOTAL     ACCESS:      23078  HIT:      22953  MISS:        125
cpu2_L1D LOAD      ACCESS:       8462  HIT:       8356  MISS:        106
cpu2_L1D RFO       ACCESS:      14547  HIT:      14529  MISS:         18
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:         69  HIT:         68  MISS:          1
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 301.776 cycles
cpu2_L2C TOTAL     ACCESS:        257  HIT:          0  MISS:        257
cpu2_L2C LOAD      ACCESS:        238  HIT:          0  MISS:        238
cpu2_L2C RFO       ACCESS:         18  HIT:          0  MISS:         18
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          1  HIT:          0  MISS:          1
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 266.21 cycles
LLC TOTAL     ACCESS:        257  HIT:          0  MISS:        257
LLC LOAD      ACCESS:        238  HIT:          0  MISS:        238
LLC RFO       ACCESS:         18  HIT:          0  MISS:         18
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          1  HIT:          0  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1029.96 cycles

CPU 3 cumulative IPC: 1.33134 instructions: 266268 cycles: 200000
cpu3_DTLB TOTAL     ACCESS:      14118  HIT:      14063  MISS:         55
cpu3_DTLB LOAD      ACCESS:       8040  HIT:       7987  MISS:         53
cpu3_DTLB RFO       ACCESS:       6078  HIT:       6076  MISS:          2
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 190.309 cycles
cpu3_ITLB TOTAL     ACCESS:       7525  HIT:       7513  MISS:         12
cpu3_ITLB LOAD      ACCESS:       7525  HIT:       7513  MISS:         12
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 216.833 cycles
cpu3_L1I TOTAL     ACCESS:       1438  HIT:       1313  MISS:        125
cpu3_L1I LOAD      ACCESS:       1438  HIT:       1313  MISS:        125
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 256.768 cycles
cpu3_STLB TOTAL     ACCESS:         67  HIT:          8  MISS:         59
cpu3_STLB LOAD      ACCESS:         65  HIT:          8  MISS:         57
cpu3_STLB RFO       ACCESS:          2  HIT:          0  MISS:          2
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 211.288 cycles
cpu3_L1D TOTAL     ACCESS:      24131  HIT:      24012  MISS:        119
cpu3_L1D LOAD      ACCESS:       8826  HIT:       8719  MISS:        107
cpu3_L1D RFO       ACCESS:      15248  HIT:      15237  MISS:         11
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:         57  HIT:         56  MISS:          1
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 301 cycles
cpu3_L2C TOTAL     ACCESS:        244  HIT:          0  MISS:        244
cpu3_L2C LOAD      ACCESS:        232  HIT:          0  MISS:        232
cpu3_L2C RFO       ACCESS:         11  HIT:          0  MISS:         11
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          1  HIT:          0  MISS:          1
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 267.307 cycles
LLC TOTAL     ACCESS:        244  HIT:          0  MISS:        244
LLC LOAD      ACCESS:        232  HIT:          0  MISS:        232
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          1  HIT:          0  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1084.84 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          1  ROW_BUFFER_MISS:       1036
 DBUS AVG_CONGESTED_CYCLE:    3.88781
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.8252% MPKI: 1.67898 Average ROB Occupancy at Mispredict: 113.078
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.101273
BRANCH_INDIRECT: 0.0412595
BRANCH_CONDITIONAL: 1.38782
BRANCH_DIRECT_CALL: 0.0487613
BRANCH_INDIRECT_CALL: 0.0525121
BRANCH_RETURN: 0.0487613


CPU 1 Branch Prediction Accuracy: 95.9903% MPKI: 1.67494 Average ROB Occupancy at Mispredict: 117.206
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.101497
BRANCH_INDIRECT: 0.0413504
BRANCH_CONDITIONAL: 1.38712
BRANCH_DIRECT_CALL: 0.0488687
BRANCH_INDIRECT_CALL: 0.0526278
BRANCH_RETURN: 0.0451096


CPU 2 Branch Prediction Accuracy: 95.8653% MPKI: 1.67742 Average ROB Occupancy at Mispredict: 113.266
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.101368
BRANCH_INDIRECT: 0.041298
BRANCH_CONDITIONAL: 1.38536
BRANCH_DIRECT_CALL: 0.0488067
BRANCH_INDIRECT_CALL: 0.052561
BRANCH_RETURN: 0.0488067


CPU 3 Branch Prediction Accuracy: 96.0154% MPKI: 1.67123 Average ROB Occupancy at Mispredict: 116.229
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.101402
BRANCH_INDIRECT: 0.0413118
BRANCH_CONDITIONAL: 1.38207
BRANCH_DIRECT_CALL: 0.048823
BRANCH_INDIRECT_CALL: 0.0525786
BRANCH_RETURN: 0.0450674

(Simulation time: 0 hr 0 min 7 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.02792 instructions: 308376 cycles: 300000
cpu0_DTLB TOTAL     ACCESS:      10188  HIT:      10003  MISS:        185
cpu0_DTLB LOAD      ACCESS:       7093  HIT:       6919  MISS:        174
cpu0_DTLB RFO       ACCESS:       3095  HIT:       3084  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       3035  HIT:       3024  MISS:         11
cpu0_ITLB LOAD      ACCESS:       3035  HIT:       3024  MISS:         11
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4799  HIT:       4676  MISS:        123
cpu0_L1I LOAD      ACCESS:       4799  HIT:       4676  MISS:        123
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        196  HIT:        154  MISS:         42
cpu0_STLB LOAD      ACCESS:        185  HIT:        144  MISS:         41
cpu0_STLB RFO       ACCESS:         11  HIT:         10  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      12757  HIT:      12480  MISS:        277
cpu0_L1D LOAD      ACCESS:       6820  HIT:       6551  MISS:        269
cpu0_L1D RFO       ACCESS:       5896  HIT:       5888  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        405  HIT:         34  MISS:        371
cpu0_L2C LOAD      ACCESS:        392  HIT:         29  MISS:        363
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
LLC TOTAL     ACCESS:        371  HIT:          0  MISS:        371
LLC LOAD      ACCESS:        363  HIT:          0  MISS:        363
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.02276 instructions: 306829 cycles: 300000
cpu1_DTLB TOTAL     ACCESS:       9534  HIT:       9361  MISS:        173
cpu1_DTLB LOAD      ACCESS:       6725  HIT:       6563  MISS:        162
cpu1_DTLB RFO       ACCESS:       2809  HIT:       2798  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       2958  HIT:       2947  MISS:         11
cpu1_ITLB LOAD      ACCESS:       2958  HIT:       2947  MISS:         11
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4671  HIT:       4549  MISS:        122
cpu1_L1I LOAD      ACCESS:       4671  HIT:       4549  MISS:        122
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        184  HIT:        125  MISS:         59
cpu1_STLB LOAD      ACCESS:        173  HIT:        115  MISS:         58
cpu1_STLB RFO       ACCESS:         11  HIT:         10  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      12461  HIT:      12172  MISS:        289
cpu1_L1D LOAD      ACCESS:       6671  HIT:       6390  MISS:        281
cpu1_L1D RFO       ACCESS:       5733  HIT:       5726  MISS:          7
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        414  HIT:         26  MISS:        388
cpu1_L2C LOAD      ACCESS:        403  HIT:         23  MISS:        380
cpu1_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0
LLC TOTAL     ACCESS:        388  HIT:          0  MISS:        388
LLC LOAD      ACCESS:        380  HIT:          0  MISS:        380
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.02339 instructions: 307016 cycles: 300000
cpu2_DTLB TOTAL     ACCESS:       9721  HIT:       9559  MISS:        162
cpu2_DTLB LOAD      ACCESS:       6813  HIT:       6660  MISS:        153
cpu2_DTLB RFO       ACCESS:       2908  HIT:       2899  MISS:          9
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:       2873  HIT:       2862  MISS:         11
cpu2_ITLB LOAD      ACCESS:       2873  HIT:       2862  MISS:         11
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       4648  HIT:       4530  MISS:        118
cpu2_L1I LOAD      ACCESS:       4648  HIT:       4530  MISS:        118
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        173  HIT:        122  MISS:         51
cpu2_STLB LOAD      ACCESS:        164  HIT:        113  MISS:         51
cpu2_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      12458  HIT:      12171  MISS:        287
cpu2_L1D LOAD      ACCESS:       6675  HIT:       6389  MISS:        286
cpu2_L1D RFO       ACCESS:       5735  HIT:       5735  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:        408  HIT:         27  MISS:        381
cpu2_L2C LOAD      ACCESS:        404  HIT:         24  MISS:        380
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0
LLC TOTAL     ACCESS:        381  HIT:          0  MISS:        381
LLC LOAD      ACCESS:        380  HIT:          0  MISS:        380
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.02364 instructions: 307091 cycles: 300000
cpu3_DTLB TOTAL     ACCESS:       9955  HIT:       9782  MISS:        173
cpu3_DTLB LOAD      ACCESS:       6971  HIT:       6808  MISS:        163
cpu3_DTLB RFO       ACCESS:       2984  HIT:       2974  MISS:         10
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:       2964  HIT:       2953  MISS:         11
cpu3_ITLB LOAD      ACCESS:       2964  HIT:       2953  MISS:         11
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       4636  HIT:       4512  MISS:        124
cpu3_L1I LOAD      ACCESS:       4636  HIT:       4512  MISS:        124
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        184  HIT:        124  MISS:         60
cpu3_STLB LOAD      ACCESS:        174  HIT:        115  MISS:         59
cpu3_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      12497  HIT:      12206  MISS:        291
cpu3_L1D LOAD      ACCESS:       6705  HIT:       6422  MISS:        283
cpu3_L1D RFO       ACCESS:       5733  HIT:       5726  MISS:          7
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:        418  HIT:         26  MISS:        392
cpu3_L2C LOAD      ACCESS:        407  HIT:         23  MISS:        384
cpu3_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0
LLC TOTAL     ACCESS:        392  HIT:          0  MISS:        392
LLC LOAD      ACCESS:        384  HIT:          0  MISS:        384
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.02792 instructions: 308376 cycles: 300000
cpu0_DTLB TOTAL     ACCESS:      10188  HIT:      10003  MISS:        185
cpu0_DTLB LOAD      ACCESS:       7093  HIT:       6919  MISS:        174
cpu0_DTLB RFO       ACCESS:       3095  HIT:       3084  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 44.627 cycles
cpu0_ITLB TOTAL     ACCESS:       3035  HIT:       3024  MISS:         11
cpu0_ITLB LOAD      ACCESS:       3035  HIT:       3024  MISS:         11
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 198.273 cycles
cpu0_L1I TOTAL     ACCESS:       4799  HIT:       4676  MISS:        123
cpu0_L1I LOAD      ACCESS:       4799  HIT:       4676  MISS:        123
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 233.659 cycles
cpu0_STLB TOTAL     ACCESS:        196  HIT:        154  MISS:         42
cpu0_STLB LOAD      ACCESS:        185  HIT:        144  MISS:         41
cpu0_STLB RFO       ACCESS:         11  HIT:         10  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.048 cycles
cpu0_L1D TOTAL     ACCESS:      12757  HIT:      12480  MISS:        277
cpu0_L1D LOAD      ACCESS:       6820  HIT:       6551  MISS:        269
cpu0_L1D RFO       ACCESS:       5896  HIT:       5888  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         41  HIT:         41  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 250.087 cycles
cpu0_L2C TOTAL     ACCESS:        405  HIT:         34  MISS:        371
cpu0_L2C LOAD      ACCESS:        392  HIT:         29  MISS:        363
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 252.059 cycles
LLC TOTAL     ACCESS:        371  HIT:          0  MISS:        371
LLC LOAD      ACCESS:        363  HIT:          0  MISS:        363
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1171.87 cycles

CPU 1 cumulative IPC: 1.02276 instructions: 306829 cycles: 300000
cpu1_DTLB TOTAL     ACCESS:       9534  HIT:       9361  MISS:        173
cpu1_DTLB LOAD      ACCESS:       6725  HIT:       6563  MISS:        162
cpu1_DTLB RFO       ACCESS:       2809  HIT:       2798  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 75.6647 cycles
cpu1_ITLB TOTAL     ACCESS:       2958  HIT:       2947  MISS:         11
cpu1_ITLB LOAD      ACCESS:       2958  HIT:       2947  MISS:         11
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 198.364 cycles
cpu1_L1I TOTAL     ACCESS:       4671  HIT:       4549  MISS:        122
cpu1_L1I LOAD      ACCESS:       4671  HIT:       4549  MISS:        122
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 258.369 cycles
cpu1_STLB TOTAL     ACCESS:        184  HIT:        125  MISS:         59
cpu1_STLB LOAD      ACCESS:        173  HIT:        115  MISS:         58
cpu1_STLB RFO       ACCESS:         11  HIT:         10  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 231.407 cycles
cpu1_L1D TOTAL     ACCESS:      12461  HIT:      12172  MISS:        289
cpu1_L1D LOAD      ACCESS:       6671  HIT:       6390  MISS:        281
cpu1_L1D RFO       ACCESS:       5733  HIT:       5726  MISS:          7
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         57  HIT:         56  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 332.09 cycles
cpu1_L2C TOTAL     ACCESS:        414  HIT:         26  MISS:        388
cpu1_L2C LOAD      ACCESS:        403  HIT:         23  MISS:        380
cpu1_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          0  MISS:          1
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 316.755 cycles
LLC TOTAL     ACCESS:        388  HIT:          0  MISS:        388
LLC LOAD      ACCESS:        380  HIT:          0  MISS:        380
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          1  HIT:          0  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1120.53 cycles

CPU 2 cumulative IPC: 1.02339 instructions: 307016 cycles: 300000
cpu2_DTLB TOTAL     ACCESS:       9721  HIT:       9559  MISS:        162
cpu2_DTLB LOAD      ACCESS:       6813  HIT:       6660  MISS:        153
cpu2_DTLB RFO       ACCESS:       2908  HIT:       2899  MISS:          9
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 67.4877 cycles
cpu2_ITLB TOTAL     ACCESS:       2873  HIT:       2862  MISS:         11
cpu2_ITLB LOAD      ACCESS:       2873  HIT:       2862  MISS:         11
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 198.273 cycles
cpu2_L1I TOTAL     ACCESS:       4648  HIT:       4530  MISS:        118
cpu2_L1I LOAD      ACCESS:       4648  HIT:       4530  MISS:        118
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 249.492 cycles
cpu2_STLB TOTAL     ACCESS:        173  HIT:        122  MISS:         51
cpu2_STLB LOAD      ACCESS:        164  HIT:        113  MISS:         51
cpu2_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 227.176 cycles
cpu2_L1D TOTAL     ACCESS:      12458  HIT:      12171  MISS:        287
cpu2_L1D LOAD      ACCESS:       6675  HIT:       6389  MISS:        286
cpu2_L1D RFO       ACCESS:       5735  HIT:       5735  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:         48  HIT:         47  MISS:          1
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 338.972 cycles
cpu2_L2C TOTAL     ACCESS:        408  HIT:         27  MISS:        381
cpu2_L2C LOAD      ACCESS:        404  HIT:         24  MISS:        380
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          1  HIT:          0  MISS:          1
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 320.714 cycles
LLC TOTAL     ACCESS:        381  HIT:          0  MISS:        381
LLC LOAD      ACCESS:        380  HIT:          0  MISS:        380
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          1  HIT:          0  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1141.11 cycles

CPU 3 cumulative IPC: 1.02364 instructions: 307091 cycles: 300000
cpu3_DTLB TOTAL     ACCESS:       9955  HIT:       9782  MISS:        173
cpu3_DTLB LOAD      ACCESS:       6971  HIT:       6808  MISS:        163
cpu3_DTLB RFO       ACCESS:       2984  HIT:       2974  MISS:         10
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 78.8266 cycles
cpu3_ITLB TOTAL     ACCESS:       2964  HIT:       2953  MISS:         11
cpu3_ITLB LOAD      ACCESS:       2964  HIT:       2953  MISS:         11
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 198 cycles
cpu3_L1I TOTAL     ACCESS:       4636  HIT:       4512  MISS:        124
cpu3_L1I LOAD      ACCESS:       4636  HIT:       4512  MISS:        124
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 249.298 cycles
cpu3_STLB TOTAL     ACCESS:        184  HIT:        124  MISS:         60
cpu3_STLB LOAD      ACCESS:        174  HIT:        115  MISS:         59
cpu3_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 235.917 cycles
cpu3_L1D TOTAL     ACCESS:      12497  HIT:      12206  MISS:        291
cpu3_L1D LOAD      ACCESS:       6705  HIT:       6422  MISS:        283
cpu3_L1D RFO       ACCESS:       5733  HIT:       5726  MISS:          7
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:         59  HIT:         58  MISS:          1
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 350.691 cycles
cpu3_L2C TOTAL     ACCESS:        418  HIT:         26  MISS:        392
cpu3_L2C LOAD      ACCESS:        407  HIT:         23  MISS:        384
cpu3_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          1  HIT:          0  MISS:          1
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 327.347 cycles
LLC TOTAL     ACCESS:        392  HIT:          0  MISS:        392
LLC LOAD      ACCESS:        384  HIT:          0  MISS:        384
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          1  HIT:          0  MISS:          1
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1109.09 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         73  ROW_BUFFER_MISS:       1459
 DBUS AVG_CONGESTED_CYCLE:    3.88723
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.1383% MPKI: 1.17952 Average ROB Occupancy at Mispredict: 108.728
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0583703
BRANCH_INDIRECT: 0.00324279
BRANCH_CONDITIONAL: 0.972838
BRANCH_DIRECT_CALL: 0.0518847
BRANCH_INDIRECT_CALL: 0.0453991
BRANCH_RETURN: 0.0486419


CPU 1 Branch Prediction Accuracy: 96.0087% MPKI: 1.20161 Average ROB Occupancy at Mispredict: 103.705
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0586646
BRANCH_INDIRECT: 0.00325914
BRANCH_CONDITIONAL: 0.99078
BRANCH_DIRECT_CALL: 0.0521463
BRANCH_INDIRECT_CALL: 0.045628
BRANCH_RETURN: 0.0521463


CPU 2 Branch Prediction Accuracy: 96.0448% MPKI: 1.1721 Average ROB Occupancy at Mispredict: 105.069
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0586289
BRANCH_INDIRECT: 0.00325716
BRANCH_CONDITIONAL: 0.964119
BRANCH_DIRECT_CALL: 0.0521145
BRANCH_INDIRECT_CALL: 0.0456002
BRANCH_RETURN: 0.0488574


CPU 3 Branch Prediction Accuracy: 95.9892% MPKI: 1.2081 Average ROB Occupancy at Mispredict: 102.644
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0586145
BRANCH_INDIRECT: 0.00325636
BRANCH_CONDITIONAL: 0.996447
BRANCH_DIRECT_CALL: 0.0521018
BRANCH_INDIRECT_CALL: 0.0455891
BRANCH_RETURN: 0.0521018

(Simulation time: 0 hr 0 min 7 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.2333 instructions: 493320 cycles: 400000
cpu0_DTLB TOTAL     ACCESS:      33056  HIT:      33016  MISS:         40
cpu0_DTLB LOAD      ACCESS:      17560  HIT:      17527  MISS:         33
cpu0_DTLB RFO       ACCESS:      15496  HIT:      15489  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15975  HIT:      15974  MISS:          1
cpu0_ITLB LOAD      ACCESS:      15975  HIT:      15974  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6550  HIT:       6538  MISS:         12
cpu0_L1I LOAD      ACCESS:       6550  HIT:       6538  MISS:         12
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         41  HIT:         37  MISS:          4
cpu0_STLB LOAD      ACCESS:         34  HIT:         31  MISS:          3
cpu0_STLB RFO       ACCESS:          7  HIT:          6  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      59897  HIT:      59859  MISS:         38
cpu0_L1D LOAD      ACCESS:      20574  HIT:      20540  MISS:         34
cpu0_L1D RFO       ACCESS:      39319  HIT:      39315  MISS:          4
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         52  HIT:         23  MISS:         29
cpu0_L2C LOAD      ACCESS:         46  HIT:         18  MISS:         28
cpu0_L2C RFO       ACCESS:          4  HIT:          3  MISS:          1
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
LLC TOTAL     ACCESS:         29  HIT:          0  MISS:         29
LLC LOAD      ACCESS:         28  HIT:          0  MISS:         28
LLC RFO       ACCESS:          1  HIT:          0  MISS:          1
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.19207 instructions: 476829 cycles: 400000
cpu1_DTLB TOTAL     ACCESS:      29172  HIT:      29087  MISS:         85
cpu1_DTLB LOAD      ACCESS:      15523  HIT:      15448  MISS:         75
cpu1_DTLB RFO       ACCESS:      13649  HIT:      13639  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14178  HIT:      14177  MISS:          1
cpu1_ITLB LOAD      ACCESS:      14178  HIT:      14177  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5868  HIT:       5851  MISS:         17
cpu1_L1I LOAD      ACCESS:       5868  HIT:       5851  MISS:         17
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         86  HIT:         79  MISS:          7
cpu1_STLB LOAD      ACCESS:         76  HIT:         71  MISS:          5
cpu1_STLB RFO       ACCESS:         10  HIT:          8  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      55000  HIT:      54935  MISS:         65
cpu1_L1D LOAD      ACCESS:      18983  HIT:      18930  MISS:         53
cpu1_L1D RFO       ACCESS:      36011  HIT:      35999  MISS:         12
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         86  HIT:         29  MISS:         57
cpu1_L2C LOAD      ACCESS:         70  HIT:         22  MISS:         48
cpu1_L2C RFO       ACCESS:         12  HIT:          3  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
LLC TOTAL     ACCESS:         57  HIT:          0  MISS:         57
LLC LOAD      ACCESS:         48  HIT:          0  MISS:         48
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.2125 instructions: 485001 cycles: 400000
cpu2_DTLB TOTAL     ACCESS:      31208  HIT:      31126  MISS:         82
cpu2_DTLB LOAD      ACCESS:      16621  HIT:      16549  MISS:         72
cpu2_DTLB RFO       ACCESS:      14587  HIT:      14577  MISS:         10
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      14766  HIT:      14765  MISS:          1
cpu2_ITLB LOAD      ACCESS:      14766  HIT:      14765  MISS:          1
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6307  HIT:       6290  MISS:         17
cpu2_L1I LOAD      ACCESS:       6307  HIT:       6290  MISS:         17
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         83  HIT:         78  MISS:          5
cpu2_STLB LOAD      ACCESS:         73  HIT:         70  MISS:          3
cpu2_STLB RFO       ACCESS:         10  HIT:          8  MISS:          2
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      57513  HIT:      57452  MISS:         61
cpu2_L1D LOAD      ACCESS:      19803  HIT:      19754  MISS:         49
cpu2_L1D RFO       ACCESS:      37705  HIT:      37693  MISS:         12
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:         82  HIT:         30  MISS:         52
cpu2_L2C LOAD      ACCESS:         66  HIT:         23  MISS:         43
cpu2_L2C RFO       ACCESS:         12  HIT:          3  MISS:          9
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
LLC TOTAL     ACCESS:         52  HIT:          0  MISS:         52
LLC LOAD      ACCESS:         43  HIT:          0  MISS:         43
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.20417 instructions: 481670 cycles: 400000
cpu3_DTLB TOTAL     ACCESS:      31391  HIT:      31307  MISS:         84
cpu3_DTLB LOAD      ACCESS:      16721  HIT:      16647  MISS:         74
cpu3_DTLB RFO       ACCESS:      14670  HIT:      14660  MISS:         10
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      14659  HIT:      14658  MISS:          1
cpu3_ITLB LOAD      ACCESS:      14659  HIT:      14658  MISS:          1
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5991  HIT:       5974  MISS:         17
cpu3_L1I LOAD      ACCESS:       5991  HIT:       5974  MISS:         17
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         85  HIT:         79  MISS:          6
cpu3_STLB LOAD      ACCESS:         75  HIT:         71  MISS:          4
cpu3_STLB RFO       ACCESS:         10  HIT:          8  MISS:          2
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      56510  HIT:      56446  MISS:         64
cpu3_L1D LOAD      ACCESS:      19514  HIT:      19462  MISS:         52
cpu3_L1D RFO       ACCESS:      36991  HIT:      36979  MISS:         12
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:         85  HIT:         30  MISS:         55
cpu3_L2C LOAD      ACCESS:         69  HIT:         23  MISS:         46
cpu3_L2C RFO       ACCESS:         12  HIT:          3  MISS:          9
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
LLC TOTAL     ACCESS:         55  HIT:          0  MISS:         55
LLC LOAD      ACCESS:         46  HIT:          0  MISS:         46
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.2333 instructions: 493320 cycles: 400000
cpu0_DTLB TOTAL     ACCESS:      33056  HIT:      33016  MISS:         40
cpu0_DTLB LOAD      ACCESS:      17560  HIT:      17527  MISS:         33
cpu0_DTLB RFO       ACCESS:      15496  HIT:      15489  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 29.525 cycles
cpu0_ITLB TOTAL     ACCESS:      15975  HIT:      15974  MISS:          1
cpu0_ITLB LOAD      ACCESS:      15975  HIT:      15974  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu0_L1I TOTAL     ACCESS:       6550  HIT:       6538  MISS:         12
cpu0_L1I LOAD      ACCESS:       6550  HIT:       6538  MISS:         12
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 56 cycles
cpu0_STLB TOTAL     ACCESS:         41  HIT:         37  MISS:          4
cpu0_STLB LOAD      ACCESS:         34  HIT:         31  MISS:          3
cpu0_STLB RFO       ACCESS:          7  HIT:          6  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.75 cycles
cpu0_L1D TOTAL     ACCESS:      59897  HIT:      59859  MISS:         38
cpu0_L1D LOAD      ACCESS:      20574  HIT:      20540  MISS:         34
cpu0_L1D RFO       ACCESS:      39319  HIT:      39315  MISS:          4
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          4  HIT:          4  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 171.895 cycles
cpu0_L2C TOTAL     ACCESS:         52  HIT:         23  MISS:         29
cpu0_L2C LOAD      ACCESS:         46  HIT:         18  MISS:         28
cpu0_L2C RFO       ACCESS:          4  HIT:          3  MISS:          1
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 229.517 cycles
LLC TOTAL     ACCESS:         29  HIT:          0  MISS:         29
LLC LOAD      ACCESS:         28  HIT:          0  MISS:         28
LLC RFO       ACCESS:          1  HIT:          0  MISS:          1
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1369.34 cycles

CPU 1 cumulative IPC: 1.19207 instructions: 476829 cycles: 400000
cpu1_DTLB TOTAL     ACCESS:      29172  HIT:      29087  MISS:         85
cpu1_DTLB LOAD      ACCESS:      15523  HIT:      15448  MISS:         75
cpu1_DTLB RFO       ACCESS:      13649  HIT:      13639  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 26.0824 cycles
cpu1_ITLB TOTAL     ACCESS:      14178  HIT:      14177  MISS:          1
cpu1_ITLB LOAD      ACCESS:      14178  HIT:      14177  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       5868  HIT:       5851  MISS:         17
cpu1_L1I LOAD      ACCESS:       5868  HIT:       5851  MISS:         17
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 42.7059 cycles
cpu1_STLB TOTAL     ACCESS:         86  HIT:         79  MISS:          7
cpu1_STLB LOAD      ACCESS:         76  HIT:         71  MISS:          5
cpu1_STLB RFO       ACCESS:         10  HIT:          8  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208.857 cycles
cpu1_L1D TOTAL     ACCESS:      55000  HIT:      54935  MISS:         65
cpu1_L1D LOAD      ACCESS:      18983  HIT:      18930  MISS:         53
cpu1_L1D RFO       ACCESS:      36011  HIT:      35999  MISS:         12
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          6  HIT:          6  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 200.185 cycles
cpu1_L2C TOTAL     ACCESS:         86  HIT:         29  MISS:         57
cpu1_L2C LOAD      ACCESS:         70  HIT:         22  MISS:         48
cpu1_L2C RFO       ACCESS:         12  HIT:          3  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 225.105 cycles
LLC TOTAL     ACCESS:         57  HIT:          0  MISS:         57
LLC LOAD      ACCESS:         48  HIT:          0  MISS:         48
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 696.684 cycles

CPU 2 cumulative IPC: 1.2125 instructions: 485001 cycles: 400000
cpu2_DTLB TOTAL     ACCESS:      31208  HIT:      31126  MISS:         82
cpu2_DTLB LOAD      ACCESS:      16621  HIT:      16549  MISS:         72
cpu2_DTLB RFO       ACCESS:      14587  HIT:      14577  MISS:         10
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 21.6463 cycles
cpu2_ITLB TOTAL     ACCESS:      14766  HIT:      14765  MISS:          1
cpu2_ITLB LOAD      ACCESS:      14766  HIT:      14765  MISS:          1
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu2_L1I TOTAL     ACCESS:       6307  HIT:       6290  MISS:         17
cpu2_L1I LOAD      ACCESS:       6307  HIT:       6290  MISS:         17
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 43.1765 cycles
cpu2_STLB TOTAL     ACCESS:         83  HIT:         78  MISS:          5
cpu2_STLB LOAD      ACCESS:         73  HIT:         70  MISS:          3
cpu2_STLB RFO       ACCESS:         10  HIT:          8  MISS:          2
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 207.8 cycles
cpu2_L1D TOTAL     ACCESS:      57513  HIT:      57452  MISS:         61
cpu2_L1D LOAD      ACCESS:      19803  HIT:      19754  MISS:         49
cpu2_L1D RFO       ACCESS:      37705  HIT:      37693  MISS:         12
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          5  HIT:          5  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 188.967 cycles
cpu2_L2C TOTAL     ACCESS:         82  HIT:         30  MISS:         52
cpu2_L2C LOAD      ACCESS:         66  HIT:         23  MISS:         43
cpu2_L2C RFO       ACCESS:         12  HIT:          3  MISS:          9
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 219.154 cycles
LLC TOTAL     ACCESS:         52  HIT:          0  MISS:         52
LLC LOAD      ACCESS:         43  HIT:          0  MISS:         43
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 763.673 cycles

CPU 3 cumulative IPC: 1.20417 instructions: 481670 cycles: 400000
cpu3_DTLB TOTAL     ACCESS:      31391  HIT:      31307  MISS:         84
cpu3_DTLB LOAD      ACCESS:      16721  HIT:      16647  MISS:         74
cpu3_DTLB RFO       ACCESS:      14670  HIT:      14660  MISS:         10
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 23.9881 cycles
cpu3_ITLB TOTAL     ACCESS:      14659  HIT:      14658  MISS:          1
cpu3_ITLB LOAD      ACCESS:      14659  HIT:      14658  MISS:          1
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu3_L1I TOTAL     ACCESS:       5991  HIT:       5974  MISS:         17
cpu3_L1I LOAD      ACCESS:       5991  HIT:       5974  MISS:         17
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 43.1176 cycles
cpu3_STLB TOTAL     ACCESS:         85  HIT:         79  MISS:          6
cpu3_STLB LOAD      ACCESS:         75  HIT:         71  MISS:          4
cpu3_STLB RFO       ACCESS:         10  HIT:          8  MISS:          2
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 208.167 cycles
cpu3_L1D TOTAL     ACCESS:      56510  HIT:      56446  MISS:         64
cpu3_L1D LOAD      ACCESS:      19514  HIT:      19462  MISS:         52
cpu3_L1D RFO       ACCESS:      36991  HIT:      36979  MISS:         12
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          5  HIT:          5  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 203.844 cycles
cpu3_L2C TOTAL     ACCESS:         85  HIT:         30  MISS:         55
cpu3_L2C LOAD      ACCESS:         69  HIT:         23  MISS:         46
cpu3_L2C RFO       ACCESS:         12  HIT:          3  MISS:          9
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 234.327 cycles
LLC TOTAL     ACCESS:         55  HIT:          0  MISS:         55
LLC LOAD      ACCESS:         46  HIT:          0  MISS:         46
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 722.018 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          2  ROW_BUFFER_MISS:        191
 DBUS AVG_CONGESTED_CYCLE:    3.89154
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9595% MPKI: 1.05766 Average ROB Occupancy at Mispredict: 192.011
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00405416
BRANCH_INDIRECT: 0.00405416
BRANCH_CONDITIONAL: 1.04395
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00405416
BRANCH_RETURN: 0.00202708


CPU 1 Branch Prediction Accuracy: 97.9408% MPKI: 1.02287 Average ROB Occupancy at Mispredict: 191.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00419438
BRANCH_INDIRECT: 0.00419438
BRANCH_CONDITIONAL: 1.00875
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00419438
BRANCH_RETURN: 0.00209719


CPU 2 Branch Prediction Accuracy: 97.9397% MPKI: 1.05128 Average ROB Occupancy at Mispredict: 192.716
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0041237
BRANCH_INDIRECT: 0.0041237
BRANCH_CONDITIONAL: 1.03711
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0041237
BRANCH_RETURN: 0.00206185


CPU 3 Branch Prediction Accuracy: 97.9362% MPKI: 1.0422 Average ROB Occupancy at Mispredict: 191.835
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00415222
BRANCH_INDIRECT: 0.00415222
BRANCH_CONDITIONAL: 1.02767
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00415222
BRANCH_RETURN: 0.00207611

(Simulation time: 0 hr 0 min 10 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.38911 instructions: 694553 cycles: 500000
cpu0_DTLB TOTAL     ACCESS:      35574  HIT:      35570  MISS:          4
cpu0_DTLB LOAD      ACCESS:      18672  HIT:      18669  MISS:          3
cpu0_DTLB RFO       ACCESS:      16902  HIT:      16901  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16910  HIT:      16910  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16910  HIT:      16910  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7238  HIT:       7238  MISS:          0
cpu0_L1I LOAD      ACCESS:       7238  HIT:       7238  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65323  HIT:      65319  MISS:          4
cpu0_L1D LOAD      ACCESS:      22092  HIT:      22088  MISS:          4
cpu0_L1D RFO       ACCESS:      43231  HIT:      43231  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.34596 instructions: 672978 cycles: 500000
cpu1_DTLB TOTAL     ACCESS:      33155  HIT:      33151  MISS:          4
cpu1_DTLB LOAD      ACCESS:      17407  HIT:      17404  MISS:          3
cpu1_DTLB RFO       ACCESS:      15748  HIT:      15747  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15873  HIT:      15873  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15873  HIT:      15873  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6716  HIT:       6716  MISS:          0
cpu1_L1I LOAD      ACCESS:       6716  HIT:       6716  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63585  HIT:      63580  MISS:          5
cpu1_L1D LOAD      ACCESS:      21528  HIT:      21523  MISS:          5
cpu1_L1D RFO       ACCESS:      42057  HIT:      42057  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.37439 instructions: 687197 cycles: 500000
cpu2_DTLB TOTAL     ACCESS:      34969  HIT:      34965  MISS:          4
cpu2_DTLB LOAD      ACCESS:      18340  HIT:      18337  MISS:          3
cpu2_DTLB RFO       ACCESS:      16629  HIT:      16628  MISS:          1
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16283  HIT:      16283  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16283  HIT:      16283  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       7373  HIT:       7373  MISS:          0
cpu2_L1I LOAD      ACCESS:       7373  HIT:       7373  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      65523  HIT:      65519  MISS:          4
cpu2_L1D LOAD      ACCESS:      22122  HIT:      22118  MISS:          4
cpu2_L1D RFO       ACCESS:      43401  HIT:      43401  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.36636 instructions: 683179 cycles: 500000
cpu3_DTLB TOTAL     ACCESS:      35601  HIT:      35597  MISS:          4
cpu3_DTLB LOAD      ACCESS:      18711  HIT:      18708  MISS:          3
cpu3_DTLB RFO       ACCESS:      16890  HIT:      16889  MISS:          1
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16375  HIT:      16375  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16375  HIT:      16375  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       7060  HIT:       7060  MISS:          0
cpu3_L1I LOAD      ACCESS:       7060  HIT:       7060  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu3_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      65345  HIT:      65341  MISS:          4
cpu3_L1D LOAD      ACCESS:      22105  HIT:      22101  MISS:          4
cpu3_L1D RFO       ACCESS:      43240  HIT:      43240  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.38911 instructions: 694553 cycles: 500000
cpu0_DTLB TOTAL     ACCESS:      35574  HIT:      35570  MISS:          4
cpu0_DTLB LOAD      ACCESS:      18672  HIT:      18669  MISS:          3
cpu0_DTLB RFO       ACCESS:      16902  HIT:      16901  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:      16910  HIT:      16910  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16910  HIT:      16910  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7238  HIT:       7238  MISS:          0
cpu0_L1I LOAD      ACCESS:       7238  HIT:       7238  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65323  HIT:      65319  MISS:          4
cpu0_L1D LOAD      ACCESS:      22092  HIT:      22088  MISS:          4
cpu0_L1D RFO       ACCESS:      43231  HIT:      43231  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.75 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.34596 instructions: 672978 cycles: 500000
cpu1_DTLB TOTAL     ACCESS:      33155  HIT:      33151  MISS:          4
cpu1_DTLB LOAD      ACCESS:      17407  HIT:      17404  MISS:          3
cpu1_DTLB RFO       ACCESS:      15748  HIT:      15747  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9.5 cycles
cpu1_ITLB TOTAL     ACCESS:      15873  HIT:      15873  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15873  HIT:      15873  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6716  HIT:       6716  MISS:          0
cpu1_L1I LOAD      ACCESS:       6716  HIT:       6716  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63585  HIT:      63580  MISS:          5
cpu1_L1D LOAD      ACCESS:      21528  HIT:      21523  MISS:          5
cpu1_L1D RFO       ACCESS:      42057  HIT:      42057  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.37439 instructions: 687197 cycles: 500000
cpu2_DTLB TOTAL     ACCESS:      34969  HIT:      34965  MISS:          4
cpu2_DTLB LOAD      ACCESS:      18340  HIT:      18337  MISS:          3
cpu2_DTLB RFO       ACCESS:      16629  HIT:      16628  MISS:          1
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu2_ITLB TOTAL     ACCESS:      16283  HIT:      16283  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16283  HIT:      16283  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       7373  HIT:       7373  MISS:          0
cpu2_L1I LOAD      ACCESS:       7373  HIT:       7373  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      65523  HIT:      65519  MISS:          4
cpu2_L1D LOAD      ACCESS:      22122  HIT:      22118  MISS:          4
cpu2_L1D RFO       ACCESS:      43401  HIT:      43401  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.36636 instructions: 683179 cycles: 500000
cpu3_DTLB TOTAL     ACCESS:      35601  HIT:      35597  MISS:          4
cpu3_DTLB LOAD      ACCESS:      18711  HIT:      18708  MISS:          3
cpu3_DTLB RFO       ACCESS:      16890  HIT:      16889  MISS:          1
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16375  HIT:      16375  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16375  HIT:      16375  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       7060  HIT:       7060  MISS:          0
cpu3_L1I LOAD      ACCESS:       7060  HIT:       7060  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu3_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      65345  HIT:      65341  MISS:          4
cpu3_L1D LOAD      ACCESS:      22105  HIT:      22101  MISS:          4
cpu3_L1D RFO       ACCESS:      43240  HIT:      43240  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 10.75 cycles
cpu3_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.89154
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1219% MPKI: 0.738366 Average ROB Occupancy at Mispredict: 197.464
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.738605
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1251% MPKI: 0.742681 Average ROB Occupancy at Mispredict: 197.362
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.742966
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.1463% MPKI: 0.742011 Average ROB Occupancy at Mispredict: 198.718
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.742145
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.1475% MPKI: 0.742116 Average ROB Occupancy at Mispredict: 198.331
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.742119
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 14 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.48168 instructions: 889009 cycles: 600000
cpu0_DTLB TOTAL     ACCESS:      34766  HIT:      34737  MISS:         29
cpu0_DTLB LOAD      ACCESS:      18488  HIT:      18466  MISS:         22
cpu0_DTLB RFO       ACCESS:      16278  HIT:      16271  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16304  HIT:      16304  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16304  HIT:      16304  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7377  HIT:       7377  MISS:          0
cpu0_L1I LOAD      ACCESS:       7377  HIT:       7377  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         29  HIT:         28  MISS:          1
cpu0_STLB LOAD      ACCESS:         22  HIT:         21  MISS:          1
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63000  HIT:      62993  MISS:          7
cpu0_L1D LOAD      ACCESS:      21641  HIT:      21634  MISS:          7
cpu0_L1D RFO       ACCESS:      41358  HIT:      41358  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          7  HIT:          4  MISS:          3
cpu0_L2C LOAD      ACCESS:          7  HIT:          4  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.4372 instructions: 862323 cycles: 600000
cpu1_DTLB TOTAL     ACCESS:      32372  HIT:      32343  MISS:         29
cpu1_DTLB LOAD      ACCESS:      17172  HIT:      17150  MISS:         22
cpu1_DTLB RFO       ACCESS:      15200  HIT:      15193  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15119  HIT:      15119  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15119  HIT:      15119  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       7110  HIT:       7110  MISS:          0
cpu1_L1I LOAD      ACCESS:       7110  HIT:       7110  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         29  HIT:         28  MISS:          1
cpu1_STLB LOAD      ACCESS:         22  HIT:         21  MISS:          1
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61416  HIT:      61410  MISS:          6
cpu1_L1D LOAD      ACCESS:      21058  HIT:      21052  MISS:          6
cpu1_L1D RFO       ACCESS:      40357  HIT:      40357  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          3  MISS:          3
cpu1_L2C LOAD      ACCESS:          6  HIT:          3  MISS:          3
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.46949 instructions: 881691 cycles: 600000
cpu2_DTLB TOTAL     ACCESS:      34002  HIT:      33973  MISS:         29
cpu2_DTLB LOAD      ACCESS:      18012  HIT:      17990  MISS:         22
cpu2_DTLB RFO       ACCESS:      15990  HIT:      15983  MISS:          7
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      15698  HIT:      15698  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15698  HIT:      15698  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       7388  HIT:       7388  MISS:          0
cpu2_L1I LOAD      ACCESS:       7388  HIT:       7388  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         29  HIT:         28  MISS:          1
cpu2_STLB LOAD      ACCESS:         22  HIT:         21  MISS:          1
cpu2_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      62988  HIT:      62981  MISS:          7
cpu2_L1D LOAD      ACCESS:      21609  HIT:      21602  MISS:          7
cpu2_L1D RFO       ACCESS:      41378  HIT:      41378  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          7  HIT:          4  MISS:          3
cpu2_L2C LOAD      ACCESS:          7  HIT:          4  MISS:          3
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.46186 instructions: 877117 cycles: 600000
cpu3_DTLB TOTAL     ACCESS:      34664  HIT:      34635  MISS:         29
cpu3_DTLB LOAD      ACCESS:      18403  HIT:      18381  MISS:         22
cpu3_DTLB RFO       ACCESS:      16261  HIT:      16254  MISS:          7
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      15746  HIT:      15746  MISS:          0
cpu3_ITLB LOAD      ACCESS:      15746  HIT:      15746  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       7135  HIT:       7135  MISS:          0
cpu3_L1I LOAD      ACCESS:       7135  HIT:       7135  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         29  HIT:         28  MISS:          1
cpu3_STLB LOAD      ACCESS:         22  HIT:         21  MISS:          1
cpu3_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      62849  HIT:      62843  MISS:          6
cpu3_L1D LOAD      ACCESS:      21587  HIT:      21581  MISS:          6
cpu3_L1D RFO       ACCESS:      41261  HIT:      41261  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          6  HIT:          3  MISS:          3
cpu3_L2C LOAD      ACCESS:          6  HIT:          3  MISS:          3
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.48168 instructions: 889009 cycles: 600000
cpu0_DTLB TOTAL     ACCESS:      34766  HIT:      34737  MISS:         29
cpu0_DTLB LOAD      ACCESS:      18488  HIT:      18466  MISS:         22
cpu0_DTLB RFO       ACCESS:      16278  HIT:      16271  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.6897 cycles
cpu0_ITLB TOTAL     ACCESS:      16304  HIT:      16304  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16304  HIT:      16304  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7377  HIT:       7377  MISS:          0
cpu0_L1I LOAD      ACCESS:       7377  HIT:       7377  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         29  HIT:         28  MISS:          1
cpu0_STLB LOAD      ACCESS:         22  HIT:         21  MISS:          1
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      63000  HIT:      62993  MISS:          7
cpu0_L1D LOAD      ACCESS:      21641  HIT:      21634  MISS:          7
cpu0_L1D RFO       ACCESS:      41358  HIT:      41358  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 89.7143 cycles
cpu0_L2C TOTAL     ACCESS:          7  HIT:          4  MISS:          3
cpu0_L2C LOAD      ACCESS:          7  HIT:          4  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.333 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 648.667 cycles

CPU 1 cumulative IPC: 1.4372 instructions: 862323 cycles: 600000
cpu1_DTLB TOTAL     ACCESS:      32372  HIT:      32343  MISS:         29
cpu1_DTLB LOAD      ACCESS:      17172  HIT:      17150  MISS:         22
cpu1_DTLB RFO       ACCESS:      15200  HIT:      15193  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 15.9655 cycles
cpu1_ITLB TOTAL     ACCESS:      15119  HIT:      15119  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15119  HIT:      15119  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       7110  HIT:       7110  MISS:          0
cpu1_L1I LOAD      ACCESS:       7110  HIT:       7110  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         29  HIT:         28  MISS:          1
cpu1_STLB LOAD      ACCESS:         22  HIT:         21  MISS:          1
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 209 cycles
cpu1_L1D TOTAL     ACCESS:      61416  HIT:      61410  MISS:          6
cpu1_L1D LOAD      ACCESS:      21058  HIT:      21052  MISS:          6
cpu1_L1D RFO       ACCESS:      40357  HIT:      40357  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 102.833 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          3  MISS:          3
cpu1_L2C LOAD      ACCESS:          6  HIT:          3  MISS:          3
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183.667 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 648.667 cycles

CPU 2 cumulative IPC: 1.46949 instructions: 881691 cycles: 600000
cpu2_DTLB TOTAL     ACCESS:      34002  HIT:      33973  MISS:         29
cpu2_DTLB LOAD      ACCESS:      18012  HIT:      17990  MISS:         22
cpu2_DTLB RFO       ACCESS:      15990  HIT:      15983  MISS:          7
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 15.931 cycles
cpu2_ITLB TOTAL     ACCESS:      15698  HIT:      15698  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15698  HIT:      15698  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       7388  HIT:       7388  MISS:          0
cpu2_L1I LOAD      ACCESS:       7388  HIT:       7388  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         29  HIT:         28  MISS:          1
cpu2_STLB LOAD      ACCESS:         22  HIT:         21  MISS:          1
cpu2_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 208 cycles
cpu2_L1D TOTAL     ACCESS:      62988  HIT:      62981  MISS:          7
cpu2_L1D LOAD      ACCESS:      21609  HIT:      21602  MISS:          7
cpu2_L1D RFO       ACCESS:      41378  HIT:      41378  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 89.7143 cycles
cpu2_L2C TOTAL     ACCESS:          7  HIT:          4  MISS:          3
cpu2_L2C LOAD      ACCESS:          7  HIT:          4  MISS:          3
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 183.333 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 648.667 cycles

CPU 3 cumulative IPC: 1.46186 instructions: 877117 cycles: 600000
cpu3_DTLB TOTAL     ACCESS:      34664  HIT:      34635  MISS:         29
cpu3_DTLB LOAD      ACCESS:      18403  HIT:      18381  MISS:         22
cpu3_DTLB RFO       ACCESS:      16261  HIT:      16254  MISS:          7
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 16.1724 cycles
cpu3_ITLB TOTAL     ACCESS:      15746  HIT:      15746  MISS:          0
cpu3_ITLB LOAD      ACCESS:      15746  HIT:      15746  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       7135  HIT:       7135  MISS:          0
cpu3_L1I LOAD      ACCESS:       7135  HIT:       7135  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         29  HIT:         28  MISS:          1
cpu3_STLB LOAD      ACCESS:         22  HIT:         21  MISS:          1
cpu3_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 208 cycles
cpu3_L1D TOTAL     ACCESS:      62849  HIT:      62843  MISS:          6
cpu3_L1D LOAD      ACCESS:      21587  HIT:      21581  MISS:          6
cpu3_L1D RFO       ACCESS:      41261  HIT:      41261  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 102.5 cycles
cpu3_L2C TOTAL     ACCESS:          6  HIT:          3  MISS:          3
cpu3_L2C LOAD      ACCESS:          6  HIT:          3  MISS:          3
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 183.333 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 648.667 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:         12
 DBUS AVG_CONGESTED_CYCLE:    3.89154
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0247% MPKI: 0.597144 Average ROB Occupancy at Mispredict: 187.113
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00112485
BRANCH_CONDITIONAL: 0.596169
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0414% MPKI: 0.593567 Average ROB Occupancy at Mispredict: 186.963
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00115966
BRANCH_CONDITIONAL: 0.592585
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.0173% MPKI: 0.604435 Average ROB Occupancy at Mispredict: 187.687
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00113418
BRANCH_CONDITIONAL: 0.603386
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.016% MPKI: 0.60653 Average ROB Occupancy at Mispredict: 186.485
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0011401
BRANCH_CONDITIONAL: 0.605392
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 17 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.54668 instructions: 1082674 cycles: 700000
cpu0_DTLB TOTAL     ACCESS:      34494  HIT:      34463  MISS:         31
cpu0_DTLB LOAD      ACCESS:      18295  HIT:      18270  MISS:         25
cpu0_DTLB RFO       ACCESS:      16199  HIT:      16193  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16463  HIT:      16463  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16463  HIT:      16463  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7052  HIT:       7052  MISS:          0
cpu0_L1I LOAD      ACCESS:       7052  HIT:       7052  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         31  HIT:         28  MISS:          3
cpu0_STLB LOAD      ACCESS:         25  HIT:         22  MISS:          3
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62720  HIT:      62712  MISS:          8
cpu0_L1D LOAD      ACCESS:      21480  HIT:      21473  MISS:          7
cpu0_L1D RFO       ACCESS:      41237  HIT:      41237  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          9  HIT:          3  MISS:          6
cpu0_L2C LOAD      ACCESS:          7  HIT:          1  MISS:          6
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          6  HIT:          0  MISS:          6
LLC LOAD      ACCESS:          6  HIT:          0  MISS:          6
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.50535 instructions: 1053743 cycles: 700000
cpu1_DTLB TOTAL     ACCESS:      32586  HIT:      32564  MISS:         22
cpu1_DTLB LOAD      ACCESS:      17204  HIT:      17186  MISS:         18
cpu1_DTLB RFO       ACCESS:      15382  HIT:      15378  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15763  HIT:      15763  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15763  HIT:      15763  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6416  HIT:       6416  MISS:          0
cpu1_L1I LOAD      ACCESS:       6416  HIT:       6416  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         22  HIT:         20  MISS:          2
cpu1_STLB LOAD      ACCESS:         18  HIT:         16  MISS:          2
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61923  HIT:      61915  MISS:          8
cpu1_L1D LOAD      ACCESS:      21168  HIT:      21161  MISS:          7
cpu1_L1D RFO       ACCESS:      40753  HIT:      40753  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          9  HIT:          4  MISS:          5
cpu1_L2C LOAD      ACCESS:          7  HIT:          2  MISS:          5
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          5  HIT:          0  MISS:          5
LLC LOAD      ACCESS:          5  HIT:          0  MISS:          5
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.53715 instructions: 1076007 cycles: 700000
cpu2_DTLB TOTAL     ACCESS:      33944  HIT:      33913  MISS:         31
cpu2_DTLB LOAD      ACCESS:      17981  HIT:      17956  MISS:         25
cpu2_DTLB RFO       ACCESS:      15963  HIT:      15957  MISS:          6
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      15843  HIT:      15843  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15843  HIT:      15843  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       7151  HIT:       7151  MISS:          0
cpu2_L1I LOAD      ACCESS:       7151  HIT:       7151  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         31  HIT:         28  MISS:          3
cpu2_STLB LOAD      ACCESS:         25  HIT:         22  MISS:          3
cpu2_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      62940  HIT:      62932  MISS:          8
cpu2_L1D LOAD      ACCESS:      21505  HIT:      21498  MISS:          7
cpu2_L1D RFO       ACCESS:      41432  HIT:      41432  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          9  HIT:          3  MISS:          6
cpu2_L2C LOAD      ACCESS:          7  HIT:          1  MISS:          6
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          6  HIT:          0  MISS:          6
LLC LOAD      ACCESS:          6  HIT:          0  MISS:          6
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.52976 instructions: 1070831 cycles: 700000
cpu3_DTLB TOTAL     ACCESS:      34543  HIT:      34512  MISS:         31
cpu3_DTLB LOAD      ACCESS:      18325  HIT:      18300  MISS:         25
cpu3_DTLB RFO       ACCESS:      16218  HIT:      16212  MISS:          6
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      15974  HIT:      15974  MISS:          0
cpu3_ITLB LOAD      ACCESS:      15974  HIT:      15974  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6748  HIT:       6748  MISS:          0
cpu3_L1I LOAD      ACCESS:       6748  HIT:       6748  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         31  HIT:         28  MISS:          3
cpu3_STLB LOAD      ACCESS:         25  HIT:         22  MISS:          3
cpu3_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      62765  HIT:      62756  MISS:          9
cpu3_L1D LOAD      ACCESS:      21484  HIT:      21476  MISS:          8
cpu3_L1D RFO       ACCESS:      41278  HIT:      41278  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:         10  HIT:          4  MISS:          6
cpu3_L2C LOAD      ACCESS:          8  HIT:          2  MISS:          6
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          6  HIT:          0  MISS:          6
LLC LOAD      ACCESS:          6  HIT:          0  MISS:          6
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.54668 instructions: 1082674 cycles: 700000
cpu0_DTLB TOTAL     ACCESS:      34494  HIT:      34463  MISS:         31
cpu0_DTLB LOAD      ACCESS:      18295  HIT:      18270  MISS:         25
cpu0_DTLB RFO       ACCESS:      16199  HIT:      16193  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 29.1613 cycles
cpu0_ITLB TOTAL     ACCESS:      16463  HIT:      16463  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16463  HIT:      16463  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7052  HIT:       7052  MISS:          0
cpu0_L1I LOAD      ACCESS:       7052  HIT:       7052  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         31  HIT:         28  MISS:          3
cpu0_STLB LOAD      ACCESS:         25  HIT:         22  MISS:          3
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 212 cycles
cpu0_L1D TOTAL     ACCESS:      62720  HIT:      62712  MISS:          8
cpu0_L1D LOAD      ACCESS:      21480  HIT:      21473  MISS:          7
cpu0_L1D RFO       ACCESS:      41237  HIT:      41237  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          3  HIT:          2  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 149.25 cycles
cpu0_L2C TOTAL     ACCESS:          9  HIT:          3  MISS:          6
cpu0_L2C LOAD      ACCESS:          7  HIT:          1  MISS:          6
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.333 cycles
LLC TOTAL     ACCESS:          6  HIT:          0  MISS:          6
LLC LOAD      ACCESS:          6  HIT:          0  MISS:          6
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 621.333 cycles

CPU 1 cumulative IPC: 1.50535 instructions: 1053743 cycles: 700000
cpu1_DTLB TOTAL     ACCESS:      32586  HIT:      32564  MISS:         22
cpu1_DTLB LOAD      ACCESS:      17204  HIT:      17186  MISS:         18
cpu1_DTLB RFO       ACCESS:      15382  HIT:      15378  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 28.2727 cycles
cpu1_ITLB TOTAL     ACCESS:      15763  HIT:      15763  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15763  HIT:      15763  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6416  HIT:       6416  MISS:          0
cpu1_L1I LOAD      ACCESS:       6416  HIT:       6416  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         22  HIT:         20  MISS:          2
cpu1_STLB LOAD      ACCESS:         18  HIT:         16  MISS:          2
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 214.5 cycles
cpu1_L1D TOTAL     ACCESS:      61923  HIT:      61915  MISS:          8
cpu1_L1D LOAD      ACCESS:      21168  HIT:      21161  MISS:          7
cpu1_L1D RFO       ACCESS:      40753  HIT:      40753  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          2  HIT:          1  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 125.625 cycles
cpu1_L2C TOTAL     ACCESS:          9  HIT:          4  MISS:          5
cpu1_L2C LOAD      ACCESS:          7  HIT:          2  MISS:          5
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 182.8 cycles
LLC TOTAL     ACCESS:          5  HIT:          0  MISS:          5
LLC LOAD      ACCESS:          5  HIT:          0  MISS:          5
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 745.6 cycles

CPU 2 cumulative IPC: 1.53715 instructions: 1076007 cycles: 700000
cpu2_DTLB TOTAL     ACCESS:      33944  HIT:      33913  MISS:         31
cpu2_DTLB LOAD      ACCESS:      17981  HIT:      17956  MISS:         25
cpu2_DTLB RFO       ACCESS:      15963  HIT:      15957  MISS:          6
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 29.2258 cycles
cpu2_ITLB TOTAL     ACCESS:      15843  HIT:      15843  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15843  HIT:      15843  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       7151  HIT:       7151  MISS:          0
cpu2_L1I LOAD      ACCESS:       7151  HIT:       7151  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         31  HIT:         28  MISS:          3
cpu2_STLB LOAD      ACCESS:         25  HIT:         22  MISS:          3
cpu2_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 211 cycles
cpu2_L1D TOTAL     ACCESS:      62940  HIT:      62932  MISS:          8
cpu2_L1D LOAD      ACCESS:      21505  HIT:      21498  MISS:          7
cpu2_L1D RFO       ACCESS:      41432  HIT:      41432  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          3  HIT:          2  MISS:          1
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 148.125 cycles
cpu2_L2C TOTAL     ACCESS:          9  HIT:          3  MISS:          6
cpu2_L2C LOAD      ACCESS:          7  HIT:          1  MISS:          6
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 183.167 cycles
LLC TOTAL     ACCESS:          6  HIT:          0  MISS:          6
LLC LOAD      ACCESS:          6  HIT:          0  MISS:          6
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 621.333 cycles

CPU 3 cumulative IPC: 1.52976 instructions: 1070831 cycles: 700000
cpu3_DTLB TOTAL     ACCESS:      34543  HIT:      34512  MISS:         31
cpu3_DTLB LOAD      ACCESS:      18325  HIT:      18300  MISS:         25
cpu3_DTLB RFO       ACCESS:      16218  HIT:      16212  MISS:          6
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 29.4516 cycles
cpu3_ITLB TOTAL     ACCESS:      15974  HIT:      15974  MISS:          0
cpu3_ITLB LOAD      ACCESS:      15974  HIT:      15974  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6748  HIT:       6748  MISS:          0
cpu3_L1I LOAD      ACCESS:       6748  HIT:       6748  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         31  HIT:         28  MISS:          3
cpu3_STLB LOAD      ACCESS:         25  HIT:         22  MISS:          3
cpu3_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 211.333 cycles
cpu3_L1D TOTAL     ACCESS:      62765  HIT:      62756  MISS:          9
cpu3_L1D LOAD      ACCESS:      21484  HIT:      21476  MISS:          8
cpu3_L1D RFO       ACCESS:      41278  HIT:      41278  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          3  HIT:          2  MISS:          1
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 133.222 cycles
cpu3_L2C TOTAL     ACCESS:         10  HIT:          4  MISS:          6
cpu3_L2C LOAD      ACCESS:          8  HIT:          2  MISS:          6
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          6  HIT:          0  MISS:          6
LLC LOAD      ACCESS:          6  HIT:          0  MISS:          6
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 621.333 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:         23
 DBUS AVG_CONGESTED_CYCLE:    3.89154
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.01% MPKI: 0.490351 Average ROB Occupancy at Mispredict: 191.759
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.490452
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0163% MPKI: 0.495255 Average ROB Occupancy at Mispredict: 193.826
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.495377
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.0207% MPKI: 0.492505 Average ROB Occupancy at Mispredict: 192.491
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.492562
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.006% MPKI: 0.496809 Average ROB Occupancy at Mispredict: 191.859
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.49681
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 20 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.59387 instructions: 1275095 cycles: 800000
cpu0_DTLB TOTAL     ACCESS:      34390  HIT:      34359  MISS:         31
cpu0_DTLB LOAD      ACCESS:      18224  HIT:      18200  MISS:         24
cpu0_DTLB RFO       ACCESS:      16166  HIT:      16159  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16269  HIT:      16269  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16269  HIT:      16269  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7248  HIT:       7248  MISS:          0
cpu0_L1I LOAD      ACCESS:       7248  HIT:       7248  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         31  HIT:         28  MISS:          3
cpu0_STLB LOAD      ACCESS:         24  HIT:         21  MISS:          3
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62585  HIT:      62580  MISS:          5
cpu0_L1D LOAD      ACCESS:      21439  HIT:      21434  MISS:          5
cpu0_L1D RFO       ACCESS:      41143  HIT:      41143  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          0  MISS:          5
cpu0_L2C LOAD      ACCESS:          5  HIT:          0  MISS:          5
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          5  HIT:          0  MISS:          5
LLC LOAD      ACCESS:          5  HIT:          0  MISS:          5
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.54864 instructions: 1238908 cycles: 800000
cpu1_DTLB TOTAL     ACCESS:      31776  HIT:      31736  MISS:         40
cpu1_DTLB LOAD      ACCESS:      16877  HIT:      16846  MISS:         31
cpu1_DTLB RFO       ACCESS:      14899  HIT:      14890  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14757  HIT:      14757  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14757  HIT:      14757  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6992  HIT:       6992  MISS:          0
cpu1_L1I LOAD      ACCESS:       6992  HIT:       6992  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         40  HIT:         36  MISS:          4
cpu1_STLB LOAD      ACCESS:         31  HIT:         27  MISS:          4
cpu1_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      60321  HIT:      60315  MISS:          6
cpu1_L1D LOAD      ACCESS:      20739  HIT:      20733  MISS:          6
cpu1_L1D RFO       ACCESS:      39578  HIT:      39578  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          0  MISS:          6
cpu1_L2C LOAD      ACCESS:          6  HIT:          0  MISS:          6
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          6  HIT:          0  MISS:          6
LLC LOAD      ACCESS:          6  HIT:          0  MISS:          6
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.58593 instructions: 1268748 cycles: 800000
cpu2_DTLB TOTAL     ACCESS:      33712  HIT:      33681  MISS:         31
cpu2_DTLB LOAD      ACCESS:      17864  HIT:      17840  MISS:         24
cpu2_DTLB RFO       ACCESS:      15848  HIT:      15841  MISS:          7
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      15663  HIT:      15663  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15663  HIT:      15663  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       7201  HIT:       7201  MISS:          0
cpu2_L1I LOAD      ACCESS:       7201  HIT:       7201  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         31  HIT:         28  MISS:          3
cpu2_STLB LOAD      ACCESS:         24  HIT:         21  MISS:          3
cpu2_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      62603  HIT:      62598  MISS:          5
cpu2_L1D LOAD      ACCESS:      21424  HIT:      21419  MISS:          5
cpu2_L1D RFO       ACCESS:      41176  HIT:      41176  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          5  HIT:          0  MISS:          5
cpu2_L2C LOAD      ACCESS:          5  HIT:          0  MISS:          5
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          5  HIT:          0  MISS:          5
LLC LOAD      ACCESS:          5  HIT:          0  MISS:          5
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.5793 instructions: 1263440 cycles: 800000
cpu3_DTLB TOTAL     ACCESS:      34397  HIT:      34366  MISS:         31
cpu3_DTLB LOAD      ACCESS:      18262  HIT:      18238  MISS:         24
cpu3_DTLB RFO       ACCESS:      16135  HIT:      16128  MISS:          7
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      15711  HIT:      15711  MISS:          0
cpu3_ITLB LOAD      ACCESS:      15711  HIT:      15711  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6997  HIT:       6997  MISS:          0
cpu3_L1I LOAD      ACCESS:       6997  HIT:       6997  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         31  HIT:         28  MISS:          3
cpu3_STLB LOAD      ACCESS:         24  HIT:         21  MISS:          3
cpu3_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      62604  HIT:      62599  MISS:          5
cpu3_L1D LOAD      ACCESS:      21458  HIT:      21453  MISS:          5
cpu3_L1D RFO       ACCESS:      41143  HIT:      41143  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          5  HIT:          0  MISS:          5
cpu3_L2C LOAD      ACCESS:          5  HIT:          0  MISS:          5
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          5  HIT:          0  MISS:          5
LLC LOAD      ACCESS:          5  HIT:          0  MISS:          5
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.59387 instructions: 1275095 cycles: 800000
cpu0_DTLB TOTAL     ACCESS:      34390  HIT:      34359  MISS:         31
cpu0_DTLB LOAD      ACCESS:      18224  HIT:      18200  MISS:         24
cpu0_DTLB RFO       ACCESS:      16166  HIT:      16159  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 28.9355 cycles
cpu0_ITLB TOTAL     ACCESS:      16269  HIT:      16269  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16269  HIT:      16269  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7248  HIT:       7248  MISS:          0
cpu0_L1I LOAD      ACCESS:       7248  HIT:       7248  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         31  HIT:         28  MISS:          3
cpu0_STLB LOAD      ACCESS:         24  HIT:         21  MISS:          3
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.333 cycles
cpu0_L1D TOTAL     ACCESS:      62585  HIT:      62580  MISS:          5
cpu0_L1D LOAD      ACCESS:      21439  HIT:      21434  MISS:          5
cpu0_L1D RFO       ACCESS:      41143  HIT:      41143  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          3  HIT:          3  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 207 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          0  MISS:          5
cpu0_L2C LOAD      ACCESS:          5  HIT:          0  MISS:          5
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 195.4 cycles
LLC TOTAL     ACCESS:          5  HIT:          0  MISS:          5
LLC LOAD      ACCESS:          5  HIT:          0  MISS:          5
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 692.8 cycles

CPU 1 cumulative IPC: 1.54864 instructions: 1238908 cycles: 800000
cpu1_DTLB TOTAL     ACCESS:      31776  HIT:      31736  MISS:         40
cpu1_DTLB LOAD      ACCESS:      16877  HIT:      16846  MISS:         31
cpu1_DTLB RFO       ACCESS:      14899  HIT:      14890  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 29.6 cycles
cpu1_ITLB TOTAL     ACCESS:      14757  HIT:      14757  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14757  HIT:      14757  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6992  HIT:       6992  MISS:          0
cpu1_L1I LOAD      ACCESS:       6992  HIT:       6992  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         40  HIT:         36  MISS:          4
cpu1_STLB LOAD      ACCESS:         31  HIT:         27  MISS:          4
cpu1_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208.25 cycles
cpu1_L1D TOTAL     ACCESS:      60321  HIT:      60315  MISS:          6
cpu1_L1D LOAD      ACCESS:      20739  HIT:      20733  MISS:          6
cpu1_L1D RFO       ACCESS:      39578  HIT:      39578  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          4  HIT:          4  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 194.167 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          0  MISS:          6
cpu1_L2C LOAD      ACCESS:          6  HIT:          0  MISS:          6
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 182.833 cycles
LLC TOTAL     ACCESS:          6  HIT:          0  MISS:          6
LLC LOAD      ACCESS:          6  HIT:          0  MISS:          6
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 577.333 cycles

CPU 2 cumulative IPC: 1.58593 instructions: 1268748 cycles: 800000
cpu2_DTLB TOTAL     ACCESS:      33712  HIT:      33681  MISS:         31
cpu2_DTLB LOAD      ACCESS:      17864  HIT:      17840  MISS:         24
cpu2_DTLB RFO       ACCESS:      15848  HIT:      15841  MISS:          7
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 28.7419 cycles
cpu2_ITLB TOTAL     ACCESS:      15663  HIT:      15663  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15663  HIT:      15663  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       7201  HIT:       7201  MISS:          0
cpu2_L1I LOAD      ACCESS:       7201  HIT:       7201  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         31  HIT:         28  MISS:          3
cpu2_STLB LOAD      ACCESS:         24  HIT:         21  MISS:          3
cpu2_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 206.667 cycles
cpu2_L1D TOTAL     ACCESS:      62603  HIT:      62598  MISS:          5
cpu2_L1D LOAD      ACCESS:      21424  HIT:      21419  MISS:          5
cpu2_L1D RFO       ACCESS:      41176  HIT:      41176  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          3  HIT:          3  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 195 cycles
cpu2_L2C TOTAL     ACCESS:          5  HIT:          0  MISS:          5
cpu2_L2C LOAD      ACCESS:          5  HIT:          0  MISS:          5
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 183.4 cycles
LLC TOTAL     ACCESS:          5  HIT:          0  MISS:          5
LLC LOAD      ACCESS:          5  HIT:          0  MISS:          5
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 692.8 cycles

CPU 3 cumulative IPC: 1.5793 instructions: 1263440 cycles: 800000
cpu3_DTLB TOTAL     ACCESS:      34397  HIT:      34366  MISS:         31
cpu3_DTLB LOAD      ACCESS:      18262  HIT:      18238  MISS:         24
cpu3_DTLB RFO       ACCESS:      16135  HIT:      16128  MISS:          7
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 29.129 cycles
cpu3_ITLB TOTAL     ACCESS:      15711  HIT:      15711  MISS:          0
cpu3_ITLB LOAD      ACCESS:      15711  HIT:      15711  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6997  HIT:       6997  MISS:          0
cpu3_L1I LOAD      ACCESS:       6997  HIT:       6997  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         31  HIT:         28  MISS:          3
cpu3_STLB LOAD      ACCESS:         24  HIT:         21  MISS:          3
cpu3_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 208 cycles
cpu3_L1D TOTAL     ACCESS:      62604  HIT:      62599  MISS:          5
cpu3_L1D LOAD      ACCESS:      21458  HIT:      21453  MISS:          5
cpu3_L1D RFO       ACCESS:      41143  HIT:      41143  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          3  HIT:          3  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 194.6 cycles
cpu3_L2C TOTAL     ACCESS:          5  HIT:          0  MISS:          5
cpu3_L2C LOAD      ACCESS:          5  HIT:          0  MISS:          5
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 183.2 cycles
LLC TOTAL     ACCESS:          5  HIT:          0  MISS:          5
LLC LOAD      ACCESS:          5  HIT:          0  MISS:          5
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 692.8 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:         21
 DBUS AVG_CONGESTED_CYCLE:    3.89154
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9769% MPKI: 0.421071 Average ROB Occupancy at Mispredict: 186.184
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.421145
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9609% MPKI: 0.422058 Average ROB Occupancy at Mispredict: 181.738
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.422146
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.9568% MPKI: 0.427939 Average ROB Occupancy at Mispredict: 186.624
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.427981
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.9792% MPKI: 0.425029 Average ROB Occupancy at Mispredict: 185.723
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.42503
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 23 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.63027 instructions: 1467246 cycles: 900000
cpu0_DTLB TOTAL     ACCESS:      34378  HIT:      34344  MISS:         34
cpu0_DTLB LOAD      ACCESS:      18320  HIT:      18293  MISS:         27
cpu0_DTLB RFO       ACCESS:      16058  HIT:      16051  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16540  HIT:      16540  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16540  HIT:      16540  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6969  HIT:       6969  MISS:          0
cpu0_L1I LOAD      ACCESS:       6969  HIT:       6969  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         34  HIT:         32  MISS:          2
cpu0_STLB LOAD      ACCESS:         27  HIT:         25  MISS:          2
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62138  HIT:      62133  MISS:          5
cpu0_L1D LOAD      ACCESS:      21425  HIT:      21420  MISS:          5
cpu0_L1D RFO       ACCESS:      40711  HIT:      40711  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          1  MISS:          4
cpu0_L2C LOAD      ACCESS:          5  HIT:          1  MISS:          4
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          4  HIT:          0  MISS:          4
LLC LOAD      ACCESS:          4  HIT:          0  MISS:          4
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.59016 instructions: 1431148 cycles: 900000
cpu1_DTLB TOTAL     ACCESS:      32629  HIT:      32611  MISS:         18
cpu1_DTLB LOAD      ACCESS:      17229  HIT:      17215  MISS:         14
cpu1_DTLB RFO       ACCESS:      15400  HIT:      15396  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15704  HIT:      15704  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15704  HIT:      15704  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6618  HIT:       6618  MISS:          0
cpu1_L1I LOAD      ACCESS:       6618  HIT:       6618  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         18  HIT:         17  MISS:          1
cpu1_STLB LOAD      ACCESS:         14  HIT:         13  MISS:          1
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62167  HIT:      62165  MISS:          2
cpu1_L1D LOAD      ACCESS:      21230  HIT:      21228  MISS:          2
cpu1_L1D RFO       ACCESS:      40936  HIT:      40936  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          0  MISS:          2
cpu1_L2C LOAD      ACCESS:          2  HIT:          0  MISS:          2
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          2  HIT:          0  MISS:          2
LLC LOAD      ACCESS:          2  HIT:          0  MISS:          2
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.62484 instructions: 1462359 cycles: 900000
cpu2_DTLB TOTAL     ACCESS:      33791  HIT:      33760  MISS:         31
cpu2_DTLB LOAD      ACCESS:      17918  HIT:      17894  MISS:         24
cpu2_DTLB RFO       ACCESS:      15873  HIT:      15866  MISS:          7
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      15883  HIT:      15883  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15883  HIT:      15883  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       7056  HIT:       7056  MISS:          0
cpu2_L1I LOAD      ACCESS:       7056  HIT:       7056  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         31  HIT:         29  MISS:          2
cpu2_STLB LOAD      ACCESS:         24  HIT:         22  MISS:          2
cpu2_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      62562  HIT:      62557  MISS:          5
cpu2_L1D LOAD      ACCESS:      21473  HIT:      21468  MISS:          5
cpu2_L1D RFO       ACCESS:      41087  HIT:      41087  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          5  HIT:          1  MISS:          4
cpu2_L2C LOAD      ACCESS:          5  HIT:          1  MISS:          4
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          4  HIT:          0  MISS:          4
LLC LOAD      ACCESS:          4  HIT:          0  MISS:          4
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.61872 instructions: 1456844 cycles: 900000
cpu3_DTLB TOTAL     ACCESS:      34503  HIT:      34472  MISS:         31
cpu3_DTLB LOAD      ACCESS:      18324  HIT:      18300  MISS:         24
cpu3_DTLB RFO       ACCESS:      16179  HIT:      16172  MISS:          7
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      15962  HIT:      15962  MISS:          0
cpu3_ITLB LOAD      ACCESS:      15962  HIT:      15962  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6859  HIT:       6859  MISS:          0
cpu3_L1I LOAD      ACCESS:       6859  HIT:       6859  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         31  HIT:         29  MISS:          2
cpu3_STLB LOAD      ACCESS:         24  HIT:         22  MISS:          2
cpu3_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      62574  HIT:      62569  MISS:          5
cpu3_L1D LOAD      ACCESS:      21484  HIT:      21479  MISS:          5
cpu3_L1D RFO       ACCESS:      41088  HIT:      41088  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          5  HIT:          1  MISS:          4
cpu3_L2C LOAD      ACCESS:          5  HIT:          1  MISS:          4
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          4  HIT:          0  MISS:          4
LLC LOAD      ACCESS:          4  HIT:          0  MISS:          4
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.63027 instructions: 1467246 cycles: 900000
cpu0_DTLB TOTAL     ACCESS:      34378  HIT:      34344  MISS:         34
cpu0_DTLB LOAD      ACCESS:      18320  HIT:      18293  MISS:         27
cpu0_DTLB RFO       ACCESS:      16058  HIT:      16051  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.7353 cycles
cpu0_ITLB TOTAL     ACCESS:      16540  HIT:      16540  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16540  HIT:      16540  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6969  HIT:       6969  MISS:          0
cpu0_L1I LOAD      ACCESS:       6969  HIT:       6969  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         34  HIT:         32  MISS:          2
cpu0_STLB LOAD      ACCESS:         27  HIT:         25  MISS:          2
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.5 cycles
cpu0_L1D TOTAL     ACCESS:      62138  HIT:      62133  MISS:          5
cpu0_L1D LOAD      ACCESS:      21425  HIT:      21420  MISS:          5
cpu0_L1D RFO       ACCESS:      40711  HIT:      40711  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          2  HIT:          2  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 158.2 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          1  MISS:          4
cpu0_L2C LOAD      ACCESS:          5  HIT:          1  MISS:          4
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.5 cycles
LLC TOTAL     ACCESS:          4  HIT:          0  MISS:          4
LLC LOAD      ACCESS:          4  HIT:          0  MISS:          4
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 568.75 cycles

CPU 1 cumulative IPC: 1.59016 instructions: 1431148 cycles: 900000
cpu1_DTLB TOTAL     ACCESS:      32629  HIT:      32611  MISS:         18
cpu1_DTLB LOAD      ACCESS:      17229  HIT:      17215  MISS:         14
cpu1_DTLB RFO       ACCESS:      15400  HIT:      15396  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 20.0556 cycles
cpu1_ITLB TOTAL     ACCESS:      15704  HIT:      15704  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15704  HIT:      15704  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6618  HIT:       6618  MISS:          0
cpu1_L1I LOAD      ACCESS:       6618  HIT:       6618  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         18  HIT:         17  MISS:          1
cpu1_STLB LOAD      ACCESS:         14  HIT:         13  MISS:          1
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207 cycles
cpu1_L1D TOTAL     ACCESS:      62167  HIT:      62165  MISS:          2
cpu1_L1D LOAD      ACCESS:      21230  HIT:      21228  MISS:          2
cpu1_L1D RFO       ACCESS:      40936  HIT:      40936  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 194 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          0  MISS:          2
cpu1_L2C LOAD      ACCESS:          2  HIT:          0  MISS:          2
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          2  HIT:          0  MISS:          2
LLC LOAD      ACCESS:          2  HIT:          0  MISS:          2
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1137.5 cycles

CPU 2 cumulative IPC: 1.62484 instructions: 1462359 cycles: 900000
cpu2_DTLB TOTAL     ACCESS:      33791  HIT:      33760  MISS:         31
cpu2_DTLB LOAD      ACCESS:      17918  HIT:      17894  MISS:         24
cpu2_DTLB RFO       ACCESS:      15873  HIT:      15866  MISS:          7
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 22.2581 cycles
cpu2_ITLB TOTAL     ACCESS:      15883  HIT:      15883  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15883  HIT:      15883  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       7056  HIT:       7056  MISS:          0
cpu2_L1I LOAD      ACCESS:       7056  HIT:       7056  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         31  HIT:         29  MISS:          2
cpu2_STLB LOAD      ACCESS:         24  HIT:         22  MISS:          2
cpu2_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 207 cycles
cpu2_L1D TOTAL     ACCESS:      62562  HIT:      62557  MISS:          5
cpu2_L1D LOAD      ACCESS:      21473  HIT:      21468  MISS:          5
cpu2_L1D RFO       ACCESS:      41087  HIT:      41087  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          2  HIT:          2  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 157.6 cycles
cpu2_L2C TOTAL     ACCESS:          5  HIT:          1  MISS:          4
cpu2_L2C LOAD      ACCESS:          5  HIT:          1  MISS:          4
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 183.25 cycles
LLC TOTAL     ACCESS:          4  HIT:          0  MISS:          4
LLC LOAD      ACCESS:          4  HIT:          0  MISS:          4
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 568.75 cycles

CPU 3 cumulative IPC: 1.61872 instructions: 1456844 cycles: 900000
cpu3_DTLB TOTAL     ACCESS:      34503  HIT:      34472  MISS:         31
cpu3_DTLB LOAD      ACCESS:      18324  HIT:      18300  MISS:         24
cpu3_DTLB RFO       ACCESS:      16179  HIT:      16172  MISS:          7
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 22.4194 cycles
cpu3_ITLB TOTAL     ACCESS:      15962  HIT:      15962  MISS:          0
cpu3_ITLB LOAD      ACCESS:      15962  HIT:      15962  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6859  HIT:       6859  MISS:          0
cpu3_L1I LOAD      ACCESS:       6859  HIT:       6859  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         31  HIT:         29  MISS:          2
cpu3_STLB LOAD      ACCESS:         24  HIT:         22  MISS:          2
cpu3_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 208 cycles
cpu3_L1D TOTAL     ACCESS:      62574  HIT:      62569  MISS:          5
cpu3_L1D LOAD      ACCESS:      21484  HIT:      21479  MISS:          5
cpu3_L1D RFO       ACCESS:      41088  HIT:      41088  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          2  HIT:          2  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 158 cycles
cpu3_L2C TOTAL     ACCESS:          5  HIT:          1  MISS:          4
cpu3_L2C LOAD      ACCESS:          5  HIT:          1  MISS:          4
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 183.5 cycles
LLC TOTAL     ACCESS:          4  HIT:          0  MISS:          4
LLC LOAD      ACCESS:          4  HIT:          0  MISS:          4
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 568.75 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:         14
 DBUS AVG_CONGESTED_CYCLE:    3.89154
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9629% MPKI: 0.370706 Average ROB Occupancy at Mispredict: 189.41
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.370763
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0405% MPKI: 0.361183 Average ROB Occupancy at Mispredict: 193.074
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.361248
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.9943% MPKI: 0.367868 Average ROB Occupancy at Mispredict: 191.087
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.367899
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.0028% MPKI: 0.367231 Average ROB Occupancy at Mispredict: 190.931
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.367232
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 26 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.6659 instructions: 1665898 cycles: 1000000
cpu0_DTLB TOTAL     ACCESS:      35098  HIT:      35089  MISS:          9
cpu0_DTLB LOAD      ACCESS:      18565  HIT:      18556  MISS:          9
cpu0_DTLB RFO       ACCESS:      16533  HIT:      16533  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17544  HIT:      17544  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17544  HIT:      17544  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6222  HIT:       6222  MISS:          0
cpu0_L1I LOAD      ACCESS:       6222  HIT:       6222  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63950  HIT:      63944  MISS:          6
cpu0_L1D LOAD      ACCESS:      21776  HIT:      21770  MISS:          6
cpu0_L1D RFO       ACCESS:      42174  HIT:      42174  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          5  MISS:          1
cpu0_L2C LOAD      ACCESS:          6  HIT:          5  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62085 instructions: 1620854 cycles: 1000000
cpu1_DTLB TOTAL     ACCESS:      32240  HIT:      32216  MISS:         24
cpu1_DTLB LOAD      ACCESS:      17100  HIT:      17079  MISS:         21
cpu1_DTLB RFO       ACCESS:      15140  HIT:      15137  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16263  HIT:      16263  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16263  HIT:      16263  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5697  HIT:       5697  MISS:          0
cpu1_L1I LOAD      ACCESS:       5697  HIT:       5697  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         24  HIT:         23  MISS:          1
cpu1_STLB LOAD      ACCESS:         21  HIT:         20  MISS:          1
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61043  HIT:      61034  MISS:          9
cpu1_L1D LOAD      ACCESS:      20991  HIT:      20982  MISS:          9
cpu1_L1D RFO       ACCESS:      40051  HIT:      40051  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu1_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.66011 instructions: 1660113 cycles: 1000000
cpu2_DTLB TOTAL     ACCESS:      34218  HIT:      34206  MISS:         12
cpu2_DTLB LOAD      ACCESS:      18127  HIT:      18115  MISS:         12
cpu2_DTLB RFO       ACCESS:      16091  HIT:      16091  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16810  HIT:      16810  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16810  HIT:      16810  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6358  HIT:       6358  MISS:          0
cpu2_L1I LOAD      ACCESS:       6358  HIT:       6358  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu2_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      63625  HIT:      63619  MISS:          6
cpu2_L1D LOAD      ACCESS:      21703  HIT:      21697  MISS:          6
cpu2_L1D RFO       ACCESS:      41922  HIT:      41922  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          6  HIT:          5  MISS:          1
cpu2_L2C LOAD      ACCESS:          6  HIT:          5  MISS:          1
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.65544 instructions: 1655437 cycles: 1000000
cpu3_DTLB TOTAL     ACCESS:      35083  HIT:      35072  MISS:         11
cpu3_DTLB LOAD      ACCESS:      18571  HIT:      18560  MISS:         11
cpu3_DTLB RFO       ACCESS:      16512  HIT:      16512  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      17040  HIT:      17040  MISS:          0
cpu3_ITLB LOAD      ACCESS:      17040  HIT:      17040  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5816  HIT:       5816  MISS:          0
cpu3_L1I LOAD      ACCESS:       5816  HIT:       5816  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu3_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      63866  HIT:      63860  MISS:          6
cpu3_L1D LOAD      ACCESS:      21764  HIT:      21758  MISS:          6
cpu3_L1D RFO       ACCESS:      42102  HIT:      42102  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          6  HIT:          5  MISS:          1
cpu3_L2C LOAD      ACCESS:          6  HIT:          5  MISS:          1
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.6659 instructions: 1665898 cycles: 1000000
cpu0_DTLB TOTAL     ACCESS:      35098  HIT:      35089  MISS:          9
cpu0_DTLB LOAD      ACCESS:      18565  HIT:      18556  MISS:          9
cpu0_DTLB RFO       ACCESS:      16533  HIT:      16533  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.55556 cycles
cpu0_ITLB TOTAL     ACCESS:      17544  HIT:      17544  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17544  HIT:      17544  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6222  HIT:       6222  MISS:          0
cpu0_L1I LOAD      ACCESS:       6222  HIT:       6222  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63950  HIT:      63944  MISS:          6
cpu0_L1D LOAD      ACCESS:      21776  HIT:      21770  MISS:          6
cpu0_L1D RFO       ACCESS:      42174  HIT:      42174  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 41.6667 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          5  MISS:          1
cpu0_L2C LOAD      ACCESS:          6  HIT:          5  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 184 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 972 cycles

CPU 1 cumulative IPC: 1.62085 instructions: 1620854 cycles: 1000000
cpu1_DTLB TOTAL     ACCESS:      32240  HIT:      32216  MISS:         24
cpu1_DTLB LOAD      ACCESS:      17100  HIT:      17079  MISS:         21
cpu1_DTLB RFO       ACCESS:      15140  HIT:      15137  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 17.2083 cycles
cpu1_ITLB TOTAL     ACCESS:      16263  HIT:      16263  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16263  HIT:      16263  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5697  HIT:       5697  MISS:          0
cpu1_L1I LOAD      ACCESS:       5697  HIT:       5697  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         24  HIT:         23  MISS:          1
cpu1_STLB LOAD      ACCESS:         21  HIT:         20  MISS:          1
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208 cycles
cpu1_L1D TOTAL     ACCESS:      61043  HIT:      61034  MISS:          9
cpu1_L1D LOAD      ACCESS:      20991  HIT:      20982  MISS:          9
cpu1_L1D RFO       ACCESS:      40051  HIT:      40051  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 71.8889 cycles
cpu1_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu1_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 324 cycles

CPU 2 cumulative IPC: 1.66011 instructions: 1660113 cycles: 1000000
cpu2_DTLB TOTAL     ACCESS:      34218  HIT:      34206  MISS:         12
cpu2_DTLB LOAD      ACCESS:      18127  HIT:      18115  MISS:         12
cpu2_DTLB RFO       ACCESS:      16091  HIT:      16091  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu2_ITLB TOTAL     ACCESS:      16810  HIT:      16810  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16810  HIT:      16810  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6358  HIT:       6358  MISS:          0
cpu2_L1I LOAD      ACCESS:       6358  HIT:       6358  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu2_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      63625  HIT:      63619  MISS:          6
cpu2_L1D LOAD      ACCESS:      21703  HIT:      21697  MISS:          6
cpu2_L1D RFO       ACCESS:      41922  HIT:      41922  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 41.5 cycles
cpu2_L2C TOTAL     ACCESS:          6  HIT:          5  MISS:          1
cpu2_L2C LOAD      ACCESS:          6  HIT:          5  MISS:          1
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 972 cycles

CPU 3 cumulative IPC: 1.65544 instructions: 1655437 cycles: 1000000
cpu3_DTLB TOTAL     ACCESS:      35083  HIT:      35072  MISS:         11
cpu3_DTLB LOAD      ACCESS:      18571  HIT:      18560  MISS:         11
cpu3_DTLB RFO       ACCESS:      16512  HIT:      16512  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      17040  HIT:      17040  MISS:          0
cpu3_ITLB LOAD      ACCESS:      17040  HIT:      17040  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       5816  HIT:       5816  MISS:          0
cpu3_L1I LOAD      ACCESS:       5816  HIT:       5816  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu3_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      63866  HIT:      63860  MISS:          6
cpu3_L1D LOAD      ACCESS:      21764  HIT:      21758  MISS:          6
cpu3_L1D RFO       ACCESS:      42102  HIT:      42102  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 41.8333 cycles
cpu3_L2C TOTAL     ACCESS:          6  HIT:          5  MISS:          1
cpu3_L2C LOAD      ACCESS:          6  HIT:          5  MISS:          1
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 184 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 972 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          6
 DBUS AVG_CONGESTED_CYCLE:    3.89154
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0351% MPKI: 0.320505 Average ROB Occupancy at Mispredict: 204.835
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.320548
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9679% MPKI: 0.328786 Average ROB Occupancy at Mispredict: 201.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.328839
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.0308% MPKI: 0.322243 Average ROB Occupancy at Mispredict: 204.379
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.322267
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.0319% MPKI: 0.323177 Average ROB Occupancy at Mispredict: 205.254
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.323178
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 29 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.69494 instructions: 1864430 cycles: 1100000
cpu0_DTLB TOTAL     ACCESS:      35070  HIT:      35059  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18542  HIT:      18531  MISS:         11
cpu0_DTLB RFO       ACCESS:      16528  HIT:      16528  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16983  HIT:      16983  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16983  HIT:      16983  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6852  HIT:       6852  MISS:          0
cpu0_L1I LOAD      ACCESS:       6852  HIT:       6852  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63810  HIT:      63808  MISS:          2
cpu0_L1D LOAD      ACCESS:      21811  HIT:      21809  MISS:          2
cpu0_L1D RFO       ACCESS:      41999  HIT:      41999  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.64987 instructions: 1814853 cycles: 1100000
cpu1_DTLB TOTAL     ACCESS:      32777  HIT:      32772  MISS:          5
cpu1_DTLB LOAD      ACCESS:      17237  HIT:      17232  MISS:          5
cpu1_DTLB RFO       ACCESS:      15540  HIT:      15540  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16140  HIT:      16140  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16140  HIT:      16140  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6299  HIT:       6299  MISS:          0
cpu1_L1I LOAD      ACCESS:       6299  HIT:       6299  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62541  HIT:      62541  MISS:          0
cpu1_L1D LOAD      ACCESS:      21301  HIT:      21301  MISS:          0
cpu1_L1D RFO       ACCESS:      41240  HIT:      41240  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.69001 instructions: 1859007 cycles: 1100000
cpu2_DTLB TOTAL     ACCESS:      34356  HIT:      34345  MISS:         11
cpu2_DTLB LOAD      ACCESS:      18186  HIT:      18175  MISS:         11
cpu2_DTLB RFO       ACCESS:      16170  HIT:      16170  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16451  HIT:      16451  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16451  HIT:      16451  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6782  HIT:       6782  MISS:          0
cpu2_L1I LOAD      ACCESS:       6782  HIT:       6782  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu2_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      63896  HIT:      63894  MISS:          2
cpu2_L1D LOAD      ACCESS:      21810  HIT:      21808  MISS:          2
cpu2_L1D RFO       ACCESS:      42086  HIT:      42086  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu2_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.68494 instructions: 1853437 cycles: 1100000
cpu3_DTLB TOTAL     ACCESS:      34973  HIT:      34964  MISS:          9
cpu3_DTLB LOAD      ACCESS:      18505  HIT:      18496  MISS:          9
cpu3_DTLB RFO       ACCESS:      16468  HIT:      16468  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16447  HIT:      16447  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16447  HIT:      16447  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6492  HIT:       6492  MISS:          0
cpu3_L1I LOAD      ACCESS:       6492  HIT:       6492  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu3_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      63682  HIT:      63681  MISS:          1
cpu3_L1D LOAD      ACCESS:      21786  HIT:      21785  MISS:          1
cpu3_L1D RFO       ACCESS:      41896  HIT:      41896  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          1  HIT:          0  MISS:          1
cpu3_L2C LOAD      ACCESS:          1  HIT:          0  MISS:          1
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.69494 instructions: 1864430 cycles: 1100000
cpu0_DTLB TOTAL     ACCESS:      35070  HIT:      35059  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18542  HIT:      18531  MISS:         11
cpu0_DTLB RFO       ACCESS:      16528  HIT:      16528  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.72727 cycles
cpu0_ITLB TOTAL     ACCESS:      16983  HIT:      16983  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16983  HIT:      16983  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6852  HIT:       6852  MISS:          0
cpu0_L1I LOAD      ACCESS:       6852  HIT:       6852  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63810  HIT:      63808  MISS:          2
cpu0_L1D LOAD      ACCESS:      21811  HIT:      21809  MISS:          2
cpu0_L1D RFO       ACCESS:      41999  HIT:      41999  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 103 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 486 cycles

CPU 1 cumulative IPC: 1.64987 instructions: 1814853 cycles: 1100000
cpu1_DTLB TOTAL     ACCESS:      32777  HIT:      32772  MISS:          5
cpu1_DTLB LOAD      ACCESS:      17237  HIT:      17232  MISS:          5
cpu1_DTLB RFO       ACCESS:      15540  HIT:      15540  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.8 cycles
cpu1_ITLB TOTAL     ACCESS:      16140  HIT:      16140  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16140  HIT:      16140  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6299  HIT:       6299  MISS:          0
cpu1_L1I LOAD      ACCESS:       6299  HIT:       6299  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62541  HIT:      62541  MISS:          0
cpu1_L1D LOAD      ACCESS:      21301  HIT:      21301  MISS:          0
cpu1_L1D RFO       ACCESS:      41240  HIT:      41240  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.69001 instructions: 1859007 cycles: 1100000
cpu2_DTLB TOTAL     ACCESS:      34356  HIT:      34345  MISS:         11
cpu2_DTLB LOAD      ACCESS:      18186  HIT:      18175  MISS:         11
cpu2_DTLB RFO       ACCESS:      16170  HIT:      16170  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.81818 cycles
cpu2_ITLB TOTAL     ACCESS:      16451  HIT:      16451  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16451  HIT:      16451  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6782  HIT:       6782  MISS:          0
cpu2_L1I LOAD      ACCESS:       6782  HIT:       6782  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu2_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      63896  HIT:      63894  MISS:          2
cpu2_L1D LOAD      ACCESS:      21810  HIT:      21808  MISS:          2
cpu2_L1D RFO       ACCESS:      42086  HIT:      42086  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 103 cycles
cpu2_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu2_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 486 cycles

CPU 3 cumulative IPC: 1.68494 instructions: 1853437 cycles: 1100000
cpu3_DTLB TOTAL     ACCESS:      34973  HIT:      34964  MISS:          9
cpu3_DTLB LOAD      ACCESS:      18505  HIT:      18496  MISS:          9
cpu3_DTLB RFO       ACCESS:      16468  HIT:      16468  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16447  HIT:      16447  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16447  HIT:      16447  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6492  HIT:       6492  MISS:          0
cpu3_L1I LOAD      ACCESS:       6492  HIT:       6492  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu3_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      63682  HIT:      63681  MISS:          1
cpu3_L1D LOAD      ACCESS:      21786  HIT:      21785  MISS:          1
cpu3_L1D RFO       ACCESS:      41896  HIT:      41896  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 195 cycles
cpu3_L2C TOTAL     ACCESS:          1  HIT:          0  MISS:          1
cpu3_L2C LOAD      ACCESS:          1  HIT:          0  MISS:          1
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 184 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 486 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          3
 DBUS AVG_CONGESTED_CYCLE:    3.89154
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1703% MPKI: 0.268146 Average ROB Occupancy at Mispredict: 206.912
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.268178
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1437% MPKI: 0.27216 Average ROB Occupancy at Mispredict: 206.123
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.272198
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.1521% MPKI: 0.271632 Average ROB Occupancy at Mispredict: 206.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.27165
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.15% MPKI: 0.272466 Average ROB Occupancy at Mispredict: 205.267
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.272467
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 32 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.71657 instructions: 2059879 cycles: 1200000
cpu0_DTLB TOTAL     ACCESS:      34723  HIT:      34709  MISS:         14
cpu0_DTLB LOAD      ACCESS:      18492  HIT:      18478  MISS:         14
cpu0_DTLB RFO       ACCESS:      16231  HIT:      16231  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16879  HIT:      16879  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16879  HIT:      16879  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6723  HIT:       6723  MISS:          0
cpu0_L1I LOAD      ACCESS:       6723  HIT:       6723  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         14  HIT:         13  MISS:          1
cpu0_STLB LOAD      ACCESS:         14  HIT:         13  MISS:          1
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62881  HIT:      62874  MISS:          7
cpu0_L1D LOAD      ACCESS:      21626  HIT:      21619  MISS:          7
cpu0_L1D RFO       ACCESS:      41254  HIT:      41254  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          8  HIT:          7  MISS:          1
cpu0_L2C LOAD      ACCESS:          7  HIT:          6  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.67252 instructions: 2007018 cycles: 1200000
cpu1_DTLB TOTAL     ACCESS:      32583  HIT:      32571  MISS:         12
cpu1_DTLB LOAD      ACCESS:      17248  HIT:      17236  MISS:         12
cpu1_DTLB RFO       ACCESS:      15335  HIT:      15335  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15852  HIT:      15852  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15852  HIT:      15852  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6484  HIT:       6484  MISS:          0
cpu1_L1I LOAD      ACCESS:       6484  HIT:       6484  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61702  HIT:      61696  MISS:          6
cpu1_L1D LOAD      ACCESS:      21169  HIT:      21163  MISS:          6
cpu1_L1D RFO       ACCESS:      40533  HIT:      40533  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          7  HIT:          6  MISS:          1
cpu1_L2C LOAD      ACCESS:          6  HIT:          5  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.71427 instructions: 2057129 cycles: 1200000
cpu2_DTLB TOTAL     ACCESS:      34242  HIT:      34232  MISS:         10
cpu2_DTLB LOAD      ACCESS:      18178  HIT:      18168  MISS:         10
cpu2_DTLB RFO       ACCESS:      16064  HIT:      16064  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16468  HIT:      16468  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16468  HIT:      16468  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6692  HIT:       6692  MISS:          0
cpu2_L1I LOAD      ACCESS:       6692  HIT:       6692  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu2_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      63619  HIT:      63613  MISS:          6
cpu2_L1D LOAD      ACCESS:      21770  HIT:      21764  MISS:          6
cpu2_L1D RFO       ACCESS:      41849  HIT:      41849  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.70903 instructions: 2050831 cycles: 1200000
cpu3_DTLB TOTAL     ACCESS:      35003  HIT:      34990  MISS:         13
cpu3_DTLB LOAD      ACCESS:      18601  HIT:      18588  MISS:         13
cpu3_DTLB RFO       ACCESS:      16402  HIT:      16402  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16534  HIT:      16534  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16534  HIT:      16534  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6434  HIT:       6434  MISS:          0
cpu3_L1I LOAD      ACCESS:       6434  HIT:       6434  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu3_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      63512  HIT:      63506  MISS:          6
cpu3_L1D LOAD      ACCESS:      21774  HIT:      21768  MISS:          6
cpu3_L1D RFO       ACCESS:      41738  HIT:      41738  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu3_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.71657 instructions: 2059879 cycles: 1200000
cpu0_DTLB TOTAL     ACCESS:      34723  HIT:      34709  MISS:         14
cpu0_DTLB LOAD      ACCESS:      18492  HIT:      18478  MISS:         14
cpu0_DTLB RFO       ACCESS:      16231  HIT:      16231  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 23.6429 cycles
cpu0_ITLB TOTAL     ACCESS:      16879  HIT:      16879  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16879  HIT:      16879  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6723  HIT:       6723  MISS:          0
cpu0_L1I LOAD      ACCESS:       6723  HIT:       6723  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         14  HIT:         13  MISS:          1
cpu0_STLB LOAD      ACCESS:         14  HIT:         13  MISS:          1
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208 cycles
cpu0_L1D TOTAL     ACCESS:      62881  HIT:      62874  MISS:          7
cpu0_L1D LOAD      ACCESS:      21626  HIT:      21619  MISS:          7
cpu0_L1D RFO       ACCESS:      41254  HIT:      41254  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 37.2857 cycles
cpu0_L2C TOTAL     ACCESS:          8  HIT:          7  MISS:          1
cpu0_L2C LOAD      ACCESS:          7  HIT:          6  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 325 cycles

CPU 1 cumulative IPC: 1.67252 instructions: 2007018 cycles: 1200000
cpu1_DTLB TOTAL     ACCESS:      32583  HIT:      32571  MISS:         12
cpu1_DTLB LOAD      ACCESS:      17248  HIT:      17236  MISS:         12
cpu1_DTLB RFO       ACCESS:      15335  HIT:      15335  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9.08333 cycles
cpu1_ITLB TOTAL     ACCESS:      15852  HIT:      15852  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15852  HIT:      15852  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6484  HIT:       6484  MISS:          0
cpu1_L1I LOAD      ACCESS:       6484  HIT:       6484  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61702  HIT:      61696  MISS:          6
cpu1_L1D LOAD      ACCESS:      21169  HIT:      21163  MISS:          6
cpu1_L1D RFO       ACCESS:      40533  HIT:      40533  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 41.8333 cycles
cpu1_L2C TOTAL     ACCESS:          7  HIT:          6  MISS:          1
cpu1_L2C LOAD      ACCESS:          6  HIT:          5  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 184 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 325 cycles

CPU 2 cumulative IPC: 1.71427 instructions: 2057129 cycles: 1200000
cpu2_DTLB TOTAL     ACCESS:      34242  HIT:      34232  MISS:         10
cpu2_DTLB LOAD      ACCESS:      18178  HIT:      18168  MISS:         10
cpu2_DTLB RFO       ACCESS:      16064  HIT:      16064  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.7 cycles
cpu2_ITLB TOTAL     ACCESS:      16468  HIT:      16468  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16468  HIT:      16468  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6692  HIT:       6692  MISS:          0
cpu2_L1I LOAD      ACCESS:       6692  HIT:       6692  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu2_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      63619  HIT:      63613  MISS:          6
cpu2_L1D LOAD      ACCESS:      21770  HIT:      21764  MISS:          6
cpu2_L1D RFO       ACCESS:      41849  HIT:      41849  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11.1667 cycles
cpu2_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.70903 instructions: 2050831 cycles: 1200000
cpu3_DTLB TOTAL     ACCESS:      35003  HIT:      34990  MISS:         13
cpu3_DTLB LOAD      ACCESS:      18601  HIT:      18588  MISS:         13
cpu3_DTLB RFO       ACCESS:      16402  HIT:      16402  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16534  HIT:      16534  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16534  HIT:      16534  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6434  HIT:       6434  MISS:          0
cpu3_L1I LOAD      ACCESS:       6434  HIT:       6434  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu3_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      63512  HIT:      63506  MISS:          6
cpu3_L1D LOAD      ACCESS:      21774  HIT:      21768  MISS:          6
cpu3_L1D RFO       ACCESS:      41738  HIT:      41738  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu3_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          2
 DBUS AVG_CONGESTED_CYCLE:    3.89154
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1127% MPKI: 0.24756 Average ROB Occupancy at Mispredict: 203.845
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.247587
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1472% MPKI: 0.24461 Average ROB Occupancy at Mispredict: 204.898
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.244642
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.138% MPKI: 0.246931 Average ROB Occupancy at Mispredict: 207.346
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.246946
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.1244% MPKI: 0.248679 Average ROB Occupancy at Mispredict: 204.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.24868
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 35 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.6809 instructions: 2185164 cycles: 1300000
cpu0_DTLB TOTAL     ACCESS:      23768  HIT:      23586  MISS:        182
cpu0_DTLB LOAD      ACCESS:      17205  HIT:      17032  MISS:        173
cpu0_DTLB RFO       ACCESS:       6563  HIT:       6554  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8091  HIT:       8086  MISS:          5
cpu0_ITLB LOAD      ACCESS:       8091  HIT:       8086  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5526  HIT:       5464  MISS:         62
cpu0_L1I LOAD      ACCESS:       5526  HIT:       5464  MISS:         62
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        187  HIT:        175  MISS:         12
cpu0_STLB LOAD      ACCESS:        178  HIT:        168  MISS:         10
cpu0_STLB RFO       ACCESS:          9  HIT:          7  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      28938  HIT:      28845  MISS:         93
cpu0_L1D LOAD      ACCESS:      13730  HIT:      13645  MISS:         85
cpu0_L1D RFO       ACCESS:      15196  HIT:      15188  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        160  HIT:         49  MISS:        111
cpu0_L2C LOAD      ACCESS:        147  HIT:         44  MISS:        103
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
LLC TOTAL     ACCESS:        111  HIT:          0  MISS:        111
LLC LOAD      ACCESS:        103  HIT:          0  MISS:        103
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.64911 instructions: 2143846 cycles: 1300000
cpu1_DTLB TOTAL     ACCESS:      24165  HIT:      24016  MISS:        149
cpu1_DTLB LOAD      ACCESS:      14924  HIT:      14782  MISS:        142
cpu1_DTLB RFO       ACCESS:       9241  HIT:       9234  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10233  HIT:      10228  MISS:          5
cpu1_ITLB LOAD      ACCESS:      10233  HIT:      10228  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5163  HIT:       5105  MISS:         58
cpu1_L1I LOAD      ACCESS:       5163  HIT:       5105  MISS:         58
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        154  HIT:        141  MISS:         13
cpu1_STLB LOAD      ACCESS:        147  HIT:        136  MISS:         11
cpu1_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      38871  HIT:      38783  MISS:         88
cpu1_L1D LOAD      ACCESS:      15285  HIT:      15205  MISS:         80
cpu1_L1D RFO       ACCESS:      23573  HIT:      23565  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        150  HIT:         41  MISS:        109
cpu1_L2C LOAD      ACCESS:        138  HIT:         37  MISS:        101
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
LLC TOTAL     ACCESS:        109  HIT:          0  MISS:        109
LLC LOAD      ACCESS:        101  HIT:          0  MISS:        101
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.67765 instructions: 2180947 cycles: 1300000
cpu2_DTLB TOTAL     ACCESS:      22981  HIT:      22800  MISS:        181
cpu2_DTLB LOAD      ACCESS:      16504  HIT:      16330  MISS:        174
cpu2_DTLB RFO       ACCESS:       6477  HIT:       6470  MISS:          7
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:       7790  HIT:       7785  MISS:          5
cpu2_ITLB LOAD      ACCESS:       7790  HIT:       7785  MISS:          5
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       5404  HIT:       5342  MISS:         62
cpu2_L1I LOAD      ACCESS:       5404  HIT:       5342  MISS:         62
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        186  HIT:        173  MISS:         13
cpu2_STLB LOAD      ACCESS:        179  HIT:        168  MISS:         11
cpu2_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      28943  HIT:      28849  MISS:         94
cpu2_L1D LOAD      ACCESS:      13516  HIT:      13430  MISS:         86
cpu2_L1D RFO       ACCESS:      15414  HIT:      15406  MISS:          8
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:        161  HIT:         49  MISS:        112
cpu2_L2C LOAD      ACCESS:        148  HIT:         44  MISS:        104
cpu2_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
LLC TOTAL     ACCESS:        112  HIT:          0  MISS:        112
LLC LOAD      ACCESS:        104  HIT:          0  MISS:        104
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.67329 instructions: 2175281 cycles: 1300000
cpu3_DTLB TOTAL     ACCESS:      23794  HIT:      23614  MISS:        180
cpu3_DTLB LOAD      ACCESS:      16669  HIT:      16496  MISS:        173
cpu3_DTLB RFO       ACCESS:       7125  HIT:       7118  MISS:          7
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:       8175  HIT:       8170  MISS:          5
cpu3_ITLB LOAD      ACCESS:       8175  HIT:       8170  MISS:          5
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5451  HIT:       5389  MISS:         62
cpu3_L1I LOAD      ACCESS:       5451  HIT:       5389  MISS:         62
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        185  HIT:        172  MISS:         13
cpu3_STLB LOAD      ACCESS:        178  HIT:        167  MISS:         11
cpu3_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      30455  HIT:      30361  MISS:         94
cpu3_L1D LOAD      ACCESS:      13847  HIT:      13761  MISS:         86
cpu3_L1D RFO       ACCESS:      16595  HIT:      16587  MISS:          8
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:        160  HIT:         48  MISS:        112
cpu3_L2C LOAD      ACCESS:        148  HIT:         44  MISS:        104
cpu3_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
LLC TOTAL     ACCESS:        112  HIT:          0  MISS:        112
LLC LOAD      ACCESS:        104  HIT:          0  MISS:        104
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.6809 instructions: 2185164 cycles: 1300000
cpu0_DTLB TOTAL     ACCESS:      23768  HIT:      23586  MISS:        182
cpu0_DTLB LOAD      ACCESS:      17205  HIT:      17032  MISS:        173
cpu0_DTLB RFO       ACCESS:       6563  HIT:       6554  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 22.3462 cycles
cpu0_ITLB TOTAL     ACCESS:       8091  HIT:       8086  MISS:          5
cpu0_ITLB LOAD      ACCESS:       8091  HIT:       8086  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_L1I TOTAL     ACCESS:       5526  HIT:       5464  MISS:         62
cpu0_L1I LOAD      ACCESS:       5526  HIT:       5464  MISS:         62
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 132.29 cycles
cpu0_STLB TOTAL     ACCESS:        187  HIT:        175  MISS:         12
cpu0_STLB LOAD      ACCESS:        178  HIT:        168  MISS:         10
cpu0_STLB RFO       ACCESS:          9  HIT:          7  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.417 cycles
cpu0_L1D TOTAL     ACCESS:      28938  HIT:      28845  MISS:         93
cpu0_L1D LOAD      ACCESS:      13730  HIT:      13645  MISS:         85
cpu0_L1D RFO       ACCESS:      15196  HIT:      15188  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         12  HIT:         12  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 155.312 cycles
cpu0_L2C TOTAL     ACCESS:        160  HIT:         49  MISS:        111
cpu0_L2C LOAD      ACCESS:        147  HIT:         44  MISS:        103
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 188.694 cycles
LLC TOTAL     ACCESS:        111  HIT:          0  MISS:        111
LLC LOAD      ACCESS:        103  HIT:          0  MISS:        103
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 683.559 cycles

CPU 1 cumulative IPC: 1.64911 instructions: 2143846 cycles: 1300000
cpu1_DTLB TOTAL     ACCESS:      24165  HIT:      24016  MISS:        149
cpu1_DTLB LOAD      ACCESS:      14924  HIT:      14782  MISS:        142
cpu1_DTLB RFO       ACCESS:       9241  HIT:       9234  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 26.953 cycles
cpu1_ITLB TOTAL     ACCESS:      10233  HIT:      10228  MISS:          5
cpu1_ITLB LOAD      ACCESS:      10233  HIT:      10228  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.8 cycles
cpu1_L1I TOTAL     ACCESS:       5163  HIT:       5105  MISS:         58
cpu1_L1I LOAD      ACCESS:       5163  HIT:       5105  MISS:         58
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 124.241 cycles
cpu1_STLB TOTAL     ACCESS:        154  HIT:        141  MISS:         13
cpu1_STLB LOAD      ACCESS:        147  HIT:        136  MISS:         11
cpu1_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208.077 cycles
cpu1_L1D TOTAL     ACCESS:      38871  HIT:      38783  MISS:         88
cpu1_L1D LOAD      ACCESS:      15285  HIT:      15205  MISS:         80
cpu1_L1D RFO       ACCESS:      23573  HIT:      23565  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         13  HIT:         13  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 157.227 cycles
cpu1_L2C TOTAL     ACCESS:        150  HIT:         41  MISS:        109
cpu1_L2C LOAD      ACCESS:        138  HIT:         37  MISS:        101
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 178.193 cycles
LLC TOTAL     ACCESS:        109  HIT:          0  MISS:        109
LLC LOAD      ACCESS:        101  HIT:          0  MISS:        101
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 696.101 cycles

CPU 2 cumulative IPC: 1.67765 instructions: 2180947 cycles: 1300000
cpu2_DTLB TOTAL     ACCESS:      22981  HIT:      22800  MISS:        181
cpu2_DTLB LOAD      ACCESS:      16504  HIT:      16330  MISS:        174
cpu2_DTLB RFO       ACCESS:       6477  HIT:       6470  MISS:          7
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 23.8564 cycles
cpu2_ITLB TOTAL     ACCESS:       7790  HIT:       7785  MISS:          5
cpu2_ITLB LOAD      ACCESS:       7790  HIT:       7785  MISS:          5
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 8.8 cycles
cpu2_L1I TOTAL     ACCESS:       5404  HIT:       5342  MISS:         62
cpu2_L1I LOAD      ACCESS:       5404  HIT:       5342  MISS:         62
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 136.532 cycles
cpu2_STLB TOTAL     ACCESS:        186  HIT:        173  MISS:         13
cpu2_STLB LOAD      ACCESS:        179  HIT:        168  MISS:         11
cpu2_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 208.231 cycles
cpu2_L1D TOTAL     ACCESS:      28943  HIT:      28849  MISS:         94
cpu2_L1D LOAD      ACCESS:      13516  HIT:      13430  MISS:         86
cpu2_L1D RFO       ACCESS:      15414  HIT:      15406  MISS:          8
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:         13  HIT:         13  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 175.266 cycles
cpu2_L2C TOTAL     ACCESS:        161  HIT:         49  MISS:        112
cpu2_L2C LOAD      ACCESS:        148  HIT:         44  MISS:        104
cpu2_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 207.152 cycles
LLC TOTAL     ACCESS:        112  HIT:          0  MISS:        112
LLC LOAD      ACCESS:        104  HIT:          0  MISS:        104
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 677.455 cycles

CPU 3 cumulative IPC: 1.67329 instructions: 2175281 cycles: 1300000
cpu3_DTLB TOTAL     ACCESS:      23794  HIT:      23614  MISS:        180
cpu3_DTLB LOAD      ACCESS:      16669  HIT:      16496  MISS:        173
cpu3_DTLB RFO       ACCESS:       7125  HIT:       7118  MISS:          7
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 24.0889 cycles
cpu3_ITLB TOTAL     ACCESS:       8175  HIT:       8170  MISS:          5
cpu3_ITLB LOAD      ACCESS:       8175  HIT:       8170  MISS:          5
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 8.8 cycles
cpu3_L1I TOTAL     ACCESS:       5451  HIT:       5389  MISS:         62
cpu3_L1I LOAD      ACCESS:       5451  HIT:       5389  MISS:         62
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 132.194 cycles
cpu3_STLB TOTAL     ACCESS:        185  HIT:        172  MISS:         13
cpu3_STLB LOAD      ACCESS:        178  HIT:        167  MISS:         11
cpu3_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 208.077 cycles
cpu3_L1D TOTAL     ACCESS:      30455  HIT:      30361  MISS:         94
cpu3_L1D LOAD      ACCESS:      13847  HIT:      13761  MISS:         86
cpu3_L1D RFO       ACCESS:      16595  HIT:      16587  MISS:          8
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:         13  HIT:         13  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 161.34 cycles
cpu3_L2C TOTAL     ACCESS:        160  HIT:         48  MISS:        112
cpu3_L2C LOAD      ACCESS:        148  HIT:         44  MISS:        104
cpu3_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 193.188 cycles
LLC TOTAL     ACCESS:        112  HIT:          0  MISS:        112
LLC LOAD      ACCESS:        104  HIT:          0  MISS:        104
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 677.455 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         24  ROW_BUFFER_MISS:        421
 DBUS AVG_CONGESTED_CYCLE:    3.88555
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.6524% MPKI: 0.198592 Average ROB Occupancy at Mispredict: 134.986
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00594921
BRANCH_INDIRECT: 0.00183053
BRANCH_CONDITIONAL: 0.185798
BRANCH_DIRECT_CALL: 0.00183053
BRANCH_INDIRECT_CALL: 0.00137289
BRANCH_RETURN: 0.00183053


CPU 1 Branch Prediction Accuracy: 98.1787% MPKI: 0.220605 Average ROB Occupancy at Mispredict: 152.317
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00606387
BRANCH_INDIRECT: 0.00186581
BRANCH_CONDITIONAL: 0.207571
BRANCH_DIRECT_CALL: 0.00186581
BRANCH_INDIRECT_CALL: 0.00139935
BRANCH_RETURN: 0.00186581


CPU 2 Branch Prediction Accuracy: 98.6373% MPKI: 0.196234 Average ROB Occupancy at Mispredict: 137.175
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00596071
BRANCH_INDIRECT: 0.00183407
BRANCH_CONDITIONAL: 0.183407
BRANCH_DIRECT_CALL: 0.00183407
BRANCH_INDIRECT_CALL: 0.00137555
BRANCH_RETURN: 0.00183407


CPU 3 Branch Prediction Accuracy: 98.5368% MPKI: 0.202272 Average ROB Occupancy at Mispredict: 138.652
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00597624
BRANCH_INDIRECT: 0.00183884
BRANCH_CONDITIONAL: 0.189401
BRANCH_DIRECT_CALL: 0.00183884
BRANCH_INDIRECT_CALL: 0.00137913
BRANCH_RETURN: 0.00183884

(Simulation time: 0 hr 0 min 37 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.64264 instructions: 2299691 cycles: 1400000
cpu0_DTLB TOTAL     ACCESS:      19111  HIT:      18794  MISS:        317
cpu0_DTLB LOAD      ACCESS:      15123  HIT:      14819  MISS:        304
cpu0_DTLB RFO       ACCESS:       3988  HIT:       3975  MISS:         13
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      11909  HIT:      11903  MISS:          6
cpu0_ITLB LOAD      ACCESS:      11909  HIT:      11903  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5372  HIT:       5344  MISS:         28
cpu0_L1I LOAD      ACCESS:       5372  HIT:       5344  MISS:         28
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        323  HIT:        309  MISS:         14
cpu0_STLB LOAD      ACCESS:        310  HIT:        297  MISS:         13
cpu0_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      19942  HIT:      19859  MISS:         83
cpu0_L1D LOAD      ACCESS:      12237  HIT:      12162  MISS:         75
cpu0_L1D RFO       ACCESS:       7693  HIT:       7685  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        117  HIT:         36  MISS:         81
cpu0_L2C LOAD      ACCESS:        103  HIT:         30  MISS:         73
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
LLC TOTAL     ACCESS:         81  HIT:          0  MISS:         81
LLC LOAD      ACCESS:         73  HIT:          0  MISS:         73
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.61528 instructions: 2261390 cycles: 1400000
cpu1_DTLB TOTAL     ACCESS:      19617  HIT:      19342  MISS:        275
cpu1_DTLB LOAD      ACCESS:      15864  HIT:      15601  MISS:        263
cpu1_DTLB RFO       ACCESS:       3753  HIT:       3741  MISS:         12
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9526  HIT:       9520  MISS:          6
cpu1_ITLB LOAD      ACCESS:       9526  HIT:       9520  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5654  HIT:       5624  MISS:         30
cpu1_L1I LOAD      ACCESS:       5654  HIT:       5624  MISS:         30
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        281  HIT:        267  MISS:         14
cpu1_STLB LOAD      ACCESS:        269  HIT:        256  MISS:         13
cpu1_STLB RFO       ACCESS:         12  HIT:         11  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      20253  HIT:      20162  MISS:         91
cpu1_L1D LOAD      ACCESS:      12290  HIT:      12207  MISS:         83
cpu1_L1D RFO       ACCESS:       7951  HIT:       7943  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        128  HIT:         44  MISS:         84
cpu1_L2C LOAD      ACCESS:        113  HIT:         37  MISS:         76
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
LLC TOTAL     ACCESS:         84  HIT:          0  MISS:         84
LLC LOAD      ACCESS:         76  HIT:          0  MISS:         76
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.63908 instructions: 2294713 cycles: 1400000
cpu2_DTLB TOTAL     ACCESS:      18681  HIT:      18372  MISS:        309
cpu2_DTLB LOAD      ACCESS:      14810  HIT:      14516  MISS:        294
cpu2_DTLB RFO       ACCESS:       3871  HIT:       3856  MISS:         15
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      11384  HIT:      11378  MISS:          6
cpu2_ITLB LOAD      ACCESS:      11384  HIT:      11378  MISS:          6
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       5433  HIT:       5405  MISS:         28
cpu2_L1I LOAD      ACCESS:       5433  HIT:       5405  MISS:         28
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        315  HIT:        301  MISS:         14
cpu2_STLB LOAD      ACCESS:        300  HIT:        287  MISS:         13
cpu2_STLB RFO       ACCESS:         15  HIT:         14  MISS:          1
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      19903  HIT:      19820  MISS:         83
cpu2_L1D LOAD      ACCESS:      12152  HIT:      12077  MISS:         75
cpu2_L1D RFO       ACCESS:       7738  HIT:       7730  MISS:          8
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:        117  HIT:         36  MISS:         81
cpu2_L2C LOAD      ACCESS:        103  HIT:         30  MISS:         73
cpu2_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
LLC TOTAL     ACCESS:         81  HIT:          0  MISS:         81
LLC LOAD      ACCESS:         73  HIT:          0  MISS:         73
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.63687 instructions: 2291616 cycles: 1400000
cpu3_DTLB TOTAL     ACCESS:      19674  HIT:      19369  MISS:        305
cpu3_DTLB LOAD      ACCESS:      15676  HIT:      15386  MISS:        290
cpu3_DTLB RFO       ACCESS:       3998  HIT:       3983  MISS:         15
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      11163  HIT:      11157  MISS:          6
cpu3_ITLB LOAD      ACCESS:      11163  HIT:      11157  MISS:          6
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5356  HIT:       5328  MISS:         28
cpu3_L1I LOAD      ACCESS:       5356  HIT:       5328  MISS:         28
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        311  HIT:        297  MISS:         14
cpu3_STLB LOAD      ACCESS:        296  HIT:        283  MISS:         13
cpu3_STLB RFO       ACCESS:         15  HIT:         14  MISS:          1
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      20029  HIT:      19945  MISS:         84
cpu3_L1D LOAD      ACCESS:      12287  HIT:      12211  MISS:         76
cpu3_L1D RFO       ACCESS:       7729  HIT:       7721  MISS:          8
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:        119  HIT:         38  MISS:         81
cpu3_L2C LOAD      ACCESS:        104  HIT:         31  MISS:         73
cpu3_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
LLC TOTAL     ACCESS:         81  HIT:          0  MISS:         81
LLC LOAD      ACCESS:         73  HIT:          0  MISS:         73
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.64264 instructions: 2299691 cycles: 1400000
cpu0_DTLB TOTAL     ACCESS:      19111  HIT:      18794  MISS:        317
cpu0_DTLB LOAD      ACCESS:      15123  HIT:      14819  MISS:        304
cpu0_DTLB RFO       ACCESS:       3988  HIT:       3975  MISS:         13
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.5426 cycles
cpu0_ITLB TOTAL     ACCESS:      11909  HIT:      11903  MISS:          6
cpu0_ITLB LOAD      ACCESS:      11909  HIT:      11903  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.3333 cycles
cpu0_L1I TOTAL     ACCESS:       5372  HIT:       5344  MISS:         28
cpu0_L1I LOAD      ACCESS:       5372  HIT:       5344  MISS:         28
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 64.2143 cycles
cpu0_STLB TOTAL     ACCESS:        323  HIT:        309  MISS:         14
cpu0_STLB LOAD      ACCESS:        310  HIT:        297  MISS:         13
cpu0_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 207.857 cycles
cpu0_L1D TOTAL     ACCESS:      19942  HIT:      19859  MISS:         83
cpu0_L1D LOAD      ACCESS:      12237  HIT:      12162  MISS:         75
cpu0_L1D RFO       ACCESS:       7693  HIT:       7685  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         12  HIT:         12  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 194.747 cycles
cpu0_L2C TOTAL     ACCESS:        117  HIT:         36  MISS:         81
cpu0_L2C LOAD      ACCESS:        103  HIT:         30  MISS:         73
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 206.704 cycles
LLC TOTAL     ACCESS:         81  HIT:          0  MISS:         81
LLC LOAD      ACCESS:         73  HIT:          0  MISS:         73
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 730.704 cycles

CPU 1 cumulative IPC: 1.61528 instructions: 2261390 cycles: 1400000
cpu1_DTLB TOTAL     ACCESS:      19617  HIT:      19342  MISS:        275
cpu1_DTLB LOAD      ACCESS:      15864  HIT:      15601  MISS:        263
cpu1_DTLB RFO       ACCESS:       3753  HIT:       3741  MISS:         12
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 17.8618 cycles
cpu1_ITLB TOTAL     ACCESS:       9526  HIT:       9520  MISS:          6
cpu1_ITLB LOAD      ACCESS:       9526  HIT:       9520  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 78 cycles
cpu1_L1I TOTAL     ACCESS:       5654  HIT:       5624  MISS:         30
cpu1_L1I LOAD      ACCESS:       5654  HIT:       5624  MISS:         30
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 74.7 cycles
cpu1_STLB TOTAL     ACCESS:        281  HIT:        267  MISS:         14
cpu1_STLB LOAD      ACCESS:        269  HIT:        256  MISS:         13
cpu1_STLB RFO       ACCESS:         12  HIT:         11  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.929 cycles
cpu1_L1D TOTAL     ACCESS:      20253  HIT:      20162  MISS:         91
cpu1_L1D LOAD      ACCESS:      12290  HIT:      12207  MISS:         83
cpu1_L1D RFO       ACCESS:       7951  HIT:       7943  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         12  HIT:         12  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 158.176 cycles
cpu1_L2C TOTAL     ACCESS:        128  HIT:         44  MISS:         84
cpu1_L2C LOAD      ACCESS:        113  HIT:         37  MISS:         76
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 182.06 cycles
LLC TOTAL     ACCESS:         84  HIT:          0  MISS:         84
LLC LOAD      ACCESS:         76  HIT:          0  MISS:         76
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 704.607 cycles

CPU 2 cumulative IPC: 1.63908 instructions: 2294713 cycles: 1400000
cpu2_DTLB TOTAL     ACCESS:      18681  HIT:      18372  MISS:        309
cpu2_DTLB LOAD      ACCESS:      14810  HIT:      14516  MISS:        294
cpu2_DTLB RFO       ACCESS:       3871  HIT:       3856  MISS:         15
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 16.2751 cycles
cpu2_ITLB TOTAL     ACCESS:      11384  HIT:      11378  MISS:          6
cpu2_ITLB LOAD      ACCESS:      11384  HIT:      11378  MISS:          6
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 78.1667 cycles
cpu2_L1I TOTAL     ACCESS:       5433  HIT:       5405  MISS:         28
cpu2_L1I LOAD      ACCESS:       5433  HIT:       5405  MISS:         28
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 60.5 cycles
cpu2_STLB TOTAL     ACCESS:        315  HIT:        301  MISS:         14
cpu2_STLB LOAD      ACCESS:        300  HIT:        287  MISS:         13
cpu2_STLB RFO       ACCESS:         15  HIT:         14  MISS:          1
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 194.071 cycles
cpu2_L1D TOTAL     ACCESS:      19903  HIT:      19820  MISS:         83
cpu2_L1D LOAD      ACCESS:      12152  HIT:      12077  MISS:         75
cpu2_L1D RFO       ACCESS:       7738  HIT:       7730  MISS:          8
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:         13  HIT:         13  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 197.771 cycles
cpu2_L2C TOTAL     ACCESS:        117  HIT:         36  MISS:         81
cpu2_L2C LOAD      ACCESS:        103  HIT:         30  MISS:         73
cpu2_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 208.444 cycles
LLC TOTAL     ACCESS:         81  HIT:          0  MISS:         81
LLC LOAD      ACCESS:         73  HIT:          0  MISS:         73
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 730.704 cycles

CPU 3 cumulative IPC: 1.63687 instructions: 2291616 cycles: 1400000
cpu3_DTLB TOTAL     ACCESS:      19674  HIT:      19369  MISS:        305
cpu3_DTLB LOAD      ACCESS:      15676  HIT:      15386  MISS:        290
cpu3_DTLB RFO       ACCESS:       3998  HIT:       3983  MISS:         15
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 16.6033 cycles
cpu3_ITLB TOTAL     ACCESS:      11163  HIT:      11157  MISS:          6
cpu3_ITLB LOAD      ACCESS:      11163  HIT:      11157  MISS:          6
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 78 cycles
cpu3_L1I TOTAL     ACCESS:       5356  HIT:       5328  MISS:         28
cpu3_L1I LOAD      ACCESS:       5356  HIT:       5328  MISS:         28
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 59.9286 cycles
cpu3_STLB TOTAL     ACCESS:        311  HIT:        297  MISS:         14
cpu3_STLB LOAD      ACCESS:        296  HIT:        283  MISS:         13
cpu3_STLB RFO       ACCESS:         15  HIT:         14  MISS:          1
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 194.071 cycles
cpu3_L1D TOTAL     ACCESS:      20029  HIT:      19945  MISS:         84
cpu3_L1D LOAD      ACCESS:      12287  HIT:      12211  MISS:         76
cpu3_L1D RFO       ACCESS:       7729  HIT:       7721  MISS:          8
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:         13  HIT:         13  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 198.583 cycles
cpu3_L2C TOTAL     ACCESS:        119  HIT:         38  MISS:         81
cpu3_L2C LOAD      ACCESS:        104  HIT:         31  MISS:         73
cpu3_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 211.259 cycles
LLC TOTAL     ACCESS:         81  HIT:          0  MISS:         81
LLC LOAD      ACCESS:         73  HIT:          0  MISS:         73
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 730.704 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          6  ROW_BUFFER_MISS:        320
 DBUS AVG_CONGESTED_CYCLE:    3.88467
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.1908% MPKI: 0.441321 Average ROB Occupancy at Mispredict: 55.0857
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000434841
BRANCH_INDIRECT: 0.00130452
BRANCH_CONDITIONAL: 0.435711
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00347873
BRANCH_RETURN: 0.000434841


CPU 1 Branch Prediction Accuracy: 98.032% MPKI: 0.328079 Average ROB Occupancy at Mispredict: 70.1941
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000442206
BRANCH_INDIRECT: 0.00132662
BRANCH_CONDITIONAL: 0.322368
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00353765
BRANCH_RETURN: 0.000442206


CPU 2 Branch Prediction Accuracy: 97.2905% MPKI: 0.422688 Average ROB Occupancy at Mispredict: 56.8876
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000435784
BRANCH_INDIRECT: 0.00130735
BRANCH_CONDITIONAL: 0.417046
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00348627
BRANCH_RETURN: 0.000435784


CPU 3 Branch Prediction Accuracy: 97.4591% MPKI: 0.409754 Average ROB Occupancy at Mispredict: 58.0618
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000436373
BRANCH_INDIRECT: 0.00130912
BRANCH_CONDITIONAL: 0.404082
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00349099
BRANCH_RETURN: 0.000436373

(Simulation time: 0 hr 0 min 38 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.61793 instructions: 2426897 cycles: 1500000
cpu0_DTLB TOTAL     ACCESS:      22460  HIT:      22267  MISS:        193
cpu0_DTLB LOAD      ACCESS:      14448  HIT:      14269  MISS:        179
cpu0_DTLB RFO       ACCESS:       8012  HIT:       7998  MISS:         14
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12815  HIT:      12814  MISS:          1
cpu0_ITLB LOAD      ACCESS:      12815  HIT:      12814  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4979  HIT:       4967  MISS:         12
cpu0_L1I LOAD      ACCESS:       4979  HIT:       4967  MISS:         12
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        194  HIT:        176  MISS:         18
cpu0_STLB LOAD      ACCESS:        180  HIT:        164  MISS:         16
cpu0_STLB RFO       ACCESS:         14  HIT:         12  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      33547  HIT:      33429  MISS:        118
cpu0_L1D LOAD      ACCESS:      14541  HIT:      14434  MISS:        107
cpu0_L1D RFO       ACCESS:      18988  HIT:      18977  MISS:         11
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        140  HIT:         45  MISS:         95
cpu0_L2C LOAD      ACCESS:        119  HIT:         32  MISS:         87
cpu0_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.5813 instructions: 2371952 cycles: 1500000
cpu1_DTLB TOTAL     ACCESS:      18141  HIT:      17874  MISS:        267
cpu1_DTLB LOAD      ACCESS:      13685  HIT:      13433  MISS:        252
cpu1_DTLB RFO       ACCESS:       4456  HIT:       4441  MISS:         15
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      11949  HIT:      11948  MISS:          1
cpu1_ITLB LOAD      ACCESS:      11949  HIT:      11948  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4985  HIT:       4974  MISS:         11
cpu1_L1I LOAD      ACCESS:       4985  HIT:       4974  MISS:         11
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        268  HIT:        250  MISS:         18
cpu1_STLB LOAD      ACCESS:        253  HIT:        237  MISS:         16
cpu1_STLB RFO       ACCESS:         15  HIT:         13  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      22394  HIT:      22277  MISS:        117
cpu1_L1D LOAD      ACCESS:      12547  HIT:      12441  MISS:        106
cpu1_L1D RFO       ACCESS:       9829  HIT:       9818  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        139  HIT:         44  MISS:         95
cpu1_L2C LOAD      ACCESS:        117  HIT:         30  MISS:         87
cpu1_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.61232 instructions: 2418481 cycles: 1500000
cpu2_DTLB TOTAL     ACCESS:      21384  HIT:      21179  MISS:        205
cpu2_DTLB LOAD      ACCESS:      14079  HIT:      13888  MISS:        191
cpu2_DTLB RFO       ACCESS:       7305  HIT:       7291  MISS:         14
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      12273  HIT:      12272  MISS:          1
cpu2_ITLB LOAD      ACCESS:      12273  HIT:      12272  MISS:          1
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       4962  HIT:       4950  MISS:         12
cpu2_L1I LOAD      ACCESS:       4962  HIT:       4950  MISS:         12
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        206  HIT:        188  MISS:         18
cpu2_STLB LOAD      ACCESS:        192  HIT:        176  MISS:         16
cpu2_STLB RFO       ACCESS:         14  HIT:         12  MISS:          2
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      31693  HIT:      31576  MISS:        117
cpu2_L1D LOAD      ACCESS:      14147  HIT:      14041  MISS:        106
cpu2_L1D RFO       ACCESS:      17528  HIT:      17517  MISS:         11
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:        140  HIT:         45  MISS:         95
cpu2_L2C LOAD      ACCESS:        118  HIT:         31  MISS:         87
cpu2_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.61055 instructions: 2415823 cycles: 1500000
cpu3_DTLB TOTAL     ACCESS:      21804  HIT:      21594  MISS:        210
cpu3_DTLB LOAD      ACCESS:      14501  HIT:      14305  MISS:        196
cpu3_DTLB RFO       ACCESS:       7303  HIT:       7289  MISS:         14
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      12389  HIT:      12388  MISS:          1
cpu3_ITLB LOAD      ACCESS:      12389  HIT:      12388  MISS:          1
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       4883  HIT:       4871  MISS:         12
cpu3_L1I LOAD      ACCESS:       4883  HIT:       4871  MISS:         12
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        211  HIT:        193  MISS:         18
cpu3_STLB LOAD      ACCESS:        197  HIT:        181  MISS:         16
cpu3_STLB RFO       ACCESS:         14  HIT:         12  MISS:          2
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      31198  HIT:      31081  MISS:        117
cpu3_L1D LOAD      ACCESS:      14112  HIT:      14006  MISS:        106
cpu3_L1D RFO       ACCESS:      17068  HIT:      17057  MISS:         11
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:        139  HIT:         44  MISS:         95
cpu3_L2C LOAD      ACCESS:        117  HIT:         30  MISS:         87
cpu3_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.61793 instructions: 2426897 cycles: 1500000
cpu0_DTLB TOTAL     ACCESS:      22460  HIT:      22267  MISS:        193
cpu0_DTLB LOAD      ACCESS:      14448  HIT:      14269  MISS:        179
cpu0_DTLB RFO       ACCESS:       8012  HIT:       7998  MISS:         14
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 28.1969 cycles
cpu0_ITLB TOTAL     ACCESS:      12815  HIT:      12814  MISS:          1
cpu0_ITLB LOAD      ACCESS:      12815  HIT:      12814  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu0_L1I TOTAL     ACCESS:       4979  HIT:       4967  MISS:         12
cpu0_L1I LOAD      ACCESS:       4979  HIT:       4967  MISS:         12
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10 cycles
cpu0_STLB TOTAL     ACCESS:        194  HIT:        176  MISS:         18
cpu0_STLB LOAD      ACCESS:        180  HIT:        164  MISS:         16
cpu0_STLB RFO       ACCESS:         14  HIT:         12  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.444 cycles
cpu0_L1D TOTAL     ACCESS:      33547  HIT:      33429  MISS:        118
cpu0_L1D LOAD      ACCESS:      14541  HIT:      14434  MISS:        107
cpu0_L1D RFO       ACCESS:      18988  HIT:      18977  MISS:         11
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         18  HIT:         18  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 185.746 cycles
cpu0_L2C TOTAL     ACCESS:        140  HIT:         45  MISS:         95
cpu0_L2C LOAD      ACCESS:        119  HIT:         32  MISS:         87
cpu0_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 216.632 cycles
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 756.705 cycles

CPU 1 cumulative IPC: 1.5813 instructions: 2371952 cycles: 1500000
cpu1_DTLB TOTAL     ACCESS:      18141  HIT:      17874  MISS:        267
cpu1_DTLB LOAD      ACCESS:      13685  HIT:      13433  MISS:        252
cpu1_DTLB RFO       ACCESS:       4456  HIT:       4441  MISS:         15
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 22.8727 cycles
cpu1_ITLB TOTAL     ACCESS:      11949  HIT:      11948  MISS:          1
cpu1_ITLB LOAD      ACCESS:      11949  HIT:      11948  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 10 cycles
cpu1_L1I TOTAL     ACCESS:       4985  HIT:       4974  MISS:         11
cpu1_L1I LOAD      ACCESS:       4985  HIT:       4974  MISS:         11
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.4545 cycles
cpu1_STLB TOTAL     ACCESS:        268  HIT:        250  MISS:         18
cpu1_STLB LOAD      ACCESS:        253  HIT:        237  MISS:         16
cpu1_STLB RFO       ACCESS:         15  HIT:         13  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.667 cycles
cpu1_L1D TOTAL     ACCESS:      22394  HIT:      22277  MISS:        117
cpu1_L1D LOAD      ACCESS:      12547  HIT:      12441  MISS:        106
cpu1_L1D RFO       ACCESS:       9829  HIT:       9818  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         18  HIT:         18  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 161.333 cycles
cpu1_L2C TOTAL     ACCESS:        139  HIT:         44  MISS:         95
cpu1_L2C LOAD      ACCESS:        117  HIT:         30  MISS:         87
cpu1_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 184.947 cycles
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 756.705 cycles

CPU 2 cumulative IPC: 1.61232 instructions: 2418481 cycles: 1500000
cpu2_DTLB TOTAL     ACCESS:      21384  HIT:      21179  MISS:        205
cpu2_DTLB LOAD      ACCESS:      14079  HIT:      13888  MISS:        191
cpu2_DTLB RFO       ACCESS:       7305  HIT:       7291  MISS:         14
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 27.1415 cycles
cpu2_ITLB TOTAL     ACCESS:      12273  HIT:      12272  MISS:          1
cpu2_ITLB LOAD      ACCESS:      12273  HIT:      12272  MISS:          1
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu2_L1I TOTAL     ACCESS:       4962  HIT:       4950  MISS:         12
cpu2_L1I LOAD      ACCESS:       4962  HIT:       4950  MISS:         12
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 10.6667 cycles
cpu2_STLB TOTAL     ACCESS:        206  HIT:        188  MISS:         18
cpu2_STLB LOAD      ACCESS:        192  HIT:        176  MISS:         16
cpu2_STLB RFO       ACCESS:         14  HIT:         12  MISS:          2
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 208.111 cycles
cpu2_L1D TOTAL     ACCESS:      31693  HIT:      31576  MISS:        117
cpu2_L1D LOAD      ACCESS:      14147  HIT:      14041  MISS:        106
cpu2_L1D RFO       ACCESS:      17528  HIT:      17517  MISS:         11
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:         18  HIT:         18  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 199.111 cycles
cpu2_L2C TOTAL     ACCESS:        140  HIT:         45  MISS:         95
cpu2_L2C LOAD      ACCESS:        118  HIT:         31  MISS:         87
cpu2_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 231.4 cycles
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 756.705 cycles

CPU 3 cumulative IPC: 1.61055 instructions: 2415823 cycles: 1500000
cpu3_DTLB TOTAL     ACCESS:      21804  HIT:      21594  MISS:        210
cpu3_DTLB LOAD      ACCESS:      14501  HIT:      14305  MISS:        196
cpu3_DTLB RFO       ACCESS:       7303  HIT:       7289  MISS:         14
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 26.9095 cycles
cpu3_ITLB TOTAL     ACCESS:      12389  HIT:      12388  MISS:          1
cpu3_ITLB LOAD      ACCESS:      12389  HIT:      12388  MISS:          1
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu3_L1I TOTAL     ACCESS:       4883  HIT:       4871  MISS:         12
cpu3_L1I LOAD      ACCESS:       4883  HIT:       4871  MISS:         12
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 10.5 cycles
cpu3_STLB TOTAL     ACCESS:        211  HIT:        193  MISS:         18
cpu3_STLB LOAD      ACCESS:        197  HIT:        181  MISS:         16
cpu3_STLB RFO       ACCESS:         14  HIT:         12  MISS:          2
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 207.833 cycles
cpu3_L1D TOTAL     ACCESS:      31198  HIT:      31081  MISS:        117
cpu3_L1D LOAD      ACCESS:      14112  HIT:      14006  MISS:        106
cpu3_L1D RFO       ACCESS:      17068  HIT:      17057  MISS:         11
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:         18  HIT:         18  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 179.667 cycles
cpu3_L2C TOTAL     ACCESS:        139  HIT:         44  MISS:         95
cpu3_L2C LOAD      ACCESS:        117  HIT:         30  MISS:         87
cpu3_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 207.611 cycles
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 756.705 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         10  ROW_BUFFER_MISS:        370
 DBUS AVG_CONGESTED_CYCLE:    3.88128
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.5431% MPKI: 0.385642 Average ROB Occupancy at Mispredict: 74.0438
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.385266
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000412049
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.3349% MPKI: 0.487309 Average ROB Occupancy at Mispredict: 50.1782
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.486941
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000421594
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 96.4509% MPKI: 0.403952 Average ROB Occupancy at Mispredict: 68.8465
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.403559
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000413483
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 96.4415% MPKI: 0.415593 Average ROB Occupancy at Mispredict: 66.5259
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.415179
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000413938
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 40 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.64191 instructions: 2627051 cycles: 1600000
cpu0_DTLB TOTAL     ACCESS:      35439  HIT:      35428  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18685  HIT:      18677  MISS:          8
cpu0_DTLB RFO       ACCESS:      16754  HIT:      16751  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16989  HIT:      16989  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16989  HIT:      16989  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7143  HIT:       7143  MISS:          0
cpu0_L1I LOAD      ACCESS:       7143  HIT:       7143  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64873  HIT:      64871  MISS:          2
cpu0_L1D LOAD      ACCESS:      22018  HIT:      22016  MISS:          2
cpu0_L1D RFO       ACCESS:      42855  HIT:      42855  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.60351 instructions: 2565608 cycles: 1600000
cpu1_DTLB TOTAL     ACCESS:      32821  HIT:      32805  MISS:         16
cpu1_DTLB LOAD      ACCESS:      17311  HIT:      17299  MISS:         12
cpu1_DTLB RFO       ACCESS:      15510  HIT:      15506  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15961  HIT:      15961  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15961  HIT:      15961  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6421  HIT:       6420  MISS:          1
cpu1_L1I LOAD      ACCESS:       6421  HIT:       6420  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62642  HIT:      62640  MISS:          2
cpu1_L1D LOAD      ACCESS:      21349  HIT:      21347  MISS:          2
cpu1_L1D RFO       ACCESS:      41293  HIT:      41293  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.63686 instructions: 2618982 cycles: 1600000
cpu2_DTLB TOTAL     ACCESS:      34665  HIT:      34654  MISS:         11
cpu2_DTLB LOAD      ACCESS:      18254  HIT:      18246  MISS:          8
cpu2_DTLB RFO       ACCESS:      16411  HIT:      16408  MISS:          3
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16331  HIT:      16331  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16331  HIT:      16331  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       7102  HIT:       7102  MISS:          0
cpu2_L1I LOAD      ACCESS:       7102  HIT:       7102  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu2_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu2_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      64912  HIT:      64910  MISS:          2
cpu2_L1D LOAD      ACCESS:      22017  HIT:      22015  MISS:          2
cpu2_L1D RFO       ACCESS:      42895  HIT:      42895  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.63488 instructions: 2615807 cycles: 1600000
cpu3_DTLB TOTAL     ACCESS:      35429  HIT:      35418  MISS:         11
cpu3_DTLB LOAD      ACCESS:      18684  HIT:      18676  MISS:          8
cpu3_DTLB RFO       ACCESS:      16745  HIT:      16742  MISS:          3
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16495  HIT:      16495  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16495  HIT:      16495  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6785  HIT:       6785  MISS:          0
cpu3_L1I LOAD      ACCESS:       6785  HIT:       6785  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu3_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu3_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      64835  HIT:      64833  MISS:          2
cpu3_L1D LOAD      ACCESS:      22031  HIT:      22029  MISS:          2
cpu3_L1D RFO       ACCESS:      42804  HIT:      42804  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.64191 instructions: 2627051 cycles: 1600000
cpu0_DTLB TOTAL     ACCESS:      35439  HIT:      35428  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18685  HIT:      18677  MISS:          8
cpu0_DTLB RFO       ACCESS:      16754  HIT:      16751  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu0_ITLB TOTAL     ACCESS:      16989  HIT:      16989  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16989  HIT:      16989  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7143  HIT:       7143  MISS:          0
cpu0_L1I LOAD      ACCESS:       7143  HIT:       7143  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64873  HIT:      64871  MISS:          2
cpu0_L1D LOAD      ACCESS:      22018  HIT:      22016  MISS:          2
cpu0_L1D RFO       ACCESS:      42855  HIT:      42855  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.60351 instructions: 2565608 cycles: 1600000
cpu1_DTLB TOTAL     ACCESS:      32821  HIT:      32805  MISS:         16
cpu1_DTLB LOAD      ACCESS:      17311  HIT:      17299  MISS:         12
cpu1_DTLB RFO       ACCESS:      15510  HIT:      15506  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.6875 cycles
cpu1_ITLB TOTAL     ACCESS:      15961  HIT:      15961  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15961  HIT:      15961  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6421  HIT:       6420  MISS:          1
cpu1_L1I LOAD      ACCESS:       6421  HIT:       6420  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10 cycles
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62642  HIT:      62640  MISS:          2
cpu1_L1D LOAD      ACCESS:      21349  HIT:      21347  MISS:          2
cpu1_L1D RFO       ACCESS:      41293  HIT:      41293  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.63686 instructions: 2618982 cycles: 1600000
cpu2_DTLB TOTAL     ACCESS:      34665  HIT:      34654  MISS:         11
cpu2_DTLB LOAD      ACCESS:      18254  HIT:      18246  MISS:          8
cpu2_DTLB RFO       ACCESS:      16411  HIT:      16408  MISS:          3
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.81818 cycles
cpu2_ITLB TOTAL     ACCESS:      16331  HIT:      16331  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16331  HIT:      16331  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       7102  HIT:       7102  MISS:          0
cpu2_L1I LOAD      ACCESS:       7102  HIT:       7102  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu2_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu2_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      64912  HIT:      64910  MISS:          2
cpu2_L1D LOAD      ACCESS:      22017  HIT:      22015  MISS:          2
cpu2_L1D RFO       ACCESS:      42895  HIT:      42895  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11.5 cycles
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.63488 instructions: 2615807 cycles: 1600000
cpu3_DTLB TOTAL     ACCESS:      35429  HIT:      35418  MISS:         11
cpu3_DTLB LOAD      ACCESS:      18684  HIT:      18676  MISS:          8
cpu3_DTLB RFO       ACCESS:      16745  HIT:      16742  MISS:          3
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16495  HIT:      16495  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16495  HIT:      16495  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6785  HIT:       6785  MISS:          0
cpu3_L1I LOAD      ACCESS:       6785  HIT:       6785  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu3_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu3_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      64835  HIT:      64833  MISS:          2
cpu3_L1D LOAD      ACCESS:      22031  HIT:      22029  MISS:          2
cpu3_L1D RFO       ACCESS:      42804  HIT:      42804  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.88128
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1128% MPKI: 0.196021 Average ROB Occupancy at Mispredict: 196.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.196037
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0687% MPKI: 0.199543 Average ROB Occupancy at Mispredict: 196.502
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.199563
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.1092% MPKI: 0.197777 Average ROB Occupancy at Mispredict: 196.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.197787
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.0958% MPKI: 0.198791 Average ROB Occupancy at Mispredict: 195.935
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.198791
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 43 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.66208 instructions: 2825539 cycles: 1700000
cpu0_DTLB TOTAL     ACCESS:      35252  HIT:      35241  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18606  HIT:      18597  MISS:          9
cpu0_DTLB RFO       ACCESS:      16646  HIT:      16644  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16901  HIT:      16901  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16901  HIT:      16901  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6971  HIT:       6971  MISS:          0
cpu0_L1I LOAD      ACCESS:       6971  HIT:       6971  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64419  HIT:      64417  MISS:          2
cpu0_L1D LOAD      ACCESS:      21953  HIT:      21951  MISS:          2
cpu0_L1D RFO       ACCESS:      42466  HIT:      42466  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62321 instructions: 2759451 cycles: 1700000
cpu1_DTLB TOTAL     ACCESS:      32916  HIT:      32907  MISS:          9
cpu1_DTLB LOAD      ACCESS:      17360  HIT:      17353  MISS:          7
cpu1_DTLB RFO       ACCESS:      15556  HIT:      15554  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15829  HIT:      15829  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15829  HIT:      15829  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6595  HIT:       6595  MISS:          0
cpu1_L1I LOAD      ACCESS:       6595  HIT:       6595  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63002  HIT:      63000  MISS:          2
cpu1_L1D LOAD      ACCESS:      21445  HIT:      21443  MISS:          2
cpu1_L1D RFO       ACCESS:      41557  HIT:      41557  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.65781 instructions: 2818269 cycles: 1700000
cpu2_DTLB TOTAL     ACCESS:      34635  HIT:      34624  MISS:         11
cpu2_DTLB LOAD      ACCESS:      18266  HIT:      18257  MISS:          9
cpu2_DTLB RFO       ACCESS:      16369  HIT:      16367  MISS:          2
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16196  HIT:      16196  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16196  HIT:      16196  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       7066  HIT:       7066  MISS:          0
cpu2_L1I LOAD      ACCESS:       7066  HIT:       7066  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu2_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu2_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      64559  HIT:      64556  MISS:          3
cpu2_L1D LOAD      ACCESS:      21934  HIT:      21931  MISS:          3
cpu2_L1D RFO       ACCESS:      42625  HIT:      42625  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.65631 instructions: 2815720 cycles: 1700000
cpu3_DTLB TOTAL     ACCESS:      35402  HIT:      35397  MISS:          5
cpu3_DTLB LOAD      ACCESS:      18671  HIT:      18667  MISS:          4
cpu3_DTLB RFO       ACCESS:      16731  HIT:      16730  MISS:          1
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16369  HIT:      16369  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16369  HIT:      16369  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6813  HIT:       6813  MISS:          0
cpu3_L1I LOAD      ACCESS:       6813  HIT:       6813  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      64792  HIT:      64789  MISS:          3
cpu3_L1D LOAD      ACCESS:      22021  HIT:      22018  MISS:          3
cpu3_L1D RFO       ACCESS:      42771  HIT:      42771  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.66208 instructions: 2825539 cycles: 1700000
cpu0_DTLB TOTAL     ACCESS:      35252  HIT:      35241  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18606  HIT:      18597  MISS:          9
cpu0_DTLB RFO       ACCESS:      16646  HIT:      16644  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.81818 cycles
cpu0_ITLB TOTAL     ACCESS:      16901  HIT:      16901  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16901  HIT:      16901  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6971  HIT:       6971  MISS:          0
cpu0_L1I LOAD      ACCESS:       6971  HIT:       6971  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64419  HIT:      64417  MISS:          2
cpu0_L1D LOAD      ACCESS:      21953  HIT:      21951  MISS:          2
cpu0_L1D RFO       ACCESS:      42466  HIT:      42466  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62321 instructions: 2759451 cycles: 1700000
cpu1_DTLB TOTAL     ACCESS:      32916  HIT:      32907  MISS:          9
cpu1_DTLB LOAD      ACCESS:      17360  HIT:      17353  MISS:          7
cpu1_DTLB RFO       ACCESS:      15556  HIT:      15554  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.77778 cycles
cpu1_ITLB TOTAL     ACCESS:      15829  HIT:      15829  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15829  HIT:      15829  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6595  HIT:       6595  MISS:          0
cpu1_L1I LOAD      ACCESS:       6595  HIT:       6595  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63002  HIT:      63000  MISS:          2
cpu1_L1D LOAD      ACCESS:      21445  HIT:      21443  MISS:          2
cpu1_L1D RFO       ACCESS:      41557  HIT:      41557  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.65781 instructions: 2818269 cycles: 1700000
cpu2_DTLB TOTAL     ACCESS:      34635  HIT:      34624  MISS:         11
cpu2_DTLB LOAD      ACCESS:      18266  HIT:      18257  MISS:          9
cpu2_DTLB RFO       ACCESS:      16369  HIT:      16367  MISS:          2
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.72727 cycles
cpu2_ITLB TOTAL     ACCESS:      16196  HIT:      16196  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16196  HIT:      16196  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       7066  HIT:       7066  MISS:          0
cpu2_L1I LOAD      ACCESS:       7066  HIT:       7066  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu2_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu2_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      64559  HIT:      64556  MISS:          3
cpu2_L1D LOAD      ACCESS:      21934  HIT:      21931  MISS:          3
cpu2_L1D RFO       ACCESS:      42625  HIT:      42625  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu2_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.65631 instructions: 2815720 cycles: 1700000
cpu3_DTLB TOTAL     ACCESS:      35402  HIT:      35397  MISS:          5
cpu3_DTLB LOAD      ACCESS:      18671  HIT:      18667  MISS:          4
cpu3_DTLB RFO       ACCESS:      16731  HIT:      16730  MISS:          1
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16369  HIT:      16369  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16369  HIT:      16369  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6813  HIT:       6813  MISS:          0
cpu3_L1I LOAD      ACCESS:       6813  HIT:       6813  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      64792  HIT:      64789  MISS:          3
cpu3_L1D LOAD      ACCESS:      22021  HIT:      22018  MISS:          3
cpu3_L1D RFO       ACCESS:      42771  HIT:      42771  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu3_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.88128
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9797% MPKI: 0.194284 Average ROB Occupancy at Mispredict: 184.381
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.194299
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9872% MPKI: 0.193499 Average ROB Occupancy at Mispredict: 184.831
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.193517
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.9837% MPKI: 0.194792 Average ROB Occupancy at Mispredict: 185.064
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.1948
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.0083% MPKI: 0.192846 Average ROB Occupancy at Mispredict: 186.326
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.192846
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 46 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.67578 instructions: 3016401 cycles: 1800000
cpu0_DTLB TOTAL     ACCESS:      34360  HIT:      34315  MISS:         45
cpu0_DTLB LOAD      ACCESS:      18310  HIT:      18275  MISS:         35
cpu0_DTLB RFO       ACCESS:      16050  HIT:      16040  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16560  HIT:      16560  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16560  HIT:      16560  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6804  HIT:       6804  MISS:          0
cpu0_L1I LOAD      ACCESS:       6804  HIT:       6804  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         45  HIT:         45  MISS:          0
cpu0_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62029  HIT:      62025  MISS:          4
cpu0_L1D LOAD      ACCESS:      21536  HIT:      21532  MISS:          4
cpu0_L1D RFO       ACCESS:      40493  HIT:      40493  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.63829 instructions: 2948922 cycles: 1800000
cpu1_DTLB TOTAL     ACCESS:      32450  HIT:      32420  MISS:         30
cpu1_DTLB LOAD      ACCESS:      17259  HIT:      17235  MISS:         24
cpu1_DTLB RFO       ACCESS:      15191  HIT:      15185  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15580  HIT:      15580  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15580  HIT:      15580  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6468  HIT:       6468  MISS:          0
cpu1_L1I LOAD      ACCESS:       6468  HIT:       6468  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61378  HIT:      61375  MISS:          3
cpu1_L1D LOAD      ACCESS:      21160  HIT:      21157  MISS:          3
cpu1_L1D RFO       ACCESS:      40218  HIT:      40218  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 2 cumulative IPC: 1.67199 instructions: 3009575 cycles: 1800000
cpu2_DTLB TOTAL     ACCESS:      33760  HIT:      33715  MISS:         45
cpu2_DTLB LOAD      ACCESS:      18037  HIT:      18002  MISS:         35
cpu2_DTLB RFO       ACCESS:      15723  HIT:      15713  MISS:         10
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      15936  HIT:      15936  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15936  HIT:      15936  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6806  HIT:       6806  MISS:          0
cpu2_L1I LOAD      ACCESS:       6806  HIT:       6806  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         45  HIT:         45  MISS:          0
cpu2_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu2_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      62111  HIT:      62107  MISS:          4
cpu2_L1D LOAD      ACCESS:      21522  HIT:      21518  MISS:          4
cpu2_L1D RFO       ACCESS:      40589  HIT:      40589  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 3 cumulative IPC: 1.66964 instructions: 3005361 cycles: 1800000
cpu3_DTLB TOTAL     ACCESS:      34244  HIT:      34193  MISS:         51
cpu3_DTLB LOAD      ACCESS:      18290  HIT:      18250  MISS:         40
cpu3_DTLB RFO       ACCESS:      15954  HIT:      15943  MISS:         11
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      15920  HIT:      15920  MISS:          0
cpu3_ITLB LOAD      ACCESS:      15920  HIT:      15920  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6553  HIT:       6553  MISS:          0
cpu3_L1I LOAD      ACCESS:       6553  HIT:       6553  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         51  HIT:         51  MISS:          0
cpu3_STLB LOAD      ACCESS:         40  HIT:         40  MISS:          0
cpu3_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      61636  HIT:      61632  MISS:          4
cpu3_L1D LOAD      ACCESS:      21467  HIT:      21463  MISS:          4
cpu3_L1D RFO       ACCESS:      40169  HIT:      40169  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.67578 instructions: 3016401 cycles: 1800000
cpu0_DTLB TOTAL     ACCESS:      34360  HIT:      34315  MISS:         45
cpu0_DTLB LOAD      ACCESS:      18310  HIT:      18275  MISS:         35
cpu0_DTLB RFO       ACCESS:      16050  HIT:      16040  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.62222 cycles
cpu0_ITLB TOTAL     ACCESS:      16560  HIT:      16560  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16560  HIT:      16560  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6804  HIT:       6804  MISS:          0
cpu0_L1I LOAD      ACCESS:       6804  HIT:       6804  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         45  HIT:         45  MISS:          0
cpu0_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62029  HIT:      62025  MISS:          4
cpu0_L1D LOAD      ACCESS:      21536  HIT:      21532  MISS:          4
cpu0_L1D RFO       ACCESS:      40493  HIT:      40493  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.63829 instructions: 2948922 cycles: 1800000
cpu1_DTLB TOTAL     ACCESS:      32450  HIT:      32420  MISS:         30
cpu1_DTLB LOAD      ACCESS:      17259  HIT:      17235  MISS:         24
cpu1_DTLB RFO       ACCESS:      15191  HIT:      15185  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.7 cycles
cpu1_ITLB TOTAL     ACCESS:      15580  HIT:      15580  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15580  HIT:      15580  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6468  HIT:       6468  MISS:          0
cpu1_L1I LOAD      ACCESS:       6468  HIT:       6468  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61378  HIT:      61375  MISS:          3
cpu1_L1D LOAD      ACCESS:      21160  HIT:      21157  MISS:          3
cpu1_L1D RFO       ACCESS:      40218  HIT:      40218  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.67199 instructions: 3009575 cycles: 1800000
cpu2_DTLB TOTAL     ACCESS:      33760  HIT:      33715  MISS:         45
cpu2_DTLB LOAD      ACCESS:      18037  HIT:      18002  MISS:         35
cpu2_DTLB RFO       ACCESS:      15723  HIT:      15713  MISS:         10
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.82222 cycles
cpu2_ITLB TOTAL     ACCESS:      15936  HIT:      15936  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15936  HIT:      15936  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6806  HIT:       6806  MISS:          0
cpu2_L1I LOAD      ACCESS:       6806  HIT:       6806  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         45  HIT:         45  MISS:          0
cpu2_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu2_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      62111  HIT:      62107  MISS:          4
cpu2_L1D LOAD      ACCESS:      21522  HIT:      21518  MISS:          4
cpu2_L1D RFO       ACCESS:      40589  HIT:      40589  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.66964 instructions: 3005361 cycles: 1800000
cpu3_DTLB TOTAL     ACCESS:      34244  HIT:      34193  MISS:         51
cpu3_DTLB LOAD      ACCESS:      18290  HIT:      18250  MISS:         40
cpu3_DTLB RFO       ACCESS:      15954  HIT:      15943  MISS:         11
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      15920  HIT:      15920  MISS:          0
cpu3_ITLB LOAD      ACCESS:      15920  HIT:      15920  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6553  HIT:       6553  MISS:          0
cpu3_L1I LOAD      ACCESS:       6553  HIT:       6553  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         51  HIT:         51  MISS:          0
cpu3_STLB LOAD      ACCESS:         40  HIT:         40  MISS:          0
cpu3_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      61636  HIT:      61632  MISS:          4
cpu3_L1D LOAD      ACCESS:      21467  HIT:      21463  MISS:          4
cpu3_L1D RFO       ACCESS:      40169  HIT:      40169  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11.25 cycles
cpu3_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.88128
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8428% MPKI: 0.190279 Average ROB Occupancy at Mispredict: 180.118
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.190293
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.905% MPKI: 0.186153 Average ROB Occupancy at Mispredict: 182.317
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.18617
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.8355% MPKI: 0.191714 Average ROB Occupancy at Mispredict: 181.021
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.191721
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.8134% MPKI: 0.192656 Average ROB Occupancy at Mispredict: 178.623
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.192656
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 49 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.69074 instructions: 3212399 cycles: 1900000
cpu0_DTLB TOTAL     ACCESS:      34945  HIT:      34910  MISS:         35
cpu0_DTLB LOAD      ACCESS:      18536  HIT:      18511  MISS:         25
cpu0_DTLB RFO       ACCESS:      16409  HIT:      16399  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16623  HIT:      16623  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16623  HIT:      16623  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7070  HIT:       7070  MISS:          0
cpu0_L1I LOAD      ACCESS:       7070  HIT:       7070  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63563  HIT:      63558  MISS:          5
cpu0_L1D LOAD      ACCESS:      21789  HIT:      21784  MISS:          5
cpu0_L1D RFO       ACCESS:      41774  HIT:      41774  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.65188 instructions: 3138564 cycles: 1900000
cpu1_DTLB TOTAL     ACCESS:      32454  HIT:      32419  MISS:         35
cpu1_DTLB LOAD      ACCESS:      17228  HIT:      17202  MISS:         26
cpu1_DTLB RFO       ACCESS:      15226  HIT:      15217  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15550  HIT:      15550  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15550  HIT:      15550  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6624  HIT:       6624  MISS:          0
cpu1_L1I LOAD      ACCESS:       6624  HIT:       6624  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61554  HIT:      61548  MISS:          6
cpu1_L1D LOAD      ACCESS:      21189  HIT:      21183  MISS:          6
cpu1_L1D RFO       ACCESS:      40365  HIT:      40365  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 2 cumulative IPC: 1.68751 instructions: 3206265 cycles: 1900000
cpu2_DTLB TOTAL     ACCESS:      34335  HIT:      34301  MISS:         34
cpu2_DTLB LOAD      ACCESS:      18176  HIT:      18152  MISS:         24
cpu2_DTLB RFO       ACCESS:      16159  HIT:      16149  MISS:         10
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16037  HIT:      16037  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16037  HIT:      16037  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       7080  HIT:       7080  MISS:          0
cpu2_L1I LOAD      ACCESS:       7080  HIT:       7080  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu2_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu2_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      63708  HIT:      63703  MISS:          5
cpu2_L1D LOAD      ACCESS:      21799  HIT:      21794  MISS:          5
cpu2_L1D RFO       ACCESS:      41909  HIT:      41909  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 3 cumulative IPC: 1.68488 instructions: 3201272 cycles: 1900000
cpu3_DTLB TOTAL     ACCESS:      34943  HIT:      34909  MISS:         34
cpu3_DTLB LOAD      ACCESS:      18545  HIT:      18521  MISS:         24
cpu3_DTLB RFO       ACCESS:      16398  HIT:      16388  MISS:         10
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16097  HIT:      16097  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16097  HIT:      16097  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6855  HIT:       6855  MISS:          0
cpu3_L1I LOAD      ACCESS:       6855  HIT:       6855  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu3_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu3_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      63563  HIT:      63558  MISS:          5
cpu3_L1D LOAD      ACCESS:      21780  HIT:      21775  MISS:          5
cpu3_L1D RFO       ACCESS:      41783  HIT:      41783  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu3_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.69074 instructions: 3212399 cycles: 1900000
cpu0_DTLB TOTAL     ACCESS:      34945  HIT:      34910  MISS:         35
cpu0_DTLB LOAD      ACCESS:      18536  HIT:      18511  MISS:         25
cpu0_DTLB RFO       ACCESS:      16409  HIT:      16399  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.68571 cycles
cpu0_ITLB TOTAL     ACCESS:      16623  HIT:      16623  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16623  HIT:      16623  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7070  HIT:       7070  MISS:          0
cpu0_L1I LOAD      ACCESS:       7070  HIT:       7070  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63563  HIT:      63558  MISS:          5
cpu0_L1D LOAD      ACCESS:      21789  HIT:      21784  MISS:          5
cpu0_L1D RFO       ACCESS:      41774  HIT:      41774  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.8 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.65188 instructions: 3138564 cycles: 1900000
cpu1_DTLB TOTAL     ACCESS:      32454  HIT:      32419  MISS:         35
cpu1_DTLB LOAD      ACCESS:      17228  HIT:      17202  MISS:         26
cpu1_DTLB RFO       ACCESS:      15226  HIT:      15217  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.65714 cycles
cpu1_ITLB TOTAL     ACCESS:      15550  HIT:      15550  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15550  HIT:      15550  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6624  HIT:       6624  MISS:          0
cpu1_L1I LOAD      ACCESS:       6624  HIT:       6624  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61554  HIT:      61548  MISS:          6
cpu1_L1D LOAD      ACCESS:      21189  HIT:      21183  MISS:          6
cpu1_L1D RFO       ACCESS:      40365  HIT:      40365  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.68751 instructions: 3206265 cycles: 1900000
cpu2_DTLB TOTAL     ACCESS:      34335  HIT:      34301  MISS:         34
cpu2_DTLB LOAD      ACCESS:      18176  HIT:      18152  MISS:         24
cpu2_DTLB RFO       ACCESS:      16159  HIT:      16149  MISS:         10
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.85294 cycles
cpu2_ITLB TOTAL     ACCESS:      16037  HIT:      16037  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16037  HIT:      16037  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       7080  HIT:       7080  MISS:          0
cpu2_L1I LOAD      ACCESS:       7080  HIT:       7080  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu2_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu2_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      63708  HIT:      63703  MISS:          5
cpu2_L1D LOAD      ACCESS:      21799  HIT:      21794  MISS:          5
cpu2_L1D RFO       ACCESS:      41909  HIT:      41909  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.68488 instructions: 3201272 cycles: 1900000
cpu3_DTLB TOTAL     ACCESS:      34943  HIT:      34909  MISS:         34
cpu3_DTLB LOAD      ACCESS:      18545  HIT:      18521  MISS:         24
cpu3_DTLB RFO       ACCESS:      16398  HIT:      16388  MISS:         10
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16097  HIT:      16097  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16097  HIT:      16097  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6855  HIT:       6855  MISS:          0
cpu3_L1I LOAD      ACCESS:       6855  HIT:       6855  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu3_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu3_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      63563  HIT:      63558  MISS:          5
cpu3_L1D LOAD      ACCESS:      21780  HIT:      21775  MISS:          5
cpu3_L1D RFO       ACCESS:      41783  HIT:      41783  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 10.8 cycles
cpu3_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu3_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.88128
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9416% MPKI: 0.172756 Average ROB Occupancy at Mispredict: 183.328
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.172768
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9132% MPKI: 0.174269 Average ROB Occupancy at Mispredict: 181.241
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.174284
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.9409% MPKI: 0.173716 Average ROB Occupancy at Mispredict: 183.284
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.173722
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.9486% MPKI: 0.173056 Average ROB Occupancy at Mispredict: 183.161
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.173056
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 52 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.70382 instructions: 3407638 cycles: 2000000
cpu0_DTLB TOTAL     ACCESS:      34913  HIT:      34885  MISS:         28
cpu0_DTLB LOAD      ACCESS:      18523  HIT:      18501  MISS:         22
cpu0_DTLB RFO       ACCESS:      16390  HIT:      16384  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16623  HIT:      16623  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16623  HIT:      16623  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7140  HIT:       7140  MISS:          0
cpu0_L1I LOAD      ACCESS:       7140  HIT:       7140  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63430  HIT:      63427  MISS:          3
cpu0_L1D LOAD      ACCESS:      21753  HIT:      21750  MISS:          3
cpu0_L1D RFO       ACCESS:      41677  HIT:      41677  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.66377 instructions: 3327538 cycles: 2000000
cpu1_DTLB TOTAL     ACCESS:      32446  HIT:      32408  MISS:         38
cpu1_DTLB LOAD      ACCESS:      17217  HIT:      17189  MISS:         28
cpu1_DTLB RFO       ACCESS:      15229  HIT:      15219  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15500  HIT:      15500  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15500  HIT:      15500  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6534  HIT:       6534  MISS:          0
cpu1_L1I LOAD      ACCESS:       6534  HIT:       6534  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61568  HIT:      61565  MISS:          3
cpu1_L1D LOAD      ACCESS:      21173  HIT:      21170  MISS:          3
cpu1_L1D RFO       ACCESS:      40395  HIT:      40395  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.70104 instructions: 3402076 cycles: 2000000
cpu2_DTLB TOTAL     ACCESS:      34288  HIT:      34260  MISS:         28
cpu2_DTLB LOAD      ACCESS:      18199  HIT:      18177  MISS:         22
cpu2_DTLB RFO       ACCESS:      16089  HIT:      16083  MISS:          6
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      15993  HIT:      15993  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15993  HIT:      15993  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       7177  HIT:       7177  MISS:          0
cpu2_L1I LOAD      ACCESS:       7177  HIT:       7177  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu2_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu2_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      63591  HIT:      63588  MISS:          3
cpu2_L1D LOAD      ACCESS:      21760  HIT:      21757  MISS:          3
cpu2_L1D RFO       ACCESS:      41831  HIT:      41831  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.69824 instructions: 3396484 cycles: 2000000
cpu3_DTLB TOTAL     ACCESS:      34889  HIT:      34861  MISS:         28
cpu3_DTLB LOAD      ACCESS:      18504  HIT:      18482  MISS:         22
cpu3_DTLB RFO       ACCESS:      16385  HIT:      16379  MISS:          6
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16065  HIT:      16065  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16065  HIT:      16065  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6845  HIT:       6845  MISS:          0
cpu3_L1I LOAD      ACCESS:       6845  HIT:       6845  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu3_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu3_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      63444  HIT:      63441  MISS:          3
cpu3_L1D LOAD      ACCESS:      21758  HIT:      21755  MISS:          3
cpu3_L1D RFO       ACCESS:      41686  HIT:      41686  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.70382 instructions: 3407638 cycles: 2000000
cpu0_DTLB TOTAL     ACCESS:      34913  HIT:      34885  MISS:         28
cpu0_DTLB LOAD      ACCESS:      18523  HIT:      18501  MISS:         22
cpu0_DTLB RFO       ACCESS:      16390  HIT:      16384  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.64286 cycles
cpu0_ITLB TOTAL     ACCESS:      16623  HIT:      16623  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16623  HIT:      16623  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7140  HIT:       7140  MISS:          0
cpu0_L1I LOAD      ACCESS:       7140  HIT:       7140  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63430  HIT:      63427  MISS:          3
cpu0_L1D LOAD      ACCESS:      21753  HIT:      21750  MISS:          3
cpu0_L1D RFO       ACCESS:      41677  HIT:      41677  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.66377 instructions: 3327538 cycles: 2000000
cpu1_DTLB TOTAL     ACCESS:      32446  HIT:      32408  MISS:         38
cpu1_DTLB LOAD      ACCESS:      17217  HIT:      17189  MISS:         28
cpu1_DTLB RFO       ACCESS:      15229  HIT:      15219  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.68421 cycles
cpu1_ITLB TOTAL     ACCESS:      15500  HIT:      15500  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15500  HIT:      15500  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6534  HIT:       6534  MISS:          0
cpu1_L1I LOAD      ACCESS:       6534  HIT:       6534  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61568  HIT:      61565  MISS:          3
cpu1_L1D LOAD      ACCESS:      21173  HIT:      21170  MISS:          3
cpu1_L1D RFO       ACCESS:      40395  HIT:      40395  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.70104 instructions: 3402076 cycles: 2000000
cpu2_DTLB TOTAL     ACCESS:      34288  HIT:      34260  MISS:         28
cpu2_DTLB LOAD      ACCESS:      18199  HIT:      18177  MISS:         22
cpu2_DTLB RFO       ACCESS:      16089  HIT:      16083  MISS:          6
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.85714 cycles
cpu2_ITLB TOTAL     ACCESS:      15993  HIT:      15993  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15993  HIT:      15993  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       7177  HIT:       7177  MISS:          0
cpu2_L1I LOAD      ACCESS:       7177  HIT:       7177  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu2_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu2_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      63591  HIT:      63588  MISS:          3
cpu2_L1D LOAD      ACCESS:      21760  HIT:      21757  MISS:          3
cpu2_L1D RFO       ACCESS:      41831  HIT:      41831  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11.3333 cycles
cpu2_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.69824 instructions: 3396484 cycles: 2000000
cpu3_DTLB TOTAL     ACCESS:      34889  HIT:      34861  MISS:         28
cpu3_DTLB LOAD      ACCESS:      18504  HIT:      18482  MISS:         22
cpu3_DTLB RFO       ACCESS:      16385  HIT:      16379  MISS:          6
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16065  HIT:      16065  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16065  HIT:      16065  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6845  HIT:       6845  MISS:          0
cpu3_L1I LOAD      ACCESS:       6845  HIT:       6845  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu3_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu3_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      63444  HIT:      63441  MISS:          3
cpu3_L1D LOAD      ACCESS:      21758  HIT:      21755  MISS:          3
cpu3_L1D RFO       ACCESS:      41686  HIT:      41686  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11.6667 cycles
cpu3_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.88128
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0017% MPKI: 0.15787 Average ROB Occupancy at Mispredict: 187.498
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000293458
BRANCH_CONDITIONAL: 0.157294
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000293458
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9461% MPKI: 0.161068 Average ROB Occupancy at Mispredict: 184.804
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.16108
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.0032% MPKI: 0.158427 Average ROB Occupancy at Mispredict: 188.592
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000293938
BRANCH_CONDITIONAL: 0.157845
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000293938
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.002% MPKI: 0.158105 Average ROB Occupancy at Mispredict: 187.834
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000294422
BRANCH_CONDITIONAL: 0.157516
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000294422
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 55 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.71476 instructions: 3600999 cycles: 2100000
cpu0_DTLB TOTAL     ACCESS:      34550  HIT:      34515  MISS:         35
cpu0_DTLB LOAD      ACCESS:      18469  HIT:      18439  MISS:         30
cpu0_DTLB RFO       ACCESS:      16081  HIT:      16076  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17296  HIT:      17296  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17296  HIT:      17296  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6112  HIT:       6112  MISS:          0
cpu0_L1I LOAD      ACCESS:       6112  HIT:       6112  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62250  HIT:      62242  MISS:          8
cpu0_L1D LOAD      ACCESS:      21543  HIT:      21535  MISS:          8
cpu0_L1D RFO       ACCESS:      40707  HIT:      40707  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.67432 instructions: 3516078 cycles: 2100000
cpu1_DTLB TOTAL     ACCESS:      32239  HIT:      32202  MISS:         37
cpu1_DTLB LOAD      ACCESS:      17183  HIT:      17153  MISS:         30
cpu1_DTLB RFO       ACCESS:      15056  HIT:      15049  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15650  HIT:      15650  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15650  HIT:      15650  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6436  HIT:       6436  MISS:          0
cpu1_L1I LOAD      ACCESS:       6436  HIT:       6436  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      60892  HIT:      60886  MISS:          6
cpu1_L1D LOAD      ACCESS:      21046  HIT:      21040  MISS:          6
cpu1_L1D RFO       ACCESS:      39846  HIT:      39846  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.71192 instructions: 3595025 cycles: 2100000
cpu2_DTLB TOTAL     ACCESS:      33719  HIT:      33685  MISS:         34
cpu2_DTLB LOAD      ACCESS:      17975  HIT:      17946  MISS:         29
cpu2_DTLB RFO       ACCESS:      15744  HIT:      15739  MISS:          5
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16561  HIT:      16561  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16561  HIT:      16561  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6201  HIT:       6201  MISS:          0
cpu2_L1I LOAD      ACCESS:       6201  HIT:       6201  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu2_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu2_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      62107  HIT:      62099  MISS:          8
cpu2_L1D LOAD      ACCESS:      21483  HIT:      21475  MISS:          8
cpu2_L1D RFO       ACCESS:      40624  HIT:      40624  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu2_L2C LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.70937 instructions: 3589673 cycles: 2100000
cpu3_DTLB TOTAL     ACCESS:      34542  HIT:      34508  MISS:         34
cpu3_DTLB LOAD      ACCESS:      18467  HIT:      18438  MISS:         29
cpu3_DTLB RFO       ACCESS:      16075  HIT:      16070  MISS:          5
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16691  HIT:      16691  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16691  HIT:      16691  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5900  HIT:       5900  MISS:          0
cpu3_L1I LOAD      ACCESS:       5900  HIT:       5900  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu3_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu3_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      62237  HIT:      62229  MISS:          8
cpu3_L1D LOAD      ACCESS:      21559  HIT:      21551  MISS:          8
cpu3_L1D RFO       ACCESS:      40678  HIT:      40678  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu3_L2C LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.71476 instructions: 3600999 cycles: 2100000
cpu0_DTLB TOTAL     ACCESS:      34550  HIT:      34515  MISS:         35
cpu0_DTLB LOAD      ACCESS:      18469  HIT:      18439  MISS:         30
cpu0_DTLB RFO       ACCESS:      16081  HIT:      16076  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.74286 cycles
cpu0_ITLB TOTAL     ACCESS:      17296  HIT:      17296  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17296  HIT:      17296  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6112  HIT:       6112  MISS:          0
cpu0_L1I LOAD      ACCESS:       6112  HIT:       6112  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62250  HIT:      62242  MISS:          8
cpu0_L1D LOAD      ACCESS:      21543  HIT:      21535  MISS:          8
cpu0_L1D RFO       ACCESS:      40707  HIT:      40707  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.25 cycles
cpu0_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.67432 instructions: 3516078 cycles: 2100000
cpu1_DTLB TOTAL     ACCESS:      32239  HIT:      32202  MISS:         37
cpu1_DTLB LOAD      ACCESS:      17183  HIT:      17153  MISS:         30
cpu1_DTLB RFO       ACCESS:      15056  HIT:      15049  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.89189 cycles
cpu1_ITLB TOTAL     ACCESS:      15650  HIT:      15650  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15650  HIT:      15650  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6436  HIT:       6436  MISS:          0
cpu1_L1I LOAD      ACCESS:       6436  HIT:       6436  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      60892  HIT:      60886  MISS:          6
cpu1_L1D LOAD      ACCESS:      21046  HIT:      21040  MISS:          6
cpu1_L1D RFO       ACCESS:      39846  HIT:      39846  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11.1667 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.71192 instructions: 3595025 cycles: 2100000
cpu2_DTLB TOTAL     ACCESS:      33719  HIT:      33685  MISS:         34
cpu2_DTLB LOAD      ACCESS:      17975  HIT:      17946  MISS:         29
cpu2_DTLB RFO       ACCESS:      15744  HIT:      15739  MISS:          5
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.79412 cycles
cpu2_ITLB TOTAL     ACCESS:      16561  HIT:      16561  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16561  HIT:      16561  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6201  HIT:       6201  MISS:          0
cpu2_L1I LOAD      ACCESS:       6201  HIT:       6201  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu2_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu2_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      62107  HIT:      62099  MISS:          8
cpu2_L1D LOAD      ACCESS:      21483  HIT:      21475  MISS:          8
cpu2_L1D RFO       ACCESS:      40624  HIT:      40624  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu2_L2C LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.70937 instructions: 3589673 cycles: 2100000
cpu3_DTLB TOTAL     ACCESS:      34542  HIT:      34508  MISS:         34
cpu3_DTLB LOAD      ACCESS:      18467  HIT:      18438  MISS:         29
cpu3_DTLB RFO       ACCESS:      16075  HIT:      16070  MISS:          5
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16691  HIT:      16691  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16691  HIT:      16691  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       5900  HIT:       5900  MISS:          0
cpu3_L1I LOAD      ACCESS:       5900  HIT:       5900  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu3_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu3_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      62237  HIT:      62229  MISS:          8
cpu3_L1D LOAD      ACCESS:      21559  HIT:      21551  MISS:          8
cpu3_L1D RFO       ACCESS:      40678  HIT:      40678  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11.375 cycles
cpu3_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu3_L2C LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.88128
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9161% MPKI: 0.155503 Average ROB Occupancy at Mispredict: 196.584
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.155512
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9355% MPKI: 0.153569 Average ROB Occupancy at Mispredict: 188.406
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000284408
BRANCH_CONDITIONAL: 0.153011
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000284408
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.909% MPKI: 0.156044 Average ROB Occupancy at Mispredict: 196.638
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.156049
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.8952% MPKI: 0.157396 Average ROB Occupancy at Mispredict: 194.906
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.157396
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 58 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.7275 instructions: 3800490 cycles: 2200000
cpu0_DTLB TOTAL     ACCESS:      35212  HIT:      35208  MISS:          4
cpu0_DTLB LOAD      ACCESS:      18593  HIT:      18589  MISS:          4
cpu0_DTLB RFO       ACCESS:      16619  HIT:      16619  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17080  HIT:      17080  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17080  HIT:      17080  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6786  HIT:       6786  MISS:          0
cpu0_L1I LOAD      ACCESS:       6786  HIT:       6786  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64333  HIT:      64330  MISS:          3
cpu0_L1D LOAD      ACCESS:      21829  HIT:      21826  MISS:          3
cpu0_L1D RFO       ACCESS:      42504  HIT:      42504  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.6856 instructions: 3708315 cycles: 2200000
cpu1_DTLB TOTAL     ACCESS:      32604  HIT:      32593  MISS:         11
cpu1_DTLB LOAD      ACCESS:      17182  HIT:      17171  MISS:         11
cpu1_DTLB RFO       ACCESS:      15422  HIT:      15422  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16234  HIT:      16234  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16234  HIT:      16234  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5994  HIT:       5994  MISS:          0
cpu1_L1I LOAD      ACCESS:       5994  HIT:       5994  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62052  HIT:      62048  MISS:          4
cpu1_L1D LOAD      ACCESS:      21199  HIT:      21195  MISS:          4
cpu1_L1D RFO       ACCESS:      40853  HIT:      40853  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.72485 instructions: 3794677 cycles: 2200000
cpu2_DTLB TOTAL     ACCESS:      34449  HIT:      34445  MISS:          4
cpu2_DTLB LOAD      ACCESS:      18174  HIT:      18170  MISS:          4
cpu2_DTLB RFO       ACCESS:      16275  HIT:      16275  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16579  HIT:      16579  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16579  HIT:      16579  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6838  HIT:       6838  MISS:          0
cpu2_L1I LOAD      ACCESS:       6838  HIT:       6838  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      64340  HIT:      64338  MISS:          2
cpu2_L1D LOAD      ACCESS:      21817  HIT:      21815  MISS:          2
cpu2_L1D RFO       ACCESS:      42523  HIT:      42523  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.72229 instructions: 3789028 cycles: 2200000
cpu3_DTLB TOTAL     ACCESS:      35230  HIT:      35226  MISS:          4
cpu3_DTLB LOAD      ACCESS:      18628  HIT:      18624  MISS:          4
cpu3_DTLB RFO       ACCESS:      16602  HIT:      16602  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16655  HIT:      16655  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16655  HIT:      16655  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6430  HIT:       6430  MISS:          0
cpu3_L1I LOAD      ACCESS:       6430  HIT:       6430  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      64313  HIT:      64311  MISS:          2
cpu3_L1D LOAD      ACCESS:      21822  HIT:      21820  MISS:          2
cpu3_L1D RFO       ACCESS:      42491  HIT:      42491  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.7275 instructions: 3800490 cycles: 2200000
cpu0_DTLB TOTAL     ACCESS:      35212  HIT:      35208  MISS:          4
cpu0_DTLB LOAD      ACCESS:      18593  HIT:      18589  MISS:          4
cpu0_DTLB RFO       ACCESS:      16619  HIT:      16619  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu0_ITLB TOTAL     ACCESS:      17080  HIT:      17080  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17080  HIT:      17080  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6786  HIT:       6786  MISS:          0
cpu0_L1I LOAD      ACCESS:       6786  HIT:       6786  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64333  HIT:      64330  MISS:          3
cpu0_L1D LOAD      ACCESS:      21829  HIT:      21826  MISS:          3
cpu0_L1D RFO       ACCESS:      42504  HIT:      42504  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.6856 instructions: 3708315 cycles: 2200000
cpu1_DTLB TOTAL     ACCESS:      32604  HIT:      32593  MISS:         11
cpu1_DTLB LOAD      ACCESS:      17182  HIT:      17171  MISS:         11
cpu1_DTLB RFO       ACCESS:      15422  HIT:      15422  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.45455 cycles
cpu1_ITLB TOTAL     ACCESS:      16234  HIT:      16234  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16234  HIT:      16234  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5994  HIT:       5994  MISS:          0
cpu1_L1I LOAD      ACCESS:       5994  HIT:       5994  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62052  HIT:      62048  MISS:          4
cpu1_L1D LOAD      ACCESS:      21199  HIT:      21195  MISS:          4
cpu1_L1D RFO       ACCESS:      40853  HIT:      40853  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.25 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.72485 instructions: 3794677 cycles: 2200000
cpu2_DTLB TOTAL     ACCESS:      34449  HIT:      34445  MISS:          4
cpu2_DTLB LOAD      ACCESS:      18174  HIT:      18170  MISS:          4
cpu2_DTLB RFO       ACCESS:      16275  HIT:      16275  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu2_ITLB TOTAL     ACCESS:      16579  HIT:      16579  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16579  HIT:      16579  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6838  HIT:       6838  MISS:          0
cpu2_L1I LOAD      ACCESS:       6838  HIT:       6838  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      64340  HIT:      64338  MISS:          2
cpu2_L1D LOAD      ACCESS:      21817  HIT:      21815  MISS:          2
cpu2_L1D RFO       ACCESS:      42523  HIT:      42523  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.72229 instructions: 3789028 cycles: 2200000
cpu3_DTLB TOTAL     ACCESS:      35230  HIT:      35226  MISS:          4
cpu3_DTLB LOAD      ACCESS:      18628  HIT:      18624  MISS:          4
cpu3_DTLB RFO       ACCESS:      16602  HIT:      16602  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16655  HIT:      16655  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16655  HIT:      16655  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6430  HIT:       6430  MISS:          0
cpu3_L1I LOAD      ACCESS:       6430  HIT:       6430  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      64313  HIT:      64311  MISS:          2
cpu3_L1D LOAD      ACCESS:      21822  HIT:      21820  MISS:          2
cpu3_L1D RFO       ACCESS:      42491  HIT:      42491  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.88128
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1243% MPKI: 0.134448 Average ROB Occupancy at Mispredict: 204.245
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.134456
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0533% MPKI: 0.138598 Average ROB Occupancy at Mispredict: 203.031
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.138607
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.1296% MPKI: 0.134658 Average ROB Occupancy at Mispredict: 205.133
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.134662
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.1283% MPKI: 0.134863 Average ROB Occupancy at Mispredict: 204.068
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.134863
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 1 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.73873 instructions: 3999074 cycles: 2300000
cpu0_DTLB TOTAL     ACCESS:      35035  HIT:      35030  MISS:          5
cpu0_DTLB LOAD      ACCESS:      18557  HIT:      18552  MISS:          5
cpu0_DTLB RFO       ACCESS:      16478  HIT:      16478  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17221  HIT:      17221  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17221  HIT:      17221  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6670  HIT:       6670  MISS:          0
cpu0_L1I LOAD      ACCESS:       6670  HIT:       6670  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63700  HIT:      63698  MISS:          2
cpu0_L1D LOAD      ACCESS:      21820  HIT:      21818  MISS:          2
cpu0_L1D RFO       ACCESS:      41880  HIT:      41880  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.69637 instructions: 3901646 cycles: 2300000
cpu1_DTLB TOTAL     ACCESS:      32652  HIT:      32647  MISS:          5
cpu1_DTLB LOAD      ACCESS:      17244  HIT:      17239  MISS:          5
cpu1_DTLB RFO       ACCESS:      15408  HIT:      15408  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16029  HIT:      16029  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16029  HIT:      16029  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6214  HIT:       6214  MISS:          0
cpu1_L1I LOAD      ACCESS:       6214  HIT:       6214  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62141  HIT:      62138  MISS:          3
cpu1_L1D LOAD      ACCESS:      21230  HIT:      21227  MISS:          3
cpu1_L1D RFO       ACCESS:      40911  HIT:      40911  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.73675 instructions: 3994518 cycles: 2300000
cpu2_DTLB TOTAL     ACCESS:      34456  HIT:      34451  MISS:          5
cpu2_DTLB LOAD      ACCESS:      18263  HIT:      18258  MISS:          5
cpu2_DTLB RFO       ACCESS:      16193  HIT:      16193  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16627  HIT:      16627  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16627  HIT:      16627  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6583  HIT:       6583  MISS:          0
cpu2_L1I LOAD      ACCESS:       6583  HIT:       6583  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu2_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      63993  HIT:      63990  MISS:          3
cpu2_L1D LOAD      ACCESS:      21845  HIT:      21842  MISS:          3
cpu2_L1D RFO       ACCESS:      42148  HIT:      42148  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.73429 instructions: 3988867 cycles: 2300000
cpu3_DTLB TOTAL     ACCESS:      35170  HIT:      35166  MISS:          4
cpu3_DTLB LOAD      ACCESS:      18594  HIT:      18590  MISS:          4
cpu3_DTLB RFO       ACCESS:      16576  HIT:      16576  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16676  HIT:      16676  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16676  HIT:      16676  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6332  HIT:       6332  MISS:          0
cpu3_L1I LOAD      ACCESS:       6332  HIT:       6332  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      64009  HIT:      64006  MISS:          3
cpu3_L1D LOAD      ACCESS:      21867  HIT:      21864  MISS:          3
cpu3_L1D RFO       ACCESS:      42142  HIT:      42142  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.73873 instructions: 3999074 cycles: 2300000
cpu0_DTLB TOTAL     ACCESS:      35035  HIT:      35030  MISS:          5
cpu0_DTLB LOAD      ACCESS:      18557  HIT:      18552  MISS:          5
cpu0_DTLB RFO       ACCESS:      16478  HIT:      16478  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.6 cycles
cpu0_ITLB TOTAL     ACCESS:      17221  HIT:      17221  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17221  HIT:      17221  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6670  HIT:       6670  MISS:          0
cpu0_L1I LOAD      ACCESS:       6670  HIT:       6670  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63700  HIT:      63698  MISS:          2
cpu0_L1D LOAD      ACCESS:      21820  HIT:      21818  MISS:          2
cpu0_L1D RFO       ACCESS:      41880  HIT:      41880  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.69637 instructions: 3901646 cycles: 2300000
cpu1_DTLB TOTAL     ACCESS:      32652  HIT:      32647  MISS:          5
cpu1_DTLB LOAD      ACCESS:      17244  HIT:      17239  MISS:          5
cpu1_DTLB RFO       ACCESS:      15408  HIT:      15408  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.6 cycles
cpu1_ITLB TOTAL     ACCESS:      16029  HIT:      16029  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16029  HIT:      16029  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6214  HIT:       6214  MISS:          0
cpu1_L1I LOAD      ACCESS:       6214  HIT:       6214  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62141  HIT:      62138  MISS:          3
cpu1_L1D LOAD      ACCESS:      21230  HIT:      21227  MISS:          3
cpu1_L1D RFO       ACCESS:      40911  HIT:      40911  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.73675 instructions: 3994518 cycles: 2300000
cpu2_DTLB TOTAL     ACCESS:      34456  HIT:      34451  MISS:          5
cpu2_DTLB LOAD      ACCESS:      18263  HIT:      18258  MISS:          5
cpu2_DTLB RFO       ACCESS:      16193  HIT:      16193  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.6 cycles
cpu2_ITLB TOTAL     ACCESS:      16627  HIT:      16627  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16627  HIT:      16627  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6583  HIT:       6583  MISS:          0
cpu2_L1I LOAD      ACCESS:       6583  HIT:       6583  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu2_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      63993  HIT:      63990  MISS:          3
cpu2_L1D LOAD      ACCESS:      21845  HIT:      21842  MISS:          3
cpu2_L1D RFO       ACCESS:      42148  HIT:      42148  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.73429 instructions: 3988867 cycles: 2300000
cpu3_DTLB TOTAL     ACCESS:      35170  HIT:      35166  MISS:          4
cpu3_DTLB LOAD      ACCESS:      18594  HIT:      18590  MISS:          4
cpu3_DTLB RFO       ACCESS:      16576  HIT:      16576  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16676  HIT:      16676  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16676  HIT:      16676  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6332  HIT:       6332  MISS:          0
cpu3_L1I LOAD      ACCESS:       6332  HIT:       6332  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      64009  HIT:      64006  MISS:          3
cpu3_L1D LOAD      ACCESS:      21867  HIT:      21864  MISS:          3
cpu3_L1D RFO       ACCESS:      42142  HIT:      42142  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.88128
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1393% MPKI: 0.127272 Average ROB Occupancy at Mispredict: 206.031
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.127279
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1313% MPKI: 0.127117 Average ROB Occupancy at Mispredict: 205.282
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.127126
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.153% MPKI: 0.12692 Average ROB Occupancy at Mispredict: 208.588
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.126924
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.1612% MPKI: 0.126352 Average ROB Occupancy at Mispredict: 208.591
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.126352
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 4 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.72242 instructions: 4133799 cycles: 2400000
cpu0_DTLB TOTAL     ACCESS:      24613  HIT:      24480  MISS:        133
cpu0_DTLB LOAD      ACCESS:      13324  HIT:      13203  MISS:        121
cpu0_DTLB RFO       ACCESS:      11289  HIT:      11277  MISS:         12
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      11780  HIT:      11773  MISS:          7
cpu0_ITLB LOAD      ACCESS:      11780  HIT:      11773  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5121  HIT:       5055  MISS:         66
cpu0_L1I LOAD      ACCESS:       5121  HIT:       5055  MISS:         66
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        140  HIT:        118  MISS:         22
cpu0_STLB LOAD      ACCESS:        128  HIT:        108  MISS:         20
cpu0_STLB RFO       ACCESS:         12  HIT:         10  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      43597  HIT:      43493  MISS:        104
cpu0_L1D LOAD      ACCESS:      15427  HIT:      15337  MISS:         90
cpu0_L1D RFO       ACCESS:      28150  HIT:      28137  MISS:         13
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        179  HIT:         40  MISS:        139
cpu0_L2C LOAD      ACCESS:        156  HIT:         28  MISS:        128
cpu0_L2C RFO       ACCESS:         13  HIT:          2  MISS:         11
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
LLC TOTAL     ACCESS:        139  HIT:          0  MISS:        139
LLC LOAD      ACCESS:        128  HIT:          0  MISS:        128
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.70461 instructions: 4091063 cycles: 2400000
cpu1_DTLB TOTAL     ACCESS:      32309  HIT:      32293  MISS:         16
cpu1_DTLB LOAD      ACCESS:      17149  HIT:      17133  MISS:         16
cpu1_DTLB RFO       ACCESS:      15160  HIT:      15160  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15819  HIT:      15819  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15819  HIT:      15819  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6232  HIT:       6232  MISS:          0
cpu1_L1I LOAD      ACCESS:       6232  HIT:       6232  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      60999  HIT:      60996  MISS:          3
cpu1_L1D LOAD      ACCESS:      21040  HIT:      21037  MISS:          3
cpu1_L1D RFO       ACCESS:      39959  HIT:      39959  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.72224 instructions: 4133374 cycles: 2400000
cpu2_DTLB TOTAL     ACCESS:      24760  HIT:      24628  MISS:        132
cpu2_DTLB LOAD      ACCESS:      13375  HIT:      13253  MISS:        122
cpu2_DTLB RFO       ACCESS:      11385  HIT:      11375  MISS:         10
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      11691  HIT:      11685  MISS:          6
cpu2_ITLB LOAD      ACCESS:      11691  HIT:      11685  MISS:          6
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       5216  HIT:       5161  MISS:         55
cpu2_L1I LOAD      ACCESS:       5216  HIT:       5161  MISS:         55
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        138  HIT:        117  MISS:         21
cpu2_STLB LOAD      ACCESS:        128  HIT:        109  MISS:         19
cpu2_STLB RFO       ACCESS:         10  HIT:          8  MISS:          2
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      44951  HIT:      44851  MISS:        100
cpu2_L1D LOAD      ACCESS:      15878  HIT:      15790  MISS:         88
cpu2_L1D RFO       ACCESS:      29053  HIT:      29042  MISS:         11
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:        162  HIT:         38  MISS:        124
cpu2_L2C LOAD      ACCESS:        143  HIT:         28  MISS:        115
cpu2_L2C RFO       ACCESS:         11  HIT:          2  MISS:          9
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
LLC TOTAL     ACCESS:        124  HIT:          0  MISS:        124
LLC LOAD      ACCESS:        115  HIT:          0  MISS:        115
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.72134 instructions: 4131225 cycles: 2400000
cpu3_DTLB TOTAL     ACCESS:      25970  HIT:      25849  MISS:        121
cpu3_DTLB LOAD      ACCESS:      14010  HIT:      13897  MISS:        113
cpu3_DTLB RFO       ACCESS:      11960  HIT:      11952  MISS:          8
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      12067  HIT:      12061  MISS:          6
cpu3_ITLB LOAD      ACCESS:      12067  HIT:      12061  MISS:          6
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5031  HIT:       4981  MISS:         50
cpu3_L1I LOAD      ACCESS:       5031  HIT:       4981  MISS:         50
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        127  HIT:        106  MISS:         21
cpu3_STLB LOAD      ACCESS:        119  HIT:        100  MISS:         19
cpu3_STLB RFO       ACCESS:          8  HIT:          6  MISS:          2
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      46112  HIT:      46015  MISS:         97
cpu3_L1D LOAD      ACCESS:      16242  HIT:      16157  MISS:         85
cpu3_L1D RFO       ACCESS:      29851  HIT:      29840  MISS:         11
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:        156  HIT:         39  MISS:        117
cpu3_L2C LOAD      ACCESS:        135  HIT:         27  MISS:        108
cpu3_L2C RFO       ACCESS:         11  HIT:          2  MISS:          9
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
LLC TOTAL     ACCESS:        117  HIT:          0  MISS:        117
LLC LOAD      ACCESS:        108  HIT:          0  MISS:        108
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.72242 instructions: 4133799 cycles: 2400000
cpu0_DTLB TOTAL     ACCESS:      24613  HIT:      24480  MISS:        133
cpu0_DTLB LOAD      ACCESS:      13324  HIT:      13203  MISS:        121
cpu0_DTLB RFO       ACCESS:      11289  HIT:      11277  MISS:         12
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 39.2556 cycles
cpu0_ITLB TOTAL     ACCESS:      11780  HIT:      11773  MISS:          7
cpu0_ITLB LOAD      ACCESS:      11780  HIT:      11773  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 67.8571 cycles
cpu0_L1I TOTAL     ACCESS:       5121  HIT:       5055  MISS:         66
cpu0_L1I LOAD      ACCESS:       5121  HIT:       5055  MISS:         66
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 144.333 cycles
cpu0_STLB TOTAL     ACCESS:        140  HIT:        118  MISS:         22
cpu0_STLB LOAD      ACCESS:        128  HIT:        108  MISS:         20
cpu0_STLB RFO       ACCESS:         12  HIT:         10  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 203.182 cycles
cpu0_L1D TOTAL     ACCESS:      43597  HIT:      43493  MISS:        104
cpu0_L1D LOAD      ACCESS:      15427  HIT:      15337  MISS:         90
cpu0_L1D RFO       ACCESS:      28150  HIT:      28137  MISS:         13
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         20  HIT:         19  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 193.981 cycles
cpu0_L2C TOTAL     ACCESS:        179  HIT:         40  MISS:        139
cpu0_L2C LOAD      ACCESS:        156  HIT:         28  MISS:        128
cpu0_L2C RFO       ACCESS:         13  HIT:          2  MISS:         11
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 200.086 cycles
LLC TOTAL     ACCESS:        139  HIT:          0  MISS:        139
LLC LOAD      ACCESS:        128  HIT:          0  MISS:        128
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 496.381 cycles

CPU 1 cumulative IPC: 1.70461 instructions: 4091063 cycles: 2400000
cpu1_DTLB TOTAL     ACCESS:      32309  HIT:      32293  MISS:         16
cpu1_DTLB LOAD      ACCESS:      17149  HIT:      17133  MISS:         16
cpu1_DTLB RFO       ACCESS:      15160  HIT:      15160  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.625 cycles
cpu1_ITLB TOTAL     ACCESS:      15819  HIT:      15819  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15819  HIT:      15819  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6232  HIT:       6232  MISS:          0
cpu1_L1I LOAD      ACCESS:       6232  HIT:       6232  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      60999  HIT:      60996  MISS:          3
cpu1_L1D LOAD      ACCESS:      21040  HIT:      21037  MISS:          3
cpu1_L1D RFO       ACCESS:      39959  HIT:      39959  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.72224 instructions: 4133374 cycles: 2400000
cpu2_DTLB TOTAL     ACCESS:      24760  HIT:      24628  MISS:        132
cpu2_DTLB LOAD      ACCESS:      13375  HIT:      13253  MISS:        122
cpu2_DTLB RFO       ACCESS:      11385  HIT:      11375  MISS:         10
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 39.6894 cycles
cpu2_ITLB TOTAL     ACCESS:      11691  HIT:      11685  MISS:          6
cpu2_ITLB LOAD      ACCESS:      11691  HIT:      11685  MISS:          6
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 43 cycles
cpu2_L1I TOTAL     ACCESS:       5216  HIT:       5161  MISS:         55
cpu2_L1I LOAD      ACCESS:       5216  HIT:       5161  MISS:         55
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 141.418 cycles
cpu2_STLB TOTAL     ACCESS:        138  HIT:        117  MISS:         21
cpu2_STLB LOAD      ACCESS:        128  HIT:        109  MISS:         19
cpu2_STLB RFO       ACCESS:         10  HIT:          8  MISS:          2
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 202.762 cycles
cpu2_L1D TOTAL     ACCESS:      44951  HIT:      44851  MISS:        100
cpu2_L1D LOAD      ACCESS:      15878  HIT:      15790  MISS:         88
cpu2_L1D RFO       ACCESS:      29053  HIT:      29042  MISS:         11
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:         20  HIT:         19  MISS:          1
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 187.76 cycles
cpu2_L2C TOTAL     ACCESS:        162  HIT:         38  MISS:        124
cpu2_L2C LOAD      ACCESS:        143  HIT:         28  MISS:        115
cpu2_L2C RFO       ACCESS:         11  HIT:          2  MISS:          9
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 200.298 cycles
LLC TOTAL     ACCESS:        124  HIT:          0  MISS:        124
LLC LOAD      ACCESS:        115  HIT:          0  MISS:        115
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 556.427 cycles

CPU 3 cumulative IPC: 1.72134 instructions: 4131225 cycles: 2400000
cpu3_DTLB TOTAL     ACCESS:      25970  HIT:      25849  MISS:        121
cpu3_DTLB LOAD      ACCESS:      14010  HIT:      13897  MISS:        113
cpu3_DTLB RFO       ACCESS:      11960  HIT:      11952  MISS:          8
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 42.5702 cycles
cpu3_ITLB TOTAL     ACCESS:      12067  HIT:      12061  MISS:          6
cpu3_ITLB LOAD      ACCESS:      12067  HIT:      12061  MISS:          6
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 43.1667 cycles
cpu3_L1I TOTAL     ACCESS:       5031  HIT:       4981  MISS:         50
cpu3_L1I LOAD      ACCESS:       5031  HIT:       4981  MISS:         50
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 132.46 cycles
cpu3_STLB TOTAL     ACCESS:        127  HIT:        106  MISS:         21
cpu3_STLB LOAD      ACCESS:        119  HIT:        100  MISS:         19
cpu3_STLB RFO       ACCESS:          8  HIT:          6  MISS:          2
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 202.429 cycles
cpu3_L1D TOTAL     ACCESS:      46112  HIT:      46015  MISS:         97
cpu3_L1D LOAD      ACCESS:      16242  HIT:      16157  MISS:         85
cpu3_L1D RFO       ACCESS:      29851  HIT:      29840  MISS:         11
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:         19  HIT:         18  MISS:          1
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 199.433 cycles
cpu3_L2C TOTAL     ACCESS:        156  HIT:         39  MISS:        117
cpu3_L2C LOAD      ACCESS:        135  HIT:         27  MISS:        108
cpu3_L2C RFO       ACCESS:         11  HIT:          2  MISS:          9
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 207.991 cycles
LLC TOTAL     ACCESS:        117  HIT:          0  MISS:        117
LLC LOAD      ACCESS:        108  HIT:          0  MISS:        108
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 589.718 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         14  ROW_BUFFER_MISS:        366
 DBUS AVG_CONGESTED_CYCLE:    3.87871
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4151% MPKI: 0.119254 Average ROB Occupancy at Mispredict: 153.714
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00266099
BRANCH_INDIRECT: 0.00169336
BRANCH_CONDITIONAL: 0.112729
BRANCH_DIRECT_CALL: 0.00120954
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.000967633


CPU 1 Branch Prediction Accuracy: 98.0627% MPKI: 0.12441 Average ROB Occupancy at Mispredict: 200.525
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.124418
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.5011% MPKI: 0.118786 Average ROB Occupancy at Mispredict: 159.566
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0021774
BRANCH_INDIRECT: 0.000967732
BRANCH_CONDITIONAL: 0.113467
BRANCH_DIRECT_CALL: 0.00120967
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.000967732


CPU 3 Branch Prediction Accuracy: 97.6195% MPKI: 0.115704 Average ROB Occupancy at Mispredict: 166.728
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00145235
BRANCH_INDIRECT: 0.000968236
BRANCH_CONDITIONAL: 0.112073
BRANCH_DIRECT_CALL: 0.000968236
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.000242059

(Simulation time: 0 hr 1 min 7 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.69643 instructions: 4241064 cycles: 2500000
cpu0_DTLB TOTAL     ACCESS:      21782  HIT:      21266  MISS:        516
cpu0_DTLB LOAD      ACCESS:      13884  HIT:      13443  MISS:        441
cpu0_DTLB RFO       ACCESS:       7898  HIT:       7823  MISS:         75
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       7357  HIT:       7351  MISS:          6
cpu0_ITLB LOAD      ACCESS:       7357  HIT:       7351  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      10913  HIT:      10875  MISS:         38
cpu0_L1I LOAD      ACCESS:      10913  HIT:      10875  MISS:         38
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        522  HIT:        513  MISS:          9
cpu0_STLB LOAD      ACCESS:        447  HIT:        438  MISS:          9
cpu0_STLB RFO       ACCESS:         75  HIT:         75  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      31650  HIT:      31554  MISS:         96
cpu0_L1D LOAD      ACCESS:      14065  HIT:      13976  MISS:         89
cpu0_L1D RFO       ACCESS:      17576  HIT:      17569  MISS:          7
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        139  HIT:         55  MISS:         84
cpu0_L2C LOAD      ACCESS:        127  HIT:         50  MISS:         77
cpu0_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
LLC TOTAL     ACCESS:         84  HIT:          0  MISS:         84
LLC LOAD      ACCESS:         77  HIT:          0  MISS:         77
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.67761 instructions: 4194016 cycles: 2500000
cpu1_DTLB TOTAL     ACCESS:      19663  HIT:      19236  MISS:        427
cpu1_DTLB LOAD      ACCESS:      11618  HIT:      11254  MISS:        364
cpu1_DTLB RFO       ACCESS:       8045  HIT:       7982  MISS:         63
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       7158  HIT:       7151  MISS:          7
cpu1_ITLB LOAD      ACCESS:       7158  HIT:       7151  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       8652  HIT:       8583  MISS:         69
cpu1_L1I LOAD      ACCESS:       8652  HIT:       8583  MISS:         69
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        434  HIT:        412  MISS:         22
cpu1_STLB LOAD      ACCESS:        371  HIT:        351  MISS:         20
cpu1_STLB RFO       ACCESS:         63  HIT:         61  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      33191  HIT:      33085  MISS:        106
cpu1_L1D LOAD      ACCESS:      13247  HIT:      13155  MISS:         92
cpu1_L1D RFO       ACCESS:      19924  HIT:      19911  MISS:         13
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        181  HIT:         40  MISS:        141
cpu1_L2C LOAD      ACCESS:        161  HIT:         31  MISS:        130
cpu1_L2C RFO       ACCESS:         13  HIT:          2  MISS:         11
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
LLC TOTAL     ACCESS:        141  HIT:          0  MISS:        141
LLC LOAD      ACCESS:        130  HIT:          0  MISS:        130
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.69439 instructions: 4235975 cycles: 2500000
cpu2_DTLB TOTAL     ACCESS:      20626  HIT:      20115  MISS:        511
cpu2_DTLB LOAD      ACCESS:      13025  HIT:      12588  MISS:        437
cpu2_DTLB RFO       ACCESS:       7601  HIT:       7527  MISS:         74
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:       6668  HIT:       6661  MISS:          7
cpu2_ITLB LOAD      ACCESS:       6668  HIT:       6661  MISS:          7
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:      10929  HIT:      10881  MISS:         48
cpu2_L1I LOAD      ACCESS:      10929  HIT:      10881  MISS:         48
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        518  HIT:        508  MISS:         10
cpu2_STLB LOAD      ACCESS:        444  HIT:        434  MISS:         10
cpu2_STLB RFO       ACCESS:         74  HIT:         74  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      31268  HIT:      31172  MISS:         96
cpu2_L1D LOAD      ACCESS:      13757  HIT:      13670  MISS:         87
cpu2_L1D RFO       ACCESS:      17502  HIT:      17493  MISS:          9
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:        149  HIT:         50  MISS:         99
cpu2_L2C LOAD      ACCESS:        135  HIT:         45  MISS:         90
cpu2_L2C RFO       ACCESS:          9  HIT:          0  MISS:          9
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
LLC TOTAL     ACCESS:         99  HIT:          0  MISS:         99
LLC LOAD      ACCESS:         90  HIT:          0  MISS:         90
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.69236 instructions: 4230899 cycles: 2500000
cpu3_DTLB TOTAL     ACCESS:      20913  HIT:      20395  MISS:        518
cpu3_DTLB LOAD      ACCESS:      13071  HIT:      12628  MISS:        443
cpu3_DTLB RFO       ACCESS:       7842  HIT:       7767  MISS:         75
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:       6229  HIT:       6222  MISS:          7
cpu3_ITLB LOAD      ACCESS:       6229  HIT:       6222  MISS:          7
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:      11009  HIT:      10956  MISS:         53
cpu3_L1I LOAD      ACCESS:      11009  HIT:      10956  MISS:         53
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        525  HIT:        515  MISS:         10
cpu3_STLB LOAD      ACCESS:        450  HIT:        440  MISS:         10
cpu3_STLB RFO       ACCESS:         75  HIT:         75  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      31248  HIT:      31154  MISS:         94
cpu3_L1D LOAD      ACCESS:      13576  HIT:      13491  MISS:         85
cpu3_L1D RFO       ACCESS:      17662  HIT:      17653  MISS:          9
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:        152  HIT:         46  MISS:        106
cpu3_L2C LOAD      ACCESS:        138  HIT:         41  MISS:         97
cpu3_L2C RFO       ACCESS:          9  HIT:          0  MISS:          9
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
LLC TOTAL     ACCESS:        106  HIT:          0  MISS:        106
LLC LOAD      ACCESS:         97  HIT:          0  MISS:         97
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.69643 instructions: 4241064 cycles: 2500000
cpu0_DTLB TOTAL     ACCESS:      21782  HIT:      21266  MISS:        516
cpu0_DTLB LOAD      ACCESS:      13884  HIT:      13443  MISS:        441
cpu0_DTLB RFO       ACCESS:       7898  HIT:       7823  MISS:         75
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.2074 cycles
cpu0_ITLB TOTAL     ACCESS:       7357  HIT:       7351  MISS:          6
cpu0_ITLB LOAD      ACCESS:       7357  HIT:       7351  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.83333 cycles
cpu0_L1I TOTAL     ACCESS:      10913  HIT:      10875  MISS:         38
cpu0_L1I LOAD      ACCESS:      10913  HIT:      10875  MISS:         38
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 14.9474 cycles
cpu0_STLB TOTAL     ACCESS:        522  HIT:        513  MISS:          9
cpu0_STLB LOAD      ACCESS:        447  HIT:        438  MISS:          9
cpu0_STLB RFO       ACCESS:         75  HIT:         75  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 207.778 cycles
cpu0_L1D TOTAL     ACCESS:      31650  HIT:      31554  MISS:         96
cpu0_L1D LOAD      ACCESS:      14065  HIT:      13976  MISS:         89
cpu0_L1D RFO       ACCESS:      17576  HIT:      17569  MISS:          7
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 179.354 cycles
cpu0_L2C TOTAL     ACCESS:        139  HIT:         55  MISS:         84
cpu0_L2C LOAD      ACCESS:        127  HIT:         50  MISS:         77
cpu0_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 194.238 cycles
LLC TOTAL     ACCESS:         84  HIT:          0  MISS:         84
LLC LOAD      ACCESS:         77  HIT:          0  MISS:         77
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 852.869 cycles

CPU 1 cumulative IPC: 1.67761 instructions: 4194016 cycles: 2500000
cpu1_DTLB TOTAL     ACCESS:      19663  HIT:      19236  MISS:        427
cpu1_DTLB LOAD      ACCESS:      11618  HIT:      11254  MISS:        364
cpu1_DTLB RFO       ACCESS:       8045  HIT:       7982  MISS:         63
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 18.1311 cycles
cpu1_ITLB TOTAL     ACCESS:       7158  HIT:       7151  MISS:          7
cpu1_ITLB LOAD      ACCESS:       7158  HIT:       7151  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 68.2857 cycles
cpu1_L1I TOTAL     ACCESS:       8652  HIT:       8583  MISS:         69
cpu1_L1I LOAD      ACCESS:       8652  HIT:       8583  MISS:         69
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 132.333 cycles
cpu1_STLB TOTAL     ACCESS:        434  HIT:        412  MISS:         22
cpu1_STLB LOAD      ACCESS:        371  HIT:        351  MISS:         20
cpu1_STLB RFO       ACCESS:         63  HIT:         61  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 202.591 cycles
cpu1_L1D TOTAL     ACCESS:      33191  HIT:      33085  MISS:        106
cpu1_L1D LOAD      ACCESS:      13247  HIT:      13155  MISS:         92
cpu1_L1D RFO       ACCESS:      19924  HIT:      19911  MISS:         13
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         20  HIT:         19  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 167.84 cycles
cpu1_L2C TOTAL     ACCESS:        181  HIT:         40  MISS:        141
cpu1_L2C LOAD      ACCESS:        161  HIT:         31  MISS:        130
cpu1_L2C RFO       ACCESS:         13  HIT:          2  MISS:         11
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 177.298 cycles
LLC TOTAL     ACCESS:        141  HIT:          0  MISS:        141
LLC LOAD      ACCESS:        130  HIT:          0  MISS:        130
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 508.092 cycles

CPU 2 cumulative IPC: 1.69439 instructions: 4235975 cycles: 2500000
cpu2_DTLB TOTAL     ACCESS:      20626  HIT:      20115  MISS:        511
cpu2_DTLB LOAD      ACCESS:      13025  HIT:      12588  MISS:        437
cpu2_DTLB RFO       ACCESS:       7601  HIT:       7527  MISS:         74
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 12.4305 cycles
cpu2_ITLB TOTAL     ACCESS:       6668  HIT:       6661  MISS:          7
cpu2_ITLB LOAD      ACCESS:       6668  HIT:       6661  MISS:          7
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 38.5714 cycles
cpu2_L1I TOTAL     ACCESS:      10929  HIT:      10881  MISS:         48
cpu2_L1I LOAD      ACCESS:      10929  HIT:      10881  MISS:         48
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 54.6875 cycles
cpu2_STLB TOTAL     ACCESS:        518  HIT:        508  MISS:         10
cpu2_STLB LOAD      ACCESS:        444  HIT:        434  MISS:         10
cpu2_STLB RFO       ACCESS:         74  HIT:         74  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 208.2 cycles
cpu2_L1D TOTAL     ACCESS:      31268  HIT:      31172  MISS:         96
cpu2_L1D LOAD      ACCESS:      13757  HIT:      13670  MISS:         87
cpu2_L1D RFO       ACCESS:      17502  HIT:      17493  MISS:          9
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 185.917 cycles
cpu2_L2C TOTAL     ACCESS:        149  HIT:         50  MISS:         99
cpu2_L2C LOAD      ACCESS:        135  HIT:         45  MISS:         90
cpu2_L2C RFO       ACCESS:          9  HIT:          0  MISS:          9
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 190.596 cycles
LLC TOTAL     ACCESS:         99  HIT:          0  MISS:         99
LLC LOAD      ACCESS:         90  HIT:          0  MISS:         90
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 723.646 cycles

CPU 3 cumulative IPC: 1.69236 instructions: 4230899 cycles: 2500000
cpu3_DTLB TOTAL     ACCESS:      20913  HIT:      20395  MISS:        518
cpu3_DTLB LOAD      ACCESS:      13071  HIT:      12628  MISS:        443
cpu3_DTLB RFO       ACCESS:       7842  HIT:       7767  MISS:         75
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 12.6332 cycles
cpu3_ITLB TOTAL     ACCESS:       6229  HIT:       6222  MISS:          7
cpu3_ITLB LOAD      ACCESS:       6229  HIT:       6222  MISS:          7
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 38.2857 cycles
cpu3_L1I TOTAL     ACCESS:      11009  HIT:      10956  MISS:         53
cpu3_L1I LOAD      ACCESS:      11009  HIT:      10956  MISS:         53
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 68.8302 cycles
cpu3_STLB TOTAL     ACCESS:        525  HIT:        515  MISS:         10
cpu3_STLB LOAD      ACCESS:        450  HIT:        440  MISS:         10
cpu3_STLB RFO       ACCESS:         75  HIT:         75  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 208.1 cycles
cpu3_L1D TOTAL     ACCESS:      31248  HIT:      31154  MISS:         94
cpu3_L1D LOAD      ACCESS:      13576  HIT:      13491  MISS:         85
cpu3_L1D RFO       ACCESS:      17662  HIT:      17653  MISS:          9
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:         10  HIT:         10  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 196.404 cycles
cpu3_L2C TOTAL     ACCESS:        152  HIT:         46  MISS:        106
cpu3_L2C LOAD      ACCESS:        138  HIT:         41  MISS:         97
cpu3_L2C RFO       ACCESS:          9  HIT:          0  MISS:          9
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 193.226 cycles
LLC TOTAL     ACCESS:        106  HIT:          0  MISS:        106
LLC LOAD      ACCESS:         97  HIT:          0  MISS:         97
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 675.858 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         23  ROW_BUFFER_MISS:        407
 DBUS AVG_CONGESTED_CYCLE:     3.8765
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.1112% MPKI: 0.199232 Average ROB Occupancy at Mispredict: 68.4568
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00023579
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.198535
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00047158
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.0767% MPKI: 0.159503 Average ROB Occupancy at Mispredict: 85.8505
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00286122
BRANCH_INDIRECT: 0.00166904
BRANCH_CONDITIONAL: 0.152598
BRANCH_DIRECT_CALL: 0.00119217
BRANCH_INDIRECT_CALL: 0.000238435
BRANCH_RETURN: 0.00095374


CPU 2 Branch Prediction Accuracy: 95.995% MPKI: 0.189561 Average ROB Occupancy at Mispredict: 68.3362
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000708219
BRANCH_INDIRECT: 0.000708219
BRANCH_CONDITIONAL: 0.187678
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000472146
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 95.8137% MPKI: 0.185067 Average ROB Occupancy at Mispredict: 68.4355
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00141814
BRANCH_INDIRECT: 0.000709069
BRANCH_CONDITIONAL: 0.181522
BRANCH_DIRECT_CALL: 0.000236356
BRANCH_INDIRECT_CALL: 0.000472713
BRANCH_RETURN: 0.000709069

(Simulation time: 0 hr 1 min 8 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.6813 instructions: 4371375 cycles: 2600000
cpu0_DTLB TOTAL     ACCESS:      20506  HIT:      20330  MISS:        176
cpu0_DTLB LOAD      ACCESS:      16762  HIT:      16614  MISS:        148
cpu0_DTLB RFO       ACCESS:       3744  HIT:       3716  MISS:         28
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14263  HIT:      14263  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14263  HIT:      14263  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5494  HIT:       5491  MISS:          3
cpu0_L1I LOAD      ACCESS:       5494  HIT:       5491  MISS:          3
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        176  HIT:        172  MISS:          4
cpu0_STLB LOAD      ACCESS:        148  HIT:        144  MISS:          4
cpu0_STLB RFO       ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      20785  HIT:      20717  MISS:         68
cpu0_L1D LOAD      ACCESS:      13880  HIT:      13812  MISS:         68
cpu0_L1D RFO       ACCESS:       6901  HIT:       6901  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         79  HIT:         61  MISS:         18
cpu0_L2C LOAD      ACCESS:         71  HIT:         53  MISS:         18
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         18  HIT:          0  MISS:         18
LLC LOAD      ACCESS:         18  HIT:          0  MISS:         18
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.65716 instructions: 4308626 cycles: 2600000
cpu1_DTLB TOTAL     ACCESS:      18674  HIT:      18367  MISS:        307
cpu1_DTLB LOAD      ACCESS:      14010  HIT:      13749  MISS:        261
cpu1_DTLB RFO       ACCESS:       4664  HIT:       4618  MISS:         46
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10551  HIT:      10545  MISS:          6
cpu1_ITLB LOAD      ACCESS:      10551  HIT:      10545  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       7085  HIT:       7051  MISS:         34
cpu1_L1I LOAD      ACCESS:       7085  HIT:       7051  MISS:         34
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        313  HIT:        304  MISS:          9
cpu1_STLB LOAD      ACCESS:        267  HIT:        258  MISS:          9
cpu1_STLB RFO       ACCESS:         46  HIT:         46  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      22912  HIT:      22800  MISS:        112
cpu1_L1D LOAD      ACCESS:      12817  HIT:      12712  MISS:        105
cpu1_L1D RFO       ACCESS:      10086  HIT:      10079  MISS:          7
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        152  HIT:         70  MISS:         82
cpu1_L2C LOAD      ACCESS:        139  HIT:         64  MISS:         75
cpu1_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
LLC TOTAL     ACCESS:         82  HIT:          0  MISS:         82
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.68099 instructions: 4370565 cycles: 2600000
cpu2_DTLB TOTAL     ACCESS:      20576  HIT:      20423  MISS:        153
cpu2_DTLB LOAD      ACCESS:      16923  HIT:      16797  MISS:        126
cpu2_DTLB RFO       ACCESS:       3653  HIT:       3626  MISS:         27
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      14393  HIT:      14393  MISS:          0
cpu2_ITLB LOAD      ACCESS:      14393  HIT:      14393  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       5511  HIT:       5510  MISS:          1
cpu2_L1I LOAD      ACCESS:       5511  HIT:       5510  MISS:          1
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        153  HIT:        153  MISS:          0
cpu2_STLB LOAD      ACCESS:        126  HIT:        126  MISS:          0
cpu2_STLB RFO       ACCESS:         27  HIT:         27  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      21131  HIT:      21075  MISS:         56
cpu2_L1D LOAD      ACCESS:      14173  HIT:      14117  MISS:         56
cpu2_L1D RFO       ACCESS:       6958  HIT:       6958  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:         63  HIT:         61  MISS:          2
cpu2_L2C LOAD      ACCESS:         57  HIT:         55  MISS:          2
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
LLC TOTAL     ACCESS:          2  HIT:          0  MISS:          2
LLC LOAD      ACCESS:          2  HIT:          0  MISS:          2
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.67996 instructions: 4367883 cycles: 2600000
cpu3_DTLB TOTAL     ACCESS:      21368  HIT:      21213  MISS:        155
cpu3_DTLB LOAD      ACCESS:      17594  HIT:      17467  MISS:        127
cpu3_DTLB RFO       ACCESS:       3774  HIT:       3746  MISS:         28
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      14539  HIT:      14539  MISS:          0
cpu3_ITLB LOAD      ACCESS:      14539  HIT:      14539  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5566  HIT:       5566  MISS:          0
cpu3_L1I LOAD      ACCESS:       5566  HIT:       5566  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        155  HIT:        155  MISS:          0
cpu3_STLB LOAD      ACCESS:        127  HIT:        127  MISS:          0
cpu3_STLB RFO       ACCESS:         28  HIT:         28  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      21348  HIT:      21290  MISS:         58
cpu3_L1D LOAD      ACCESS:      14285  HIT:      14227  MISS:         58
cpu3_L1D RFO       ACCESS:       7063  HIT:       7063  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:         63  HIT:         63  MISS:          0
cpu3_L2C LOAD      ACCESS:         58  HIT:         58  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.6813 instructions: 4371375 cycles: 2600000
cpu0_DTLB TOTAL     ACCESS:      20506  HIT:      20330  MISS:        176
cpu0_DTLB LOAD      ACCESS:      16762  HIT:      16614  MISS:        148
cpu0_DTLB RFO       ACCESS:       3744  HIT:       3716  MISS:         28
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.267 cycles
cpu0_ITLB TOTAL     ACCESS:      14263  HIT:      14263  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14263  HIT:      14263  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5494  HIT:       5491  MISS:          3
cpu0_L1I LOAD      ACCESS:       5494  HIT:       5491  MISS:          3
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10 cycles
cpu0_STLB TOTAL     ACCESS:        176  HIT:        172  MISS:          4
cpu0_STLB LOAD      ACCESS:        148  HIT:        144  MISS:          4
cpu0_STLB RFO       ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.25 cycles
cpu0_L1D TOTAL     ACCESS:      20785  HIT:      20717  MISS:         68
cpu0_L1D LOAD      ACCESS:      13880  HIT:      13812  MISS:         68
cpu0_L1D RFO       ACCESS:       6901  HIT:       6901  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          4  HIT:          4  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 59.6765 cycles
cpu0_L2C TOTAL     ACCESS:         79  HIT:         61  MISS:         18
cpu0_L2C LOAD      ACCESS:         71  HIT:         53  MISS:         18
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.5 cycles
LLC TOTAL     ACCESS:         18  HIT:          0  MISS:         18
LLC LOAD      ACCESS:         18  HIT:          0  MISS:         18
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 880.722 cycles

CPU 1 cumulative IPC: 1.65716 instructions: 4308626 cycles: 2600000
cpu1_DTLB TOTAL     ACCESS:      18674  HIT:      18367  MISS:        307
cpu1_DTLB LOAD      ACCESS:      14010  HIT:      13749  MISS:        261
cpu1_DTLB RFO       ACCESS:       4664  HIT:       4618  MISS:         46
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 14.8827 cycles
cpu1_ITLB TOTAL     ACCESS:      10551  HIT:      10545  MISS:          6
cpu1_ITLB LOAD      ACCESS:      10551  HIT:      10545  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       7085  HIT:       7051  MISS:         34
cpu1_L1I LOAD      ACCESS:       7085  HIT:       7051  MISS:         34
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.2647 cycles
cpu1_STLB TOTAL     ACCESS:        313  HIT:        304  MISS:          9
cpu1_STLB LOAD      ACCESS:        267  HIT:        258  MISS:          9
cpu1_STLB RFO       ACCESS:         46  HIT:         46  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208.556 cycles
cpu1_L1D TOTAL     ACCESS:      22912  HIT:      22800  MISS:        112
cpu1_L1D LOAD      ACCESS:      12817  HIT:      12712  MISS:        105
cpu1_L1D RFO       ACCESS:      10086  HIT:      10079  MISS:          7
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 137.929 cycles
cpu1_L2C TOTAL     ACCESS:        152  HIT:         70  MISS:         82
cpu1_L2C LOAD      ACCESS:        139  HIT:         64  MISS:         75
cpu1_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 173.024 cycles
LLC TOTAL     ACCESS:         82  HIT:          0  MISS:         82
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 193.329 cycles

CPU 2 cumulative IPC: 1.68099 instructions: 4370565 cycles: 2600000
cpu2_DTLB TOTAL     ACCESS:      20576  HIT:      20423  MISS:        153
cpu2_DTLB LOAD      ACCESS:      16923  HIT:      16797  MISS:        126
cpu2_DTLB RFO       ACCESS:       3653  HIT:       3626  MISS:         27
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.78431 cycles
cpu2_ITLB TOTAL     ACCESS:      14393  HIT:      14393  MISS:          0
cpu2_ITLB LOAD      ACCESS:      14393  HIT:      14393  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       5511  HIT:       5510  MISS:          1
cpu2_L1I LOAD      ACCESS:       5511  HIT:       5510  MISS:          1
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 10 cycles
cpu2_STLB TOTAL     ACCESS:        153  HIT:        153  MISS:          0
cpu2_STLB LOAD      ACCESS:        126  HIT:        126  MISS:          0
cpu2_STLB RFO       ACCESS:         27  HIT:         27  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      21131  HIT:      21075  MISS:         56
cpu2_L1D LOAD      ACCESS:      14173  HIT:      14117  MISS:         56
cpu2_L1D RFO       ACCESS:       6958  HIT:       6958  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 19.9643 cycles
cpu2_L2C TOTAL     ACCESS:         63  HIT:         61  MISS:          2
cpu2_L2C LOAD      ACCESS:         57  HIT:         55  MISS:          2
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 251 cycles
LLC TOTAL     ACCESS:          2  HIT:          0  MISS:          2
LLC LOAD      ACCESS:          2  HIT:          0  MISS:          2
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 7926.5 cycles

CPU 3 cumulative IPC: 1.67996 instructions: 4367883 cycles: 2600000
cpu3_DTLB TOTAL     ACCESS:      21368  HIT:      21213  MISS:        155
cpu3_DTLB LOAD      ACCESS:      17594  HIT:      17467  MISS:        127
cpu3_DTLB RFO       ACCESS:       3774  HIT:       3746  MISS:         28
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      14539  HIT:      14539  MISS:          0
cpu3_ITLB LOAD      ACCESS:      14539  HIT:      14539  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       5566  HIT:       5566  MISS:          0
cpu3_L1I LOAD      ACCESS:       5566  HIT:       5566  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:        155  HIT:        155  MISS:          0
cpu3_STLB LOAD      ACCESS:        127  HIT:        127  MISS:          0
cpu3_STLB RFO       ACCESS:         28  HIT:         28  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      21348  HIT:      21290  MISS:         58
cpu3_L1D LOAD      ACCESS:      14285  HIT:      14227  MISS:         58
cpu3_L1D RFO       ACCESS:       7063  HIT:       7063  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11.0172 cycles
cpu3_L2C TOTAL     ACCESS:         63  HIT:         63  MISS:          0
cpu3_L2C LOAD      ACCESS:         58  HIT:         58  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         10  ROW_BUFFER_MISS:         92
 DBUS AVG_CONGESTED_CYCLE:    3.87562
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.1775% MPKI: 0.373548 Average ROB Occupancy at Mispredict: 41.3895
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.373109
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000457522
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.2258% MPKI: 0.288242 Average ROB Occupancy at Mispredict: 48.4678
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.287563
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000696278
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 96.199% MPKI: 0.385523 Average ROB Occupancy at Mispredict: 41.1466
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.385076
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000457607
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 96.2478% MPKI: 0.387602 Average ROB Occupancy at Mispredict: 41.446
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.387144
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000457888
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 10 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.65789 instructions: 4476312 cycles: 2700000
cpu0_DTLB TOTAL     ACCESS:      22178  HIT:      22065  MISS:        113
cpu0_DTLB LOAD      ACCESS:      16786  HIT:      16682  MISS:        104
cpu0_DTLB RFO       ACCESS:       5392  HIT:       5383  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       6449  HIT:       6442  MISS:          7
cpu0_ITLB LOAD      ACCESS:       6449  HIT:       6442  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      16415  HIT:      16333  MISS:         82
cpu0_L1I LOAD      ACCESS:      16415  HIT:      16333  MISS:         82
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        120  HIT:         99  MISS:         21
cpu0_STLB LOAD      ACCESS:        111  HIT:         93  MISS:         18
cpu0_STLB RFO       ACCESS:          9  HIT:          6  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      27603  HIT:      27501  MISS:        102
cpu0_L1D LOAD      ACCESS:      18584  HIT:      18495  MISS:         89
cpu0_L1D RFO       ACCESS:       8998  HIT:       8988  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        200  HIT:         32  MISS:        168
cpu0_L2C LOAD      ACCESS:        171  HIT:         12  MISS:        159
cpu0_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         16  HIT:         16  MISS:          0
LLC TOTAL     ACCESS:        168  HIT:          0  MISS:        168
LLC LOAD      ACCESS:        159  HIT:          0  MISS:        159
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62905 instructions: 4398431 cycles: 2700000
cpu1_DTLB TOTAL     ACCESS:      15452  HIT:      15276  MISS:        176
cpu1_DTLB LOAD      ACCESS:      12209  HIT:      12048  MISS:        161
cpu1_DTLB RFO       ACCESS:       3243  HIT:       3228  MISS:         15
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       8606  HIT:       8599  MISS:          7
cpu1_ITLB LOAD      ACCESS:       8606  HIT:       8599  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6765  HIT:       6680  MISS:         85
cpu1_L1I LOAD      ACCESS:       6765  HIT:       6680  MISS:         85
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        183  HIT:        158  MISS:         25
cpu1_STLB LOAD      ACCESS:        168  HIT:        146  MISS:         22
cpu1_STLB RFO       ACCESS:         15  HIT:         12  MISS:          3
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      17593  HIT:      17445  MISS:        148
cpu1_L1D LOAD      ACCESS:      11492  HIT:      11357  MISS:        135
cpu1_L1D RFO       ACCESS:       6076  HIT:       6066  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        259  HIT:         74  MISS:        185
cpu1_L2C LOAD      ACCESS:        220  HIT:         44  MISS:        176
cpu1_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         26  HIT:         26  MISS:          0
LLC TOTAL     ACCESS:        185  HIT:          0  MISS:        185
LLC LOAD      ACCESS:        176  HIT:          0  MISS:        176
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.65417 instructions: 4466272 cycles: 2700000
cpu2_DTLB TOTAL     ACCESS:      20195  HIT:      20053  MISS:        142
cpu2_DTLB LOAD      ACCESS:      15246  HIT:      15115  MISS:        131
cpu2_DTLB RFO       ACCESS:       4949  HIT:       4938  MISS:         11
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:       5773  HIT:       5766  MISS:          7
cpu2_ITLB LOAD      ACCESS:       5773  HIT:       5766  MISS:          7
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:      14950  HIT:      14866  MISS:         84
cpu2_L1I LOAD      ACCESS:      14950  HIT:      14866  MISS:         84
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        149  HIT:        124  MISS:         25
cpu2_STLB LOAD      ACCESS:        138  HIT:        116  MISS:         22
cpu2_STLB RFO       ACCESS:         11  HIT:          8  MISS:          3
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      25286  HIT:      25168  MISS:        118
cpu2_L1D LOAD      ACCESS:      16900  HIT:      16795  MISS:        105
cpu2_L1D RFO       ACCESS:       8361  HIT:       8351  MISS:         10
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:        220  HIT:         36  MISS:        184
cpu2_L2C LOAD      ACCESS:        189  HIT:         14  MISS:        175
cpu2_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:         18  HIT:         18  MISS:          0
LLC TOTAL     ACCESS:        184  HIT:          0  MISS:        184
LLC LOAD      ACCESS:        175  HIT:          0  MISS:        175
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.65281 instructions: 4462597 cycles: 2700000
cpu3_DTLB TOTAL     ACCESS:      20223  HIT:      20079  MISS:        144
cpu3_DTLB LOAD      ACCESS:      15226  HIT:      15093  MISS:        133
cpu3_DTLB RFO       ACCESS:       4997  HIT:       4986  MISS:         11
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:       5896  HIT:       5889  MISS:          7
cpu3_ITLB LOAD      ACCESS:       5896  HIT:       5889  MISS:          7
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:      14480  HIT:      14395  MISS:         85
cpu3_L1I LOAD      ACCESS:      14480  HIT:      14395  MISS:         85
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        151  HIT:        126  MISS:         25
cpu3_STLB LOAD      ACCESS:        140  HIT:        118  MISS:         22
cpu3_STLB RFO       ACCESS:         11  HIT:          8  MISS:          3
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      24792  HIT:      24672  MISS:        120
cpu3_L1D LOAD      ACCESS:      16529  HIT:      16422  MISS:        107
cpu3_L1D RFO       ACCESS:       8238  HIT:       8228  MISS:         10
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:        223  HIT:         37  MISS:        186
cpu3_L2C LOAD      ACCESS:        192  HIT:         15  MISS:        177
cpu3_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:         18  HIT:         18  MISS:          0
LLC TOTAL     ACCESS:        186  HIT:          0  MISS:        186
LLC LOAD      ACCESS:        177  HIT:          0  MISS:        177
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.65789 instructions: 4476312 cycles: 2700000
cpu0_DTLB TOTAL     ACCESS:      22178  HIT:      22065  MISS:        113
cpu0_DTLB LOAD      ACCESS:      16786  HIT:      16682  MISS:        104
cpu0_DTLB RFO       ACCESS:       5392  HIT:       5383  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 36.7522 cycles
cpu0_ITLB TOTAL     ACCESS:       6449  HIT:       6442  MISS:          7
cpu0_ITLB LOAD      ACCESS:       6449  HIT:       6442  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 186.286 cycles
cpu0_L1I TOTAL     ACCESS:      16415  HIT:      16333  MISS:         82
cpu0_L1I LOAD      ACCESS:      16415  HIT:      16333  MISS:         82
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 204.049 cycles
cpu0_STLB TOTAL     ACCESS:        120  HIT:         99  MISS:         21
cpu0_STLB LOAD      ACCESS:        111  HIT:         93  MISS:         18
cpu0_STLB RFO       ACCESS:          9  HIT:          6  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.571 cycles
cpu0_L1D TOTAL     ACCESS:      27603  HIT:      27501  MISS:        102
cpu0_L1D LOAD      ACCESS:      18584  HIT:      18495  MISS:         89
cpu0_L1D RFO       ACCESS:       8998  HIT:       8988  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         21  HIT:         18  MISS:          3
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 203.51 cycles
cpu0_L2C TOTAL     ACCESS:        200  HIT:         32  MISS:        168
cpu0_L2C LOAD      ACCESS:        171  HIT:         12  MISS:        159
cpu0_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         16  HIT:         16  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 211.006 cycles
LLC TOTAL     ACCESS:        168  HIT:          0  MISS:        168
LLC LOAD      ACCESS:        159  HIT:          0  MISS:        159
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 786.024 cycles

CPU 1 cumulative IPC: 1.62905 instructions: 4398431 cycles: 2700000
cpu1_DTLB TOTAL     ACCESS:      15452  HIT:      15276  MISS:        176
cpu1_DTLB LOAD      ACCESS:      12209  HIT:      12048  MISS:        161
cpu1_DTLB RFO       ACCESS:       3243  HIT:       3228  MISS:         15
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 31.4716 cycles
cpu1_ITLB TOTAL     ACCESS:       8606  HIT:       8599  MISS:          7
cpu1_ITLB LOAD      ACCESS:       8606  HIT:       8599  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 187.714 cycles
cpu1_L1I TOTAL     ACCESS:       6765  HIT:       6680  MISS:         85
cpu1_L1I LOAD      ACCESS:       6765  HIT:       6680  MISS:         85
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 156.671 cycles
cpu1_STLB TOTAL     ACCESS:        183  HIT:        158  MISS:         25
cpu1_STLB LOAD      ACCESS:        168  HIT:        146  MISS:         22
cpu1_STLB RFO       ACCESS:         15  HIT:         12  MISS:          3
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 209.36 cycles
cpu1_L1D TOTAL     ACCESS:      17593  HIT:      17445  MISS:        148
cpu1_L1D LOAD      ACCESS:      11492  HIT:      11357  MISS:        135
cpu1_L1D RFO       ACCESS:       6076  HIT:       6066  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         25  HIT:         22  MISS:          3
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 147.919 cycles
cpu1_L2C TOTAL     ACCESS:        259  HIT:         74  MISS:        185
cpu1_L2C LOAD      ACCESS:        220  HIT:         44  MISS:        176
cpu1_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         26  HIT:         26  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 176.405 cycles
LLC TOTAL     ACCESS:        185  HIT:          0  MISS:        185
LLC LOAD      ACCESS:        176  HIT:          0  MISS:        176
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 713.795 cycles

CPU 2 cumulative IPC: 1.65417 instructions: 4466272 cycles: 2700000
cpu2_DTLB TOTAL     ACCESS:      20195  HIT:      20053  MISS:        142
cpu2_DTLB LOAD      ACCESS:      15246  HIT:      15115  MISS:        131
cpu2_DTLB RFO       ACCESS:       4949  HIT:       4938  MISS:         11
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 37.0493 cycles
cpu2_ITLB TOTAL     ACCESS:       5773  HIT:       5766  MISS:          7
cpu2_ITLB LOAD      ACCESS:       5773  HIT:       5766  MISS:          7
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 187.143 cycles
cpu2_L1I TOTAL     ACCESS:      14950  HIT:      14866  MISS:         84
cpu2_L1I LOAD      ACCESS:      14950  HIT:      14866  MISS:         84
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 190.226 cycles
cpu2_STLB TOTAL     ACCESS:        149  HIT:        124  MISS:         25
cpu2_STLB LOAD      ACCESS:        138  HIT:        116  MISS:         22
cpu2_STLB RFO       ACCESS:         11  HIT:          8  MISS:          3
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 209.4 cycles
cpu2_L1D TOTAL     ACCESS:      25286  HIT:      25168  MISS:        118
cpu2_L1D LOAD      ACCESS:      16900  HIT:      16795  MISS:        105
cpu2_L1D RFO       ACCESS:       8361  HIT:       8351  MISS:         10
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:         25  HIT:         22  MISS:          3
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 218.025 cycles
cpu2_L2C TOTAL     ACCESS:        220  HIT:         36  MISS:        184
cpu2_L2C LOAD      ACCESS:        189  HIT:         14  MISS:        175
cpu2_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:         18  HIT:         18  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 214.435 cycles
LLC TOTAL     ACCESS:        184  HIT:          0  MISS:        184
LLC LOAD      ACCESS:        175  HIT:          0  MISS:        175
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 717.674 cycles

CPU 3 cumulative IPC: 1.65281 instructions: 4462597 cycles: 2700000
cpu3_DTLB TOTAL     ACCESS:      20223  HIT:      20079  MISS:        144
cpu3_DTLB LOAD      ACCESS:      15226  HIT:      15093  MISS:        133
cpu3_DTLB RFO       ACCESS:       4997  HIT:       4986  MISS:         11
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 36.7708 cycles
cpu3_ITLB TOTAL     ACCESS:       5896  HIT:       5889  MISS:          7
cpu3_ITLB LOAD      ACCESS:       5896  HIT:       5889  MISS:          7
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 187.143 cycles
cpu3_L1I TOTAL     ACCESS:      14480  HIT:      14395  MISS:         85
cpu3_L1I LOAD      ACCESS:      14480  HIT:      14395  MISS:         85
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 195.906 cycles
cpu3_STLB TOTAL     ACCESS:        151  HIT:        126  MISS:         25
cpu3_STLB LOAD      ACCESS:        140  HIT:        118  MISS:         22
cpu3_STLB RFO       ACCESS:         11  HIT:          8  MISS:          3
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 209.24 cycles
cpu3_L1D TOTAL     ACCESS:      24792  HIT:      24672  MISS:        120
cpu3_L1D LOAD      ACCESS:      16529  HIT:      16422  MISS:        107
cpu3_L1D RFO       ACCESS:       8238  HIT:       8228  MISS:         10
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:         25  HIT:         22  MISS:          3
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 210.875 cycles
cpu3_L2C TOTAL     ACCESS:        223  HIT:         37  MISS:        186
cpu3_L2C LOAD      ACCESS:        192  HIT:         15  MISS:        177
cpu3_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:         18  HIT:         18  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 213.425 cycles
LLC TOTAL     ACCESS:        186  HIT:          0  MISS:        186
LLC LOAD      ACCESS:        177  HIT:          0  MISS:        177
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 709.957 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         37  ROW_BUFFER_MISS:        686
 DBUS AVG_CONGESTED_CYCLE:    3.86564
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.8676% MPKI: 0.213335 Average ROB Occupancy at Mispredict: 35.7518
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00357437
BRANCH_INDIRECT: 0.00379777
BRANCH_CONDITIONAL: 0.198824
BRANCH_DIRECT_CALL: 0.00357437
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00357437


CPU 1 Branch Prediction Accuracy: 95.7662% MPKI: 0.256213 Average ROB Occupancy at Mispredict: 38.2662
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00363766
BRANCH_INDIRECT: 0.0029556
BRANCH_CONDITIONAL: 0.242359
BRANCH_DIRECT_CALL: 0.00363766
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00363766


CPU 2 Branch Prediction Accuracy: 95.7819% MPKI: 0.198818 Average ROB Occupancy at Mispredict: 35.0788
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00358241
BRANCH_INDIRECT: 0.00380631
BRANCH_CONDITIONAL: 0.18427
BRANCH_DIRECT_CALL: 0.00358241
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00358241


CPU 3 Branch Prediction Accuracy: 95.7616% MPKI: 0.20078 Average ROB Occupancy at Mispredict: 35.3683
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00358536
BRANCH_INDIRECT: 0.00380944
BRANCH_CONDITIONAL: 0.186214
BRANCH_DIRECT_CALL: 0.00358536
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00358536

(Simulation time: 0 hr 1 min 11 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.658 instructions: 4642412 cycles: 2800000
cpu0_DTLB TOTAL     ACCESS:      34296  HIT:      34264  MISS:         32
cpu0_DTLB LOAD      ACCESS:      26523  HIT:      26493  MISS:         30
cpu0_DTLB RFO       ACCESS:       7773  HIT:       7771  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9778  HIT:       9778  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9778  HIT:       9778  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      26042  HIT:      26042  MISS:          0
cpu0_L1I LOAD      ACCESS:      26042  HIT:      26042  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         32  HIT:         32  MISS:          0
cpu0_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      42614  HIT:      42611  MISS:          3
cpu0_L1D LOAD      ACCESS:      29772  HIT:      29769  MISS:          3
cpu0_L1D RFO       ACCESS:      12842  HIT:      12842  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62838 instructions: 4559478 cycles: 2800000
cpu1_DTLB TOTAL     ACCESS:      31881  HIT:      31857  MISS:         24
cpu1_DTLB LOAD      ACCESS:      24724  HIT:      24701  MISS:         23
cpu1_DTLB RFO       ACCESS:       7157  HIT:       7156  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9339  HIT:       9339  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9339  HIT:       9339  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      25382  HIT:      25382  MISS:          0
cpu1_L1I LOAD      ACCESS:      25382  HIT:      25382  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      41311  HIT:      41308  MISS:          3
cpu1_L1D LOAD      ACCESS:      28777  HIT:      28774  MISS:          3
cpu1_L1D RFO       ACCESS:      12534  HIT:      12534  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          2  MISS:          1
cpu1_L2C LOAD      ACCESS:          3  HIT:          2  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.6539 instructions: 4630919 cycles: 2800000
cpu2_DTLB TOTAL     ACCESS:      33682  HIT:      33660  MISS:         22
cpu2_DTLB LOAD      ACCESS:      26094  HIT:      26074  MISS:         20
cpu2_DTLB RFO       ACCESS:       7588  HIT:       7586  MISS:          2
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:       9502  HIT:       9502  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9502  HIT:       9502  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:      25826  HIT:      25826  MISS:          0
cpu2_L1I LOAD      ACCESS:      25826  HIT:      25826  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu2_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu2_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      42129  HIT:      42126  MISS:          3
cpu2_L1D LOAD      ACCESS:      29557  HIT:      29554  MISS:          3
cpu2_L1D RFO       ACCESS:      12572  HIT:      12572  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.65254 instructions: 4627104 cycles: 2800000
cpu3_DTLB TOTAL     ACCESS:      34514  HIT:      34492  MISS:         22
cpu3_DTLB LOAD      ACCESS:      26676  HIT:      26656  MISS:         20
cpu3_DTLB RFO       ACCESS:       7838  HIT:       7836  MISS:          2
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:       9529  HIT:       9529  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9529  HIT:       9529  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:      25804  HIT:      25804  MISS:          0
cpu3_L1I LOAD      ACCESS:      25804  HIT:      25804  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu3_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu3_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      42102  HIT:      42098  MISS:          4
cpu3_L1D LOAD      ACCESS:      29536  HIT:      29532  MISS:          4
cpu3_L1D RFO       ACCESS:      12566  HIT:      12566  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.658 instructions: 4642412 cycles: 2800000
cpu0_DTLB TOTAL     ACCESS:      34296  HIT:      34264  MISS:         32
cpu0_DTLB LOAD      ACCESS:      26523  HIT:      26493  MISS:         30
cpu0_DTLB RFO       ACCESS:       7773  HIT:       7771  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:       9778  HIT:       9778  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9778  HIT:       9778  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      26042  HIT:      26042  MISS:          0
cpu0_L1I LOAD      ACCESS:      26042  HIT:      26042  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         32  HIT:         32  MISS:          0
cpu0_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      42614  HIT:      42611  MISS:          3
cpu0_L1D LOAD      ACCESS:      29772  HIT:      29769  MISS:          3
cpu0_L1D RFO       ACCESS:      12842  HIT:      12842  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62838 instructions: 4559478 cycles: 2800000
cpu1_DTLB TOTAL     ACCESS:      31881  HIT:      31857  MISS:         24
cpu1_DTLB LOAD      ACCESS:      24724  HIT:      24701  MISS:         23
cpu1_DTLB RFO       ACCESS:       7157  HIT:       7156  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.79167 cycles
cpu1_ITLB TOTAL     ACCESS:       9339  HIT:       9339  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9339  HIT:       9339  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      25382  HIT:      25382  MISS:          0
cpu1_L1I LOAD      ACCESS:      25382  HIT:      25382  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      41311  HIT:      41308  MISS:          3
cpu1_L1D LOAD      ACCESS:      28777  HIT:      28774  MISS:          3
cpu1_L1D RFO       ACCESS:      12534  HIT:      12534  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 72.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          2  MISS:          1
cpu1_L2C LOAD      ACCESS:          3  HIT:          2  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

CPU 2 cumulative IPC: 1.6539 instructions: 4630919 cycles: 2800000
cpu2_DTLB TOTAL     ACCESS:      33682  HIT:      33660  MISS:         22
cpu2_DTLB LOAD      ACCESS:      26094  HIT:      26074  MISS:         20
cpu2_DTLB RFO       ACCESS:       7588  HIT:       7586  MISS:          2
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 9.13636 cycles
cpu2_ITLB TOTAL     ACCESS:       9502  HIT:       9502  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9502  HIT:       9502  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:      25826  HIT:      25826  MISS:          0
cpu2_L1I LOAD      ACCESS:      25826  HIT:      25826  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu2_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu2_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      42129  HIT:      42126  MISS:          3
cpu2_L1D LOAD      ACCESS:      29557  HIT:      29554  MISS:          3
cpu2_L1D RFO       ACCESS:      12572  HIT:      12572  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.65254 instructions: 4627104 cycles: 2800000
cpu3_DTLB TOTAL     ACCESS:      34514  HIT:      34492  MISS:         22
cpu3_DTLB LOAD      ACCESS:      26676  HIT:      26656  MISS:         20
cpu3_DTLB RFO       ACCESS:       7838  HIT:       7836  MISS:          2
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:       9529  HIT:       9529  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9529  HIT:       9529  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:      25804  HIT:      25804  MISS:          0
cpu3_L1I LOAD      ACCESS:      25804  HIT:      25804  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu3_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu3_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      42102  HIT:      42098  MISS:          4
cpu3_L1D LOAD      ACCESS:      29536  HIT:      29532  MISS:          4
cpu3_L1D RFO       ACCESS:      12566  HIT:      12566  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11.25 cycles
cpu3_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          1
 DBUS AVG_CONGESTED_CYCLE:    3.86564
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.3965% MPKI: 0.282598 Average ROB Occupancy at Mispredict: 38.1303
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00129243
BRANCH_CONDITIONAL: 0.281319
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.3892% MPKI: 0.280499 Average ROB Occupancy at Mispredict: 37.3815
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00175459
BRANCH_CONDITIONAL: 0.27876
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 96.4055% MPKI: 0.280066 Average ROB Occupancy at Mispredict: 37.2868
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000863759
BRANCH_CONDITIONAL: 0.27921
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 96.397% MPKI: 0.280953 Average ROB Occupancy at Mispredict: 36.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000864472
BRANCH_CONDITIONAL: 0.280089
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 12 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.65595 instructions: 4802249 cycles: 2900000
cpu0_DTLB TOTAL     ACCESS:      33407  HIT:      33346  MISS:         61
cpu0_DTLB LOAD      ACCESS:      25564  HIT:      25503  MISS:         61
cpu0_DTLB RFO       ACCESS:       7843  HIT:       7843  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9594  HIT:       9594  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9594  HIT:       9594  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      24948  HIT:      24948  MISS:          0
cpu0_L1I LOAD      ACCESS:      24948  HIT:      24948  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         61  HIT:         61  MISS:          0
cpu0_STLB LOAD      ACCESS:         61  HIT:         61  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      41619  HIT:      41616  MISS:          3
cpu0_L1D LOAD      ACCESS:      28540  HIT:      28537  MISS:          3
cpu0_L1D RFO       ACCESS:      13079  HIT:      13079  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62704 instructions: 4718407 cycles: 2900000
cpu1_DTLB TOTAL     ACCESS:      31681  HIT:      31626  MISS:         55
cpu1_DTLB LOAD      ACCESS:      24444  HIT:      24390  MISS:         54
cpu1_DTLB RFO       ACCESS:       7237  HIT:       7236  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9273  HIT:       9273  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9273  HIT:       9273  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      24844  HIT:      24844  MISS:          0
cpu1_L1I LOAD      ACCESS:      24844  HIT:      24844  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu1_STLB LOAD      ACCESS:         54  HIT:         54  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      41174  HIT:      41169  MISS:          5
cpu1_L1D LOAD      ACCESS:      28403  HIT:      28398  MISS:          5
cpu1_L1D RFO       ACCESS:      12771  HIT:      12771  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.65098 instructions: 4787855 cycles: 2900000
cpu2_DTLB TOTAL     ACCESS:      32512  HIT:      32450  MISS:         62
cpu2_DTLB LOAD      ACCESS:      24912  HIT:      24850  MISS:         62
cpu2_DTLB RFO       ACCESS:       7600  HIT:       7600  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:       9275  HIT:       9275  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9275  HIT:       9275  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:      24533  HIT:      24533  MISS:          0
cpu2_L1I LOAD      ACCESS:      24533  HIT:      24533  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         62  HIT:         62  MISS:          0
cpu2_STLB LOAD      ACCESS:         62  HIT:         62  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      40860  HIT:      40857  MISS:          3
cpu2_L1D LOAD      ACCESS:      28024  HIT:      28021  MISS:          3
cpu2_L1D RFO       ACCESS:      12836  HIT:      12836  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.64994 instructions: 4784838 cycles: 2900000
cpu3_DTLB TOTAL     ACCESS:      33418  HIT:      33357  MISS:         61
cpu3_DTLB LOAD      ACCESS:      25511  HIT:      25450  MISS:         61
cpu3_DTLB RFO       ACCESS:       7907  HIT:       7907  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:       9315  HIT:       9315  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9315  HIT:       9315  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:      24659  HIT:      24659  MISS:          0
cpu3_L1I LOAD      ACCESS:      24659  HIT:      24659  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         61  HIT:         61  MISS:          0
cpu3_STLB LOAD      ACCESS:         61  HIT:         61  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      41064  HIT:      41061  MISS:          3
cpu3_L1D LOAD      ACCESS:      28173  HIT:      28170  MISS:          3
cpu3_L1D RFO       ACCESS:      12891  HIT:      12891  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.65595 instructions: 4802249 cycles: 2900000
cpu0_DTLB TOTAL     ACCESS:      33407  HIT:      33346  MISS:         61
cpu0_DTLB LOAD      ACCESS:      25564  HIT:      25503  MISS:         61
cpu0_DTLB RFO       ACCESS:       7843  HIT:       7843  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.68852 cycles
cpu0_ITLB TOTAL     ACCESS:       9594  HIT:       9594  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9594  HIT:       9594  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      24948  HIT:      24948  MISS:          0
cpu0_L1I LOAD      ACCESS:      24948  HIT:      24948  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         61  HIT:         61  MISS:          0
cpu0_STLB LOAD      ACCESS:         61  HIT:         61  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      41619  HIT:      41616  MISS:          3
cpu0_L1D LOAD      ACCESS:      28540  HIT:      28537  MISS:          3
cpu0_L1D RFO       ACCESS:      13079  HIT:      13079  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62704 instructions: 4718407 cycles: 2900000
cpu1_DTLB TOTAL     ACCESS:      31681  HIT:      31626  MISS:         55
cpu1_DTLB LOAD      ACCESS:      24444  HIT:      24390  MISS:         54
cpu1_DTLB RFO       ACCESS:       7237  HIT:       7236  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.85455 cycles
cpu1_ITLB TOTAL     ACCESS:       9273  HIT:       9273  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9273  HIT:       9273  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      24844  HIT:      24844  MISS:          0
cpu1_L1I LOAD      ACCESS:      24844  HIT:      24844  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu1_STLB LOAD      ACCESS:         54  HIT:         54  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      41174  HIT:      41169  MISS:          5
cpu1_L1D LOAD      ACCESS:      28403  HIT:      28398  MISS:          5
cpu1_L1D RFO       ACCESS:      12771  HIT:      12771  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.65098 instructions: 4787855 cycles: 2900000
cpu2_DTLB TOTAL     ACCESS:      32512  HIT:      32450  MISS:         62
cpu2_DTLB LOAD      ACCESS:      24912  HIT:      24850  MISS:         62
cpu2_DTLB RFO       ACCESS:       7600  HIT:       7600  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 9.09677 cycles
cpu2_ITLB TOTAL     ACCESS:       9275  HIT:       9275  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9275  HIT:       9275  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:      24533  HIT:      24533  MISS:          0
cpu2_L1I LOAD      ACCESS:      24533  HIT:      24533  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         62  HIT:         62  MISS:          0
cpu2_STLB LOAD      ACCESS:         62  HIT:         62  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      40860  HIT:      40857  MISS:          3
cpu2_L1D LOAD      ACCESS:      28024  HIT:      28021  MISS:          3
cpu2_L1D RFO       ACCESS:      12836  HIT:      12836  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11.6667 cycles
cpu2_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.64994 instructions: 4784838 cycles: 2900000
cpu3_DTLB TOTAL     ACCESS:      33418  HIT:      33357  MISS:         61
cpu3_DTLB LOAD      ACCESS:      25511  HIT:      25450  MISS:         61
cpu3_DTLB RFO       ACCESS:       7907  HIT:       7907  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:       9315  HIT:       9315  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9315  HIT:       9315  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:      24659  HIT:      24659  MISS:          0
cpu3_L1I LOAD      ACCESS:      24659  HIT:      24659  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         61  HIT:         61  MISS:          0
cpu3_STLB LOAD      ACCESS:         61  HIT:         61  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      41064  HIT:      41061  MISS:          3
cpu3_L1D LOAD      ACCESS:      28173  HIT:      28170  MISS:          3
cpu3_L1D RFO       ACCESS:      12891  HIT:      12891  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.86564
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.2927% MPKI: 0.271943 Average ROB Occupancy at Mispredict: 37.9495
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000208236
BRANCH_INDIRECT: 0.00354001
BRANCH_CONDITIONAL: 0.268208
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.3972% MPKI: 0.266389 Average ROB Occupancy at Mispredict: 38.8401
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000211936
BRANCH_INDIRECT: 0.0023313
BRANCH_CONDITIONAL: 0.26386
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 96.2869% MPKI: 0.268172 Average ROB Occupancy at Mispredict: 37.3512
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000208862
BRANCH_INDIRECT: 0.00313293
BRANCH_CONDITIONAL: 0.264837
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 96.3019% MPKI: 0.268347 Average ROB Occupancy at Mispredict: 37.4829
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000208993
BRANCH_INDIRECT: 0.0031349
BRANCH_CONDITIONAL: 0.265004
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 14 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.6537 instructions: 4961108 cycles: 3000000
cpu0_DTLB TOTAL     ACCESS:      33182  HIT:      33111  MISS:         71
cpu0_DTLB LOAD      ACCESS:      25446  HIT:      25375  MISS:         71
cpu0_DTLB RFO       ACCESS:       7736  HIT:       7736  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9496  HIT:       9496  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9496  HIT:       9496  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      24809  HIT:      24809  MISS:          0
cpu0_L1I LOAD      ACCESS:      24809  HIT:      24809  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         71  HIT:         71  MISS:          0
cpu0_STLB LOAD      ACCESS:         71  HIT:         71  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      41350  HIT:      41349  MISS:          1
cpu0_L1D LOAD      ACCESS:      28426  HIT:      28425  MISS:          1
cpu0_L1D RFO       ACCESS:      12924  HIT:      12924  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62427 instructions: 4872818 cycles: 3000000
cpu1_DTLB TOTAL     ACCESS:      30890  HIT:      30828  MISS:         62
cpu1_DTLB LOAD      ACCESS:      23825  HIT:      23763  MISS:         62
cpu1_DTLB RFO       ACCESS:       7065  HIT:       7065  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9164  HIT:       9164  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9164  HIT:       9164  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      24119  HIT:      24119  MISS:          0
cpu1_L1I LOAD      ACCESS:      24119  HIT:      24119  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         62  HIT:         62  MISS:          0
cpu1_STLB LOAD      ACCESS:         62  HIT:         62  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      40105  HIT:      40105  MISS:          0
cpu1_L1D LOAD      ACCESS:      27628  HIT:      27628  MISS:          0
cpu1_L1D RFO       ACCESS:      12477  HIT:      12477  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.64826 instructions: 4944781 cycles: 3000000
cpu2_DTLB TOTAL     ACCESS:      32548  HIT:      32483  MISS:         65
cpu2_DTLB LOAD      ACCESS:      24986  HIT:      24921  MISS:         65
cpu2_DTLB RFO       ACCESS:       7562  HIT:       7562  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:       9194  HIT:       9194  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9194  HIT:       9194  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:      24485  HIT:      24485  MISS:          0
cpu2_L1I LOAD      ACCESS:      24485  HIT:      24485  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         65  HIT:         65  MISS:          0
cpu2_STLB LOAD      ACCESS:         65  HIT:         65  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      40771  HIT:      40770  MISS:          1
cpu2_L1D LOAD      ACCESS:      28126  HIT:      28125  MISS:          1
cpu2_L1D RFO       ACCESS:      12645  HIT:      12645  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.64735 instructions: 4942041 cycles: 3000000
cpu3_DTLB TOTAL     ACCESS:      33336  HIT:      33270  MISS:         66
cpu3_DTLB LOAD      ACCESS:      25537  HIT:      25471  MISS:         66
cpu3_DTLB RFO       ACCESS:       7799  HIT:       7799  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:       9233  HIT:       9233  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9233  HIT:       9233  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:      24521  HIT:      24521  MISS:          0
cpu3_L1I LOAD      ACCESS:      24521  HIT:      24521  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         66  HIT:         66  MISS:          0
cpu3_STLB LOAD      ACCESS:         66  HIT:         66  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      40837  HIT:      40836  MISS:          1
cpu3_L1D LOAD      ACCESS:      28175  HIT:      28174  MISS:          1
cpu3_L1D RFO       ACCESS:      12662  HIT:      12662  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.6537 instructions: 4961108 cycles: 3000000
cpu0_DTLB TOTAL     ACCESS:      33182  HIT:      33111  MISS:         71
cpu0_DTLB LOAD      ACCESS:      25446  HIT:      25375  MISS:         71
cpu0_DTLB RFO       ACCESS:       7736  HIT:       7736  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.53521 cycles
cpu0_ITLB TOTAL     ACCESS:       9496  HIT:       9496  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9496  HIT:       9496  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      24809  HIT:      24809  MISS:          0
cpu0_L1I LOAD      ACCESS:      24809  HIT:      24809  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         71  HIT:         71  MISS:          0
cpu0_STLB LOAD      ACCESS:         71  HIT:         71  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      41350  HIT:      41349  MISS:          1
cpu0_L1D LOAD      ACCESS:      28426  HIT:      28425  MISS:          1
cpu0_L1D RFO       ACCESS:      12924  HIT:      12924  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62427 instructions: 4872818 cycles: 3000000
cpu1_DTLB TOTAL     ACCESS:      30890  HIT:      30828  MISS:         62
cpu1_DTLB LOAD      ACCESS:      23825  HIT:      23763  MISS:         62
cpu1_DTLB RFO       ACCESS:       7065  HIT:       7065  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.79032 cycles
cpu1_ITLB TOTAL     ACCESS:       9164  HIT:       9164  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9164  HIT:       9164  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      24119  HIT:      24119  MISS:          0
cpu1_L1I LOAD      ACCESS:      24119  HIT:      24119  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         62  HIT:         62  MISS:          0
cpu1_STLB LOAD      ACCESS:         62  HIT:         62  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      40105  HIT:      40105  MISS:          0
cpu1_L1D LOAD      ACCESS:      27628  HIT:      27628  MISS:          0
cpu1_L1D RFO       ACCESS:      12477  HIT:      12477  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.64826 instructions: 4944781 cycles: 3000000
cpu2_DTLB TOTAL     ACCESS:      32548  HIT:      32483  MISS:         65
cpu2_DTLB LOAD      ACCESS:      24986  HIT:      24921  MISS:         65
cpu2_DTLB RFO       ACCESS:       7562  HIT:       7562  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.83077 cycles
cpu2_ITLB TOTAL     ACCESS:       9194  HIT:       9194  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9194  HIT:       9194  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:      24485  HIT:      24485  MISS:          0
cpu2_L1I LOAD      ACCESS:      24485  HIT:      24485  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         65  HIT:         65  MISS:          0
cpu2_STLB LOAD      ACCESS:         65  HIT:         65  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      40771  HIT:      40770  MISS:          1
cpu2_L1D LOAD      ACCESS:      28126  HIT:      28125  MISS:          1
cpu2_L1D RFO       ACCESS:      12645  HIT:      12645  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.64735 instructions: 4942041 cycles: 3000000
cpu3_DTLB TOTAL     ACCESS:      33336  HIT:      33270  MISS:         66
cpu3_DTLB LOAD      ACCESS:      25537  HIT:      25471  MISS:         66
cpu3_DTLB RFO       ACCESS:       7799  HIT:       7799  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:       9233  HIT:       9233  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9233  HIT:       9233  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:      24521  HIT:      24521  MISS:          0
cpu3_L1I LOAD      ACCESS:      24521  HIT:      24521  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         66  HIT:         66  MISS:          0
cpu3_STLB LOAD      ACCESS:         66  HIT:         66  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      40837  HIT:      40836  MISS:          1
cpu3_L1D LOAD      ACCESS:      28175  HIT:      28174  MISS:          1
cpu3_L1D RFO       ACCESS:      12662  HIT:      12662  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 12 cycles
cpu3_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.86564
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.2527% MPKI: 0.263236 Average ROB Occupancy at Mispredict: 38.0398
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00241881
BRANCH_CONDITIONAL: 0.260829
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.1686% MPKI: 0.267182 Average ROB Occupancy at Mispredict: 36.5161
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00246264
BRANCH_CONDITIONAL: 0.264734
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 96.2328% MPKI: 0.262492 Average ROB Occupancy at Mispredict: 36.8382
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0024268
BRANCH_CONDITIONAL: 0.260072
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 96.2411% MPKI: 0.262644 Average ROB Occupancy at Mispredict: 36.6287
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00242815
BRANCH_CONDITIONAL: 0.260216
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 15 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.65312 instructions: 5124659 cycles: 3100000
cpu0_DTLB TOTAL     ACCESS:      34057  HIT:      33980  MISS:         77
cpu0_DTLB LOAD      ACCESS:      26061  HIT:      25986  MISS:         75
cpu0_DTLB RFO       ACCESS:       7996  HIT:       7994  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9584  HIT:       9584  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9584  HIT:       9584  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      25582  HIT:      25582  MISS:          0
cpu0_L1I LOAD      ACCESS:      25582  HIT:      25582  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         77  HIT:         77  MISS:          0
cpu0_STLB LOAD      ACCESS:         75  HIT:         75  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      42501  HIT:      42499  MISS:          2
cpu0_L1D LOAD      ACCESS:      29163  HIT:      29161  MISS:          2
cpu0_L1D RFO       ACCESS:      13338  HIT:      13338  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62192 instructions: 5027957 cycles: 3100000
cpu1_DTLB TOTAL     ACCESS:      31180  HIT:      31090  MISS:         90
cpu1_DTLB LOAD      ACCESS:      23834  HIT:      23745  MISS:         89
cpu1_DTLB RFO       ACCESS:       7346  HIT:       7345  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9029  HIT:       9029  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9029  HIT:       9029  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      24221  HIT:      24221  MISS:          0
cpu1_L1I LOAD      ACCESS:      24221  HIT:      24221  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         90  HIT:         90  MISS:          0
cpu1_STLB LOAD      ACCESS:         89  HIT:         89  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      40622  HIT:      40620  MISS:          2
cpu1_L1D LOAD      ACCESS:      27590  HIT:      27588  MISS:          2
cpu1_L1D RFO       ACCESS:      13032  HIT:      13032  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.64655 instructions: 5104309 cycles: 3100000
cpu2_DTLB TOTAL     ACCESS:      32976  HIT:      32887  MISS:         89
cpu2_DTLB LOAD      ACCESS:      25146  HIT:      25059  MISS:         87
cpu2_DTLB RFO       ACCESS:       7830  HIT:       7828  MISS:          2
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:       9158  HIT:       9158  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9158  HIT:       9158  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:      24891  HIT:      24891  MISS:          0
cpu2_L1I LOAD      ACCESS:      24891  HIT:      24891  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         89  HIT:         89  MISS:          0
cpu2_STLB LOAD      ACCESS:         87  HIT:         87  MISS:          0
cpu2_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      41695  HIT:      41693  MISS:          2
cpu2_L1D LOAD      ACCESS:      28366  HIT:      28364  MISS:          2
cpu2_L1D RFO       ACCESS:      13329  HIT:      13329  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.64553 instructions: 5101145 cycles: 3100000
cpu3_DTLB TOTAL     ACCESS:      33645  HIT:      33555  MISS:         90
cpu3_DTLB LOAD      ACCESS:      25529  HIT:      25441  MISS:         88
cpu3_DTLB RFO       ACCESS:       8116  HIT:       8114  MISS:          2
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:       9138  HIT:       9138  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9138  HIT:       9138  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:      24887  HIT:      24887  MISS:          0
cpu3_L1I LOAD      ACCESS:      24887  HIT:      24887  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         90  HIT:         90  MISS:          0
cpu3_STLB LOAD      ACCESS:         88  HIT:         88  MISS:          0
cpu3_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      41602  HIT:      41600  MISS:          2
cpu3_L1D LOAD      ACCESS:      28303  HIT:      28301  MISS:          2
cpu3_L1D RFO       ACCESS:      13299  HIT:      13299  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.65312 instructions: 5124659 cycles: 3100000
cpu0_DTLB TOTAL     ACCESS:      34057  HIT:      33980  MISS:         77
cpu0_DTLB LOAD      ACCESS:      26061  HIT:      25986  MISS:         75
cpu0_DTLB RFO       ACCESS:       7996  HIT:       7994  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.61039 cycles
cpu0_ITLB TOTAL     ACCESS:       9584  HIT:       9584  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9584  HIT:       9584  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      25582  HIT:      25582  MISS:          0
cpu0_L1I LOAD      ACCESS:      25582  HIT:      25582  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         77  HIT:         77  MISS:          0
cpu0_STLB LOAD      ACCESS:         75  HIT:         75  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      42501  HIT:      42499  MISS:          2
cpu0_L1D LOAD      ACCESS:      29163  HIT:      29161  MISS:          2
cpu0_L1D RFO       ACCESS:      13338  HIT:      13338  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62192 instructions: 5027957 cycles: 3100000
cpu1_DTLB TOTAL     ACCESS:      31180  HIT:      31090  MISS:         90
cpu1_DTLB LOAD      ACCESS:      23834  HIT:      23745  MISS:         89
cpu1_DTLB RFO       ACCESS:       7346  HIT:       7345  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.73333 cycles
cpu1_ITLB TOTAL     ACCESS:       9029  HIT:       9029  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9029  HIT:       9029  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      24221  HIT:      24221  MISS:          0
cpu1_L1I LOAD      ACCESS:      24221  HIT:      24221  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         90  HIT:         90  MISS:          0
cpu1_STLB LOAD      ACCESS:         89  HIT:         89  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      40622  HIT:      40620  MISS:          2
cpu1_L1D LOAD      ACCESS:      27590  HIT:      27588  MISS:          2
cpu1_L1D RFO       ACCESS:      13032  HIT:      13032  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.64655 instructions: 5104309 cycles: 3100000
cpu2_DTLB TOTAL     ACCESS:      32976  HIT:      32887  MISS:         89
cpu2_DTLB LOAD      ACCESS:      25146  HIT:      25059  MISS:         87
cpu2_DTLB RFO       ACCESS:       7830  HIT:       7828  MISS:          2
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 9.06742 cycles
cpu2_ITLB TOTAL     ACCESS:       9158  HIT:       9158  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9158  HIT:       9158  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:      24891  HIT:      24891  MISS:          0
cpu2_L1I LOAD      ACCESS:      24891  HIT:      24891  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         89  HIT:         89  MISS:          0
cpu2_STLB LOAD      ACCESS:         87  HIT:         87  MISS:          0
cpu2_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      41695  HIT:      41693  MISS:          2
cpu2_L1D LOAD      ACCESS:      28366  HIT:      28364  MISS:          2
cpu2_L1D RFO       ACCESS:      13329  HIT:      13329  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.64553 instructions: 5101145 cycles: 3100000
cpu3_DTLB TOTAL     ACCESS:      33645  HIT:      33555  MISS:         90
cpu3_DTLB LOAD      ACCESS:      25529  HIT:      25441  MISS:         88
cpu3_DTLB RFO       ACCESS:       8116  HIT:       8114  MISS:          2
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:       9138  HIT:       9138  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9138  HIT:       9138  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:      24887  HIT:      24887  MISS:          0
cpu3_L1I LOAD      ACCESS:      24887  HIT:      24887  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         90  HIT:         90  MISS:          0
cpu3_STLB LOAD      ACCESS:         88  HIT:         88  MISS:          0
cpu3_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      41602  HIT:      41600  MISS:          2
cpu3_L1D LOAD      ACCESS:      28303  HIT:      28301  MISS:          2
cpu3_L1D RFO       ACCESS:      13299  HIT:      13299  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.86564
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.4789% MPKI: 0.246835 Average ROB Occupancy at Mispredict: 39.6087
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00312216
BRANCH_CONDITIONAL: 0.243724
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.4593% MPKI: 0.240244 Average ROB Occupancy at Mispredict: 40.5935
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00357998
BRANCH_CONDITIONAL: 0.236677
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 96.514% MPKI: 0.239008 Average ROB Occupancy at Mispredict: 40.3033
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00352643
BRANCH_CONDITIONAL: 0.235487
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 96.4912% MPKI: 0.240338 Average ROB Occupancy at Mispredict: 39.8246
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00352862
BRANCH_CONDITIONAL: 0.23681
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 17 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.65203 instructions: 5286486 cycles: 3200000
cpu0_DTLB TOTAL     ACCESS:      33592  HIT:      33535  MISS:         57
cpu0_DTLB LOAD      ACCESS:      25630  HIT:      25575  MISS:         55
cpu0_DTLB RFO       ACCESS:       7962  HIT:       7960  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9707  HIT:       9707  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9707  HIT:       9707  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      25873  HIT:      25873  MISS:          0
cpu0_L1I LOAD      ACCESS:      25873  HIT:      25873  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         57  HIT:         57  MISS:          0
cpu0_STLB LOAD      ACCESS:         55  HIT:         55  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      41888  HIT:      41883  MISS:          5
cpu0_L1D LOAD      ACCESS:      28366  HIT:      28361  MISS:          5
cpu0_L1D RFO       ACCESS:      13522  HIT:      13522  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62097 instructions: 5187105 cycles: 3200000
cpu1_DTLB TOTAL     ACCESS:      31688  HIT:      31625  MISS:         63
cpu1_DTLB LOAD      ACCESS:      24350  HIT:      24288  MISS:         62
cpu1_DTLB RFO       ACCESS:       7338  HIT:       7337  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9228  HIT:       9228  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9228  HIT:       9228  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      25043  HIT:      25043  MISS:          0
cpu1_L1I LOAD      ACCESS:      25043  HIT:      25043  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         63  HIT:         63  MISS:          0
cpu1_STLB LOAD      ACCESS:         62  HIT:         62  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      41264  HIT:      41260  MISS:          4
cpu1_L1D LOAD      ACCESS:      28245  HIT:      28241  MISS:          4
cpu1_L1D RFO       ACCESS:      13019  HIT:      13019  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.64397 instructions: 5260703 cycles: 3200000
cpu2_DTLB TOTAL     ACCESS:      32520  HIT:      32460  MISS:         60
cpu2_DTLB LOAD      ACCESS:      24859  HIT:      24801  MISS:         58
cpu2_DTLB RFO       ACCESS:       7661  HIT:       7659  MISS:          2
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:       9251  HIT:       9251  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9251  HIT:       9251  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:      24823  HIT:      24823  MISS:          0
cpu2_L1I LOAD      ACCESS:      24823  HIT:      24823  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         60  HIT:         60  MISS:          0
cpu2_STLB LOAD      ACCESS:         58  HIT:         58  MISS:          0
cpu2_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      40726  HIT:      40722  MISS:          4
cpu2_L1D LOAD      ACCESS:      27639  HIT:      27635  MISS:          4
cpu2_L1D RFO       ACCESS:      13087  HIT:      13087  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.64315 instructions: 5258086 cycles: 3200000
cpu3_DTLB TOTAL     ACCESS:      33207  HIT:      33147  MISS:         60
cpu3_DTLB LOAD      ACCESS:      25256  HIT:      25198  MISS:         58
cpu3_DTLB RFO       ACCESS:       7951  HIT:       7949  MISS:          2
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:       9281  HIT:       9281  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9281  HIT:       9281  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:      24929  HIT:      24929  MISS:          0
cpu3_L1I LOAD      ACCESS:      24929  HIT:      24929  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         60  HIT:         60  MISS:          0
cpu3_STLB LOAD      ACCESS:         58  HIT:         58  MISS:          0
cpu3_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      40826  HIT:      40822  MISS:          4
cpu3_L1D LOAD      ACCESS:      27704  HIT:      27700  MISS:          4
cpu3_L1D RFO       ACCESS:      13122  HIT:      13122  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.65203 instructions: 5286486 cycles: 3200000
cpu0_DTLB TOTAL     ACCESS:      33592  HIT:      33535  MISS:         57
cpu0_DTLB LOAD      ACCESS:      25630  HIT:      25575  MISS:         55
cpu0_DTLB RFO       ACCESS:       7962  HIT:       7960  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.49123 cycles
cpu0_ITLB TOTAL     ACCESS:       9707  HIT:       9707  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9707  HIT:       9707  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      25873  HIT:      25873  MISS:          0
cpu0_L1I LOAD      ACCESS:      25873  HIT:      25873  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         57  HIT:         57  MISS:          0
cpu0_STLB LOAD      ACCESS:         55  HIT:         55  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      41888  HIT:      41883  MISS:          5
cpu0_L1D LOAD      ACCESS:      28366  HIT:      28361  MISS:          5
cpu0_L1D RFO       ACCESS:      13522  HIT:      13522  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62097 instructions: 5187105 cycles: 3200000
cpu1_DTLB TOTAL     ACCESS:      31688  HIT:      31625  MISS:         63
cpu1_DTLB LOAD      ACCESS:      24350  HIT:      24288  MISS:         62
cpu1_DTLB RFO       ACCESS:       7338  HIT:       7337  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.80952 cycles
cpu1_ITLB TOTAL     ACCESS:       9228  HIT:       9228  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9228  HIT:       9228  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      25043  HIT:      25043  MISS:          0
cpu1_L1I LOAD      ACCESS:      25043  HIT:      25043  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         63  HIT:         63  MISS:          0
cpu1_STLB LOAD      ACCESS:         62  HIT:         62  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      41264  HIT:      41260  MISS:          4
cpu1_L1D LOAD      ACCESS:      28245  HIT:      28241  MISS:          4
cpu1_L1D RFO       ACCESS:      13019  HIT:      13019  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11.25 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.64397 instructions: 5260703 cycles: 3200000
cpu2_DTLB TOTAL     ACCESS:      32520  HIT:      32460  MISS:         60
cpu2_DTLB LOAD      ACCESS:      24859  HIT:      24801  MISS:         58
cpu2_DTLB RFO       ACCESS:       7661  HIT:       7659  MISS:          2
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 9.15 cycles
cpu2_ITLB TOTAL     ACCESS:       9251  HIT:       9251  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9251  HIT:       9251  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:      24823  HIT:      24823  MISS:          0
cpu2_L1I LOAD      ACCESS:      24823  HIT:      24823  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         60  HIT:         60  MISS:          0
cpu2_STLB LOAD      ACCESS:         58  HIT:         58  MISS:          0
cpu2_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      40726  HIT:      40722  MISS:          4
cpu2_L1D LOAD      ACCESS:      27639  HIT:      27635  MISS:          4
cpu2_L1D RFO       ACCESS:      13087  HIT:      13087  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 10.75 cycles
cpu2_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.64315 instructions: 5258086 cycles: 3200000
cpu3_DTLB TOTAL     ACCESS:      33207  HIT:      33147  MISS:         60
cpu3_DTLB LOAD      ACCESS:      25256  HIT:      25198  MISS:         58
cpu3_DTLB RFO       ACCESS:       7951  HIT:       7949  MISS:          2
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:       9281  HIT:       9281  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9281  HIT:       9281  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:      24929  HIT:      24929  MISS:          0
cpu3_L1I LOAD      ACCESS:      24929  HIT:      24929  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         60  HIT:         60  MISS:          0
cpu3_STLB LOAD      ACCESS:         58  HIT:         58  MISS:          0
cpu3_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      40826  HIT:      40822  MISS:          4
cpu3_L1D LOAD      ACCESS:      27704  HIT:      27700  MISS:          4
cpu3_L1D RFO       ACCESS:      13122  HIT:      13122  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.86564
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.4319% MPKI: 0.243251 Average ROB Occupancy at Mispredict: 37.1866
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00264826
BRANCH_CONDITIONAL: 0.240614
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.4257% MPKI: 0.241356 Average ROB Occupancy at Mispredict: 38.0775
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00289179
BRANCH_CONDITIONAL: 0.238476
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 96.3341% MPKI: 0.242167 Average ROB Occupancy at Mispredict: 36.3407
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00304142
BRANCH_CONDITIONAL: 0.239132
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 96.3415% MPKI: 0.242293 Average ROB Occupancy at Mispredict: 36.4804
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00304293
BRANCH_CONDITIONAL: 0.239251
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 18 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.6512 instructions: 5448948 cycles: 3300000
cpu0_DTLB TOTAL     ACCESS:      33596  HIT:      33575  MISS:         21
cpu0_DTLB LOAD      ACCESS:      25978  HIT:      25958  MISS:         20
cpu0_DTLB RFO       ACCESS:       7618  HIT:       7617  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9879  HIT:       9879  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9879  HIT:       9879  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      26331  HIT:      26331  MISS:          0
cpu0_L1I LOAD      ACCESS:      26331  HIT:      26331  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      41489  HIT:      41486  MISS:          3
cpu0_L1D LOAD      ACCESS:      28567  HIT:      28564  MISS:          3
cpu0_L1D RFO       ACCESS:      12922  HIT:      12922  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62035 instructions: 5347145 cycles: 3300000
cpu1_DTLB TOTAL     ACCESS:      31906  HIT:      31875  MISS:         31
cpu1_DTLB LOAD      ACCESS:      24671  HIT:      24643  MISS:         28
cpu1_DTLB RFO       ACCESS:       7235  HIT:       7232  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9415  HIT:       9415  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9415  HIT:       9415  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      25945  HIT:      25945  MISS:          0
cpu1_L1I LOAD      ACCESS:      25945  HIT:      25945  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      40994  HIT:      40991  MISS:          3
cpu1_L1D LOAD      ACCESS:      27986  HIT:      27983  MISS:          3
cpu1_L1D RFO       ACCESS:      13008  HIT:      13008  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.64324 instructions: 5422688 cycles: 3300000
cpu2_DTLB TOTAL     ACCESS:      33434  HIT:      33413  MISS:         21
cpu2_DTLB LOAD      ACCESS:      25801  HIT:      25781  MISS:         20
cpu2_DTLB RFO       ACCESS:       7633  HIT:       7632  MISS:          1
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:       9506  HIT:       9506  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9506  HIT:       9506  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:      26494  HIT:      26494  MISS:          0
cpu2_L1I LOAD      ACCESS:      26494  HIT:      26494  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu2_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu2_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      41279  HIT:      41275  MISS:          4
cpu2_L1D LOAD      ACCESS:      28369  HIT:      28365  MISS:          4
cpu2_L1D RFO       ACCESS:      12910  HIT:      12910  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.64248 instructions: 5420172 cycles: 3300000
cpu3_DTLB TOTAL     ACCESS:      34023  HIT:      34002  MISS:         21
cpu3_DTLB LOAD      ACCESS:      26193  HIT:      26173  MISS:         20
cpu3_DTLB RFO       ACCESS:       7830  HIT:       7829  MISS:          1
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:       9569  HIT:       9569  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9569  HIT:       9569  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:      26555  HIT:      26555  MISS:          0
cpu3_L1I LOAD      ACCESS:      26555  HIT:      26555  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu3_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu3_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      41325  HIT:      41321  MISS:          4
cpu3_L1D LOAD      ACCESS:      28402  HIT:      28398  MISS:          4
cpu3_L1D RFO       ACCESS:      12923  HIT:      12923  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.6512 instructions: 5448948 cycles: 3300000
cpu0_DTLB TOTAL     ACCESS:      33596  HIT:      33575  MISS:         21
cpu0_DTLB LOAD      ACCESS:      25978  HIT:      25958  MISS:         20
cpu0_DTLB RFO       ACCESS:       7618  HIT:       7617  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu0_ITLB TOTAL     ACCESS:       9879  HIT:       9879  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9879  HIT:       9879  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      26331  HIT:      26331  MISS:          0
cpu0_L1I LOAD      ACCESS:      26331  HIT:      26331  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      41489  HIT:      41486  MISS:          3
cpu0_L1D LOAD      ACCESS:      28567  HIT:      28564  MISS:          3
cpu0_L1D RFO       ACCESS:      12922  HIT:      12922  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62035 instructions: 5347145 cycles: 3300000
cpu1_DTLB TOTAL     ACCESS:      31906  HIT:      31875  MISS:         31
cpu1_DTLB LOAD      ACCESS:      24671  HIT:      24643  MISS:         28
cpu1_DTLB RFO       ACCESS:       7235  HIT:       7232  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.83871 cycles
cpu1_ITLB TOTAL     ACCESS:       9415  HIT:       9415  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9415  HIT:       9415  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      25945  HIT:      25945  MISS:          0
cpu1_L1I LOAD      ACCESS:      25945  HIT:      25945  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      40994  HIT:      40991  MISS:          3
cpu1_L1D LOAD      ACCESS:      27986  HIT:      27983  MISS:          3
cpu1_L1D RFO       ACCESS:      13008  HIT:      13008  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.64324 instructions: 5422688 cycles: 3300000
cpu2_DTLB TOTAL     ACCESS:      33434  HIT:      33413  MISS:         21
cpu2_DTLB LOAD      ACCESS:      25801  HIT:      25781  MISS:         20
cpu2_DTLB RFO       ACCESS:       7633  HIT:       7632  MISS:          1
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.85714 cycles
cpu2_ITLB TOTAL     ACCESS:       9506  HIT:       9506  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9506  HIT:       9506  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:      26494  HIT:      26494  MISS:          0
cpu2_L1I LOAD      ACCESS:      26494  HIT:      26494  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu2_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu2_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      41279  HIT:      41275  MISS:          4
cpu2_L1D LOAD      ACCESS:      28369  HIT:      28365  MISS:          4
cpu2_L1D RFO       ACCESS:      12910  HIT:      12910  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 10.75 cycles
cpu2_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.64248 instructions: 5420172 cycles: 3300000
cpu3_DTLB TOTAL     ACCESS:      34023  HIT:      34002  MISS:         21
cpu3_DTLB LOAD      ACCESS:      26193  HIT:      26173  MISS:         20
cpu3_DTLB RFO       ACCESS:       7830  HIT:       7829  MISS:          1
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:       9569  HIT:       9569  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9569  HIT:       9569  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:      26555  HIT:      26555  MISS:          0
cpu3_L1I LOAD      ACCESS:      26555  HIT:      26555  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu3_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu3_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      41325  HIT:      41321  MISS:          4
cpu3_L1D LOAD      ACCESS:      28402  HIT:      28398  MISS:          4
cpu3_L1D RFO       ACCESS:      12923  HIT:      12923  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11.5 cycles
cpu3_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.86564
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.3279% MPKI: 0.245725 Average ROB Occupancy at Mispredict: 34.2748
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00110113
BRANCH_CONDITIONAL: 0.244634
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.5013% MPKI: 0.234319 Average ROB Occupancy at Mispredict: 36.1445
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00168314
BRANCH_CONDITIONAL: 0.232648
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 96.4586% MPKI: 0.237515 Average ROB Occupancy at Mispredict: 34.316
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00110646
BRANCH_CONDITIONAL: 0.236414
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 96.465% MPKI: 0.237446 Average ROB Occupancy at Mispredict: 34.5128
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00110698
BRANCH_CONDITIONAL: 0.236339
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 20 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.6491 instructions: 5606940 cycles: 3400000
cpu0_DTLB TOTAL     ACCESS:      32854  HIT:      32808  MISS:         46
cpu0_DTLB LOAD      ACCESS:      25223  HIT:      25180  MISS:         43
cpu0_DTLB RFO       ACCESS:       7631  HIT:       7628  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9616  HIT:       9616  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9616  HIT:       9616  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      25356  HIT:      25356  MISS:          0
cpu0_L1I LOAD      ACCESS:      25356  HIT:      25356  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         46  HIT:         46  MISS:          0
cpu0_STLB LOAD      ACCESS:         43  HIT:         43  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      40807  HIT:      40801  MISS:          6
cpu0_L1D LOAD      ACCESS:      27902  HIT:      27896  MISS:          6
cpu0_L1D RFO       ACCESS:      12905  HIT:      12905  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.61778 instructions: 5500451 cycles: 3400000
cpu1_DTLB TOTAL     ACCESS:      30858  HIT:      30831  MISS:         27
cpu1_DTLB LOAD      ACCESS:      23992  HIT:      23967  MISS:         25
cpu1_DTLB RFO       ACCESS:       6866  HIT:       6864  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9324  HIT:       9324  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9324  HIT:       9324  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      24702  HIT:      24702  MISS:          0
cpu1_L1I LOAD      ACCESS:      24702  HIT:      24702  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         27  HIT:         27  MISS:          0
cpu1_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      39350  HIT:      39345  MISS:          5
cpu1_L1D LOAD      ACCESS:      27145  HIT:      27140  MISS:          5
cpu1_L1D RFO       ACCESS:      12205  HIT:      12205  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.64109 instructions: 5579705 cycles: 3400000
cpu2_DTLB TOTAL     ACCESS:      32507  HIT:      32477  MISS:         30
cpu2_DTLB LOAD      ACCESS:      25129  HIT:      25102  MISS:         27
cpu2_DTLB RFO       ACCESS:       7378  HIT:       7375  MISS:          3
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:       9395  HIT:       9395  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9395  HIT:       9395  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:      25407  HIT:      25407  MISS:          0
cpu2_L1I LOAD      ACCESS:      25407  HIT:      25407  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu2_STLB LOAD      ACCESS:         27  HIT:         27  MISS:          0
cpu2_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      40286  HIT:      40281  MISS:          5
cpu2_L1D LOAD      ACCESS:      27822  HIT:      27817  MISS:          5
cpu2_L1D RFO       ACCESS:      12464  HIT:      12464  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.64015 instructions: 5576513 cycles: 3400000
cpu3_DTLB TOTAL     ACCESS:      33109  HIT:      33079  MISS:         30
cpu3_DTLB LOAD      ACCESS:      25513  HIT:      25486  MISS:         27
cpu3_DTLB RFO       ACCESS:       7596  HIT:       7593  MISS:          3
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:       9393  HIT:       9393  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9393  HIT:       9393  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:      25331  HIT:      25331  MISS:          0
cpu3_L1I LOAD      ACCESS:      25331  HIT:      25331  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu3_STLB LOAD      ACCESS:         27  HIT:         27  MISS:          0
cpu3_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      40088  HIT:      40083  MISS:          5
cpu3_L1D LOAD      ACCESS:      27676  HIT:      27671  MISS:          5
cpu3_L1D RFO       ACCESS:      12412  HIT:      12412  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.6491 instructions: 5606940 cycles: 3400000
cpu0_DTLB TOTAL     ACCESS:      32854  HIT:      32808  MISS:         46
cpu0_DTLB LOAD      ACCESS:      25223  HIT:      25180  MISS:         43
cpu0_DTLB RFO       ACCESS:       7631  HIT:       7628  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.63043 cycles
cpu0_ITLB TOTAL     ACCESS:       9616  HIT:       9616  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9616  HIT:       9616  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      25356  HIT:      25356  MISS:          0
cpu0_L1I LOAD      ACCESS:      25356  HIT:      25356  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         46  HIT:         46  MISS:          0
cpu0_STLB LOAD      ACCESS:         43  HIT:         43  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      40807  HIT:      40801  MISS:          6
cpu0_L1D LOAD      ACCESS:      27902  HIT:      27896  MISS:          6
cpu0_L1D RFO       ACCESS:      12905  HIT:      12905  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.61778 instructions: 5500451 cycles: 3400000
cpu1_DTLB TOTAL     ACCESS:      30858  HIT:      30831  MISS:         27
cpu1_DTLB LOAD      ACCESS:      23992  HIT:      23967  MISS:         25
cpu1_DTLB RFO       ACCESS:       6866  HIT:       6864  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.74074 cycles
cpu1_ITLB TOTAL     ACCESS:       9324  HIT:       9324  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9324  HIT:       9324  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      24702  HIT:      24702  MISS:          0
cpu1_L1I LOAD      ACCESS:      24702  HIT:      24702  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         27  HIT:         27  MISS:          0
cpu1_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      39350  HIT:      39345  MISS:          5
cpu1_L1D LOAD      ACCESS:      27145  HIT:      27140  MISS:          5
cpu1_L1D RFO       ACCESS:      12205  HIT:      12205  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.8 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.64109 instructions: 5579705 cycles: 3400000
cpu2_DTLB TOTAL     ACCESS:      32507  HIT:      32477  MISS:         30
cpu2_DTLB LOAD      ACCESS:      25129  HIT:      25102  MISS:         27
cpu2_DTLB RFO       ACCESS:       7378  HIT:       7375  MISS:          3
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu2_ITLB TOTAL     ACCESS:       9395  HIT:       9395  MISS:          0
cpu2_ITLB LOAD      ACCESS:       9395  HIT:       9395  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:      25407  HIT:      25407  MISS:          0
cpu2_L1I LOAD      ACCESS:      25407  HIT:      25407  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu2_STLB LOAD      ACCESS:         27  HIT:         27  MISS:          0
cpu2_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      40286  HIT:      40281  MISS:          5
cpu2_L1D LOAD      ACCESS:      27822  HIT:      27817  MISS:          5
cpu2_L1D RFO       ACCESS:      12464  HIT:      12464  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11.4 cycles
cpu2_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.64015 instructions: 5576513 cycles: 3400000
cpu3_DTLB TOTAL     ACCESS:      33109  HIT:      33079  MISS:         30
cpu3_DTLB LOAD      ACCESS:      25513  HIT:      25486  MISS:         27
cpu3_DTLB RFO       ACCESS:       7596  HIT:       7593  MISS:          3
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:       9393  HIT:       9393  MISS:          0
cpu3_ITLB LOAD      ACCESS:       9393  HIT:       9393  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:      25331  HIT:      25331  MISS:          0
cpu3_L1I LOAD      ACCESS:      25331  HIT:      25331  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu3_STLB LOAD      ACCESS:         27  HIT:         27  MISS:          0
cpu3_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      40088  HIT:      40083  MISS:          5
cpu3_L1D LOAD      ACCESS:      27676  HIT:      27671  MISS:          5
cpu3_L1D RFO       ACCESS:      12412  HIT:      12412  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11.4 cycles
cpu3_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.86564
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.2171% MPKI: 0.238445 Average ROB Occupancy at Mispredict: 34.2199
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0017835
BRANCH_CONDITIONAL: 0.236671
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.1081% MPKI: 0.242878 Average ROB Occupancy at Mispredict: 32.7515
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00109082
BRANCH_CONDITIONAL: 0.241798
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 96.1687% MPKI: 0.241405 Average ROB Occupancy at Mispredict: 32.1143
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00107533
BRANCH_CONDITIONAL: 0.240335
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 96.1321% MPKI: 0.242804 Average ROB Occupancy at Mispredict: 31.8575
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00107594
BRANCH_CONDITIONAL: 0.241728
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 21 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.64549 instructions: 5759202 cycles: 3500000
cpu0_DTLB TOTAL     ACCESS:      29540  HIT:      29412  MISS:        128
cpu0_DTLB LOAD      ACCESS:      18789  HIT:      18671  MISS:        118
cpu0_DTLB RFO       ACCESS:      10751  HIT:      10741  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      11697  HIT:      11695  MISS:          2
cpu0_ITLB LOAD      ACCESS:      11697  HIT:      11695  MISS:          2
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      13119  HIT:      13058  MISS:         61
cpu0_L1I LOAD      ACCESS:      13119  HIT:      13058  MISS:         61
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        130  HIT:        122  MISS:          8
cpu0_STLB LOAD      ACCESS:        120  HIT:        113  MISS:          7
cpu0_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      45518  HIT:      45430  MISS:         88
cpu0_L1D LOAD      ACCESS:      21170  HIT:      21092  MISS:         78
cpu0_L1D RFO       ACCESS:      24340  HIT:      24330  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        159  HIT:         89  MISS:         70
cpu0_L2C LOAD      ACCESS:        139  HIT:         77  MISS:         62
cpu0_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.61517 instructions: 5653086 cycles: 3500000
cpu1_DTLB TOTAL     ACCESS:      30698  HIT:      30660  MISS:         38
cpu1_DTLB LOAD      ACCESS:      23719  HIT:      23682  MISS:         37
cpu1_DTLB RFO       ACCESS:       6979  HIT:       6978  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9163  HIT:       9163  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9163  HIT:       9163  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      24545  HIT:      24544  MISS:          1
cpu1_L1I LOAD      ACCESS:      24545  HIT:      24544  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu1_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      39423  HIT:      39417  MISS:          6
cpu1_L1D LOAD      ACCESS:      26915  HIT:      26909  MISS:          6
cpu1_L1D RFO       ACCESS:      12508  HIT:      12508  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          7  HIT:          5  MISS:          2
cpu1_L2C LOAD      ACCESS:          7  HIT:          5  MISS:          2
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          2  HIT:          0  MISS:          2
LLC LOAD      ACCESS:          2  HIT:          0  MISS:          2
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.63396 instructions: 5718849 cycles: 3500000
cpu2_DTLB TOTAL     ACCESS:      27926  HIT:      27782  MISS:        144
cpu2_DTLB LOAD      ACCESS:      19234  HIT:      19100  MISS:        134
cpu2_DTLB RFO       ACCESS:       8692  HIT:       8682  MISS:         10
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:       9660  HIT:       9658  MISS:          2
cpu2_ITLB LOAD      ACCESS:       9660  HIT:       9658  MISS:          2
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:      16014  HIT:      15954  MISS:         60
cpu2_L1I LOAD      ACCESS:      16014  HIT:      15954  MISS:         60
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        146  HIT:        138  MISS:          8
cpu2_STLB LOAD      ACCESS:        136  HIT:        129  MISS:          7
cpu2_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      39722  HIT:      39633  MISS:         89
cpu2_L1D LOAD      ACCESS:      21567  HIT:      21488  MISS:         79
cpu2_L1D RFO       ACCESS:      18147  HIT:      18137  MISS:         10
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:        160  HIT:         90  MISS:         70
cpu2_L2C LOAD      ACCESS:        139  HIT:         77  MISS:         62
cpu2_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.63344 instructions: 5717047 cycles: 3500000
cpu3_DTLB TOTAL     ACCESS:      28855  HIT:      28715  MISS:        140
cpu3_DTLB LOAD      ACCESS:      19924  HIT:      19793  MISS:        131
cpu3_DTLB RFO       ACCESS:       8931  HIT:       8922  MISS:          9
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:       9734  HIT:       9732  MISS:          2
cpu3_ITLB LOAD      ACCESS:       9734  HIT:       9732  MISS:          2
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:      16408  HIT:      16349  MISS:         59
cpu3_L1I LOAD      ACCESS:      16408  HIT:      16349  MISS:         59
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        142  HIT:        134  MISS:          8
cpu3_STLB LOAD      ACCESS:        133  HIT:        126  MISS:          7
cpu3_STLB RFO       ACCESS:          9  HIT:          8  MISS:          1
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      39929  HIT:      39840  MISS:         89
cpu3_L1D LOAD      ACCESS:      21922  HIT:      21843  MISS:         79
cpu3_L1D RFO       ACCESS:      17999  HIT:      17989  MISS:         10
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:        158  HIT:         88  MISS:         70
cpu3_L2C LOAD      ACCESS:        138  HIT:         76  MISS:         62
cpu3_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.64549 instructions: 5759202 cycles: 3500000
cpu0_DTLB TOTAL     ACCESS:      29540  HIT:      29412  MISS:        128
cpu0_DTLB LOAD      ACCESS:      18789  HIT:      18671  MISS:        118
cpu0_DTLB RFO       ACCESS:      10751  HIT:      10741  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.4219 cycles
cpu0_ITLB TOTAL     ACCESS:      11697  HIT:      11695  MISS:          2
cpu0_ITLB LOAD      ACCESS:      11697  HIT:      11695  MISS:          2
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu0_L1I TOTAL     ACCESS:      13119  HIT:      13058  MISS:         61
cpu0_L1I LOAD      ACCESS:      13119  HIT:      13058  MISS:         61
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.2131 cycles
cpu0_STLB TOTAL     ACCESS:        130  HIT:        122  MISS:          8
cpu0_STLB LOAD      ACCESS:        120  HIT:        113  MISS:          7
cpu0_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 186.125 cycles
cpu0_L1D TOTAL     ACCESS:      45518  HIT:      45430  MISS:         88
cpu0_L1D LOAD      ACCESS:      21170  HIT:      21092  MISS:         78
cpu0_L1D RFO       ACCESS:      24340  HIT:      24330  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          8  HIT:          8  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 150.318 cycles
cpu0_L2C TOTAL     ACCESS:        159  HIT:         89  MISS:         70
cpu0_L2C LOAD      ACCESS:        139  HIT:         77  MISS:         62
cpu0_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 177.314 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 497.457 cycles

CPU 1 cumulative IPC: 1.61517 instructions: 5653086 cycles: 3500000
cpu1_DTLB TOTAL     ACCESS:      30698  HIT:      30660  MISS:         38
cpu1_DTLB LOAD      ACCESS:      23719  HIT:      23682  MISS:         37
cpu1_DTLB RFO       ACCESS:       6979  HIT:       6978  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.89474 cycles
cpu1_ITLB TOTAL     ACCESS:       9163  HIT:       9163  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9163  HIT:       9163  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      24545  HIT:      24544  MISS:          1
cpu1_L1I LOAD      ACCESS:      24545  HIT:      24544  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 194 cycles
cpu1_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu1_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      39423  HIT:      39417  MISS:          6
cpu1_L1D LOAD      ACCESS:      26915  HIT:      26909  MISS:          6
cpu1_L1D RFO       ACCESS:      12508  HIT:      12508  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 41.3333 cycles
cpu1_L2C TOTAL     ACCESS:          7  HIT:          5  MISS:          2
cpu1_L2C LOAD      ACCESS:          7  HIT:          5  MISS:          2
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 182.5 cycles
LLC TOTAL     ACCESS:          2  HIT:          0  MISS:          2
LLC LOAD      ACCESS:          2  HIT:          0  MISS:          2
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 17411 cycles

CPU 2 cumulative IPC: 1.63396 instructions: 5718849 cycles: 3500000
cpu2_DTLB TOTAL     ACCESS:      27926  HIT:      27782  MISS:        144
cpu2_DTLB LOAD      ACCESS:      19234  HIT:      19100  MISS:        134
cpu2_DTLB RFO       ACCESS:       8692  HIT:       8682  MISS:         10
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 19.2222 cycles
cpu2_ITLB TOTAL     ACCESS:       9660  HIT:       9658  MISS:          2
cpu2_ITLB LOAD      ACCESS:       9660  HIT:       9658  MISS:          2
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu2_L1I TOTAL     ACCESS:      16014  HIT:      15954  MISS:         60
cpu2_L1I LOAD      ACCESS:      16014  HIT:      15954  MISS:         60
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 13.7833 cycles
cpu2_STLB TOTAL     ACCESS:        146  HIT:        138  MISS:          8
cpu2_STLB LOAD      ACCESS:        136  HIT:        129  MISS:          7
cpu2_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 185.625 cycles
cpu2_L1D TOTAL     ACCESS:      39722  HIT:      39633  MISS:         89
cpu2_L1D LOAD      ACCESS:      21567  HIT:      21488  MISS:         79
cpu2_L1D RFO       ACCESS:      18147  HIT:      18137  MISS:         10
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          8  HIT:          8  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 157.404 cycles
cpu2_L2C TOTAL     ACCESS:        160  HIT:         90  MISS:         70
cpu2_L2C LOAD      ACCESS:        139  HIT:         77  MISS:         62
cpu2_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 188.457 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 497.457 cycles

CPU 3 cumulative IPC: 1.63344 instructions: 5717047 cycles: 3500000
cpu3_DTLB TOTAL     ACCESS:      28855  HIT:      28715  MISS:        140
cpu3_DTLB LOAD      ACCESS:      19924  HIT:      19793  MISS:        131
cpu3_DTLB RFO       ACCESS:       8931  HIT:       8922  MISS:          9
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 19.6857 cycles
cpu3_ITLB TOTAL     ACCESS:       9734  HIT:       9732  MISS:          2
cpu3_ITLB LOAD      ACCESS:       9734  HIT:       9732  MISS:          2
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu3_L1I TOTAL     ACCESS:      16408  HIT:      16349  MISS:         59
cpu3_L1I LOAD      ACCESS:      16408  HIT:      16349  MISS:         59
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 13.8305 cycles
cpu3_STLB TOTAL     ACCESS:        142  HIT:        134  MISS:          8
cpu3_STLB LOAD      ACCESS:        133  HIT:        126  MISS:          7
cpu3_STLB RFO       ACCESS:          9  HIT:          8  MISS:          1
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 185.625 cycles
cpu3_L1D TOTAL     ACCESS:      39929  HIT:      39840  MISS:         89
cpu3_L1D LOAD      ACCESS:      21922  HIT:      21843  MISS:         79
cpu3_L1D RFO       ACCESS:      17999  HIT:      17989  MISS:         10
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          8  HIT:          8  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 158.629 cycles
cpu3_L2C TOTAL     ACCESS:        158  HIT:         88  MISS:         70
cpu3_L2C LOAD      ACCESS:        138  HIT:         76  MISS:         62
cpu3_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 189.957 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 497.457 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          6  ROW_BUFFER_MISS:        206
 DBUS AVG_CONGESTED_CYCLE:    3.86097
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.9054% MPKI: 0.142723 Average ROB Occupancy at Mispredict: 84.1764
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00104181
BRANCH_CONDITIONAL: 0.141686
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.2182% MPKI: 0.228537 Average ROB Occupancy at Mispredict: 33.9466
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00176895
BRANCH_CONDITIONAL: 0.226779
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 96.5477% MPKI: 0.163666 Average ROB Occupancy at Mispredict: 60.1763
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0017486
BRANCH_CONDITIONAL: 0.161921
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 96.5869% MPKI: 0.164595 Average ROB Occupancy at Mispredict: 59.5611
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00174915
BRANCH_CONDITIONAL: 0.162846
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 23 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.65538 instructions: 5959360 cycles: 3600000
cpu0_DTLB TOTAL     ACCESS:      35448  HIT:      35440  MISS:          8
cpu0_DTLB LOAD      ACCESS:      18691  HIT:      18684  MISS:          7
cpu0_DTLB RFO       ACCESS:      16757  HIT:      16756  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17075  HIT:      17075  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17075  HIT:      17075  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7088  HIT:       7088  MISS:          0
cpu0_L1I LOAD      ACCESS:       7088  HIT:       7088  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64841  HIT:      64841  MISS:          0
cpu0_L1D LOAD      ACCESS:      22013  HIT:      22013  MISS:          0
cpu0_L1D RFO       ACCESS:      42828  HIT:      42828  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.61556 instructions: 5816012 cycles: 3600000
cpu1_DTLB TOTAL     ACCESS:      28514  HIT:      28396  MISS:        118
cpu1_DTLB LOAD      ACCESS:      15876  HIT:      15768  MISS:        108
cpu1_DTLB RFO       ACCESS:      12638  HIT:      12628  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      13242  HIT:      13240  MISS:          2
cpu1_ITLB LOAD      ACCESS:      13242  HIT:      13240  MISS:          2
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       7431  HIT:       7370  MISS:         61
cpu1_L1I LOAD      ACCESS:       7431  HIT:       7370  MISS:         61
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        120  HIT:        112  MISS:          8
cpu1_STLB LOAD      ACCESS:        110  HIT:        103  MISS:          7
cpu1_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      51875  HIT:      51790  MISS:         85
cpu1_L1D LOAD      ACCESS:      19238  HIT:      19163  MISS:         75
cpu1_L1D RFO       ACCESS:      32629  HIT:      32619  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        157  HIT:         89  MISS:         68
cpu1_L2C LOAD      ACCESS:        136  HIT:         76  MISS:         60
cpu1_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         60  HIT:          0  MISS:         60
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.64454 instructions: 5920339 cycles: 3600000
cpu2_DTLB TOTAL     ACCESS:      34803  HIT:      34799  MISS:          4
cpu2_DTLB LOAD      ACCESS:      18318  HIT:      18315  MISS:          3
cpu2_DTLB RFO       ACCESS:      16485  HIT:      16484  MISS:          1
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16437  HIT:      16437  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16437  HIT:      16437  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       7086  HIT:       7084  MISS:          2
cpu2_L1I LOAD      ACCESS:       7086  HIT:       7084  MISS:          2
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      65184  HIT:      65184  MISS:          0
cpu2_L1D LOAD      ACCESS:      22062  HIT:      22062  MISS:          0
cpu2_L1D RFO       ACCESS:      43122  HIT:      43122  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.64354 instructions: 5916753 cycles: 3600000
cpu3_DTLB TOTAL     ACCESS:      35328  HIT:      35320  MISS:          8
cpu3_DTLB LOAD      ACCESS:      18629  HIT:      18623  MISS:          6
cpu3_DTLB RFO       ACCESS:      16699  HIT:      16697  MISS:          2
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16438  HIT:      16438  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16438  HIT:      16438  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6774  HIT:       6772  MISS:          2
cpu3_L1I LOAD      ACCESS:       6774  HIT:       6772  MISS:          2
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu3_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu3_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      64684  HIT:      64684  MISS:          0
cpu3_L1D LOAD      ACCESS:      21973  HIT:      21973  MISS:          0
cpu3_L1D RFO       ACCESS:      42711  HIT:      42711  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.65538 instructions: 5959360 cycles: 3600000
cpu0_DTLB TOTAL     ACCESS:      35448  HIT:      35440  MISS:          8
cpu0_DTLB LOAD      ACCESS:      18691  HIT:      18684  MISS:          7
cpu0_DTLB RFO       ACCESS:      16757  HIT:      16756  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.375 cycles
cpu0_ITLB TOTAL     ACCESS:      17075  HIT:      17075  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17075  HIT:      17075  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7088  HIT:       7088  MISS:          0
cpu0_L1I LOAD      ACCESS:       7088  HIT:       7088  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64841  HIT:      64841  MISS:          0
cpu0_L1D LOAD      ACCESS:      22013  HIT:      22013  MISS:          0
cpu0_L1D RFO       ACCESS:      42828  HIT:      42828  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.61556 instructions: 5816012 cycles: 3600000
cpu1_DTLB TOTAL     ACCESS:      28514  HIT:      28396  MISS:        118
cpu1_DTLB LOAD      ACCESS:      15876  HIT:      15768  MISS:        108
cpu1_DTLB RFO       ACCESS:      12638  HIT:      12628  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 21.4068 cycles
cpu1_ITLB TOTAL     ACCESS:      13242  HIT:      13240  MISS:          2
cpu1_ITLB LOAD      ACCESS:      13242  HIT:      13240  MISS:          2
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       7431  HIT:       7370  MISS:         61
cpu1_L1I LOAD      ACCESS:       7431  HIT:       7370  MISS:         61
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.4918 cycles
cpu1_STLB TOTAL     ACCESS:        120  HIT:        112  MISS:          8
cpu1_STLB LOAD      ACCESS:        110  HIT:        103  MISS:          7
cpu1_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 185.75 cycles
cpu1_L1D TOTAL     ACCESS:      51875  HIT:      51790  MISS:         85
cpu1_L1D LOAD      ACCESS:      19238  HIT:      19163  MISS:         75
cpu1_L1D RFO       ACCESS:      32629  HIT:      32619  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          8  HIT:          8  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 152.894 cycles
cpu1_L2C TOTAL     ACCESS:        157  HIT:         89  MISS:         68
cpu1_L2C LOAD      ACCESS:        136  HIT:         76  MISS:         60
cpu1_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 177.162 cycles
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         60  HIT:          0  MISS:         60
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 156.221 cycles

CPU 2 cumulative IPC: 1.64454 instructions: 5920339 cycles: 3600000
cpu2_DTLB TOTAL     ACCESS:      34803  HIT:      34799  MISS:          4
cpu2_DTLB LOAD      ACCESS:      18318  HIT:      18315  MISS:          3
cpu2_DTLB RFO       ACCESS:      16485  HIT:      16484  MISS:          1
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu2_ITLB TOTAL     ACCESS:      16437  HIT:      16437  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16437  HIT:      16437  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       7086  HIT:       7084  MISS:          2
cpu2_L1I LOAD      ACCESS:       7086  HIT:       7084  MISS:          2
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 11 cycles
cpu2_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      65184  HIT:      65184  MISS:          0
cpu2_L1D LOAD      ACCESS:      22062  HIT:      22062  MISS:          0
cpu2_L1D RFO       ACCESS:      43122  HIT:      43122  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: -nan cycles
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.64354 instructions: 5916753 cycles: 3600000
cpu3_DTLB TOTAL     ACCESS:      35328  HIT:      35320  MISS:          8
cpu3_DTLB LOAD      ACCESS:      18629  HIT:      18623  MISS:          6
cpu3_DTLB RFO       ACCESS:      16699  HIT:      16697  MISS:          2
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16438  HIT:      16438  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16438  HIT:      16438  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6774  HIT:       6772  MISS:          2
cpu3_L1I LOAD      ACCESS:       6774  HIT:       6772  MISS:          2
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 11 cycles
cpu3_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu3_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu3_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      64684  HIT:      64684  MISS:          0
cpu3_L1D LOAD      ACCESS:      21973  HIT:      21973  MISS:          0
cpu3_L1D RFO       ACCESS:      42711  HIT:      42711  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: -nan cycles
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          5  ROW_BUFFER_MISS:         63
 DBUS AVG_CONGESTED_CYCLE:    3.85933
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0892% MPKI: 0.08759 Average ROB Occupancy at Mispredict: 195.261
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0875933
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6521% MPKI: 0.0966255 Average ROB Occupancy at Mispredict: 149.639
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000343878
BRANCH_CONDITIONAL: 0.0962859
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.0999% MPKI: 0.0881688 Average ROB Occupancy at Mispredict: 197.174
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0881706
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.0705% MPKI: 0.0887311 Average ROB Occupancy at Mispredict: 194.227
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0887311
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 26 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.66382 instructions: 6156141 cycles: 3700000
cpu0_DTLB TOTAL     ACCESS:      35059  HIT:      35045  MISS:         14
cpu0_DTLB LOAD      ACCESS:      18535  HIT:      18521  MISS:         14
cpu0_DTLB RFO       ACCESS:      16524  HIT:      16524  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16300  HIT:      16300  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16300  HIT:      16300  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7654  HIT:       7654  MISS:          0
cpu0_L1I LOAD      ACCESS:       7654  HIT:       7654  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63975  HIT:      63973  MISS:          2
cpu0_L1D LOAD      ACCESS:      21828  HIT:      21826  MISS:          2
cpu0_L1D RFO       ACCESS:      42147  HIT:      42147  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62461 instructions: 6011046 cycles: 3700000
cpu1_DTLB TOTAL     ACCESS:      33038  HIT:      33030  MISS:          8
cpu1_DTLB LOAD      ACCESS:      17390  HIT:      17383  MISS:          7
cpu1_DTLB RFO       ACCESS:      15648  HIT:      15647  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15806  HIT:      15806  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15806  HIT:      15806  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6665  HIT:       6665  MISS:          0
cpu1_L1I LOAD      ACCESS:       6665  HIT:       6665  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63229  HIT:      63228  MISS:          1
cpu1_L1D LOAD      ACCESS:      21464  HIT:      21463  MISS:          1
cpu1_L1D RFO       ACCESS:      41765  HIT:      41765  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.65443 instructions: 6121389 cycles: 3700000
cpu2_DTLB TOTAL     ACCESS:      34830  HIT:      34821  MISS:          9
cpu2_DTLB LOAD      ACCESS:      18289  HIT:      18280  MISS:          9
cpu2_DTLB RFO       ACCESS:      16541  HIT:      16541  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      15894  HIT:      15894  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15894  HIT:      15894  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       7734  HIT:       7734  MISS:          0
cpu2_L1I LOAD      ACCESS:       7734  HIT:       7734  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu2_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      65115  HIT:      65113  MISS:          2
cpu2_L1D LOAD      ACCESS:      21982  HIT:      21980  MISS:          2
cpu2_L1D RFO       ACCESS:      43133  HIT:      43133  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.65322 instructions: 6116914 cycles: 3700000
cpu3_DTLB TOTAL     ACCESS:      35414  HIT:      35406  MISS:          8
cpu3_DTLB LOAD      ACCESS:      18602  HIT:      18594  MISS:          8
cpu3_DTLB RFO       ACCESS:      16812  HIT:      16812  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16029  HIT:      16029  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16029  HIT:      16029  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       7334  HIT:       7334  MISS:          0
cpu3_L1I LOAD      ACCESS:       7334  HIT:       7334  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu3_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      64954  HIT:      64953  MISS:          1
cpu3_L1D LOAD      ACCESS:      22008  HIT:      22007  MISS:          1
cpu3_L1D RFO       ACCESS:      42946  HIT:      42946  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.66382 instructions: 6156141 cycles: 3700000
cpu0_DTLB TOTAL     ACCESS:      35059  HIT:      35045  MISS:         14
cpu0_DTLB LOAD      ACCESS:      18535  HIT:      18521  MISS:         14
cpu0_DTLB RFO       ACCESS:      16524  HIT:      16524  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.85714 cycles
cpu0_ITLB TOTAL     ACCESS:      16300  HIT:      16300  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16300  HIT:      16300  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7654  HIT:       7654  MISS:          0
cpu0_L1I LOAD      ACCESS:       7654  HIT:       7654  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63975  HIT:      63973  MISS:          2
cpu0_L1D LOAD      ACCESS:      21828  HIT:      21826  MISS:          2
cpu0_L1D RFO       ACCESS:      42147  HIT:      42147  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62461 instructions: 6011046 cycles: 3700000
cpu1_DTLB TOTAL     ACCESS:      33038  HIT:      33030  MISS:          8
cpu1_DTLB LOAD      ACCESS:      17390  HIT:      17383  MISS:          7
cpu1_DTLB RFO       ACCESS:      15648  HIT:      15647  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu1_ITLB TOTAL     ACCESS:      15806  HIT:      15806  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15806  HIT:      15806  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6665  HIT:       6665  MISS:          0
cpu1_L1I LOAD      ACCESS:       6665  HIT:       6665  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63229  HIT:      63228  MISS:          1
cpu1_L1D LOAD      ACCESS:      21464  HIT:      21463  MISS:          1
cpu1_L1D RFO       ACCESS:      41765  HIT:      41765  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.65443 instructions: 6121389 cycles: 3700000
cpu2_DTLB TOTAL     ACCESS:      34830  HIT:      34821  MISS:          9
cpu2_DTLB LOAD      ACCESS:      18289  HIT:      18280  MISS:          9
cpu2_DTLB RFO       ACCESS:      16541  HIT:      16541  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu2_ITLB TOTAL     ACCESS:      15894  HIT:      15894  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15894  HIT:      15894  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       7734  HIT:       7734  MISS:          0
cpu2_L1I LOAD      ACCESS:       7734  HIT:       7734  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu2_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      65115  HIT:      65113  MISS:          2
cpu2_L1D LOAD      ACCESS:      21982  HIT:      21980  MISS:          2
cpu2_L1D RFO       ACCESS:      43133  HIT:      43133  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.65322 instructions: 6116914 cycles: 3700000
cpu3_DTLB TOTAL     ACCESS:      35414  HIT:      35406  MISS:          8
cpu3_DTLB LOAD      ACCESS:      18602  HIT:      18594  MISS:          8
cpu3_DTLB RFO       ACCESS:      16812  HIT:      16812  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16029  HIT:      16029  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16029  HIT:      16029  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       7334  HIT:       7334  MISS:          0
cpu3_L1I LOAD      ACCESS:       7334  HIT:       7334  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu3_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      64954  HIT:      64953  MISS:          1
cpu3_L1D LOAD      ACCESS:      22008  HIT:      22007  MISS:          1
cpu3_L1D RFO       ACCESS:      42946  HIT:      42946  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.85933
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0817% MPKI: 0.0841406 Average ROB Occupancy at Mispredict: 188.415
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0841436
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0838% MPKI: 0.0848401 Average ROB Occupancy at Mispredict: 193.882
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0848438
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.1416% MPKI: 0.0831494 Average ROB Occupancy at Mispredict: 193.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0831511
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.1335% MPKI: 0.0832119 Average ROB Occupancy at Mispredict: 192.906
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0832119
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 29 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.67139 instructions: 6351280 cycles: 3800000
cpu0_DTLB TOTAL     ACCESS:      34822  HIT:      34796  MISS:         26
cpu0_DTLB LOAD      ACCESS:      18495  HIT:      18470  MISS:         25
cpu0_DTLB RFO       ACCESS:      16327  HIT:      16326  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16840  HIT:      16840  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16840  HIT:      16840  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6738  HIT:       6738  MISS:          0
cpu0_L1I LOAD      ACCESS:       6738  HIT:       6738  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63191  HIT:      63189  MISS:          2
cpu0_L1D LOAD      ACCESS:      21758  HIT:      21756  MISS:          2
cpu0_L1D RFO       ACCESS:      41433  HIT:      41433  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.6317 instructions: 6200457 cycles: 3800000
cpu1_DTLB TOTAL     ACCESS:      32401  HIT:      32377  MISS:         24
cpu1_DTLB LOAD      ACCESS:      17176  HIT:      17152  MISS:         24
cpu1_DTLB RFO       ACCESS:      15225  HIT:      15225  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15171  HIT:      15171  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15171  HIT:      15171  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       7077  HIT:       7077  MISS:          0
cpu1_L1I LOAD      ACCESS:       7077  HIT:       7077  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61568  HIT:      61567  MISS:          1
cpu1_L1D LOAD      ACCESS:      21134  HIT:      21133  MISS:          1
cpu1_L1D RFO       ACCESS:      40434  HIT:      40434  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.66118 instructions: 6312482 cycles: 3800000
cpu2_DTLB TOTAL     ACCESS:      33700  HIT:      33664  MISS:         36
cpu2_DTLB LOAD      ACCESS:      17967  HIT:      17932  MISS:         35
cpu2_DTLB RFO       ACCESS:      15733  HIT:      15732  MISS:          1
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      15804  HIT:      15804  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15804  HIT:      15804  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6969  HIT:       6969  MISS:          0
cpu2_L1I LOAD      ACCESS:       6969  HIT:       6969  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         36  HIT:         36  MISS:          0
cpu2_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu2_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      62021  HIT:      62020  MISS:          1
cpu2_L1D LOAD      ACCESS:      21512  HIT:      21511  MISS:          1
cpu2_L1D RFO       ACCESS:      40509  HIT:      40509  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.65991 instructions: 6307664 cycles: 3800000
cpu3_DTLB TOTAL     ACCESS:      34391  HIT:      34355  MISS:         36
cpu3_DTLB LOAD      ACCESS:      18361  HIT:      18326  MISS:         35
cpu3_DTLB RFO       ACCESS:      16030  HIT:      16029  MISS:          1
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      15872  HIT:      15872  MISS:          0
cpu3_ITLB LOAD      ACCESS:      15872  HIT:      15872  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6803  HIT:       6803  MISS:          0
cpu3_L1I LOAD      ACCESS:       6803  HIT:       6803  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         36  HIT:         36  MISS:          0
cpu3_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu3_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      61979  HIT:      61977  MISS:          2
cpu3_L1D LOAD      ACCESS:      21551  HIT:      21549  MISS:          2
cpu3_L1D RFO       ACCESS:      40428  HIT:      40428  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.67139 instructions: 6351280 cycles: 3800000
cpu0_DTLB TOTAL     ACCESS:      34822  HIT:      34796  MISS:         26
cpu0_DTLB LOAD      ACCESS:      18495  HIT:      18470  MISS:         25
cpu0_DTLB RFO       ACCESS:      16327  HIT:      16326  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.76923 cycles
cpu0_ITLB TOTAL     ACCESS:      16840  HIT:      16840  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16840  HIT:      16840  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6738  HIT:       6738  MISS:          0
cpu0_L1I LOAD      ACCESS:       6738  HIT:       6738  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63191  HIT:      63189  MISS:          2
cpu0_L1D LOAD      ACCESS:      21758  HIT:      21756  MISS:          2
cpu0_L1D RFO       ACCESS:      41433  HIT:      41433  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.6317 instructions: 6200457 cycles: 3800000
cpu1_DTLB TOTAL     ACCESS:      32401  HIT:      32377  MISS:         24
cpu1_DTLB LOAD      ACCESS:      17176  HIT:      17152  MISS:         24
cpu1_DTLB RFO       ACCESS:      15225  HIT:      15225  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.625 cycles
cpu1_ITLB TOTAL     ACCESS:      15171  HIT:      15171  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15171  HIT:      15171  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       7077  HIT:       7077  MISS:          0
cpu1_L1I LOAD      ACCESS:       7077  HIT:       7077  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61568  HIT:      61567  MISS:          1
cpu1_L1D LOAD      ACCESS:      21134  HIT:      21133  MISS:          1
cpu1_L1D RFO       ACCESS:      40434  HIT:      40434  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.66118 instructions: 6312482 cycles: 3800000
cpu2_DTLB TOTAL     ACCESS:      33700  HIT:      33664  MISS:         36
cpu2_DTLB LOAD      ACCESS:      17967  HIT:      17932  MISS:         35
cpu2_DTLB RFO       ACCESS:      15733  HIT:      15732  MISS:          1
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.80556 cycles
cpu2_ITLB TOTAL     ACCESS:      15804  HIT:      15804  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15804  HIT:      15804  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6969  HIT:       6969  MISS:          0
cpu2_L1I LOAD      ACCESS:       6969  HIT:       6969  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         36  HIT:         36  MISS:          0
cpu2_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu2_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      62021  HIT:      62020  MISS:          1
cpu2_L1D LOAD      ACCESS:      21512  HIT:      21511  MISS:          1
cpu2_L1D RFO       ACCESS:      40509  HIT:      40509  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.65991 instructions: 6307664 cycles: 3800000
cpu3_DTLB TOTAL     ACCESS:      34391  HIT:      34355  MISS:         36
cpu3_DTLB LOAD      ACCESS:      18361  HIT:      18326  MISS:         35
cpu3_DTLB RFO       ACCESS:      16030  HIT:      16029  MISS:          1
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      15872  HIT:      15872  MISS:          0
cpu3_ITLB LOAD      ACCESS:      15872  HIT:      15872  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6803  HIT:       6803  MISS:          0
cpu3_L1I LOAD      ACCESS:       6803  HIT:       6803  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         36  HIT:         36  MISS:          0
cpu3_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu3_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      61979  HIT:      61977  MISS:          2
cpu3_L1D LOAD      ACCESS:      21551  HIT:      21549  MISS:          2
cpu3_L1D RFO       ACCESS:      40428  HIT:      40428  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.85933
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8981% MPKI: 0.0889553 Average ROB Occupancy at Mispredict: 185.529
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0889584
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0212% MPKI: 0.0833775 Average ROB Occupancy at Mispredict: 184.905
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.083381
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.8632% MPKI: 0.0901371 Average ROB Occupancy at Mispredict: 180.726
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0901389
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.8787% MPKI: 0.0895735 Average ROB Occupancy at Mispredict: 179.809
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0895736
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 32 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.67877 instructions: 6547205 cycles: 3900000
cpu0_DTLB TOTAL     ACCESS:      35012  HIT:      34991  MISS:         21
cpu0_DTLB LOAD      ACCESS:      18592  HIT:      18575  MISS:         17
cpu0_DTLB RFO       ACCESS:      16420  HIT:      16416  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16538  HIT:      16538  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16538  HIT:      16538  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7268  HIT:       7268  MISS:          0
cpu0_L1I LOAD      ACCESS:       7268  HIT:       7268  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63661  HIT:      63661  MISS:          0
cpu0_L1D LOAD      ACCESS:      21791  HIT:      21791  MISS:          0
cpu0_L1D RFO       ACCESS:      41870  HIT:      41870  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.63911 instructions: 6392538 cycles: 3900000
cpu1_DTLB TOTAL     ACCESS:      32699  HIT:      32676  MISS:         23
cpu1_DTLB LOAD      ACCESS:      17288  HIT:      17266  MISS:         22
cpu1_DTLB RFO       ACCESS:      15411  HIT:      15410  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15821  HIT:      15821  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15821  HIT:      15821  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6486  HIT:       6486  MISS:          0
cpu1_L1I LOAD      ACCESS:       6486  HIT:       6486  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62122  HIT:      62120  MISS:          2
cpu1_L1D LOAD      ACCESS:      21304  HIT:      21302  MISS:          2
cpu1_L1D RFO       ACCESS:      40818  HIT:      40818  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.6689 instructions: 6508717 cycles: 3900000
cpu2_DTLB TOTAL     ACCESS:      34254  HIT:      34232  MISS:         22
cpu2_DTLB LOAD      ACCESS:      18126  HIT:      18108  MISS:         18
cpu2_DTLB RFO       ACCESS:      16128  HIT:      16124  MISS:          4
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16076  HIT:      16076  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16076  HIT:      16076  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6971  HIT:       6971  MISS:          0
cpu2_L1I LOAD      ACCESS:       6971  HIT:       6971  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu2_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu2_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      63640  HIT:      63639  MISS:          1
cpu2_L1D LOAD      ACCESS:      21773  HIT:      21772  MISS:          1
cpu2_L1D RFO       ACCESS:      41867  HIT:      41867  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.66755 instructions: 6503453 cycles: 3900000
cpu3_DTLB TOTAL     ACCESS:      34952  HIT:      34931  MISS:         21
cpu3_DTLB LOAD      ACCESS:      18603  HIT:      18586  MISS:         17
cpu3_DTLB RFO       ACCESS:      16349  HIT:      16345  MISS:          4
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16165  HIT:      16165  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16165  HIT:      16165  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6733  HIT:       6733  MISS:          0
cpu3_L1I LOAD      ACCESS:       6733  HIT:       6733  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu3_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu3_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      63538  HIT:      63537  MISS:          1
cpu3_L1D LOAD      ACCESS:      21780  HIT:      21779  MISS:          1
cpu3_L1D RFO       ACCESS:      41758  HIT:      41758  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.67877 instructions: 6547205 cycles: 3900000
cpu0_DTLB TOTAL     ACCESS:      35012  HIT:      34991  MISS:         21
cpu0_DTLB LOAD      ACCESS:      18592  HIT:      18575  MISS:         17
cpu0_DTLB RFO       ACCESS:      16420  HIT:      16416  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.42857 cycles
cpu0_ITLB TOTAL     ACCESS:      16538  HIT:      16538  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16538  HIT:      16538  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7268  HIT:       7268  MISS:          0
cpu0_L1I LOAD      ACCESS:       7268  HIT:       7268  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63661  HIT:      63661  MISS:          0
cpu0_L1D LOAD      ACCESS:      21791  HIT:      21791  MISS:          0
cpu0_L1D RFO       ACCESS:      41870  HIT:      41870  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.63911 instructions: 6392538 cycles: 3900000
cpu1_DTLB TOTAL     ACCESS:      32699  HIT:      32676  MISS:         23
cpu1_DTLB LOAD      ACCESS:      17288  HIT:      17266  MISS:         22
cpu1_DTLB RFO       ACCESS:      15411  HIT:      15410  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.56522 cycles
cpu1_ITLB TOTAL     ACCESS:      15821  HIT:      15821  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15821  HIT:      15821  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6486  HIT:       6486  MISS:          0
cpu1_L1I LOAD      ACCESS:       6486  HIT:       6486  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62122  HIT:      62120  MISS:          2
cpu1_L1D LOAD      ACCESS:      21304  HIT:      21302  MISS:          2
cpu1_L1D RFO       ACCESS:      40818  HIT:      40818  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.6689 instructions: 6508717 cycles: 3900000
cpu2_DTLB TOTAL     ACCESS:      34254  HIT:      34232  MISS:         22
cpu2_DTLB LOAD      ACCESS:      18126  HIT:      18108  MISS:         18
cpu2_DTLB RFO       ACCESS:      16128  HIT:      16124  MISS:          4
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.81818 cycles
cpu2_ITLB TOTAL     ACCESS:      16076  HIT:      16076  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16076  HIT:      16076  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6971  HIT:       6971  MISS:          0
cpu2_L1I LOAD      ACCESS:       6971  HIT:       6971  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu2_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu2_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      63640  HIT:      63639  MISS:          1
cpu2_L1D LOAD      ACCESS:      21773  HIT:      21772  MISS:          1
cpu2_L1D RFO       ACCESS:      41867  HIT:      41867  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.66755 instructions: 6503453 cycles: 3900000
cpu3_DTLB TOTAL     ACCESS:      34952  HIT:      34931  MISS:         21
cpu3_DTLB LOAD      ACCESS:      18603  HIT:      18586  MISS:         17
cpu3_DTLB RFO       ACCESS:      16349  HIT:      16345  MISS:          4
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16165  HIT:      16165  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16165  HIT:      16165  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6733  HIT:       6733  MISS:          0
cpu3_L1I LOAD      ACCESS:       6733  HIT:       6733  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu3_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu3_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      63538  HIT:      63537  MISS:          1
cpu3_L1D LOAD      ACCESS:      21780  HIT:      21779  MISS:          1
cpu3_L1D RFO       ACCESS:      41758  HIT:      41758  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 10 cycles
cpu3_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.85933
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9785% MPKI: 0.0832388 Average ROB Occupancy at Mispredict: 182.117
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0832416
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9488% MPKI: 0.0847829 Average ROB Occupancy at Mispredict: 185.756
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0847864
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.9267% MPKI: 0.0858832 Average ROB Occupancy at Mispredict: 182.744
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0858848
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.9213% MPKI: 0.0859543 Average ROB Occupancy at Mispredict: 181.986
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0859543
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 35 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.68523 instructions: 6740930 cycles: 4000000
cpu0_DTLB TOTAL     ACCESS:      34761  HIT:      34737  MISS:         24
cpu0_DTLB LOAD      ACCESS:      18547  HIT:      18523  MISS:         24
cpu0_DTLB RFO       ACCESS:      16214  HIT:      16214  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16519  HIT:      16519  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16519  HIT:      16519  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6979  HIT:       6979  MISS:          0
cpu0_L1I LOAD      ACCESS:       6979  HIT:       6979  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62835  HIT:      62833  MISS:          2
cpu0_L1D LOAD      ACCESS:      21698  HIT:      21696  MISS:          2
cpu0_L1D RFO       ACCESS:      41137  HIT:      41137  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.64498 instructions: 6579914 cycles: 4000000
cpu1_DTLB TOTAL     ACCESS:      32295  HIT:      32265  MISS:         30
cpu1_DTLB LOAD      ACCESS:      17197  HIT:      17171  MISS:         26
cpu1_DTLB RFO       ACCESS:      15098  HIT:      15094  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15179  HIT:      15179  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15179  HIT:      15179  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6811  HIT:       6811  MISS:          0
cpu1_L1I LOAD      ACCESS:       6811  HIT:       6811  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61076  HIT:      61075  MISS:          1
cpu1_L1D LOAD      ACCESS:      21102  HIT:      21101  MISS:          1
cpu1_L1D RFO       ACCESS:      39974  HIT:      39974  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.67619 instructions: 6704774 cycles: 4000000
cpu2_DTLB TOTAL     ACCESS:      34283  HIT:      34267  MISS:         16
cpu2_DTLB LOAD      ACCESS:      18185  HIT:      18169  MISS:         16
cpu2_DTLB RFO       ACCESS:      16098  HIT:      16098  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      15942  HIT:      15942  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15942  HIT:      15942  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       7101  HIT:       7101  MISS:          0
cpu2_L1I LOAD      ACCESS:       7101  HIT:       7101  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu2_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      63571  HIT:      63570  MISS:          1
cpu2_L1D LOAD      ACCESS:      21791  HIT:      21790  MISS:          1
cpu2_L1D RFO       ACCESS:      41780  HIT:      41780  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.67471 instructions: 6698833 cycles: 4000000
cpu3_DTLB TOTAL     ACCESS:      34946  HIT:      34931  MISS:         15
cpu3_DTLB LOAD      ACCESS:      18549  HIT:      18534  MISS:         15
cpu3_DTLB RFO       ACCESS:      16397  HIT:      16397  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16025  HIT:      16025  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16025  HIT:      16025  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6880  HIT:       6880  MISS:          0
cpu3_L1I LOAD      ACCESS:       6880  HIT:       6880  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         15  HIT:         15  MISS:          0
cpu3_STLB LOAD      ACCESS:         15  HIT:         15  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      63492  HIT:      63491  MISS:          1
cpu3_L1D LOAD      ACCESS:      21786  HIT:      21785  MISS:          1
cpu3_L1D RFO       ACCESS:      41706  HIT:      41706  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.68523 instructions: 6740930 cycles: 4000000
cpu0_DTLB TOTAL     ACCESS:      34761  HIT:      34737  MISS:         24
cpu0_DTLB LOAD      ACCESS:      18547  HIT:      18523  MISS:         24
cpu0_DTLB RFO       ACCESS:      16214  HIT:      16214  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.45833 cycles
cpu0_ITLB TOTAL     ACCESS:      16519  HIT:      16519  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16519  HIT:      16519  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6979  HIT:       6979  MISS:          0
cpu0_L1I LOAD      ACCESS:       6979  HIT:       6979  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62835  HIT:      62833  MISS:          2
cpu0_L1D LOAD      ACCESS:      21698  HIT:      21696  MISS:          2
cpu0_L1D RFO       ACCESS:      41137  HIT:      41137  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.64498 instructions: 6579914 cycles: 4000000
cpu1_DTLB TOTAL     ACCESS:      32295  HIT:      32265  MISS:         30
cpu1_DTLB LOAD      ACCESS:      17197  HIT:      17171  MISS:         26
cpu1_DTLB RFO       ACCESS:      15098  HIT:      15094  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.56667 cycles
cpu1_ITLB TOTAL     ACCESS:      15179  HIT:      15179  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15179  HIT:      15179  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6811  HIT:       6811  MISS:          0
cpu1_L1I LOAD      ACCESS:       6811  HIT:       6811  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61076  HIT:      61075  MISS:          1
cpu1_L1D LOAD      ACCESS:      21102  HIT:      21101  MISS:          1
cpu1_L1D RFO       ACCESS:      39974  HIT:      39974  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.67619 instructions: 6704774 cycles: 4000000
cpu2_DTLB TOTAL     ACCESS:      34283  HIT:      34267  MISS:         16
cpu2_DTLB LOAD      ACCESS:      18185  HIT:      18169  MISS:         16
cpu2_DTLB RFO       ACCESS:      16098  HIT:      16098  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.875 cycles
cpu2_ITLB TOTAL     ACCESS:      15942  HIT:      15942  MISS:          0
cpu2_ITLB LOAD      ACCESS:      15942  HIT:      15942  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       7101  HIT:       7101  MISS:          0
cpu2_L1I LOAD      ACCESS:       7101  HIT:       7101  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu2_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      63571  HIT:      63570  MISS:          1
cpu2_L1D LOAD      ACCESS:      21791  HIT:      21790  MISS:          1
cpu2_L1D RFO       ACCESS:      41780  HIT:      41780  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.67471 instructions: 6698833 cycles: 4000000
cpu3_DTLB TOTAL     ACCESS:      34946  HIT:      34931  MISS:         15
cpu3_DTLB LOAD      ACCESS:      18549  HIT:      18534  MISS:         15
cpu3_DTLB RFO       ACCESS:      16397  HIT:      16397  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16025  HIT:      16025  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16025  HIT:      16025  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6880  HIT:       6880  MISS:          0
cpu3_L1I LOAD      ACCESS:       6880  HIT:       6880  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         15  HIT:         15  MISS:          0
cpu3_STLB LOAD      ACCESS:         15  HIT:         15  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      63492  HIT:      63491  MISS:          1
cpu3_L1D LOAD      ACCESS:      21786  HIT:      21785  MISS:          1
cpu3_L1D RFO       ACCESS:      41706  HIT:      41706  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.85933
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9447% MPKI: 0.0818851 Average ROB Occupancy at Mispredict: 182.542
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0818878
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9216% MPKI: 0.0820647 Average ROB Occupancy at Mispredict: 176.615
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0820679
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.9662% MPKI: 0.0818804 Average ROB Occupancy at Mispredict: 184.158
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.081882
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.9727% MPKI: 0.0815067 Average ROB Occupancy at Mispredict: 183.529
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0815067
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 38 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.69194 instructions: 6936938 cycles: 4100000
cpu0_DTLB TOTAL     ACCESS:      34876  HIT:      34863  MISS:         13
cpu0_DTLB LOAD      ACCESS:      18554  HIT:      18541  MISS:         13
cpu0_DTLB RFO       ACCESS:      16322  HIT:      16322  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17399  HIT:      17399  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17399  HIT:      17399  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6133  HIT:       6133  MISS:          0
cpu0_L1I LOAD      ACCESS:       6133  HIT:       6133  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63105  HIT:      63103  MISS:          2
cpu0_L1D LOAD      ACCESS:      21672  HIT:      21670  MISS:          2
cpu0_L1D RFO       ACCESS:      41433  HIT:      41433  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.65148 instructions: 6771073 cycles: 4100000
cpu1_DTLB TOTAL     ACCESS:      32516  HIT:      32502  MISS:         14
cpu1_DTLB LOAD      ACCESS:      17245  HIT:      17231  MISS:         14
cpu1_DTLB RFO       ACCESS:      15271  HIT:      15271  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15801  HIT:      15801  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15801  HIT:      15801  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6424  HIT:       6424  MISS:          0
cpu1_L1I LOAD      ACCESS:       6424  HIT:       6424  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61808  HIT:      61807  MISS:          1
cpu1_L1D LOAD      ACCESS:      21218  HIT:      21217  MISS:          1
cpu1_L1D RFO       ACCESS:      40590  HIT:      40590  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.6826 instructions: 6898640 cycles: 4100000
cpu2_DTLB TOTAL     ACCESS:      33814  HIT:      33792  MISS:         22
cpu2_DTLB LOAD      ACCESS:      18003  HIT:      17981  MISS:         22
cpu2_DTLB RFO       ACCESS:      15811  HIT:      15811  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16647  HIT:      16647  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16647  HIT:      16647  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6257  HIT:       6257  MISS:          0
cpu2_L1I LOAD      ACCESS:       6257  HIT:       6257  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu2_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      62368  HIT:      62366  MISS:          2
cpu2_L1D LOAD      ACCESS:      21540  HIT:      21538  MISS:          2
cpu2_L1D RFO       ACCESS:      40828  HIT:      40828  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.68125 instructions: 6893120 cycles: 4100000
cpu3_DTLB TOTAL     ACCESS:      34651  HIT:      34629  MISS:         22
cpu3_DTLB LOAD      ACCESS:      18481  HIT:      18459  MISS:         22
cpu3_DTLB RFO       ACCESS:      16170  HIT:      16170  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16684  HIT:      16684  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16684  HIT:      16684  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5960  HIT:       5960  MISS:          0
cpu3_L1I LOAD      ACCESS:       5960  HIT:       5960  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu3_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      62459  HIT:      62457  MISS:          2
cpu3_L1D LOAD      ACCESS:      21585  HIT:      21583  MISS:          2
cpu3_L1D RFO       ACCESS:      40874  HIT:      40874  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.69194 instructions: 6936938 cycles: 4100000
cpu0_DTLB TOTAL     ACCESS:      34876  HIT:      34863  MISS:         13
cpu0_DTLB LOAD      ACCESS:      18554  HIT:      18541  MISS:         13
cpu0_DTLB RFO       ACCESS:      16322  HIT:      16322  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.69231 cycles
cpu0_ITLB TOTAL     ACCESS:      17399  HIT:      17399  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17399  HIT:      17399  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6133  HIT:       6133  MISS:          0
cpu0_L1I LOAD      ACCESS:       6133  HIT:       6133  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63105  HIT:      63103  MISS:          2
cpu0_L1D LOAD      ACCESS:      21672  HIT:      21670  MISS:          2
cpu0_L1D RFO       ACCESS:      41433  HIT:      41433  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.65148 instructions: 6771073 cycles: 4100000
cpu1_DTLB TOTAL     ACCESS:      32516  HIT:      32502  MISS:         14
cpu1_DTLB LOAD      ACCESS:      17245  HIT:      17231  MISS:         14
cpu1_DTLB RFO       ACCESS:      15271  HIT:      15271  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.71429 cycles
cpu1_ITLB TOTAL     ACCESS:      15801  HIT:      15801  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15801  HIT:      15801  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6424  HIT:       6424  MISS:          0
cpu1_L1I LOAD      ACCESS:       6424  HIT:       6424  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61808  HIT:      61807  MISS:          1
cpu1_L1D LOAD      ACCESS:      21218  HIT:      21217  MISS:          1
cpu1_L1D RFO       ACCESS:      40590  HIT:      40590  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.6826 instructions: 6898640 cycles: 4100000
cpu2_DTLB TOTAL     ACCESS:      33814  HIT:      33792  MISS:         22
cpu2_DTLB LOAD      ACCESS:      18003  HIT:      17981  MISS:         22
cpu2_DTLB RFO       ACCESS:      15811  HIT:      15811  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.81818 cycles
cpu2_ITLB TOTAL     ACCESS:      16647  HIT:      16647  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16647  HIT:      16647  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6257  HIT:       6257  MISS:          0
cpu2_L1I LOAD      ACCESS:       6257  HIT:       6257  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu2_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      62368  HIT:      62366  MISS:          2
cpu2_L1D LOAD      ACCESS:      21540  HIT:      21538  MISS:          2
cpu2_L1D RFO       ACCESS:      40828  HIT:      40828  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.68125 instructions: 6893120 cycles: 4100000
cpu3_DTLB TOTAL     ACCESS:      34651  HIT:      34629  MISS:         22
cpu3_DTLB LOAD      ACCESS:      18481  HIT:      18459  MISS:         22
cpu3_DTLB RFO       ACCESS:      16170  HIT:      16170  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16684  HIT:      16684  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16684  HIT:      16684  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       5960  HIT:       5960  MISS:          0
cpu3_L1I LOAD      ACCESS:       5960  HIT:       5960  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu3_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      62459  HIT:      62457  MISS:          2
cpu3_L1D LOAD      ACCESS:      21585  HIT:      21583  MISS:          2
cpu3_L1D RFO       ACCESS:      40874  HIT:      40874  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.85933
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9986% MPKI: 0.0779858 Average ROB Occupancy at Mispredict: 203.203
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0779883
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9588% MPKI: 0.0793049 Average ROB Occupancy at Mispredict: 187.235
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.079308
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.982% MPKI: 0.0788547 Average ROB Occupancy at Mispredict: 201.158
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0788561
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.9726% MPKI: 0.0792094 Average ROB Occupancy at Mispredict: 200.267
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0792094
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 41 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.69908 instructions: 7136124 cycles: 4200000
cpu0_DTLB TOTAL     ACCESS:      35148  HIT:      35138  MISS:         10
cpu0_DTLB LOAD      ACCESS:      18565  HIT:      18555  MISS:         10
cpu0_DTLB RFO       ACCESS:      16583  HIT:      16583  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17291  HIT:      17291  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17291  HIT:      17291  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6560  HIT:       6560  MISS:          0
cpu0_L1I LOAD      ACCESS:       6560  HIT:       6560  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64143  HIT:      64141  MISS:          2
cpu0_L1D LOAD      ACCESS:      21842  HIT:      21840  MISS:          2
cpu0_L1D RFO       ACCESS:      42301  HIT:      42301  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.65787 instructions: 6963038 cycles: 4200000
cpu1_DTLB TOTAL     ACCESS:      32588  HIT:      32575  MISS:         13
cpu1_DTLB LOAD      ACCESS:      17208  HIT:      17195  MISS:         13
cpu1_DTLB RFO       ACCESS:      15380  HIT:      15380  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16348  HIT:      16348  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16348  HIT:      16348  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5825  HIT:       5825  MISS:          0
cpu1_L1I LOAD      ACCESS:       5825  HIT:       5825  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61895  HIT:      61893  MISS:          2
cpu1_L1D LOAD      ACCESS:      21210  HIT:      21208  MISS:          2
cpu1_L1D RFO       ACCESS:      40685  HIT:      40685  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.68994 instructions: 7097745 cycles: 4200000
cpu2_DTLB TOTAL     ACCESS:      34357  HIT:      34347  MISS:         10
cpu2_DTLB LOAD      ACCESS:      18094  HIT:      18084  MISS:         10
cpu2_DTLB RFO       ACCESS:      16263  HIT:      16263  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16584  HIT:      16584  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16584  HIT:      16584  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6739  HIT:       6739  MISS:          0
cpu2_L1I LOAD      ACCESS:       6739  HIT:       6739  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu2_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      64222  HIT:      64219  MISS:          3
cpu2_L1D LOAD      ACCESS:      21792  HIT:      21789  MISS:          3
cpu2_L1D RFO       ACCESS:      42430  HIT:      42430  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.6886 instructions: 7092130 cycles: 4200000
cpu3_DTLB TOTAL     ACCESS:      35181  HIT:      35171  MISS:         10
cpu3_DTLB LOAD      ACCESS:      18614  HIT:      18604  MISS:         10
cpu3_DTLB RFO       ACCESS:      16567  HIT:      16567  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16734  HIT:      16734  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16734  HIT:      16734  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6286  HIT:       6286  MISS:          0
cpu3_L1I LOAD      ACCESS:       6286  HIT:       6286  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu3_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      64219  HIT:      64216  MISS:          3
cpu3_L1D LOAD      ACCESS:      21821  HIT:      21818  MISS:          3
cpu3_L1D RFO       ACCESS:      42398  HIT:      42398  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.69908 instructions: 7136124 cycles: 4200000
cpu0_DTLB TOTAL     ACCESS:      35148  HIT:      35138  MISS:         10
cpu0_DTLB LOAD      ACCESS:      18565  HIT:      18555  MISS:         10
cpu0_DTLB RFO       ACCESS:      16583  HIT:      16583  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.7 cycles
cpu0_ITLB TOTAL     ACCESS:      17291  HIT:      17291  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17291  HIT:      17291  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6560  HIT:       6560  MISS:          0
cpu0_L1I LOAD      ACCESS:       6560  HIT:       6560  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64143  HIT:      64141  MISS:          2
cpu0_L1D LOAD      ACCESS:      21842  HIT:      21840  MISS:          2
cpu0_L1D RFO       ACCESS:      42301  HIT:      42301  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.65787 instructions: 6963038 cycles: 4200000
cpu1_DTLB TOTAL     ACCESS:      32588  HIT:      32575  MISS:         13
cpu1_DTLB LOAD      ACCESS:      17208  HIT:      17195  MISS:         13
cpu1_DTLB RFO       ACCESS:      15380  HIT:      15380  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.69231 cycles
cpu1_ITLB TOTAL     ACCESS:      16348  HIT:      16348  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16348  HIT:      16348  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5825  HIT:       5825  MISS:          0
cpu1_L1I LOAD      ACCESS:       5825  HIT:       5825  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61895  HIT:      61893  MISS:          2
cpu1_L1D LOAD      ACCESS:      21210  HIT:      21208  MISS:          2
cpu1_L1D RFO       ACCESS:      40685  HIT:      40685  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.68994 instructions: 7097745 cycles: 4200000
cpu2_DTLB TOTAL     ACCESS:      34357  HIT:      34347  MISS:         10
cpu2_DTLB LOAD      ACCESS:      18094  HIT:      18084  MISS:         10
cpu2_DTLB RFO       ACCESS:      16263  HIT:      16263  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.8 cycles
cpu2_ITLB TOTAL     ACCESS:      16584  HIT:      16584  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16584  HIT:      16584  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6739  HIT:       6739  MISS:          0
cpu2_L1I LOAD      ACCESS:       6739  HIT:       6739  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu2_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      64222  HIT:      64219  MISS:          3
cpu2_L1D LOAD      ACCESS:      21792  HIT:      21789  MISS:          3
cpu2_L1D RFO       ACCESS:      42430  HIT:      42430  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11.3333 cycles
cpu2_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.6886 instructions: 7092130 cycles: 4200000
cpu3_DTLB TOTAL     ACCESS:      35181  HIT:      35171  MISS:         10
cpu3_DTLB LOAD      ACCESS:      18614  HIT:      18604  MISS:         10
cpu3_DTLB RFO       ACCESS:      16567  HIT:      16567  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16734  HIT:      16734  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16734  HIT:      16734  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6286  HIT:       6286  MISS:          0
cpu3_L1I LOAD      ACCESS:       6286  HIT:       6286  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu3_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      64219  HIT:      64216  MISS:          3
cpu3_L1D LOAD      ACCESS:      21821  HIT:      21818  MISS:          3
cpu3_L1D RFO       ACCESS:      42398  HIT:      42398  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu3_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.85933
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1158% MPKI: 0.0720256 Average ROB Occupancy at Mispredict: 205.875
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0720279
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0425% MPKI: 0.0742464 Average ROB Occupancy at Mispredict: 204.981
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0742492
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.1169% MPKI: 0.0722752 Average ROB Occupancy at Mispredict: 204.852
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0722765
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.1104% MPKI: 0.0726157 Average ROB Occupancy at Mispredict: 204.047
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0726157
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 44 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.70475 instructions: 7330406 cycles: 4300000
cpu0_DTLB TOTAL     ACCESS:      34651  HIT:      34634  MISS:         17
cpu0_DTLB LOAD      ACCESS:      18551  HIT:      18534  MISS:         17
cpu0_DTLB RFO       ACCESS:      16100  HIT:      16100  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16963  HIT:      16963  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16963  HIT:      16963  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6587  HIT:       6587  MISS:          0
cpu0_L1I LOAD      ACCESS:       6587  HIT:       6587  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62510  HIT:      62507  MISS:          3
cpu0_L1D LOAD      ACCESS:      21626  HIT:      21623  MISS:          3
cpu0_L1D RFO       ACCESS:      40884  HIT:      40884  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.664 instructions: 7155196 cycles: 4300000
cpu1_DTLB TOTAL     ACCESS:      32491  HIT:      32477  MISS:         14
cpu1_DTLB LOAD      ACCESS:      17180  HIT:      17166  MISS:         14
cpu1_DTLB RFO       ACCESS:      15311  HIT:      15311  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16178  HIT:      16178  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16178  HIT:      16178  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6059  HIT:       6059  MISS:          0
cpu1_L1I LOAD      ACCESS:       6059  HIT:       6059  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61820  HIT:      61818  MISS:          2
cpu1_L1D LOAD      ACCESS:      21166  HIT:      21164  MISS:          2
cpu1_L1D RFO       ACCESS:      40654  HIT:      40654  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.69679 instructions: 7296207 cycles: 4300000
cpu2_DTLB TOTAL     ACCESS:      34306  HIT:      34295  MISS:         11
cpu2_DTLB LOAD      ACCESS:      18241  HIT:      18230  MISS:         11
cpu2_DTLB RFO       ACCESS:      16065  HIT:      16065  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16738  HIT:      16738  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16738  HIT:      16738  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6314  HIT:       6314  MISS:          0
cpu2_L1I LOAD      ACCESS:       6314  HIT:       6314  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu2_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      63617  HIT:      63615  MISS:          2
cpu2_L1D LOAD      ACCESS:      21818  HIT:      21816  MISS:          2
cpu2_L1D RFO       ACCESS:      41799  HIT:      41799  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.69532 instructions: 7289874 cycles: 4300000
cpu3_DTLB TOTAL     ACCESS:      34966  HIT:      34955  MISS:         11
cpu3_DTLB LOAD      ACCESS:      18555  HIT:      18544  MISS:         11
cpu3_DTLB RFO       ACCESS:      16411  HIT:      16411  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16716  HIT:      16716  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16716  HIT:      16716  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6142  HIT:       6142  MISS:          0
cpu3_L1I LOAD      ACCESS:       6142  HIT:       6142  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu3_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      63469  HIT:      63467  MISS:          2
cpu3_L1D LOAD      ACCESS:      21797  HIT:      21795  MISS:          2
cpu3_L1D RFO       ACCESS:      41672  HIT:      41672  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.70475 instructions: 7330406 cycles: 4300000
cpu0_DTLB TOTAL     ACCESS:      34651  HIT:      34634  MISS:         17
cpu0_DTLB LOAD      ACCESS:      18551  HIT:      18534  MISS:         17
cpu0_DTLB RFO       ACCESS:      16100  HIT:      16100  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.70588 cycles
cpu0_ITLB TOTAL     ACCESS:      16963  HIT:      16963  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16963  HIT:      16963  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6587  HIT:       6587  MISS:          0
cpu0_L1I LOAD      ACCESS:       6587  HIT:       6587  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62510  HIT:      62507  MISS:          3
cpu0_L1D LOAD      ACCESS:      21626  HIT:      21623  MISS:          3
cpu0_L1D RFO       ACCESS:      40884  HIT:      40884  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.664 instructions: 7155196 cycles: 4300000
cpu1_DTLB TOTAL     ACCESS:      32491  HIT:      32477  MISS:         14
cpu1_DTLB LOAD      ACCESS:      17180  HIT:      17166  MISS:         14
cpu1_DTLB RFO       ACCESS:      15311  HIT:      15311  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.92857 cycles
cpu1_ITLB TOTAL     ACCESS:      16178  HIT:      16178  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16178  HIT:      16178  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6059  HIT:       6059  MISS:          0
cpu1_L1I LOAD      ACCESS:       6059  HIT:       6059  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61820  HIT:      61818  MISS:          2
cpu1_L1D LOAD      ACCESS:      21166  HIT:      21164  MISS:          2
cpu1_L1D RFO       ACCESS:      40654  HIT:      40654  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11.5 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.69679 instructions: 7296207 cycles: 4300000
cpu2_DTLB TOTAL     ACCESS:      34306  HIT:      34295  MISS:         11
cpu2_DTLB LOAD      ACCESS:      18241  HIT:      18230  MISS:         11
cpu2_DTLB RFO       ACCESS:      16065  HIT:      16065  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu2_ITLB TOTAL     ACCESS:      16738  HIT:      16738  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16738  HIT:      16738  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6314  HIT:       6314  MISS:          0
cpu2_L1I LOAD      ACCESS:       6314  HIT:       6314  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu2_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      63617  HIT:      63615  MISS:          2
cpu2_L1D LOAD      ACCESS:      21818  HIT:      21816  MISS:          2
cpu2_L1D RFO       ACCESS:      41799  HIT:      41799  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.69532 instructions: 7289874 cycles: 4300000
cpu3_DTLB TOTAL     ACCESS:      34966  HIT:      34955  MISS:         11
cpu3_DTLB LOAD      ACCESS:      18555  HIT:      18544  MISS:         11
cpu3_DTLB RFO       ACCESS:      16411  HIT:      16411  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16716  HIT:      16716  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16716  HIT:      16716  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6142  HIT:       6142  MISS:          0
cpu3_L1I LOAD      ACCESS:       6142  HIT:       6142  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu3_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      63469  HIT:      63467  MISS:          2
cpu3_L1D LOAD      ACCESS:      21797  HIT:      21795  MISS:          2
cpu3_L1D RFO       ACCESS:      41672  HIT:      41672  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.85933
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.018% MPKI: 0.0729814 Average ROB Occupancy at Mispredict: 195.533
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0729837
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0859% MPKI: 0.070855 Average ROB Occupancy at Mispredict: 203.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0708576
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.0592% MPKI: 0.0726392 Average ROB Occupancy at Mispredict: 203.272
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0726405
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.0737% MPKI: 0.0720177 Average ROB Occupancy at Mispredict: 203.105
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0720177
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 47 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.69754 instructions: 7469193 cycles: 4400000
cpu0_DTLB TOTAL     ACCESS:      23461  HIT:      23249  MISS:        212
cpu0_DTLB LOAD      ACCESS:      15369  HIT:      15185  MISS:        184
cpu0_DTLB RFO       ACCESS:       8092  HIT:       8064  MISS:         28
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      13551  HIT:      13547  MISS:          4
cpu0_ITLB LOAD      ACCESS:      13551  HIT:      13547  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5309  HIT:       5293  MISS:         16
cpu0_L1I LOAD      ACCESS:       5309  HIT:       5293  MISS:         16
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        216  HIT:        201  MISS:         15
cpu0_STLB LOAD      ACCESS:        188  HIT:        174  MISS:         14
cpu0_STLB RFO       ACCESS:         28  HIT:         27  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      34118  HIT:      34021  MISS:         97
cpu0_L1D LOAD      ACCESS:      15098  HIT:      15010  MISS:         88
cpu0_L1D RFO       ACCESS:      19005  HIT:      18997  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        129  HIT:         49  MISS:         80
cpu0_L2C LOAD      ACCESS:        104  HIT:         32  MISS:         72
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         16  HIT:         16  MISS:          0
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.66942 instructions: 7345433 cycles: 4400000
cpu1_DTLB TOTAL     ACCESS:      32439  HIT:      32426  MISS:         13
cpu1_DTLB LOAD      ACCESS:      17207  HIT:      17194  MISS:         13
cpu1_DTLB RFO       ACCESS:      15232  HIT:      15232  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15906  HIT:      15906  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15906  HIT:      15906  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6152  HIT:       6152  MISS:          0
cpu1_L1I LOAD      ACCESS:       6152  HIT:       6152  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61301  HIT:      61298  MISS:          3
cpu1_L1D LOAD      ACCESS:      21128  HIT:      21125  MISS:          3
cpu1_L1D RFO       ACCESS:      40173  HIT:      40173  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.6916 instructions: 7443044 cycles: 4400000
cpu2_DTLB TOTAL     ACCESS:      25013  HIT:      24835  MISS:        178
cpu2_DTLB LOAD      ACCESS:      15018  HIT:      14859  MISS:        159
cpu2_DTLB RFO       ACCESS:       9995  HIT:       9976  MISS:         19
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      13181  HIT:      13177  MISS:          4
cpu2_ITLB LOAD      ACCESS:      13181  HIT:      13177  MISS:          4
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       5524  HIT:       5508  MISS:         16
cpu2_L1I LOAD      ACCESS:       5524  HIT:       5508  MISS:         16
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        182  HIT:        167  MISS:         15
cpu2_STLB LOAD      ACCESS:        163  HIT:        149  MISS:         14
cpu2_STLB RFO       ACCESS:         19  HIT:         18  MISS:          1
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      41044  HIT:      40954  MISS:         90
cpu2_L1D LOAD      ACCESS:      16243  HIT:      16162  MISS:         81
cpu2_L1D RFO       ACCESS:      24786  HIT:      24778  MISS:          8
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:        123  HIT:         43  MISS:         80
cpu2_L2C LOAD      ACCESS:         97  HIT:         25  MISS:         72
cpu2_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:         17  HIT:         17  MISS:          0
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.69088 instructions: 7439855 cycles: 4400000
cpu3_DTLB TOTAL     ACCESS:      26158  HIT:      25991  MISS:        167
cpu3_DTLB LOAD      ACCESS:      15609  HIT:      15459  MISS:        150
cpu3_DTLB RFO       ACCESS:      10549  HIT:      10532  MISS:         17
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      13541  HIT:      13537  MISS:          4
cpu3_ITLB LOAD      ACCESS:      13541  HIT:      13537  MISS:          4
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5326  HIT:       5310  MISS:         16
cpu3_L1I LOAD      ACCESS:       5326  HIT:       5310  MISS:         16
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        171  HIT:        156  MISS:         15
cpu3_STLB LOAD      ACCESS:        154  HIT:        140  MISS:         14
cpu3_STLB RFO       ACCESS:         17  HIT:         16  MISS:          1
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      42330  HIT:      42240  MISS:         90
cpu3_L1D LOAD      ACCESS:      16531  HIT:      16450  MISS:         81
cpu3_L1D RFO       ACCESS:      25784  HIT:      25776  MISS:          8
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:        120  HIT:         40  MISS:         80
cpu3_L2C LOAD      ACCESS:         97  HIT:         25  MISS:         72
cpu3_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:         14  HIT:         14  MISS:          0
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.69754 instructions: 7469193 cycles: 4400000
cpu0_DTLB TOTAL     ACCESS:      23461  HIT:      23249  MISS:        212
cpu0_DTLB LOAD      ACCESS:      15369  HIT:      15185  MISS:        184
cpu0_DTLB RFO       ACCESS:       8092  HIT:       8064  MISS:         28
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 22.4953 cycles
cpu0_ITLB TOTAL     ACCESS:      13551  HIT:      13547  MISS:          4
cpu0_ITLB LOAD      ACCESS:      13551  HIT:      13547  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.75 cycles
cpu0_L1I TOTAL     ACCESS:       5309  HIT:       5293  MISS:         16
cpu0_L1I LOAD      ACCESS:       5309  HIT:       5293  MISS:         16
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.125 cycles
cpu0_STLB TOTAL     ACCESS:        216  HIT:        201  MISS:         15
cpu0_STLB LOAD      ACCESS:        188  HIT:        174  MISS:         14
cpu0_STLB RFO       ACCESS:         28  HIT:         27  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 197 cycles
cpu0_L1D TOTAL     ACCESS:      34118  HIT:      34021  MISS:         97
cpu0_L1D LOAD      ACCESS:      15098  HIT:      15010  MISS:         88
cpu0_L1D RFO       ACCESS:      19005  HIT:      18997  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         15  HIT:         14  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 162.464 cycles
cpu0_L2C TOTAL     ACCESS:        129  HIT:         49  MISS:         80
cpu0_L2C LOAD      ACCESS:        104  HIT:         32  MISS:         72
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         16  HIT:         16  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.225 cycles
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 493.625 cycles

CPU 1 cumulative IPC: 1.66942 instructions: 7345433 cycles: 4400000
cpu1_DTLB TOTAL     ACCESS:      32439  HIT:      32426  MISS:         13
cpu1_DTLB LOAD      ACCESS:      17207  HIT:      17194  MISS:         13
cpu1_DTLB RFO       ACCESS:      15232  HIT:      15232  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.84615 cycles
cpu1_ITLB TOTAL     ACCESS:      15906  HIT:      15906  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15906  HIT:      15906  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6152  HIT:       6152  MISS:          0
cpu1_L1I LOAD      ACCESS:       6152  HIT:       6152  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61301  HIT:      61298  MISS:          3
cpu1_L1D LOAD      ACCESS:      21128  HIT:      21125  MISS:          3
cpu1_L1D RFO       ACCESS:      40173  HIT:      40173  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.6916 instructions: 7443044 cycles: 4400000
cpu2_DTLB TOTAL     ACCESS:      25013  HIT:      24835  MISS:        178
cpu2_DTLB LOAD      ACCESS:      15018  HIT:      14859  MISS:        159
cpu2_DTLB RFO       ACCESS:       9995  HIT:       9976  MISS:         19
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 25.4944 cycles
cpu2_ITLB TOTAL     ACCESS:      13181  HIT:      13177  MISS:          4
cpu2_ITLB LOAD      ACCESS:      13181  HIT:      13177  MISS:          4
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu2_L1I TOTAL     ACCESS:       5524  HIT:       5508  MISS:         16
cpu2_L1I LOAD      ACCESS:       5524  HIT:       5508  MISS:         16
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 10.8125 cycles
cpu2_STLB TOTAL     ACCESS:        182  HIT:        167  MISS:         15
cpu2_STLB LOAD      ACCESS:        163  HIT:        149  MISS:         14
cpu2_STLB RFO       ACCESS:         19  HIT:         18  MISS:          1
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 196.533 cycles
cpu2_L1D TOTAL     ACCESS:      41044  HIT:      40954  MISS:         90
cpu2_L1D LOAD      ACCESS:      16243  HIT:      16162  MISS:         81
cpu2_L1D RFO       ACCESS:      24786  HIT:      24778  MISS:          8
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:         15  HIT:         14  MISS:          1
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 176.811 cycles
cpu2_L2C TOTAL     ACCESS:        123  HIT:         43  MISS:         80
cpu2_L2C LOAD      ACCESS:         97  HIT:         25  MISS:         72
cpu2_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:         17  HIT:         17  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 186.175 cycles
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 493.625 cycles

CPU 3 cumulative IPC: 1.69088 instructions: 7439855 cycles: 4400000
cpu3_DTLB TOTAL     ACCESS:      26158  HIT:      25991  MISS:        167
cpu3_DTLB LOAD      ACCESS:      15609  HIT:      15459  MISS:        150
cpu3_DTLB RFO       ACCESS:      10549  HIT:      10532  MISS:         17
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 26.7425 cycles
cpu3_ITLB TOTAL     ACCESS:      13541  HIT:      13537  MISS:          4
cpu3_ITLB LOAD      ACCESS:      13541  HIT:      13537  MISS:          4
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 8.75 cycles
cpu3_L1I TOTAL     ACCESS:       5326  HIT:       5310  MISS:         16
cpu3_L1I LOAD      ACCESS:       5326  HIT:       5310  MISS:         16
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 10.75 cycles
cpu3_STLB TOTAL     ACCESS:        171  HIT:        156  MISS:         15
cpu3_STLB LOAD      ACCESS:        154  HIT:        140  MISS:         14
cpu3_STLB RFO       ACCESS:         17  HIT:         16  MISS:          1
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 196.467 cycles
cpu3_L1D TOTAL     ACCESS:      42330  HIT:      42240  MISS:         90
cpu3_L1D LOAD      ACCESS:      16531  HIT:      16450  MISS:         81
cpu3_L1D RFO       ACCESS:      25784  HIT:      25776  MISS:          8
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:         15  HIT:         14  MISS:          1
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 177.633 cycles
cpu3_L2C TOTAL     ACCESS:        120  HIT:         40  MISS:         80
cpu3_L2C LOAD      ACCESS:         97  HIT:         25  MISS:         72
cpu3_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:         14  HIT:         14  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 187.162 cycles
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 493.625 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          6  ROW_BUFFER_MISS:        234
 DBUS AVG_CONGESTED_CYCLE:    3.85887
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.9089% MPKI: 0.130398 Average ROB Occupancy at Mispredict: 79.3398
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.130402
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0446% MPKI: 0.069973 Average ROB Occupancy at Mispredict: 198.218
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0699755
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.4062% MPKI: 0.0970017 Average ROB Occupancy at Mispredict: 113.065
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0970033
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.4168% MPKI: 0.0963728 Average ROB Occupancy at Mispredict: 115.399
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0963728
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 50 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.68353 instructions: 7575873 cycles: 4500000
cpu0_DTLB TOTAL     ACCESS:      18073  HIT:      17768  MISS:        305
cpu0_DTLB LOAD      ACCESS:      13751  HIT:      13470  MISS:        281
cpu0_DTLB RFO       ACCESS:       4322  HIT:       4298  MISS:         24
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      11337  HIT:      11336  MISS:          1
cpu0_ITLB LOAD      ACCESS:      11337  HIT:      11336  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4870  HIT:       4854  MISS:         16
cpu0_L1I LOAD      ACCESS:       4870  HIT:       4854  MISS:         16
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        306  HIT:        281  MISS:         25
cpu0_STLB LOAD      ACCESS:        282  HIT:        259  MISS:         23
cpu0_STLB RFO       ACCESS:         24  HIT:         22  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      21013  HIT:      20867  MISS:        146
cpu0_L1D LOAD      ACCESS:      12174  HIT:      12042  MISS:        132
cpu0_L1D RFO       ACCESS:       8815  HIT:       8802  MISS:         13
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        176  HIT:         58  MISS:        118
cpu0_L2C LOAD      ACCESS:        148  HIT:         38  MISS:        110
cpu0_L2C RFO       ACCESS:         13  HIT:          5  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         14  HIT:         14  MISS:          0
LLC TOTAL     ACCESS:        118  HIT:          0  MISS:        118
LLC LOAD      ACCESS:        110  HIT:          0  MISS:        110
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.6615 instructions: 7476765 cycles: 4500000
cpu1_DTLB TOTAL     ACCESS:      21067  HIT:      20828  MISS:        239
cpu1_DTLB LOAD      ACCESS:      14303  HIT:      14095  MISS:        208
cpu1_DTLB RFO       ACCESS:       6764  HIT:       6733  MISS:         31
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      12530  HIT:      12526  MISS:          4
cpu1_ITLB LOAD      ACCESS:      12530  HIT:      12526  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5158  HIT:       5142  MISS:         16
cpu1_L1I LOAD      ACCESS:       5158  HIT:       5142  MISS:         16
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        243  HIT:        228  MISS:         15
cpu1_STLB LOAD      ACCESS:        212  HIT:        198  MISS:         14
cpu1_STLB RFO       ACCESS:         31  HIT:         30  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      30573  HIT:      30475  MISS:         98
cpu1_L1D LOAD      ACCESS:      14233  HIT:      14144  MISS:         89
cpu1_L1D RFO       ACCESS:      16325  HIT:      16317  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        131  HIT:         51  MISS:         80
cpu1_L2C LOAD      ACCESS:        105  HIT:         33  MISS:         72
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         17  HIT:         17  MISS:          0
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.67949 instructions: 7557697 cycles: 4500000
cpu2_DTLB TOTAL     ACCESS:      18054  HIT:      17804  MISS:        250
cpu2_DTLB LOAD      ACCESS:      14639  HIT:      14413  MISS:        226
cpu2_DTLB RFO       ACCESS:       3415  HIT:       3391  MISS:         24
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      12004  HIT:      12004  MISS:          0
cpu2_ITLB LOAD      ACCESS:      12004  HIT:      12004  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       5302  HIT:       5298  MISS:          4
cpu2_L1I LOAD      ACCESS:       5302  HIT:       5298  MISS:          4
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        250  HIT:        234  MISS:         16
cpu2_STLB LOAD      ACCESS:        226  HIT:        210  MISS:         16
cpu2_STLB RFO       ACCESS:         24  HIT:         24  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      19150  HIT:      19059  MISS:         91
cpu2_L1D LOAD      ACCESS:      12509  HIT:      12418  MISS:         91
cpu2_L1D RFO       ACCESS:       6626  HIT:       6626  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:        103  HIT:         35  MISS:         68
cpu2_L2C LOAD      ACCESS:         95  HIT:         27  MISS:         68
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         68  HIT:          0  MISS:         68
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.67947 instructions: 7557612 cycles: 4500000
cpu3_DTLB TOTAL     ACCESS:      19044  HIT:      18789  MISS:        255
cpu3_DTLB LOAD      ACCESS:      15386  HIT:      15157  MISS:        229
cpu3_DTLB RFO       ACCESS:       3658  HIT:       3632  MISS:         26
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      12193  HIT:      12193  MISS:          0
cpu3_ITLB LOAD      ACCESS:      12193  HIT:      12193  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5633  HIT:       5629  MISS:          4
cpu3_L1I LOAD      ACCESS:       5633  HIT:       5629  MISS:          4
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        255  HIT:        243  MISS:         12
cpu3_STLB LOAD      ACCESS:        229  HIT:        217  MISS:         12
cpu3_STLB RFO       ACCESS:         26  HIT:         26  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      19848  HIT:      19765  MISS:         83
cpu3_L1D LOAD      ACCESS:      12886  HIT:      12803  MISS:         83
cpu3_L1D RFO       ACCESS:       6951  HIT:       6951  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:         94  HIT:         34  MISS:         60
cpu3_L2C LOAD      ACCESS:         87  HIT:         27  MISS:         60
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
LLC TOTAL     ACCESS:         60  HIT:          0  MISS:         60
LLC LOAD      ACCESS:         60  HIT:          0  MISS:         60
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.68353 instructions: 7575873 cycles: 4500000
cpu0_DTLB TOTAL     ACCESS:      18073  HIT:      17768  MISS:        305
cpu0_DTLB LOAD      ACCESS:      13751  HIT:      13470  MISS:        281
cpu0_DTLB RFO       ACCESS:       4322  HIT:       4298  MISS:         24
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.1639 cycles
cpu0_ITLB TOTAL     ACCESS:      11337  HIT:      11336  MISS:          1
cpu0_ITLB LOAD      ACCESS:      11337  HIT:      11336  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu0_L1I TOTAL     ACCESS:       4870  HIT:       4854  MISS:         16
cpu0_L1I LOAD      ACCESS:       4870  HIT:       4854  MISS:         16
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.25 cycles
cpu0_STLB TOTAL     ACCESS:        306  HIT:        281  MISS:         25
cpu0_STLB LOAD      ACCESS:        282  HIT:        259  MISS:         23
cpu0_STLB RFO       ACCESS:         24  HIT:         22  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 201.44 cycles
cpu0_L1D TOTAL     ACCESS:      21013  HIT:      20867  MISS:        146
cpu0_L1D LOAD      ACCESS:      12174  HIT:      12042  MISS:        132
cpu0_L1D RFO       ACCESS:       8815  HIT:       8802  MISS:         13
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         24  HIT:         23  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 165.726 cycles
cpu0_L2C TOTAL     ACCESS:        176  HIT:         58  MISS:        118
cpu0_L2C LOAD      ACCESS:        148  HIT:         38  MISS:        110
cpu0_L2C RFO       ACCESS:         13  HIT:          5  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         14  HIT:         14  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 191.076 cycles
LLC TOTAL     ACCESS:        118  HIT:          0  MISS:        118
LLC LOAD      ACCESS:        110  HIT:          0  MISS:        110
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 468.186 cycles

CPU 1 cumulative IPC: 1.6615 instructions: 7476765 cycles: 4500000
cpu1_DTLB TOTAL     ACCESS:      21067  HIT:      20828  MISS:        239
cpu1_DTLB LOAD      ACCESS:      14303  HIT:      14095  MISS:        208
cpu1_DTLB RFO       ACCESS:       6764  HIT:       6733  MISS:         31
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 21.1925 cycles
cpu1_ITLB TOTAL     ACCESS:      12530  HIT:      12526  MISS:          4
cpu1_ITLB LOAD      ACCESS:      12530  HIT:      12526  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9.5 cycles
cpu1_L1I TOTAL     ACCESS:       5158  HIT:       5142  MISS:         16
cpu1_L1I LOAD      ACCESS:       5158  HIT:       5142  MISS:         16
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.5 cycles
cpu1_STLB TOTAL     ACCESS:        243  HIT:        228  MISS:         15
cpu1_STLB LOAD      ACCESS:        212  HIT:        198  MISS:         14
cpu1_STLB RFO       ACCESS:         31  HIT:         30  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 197.2 cycles
cpu1_L1D TOTAL     ACCESS:      30573  HIT:      30475  MISS:         98
cpu1_L1D LOAD      ACCESS:      14233  HIT:      14144  MISS:         89
cpu1_L1D RFO       ACCESS:      16325  HIT:      16317  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         15  HIT:         14  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 159.704 cycles
cpu1_L2C TOTAL     ACCESS:        131  HIT:         51  MISS:         80
cpu1_L2C LOAD      ACCESS:        105  HIT:         33  MISS:         72
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         17  HIT:         17  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 181.95 cycles
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 690.575 cycles

CPU 2 cumulative IPC: 1.67949 instructions: 7557697 cycles: 4500000
cpu2_DTLB TOTAL     ACCESS:      18054  HIT:      17804  MISS:        250
cpu2_DTLB LOAD      ACCESS:      14639  HIT:      14413  MISS:        226
cpu2_DTLB RFO       ACCESS:       3415  HIT:       3391  MISS:         24
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 21.404 cycles
cpu2_ITLB TOTAL     ACCESS:      12004  HIT:      12004  MISS:          0
cpu2_ITLB LOAD      ACCESS:      12004  HIT:      12004  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       5302  HIT:       5298  MISS:          4
cpu2_L1I LOAD      ACCESS:       5302  HIT:       5298  MISS:          4
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 10.25 cycles
cpu2_STLB TOTAL     ACCESS:        250  HIT:        234  MISS:         16
cpu2_STLB LOAD      ACCESS:        226  HIT:        210  MISS:         16
cpu2_STLB RFO       ACCESS:         24  HIT:         24  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 196.875 cycles
cpu2_L1D TOTAL     ACCESS:      19150  HIT:      19059  MISS:         91
cpu2_L1D LOAD      ACCESS:      12509  HIT:      12418  MISS:         91
cpu2_L1D RFO       ACCESS:       6626  HIT:       6626  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:         15  HIT:         15  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 157.198 cycles
cpu2_L2C TOTAL     ACCESS:        103  HIT:         35  MISS:         68
cpu2_L2C LOAD      ACCESS:         95  HIT:         27  MISS:         68
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 195.324 cycles
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         68  HIT:          0  MISS:         68
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 812.441 cycles

CPU 3 cumulative IPC: 1.67947 instructions: 7557612 cycles: 4500000
cpu3_DTLB TOTAL     ACCESS:      19044  HIT:      18789  MISS:        255
cpu3_DTLB LOAD      ACCESS:      15386  HIT:      15157  MISS:        229
cpu3_DTLB RFO       ACCESS:       3658  HIT:       3632  MISS:         26
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 18.1137 cycles
cpu3_ITLB TOTAL     ACCESS:      12193  HIT:      12193  MISS:          0
cpu3_ITLB LOAD      ACCESS:      12193  HIT:      12193  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       5633  HIT:       5629  MISS:          4
cpu3_L1I LOAD      ACCESS:       5633  HIT:       5629  MISS:          4
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 10 cycles
cpu3_STLB TOTAL     ACCESS:        255  HIT:        243  MISS:         12
cpu3_STLB LOAD      ACCESS:        229  HIT:        217  MISS:         12
cpu3_STLB RFO       ACCESS:         26  HIT:         26  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 193.167 cycles
cpu3_L1D TOTAL     ACCESS:      19848  HIT:      19765  MISS:         83
cpu3_L1D LOAD      ACCESS:      12886  HIT:      12803  MISS:         83
cpu3_L1D RFO       ACCESS:       6951  HIT:       6951  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:         11  HIT:         11  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 152.024 cycles
cpu3_L2C TOTAL     ACCESS:         94  HIT:         34  MISS:         60
cpu3_L2C LOAD      ACCESS:         87  HIT:         27  MISS:         60
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 194.817 cycles
LLC TOTAL     ACCESS:         60  HIT:          0  MISS:         60
LLC LOAD      ACCESS:         60  HIT:          0  MISS:         60
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 920.767 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          9  ROW_BUFFER_MISS:        319
 DBUS AVG_CONGESTED_CYCLE:    3.85749
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.2339% MPKI: 0.156017 Average ROB Occupancy at Mispredict: 50.467
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000263996
BRANCH_CONDITIONAL: 0.155758
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.7706% MPKI: 0.137488 Average ROB Occupancy at Mispredict: 71.2111
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.137493
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 96.073% MPKI: 0.191987 Average ROB Occupancy at Mispredict: 41.4363
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.19199
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 96.1119% MPKI: 0.194903 Average ROB Occupancy at Mispredict: 42.1032
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.194903
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 51 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.69149 instructions: 7780843 cycles: 4600000
cpu0_DTLB TOTAL     ACCESS:      37547  HIT:      37522  MISS:         25
cpu0_DTLB LOAD      ACCESS:      20783  HIT:      20760  MISS:         23
cpu0_DTLB RFO       ACCESS:      16764  HIT:      16762  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      18997  HIT:      18997  MISS:          0
cpu0_ITLB LOAD      ACCESS:      18997  HIT:      18997  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4991  HIT:       4990  MISS:          1
cpu0_L1I LOAD      ACCESS:       4991  HIT:       4990  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67611  HIT:      67603  MISS:          8
cpu0_L1D LOAD      ACCESS:      24354  HIT:      24346  MISS:          8
cpu0_L1D RFO       ACCESS:      43257  HIT:      43257  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.64936 instructions: 7587055 cycles: 4600000
cpu1_DTLB TOTAL     ACCESS:      18060  HIT:      17780  MISS:        280
cpu1_DTLB LOAD      ACCESS:      13321  HIT:      13062  MISS:        259
cpu1_DTLB RFO       ACCESS:       4739  HIT:       4718  MISS:         21
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      11336  HIT:      11335  MISS:          1
cpu1_ITLB LOAD      ACCESS:      11336  HIT:      11335  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4640  HIT:       4623  MISS:         17
cpu1_L1I LOAD      ACCESS:       4640  HIT:       4623  MISS:         17
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        281  HIT:        256  MISS:         25
cpu1_STLB LOAD      ACCESS:        260  HIT:        237  MISS:         23
cpu1_STLB RFO       ACCESS:         21  HIT:         19  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      23167  HIT:      23022  MISS:        145
cpu1_L1D LOAD      ACCESS:      12517  HIT:      12386  MISS:        131
cpu1_L1D RFO       ACCESS:      10626  HIT:      10613  MISS:         13
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        177  HIT:         59  MISS:        118
cpu1_L2C LOAD      ACCESS:        148  HIT:         38  MISS:        110
cpu1_L2C RFO       ACCESS:         13  HIT:          5  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         15  HIT:         15  MISS:          0
LLC TOTAL     ACCESS:        118  HIT:          0  MISS:        118
LLC LOAD      ACCESS:        110  HIT:          0  MISS:        110
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.68301 instructions: 7741846 cycles: 4600000
cpu2_DTLB TOTAL     ACCESS:      33272  HIT:      33162  MISS:        110
cpu2_DTLB LOAD      ACCESS:      18306  HIT:      18206  MISS:        100
cpu2_DTLB RFO       ACCESS:      14966  HIT:      14956  MISS:         10
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16308  HIT:      16307  MISS:          1
cpu2_ITLB LOAD      ACCESS:      16308  HIT:      16307  MISS:          1
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       4699  HIT:       4685  MISS:         14
cpu2_L1I LOAD      ACCESS:       4699  HIT:       4685  MISS:         14
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        111  HIT:        102  MISS:          9
cpu2_STLB LOAD      ACCESS:        101  HIT:         94  MISS:          7
cpu2_STLB RFO       ACCESS:         10  HIT:          8  MISS:          2
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      60502  HIT:      60433  MISS:         69
cpu2_L1D LOAD      ACCESS:      21857  HIT:      21802  MISS:         55
cpu2_L1D RFO       ACCESS:      38636  HIT:      38623  MISS:         13
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:         90  HIT:         37  MISS:         53
cpu2_L2C LOAD      ACCESS:         69  HIT:         24  MISS:         45
cpu2_L2C RFO       ACCESS:         13  HIT:          5  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
LLC TOTAL     ACCESS:         53  HIT:          0  MISS:         53
LLC LOAD      ACCESS:         45  HIT:          0  MISS:         45
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.68186 instructions: 7736535 cycles: 4600000
cpu3_DTLB TOTAL     ACCESS:      33074  HIT:      32958  MISS:        116
cpu3_DTLB LOAD      ACCESS:      18382  HIT:      18276  MISS:        106
cpu3_DTLB RFO       ACCESS:      14692  HIT:      14682  MISS:         10
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      15839  HIT:      15838  MISS:          1
cpu3_ITLB LOAD      ACCESS:      15839  HIT:      15838  MISS:          1
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       4612  HIT:       4598  MISS:         14
cpu3_L1I LOAD      ACCESS:       4612  HIT:       4598  MISS:         14
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        117  HIT:        104  MISS:         13
cpu3_STLB LOAD      ACCESS:        107  HIT:         96  MISS:         11
cpu3_STLB RFO       ACCESS:         10  HIT:          8  MISS:          2
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      58961  HIT:      58884  MISS:         77
cpu3_L1D LOAD      ACCESS:      21425  HIT:      21362  MISS:         63
cpu3_L1D RFO       ACCESS:      37523  HIT:      37510  MISS:         13
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:         99  HIT:         38  MISS:         61
cpu3_L2C LOAD      ACCESS:         77  HIT:         24  MISS:         53
cpu3_L2C RFO       ACCESS:         13  HIT:          5  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         61  HIT:          0  MISS:         61
LLC LOAD      ACCESS:         53  HIT:          0  MISS:         53
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.69149 instructions: 7780843 cycles: 4600000
cpu0_DTLB TOTAL     ACCESS:      37547  HIT:      37522  MISS:         25
cpu0_DTLB LOAD      ACCESS:      20783  HIT:      20760  MISS:         23
cpu0_DTLB RFO       ACCESS:      16764  HIT:      16762  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.68 cycles
cpu0_ITLB TOTAL     ACCESS:      18997  HIT:      18997  MISS:          0
cpu0_ITLB LOAD      ACCESS:      18997  HIT:      18997  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4991  HIT:       4990  MISS:          1
cpu0_L1I LOAD      ACCESS:       4991  HIT:       4990  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10 cycles
cpu0_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67611  HIT:      67603  MISS:          8
cpu0_L1D LOAD      ACCESS:      24354  HIT:      24346  MISS:          8
cpu0_L1D RFO       ACCESS:      43257  HIT:      43257  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 79.75 cycles
cpu0_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 182.667 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 13153 cycles

CPU 1 cumulative IPC: 1.64936 instructions: 7587055 cycles: 4600000
cpu1_DTLB TOTAL     ACCESS:      18060  HIT:      17780  MISS:        280
cpu1_DTLB LOAD      ACCESS:      13321  HIT:      13062  MISS:        259
cpu1_DTLB RFO       ACCESS:       4739  HIT:       4718  MISS:         21
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 26.8714 cycles
cpu1_ITLB TOTAL     ACCESS:      11336  HIT:      11335  MISS:          1
cpu1_ITLB LOAD      ACCESS:      11336  HIT:      11335  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       4640  HIT:       4623  MISS:         17
cpu1_L1I LOAD      ACCESS:       4640  HIT:       4623  MISS:         17
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.2941 cycles
cpu1_STLB TOTAL     ACCESS:        281  HIT:        256  MISS:         25
cpu1_STLB LOAD      ACCESS:        260  HIT:        237  MISS:         23
cpu1_STLB RFO       ACCESS:         21  HIT:         19  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 201.36 cycles
cpu1_L1D TOTAL     ACCESS:      23167  HIT:      23022  MISS:        145
cpu1_L1D LOAD      ACCESS:      12517  HIT:      12386  MISS:        131
cpu1_L1D RFO       ACCESS:      10626  HIT:      10613  MISS:         13
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         24  HIT:         23  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 162.124 cycles
cpu1_L2C TOTAL     ACCESS:        177  HIT:         59  MISS:        118
cpu1_L2C LOAD      ACCESS:        148  HIT:         38  MISS:        110
cpu1_L2C RFO       ACCESS:         13  HIT:          5  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         15  HIT:         15  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 185.415 cycles
LLC TOTAL     ACCESS:        118  HIT:          0  MISS:        118
LLC LOAD      ACCESS:        110  HIT:          0  MISS:        110
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 334.398 cycles

CPU 2 cumulative IPC: 1.68301 instructions: 7741846 cycles: 4600000
cpu2_DTLB TOTAL     ACCESS:      33272  HIT:      33162  MISS:        110
cpu2_DTLB LOAD      ACCESS:      18306  HIT:      18206  MISS:        100
cpu2_DTLB RFO       ACCESS:      14966  HIT:      14956  MISS:         10
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 26.1455 cycles
cpu2_ITLB TOTAL     ACCESS:      16308  HIT:      16307  MISS:          1
cpu2_ITLB LOAD      ACCESS:      16308  HIT:      16307  MISS:          1
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu2_L1I TOTAL     ACCESS:       4699  HIT:       4685  MISS:         14
cpu2_L1I LOAD      ACCESS:       4699  HIT:       4685  MISS:         14
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 10.8571 cycles
cpu2_STLB TOTAL     ACCESS:        111  HIT:        102  MISS:          9
cpu2_STLB LOAD      ACCESS:        101  HIT:         94  MISS:          7
cpu2_STLB RFO       ACCESS:         10  HIT:          8  MISS:          2
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 209.556 cycles
cpu2_L1D TOTAL     ACCESS:      60502  HIT:      60433  MISS:         69
cpu2_L1D LOAD      ACCESS:      21857  HIT:      21802  MISS:         55
cpu2_L1D RFO       ACCESS:      38636  HIT:      38623  MISS:         13
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          9  HIT:          8  MISS:          1
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 157.638 cycles
cpu2_L2C TOTAL     ACCESS:         90  HIT:         37  MISS:         53
cpu2_L2C LOAD      ACCESS:         69  HIT:         24  MISS:         45
cpu2_L2C RFO       ACCESS:         13  HIT:          5  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 190.547 cycles
LLC TOTAL     ACCESS:         53  HIT:          0  MISS:         53
LLC LOAD      ACCESS:         45  HIT:          0  MISS:         45
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 744.509 cycles

CPU 3 cumulative IPC: 1.68186 instructions: 7736535 cycles: 4600000
cpu3_DTLB TOTAL     ACCESS:      33074  HIT:      32958  MISS:        116
cpu3_DTLB LOAD      ACCESS:      18382  HIT:      18276  MISS:        106
cpu3_DTLB RFO       ACCESS:      14692  HIT:      14682  MISS:         10
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 32.5 cycles
cpu3_ITLB TOTAL     ACCESS:      15839  HIT:      15838  MISS:          1
cpu3_ITLB LOAD      ACCESS:      15839  HIT:      15838  MISS:          1
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu3_L1I TOTAL     ACCESS:       4612  HIT:       4598  MISS:         14
cpu3_L1I LOAD      ACCESS:       4612  HIT:       4598  MISS:         14
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 11 cycles
cpu3_STLB TOTAL     ACCESS:        117  HIT:        104  MISS:         13
cpu3_STLB LOAD      ACCESS:        107  HIT:         96  MISS:         11
cpu3_STLB RFO       ACCESS:         10  HIT:          8  MISS:          2
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 208.846 cycles
cpu3_L1D TOTAL     ACCESS:      58961  HIT:      58884  MISS:         77
cpu3_L1D LOAD      ACCESS:      21425  HIT:      21362  MISS:         63
cpu3_L1D RFO       ACCESS:      37523  HIT:      37510  MISS:         13
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:         13  HIT:         12  MISS:          1
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 165.247 cycles
cpu3_L2C TOTAL     ACCESS:         99  HIT:         38  MISS:         61
cpu3_L2C LOAD      ACCESS:         77  HIT:         24  MISS:         53
cpu3_L2C RFO       ACCESS:         13  HIT:          5  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 194.426 cycles
LLC TOTAL     ACCESS:         61  HIT:          0  MISS:         61
LLC LOAD      ACCESS:         53  HIT:          0  MISS:         53
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 646.869 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          3  ROW_BUFFER_MISS:        230
 DBUS AVG_CONGESTED_CYCLE:    3.85644
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9444% MPKI: 0.0804517 Average ROB Occupancy at Mispredict: 186.863
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.080454
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.316% MPKI: 0.149065 Average ROB Occupancy at Mispredict: 55.8311
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000263607
BRANCH_CONDITIONAL: 0.148806
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.8793% MPKI: 0.0755622 Average ROB Occupancy at Mispredict: 181.067
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000258336
BRANCH_CONDITIONAL: 0.075305
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.8728% MPKI: 0.0736764 Average ROB Occupancy at Mispredict: 180.396
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000258514
BRANCH_CONDITIONAL: 0.0734179
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 54 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.70059 instructions: 7992779 cycles: 4700000
cpu0_DTLB TOTAL     ACCESS:      38435  HIT:      38427  MISS:          8
cpu0_DTLB LOAD      ACCESS:      21216  HIT:      21209  MISS:          7
cpu0_DTLB RFO       ACCESS:      17219  HIT:      17218  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      18299  HIT:      18299  MISS:          0
cpu0_ITLB LOAD      ACCESS:      18299  HIT:      18299  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6358  HIT:       6358  MISS:          0
cpu0_L1I LOAD      ACCESS:       6358  HIT:       6358  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      69723  HIT:      69719  MISS:          4
cpu0_L1D LOAD      ACCESS:      24995  HIT:      24991  MISS:          4
cpu0_L1D RFO       ACCESS:      44728  HIT:      44728  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.6573 instructions: 7789300 cycles: 4700000
cpu1_DTLB TOTAL     ACCESS:      35622  HIT:      35599  MISS:         23
cpu1_DTLB LOAD      ACCESS:      19542  HIT:      19521  MISS:         21
cpu1_DTLB RFO       ACCESS:      16080  HIT:      16078  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      17803  HIT:      17803  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17803  HIT:      17803  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5105  HIT:       5104  MISS:          1
cpu1_L1I LOAD      ACCESS:       5105  HIT:       5104  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         21  HIT:         21  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66505  HIT:      66496  MISS:          9
cpu1_L1D LOAD      ACCESS:      23824  HIT:      23815  MISS:          9
cpu1_L1D RFO       ACCESS:      42681  HIT:      42681  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         10  HIT:          7  MISS:          3
cpu1_L2C LOAD      ACCESS:         10  HIT:          7  MISS:          3
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.69189 instructions: 7951889 cycles: 4700000
cpu2_DTLB TOTAL     ACCESS:      37446  HIT:      37428  MISS:         18
cpu2_DTLB LOAD      ACCESS:      20526  HIT:      20510  MISS:         16
cpu2_DTLB RFO       ACCESS:      16920  HIT:      16918  MISS:          2
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      17731  HIT:      17731  MISS:          0
cpu2_ITLB LOAD      ACCESS:      17731  HIT:      17731  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       5759  HIT:       5759  MISS:          0
cpu2_L1I LOAD      ACCESS:       5759  HIT:       5759  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         18  HIT:         18  MISS:          0
cpu2_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu2_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      68930  HIT:      68926  MISS:          4
cpu2_L1D LOAD      ACCESS:      24639  HIT:      24635  MISS:          4
cpu2_L1D RFO       ACCESS:      44291  HIT:      44291  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.69071 instructions: 7946356 cycles: 4700000
cpu3_DTLB TOTAL     ACCESS:      38184  HIT:      38166  MISS:         18
cpu3_DTLB LOAD      ACCESS:      21097  HIT:      21081  MISS:         16
cpu3_DTLB RFO       ACCESS:      17087  HIT:      17085  MISS:          2
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      17738  HIT:      17738  MISS:          0
cpu3_ITLB LOAD      ACCESS:      17738  HIT:      17738  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5801  HIT:       5801  MISS:          0
cpu3_L1I LOAD      ACCESS:       5801  HIT:       5801  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         18  HIT:         18  MISS:          0
cpu3_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu3_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      69065  HIT:      69061  MISS:          4
cpu3_L1D LOAD      ACCESS:      24798  HIT:      24794  MISS:          4
cpu3_L1D RFO       ACCESS:      44267  HIT:      44267  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.70059 instructions: 7992779 cycles: 4700000
cpu0_DTLB TOTAL     ACCESS:      38435  HIT:      38427  MISS:          8
cpu0_DTLB LOAD      ACCESS:      21216  HIT:      21209  MISS:          7
cpu0_DTLB RFO       ACCESS:      17219  HIT:      17218  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu0_ITLB TOTAL     ACCESS:      18299  HIT:      18299  MISS:          0
cpu0_ITLB LOAD      ACCESS:      18299  HIT:      18299  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6358  HIT:       6358  MISS:          0
cpu0_L1I LOAD      ACCESS:       6358  HIT:       6358  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      69723  HIT:      69719  MISS:          4
cpu0_L1D LOAD      ACCESS:      24995  HIT:      24991  MISS:          4
cpu0_L1D RFO       ACCESS:      44728  HIT:      44728  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.6573 instructions: 7789300 cycles: 4700000
cpu1_DTLB TOTAL     ACCESS:      35622  HIT:      35599  MISS:         23
cpu1_DTLB LOAD      ACCESS:      19542  HIT:      19521  MISS:         21
cpu1_DTLB RFO       ACCESS:      16080  HIT:      16078  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.65217 cycles
cpu1_ITLB TOTAL     ACCESS:      17803  HIT:      17803  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17803  HIT:      17803  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5105  HIT:       5104  MISS:          1
cpu1_L1I LOAD      ACCESS:       5105  HIT:       5104  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10 cycles
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         21  HIT:         21  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66505  HIT:      66496  MISS:          9
cpu1_L1D LOAD      ACCESS:      23824  HIT:      23815  MISS:          9
cpu1_L1D RFO       ACCESS:      42681  HIT:      42681  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 71.8889 cycles
cpu1_L2C TOTAL     ACCESS:         10  HIT:          7  MISS:          3
cpu1_L2C LOAD      ACCESS:         10  HIT:          7  MISS:          3
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 182.333 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

CPU 2 cumulative IPC: 1.69189 instructions: 7951889 cycles: 4700000
cpu2_DTLB TOTAL     ACCESS:      37446  HIT:      37428  MISS:         18
cpu2_DTLB LOAD      ACCESS:      20526  HIT:      20510  MISS:         16
cpu2_DTLB RFO       ACCESS:      16920  HIT:      16918  MISS:          2
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 9.05556 cycles
cpu2_ITLB TOTAL     ACCESS:      17731  HIT:      17731  MISS:          0
cpu2_ITLB LOAD      ACCESS:      17731  HIT:      17731  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       5759  HIT:       5759  MISS:          0
cpu2_L1I LOAD      ACCESS:       5759  HIT:       5759  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         18  HIT:         18  MISS:          0
cpu2_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu2_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      68930  HIT:      68926  MISS:          4
cpu2_L1D LOAD      ACCESS:      24639  HIT:      24635  MISS:          4
cpu2_L1D RFO       ACCESS:      44291  HIT:      44291  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11.25 cycles
cpu2_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.69071 instructions: 7946356 cycles: 4700000
cpu3_DTLB TOTAL     ACCESS:      38184  HIT:      38166  MISS:         18
cpu3_DTLB LOAD      ACCESS:      21097  HIT:      21081  MISS:         16
cpu3_DTLB RFO       ACCESS:      17087  HIT:      17085  MISS:          2
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      17738  HIT:      17738  MISS:          0
cpu3_ITLB LOAD      ACCESS:      17738  HIT:      17738  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       5801  HIT:       5801  MISS:          0
cpu3_L1I LOAD      ACCESS:       5801  HIT:       5801  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         18  HIT:         18  MISS:          0
cpu3_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu3_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      69065  HIT:      69061  MISS:          4
cpu3_L1D LOAD      ACCESS:      24798  HIT:      24794  MISS:          4
cpu3_L1D RFO       ACCESS:      44267  HIT:      44267  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 10.75 cycles
cpu3_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          3
 DBUS AVG_CONGESTED_CYCLE:    3.85644
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1158% MPKI: 0.0741899 Average ROB Occupancy at Mispredict: 182.784
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.074192
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9805% MPKI: 0.0779248 Average ROB Occupancy at Mispredict: 186.921
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0779274
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.0892% MPKI: 0.0750753 Average ROB Occupancy at Mispredict: 184.846
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0750765
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.1023% MPKI: 0.0744995 Average ROB Occupancy at Mispredict: 185.686
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0744996
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 57 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.70729 instructions: 8195015 cycles: 4800000
cpu0_DTLB TOTAL     ACCESS:      37244  HIT:      37189  MISS:         55
cpu0_DTLB LOAD      ACCESS:      20716  HIT:      20668  MISS:         48
cpu0_DTLB RFO       ACCESS:      16528  HIT:      16521  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      18103  HIT:      18103  MISS:          0
cpu0_ITLB LOAD      ACCESS:      18103  HIT:      18103  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5717  HIT:       5717  MISS:          0
cpu0_L1I LOAD      ACCESS:       5717  HIT:       5717  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu0_STLB LOAD      ACCESS:         48  HIT:         48  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66770  HIT:      66767  MISS:          3
cpu0_L1D LOAD      ACCESS:      24168  HIT:      24165  MISS:          3
cpu0_L1D RFO       ACCESS:      42602  HIT:      42602  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.66608 instructions: 7997170 cycles: 4800000
cpu1_DTLB TOTAL     ACCESS:      36314  HIT:      36306  MISS:          8
cpu1_DTLB LOAD      ACCESS:      19799  HIT:      19792  MISS:          7
cpu1_DTLB RFO       ACCESS:      16515  HIT:      16514  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      17302  HIT:      17302  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17302  HIT:      17302  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6138  HIT:       6138  MISS:          0
cpu1_L1I LOAD      ACCESS:       6138  HIT:       6138  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      68267  HIT:      68264  MISS:          3
cpu1_L1D LOAD      ACCESS:      24354  HIT:      24351  MISS:          3
cpu1_L1D RFO       ACCESS:      43913  HIT:      43913  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 2 cumulative IPC: 1.69898 instructions: 8155083 cycles: 4800000
cpu2_DTLB TOTAL     ACCESS:      36519  HIT:      36472  MISS:         47
cpu2_DTLB LOAD      ACCESS:      20057  HIT:      20016  MISS:         41
cpu2_DTLB RFO       ACCESS:      16462  HIT:      16456  MISS:          6
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      17353  HIT:      17353  MISS:          0
cpu2_ITLB LOAD      ACCESS:      17353  HIT:      17353  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       5623  HIT:       5623  MISS:          0
cpu2_L1I LOAD      ACCESS:       5623  HIT:       5623  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         47  HIT:         47  MISS:          0
cpu2_STLB LOAD      ACCESS:         41  HIT:         41  MISS:          0
cpu2_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      66923  HIT:      66918  MISS:          5
cpu2_L1D LOAD      ACCESS:      24057  HIT:      24052  MISS:          5
cpu2_L1D RFO       ACCESS:      42866  HIT:      42866  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 3 cumulative IPC: 1.69798 instructions: 8150290 cycles: 4800000
cpu3_DTLB TOTAL     ACCESS:      37474  HIT:      37432  MISS:         42
cpu3_DTLB LOAD      ACCESS:      20820  HIT:      20783  MISS:         37
cpu3_DTLB RFO       ACCESS:      16654  HIT:      16649  MISS:          5
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      17515  HIT:      17515  MISS:          0
cpu3_ITLB LOAD      ACCESS:      17515  HIT:      17515  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5586  HIT:       5586  MISS:          0
cpu3_L1I LOAD      ACCESS:       5586  HIT:       5586  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         42  HIT:         42  MISS:          0
cpu3_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu3_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      67320  HIT:      67316  MISS:          4
cpu3_L1D LOAD      ACCESS:      24311  HIT:      24307  MISS:          4
cpu3_L1D RFO       ACCESS:      43009  HIT:      43009  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.70729 instructions: 8195015 cycles: 4800000
cpu0_DTLB TOTAL     ACCESS:      37244  HIT:      37189  MISS:         55
cpu0_DTLB LOAD      ACCESS:      20716  HIT:      20668  MISS:         48
cpu0_DTLB RFO       ACCESS:      16528  HIT:      16521  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.74545 cycles
cpu0_ITLB TOTAL     ACCESS:      18103  HIT:      18103  MISS:          0
cpu0_ITLB LOAD      ACCESS:      18103  HIT:      18103  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5717  HIT:       5717  MISS:          0
cpu0_L1I LOAD      ACCESS:       5717  HIT:       5717  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu0_STLB LOAD      ACCESS:         48  HIT:         48  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66770  HIT:      66767  MISS:          3
cpu0_L1D LOAD      ACCESS:      24168  HIT:      24165  MISS:          3
cpu0_L1D RFO       ACCESS:      42602  HIT:      42602  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.66608 instructions: 7997170 cycles: 4800000
cpu1_DTLB TOTAL     ACCESS:      36314  HIT:      36306  MISS:          8
cpu1_DTLB LOAD      ACCESS:      19799  HIT:      19792  MISS:          7
cpu1_DTLB RFO       ACCESS:      16515  HIT:      16514  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu1_ITLB TOTAL     ACCESS:      17302  HIT:      17302  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17302  HIT:      17302  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6138  HIT:       6138  MISS:          0
cpu1_L1I LOAD      ACCESS:       6138  HIT:       6138  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      68267  HIT:      68264  MISS:          3
cpu1_L1D LOAD      ACCESS:      24354  HIT:      24351  MISS:          3
cpu1_L1D RFO       ACCESS:      43913  HIT:      43913  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11.3333 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.69898 instructions: 8155083 cycles: 4800000
cpu2_DTLB TOTAL     ACCESS:      36519  HIT:      36472  MISS:         47
cpu2_DTLB LOAD      ACCESS:      20057  HIT:      20016  MISS:         41
cpu2_DTLB RFO       ACCESS:      16462  HIT:      16456  MISS:          6
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.93617 cycles
cpu2_ITLB TOTAL     ACCESS:      17353  HIT:      17353  MISS:          0
cpu2_ITLB LOAD      ACCESS:      17353  HIT:      17353  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       5623  HIT:       5623  MISS:          0
cpu2_L1I LOAD      ACCESS:       5623  HIT:       5623  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         47  HIT:         47  MISS:          0
cpu2_STLB LOAD      ACCESS:         41  HIT:         41  MISS:          0
cpu2_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      66923  HIT:      66918  MISS:          5
cpu2_L1D LOAD      ACCESS:      24057  HIT:      24052  MISS:          5
cpu2_L1D RFO       ACCESS:      42866  HIT:      42866  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11.2 cycles
cpu2_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.69798 instructions: 8150290 cycles: 4800000
cpu3_DTLB TOTAL     ACCESS:      37474  HIT:      37432  MISS:         42
cpu3_DTLB LOAD      ACCESS:      20820  HIT:      20783  MISS:         37
cpu3_DTLB RFO       ACCESS:      16654  HIT:      16649  MISS:          5
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      17515  HIT:      17515  MISS:          0
cpu3_ITLB LOAD      ACCESS:      17515  HIT:      17515  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       5586  HIT:       5586  MISS:          0
cpu3_L1I LOAD      ACCESS:       5586  HIT:       5586  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         42  HIT:         42  MISS:          0
cpu3_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu3_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      67320  HIT:      67316  MISS:          4
cpu3_L1D LOAD      ACCESS:      24311  HIT:      24307  MISS:          4
cpu3_L1D RFO       ACCESS:      43009  HIT:      43009  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.85644
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9594% MPKI: 0.0752876 Average ROB Occupancy at Mispredict: 178.734
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0752897
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1102% MPKI: 0.0728984 Average ROB Occupancy at Mispredict: 184.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0729008
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.9838% MPKI: 0.0751667 Average ROB Occupancy at Mispredict: 178.333
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0751678
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.9788% MPKI: 0.0755801 Average ROB Occupancy at Mispredict: 178.164
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0755801
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 0 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.71406 instructions: 8398871 cycles: 4900000
cpu0_DTLB TOTAL     ACCESS:      37399  HIT:      37365  MISS:         34
cpu0_DTLB LOAD      ACCESS:      20807  HIT:      20779  MISS:         28
cpu0_DTLB RFO       ACCESS:      16592  HIT:      16586  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      18618  HIT:      18618  MISS:          0
cpu0_ITLB LOAD      ACCESS:      18618  HIT:      18618  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5146  HIT:       5146  MISS:          0
cpu0_L1I LOAD      ACCESS:       5146  HIT:       5146  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67048  HIT:      67046  MISS:          2
cpu0_L1D LOAD      ACCESS:      24318  HIT:      24316  MISS:          2
cpu0_L1D RFO       ACCESS:      42730  HIT:      42730  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.67257 instructions: 8195577 cycles: 4900000
cpu1_DTLB TOTAL     ACCESS:      35168  HIT:      35113  MISS:         55
cpu1_DTLB LOAD      ACCESS:      19399  HIT:      19351  MISS:         48
cpu1_DTLB RFO       ACCESS:      15769  HIT:      15762  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      17091  HIT:      17091  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17091  HIT:      17091  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5532  HIT:       5532  MISS:          0
cpu1_L1I LOAD      ACCESS:       5532  HIT:       5532  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu1_STLB LOAD      ACCESS:         48  HIT:         48  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65335  HIT:      65332  MISS:          3
cpu1_L1D LOAD      ACCESS:      23576  HIT:      23573  MISS:          3
cpu1_L1D RFO       ACCESS:      41759  HIT:      41759  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.70574 instructions: 8358106 cycles: 4900000
cpu2_DTLB TOTAL     ACCESS:      36496  HIT:      36454  MISS:         42
cpu2_DTLB LOAD      ACCESS:      20151  HIT:      20116  MISS:         35
cpu2_DTLB RFO       ACCESS:      16345  HIT:      16338  MISS:          7
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      17788  HIT:      17788  MISS:          0
cpu2_ITLB LOAD      ACCESS:      17788  HIT:      17788  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       5056  HIT:       5056  MISS:          0
cpu2_L1I LOAD      ACCESS:       5056  HIT:       5056  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         42  HIT:         42  MISS:          0
cpu2_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu2_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      66682  HIT:      66680  MISS:          2
cpu2_L1D LOAD      ACCESS:      24086  HIT:      24084  MISS:          2
cpu2_L1D RFO       ACCESS:      42596  HIT:      42596  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu2_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.70474 instructions: 8353232 cycles: 4900000
cpu3_DTLB TOTAL     ACCESS:      37288  HIT:      37241  MISS:         47
cpu3_DTLB LOAD      ACCESS:      20788  HIT:      20749  MISS:         39
cpu3_DTLB RFO       ACCESS:      16500  HIT:      16492  MISS:          8
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      17763  HIT:      17763  MISS:          0
cpu3_ITLB LOAD      ACCESS:      17763  HIT:      17763  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5179  HIT:       5179  MISS:          0
cpu3_L1I LOAD      ACCESS:       5179  HIT:       5179  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         47  HIT:         47  MISS:          0
cpu3_STLB LOAD      ACCESS:         39  HIT:         39  MISS:          0
cpu3_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      66795  HIT:      66792  MISS:          3
cpu3_L1D LOAD      ACCESS:      24227  HIT:      24224  MISS:          3
cpu3_L1D RFO       ACCESS:      42568  HIT:      42568  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          3  HIT:          2  MISS:          1
cpu3_L2C LOAD      ACCESS:          3  HIT:          2  MISS:          1
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.71406 instructions: 8398871 cycles: 4900000
cpu0_DTLB TOTAL     ACCESS:      37399  HIT:      37365  MISS:         34
cpu0_DTLB LOAD      ACCESS:      20807  HIT:      20779  MISS:         28
cpu0_DTLB RFO       ACCESS:      16592  HIT:      16586  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.67647 cycles
cpu0_ITLB TOTAL     ACCESS:      18618  HIT:      18618  MISS:          0
cpu0_ITLB LOAD      ACCESS:      18618  HIT:      18618  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5146  HIT:       5146  MISS:          0
cpu0_L1I LOAD      ACCESS:       5146  HIT:       5146  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67048  HIT:      67046  MISS:          2
cpu0_L1D LOAD      ACCESS:      24318  HIT:      24316  MISS:          2
cpu0_L1D RFO       ACCESS:      42730  HIT:      42730  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 103 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 184 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 487 cycles

CPU 1 cumulative IPC: 1.67257 instructions: 8195577 cycles: 4900000
cpu1_DTLB TOTAL     ACCESS:      35168  HIT:      35113  MISS:         55
cpu1_DTLB LOAD      ACCESS:      19399  HIT:      19351  MISS:         48
cpu1_DTLB RFO       ACCESS:      15769  HIT:      15762  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.78182 cycles
cpu1_ITLB TOTAL     ACCESS:      17091  HIT:      17091  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17091  HIT:      17091  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5532  HIT:       5532  MISS:          0
cpu1_L1I LOAD      ACCESS:       5532  HIT:       5532  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu1_STLB LOAD      ACCESS:         48  HIT:         48  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65335  HIT:      65332  MISS:          3
cpu1_L1D LOAD      ACCESS:      23576  HIT:      23573  MISS:          3
cpu1_L1D RFO       ACCESS:      41759  HIT:      41759  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.70574 instructions: 8358106 cycles: 4900000
cpu2_DTLB TOTAL     ACCESS:      36496  HIT:      36454  MISS:         42
cpu2_DTLB LOAD      ACCESS:      20151  HIT:      20116  MISS:         35
cpu2_DTLB RFO       ACCESS:      16345  HIT:      16338  MISS:          7
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.78571 cycles
cpu2_ITLB TOTAL     ACCESS:      17788  HIT:      17788  MISS:          0
cpu2_ITLB LOAD      ACCESS:      17788  HIT:      17788  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       5056  HIT:       5056  MISS:          0
cpu2_L1I LOAD      ACCESS:       5056  HIT:       5056  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         42  HIT:         42  MISS:          0
cpu2_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu2_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      66682  HIT:      66680  MISS:          2
cpu2_L1D LOAD      ACCESS:      24086  HIT:      24084  MISS:          2
cpu2_L1D RFO       ACCESS:      42596  HIT:      42596  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 102.5 cycles
cpu2_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu2_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 487 cycles

CPU 3 cumulative IPC: 1.70474 instructions: 8353232 cycles: 4900000
cpu3_DTLB TOTAL     ACCESS:      37288  HIT:      37241  MISS:         47
cpu3_DTLB LOAD      ACCESS:      20788  HIT:      20749  MISS:         39
cpu3_DTLB RFO       ACCESS:      16500  HIT:      16492  MISS:          8
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9.02128 cycles
cpu3_ITLB TOTAL     ACCESS:      17763  HIT:      17763  MISS:          0
cpu3_ITLB LOAD      ACCESS:      17763  HIT:      17763  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       5179  HIT:       5179  MISS:          0
cpu3_L1I LOAD      ACCESS:       5179  HIT:       5179  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         47  HIT:         47  MISS:          0
cpu3_STLB LOAD      ACCESS:         39  HIT:         39  MISS:          0
cpu3_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      66795  HIT:      66792  MISS:          3
cpu3_L1D LOAD      ACCESS:      24227  HIT:      24224  MISS:          3
cpu3_L1D RFO       ACCESS:      42568  HIT:      42568  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 72 cycles
cpu3_L2C TOTAL     ACCESS:          3  HIT:          2  MISS:          1
cpu3_L2C LOAD      ACCESS:          3  HIT:          2  MISS:          1
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 487 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          3
 DBUS AVG_CONGESTED_CYCLE:    3.85644
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8957% MPKI: 0.0763177 Average ROB Occupancy at Mispredict: 178.056
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0763198
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9461% MPKI: 0.074428 Average ROB Occupancy at Mispredict: 178.041
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0744304
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.9044% MPKI: 0.0760927 Average ROB Occupancy at Mispredict: 177.478
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0760938
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.8992% MPKI: 0.0763776 Average ROB Occupancy at Mispredict: 176.682
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0763776
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 3 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.72128 instructions: 8606416 cycles: 5000000
cpu0_DTLB TOTAL     ACCESS:      37850  HIT:      37811  MISS:         39
cpu0_DTLB LOAD      ACCESS:      20947  HIT:      20912  MISS:         35
cpu0_DTLB RFO       ACCESS:      16903  HIT:      16899  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17476  HIT:      17476  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17476  HIT:      17476  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6829  HIT:       6829  MISS:          0
cpu0_L1I LOAD      ACCESS:       6829  HIT:       6829  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         39  HIT:         39  MISS:          0
cpu0_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      68406  HIT:      68406  MISS:          0
cpu0_L1D LOAD      ACCESS:      24647  HIT:      24647  MISS:          0
cpu0_L1D RFO       ACCESS:      43759  HIT:      43759  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.67925 instructions: 8396227 cycles: 5000000
cpu1_DTLB TOTAL     ACCESS:      35430  HIT:      35396  MISS:         34
cpu1_DTLB LOAD      ACCESS:      19540  HIT:      19512  MISS:         28
cpu1_DTLB RFO       ACCESS:      15890  HIT:      15884  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      17628  HIT:      17628  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17628  HIT:      17628  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5026  HIT:       5026  MISS:          0
cpu1_L1I LOAD      ACCESS:       5026  HIT:       5026  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65864  HIT:      65862  MISS:          2
cpu1_L1D LOAD      ACCESS:      23827  HIT:      23825  MISS:          2
cpu1_L1D RFO       ACCESS:      42037  HIT:      42037  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu1_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.71288 instructions: 8564424 cycles: 5000000
cpu2_DTLB TOTAL     ACCESS:      36925  HIT:      36886  MISS:         39
cpu2_DTLB LOAD      ACCESS:      20249  HIT:      20214  MISS:         35
cpu2_DTLB RFO       ACCESS:      16676  HIT:      16672  MISS:          4
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      17078  HIT:      17078  MISS:          0
cpu2_ITLB LOAD      ACCESS:      17078  HIT:      17078  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6117  HIT:       6117  MISS:          0
cpu2_L1I LOAD      ACCESS:       6117  HIT:       6117  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         39  HIT:         39  MISS:          0
cpu2_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu2_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      67752  HIT:      67752  MISS:          0
cpu2_L1D LOAD      ACCESS:      24342  HIT:      24342  MISS:          0
cpu2_L1D RFO       ACCESS:      43410  HIT:      43410  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.71187 instructions: 8559372 cycles: 5000000
cpu3_DTLB TOTAL     ACCESS:      37705  HIT:      37666  MISS:         39
cpu3_DTLB LOAD      ACCESS:      20896  HIT:      20861  MISS:         35
cpu3_DTLB RFO       ACCESS:      16809  HIT:      16805  MISS:          4
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      17152  HIT:      17152  MISS:          0
cpu3_ITLB LOAD      ACCESS:      17152  HIT:      17152  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6141  HIT:       6141  MISS:          0
cpu3_L1I LOAD      ACCESS:       6141  HIT:       6141  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         39  HIT:         39  MISS:          0
cpu3_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu3_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      67954  HIT:      67954  MISS:          0
cpu3_L1D LOAD      ACCESS:      24542  HIT:      24542  MISS:          0
cpu3_L1D RFO       ACCESS:      43412  HIT:      43412  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.72128 instructions: 8606416 cycles: 5000000
cpu0_DTLB TOTAL     ACCESS:      37850  HIT:      37811  MISS:         39
cpu0_DTLB LOAD      ACCESS:      20947  HIT:      20912  MISS:         35
cpu0_DTLB RFO       ACCESS:      16903  HIT:      16899  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.64103 cycles
cpu0_ITLB TOTAL     ACCESS:      17476  HIT:      17476  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17476  HIT:      17476  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6829  HIT:       6829  MISS:          0
cpu0_L1I LOAD      ACCESS:       6829  HIT:       6829  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         39  HIT:         39  MISS:          0
cpu0_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      68406  HIT:      68406  MISS:          0
cpu0_L1D LOAD      ACCESS:      24647  HIT:      24647  MISS:          0
cpu0_L1D RFO       ACCESS:      43759  HIT:      43759  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.67925 instructions: 8396227 cycles: 5000000
cpu1_DTLB TOTAL     ACCESS:      35430  HIT:      35396  MISS:         34
cpu1_DTLB LOAD      ACCESS:      19540  HIT:      19512  MISS:         28
cpu1_DTLB RFO       ACCESS:      15890  HIT:      15884  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.73529 cycles
cpu1_ITLB TOTAL     ACCESS:      17628  HIT:      17628  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17628  HIT:      17628  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5026  HIT:       5026  MISS:          0
cpu1_L1I LOAD      ACCESS:       5026  HIT:       5026  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65864  HIT:      65862  MISS:          2
cpu1_L1D LOAD      ACCESS:      23827  HIT:      23825  MISS:          2
cpu1_L1D RFO       ACCESS:      42037  HIT:      42037  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 103 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu1_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 184 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 163 cycles

CPU 2 cumulative IPC: 1.71288 instructions: 8564424 cycles: 5000000
cpu2_DTLB TOTAL     ACCESS:      36925  HIT:      36886  MISS:         39
cpu2_DTLB LOAD      ACCESS:      20249  HIT:      20214  MISS:         35
cpu2_DTLB RFO       ACCESS:      16676  HIT:      16672  MISS:          4
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.76923 cycles
cpu2_ITLB TOTAL     ACCESS:      17078  HIT:      17078  MISS:          0
cpu2_ITLB LOAD      ACCESS:      17078  HIT:      17078  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6117  HIT:       6117  MISS:          0
cpu2_L1I LOAD      ACCESS:       6117  HIT:       6117  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         39  HIT:         39  MISS:          0
cpu2_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu2_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      67752  HIT:      67752  MISS:          0
cpu2_L1D LOAD      ACCESS:      24342  HIT:      24342  MISS:          0
cpu2_L1D RFO       ACCESS:      43410  HIT:      43410  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.71187 instructions: 8559372 cycles: 5000000
cpu3_DTLB TOTAL     ACCESS:      37705  HIT:      37666  MISS:         39
cpu3_DTLB LOAD      ACCESS:      20896  HIT:      20861  MISS:         35
cpu3_DTLB RFO       ACCESS:      16809  HIT:      16805  MISS:          4
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      17152  HIT:      17152  MISS:          0
cpu3_ITLB LOAD      ACCESS:      17152  HIT:      17152  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6141  HIT:       6141  MISS:          0
cpu3_L1I LOAD      ACCESS:       6141  HIT:       6141  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         39  HIT:         39  MISS:          0
cpu3_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu3_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      67954  HIT:      67954  MISS:          0
cpu3_L1D LOAD      ACCESS:      24542  HIT:      24542  MISS:          0
cpu3_L1D RFO       ACCESS:      43412  HIT:      43412  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          1
 DBUS AVG_CONGESTED_CYCLE:    3.85644
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1125% MPKI: 0.0679708 Average ROB Occupancy at Mispredict: 176.455
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0679725
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9068% MPKI: 0.0747932 Average ROB Occupancy at Mispredict: 179.197
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0747955
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.0543% MPKI: 0.0700562 Average ROB Occupancy at Mispredict: 176.308
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0700573
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.0422% MPKI: 0.0704491 Average ROB Occupancy at Mispredict: 176.527
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0704491
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 6 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.72778 instructions: 8811682 cycles: 5100000
cpu0_DTLB TOTAL     ACCESS:      37608  HIT:      37579  MISS:         29
cpu0_DTLB LOAD      ACCESS:      20908  HIT:      20882  MISS:         26
cpu0_DTLB RFO       ACCESS:      16700  HIT:      16697  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      18133  HIT:      18133  MISS:          0
cpu0_ITLB LOAD      ACCESS:      18133  HIT:      18133  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6007  HIT:       6007  MISS:          0
cpu0_L1I LOAD      ACCESS:       6007  HIT:       6007  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu0_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67648  HIT:      67647  MISS:          1
cpu0_L1D LOAD      ACCESS:      24527  HIT:      24526  MISS:          1
cpu0_L1D RFO       ACCESS:      43121  HIT:      43121  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.68635 instructions: 8600386 cycles: 5100000
cpu1_DTLB TOTAL     ACCESS:      35941  HIT:      35902  MISS:         39
cpu1_DTLB LOAD      ACCESS:      19691  HIT:      19656  MISS:         35
cpu1_DTLB RFO       ACCESS:      16250  HIT:      16246  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16407  HIT:      16407  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16407  HIT:      16407  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6779  HIT:       6779  MISS:          0
cpu1_L1I LOAD      ACCESS:       6779  HIT:       6779  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         39  HIT:         39  MISS:          0
cpu1_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      67170  HIT:      67170  MISS:          0
cpu1_L1D LOAD      ACCESS:      24113  HIT:      24113  MISS:          0
cpu1_L1D RFO       ACCESS:      43057  HIT:      43057  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.71948 instructions: 8769334 cycles: 5100000
cpu2_DTLB TOTAL     ACCESS:      36784  HIT:      36755  MISS:         29
cpu2_DTLB LOAD      ACCESS:      20247  HIT:      20221  MISS:         26
cpu2_DTLB RFO       ACCESS:      16537  HIT:      16534  MISS:          3
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      17605  HIT:      17605  MISS:          0
cpu2_ITLB LOAD      ACCESS:      17605  HIT:      17605  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       5606  HIT:       5606  MISS:          0
cpu2_L1I LOAD      ACCESS:       5606  HIT:       5606  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu2_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu2_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      67350  HIT:      67349  MISS:          1
cpu2_L1D LOAD      ACCESS:      24258  HIT:      24257  MISS:          1
cpu2_L1D RFO       ACCESS:      43092  HIT:      43092  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.71852 instructions: 8764437 cycles: 5100000
cpu3_DTLB TOTAL     ACCESS:      37560  HIT:      37531  MISS:         29
cpu3_DTLB LOAD      ACCESS:      20878  HIT:      20852  MISS:         26
cpu3_DTLB RFO       ACCESS:      16682  HIT:      16679  MISS:          3
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      17652  HIT:      17652  MISS:          0
cpu3_ITLB LOAD      ACCESS:      17652  HIT:      17652  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5580  HIT:       5580  MISS:          0
cpu3_L1I LOAD      ACCESS:       5580  HIT:       5580  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu3_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu3_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      67546  HIT:      67545  MISS:          1
cpu3_L1D LOAD      ACCESS:      24451  HIT:      24450  MISS:          1
cpu3_L1D RFO       ACCESS:      43095  HIT:      43095  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.72778 instructions: 8811682 cycles: 5100000
cpu0_DTLB TOTAL     ACCESS:      37608  HIT:      37579  MISS:         29
cpu0_DTLB LOAD      ACCESS:      20908  HIT:      20882  MISS:         26
cpu0_DTLB RFO       ACCESS:      16700  HIT:      16697  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.68966 cycles
cpu0_ITLB TOTAL     ACCESS:      18133  HIT:      18133  MISS:          0
cpu0_ITLB LOAD      ACCESS:      18133  HIT:      18133  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6007  HIT:       6007  MISS:          0
cpu0_L1I LOAD      ACCESS:       6007  HIT:       6007  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu0_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67648  HIT:      67647  MISS:          1
cpu0_L1D LOAD      ACCESS:      24527  HIT:      24526  MISS:          1
cpu0_L1D RFO       ACCESS:      43121  HIT:      43121  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.68635 instructions: 8600386 cycles: 5100000
cpu1_DTLB TOTAL     ACCESS:      35941  HIT:      35902  MISS:         39
cpu1_DTLB LOAD      ACCESS:      19691  HIT:      19656  MISS:         35
cpu1_DTLB RFO       ACCESS:      16250  HIT:      16246  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.71795 cycles
cpu1_ITLB TOTAL     ACCESS:      16407  HIT:      16407  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16407  HIT:      16407  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6779  HIT:       6779  MISS:          0
cpu1_L1I LOAD      ACCESS:       6779  HIT:       6779  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         39  HIT:         39  MISS:          0
cpu1_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      67170  HIT:      67170  MISS:          0
cpu1_L1D LOAD      ACCESS:      24113  HIT:      24113  MISS:          0
cpu1_L1D RFO       ACCESS:      43057  HIT:      43057  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.71948 instructions: 8769334 cycles: 5100000
cpu2_DTLB TOTAL     ACCESS:      36784  HIT:      36755  MISS:         29
cpu2_DTLB LOAD      ACCESS:      20247  HIT:      20221  MISS:         26
cpu2_DTLB RFO       ACCESS:      16537  HIT:      16534  MISS:          3
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.86207 cycles
cpu2_ITLB TOTAL     ACCESS:      17605  HIT:      17605  MISS:          0
cpu2_ITLB LOAD      ACCESS:      17605  HIT:      17605  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       5606  HIT:       5606  MISS:          0
cpu2_L1I LOAD      ACCESS:       5606  HIT:       5606  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu2_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu2_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      67350  HIT:      67349  MISS:          1
cpu2_L1D LOAD      ACCESS:      24258  HIT:      24257  MISS:          1
cpu2_L1D RFO       ACCESS:      43092  HIT:      43092  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.71852 instructions: 8764437 cycles: 5100000
cpu3_DTLB TOTAL     ACCESS:      37560  HIT:      37531  MISS:         29
cpu3_DTLB LOAD      ACCESS:      20878  HIT:      20852  MISS:         26
cpu3_DTLB RFO       ACCESS:      16682  HIT:      16679  MISS:          3
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      17652  HIT:      17652  MISS:          0
cpu3_ITLB LOAD      ACCESS:      17652  HIT:      17652  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       5580  HIT:       5580  MISS:          0
cpu3_L1I LOAD      ACCESS:       5580  HIT:       5580  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu3_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu3_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      67546  HIT:      67545  MISS:          1
cpu3_L1D LOAD      ACCESS:      24451  HIT:      24450  MISS:          1
cpu3_L1D RFO       ACCESS:      43095  HIT:      43095  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.85644
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.028% MPKI: 0.0687706 Average ROB Occupancy at Mispredict: 179.987
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0687723
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1085% MPKI: 0.0669717 Average ROB Occupancy at Mispredict: 175.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0669737
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 98.0184% MPKI: 0.0692175 Average ROB Occupancy at Mispredict: 182.692
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0692185
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 98.0236% MPKI: 0.069143 Average ROB Occupancy at Mispredict: 182.531
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0691431
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 9 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.73228 instructions: 9007866 cycles: 5200000
cpu0_DTLB TOTAL     ACCESS:      36425  HIT:      36370  MISS:         55
cpu0_DTLB LOAD      ACCESS:      20378  HIT:      20327  MISS:         51
cpu0_DTLB RFO       ACCESS:      16047  HIT:      16043  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      19609  HIT:      19609  MISS:          0
cpu0_ITLB LOAD      ACCESS:      19609  HIT:      19609  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       3671  HIT:       3671  MISS:          0
cpu0_L1I LOAD      ACCESS:       3671  HIT:       3671  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu0_STLB LOAD      ACCESS:         51  HIT:         51  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64507  HIT:      64501  MISS:          6
cpu0_L1D LOAD      ACCESS:      23471  HIT:      23465  MISS:          6
cpu0_L1D RFO       ACCESS:      41036  HIT:      41036  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.69261 instructions: 8801553 cycles: 5200000
cpu1_DTLB TOTAL     ACCESS:      35589  HIT:      35560  MISS:         29
cpu1_DTLB LOAD      ACCESS:      19584  HIT:      19558  MISS:         26
cpu1_DTLB RFO       ACCESS:      16005  HIT:      16002  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      17177  HIT:      17177  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17177  HIT:      17177  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5763  HIT:       5763  MISS:          0
cpu1_L1I LOAD      ACCESS:       5763  HIT:       5763  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66221  HIT:      66220  MISS:          1
cpu1_L1D LOAD      ACCESS:      23912  HIT:      23911  MISS:          1
cpu1_L1D RFO       ACCESS:      42309  HIT:      42309  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.72478 instructions: 8968832 cycles: 5200000
cpu2_DTLB TOTAL     ACCESS:      35987  HIT:      35946  MISS:         41
cpu2_DTLB LOAD      ACCESS:      19933  HIT:      19896  MISS:         37
cpu2_DTLB RFO       ACCESS:      16054  HIT:      16050  MISS:          4
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      18602  HIT:      18602  MISS:          0
cpu2_ITLB LOAD      ACCESS:      18602  HIT:      18602  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       4010  HIT:       4010  MISS:          0
cpu2_L1I LOAD      ACCESS:       4010  HIT:       4010  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         41  HIT:         41  MISS:          0
cpu2_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu2_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      65373  HIT:      65368  MISS:          5
cpu2_L1D LOAD      ACCESS:      23690  HIT:      23685  MISS:          5
cpu2_L1D RFO       ACCESS:      41683  HIT:      41683  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.72393 instructions: 8964457 cycles: 5200000
cpu3_DTLB TOTAL     ACCESS:      36900  HIT:      36859  MISS:         41
cpu3_DTLB LOAD      ACCESS:      20618  HIT:      20581  MISS:         37
cpu3_DTLB RFO       ACCESS:      16282  HIT:      16278  MISS:          4
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      18564  HIT:      18564  MISS:          0
cpu3_ITLB LOAD      ACCESS:      18564  HIT:      18564  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       4191  HIT:       4191  MISS:          0
cpu3_L1I LOAD      ACCESS:       4191  HIT:       4191  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         41  HIT:         41  MISS:          0
cpu3_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu3_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      65658  HIT:      65653  MISS:          5
cpu3_L1D LOAD      ACCESS:      23850  HIT:      23845  MISS:          5
cpu3_L1D RFO       ACCESS:      41808  HIT:      41808  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.73228 instructions: 9007866 cycles: 5200000
cpu0_DTLB TOTAL     ACCESS:      36425  HIT:      36370  MISS:         55
cpu0_DTLB LOAD      ACCESS:      20378  HIT:      20327  MISS:         51
cpu0_DTLB RFO       ACCESS:      16047  HIT:      16043  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.70909 cycles
cpu0_ITLB TOTAL     ACCESS:      19609  HIT:      19609  MISS:          0
cpu0_ITLB LOAD      ACCESS:      19609  HIT:      19609  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       3671  HIT:       3671  MISS:          0
cpu0_L1I LOAD      ACCESS:       3671  HIT:       3671  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu0_STLB LOAD      ACCESS:         51  HIT:         51  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64507  HIT:      64501  MISS:          6
cpu0_L1D LOAD      ACCESS:      23471  HIT:      23465  MISS:          6
cpu0_L1D RFO       ACCESS:      41036  HIT:      41036  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.69261 instructions: 8801553 cycles: 5200000
cpu1_DTLB TOTAL     ACCESS:      35589  HIT:      35560  MISS:         29
cpu1_DTLB LOAD      ACCESS:      19584  HIT:      19558  MISS:         26
cpu1_DTLB RFO       ACCESS:      16005  HIT:      16002  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.7931 cycles
cpu1_ITLB TOTAL     ACCESS:      17177  HIT:      17177  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17177  HIT:      17177  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5763  HIT:       5763  MISS:          0
cpu1_L1I LOAD      ACCESS:       5763  HIT:       5763  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66221  HIT:      66220  MISS:          1
cpu1_L1D LOAD      ACCESS:      23912  HIT:      23911  MISS:          1
cpu1_L1D RFO       ACCESS:      42309  HIT:      42309  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.72478 instructions: 8968832 cycles: 5200000
cpu2_DTLB TOTAL     ACCESS:      35987  HIT:      35946  MISS:         41
cpu2_DTLB LOAD      ACCESS:      19933  HIT:      19896  MISS:         37
cpu2_DTLB RFO       ACCESS:      16054  HIT:      16050  MISS:          4
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu2_ITLB TOTAL     ACCESS:      18602  HIT:      18602  MISS:          0
cpu2_ITLB LOAD      ACCESS:      18602  HIT:      18602  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       4010  HIT:       4010  MISS:          0
cpu2_L1I LOAD      ACCESS:       4010  HIT:       4010  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         41  HIT:         41  MISS:          0
cpu2_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu2_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      65373  HIT:      65368  MISS:          5
cpu2_L1D LOAD      ACCESS:      23690  HIT:      23685  MISS:          5
cpu2_L1D RFO       ACCESS:      41683  HIT:      41683  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 10.8 cycles
cpu2_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.72393 instructions: 8964457 cycles: 5200000
cpu3_DTLB TOTAL     ACCESS:      36900  HIT:      36859  MISS:         41
cpu3_DTLB LOAD      ACCESS:      20618  HIT:      20581  MISS:         37
cpu3_DTLB RFO       ACCESS:      16282  HIT:      16278  MISS:          4
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      18564  HIT:      18564  MISS:          0
cpu3_ITLB LOAD      ACCESS:      18564  HIT:      18564  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       4191  HIT:       4191  MISS:          0
cpu3_L1I LOAD      ACCESS:       4191  HIT:       4191  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         41  HIT:         41  MISS:          0
cpu3_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu3_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      65658  HIT:      65653  MISS:          5
cpu3_L1D LOAD      ACCESS:      23850  HIT:      23845  MISS:          5
cpu3_L1D RFO       ACCESS:      41808  HIT:      41808  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.85644
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6981% MPKI: 0.0749326 Average ROB Occupancy at Mispredict: 188.117
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0749345
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0214% MPKI: 0.0677133 Average ROB Occupancy at Mispredict: 181.294
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0677153
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.77% MPKI: 0.0740331 Average ROB Occupancy at Mispredict: 185.568
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0740342
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.7903% MPKI: 0.0736241 Average ROB Occupancy at Mispredict: 185.988
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0736241
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 12 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.73841 instructions: 9213586 cycles: 5300000
cpu0_DTLB TOTAL     ACCESS:      37664  HIT:      37652  MISS:         12
cpu0_DTLB LOAD      ACCESS:      20767  HIT:      20755  MISS:         12
cpu0_DTLB RFO       ACCESS:      16897  HIT:      16897  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      20154  HIT:      20154  MISS:          0
cpu0_ITLB LOAD      ACCESS:      20154  HIT:      20154  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       3859  HIT:       3859  MISS:          0
cpu0_L1I LOAD      ACCESS:       3859  HIT:       3859  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67808  HIT:      67803  MISS:          5
cpu0_L1D LOAD      ACCESS:      24066  HIT:      24061  MISS:          5
cpu0_L1D RFO       ACCESS:      43742  HIT:      43742  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.69707 instructions: 8994478 cycles: 5300000
cpu1_DTLB TOTAL     ACCESS:      34437  HIT:      34382  MISS:         55
cpu1_DTLB LOAD      ACCESS:      19074  HIT:      19023  MISS:         51
cpu1_DTLB RFO       ACCESS:      15363  HIT:      15359  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      18476  HIT:      18476  MISS:          0
cpu1_ITLB LOAD      ACCESS:      18476  HIT:      18476  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3653  HIT:       3653  MISS:          0
cpu1_L1I LOAD      ACCESS:       3653  HIT:       3653  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu1_STLB LOAD      ACCESS:         51  HIT:         51  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63270  HIT:      63264  MISS:          6
cpu1_L1D LOAD      ACCESS:      22983  HIT:      22977  MISS:          6
cpu1_L1D RFO       ACCESS:      40287  HIT:      40287  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.73071 instructions: 9172773 cycles: 5300000
cpu2_DTLB TOTAL     ACCESS:      36598  HIT:      36572  MISS:         26
cpu2_DTLB LOAD      ACCESS:      20027  HIT:      20001  MISS:         26
cpu2_DTLB RFO       ACCESS:      16571  HIT:      16571  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      19156  HIT:      19156  MISS:          0
cpu2_ITLB LOAD      ACCESS:      19156  HIT:      19156  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       4014  HIT:       4014  MISS:          0
cpu2_L1I LOAD      ACCESS:       4014  HIT:       4014  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu2_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      67141  HIT:      67136  MISS:          5
cpu2_L1D LOAD      ACCESS:      23844  HIT:      23839  MISS:          5
cpu2_L1D RFO       ACCESS:      43297  HIT:      43297  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.7298 instructions: 9167959 cycles: 5300000
cpu3_DTLB TOTAL     ACCESS:      37396  HIT:      37370  MISS:         26
cpu3_DTLB LOAD      ACCESS:      20646  HIT:      20620  MISS:         26
cpu3_DTLB RFO       ACCESS:      16750  HIT:      16750  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      19040  HIT:      19040  MISS:          0
cpu3_ITLB LOAD      ACCESS:      19040  HIT:      19040  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       4117  HIT:       4117  MISS:          0
cpu3_L1I LOAD      ACCESS:       4117  HIT:       4117  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu3_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      67091  HIT:      67086  MISS:          5
cpu3_L1D LOAD      ACCESS:      23908  HIT:      23903  MISS:          5
cpu3_L1D RFO       ACCESS:      43183  HIT:      43183  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.73841 instructions: 9213586 cycles: 5300000
cpu0_DTLB TOTAL     ACCESS:      37664  HIT:      37652  MISS:         12
cpu0_DTLB LOAD      ACCESS:      20767  HIT:      20755  MISS:         12
cpu0_DTLB RFO       ACCESS:      16897  HIT:      16897  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu0_ITLB TOTAL     ACCESS:      20154  HIT:      20154  MISS:          0
cpu0_ITLB LOAD      ACCESS:      20154  HIT:      20154  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       3859  HIT:       3859  MISS:          0
cpu0_L1I LOAD      ACCESS:       3859  HIT:       3859  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67808  HIT:      67803  MISS:          5
cpu0_L1D LOAD      ACCESS:      24066  HIT:      24061  MISS:          5
cpu0_L1D RFO       ACCESS:      43742  HIT:      43742  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.2 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.69707 instructions: 8994478 cycles: 5300000
cpu1_DTLB TOTAL     ACCESS:      34437  HIT:      34382  MISS:         55
cpu1_DTLB LOAD      ACCESS:      19074  HIT:      19023  MISS:         51
cpu1_DTLB RFO       ACCESS:      15363  HIT:      15359  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.67273 cycles
cpu1_ITLB TOTAL     ACCESS:      18476  HIT:      18476  MISS:          0
cpu1_ITLB LOAD      ACCESS:      18476  HIT:      18476  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       3653  HIT:       3653  MISS:          0
cpu1_L1I LOAD      ACCESS:       3653  HIT:       3653  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu1_STLB LOAD      ACCESS:         51  HIT:         51  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63270  HIT:      63264  MISS:          6
cpu1_L1D LOAD      ACCESS:      22983  HIT:      22977  MISS:          6
cpu1_L1D RFO       ACCESS:      40287  HIT:      40287  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.73071 instructions: 9172773 cycles: 5300000
cpu2_DTLB TOTAL     ACCESS:      36598  HIT:      36572  MISS:         26
cpu2_DTLB LOAD      ACCESS:      20027  HIT:      20001  MISS:         26
cpu2_DTLB RFO       ACCESS:      16571  HIT:      16571  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.73077 cycles
cpu2_ITLB TOTAL     ACCESS:      19156  HIT:      19156  MISS:          0
cpu2_ITLB LOAD      ACCESS:      19156  HIT:      19156  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       4014  HIT:       4014  MISS:          0
cpu2_L1I LOAD      ACCESS:       4014  HIT:       4014  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu2_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      67141  HIT:      67136  MISS:          5
cpu2_L1D LOAD      ACCESS:      23844  HIT:      23839  MISS:          5
cpu2_L1D RFO       ACCESS:      43297  HIT:      43297  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11 cycles
cpu2_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.7298 instructions: 9167959 cycles: 5300000
cpu3_DTLB TOTAL     ACCESS:      37396  HIT:      37370  MISS:         26
cpu3_DTLB LOAD      ACCESS:      20646  HIT:      20620  MISS:         26
cpu3_DTLB RFO       ACCESS:      16750  HIT:      16750  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      19040  HIT:      19040  MISS:          0
cpu3_ITLB LOAD      ACCESS:      19040  HIT:      19040  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       4117  HIT:       4117  MISS:          0
cpu3_L1I LOAD      ACCESS:       4117  HIT:       4117  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu3_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      67091  HIT:      67086  MISS:          5
cpu3_L1D LOAD      ACCESS:      23908  HIT:      23903  MISS:          5
cpu3_L1D RFO       ACCESS:      43183  HIT:      43183  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 10.8 cycles
cpu3_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.85644
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9993% MPKI: 0.0657708 Average ROB Occupancy at Mispredict: 206.447
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0657724
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6852% MPKI: 0.0743768 Average ROB Occupancy at Mispredict: 187
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.074379
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.9777% MPKI: 0.0665003 Average ROB Occupancy at Mispredict: 202.138
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0665012
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.9617% MPKI: 0.0668633 Average ROB Occupancy at Mispredict: 200.876
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0668633
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 15 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.74374 instructions: 9416223 cycles: 5400000
cpu0_DTLB TOTAL     ACCESS:      37249  HIT:      37226  MISS:         23
cpu0_DTLB LOAD      ACCESS:      20699  HIT:      20676  MISS:         23
cpu0_DTLB RFO       ACCESS:      16550  HIT:      16550  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      20285  HIT:      20285  MISS:          0
cpu0_ITLB LOAD      ACCESS:      20285  HIT:      20285  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       3493  HIT:       3492  MISS:          1
cpu0_L1I LOAD      ACCESS:       3493  HIT:       3492  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66549  HIT:      66544  MISS:          5
cpu0_L1D LOAD      ACCESS:      23871  HIT:      23866  MISS:          5
cpu0_L1D RFO       ACCESS:      42678  HIT:      42678  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.70324 instructions: 9197512 cycles: 5400000
cpu1_DTLB TOTAL     ACCESS:      35733  HIT:      35721  MISS:         12
cpu1_DTLB LOAD      ACCESS:      19505  HIT:      19493  MISS:         12
cpu1_DTLB RFO       ACCESS:      16228  HIT:      16228  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      18946  HIT:      18946  MISS:          0
cpu1_ITLB LOAD      ACCESS:      18946  HIT:      18946  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3836  HIT:       3836  MISS:          0
cpu1_L1I LOAD      ACCESS:       3836  HIT:       3836  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66789  HIT:      66785  MISS:          4
cpu1_L1D LOAD      ACCESS:      23622  HIT:      23618  MISS:          4
cpu1_L1D RFO       ACCESS:      43167  HIT:      43167  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.73603 instructions: 9374542 cycles: 5400000
cpu2_DTLB TOTAL     ACCESS:      36181  HIT:      36158  MISS:         23
cpu2_DTLB LOAD      ACCESS:      19878  HIT:      19855  MISS:         23
cpu2_DTLB RFO       ACCESS:      16303  HIT:      16303  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      19542  HIT:      19542  MISS:          0
cpu2_ITLB LOAD      ACCESS:      19542  HIT:      19542  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       3187  HIT:       3187  MISS:          0
cpu2_L1I LOAD      ACCESS:       3187  HIT:       3187  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu2_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      66220  HIT:      66214  MISS:          6
cpu2_L1D LOAD      ACCESS:      23696  HIT:      23690  MISS:          6
cpu2_L1D RFO       ACCESS:      42524  HIT:      42524  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu2_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 3 cumulative IPC: 1.73521 instructions: 9370147 cycles: 5400000
cpu3_DTLB TOTAL     ACCESS:      37189  HIT:      37166  MISS:         23
cpu3_DTLB LOAD      ACCESS:      20661  HIT:      20638  MISS:         23
cpu3_DTLB RFO       ACCESS:      16528  HIT:      16528  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      19619  HIT:      19619  MISS:          0
cpu3_ITLB LOAD      ACCESS:      19619  HIT:      19619  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       3249  HIT:       3248  MISS:          1
cpu3_L1I LOAD      ACCESS:       3249  HIT:       3248  MISS:          1
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu3_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      66477  HIT:      66471  MISS:          6
cpu3_L1D LOAD      ACCESS:      23842  HIT:      23836  MISS:          6
cpu3_L1D RFO       ACCESS:      42635  HIT:      42635  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu3_L2C LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74374 instructions: 9416223 cycles: 5400000
cpu0_DTLB TOTAL     ACCESS:      37249  HIT:      37226  MISS:         23
cpu0_DTLB LOAD      ACCESS:      20699  HIT:      20676  MISS:         23
cpu0_DTLB RFO       ACCESS:      16550  HIT:      16550  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.73913 cycles
cpu0_ITLB TOTAL     ACCESS:      20285  HIT:      20285  MISS:          0
cpu0_ITLB LOAD      ACCESS:      20285  HIT:      20285  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       3493  HIT:       3492  MISS:          1
cpu0_L1I LOAD      ACCESS:       3493  HIT:       3492  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10 cycles
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66549  HIT:      66544  MISS:          5
cpu0_L1D LOAD      ACCESS:      23871  HIT:      23866  MISS:          5
cpu0_L1D RFO       ACCESS:      42678  HIT:      42678  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.8 cycles
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.70324 instructions: 9197512 cycles: 5400000
cpu1_DTLB TOTAL     ACCESS:      35733  HIT:      35721  MISS:         12
cpu1_DTLB LOAD      ACCESS:      19505  HIT:      19493  MISS:         12
cpu1_DTLB RFO       ACCESS:      16228  HIT:      16228  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.91667 cycles
cpu1_ITLB TOTAL     ACCESS:      18946  HIT:      18946  MISS:          0
cpu1_ITLB LOAD      ACCESS:      18946  HIT:      18946  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       3836  HIT:       3836  MISS:          0
cpu1_L1I LOAD      ACCESS:       3836  HIT:       3836  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66789  HIT:      66785  MISS:          4
cpu1_L1D LOAD      ACCESS:      23622  HIT:      23618  MISS:          4
cpu1_L1D RFO       ACCESS:      43167  HIT:      43167  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.75 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.73603 instructions: 9374542 cycles: 5400000
cpu2_DTLB TOTAL     ACCESS:      36181  HIT:      36158  MISS:         23
cpu2_DTLB LOAD      ACCESS:      19878  HIT:      19855  MISS:         23
cpu2_DTLB RFO       ACCESS:      16303  HIT:      16303  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.91304 cycles
cpu2_ITLB TOTAL     ACCESS:      19542  HIT:      19542  MISS:          0
cpu2_ITLB LOAD      ACCESS:      19542  HIT:      19542  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       3187  HIT:       3187  MISS:          0
cpu2_L1I LOAD      ACCESS:       3187  HIT:       3187  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu2_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      66220  HIT:      66214  MISS:          6
cpu2_L1D LOAD      ACCESS:      23696  HIT:      23690  MISS:          6
cpu2_L1D RFO       ACCESS:      42524  HIT:      42524  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11.5 cycles
cpu2_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu2_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.73521 instructions: 9370147 cycles: 5400000
cpu3_DTLB TOTAL     ACCESS:      37189  HIT:      37166  MISS:         23
cpu3_DTLB LOAD      ACCESS:      20661  HIT:      20638  MISS:         23
cpu3_DTLB RFO       ACCESS:      16528  HIT:      16528  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      19619  HIT:      19619  MISS:          0
cpu3_ITLB LOAD      ACCESS:      19619  HIT:      19619  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       3249  HIT:       3248  MISS:          1
cpu3_L1I LOAD      ACCESS:       3249  HIT:       3248  MISS:          1
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 11 cycles
cpu3_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu3_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      66477  HIT:      66471  MISS:          6
cpu3_L1D LOAD      ACCESS:      23842  HIT:      23836  MISS:          6
cpu3_L1D RFO       ACCESS:      42635  HIT:      42635  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu3_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu3_L2C LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.85644
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9147% MPKI: 0.0664794 Average ROB Occupancy at Mispredict: 204.149
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.066481
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0021% MPKI: 0.0647983 Average ROB Occupancy at Mispredict: 207.577
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0648001
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.9047% MPKI: 0.0667757 Average ROB Occupancy at Mispredict: 205.117
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0667766
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.9133% MPKI: 0.0667012 Average ROB Occupancy at Mispredict: 204.774
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0667012
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 18 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.74825 instructions: 9615362 cycles: 5500000
cpu0_DTLB TOTAL     ACCESS:      36828  HIT:      36797  MISS:         31
cpu0_DTLB LOAD      ACCESS:      20558  HIT:      20527  MISS:         31
cpu0_DTLB RFO       ACCESS:      16270  HIT:      16270  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      19793  HIT:      19793  MISS:          0
cpu0_ITLB LOAD      ACCESS:      19793  HIT:      19793  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       3787  HIT:       3787  MISS:          0
cpu0_L1I LOAD      ACCESS:       3787  HIT:       3787  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB LOAD      ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65477  HIT:      65472  MISS:          5
cpu0_L1D LOAD      ACCESS:      23668  HIT:      23663  MISS:          5
cpu0_L1D RFO       ACCESS:      41809  HIT:      41809  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.70854 instructions: 9396970 cycles: 5500000
cpu1_DTLB TOTAL     ACCESS:      35267  HIT:      35244  MISS:         23
cpu1_DTLB LOAD      ACCESS:      19391  HIT:      19368  MISS:         23
cpu1_DTLB RFO       ACCESS:      15876  HIT:      15876  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      19065  HIT:      19065  MISS:          0
cpu1_ITLB LOAD      ACCESS:      19065  HIT:      19065  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3454  HIT:       3454  MISS:          0
cpu1_L1I LOAD      ACCESS:       3454  HIT:       3454  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65397  HIT:      65391  MISS:          6
cpu1_L1D LOAD      ACCESS:      23350  HIT:      23344  MISS:          6
cpu1_L1D RFO       ACCESS:      42047  HIT:      42047  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 2 cumulative IPC: 1.74131 instructions: 9577221 cycles: 5500000
cpu2_DTLB TOTAL     ACCESS:      36323  HIT:      36299  MISS:         24
cpu2_DTLB LOAD      ACCESS:      19976  HIT:      19952  MISS:         24
cpu2_DTLB RFO       ACCESS:      16347  HIT:      16347  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      19334  HIT:      19334  MISS:          0
cpu2_ITLB LOAD      ACCESS:      19334  HIT:      19334  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       3633  HIT:       3633  MISS:          0
cpu2_L1I LOAD      ACCESS:       3633  HIT:       3633  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu2_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      66513  HIT:      66508  MISS:          5
cpu2_L1D LOAD      ACCESS:      23787  HIT:      23782  MISS:          5
cpu2_L1D RFO       ACCESS:      42726  HIT:      42726  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 3 cumulative IPC: 1.74053 instructions: 9572930 cycles: 5500000
cpu3_DTLB TOTAL     ACCESS:      37302  HIT:      37278  MISS:         24
cpu3_DTLB LOAD      ACCESS:      20724  HIT:      20700  MISS:         24
cpu3_DTLB RFO       ACCESS:      16578  HIT:      16578  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      19430  HIT:      19430  MISS:          0
cpu3_ITLB LOAD      ACCESS:      19430  HIT:      19430  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       3618  HIT:       3618  MISS:          0
cpu3_L1I LOAD      ACCESS:       3618  HIT:       3618  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu3_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      66622  HIT:      66617  MISS:          5
cpu3_L1D LOAD      ACCESS:      23893  HIT:      23888  MISS:          5
cpu3_L1D RFO       ACCESS:      42729  HIT:      42729  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu3_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74825 instructions: 9615362 cycles: 5500000
cpu0_DTLB TOTAL     ACCESS:      36828  HIT:      36797  MISS:         31
cpu0_DTLB LOAD      ACCESS:      20558  HIT:      20527  MISS:         31
cpu0_DTLB RFO       ACCESS:      16270  HIT:      16270  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.87097 cycles
cpu0_ITLB TOTAL     ACCESS:      19793  HIT:      19793  MISS:          0
cpu0_ITLB LOAD      ACCESS:      19793  HIT:      19793  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       3787  HIT:       3787  MISS:          0
cpu0_L1I LOAD      ACCESS:       3787  HIT:       3787  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB LOAD      ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65477  HIT:      65472  MISS:          5
cpu0_L1D LOAD      ACCESS:      23668  HIT:      23663  MISS:          5
cpu0_L1D RFO       ACCESS:      41809  HIT:      41809  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.2 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.70854 instructions: 9396970 cycles: 5500000
cpu1_DTLB TOTAL     ACCESS:      35267  HIT:      35244  MISS:         23
cpu1_DTLB LOAD      ACCESS:      19391  HIT:      19368  MISS:         23
cpu1_DTLB RFO       ACCESS:      15876  HIT:      15876  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.78261 cycles
cpu1_ITLB TOTAL     ACCESS:      19065  HIT:      19065  MISS:          0
cpu1_ITLB LOAD      ACCESS:      19065  HIT:      19065  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       3454  HIT:       3454  MISS:          0
cpu1_L1I LOAD      ACCESS:       3454  HIT:       3454  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65397  HIT:      65391  MISS:          6
cpu1_L1D LOAD      ACCESS:      23350  HIT:      23344  MISS:          6
cpu1_L1D RFO       ACCESS:      42047  HIT:      42047  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.74131 instructions: 9577221 cycles: 5500000
cpu2_DTLB TOTAL     ACCESS:      36323  HIT:      36299  MISS:         24
cpu2_DTLB LOAD      ACCESS:      19976  HIT:      19952  MISS:         24
cpu2_DTLB RFO       ACCESS:      16347  HIT:      16347  MISS:          0
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu2_ITLB TOTAL     ACCESS:      19334  HIT:      19334  MISS:          0
cpu2_ITLB LOAD      ACCESS:      19334  HIT:      19334  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       3633  HIT:       3633  MISS:          0
cpu2_L1I LOAD      ACCESS:       3633  HIT:       3633  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu2_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu2_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      66513  HIT:      66508  MISS:          5
cpu2_L1D LOAD      ACCESS:      23787  HIT:      23782  MISS:          5
cpu2_L1D RFO       ACCESS:      42726  HIT:      42726  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu2_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu2_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.74053 instructions: 9572930 cycles: 5500000
cpu3_DTLB TOTAL     ACCESS:      37302  HIT:      37278  MISS:         24
cpu3_DTLB LOAD      ACCESS:      20724  HIT:      20700  MISS:         24
cpu3_DTLB RFO       ACCESS:      16578  HIT:      16578  MISS:          0
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      19430  HIT:      19430  MISS:          0
cpu3_ITLB LOAD      ACCESS:      19430  HIT:      19430  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       3618  HIT:       3618  MISS:          0
cpu3_L1I LOAD      ACCESS:       3618  HIT:       3618  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu3_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu3_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      66622  HIT:      66617  MISS:          5
cpu3_L1D LOAD      ACCESS:      23893  HIT:      23888  MISS:          5
cpu3_L1D RFO       ACCESS:      42729  HIT:      42729  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 10.8 cycles
cpu3_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu3_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.85644
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8486% MPKI: 0.0663506 Average ROB Occupancy at Mispredict: 197.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0663522
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9277% MPKI: 0.0651256 Average ROB Occupancy at Mispredict: 205.211
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0651274
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.9378% MPKI: 0.0646317 Average ROB Occupancy at Mispredict: 203.037
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0646325
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.933% MPKI: 0.0648704 Average ROB Occupancy at Mispredict: 204.62
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0648704
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 21 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.74102 instructions: 9749686 cycles: 5600000
cpu0_DTLB TOTAL     ACCESS:      21603  HIT:      21353  MISS:        250
cpu0_DTLB LOAD      ACCESS:      16021  HIT:      15805  MISS:        216
cpu0_DTLB RFO       ACCESS:       5582  HIT:       5548  MISS:         34
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      13842  HIT:      13838  MISS:          4
cpu0_ITLB LOAD      ACCESS:      13842  HIT:      13838  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5274  HIT:       5257  MISS:         17
cpu0_L1I LOAD      ACCESS:       5274  HIT:       5257  MISS:         17
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        254  HIT:        247  MISS:          7
cpu0_STLB LOAD      ACCESS:        220  HIT:        213  MISS:          7
cpu0_STLB RFO       ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      26104  HIT:      26014  MISS:         90
cpu0_L1D LOAD      ACCESS:      14087  HIT:      14005  MISS:         82
cpu0_L1D RFO       ACCESS:      12010  HIT:      12002  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        115  HIT:         45  MISS:         70
cpu0_L2C LOAD      ACCESS:         99  HIT:         37  MISS:         62
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.71299 instructions: 9592757 cycles: 5600000
cpu1_DTLB TOTAL     ACCESS:      34689  HIT:      34660  MISS:         29
cpu1_DTLB LOAD      ACCESS:      19199  HIT:      19170  MISS:         29
cpu1_DTLB RFO       ACCESS:      15490  HIT:      15490  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      18679  HIT:      18679  MISS:          0
cpu1_ITLB LOAD      ACCESS:      18679  HIT:      18679  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3634  HIT:       3634  MISS:          0
cpu1_L1I LOAD      ACCESS:       3634  HIT:       3634  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      64181  HIT:      64176  MISS:          5
cpu1_L1D LOAD      ACCESS:      23108  HIT:      23103  MISS:          5
cpu1_L1D RFO       ACCESS:      41073  HIT:      41073  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 2 cumulative IPC: 1.73576 instructions: 9720279 cycles: 5600000
cpu2_DTLB TOTAL     ACCESS:      23615  HIT:      23387  MISS:        228
cpu2_DTLB LOAD      ACCESS:      15909  HIT:      15711  MISS:        198
cpu2_DTLB RFO       ACCESS:       7706  HIT:       7676  MISS:         30
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      14209  HIT:      14205  MISS:          4
cpu2_ITLB LOAD      ACCESS:      14209  HIT:      14205  MISS:          4
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       4688  HIT:       4671  MISS:         17
cpu2_L1I LOAD      ACCESS:       4688  HIT:       4671  MISS:         17
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        232  HIT:        225  MISS:          7
cpu2_STLB LOAD      ACCESS:        202  HIT:        195  MISS:          7
cpu2_STLB RFO       ACCESS:         30  HIT:         30  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      33936  HIT:      33848  MISS:         88
cpu2_L1D LOAD      ACCESS:      15624  HIT:      15544  MISS:         80
cpu2_L1D RFO       ACCESS:      18305  HIT:      18297  MISS:          8
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:        113  HIT:         43  MISS:         70
cpu2_L2C LOAD      ACCESS:         97  HIT:         35  MISS:         62
cpu2_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.73516 instructions: 9716889 cycles: 5600000
cpu3_DTLB TOTAL     ACCESS:      24760  HIT:      24534  MISS:        226
cpu3_DTLB LOAD      ACCESS:      16576  HIT:      16380  MISS:        196
cpu3_DTLB RFO       ACCESS:       8184  HIT:       8154  MISS:         30
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      14170  HIT:      14166  MISS:          4
cpu3_ITLB LOAD      ACCESS:      14170  HIT:      14166  MISS:          4
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       4746  HIT:       4729  MISS:         17
cpu3_L1I LOAD      ACCESS:       4746  HIT:       4729  MISS:         17
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        230  HIT:        223  MISS:          7
cpu3_STLB LOAD      ACCESS:        200  HIT:        193  MISS:          7
cpu3_STLB RFO       ACCESS:         30  HIT:         30  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      35241  HIT:      35153  MISS:         88
cpu3_L1D LOAD      ACCESS:      15996  HIT:      15916  MISS:         80
cpu3_L1D RFO       ACCESS:      19238  HIT:      19230  MISS:          8
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:        113  HIT:         43  MISS:         70
cpu3_L2C LOAD      ACCESS:         97  HIT:         35  MISS:         62
cpu3_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74102 instructions: 9749686 cycles: 5600000
cpu0_DTLB TOTAL     ACCESS:      21603  HIT:      21353  MISS:        250
cpu0_DTLB LOAD      ACCESS:      16021  HIT:      15805  MISS:        216
cpu0_DTLB RFO       ACCESS:       5582  HIT:       5548  MISS:         34
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.312 cycles
cpu0_ITLB TOTAL     ACCESS:      13842  HIT:      13838  MISS:          4
cpu0_ITLB LOAD      ACCESS:      13842  HIT:      13838  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.25 cycles
cpu0_L1I TOTAL     ACCESS:       5274  HIT:       5257  MISS:         17
cpu0_L1I LOAD      ACCESS:       5274  HIT:       5257  MISS:         17
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.1176 cycles
cpu0_STLB TOTAL     ACCESS:        254  HIT:        247  MISS:          7
cpu0_STLB LOAD      ACCESS:        220  HIT:        213  MISS:          7
cpu0_STLB RFO       ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 207.857 cycles
cpu0_L1D TOTAL     ACCESS:      26104  HIT:      26014  MISS:         90
cpu0_L1D LOAD      ACCESS:      14087  HIT:      14005  MISS:         82
cpu0_L1D RFO       ACCESS:      12010  HIT:      12002  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          7  HIT:          7  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 153.433 cycles
cpu0_L2C TOTAL     ACCESS:        115  HIT:         45  MISS:         70
cpu0_L2C LOAD      ACCESS:         99  HIT:         37  MISS:         62
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 182.757 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 508.443 cycles

CPU 1 cumulative IPC: 1.71299 instructions: 9592757 cycles: 5600000
cpu1_DTLB TOTAL     ACCESS:      34689  HIT:      34660  MISS:         29
cpu1_DTLB LOAD      ACCESS:      19199  HIT:      19170  MISS:         29
cpu1_DTLB RFO       ACCESS:      15490  HIT:      15490  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.75862 cycles
cpu1_ITLB TOTAL     ACCESS:      18679  HIT:      18679  MISS:          0
cpu1_ITLB LOAD      ACCESS:      18679  HIT:      18679  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       3634  HIT:       3634  MISS:          0
cpu1_L1I LOAD      ACCESS:       3634  HIT:       3634  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      64181  HIT:      64176  MISS:          5
cpu1_L1D LOAD      ACCESS:      23108  HIT:      23103  MISS:          5
cpu1_L1D RFO       ACCESS:      41073  HIT:      41073  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11.2 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 2 cumulative IPC: 1.73576 instructions: 9720279 cycles: 5600000
cpu2_DTLB TOTAL     ACCESS:      23615  HIT:      23387  MISS:        228
cpu2_DTLB LOAD      ACCESS:      15909  HIT:      15711  MISS:        198
cpu2_DTLB RFO       ACCESS:       7706  HIT:       7676  MISS:         30
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 15.2544 cycles
cpu2_ITLB TOTAL     ACCESS:      14209  HIT:      14205  MISS:          4
cpu2_ITLB LOAD      ACCESS:      14209  HIT:      14205  MISS:          4
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu2_L1I TOTAL     ACCESS:       4688  HIT:       4671  MISS:         17
cpu2_L1I LOAD      ACCESS:       4688  HIT:       4671  MISS:         17
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 10.7647 cycles
cpu2_STLB TOTAL     ACCESS:        232  HIT:        225  MISS:          7
cpu2_STLB LOAD      ACCESS:        202  HIT:        195  MISS:          7
cpu2_STLB RFO       ACCESS:         30  HIT:         30  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 208.714 cycles
cpu2_L1D TOTAL     ACCESS:      33936  HIT:      33848  MISS:         88
cpu2_L1D LOAD      ACCESS:      15624  HIT:      15544  MISS:         80
cpu2_L1D RFO       ACCESS:      18305  HIT:      18297  MISS:          8
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          7  HIT:          7  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 163.784 cycles
cpu2_L2C TOTAL     ACCESS:        113  HIT:         43  MISS:         70
cpu2_L2C LOAD      ACCESS:         97  HIT:         35  MISS:         62
cpu2_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 191.7 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 508.443 cycles

CPU 3 cumulative IPC: 1.73516 instructions: 9716889 cycles: 5600000
cpu3_DTLB TOTAL     ACCESS:      24760  HIT:      24534  MISS:        226
cpu3_DTLB LOAD      ACCESS:      16576  HIT:      16380  MISS:        196
cpu3_DTLB RFO       ACCESS:       8184  HIT:       8154  MISS:         30
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 15.4646 cycles
cpu3_ITLB TOTAL     ACCESS:      14170  HIT:      14166  MISS:          4
cpu3_ITLB LOAD      ACCESS:      14170  HIT:      14166  MISS:          4
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 8.5 cycles
cpu3_L1I TOTAL     ACCESS:       4746  HIT:       4729  MISS:         17
cpu3_L1I LOAD      ACCESS:       4746  HIT:       4729  MISS:         17
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 10.8235 cycles
cpu3_STLB TOTAL     ACCESS:        230  HIT:        223  MISS:          7
cpu3_STLB LOAD      ACCESS:        200  HIT:        193  MISS:          7
cpu3_STLB RFO       ACCESS:         30  HIT:         30  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 207.286 cycles
cpu3_L1D TOTAL     ACCESS:      35241  HIT:      35153  MISS:         88
cpu3_L1D LOAD      ACCESS:      15996  HIT:      15916  MISS:         80
cpu3_L1D RFO       ACCESS:      19238  HIT:      19230  MISS:          8
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          7  HIT:          7  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 168.182 cycles
cpu3_L2C TOTAL     ACCESS:        113  HIT:         43  MISS:         70
cpu3_L2C LOAD      ACCESS:         97  HIT:         35  MISS:         62
cpu3_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 197.129 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 508.443 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          9  ROW_BUFFER_MISS:        201
 DBUS AVG_CONGESTED_CYCLE:    3.85703
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.209% MPKI: 0.110257 Average ROB Occupancy at Mispredict: 66.1153
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.110055
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000205135
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8769% MPKI: 0.0645261 Average ROB Occupancy at Mispredict: 200.095
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0645279
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.3515% MPKI: 0.0946463 Average ROB Occupancy at Mispredict: 87.9152
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0944417
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000205755
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.3569% MPKI: 0.0925193 Average ROB Occupancy at Mispredict: 90.802
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0923135
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000205827
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 23 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.73733 instructions: 9902787 cycles: 5700000
cpu0_DTLB TOTAL     ACCESS:      27227  HIT:      27105  MISS:        122
cpu0_DTLB LOAD      ACCESS:      15953  HIT:      15840  MISS:        113
cpu0_DTLB RFO       ACCESS:      11274  HIT:      11265  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      13999  HIT:      13998  MISS:          1
cpu0_ITLB LOAD      ACCESS:      13999  HIT:      13998  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5566  HIT:       5555  MISS:         11
cpu0_L1I LOAD      ACCESS:       5566  HIT:       5555  MISS:         11
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        123  HIT:        115  MISS:          8
cpu0_STLB LOAD      ACCESS:        114  HIT:        107  MISS:          7
cpu0_STLB RFO       ACCESS:          9  HIT:          8  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      45185  HIT:      45106  MISS:         79
cpu0_L1D LOAD      ACCESS:      17582  HIT:      17512  MISS:         70
cpu0_L1D RFO       ACCESS:      27595  HIT:      27587  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        101  HIT:         31  MISS:         70
cpu0_L2C LOAD      ACCESS:         81  HIT:         19  MISS:         62
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.70701 instructions: 9729980 cycles: 5700000
cpu1_DTLB TOTAL     ACCESS:      21994  HIT:      21750  MISS:        244
cpu1_DTLB LOAD      ACCESS:      15290  HIT:      15080  MISS:        210
cpu1_DTLB RFO       ACCESS:       6704  HIT:       6670  MISS:         34
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      13639  HIT:      13635  MISS:          4
cpu1_ITLB LOAD      ACCESS:      13639  HIT:      13635  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4952  HIT:       4936  MISS:         16
cpu1_L1I LOAD      ACCESS:       4952  HIT:       4936  MISS:         16
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        248  HIT:        241  MISS:          7
cpu1_STLB LOAD      ACCESS:        214  HIT:        207  MISS:          7
cpu1_STLB RFO       ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      30726  HIT:      30638  MISS:         88
cpu1_L1D LOAD      ACCESS:      14758  HIT:      14678  MISS:         80
cpu1_L1D RFO       ACCESS:      15961  HIT:      15953  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        112  HIT:         42  MISS:         70
cpu1_L2C LOAD      ACCESS:         96  HIT:         34  MISS:         62
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.72997 instructions: 9860843 cycles: 5700000
cpu2_DTLB TOTAL     ACCESS:      23727  HIT:      23576  MISS:        151
cpu2_DTLB LOAD      ACCESS:      15277  HIT:      15139  MISS:        138
cpu2_DTLB RFO       ACCESS:       8450  HIT:       8437  MISS:         13
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      13007  HIT:      13006  MISS:          1
cpu2_ITLB LOAD      ACCESS:      13007  HIT:      13006  MISS:          1
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       5530  HIT:       5519  MISS:         11
cpu2_L1I LOAD      ACCESS:       5530  HIT:       5519  MISS:         11
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:        152  HIT:        144  MISS:          8
cpu2_STLB LOAD      ACCESS:        139  HIT:        132  MISS:          7
cpu2_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      36120  HIT:      36039  MISS:         81
cpu2_L1D LOAD      ACCESS:      15813  HIT:      15741  MISS:         72
cpu2_L1D RFO       ACCESS:      20299  HIT:      20291  MISS:          8
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:        102  HIT:         32  MISS:         70
cpu2_L2C LOAD      ACCESS:         83  HIT:         21  MISS:         62
cpu2_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.72938 instructions: 9857488 cycles: 5700000
cpu3_DTLB TOTAL     ACCESS:      24095  HIT:      23943  MISS:        152
cpu3_DTLB LOAD      ACCESS:      15739  HIT:      15600  MISS:        139
cpu3_DTLB RFO       ACCESS:       8356  HIT:       8343  MISS:         13
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      13138  HIT:      13137  MISS:          1
cpu3_ITLB LOAD      ACCESS:      13138  HIT:      13137  MISS:          1
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       5404  HIT:       5393  MISS:         11
cpu3_L1I LOAD      ACCESS:       5404  HIT:       5393  MISS:         11
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:        153  HIT:        145  MISS:          8
cpu3_STLB LOAD      ACCESS:        140  HIT:        133  MISS:          7
cpu3_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      35233  HIT:      35152  MISS:         81
cpu3_L1D LOAD      ACCESS:      15669  HIT:      15597  MISS:         72
cpu3_L1D RFO       ACCESS:      19556  HIT:      19548  MISS:          8
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:        103  HIT:         33  MISS:         70
cpu3_L2C LOAD      ACCESS:         83  HIT:         21  MISS:         62
cpu3_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.73733 instructions: 9902787 cycles: 5700000
cpu0_DTLB TOTAL     ACCESS:      27227  HIT:      27105  MISS:        122
cpu0_DTLB LOAD      ACCESS:      15953  HIT:      15840  MISS:        113
cpu0_DTLB RFO       ACCESS:      11274  HIT:      11265  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 22.5574 cycles
cpu0_ITLB TOTAL     ACCESS:      13999  HIT:      13998  MISS:          1
cpu0_ITLB LOAD      ACCESS:      13999  HIT:      13998  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu0_L1I TOTAL     ACCESS:       5566  HIT:       5555  MISS:         11
cpu0_L1I LOAD      ACCESS:       5566  HIT:       5555  MISS:         11
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10 cycles
cpu0_STLB TOTAL     ACCESS:        123  HIT:        115  MISS:          8
cpu0_STLB LOAD      ACCESS:        114  HIT:        107  MISS:          7
cpu0_STLB RFO       ACCESS:          9  HIT:          8  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.125 cycles
cpu0_L1D TOTAL     ACCESS:      45185  HIT:      45106  MISS:         79
cpu0_L1D LOAD      ACCESS:      17582  HIT:      17512  MISS:         70
cpu0_L1D RFO       ACCESS:      27595  HIT:      27587  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          8  HIT:          7  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 176.81 cycles
cpu0_L2C TOTAL     ACCESS:        101  HIT:         31  MISS:         70
cpu0_L2C LOAD      ACCESS:         81  HIT:         19  MISS:         62
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 186.714 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 668.843 cycles

CPU 1 cumulative IPC: 1.70701 instructions: 9729980 cycles: 5700000
cpu1_DTLB TOTAL     ACCESS:      21994  HIT:      21750  MISS:        244
cpu1_DTLB LOAD      ACCESS:      15290  HIT:      15080  MISS:        210
cpu1_DTLB RFO       ACCESS:       6704  HIT:       6670  MISS:         34
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 14.791 cycles
cpu1_ITLB TOTAL     ACCESS:      13639  HIT:      13635  MISS:          4
cpu1_ITLB LOAD      ACCESS:      13639  HIT:      13635  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9.25 cycles
cpu1_L1I TOTAL     ACCESS:       4952  HIT:       4936  MISS:         16
cpu1_L1I LOAD      ACCESS:       4952  HIT:       4936  MISS:         16
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.3125 cycles
cpu1_STLB TOTAL     ACCESS:        248  HIT:        241  MISS:          7
cpu1_STLB LOAD      ACCESS:        214  HIT:        207  MISS:          7
cpu1_STLB RFO       ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.857 cycles
cpu1_L1D TOTAL     ACCESS:      30726  HIT:      30638  MISS:         88
cpu1_L1D LOAD      ACCESS:      14758  HIT:      14678  MISS:         80
cpu1_L1D RFO       ACCESS:      15961  HIT:      15953  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          7  HIT:          7  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 165.818 cycles
cpu1_L2C TOTAL     ACCESS:        112  HIT:         42  MISS:         70
cpu1_L2C LOAD      ACCESS:         96  HIT:         34  MISS:         62
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 194.343 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 668.843 cycles

CPU 2 cumulative IPC: 1.72997 instructions: 9860843 cycles: 5700000
cpu2_DTLB TOTAL     ACCESS:      23727  HIT:      23576  MISS:        151
cpu2_DTLB LOAD      ACCESS:      15277  HIT:      15139  MISS:        138
cpu2_DTLB RFO       ACCESS:       8450  HIT:       8437  MISS:         13
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 20.0265 cycles
cpu2_ITLB TOTAL     ACCESS:      13007  HIT:      13006  MISS:          1
cpu2_ITLB LOAD      ACCESS:      13007  HIT:      13006  MISS:          1
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu2_L1I TOTAL     ACCESS:       5530  HIT:       5519  MISS:         11
cpu2_L1I LOAD      ACCESS:       5530  HIT:       5519  MISS:         11
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: 10.8182 cycles
cpu2_STLB TOTAL     ACCESS:        152  HIT:        144  MISS:          8
cpu2_STLB LOAD      ACCESS:        139  HIT:        132  MISS:          7
cpu2_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: 209.125 cycles
cpu2_L1D TOTAL     ACCESS:      36120  HIT:      36039  MISS:         81
cpu2_L1D LOAD      ACCESS:      15813  HIT:      15741  MISS:         72
cpu2_L1D RFO       ACCESS:      20299  HIT:      20291  MISS:          8
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          8  HIT:          7  MISS:          1
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 170.407 cycles
cpu2_L2C TOTAL     ACCESS:        102  HIT:         32  MISS:         70
cpu2_L2C LOAD      ACCESS:         83  HIT:         21  MISS:         62
cpu2_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: 184.243 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 668.843 cycles

CPU 3 cumulative IPC: 1.72938 instructions: 9857488 cycles: 5700000
cpu3_DTLB TOTAL     ACCESS:      24095  HIT:      23943  MISS:        152
cpu3_DTLB LOAD      ACCESS:      15739  HIT:      15600  MISS:        139
cpu3_DTLB RFO       ACCESS:       8356  HIT:       8343  MISS:         13
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 20.1118 cycles
cpu3_ITLB TOTAL     ACCESS:      13138  HIT:      13137  MISS:          1
cpu3_ITLB LOAD      ACCESS:      13138  HIT:      13137  MISS:          1
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu3_L1I TOTAL     ACCESS:       5404  HIT:       5393  MISS:         11
cpu3_L1I LOAD      ACCESS:       5404  HIT:       5393  MISS:         11
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: 10.6364 cycles
cpu3_STLB TOTAL     ACCESS:        153  HIT:        145  MISS:          8
cpu3_STLB LOAD      ACCESS:        140  HIT:        133  MISS:          7
cpu3_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: 209.25 cycles
cpu3_L1D TOTAL     ACCESS:      35233  HIT:      35152  MISS:         81
cpu3_L1D LOAD      ACCESS:      15669  HIT:      15597  MISS:         72
cpu3_L1D RFO       ACCESS:      19556  HIT:      19548  MISS:          8
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          8  HIT:          7  MISS:          1
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 173.123 cycles
cpu3_L2C TOTAL     ACCESS:        103  HIT:         33  MISS:         70
cpu3_L2C LOAD      ACCESS:         83  HIT:         21  MISS:         62
cpu3_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: 187.471 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 668.843 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         11  ROW_BUFFER_MISS:        269
 DBUS AVG_CONGESTED_CYCLE:    3.85317
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.1967% MPKI: 0.0764414 Average ROB Occupancy at Mispredict: 110.764
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000201963
BRANCH_CONDITIONAL: 0.0762412
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.295% MPKI: 0.0979421 Average ROB Occupancy at Mispredict: 80.1081
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0977392
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00020555
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 96.9938% MPKI: 0.094007 Average ROB Occupancy at Mispredict: 83.5254
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000202822
BRANCH_CONDITIONAL: 0.0938054
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.0011% MPKI: 0.0964749 Average ROB Occupancy at Mispredict: 80.5846
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000202891
BRANCH_CONDITIONAL: 0.096272
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 25 sec) 
Finished CPU 0 instructions: 10000000 cycles: 5748826 cumulative IPC: 1.73949 (Simulation time: 0 hr 2 min 26 sec) 
Finished CPU 2 instructions: 10000003 cycles: 5769586 cumulative IPC: 1.73323 (Simulation time: 0 hr 2 min 27 sec) 
Finished CPU 3 instructions: 10000000 cycles: 5771455 cumulative IPC: 1.73267 (Simulation time: 0 hr 2 min 27 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.74173 instructions: 10102040 cycles: 5800000
cpu0_DTLB TOTAL     ACCESS:      35387  HIT:      35382  MISS:          5
cpu0_DTLB LOAD      ACCESS:      18698  HIT:      18694  MISS:          4
cpu0_DTLB RFO       ACCESS:      16689  HIT:      16688  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17058  HIT:      17058  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17058  HIT:      17058  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6871  HIT:       6871  MISS:          0
cpu0_L1I LOAD      ACCESS:       6871  HIT:       6871  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65082  HIT:      65079  MISS:          3
cpu0_L1D LOAD      ACCESS:      22447  HIT:      22444  MISS:          3
cpu0_L1D RFO       ACCESS:      42635  HIT:      42635  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.70247 instructions: 9874318 cycles: 5800000
cpu1_DTLB TOTAL     ACCESS:      23821  HIT:      23692  MISS:        129
cpu1_DTLB LOAD      ACCESS:      14935  HIT:      14814  MISS:        121
cpu1_DTLB RFO       ACCESS:       8886  HIT:       8878  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      13232  HIT:      13231  MISS:          1
cpu1_ITLB LOAD      ACCESS:      13232  HIT:      13231  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5300  HIT:       5289  MISS:         11
cpu1_L1I LOAD      ACCESS:       5300  HIT:       5289  MISS:         11
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        130  HIT:        122  MISS:          8
cpu1_STLB LOAD      ACCESS:        122  HIT:        115  MISS:          7
cpu1_STLB RFO       ACCESS:          8  HIT:          7  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      38547  HIT:      38466  MISS:         81
cpu1_L1D LOAD      ACCESS:      16149  HIT:      16077  MISS:         72
cpu1_L1D RFO       ACCESS:      22390  HIT:      22382  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        103  HIT:         33  MISS:         70
cpu1_L2C LOAD      ACCESS:         83  HIT:         21  MISS:         62
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 1.73454 instructions: 10060356 cycles: 5800000
cpu2_DTLB TOTAL     ACCESS:      34634  HIT:      34629  MISS:          5
cpu2_DTLB LOAD      ACCESS:      18330  HIT:      18326  MISS:          4
cpu2_DTLB RFO       ACCESS:      16304  HIT:      16303  MISS:          1
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TOTAL     ACCESS:      16520  HIT:      16520  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16520  HIT:      16520  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TOTAL     ACCESS:       6753  HIT:       6753  MISS:          0
cpu2_L1I LOAD      ACCESS:       6753  HIT:       6753  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu2_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TOTAL     ACCESS:      65022  HIT:      65020  MISS:          2
cpu2_L1D LOAD      ACCESS:      22432  HIT:      22430  MISS:          2
cpu2_L1D RFO       ACCESS:      42590  HIT:      42590  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 1.73386 instructions: 10056406 cycles: 5800000
cpu3_DTLB TOTAL     ACCESS:      35367  HIT:      35362  MISS:          5
cpu3_DTLB LOAD      ACCESS:      18738  HIT:      18734  MISS:          4
cpu3_DTLB RFO       ACCESS:      16629  HIT:      16628  MISS:          1
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TOTAL     ACCESS:      16659  HIT:      16659  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16659  HIT:      16659  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TOTAL     ACCESS:       6391  HIT:       6391  MISS:          0
cpu3_L1I LOAD      ACCESS:       6391  HIT:       6391  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TOTAL     ACCESS:      64922  HIT:      64920  MISS:          2
cpu3_L1D LOAD      ACCESS:      22448  HIT:      22446  MISS:          2
cpu3_L1D RFO       ACCESS:      42474  HIT:      42474  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74173 instructions: 10102040 cycles: 5800000
cpu0_DTLB TOTAL     ACCESS:      35387  HIT:      35382  MISS:          5
cpu0_DTLB LOAD      ACCESS:      18698  HIT:      18694  MISS:          4
cpu0_DTLB RFO       ACCESS:      16689  HIT:      16688  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.6 cycles
cpu0_ITLB TOTAL     ACCESS:      17058  HIT:      17058  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17058  HIT:      17058  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6871  HIT:       6871  MISS:          0
cpu0_L1I LOAD      ACCESS:       6871  HIT:       6871  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65082  HIT:      65079  MISS:          3
cpu0_L1D LOAD      ACCESS:      22447  HIT:      22444  MISS:          3
cpu0_L1D RFO       ACCESS:      42635  HIT:      42635  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.70247 instructions: 9874318 cycles: 5800000
cpu1_DTLB TOTAL     ACCESS:      23821  HIT:      23692  MISS:        129
cpu1_DTLB LOAD      ACCESS:      14935  HIT:      14814  MISS:        121
cpu1_DTLB RFO       ACCESS:       8886  HIT:       8878  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 21.8682 cycles
cpu1_ITLB TOTAL     ACCESS:      13232  HIT:      13231  MISS:          1
cpu1_ITLB LOAD      ACCESS:      13232  HIT:      13231  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       5300  HIT:       5289  MISS:         11
cpu1_L1I LOAD      ACCESS:       5300  HIT:       5289  MISS:         11
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.2727 cycles
cpu1_STLB TOTAL     ACCESS:        130  HIT:        122  MISS:          8
cpu1_STLB LOAD      ACCESS:        122  HIT:        115  MISS:          7
cpu1_STLB RFO       ACCESS:          8  HIT:          7  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 209.5 cycles
cpu1_L1D TOTAL     ACCESS:      38547  HIT:      38466  MISS:         81
cpu1_L1D LOAD      ACCESS:      16149  HIT:      16077  MISS:         72
cpu1_L1D RFO       ACCESS:      22390  HIT:      22382  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          8  HIT:          7  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 159.84 cycles
cpu1_L2C TOTAL     ACCESS:        103  HIT:         33  MISS:         70
cpu1_L2C LOAD      ACCESS:         83  HIT:         21  MISS:         62
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 172.086 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 151.086 cycles

CPU 2 cumulative IPC: 1.73454 instructions: 10060356 cycles: 5800000
cpu2_DTLB TOTAL     ACCESS:      34634  HIT:      34629  MISS:          5
cpu2_DTLB LOAD      ACCESS:      18330  HIT:      18326  MISS:          4
cpu2_DTLB RFO       ACCESS:      16304  HIT:      16303  MISS:          1
cpu2_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu2_ITLB TOTAL     ACCESS:      16520  HIT:      16520  MISS:          0
cpu2_ITLB LOAD      ACCESS:      16520  HIT:      16520  MISS:          0
cpu2_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1I TOTAL     ACCESS:       6753  HIT:       6753  MISS:          0
cpu2_L1I LOAD      ACCESS:       6753  HIT:       6753  MISS:          0
cpu2_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1I AVERAGE MISS LATENCY: -nan cycles
cpu2_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu2_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu2_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu2_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_STLB AVERAGE MISS LATENCY: -nan cycles
cpu2_L1D TOTAL     ACCESS:      65022  HIT:      65020  MISS:          2
cpu2_L1D LOAD      ACCESS:      22432  HIT:      22430  MISS:          2
cpu2_L1D RFO       ACCESS:      42590  HIT:      42590  MISS:          0
cpu2_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L1D AVERAGE MISS LATENCY: 11.5 cycles
cpu2_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu2_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu2_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu2_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 3 cumulative IPC: 1.73386 instructions: 10056406 cycles: 5800000
cpu3_DTLB TOTAL     ACCESS:      35367  HIT:      35362  MISS:          5
cpu3_DTLB LOAD      ACCESS:      18738  HIT:      18734  MISS:          4
cpu3_DTLB RFO       ACCESS:      16629  HIT:      16628  MISS:          1
cpu3_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu3_ITLB TOTAL     ACCESS:      16659  HIT:      16659  MISS:          0
cpu3_ITLB LOAD      ACCESS:      16659  HIT:      16659  MISS:          0
cpu3_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1I TOTAL     ACCESS:       6391  HIT:       6391  MISS:          0
cpu3_L1I LOAD      ACCESS:       6391  HIT:       6391  MISS:          0
cpu3_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1I AVERAGE MISS LATENCY: -nan cycles
cpu3_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu3_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu3_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu3_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_STLB AVERAGE MISS LATENCY: -nan cycles
cpu3_L1D TOTAL     ACCESS:      64922  HIT:      64920  MISS:          2
cpu3_L1D LOAD      ACCESS:      22448  HIT:      22446  MISS:          2
cpu3_L1D RFO       ACCESS:      42474  HIT:      42474  MISS:          0
cpu3_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L1D AVERAGE MISS LATENCY: 11 cycles
cpu3_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu3_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu3_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu3_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          9  ROW_BUFFER_MISS:         61
 DBUS AVG_CONGESTED_CYCLE:    3.85268
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0213% MPKI: 0.0533544 Average ROB Occupancy at Mispredict: 190.681
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0533556
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.0884% MPKI: 0.0879025 Average ROB Occupancy at Mispredict: 90.8721
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000202546
BRANCH_CONDITIONAL: 0.0877023
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 Branch Prediction Accuracy: 97.9547% MPKI: 0.0555639 Average ROB Occupancy at Mispredict: 185.88
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0555646
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 3 Branch Prediction Accuracy: 97.9398% MPKI: 0.0557853 Average ROB Occupancy at Mispredict: 185.105
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0557853
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 28 sec) 
Finished CPU 1 instructions: 10000000 cycles: 5864761 cumulative IPC: 1.7051 (Simulation time: 0 hr 2 min 30 sec) 
