
Demo15_10_NAND_FLASH.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d68  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c0  08003ef8  08003ef8  00004ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040b8  080040b8  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080040b8  080040b8  000050b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040c0  080040c0  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040c0  080040c0  000050c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040c4  080040c4  000050c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080040c8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006068  2**0
                  CONTENTS
 10 .bss          000001fc  20000068  20000068  00006068  2**2
                  ALLOC
 11 ._user_heap_stack 00002004  20000264  20000264  00006068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000acfa  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001cd2  00000000  00000000  00010d92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008f0  00000000  00000000  00012a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006b8  00000000  00000000  00013358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021d9b  00000000  00000000  00013a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cb6d  00000000  00000000  000357ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c85d9  00000000  00000000  00042318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010a8f1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002a6c  00000000  00000000  0010a934  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  0010d3a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003ee0 	.word	0x08003ee0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003ee0 	.word	0x08003ee0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_FSMC_Init>:

NAND_HandleTypeDef hnand1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b088      	sub	sp, #32
 80005a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NAND_PCC_TimingTypeDef ComSpaceTiming = {0};
 80005a2:	f107 0310 	add.w	r3, r7, #16
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
 80005ae:	60da      	str	r2, [r3, #12]
  FSMC_NAND_PCC_TimingTypeDef AttSpaceTiming = {0};
 80005b0:	463b      	mov	r3, r7
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]
 80005b6:	605a      	str	r2, [r3, #4]
 80005b8:	609a      	str	r2, [r3, #8]
 80005ba:	60da      	str	r2, [r3, #12]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the NAND1 memory initialization sequence
  */
  hnand1.Instance = FSMC_NAND_DEVICE;
 80005bc:	4b28      	ldr	r3, [pc, #160]	@ (8000660 <MX_FSMC_Init+0xc4>)
 80005be:	4a29      	ldr	r2, [pc, #164]	@ (8000664 <MX_FSMC_Init+0xc8>)
 80005c0:	601a      	str	r2, [r3, #0]
  /* hnand1.Init */
  hnand1.Init.NandBank = FSMC_NAND_BANK2;
 80005c2:	4b27      	ldr	r3, [pc, #156]	@ (8000660 <MX_FSMC_Init+0xc4>)
 80005c4:	2210      	movs	r2, #16
 80005c6:	605a      	str	r2, [r3, #4]
  hnand1.Init.Waitfeature = FSMC_NAND_PCC_WAIT_FEATURE_DISABLE;
 80005c8:	4b25      	ldr	r3, [pc, #148]	@ (8000660 <MX_FSMC_Init+0xc4>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	609a      	str	r2, [r3, #8]
  hnand1.Init.MemoryDataWidth = FSMC_NAND_PCC_MEM_BUS_WIDTH_8;
 80005ce:	4b24      	ldr	r3, [pc, #144]	@ (8000660 <MX_FSMC_Init+0xc4>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	60da      	str	r2, [r3, #12]
  hnand1.Init.EccComputation = FSMC_NAND_ECC_DISABLE;
 80005d4:	4b22      	ldr	r3, [pc, #136]	@ (8000660 <MX_FSMC_Init+0xc4>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	611a      	str	r2, [r3, #16]
  hnand1.Init.ECCPageSize = FSMC_NAND_ECC_PAGE_SIZE_256BYTE;
 80005da:	4b21      	ldr	r3, [pc, #132]	@ (8000660 <MX_FSMC_Init+0xc4>)
 80005dc:	2200      	movs	r2, #0
 80005de:	615a      	str	r2, [r3, #20]
  hnand1.Init.TCLRSetupTime = 1;
 80005e0:	4b1f      	ldr	r3, [pc, #124]	@ (8000660 <MX_FSMC_Init+0xc4>)
 80005e2:	2201      	movs	r2, #1
 80005e4:	619a      	str	r2, [r3, #24]
  hnand1.Init.TARSetupTime = 0;
 80005e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000660 <MX_FSMC_Init+0xc4>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	61da      	str	r2, [r3, #28]
  /* hnand1.Config */
  hnand1.Config.PageSize = 2048;
 80005ec:	4b1c      	ldr	r3, [pc, #112]	@ (8000660 <MX_FSMC_Init+0xc4>)
 80005ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80005f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hnand1.Config.SpareAreaSize = 64;
 80005f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000660 <MX_FSMC_Init+0xc4>)
 80005f6:	2240      	movs	r2, #64	@ 0x40
 80005f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hnand1.Config.BlockSize = 64;
 80005fa:	4b19      	ldr	r3, [pc, #100]	@ (8000660 <MX_FSMC_Init+0xc4>)
 80005fc:	2240      	movs	r2, #64	@ 0x40
 80005fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hnand1.Config.BlockNbr = 1024;
 8000600:	4b17      	ldr	r3, [pc, #92]	@ (8000660 <MX_FSMC_Init+0xc4>)
 8000602:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000606:	631a      	str	r2, [r3, #48]	@ 0x30
  hnand1.Config.PlaneNbr = 1;
 8000608:	4b15      	ldr	r3, [pc, #84]	@ (8000660 <MX_FSMC_Init+0xc4>)
 800060a:	2201      	movs	r2, #1
 800060c:	635a      	str	r2, [r3, #52]	@ 0x34
  hnand1.Config.PlaneSize = 1024;
 800060e:	4b14      	ldr	r3, [pc, #80]	@ (8000660 <MX_FSMC_Init+0xc4>)
 8000610:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000614:	639a      	str	r2, [r3, #56]	@ 0x38
  hnand1.Config.ExtraCommandEnable = ENABLE;
 8000616:	4b12      	ldr	r3, [pc, #72]	@ (8000660 <MX_FSMC_Init+0xc4>)
 8000618:	2201      	movs	r2, #1
 800061a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* ComSpaceTiming */
  ComSpaceTiming.SetupTime = 252;
 800061e:	23fc      	movs	r3, #252	@ 0xfc
 8000620:	613b      	str	r3, [r7, #16]
  ComSpaceTiming.WaitSetupTime = 252;
 8000622:	23fc      	movs	r3, #252	@ 0xfc
 8000624:	617b      	str	r3, [r7, #20]
  ComSpaceTiming.HoldSetupTime = 252;
 8000626:	23fc      	movs	r3, #252	@ 0xfc
 8000628:	61bb      	str	r3, [r7, #24]
  ComSpaceTiming.HiZSetupTime = 252;
 800062a:	23fc      	movs	r3, #252	@ 0xfc
 800062c:	61fb      	str	r3, [r7, #28]
  /* AttSpaceTiming */
  AttSpaceTiming.SetupTime = 252;
 800062e:	23fc      	movs	r3, #252	@ 0xfc
 8000630:	603b      	str	r3, [r7, #0]
  AttSpaceTiming.WaitSetupTime = 252;
 8000632:	23fc      	movs	r3, #252	@ 0xfc
 8000634:	607b      	str	r3, [r7, #4]
  AttSpaceTiming.HoldSetupTime = 252;
 8000636:	23fc      	movs	r3, #252	@ 0xfc
 8000638:	60bb      	str	r3, [r7, #8]
  AttSpaceTiming.HiZSetupTime = 252;
 800063a:	23fc      	movs	r3, #252	@ 0xfc
 800063c:	60fb      	str	r3, [r7, #12]

  if (HAL_NAND_Init(&hnand1, &ComSpaceTiming, &AttSpaceTiming) != HAL_OK)
 800063e:	463a      	mov	r2, r7
 8000640:	f107 0310 	add.w	r3, r7, #16
 8000644:	4619      	mov	r1, r3
 8000646:	4806      	ldr	r0, [pc, #24]	@ (8000660 <MX_FSMC_Init+0xc4>)
 8000648:	f000 ff80 	bl	800154c <HAL_NAND_Init>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <MX_FSMC_Init+0xba>
  {
    Error_Handler( );
 8000652:	f000 fab5 	bl	8000bc0 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000656:	bf00      	nop
 8000658:	3720      	adds	r7, #32
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	20000084 	.word	0x20000084
 8000664:	a0000060 	.word	0xa0000060

08000668 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800067c:	4b1c      	ldr	r3, [pc, #112]	@ (80006f0 <HAL_FSMC_MspInit+0x88>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d131      	bne.n	80006e8 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000684:	4b1a      	ldr	r3, [pc, #104]	@ (80006f0 <HAL_FSMC_MspInit+0x88>)
 8000686:	2201      	movs	r2, #1
 8000688:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800068a:	2300      	movs	r3, #0
 800068c:	603b      	str	r3, [r7, #0]
 800068e:	4b19      	ldr	r3, [pc, #100]	@ (80006f4 <HAL_FSMC_MspInit+0x8c>)
 8000690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000692:	4a18      	ldr	r2, [pc, #96]	@ (80006f4 <HAL_FSMC_MspInit+0x8c>)
 8000694:	f043 0301 	orr.w	r3, r3, #1
 8000698:	6393      	str	r3, [r2, #56]	@ 0x38
 800069a:	4b16      	ldr	r3, [pc, #88]	@ (80006f4 <HAL_FSMC_MspInit+0x8c>)
 800069c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800069e:	f003 0301 	and.w	r3, r3, #1
 80006a2:	603b      	str	r3, [r7, #0]
 80006a4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NCE2
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80006a6:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 80006aa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ac:	2302      	movs	r3, #2
 80006ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b0:	2300      	movs	r3, #0
 80006b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006b4:	2303      	movs	r3, #3
 80006b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80006b8:	230c      	movs	r3, #12
 80006ba:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80006bc:	1d3b      	adds	r3, r7, #4
 80006be:	4619      	mov	r1, r3
 80006c0:	480d      	ldr	r0, [pc, #52]	@ (80006f8 <HAL_FSMC_MspInit+0x90>)
 80006c2:	f000 fda7 	bl	8001214 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
 80006c6:	f64d 03b3 	movw	r3, #55475	@ 0xd8b3
 80006ca:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006cc:	2302      	movs	r3, #2
 80006ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d0:	2300      	movs	r3, #0
 80006d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006d4:	2303      	movs	r3, #3
 80006d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80006d8:	230c      	movs	r3, #12
 80006da:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006dc:	1d3b      	adds	r3, r7, #4
 80006de:	4619      	mov	r1, r3
 80006e0:	4806      	ldr	r0, [pc, #24]	@ (80006fc <HAL_FSMC_MspInit+0x94>)
 80006e2:	f000 fd97 	bl	8001214 <HAL_GPIO_Init>
 80006e6:	e000      	b.n	80006ea <HAL_FSMC_MspInit+0x82>
    return;
 80006e8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80006ea:	3718      	adds	r7, #24
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	200000c4 	.word	0x200000c4
 80006f4:	40023800 	.word	0x40023800
 80006f8:	40021000 	.word	0x40021000
 80006fc:	40020c00 	.word	0x40020c00

08000700 <HAL_NAND_MspInit>:

void HAL_NAND_MspInit(NAND_HandleTypeDef* nandHandle){
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NAND_MspInit 0 */

  /* USER CODE END NAND_MspInit 0 */
  HAL_FSMC_MspInit();
 8000708:	f7ff ffae 	bl	8000668 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN NAND_MspInit 1 */

  /* USER CODE END NAND_MspInit 1 */
}
 800070c:	bf00      	nop
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000714:	b480      	push	{r7}
 8000716:	b087      	sub	sp, #28
 8000718:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800071a:	2300      	movs	r3, #0
 800071c:	617b      	str	r3, [r7, #20]
 800071e:	4b25      	ldr	r3, [pc, #148]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000722:	4a24      	ldr	r2, [pc, #144]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 8000724:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000728:	6313      	str	r3, [r2, #48]	@ 0x30
 800072a:	4b22      	ldr	r3, [pc, #136]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000732:	617b      	str	r3, [r7, #20]
 8000734:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	613b      	str	r3, [r7, #16]
 800073a:	4b1e      	ldr	r3, [pc, #120]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	4a1d      	ldr	r2, [pc, #116]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 8000740:	f043 0310 	orr.w	r3, r3, #16
 8000744:	6313      	str	r3, [r2, #48]	@ 0x30
 8000746:	4b1b      	ldr	r3, [pc, #108]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	f003 0310 	and.w	r3, r3, #16
 800074e:	613b      	str	r3, [r7, #16]
 8000750:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	60fb      	str	r3, [r7, #12]
 8000756:	4b17      	ldr	r3, [pc, #92]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075a:	4a16      	ldr	r2, [pc, #88]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 800075c:	f043 0302 	orr.w	r3, r3, #2
 8000760:	6313      	str	r3, [r2, #48]	@ 0x30
 8000762:	4b14      	ldr	r3, [pc, #80]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	f003 0302 	and.w	r3, r3, #2
 800076a:	60fb      	str	r3, [r7, #12]
 800076c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	60bb      	str	r3, [r7, #8]
 8000772:	4b10      	ldr	r3, [pc, #64]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	4a0f      	ldr	r2, [pc, #60]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 8000778:	f043 0308 	orr.w	r3, r3, #8
 800077c:	6313      	str	r3, [r2, #48]	@ 0x30
 800077e:	4b0d      	ldr	r3, [pc, #52]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	f003 0308 	and.w	r3, r3, #8
 8000786:	60bb      	str	r3, [r7, #8]
 8000788:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	607b      	str	r3, [r7, #4]
 800078e:	4b09      	ldr	r3, [pc, #36]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	4a08      	ldr	r2, [pc, #32]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 8000794:	f043 0301 	orr.w	r3, r3, #1
 8000798:	6313      	str	r3, [r2, #48]	@ 0x30
 800079a:	4b06      	ldr	r3, [pc, #24]	@ (80007b4 <MX_GPIO_Init+0xa0>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	f003 0301 	and.w	r3, r3, #1
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	687b      	ldr	r3, [r7, #4]

}
 80007a6:	bf00      	nop
 80007a8:	371c      	adds	r7, #28
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	40023800 	.word	0x40023800

080007b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007bc:	f000 fbae 	bl	8000f1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007c0:	f000 f810 	bl	80007e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c4:	f7ff ffa6 	bl	8000714 <MX_GPIO_Init>
  MX_FSMC_Init();
 80007c8:	f7ff fee8 	bl	800059c <MX_FSMC_Init>
  MX_USART3_UART_Init();
 80007cc:	f000 fb0a 	bl	8000de4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Test NAND FLASH R/W.\n\r");
 80007d0:	4803      	ldr	r0, [pc, #12]	@ (80007e0 <main+0x28>)
 80007d2:	f002 fd19 	bl	8003208 <iprintf>
  FSMC_NAND_Test();
 80007d6:	f000 f86f 	bl	80008b8 <FSMC_NAND_Test>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007da:	bf00      	nop
 80007dc:	e7fd      	b.n	80007da <main+0x22>
 80007de:	bf00      	nop
 80007e0:	08003ef8 	.word	0x08003ef8

080007e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b094      	sub	sp, #80	@ 0x50
 80007e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ea:	f107 0320 	add.w	r3, r7, #32
 80007ee:	2230      	movs	r2, #48	@ 0x30
 80007f0:	2100      	movs	r1, #0
 80007f2:	4618      	mov	r0, r3
 80007f4:	f002 fd5d 	bl	80032b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f8:	f107 030c 	add.w	r3, r7, #12
 80007fc:	2200      	movs	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
 8000800:	605a      	str	r2, [r3, #4]
 8000802:	609a      	str	r2, [r3, #8]
 8000804:	60da      	str	r2, [r3, #12]
 8000806:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000808:	2300      	movs	r3, #0
 800080a:	60bb      	str	r3, [r7, #8]
 800080c:	4b28      	ldr	r3, [pc, #160]	@ (80008b0 <SystemClock_Config+0xcc>)
 800080e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000810:	4a27      	ldr	r2, [pc, #156]	@ (80008b0 <SystemClock_Config+0xcc>)
 8000812:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000816:	6413      	str	r3, [r2, #64]	@ 0x40
 8000818:	4b25      	ldr	r3, [pc, #148]	@ (80008b0 <SystemClock_Config+0xcc>)
 800081a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800081c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000820:	60bb      	str	r3, [r7, #8]
 8000822:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000824:	2300      	movs	r3, #0
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	4b22      	ldr	r3, [pc, #136]	@ (80008b4 <SystemClock_Config+0xd0>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a21      	ldr	r2, [pc, #132]	@ (80008b4 <SystemClock_Config+0xd0>)
 800082e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000832:	6013      	str	r3, [r2, #0]
 8000834:	4b1f      	ldr	r3, [pc, #124]	@ (80008b4 <SystemClock_Config+0xd0>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800083c:	607b      	str	r3, [r7, #4]
 800083e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000840:	2301      	movs	r3, #1
 8000842:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000844:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000848:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800084a:	2302      	movs	r3, #2
 800084c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800084e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000852:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000854:	2319      	movs	r3, #25
 8000856:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000858:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800085c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800085e:	2302      	movs	r3, #2
 8000860:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000862:	2304      	movs	r3, #4
 8000864:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000866:	f107 0320 	add.w	r3, r7, #32
 800086a:	4618      	mov	r0, r3
 800086c:	f001 faf8 	bl	8001e60 <HAL_RCC_OscConfig>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000876:	f000 f9a3 	bl	8000bc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800087a:	230f      	movs	r3, #15
 800087c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800087e:	2302      	movs	r3, #2
 8000880:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000882:	2300      	movs	r3, #0
 8000884:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000886:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800088a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800088c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000890:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000892:	f107 030c 	add.w	r3, r7, #12
 8000896:	2105      	movs	r1, #5
 8000898:	4618      	mov	r0, r3
 800089a:	f001 fd59 	bl	8002350 <HAL_RCC_ClockConfig>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	d001      	beq.n	80008a8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80008a4:	f000 f98c 	bl	8000bc0 <Error_Handler>
  }
}
 80008a8:	bf00      	nop
 80008aa:	3750      	adds	r7, #80	@ 0x50
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	40023800 	.word	0x40023800
 80008b4:	40007000 	.word	0x40007000

080008b8 <FSMC_NAND_Test>:

/* USER CODE BEGIN 4 */
void FSMC_NAND_Test(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 80008be:	b082      	sub	sp, #8
 80008c0:	af02      	add	r7, sp, #8
	HAL_NAND_StateTypeDef sta;	//0=reset,1=ready,2=busy,3=error
	sta = HAL_NAND_GetState(&hnand1);
 80008c2:	48a7      	ldr	r0, [pc, #668]	@ (8000b60 <FSMC_NAND_Test+0x2a8>)
 80008c4:	f001 fa98 	bl	8001df8 <HAL_NAND_GetState>
 80008c8:	4603      	mov	r3, r0
 80008ca:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80008ce:	f102 0217 	add.w	r2, r2, #23
 80008d2:	7013      	strb	r3, [r2, #0]
	printf("Nand Flash status = %d\n\r",sta);
 80008d4:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80008d8:	f103 0317 	add.w	r3, r3, #23
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	4619      	mov	r1, r3
 80008e0:	48a0      	ldr	r0, [pc, #640]	@ (8000b64 <FSMC_NAND_Test+0x2ac>)
 80008e2:	f002 fc91 	bl	8003208 <iprintf>

	printf("Nand Flash pagesize = %ld\n\r",hnand1.Config.PageSize);
 80008e6:	4b9e      	ldr	r3, [pc, #632]	@ (8000b60 <FSMC_NAND_Test+0x2a8>)
 80008e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008ea:	4619      	mov	r1, r3
 80008ec:	489e      	ldr	r0, [pc, #632]	@ (8000b68 <FSMC_NAND_Test+0x2b0>)
 80008ee:	f002 fc8b 	bl	8003208 <iprintf>
	printf("Nand Flash SpareAreaSize = %ld\n\r",hnand1.Config.SpareAreaSize);
 80008f2:	4b9b      	ldr	r3, [pc, #620]	@ (8000b60 <FSMC_NAND_Test+0x2a8>)
 80008f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008f6:	4619      	mov	r1, r3
 80008f8:	489c      	ldr	r0, [pc, #624]	@ (8000b6c <FSMC_NAND_Test+0x2b4>)
 80008fa:	f002 fc85 	bl	8003208 <iprintf>
	printf("Nand Flash PlaneSize = %ld\n\r",hnand1.Config.PlaneSize);
 80008fe:	4b98      	ldr	r3, [pc, #608]	@ (8000b60 <FSMC_NAND_Test+0x2a8>)
 8000900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000902:	4619      	mov	r1, r3
 8000904:	489a      	ldr	r0, [pc, #616]	@ (8000b70 <FSMC_NAND_Test+0x2b8>)
 8000906:	f002 fc7f 	bl	8003208 <iprintf>
	printf("Nand Flash BlockSize = %ld\n\r",hnand1.Config.BlockSize);
 800090a:	4b95      	ldr	r3, [pc, #596]	@ (8000b60 <FSMC_NAND_Test+0x2a8>)
 800090c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800090e:	4619      	mov	r1, r3
 8000910:	4898      	ldr	r0, [pc, #608]	@ (8000b74 <FSMC_NAND_Test+0x2bc>)
 8000912:	f002 fc79 	bl	8003208 <iprintf>
	printf("Nand Flash BlockNbr = %ld\n\r",hnand1.Config.BlockNbr);
 8000916:	4b92      	ldr	r3, [pc, #584]	@ (8000b60 <FSMC_NAND_Test+0x2a8>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	4619      	mov	r1, r3
 800091c:	4896      	ldr	r0, [pc, #600]	@ (8000b78 <FSMC_NAND_Test+0x2c0>)
 800091e:	f002 fc73 	bl	8003208 <iprintf>
	printf("Nand Flash PlaneNbr = %ld\n\r",hnand1.Config.PlaneNbr);
 8000922:	4b8f      	ldr	r3, [pc, #572]	@ (8000b60 <FSMC_NAND_Test+0x2a8>)
 8000924:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000926:	4619      	mov	r1, r3
 8000928:	4894      	ldr	r0, [pc, #592]	@ (8000b7c <FSMC_NAND_Test+0x2c4>)
 800092a:	f002 fc6d 	bl	8003208 <iprintf>

	NAND_AddressTypeDef addr ={0,0,0};
 800092e:	2300      	movs	r3, #0
 8000930:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8000934:	f102 0208 	add.w	r2, r2, #8
 8000938:	8013      	strh	r3, [r2, #0]
 800093a:	2300      	movs	r3, #0
 800093c:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8000940:	f102 020a 	add.w	r2, r2, #10
 8000944:	8013      	strh	r3, [r2, #0]
 8000946:	2300      	movs	r3, #0
 8000948:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800094c:	f102 020c 	add.w	r2, r2, #12
 8000950:	8013      	strh	r3, [r2, #0]
	HAL_StatusTypeDef st = HAL_NAND_Erase_Block(&hnand1, &addr);
 8000952:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8000956:	f103 0308 	add.w	r3, r3, #8
 800095a:	4619      	mov	r1, r3
 800095c:	4880      	ldr	r0, [pc, #512]	@ (8000b60 <FSMC_NAND_Test+0x2a8>)
 800095e:	f001 f9ae 	bl	8001cbe <HAL_NAND_Erase_Block>
 8000962:	4603      	mov	r3, r0
 8000964:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8000968:	f102 0216 	add.w	r2, r2, #22
 800096c:	7013      	strb	r3, [r2, #0]
	HAL_Delay(3000);
 800096e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000972:	f000 fb45 	bl	8001000 <HAL_Delay>
	if(st == 0)
 8000976:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800097a:	f103 0316 	add.w	r3, r3, #22
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d102      	bne.n	800098a <FSMC_NAND_Test+0xd2>
		printf("Erase_Block is OK\n\r");
 8000984:	487e      	ldr	r0, [pc, #504]	@ (8000b80 <FSMC_NAND_Test+0x2c8>)
 8000986:	f002 fc3f 	bl	8003208 <iprintf>

	NAND_IDTypeDef info;
	HAL_NAND_Reset(&hnand1);
 800098a:	4875      	ldr	r0, [pc, #468]	@ (8000b60 <FSMC_NAND_Test+0x2a8>)
 800098c:	f000 feaa 	bl	80016e4 <HAL_NAND_Reset>
	HAL_Delay(500);
 8000990:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000994:	f000 fb34 	bl	8001000 <HAL_Delay>
	HAL_NAND_Read_ID(&hnand1, &info);
 8000998:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800099c:	f103 0304 	add.w	r3, r3, #4
 80009a0:	4619      	mov	r1, r3
 80009a2:	486f      	ldr	r0, [pc, #444]	@ (8000b60 <FSMC_NAND_Test+0x2a8>)
 80009a4:	f000 fe20 	bl	80015e8 <HAL_NAND_Read_ID>
	printf("Nand Flash ID = %02X-%02X-%02X-%02X\n\r",info.Maker_Id, info.Device_Id,info.Third_Id,info.Fourth_Id);
 80009a8:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80009ac:	f103 0304 	add.w	r3, r3, #4
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	4619      	mov	r1, r3
 80009b4:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80009b8:	f103 0305 	add.w	r3, r3, #5
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	461a      	mov	r2, r3
 80009c0:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80009c4:	f103 0306 	add.w	r3, r3, #6
 80009c8:	781b      	ldrb	r3, [r3, #0]
 80009ca:	4618      	mov	r0, r3
 80009cc:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80009d0:	f103 0307 	add.w	r3, r3, #7
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	9300      	str	r3, [sp, #0]
 80009d8:	4603      	mov	r3, r0
 80009da:	486a      	ldr	r0, [pc, #424]	@ (8000b84 <FSMC_NAND_Test+0x2cc>)
 80009dc:	f002 fc14 	bl	8003208 <iprintf>

	uint32_t memory_sta;
	memory_sta = HAL_NAND_Read_Status(&hnand1);
 80009e0:	485f      	ldr	r0, [pc, #380]	@ (8000b60 <FSMC_NAND_Test+0x2a8>)
 80009e2:	f001 fa17 	bl	8001e14 <HAL_NAND_Read_Status>
 80009e6:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80009ea:	f103 0310 	add.w	r3, r3, #16
 80009ee:	6018      	str	r0, [r3, #0]
	printf("Nand Flash memory status = %lx\n\r",memory_sta);
 80009f0:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80009f4:	f103 0310 	add.w	r3, r3, #16
 80009f8:	6819      	ldr	r1, [r3, #0]
 80009fa:	4863      	ldr	r0, [pc, #396]	@ (8000b88 <FSMC_NAND_Test+0x2d0>)
 80009fc:	f002 fc04 	bl	8003208 <iprintf>

	uint8_t buffer_write[2 * 1024];
	for(int i = 1; i <= 2048; i++)
 8000a00:	2301      	movs	r3, #1
 8000a02:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8000a06:	f102 021c 	add.w	r2, r2, #28
 8000a0a:	6013      	str	r3, [r2, #0]
 8000a0c:	e01c      	b.n	8000a48 <FSMC_NAND_Test+0x190>
	{
		buffer_write[i] = i;
 8000a0e:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8000a12:	f103 031c 	add.w	r3, r3, #28
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	b2d9      	uxtb	r1, r3
 8000a1a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000a1e:	f6a3 021c 	subw	r2, r3, #2076	@ 0x81c
 8000a22:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8000a26:	f103 031c 	add.w	r3, r3, #28
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	460a      	mov	r2, r1
 8000a30:	701a      	strb	r2, [r3, #0]
	for(int i = 1; i <= 2048; i++)
 8000a32:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8000a36:	f103 031c 	add.w	r3, r3, #28
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8000a42:	f102 021c 	add.w	r2, r2, #28
 8000a46:	6013      	str	r3, [r2, #0]
 8000a48:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8000a4c:	f103 031c 	add.w	r3, r3, #28
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000a56:	ddda      	ble.n	8000a0e <FSMC_NAND_Test+0x156>
	}
	HAL_StatusTypeDef ret = HAL_NAND_Write_Page_8b(&hnand1, &addr, buffer_write, 1);
 8000a58:	f607 0204 	addw	r2, r7, #2052	@ 0x804
 8000a5c:	f507 5180 	add.w	r1, r7, #4096	@ 0x1000
 8000a60:	f101 0108 	add.w	r1, r1, #8
 8000a64:	2301      	movs	r3, #1
 8000a66:	483e      	ldr	r0, [pc, #248]	@ (8000b60 <FSMC_NAND_Test+0x2a8>)
 8000a68:	f000 ffd1 	bl	8001a0e <HAL_NAND_Write_Page_8b>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8000a72:	f102 020f 	add.w	r2, r2, #15
 8000a76:	7013      	strb	r3, [r2, #0]
	if(ret == 0)
 8000a78:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8000a7c:	f103 030f 	add.w	r3, r3, #15
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d102      	bne.n	8000a8c <FSMC_NAND_Test+0x1d4>
		printf("write OK\n\r");
 8000a86:	4841      	ldr	r0, [pc, #260]	@ (8000b8c <FSMC_NAND_Test+0x2d4>)
 8000a88:	f002 fbbe 	bl	8003208 <iprintf>

	uint8_t buffer[2 * 1024] = {0};
 8000a8c:	f107 0320 	add.w	r3, r7, #32
 8000a90:	3b1c      	subs	r3, #28
 8000a92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000a96:	2100      	movs	r1, #0
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f002 fc0a 	bl	80032b2 <memset>
	HAL_StatusTypeDef ret1 = HAL_NAND_Read_Page_8b(&hnand1, &addr, buffer, 1);
 8000a9e:	f107 0220 	add.w	r2, r7, #32
 8000aa2:	3a1c      	subs	r2, #28
 8000aa4:	f507 5180 	add.w	r1, r7, #4096	@ 0x1000
 8000aa8:	f101 0108 	add.w	r1, r1, #8
 8000aac:	2301      	movs	r3, #1
 8000aae:	482c      	ldr	r0, [pc, #176]	@ (8000b60 <FSMC_NAND_Test+0x2a8>)
 8000ab0:	f000 fe52 	bl	8001758 <HAL_NAND_Read_Page_8b>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8000aba:	f102 020e 	add.w	r2, r2, #14
 8000abe:	7013      	strb	r3, [r2, #0]
	if(ret1 == 0)
 8000ac0:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8000ac4:	f103 030e 	add.w	r3, r3, #14
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d143      	bne.n	8000b56 <FSMC_NAND_Test+0x29e>
	{
		printf("read OK\n\r");
 8000ace:	4830      	ldr	r0, [pc, #192]	@ (8000b90 <FSMC_NAND_Test+0x2d8>)
 8000ad0:	f002 fb9a 	bl	8003208 <iprintf>
		for(int i = 1; i <= 64; i++)
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8000ada:	f102 0218 	add.w	r2, r2, #24
 8000ade:	6013      	str	r3, [r2, #0]
 8000ae0:	e032      	b.n	8000b48 <FSMC_NAND_Test+0x290>
		{
			if((i % 16) != 0)
 8000ae2:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8000ae6:	f103 0318 	add.w	r3, r3, #24
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f003 030f 	and.w	r3, r3, #15
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d00f      	beq.n	8000b14 <FSMC_NAND_Test+0x25c>
				printf("%02d,",buffer[i]);
 8000af4:	f107 0320 	add.w	r3, r7, #32
 8000af8:	461a      	mov	r2, r3
 8000afa:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8000afe:	f103 0318 	add.w	r3, r3, #24
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4413      	add	r3, r2
 8000b06:	3b1c      	subs	r3, #28
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4821      	ldr	r0, [pc, #132]	@ (8000b94 <FSMC_NAND_Test+0x2dc>)
 8000b0e:	f002 fb7b 	bl	8003208 <iprintf>
 8000b12:	e00e      	b.n	8000b32 <FSMC_NAND_Test+0x27a>
			else
				printf("%02d,\r\n",buffer[i]);
 8000b14:	f107 0320 	add.w	r3, r7, #32
 8000b18:	461a      	mov	r2, r3
 8000b1a:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8000b1e:	f103 0318 	add.w	r3, r3, #24
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4413      	add	r3, r2
 8000b26:	3b1c      	subs	r3, #28
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	481a      	ldr	r0, [pc, #104]	@ (8000b98 <FSMC_NAND_Test+0x2e0>)
 8000b2e:	f002 fb6b 	bl	8003208 <iprintf>
		for(int i = 1; i <= 64; i++)
 8000b32:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8000b36:	f103 0318 	add.w	r3, r3, #24
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8000b42:	f102 0218 	add.w	r2, r2, #24
 8000b46:	6013      	str	r3, [r2, #0]
 8000b48:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8000b4c:	f103 0318 	add.w	r3, r3, #24
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	2b40      	cmp	r3, #64	@ 0x40
 8000b54:	ddc5      	ble.n	8000ae2 <FSMC_NAND_Test+0x22a>
		}
	}
}
 8000b56:	bf00      	nop
 8000b58:	f507 5781 	add.w	r7, r7, #4128	@ 0x1020
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20000084 	.word	0x20000084
 8000b64:	08003f10 	.word	0x08003f10
 8000b68:	08003f2c 	.word	0x08003f2c
 8000b6c:	08003f48 	.word	0x08003f48
 8000b70:	08003f6c 	.word	0x08003f6c
 8000b74:	08003f8c 	.word	0x08003f8c
 8000b78:	08003fac 	.word	0x08003fac
 8000b7c:	08003fc8 	.word	0x08003fc8
 8000b80:	08003fe4 	.word	0x08003fe4
 8000b84:	08003ff8 	.word	0x08003ff8
 8000b88:	08004020 	.word	0x08004020
 8000b8c:	08004044 	.word	0x08004044
 8000b90:	08004050 	.word	0x08004050
 8000b94:	0800405c 	.word	0x0800405c
 8000b98:	08004064 	.word	0x08004064

08000b9c <__io_putchar>:


int __io_putchar(int ch)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
 8000ba4:	1d39      	adds	r1, r7, #4
 8000ba6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000baa:	2201      	movs	r2, #1
 8000bac:	4803      	ldr	r0, [pc, #12]	@ (8000bbc <__io_putchar+0x20>)
 8000bae:	f001 fdff 	bl	80027b0 <HAL_UART_Transmit>
	return ch;
 8000bb2:	687b      	ldr	r3, [r7, #4]
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3708      	adds	r7, #8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	200000cc 	.word	0x200000cc

08000bc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc4:	b672      	cpsid	i
}
 8000bc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <Error_Handler+0x8>

08000bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	607b      	str	r3, [r7, #4]
 8000bd6:	4b10      	ldr	r3, [pc, #64]	@ (8000c18 <HAL_MspInit+0x4c>)
 8000bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bda:	4a0f      	ldr	r2, [pc, #60]	@ (8000c18 <HAL_MspInit+0x4c>)
 8000bdc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000be0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000be2:	4b0d      	ldr	r3, [pc, #52]	@ (8000c18 <HAL_MspInit+0x4c>)
 8000be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000be6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bea:	607b      	str	r3, [r7, #4]
 8000bec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bee:	2300      	movs	r3, #0
 8000bf0:	603b      	str	r3, [r7, #0]
 8000bf2:	4b09      	ldr	r3, [pc, #36]	@ (8000c18 <HAL_MspInit+0x4c>)
 8000bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf6:	4a08      	ldr	r2, [pc, #32]	@ (8000c18 <HAL_MspInit+0x4c>)
 8000bf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bfc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bfe:	4b06      	ldr	r3, [pc, #24]	@ (8000c18 <HAL_MspInit+0x4c>)
 8000c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c06:	603b      	str	r3, [r7, #0]
 8000c08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c0a:	bf00      	nop
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	40023800 	.word	0x40023800

08000c1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c20:	bf00      	nop
 8000c22:	e7fd      	b.n	8000c20 <NMI_Handler+0x4>

08000c24 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c28:	bf00      	nop
 8000c2a:	e7fd      	b.n	8000c28 <HardFault_Handler+0x4>

08000c2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c30:	bf00      	nop
 8000c32:	e7fd      	b.n	8000c30 <MemManage_Handler+0x4>

08000c34 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c38:	bf00      	nop
 8000c3a:	e7fd      	b.n	8000c38 <BusFault_Handler+0x4>

08000c3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c40:	bf00      	nop
 8000c42:	e7fd      	b.n	8000c40 <UsageFault_Handler+0x4>

08000c44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr

08000c52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c52:	b480      	push	{r7}
 8000c54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c56:	bf00      	nop
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr

08000c60 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr

08000c6e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c72:	f000 f9a5 	bl	8000fc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b086      	sub	sp, #24
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	60f8      	str	r0, [r7, #12]
 8000c82:	60b9      	str	r1, [r7, #8]
 8000c84:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]
 8000c8a:	e00a      	b.n	8000ca2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c8c:	f3af 8000 	nop.w
 8000c90:	4601      	mov	r1, r0
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	1c5a      	adds	r2, r3, #1
 8000c96:	60ba      	str	r2, [r7, #8]
 8000c98:	b2ca      	uxtb	r2, r1
 8000c9a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	617b      	str	r3, [r7, #20]
 8000ca2:	697a      	ldr	r2, [r7, #20]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	dbf0      	blt.n	8000c8c <_read+0x12>
  }

  return len;
 8000caa:	687b      	ldr	r3, [r7, #4]
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3718      	adds	r7, #24
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b086      	sub	sp, #24
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]
 8000cc4:	e009      	b.n	8000cda <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000cc6:	68bb      	ldr	r3, [r7, #8]
 8000cc8:	1c5a      	adds	r2, r3, #1
 8000cca:	60ba      	str	r2, [r7, #8]
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff ff64 	bl	8000b9c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	617b      	str	r3, [r7, #20]
 8000cda:	697a      	ldr	r2, [r7, #20]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	dbf1      	blt.n	8000cc6 <_write+0x12>
  }
  return len;
 8000ce2:	687b      	ldr	r3, [r7, #4]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3718      	adds	r7, #24
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}

08000cec <_close>:

int _close(int file)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cf4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr

08000d04 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d14:	605a      	str	r2, [r3, #4]
  return 0;
 8000d16:	2300      	movs	r3, #0
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	370c      	adds	r7, #12
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <_isatty>:

int _isatty(int file)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d2c:	2301      	movs	r3, #1
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr

08000d3a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	b085      	sub	sp, #20
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	60f8      	str	r0, [r7, #12]
 8000d42:	60b9      	str	r1, [r7, #8]
 8000d44:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d46:	2300      	movs	r3, #0
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3714      	adds	r7, #20
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr

08000d54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b086      	sub	sp, #24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d5c:	4a14      	ldr	r2, [pc, #80]	@ (8000db0 <_sbrk+0x5c>)
 8000d5e:	4b15      	ldr	r3, [pc, #84]	@ (8000db4 <_sbrk+0x60>)
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d68:	4b13      	ldr	r3, [pc, #76]	@ (8000db8 <_sbrk+0x64>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d102      	bne.n	8000d76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d70:	4b11      	ldr	r3, [pc, #68]	@ (8000db8 <_sbrk+0x64>)
 8000d72:	4a12      	ldr	r2, [pc, #72]	@ (8000dbc <_sbrk+0x68>)
 8000d74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d76:	4b10      	ldr	r3, [pc, #64]	@ (8000db8 <_sbrk+0x64>)
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4413      	add	r3, r2
 8000d7e:	693a      	ldr	r2, [r7, #16]
 8000d80:	429a      	cmp	r2, r3
 8000d82:	d207      	bcs.n	8000d94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d84:	f002 fae4 	bl	8003350 <__errno>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	220c      	movs	r2, #12
 8000d8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d92:	e009      	b.n	8000da8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d94:	4b08      	ldr	r3, [pc, #32]	@ (8000db8 <_sbrk+0x64>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d9a:	4b07      	ldr	r3, [pc, #28]	@ (8000db8 <_sbrk+0x64>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4413      	add	r3, r2
 8000da2:	4a05      	ldr	r2, [pc, #20]	@ (8000db8 <_sbrk+0x64>)
 8000da4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000da6:	68fb      	ldr	r3, [r7, #12]
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	3718      	adds	r7, #24
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	20020000 	.word	0x20020000
 8000db4:	00001000 	.word	0x00001000
 8000db8:	200000c8 	.word	0x200000c8
 8000dbc:	20000268 	.word	0x20000268

08000dc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dc4:	4b06      	ldr	r3, [pc, #24]	@ (8000de0 <SystemInit+0x20>)
 8000dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000dca:	4a05      	ldr	r2, [pc, #20]	@ (8000de0 <SystemInit+0x20>)
 8000dcc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dd0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dd4:	bf00      	nop
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	e000ed00 	.word	0xe000ed00

08000de4 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000de8:	4b11      	ldr	r3, [pc, #68]	@ (8000e30 <MX_USART3_UART_Init+0x4c>)
 8000dea:	4a12      	ldr	r2, [pc, #72]	@ (8000e34 <MX_USART3_UART_Init+0x50>)
 8000dec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000dee:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <MX_USART3_UART_Init+0x4c>)
 8000df0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000df4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000df6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <MX_USART3_UART_Init+0x4c>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e30 <MX_USART3_UART_Init+0x4c>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e02:	4b0b      	ldr	r3, [pc, #44]	@ (8000e30 <MX_USART3_UART_Init+0x4c>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e08:	4b09      	ldr	r3, [pc, #36]	@ (8000e30 <MX_USART3_UART_Init+0x4c>)
 8000e0a:	220c      	movs	r2, #12
 8000e0c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e0e:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <MX_USART3_UART_Init+0x4c>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e14:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <MX_USART3_UART_Init+0x4c>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e1a:	4805      	ldr	r0, [pc, #20]	@ (8000e30 <MX_USART3_UART_Init+0x4c>)
 8000e1c:	f001 fc78 	bl	8002710 <HAL_UART_Init>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000e26:	f7ff fecb 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	200000cc 	.word	0x200000cc
 8000e34:	40004800 	.word	0x40004800

08000e38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08a      	sub	sp, #40	@ 0x28
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e40:	f107 0314 	add.w	r3, r7, #20
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]
 8000e4e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a19      	ldr	r2, [pc, #100]	@ (8000ebc <HAL_UART_MspInit+0x84>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d12c      	bne.n	8000eb4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	613b      	str	r3, [r7, #16]
 8000e5e:	4b18      	ldr	r3, [pc, #96]	@ (8000ec0 <HAL_UART_MspInit+0x88>)
 8000e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e62:	4a17      	ldr	r2, [pc, #92]	@ (8000ec0 <HAL_UART_MspInit+0x88>)
 8000e64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e68:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ec0 <HAL_UART_MspInit+0x88>)
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e72:	613b      	str	r3, [r7, #16]
 8000e74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e76:	2300      	movs	r3, #0
 8000e78:	60fb      	str	r3, [r7, #12]
 8000e7a:	4b11      	ldr	r3, [pc, #68]	@ (8000ec0 <HAL_UART_MspInit+0x88>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	4a10      	ldr	r2, [pc, #64]	@ (8000ec0 <HAL_UART_MspInit+0x88>)
 8000e80:	f043 0302 	orr.w	r3, r3, #2
 8000e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e86:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec0 <HAL_UART_MspInit+0x88>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	f003 0302 	and.w	r3, r3, #2
 8000e8e:	60fb      	str	r3, [r7, #12]
 8000e90:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e92:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000e96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ea4:	2307      	movs	r3, #7
 8000ea6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea8:	f107 0314 	add.w	r3, r7, #20
 8000eac:	4619      	mov	r1, r3
 8000eae:	4805      	ldr	r0, [pc, #20]	@ (8000ec4 <HAL_UART_MspInit+0x8c>)
 8000eb0:	f000 f9b0 	bl	8001214 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000eb4:	bf00      	nop
 8000eb6:	3728      	adds	r7, #40	@ 0x28
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	40004800 	.word	0x40004800
 8000ec0:	40023800 	.word	0x40023800
 8000ec4:	40020400 	.word	0x40020400

08000ec8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ec8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f00 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ecc:	f7ff ff78 	bl	8000dc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ed0:	480c      	ldr	r0, [pc, #48]	@ (8000f04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ed2:	490d      	ldr	r1, [pc, #52]	@ (8000f08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ed4:	4a0d      	ldr	r2, [pc, #52]	@ (8000f0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ed6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ed8:	e002      	b.n	8000ee0 <LoopCopyDataInit>

08000eda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000edc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ede:	3304      	adds	r3, #4

08000ee0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ee0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ee2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ee4:	d3f9      	bcc.n	8000eda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ee8:	4c0a      	ldr	r4, [pc, #40]	@ (8000f14 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000eea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000eec:	e001      	b.n	8000ef2 <LoopFillZerobss>

08000eee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ef0:	3204      	adds	r2, #4

08000ef2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ef2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ef4:	d3fb      	bcc.n	8000eee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ef6:	f002 fa31 	bl	800335c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000efa:	f7ff fc5d 	bl	80007b8 <main>
  bx  lr    
 8000efe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f08:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000f0c:	080040c8 	.word	0x080040c8
  ldr r2, =_sbss
 8000f10:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000f14:	20000264 	.word	0x20000264

08000f18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f18:	e7fe      	b.n	8000f18 <ADC_IRQHandler>
	...

08000f1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f20:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <HAL_Init+0x40>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a0d      	ldr	r2, [pc, #52]	@ (8000f5c <HAL_Init+0x40>)
 8000f26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <HAL_Init+0x40>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a0a      	ldr	r2, [pc, #40]	@ (8000f5c <HAL_Init+0x40>)
 8000f32:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f38:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <HAL_Init+0x40>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a07      	ldr	r2, [pc, #28]	@ (8000f5c <HAL_Init+0x40>)
 8000f3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f44:	2003      	movs	r0, #3
 8000f46:	f000 f931 	bl	80011ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	f000 f808 	bl	8000f60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f50:	f7ff fe3c 	bl	8000bcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f54:	2300      	movs	r3, #0
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40023c00 	.word	0x40023c00

08000f60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f68:	4b12      	ldr	r3, [pc, #72]	@ (8000fb4 <HAL_InitTick+0x54>)
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <HAL_InitTick+0x58>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	4619      	mov	r1, r3
 8000f72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f76:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f000 f93b 	bl	80011fa <HAL_SYSTICK_Config>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e00e      	b.n	8000fac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2b0f      	cmp	r3, #15
 8000f92:	d80a      	bhi.n	8000faa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f94:	2200      	movs	r2, #0
 8000f96:	6879      	ldr	r1, [r7, #4]
 8000f98:	f04f 30ff 	mov.w	r0, #4294967295
 8000f9c:	f000 f911 	bl	80011c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fa0:	4a06      	ldr	r2, [pc, #24]	@ (8000fbc <HAL_InitTick+0x5c>)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	e000      	b.n	8000fac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	20000000 	.word	0x20000000
 8000fb8:	20000008 	.word	0x20000008
 8000fbc:	20000004 	.word	0x20000004

08000fc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fc4:	4b06      	ldr	r3, [pc, #24]	@ (8000fe0 <HAL_IncTick+0x20>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <HAL_IncTick+0x24>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4413      	add	r3, r2
 8000fd0:	4a04      	ldr	r2, [pc, #16]	@ (8000fe4 <HAL_IncTick+0x24>)
 8000fd2:	6013      	str	r3, [r2, #0]
}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	20000008 	.word	0x20000008
 8000fe4:	20000114 	.word	0x20000114

08000fe8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  return uwTick;
 8000fec:	4b03      	ldr	r3, [pc, #12]	@ (8000ffc <HAL_GetTick+0x14>)
 8000fee:	681b      	ldr	r3, [r3, #0]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	20000114 	.word	0x20000114

08001000 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001008:	f7ff ffee 	bl	8000fe8 <HAL_GetTick>
 800100c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001018:	d005      	beq.n	8001026 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800101a:	4b0a      	ldr	r3, [pc, #40]	@ (8001044 <HAL_Delay+0x44>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	461a      	mov	r2, r3
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	4413      	add	r3, r2
 8001024:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001026:	bf00      	nop
 8001028:	f7ff ffde 	bl	8000fe8 <HAL_GetTick>
 800102c:	4602      	mov	r2, r0
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	68fa      	ldr	r2, [r7, #12]
 8001034:	429a      	cmp	r2, r3
 8001036:	d8f7      	bhi.n	8001028 <HAL_Delay+0x28>
  {
  }
}
 8001038:	bf00      	nop
 800103a:	bf00      	nop
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000008 	.word	0x20000008

08001048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f003 0307 	and.w	r3, r3, #7
 8001056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001058:	4b0c      	ldr	r3, [pc, #48]	@ (800108c <__NVIC_SetPriorityGrouping+0x44>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800105e:	68ba      	ldr	r2, [r7, #8]
 8001060:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001064:	4013      	ands	r3, r2
 8001066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001070:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001074:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001078:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800107a:	4a04      	ldr	r2, [pc, #16]	@ (800108c <__NVIC_SetPriorityGrouping+0x44>)
 800107c:	68bb      	ldr	r3, [r7, #8]
 800107e:	60d3      	str	r3, [r2, #12]
}
 8001080:	bf00      	nop
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr
 800108c:	e000ed00 	.word	0xe000ed00

08001090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001094:	4b04      	ldr	r3, [pc, #16]	@ (80010a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	0a1b      	lsrs	r3, r3, #8
 800109a:	f003 0307 	and.w	r3, r3, #7
}
 800109e:	4618      	mov	r0, r3
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	e000ed00 	.word	0xe000ed00

080010ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	4603      	mov	r3, r0
 80010b4:	6039      	str	r1, [r7, #0]
 80010b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	db0a      	blt.n	80010d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	b2da      	uxtb	r2, r3
 80010c4:	490c      	ldr	r1, [pc, #48]	@ (80010f8 <__NVIC_SetPriority+0x4c>)
 80010c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ca:	0112      	lsls	r2, r2, #4
 80010cc:	b2d2      	uxtb	r2, r2
 80010ce:	440b      	add	r3, r1
 80010d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010d4:	e00a      	b.n	80010ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	b2da      	uxtb	r2, r3
 80010da:	4908      	ldr	r1, [pc, #32]	@ (80010fc <__NVIC_SetPriority+0x50>)
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	f003 030f 	and.w	r3, r3, #15
 80010e2:	3b04      	subs	r3, #4
 80010e4:	0112      	lsls	r2, r2, #4
 80010e6:	b2d2      	uxtb	r2, r2
 80010e8:	440b      	add	r3, r1
 80010ea:	761a      	strb	r2, [r3, #24]
}
 80010ec:	bf00      	nop
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	e000e100 	.word	0xe000e100
 80010fc:	e000ed00 	.word	0xe000ed00

08001100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001100:	b480      	push	{r7}
 8001102:	b089      	sub	sp, #36	@ 0x24
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	f003 0307 	and.w	r3, r3, #7
 8001112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	f1c3 0307 	rsb	r3, r3, #7
 800111a:	2b04      	cmp	r3, #4
 800111c:	bf28      	it	cs
 800111e:	2304      	movcs	r3, #4
 8001120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	3304      	adds	r3, #4
 8001126:	2b06      	cmp	r3, #6
 8001128:	d902      	bls.n	8001130 <NVIC_EncodePriority+0x30>
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	3b03      	subs	r3, #3
 800112e:	e000      	b.n	8001132 <NVIC_EncodePriority+0x32>
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001134:	f04f 32ff 	mov.w	r2, #4294967295
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	fa02 f303 	lsl.w	r3, r2, r3
 800113e:	43da      	mvns	r2, r3
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	401a      	ands	r2, r3
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001148:	f04f 31ff 	mov.w	r1, #4294967295
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	fa01 f303 	lsl.w	r3, r1, r3
 8001152:	43d9      	mvns	r1, r3
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001158:	4313      	orrs	r3, r2
         );
}
 800115a:	4618      	mov	r0, r3
 800115c:	3724      	adds	r7, #36	@ 0x24
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
	...

08001168 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	3b01      	subs	r3, #1
 8001174:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001178:	d301      	bcc.n	800117e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800117a:	2301      	movs	r3, #1
 800117c:	e00f      	b.n	800119e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800117e:	4a0a      	ldr	r2, [pc, #40]	@ (80011a8 <SysTick_Config+0x40>)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	3b01      	subs	r3, #1
 8001184:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001186:	210f      	movs	r1, #15
 8001188:	f04f 30ff 	mov.w	r0, #4294967295
 800118c:	f7ff ff8e 	bl	80010ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001190:	4b05      	ldr	r3, [pc, #20]	@ (80011a8 <SysTick_Config+0x40>)
 8001192:	2200      	movs	r2, #0
 8001194:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001196:	4b04      	ldr	r3, [pc, #16]	@ (80011a8 <SysTick_Config+0x40>)
 8001198:	2207      	movs	r2, #7
 800119a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800119c:	2300      	movs	r3, #0
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3708      	adds	r7, #8
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	e000e010 	.word	0xe000e010

080011ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff ff47 	bl	8001048 <__NVIC_SetPriorityGrouping>
}
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b086      	sub	sp, #24
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	4603      	mov	r3, r0
 80011ca:	60b9      	str	r1, [r7, #8]
 80011cc:	607a      	str	r2, [r7, #4]
 80011ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011d4:	f7ff ff5c 	bl	8001090 <__NVIC_GetPriorityGrouping>
 80011d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	68b9      	ldr	r1, [r7, #8]
 80011de:	6978      	ldr	r0, [r7, #20]
 80011e0:	f7ff ff8e 	bl	8001100 <NVIC_EncodePriority>
 80011e4:	4602      	mov	r2, r0
 80011e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ea:	4611      	mov	r1, r2
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff ff5d 	bl	80010ac <__NVIC_SetPriority>
}
 80011f2:	bf00      	nop
 80011f4:	3718      	adds	r7, #24
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b082      	sub	sp, #8
 80011fe:	af00      	add	r7, sp, #0
 8001200:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f7ff ffb0 	bl	8001168 <SysTick_Config>
 8001208:	4603      	mov	r3, r0
}
 800120a:	4618      	mov	r0, r3
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
	...

08001214 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001214:	b480      	push	{r7}
 8001216:	b089      	sub	sp, #36	@ 0x24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800121e:	2300      	movs	r3, #0
 8001220:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001222:	2300      	movs	r3, #0
 8001224:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001226:	2300      	movs	r3, #0
 8001228:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800122a:	2300      	movs	r3, #0
 800122c:	61fb      	str	r3, [r7, #28]
 800122e:	e16b      	b.n	8001508 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001230:	2201      	movs	r2, #1
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	697a      	ldr	r2, [r7, #20]
 8001240:	4013      	ands	r3, r2
 8001242:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001244:	693a      	ldr	r2, [r7, #16]
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	429a      	cmp	r2, r3
 800124a:	f040 815a 	bne.w	8001502 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f003 0303 	and.w	r3, r3, #3
 8001256:	2b01      	cmp	r3, #1
 8001258:	d005      	beq.n	8001266 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001262:	2b02      	cmp	r3, #2
 8001264:	d130      	bne.n	80012c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	2203      	movs	r2, #3
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	43db      	mvns	r3, r3
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	4013      	ands	r3, r2
 800127c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	68da      	ldr	r2, [r3, #12]
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	69ba      	ldr	r2, [r7, #24]
 800128c:	4313      	orrs	r3, r2
 800128e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800129c:	2201      	movs	r2, #1
 800129e:	69fb      	ldr	r3, [r7, #28]
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	091b      	lsrs	r3, r3, #4
 80012b2:	f003 0201 	and.w	r2, r3, #1
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4313      	orrs	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f003 0303 	and.w	r3, r3, #3
 80012d0:	2b03      	cmp	r3, #3
 80012d2:	d017      	beq.n	8001304 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	2203      	movs	r2, #3
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	43db      	mvns	r3, r3
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	4013      	ands	r3, r2
 80012ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	689a      	ldr	r2, [r3, #8]
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	fa02 f303 	lsl.w	r3, r2, r3
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f003 0303 	and.w	r3, r3, #3
 800130c:	2b02      	cmp	r3, #2
 800130e:	d123      	bne.n	8001358 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	08da      	lsrs	r2, r3, #3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	3208      	adds	r2, #8
 8001318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800131c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	f003 0307 	and.w	r3, r3, #7
 8001324:	009b      	lsls	r3, r3, #2
 8001326:	220f      	movs	r2, #15
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	43db      	mvns	r3, r3
 800132e:	69ba      	ldr	r2, [r7, #24]
 8001330:	4013      	ands	r3, r2
 8001332:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	691a      	ldr	r2, [r3, #16]
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	f003 0307 	and.w	r3, r3, #7
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	fa02 f303 	lsl.w	r3, r2, r3
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	4313      	orrs	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	08da      	lsrs	r2, r3, #3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	3208      	adds	r2, #8
 8001352:	69b9      	ldr	r1, [r7, #24]
 8001354:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	2203      	movs	r2, #3
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	43db      	mvns	r3, r3
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	4013      	ands	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f003 0203 	and.w	r2, r3, #3
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	fa02 f303 	lsl.w	r3, r2, r3
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	4313      	orrs	r3, r2
 8001384:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	69ba      	ldr	r2, [r7, #24]
 800138a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001394:	2b00      	cmp	r3, #0
 8001396:	f000 80b4 	beq.w	8001502 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	4b60      	ldr	r3, [pc, #384]	@ (8001520 <HAL_GPIO_Init+0x30c>)
 80013a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013a2:	4a5f      	ldr	r2, [pc, #380]	@ (8001520 <HAL_GPIO_Init+0x30c>)
 80013a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80013aa:	4b5d      	ldr	r3, [pc, #372]	@ (8001520 <HAL_GPIO_Init+0x30c>)
 80013ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013b6:	4a5b      	ldr	r2, [pc, #364]	@ (8001524 <HAL_GPIO_Init+0x310>)
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	089b      	lsrs	r3, r3, #2
 80013bc:	3302      	adds	r3, #2
 80013be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	f003 0303 	and.w	r3, r3, #3
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	220f      	movs	r2, #15
 80013ce:	fa02 f303 	lsl.w	r3, r2, r3
 80013d2:	43db      	mvns	r3, r3
 80013d4:	69ba      	ldr	r2, [r7, #24]
 80013d6:	4013      	ands	r3, r2
 80013d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	4a52      	ldr	r2, [pc, #328]	@ (8001528 <HAL_GPIO_Init+0x314>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d02b      	beq.n	800143a <HAL_GPIO_Init+0x226>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	4a51      	ldr	r2, [pc, #324]	@ (800152c <HAL_GPIO_Init+0x318>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d025      	beq.n	8001436 <HAL_GPIO_Init+0x222>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a50      	ldr	r2, [pc, #320]	@ (8001530 <HAL_GPIO_Init+0x31c>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d01f      	beq.n	8001432 <HAL_GPIO_Init+0x21e>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4a4f      	ldr	r2, [pc, #316]	@ (8001534 <HAL_GPIO_Init+0x320>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d019      	beq.n	800142e <HAL_GPIO_Init+0x21a>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4a4e      	ldr	r2, [pc, #312]	@ (8001538 <HAL_GPIO_Init+0x324>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d013      	beq.n	800142a <HAL_GPIO_Init+0x216>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	4a4d      	ldr	r2, [pc, #308]	@ (800153c <HAL_GPIO_Init+0x328>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d00d      	beq.n	8001426 <HAL_GPIO_Init+0x212>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a4c      	ldr	r2, [pc, #304]	@ (8001540 <HAL_GPIO_Init+0x32c>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d007      	beq.n	8001422 <HAL_GPIO_Init+0x20e>
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4a4b      	ldr	r2, [pc, #300]	@ (8001544 <HAL_GPIO_Init+0x330>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d101      	bne.n	800141e <HAL_GPIO_Init+0x20a>
 800141a:	2307      	movs	r3, #7
 800141c:	e00e      	b.n	800143c <HAL_GPIO_Init+0x228>
 800141e:	2308      	movs	r3, #8
 8001420:	e00c      	b.n	800143c <HAL_GPIO_Init+0x228>
 8001422:	2306      	movs	r3, #6
 8001424:	e00a      	b.n	800143c <HAL_GPIO_Init+0x228>
 8001426:	2305      	movs	r3, #5
 8001428:	e008      	b.n	800143c <HAL_GPIO_Init+0x228>
 800142a:	2304      	movs	r3, #4
 800142c:	e006      	b.n	800143c <HAL_GPIO_Init+0x228>
 800142e:	2303      	movs	r3, #3
 8001430:	e004      	b.n	800143c <HAL_GPIO_Init+0x228>
 8001432:	2302      	movs	r3, #2
 8001434:	e002      	b.n	800143c <HAL_GPIO_Init+0x228>
 8001436:	2301      	movs	r3, #1
 8001438:	e000      	b.n	800143c <HAL_GPIO_Init+0x228>
 800143a:	2300      	movs	r3, #0
 800143c:	69fa      	ldr	r2, [r7, #28]
 800143e:	f002 0203 	and.w	r2, r2, #3
 8001442:	0092      	lsls	r2, r2, #2
 8001444:	4093      	lsls	r3, r2
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	4313      	orrs	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800144c:	4935      	ldr	r1, [pc, #212]	@ (8001524 <HAL_GPIO_Init+0x310>)
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	089b      	lsrs	r3, r3, #2
 8001452:	3302      	adds	r3, #2
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800145a:	4b3b      	ldr	r3, [pc, #236]	@ (8001548 <HAL_GPIO_Init+0x334>)
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	43db      	mvns	r3, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4013      	ands	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001476:	69ba      	ldr	r2, [r7, #24]
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	4313      	orrs	r3, r2
 800147c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800147e:	4a32      	ldr	r2, [pc, #200]	@ (8001548 <HAL_GPIO_Init+0x334>)
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001484:	4b30      	ldr	r3, [pc, #192]	@ (8001548 <HAL_GPIO_Init+0x334>)
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	43db      	mvns	r3, r3
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	4013      	ands	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d003      	beq.n	80014a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014a8:	4a27      	ldr	r2, [pc, #156]	@ (8001548 <HAL_GPIO_Init+0x334>)
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014ae:	4b26      	ldr	r3, [pc, #152]	@ (8001548 <HAL_GPIO_Init+0x334>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	43db      	mvns	r3, r3
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	4013      	ands	r3, r2
 80014bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d003      	beq.n	80014d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014d2:	4a1d      	ldr	r2, [pc, #116]	@ (8001548 <HAL_GPIO_Init+0x334>)
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001548 <HAL_GPIO_Init+0x334>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	43db      	mvns	r3, r3
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	4013      	ands	r3, r2
 80014e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d003      	beq.n	80014fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014fc:	4a12      	ldr	r2, [pc, #72]	@ (8001548 <HAL_GPIO_Init+0x334>)
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001502:	69fb      	ldr	r3, [r7, #28]
 8001504:	3301      	adds	r3, #1
 8001506:	61fb      	str	r3, [r7, #28]
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	2b0f      	cmp	r3, #15
 800150c:	f67f ae90 	bls.w	8001230 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001510:	bf00      	nop
 8001512:	bf00      	nop
 8001514:	3724      	adds	r7, #36	@ 0x24
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	40023800 	.word	0x40023800
 8001524:	40013800 	.word	0x40013800
 8001528:	40020000 	.word	0x40020000
 800152c:	40020400 	.word	0x40020400
 8001530:	40020800 	.word	0x40020800
 8001534:	40020c00 	.word	0x40020c00
 8001538:	40021000 	.word	0x40021000
 800153c:	40021400 	.word	0x40021400
 8001540:	40021800 	.word	0x40021800
 8001544:	40021c00 	.word	0x40021c00
 8001548:	40013c00 	.word	0x40013c00

0800154c <HAL_NAND_Init>:
  * @param  AttSpace_Timing pointer to Attribute space timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_NAND_Init(NAND_HandleTypeDef *hnand, FMC_NAND_PCC_TimingTypeDef *ComSpace_Timing,
                                 FMC_NAND_PCC_TimingTypeDef *AttSpace_Timing)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	607a      	str	r2, [r7, #4]
  /* Check the NAND handle state */
  if (hnand == NULL)
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d101      	bne.n	8001562 <HAL_NAND_Init+0x16>
  {
    return HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	e03e      	b.n	80015e0 <HAL_NAND_Init+0x94>
  }

  if (hnand->State == HAL_NAND_STATE_RESET)
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001568:	b2db      	uxtb	r3, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	d106      	bne.n	800157c <HAL_NAND_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnand->Lock = HAL_UNLOCKED;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2200      	movs	r2, #0
 8001572:	f883 2020 	strb.w	r2, [r3, #32]

    /* Init the low level hardware */
    hnand->MspInitCallback(hnand);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NAND_MspInit(hnand);
 8001576:	68f8      	ldr	r0, [r7, #12]
 8001578:	f7ff f8c2 	bl	8000700 <HAL_NAND_MspInit>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */
  }

  /* Initialize NAND control Interface */
  (void)FMC_NAND_Init(hnand->Instance, &(hnand->Init));
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	3304      	adds	r3, #4
 8001584:	4619      	mov	r1, r3
 8001586:	4610      	mov	r0, r2
 8001588:	f001 fcce 	bl	8002f28 <FSMC_NAND_Init>

  /* Initialize NAND common space timing Interface */
  (void)FMC_NAND_CommonSpace_Timing_Init(hnand->Instance, ComSpace_Timing, hnand->Init.NandBank);
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	6818      	ldr	r0, [r3, #0]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	461a      	mov	r2, r3
 8001596:	68b9      	ldr	r1, [r7, #8]
 8001598:	f001 fd12 	bl	8002fc0 <FSMC_NAND_CommonSpace_Timing_Init>

  /* Initialize NAND attribute space timing Interface */
  (void)FMC_NAND_AttributeSpace_Timing_Init(hnand->Instance, AttSpace_Timing, hnand->Init.NandBank);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	6818      	ldr	r0, [r3, #0]
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	461a      	mov	r2, r3
 80015a6:	6879      	ldr	r1, [r7, #4]
 80015a8:	f001 fd3b 	bl	8003022 <FSMC_NAND_AttributeSpace_Timing_Init>

  /* Enable the NAND device */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
  __FMC_NAND_ENABLE(hnand->Instance, hnand->Init.NandBank);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	2b10      	cmp	r3, #16
 80015b2:	d108      	bne.n	80015c6 <HAL_NAND_Init+0x7a>
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f042 0204 	orr.w	r2, r2, #4
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	e007      	b.n	80015d6 <HAL_NAND_Init+0x8a>
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	6a1a      	ldr	r2, [r3, #32]
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f042 0204 	orr.w	r2, r2, #4
 80015d4:	621a      	str	r2, [r3, #32]
#else
  __FMC_NAND_ENABLE(hnand->Instance);
#endif /* (FMC_Bank2_3) || (FSMC_Bank2_3) */

  /* Update the NAND controller state */
  hnand->State = HAL_NAND_STATE_READY;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2201      	movs	r2, #1
 80015da:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  return HAL_OK;
 80015de:	2300      	movs	r3, #0
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <HAL_NAND_Read_ID>:
  *                the configuration information for NAND module.
  * @param  pNAND_ID NAND ID structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NAND_Read_ID(NAND_HandleTypeDef *hnand, NAND_IDTypeDef *pNAND_ID)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b087      	sub	sp, #28
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t data = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
  __IO uint32_t data1 = 0;
 80015f6:	2300      	movs	r3, #0
 80015f8:	60fb      	str	r3, [r7, #12]
  uint32_t deviceaddress;

  /* Check the NAND controller state */
  if (hnand->State == HAL_NAND_STATE_BUSY)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001600:	b2db      	uxtb	r3, r3
 8001602:	2b02      	cmp	r3, #2
 8001604:	d101      	bne.n	800160a <HAL_NAND_Read_ID+0x22>
  {
    return HAL_BUSY;
 8001606:	2302      	movs	r3, #2
 8001608:	e066      	b.n	80016d8 <HAL_NAND_Read_ID+0xf0>
  }
  else if (hnand->State == HAL_NAND_STATE_READY)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b01      	cmp	r3, #1
 8001614:	d15f      	bne.n	80016d6 <HAL_NAND_Read_ID+0xee>
  {
    /* Process Locked */
    __HAL_LOCK(hnand);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f893 3020 	ldrb.w	r3, [r3, #32]
 800161c:	2b01      	cmp	r3, #1
 800161e:	d101      	bne.n	8001624 <HAL_NAND_Read_ID+0x3c>
 8001620:	2302      	movs	r3, #2
 8001622:	e059      	b.n	80016d8 <HAL_NAND_Read_ID+0xf0>
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2201      	movs	r2, #1
 8001628:	f883 2020 	strb.w	r2, [r3, #32]

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_BUSY;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2202      	movs	r2, #2
 8001630:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    else
    {
      deviceaddress = NAND_DEVICE2;
    }
#else
    deviceaddress = NAND_DEVICE;
 8001634:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8001638:	617b      	str	r3, [r7, #20]
#endif /* FMC_Bank2_3 */

    /* Send Read ID command sequence */
    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA))  = NAND_CMD_READID;
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001640:	2290      	movs	r2, #144	@ 0x90
 8001642:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001644:	f3bf 8f4f 	dsb	sy
}
 8001648:	bf00      	nop
    __DSB();
    *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00;
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001650:	2200      	movs	r2, #0
 8001652:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001654:	f3bf 8f4f 	dsb	sy
}
 8001658:	bf00      	nop
    __DSB();

    /* Read the electronic signature from NAND flash */
#ifdef FSMC_PCR2_PWID
    if (hnand->Init.MemoryDataWidth == FSMC_NAND_PCC_MEM_BUS_WIDTH_8)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d116      	bne.n	8001690 <HAL_NAND_Read_ID+0xa8>
#else /* FMC_PCR2_PWID is defined */
    if (hnand->Init.MemoryDataWidth == FMC_NAND_PCC_MEM_BUS_WIDTH_8)
#endif /* FSMC_PCR2_PWID */
    {
      data = *(__IO uint32_t *)deviceaddress;
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	613b      	str	r3, [r7, #16]

      /* Return the data read */
      pNAND_ID->Maker_Id   = ADDR_1ST_CYCLE(data);
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	b2da      	uxtb	r2, r3
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	701a      	strb	r2, [r3, #0]
      pNAND_ID->Device_Id  = ADDR_2ND_CYCLE(data);
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	0a1b      	lsrs	r3, r3, #8
 8001674:	b2da      	uxtb	r2, r3
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	705a      	strb	r2, [r3, #1]
      pNAND_ID->Third_Id   = ADDR_3RD_CYCLE(data);
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	0c1b      	lsrs	r3, r3, #16
 800167e:	b2da      	uxtb	r2, r3
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	709a      	strb	r2, [r3, #2]
      pNAND_ID->Fourth_Id  = ADDR_4TH_CYCLE(data);
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	0e1b      	lsrs	r3, r3, #24
 8001688:	b2da      	uxtb	r2, r3
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	70da      	strb	r2, [r3, #3]
 800168e:	e018      	b.n	80016c2 <HAL_NAND_Read_ID+0xda>
    }
    else
    {
      data = *(__IO uint32_t *)deviceaddress;
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	613b      	str	r3, [r7, #16]
      data1 = *((__IO uint32_t *)deviceaddress + 4);
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	3310      	adds	r3, #16
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	60fb      	str	r3, [r7, #12]

      /* Return the data read */
      pNAND_ID->Maker_Id   = ADDR_1ST_CYCLE(data);
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	b2da      	uxtb	r2, r3
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	701a      	strb	r2, [r3, #0]
      pNAND_ID->Device_Id  = ADDR_3RD_CYCLE(data);
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	0c1b      	lsrs	r3, r3, #16
 80016aa:	b2da      	uxtb	r2, r3
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	705a      	strb	r2, [r3, #1]
      pNAND_ID->Third_Id   = ADDR_1ST_CYCLE(data1);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	b2da      	uxtb	r2, r3
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	709a      	strb	r2, [r3, #2]
      pNAND_ID->Fourth_Id  = ADDR_3RD_CYCLE(data1);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	0c1b      	lsrs	r3, r3, #16
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	70da      	strb	r2, [r3, #3]
    }

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_READY;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2201      	movs	r2, #1
 80016c6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process unlocked */
    __HAL_UNLOCK(hnand);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	f883 2020 	strb.w	r2, [r3, #32]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80016d2:	2300      	movs	r3, #0
 80016d4:	e000      	b.n	80016d8 <HAL_NAND_Read_ID+0xf0>
    return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
}
 80016d8:	4618      	mov	r0, r3
 80016da:	371c      	adds	r7, #28
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <HAL_NAND_Reset>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NAND_Reset(NAND_HandleTypeDef *hnand)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b085      	sub	sp, #20
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  uint32_t deviceaddress;

  /* Check the NAND controller state */
  if (hnand->State == HAL_NAND_STATE_BUSY)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	2b02      	cmp	r3, #2
 80016f6:	d101      	bne.n	80016fc <HAL_NAND_Reset+0x18>
  {
    return HAL_BUSY;
 80016f8:	2302      	movs	r3, #2
 80016fa:	e027      	b.n	800174c <HAL_NAND_Reset+0x68>
  }
  else if (hnand->State == HAL_NAND_STATE_READY)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001702:	b2db      	uxtb	r3, r3
 8001704:	2b01      	cmp	r3, #1
 8001706:	d120      	bne.n	800174a <HAL_NAND_Reset+0x66>
  {
    /* Process Locked */
    __HAL_LOCK(hnand);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800170e:	2b01      	cmp	r3, #1
 8001710:	d101      	bne.n	8001716 <HAL_NAND_Reset+0x32>
 8001712:	2302      	movs	r3, #2
 8001714:	e01a      	b.n	800174c <HAL_NAND_Reset+0x68>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2201      	movs	r2, #1
 800171a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_BUSY;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2202      	movs	r2, #2
 8001722:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    else
    {
      deviceaddress = NAND_DEVICE2;
    }
#else
    deviceaddress = NAND_DEVICE;
 8001726:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800172a:	60fb      	str	r3, [r7, #12]
#endif /* FMC_Bank2_3 */

    /* Send NAND reset command */
    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = 0xFF;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001732:	22ff      	movs	r2, #255	@ 0xff
 8001734:	701a      	strb	r2, [r3, #0]

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_READY;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2201      	movs	r2, #1
 800173a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process unlocked */
    __HAL_UNLOCK(hnand);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	f883 2020 	strb.w	r2, [r3, #32]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8001746:	2300      	movs	r3, #0
 8001748:	e000      	b.n	800174c <HAL_NAND_Reset+0x68>
    return HAL_ERROR;
 800174a:	2301      	movs	r3, #1

}
 800174c:	4618      	mov	r0, r3
 800174e:	3714      	adds	r7, #20
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <HAL_NAND_Read_Page_8b>:
  * @param  NumPageToRead  number of pages to read from block
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NAND_Read_Page_8b(NAND_HandleTypeDef *hnand, const NAND_AddressTypeDef *pAddress,
                                        uint8_t *pBuffer, uint32_t NumPageToRead)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b08c      	sub	sp, #48	@ 0x30
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
 8001764:	603b      	str	r3, [r7, #0]
  uint32_t index;
  uint32_t tickstart;
  uint32_t deviceaddress;
  uint32_t numpagesread = 0U;
 8001766:	2300      	movs	r3, #0
 8001768:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t nandaddress;
  uint32_t nbpages = NumPageToRead;
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	623b      	str	r3, [r7, #32]
  uint8_t *buff = pBuffer;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	61fb      	str	r3, [r7, #28]

  /* Check the NAND controller state */
  if (hnand->State == HAL_NAND_STATE_BUSY)
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001778:	b2db      	uxtb	r3, r3
 800177a:	2b02      	cmp	r3, #2
 800177c:	d101      	bne.n	8001782 <HAL_NAND_Read_Page_8b+0x2a>
  {
    return HAL_BUSY;
 800177e:	2302      	movs	r3, #2
 8001780:	e141      	b.n	8001a06 <HAL_NAND_Read_Page_8b+0x2ae>
  }
  else if (hnand->State == HAL_NAND_STATE_READY)
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b01      	cmp	r3, #1
 800178c:	f040 813a 	bne.w	8001a04 <HAL_NAND_Read_Page_8b+0x2ac>
  {
    /* Process Locked */
    __HAL_LOCK(hnand);
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d101      	bne.n	800179e <HAL_NAND_Read_Page_8b+0x46>
 800179a:	2302      	movs	r3, #2
 800179c:	e133      	b.n	8001a06 <HAL_NAND_Read_Page_8b+0x2ae>
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	2201      	movs	r2, #1
 80017a2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_BUSY;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	2202      	movs	r2, #2
 80017aa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    else
    {
      deviceaddress = NAND_DEVICE2;
    }
#else
    deviceaddress = NAND_DEVICE;
 80017ae:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 80017b2:	61bb      	str	r3, [r7, #24]
#endif /* FMC_Bank2_3 */

    /* NAND raw address calculation */
    nandaddress = ARRAY_ADDRESS(pAddress, hnand);
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	881b      	ldrh	r3, [r3, #0]
 80017b8:	4619      	mov	r1, r3
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	889b      	ldrh	r3, [r3, #4]
 80017be:	461a      	mov	r2, r3
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	885b      	ldrh	r3, [r3, #2]
 80017c4:	4618      	mov	r0, r3
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017ca:	fb00 f303 	mul.w	r3, r0, r3
 80017ce:	4413      	add	r3, r2
 80017d0:	68fa      	ldr	r2, [r7, #12]
 80017d2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80017d4:	fb02 f303 	mul.w	r3, r2, r3
 80017d8:	440b      	add	r3, r1
 80017da:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Page(s) read loop */
    while ((nbpages != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
 80017dc:	e0fb      	b.n	80019d6 <HAL_NAND_Read_Page_8b+0x27e>
    {
      /* Send read page command sequence */
      *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80017e8:	f3bf 8f4f 	dsb	sy
}
 80017ec:	bf00      	nop
      __DSB();

      /* Cards with page size <= 512 bytes */
      if ((hnand->Config.PageSize) <= 512U)
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80017f6:	d848      	bhi.n	800188a <HAL_NAND_Read_Page_8b+0x132>
      {
        if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017fc:	68fa      	ldr	r2, [r7, #12]
 80017fe:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001800:	fb02 f303 	mul.w	r3, r2, r3
 8001804:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001808:	d21a      	bcs.n	8001840 <HAL_NAND_Read_Page_8b+0xe8>
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 800180a:	69bb      	ldr	r3, [r7, #24]
 800180c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001810:	2200      	movs	r2, #0
 8001812:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001814:	f3bf 8f4f 	dsb	sy
}
 8001818:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001820:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001822:	b2d2      	uxtb	r2, r2
 8001824:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001826:	f3bf 8f4f 	dsb	sy
}
 800182a:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 800182c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182e:	0a1a      	lsrs	r2, r3, #8
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001836:	b2d2      	uxtb	r2, r2
 8001838:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800183a:	f3bf 8f4f 	dsb	sy
}
 800183e:	e07d      	b.n	800193c <HAL_NAND_Read_Page_8b+0x1e4>
          __DSB();
        }
        else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001840:	69bb      	ldr	r3, [r7, #24]
 8001842:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001846:	2200      	movs	r2, #0
 8001848:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800184a:	f3bf 8f4f 	dsb	sy
}
 800184e:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001850:	69bb      	ldr	r3, [r7, #24]
 8001852:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001858:	b2d2      	uxtb	r2, r2
 800185a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800185c:	f3bf 8f4f 	dsb	sy
}
 8001860:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001864:	0a1a      	lsrs	r2, r3, #8
 8001866:	69bb      	ldr	r3, [r7, #24]
 8001868:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800186c:	b2d2      	uxtb	r2, r2
 800186e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001870:	f3bf 8f4f 	dsb	sy
}
 8001874:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8001876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001878:	0c1a      	lsrs	r2, r3, #16
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001880:	b2d2      	uxtb	r2, r2
 8001882:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001884:	f3bf 8f4f 	dsb	sy
}
 8001888:	e058      	b.n	800193c <HAL_NAND_Read_Page_8b+0x1e4>
          __DSB();
        }
      }
      else /* (hnand->Config.PageSize) > 512 */
      {
        if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001892:	fb02 f303 	mul.w	r3, r2, r3
 8001896:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800189a:	d222      	bcs.n	80018e2 <HAL_NAND_Read_Page_8b+0x18a>
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 800189c:	69bb      	ldr	r3, [r7, #24]
 800189e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018a2:	2200      	movs	r2, #0
 80018a4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80018a6:	f3bf 8f4f 	dsb	sy
}
 80018aa:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018b2:	2200      	movs	r2, #0
 80018b4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80018b6:	f3bf 8f4f 	dsb	sy
}
 80018ba:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018c4:	b2d2      	uxtb	r2, r2
 80018c6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80018c8:	f3bf 8f4f 	dsb	sy
}
 80018cc:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 80018ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018d0:	0a1a      	lsrs	r2, r3, #8
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018d8:	b2d2      	uxtb	r2, r2
 80018da:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80018dc:	f3bf 8f4f 	dsb	sy
}
 80018e0:	e02c      	b.n	800193c <HAL_NAND_Read_Page_8b+0x1e4>
          __DSB();
        }
        else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80018ec:	f3bf 8f4f 	dsb	sy
}
 80018f0:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018f8:	2200      	movs	r2, #0
 80018fa:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80018fc:	f3bf 8f4f 	dsb	sy
}
 8001900:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001908:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800190a:	b2d2      	uxtb	r2, r2
 800190c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800190e:	f3bf 8f4f 	dsb	sy
}
 8001912:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001916:	0a1a      	lsrs	r2, r3, #8
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001922:	f3bf 8f4f 	dsb	sy
}
 8001926:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8001928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800192a:	0c1a      	lsrs	r2, r3, #16
 800192c:	69bb      	ldr	r3, [r7, #24]
 800192e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001932:	b2d2      	uxtb	r2, r2
 8001934:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001936:	f3bf 8f4f 	dsb	sy
}
 800193a:	bf00      	nop
          __DSB();
        }
      }

      *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA))  = NAND_CMD_AREA_TRUE1;
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001942:	2230      	movs	r2, #48	@ 0x30
 8001944:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001946:	f3bf 8f4f 	dsb	sy
}
 800194a:	bf00      	nop
      __DSB();


      if (hnand->Config.ExtraCommandEnable == ENABLE)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001952:	2b01      	cmp	r3, #1
 8001954:	d123      	bne.n	800199e <HAL_NAND_Read_Page_8b+0x246>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001956:	f7ff fb47 	bl	8000fe8 <HAL_GetTick>
 800195a:	6178      	str	r0, [r7, #20]

        /* Read status until NAND is ready */
        while (HAL_NAND_Read_Status(hnand) != NAND_READY)
 800195c:	e011      	b.n	8001982 <HAL_NAND_Read_Page_8b+0x22a>
        {
          if ((HAL_GetTick() - tickstart) > NAND_WRITE_TIMEOUT)
 800195e:	f7ff fb43 	bl	8000fe8 <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800196c:	d909      	bls.n	8001982 <HAL_NAND_Read_Page_8b+0x22a>
          {
            /* Update the NAND controller state */
            hnand->State = HAL_NAND_STATE_ERROR;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	2203      	movs	r2, #3
 8001972:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

            /* Process unlocked */
            __HAL_UNLOCK(hnand);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	2200      	movs	r2, #0
 800197a:	f883 2020 	strb.w	r2, [r3, #32]

            return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e041      	b.n	8001a06 <HAL_NAND_Read_Page_8b+0x2ae>
        while (HAL_NAND_Read_Status(hnand) != NAND_READY)
 8001982:	68f8      	ldr	r0, [r7, #12]
 8001984:	f000 fa46 	bl	8001e14 <HAL_NAND_Read_Status>
 8001988:	4603      	mov	r3, r0
 800198a:	2b40      	cmp	r3, #64	@ 0x40
 800198c:	d1e7      	bne.n	800195e <HAL_NAND_Read_Page_8b+0x206>
          }
        }

        /* Go back to read mode */
        *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = ((uint8_t)0x00);
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001998:	f3bf 8f4f 	dsb	sy
}
 800199c:	bf00      	nop
        __DSB();
      }

      /* Get Data into Buffer */
      for (index = 0U; index < hnand->Config.PageSize; index++)
 800199e:	2300      	movs	r3, #0
 80019a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019a2:	e00a      	b.n	80019ba <HAL_NAND_Read_Page_8b+0x262>
      {
        *buff = *(__IO uint8_t *)deviceaddress;
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	b2da      	uxtb	r2, r3
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	701a      	strb	r2, [r3, #0]
        buff++;
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	3301      	adds	r3, #1
 80019b2:	61fb      	str	r3, [r7, #28]
      for (index = 0U; index < hnand->Config.PageSize; index++)
 80019b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019b6:	3301      	adds	r3, #1
 80019b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d3ef      	bcc.n	80019a4 <HAL_NAND_Read_Page_8b+0x24c>
      }

      /* Increment read pages number */
      numpagesread++;
 80019c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019c6:	3301      	adds	r3, #1
 80019c8:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Decrement pages to read */
      nbpages--;
 80019ca:	6a3b      	ldr	r3, [r7, #32]
 80019cc:	3b01      	subs	r3, #1
 80019ce:	623b      	str	r3, [r7, #32]

      /* Increment the NAND address */
      nandaddress = (uint32_t)(nandaddress + 1U);
 80019d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d2:	3301      	adds	r3, #1
 80019d4:	627b      	str	r3, [r7, #36]	@ 0x24
    while ((nbpages != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
 80019d6:	6a3b      	ldr	r3, [r7, #32]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d009      	beq.n	80019f0 <HAL_NAND_Read_Page_8b+0x298>
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e0:	68fa      	ldr	r2, [r7, #12]
 80019e2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80019e4:	fb02 f303 	mul.w	r3, r2, r3
 80019e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019ea:	429a      	cmp	r2, r3
 80019ec:	f4ff aef7 	bcc.w	80017de <HAL_NAND_Read_Page_8b+0x86>
    }

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_READY;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2201      	movs	r2, #1
 80019f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process unlocked */
    __HAL_UNLOCK(hnand);
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2200      	movs	r2, #0
 80019fc:	f883 2020 	strb.w	r2, [r3, #32]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8001a00:	2300      	movs	r3, #0
 8001a02:	e000      	b.n	8001a06 <HAL_NAND_Read_Page_8b+0x2ae>
    return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3730      	adds	r7, #48	@ 0x30
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}

08001a0e <HAL_NAND_Write_Page_8b>:
  * @param  NumPageToWrite   number of pages to write to block
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NAND_Write_Page_8b(NAND_HandleTypeDef *hnand, const NAND_AddressTypeDef *pAddress,
                                         const uint8_t *pBuffer, uint32_t NumPageToWrite)
{
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b08c      	sub	sp, #48	@ 0x30
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	60f8      	str	r0, [r7, #12]
 8001a16:	60b9      	str	r1, [r7, #8]
 8001a18:	607a      	str	r2, [r7, #4]
 8001a1a:	603b      	str	r3, [r7, #0]
  uint32_t index;
  uint32_t tickstart;
  uint32_t deviceaddress;
  uint32_t numpageswritten = 0U;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t nandaddress;
  uint32_t nbpages = NumPageToWrite;
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	623b      	str	r3, [r7, #32]
  const uint8_t *buff = pBuffer;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	61fb      	str	r3, [r7, #28]

  /* Check the NAND controller state */
  if (hnand->State == HAL_NAND_STATE_BUSY)
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d101      	bne.n	8001a38 <HAL_NAND_Write_Page_8b+0x2a>
  {
    return HAL_BUSY;
 8001a34:	2302      	movs	r3, #2
 8001a36:	e13e      	b.n	8001cb6 <HAL_NAND_Write_Page_8b+0x2a8>
  }
  else if (hnand->State == HAL_NAND_STATE_READY)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	f040 8137 	bne.w	8001cb4 <HAL_NAND_Write_Page_8b+0x2a6>
  {
    /* Process Locked */
    __HAL_LOCK(hnand);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d101      	bne.n	8001a54 <HAL_NAND_Write_Page_8b+0x46>
 8001a50:	2302      	movs	r3, #2
 8001a52:	e130      	b.n	8001cb6 <HAL_NAND_Write_Page_8b+0x2a8>
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	2201      	movs	r2, #1
 8001a58:	f883 2020 	strb.w	r2, [r3, #32]

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_BUSY;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2202      	movs	r2, #2
 8001a60:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    else
    {
      deviceaddress = NAND_DEVICE2;
    }
#else
    deviceaddress = NAND_DEVICE;
 8001a64:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8001a68:	61bb      	str	r3, [r7, #24]
#endif /* FMC_Bank2_3 */

    /* NAND raw address calculation */
    nandaddress = ARRAY_ADDRESS(pAddress, hnand);
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	881b      	ldrh	r3, [r3, #0]
 8001a6e:	4619      	mov	r1, r3
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	889b      	ldrh	r3, [r3, #4]
 8001a74:	461a      	mov	r2, r3
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	885b      	ldrh	r3, [r3, #2]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a80:	fb00 f303 	mul.w	r3, r0, r3
 8001a84:	4413      	add	r3, r2
 8001a86:	68fa      	ldr	r2, [r7, #12]
 8001a88:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001a8a:	fb02 f303 	mul.w	r3, r2, r3
 8001a8e:	440b      	add	r3, r1
 8001a90:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Page(s) write loop */
    while ((nbpages != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
 8001a92:	e0f8      	b.n	8001c86 <HAL_NAND_Write_Page_8b+0x278>
    {
      /* Send write page command sequence */
      *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a9e:	f3bf 8f4f 	dsb	sy
}
 8001aa2:	bf00      	nop
      __DSB();
      *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE0;
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aaa:	2280      	movs	r2, #128	@ 0x80
 8001aac:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001aae:	f3bf 8f4f 	dsb	sy
}
 8001ab2:	bf00      	nop
      __DSB();

      /* Cards with page size <= 512 bytes */
      if ((hnand->Config.PageSize) <= 512U)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001abc:	d848      	bhi.n	8001b50 <HAL_NAND_Write_Page_8b+0x142>
      {
        if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ac2:	68fa      	ldr	r2, [r7, #12]
 8001ac4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001ac6:	fb02 f303 	mul.w	r3, r2, r3
 8001aca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ace:	d21a      	bcs.n	8001b06 <HAL_NAND_Write_Page_8b+0xf8>
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ada:	f3bf 8f4f 	dsb	sy
}
 8001ade:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ae6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ae8:	b2d2      	uxtb	r2, r2
 8001aea:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001aec:	f3bf 8f4f 	dsb	sy
}
 8001af0:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001af4:	0a1a      	lsrs	r2, r3, #8
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001afc:	b2d2      	uxtb	r2, r2
 8001afe:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b00:	f3bf 8f4f 	dsb	sy
}
 8001b04:	e07d      	b.n	8001c02 <HAL_NAND_Write_Page_8b+0x1f4>
          __DSB();
        }
        else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b10:	f3bf 8f4f 	dsb	sy
}
 8001b14:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b1e:	b2d2      	uxtb	r2, r2
 8001b20:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b22:	f3bf 8f4f 	dsb	sy
}
 8001b26:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b2a:	0a1a      	lsrs	r2, r3, #8
 8001b2c:	69bb      	ldr	r3, [r7, #24]
 8001b2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b32:	b2d2      	uxtb	r2, r2
 8001b34:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b36:	f3bf 8f4f 	dsb	sy
}
 8001b3a:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8001b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b3e:	0c1a      	lsrs	r2, r3, #16
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b46:	b2d2      	uxtb	r2, r2
 8001b48:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b4a:	f3bf 8f4f 	dsb	sy
}
 8001b4e:	e058      	b.n	8001c02 <HAL_NAND_Write_Page_8b+0x1f4>
          __DSB();
        }
      }
      else /* (hnand->Config.PageSize) > 512 */
      {
        if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b54:	68fa      	ldr	r2, [r7, #12]
 8001b56:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001b58:	fb02 f303 	mul.w	r3, r2, r3
 8001b5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b60:	d222      	bcs.n	8001ba8 <HAL_NAND_Write_Page_8b+0x19a>
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b68:	2200      	movs	r2, #0
 8001b6a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b6c:	f3bf 8f4f 	dsb	sy
}
 8001b70:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b78:	2200      	movs	r2, #0
 8001b7a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b7c:	f3bf 8f4f 	dsb	sy
}
 8001b80:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001b82:	69bb      	ldr	r3, [r7, #24]
 8001b84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b8a:	b2d2      	uxtb	r2, r2
 8001b8c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b8e:	f3bf 8f4f 	dsb	sy
}
 8001b92:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b96:	0a1a      	lsrs	r2, r3, #8
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b9e:	b2d2      	uxtb	r2, r2
 8001ba0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ba2:	f3bf 8f4f 	dsb	sy
}
 8001ba6:	e02c      	b.n	8001c02 <HAL_NAND_Write_Page_8b+0x1f4>
          __DSB();
        }
        else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bae:	2200      	movs	r2, #0
 8001bb0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bb2:	f3bf 8f4f 	dsb	sy
}
 8001bb6:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001bb8:	69bb      	ldr	r3, [r7, #24]
 8001bba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bc2:	f3bf 8f4f 	dsb	sy
}
 8001bc6:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bd0:	b2d2      	uxtb	r2, r2
 8001bd2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bd4:	f3bf 8f4f 	dsb	sy
}
 8001bd8:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bdc:	0a1a      	lsrs	r2, r3, #8
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001be4:	b2d2      	uxtb	r2, r2
 8001be6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001be8:	f3bf 8f4f 	dsb	sy
}
 8001bec:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8001bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf0:	0c1a      	lsrs	r2, r3, #16
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bf8:	b2d2      	uxtb	r2, r2
 8001bfa:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bfc:	f3bf 8f4f 	dsb	sy
}
 8001c00:	bf00      	nop
          __DSB();
        }
      }

      /* Write data to memory */
      for (index = 0U; index < hnand->Config.PageSize; index++)
 8001c02:	2300      	movs	r3, #0
 8001c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c06:	e00c      	b.n	8001c22 <HAL_NAND_Write_Page_8b+0x214>
      {
        *(__IO uint8_t *)deviceaddress = *buff;
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	69fa      	ldr	r2, [r7, #28]
 8001c0c:	7812      	ldrb	r2, [r2, #0]
 8001c0e:	701a      	strb	r2, [r3, #0]
        buff++;
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	3301      	adds	r3, #1
 8001c14:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("dsb 0xF":::"memory");
 8001c16:	f3bf 8f4f 	dsb	sy
}
 8001c1a:	bf00      	nop
      for (index = 0U; index < hnand->Config.PageSize; index++)
 8001c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c1e:	3301      	adds	r3, #1
 8001c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d3ed      	bcc.n	8001c08 <HAL_NAND_Write_Page_8b+0x1fa>
        __DSB();
      }

      *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE_TRUE1;
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c32:	2210      	movs	r2, #16
 8001c34:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001c36:	f3bf 8f4f 	dsb	sy
}
 8001c3a:	bf00      	nop
      __DSB();

      /* Get tick */
      tickstart = HAL_GetTick();
 8001c3c:	f7ff f9d4 	bl	8000fe8 <HAL_GetTick>
 8001c40:	6178      	str	r0, [r7, #20]

      /* Read status until NAND is ready */
      while (HAL_NAND_Read_Status(hnand) != NAND_READY)
 8001c42:	e011      	b.n	8001c68 <HAL_NAND_Write_Page_8b+0x25a>
      {
        if ((HAL_GetTick() - tickstart) > NAND_WRITE_TIMEOUT)
 8001c44:	f7ff f9d0 	bl	8000fe8 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c52:	d909      	bls.n	8001c68 <HAL_NAND_Write_Page_8b+0x25a>
        {
          /* Update the NAND controller state */
          hnand->State = HAL_NAND_STATE_ERROR;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	2203      	movs	r2, #3
 8001c58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process unlocked */
          __HAL_UNLOCK(hnand);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_TIMEOUT;
 8001c64:	2303      	movs	r3, #3
 8001c66:	e026      	b.n	8001cb6 <HAL_NAND_Write_Page_8b+0x2a8>
      while (HAL_NAND_Read_Status(hnand) != NAND_READY)
 8001c68:	68f8      	ldr	r0, [r7, #12]
 8001c6a:	f000 f8d3 	bl	8001e14 <HAL_NAND_Read_Status>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b40      	cmp	r3, #64	@ 0x40
 8001c72:	d1e7      	bne.n	8001c44 <HAL_NAND_Write_Page_8b+0x236>
        }
      }

      /* Increment written pages number */
      numpageswritten++;
 8001c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c76:	3301      	adds	r3, #1
 8001c78:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Decrement pages to write */
      nbpages--;
 8001c7a:	6a3b      	ldr	r3, [r7, #32]
 8001c7c:	3b01      	subs	r3, #1
 8001c7e:	623b      	str	r3, [r7, #32]

      /* Increment the NAND address */
      nandaddress = (uint32_t)(nandaddress + 1U);
 8001c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c82:	3301      	adds	r3, #1
 8001c84:	627b      	str	r3, [r7, #36]	@ 0x24
    while ((nbpages != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
 8001c86:	6a3b      	ldr	r3, [r7, #32]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d009      	beq.n	8001ca0 <HAL_NAND_Write_Page_8b+0x292>
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c90:	68fa      	ldr	r2, [r7, #12]
 8001c92:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001c94:	fb02 f303 	mul.w	r3, r2, r3
 8001c98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	f4ff aefa 	bcc.w	8001a94 <HAL_NAND_Write_Page_8b+0x86>
    }

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_READY;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process unlocked */
    __HAL_UNLOCK(hnand);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 2020 	strb.w	r2, [r3, #32]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	e000      	b.n	8001cb6 <HAL_NAND_Write_Page_8b+0x2a8>
    return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3730      	adds	r7, #48	@ 0x30
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_NAND_Erase_Block>:
  *                the configuration information for NAND module.
  * @param  pAddress  pointer to NAND address structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NAND_Erase_Block(NAND_HandleTypeDef *hnand, const NAND_AddressTypeDef *pAddress)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b085      	sub	sp, #20
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	6078      	str	r0, [r7, #4]
 8001cc6:	6039      	str	r1, [r7, #0]
  uint32_t deviceaddress;

  /* Check the NAND controller state */
  if (hnand->State == HAL_NAND_STATE_BUSY)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d101      	bne.n	8001cd8 <HAL_NAND_Erase_Block+0x1a>
  {
    return HAL_BUSY;
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	e089      	b.n	8001dec <HAL_NAND_Erase_Block+0x12e>
  }
  else if (hnand->State == HAL_NAND_STATE_READY)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	f040 8082 	bne.w	8001dea <HAL_NAND_Erase_Block+0x12c>
  {
    /* Process Locked */
    __HAL_LOCK(hnand);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	d101      	bne.n	8001cf4 <HAL_NAND_Erase_Block+0x36>
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	e07b      	b.n	8001dec <HAL_NAND_Erase_Block+0x12e>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_BUSY;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2202      	movs	r2, #2
 8001d00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    else
    {
      deviceaddress = NAND_DEVICE2;
    }
#else
    deviceaddress = NAND_DEVICE;
 8001d04:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8001d08:	60fb      	str	r3, [r7, #12]
#endif /* FMC_Bank2_3 */

    /* Send Erase block command sequence */
    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE0;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d10:	2260      	movs	r2, #96	@ 0x60
 8001d12:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d14:	f3bf 8f4f 	dsb	sy
}
 8001d18:	bf00      	nop
    __DSB();
    *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(ARRAY_ADDRESS(pAddress, hnand));
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	881b      	ldrh	r3, [r3, #0]
 8001d1e:	b2da      	uxtb	r2, r3
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	889b      	ldrh	r3, [r3, #4]
 8001d24:	4619      	mov	r1, r3
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	885b      	ldrh	r3, [r3, #2]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d30:	fb00 f303 	mul.w	r3, r0, r3
 8001d34:	440b      	add	r3, r1
 8001d36:	b2d9      	uxtb	r1, r3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	fb11 f303 	smulbb	r3, r1, r3
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	68f9      	ldr	r1, [r7, #12]
 8001d46:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8001d4a:	4413      	add	r3, r2
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	700b      	strb	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d50:	f3bf 8f4f 	dsb	sy
}
 8001d54:	bf00      	nop
    __DSB();
    *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(ARRAY_ADDRESS(pAddress, hnand));
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	881b      	ldrh	r3, [r3, #0]
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	889b      	ldrh	r3, [r3, #4]
 8001d60:	461a      	mov	r2, r3
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	885b      	ldrh	r3, [r3, #2]
 8001d66:	4618      	mov	r0, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d6c:	fb00 f303 	mul.w	r3, r0, r3
 8001d70:	4413      	add	r3, r2
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001d76:	fb02 f303 	mul.w	r3, r2, r3
 8001d7a:	440b      	add	r3, r1
 8001d7c:	0a1a      	lsrs	r2, r3, #8
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d84:	b2d2      	uxtb	r2, r2
 8001d86:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d88:	f3bf 8f4f 	dsb	sy
}
 8001d8c:	bf00      	nop
    __DSB();
    *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(ARRAY_ADDRESS(pAddress, hnand));
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	881b      	ldrh	r3, [r3, #0]
 8001d92:	4619      	mov	r1, r3
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	889b      	ldrh	r3, [r3, #4]
 8001d98:	461a      	mov	r2, r3
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	885b      	ldrh	r3, [r3, #2]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001da4:	fb00 f303 	mul.w	r3, r0, r3
 8001da8:	4413      	add	r3, r2
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001dae:	fb02 f303 	mul.w	r3, r2, r3
 8001db2:	440b      	add	r3, r1
 8001db4:	0c1a      	lsrs	r2, r3, #16
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dbc:	b2d2      	uxtb	r2, r2
 8001dbe:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001dc0:	f3bf 8f4f 	dsb	sy
}
 8001dc4:	bf00      	nop
    __DSB();

    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE1;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dcc:	22d0      	movs	r2, #208	@ 0xd0
 8001dce:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001dd0:	f3bf 8f4f 	dsb	sy
}
 8001dd4:	bf00      	nop
    __DSB();

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_READY;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process unlocked */
    __HAL_UNLOCK(hnand);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2200      	movs	r2, #0
 8001de2:	f883 2020 	strb.w	r2, [r3, #32]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8001de6:	2300      	movs	r3, #0
 8001de8:	e000      	b.n	8001dec <HAL_NAND_Erase_Block+0x12e>
    return HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3714      	adds	r7, #20
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <HAL_NAND_GetState>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL state
  */
HAL_NAND_StateTypeDef HAL_NAND_GetState(const NAND_HandleTypeDef *hnand)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  return hnand->State;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001e06:	b2db      	uxtb	r3, r3
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <HAL_NAND_Read_Status>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval NAND status
  */
uint32_t HAL_NAND_Read_Status(const NAND_HandleTypeDef *hnand)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b085      	sub	sp, #20
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  else
  {
    deviceaddress = NAND_DEVICE2;
  }
#else
  deviceaddress = NAND_DEVICE;
 8001e1c:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8001e20:	60fb      	str	r3, [r7, #12]
#endif /* FMC_Bank2_3 */

  /* Send Read status operation command */
  *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_STATUS;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e28:	2270      	movs	r2, #112	@ 0x70
 8001e2a:	701a      	strb	r2, [r3, #0]

  /* Read status register data */
  data = *(__IO uint8_t *)deviceaddress;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	60bb      	str	r3, [r7, #8]

  /* Return the status */
  if ((data & NAND_ERROR) == NAND_ERROR)
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <HAL_NAND_Read_Status+0x2e>
  {
    return NAND_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e007      	b.n	8001e52 <HAL_NAND_Read_Status+0x3e>
  }
  else if ((data & NAND_READY) == NAND_READY)
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <HAL_NAND_Read_Status+0x3c>
  {
    return NAND_READY;
 8001e4c:	2340      	movs	r3, #64	@ 0x40
 8001e4e:	e000      	b.n	8001e52 <HAL_NAND_Read_Status+0x3e>
  }
  else
  {
    return NAND_BUSY;
 8001e50:	2300      	movs	r3, #0
  }
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3714      	adds	r7, #20
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
	...

08001e60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b086      	sub	sp, #24
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d101      	bne.n	8001e72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e267      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d075      	beq.n	8001f6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e7e:	4b88      	ldr	r3, [pc, #544]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	f003 030c 	and.w	r3, r3, #12
 8001e86:	2b04      	cmp	r3, #4
 8001e88:	d00c      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e8a:	4b85      	ldr	r3, [pc, #532]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001e92:	2b08      	cmp	r3, #8
 8001e94:	d112      	bne.n	8001ebc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e96:	4b82      	ldr	r3, [pc, #520]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001ea2:	d10b      	bne.n	8001ebc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ea4:	4b7e      	ldr	r3, [pc, #504]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d05b      	beq.n	8001f68 <HAL_RCC_OscConfig+0x108>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d157      	bne.n	8001f68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e242      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ec4:	d106      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x74>
 8001ec6:	4b76      	ldr	r3, [pc, #472]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a75      	ldr	r2, [pc, #468]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ed0:	6013      	str	r3, [r2, #0]
 8001ed2:	e01d      	b.n	8001f10 <HAL_RCC_OscConfig+0xb0>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001edc:	d10c      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x98>
 8001ede:	4b70      	ldr	r3, [pc, #448]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a6f      	ldr	r2, [pc, #444]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001ee4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ee8:	6013      	str	r3, [r2, #0]
 8001eea:	4b6d      	ldr	r3, [pc, #436]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a6c      	ldr	r2, [pc, #432]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001ef0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ef4:	6013      	str	r3, [r2, #0]
 8001ef6:	e00b      	b.n	8001f10 <HAL_RCC_OscConfig+0xb0>
 8001ef8:	4b69      	ldr	r3, [pc, #420]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a68      	ldr	r2, [pc, #416]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001efe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f02:	6013      	str	r3, [r2, #0]
 8001f04:	4b66      	ldr	r3, [pc, #408]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a65      	ldr	r2, [pc, #404]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001f0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d013      	beq.n	8001f40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f18:	f7ff f866 	bl	8000fe8 <HAL_GetTick>
 8001f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f1e:	e008      	b.n	8001f32 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f20:	f7ff f862 	bl	8000fe8 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2b64      	cmp	r3, #100	@ 0x64
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e207      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f32:	4b5b      	ldr	r3, [pc, #364]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d0f0      	beq.n	8001f20 <HAL_RCC_OscConfig+0xc0>
 8001f3e:	e014      	b.n	8001f6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f40:	f7ff f852 	bl	8000fe8 <HAL_GetTick>
 8001f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f46:	e008      	b.n	8001f5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f48:	f7ff f84e 	bl	8000fe8 <HAL_GetTick>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	2b64      	cmp	r3, #100	@ 0x64
 8001f54:	d901      	bls.n	8001f5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f56:	2303      	movs	r3, #3
 8001f58:	e1f3      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f5a:	4b51      	ldr	r3, [pc, #324]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d1f0      	bne.n	8001f48 <HAL_RCC_OscConfig+0xe8>
 8001f66:	e000      	b.n	8001f6a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d063      	beq.n	800203e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f76:	4b4a      	ldr	r3, [pc, #296]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	f003 030c 	and.w	r3, r3, #12
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d00b      	beq.n	8001f9a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f82:	4b47      	ldr	r3, [pc, #284]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001f8a:	2b08      	cmp	r3, #8
 8001f8c:	d11c      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f8e:	4b44      	ldr	r3, [pc, #272]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d116      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f9a:	4b41      	ldr	r3, [pc, #260]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0302 	and.w	r3, r3, #2
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d005      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x152>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d001      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e1c7      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fb2:	4b3b      	ldr	r3, [pc, #236]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	00db      	lsls	r3, r3, #3
 8001fc0:	4937      	ldr	r1, [pc, #220]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fc6:	e03a      	b.n	800203e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d020      	beq.n	8002012 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fd0:	4b34      	ldr	r3, [pc, #208]	@ (80020a4 <HAL_RCC_OscConfig+0x244>)
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd6:	f7ff f807 	bl	8000fe8 <HAL_GetTick>
 8001fda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fdc:	e008      	b.n	8001ff0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fde:	f7ff f803 	bl	8000fe8 <HAL_GetTick>
 8001fe2:	4602      	mov	r2, r0
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d901      	bls.n	8001ff0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001fec:	2303      	movs	r3, #3
 8001fee:	e1a8      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 0302 	and.w	r3, r3, #2
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d0f0      	beq.n	8001fde <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ffc:	4b28      	ldr	r3, [pc, #160]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	691b      	ldr	r3, [r3, #16]
 8002008:	00db      	lsls	r3, r3, #3
 800200a:	4925      	ldr	r1, [pc, #148]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 800200c:	4313      	orrs	r3, r2
 800200e:	600b      	str	r3, [r1, #0]
 8002010:	e015      	b.n	800203e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002012:	4b24      	ldr	r3, [pc, #144]	@ (80020a4 <HAL_RCC_OscConfig+0x244>)
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002018:	f7fe ffe6 	bl	8000fe8 <HAL_GetTick>
 800201c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800201e:	e008      	b.n	8002032 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002020:	f7fe ffe2 	bl	8000fe8 <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	2b02      	cmp	r3, #2
 800202c:	d901      	bls.n	8002032 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	e187      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002032:	4b1b      	ldr	r3, [pc, #108]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b00      	cmp	r3, #0
 800203c:	d1f0      	bne.n	8002020 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f003 0308 	and.w	r3, r3, #8
 8002046:	2b00      	cmp	r3, #0
 8002048:	d036      	beq.n	80020b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	695b      	ldr	r3, [r3, #20]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d016      	beq.n	8002080 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002052:	4b15      	ldr	r3, [pc, #84]	@ (80020a8 <HAL_RCC_OscConfig+0x248>)
 8002054:	2201      	movs	r2, #1
 8002056:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002058:	f7fe ffc6 	bl	8000fe8 <HAL_GetTick>
 800205c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800205e:	e008      	b.n	8002072 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002060:	f7fe ffc2 	bl	8000fe8 <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	2b02      	cmp	r3, #2
 800206c:	d901      	bls.n	8002072 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e167      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002072:	4b0b      	ldr	r3, [pc, #44]	@ (80020a0 <HAL_RCC_OscConfig+0x240>)
 8002074:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d0f0      	beq.n	8002060 <HAL_RCC_OscConfig+0x200>
 800207e:	e01b      	b.n	80020b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002080:	4b09      	ldr	r3, [pc, #36]	@ (80020a8 <HAL_RCC_OscConfig+0x248>)
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002086:	f7fe ffaf 	bl	8000fe8 <HAL_GetTick>
 800208a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800208c:	e00e      	b.n	80020ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800208e:	f7fe ffab 	bl	8000fe8 <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	2b02      	cmp	r3, #2
 800209a:	d907      	bls.n	80020ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e150      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
 80020a0:	40023800 	.word	0x40023800
 80020a4:	42470000 	.word	0x42470000
 80020a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020ac:	4b88      	ldr	r3, [pc, #544]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 80020ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d1ea      	bne.n	800208e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0304 	and.w	r3, r3, #4
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f000 8097 	beq.w	80021f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020c6:	2300      	movs	r3, #0
 80020c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ca:	4b81      	ldr	r3, [pc, #516]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 80020cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d10f      	bne.n	80020f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	4b7d      	ldr	r3, [pc, #500]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 80020dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020de:	4a7c      	ldr	r2, [pc, #496]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 80020e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020e6:	4b7a      	ldr	r3, [pc, #488]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ee:	60bb      	str	r3, [r7, #8]
 80020f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020f2:	2301      	movs	r3, #1
 80020f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f6:	4b77      	ldr	r3, [pc, #476]	@ (80022d4 <HAL_RCC_OscConfig+0x474>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d118      	bne.n	8002134 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002102:	4b74      	ldr	r3, [pc, #464]	@ (80022d4 <HAL_RCC_OscConfig+0x474>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a73      	ldr	r2, [pc, #460]	@ (80022d4 <HAL_RCC_OscConfig+0x474>)
 8002108:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800210c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800210e:	f7fe ff6b 	bl	8000fe8 <HAL_GetTick>
 8002112:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002114:	e008      	b.n	8002128 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002116:	f7fe ff67 	bl	8000fe8 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b02      	cmp	r3, #2
 8002122:	d901      	bls.n	8002128 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e10c      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002128:	4b6a      	ldr	r3, [pc, #424]	@ (80022d4 <HAL_RCC_OscConfig+0x474>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002130:	2b00      	cmp	r3, #0
 8002132:	d0f0      	beq.n	8002116 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d106      	bne.n	800214a <HAL_RCC_OscConfig+0x2ea>
 800213c:	4b64      	ldr	r3, [pc, #400]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 800213e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002140:	4a63      	ldr	r2, [pc, #396]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 8002142:	f043 0301 	orr.w	r3, r3, #1
 8002146:	6713      	str	r3, [r2, #112]	@ 0x70
 8002148:	e01c      	b.n	8002184 <HAL_RCC_OscConfig+0x324>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	2b05      	cmp	r3, #5
 8002150:	d10c      	bne.n	800216c <HAL_RCC_OscConfig+0x30c>
 8002152:	4b5f      	ldr	r3, [pc, #380]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 8002154:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002156:	4a5e      	ldr	r2, [pc, #376]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 8002158:	f043 0304 	orr.w	r3, r3, #4
 800215c:	6713      	str	r3, [r2, #112]	@ 0x70
 800215e:	4b5c      	ldr	r3, [pc, #368]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 8002160:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002162:	4a5b      	ldr	r2, [pc, #364]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 8002164:	f043 0301 	orr.w	r3, r3, #1
 8002168:	6713      	str	r3, [r2, #112]	@ 0x70
 800216a:	e00b      	b.n	8002184 <HAL_RCC_OscConfig+0x324>
 800216c:	4b58      	ldr	r3, [pc, #352]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 800216e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002170:	4a57      	ldr	r2, [pc, #348]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 8002172:	f023 0301 	bic.w	r3, r3, #1
 8002176:	6713      	str	r3, [r2, #112]	@ 0x70
 8002178:	4b55      	ldr	r3, [pc, #340]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 800217a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800217c:	4a54      	ldr	r2, [pc, #336]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 800217e:	f023 0304 	bic.w	r3, r3, #4
 8002182:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d015      	beq.n	80021b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800218c:	f7fe ff2c 	bl	8000fe8 <HAL_GetTick>
 8002190:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002192:	e00a      	b.n	80021aa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002194:	f7fe ff28 	bl	8000fe8 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e0cb      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021aa:	4b49      	ldr	r3, [pc, #292]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 80021ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d0ee      	beq.n	8002194 <HAL_RCC_OscConfig+0x334>
 80021b6:	e014      	b.n	80021e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021b8:	f7fe ff16 	bl	8000fe8 <HAL_GetTick>
 80021bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021be:	e00a      	b.n	80021d6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c0:	f7fe ff12 	bl	8000fe8 <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e0b5      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021d6:	4b3e      	ldr	r3, [pc, #248]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 80021d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021da:	f003 0302 	and.w	r3, r3, #2
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1ee      	bne.n	80021c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80021e2:	7dfb      	ldrb	r3, [r7, #23]
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d105      	bne.n	80021f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021e8:	4b39      	ldr	r3, [pc, #228]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 80021ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ec:	4a38      	ldr	r2, [pc, #224]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 80021ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f000 80a1 	beq.w	8002340 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021fe:	4b34      	ldr	r3, [pc, #208]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	f003 030c 	and.w	r3, r3, #12
 8002206:	2b08      	cmp	r3, #8
 8002208:	d05c      	beq.n	80022c4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	2b02      	cmp	r3, #2
 8002210:	d141      	bne.n	8002296 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002212:	4b31      	ldr	r3, [pc, #196]	@ (80022d8 <HAL_RCC_OscConfig+0x478>)
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002218:	f7fe fee6 	bl	8000fe8 <HAL_GetTick>
 800221c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002220:	f7fe fee2 	bl	8000fe8 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b02      	cmp	r3, #2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e087      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002232:	4b27      	ldr	r3, [pc, #156]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1f0      	bne.n	8002220 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	69da      	ldr	r2, [r3, #28]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	431a      	orrs	r2, r3
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800224c:	019b      	lsls	r3, r3, #6
 800224e:	431a      	orrs	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002254:	085b      	lsrs	r3, r3, #1
 8002256:	3b01      	subs	r3, #1
 8002258:	041b      	lsls	r3, r3, #16
 800225a:	431a      	orrs	r2, r3
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002260:	061b      	lsls	r3, r3, #24
 8002262:	491b      	ldr	r1, [pc, #108]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 8002264:	4313      	orrs	r3, r2
 8002266:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002268:	4b1b      	ldr	r3, [pc, #108]	@ (80022d8 <HAL_RCC_OscConfig+0x478>)
 800226a:	2201      	movs	r2, #1
 800226c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800226e:	f7fe febb 	bl	8000fe8 <HAL_GetTick>
 8002272:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002274:	e008      	b.n	8002288 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002276:	f7fe feb7 	bl	8000fe8 <HAL_GetTick>
 800227a:	4602      	mov	r2, r0
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	1ad3      	subs	r3, r2, r3
 8002280:	2b02      	cmp	r3, #2
 8002282:	d901      	bls.n	8002288 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002284:	2303      	movs	r3, #3
 8002286:	e05c      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002288:	4b11      	ldr	r3, [pc, #68]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d0f0      	beq.n	8002276 <HAL_RCC_OscConfig+0x416>
 8002294:	e054      	b.n	8002340 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002296:	4b10      	ldr	r3, [pc, #64]	@ (80022d8 <HAL_RCC_OscConfig+0x478>)
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229c:	f7fe fea4 	bl	8000fe8 <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022a4:	f7fe fea0 	bl	8000fe8 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e045      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022b6:	4b06      	ldr	r3, [pc, #24]	@ (80022d0 <HAL_RCC_OscConfig+0x470>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d1f0      	bne.n	80022a4 <HAL_RCC_OscConfig+0x444>
 80022c2:	e03d      	b.n	8002340 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d107      	bne.n	80022dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e038      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
 80022d0:	40023800 	.word	0x40023800
 80022d4:	40007000 	.word	0x40007000
 80022d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022dc:	4b1b      	ldr	r3, [pc, #108]	@ (800234c <HAL_RCC_OscConfig+0x4ec>)
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d028      	beq.n	800233c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d121      	bne.n	800233c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002302:	429a      	cmp	r2, r3
 8002304:	d11a      	bne.n	800233c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800230c:	4013      	ands	r3, r2
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002312:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002314:	4293      	cmp	r3, r2
 8002316:	d111      	bne.n	800233c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002322:	085b      	lsrs	r3, r3, #1
 8002324:	3b01      	subs	r3, #1
 8002326:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002328:	429a      	cmp	r2, r3
 800232a:	d107      	bne.n	800233c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002336:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002338:	429a      	cmp	r2, r3
 800233a:	d001      	beq.n	8002340 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e000      	b.n	8002342 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3718      	adds	r7, #24
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	40023800 	.word	0x40023800

08002350 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d101      	bne.n	8002364 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e0cc      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002364:	4b68      	ldr	r3, [pc, #416]	@ (8002508 <HAL_RCC_ClockConfig+0x1b8>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0307 	and.w	r3, r3, #7
 800236c:	683a      	ldr	r2, [r7, #0]
 800236e:	429a      	cmp	r2, r3
 8002370:	d90c      	bls.n	800238c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002372:	4b65      	ldr	r3, [pc, #404]	@ (8002508 <HAL_RCC_ClockConfig+0x1b8>)
 8002374:	683a      	ldr	r2, [r7, #0]
 8002376:	b2d2      	uxtb	r2, r2
 8002378:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800237a:	4b63      	ldr	r3, [pc, #396]	@ (8002508 <HAL_RCC_ClockConfig+0x1b8>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	429a      	cmp	r2, r3
 8002386:	d001      	beq.n	800238c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e0b8      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d020      	beq.n	80023da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d005      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023a4:	4b59      	ldr	r3, [pc, #356]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	4a58      	ldr	r2, [pc, #352]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 80023aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80023ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0308 	and.w	r3, r3, #8
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d005      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023bc:	4b53      	ldr	r3, [pc, #332]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	4a52      	ldr	r2, [pc, #328]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 80023c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80023c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023c8:	4b50      	ldr	r3, [pc, #320]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	494d      	ldr	r1, [pc, #308]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0301 	and.w	r3, r3, #1
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d044      	beq.n	8002470 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d107      	bne.n	80023fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ee:	4b47      	ldr	r3, [pc, #284]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d119      	bne.n	800242e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e07f      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2b02      	cmp	r3, #2
 8002404:	d003      	beq.n	800240e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800240a:	2b03      	cmp	r3, #3
 800240c:	d107      	bne.n	800241e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800240e:	4b3f      	ldr	r3, [pc, #252]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d109      	bne.n	800242e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e06f      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800241e:	4b3b      	ldr	r3, [pc, #236]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e067      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800242e:	4b37      	ldr	r3, [pc, #220]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f023 0203 	bic.w	r2, r3, #3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	4934      	ldr	r1, [pc, #208]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 800243c:	4313      	orrs	r3, r2
 800243e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002440:	f7fe fdd2 	bl	8000fe8 <HAL_GetTick>
 8002444:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002446:	e00a      	b.n	800245e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002448:	f7fe fdce 	bl	8000fe8 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002456:	4293      	cmp	r3, r2
 8002458:	d901      	bls.n	800245e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e04f      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800245e:	4b2b      	ldr	r3, [pc, #172]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	f003 020c 	and.w	r2, r3, #12
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	429a      	cmp	r2, r3
 800246e:	d1eb      	bne.n	8002448 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002470:	4b25      	ldr	r3, [pc, #148]	@ (8002508 <HAL_RCC_ClockConfig+0x1b8>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0307 	and.w	r3, r3, #7
 8002478:	683a      	ldr	r2, [r7, #0]
 800247a:	429a      	cmp	r2, r3
 800247c:	d20c      	bcs.n	8002498 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800247e:	4b22      	ldr	r3, [pc, #136]	@ (8002508 <HAL_RCC_ClockConfig+0x1b8>)
 8002480:	683a      	ldr	r2, [r7, #0]
 8002482:	b2d2      	uxtb	r2, r2
 8002484:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002486:	4b20      	ldr	r3, [pc, #128]	@ (8002508 <HAL_RCC_ClockConfig+0x1b8>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0307 	and.w	r3, r3, #7
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	429a      	cmp	r2, r3
 8002492:	d001      	beq.n	8002498 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e032      	b.n	80024fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d008      	beq.n	80024b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024a4:	4b19      	ldr	r3, [pc, #100]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	4916      	ldr	r1, [pc, #88]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 80024b2:	4313      	orrs	r3, r2
 80024b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0308 	and.w	r3, r3, #8
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d009      	beq.n	80024d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024c2:	4b12      	ldr	r3, [pc, #72]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	00db      	lsls	r3, r3, #3
 80024d0:	490e      	ldr	r1, [pc, #56]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024d6:	f000 f821 	bl	800251c <HAL_RCC_GetSysClockFreq>
 80024da:	4602      	mov	r2, r0
 80024dc:	4b0b      	ldr	r3, [pc, #44]	@ (800250c <HAL_RCC_ClockConfig+0x1bc>)
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	091b      	lsrs	r3, r3, #4
 80024e2:	f003 030f 	and.w	r3, r3, #15
 80024e6:	490a      	ldr	r1, [pc, #40]	@ (8002510 <HAL_RCC_ClockConfig+0x1c0>)
 80024e8:	5ccb      	ldrb	r3, [r1, r3]
 80024ea:	fa22 f303 	lsr.w	r3, r2, r3
 80024ee:	4a09      	ldr	r2, [pc, #36]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 80024f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80024f2:	4b09      	ldr	r3, [pc, #36]	@ (8002518 <HAL_RCC_ClockConfig+0x1c8>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7fe fd32 	bl	8000f60 <HAL_InitTick>

  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	40023c00 	.word	0x40023c00
 800250c:	40023800 	.word	0x40023800
 8002510:	0800406c 	.word	0x0800406c
 8002514:	20000000 	.word	0x20000000
 8002518:	20000004 	.word	0x20000004

0800251c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800251c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002520:	b090      	sub	sp, #64	@ 0x40
 8002522:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002524:	2300      	movs	r3, #0
 8002526:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002528:	2300      	movs	r3, #0
 800252a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800252c:	2300      	movs	r3, #0
 800252e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002530:	2300      	movs	r3, #0
 8002532:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002534:	4b59      	ldr	r3, [pc, #356]	@ (800269c <HAL_RCC_GetSysClockFreq+0x180>)
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f003 030c 	and.w	r3, r3, #12
 800253c:	2b08      	cmp	r3, #8
 800253e:	d00d      	beq.n	800255c <HAL_RCC_GetSysClockFreq+0x40>
 8002540:	2b08      	cmp	r3, #8
 8002542:	f200 80a1 	bhi.w	8002688 <HAL_RCC_GetSysClockFreq+0x16c>
 8002546:	2b00      	cmp	r3, #0
 8002548:	d002      	beq.n	8002550 <HAL_RCC_GetSysClockFreq+0x34>
 800254a:	2b04      	cmp	r3, #4
 800254c:	d003      	beq.n	8002556 <HAL_RCC_GetSysClockFreq+0x3a>
 800254e:	e09b      	b.n	8002688 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002550:	4b53      	ldr	r3, [pc, #332]	@ (80026a0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002552:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002554:	e09b      	b.n	800268e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002556:	4b53      	ldr	r3, [pc, #332]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002558:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800255a:	e098      	b.n	800268e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800255c:	4b4f      	ldr	r3, [pc, #316]	@ (800269c <HAL_RCC_GetSysClockFreq+0x180>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002564:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002566:	4b4d      	ldr	r3, [pc, #308]	@ (800269c <HAL_RCC_GetSysClockFreq+0x180>)
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d028      	beq.n	80025c4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002572:	4b4a      	ldr	r3, [pc, #296]	@ (800269c <HAL_RCC_GetSysClockFreq+0x180>)
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	099b      	lsrs	r3, r3, #6
 8002578:	2200      	movs	r2, #0
 800257a:	623b      	str	r3, [r7, #32]
 800257c:	627a      	str	r2, [r7, #36]	@ 0x24
 800257e:	6a3b      	ldr	r3, [r7, #32]
 8002580:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002584:	2100      	movs	r1, #0
 8002586:	4b47      	ldr	r3, [pc, #284]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002588:	fb03 f201 	mul.w	r2, r3, r1
 800258c:	2300      	movs	r3, #0
 800258e:	fb00 f303 	mul.w	r3, r0, r3
 8002592:	4413      	add	r3, r2
 8002594:	4a43      	ldr	r2, [pc, #268]	@ (80026a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002596:	fba0 1202 	umull	r1, r2, r0, r2
 800259a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800259c:	460a      	mov	r2, r1
 800259e:	62ba      	str	r2, [r7, #40]	@ 0x28
 80025a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025a2:	4413      	add	r3, r2
 80025a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025a8:	2200      	movs	r2, #0
 80025aa:	61bb      	str	r3, [r7, #24]
 80025ac:	61fa      	str	r2, [r7, #28]
 80025ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025b2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80025b6:	f7fd fe5b 	bl	8000270 <__aeabi_uldivmod>
 80025ba:	4602      	mov	r2, r0
 80025bc:	460b      	mov	r3, r1
 80025be:	4613      	mov	r3, r2
 80025c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025c2:	e053      	b.n	800266c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025c4:	4b35      	ldr	r3, [pc, #212]	@ (800269c <HAL_RCC_GetSysClockFreq+0x180>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	099b      	lsrs	r3, r3, #6
 80025ca:	2200      	movs	r2, #0
 80025cc:	613b      	str	r3, [r7, #16]
 80025ce:	617a      	str	r2, [r7, #20]
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80025d6:	f04f 0b00 	mov.w	fp, #0
 80025da:	4652      	mov	r2, sl
 80025dc:	465b      	mov	r3, fp
 80025de:	f04f 0000 	mov.w	r0, #0
 80025e2:	f04f 0100 	mov.w	r1, #0
 80025e6:	0159      	lsls	r1, r3, #5
 80025e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025ec:	0150      	lsls	r0, r2, #5
 80025ee:	4602      	mov	r2, r0
 80025f0:	460b      	mov	r3, r1
 80025f2:	ebb2 080a 	subs.w	r8, r2, sl
 80025f6:	eb63 090b 	sbc.w	r9, r3, fp
 80025fa:	f04f 0200 	mov.w	r2, #0
 80025fe:	f04f 0300 	mov.w	r3, #0
 8002602:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002606:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800260a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800260e:	ebb2 0408 	subs.w	r4, r2, r8
 8002612:	eb63 0509 	sbc.w	r5, r3, r9
 8002616:	f04f 0200 	mov.w	r2, #0
 800261a:	f04f 0300 	mov.w	r3, #0
 800261e:	00eb      	lsls	r3, r5, #3
 8002620:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002624:	00e2      	lsls	r2, r4, #3
 8002626:	4614      	mov	r4, r2
 8002628:	461d      	mov	r5, r3
 800262a:	eb14 030a 	adds.w	r3, r4, sl
 800262e:	603b      	str	r3, [r7, #0]
 8002630:	eb45 030b 	adc.w	r3, r5, fp
 8002634:	607b      	str	r3, [r7, #4]
 8002636:	f04f 0200 	mov.w	r2, #0
 800263a:	f04f 0300 	mov.w	r3, #0
 800263e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002642:	4629      	mov	r1, r5
 8002644:	028b      	lsls	r3, r1, #10
 8002646:	4621      	mov	r1, r4
 8002648:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800264c:	4621      	mov	r1, r4
 800264e:	028a      	lsls	r2, r1, #10
 8002650:	4610      	mov	r0, r2
 8002652:	4619      	mov	r1, r3
 8002654:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002656:	2200      	movs	r2, #0
 8002658:	60bb      	str	r3, [r7, #8]
 800265a:	60fa      	str	r2, [r7, #12]
 800265c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002660:	f7fd fe06 	bl	8000270 <__aeabi_uldivmod>
 8002664:	4602      	mov	r2, r0
 8002666:	460b      	mov	r3, r1
 8002668:	4613      	mov	r3, r2
 800266a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800266c:	4b0b      	ldr	r3, [pc, #44]	@ (800269c <HAL_RCC_GetSysClockFreq+0x180>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	0c1b      	lsrs	r3, r3, #16
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	3301      	adds	r3, #1
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800267c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800267e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002680:	fbb2 f3f3 	udiv	r3, r2, r3
 8002684:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002686:	e002      	b.n	800268e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002688:	4b05      	ldr	r3, [pc, #20]	@ (80026a0 <HAL_RCC_GetSysClockFreq+0x184>)
 800268a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800268c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800268e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002690:	4618      	mov	r0, r3
 8002692:	3740      	adds	r7, #64	@ 0x40
 8002694:	46bd      	mov	sp, r7
 8002696:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800269a:	bf00      	nop
 800269c:	40023800 	.word	0x40023800
 80026a0:	00f42400 	.word	0x00f42400
 80026a4:	017d7840 	.word	0x017d7840

080026a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026ac:	4b03      	ldr	r3, [pc, #12]	@ (80026bc <HAL_RCC_GetHCLKFreq+0x14>)
 80026ae:	681b      	ldr	r3, [r3, #0]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	20000000 	.word	0x20000000

080026c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80026c4:	f7ff fff0 	bl	80026a8 <HAL_RCC_GetHCLKFreq>
 80026c8:	4602      	mov	r2, r0
 80026ca:	4b05      	ldr	r3, [pc, #20]	@ (80026e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	0a9b      	lsrs	r3, r3, #10
 80026d0:	f003 0307 	and.w	r3, r3, #7
 80026d4:	4903      	ldr	r1, [pc, #12]	@ (80026e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80026d6:	5ccb      	ldrb	r3, [r1, r3]
 80026d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026dc:	4618      	mov	r0, r3
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40023800 	.word	0x40023800
 80026e4:	0800407c 	.word	0x0800407c

080026e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80026ec:	f7ff ffdc 	bl	80026a8 <HAL_RCC_GetHCLKFreq>
 80026f0:	4602      	mov	r2, r0
 80026f2:	4b05      	ldr	r3, [pc, #20]	@ (8002708 <HAL_RCC_GetPCLK2Freq+0x20>)
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	0b5b      	lsrs	r3, r3, #13
 80026f8:	f003 0307 	and.w	r3, r3, #7
 80026fc:	4903      	ldr	r1, [pc, #12]	@ (800270c <HAL_RCC_GetPCLK2Freq+0x24>)
 80026fe:	5ccb      	ldrb	r3, [r1, r3]
 8002700:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002704:	4618      	mov	r0, r3
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40023800 	.word	0x40023800
 800270c:	0800407c 	.word	0x0800407c

08002710 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d101      	bne.n	8002722 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e042      	b.n	80027a8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002728:	b2db      	uxtb	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d106      	bne.n	800273c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f7fe fb7e 	bl	8000e38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2224      	movs	r2, #36	@ 0x24
 8002740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002752:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f000 f973 	bl	8002a40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	691a      	ldr	r2, [r3, #16]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002768:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	695a      	ldr	r2, [r3, #20]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002778:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68da      	ldr	r2, [r3, #12]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002788:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2220      	movs	r2, #32
 8002794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2220      	movs	r2, #32
 800279c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b08a      	sub	sp, #40	@ 0x28
 80027b4:	af02      	add	r7, sp, #8
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	603b      	str	r3, [r7, #0]
 80027bc:	4613      	mov	r3, r2
 80027be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027c0:	2300      	movs	r3, #0
 80027c2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	2b20      	cmp	r3, #32
 80027ce:	d175      	bne.n	80028bc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d002      	beq.n	80027dc <HAL_UART_Transmit+0x2c>
 80027d6:	88fb      	ldrh	r3, [r7, #6]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e06e      	b.n	80028be <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2200      	movs	r2, #0
 80027e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2221      	movs	r2, #33	@ 0x21
 80027ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027ee:	f7fe fbfb 	bl	8000fe8 <HAL_GetTick>
 80027f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	88fa      	ldrh	r2, [r7, #6]
 80027f8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	88fa      	ldrh	r2, [r7, #6]
 80027fe:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002808:	d108      	bne.n	800281c <HAL_UART_Transmit+0x6c>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	691b      	ldr	r3, [r3, #16]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d104      	bne.n	800281c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002812:	2300      	movs	r3, #0
 8002814:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	61bb      	str	r3, [r7, #24]
 800281a:	e003      	b.n	8002824 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002820:	2300      	movs	r3, #0
 8002822:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002824:	e02e      	b.n	8002884 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	9300      	str	r3, [sp, #0]
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	2200      	movs	r2, #0
 800282e:	2180      	movs	r1, #128	@ 0x80
 8002830:	68f8      	ldr	r0, [r7, #12]
 8002832:	f000 f848 	bl	80028c6 <UART_WaitOnFlagUntilTimeout>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d005      	beq.n	8002848 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2220      	movs	r2, #32
 8002840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e03a      	b.n	80028be <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002848:	69fb      	ldr	r3, [r7, #28]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d10b      	bne.n	8002866 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	881b      	ldrh	r3, [r3, #0]
 8002852:	461a      	mov	r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800285c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	3302      	adds	r3, #2
 8002862:	61bb      	str	r3, [r7, #24]
 8002864:	e007      	b.n	8002876 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	781a      	ldrb	r2, [r3, #0]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002870:	69fb      	ldr	r3, [r7, #28]
 8002872:	3301      	adds	r3, #1
 8002874:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800287a:	b29b      	uxth	r3, r3
 800287c:	3b01      	subs	r3, #1
 800287e:	b29a      	uxth	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002888:	b29b      	uxth	r3, r3
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1cb      	bne.n	8002826 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	9300      	str	r3, [sp, #0]
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	2200      	movs	r2, #0
 8002896:	2140      	movs	r1, #64	@ 0x40
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f000 f814 	bl	80028c6 <UART_WaitOnFlagUntilTimeout>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d005      	beq.n	80028b0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2220      	movs	r2, #32
 80028a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e006      	b.n	80028be <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2220      	movs	r2, #32
 80028b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80028b8:	2300      	movs	r3, #0
 80028ba:	e000      	b.n	80028be <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80028bc:	2302      	movs	r3, #2
  }
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3720      	adds	r7, #32
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b086      	sub	sp, #24
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	60f8      	str	r0, [r7, #12]
 80028ce:	60b9      	str	r1, [r7, #8]
 80028d0:	603b      	str	r3, [r7, #0]
 80028d2:	4613      	mov	r3, r2
 80028d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028d6:	e03b      	b.n	8002950 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028d8:	6a3b      	ldr	r3, [r7, #32]
 80028da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028de:	d037      	beq.n	8002950 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028e0:	f7fe fb82 	bl	8000fe8 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	6a3a      	ldr	r2, [r7, #32]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d302      	bcc.n	80028f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80028f0:	6a3b      	ldr	r3, [r7, #32]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d101      	bne.n	80028fa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e03a      	b.n	8002970 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	f003 0304 	and.w	r3, r3, #4
 8002904:	2b00      	cmp	r3, #0
 8002906:	d023      	beq.n	8002950 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2b80      	cmp	r3, #128	@ 0x80
 800290c:	d020      	beq.n	8002950 <UART_WaitOnFlagUntilTimeout+0x8a>
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	2b40      	cmp	r3, #64	@ 0x40
 8002912:	d01d      	beq.n	8002950 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0308 	and.w	r3, r3, #8
 800291e:	2b08      	cmp	r3, #8
 8002920:	d116      	bne.n	8002950 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	617b      	str	r3, [r7, #20]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	617b      	str	r3, [r7, #20]
 8002936:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 f81d 	bl	8002978 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2208      	movs	r2, #8
 8002942:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e00f      	b.n	8002970 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	4013      	ands	r3, r2
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	429a      	cmp	r2, r3
 800295e:	bf0c      	ite	eq
 8002960:	2301      	moveq	r3, #1
 8002962:	2300      	movne	r3, #0
 8002964:	b2db      	uxtb	r3, r3
 8002966:	461a      	mov	r2, r3
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	429a      	cmp	r2, r3
 800296c:	d0b4      	beq.n	80028d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800296e:	2300      	movs	r3, #0
}
 8002970:	4618      	mov	r0, r3
 8002972:	3718      	adds	r7, #24
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}

08002978 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002978:	b480      	push	{r7}
 800297a:	b095      	sub	sp, #84	@ 0x54
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	330c      	adds	r3, #12
 8002986:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002988:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800298a:	e853 3f00 	ldrex	r3, [r3]
 800298e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002992:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002996:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	330c      	adds	r3, #12
 800299e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80029a0:	643a      	str	r2, [r7, #64]	@ 0x40
 80029a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029a4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80029a6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80029a8:	e841 2300 	strex	r3, r2, [r1]
 80029ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80029ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d1e5      	bne.n	8002980 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	3314      	adds	r3, #20
 80029ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029bc:	6a3b      	ldr	r3, [r7, #32]
 80029be:	e853 3f00 	ldrex	r3, [r3]
 80029c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	f023 0301 	bic.w	r3, r3, #1
 80029ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	3314      	adds	r3, #20
 80029d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80029d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80029d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029dc:	e841 2300 	strex	r3, r2, [r1]
 80029e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80029e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d1e5      	bne.n	80029b4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d119      	bne.n	8002a24 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	330c      	adds	r3, #12
 80029f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	e853 3f00 	ldrex	r3, [r3]
 80029fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	f023 0310 	bic.w	r3, r3, #16
 8002a06:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	330c      	adds	r3, #12
 8002a0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a10:	61ba      	str	r2, [r7, #24]
 8002a12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a14:	6979      	ldr	r1, [r7, #20]
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	e841 2300 	strex	r3, r2, [r1]
 8002a1c:	613b      	str	r3, [r7, #16]
   return(result);
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1e5      	bne.n	80029f0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2220      	movs	r2, #32
 8002a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002a32:	bf00      	nop
 8002a34:	3754      	adds	r7, #84	@ 0x54
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
	...

08002a40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a44:	b0c0      	sub	sp, #256	@ 0x100
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002a58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a5c:	68d9      	ldr	r1, [r3, #12]
 8002a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	ea40 0301 	orr.w	r3, r0, r1
 8002a68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a74:	691b      	ldr	r3, [r3, #16]
 8002a76:	431a      	orrs	r2, r3
 8002a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a7c:	695b      	ldr	r3, [r3, #20]
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a84:	69db      	ldr	r3, [r3, #28]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002a98:	f021 010c 	bic.w	r1, r1, #12
 8002a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002aa6:	430b      	orrs	r3, r1
 8002aa8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	695b      	ldr	r3, [r3, #20]
 8002ab2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002ab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aba:	6999      	ldr	r1, [r3, #24]
 8002abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	ea40 0301 	orr.w	r3, r0, r1
 8002ac6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	4b8f      	ldr	r3, [pc, #572]	@ (8002d0c <UART_SetConfig+0x2cc>)
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d005      	beq.n	8002ae0 <UART_SetConfig+0xa0>
 8002ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	4b8d      	ldr	r3, [pc, #564]	@ (8002d10 <UART_SetConfig+0x2d0>)
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d104      	bne.n	8002aea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ae0:	f7ff fe02 	bl	80026e8 <HAL_RCC_GetPCLK2Freq>
 8002ae4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002ae8:	e003      	b.n	8002af2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002aea:	f7ff fde9 	bl	80026c0 <HAL_RCC_GetPCLK1Freq>
 8002aee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002af6:	69db      	ldr	r3, [r3, #28]
 8002af8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002afc:	f040 810c 	bne.w	8002d18 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002b00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b04:	2200      	movs	r2, #0
 8002b06:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002b0a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002b0e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002b12:	4622      	mov	r2, r4
 8002b14:	462b      	mov	r3, r5
 8002b16:	1891      	adds	r1, r2, r2
 8002b18:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002b1a:	415b      	adcs	r3, r3
 8002b1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b1e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002b22:	4621      	mov	r1, r4
 8002b24:	eb12 0801 	adds.w	r8, r2, r1
 8002b28:	4629      	mov	r1, r5
 8002b2a:	eb43 0901 	adc.w	r9, r3, r1
 8002b2e:	f04f 0200 	mov.w	r2, #0
 8002b32:	f04f 0300 	mov.w	r3, #0
 8002b36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b42:	4690      	mov	r8, r2
 8002b44:	4699      	mov	r9, r3
 8002b46:	4623      	mov	r3, r4
 8002b48:	eb18 0303 	adds.w	r3, r8, r3
 8002b4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002b50:	462b      	mov	r3, r5
 8002b52:	eb49 0303 	adc.w	r3, r9, r3
 8002b56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002b66:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002b6a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002b6e:	460b      	mov	r3, r1
 8002b70:	18db      	adds	r3, r3, r3
 8002b72:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b74:	4613      	mov	r3, r2
 8002b76:	eb42 0303 	adc.w	r3, r2, r3
 8002b7a:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b7c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002b80:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002b84:	f7fd fb74 	bl	8000270 <__aeabi_uldivmod>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	4b61      	ldr	r3, [pc, #388]	@ (8002d14 <UART_SetConfig+0x2d4>)
 8002b8e:	fba3 2302 	umull	r2, r3, r3, r2
 8002b92:	095b      	lsrs	r3, r3, #5
 8002b94:	011c      	lsls	r4, r3, #4
 8002b96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002ba0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002ba4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002ba8:	4642      	mov	r2, r8
 8002baa:	464b      	mov	r3, r9
 8002bac:	1891      	adds	r1, r2, r2
 8002bae:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002bb0:	415b      	adcs	r3, r3
 8002bb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bb4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002bb8:	4641      	mov	r1, r8
 8002bba:	eb12 0a01 	adds.w	sl, r2, r1
 8002bbe:	4649      	mov	r1, r9
 8002bc0:	eb43 0b01 	adc.w	fp, r3, r1
 8002bc4:	f04f 0200 	mov.w	r2, #0
 8002bc8:	f04f 0300 	mov.w	r3, #0
 8002bcc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002bd0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002bd4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002bd8:	4692      	mov	sl, r2
 8002bda:	469b      	mov	fp, r3
 8002bdc:	4643      	mov	r3, r8
 8002bde:	eb1a 0303 	adds.w	r3, sl, r3
 8002be2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002be6:	464b      	mov	r3, r9
 8002be8:	eb4b 0303 	adc.w	r3, fp, r3
 8002bec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002bfc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002c00:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002c04:	460b      	mov	r3, r1
 8002c06:	18db      	adds	r3, r3, r3
 8002c08:	643b      	str	r3, [r7, #64]	@ 0x40
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	eb42 0303 	adc.w	r3, r2, r3
 8002c10:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002c16:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002c1a:	f7fd fb29 	bl	8000270 <__aeabi_uldivmod>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	460b      	mov	r3, r1
 8002c22:	4611      	mov	r1, r2
 8002c24:	4b3b      	ldr	r3, [pc, #236]	@ (8002d14 <UART_SetConfig+0x2d4>)
 8002c26:	fba3 2301 	umull	r2, r3, r3, r1
 8002c2a:	095b      	lsrs	r3, r3, #5
 8002c2c:	2264      	movs	r2, #100	@ 0x64
 8002c2e:	fb02 f303 	mul.w	r3, r2, r3
 8002c32:	1acb      	subs	r3, r1, r3
 8002c34:	00db      	lsls	r3, r3, #3
 8002c36:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002c3a:	4b36      	ldr	r3, [pc, #216]	@ (8002d14 <UART_SetConfig+0x2d4>)
 8002c3c:	fba3 2302 	umull	r2, r3, r3, r2
 8002c40:	095b      	lsrs	r3, r3, #5
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002c48:	441c      	add	r4, r3
 8002c4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002c54:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002c58:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002c5c:	4642      	mov	r2, r8
 8002c5e:	464b      	mov	r3, r9
 8002c60:	1891      	adds	r1, r2, r2
 8002c62:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002c64:	415b      	adcs	r3, r3
 8002c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002c6c:	4641      	mov	r1, r8
 8002c6e:	1851      	adds	r1, r2, r1
 8002c70:	6339      	str	r1, [r7, #48]	@ 0x30
 8002c72:	4649      	mov	r1, r9
 8002c74:	414b      	adcs	r3, r1
 8002c76:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c78:	f04f 0200 	mov.w	r2, #0
 8002c7c:	f04f 0300 	mov.w	r3, #0
 8002c80:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002c84:	4659      	mov	r1, fp
 8002c86:	00cb      	lsls	r3, r1, #3
 8002c88:	4651      	mov	r1, sl
 8002c8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c8e:	4651      	mov	r1, sl
 8002c90:	00ca      	lsls	r2, r1, #3
 8002c92:	4610      	mov	r0, r2
 8002c94:	4619      	mov	r1, r3
 8002c96:	4603      	mov	r3, r0
 8002c98:	4642      	mov	r2, r8
 8002c9a:	189b      	adds	r3, r3, r2
 8002c9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ca0:	464b      	mov	r3, r9
 8002ca2:	460a      	mov	r2, r1
 8002ca4:	eb42 0303 	adc.w	r3, r2, r3
 8002ca8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002cb8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002cbc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	18db      	adds	r3, r3, r3
 8002cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	eb42 0303 	adc.w	r3, r2, r3
 8002ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002cd2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002cd6:	f7fd facb 	bl	8000270 <__aeabi_uldivmod>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	460b      	mov	r3, r1
 8002cde:	4b0d      	ldr	r3, [pc, #52]	@ (8002d14 <UART_SetConfig+0x2d4>)
 8002ce0:	fba3 1302 	umull	r1, r3, r3, r2
 8002ce4:	095b      	lsrs	r3, r3, #5
 8002ce6:	2164      	movs	r1, #100	@ 0x64
 8002ce8:	fb01 f303 	mul.w	r3, r1, r3
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	00db      	lsls	r3, r3, #3
 8002cf0:	3332      	adds	r3, #50	@ 0x32
 8002cf2:	4a08      	ldr	r2, [pc, #32]	@ (8002d14 <UART_SetConfig+0x2d4>)
 8002cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf8:	095b      	lsrs	r3, r3, #5
 8002cfa:	f003 0207 	and.w	r2, r3, #7
 8002cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4422      	add	r2, r4
 8002d06:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002d08:	e106      	b.n	8002f18 <UART_SetConfig+0x4d8>
 8002d0a:	bf00      	nop
 8002d0c:	40011000 	.word	0x40011000
 8002d10:	40011400 	.word	0x40011400
 8002d14:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002d22:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002d26:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002d2a:	4642      	mov	r2, r8
 8002d2c:	464b      	mov	r3, r9
 8002d2e:	1891      	adds	r1, r2, r2
 8002d30:	6239      	str	r1, [r7, #32]
 8002d32:	415b      	adcs	r3, r3
 8002d34:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d3a:	4641      	mov	r1, r8
 8002d3c:	1854      	adds	r4, r2, r1
 8002d3e:	4649      	mov	r1, r9
 8002d40:	eb43 0501 	adc.w	r5, r3, r1
 8002d44:	f04f 0200 	mov.w	r2, #0
 8002d48:	f04f 0300 	mov.w	r3, #0
 8002d4c:	00eb      	lsls	r3, r5, #3
 8002d4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d52:	00e2      	lsls	r2, r4, #3
 8002d54:	4614      	mov	r4, r2
 8002d56:	461d      	mov	r5, r3
 8002d58:	4643      	mov	r3, r8
 8002d5a:	18e3      	adds	r3, r4, r3
 8002d5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002d60:	464b      	mov	r3, r9
 8002d62:	eb45 0303 	adc.w	r3, r5, r3
 8002d66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002d76:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002d7a:	f04f 0200 	mov.w	r2, #0
 8002d7e:	f04f 0300 	mov.w	r3, #0
 8002d82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002d86:	4629      	mov	r1, r5
 8002d88:	008b      	lsls	r3, r1, #2
 8002d8a:	4621      	mov	r1, r4
 8002d8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d90:	4621      	mov	r1, r4
 8002d92:	008a      	lsls	r2, r1, #2
 8002d94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002d98:	f7fd fa6a 	bl	8000270 <__aeabi_uldivmod>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	460b      	mov	r3, r1
 8002da0:	4b60      	ldr	r3, [pc, #384]	@ (8002f24 <UART_SetConfig+0x4e4>)
 8002da2:	fba3 2302 	umull	r2, r3, r3, r2
 8002da6:	095b      	lsrs	r3, r3, #5
 8002da8:	011c      	lsls	r4, r3, #4
 8002daa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dae:	2200      	movs	r2, #0
 8002db0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002db4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002db8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002dbc:	4642      	mov	r2, r8
 8002dbe:	464b      	mov	r3, r9
 8002dc0:	1891      	adds	r1, r2, r2
 8002dc2:	61b9      	str	r1, [r7, #24]
 8002dc4:	415b      	adcs	r3, r3
 8002dc6:	61fb      	str	r3, [r7, #28]
 8002dc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dcc:	4641      	mov	r1, r8
 8002dce:	1851      	adds	r1, r2, r1
 8002dd0:	6139      	str	r1, [r7, #16]
 8002dd2:	4649      	mov	r1, r9
 8002dd4:	414b      	adcs	r3, r1
 8002dd6:	617b      	str	r3, [r7, #20]
 8002dd8:	f04f 0200 	mov.w	r2, #0
 8002ddc:	f04f 0300 	mov.w	r3, #0
 8002de0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002de4:	4659      	mov	r1, fp
 8002de6:	00cb      	lsls	r3, r1, #3
 8002de8:	4651      	mov	r1, sl
 8002dea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002dee:	4651      	mov	r1, sl
 8002df0:	00ca      	lsls	r2, r1, #3
 8002df2:	4610      	mov	r0, r2
 8002df4:	4619      	mov	r1, r3
 8002df6:	4603      	mov	r3, r0
 8002df8:	4642      	mov	r2, r8
 8002dfa:	189b      	adds	r3, r3, r2
 8002dfc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002e00:	464b      	mov	r3, r9
 8002e02:	460a      	mov	r2, r1
 8002e04:	eb42 0303 	adc.w	r3, r2, r3
 8002e08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002e16:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002e18:	f04f 0200 	mov.w	r2, #0
 8002e1c:	f04f 0300 	mov.w	r3, #0
 8002e20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002e24:	4649      	mov	r1, r9
 8002e26:	008b      	lsls	r3, r1, #2
 8002e28:	4641      	mov	r1, r8
 8002e2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e2e:	4641      	mov	r1, r8
 8002e30:	008a      	lsls	r2, r1, #2
 8002e32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002e36:	f7fd fa1b 	bl	8000270 <__aeabi_uldivmod>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	4611      	mov	r1, r2
 8002e40:	4b38      	ldr	r3, [pc, #224]	@ (8002f24 <UART_SetConfig+0x4e4>)
 8002e42:	fba3 2301 	umull	r2, r3, r3, r1
 8002e46:	095b      	lsrs	r3, r3, #5
 8002e48:	2264      	movs	r2, #100	@ 0x64
 8002e4a:	fb02 f303 	mul.w	r3, r2, r3
 8002e4e:	1acb      	subs	r3, r1, r3
 8002e50:	011b      	lsls	r3, r3, #4
 8002e52:	3332      	adds	r3, #50	@ 0x32
 8002e54:	4a33      	ldr	r2, [pc, #204]	@ (8002f24 <UART_SetConfig+0x4e4>)
 8002e56:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5a:	095b      	lsrs	r3, r3, #5
 8002e5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e60:	441c      	add	r4, r3
 8002e62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e66:	2200      	movs	r2, #0
 8002e68:	673b      	str	r3, [r7, #112]	@ 0x70
 8002e6a:	677a      	str	r2, [r7, #116]	@ 0x74
 8002e6c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002e70:	4642      	mov	r2, r8
 8002e72:	464b      	mov	r3, r9
 8002e74:	1891      	adds	r1, r2, r2
 8002e76:	60b9      	str	r1, [r7, #8]
 8002e78:	415b      	adcs	r3, r3
 8002e7a:	60fb      	str	r3, [r7, #12]
 8002e7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e80:	4641      	mov	r1, r8
 8002e82:	1851      	adds	r1, r2, r1
 8002e84:	6039      	str	r1, [r7, #0]
 8002e86:	4649      	mov	r1, r9
 8002e88:	414b      	adcs	r3, r1
 8002e8a:	607b      	str	r3, [r7, #4]
 8002e8c:	f04f 0200 	mov.w	r2, #0
 8002e90:	f04f 0300 	mov.w	r3, #0
 8002e94:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002e98:	4659      	mov	r1, fp
 8002e9a:	00cb      	lsls	r3, r1, #3
 8002e9c:	4651      	mov	r1, sl
 8002e9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ea2:	4651      	mov	r1, sl
 8002ea4:	00ca      	lsls	r2, r1, #3
 8002ea6:	4610      	mov	r0, r2
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4603      	mov	r3, r0
 8002eac:	4642      	mov	r2, r8
 8002eae:	189b      	adds	r3, r3, r2
 8002eb0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002eb2:	464b      	mov	r3, r9
 8002eb4:	460a      	mov	r2, r1
 8002eb6:	eb42 0303 	adc.w	r3, r2, r3
 8002eba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	663b      	str	r3, [r7, #96]	@ 0x60
 8002ec6:	667a      	str	r2, [r7, #100]	@ 0x64
 8002ec8:	f04f 0200 	mov.w	r2, #0
 8002ecc:	f04f 0300 	mov.w	r3, #0
 8002ed0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002ed4:	4649      	mov	r1, r9
 8002ed6:	008b      	lsls	r3, r1, #2
 8002ed8:	4641      	mov	r1, r8
 8002eda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ede:	4641      	mov	r1, r8
 8002ee0:	008a      	lsls	r2, r1, #2
 8002ee2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002ee6:	f7fd f9c3 	bl	8000270 <__aeabi_uldivmod>
 8002eea:	4602      	mov	r2, r0
 8002eec:	460b      	mov	r3, r1
 8002eee:	4b0d      	ldr	r3, [pc, #52]	@ (8002f24 <UART_SetConfig+0x4e4>)
 8002ef0:	fba3 1302 	umull	r1, r3, r3, r2
 8002ef4:	095b      	lsrs	r3, r3, #5
 8002ef6:	2164      	movs	r1, #100	@ 0x64
 8002ef8:	fb01 f303 	mul.w	r3, r1, r3
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	011b      	lsls	r3, r3, #4
 8002f00:	3332      	adds	r3, #50	@ 0x32
 8002f02:	4a08      	ldr	r2, [pc, #32]	@ (8002f24 <UART_SetConfig+0x4e4>)
 8002f04:	fba2 2303 	umull	r2, r3, r2, r3
 8002f08:	095b      	lsrs	r3, r3, #5
 8002f0a:	f003 020f 	and.w	r2, r3, #15
 8002f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4422      	add	r2, r4
 8002f16:	609a      	str	r2, [r3, #8]
}
 8002f18:	bf00      	nop
 8002f1a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f24:	51eb851f 	.word	0x51eb851f

08002f28 <FSMC_NAND_Init>:
  * @param  Device Pointer to NAND device instance
  * @param  Init Pointer to NAND Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, const FSMC_NAND_InitTypeDef *Init)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ECCPAGE_SIZE(Init->ECCPageSize));
  assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));

  /* Set NAND device control parameters */
  if (Init->NandBank == FSMC_NAND_BANK2)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2b10      	cmp	r3, #16
 8002f38:	d11c      	bne.n	8002f74 <FSMC_NAND_Init+0x4c>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PCR2, PCR_CLEAR_MASK, (Init->Waitfeature                                      |
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	4b1f      	ldr	r3, [pc, #124]	@ (8002fbc <FSMC_NAND_Init+0x94>)
 8002f40:	4013      	ands	r3, r2
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	6851      	ldr	r1, [r2, #4]
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	6892      	ldr	r2, [r2, #8]
 8002f4a:	4311      	orrs	r1, r2
 8002f4c:	683a      	ldr	r2, [r7, #0]
 8002f4e:	68d2      	ldr	r2, [r2, #12]
 8002f50:	4311      	orrs	r1, r2
 8002f52:	683a      	ldr	r2, [r7, #0]
 8002f54:	6912      	ldr	r2, [r2, #16]
 8002f56:	4311      	orrs	r1, r2
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	6952      	ldr	r2, [r2, #20]
 8002f5c:	0252      	lsls	r2, r2, #9
 8002f5e:	4311      	orrs	r1, r2
 8002f60:	683a      	ldr	r2, [r7, #0]
 8002f62:	6992      	ldr	r2, [r2, #24]
 8002f64:	0352      	lsls	r2, r2, #13
 8002f66:	430a      	orrs	r2, r1
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	f043 0208 	orr.w	r2, r3, #8
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	601a      	str	r2, [r3, #0]
 8002f72:	e01b      	b.n	8002fac <FSMC_NAND_Init+0x84>
                                              ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PCR3, PCR_CLEAR_MASK, (Init->Waitfeature                                      |
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a1a      	ldr	r2, [r3, #32]
 8002f78:	4b10      	ldr	r3, [pc, #64]	@ (8002fbc <FSMC_NAND_Init+0x94>)
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	6851      	ldr	r1, [r2, #4]
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	6892      	ldr	r2, [r2, #8]
 8002f84:	4311      	orrs	r1, r2
 8002f86:	683a      	ldr	r2, [r7, #0]
 8002f88:	68d2      	ldr	r2, [r2, #12]
 8002f8a:	4311      	orrs	r1, r2
 8002f8c:	683a      	ldr	r2, [r7, #0]
 8002f8e:	6912      	ldr	r2, [r2, #16]
 8002f90:	4311      	orrs	r1, r2
 8002f92:	683a      	ldr	r2, [r7, #0]
 8002f94:	6952      	ldr	r2, [r2, #20]
 8002f96:	0252      	lsls	r2, r2, #9
 8002f98:	4311      	orrs	r1, r2
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	6992      	ldr	r2, [r2, #24]
 8002f9e:	0352      	lsls	r2, r2, #13
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	f043 0208 	orr.w	r2, r3, #8
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	621a      	str	r2, [r3, #32]
                                              Init->ECCPageSize                                      |
                                              ((Init->TCLRSetupTime) << FSMC_PCR2_TCLR_Pos)  |
                                              ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
  }

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr
 8002fba:	bf00      	nop
 8002fbc:	fff00181 	.word	0xfff00181

08002fc0 <FSMC_NAND_CommonSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
                                                    const FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b085      	sub	sp, #20
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Set FSMC_NAND device timing parameters */
  if (Bank == FSMC_NAND_BANK2)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b10      	cmp	r3, #16
 8002fd0:	d110      	bne.n	8002ff4 <FSMC_NAND_CommonSpace_Timing_Init+0x34>
  {
    /* NAND bank 2 registers configuration */
    WRITE_REG(Device->PMEM2, (Timing->SetupTime                                             |
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	021b      	lsls	r3, r3, #8
 8002fdc:	431a      	orrs	r2, r3
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	041b      	lsls	r3, r3, #16
 8002fe4:	431a      	orrs	r2, r3
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	061b      	lsls	r3, r3, #24
 8002fec:	431a      	orrs	r2, r3
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	609a      	str	r2, [r3, #8]
 8002ff2:	e00f      	b.n	8003014 <FSMC_NAND_CommonSpace_Timing_Init+0x54>
                              ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    WRITE_REG(Device->PMEM3, (Timing->SetupTime                                             |
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	681a      	ldr	r2, [r3, #0]
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	021b      	lsls	r3, r3, #8
 8002ffe:	431a      	orrs	r2, r3
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	041b      	lsls	r3, r3, #16
 8003006:	431a      	orrs	r2, r3
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	061b      	lsls	r3, r3, #24
 800300e:	431a      	orrs	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	629a      	str	r2, [r3, #40]	@ 0x28
                              ((Timing->WaitSetupTime) << FSMC_PMEM2_MEMWAIT2_Pos) |
                              ((Timing->HoldSetupTime) << FSMC_PMEM2_MEMHOLD2_Pos) |
                              ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
  }

  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3714      	adds	r7, #20
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr

08003022 <FSMC_NAND_AttributeSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
                                                       const FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 8003022:	b480      	push	{r7}
 8003024:	b085      	sub	sp, #20
 8003026:	af00      	add	r7, sp, #0
 8003028:	60f8      	str	r0, [r7, #12]
 800302a:	60b9      	str	r1, [r7, #8]
 800302c:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Set FSMC_NAND device timing parameters */
  if (Bank == FSMC_NAND_BANK2)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2b10      	cmp	r3, #16
 8003032:	d110      	bne.n	8003056 <FSMC_NAND_AttributeSpace_Timing_Init+0x34>
  {
    /* NAND bank 2 registers configuration */
    WRITE_REG(Device->PATT2, (Timing->SetupTime                                             |
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	021b      	lsls	r3, r3, #8
 800303e:	431a      	orrs	r2, r3
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	041b      	lsls	r3, r3, #16
 8003046:	431a      	orrs	r2, r3
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	061b      	lsls	r3, r3, #24
 800304e:	431a      	orrs	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	60da      	str	r2, [r3, #12]
 8003054:	e00f      	b.n	8003076 <FSMC_NAND_AttributeSpace_Timing_Init+0x54>
                              ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    WRITE_REG(Device->PATT3, (Timing->SetupTime                                             |
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	021b      	lsls	r3, r3, #8
 8003060:	431a      	orrs	r2, r3
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	041b      	lsls	r3, r3, #16
 8003068:	431a      	orrs	r2, r3
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	061b      	lsls	r3, r3, #24
 8003070:	431a      	orrs	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	62da      	str	r2, [r3, #44]	@ 0x2c
                              ((Timing->WaitSetupTime) << FSMC_PATT2_ATTWAIT2_Pos) |
                              ((Timing->HoldSetupTime) << FSMC_PATT2_ATTHOLD2_Pos) |
                              ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
  }

  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	4618      	mov	r0, r3
 800307a:	3714      	adds	r7, #20
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <std>:
 8003084:	2300      	movs	r3, #0
 8003086:	b510      	push	{r4, lr}
 8003088:	4604      	mov	r4, r0
 800308a:	e9c0 3300 	strd	r3, r3, [r0]
 800308e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003092:	6083      	str	r3, [r0, #8]
 8003094:	8181      	strh	r1, [r0, #12]
 8003096:	6643      	str	r3, [r0, #100]	@ 0x64
 8003098:	81c2      	strh	r2, [r0, #14]
 800309a:	6183      	str	r3, [r0, #24]
 800309c:	4619      	mov	r1, r3
 800309e:	2208      	movs	r2, #8
 80030a0:	305c      	adds	r0, #92	@ 0x5c
 80030a2:	f000 f906 	bl	80032b2 <memset>
 80030a6:	4b0d      	ldr	r3, [pc, #52]	@ (80030dc <std+0x58>)
 80030a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80030aa:	4b0d      	ldr	r3, [pc, #52]	@ (80030e0 <std+0x5c>)
 80030ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80030ae:	4b0d      	ldr	r3, [pc, #52]	@ (80030e4 <std+0x60>)
 80030b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80030b2:	4b0d      	ldr	r3, [pc, #52]	@ (80030e8 <std+0x64>)
 80030b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80030b6:	4b0d      	ldr	r3, [pc, #52]	@ (80030ec <std+0x68>)
 80030b8:	6224      	str	r4, [r4, #32]
 80030ba:	429c      	cmp	r4, r3
 80030bc:	d006      	beq.n	80030cc <std+0x48>
 80030be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80030c2:	4294      	cmp	r4, r2
 80030c4:	d002      	beq.n	80030cc <std+0x48>
 80030c6:	33d0      	adds	r3, #208	@ 0xd0
 80030c8:	429c      	cmp	r4, r3
 80030ca:	d105      	bne.n	80030d8 <std+0x54>
 80030cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80030d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030d4:	f000 b966 	b.w	80033a4 <__retarget_lock_init_recursive>
 80030d8:	bd10      	pop	{r4, pc}
 80030da:	bf00      	nop
 80030dc:	0800322d 	.word	0x0800322d
 80030e0:	0800324f 	.word	0x0800324f
 80030e4:	08003287 	.word	0x08003287
 80030e8:	080032ab 	.word	0x080032ab
 80030ec:	20000118 	.word	0x20000118

080030f0 <stdio_exit_handler>:
 80030f0:	4a02      	ldr	r2, [pc, #8]	@ (80030fc <stdio_exit_handler+0xc>)
 80030f2:	4903      	ldr	r1, [pc, #12]	@ (8003100 <stdio_exit_handler+0x10>)
 80030f4:	4803      	ldr	r0, [pc, #12]	@ (8003104 <stdio_exit_handler+0x14>)
 80030f6:	f000 b869 	b.w	80031cc <_fwalk_sglue>
 80030fa:	bf00      	nop
 80030fc:	2000000c 	.word	0x2000000c
 8003100:	08003c41 	.word	0x08003c41
 8003104:	2000001c 	.word	0x2000001c

08003108 <cleanup_stdio>:
 8003108:	6841      	ldr	r1, [r0, #4]
 800310a:	4b0c      	ldr	r3, [pc, #48]	@ (800313c <cleanup_stdio+0x34>)
 800310c:	4299      	cmp	r1, r3
 800310e:	b510      	push	{r4, lr}
 8003110:	4604      	mov	r4, r0
 8003112:	d001      	beq.n	8003118 <cleanup_stdio+0x10>
 8003114:	f000 fd94 	bl	8003c40 <_fflush_r>
 8003118:	68a1      	ldr	r1, [r4, #8]
 800311a:	4b09      	ldr	r3, [pc, #36]	@ (8003140 <cleanup_stdio+0x38>)
 800311c:	4299      	cmp	r1, r3
 800311e:	d002      	beq.n	8003126 <cleanup_stdio+0x1e>
 8003120:	4620      	mov	r0, r4
 8003122:	f000 fd8d 	bl	8003c40 <_fflush_r>
 8003126:	68e1      	ldr	r1, [r4, #12]
 8003128:	4b06      	ldr	r3, [pc, #24]	@ (8003144 <cleanup_stdio+0x3c>)
 800312a:	4299      	cmp	r1, r3
 800312c:	d004      	beq.n	8003138 <cleanup_stdio+0x30>
 800312e:	4620      	mov	r0, r4
 8003130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003134:	f000 bd84 	b.w	8003c40 <_fflush_r>
 8003138:	bd10      	pop	{r4, pc}
 800313a:	bf00      	nop
 800313c:	20000118 	.word	0x20000118
 8003140:	20000180 	.word	0x20000180
 8003144:	200001e8 	.word	0x200001e8

08003148 <global_stdio_init.part.0>:
 8003148:	b510      	push	{r4, lr}
 800314a:	4b0b      	ldr	r3, [pc, #44]	@ (8003178 <global_stdio_init.part.0+0x30>)
 800314c:	4c0b      	ldr	r4, [pc, #44]	@ (800317c <global_stdio_init.part.0+0x34>)
 800314e:	4a0c      	ldr	r2, [pc, #48]	@ (8003180 <global_stdio_init.part.0+0x38>)
 8003150:	601a      	str	r2, [r3, #0]
 8003152:	4620      	mov	r0, r4
 8003154:	2200      	movs	r2, #0
 8003156:	2104      	movs	r1, #4
 8003158:	f7ff ff94 	bl	8003084 <std>
 800315c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003160:	2201      	movs	r2, #1
 8003162:	2109      	movs	r1, #9
 8003164:	f7ff ff8e 	bl	8003084 <std>
 8003168:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800316c:	2202      	movs	r2, #2
 800316e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003172:	2112      	movs	r1, #18
 8003174:	f7ff bf86 	b.w	8003084 <std>
 8003178:	20000250 	.word	0x20000250
 800317c:	20000118 	.word	0x20000118
 8003180:	080030f1 	.word	0x080030f1

08003184 <__sfp_lock_acquire>:
 8003184:	4801      	ldr	r0, [pc, #4]	@ (800318c <__sfp_lock_acquire+0x8>)
 8003186:	f000 b90e 	b.w	80033a6 <__retarget_lock_acquire_recursive>
 800318a:	bf00      	nop
 800318c:	20000259 	.word	0x20000259

08003190 <__sfp_lock_release>:
 8003190:	4801      	ldr	r0, [pc, #4]	@ (8003198 <__sfp_lock_release+0x8>)
 8003192:	f000 b909 	b.w	80033a8 <__retarget_lock_release_recursive>
 8003196:	bf00      	nop
 8003198:	20000259 	.word	0x20000259

0800319c <__sinit>:
 800319c:	b510      	push	{r4, lr}
 800319e:	4604      	mov	r4, r0
 80031a0:	f7ff fff0 	bl	8003184 <__sfp_lock_acquire>
 80031a4:	6a23      	ldr	r3, [r4, #32]
 80031a6:	b11b      	cbz	r3, 80031b0 <__sinit+0x14>
 80031a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80031ac:	f7ff bff0 	b.w	8003190 <__sfp_lock_release>
 80031b0:	4b04      	ldr	r3, [pc, #16]	@ (80031c4 <__sinit+0x28>)
 80031b2:	6223      	str	r3, [r4, #32]
 80031b4:	4b04      	ldr	r3, [pc, #16]	@ (80031c8 <__sinit+0x2c>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d1f5      	bne.n	80031a8 <__sinit+0xc>
 80031bc:	f7ff ffc4 	bl	8003148 <global_stdio_init.part.0>
 80031c0:	e7f2      	b.n	80031a8 <__sinit+0xc>
 80031c2:	bf00      	nop
 80031c4:	08003109 	.word	0x08003109
 80031c8:	20000250 	.word	0x20000250

080031cc <_fwalk_sglue>:
 80031cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031d0:	4607      	mov	r7, r0
 80031d2:	4688      	mov	r8, r1
 80031d4:	4614      	mov	r4, r2
 80031d6:	2600      	movs	r6, #0
 80031d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80031dc:	f1b9 0901 	subs.w	r9, r9, #1
 80031e0:	d505      	bpl.n	80031ee <_fwalk_sglue+0x22>
 80031e2:	6824      	ldr	r4, [r4, #0]
 80031e4:	2c00      	cmp	r4, #0
 80031e6:	d1f7      	bne.n	80031d8 <_fwalk_sglue+0xc>
 80031e8:	4630      	mov	r0, r6
 80031ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031ee:	89ab      	ldrh	r3, [r5, #12]
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d907      	bls.n	8003204 <_fwalk_sglue+0x38>
 80031f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80031f8:	3301      	adds	r3, #1
 80031fa:	d003      	beq.n	8003204 <_fwalk_sglue+0x38>
 80031fc:	4629      	mov	r1, r5
 80031fe:	4638      	mov	r0, r7
 8003200:	47c0      	blx	r8
 8003202:	4306      	orrs	r6, r0
 8003204:	3568      	adds	r5, #104	@ 0x68
 8003206:	e7e9      	b.n	80031dc <_fwalk_sglue+0x10>

08003208 <iprintf>:
 8003208:	b40f      	push	{r0, r1, r2, r3}
 800320a:	b507      	push	{r0, r1, r2, lr}
 800320c:	4906      	ldr	r1, [pc, #24]	@ (8003228 <iprintf+0x20>)
 800320e:	ab04      	add	r3, sp, #16
 8003210:	6808      	ldr	r0, [r1, #0]
 8003212:	f853 2b04 	ldr.w	r2, [r3], #4
 8003216:	6881      	ldr	r1, [r0, #8]
 8003218:	9301      	str	r3, [sp, #4]
 800321a:	f000 f9e9 	bl	80035f0 <_vfiprintf_r>
 800321e:	b003      	add	sp, #12
 8003220:	f85d eb04 	ldr.w	lr, [sp], #4
 8003224:	b004      	add	sp, #16
 8003226:	4770      	bx	lr
 8003228:	20000018 	.word	0x20000018

0800322c <__sread>:
 800322c:	b510      	push	{r4, lr}
 800322e:	460c      	mov	r4, r1
 8003230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003234:	f000 f868 	bl	8003308 <_read_r>
 8003238:	2800      	cmp	r0, #0
 800323a:	bfab      	itete	ge
 800323c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800323e:	89a3      	ldrhlt	r3, [r4, #12]
 8003240:	181b      	addge	r3, r3, r0
 8003242:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003246:	bfac      	ite	ge
 8003248:	6563      	strge	r3, [r4, #84]	@ 0x54
 800324a:	81a3      	strhlt	r3, [r4, #12]
 800324c:	bd10      	pop	{r4, pc}

0800324e <__swrite>:
 800324e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003252:	461f      	mov	r7, r3
 8003254:	898b      	ldrh	r3, [r1, #12]
 8003256:	05db      	lsls	r3, r3, #23
 8003258:	4605      	mov	r5, r0
 800325a:	460c      	mov	r4, r1
 800325c:	4616      	mov	r6, r2
 800325e:	d505      	bpl.n	800326c <__swrite+0x1e>
 8003260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003264:	2302      	movs	r3, #2
 8003266:	2200      	movs	r2, #0
 8003268:	f000 f83c 	bl	80032e4 <_lseek_r>
 800326c:	89a3      	ldrh	r3, [r4, #12]
 800326e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003272:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003276:	81a3      	strh	r3, [r4, #12]
 8003278:	4632      	mov	r2, r6
 800327a:	463b      	mov	r3, r7
 800327c:	4628      	mov	r0, r5
 800327e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003282:	f000 b853 	b.w	800332c <_write_r>

08003286 <__sseek>:
 8003286:	b510      	push	{r4, lr}
 8003288:	460c      	mov	r4, r1
 800328a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800328e:	f000 f829 	bl	80032e4 <_lseek_r>
 8003292:	1c43      	adds	r3, r0, #1
 8003294:	89a3      	ldrh	r3, [r4, #12]
 8003296:	bf15      	itete	ne
 8003298:	6560      	strne	r0, [r4, #84]	@ 0x54
 800329a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800329e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80032a2:	81a3      	strheq	r3, [r4, #12]
 80032a4:	bf18      	it	ne
 80032a6:	81a3      	strhne	r3, [r4, #12]
 80032a8:	bd10      	pop	{r4, pc}

080032aa <__sclose>:
 80032aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80032ae:	f000 b809 	b.w	80032c4 <_close_r>

080032b2 <memset>:
 80032b2:	4402      	add	r2, r0
 80032b4:	4603      	mov	r3, r0
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d100      	bne.n	80032bc <memset+0xa>
 80032ba:	4770      	bx	lr
 80032bc:	f803 1b01 	strb.w	r1, [r3], #1
 80032c0:	e7f9      	b.n	80032b6 <memset+0x4>
	...

080032c4 <_close_r>:
 80032c4:	b538      	push	{r3, r4, r5, lr}
 80032c6:	4d06      	ldr	r5, [pc, #24]	@ (80032e0 <_close_r+0x1c>)
 80032c8:	2300      	movs	r3, #0
 80032ca:	4604      	mov	r4, r0
 80032cc:	4608      	mov	r0, r1
 80032ce:	602b      	str	r3, [r5, #0]
 80032d0:	f7fd fd0c 	bl	8000cec <_close>
 80032d4:	1c43      	adds	r3, r0, #1
 80032d6:	d102      	bne.n	80032de <_close_r+0x1a>
 80032d8:	682b      	ldr	r3, [r5, #0]
 80032da:	b103      	cbz	r3, 80032de <_close_r+0x1a>
 80032dc:	6023      	str	r3, [r4, #0]
 80032de:	bd38      	pop	{r3, r4, r5, pc}
 80032e0:	20000254 	.word	0x20000254

080032e4 <_lseek_r>:
 80032e4:	b538      	push	{r3, r4, r5, lr}
 80032e6:	4d07      	ldr	r5, [pc, #28]	@ (8003304 <_lseek_r+0x20>)
 80032e8:	4604      	mov	r4, r0
 80032ea:	4608      	mov	r0, r1
 80032ec:	4611      	mov	r1, r2
 80032ee:	2200      	movs	r2, #0
 80032f0:	602a      	str	r2, [r5, #0]
 80032f2:	461a      	mov	r2, r3
 80032f4:	f7fd fd21 	bl	8000d3a <_lseek>
 80032f8:	1c43      	adds	r3, r0, #1
 80032fa:	d102      	bne.n	8003302 <_lseek_r+0x1e>
 80032fc:	682b      	ldr	r3, [r5, #0]
 80032fe:	b103      	cbz	r3, 8003302 <_lseek_r+0x1e>
 8003300:	6023      	str	r3, [r4, #0]
 8003302:	bd38      	pop	{r3, r4, r5, pc}
 8003304:	20000254 	.word	0x20000254

08003308 <_read_r>:
 8003308:	b538      	push	{r3, r4, r5, lr}
 800330a:	4d07      	ldr	r5, [pc, #28]	@ (8003328 <_read_r+0x20>)
 800330c:	4604      	mov	r4, r0
 800330e:	4608      	mov	r0, r1
 8003310:	4611      	mov	r1, r2
 8003312:	2200      	movs	r2, #0
 8003314:	602a      	str	r2, [r5, #0]
 8003316:	461a      	mov	r2, r3
 8003318:	f7fd fcaf 	bl	8000c7a <_read>
 800331c:	1c43      	adds	r3, r0, #1
 800331e:	d102      	bne.n	8003326 <_read_r+0x1e>
 8003320:	682b      	ldr	r3, [r5, #0]
 8003322:	b103      	cbz	r3, 8003326 <_read_r+0x1e>
 8003324:	6023      	str	r3, [r4, #0]
 8003326:	bd38      	pop	{r3, r4, r5, pc}
 8003328:	20000254 	.word	0x20000254

0800332c <_write_r>:
 800332c:	b538      	push	{r3, r4, r5, lr}
 800332e:	4d07      	ldr	r5, [pc, #28]	@ (800334c <_write_r+0x20>)
 8003330:	4604      	mov	r4, r0
 8003332:	4608      	mov	r0, r1
 8003334:	4611      	mov	r1, r2
 8003336:	2200      	movs	r2, #0
 8003338:	602a      	str	r2, [r5, #0]
 800333a:	461a      	mov	r2, r3
 800333c:	f7fd fcba 	bl	8000cb4 <_write>
 8003340:	1c43      	adds	r3, r0, #1
 8003342:	d102      	bne.n	800334a <_write_r+0x1e>
 8003344:	682b      	ldr	r3, [r5, #0]
 8003346:	b103      	cbz	r3, 800334a <_write_r+0x1e>
 8003348:	6023      	str	r3, [r4, #0]
 800334a:	bd38      	pop	{r3, r4, r5, pc}
 800334c:	20000254 	.word	0x20000254

08003350 <__errno>:
 8003350:	4b01      	ldr	r3, [pc, #4]	@ (8003358 <__errno+0x8>)
 8003352:	6818      	ldr	r0, [r3, #0]
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	20000018 	.word	0x20000018

0800335c <__libc_init_array>:
 800335c:	b570      	push	{r4, r5, r6, lr}
 800335e:	4d0d      	ldr	r5, [pc, #52]	@ (8003394 <__libc_init_array+0x38>)
 8003360:	4c0d      	ldr	r4, [pc, #52]	@ (8003398 <__libc_init_array+0x3c>)
 8003362:	1b64      	subs	r4, r4, r5
 8003364:	10a4      	asrs	r4, r4, #2
 8003366:	2600      	movs	r6, #0
 8003368:	42a6      	cmp	r6, r4
 800336a:	d109      	bne.n	8003380 <__libc_init_array+0x24>
 800336c:	4d0b      	ldr	r5, [pc, #44]	@ (800339c <__libc_init_array+0x40>)
 800336e:	4c0c      	ldr	r4, [pc, #48]	@ (80033a0 <__libc_init_array+0x44>)
 8003370:	f000 fdb6 	bl	8003ee0 <_init>
 8003374:	1b64      	subs	r4, r4, r5
 8003376:	10a4      	asrs	r4, r4, #2
 8003378:	2600      	movs	r6, #0
 800337a:	42a6      	cmp	r6, r4
 800337c:	d105      	bne.n	800338a <__libc_init_array+0x2e>
 800337e:	bd70      	pop	{r4, r5, r6, pc}
 8003380:	f855 3b04 	ldr.w	r3, [r5], #4
 8003384:	4798      	blx	r3
 8003386:	3601      	adds	r6, #1
 8003388:	e7ee      	b.n	8003368 <__libc_init_array+0xc>
 800338a:	f855 3b04 	ldr.w	r3, [r5], #4
 800338e:	4798      	blx	r3
 8003390:	3601      	adds	r6, #1
 8003392:	e7f2      	b.n	800337a <__libc_init_array+0x1e>
 8003394:	080040c0 	.word	0x080040c0
 8003398:	080040c0 	.word	0x080040c0
 800339c:	080040c0 	.word	0x080040c0
 80033a0:	080040c4 	.word	0x080040c4

080033a4 <__retarget_lock_init_recursive>:
 80033a4:	4770      	bx	lr

080033a6 <__retarget_lock_acquire_recursive>:
 80033a6:	4770      	bx	lr

080033a8 <__retarget_lock_release_recursive>:
 80033a8:	4770      	bx	lr
	...

080033ac <_free_r>:
 80033ac:	b538      	push	{r3, r4, r5, lr}
 80033ae:	4605      	mov	r5, r0
 80033b0:	2900      	cmp	r1, #0
 80033b2:	d041      	beq.n	8003438 <_free_r+0x8c>
 80033b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033b8:	1f0c      	subs	r4, r1, #4
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	bfb8      	it	lt
 80033be:	18e4      	addlt	r4, r4, r3
 80033c0:	f000 f8e0 	bl	8003584 <__malloc_lock>
 80033c4:	4a1d      	ldr	r2, [pc, #116]	@ (800343c <_free_r+0x90>)
 80033c6:	6813      	ldr	r3, [r2, #0]
 80033c8:	b933      	cbnz	r3, 80033d8 <_free_r+0x2c>
 80033ca:	6063      	str	r3, [r4, #4]
 80033cc:	6014      	str	r4, [r2, #0]
 80033ce:	4628      	mov	r0, r5
 80033d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033d4:	f000 b8dc 	b.w	8003590 <__malloc_unlock>
 80033d8:	42a3      	cmp	r3, r4
 80033da:	d908      	bls.n	80033ee <_free_r+0x42>
 80033dc:	6820      	ldr	r0, [r4, #0]
 80033de:	1821      	adds	r1, r4, r0
 80033e0:	428b      	cmp	r3, r1
 80033e2:	bf01      	itttt	eq
 80033e4:	6819      	ldreq	r1, [r3, #0]
 80033e6:	685b      	ldreq	r3, [r3, #4]
 80033e8:	1809      	addeq	r1, r1, r0
 80033ea:	6021      	streq	r1, [r4, #0]
 80033ec:	e7ed      	b.n	80033ca <_free_r+0x1e>
 80033ee:	461a      	mov	r2, r3
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	b10b      	cbz	r3, 80033f8 <_free_r+0x4c>
 80033f4:	42a3      	cmp	r3, r4
 80033f6:	d9fa      	bls.n	80033ee <_free_r+0x42>
 80033f8:	6811      	ldr	r1, [r2, #0]
 80033fa:	1850      	adds	r0, r2, r1
 80033fc:	42a0      	cmp	r0, r4
 80033fe:	d10b      	bne.n	8003418 <_free_r+0x6c>
 8003400:	6820      	ldr	r0, [r4, #0]
 8003402:	4401      	add	r1, r0
 8003404:	1850      	adds	r0, r2, r1
 8003406:	4283      	cmp	r3, r0
 8003408:	6011      	str	r1, [r2, #0]
 800340a:	d1e0      	bne.n	80033ce <_free_r+0x22>
 800340c:	6818      	ldr	r0, [r3, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	6053      	str	r3, [r2, #4]
 8003412:	4408      	add	r0, r1
 8003414:	6010      	str	r0, [r2, #0]
 8003416:	e7da      	b.n	80033ce <_free_r+0x22>
 8003418:	d902      	bls.n	8003420 <_free_r+0x74>
 800341a:	230c      	movs	r3, #12
 800341c:	602b      	str	r3, [r5, #0]
 800341e:	e7d6      	b.n	80033ce <_free_r+0x22>
 8003420:	6820      	ldr	r0, [r4, #0]
 8003422:	1821      	adds	r1, r4, r0
 8003424:	428b      	cmp	r3, r1
 8003426:	bf04      	itt	eq
 8003428:	6819      	ldreq	r1, [r3, #0]
 800342a:	685b      	ldreq	r3, [r3, #4]
 800342c:	6063      	str	r3, [r4, #4]
 800342e:	bf04      	itt	eq
 8003430:	1809      	addeq	r1, r1, r0
 8003432:	6021      	streq	r1, [r4, #0]
 8003434:	6054      	str	r4, [r2, #4]
 8003436:	e7ca      	b.n	80033ce <_free_r+0x22>
 8003438:	bd38      	pop	{r3, r4, r5, pc}
 800343a:	bf00      	nop
 800343c:	20000260 	.word	0x20000260

08003440 <sbrk_aligned>:
 8003440:	b570      	push	{r4, r5, r6, lr}
 8003442:	4e0f      	ldr	r6, [pc, #60]	@ (8003480 <sbrk_aligned+0x40>)
 8003444:	460c      	mov	r4, r1
 8003446:	6831      	ldr	r1, [r6, #0]
 8003448:	4605      	mov	r5, r0
 800344a:	b911      	cbnz	r1, 8003452 <sbrk_aligned+0x12>
 800344c:	f000 fcb4 	bl	8003db8 <_sbrk_r>
 8003450:	6030      	str	r0, [r6, #0]
 8003452:	4621      	mov	r1, r4
 8003454:	4628      	mov	r0, r5
 8003456:	f000 fcaf 	bl	8003db8 <_sbrk_r>
 800345a:	1c43      	adds	r3, r0, #1
 800345c:	d103      	bne.n	8003466 <sbrk_aligned+0x26>
 800345e:	f04f 34ff 	mov.w	r4, #4294967295
 8003462:	4620      	mov	r0, r4
 8003464:	bd70      	pop	{r4, r5, r6, pc}
 8003466:	1cc4      	adds	r4, r0, #3
 8003468:	f024 0403 	bic.w	r4, r4, #3
 800346c:	42a0      	cmp	r0, r4
 800346e:	d0f8      	beq.n	8003462 <sbrk_aligned+0x22>
 8003470:	1a21      	subs	r1, r4, r0
 8003472:	4628      	mov	r0, r5
 8003474:	f000 fca0 	bl	8003db8 <_sbrk_r>
 8003478:	3001      	adds	r0, #1
 800347a:	d1f2      	bne.n	8003462 <sbrk_aligned+0x22>
 800347c:	e7ef      	b.n	800345e <sbrk_aligned+0x1e>
 800347e:	bf00      	nop
 8003480:	2000025c 	.word	0x2000025c

08003484 <_malloc_r>:
 8003484:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003488:	1ccd      	adds	r5, r1, #3
 800348a:	f025 0503 	bic.w	r5, r5, #3
 800348e:	3508      	adds	r5, #8
 8003490:	2d0c      	cmp	r5, #12
 8003492:	bf38      	it	cc
 8003494:	250c      	movcc	r5, #12
 8003496:	2d00      	cmp	r5, #0
 8003498:	4606      	mov	r6, r0
 800349a:	db01      	blt.n	80034a0 <_malloc_r+0x1c>
 800349c:	42a9      	cmp	r1, r5
 800349e:	d904      	bls.n	80034aa <_malloc_r+0x26>
 80034a0:	230c      	movs	r3, #12
 80034a2:	6033      	str	r3, [r6, #0]
 80034a4:	2000      	movs	r0, #0
 80034a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003580 <_malloc_r+0xfc>
 80034ae:	f000 f869 	bl	8003584 <__malloc_lock>
 80034b2:	f8d8 3000 	ldr.w	r3, [r8]
 80034b6:	461c      	mov	r4, r3
 80034b8:	bb44      	cbnz	r4, 800350c <_malloc_r+0x88>
 80034ba:	4629      	mov	r1, r5
 80034bc:	4630      	mov	r0, r6
 80034be:	f7ff ffbf 	bl	8003440 <sbrk_aligned>
 80034c2:	1c43      	adds	r3, r0, #1
 80034c4:	4604      	mov	r4, r0
 80034c6:	d158      	bne.n	800357a <_malloc_r+0xf6>
 80034c8:	f8d8 4000 	ldr.w	r4, [r8]
 80034cc:	4627      	mov	r7, r4
 80034ce:	2f00      	cmp	r7, #0
 80034d0:	d143      	bne.n	800355a <_malloc_r+0xd6>
 80034d2:	2c00      	cmp	r4, #0
 80034d4:	d04b      	beq.n	800356e <_malloc_r+0xea>
 80034d6:	6823      	ldr	r3, [r4, #0]
 80034d8:	4639      	mov	r1, r7
 80034da:	4630      	mov	r0, r6
 80034dc:	eb04 0903 	add.w	r9, r4, r3
 80034e0:	f000 fc6a 	bl	8003db8 <_sbrk_r>
 80034e4:	4581      	cmp	r9, r0
 80034e6:	d142      	bne.n	800356e <_malloc_r+0xea>
 80034e8:	6821      	ldr	r1, [r4, #0]
 80034ea:	1a6d      	subs	r5, r5, r1
 80034ec:	4629      	mov	r1, r5
 80034ee:	4630      	mov	r0, r6
 80034f0:	f7ff ffa6 	bl	8003440 <sbrk_aligned>
 80034f4:	3001      	adds	r0, #1
 80034f6:	d03a      	beq.n	800356e <_malloc_r+0xea>
 80034f8:	6823      	ldr	r3, [r4, #0]
 80034fa:	442b      	add	r3, r5
 80034fc:	6023      	str	r3, [r4, #0]
 80034fe:	f8d8 3000 	ldr.w	r3, [r8]
 8003502:	685a      	ldr	r2, [r3, #4]
 8003504:	bb62      	cbnz	r2, 8003560 <_malloc_r+0xdc>
 8003506:	f8c8 7000 	str.w	r7, [r8]
 800350a:	e00f      	b.n	800352c <_malloc_r+0xa8>
 800350c:	6822      	ldr	r2, [r4, #0]
 800350e:	1b52      	subs	r2, r2, r5
 8003510:	d420      	bmi.n	8003554 <_malloc_r+0xd0>
 8003512:	2a0b      	cmp	r2, #11
 8003514:	d917      	bls.n	8003546 <_malloc_r+0xc2>
 8003516:	1961      	adds	r1, r4, r5
 8003518:	42a3      	cmp	r3, r4
 800351a:	6025      	str	r5, [r4, #0]
 800351c:	bf18      	it	ne
 800351e:	6059      	strne	r1, [r3, #4]
 8003520:	6863      	ldr	r3, [r4, #4]
 8003522:	bf08      	it	eq
 8003524:	f8c8 1000 	streq.w	r1, [r8]
 8003528:	5162      	str	r2, [r4, r5]
 800352a:	604b      	str	r3, [r1, #4]
 800352c:	4630      	mov	r0, r6
 800352e:	f000 f82f 	bl	8003590 <__malloc_unlock>
 8003532:	f104 000b 	add.w	r0, r4, #11
 8003536:	1d23      	adds	r3, r4, #4
 8003538:	f020 0007 	bic.w	r0, r0, #7
 800353c:	1ac2      	subs	r2, r0, r3
 800353e:	bf1c      	itt	ne
 8003540:	1a1b      	subne	r3, r3, r0
 8003542:	50a3      	strne	r3, [r4, r2]
 8003544:	e7af      	b.n	80034a6 <_malloc_r+0x22>
 8003546:	6862      	ldr	r2, [r4, #4]
 8003548:	42a3      	cmp	r3, r4
 800354a:	bf0c      	ite	eq
 800354c:	f8c8 2000 	streq.w	r2, [r8]
 8003550:	605a      	strne	r2, [r3, #4]
 8003552:	e7eb      	b.n	800352c <_malloc_r+0xa8>
 8003554:	4623      	mov	r3, r4
 8003556:	6864      	ldr	r4, [r4, #4]
 8003558:	e7ae      	b.n	80034b8 <_malloc_r+0x34>
 800355a:	463c      	mov	r4, r7
 800355c:	687f      	ldr	r7, [r7, #4]
 800355e:	e7b6      	b.n	80034ce <_malloc_r+0x4a>
 8003560:	461a      	mov	r2, r3
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	42a3      	cmp	r3, r4
 8003566:	d1fb      	bne.n	8003560 <_malloc_r+0xdc>
 8003568:	2300      	movs	r3, #0
 800356a:	6053      	str	r3, [r2, #4]
 800356c:	e7de      	b.n	800352c <_malloc_r+0xa8>
 800356e:	230c      	movs	r3, #12
 8003570:	6033      	str	r3, [r6, #0]
 8003572:	4630      	mov	r0, r6
 8003574:	f000 f80c 	bl	8003590 <__malloc_unlock>
 8003578:	e794      	b.n	80034a4 <_malloc_r+0x20>
 800357a:	6005      	str	r5, [r0, #0]
 800357c:	e7d6      	b.n	800352c <_malloc_r+0xa8>
 800357e:	bf00      	nop
 8003580:	20000260 	.word	0x20000260

08003584 <__malloc_lock>:
 8003584:	4801      	ldr	r0, [pc, #4]	@ (800358c <__malloc_lock+0x8>)
 8003586:	f7ff bf0e 	b.w	80033a6 <__retarget_lock_acquire_recursive>
 800358a:	bf00      	nop
 800358c:	20000258 	.word	0x20000258

08003590 <__malloc_unlock>:
 8003590:	4801      	ldr	r0, [pc, #4]	@ (8003598 <__malloc_unlock+0x8>)
 8003592:	f7ff bf09 	b.w	80033a8 <__retarget_lock_release_recursive>
 8003596:	bf00      	nop
 8003598:	20000258 	.word	0x20000258

0800359c <__sfputc_r>:
 800359c:	6893      	ldr	r3, [r2, #8]
 800359e:	3b01      	subs	r3, #1
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	b410      	push	{r4}
 80035a4:	6093      	str	r3, [r2, #8]
 80035a6:	da08      	bge.n	80035ba <__sfputc_r+0x1e>
 80035a8:	6994      	ldr	r4, [r2, #24]
 80035aa:	42a3      	cmp	r3, r4
 80035ac:	db01      	blt.n	80035b2 <__sfputc_r+0x16>
 80035ae:	290a      	cmp	r1, #10
 80035b0:	d103      	bne.n	80035ba <__sfputc_r+0x1e>
 80035b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035b6:	f000 bb6b 	b.w	8003c90 <__swbuf_r>
 80035ba:	6813      	ldr	r3, [r2, #0]
 80035bc:	1c58      	adds	r0, r3, #1
 80035be:	6010      	str	r0, [r2, #0]
 80035c0:	7019      	strb	r1, [r3, #0]
 80035c2:	4608      	mov	r0, r1
 80035c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035c8:	4770      	bx	lr

080035ca <__sfputs_r>:
 80035ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035cc:	4606      	mov	r6, r0
 80035ce:	460f      	mov	r7, r1
 80035d0:	4614      	mov	r4, r2
 80035d2:	18d5      	adds	r5, r2, r3
 80035d4:	42ac      	cmp	r4, r5
 80035d6:	d101      	bne.n	80035dc <__sfputs_r+0x12>
 80035d8:	2000      	movs	r0, #0
 80035da:	e007      	b.n	80035ec <__sfputs_r+0x22>
 80035dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035e0:	463a      	mov	r2, r7
 80035e2:	4630      	mov	r0, r6
 80035e4:	f7ff ffda 	bl	800359c <__sfputc_r>
 80035e8:	1c43      	adds	r3, r0, #1
 80035ea:	d1f3      	bne.n	80035d4 <__sfputs_r+0xa>
 80035ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080035f0 <_vfiprintf_r>:
 80035f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035f4:	460d      	mov	r5, r1
 80035f6:	b09d      	sub	sp, #116	@ 0x74
 80035f8:	4614      	mov	r4, r2
 80035fa:	4698      	mov	r8, r3
 80035fc:	4606      	mov	r6, r0
 80035fe:	b118      	cbz	r0, 8003608 <_vfiprintf_r+0x18>
 8003600:	6a03      	ldr	r3, [r0, #32]
 8003602:	b90b      	cbnz	r3, 8003608 <_vfiprintf_r+0x18>
 8003604:	f7ff fdca 	bl	800319c <__sinit>
 8003608:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800360a:	07d9      	lsls	r1, r3, #31
 800360c:	d405      	bmi.n	800361a <_vfiprintf_r+0x2a>
 800360e:	89ab      	ldrh	r3, [r5, #12]
 8003610:	059a      	lsls	r2, r3, #22
 8003612:	d402      	bmi.n	800361a <_vfiprintf_r+0x2a>
 8003614:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003616:	f7ff fec6 	bl	80033a6 <__retarget_lock_acquire_recursive>
 800361a:	89ab      	ldrh	r3, [r5, #12]
 800361c:	071b      	lsls	r3, r3, #28
 800361e:	d501      	bpl.n	8003624 <_vfiprintf_r+0x34>
 8003620:	692b      	ldr	r3, [r5, #16]
 8003622:	b99b      	cbnz	r3, 800364c <_vfiprintf_r+0x5c>
 8003624:	4629      	mov	r1, r5
 8003626:	4630      	mov	r0, r6
 8003628:	f000 fb70 	bl	8003d0c <__swsetup_r>
 800362c:	b170      	cbz	r0, 800364c <_vfiprintf_r+0x5c>
 800362e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003630:	07dc      	lsls	r4, r3, #31
 8003632:	d504      	bpl.n	800363e <_vfiprintf_r+0x4e>
 8003634:	f04f 30ff 	mov.w	r0, #4294967295
 8003638:	b01d      	add	sp, #116	@ 0x74
 800363a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800363e:	89ab      	ldrh	r3, [r5, #12]
 8003640:	0598      	lsls	r0, r3, #22
 8003642:	d4f7      	bmi.n	8003634 <_vfiprintf_r+0x44>
 8003644:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003646:	f7ff feaf 	bl	80033a8 <__retarget_lock_release_recursive>
 800364a:	e7f3      	b.n	8003634 <_vfiprintf_r+0x44>
 800364c:	2300      	movs	r3, #0
 800364e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003650:	2320      	movs	r3, #32
 8003652:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003656:	f8cd 800c 	str.w	r8, [sp, #12]
 800365a:	2330      	movs	r3, #48	@ 0x30
 800365c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800380c <_vfiprintf_r+0x21c>
 8003660:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003664:	f04f 0901 	mov.w	r9, #1
 8003668:	4623      	mov	r3, r4
 800366a:	469a      	mov	sl, r3
 800366c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003670:	b10a      	cbz	r2, 8003676 <_vfiprintf_r+0x86>
 8003672:	2a25      	cmp	r2, #37	@ 0x25
 8003674:	d1f9      	bne.n	800366a <_vfiprintf_r+0x7a>
 8003676:	ebba 0b04 	subs.w	fp, sl, r4
 800367a:	d00b      	beq.n	8003694 <_vfiprintf_r+0xa4>
 800367c:	465b      	mov	r3, fp
 800367e:	4622      	mov	r2, r4
 8003680:	4629      	mov	r1, r5
 8003682:	4630      	mov	r0, r6
 8003684:	f7ff ffa1 	bl	80035ca <__sfputs_r>
 8003688:	3001      	adds	r0, #1
 800368a:	f000 80a7 	beq.w	80037dc <_vfiprintf_r+0x1ec>
 800368e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003690:	445a      	add	r2, fp
 8003692:	9209      	str	r2, [sp, #36]	@ 0x24
 8003694:	f89a 3000 	ldrb.w	r3, [sl]
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 809f 	beq.w	80037dc <_vfiprintf_r+0x1ec>
 800369e:	2300      	movs	r3, #0
 80036a0:	f04f 32ff 	mov.w	r2, #4294967295
 80036a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036a8:	f10a 0a01 	add.w	sl, sl, #1
 80036ac:	9304      	str	r3, [sp, #16]
 80036ae:	9307      	str	r3, [sp, #28]
 80036b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80036b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80036b6:	4654      	mov	r4, sl
 80036b8:	2205      	movs	r2, #5
 80036ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036be:	4853      	ldr	r0, [pc, #332]	@ (800380c <_vfiprintf_r+0x21c>)
 80036c0:	f7fc fd86 	bl	80001d0 <memchr>
 80036c4:	9a04      	ldr	r2, [sp, #16]
 80036c6:	b9d8      	cbnz	r0, 8003700 <_vfiprintf_r+0x110>
 80036c8:	06d1      	lsls	r1, r2, #27
 80036ca:	bf44      	itt	mi
 80036cc:	2320      	movmi	r3, #32
 80036ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80036d2:	0713      	lsls	r3, r2, #28
 80036d4:	bf44      	itt	mi
 80036d6:	232b      	movmi	r3, #43	@ 0x2b
 80036d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80036dc:	f89a 3000 	ldrb.w	r3, [sl]
 80036e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80036e2:	d015      	beq.n	8003710 <_vfiprintf_r+0x120>
 80036e4:	9a07      	ldr	r2, [sp, #28]
 80036e6:	4654      	mov	r4, sl
 80036e8:	2000      	movs	r0, #0
 80036ea:	f04f 0c0a 	mov.w	ip, #10
 80036ee:	4621      	mov	r1, r4
 80036f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036f4:	3b30      	subs	r3, #48	@ 0x30
 80036f6:	2b09      	cmp	r3, #9
 80036f8:	d94b      	bls.n	8003792 <_vfiprintf_r+0x1a2>
 80036fa:	b1b0      	cbz	r0, 800372a <_vfiprintf_r+0x13a>
 80036fc:	9207      	str	r2, [sp, #28]
 80036fe:	e014      	b.n	800372a <_vfiprintf_r+0x13a>
 8003700:	eba0 0308 	sub.w	r3, r0, r8
 8003704:	fa09 f303 	lsl.w	r3, r9, r3
 8003708:	4313      	orrs	r3, r2
 800370a:	9304      	str	r3, [sp, #16]
 800370c:	46a2      	mov	sl, r4
 800370e:	e7d2      	b.n	80036b6 <_vfiprintf_r+0xc6>
 8003710:	9b03      	ldr	r3, [sp, #12]
 8003712:	1d19      	adds	r1, r3, #4
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	9103      	str	r1, [sp, #12]
 8003718:	2b00      	cmp	r3, #0
 800371a:	bfbb      	ittet	lt
 800371c:	425b      	neglt	r3, r3
 800371e:	f042 0202 	orrlt.w	r2, r2, #2
 8003722:	9307      	strge	r3, [sp, #28]
 8003724:	9307      	strlt	r3, [sp, #28]
 8003726:	bfb8      	it	lt
 8003728:	9204      	strlt	r2, [sp, #16]
 800372a:	7823      	ldrb	r3, [r4, #0]
 800372c:	2b2e      	cmp	r3, #46	@ 0x2e
 800372e:	d10a      	bne.n	8003746 <_vfiprintf_r+0x156>
 8003730:	7863      	ldrb	r3, [r4, #1]
 8003732:	2b2a      	cmp	r3, #42	@ 0x2a
 8003734:	d132      	bne.n	800379c <_vfiprintf_r+0x1ac>
 8003736:	9b03      	ldr	r3, [sp, #12]
 8003738:	1d1a      	adds	r2, r3, #4
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	9203      	str	r2, [sp, #12]
 800373e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003742:	3402      	adds	r4, #2
 8003744:	9305      	str	r3, [sp, #20]
 8003746:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800381c <_vfiprintf_r+0x22c>
 800374a:	7821      	ldrb	r1, [r4, #0]
 800374c:	2203      	movs	r2, #3
 800374e:	4650      	mov	r0, sl
 8003750:	f7fc fd3e 	bl	80001d0 <memchr>
 8003754:	b138      	cbz	r0, 8003766 <_vfiprintf_r+0x176>
 8003756:	9b04      	ldr	r3, [sp, #16]
 8003758:	eba0 000a 	sub.w	r0, r0, sl
 800375c:	2240      	movs	r2, #64	@ 0x40
 800375e:	4082      	lsls	r2, r0
 8003760:	4313      	orrs	r3, r2
 8003762:	3401      	adds	r4, #1
 8003764:	9304      	str	r3, [sp, #16]
 8003766:	f814 1b01 	ldrb.w	r1, [r4], #1
 800376a:	4829      	ldr	r0, [pc, #164]	@ (8003810 <_vfiprintf_r+0x220>)
 800376c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003770:	2206      	movs	r2, #6
 8003772:	f7fc fd2d 	bl	80001d0 <memchr>
 8003776:	2800      	cmp	r0, #0
 8003778:	d03f      	beq.n	80037fa <_vfiprintf_r+0x20a>
 800377a:	4b26      	ldr	r3, [pc, #152]	@ (8003814 <_vfiprintf_r+0x224>)
 800377c:	bb1b      	cbnz	r3, 80037c6 <_vfiprintf_r+0x1d6>
 800377e:	9b03      	ldr	r3, [sp, #12]
 8003780:	3307      	adds	r3, #7
 8003782:	f023 0307 	bic.w	r3, r3, #7
 8003786:	3308      	adds	r3, #8
 8003788:	9303      	str	r3, [sp, #12]
 800378a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800378c:	443b      	add	r3, r7
 800378e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003790:	e76a      	b.n	8003668 <_vfiprintf_r+0x78>
 8003792:	fb0c 3202 	mla	r2, ip, r2, r3
 8003796:	460c      	mov	r4, r1
 8003798:	2001      	movs	r0, #1
 800379a:	e7a8      	b.n	80036ee <_vfiprintf_r+0xfe>
 800379c:	2300      	movs	r3, #0
 800379e:	3401      	adds	r4, #1
 80037a0:	9305      	str	r3, [sp, #20]
 80037a2:	4619      	mov	r1, r3
 80037a4:	f04f 0c0a 	mov.w	ip, #10
 80037a8:	4620      	mov	r0, r4
 80037aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037ae:	3a30      	subs	r2, #48	@ 0x30
 80037b0:	2a09      	cmp	r2, #9
 80037b2:	d903      	bls.n	80037bc <_vfiprintf_r+0x1cc>
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d0c6      	beq.n	8003746 <_vfiprintf_r+0x156>
 80037b8:	9105      	str	r1, [sp, #20]
 80037ba:	e7c4      	b.n	8003746 <_vfiprintf_r+0x156>
 80037bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80037c0:	4604      	mov	r4, r0
 80037c2:	2301      	movs	r3, #1
 80037c4:	e7f0      	b.n	80037a8 <_vfiprintf_r+0x1b8>
 80037c6:	ab03      	add	r3, sp, #12
 80037c8:	9300      	str	r3, [sp, #0]
 80037ca:	462a      	mov	r2, r5
 80037cc:	4b12      	ldr	r3, [pc, #72]	@ (8003818 <_vfiprintf_r+0x228>)
 80037ce:	a904      	add	r1, sp, #16
 80037d0:	4630      	mov	r0, r6
 80037d2:	f3af 8000 	nop.w
 80037d6:	4607      	mov	r7, r0
 80037d8:	1c78      	adds	r0, r7, #1
 80037da:	d1d6      	bne.n	800378a <_vfiprintf_r+0x19a>
 80037dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80037de:	07d9      	lsls	r1, r3, #31
 80037e0:	d405      	bmi.n	80037ee <_vfiprintf_r+0x1fe>
 80037e2:	89ab      	ldrh	r3, [r5, #12]
 80037e4:	059a      	lsls	r2, r3, #22
 80037e6:	d402      	bmi.n	80037ee <_vfiprintf_r+0x1fe>
 80037e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80037ea:	f7ff fddd 	bl	80033a8 <__retarget_lock_release_recursive>
 80037ee:	89ab      	ldrh	r3, [r5, #12]
 80037f0:	065b      	lsls	r3, r3, #25
 80037f2:	f53f af1f 	bmi.w	8003634 <_vfiprintf_r+0x44>
 80037f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80037f8:	e71e      	b.n	8003638 <_vfiprintf_r+0x48>
 80037fa:	ab03      	add	r3, sp, #12
 80037fc:	9300      	str	r3, [sp, #0]
 80037fe:	462a      	mov	r2, r5
 8003800:	4b05      	ldr	r3, [pc, #20]	@ (8003818 <_vfiprintf_r+0x228>)
 8003802:	a904      	add	r1, sp, #16
 8003804:	4630      	mov	r0, r6
 8003806:	f000 f879 	bl	80038fc <_printf_i>
 800380a:	e7e4      	b.n	80037d6 <_vfiprintf_r+0x1e6>
 800380c:	08004084 	.word	0x08004084
 8003810:	0800408e 	.word	0x0800408e
 8003814:	00000000 	.word	0x00000000
 8003818:	080035cb 	.word	0x080035cb
 800381c:	0800408a 	.word	0x0800408a

08003820 <_printf_common>:
 8003820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003824:	4616      	mov	r6, r2
 8003826:	4698      	mov	r8, r3
 8003828:	688a      	ldr	r2, [r1, #8]
 800382a:	690b      	ldr	r3, [r1, #16]
 800382c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003830:	4293      	cmp	r3, r2
 8003832:	bfb8      	it	lt
 8003834:	4613      	movlt	r3, r2
 8003836:	6033      	str	r3, [r6, #0]
 8003838:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800383c:	4607      	mov	r7, r0
 800383e:	460c      	mov	r4, r1
 8003840:	b10a      	cbz	r2, 8003846 <_printf_common+0x26>
 8003842:	3301      	adds	r3, #1
 8003844:	6033      	str	r3, [r6, #0]
 8003846:	6823      	ldr	r3, [r4, #0]
 8003848:	0699      	lsls	r1, r3, #26
 800384a:	bf42      	ittt	mi
 800384c:	6833      	ldrmi	r3, [r6, #0]
 800384e:	3302      	addmi	r3, #2
 8003850:	6033      	strmi	r3, [r6, #0]
 8003852:	6825      	ldr	r5, [r4, #0]
 8003854:	f015 0506 	ands.w	r5, r5, #6
 8003858:	d106      	bne.n	8003868 <_printf_common+0x48>
 800385a:	f104 0a19 	add.w	sl, r4, #25
 800385e:	68e3      	ldr	r3, [r4, #12]
 8003860:	6832      	ldr	r2, [r6, #0]
 8003862:	1a9b      	subs	r3, r3, r2
 8003864:	42ab      	cmp	r3, r5
 8003866:	dc26      	bgt.n	80038b6 <_printf_common+0x96>
 8003868:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800386c:	6822      	ldr	r2, [r4, #0]
 800386e:	3b00      	subs	r3, #0
 8003870:	bf18      	it	ne
 8003872:	2301      	movne	r3, #1
 8003874:	0692      	lsls	r2, r2, #26
 8003876:	d42b      	bmi.n	80038d0 <_printf_common+0xb0>
 8003878:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800387c:	4641      	mov	r1, r8
 800387e:	4638      	mov	r0, r7
 8003880:	47c8      	blx	r9
 8003882:	3001      	adds	r0, #1
 8003884:	d01e      	beq.n	80038c4 <_printf_common+0xa4>
 8003886:	6823      	ldr	r3, [r4, #0]
 8003888:	6922      	ldr	r2, [r4, #16]
 800388a:	f003 0306 	and.w	r3, r3, #6
 800388e:	2b04      	cmp	r3, #4
 8003890:	bf02      	ittt	eq
 8003892:	68e5      	ldreq	r5, [r4, #12]
 8003894:	6833      	ldreq	r3, [r6, #0]
 8003896:	1aed      	subeq	r5, r5, r3
 8003898:	68a3      	ldr	r3, [r4, #8]
 800389a:	bf0c      	ite	eq
 800389c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038a0:	2500      	movne	r5, #0
 80038a2:	4293      	cmp	r3, r2
 80038a4:	bfc4      	itt	gt
 80038a6:	1a9b      	subgt	r3, r3, r2
 80038a8:	18ed      	addgt	r5, r5, r3
 80038aa:	2600      	movs	r6, #0
 80038ac:	341a      	adds	r4, #26
 80038ae:	42b5      	cmp	r5, r6
 80038b0:	d11a      	bne.n	80038e8 <_printf_common+0xc8>
 80038b2:	2000      	movs	r0, #0
 80038b4:	e008      	b.n	80038c8 <_printf_common+0xa8>
 80038b6:	2301      	movs	r3, #1
 80038b8:	4652      	mov	r2, sl
 80038ba:	4641      	mov	r1, r8
 80038bc:	4638      	mov	r0, r7
 80038be:	47c8      	blx	r9
 80038c0:	3001      	adds	r0, #1
 80038c2:	d103      	bne.n	80038cc <_printf_common+0xac>
 80038c4:	f04f 30ff 	mov.w	r0, #4294967295
 80038c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038cc:	3501      	adds	r5, #1
 80038ce:	e7c6      	b.n	800385e <_printf_common+0x3e>
 80038d0:	18e1      	adds	r1, r4, r3
 80038d2:	1c5a      	adds	r2, r3, #1
 80038d4:	2030      	movs	r0, #48	@ 0x30
 80038d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80038da:	4422      	add	r2, r4
 80038dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80038e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80038e4:	3302      	adds	r3, #2
 80038e6:	e7c7      	b.n	8003878 <_printf_common+0x58>
 80038e8:	2301      	movs	r3, #1
 80038ea:	4622      	mov	r2, r4
 80038ec:	4641      	mov	r1, r8
 80038ee:	4638      	mov	r0, r7
 80038f0:	47c8      	blx	r9
 80038f2:	3001      	adds	r0, #1
 80038f4:	d0e6      	beq.n	80038c4 <_printf_common+0xa4>
 80038f6:	3601      	adds	r6, #1
 80038f8:	e7d9      	b.n	80038ae <_printf_common+0x8e>
	...

080038fc <_printf_i>:
 80038fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003900:	7e0f      	ldrb	r7, [r1, #24]
 8003902:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003904:	2f78      	cmp	r7, #120	@ 0x78
 8003906:	4691      	mov	r9, r2
 8003908:	4680      	mov	r8, r0
 800390a:	460c      	mov	r4, r1
 800390c:	469a      	mov	sl, r3
 800390e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003912:	d807      	bhi.n	8003924 <_printf_i+0x28>
 8003914:	2f62      	cmp	r7, #98	@ 0x62
 8003916:	d80a      	bhi.n	800392e <_printf_i+0x32>
 8003918:	2f00      	cmp	r7, #0
 800391a:	f000 80d1 	beq.w	8003ac0 <_printf_i+0x1c4>
 800391e:	2f58      	cmp	r7, #88	@ 0x58
 8003920:	f000 80b8 	beq.w	8003a94 <_printf_i+0x198>
 8003924:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003928:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800392c:	e03a      	b.n	80039a4 <_printf_i+0xa8>
 800392e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003932:	2b15      	cmp	r3, #21
 8003934:	d8f6      	bhi.n	8003924 <_printf_i+0x28>
 8003936:	a101      	add	r1, pc, #4	@ (adr r1, 800393c <_printf_i+0x40>)
 8003938:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800393c:	08003995 	.word	0x08003995
 8003940:	080039a9 	.word	0x080039a9
 8003944:	08003925 	.word	0x08003925
 8003948:	08003925 	.word	0x08003925
 800394c:	08003925 	.word	0x08003925
 8003950:	08003925 	.word	0x08003925
 8003954:	080039a9 	.word	0x080039a9
 8003958:	08003925 	.word	0x08003925
 800395c:	08003925 	.word	0x08003925
 8003960:	08003925 	.word	0x08003925
 8003964:	08003925 	.word	0x08003925
 8003968:	08003aa7 	.word	0x08003aa7
 800396c:	080039d3 	.word	0x080039d3
 8003970:	08003a61 	.word	0x08003a61
 8003974:	08003925 	.word	0x08003925
 8003978:	08003925 	.word	0x08003925
 800397c:	08003ac9 	.word	0x08003ac9
 8003980:	08003925 	.word	0x08003925
 8003984:	080039d3 	.word	0x080039d3
 8003988:	08003925 	.word	0x08003925
 800398c:	08003925 	.word	0x08003925
 8003990:	08003a69 	.word	0x08003a69
 8003994:	6833      	ldr	r3, [r6, #0]
 8003996:	1d1a      	adds	r2, r3, #4
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	6032      	str	r2, [r6, #0]
 800399c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80039a4:	2301      	movs	r3, #1
 80039a6:	e09c      	b.n	8003ae2 <_printf_i+0x1e6>
 80039a8:	6833      	ldr	r3, [r6, #0]
 80039aa:	6820      	ldr	r0, [r4, #0]
 80039ac:	1d19      	adds	r1, r3, #4
 80039ae:	6031      	str	r1, [r6, #0]
 80039b0:	0606      	lsls	r6, r0, #24
 80039b2:	d501      	bpl.n	80039b8 <_printf_i+0xbc>
 80039b4:	681d      	ldr	r5, [r3, #0]
 80039b6:	e003      	b.n	80039c0 <_printf_i+0xc4>
 80039b8:	0645      	lsls	r5, r0, #25
 80039ba:	d5fb      	bpl.n	80039b4 <_printf_i+0xb8>
 80039bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80039c0:	2d00      	cmp	r5, #0
 80039c2:	da03      	bge.n	80039cc <_printf_i+0xd0>
 80039c4:	232d      	movs	r3, #45	@ 0x2d
 80039c6:	426d      	negs	r5, r5
 80039c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80039cc:	4858      	ldr	r0, [pc, #352]	@ (8003b30 <_printf_i+0x234>)
 80039ce:	230a      	movs	r3, #10
 80039d0:	e011      	b.n	80039f6 <_printf_i+0xfa>
 80039d2:	6821      	ldr	r1, [r4, #0]
 80039d4:	6833      	ldr	r3, [r6, #0]
 80039d6:	0608      	lsls	r0, r1, #24
 80039d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80039dc:	d402      	bmi.n	80039e4 <_printf_i+0xe8>
 80039de:	0649      	lsls	r1, r1, #25
 80039e0:	bf48      	it	mi
 80039e2:	b2ad      	uxthmi	r5, r5
 80039e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80039e6:	4852      	ldr	r0, [pc, #328]	@ (8003b30 <_printf_i+0x234>)
 80039e8:	6033      	str	r3, [r6, #0]
 80039ea:	bf14      	ite	ne
 80039ec:	230a      	movne	r3, #10
 80039ee:	2308      	moveq	r3, #8
 80039f0:	2100      	movs	r1, #0
 80039f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80039f6:	6866      	ldr	r6, [r4, #4]
 80039f8:	60a6      	str	r6, [r4, #8]
 80039fa:	2e00      	cmp	r6, #0
 80039fc:	db05      	blt.n	8003a0a <_printf_i+0x10e>
 80039fe:	6821      	ldr	r1, [r4, #0]
 8003a00:	432e      	orrs	r6, r5
 8003a02:	f021 0104 	bic.w	r1, r1, #4
 8003a06:	6021      	str	r1, [r4, #0]
 8003a08:	d04b      	beq.n	8003aa2 <_printf_i+0x1a6>
 8003a0a:	4616      	mov	r6, r2
 8003a0c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a10:	fb03 5711 	mls	r7, r3, r1, r5
 8003a14:	5dc7      	ldrb	r7, [r0, r7]
 8003a16:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a1a:	462f      	mov	r7, r5
 8003a1c:	42bb      	cmp	r3, r7
 8003a1e:	460d      	mov	r5, r1
 8003a20:	d9f4      	bls.n	8003a0c <_printf_i+0x110>
 8003a22:	2b08      	cmp	r3, #8
 8003a24:	d10b      	bne.n	8003a3e <_printf_i+0x142>
 8003a26:	6823      	ldr	r3, [r4, #0]
 8003a28:	07df      	lsls	r7, r3, #31
 8003a2a:	d508      	bpl.n	8003a3e <_printf_i+0x142>
 8003a2c:	6923      	ldr	r3, [r4, #16]
 8003a2e:	6861      	ldr	r1, [r4, #4]
 8003a30:	4299      	cmp	r1, r3
 8003a32:	bfde      	ittt	le
 8003a34:	2330      	movle	r3, #48	@ 0x30
 8003a36:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a3a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a3e:	1b92      	subs	r2, r2, r6
 8003a40:	6122      	str	r2, [r4, #16]
 8003a42:	f8cd a000 	str.w	sl, [sp]
 8003a46:	464b      	mov	r3, r9
 8003a48:	aa03      	add	r2, sp, #12
 8003a4a:	4621      	mov	r1, r4
 8003a4c:	4640      	mov	r0, r8
 8003a4e:	f7ff fee7 	bl	8003820 <_printf_common>
 8003a52:	3001      	adds	r0, #1
 8003a54:	d14a      	bne.n	8003aec <_printf_i+0x1f0>
 8003a56:	f04f 30ff 	mov.w	r0, #4294967295
 8003a5a:	b004      	add	sp, #16
 8003a5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a60:	6823      	ldr	r3, [r4, #0]
 8003a62:	f043 0320 	orr.w	r3, r3, #32
 8003a66:	6023      	str	r3, [r4, #0]
 8003a68:	4832      	ldr	r0, [pc, #200]	@ (8003b34 <_printf_i+0x238>)
 8003a6a:	2778      	movs	r7, #120	@ 0x78
 8003a6c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003a70:	6823      	ldr	r3, [r4, #0]
 8003a72:	6831      	ldr	r1, [r6, #0]
 8003a74:	061f      	lsls	r7, r3, #24
 8003a76:	f851 5b04 	ldr.w	r5, [r1], #4
 8003a7a:	d402      	bmi.n	8003a82 <_printf_i+0x186>
 8003a7c:	065f      	lsls	r7, r3, #25
 8003a7e:	bf48      	it	mi
 8003a80:	b2ad      	uxthmi	r5, r5
 8003a82:	6031      	str	r1, [r6, #0]
 8003a84:	07d9      	lsls	r1, r3, #31
 8003a86:	bf44      	itt	mi
 8003a88:	f043 0320 	orrmi.w	r3, r3, #32
 8003a8c:	6023      	strmi	r3, [r4, #0]
 8003a8e:	b11d      	cbz	r5, 8003a98 <_printf_i+0x19c>
 8003a90:	2310      	movs	r3, #16
 8003a92:	e7ad      	b.n	80039f0 <_printf_i+0xf4>
 8003a94:	4826      	ldr	r0, [pc, #152]	@ (8003b30 <_printf_i+0x234>)
 8003a96:	e7e9      	b.n	8003a6c <_printf_i+0x170>
 8003a98:	6823      	ldr	r3, [r4, #0]
 8003a9a:	f023 0320 	bic.w	r3, r3, #32
 8003a9e:	6023      	str	r3, [r4, #0]
 8003aa0:	e7f6      	b.n	8003a90 <_printf_i+0x194>
 8003aa2:	4616      	mov	r6, r2
 8003aa4:	e7bd      	b.n	8003a22 <_printf_i+0x126>
 8003aa6:	6833      	ldr	r3, [r6, #0]
 8003aa8:	6825      	ldr	r5, [r4, #0]
 8003aaa:	6961      	ldr	r1, [r4, #20]
 8003aac:	1d18      	adds	r0, r3, #4
 8003aae:	6030      	str	r0, [r6, #0]
 8003ab0:	062e      	lsls	r6, r5, #24
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	d501      	bpl.n	8003aba <_printf_i+0x1be>
 8003ab6:	6019      	str	r1, [r3, #0]
 8003ab8:	e002      	b.n	8003ac0 <_printf_i+0x1c4>
 8003aba:	0668      	lsls	r0, r5, #25
 8003abc:	d5fb      	bpl.n	8003ab6 <_printf_i+0x1ba>
 8003abe:	8019      	strh	r1, [r3, #0]
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	6123      	str	r3, [r4, #16]
 8003ac4:	4616      	mov	r6, r2
 8003ac6:	e7bc      	b.n	8003a42 <_printf_i+0x146>
 8003ac8:	6833      	ldr	r3, [r6, #0]
 8003aca:	1d1a      	adds	r2, r3, #4
 8003acc:	6032      	str	r2, [r6, #0]
 8003ace:	681e      	ldr	r6, [r3, #0]
 8003ad0:	6862      	ldr	r2, [r4, #4]
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	4630      	mov	r0, r6
 8003ad6:	f7fc fb7b 	bl	80001d0 <memchr>
 8003ada:	b108      	cbz	r0, 8003ae0 <_printf_i+0x1e4>
 8003adc:	1b80      	subs	r0, r0, r6
 8003ade:	6060      	str	r0, [r4, #4]
 8003ae0:	6863      	ldr	r3, [r4, #4]
 8003ae2:	6123      	str	r3, [r4, #16]
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003aea:	e7aa      	b.n	8003a42 <_printf_i+0x146>
 8003aec:	6923      	ldr	r3, [r4, #16]
 8003aee:	4632      	mov	r2, r6
 8003af0:	4649      	mov	r1, r9
 8003af2:	4640      	mov	r0, r8
 8003af4:	47d0      	blx	sl
 8003af6:	3001      	adds	r0, #1
 8003af8:	d0ad      	beq.n	8003a56 <_printf_i+0x15a>
 8003afa:	6823      	ldr	r3, [r4, #0]
 8003afc:	079b      	lsls	r3, r3, #30
 8003afe:	d413      	bmi.n	8003b28 <_printf_i+0x22c>
 8003b00:	68e0      	ldr	r0, [r4, #12]
 8003b02:	9b03      	ldr	r3, [sp, #12]
 8003b04:	4298      	cmp	r0, r3
 8003b06:	bfb8      	it	lt
 8003b08:	4618      	movlt	r0, r3
 8003b0a:	e7a6      	b.n	8003a5a <_printf_i+0x15e>
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	4632      	mov	r2, r6
 8003b10:	4649      	mov	r1, r9
 8003b12:	4640      	mov	r0, r8
 8003b14:	47d0      	blx	sl
 8003b16:	3001      	adds	r0, #1
 8003b18:	d09d      	beq.n	8003a56 <_printf_i+0x15a>
 8003b1a:	3501      	adds	r5, #1
 8003b1c:	68e3      	ldr	r3, [r4, #12]
 8003b1e:	9903      	ldr	r1, [sp, #12]
 8003b20:	1a5b      	subs	r3, r3, r1
 8003b22:	42ab      	cmp	r3, r5
 8003b24:	dcf2      	bgt.n	8003b0c <_printf_i+0x210>
 8003b26:	e7eb      	b.n	8003b00 <_printf_i+0x204>
 8003b28:	2500      	movs	r5, #0
 8003b2a:	f104 0619 	add.w	r6, r4, #25
 8003b2e:	e7f5      	b.n	8003b1c <_printf_i+0x220>
 8003b30:	08004095 	.word	0x08004095
 8003b34:	080040a6 	.word	0x080040a6

08003b38 <__sflush_r>:
 8003b38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b40:	0716      	lsls	r6, r2, #28
 8003b42:	4605      	mov	r5, r0
 8003b44:	460c      	mov	r4, r1
 8003b46:	d454      	bmi.n	8003bf2 <__sflush_r+0xba>
 8003b48:	684b      	ldr	r3, [r1, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	dc02      	bgt.n	8003b54 <__sflush_r+0x1c>
 8003b4e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	dd48      	ble.n	8003be6 <__sflush_r+0xae>
 8003b54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003b56:	2e00      	cmp	r6, #0
 8003b58:	d045      	beq.n	8003be6 <__sflush_r+0xae>
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003b60:	682f      	ldr	r7, [r5, #0]
 8003b62:	6a21      	ldr	r1, [r4, #32]
 8003b64:	602b      	str	r3, [r5, #0]
 8003b66:	d030      	beq.n	8003bca <__sflush_r+0x92>
 8003b68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003b6a:	89a3      	ldrh	r3, [r4, #12]
 8003b6c:	0759      	lsls	r1, r3, #29
 8003b6e:	d505      	bpl.n	8003b7c <__sflush_r+0x44>
 8003b70:	6863      	ldr	r3, [r4, #4]
 8003b72:	1ad2      	subs	r2, r2, r3
 8003b74:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003b76:	b10b      	cbz	r3, 8003b7c <__sflush_r+0x44>
 8003b78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003b7a:	1ad2      	subs	r2, r2, r3
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003b80:	6a21      	ldr	r1, [r4, #32]
 8003b82:	4628      	mov	r0, r5
 8003b84:	47b0      	blx	r6
 8003b86:	1c43      	adds	r3, r0, #1
 8003b88:	89a3      	ldrh	r3, [r4, #12]
 8003b8a:	d106      	bne.n	8003b9a <__sflush_r+0x62>
 8003b8c:	6829      	ldr	r1, [r5, #0]
 8003b8e:	291d      	cmp	r1, #29
 8003b90:	d82b      	bhi.n	8003bea <__sflush_r+0xb2>
 8003b92:	4a2a      	ldr	r2, [pc, #168]	@ (8003c3c <__sflush_r+0x104>)
 8003b94:	40ca      	lsrs	r2, r1
 8003b96:	07d6      	lsls	r6, r2, #31
 8003b98:	d527      	bpl.n	8003bea <__sflush_r+0xb2>
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	6062      	str	r2, [r4, #4]
 8003b9e:	04d9      	lsls	r1, r3, #19
 8003ba0:	6922      	ldr	r2, [r4, #16]
 8003ba2:	6022      	str	r2, [r4, #0]
 8003ba4:	d504      	bpl.n	8003bb0 <__sflush_r+0x78>
 8003ba6:	1c42      	adds	r2, r0, #1
 8003ba8:	d101      	bne.n	8003bae <__sflush_r+0x76>
 8003baa:	682b      	ldr	r3, [r5, #0]
 8003bac:	b903      	cbnz	r3, 8003bb0 <__sflush_r+0x78>
 8003bae:	6560      	str	r0, [r4, #84]	@ 0x54
 8003bb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003bb2:	602f      	str	r7, [r5, #0]
 8003bb4:	b1b9      	cbz	r1, 8003be6 <__sflush_r+0xae>
 8003bb6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003bba:	4299      	cmp	r1, r3
 8003bbc:	d002      	beq.n	8003bc4 <__sflush_r+0x8c>
 8003bbe:	4628      	mov	r0, r5
 8003bc0:	f7ff fbf4 	bl	80033ac <_free_r>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	6363      	str	r3, [r4, #52]	@ 0x34
 8003bc8:	e00d      	b.n	8003be6 <__sflush_r+0xae>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	4628      	mov	r0, r5
 8003bce:	47b0      	blx	r6
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	1c50      	adds	r0, r2, #1
 8003bd4:	d1c9      	bne.n	8003b6a <__sflush_r+0x32>
 8003bd6:	682b      	ldr	r3, [r5, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d0c6      	beq.n	8003b6a <__sflush_r+0x32>
 8003bdc:	2b1d      	cmp	r3, #29
 8003bde:	d001      	beq.n	8003be4 <__sflush_r+0xac>
 8003be0:	2b16      	cmp	r3, #22
 8003be2:	d11e      	bne.n	8003c22 <__sflush_r+0xea>
 8003be4:	602f      	str	r7, [r5, #0]
 8003be6:	2000      	movs	r0, #0
 8003be8:	e022      	b.n	8003c30 <__sflush_r+0xf8>
 8003bea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bee:	b21b      	sxth	r3, r3
 8003bf0:	e01b      	b.n	8003c2a <__sflush_r+0xf2>
 8003bf2:	690f      	ldr	r7, [r1, #16]
 8003bf4:	2f00      	cmp	r7, #0
 8003bf6:	d0f6      	beq.n	8003be6 <__sflush_r+0xae>
 8003bf8:	0793      	lsls	r3, r2, #30
 8003bfa:	680e      	ldr	r6, [r1, #0]
 8003bfc:	bf08      	it	eq
 8003bfe:	694b      	ldreq	r3, [r1, #20]
 8003c00:	600f      	str	r7, [r1, #0]
 8003c02:	bf18      	it	ne
 8003c04:	2300      	movne	r3, #0
 8003c06:	eba6 0807 	sub.w	r8, r6, r7
 8003c0a:	608b      	str	r3, [r1, #8]
 8003c0c:	f1b8 0f00 	cmp.w	r8, #0
 8003c10:	dde9      	ble.n	8003be6 <__sflush_r+0xae>
 8003c12:	6a21      	ldr	r1, [r4, #32]
 8003c14:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003c16:	4643      	mov	r3, r8
 8003c18:	463a      	mov	r2, r7
 8003c1a:	4628      	mov	r0, r5
 8003c1c:	47b0      	blx	r6
 8003c1e:	2800      	cmp	r0, #0
 8003c20:	dc08      	bgt.n	8003c34 <__sflush_r+0xfc>
 8003c22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c2a:	81a3      	strh	r3, [r4, #12]
 8003c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c34:	4407      	add	r7, r0
 8003c36:	eba8 0800 	sub.w	r8, r8, r0
 8003c3a:	e7e7      	b.n	8003c0c <__sflush_r+0xd4>
 8003c3c:	20400001 	.word	0x20400001

08003c40 <_fflush_r>:
 8003c40:	b538      	push	{r3, r4, r5, lr}
 8003c42:	690b      	ldr	r3, [r1, #16]
 8003c44:	4605      	mov	r5, r0
 8003c46:	460c      	mov	r4, r1
 8003c48:	b913      	cbnz	r3, 8003c50 <_fflush_r+0x10>
 8003c4a:	2500      	movs	r5, #0
 8003c4c:	4628      	mov	r0, r5
 8003c4e:	bd38      	pop	{r3, r4, r5, pc}
 8003c50:	b118      	cbz	r0, 8003c5a <_fflush_r+0x1a>
 8003c52:	6a03      	ldr	r3, [r0, #32]
 8003c54:	b90b      	cbnz	r3, 8003c5a <_fflush_r+0x1a>
 8003c56:	f7ff faa1 	bl	800319c <__sinit>
 8003c5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d0f3      	beq.n	8003c4a <_fflush_r+0xa>
 8003c62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003c64:	07d0      	lsls	r0, r2, #31
 8003c66:	d404      	bmi.n	8003c72 <_fflush_r+0x32>
 8003c68:	0599      	lsls	r1, r3, #22
 8003c6a:	d402      	bmi.n	8003c72 <_fflush_r+0x32>
 8003c6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c6e:	f7ff fb9a 	bl	80033a6 <__retarget_lock_acquire_recursive>
 8003c72:	4628      	mov	r0, r5
 8003c74:	4621      	mov	r1, r4
 8003c76:	f7ff ff5f 	bl	8003b38 <__sflush_r>
 8003c7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c7c:	07da      	lsls	r2, r3, #31
 8003c7e:	4605      	mov	r5, r0
 8003c80:	d4e4      	bmi.n	8003c4c <_fflush_r+0xc>
 8003c82:	89a3      	ldrh	r3, [r4, #12]
 8003c84:	059b      	lsls	r3, r3, #22
 8003c86:	d4e1      	bmi.n	8003c4c <_fflush_r+0xc>
 8003c88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c8a:	f7ff fb8d 	bl	80033a8 <__retarget_lock_release_recursive>
 8003c8e:	e7dd      	b.n	8003c4c <_fflush_r+0xc>

08003c90 <__swbuf_r>:
 8003c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c92:	460e      	mov	r6, r1
 8003c94:	4614      	mov	r4, r2
 8003c96:	4605      	mov	r5, r0
 8003c98:	b118      	cbz	r0, 8003ca2 <__swbuf_r+0x12>
 8003c9a:	6a03      	ldr	r3, [r0, #32]
 8003c9c:	b90b      	cbnz	r3, 8003ca2 <__swbuf_r+0x12>
 8003c9e:	f7ff fa7d 	bl	800319c <__sinit>
 8003ca2:	69a3      	ldr	r3, [r4, #24]
 8003ca4:	60a3      	str	r3, [r4, #8]
 8003ca6:	89a3      	ldrh	r3, [r4, #12]
 8003ca8:	071a      	lsls	r2, r3, #28
 8003caa:	d501      	bpl.n	8003cb0 <__swbuf_r+0x20>
 8003cac:	6923      	ldr	r3, [r4, #16]
 8003cae:	b943      	cbnz	r3, 8003cc2 <__swbuf_r+0x32>
 8003cb0:	4621      	mov	r1, r4
 8003cb2:	4628      	mov	r0, r5
 8003cb4:	f000 f82a 	bl	8003d0c <__swsetup_r>
 8003cb8:	b118      	cbz	r0, 8003cc2 <__swbuf_r+0x32>
 8003cba:	f04f 37ff 	mov.w	r7, #4294967295
 8003cbe:	4638      	mov	r0, r7
 8003cc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cc2:	6823      	ldr	r3, [r4, #0]
 8003cc4:	6922      	ldr	r2, [r4, #16]
 8003cc6:	1a98      	subs	r0, r3, r2
 8003cc8:	6963      	ldr	r3, [r4, #20]
 8003cca:	b2f6      	uxtb	r6, r6
 8003ccc:	4283      	cmp	r3, r0
 8003cce:	4637      	mov	r7, r6
 8003cd0:	dc05      	bgt.n	8003cde <__swbuf_r+0x4e>
 8003cd2:	4621      	mov	r1, r4
 8003cd4:	4628      	mov	r0, r5
 8003cd6:	f7ff ffb3 	bl	8003c40 <_fflush_r>
 8003cda:	2800      	cmp	r0, #0
 8003cdc:	d1ed      	bne.n	8003cba <__swbuf_r+0x2a>
 8003cde:	68a3      	ldr	r3, [r4, #8]
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	60a3      	str	r3, [r4, #8]
 8003ce4:	6823      	ldr	r3, [r4, #0]
 8003ce6:	1c5a      	adds	r2, r3, #1
 8003ce8:	6022      	str	r2, [r4, #0]
 8003cea:	701e      	strb	r6, [r3, #0]
 8003cec:	6962      	ldr	r2, [r4, #20]
 8003cee:	1c43      	adds	r3, r0, #1
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d004      	beq.n	8003cfe <__swbuf_r+0x6e>
 8003cf4:	89a3      	ldrh	r3, [r4, #12]
 8003cf6:	07db      	lsls	r3, r3, #31
 8003cf8:	d5e1      	bpl.n	8003cbe <__swbuf_r+0x2e>
 8003cfa:	2e0a      	cmp	r6, #10
 8003cfc:	d1df      	bne.n	8003cbe <__swbuf_r+0x2e>
 8003cfe:	4621      	mov	r1, r4
 8003d00:	4628      	mov	r0, r5
 8003d02:	f7ff ff9d 	bl	8003c40 <_fflush_r>
 8003d06:	2800      	cmp	r0, #0
 8003d08:	d0d9      	beq.n	8003cbe <__swbuf_r+0x2e>
 8003d0a:	e7d6      	b.n	8003cba <__swbuf_r+0x2a>

08003d0c <__swsetup_r>:
 8003d0c:	b538      	push	{r3, r4, r5, lr}
 8003d0e:	4b29      	ldr	r3, [pc, #164]	@ (8003db4 <__swsetup_r+0xa8>)
 8003d10:	4605      	mov	r5, r0
 8003d12:	6818      	ldr	r0, [r3, #0]
 8003d14:	460c      	mov	r4, r1
 8003d16:	b118      	cbz	r0, 8003d20 <__swsetup_r+0x14>
 8003d18:	6a03      	ldr	r3, [r0, #32]
 8003d1a:	b90b      	cbnz	r3, 8003d20 <__swsetup_r+0x14>
 8003d1c:	f7ff fa3e 	bl	800319c <__sinit>
 8003d20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d24:	0719      	lsls	r1, r3, #28
 8003d26:	d422      	bmi.n	8003d6e <__swsetup_r+0x62>
 8003d28:	06da      	lsls	r2, r3, #27
 8003d2a:	d407      	bmi.n	8003d3c <__swsetup_r+0x30>
 8003d2c:	2209      	movs	r2, #9
 8003d2e:	602a      	str	r2, [r5, #0]
 8003d30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d34:	81a3      	strh	r3, [r4, #12]
 8003d36:	f04f 30ff 	mov.w	r0, #4294967295
 8003d3a:	e033      	b.n	8003da4 <__swsetup_r+0x98>
 8003d3c:	0758      	lsls	r0, r3, #29
 8003d3e:	d512      	bpl.n	8003d66 <__swsetup_r+0x5a>
 8003d40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d42:	b141      	cbz	r1, 8003d56 <__swsetup_r+0x4a>
 8003d44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003d48:	4299      	cmp	r1, r3
 8003d4a:	d002      	beq.n	8003d52 <__swsetup_r+0x46>
 8003d4c:	4628      	mov	r0, r5
 8003d4e:	f7ff fb2d 	bl	80033ac <_free_r>
 8003d52:	2300      	movs	r3, #0
 8003d54:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d56:	89a3      	ldrh	r3, [r4, #12]
 8003d58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003d5c:	81a3      	strh	r3, [r4, #12]
 8003d5e:	2300      	movs	r3, #0
 8003d60:	6063      	str	r3, [r4, #4]
 8003d62:	6923      	ldr	r3, [r4, #16]
 8003d64:	6023      	str	r3, [r4, #0]
 8003d66:	89a3      	ldrh	r3, [r4, #12]
 8003d68:	f043 0308 	orr.w	r3, r3, #8
 8003d6c:	81a3      	strh	r3, [r4, #12]
 8003d6e:	6923      	ldr	r3, [r4, #16]
 8003d70:	b94b      	cbnz	r3, 8003d86 <__swsetup_r+0x7a>
 8003d72:	89a3      	ldrh	r3, [r4, #12]
 8003d74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003d78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d7c:	d003      	beq.n	8003d86 <__swsetup_r+0x7a>
 8003d7e:	4621      	mov	r1, r4
 8003d80:	4628      	mov	r0, r5
 8003d82:	f000 f84f 	bl	8003e24 <__smakebuf_r>
 8003d86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d8a:	f013 0201 	ands.w	r2, r3, #1
 8003d8e:	d00a      	beq.n	8003da6 <__swsetup_r+0x9a>
 8003d90:	2200      	movs	r2, #0
 8003d92:	60a2      	str	r2, [r4, #8]
 8003d94:	6962      	ldr	r2, [r4, #20]
 8003d96:	4252      	negs	r2, r2
 8003d98:	61a2      	str	r2, [r4, #24]
 8003d9a:	6922      	ldr	r2, [r4, #16]
 8003d9c:	b942      	cbnz	r2, 8003db0 <__swsetup_r+0xa4>
 8003d9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003da2:	d1c5      	bne.n	8003d30 <__swsetup_r+0x24>
 8003da4:	bd38      	pop	{r3, r4, r5, pc}
 8003da6:	0799      	lsls	r1, r3, #30
 8003da8:	bf58      	it	pl
 8003daa:	6962      	ldrpl	r2, [r4, #20]
 8003dac:	60a2      	str	r2, [r4, #8]
 8003dae:	e7f4      	b.n	8003d9a <__swsetup_r+0x8e>
 8003db0:	2000      	movs	r0, #0
 8003db2:	e7f7      	b.n	8003da4 <__swsetup_r+0x98>
 8003db4:	20000018 	.word	0x20000018

08003db8 <_sbrk_r>:
 8003db8:	b538      	push	{r3, r4, r5, lr}
 8003dba:	4d06      	ldr	r5, [pc, #24]	@ (8003dd4 <_sbrk_r+0x1c>)
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	4604      	mov	r4, r0
 8003dc0:	4608      	mov	r0, r1
 8003dc2:	602b      	str	r3, [r5, #0]
 8003dc4:	f7fc ffc6 	bl	8000d54 <_sbrk>
 8003dc8:	1c43      	adds	r3, r0, #1
 8003dca:	d102      	bne.n	8003dd2 <_sbrk_r+0x1a>
 8003dcc:	682b      	ldr	r3, [r5, #0]
 8003dce:	b103      	cbz	r3, 8003dd2 <_sbrk_r+0x1a>
 8003dd0:	6023      	str	r3, [r4, #0]
 8003dd2:	bd38      	pop	{r3, r4, r5, pc}
 8003dd4:	20000254 	.word	0x20000254

08003dd8 <__swhatbuf_r>:
 8003dd8:	b570      	push	{r4, r5, r6, lr}
 8003dda:	460c      	mov	r4, r1
 8003ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003de0:	2900      	cmp	r1, #0
 8003de2:	b096      	sub	sp, #88	@ 0x58
 8003de4:	4615      	mov	r5, r2
 8003de6:	461e      	mov	r6, r3
 8003de8:	da0d      	bge.n	8003e06 <__swhatbuf_r+0x2e>
 8003dea:	89a3      	ldrh	r3, [r4, #12]
 8003dec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003df0:	f04f 0100 	mov.w	r1, #0
 8003df4:	bf14      	ite	ne
 8003df6:	2340      	movne	r3, #64	@ 0x40
 8003df8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	6031      	str	r1, [r6, #0]
 8003e00:	602b      	str	r3, [r5, #0]
 8003e02:	b016      	add	sp, #88	@ 0x58
 8003e04:	bd70      	pop	{r4, r5, r6, pc}
 8003e06:	466a      	mov	r2, sp
 8003e08:	f000 f848 	bl	8003e9c <_fstat_r>
 8003e0c:	2800      	cmp	r0, #0
 8003e0e:	dbec      	blt.n	8003dea <__swhatbuf_r+0x12>
 8003e10:	9901      	ldr	r1, [sp, #4]
 8003e12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003e16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003e1a:	4259      	negs	r1, r3
 8003e1c:	4159      	adcs	r1, r3
 8003e1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e22:	e7eb      	b.n	8003dfc <__swhatbuf_r+0x24>

08003e24 <__smakebuf_r>:
 8003e24:	898b      	ldrh	r3, [r1, #12]
 8003e26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e28:	079d      	lsls	r5, r3, #30
 8003e2a:	4606      	mov	r6, r0
 8003e2c:	460c      	mov	r4, r1
 8003e2e:	d507      	bpl.n	8003e40 <__smakebuf_r+0x1c>
 8003e30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003e34:	6023      	str	r3, [r4, #0]
 8003e36:	6123      	str	r3, [r4, #16]
 8003e38:	2301      	movs	r3, #1
 8003e3a:	6163      	str	r3, [r4, #20]
 8003e3c:	b003      	add	sp, #12
 8003e3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e40:	ab01      	add	r3, sp, #4
 8003e42:	466a      	mov	r2, sp
 8003e44:	f7ff ffc8 	bl	8003dd8 <__swhatbuf_r>
 8003e48:	9f00      	ldr	r7, [sp, #0]
 8003e4a:	4605      	mov	r5, r0
 8003e4c:	4639      	mov	r1, r7
 8003e4e:	4630      	mov	r0, r6
 8003e50:	f7ff fb18 	bl	8003484 <_malloc_r>
 8003e54:	b948      	cbnz	r0, 8003e6a <__smakebuf_r+0x46>
 8003e56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e5a:	059a      	lsls	r2, r3, #22
 8003e5c:	d4ee      	bmi.n	8003e3c <__smakebuf_r+0x18>
 8003e5e:	f023 0303 	bic.w	r3, r3, #3
 8003e62:	f043 0302 	orr.w	r3, r3, #2
 8003e66:	81a3      	strh	r3, [r4, #12]
 8003e68:	e7e2      	b.n	8003e30 <__smakebuf_r+0xc>
 8003e6a:	89a3      	ldrh	r3, [r4, #12]
 8003e6c:	6020      	str	r0, [r4, #0]
 8003e6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e72:	81a3      	strh	r3, [r4, #12]
 8003e74:	9b01      	ldr	r3, [sp, #4]
 8003e76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003e7a:	b15b      	cbz	r3, 8003e94 <__smakebuf_r+0x70>
 8003e7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e80:	4630      	mov	r0, r6
 8003e82:	f000 f81d 	bl	8003ec0 <_isatty_r>
 8003e86:	b128      	cbz	r0, 8003e94 <__smakebuf_r+0x70>
 8003e88:	89a3      	ldrh	r3, [r4, #12]
 8003e8a:	f023 0303 	bic.w	r3, r3, #3
 8003e8e:	f043 0301 	orr.w	r3, r3, #1
 8003e92:	81a3      	strh	r3, [r4, #12]
 8003e94:	89a3      	ldrh	r3, [r4, #12]
 8003e96:	431d      	orrs	r5, r3
 8003e98:	81a5      	strh	r5, [r4, #12]
 8003e9a:	e7cf      	b.n	8003e3c <__smakebuf_r+0x18>

08003e9c <_fstat_r>:
 8003e9c:	b538      	push	{r3, r4, r5, lr}
 8003e9e:	4d07      	ldr	r5, [pc, #28]	@ (8003ebc <_fstat_r+0x20>)
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	4604      	mov	r4, r0
 8003ea4:	4608      	mov	r0, r1
 8003ea6:	4611      	mov	r1, r2
 8003ea8:	602b      	str	r3, [r5, #0]
 8003eaa:	f7fc ff2b 	bl	8000d04 <_fstat>
 8003eae:	1c43      	adds	r3, r0, #1
 8003eb0:	d102      	bne.n	8003eb8 <_fstat_r+0x1c>
 8003eb2:	682b      	ldr	r3, [r5, #0]
 8003eb4:	b103      	cbz	r3, 8003eb8 <_fstat_r+0x1c>
 8003eb6:	6023      	str	r3, [r4, #0]
 8003eb8:	bd38      	pop	{r3, r4, r5, pc}
 8003eba:	bf00      	nop
 8003ebc:	20000254 	.word	0x20000254

08003ec0 <_isatty_r>:
 8003ec0:	b538      	push	{r3, r4, r5, lr}
 8003ec2:	4d06      	ldr	r5, [pc, #24]	@ (8003edc <_isatty_r+0x1c>)
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	4604      	mov	r4, r0
 8003ec8:	4608      	mov	r0, r1
 8003eca:	602b      	str	r3, [r5, #0]
 8003ecc:	f7fc ff2a 	bl	8000d24 <_isatty>
 8003ed0:	1c43      	adds	r3, r0, #1
 8003ed2:	d102      	bne.n	8003eda <_isatty_r+0x1a>
 8003ed4:	682b      	ldr	r3, [r5, #0]
 8003ed6:	b103      	cbz	r3, 8003eda <_isatty_r+0x1a>
 8003ed8:	6023      	str	r3, [r4, #0]
 8003eda:	bd38      	pop	{r3, r4, r5, pc}
 8003edc:	20000254 	.word	0x20000254

08003ee0 <_init>:
 8003ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ee2:	bf00      	nop
 8003ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ee6:	bc08      	pop	{r3}
 8003ee8:	469e      	mov	lr, r3
 8003eea:	4770      	bx	lr

08003eec <_fini>:
 8003eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003eee:	bf00      	nop
 8003ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ef2:	bc08      	pop	{r3}
 8003ef4:	469e      	mov	lr, r3
 8003ef6:	4770      	bx	lr
