//------------------------------------------------------------------------------
// File        : tb_dclk.sv
// Author      : <G Lepakshi /1BM23EC087 >
// Created     : <2026-01-04>
// Module      : tb_d_clk
// Project     : SystemVerilog and Verification (23EC6PE2SV),
//               Faculty: Prof. Ajaykumar Devarapalli
//
// Description : Simple testbench for digital clock. Randomizes inputs and uses a
//               covergroup to measure input combination coverage.
//------------------------------------------------------------------------------
module tb;

logic clk=0,rst;
logic [5:0] sec,min;

digital_clock dut(.*);

always #5 clk=!clk;

// Transition bins â†’ KEY for Cadence coverage
covergroup clk_cg @(posedge clk);
    sec_cp : coverpoint sec {
        bins rollover = (59 => 0);
    }
endgroup

clk_cg cg=new();

initial begin
    $shm_open("waves.shm");
    $shm_probe("AS");

    rst=1;
    repeat(2) @(posedge clk);
    rst=0;

    repeat(130) begin
        @(posedge clk);
        cg.sample();
    end

    $display("Coverage=%0.2f%%",cg.get_inst_coverage());
    $finish;
end

endmodule
