Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 08:47:36 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_36_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.907ns (27.328%)  route 2.412ns (72.672%))
  Logic Levels:           9  (CARRY8=3 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 7.021 - 4.000 ) 
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.732ns (routing 1.802ns, distribution 0.930ns)
  Clock Net Delay (Destination): 2.361ns (routing 1.636ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=13913, routed)       2.732     3.683    Delay1No15_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X170Y191       FDCE                                         r  Delay1No15_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y191       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.762 r  Delay1No15_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.577     4.339    Delay1No14_instance/Y_reg[33]_0[8]
    SLICE_X158Y216       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.486 r  Delay1No14_instance/geqOp_carry_i_12__0/O
                         net (fo=1, routed)           0.007     4.493    Sum10_1_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X158Y216       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.646 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.672    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X158Y217       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.687 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.713    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X158Y218       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.765 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.405     5.170    Delay1No15_instance/CO[0]
    SLICE_X154Y218       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     5.209 f  Delay1No15_instance/shiftedFracY_d1[49]_i_6__0/O
                         net (fo=33, routed)          0.459     5.668    Delay1No15_instance/eqOp
    SLICE_X158Y215       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     5.767 r  Delay1No15_instance/shiftedFracY_d1[35]_i_3__0/O
                         net (fo=4, routed)           0.513     6.280    Delay1No15_instance/shiftedFracY_d1[35]_i_3__0_n_0
    SLICE_X154Y212       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     6.429 r  Delay1No15_instance/shiftedFracY_d1[8]_i_2__0/O
                         net (fo=4, routed)           0.155     6.584    Delay1No15_instance/Sum10_1_impl_instance/level2[9]
    SLICE_X153Y213       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     6.708 r  Delay1No15_instance/shiftedFracY_d1[4]_i_1__0/O
                         net (fo=2, routed)           0.195     6.903    Delay1No14_instance/Y_reg[26]_0[0]
    SLICE_X151Y216       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     6.953 r  Delay1No14_instance/shiftedFracY_d1[20]_i_1__0/O
                         net (fo=1, routed)           0.049     7.002    Sum10_1_impl_instance/FPAddSubOp_instance/D[9]
    SLICE_X151Y216       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=13913, routed)       2.361     7.021    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X151Y216       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.496     7.517    
                         clock uncertainty           -0.035     7.482    
    SLICE_X151Y216       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.507    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          7.507    
                         arrival time                          -7.002    
  -------------------------------------------------------------------
                         slack                                  0.505    




