Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb 26 15:15:25 2019
| Host         : DESKTOP-TN1C6Q5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: comp1/CPU1/control_unit1/current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp1/CPU1/control_unit1/current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp1/CPU1/control_unit1/current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp1/CPU1/control_unit1/current_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp1/CPU1/control_unit1/current_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp1/CPU1/control_unit1/current_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp1/CPU1/control_unit1/current_state_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.659        0.000                      0                  295        0.147        0.000                      0                  295        3.000        0.000                       0                   143  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
sys_clk_pin                  {0.000 5.000}        10.000          100.000         
uart_clock_div/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                        2.659        0.000                      0                  259        0.147        0.000                      0                  259        3.750        0.000                       0                   114  
uart_clock_div/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              94.116        0.000                      0                   36        0.202        0.000                      0                   36       49.500        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               5.842        0.000                      0                   40        0.312        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 comp1/CPU1/control_unit1/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/CPU1/data_path1/IR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 1.076ns (14.908%)  route 6.142ns (85.092%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.563     5.084    comp1/CPU1/control_unit1/CLK
    SLICE_X57Y16         FDCE                                         r  comp1/CPU1/control_unit1/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  comp1/CPU1/control_unit1/current_state_reg[1]/Q
                         net (fo=57, routed)          1.064     6.604    comp1/CPU1/control_unit1/current_state[1]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.728 r  comp1/CPU1/control_unit1/CCR_Result[3]_i_3/O
                         net (fo=2, routed)           0.637     7.365    comp1/CPU1/control_unit1/CCR_Result[3]_i_3_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.489 r  comp1/CPU1/control_unit1/NZVC_reg[2]_i_6/O
                         net (fo=22, routed)          1.292     8.782    comp1/CPU1/data_path1/CCR_Result_reg[2]_1
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.906 r  comp1/CPU1/data_path1/MAR[0]_i_6/O
                         net (fo=1, routed)           0.444     9.350    comp1/CPU1/data_path1/MAR[0]_i_6_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  comp1/CPU1/data_path1/MAR[0]_i_4/O
                         net (fo=3, routed)           0.812    10.286    comp1/CPU1/data_path1/MAR[0]_i_4_n_0
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.124    10.410 r  comp1/CPU1/data_path1/A[0]_i_1/O
                         net (fo=3, routed)           1.892    12.302    comp1/CPU1/data_path1/A[0]_i_1_n_0
    SLICE_X57Y12         FDCE                                         r  comp1/CPU1/data_path1/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.449    14.790    comp1/CPU1/data_path1/CLK
    SLICE_X57Y12         FDCE                                         r  comp1/CPU1/data_path1/IR_reg[0]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDCE (Setup_fdce_C_D)       -0.067    14.961    comp1/CPU1/data_path1/IR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 comp1/CPU1/data_path1/MAR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/CPU1/data_path1/IR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 1.366ns (19.380%)  route 5.683ns (80.620%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.569     5.090    comp1/CPU1/data_path1/CLK
    SLICE_X56Y9          FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  comp1/CPU1/data_path1/MAR_reg[3]/Q
                         net (fo=34, routed)          1.707     7.316    comp1/CPU1/data_path1/MAR_reg[7]_1[3]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.150     7.466 r  comp1/CPU1/data_path1/A[3]_i_6/O
                         net (fo=8, routed)           0.648     8.114    comp1/CPU1/data_path1/A[3]_i_6_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.326     8.440 r  comp1/CPU1/data_path1/MAR[1]_i_7/O
                         net (fo=1, routed)           0.751     9.191    comp1/CPU1/data_path1/MAR[1]_i_7_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.124     9.315 r  comp1/CPU1/data_path1/MAR[1]_i_4/O
                         net (fo=1, routed)           0.792    10.107    comp1/CPU1/data_path1/MAR[1]_i_4_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I0_O)        0.124    10.231 r  comp1/CPU1/data_path1/MAR[1]_i_3/O
                         net (fo=3, routed)           0.770    11.001    comp1/CPU1/control_unit1/IR_reg[1]
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  comp1/CPU1/control_unit1/A[1]_i_1/O
                         net (fo=3, routed)           1.014    12.139    comp1/CPU1/data_path1/IR_reg[6]_1[0]
    SLICE_X57Y12         FDCE                                         r  comp1/CPU1/data_path1/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.449    14.790    comp1/CPU1/data_path1/CLK
    SLICE_X57Y12         FDCE                                         r  comp1/CPU1/data_path1/IR_reg[1]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X57Y12         FDCE (Setup_fdce_C_D)       -0.081    14.947    comp1/CPU1/data_path1/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 comp1/CPU1/control_unit1/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/CPU1/data_path1/B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 1.076ns (15.207%)  route 6.000ns (84.793%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.563     5.084    comp1/CPU1/control_unit1/CLK
    SLICE_X57Y16         FDCE                                         r  comp1/CPU1/control_unit1/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  comp1/CPU1/control_unit1/current_state_reg[1]/Q
                         net (fo=57, routed)          1.064     6.604    comp1/CPU1/control_unit1/current_state[1]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.728 r  comp1/CPU1/control_unit1/CCR_Result[3]_i_3/O
                         net (fo=2, routed)           0.637     7.365    comp1/CPU1/control_unit1/CCR_Result[3]_i_3_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.489 r  comp1/CPU1/control_unit1/NZVC_reg[2]_i_6/O
                         net (fo=22, routed)          1.292     8.782    comp1/CPU1/data_path1/CCR_Result_reg[2]_1
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.906 r  comp1/CPU1/data_path1/MAR[0]_i_6/O
                         net (fo=1, routed)           0.444     9.350    comp1/CPU1/data_path1/MAR[0]_i_6_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  comp1/CPU1/data_path1/MAR[0]_i_4/O
                         net (fo=3, routed)           0.812    10.286    comp1/CPU1/data_path1/MAR[0]_i_4_n_0
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.124    10.410 r  comp1/CPU1/data_path1/A[0]_i_1/O
                         net (fo=3, routed)           1.750    12.160    comp1/CPU1/data_path1/A[0]_i_1_n_0
    SLICE_X56Y11         FDCE                                         r  comp1/CPU1/data_path1/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.450    14.791    comp1/CPU1/data_path1/CLK
    SLICE_X56Y11         FDCE                                         r  comp1/CPU1/data_path1/B_reg[0]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDCE (Setup_fdce_C_D)       -0.031    14.998    comp1/CPU1/data_path1/B_reg[0]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 comp1/CPU1/control_unit1/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/CPU1/data_path1/A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 1.076ns (15.246%)  route 5.981ns (84.754%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.563     5.084    comp1/CPU1/control_unit1/CLK
    SLICE_X57Y16         FDCE                                         r  comp1/CPU1/control_unit1/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  comp1/CPU1/control_unit1/current_state_reg[1]/Q
                         net (fo=57, routed)          1.064     6.604    comp1/CPU1/control_unit1/current_state[1]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.728 r  comp1/CPU1/control_unit1/CCR_Result[3]_i_3/O
                         net (fo=2, routed)           0.637     7.365    comp1/CPU1/control_unit1/CCR_Result[3]_i_3_n_0
    SLICE_X59Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.489 r  comp1/CPU1/control_unit1/NZVC_reg[2]_i_6/O
                         net (fo=22, routed)          1.292     8.782    comp1/CPU1/data_path1/CCR_Result_reg[2]_1
    SLICE_X58Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.906 r  comp1/CPU1/data_path1/MAR[0]_i_6/O
                         net (fo=1, routed)           0.444     9.350    comp1/CPU1/data_path1/MAR[0]_i_6_n_0
    SLICE_X58Y8          LUT6 (Prop_lut6_I0_O)        0.124     9.474 r  comp1/CPU1/data_path1/MAR[0]_i_4/O
                         net (fo=3, routed)           0.812    10.286    comp1/CPU1/data_path1/MAR[0]_i_4_n_0
    SLICE_X57Y10         LUT5 (Prop_lut5_I4_O)        0.124    10.410 r  comp1/CPU1/data_path1/A[0]_i_1/O
                         net (fo=3, routed)           1.732    12.142    comp1/CPU1/data_path1/A[0]_i_1_n_0
    SLICE_X56Y12         FDCE                                         r  comp1/CPU1/data_path1/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.449    14.790    comp1/CPU1/data_path1/CLK
    SLICE_X56Y12         FDCE                                         r  comp1/CPU1/data_path1/A_reg[0]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X56Y12         FDCE (Setup_fdce_C_D)       -0.045    14.983    comp1/CPU1/data_path1/A_reg[0]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 comp1/CPU1/data_path1/MAR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/CPU1/data_path1/A_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 1.366ns (19.424%)  route 5.667ns (80.576%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.569     5.090    comp1/CPU1/data_path1/CLK
    SLICE_X56Y9          FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  comp1/CPU1/data_path1/MAR_reg[3]/Q
                         net (fo=34, routed)          1.707     7.316    comp1/CPU1/data_path1/MAR_reg[7]_1[3]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.150     7.466 r  comp1/CPU1/data_path1/A[3]_i_6/O
                         net (fo=8, routed)           0.648     8.114    comp1/CPU1/data_path1/A[3]_i_6_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.326     8.440 r  comp1/CPU1/data_path1/MAR[1]_i_7/O
                         net (fo=1, routed)           0.751     9.191    comp1/CPU1/data_path1/MAR[1]_i_7_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.124     9.315 r  comp1/CPU1/data_path1/MAR[1]_i_4/O
                         net (fo=1, routed)           0.792    10.107    comp1/CPU1/data_path1/MAR[1]_i_4_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I0_O)        0.124    10.231 r  comp1/CPU1/data_path1/MAR[1]_i_3/O
                         net (fo=3, routed)           0.770    11.001    comp1/CPU1/control_unit1/IR_reg[1]
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  comp1/CPU1/control_unit1/A[1]_i_1/O
                         net (fo=3, routed)           0.998    12.123    comp1/CPU1/data_path1/IR_reg[6]_1[0]
    SLICE_X56Y12         FDCE                                         r  comp1/CPU1/data_path1/A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.449    14.790    comp1/CPU1/data_path1/CLK
    SLICE_X56Y12         FDCE                                         r  comp1/CPU1/data_path1/A_reg[1]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X56Y12         FDCE (Setup_fdce_C_D)       -0.028    15.000    comp1/CPU1/data_path1/A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 comp1/CPU1/data_path1/MAR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/CPU1/data_path1/B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 1.366ns (19.511%)  route 5.635ns (80.489%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.569     5.090    comp1/CPU1/data_path1/CLK
    SLICE_X56Y9          FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  comp1/CPU1/data_path1/MAR_reg[3]/Q
                         net (fo=34, routed)          1.707     7.316    comp1/CPU1/data_path1/MAR_reg[7]_1[3]
    SLICE_X59Y12         LUT5 (Prop_lut5_I0_O)        0.150     7.466 r  comp1/CPU1/data_path1/A[3]_i_6/O
                         net (fo=8, routed)           0.648     8.114    comp1/CPU1/data_path1/A[3]_i_6_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I1_O)        0.326     8.440 r  comp1/CPU1/data_path1/MAR[1]_i_7/O
                         net (fo=1, routed)           0.751     9.191    comp1/CPU1/data_path1/MAR[1]_i_7_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.124     9.315 r  comp1/CPU1/data_path1/MAR[1]_i_4/O
                         net (fo=1, routed)           0.792    10.107    comp1/CPU1/data_path1/MAR[1]_i_4_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I0_O)        0.124    10.231 r  comp1/CPU1/data_path1/MAR[1]_i_3/O
                         net (fo=3, routed)           0.770    11.001    comp1/CPU1/control_unit1/IR_reg[1]
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  comp1/CPU1/control_unit1/A[1]_i_1/O
                         net (fo=3, routed)           0.966    12.091    comp1/CPU1/data_path1/IR_reg[6]_1[0]
    SLICE_X56Y11         FDCE                                         r  comp1/CPU1/data_path1/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.450    14.791    comp1/CPU1/data_path1/CLK
    SLICE_X56Y11         FDCE                                         r  comp1/CPU1/data_path1/B_reg[1]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDCE (Setup_fdce_C_D)       -0.045    14.984    comp1/CPU1/data_path1/B_reg[1]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 comp1/CPU1/data_path1/A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/CPU1/data_path1/CCR_Result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 2.274ns (33.045%)  route 4.608ns (66.955%))
  Logic Levels:           6  (CARRY4=1 LDPE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.567     5.088    comp1/CPU1/data_path1/CLK
    SLICE_X56Y12         FDCE                                         r  comp1/CPU1/data_path1/A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  comp1/CPU1/data_path1/A_reg[0]/Q
                         net (fo=18, routed)          1.098     6.704    comp1/CPU1/data_path1/ALU0/Q[0]
    SLICE_X60Y5          LUT2 (Prop_lut2_I0_O)        0.124     6.828 r  comp1/CPU1/data_path1/ALU0/A[3]_i_16/O
                         net (fo=1, routed)           0.000     6.828    comp1/CPU1/data_path1/ALU0_n_22
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     7.436 f  comp1/CPU1/data_path1/A_reg[3]_i_11/O[3]
                         net (fo=2, routed)           0.984     8.420    comp1/CPU1/data_path1/ALU0/NZVC_reg[2]_i_4_1[3]
    SLICE_X60Y8          LUT4 (Prop_lut4_I2_O)        0.307     8.727 f  comp1/CPU1/data_path1/ALU0/NZVC_reg[2]_i_19/O
                         net (fo=1, routed)           0.670     9.397    comp1/CPU1/data_path1/ALU0/NZVC_reg[2]_i_19_n_0
    SLICE_X60Y8          LUT5 (Prop_lut5_I3_O)        0.124     9.521 f  comp1/CPU1/data_path1/ALU0/NZVC_reg[2]_i_4/O
                         net (fo=1, routed)           0.580    10.101    comp1/CPU1/data_path1/ALU0/NZVC_reg[2]_i_4_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.225 r  comp1/CPU1/data_path1/ALU0/NZVC_reg[2]_i_1/O
                         net (fo=1, routed)           0.593    10.818    comp1/CPU1/data_path1/ALU0/NZVC_reg[2]_i_1_n_0
    SLICE_X63Y8          LDPE (DToQ_ldpe_D_Q)         0.469    11.287 r  comp1/CPU1/data_path1/ALU0/NZVC_reg[2]/Q
                         net (fo=1, routed)           0.683    11.970    comp1/CPU1/data_path1/NZVC[2]
    SLICE_X59Y14         FDCE                                         r  comp1/CPU1/data_path1/CCR_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.513    14.854    comp1/CPU1/data_path1/CLK
    SLICE_X59Y14         FDCE                                         r  comp1/CPU1/data_path1/CCR_Result_reg[2]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y14         FDCE (Setup_fdce_C_D)       -0.061    15.018    comp1/CPU1/data_path1/CCR_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 comp1/CPU1/control_unit1/current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/CPU1/data_path1/CCR_Result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 1.649ns (24.223%)  route 5.159ns (75.777%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.564     5.085    comp1/CPU1/control_unit1/CLK
    SLICE_X57Y15         FDCE                                         r  comp1/CPU1/control_unit1/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  comp1/CPU1/control_unit1/current_state_reg[4]/Q
                         net (fo=62, routed)          1.315     6.856    comp1/CPU1/control_unit1/Q[2]
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.980 f  comp1/CPU1/control_unit1/NZVC_reg[2]_i_9/O
                         net (fo=31, routed)          1.758     8.738    comp1/CPU1/data_path1/ALU0/NZVC_reg[2]_i_1_0
    SLICE_X62Y8          LUT4 (Prop_lut4_I0_O)        0.150     8.888 r  comp1/CPU1/data_path1/ALU0/NZVC_reg[2]_i_5/O
                         net (fo=2, routed)           0.820     9.709    comp1/CPU1/data_path1/ALU0/NZVC_reg[2]_i_5_n_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I0_O)        0.326    10.035 r  comp1/CPU1/data_path1/ALU0/NZVC_reg[0]_i_2/O
                         net (fo=1, routed)           0.413    10.447    comp1/CPU1/control_unit1/CCR_Result_reg[0]
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124    10.571 r  comp1/CPU1/control_unit1/NZVC_reg[0]_i_1/O
                         net (fo=1, routed)           0.520    11.092    comp1/CPU1/data_path1/ALU0/CCR_Result_reg[0][0]
    SLICE_X59Y13         LDCE (DToQ_ldce_D_Q)         0.469    11.561 r  comp1/CPU1/data_path1/ALU0/NZVC_reg[0]/Q
                         net (fo=1, routed)           0.332    11.893    comp1/CPU1/data_path1/NZVC[0]
    SLICE_X59Y14         FDCE                                         r  comp1/CPU1/data_path1/CCR_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.513    14.854    comp1/CPU1/data_path1/CLK
    SLICE_X59Y14         FDCE                                         r  comp1/CPU1/data_path1/CCR_Result_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y14         FDCE (Setup_fdce_C_D)       -0.067    15.012    comp1/CPU1/data_path1/CCR_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 comp1/CPU1/control_unit1/current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/CPU1/data_path1/CCR_Result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 1.435ns (22.373%)  route 4.979ns (77.627%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.564     5.085    comp1/CPU1/control_unit1/CLK
    SLICE_X57Y15         FDCE                                         r  comp1/CPU1/control_unit1/current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  comp1/CPU1/control_unit1/current_state_reg[4]/Q
                         net (fo=62, routed)          1.315     6.856    comp1/CPU1/control_unit1/Q[2]
    SLICE_X54Y10         LUT6 (Prop_lut6_I2_O)        0.124     6.980 r  comp1/CPU1/control_unit1/NZVC_reg[2]_i_9/O
                         net (fo=31, routed)          1.253     8.233    comp1/CPU1/data_path1/ALU0/NZVC_reg[2]_i_1_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.357 f  comp1/CPU1/data_path1/ALU0/NZVC_reg[1]_i_6/O
                         net (fo=2, routed)           0.748     9.105    comp1/CPU1/control_unit1/NZVC_reg[1]_i_1
    SLICE_X60Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.229 r  comp1/CPU1/control_unit1/NZVC_reg[1]_i_4/O
                         net (fo=1, routed)           0.580     9.809    comp1/CPU1/data_path1/ALU0/CCR_Result_reg[1]_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.933 r  comp1/CPU1/data_path1/ALU0/NZVC_reg[1]_i_1/O
                         net (fo=1, routed)           0.616    10.549    comp1/CPU1/data_path1/ALU0/NZVC_reg[1]_i_1_n_0
    SLICE_X59Y13         LDCE (DToQ_ldce_D_Q)         0.483    11.032 r  comp1/CPU1/data_path1/ALU0/NZVC_reg[1]/Q
                         net (fo=1, routed)           0.467    11.499    comp1/CPU1/data_path1/NZVC[1]
    SLICE_X59Y14         FDCE                                         r  comp1/CPU1/data_path1/CCR_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.513    14.854    comp1/CPU1/data_path1/CLK
    SLICE_X59Y14         FDCE                                         r  comp1/CPU1/data_path1/CCR_Result_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y14         FDCE (Setup_fdce_C_D)       -0.081    14.998    comp1/CPU1/data_path1/CCR_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 comp1/CPU1/control_unit1/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/CPU1/data_path1/A_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 0.952ns (14.905%)  route 5.435ns (85.095%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.563     5.084    comp1/CPU1/control_unit1/CLK
    SLICE_X57Y16         FDCE                                         r  comp1/CPU1/control_unit1/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  comp1/CPU1/control_unit1/current_state_reg[1]/Q
                         net (fo=57, routed)          1.584     7.124    comp1/CPU1/control_unit1/current_state[1]
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.124     7.248 r  comp1/CPU1/control_unit1/stack_value_reg_0_15_0_0_i_5/O
                         net (fo=1, routed)           0.433     7.681    comp1/CPU1/control_unit1/stack_value_reg_0_15_0_0_i_5_n_0
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.805 r  comp1/CPU1/control_unit1/stack_value_reg_0_15_0_0_i_4/O
                         net (fo=14, routed)          1.172     8.976    comp1/CPU1/data_path1/RW_reg_4
    SLICE_X57Y7          LUT5 (Prop_lut5_I2_O)        0.124     9.100 f  comp1/CPU1/data_path1/MAR[4]_i_3/O
                         net (fo=3, routed)           1.245    10.346    comp1/CPU1/data_path1/MAR[4]_i_3_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I4_O)        0.124    10.470 r  comp1/CPU1/data_path1/A[4]_i_1/O
                         net (fo=3, routed)           1.002    11.471    comp1/CPU1/data_path1/A[4]_i_1_n_0
    SLICE_X59Y9          FDCE                                         r  comp1/CPU1/data_path1/A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516    14.857    comp1/CPU1/data_path1/CLK
    SLICE_X59Y9          FDCE                                         r  comp1/CPU1/data_path1/A_reg[4]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y9          FDCE (Setup_fdce_C_D)       -0.081    15.001    comp1/CPU1/data_path1/A_reg[4]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                  3.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 comp1/CPU1/data_path1/MAR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.286%)  route 0.248ns (63.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.566     1.449    comp1/CPU1/data_path1/CLK
    SLICE_X57Y10         FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  comp1/CPU1/data_path1/MAR_reg[0]/Q
                         net (fo=31, routed)          0.248     1.838    comp1/MEMORY1/RW/RW_reg_1[0]
    RAMB18_X2Y4          RAMB18E1                                     r  comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.877     2.005    comp1/MEMORY1/RW/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  comp1/MEMORY1/RW/RW_reg/CLKBWRCLK
                         clock pessimism             -0.497     1.508    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.691    comp1/MEMORY1/RW/RW_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 comp1/CPU1/data_path1/MAR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.141%)  route 0.249ns (63.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.566     1.449    comp1/CPU1/data_path1/CLK
    SLICE_X57Y10         FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  comp1/CPU1/data_path1/MAR_reg[0]/Q
                         net (fo=31, routed)          0.249     1.839    comp1/MEMORY1/RW/RW_reg_1[0]
    RAMB18_X2Y4          RAMB18E1                                     r  comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.874     2.002    comp1/MEMORY1/RW/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  comp1/MEMORY1/RW/RW_reg/CLKARDCLK
                         clock pessimism             -0.497     1.505    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.688    comp1/MEMORY1/RW/RW_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 comp1/CPU1/data_path1/MAR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.988%)  route 0.305ns (65.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.567     1.450    comp1/CPU1/data_path1/CLK
    SLICE_X56Y9          FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  comp1/CPU1/data_path1/MAR_reg[3]/Q
                         net (fo=34, routed)          0.305     1.919    comp1/MEMORY1/RW/RW_reg_1[3]
    RAMB18_X2Y4          RAMB18E1                                     r  comp1/MEMORY1/RW/RW_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.877     2.005    comp1/MEMORY1/RW/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  comp1/MEMORY1/RW/RW_reg/CLKBWRCLK
                         clock pessimism             -0.497     1.508    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.691    comp1/MEMORY1/RW/RW_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 comp1/CPU1/data_path1/MAR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.872%)  route 0.306ns (65.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.567     1.450    comp1/CPU1/data_path1/CLK
    SLICE_X56Y9          FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  comp1/CPU1/data_path1/MAR_reg[3]/Q
                         net (fo=34, routed)          0.306     1.920    comp1/MEMORY1/RW/RW_reg_1[3]
    RAMB18_X2Y4          RAMB18E1                                     r  comp1/MEMORY1/RW/RW_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.874     2.002    comp1/MEMORY1/RW/CLK
    RAMB18_X2Y4          RAMB18E1                                     r  comp1/MEMORY1/RW/RW_reg/CLKARDCLK
                         clock pessimism             -0.497     1.505    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.688    comp1/MEMORY1/RW/RW_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display_out/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.592     1.475    display_out/CLK
    SLICE_X64Y12         FDCE                                         r  display_out/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  display_out/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.754    display_out/refresh_counter_reg_n_0_[10]
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  display_out/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    display_out/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y12         FDCE                                         r  display_out/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.862     1.989    display_out/CLK
    SLICE_X64Y12         FDCE                                         r  display_out/refresh_counter_reg[10]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y12         FDCE (Hold_fdce_C_D)         0.134     1.609    display_out/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display_out/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    display_out/CLK
    SLICE_X64Y10         FDCE                                         r  display_out/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  display_out/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.755    display_out/refresh_counter_reg_n_0_[2]
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  display_out/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    display_out/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y10         FDCE                                         r  display_out/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    display_out/CLK
    SLICE_X64Y10         FDCE                                         r  display_out/refresh_counter_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y10         FDCE (Hold_fdce_C_D)         0.134     1.610    display_out/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display_out/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.593     1.476    display_out/CLK
    SLICE_X64Y11         FDCE                                         r  display_out/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  display_out/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.755    display_out/refresh_counter_reg_n_0_[6]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  display_out/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    display_out/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y11         FDCE                                         r  display_out/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.864     1.991    display_out/CLK
    SLICE_X64Y11         FDCE                                         r  display_out/refresh_counter_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y11         FDCE (Hold_fdce_C_D)         0.134     1.610    display_out/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display_out/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_out/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.474    display_out/CLK
    SLICE_X64Y13         FDCE                                         r  display_out/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  display_out/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.753    display_out/refresh_counter_reg_n_0_[14]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  display_out/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    display_out/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y13         FDCE                                         r  display_out/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.861     1.988    display_out/CLK
    SLICE_X64Y13         FDCE                                         r  display_out/refresh_counter_reg[14]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDCE (Hold_fdce_C_D)         0.134     1.608    display_out/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 comp1/CPU1/data_path1/SP_uns_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/CPU1/data_path1/MAR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.674%)  route 0.230ns (55.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.565     1.448    comp1/CPU1/data_path1/CLK
    SLICE_X55Y9          FDCE                                         r  comp1/CPU1/data_path1/SP_uns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  comp1/CPU1/data_path1/SP_uns_reg[2]/Q
                         net (fo=4, routed)           0.230     1.819    comp1/CPU1/control_unit1/MAR_reg[6][1]
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.045     1.864 r  comp1/CPU1/control_unit1/MAR[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    comp1/CPU1/data_path1/MAR_reg[6]_3[1]
    SLICE_X56Y10         FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.835     1.962    comp1/CPU1/data_path1/CLK
    SLICE_X56Y10         FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[2]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y10         FDCE (Hold_fdce_C_D)         0.121     1.605    comp1/CPU1/data_path1/MAR_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__2/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp1/MEMORY1/STACK/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.591     1.474    comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__2/WCLK
    SLICE_X60Y12         RAMS32                                       r  comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__2/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y12         RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.860 r  comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__2/SP/O
                         net (fo=1, routed)           0.000     1.860    comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__2_n_0
    SLICE_X60Y12         FDRE                                         r  comp1/MEMORY1/STACK/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.860     1.987    comp1/MEMORY1/STACK/CLK
    SLICE_X60Y12         FDRE                                         r  comp1/MEMORY1/STACK/data_out_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.121     1.595    comp1/MEMORY1/STACK/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y4    comp1/MEMORY1/RW/RW_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y4    comp1/MEMORY1/RW/RW_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y15   comp1/CPU1/control_unit1/current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y16   comp1/CPU1/control_unit1/current_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y15   comp1/CPU1/control_unit1/current_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y14   comp1/CPU1/control_unit1/current_state_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y17   comp1/CPU1/control_unit1/current_state_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y12   comp1/CPU1/data_path1/A_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y12   comp1/CPU1/data_path1/A_reg[1]/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y13   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y13   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y13   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y13   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y12   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y13   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y13   comp1/MEMORY1/STACK/stack_value_reg_0_15_0_0__3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uart_clock_div/inst/clk_in1
  To Clock:  uart_clock_div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clock_div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { uart_clock_div/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  uart_clock_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  uart_clock_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  uart_clock_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  uart_clock_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  uart_clock_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  uart_clock_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.116ns  (required time - arrival time)
  Source:                 uart_receive/clk_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.145ns (21.973%)  route 4.066ns (78.027%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.623     1.623    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.478     2.101 f  uart_receive/clk_count_reg[1]/Q
                         net (fo=9, routed)           1.288     3.389    uart_receive/clk_count__0[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.295     3.684 r  uart_receive/clk_count[5]_i_2/O
                         net (fo=3, routed)           0.177     3.861    uart_receive/clk_count[5]_i_2_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  uart_receive/clk_count[6]_i_6/O
                         net (fo=3, routed)           0.818     4.803    uart_receive/current_state[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.927 r  uart_receive/clk_count[6]_i_2/O
                         net (fo=8, routed)           0.839     5.766    uart_receive/clk_count[6]_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.890 r  uart_receive/clk_count[6]_i_1/O
                         net (fo=7, routed)           0.944     6.834    uart_receive/clk_count[6]_i_1_n_0
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457   101.457    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506   101.506    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[0]/C
                         clock pessimism              0.117   101.623    
                         clock uncertainty           -0.149   101.474    
    SLICE_X60Y21         FDSE (Setup_fdse_C_S)       -0.524   100.950    uart_receive/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                        100.950    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                 94.116    

Slack (MET) :             94.116ns  (required time - arrival time)
  Source:                 uart_receive/clk_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.145ns (21.973%)  route 4.066ns (78.027%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.623     1.623    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.478     2.101 f  uart_receive/clk_count_reg[1]/Q
                         net (fo=9, routed)           1.288     3.389    uart_receive/clk_count__0[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.295     3.684 r  uart_receive/clk_count[5]_i_2/O
                         net (fo=3, routed)           0.177     3.861    uart_receive/clk_count[5]_i_2_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  uart_receive/clk_count[6]_i_6/O
                         net (fo=3, routed)           0.818     4.803    uart_receive/current_state[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.927 r  uart_receive/clk_count[6]_i_2/O
                         net (fo=8, routed)           0.839     5.766    uart_receive/clk_count[6]_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.890 r  uart_receive/clk_count[6]_i_1/O
                         net (fo=7, routed)           0.944     6.834    uart_receive/clk_count[6]_i_1_n_0
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457   101.457    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506   101.506    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/C
                         clock pessimism              0.117   101.623    
                         clock uncertainty           -0.149   101.474    
    SLICE_X60Y21         FDSE (Setup_fdse_C_S)       -0.524   100.950    uart_receive/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                        100.950    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                 94.116    

Slack (MET) :             94.116ns  (required time - arrival time)
  Source:                 uart_receive/clk_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.145ns (21.973%)  route 4.066ns (78.027%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.623     1.623    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.478     2.101 f  uart_receive/clk_count_reg[1]/Q
                         net (fo=9, routed)           1.288     3.389    uart_receive/clk_count__0[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.295     3.684 r  uart_receive/clk_count[5]_i_2/O
                         net (fo=3, routed)           0.177     3.861    uart_receive/clk_count[5]_i_2_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  uart_receive/clk_count[6]_i_6/O
                         net (fo=3, routed)           0.818     4.803    uart_receive/current_state[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.927 r  uart_receive/clk_count[6]_i_2/O
                         net (fo=8, routed)           0.839     5.766    uart_receive/clk_count[6]_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.890 r  uart_receive/clk_count[6]_i_1/O
                         net (fo=7, routed)           0.944     6.834    uart_receive/clk_count[6]_i_1_n_0
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457   101.457    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506   101.506    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[2]/C
                         clock pessimism              0.117   101.623    
                         clock uncertainty           -0.149   101.474    
    SLICE_X60Y21         FDSE (Setup_fdse_C_S)       -0.524   100.950    uart_receive/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                        100.950    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                 94.116    

Slack (MET) :             94.116ns  (required time - arrival time)
  Source:                 uart_receive/clk_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.145ns (21.973%)  route 4.066ns (78.027%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.623     1.623    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.478     2.101 f  uart_receive/clk_count_reg[1]/Q
                         net (fo=9, routed)           1.288     3.389    uart_receive/clk_count__0[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.295     3.684 r  uart_receive/clk_count[5]_i_2/O
                         net (fo=3, routed)           0.177     3.861    uart_receive/clk_count[5]_i_2_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  uart_receive/clk_count[6]_i_6/O
                         net (fo=3, routed)           0.818     4.803    uart_receive/current_state[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.927 r  uart_receive/clk_count[6]_i_2/O
                         net (fo=8, routed)           0.839     5.766    uart_receive/clk_count[6]_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.890 r  uart_receive/clk_count[6]_i_1/O
                         net (fo=7, routed)           0.944     6.834    uart_receive/clk_count[6]_i_1_n_0
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457   101.457    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506   101.506    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[3]/C
                         clock pessimism              0.117   101.623    
                         clock uncertainty           -0.149   101.474    
    SLICE_X60Y21         FDSE (Setup_fdse_C_S)       -0.524   100.950    uart_receive/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                        100.950    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                 94.116    

Slack (MET) :             94.116ns  (required time - arrival time)
  Source:                 uart_receive/clk_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.145ns (21.973%)  route 4.066ns (78.027%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.623     1.623    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.478     2.101 f  uart_receive/clk_count_reg[1]/Q
                         net (fo=9, routed)           1.288     3.389    uart_receive/clk_count__0[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.295     3.684 r  uart_receive/clk_count[5]_i_2/O
                         net (fo=3, routed)           0.177     3.861    uart_receive/clk_count[5]_i_2_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  uart_receive/clk_count[6]_i_6/O
                         net (fo=3, routed)           0.818     4.803    uart_receive/current_state[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.927 r  uart_receive/clk_count[6]_i_2/O
                         net (fo=8, routed)           0.839     5.766    uart_receive/clk_count[6]_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.890 r  uart_receive/clk_count[6]_i_1/O
                         net (fo=7, routed)           0.944     6.834    uart_receive/clk_count[6]_i_1_n_0
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457   101.457    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506   101.506    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[4]/C
                         clock pessimism              0.117   101.623    
                         clock uncertainty           -0.149   101.474    
    SLICE_X60Y21         FDSE (Setup_fdse_C_S)       -0.524   100.950    uart_receive/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                        100.950    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                 94.116    

Slack (MET) :             94.189ns  (required time - arrival time)
  Source:                 uart_receive/clk_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.145ns (21.973%)  route 4.066ns (78.027%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.623     1.623    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.478     2.101 f  uart_receive/clk_count_reg[1]/Q
                         net (fo=9, routed)           1.288     3.389    uart_receive/clk_count__0[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.295     3.684 r  uart_receive/clk_count[5]_i_2/O
                         net (fo=3, routed)           0.177     3.861    uart_receive/clk_count[5]_i_2_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  uart_receive/clk_count[6]_i_6/O
                         net (fo=3, routed)           0.818     4.803    uart_receive/current_state[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.927 r  uart_receive/clk_count[6]_i_2/O
                         net (fo=8, routed)           0.839     5.766    uart_receive/clk_count[6]_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.890 r  uart_receive/clk_count[6]_i_1/O
                         net (fo=7, routed)           0.944     6.834    uart_receive/clk_count[6]_i_1_n_0
    SLICE_X61Y21         FDSE                                         r  uart_receive/clk_count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457   101.457    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506   101.506    uart_receive/clk_out1
    SLICE_X61Y21         FDSE                                         r  uart_receive/clk_count_reg[5]/C
                         clock pessimism              0.095   101.601    
                         clock uncertainty           -0.149   101.452    
    SLICE_X61Y21         FDSE (Setup_fdse_C_S)       -0.429   101.023    uart_receive/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                        101.023    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                 94.189    

Slack (MET) :             94.189ns  (required time - arrival time)
  Source:                 uart_receive/clk_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.145ns (21.973%)  route 4.066ns (78.027%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.623     1.623    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.478     2.101 f  uart_receive/clk_count_reg[1]/Q
                         net (fo=9, routed)           1.288     3.389    uart_receive/clk_count__0[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.295     3.684 r  uart_receive/clk_count[5]_i_2/O
                         net (fo=3, routed)           0.177     3.861    uart_receive/clk_count[5]_i_2_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  uart_receive/clk_count[6]_i_6/O
                         net (fo=3, routed)           0.818     4.803    uart_receive/current_state[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.927 r  uart_receive/clk_count[6]_i_2/O
                         net (fo=8, routed)           0.839     5.766    uart_receive/clk_count[6]_i_2_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124     5.890 r  uart_receive/clk_count[6]_i_1/O
                         net (fo=7, routed)           0.944     6.834    uart_receive/clk_count[6]_i_1_n_0
    SLICE_X61Y21         FDSE                                         r  uart_receive/clk_count_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457   101.457    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506   101.506    uart_receive/clk_out1
    SLICE_X61Y21         FDSE                                         r  uart_receive/clk_count_reg[6]/C
                         clock pessimism              0.095   101.601    
                         clock uncertainty           -0.149   101.452    
    SLICE_X61Y21         FDSE (Setup_fdse_C_S)       -0.429   101.023    uart_receive/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                        101.023    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                 94.189    

Slack (MET) :             95.655ns  (required time - arrival time)
  Source:                 uart_receive/clk_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 1.021ns (25.357%)  route 3.005ns (74.643%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.623     1.623    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.478     2.101 f  uart_receive/clk_count_reg[1]/Q
                         net (fo=9, routed)           1.288     3.389    uart_receive/clk_count__0[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.295     3.684 r  uart_receive/clk_count[5]_i_2/O
                         net (fo=3, routed)           0.177     3.861    uart_receive/clk_count[5]_i_2_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  uart_receive/clk_count[6]_i_6/O
                         net (fo=3, routed)           0.818     4.803    uart_receive/current_state[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.927 r  uart_receive/clk_count[6]_i_2/O
                         net (fo=8, routed)           0.723     5.650    uart_receive/clk_count[6]_i_2_n_0
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457   101.457    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506   101.506    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[0]/C
                         clock pessimism              0.117   101.623    
                         clock uncertainty           -0.149   101.474    
    SLICE_X60Y21         FDSE (Setup_fdse_C_CE)      -0.169   101.305    uart_receive/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                        101.305    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                 95.655    

Slack (MET) :             95.655ns  (required time - arrival time)
  Source:                 uart_receive/clk_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 1.021ns (25.357%)  route 3.005ns (74.643%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.623     1.623    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.478     2.101 f  uart_receive/clk_count_reg[1]/Q
                         net (fo=9, routed)           1.288     3.389    uart_receive/clk_count__0[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.295     3.684 r  uart_receive/clk_count[5]_i_2/O
                         net (fo=3, routed)           0.177     3.861    uart_receive/clk_count[5]_i_2_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  uart_receive/clk_count[6]_i_6/O
                         net (fo=3, routed)           0.818     4.803    uart_receive/current_state[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.927 r  uart_receive/clk_count[6]_i_2/O
                         net (fo=8, routed)           0.723     5.650    uart_receive/clk_count[6]_i_2_n_0
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457   101.457    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506   101.506    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/C
                         clock pessimism              0.117   101.623    
                         clock uncertainty           -0.149   101.474    
    SLICE_X60Y21         FDSE (Setup_fdse_C_CE)      -0.169   101.305    uart_receive/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                        101.305    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                 95.655    

Slack (MET) :             95.655ns  (required time - arrival time)
  Source:                 uart_receive/clk_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 1.021ns (25.357%)  route 3.005ns (74.643%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 101.506 - 100.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.623     1.623    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.478     2.101 f  uart_receive/clk_count_reg[1]/Q
                         net (fo=9, routed)           1.288     3.389    uart_receive/clk_count__0[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.295     3.684 r  uart_receive/clk_count[5]_i_2/O
                         net (fo=3, routed)           0.177     3.861    uart_receive/clk_count[5]_i_2_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     3.985 r  uart_receive/clk_count[6]_i_6/O
                         net (fo=3, routed)           0.818     4.803    uart_receive/current_state[0]
    SLICE_X61Y20         LUT5 (Prop_lut5_I3_O)        0.124     4.927 r  uart_receive/clk_count[6]_i_2/O
                         net (fo=8, routed)           0.723     5.650    uart_receive/clk_count[6]_i_2_n_0
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457   101.457    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506   101.506    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[2]/C
                         clock pessimism              0.117   101.623    
                         clock uncertainty           -0.149   101.474    
    SLICE_X60Y21         FDSE (Setup_fdse_C_CE)      -0.169   101.305    uart_receive/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                        101.305    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                 95.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_receive/clk_count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.387%)  route 0.097ns (31.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.584     0.584    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.164     0.748 r  uart_receive/clk_count_reg[4]/Q
                         net (fo=6, routed)           0.097     0.844    uart_receive/clk_count__0[4]
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.889 r  uart_receive/clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.889    uart_receive/clk_count[5]_i_1_n_0
    SLICE_X61Y21         FDSE                                         r  uart_receive/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.852     0.852    uart_receive/clk_out1
    SLICE_X61Y21         FDSE                                         r  uart_receive/clk_count_reg[5]/C
                         clock pessimism             -0.255     0.597    
    SLICE_X61Y21         FDSE (Hold_fdse_C_D)         0.091     0.688    uart_receive/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 uart_receive/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/rx_byte_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.503%)  route 0.168ns (47.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587     0.587    uart_receive/clk_out1
    SLICE_X62Y19         FDRE                                         r  uart_receive/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  uart_receive/bit_index_reg[1]/Q
                         net (fo=11, routed)          0.168     0.896    uart_receive/bit_index_reg_n_0_[1]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.941 r  uart_receive/rx_byte_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.941    uart_receive/rx_byte_sig[4]_i_1_n_0
    SLICE_X62Y18         FDRE                                         r  uart_receive/rx_byte_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.857     0.857    uart_receive/clk_out1
    SLICE_X62Y18         FDRE                                         r  uart_receive/rx_byte_sig_reg[4]/C
                         clock pessimism             -0.255     0.602    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.091     0.693    uart_receive/rx_byte_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uart_receive/bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/bit_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.873%)  route 0.166ns (47.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.587     0.587    uart_receive/clk_out1
    SLICE_X62Y19         FDRE                                         r  uart_receive/bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  uart_receive/bit_index_reg[0]/Q
                         net (fo=12, routed)          0.166     0.893    uart_receive/bit_index_reg_n_0_[0]
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.045     0.938 r  uart_receive/bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.938    uart_receive/bit_index[0]_i_1_n_0
    SLICE_X62Y19         FDRE                                         r  uart_receive/bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.856     0.856    uart_receive/clk_out1
    SLICE_X62Y19         FDRE                                         r  uart_receive/bit_index_reg[0]/C
                         clock pessimism             -0.269     0.587    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.092     0.679    uart_receive/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 uart_receive/clk_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.584     0.584    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.164     0.748 r  uart_receive/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.197     0.945    uart_receive/clk_count__0[0]
    SLICE_X60Y21         LUT3 (Prop_lut3_I2_O)        0.043     0.988 r  uart_receive/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.988    uart_receive/clk_count[1]_i_1_n_0
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.852     0.852    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[1]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X60Y21         FDSE (Hold_fdse_C_D)         0.131     0.715    uart_receive/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 uart_receive/clk_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.584     0.584    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.164     0.748 r  uart_receive/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.197     0.945    uart_receive/clk_count__0[0]
    SLICE_X60Y21         LUT5 (Prop_lut5_I1_O)        0.043     0.988 r  uart_receive/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.988    uart_receive/clk_count[3]_i_1_n_0
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.852     0.852    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[3]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X60Y21         FDSE (Hold_fdse_C_D)         0.131     0.715    uart_receive/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 uart_receive/rx_byte_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/rx_byte_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589     0.589    uart_receive/clk_out1
    SLICE_X62Y17         FDRE                                         r  uart_receive/rx_byte_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  uart_receive/rx_byte_sig_reg[7]/Q
                         net (fo=9, routed)           0.185     0.915    uart_receive/rx_byte_val[7]
    SLICE_X62Y17         LUT6 (Prop_lut6_I5_O)        0.045     0.960 r  uart_receive/rx_byte_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     0.960    uart_receive/rx_byte_sig[7]_i_1_n_0
    SLICE_X62Y17         FDRE                                         r  uart_receive/rx_byte_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.858     0.858    uart_receive/clk_out1
    SLICE_X62Y17         FDRE                                         r  uart_receive/rx_byte_sig_reg[7]/C
                         clock pessimism             -0.269     0.589    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.092     0.681    uart_receive/rx_byte_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 uart_receive/rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.921%)  route 0.201ns (49.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.584     0.584    uart_receive/clk_out1
    SLICE_X60Y22         FDRE                                         r  uart_receive/rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     0.748 f  uart_receive/rx_data_reg/Q
                         net (fo=12, routed)          0.201     0.949    uart_receive/rx_data
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.994 r  uart_receive/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.994    uart_receive/current_state[1]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  uart_receive/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855     0.855    uart_receive/clk_out1
    SLICE_X62Y20         FDRE                                         r  uart_receive/current_state_reg[1]/C
                         clock pessimism             -0.234     0.621    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.092     0.713    uart_receive/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 uart_receive/rx_data_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/rx_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.584     0.584    uart_receive/clk_out1
    SLICE_X60Y22         FDRE                                         r  uart_receive/rx_data_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     0.748 r  uart_receive/rx_data_r_reg/Q
                         net (fo=1, routed)           0.170     0.918    uart_receive/rx_data_r
    SLICE_X60Y22         FDRE                                         r  uart_receive/rx_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.851     0.851    uart_receive/clk_out1
    SLICE_X60Y22         FDRE                                         r  uart_receive/rx_data_reg/C
                         clock pessimism             -0.267     0.584    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.052     0.636    uart_receive/rx_data_reg
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 uart_receive/rx_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.797%)  route 0.202ns (49.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.584     0.584    uart_receive/clk_out1
    SLICE_X60Y22         FDRE                                         r  uart_receive/rx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     0.748 f  uart_receive/rx_data_reg/Q
                         net (fo=12, routed)          0.202     0.950    uart_receive/rx_data
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.045     0.995 r  uart_receive/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.995    uart_receive/current_state[0]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  uart_receive/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.855     0.855    uart_receive/clk_out1
    SLICE_X62Y20         FDRE                                         r  uart_receive/current_state_reg[0]/C
                         clock pessimism             -0.234     0.621    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.091     0.712    uart_receive/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 uart_receive/clk_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_receive/clk_count_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.584     0.584    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDSE (Prop_fdse_C_Q)         0.164     0.748 r  uart_receive/clk_count_reg[0]/Q
                         net (fo=7, routed)           0.197     0.945    uart_receive/clk_count__0[0]
    SLICE_X60Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.990 r  uart_receive/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.990    uart_receive/clk_count[2]_i_1_n_0
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.817     0.817    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.852     0.852    uart_receive/clk_out1
    SLICE_X60Y21         FDSE                                         r  uart_receive/clk_count_reg[2]/C
                         clock pessimism             -0.268     0.584    
    SLICE_X60Y21         FDSE (Hold_fdse_C_D)         0.121     0.705    uart_receive/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { uart_clock_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    uart_clock_div/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y19     uart_receive/bit_index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y19     uart_receive/bit_index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y19     uart_receive/bit_index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y17     uart_receive/rx_byte_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y16     uart_receive/rx_byte_sig_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X62Y17     uart_receive/rx_byte_sig_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X60Y21     uart_receive/clk_count_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X60Y21     uart_receive/clk_count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y19     uart_receive/bit_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y19     uart_receive/bit_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y19     uart_receive/bit_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     uart_receive/rx_byte_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y16     uart_receive/rx_byte_sig_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y16     uart_receive/rx_byte_sig_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y22     uart_receive/rx_data_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X60Y22     uart_receive/rx_data_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X60Y21     uart_receive/clk_count_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X60Y21     uart_receive/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y19     uart_receive/bit_index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y19     uart_receive/bit_index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y19     uart_receive/bit_index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y17     uart_receive/rx_byte_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y16     uart_receive/rx_byte_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X62Y17     uart_receive/rx_byte_sig_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X60Y21     uart_receive/clk_count_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X60Y21     uart_receive/clk_count_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X60Y21     uart_receive/clk_count_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X60Y21     uart_receive/clk_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { uart_clock_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    uart_clock_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  uart_clock_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  uart_clock_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  uart_clock_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  uart_clock_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 uart_receive/rx_byte_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/IR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 1.076ns (15.475%)  route 5.877ns (84.525%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        3.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.630     1.630    uart_receive/clk_out1
    SLICE_X62Y16         FDRE                                         r  uart_receive/rx_byte_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     2.086 r  uart_receive/rx_byte_sig_reg[1]/Q
                         net (fo=9, routed)           1.746     3.833    comp1/CPU1/data_path1/rx_byte_val[1]
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.124     3.957 f  comp1/CPU1/data_path1/MAR[1]_i_8/O
                         net (fo=1, routed)           0.804     4.761    comp1/CPU1/data_path1/MAR[1]_i_8_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.885 r  comp1/CPU1/data_path1/MAR[1]_i_7/O
                         net (fo=1, routed)           0.751     5.636    comp1/CPU1/data_path1/MAR[1]_i_7_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.124     5.760 r  comp1/CPU1/data_path1/MAR[1]_i_4/O
                         net (fo=1, routed)           0.792     6.552    comp1/CPU1/data_path1/MAR[1]_i_4_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I0_O)        0.124     6.676 r  comp1/CPU1/data_path1/MAR[1]_i_3/O
                         net (fo=3, routed)           0.770     7.446    comp1/CPU1/control_unit1/IR_reg[1]
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.570 r  comp1/CPU1/control_unit1/A[1]_i_1/O
                         net (fo=3, routed)           1.014     8.584    comp1/CPU1/data_path1/IR_reg[6]_1[0]
    SLICE_X57Y12         FDCE                                         r  comp1/CPU1/data_path1/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.449    14.790    comp1/CPU1/data_path1/CLK
    SLICE_X57Y12         FDCE                                         r  comp1/CPU1/data_path1/IR_reg[1]/C
                         clock pessimism              0.000    14.790    
                         clock uncertainty           -0.283    14.507    
    SLICE_X57Y12         FDCE (Setup_fdce_C_D)       -0.081    14.426    comp1/CPU1/data_path1/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 uart_receive/rx_byte_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/IR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 0.828ns (11.977%)  route 6.085ns (88.023%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.629     1.629    uart_receive/clk_out1
    SLICE_X62Y17         FDRE                                         r  uart_receive/rx_byte_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     2.085 r  uart_receive/rx_byte_sig_reg[0]/Q
                         net (fo=10, routed)          2.804     4.889    comp1/CPU1/data_path1/rx_byte_val[0]
    SLICE_X58Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.013 r  comp1/CPU1/data_path1/A[0]_i_3/O
                         net (fo=1, routed)           0.791     5.804    comp1/CPU1/data_path1/A[0]_i_3_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.124     5.928 f  comp1/CPU1/data_path1/A[0]_i_2/O
                         net (fo=1, routed)           0.599     6.527    comp1/CPU1/data_path1/A[0]_i_2_n_0
    SLICE_X57Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.651 r  comp1/CPU1/data_path1/A[0]_i_1/O
                         net (fo=3, routed)           1.892     8.543    comp1/CPU1/data_path1/A[0]_i_1_n_0
    SLICE_X57Y12         FDCE                                         r  comp1/CPU1/data_path1/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.449    14.790    comp1/CPU1/data_path1/CLK
    SLICE_X57Y12         FDCE                                         r  comp1/CPU1/data_path1/IR_reg[0]/C
                         clock pessimism              0.000    14.790    
                         clock uncertainty           -0.283    14.507    
    SLICE_X57Y12         FDCE (Setup_fdce_C_D)       -0.067    14.440    comp1/CPU1/data_path1/IR_reg[0]
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 uart_receive/rx_byte_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/A_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 1.076ns (15.510%)  route 5.861ns (84.490%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        3.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.630     1.630    uart_receive/clk_out1
    SLICE_X62Y16         FDRE                                         r  uart_receive/rx_byte_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     2.086 r  uart_receive/rx_byte_sig_reg[1]/Q
                         net (fo=9, routed)           1.746     3.833    comp1/CPU1/data_path1/rx_byte_val[1]
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.124     3.957 f  comp1/CPU1/data_path1/MAR[1]_i_8/O
                         net (fo=1, routed)           0.804     4.761    comp1/CPU1/data_path1/MAR[1]_i_8_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.885 r  comp1/CPU1/data_path1/MAR[1]_i_7/O
                         net (fo=1, routed)           0.751     5.636    comp1/CPU1/data_path1/MAR[1]_i_7_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.124     5.760 r  comp1/CPU1/data_path1/MAR[1]_i_4/O
                         net (fo=1, routed)           0.792     6.552    comp1/CPU1/data_path1/MAR[1]_i_4_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I0_O)        0.124     6.676 r  comp1/CPU1/data_path1/MAR[1]_i_3/O
                         net (fo=3, routed)           0.770     7.446    comp1/CPU1/control_unit1/IR_reg[1]
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.570 r  comp1/CPU1/control_unit1/A[1]_i_1/O
                         net (fo=3, routed)           0.998     8.568    comp1/CPU1/data_path1/IR_reg[6]_1[0]
    SLICE_X56Y12         FDCE                                         r  comp1/CPU1/data_path1/A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.449    14.790    comp1/CPU1/data_path1/CLK
    SLICE_X56Y12         FDCE                                         r  comp1/CPU1/data_path1/A_reg[1]/C
                         clock pessimism              0.000    14.790    
                         clock uncertainty           -0.283    14.507    
    SLICE_X56Y12         FDCE (Setup_fdce_C_D)       -0.028    14.479    comp1/CPU1/data_path1/A_reg[1]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 uart_receive/rx_byte_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 1.076ns (15.581%)  route 5.830ns (84.419%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.630     1.630    uart_receive/clk_out1
    SLICE_X62Y16         FDRE                                         r  uart_receive/rx_byte_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.456     2.086 r  uart_receive/rx_byte_sig_reg[1]/Q
                         net (fo=9, routed)           1.746     3.833    comp1/CPU1/data_path1/rx_byte_val[1]
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.124     3.957 f  comp1/CPU1/data_path1/MAR[1]_i_8/O
                         net (fo=1, routed)           0.804     4.761    comp1/CPU1/data_path1/MAR[1]_i_8_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.885 r  comp1/CPU1/data_path1/MAR[1]_i_7/O
                         net (fo=1, routed)           0.751     5.636    comp1/CPU1/data_path1/MAR[1]_i_7_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.124     5.760 r  comp1/CPU1/data_path1/MAR[1]_i_4/O
                         net (fo=1, routed)           0.792     6.552    comp1/CPU1/data_path1/MAR[1]_i_4_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I0_O)        0.124     6.676 r  comp1/CPU1/data_path1/MAR[1]_i_3/O
                         net (fo=3, routed)           0.770     7.446    comp1/CPU1/control_unit1/IR_reg[1]
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.570 r  comp1/CPU1/control_unit1/A[1]_i_1/O
                         net (fo=3, routed)           0.966     8.536    comp1/CPU1/data_path1/IR_reg[6]_1[0]
    SLICE_X56Y11         FDCE                                         r  comp1/CPU1/data_path1/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.450    14.791    comp1/CPU1/data_path1/CLK
    SLICE_X56Y11         FDCE                                         r  comp1/CPU1/data_path1/B_reg[1]/C
                         clock pessimism              0.000    14.791    
                         clock uncertainty           -0.283    14.508    
    SLICE_X56Y11         FDCE (Setup_fdce_C_D)       -0.045    14.463    comp1/CPU1/data_path1/B_reg[1]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 uart_receive/rx_byte_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/A_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 0.828ns (11.951%)  route 6.100ns (88.049%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.627     1.627    uart_receive/clk_out1
    SLICE_X62Y18         FDRE                                         r  uart_receive/rx_byte_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     2.083 r  uart_receive/rx_byte_sig_reg[4]/Q
                         net (fo=9, routed)           3.169     5.252    comp1/CPU1/data_path1/rx_byte_val[4]
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124     5.376 f  comp1/CPU1/data_path1/A[4]_i_4/O
                         net (fo=1, routed)           0.758     6.134    comp1/CPU1/data_path1/A[4]_i_4_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.258 r  comp1/CPU1/data_path1/A[4]_i_2/O
                         net (fo=2, routed)           1.172     7.430    comp1/CPU1/data_path1/A[4]_i_2_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  comp1/CPU1/data_path1/A[4]_i_1/O
                         net (fo=3, routed)           1.002     8.556    comp1/CPU1/data_path1/A[4]_i_1_n_0
    SLICE_X59Y9          FDCE                                         r  comp1/CPU1/data_path1/A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516    14.857    comp1/CPU1/data_path1/CLK
    SLICE_X59Y9          FDCE                                         r  comp1/CPU1/data_path1/A_reg[4]/C
                         clock pessimism              0.000    14.857    
                         clock uncertainty           -0.283    14.574    
    SLICE_X59Y9          FDCE (Setup_fdce_C_D)       -0.081    14.493    comp1/CPU1/data_path1/A_reg[4]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 uart_receive/rx_byte_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.828ns (12.228%)  route 5.943ns (87.772%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.629     1.629    uart_receive/clk_out1
    SLICE_X62Y17         FDRE                                         r  uart_receive/rx_byte_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     2.085 r  uart_receive/rx_byte_sig_reg[0]/Q
                         net (fo=10, routed)          2.804     4.889    comp1/CPU1/data_path1/rx_byte_val[0]
    SLICE_X58Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.013 r  comp1/CPU1/data_path1/A[0]_i_3/O
                         net (fo=1, routed)           0.791     5.804    comp1/CPU1/data_path1/A[0]_i_3_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.124     5.928 f  comp1/CPU1/data_path1/A[0]_i_2/O
                         net (fo=1, routed)           0.599     6.527    comp1/CPU1/data_path1/A[0]_i_2_n_0
    SLICE_X57Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.651 r  comp1/CPU1/data_path1/A[0]_i_1/O
                         net (fo=3, routed)           1.750     8.401    comp1/CPU1/data_path1/A[0]_i_1_n_0
    SLICE_X56Y11         FDCE                                         r  comp1/CPU1/data_path1/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.450    14.791    comp1/CPU1/data_path1/CLK
    SLICE_X56Y11         FDCE                                         r  comp1/CPU1/data_path1/B_reg[0]/C
                         clock pessimism              0.000    14.791    
                         clock uncertainty           -0.283    14.508    
    SLICE_X56Y11         FDCE (Setup_fdce_C_D)       -0.031    14.477    comp1/CPU1/data_path1/B_reg[0]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 uart_receive/rx_byte_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 0.828ns (12.261%)  route 5.925ns (87.739%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.629     1.629    uart_receive/clk_out1
    SLICE_X62Y17         FDRE                                         r  uart_receive/rx_byte_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     2.085 r  uart_receive/rx_byte_sig_reg[0]/Q
                         net (fo=10, routed)          2.804     4.889    comp1/CPU1/data_path1/rx_byte_val[0]
    SLICE_X58Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.013 r  comp1/CPU1/data_path1/A[0]_i_3/O
                         net (fo=1, routed)           0.791     5.804    comp1/CPU1/data_path1/A[0]_i_3_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.124     5.928 f  comp1/CPU1/data_path1/A[0]_i_2/O
                         net (fo=1, routed)           0.599     6.527    comp1/CPU1/data_path1/A[0]_i_2_n_0
    SLICE_X57Y10         LUT5 (Prop_lut5_I3_O)        0.124     6.651 r  comp1/CPU1/data_path1/A[0]_i_1/O
                         net (fo=3, routed)           1.732     8.383    comp1/CPU1/data_path1/A[0]_i_1_n_0
    SLICE_X56Y12         FDCE                                         r  comp1/CPU1/data_path1/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.449    14.790    comp1/CPU1/data_path1/CLK
    SLICE_X56Y12         FDCE                                         r  comp1/CPU1/data_path1/A_reg[0]/C
                         clock pessimism              0.000    14.790    
                         clock uncertainty           -0.283    14.507    
    SLICE_X56Y12         FDCE (Setup_fdce_C_D)       -0.045    14.462    comp1/CPU1/data_path1/A_reg[0]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 uart_receive/rx_byte_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/IR_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 0.828ns (12.545%)  route 5.772ns (87.455%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.627     1.627    uart_receive/clk_out1
    SLICE_X62Y18         FDRE                                         r  uart_receive/rx_byte_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456     2.083 r  uart_receive/rx_byte_sig_reg[4]/Q
                         net (fo=9, routed)           3.169     5.252    comp1/CPU1/data_path1/rx_byte_val[4]
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.124     5.376 f  comp1/CPU1/data_path1/A[4]_i_4/O
                         net (fo=1, routed)           0.758     6.134    comp1/CPU1/data_path1/A[4]_i_4_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I4_O)        0.124     6.258 r  comp1/CPU1/data_path1/A[4]_i_2/O
                         net (fo=2, routed)           1.172     7.430    comp1/CPU1/data_path1/A[4]_i_2_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.554 r  comp1/CPU1/data_path1/A[4]_i_1/O
                         net (fo=3, routed)           0.673     8.227    comp1/CPU1/data_path1/A[4]_i_1_n_0
    SLICE_X58Y13         FDCE                                         r  comp1/CPU1/data_path1/IR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.513    14.854    comp1/CPU1/data_path1/CLK
    SLICE_X58Y13         FDCE                                         r  comp1/CPU1/data_path1/IR_reg[4]/C
                         clock pessimism              0.000    14.854    
                         clock uncertainty           -0.283    14.571    
    SLICE_X58Y13         FDCE (Setup_fdce_C_D)       -0.093    14.478    comp1/CPU1/data_path1/IR_reg[4]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 uart_receive/rx_byte_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/PC_uns_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 1.151ns (17.680%)  route 5.359ns (82.320%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        3.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.630     1.630    uart_receive/clk_out1
    SLICE_X63Y16         FDRE                                         r  uart_receive/rx_byte_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     2.086 r  uart_receive/rx_byte_sig_reg[5]/Q
                         net (fo=9, routed)           2.908     4.995    comp1/CPU1/data_path1/rx_byte_val[5]
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124     5.119 r  comp1/CPU1/data_path1/A[5]_i_4/O
                         net (fo=1, routed)           0.898     6.017    comp1/CPU1/data_path1/A[5]_i_4_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I2_O)        0.120     6.137 f  comp1/CPU1/data_path1/A[5]_i_2/O
                         net (fo=2, routed)           1.057     7.194    comp1/CPU1/control_unit1/MAR_reg[5]_1
    SLICE_X57Y8          LUT6 (Prop_lut6_I5_O)        0.327     7.521 r  comp1/CPU1/control_unit1/MAR[5]_i_2/O
                         net (fo=2, routed)           0.496     8.017    comp1/CPU1/control_unit1/MAR[5]_i_2_n_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I2_O)        0.124     8.141 r  comp1/CPU1/control_unit1/PC_uns[5]_i_1/O
                         net (fo=1, routed)           0.000     8.141    comp1/CPU1/data_path1/D[0]
    SLICE_X57Y8          FDCE                                         r  comp1/CPU1/data_path1/PC_uns_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.452    14.793    comp1/CPU1/data_path1/CLK
    SLICE_X57Y8          FDCE                                         r  comp1/CPU1/data_path1/PC_uns_reg[5]/C
                         clock pessimism              0.000    14.793    
                         clock uncertainty           -0.283    14.510    
    SLICE_X57Y8          FDCE (Setup_fdce_C_D)        0.029    14.539    comp1/CPU1/data_path1/PC_uns_reg[5]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -8.141    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 uart_receive/rx_byte_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/A_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.027ns (15.921%)  route 5.424ns (84.079%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.575     1.575    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.630     1.630    uart_receive/clk_out1
    SLICE_X63Y16         FDRE                                         r  uart_receive/rx_byte_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     2.086 r  uart_receive/rx_byte_sig_reg[5]/Q
                         net (fo=9, routed)           2.908     4.995    comp1/CPU1/data_path1/rx_byte_val[5]
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124     5.119 r  comp1/CPU1/data_path1/A[5]_i_4/O
                         net (fo=1, routed)           0.898     6.017    comp1/CPU1/data_path1/A[5]_i_4_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I2_O)        0.120     6.137 f  comp1/CPU1/data_path1/A[5]_i_2/O
                         net (fo=2, routed)           0.864     7.001    comp1/CPU1/data_path1/RW_reg
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.327     7.328 r  comp1/CPU1/data_path1/A[5]_i_1/O
                         net (fo=3, routed)           0.754     8.081    comp1/CPU1/data_path1/A[5]_i_1_n_0
    SLICE_X59Y9          FDCE                                         r  comp1/CPU1/data_path1/A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.516    14.857    comp1/CPU1/data_path1/CLK
    SLICE_X59Y9          FDCE                                         r  comp1/CPU1/data_path1/A_reg[5]/C
                         clock pessimism              0.000    14.857    
                         clock uncertainty           -0.283    14.574    
    SLICE_X59Y9          FDCE (Setup_fdce_C_D)       -0.061    14.513    comp1/CPU1/data_path1/A_reg[5]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  6.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 uart_receive/rx_byte_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/A_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.667ns (14.792%)  route 3.842ns (85.208%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        3.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.457     1.457    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          1.511     1.511    uart_receive/clk_out1
    SLICE_X62Y17         FDRE                                         r  uart_receive/rx_byte_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.367     1.878 r  uart_receive/rx_byte_sig_reg[3]/Q
                         net (fo=9, routed)           2.198     4.077    comp1/CPU1/data_path1/rx_byte_val[3]
    SLICE_X60Y10         LUT5 (Prop_lut5_I1_O)        0.100     4.177 r  comp1/CPU1/data_path1/A[3]_i_7/O
                         net (fo=1, routed)           0.776     4.952    comp1/CPU1/data_path1/A[3]_i_7_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I4_O)        0.100     5.052 f  comp1/CPU1/data_path1/A[3]_i_3/O
                         net (fo=1, routed)           0.869     5.921    comp1/CPU1/control_unit1/IR_reg[3]_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I2_O)        0.100     6.021 r  comp1/CPU1/control_unit1/A[3]_i_1/O
                         net (fo=5, routed)           0.000     6.021    comp1/CPU1/data_path1/IR_reg[6]_1[2]
    SLICE_X59Y9          FDCE                                         r  comp1/CPU1/data_path1/A_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         1.635     5.156    comp1/CPU1/data_path1/CLK
    SLICE_X59Y9          FDCE                                         r  comp1/CPU1/data_path1/A_reg[3]/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty            0.283     5.440    
    SLICE_X59Y9          FDCE (Hold_fdce_C_D)         0.269     5.709    comp1/CPU1/data_path1/A_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.709    
                         arrival time                           6.021    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 uart_receive/rx_byte_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/B_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.347ns (15.807%)  route 1.848ns (84.193%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.590     0.590    uart_receive/clk_out1
    SLICE_X63Y16         FDRE                                         r  uart_receive/rx_byte_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  uart_receive/rx_byte_sig_reg[5]/Q
                         net (fo=9, routed)           1.214     1.945    comp1/CPU1/data_path1/rx_byte_val[5]
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.990 r  comp1/CPU1/data_path1/A[5]_i_4/O
                         net (fo=1, routed)           0.328     2.318    comp1/CPU1/data_path1/A[5]_i_4_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I2_O)        0.051     2.369 f  comp1/CPU1/data_path1/A[5]_i_2/O
                         net (fo=2, routed)           0.306     2.675    comp1/CPU1/data_path1/RW_reg
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.110     2.785 r  comp1/CPU1/data_path1/A[5]_i_1/O
                         net (fo=3, routed)           0.000     2.785    comp1/CPU1/data_path1/A[5]_i_1_n_0
    SLICE_X58Y9          FDCE                                         r  comp1/CPU1/data_path1/B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.863     1.990    comp1/CPU1/data_path1/CLK
    SLICE_X58Y9          FDCE                                         r  comp1/CPU1/data_path1/B_reg[5]/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.283     2.274    
    SLICE_X58Y9          FDCE (Hold_fdce_C_D)         0.092     2.366    comp1/CPU1/data_path1/B_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 uart_receive/rx_byte_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/PC_uns_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.321ns (14.031%)  route 1.967ns (85.969%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589     0.589    uart_receive/clk_out1
    SLICE_X62Y17         FDRE                                         r  uart_receive/rx_byte_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  uart_receive/rx_byte_sig_reg[0]/Q
                         net (fo=10, routed)          1.246     1.976    comp1/CPU1/data_path1/rx_byte_val[0]
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.045     2.021 r  comp1/CPU1/data_path1/MAR[0]_i_7/O
                         net (fo=1, routed)           0.158     2.179    comp1/CPU1/data_path1/MAR[0]_i_7_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.045     2.224 f  comp1/CPU1/data_path1/MAR[0]_i_5/O
                         net (fo=1, routed)           0.244     2.467    comp1/CPU1/control_unit1/PC_uns_reg[0]_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.045     2.512 f  comp1/CPU1/control_unit1/MAR[0]_i_3/O
                         net (fo=2, routed)           0.319     2.831    comp1/CPU1/data_path1/PC_uns_reg[0]_2
    SLICE_X57Y9          LUT6 (Prop_lut6_I4_O)        0.045     2.876 r  comp1/CPU1/data_path1/PC_uns[0]_i_1/O
                         net (fo=1, routed)           0.000     2.876    comp1/CPU1/data_path1/p_0_in[0]
    SLICE_X57Y9          FDCE                                         r  comp1/CPU1/data_path1/PC_uns_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.963    comp1/CPU1/data_path1/CLK
    SLICE_X57Y9          FDCE                                         r  comp1/CPU1/data_path1/PC_uns_reg[0]/C
                         clock pessimism              0.000     1.963    
                         clock uncertainty            0.283     2.247    
    SLICE_X57Y9          FDCE (Hold_fdce_C_D)         0.092     2.339    comp1/CPU1/data_path1/PC_uns_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 uart_receive/rx_byte_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/MAR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.321ns (14.031%)  route 1.967ns (85.969%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589     0.589    uart_receive/clk_out1
    SLICE_X62Y17         FDRE                                         r  uart_receive/rx_byte_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  uart_receive/rx_byte_sig_reg[0]/Q
                         net (fo=10, routed)          1.246     1.976    comp1/CPU1/data_path1/rx_byte_val[0]
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.045     2.021 r  comp1/CPU1/data_path1/MAR[0]_i_7/O
                         net (fo=1, routed)           0.158     2.179    comp1/CPU1/data_path1/MAR[0]_i_7_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.045     2.224 f  comp1/CPU1/data_path1/MAR[0]_i_5/O
                         net (fo=1, routed)           0.244     2.467    comp1/CPU1/control_unit1/PC_uns_reg[0]_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.045     2.512 f  comp1/CPU1/control_unit1/MAR[0]_i_3/O
                         net (fo=2, routed)           0.319     2.831    comp1/CPU1/data_path1/PC_uns_reg[0]_2
    SLICE_X57Y10         LUT6 (Prop_lut6_I4_O)        0.045     2.876 r  comp1/CPU1/data_path1/MAR[0]_i_1/O
                         net (fo=1, routed)           0.000     2.876    comp1/CPU1/data_path1/p_1_in[0]
    SLICE_X57Y10         FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.835     1.962    comp1/CPU1/data_path1/CLK
    SLICE_X57Y10         FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[0]/C
                         clock pessimism              0.000     1.962    
                         clock uncertainty            0.283     2.246    
    SLICE_X57Y10         FDCE (Hold_fdce_C_D)         0.092     2.338    comp1/CPU1/data_path1/MAR_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 uart_receive/rx_byte_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/B_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.276ns (11.656%)  route 2.092ns (88.344%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.588     0.588    uart_receive/clk_out1
    SLICE_X62Y18         FDRE                                         r  uart_receive/rx_byte_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  uart_receive/rx_byte_sig_reg[4]/Q
                         net (fo=9, routed)           1.307     2.035    comp1/CPU1/data_path1/rx_byte_val[4]
    SLICE_X61Y13         LUT6 (Prop_lut6_I4_O)        0.045     2.080 f  comp1/CPU1/data_path1/A[4]_i_4/O
                         net (fo=1, routed)           0.395     2.475    comp1/CPU1/data_path1/A[4]_i_4_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I4_O)        0.045     2.520 r  comp1/CPU1/data_path1/A[4]_i_2/O
                         net (fo=2, routed)           0.390     2.911    comp1/CPU1/data_path1/A[4]_i_2_n_0
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.045     2.956 r  comp1/CPU1/data_path1/A[4]_i_1/O
                         net (fo=3, routed)           0.000     2.956    comp1/CPU1/data_path1/A[4]_i_1_n_0
    SLICE_X58Y9          FDCE                                         r  comp1/CPU1/data_path1/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.863     1.990    comp1/CPU1/data_path1/CLK
    SLICE_X58Y9          FDCE                                         r  comp1/CPU1/data_path1/B_reg[4]/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.283     2.274    
    SLICE_X58Y9          FDCE (Hold_fdce_C_D)         0.091     2.365    comp1/CPU1/data_path1/B_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 uart_receive/rx_byte_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/PC_uns_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.366ns (15.569%)  route 1.985ns (84.431%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.590     0.590    uart_receive/clk_out1
    SLICE_X62Y16         FDRE                                         r  uart_receive/rx_byte_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  uart_receive/rx_byte_sig_reg[1]/Q
                         net (fo=9, routed)           0.771     1.502    comp1/CPU1/data_path1/rx_byte_val[1]
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.547 f  comp1/CPU1/data_path1/MAR[1]_i_8/O
                         net (fo=1, routed)           0.305     1.852    comp1/CPU1/data_path1/MAR[1]_i_8_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.897 r  comp1/CPU1/data_path1/MAR[1]_i_7/O
                         net (fo=1, routed)           0.285     2.182    comp1/CPU1/data_path1/MAR[1]_i_7_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.045     2.227 r  comp1/CPU1/data_path1/MAR[1]_i_4/O
                         net (fo=1, routed)           0.264     2.491    comp1/CPU1/data_path1/MAR[1]_i_4_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.536 r  comp1/CPU1/data_path1/MAR[1]_i_3/O
                         net (fo=3, routed)           0.359     2.895    comp1/CPU1/data_path1/MAR_reg[7]_0
    SLICE_X57Y9          LUT6 (Prop_lut6_I5_O)        0.045     2.940 r  comp1/CPU1/data_path1/PC_uns[1]_i_1/O
                         net (fo=1, routed)           0.000     2.940    comp1/CPU1/data_path1/p_0_in[1]
    SLICE_X57Y9          FDCE                                         r  comp1/CPU1/data_path1/PC_uns_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.963    comp1/CPU1/data_path1/CLK
    SLICE_X57Y9          FDCE                                         r  comp1/CPU1/data_path1/PC_uns_reg[1]/C
                         clock pessimism              0.000     1.963    
                         clock uncertainty            0.283     2.247    
    SLICE_X57Y9          FDCE (Hold_fdce_C_D)         0.091     2.338    comp1/CPU1/data_path1/PC_uns_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 uart_receive/rx_byte_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/MAR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.366ns (15.181%)  route 2.045ns (84.819%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.590     0.590    uart_receive/clk_out1
    SLICE_X62Y16         FDRE                                         r  uart_receive/rx_byte_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  uart_receive/rx_byte_sig_reg[1]/Q
                         net (fo=9, routed)           0.771     1.502    comp1/CPU1/data_path1/rx_byte_val[1]
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.547 f  comp1/CPU1/data_path1/MAR[1]_i_8/O
                         net (fo=1, routed)           0.305     1.852    comp1/CPU1/data_path1/MAR[1]_i_8_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.897 r  comp1/CPU1/data_path1/MAR[1]_i_7/O
                         net (fo=1, routed)           0.285     2.182    comp1/CPU1/data_path1/MAR[1]_i_7_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I4_O)        0.045     2.227 r  comp1/CPU1/data_path1/MAR[1]_i_4/O
                         net (fo=1, routed)           0.264     2.491    comp1/CPU1/data_path1/MAR[1]_i_4_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.536 r  comp1/CPU1/data_path1/MAR[1]_i_3/O
                         net (fo=3, routed)           0.419     2.955    comp1/CPU1/control_unit1/IR_reg[1]
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.045     3.000 r  comp1/CPU1/control_unit1/MAR[1]_i_1/O
                         net (fo=1, routed)           0.000     3.000    comp1/CPU1/data_path1/MAR_reg[6]_3[0]
    SLICE_X56Y9          FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.836     1.963    comp1/CPU1/data_path1/CLK
    SLICE_X56Y9          FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[1]/C
                         clock pessimism              0.000     1.963    
                         clock uncertainty            0.283     2.247    
    SLICE_X56Y9          FDCE (Hold_fdce_C_D)         0.121     2.368    comp1/CPU1/data_path1/MAR_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 uart_receive/rx_byte_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/MAR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.366ns (14.846%)  route 2.099ns (85.154%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589     0.589    uart_receive/clk_out1
    SLICE_X62Y17         FDRE                                         r  uart_receive/rx_byte_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  uart_receive/rx_byte_sig_reg[2]/Q
                         net (fo=9, routed)           0.935     1.664    comp1/CPU1/data_path1/rx_byte_val[2]
    SLICE_X62Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.709 f  comp1/CPU1/data_path1/A[2]_i_9/O
                         net (fo=1, routed)           0.294     2.004    comp1/CPU1/data_path1/A[2]_i_9_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.045     2.049 r  comp1/CPU1/data_path1/A[2]_i_7/O
                         net (fo=1, routed)           0.196     2.245    comp1/CPU1/control_unit1/IR_reg[2]_1
    SLICE_X58Y11         LUT5 (Prop_lut5_I2_O)        0.045     2.290 f  comp1/CPU1/control_unit1/A[2]_i_3/O
                         net (fo=1, routed)           0.288     2.578    comp1/CPU1/control_unit1/A[2]_i_3_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I1_O)        0.045     2.623 r  comp1/CPU1/control_unit1/A[2]_i_1/O
                         net (fo=5, routed)           0.386     3.009    comp1/CPU1/control_unit1/D[1]
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.045     3.054 r  comp1/CPU1/control_unit1/MAR[2]_i_1/O
                         net (fo=1, routed)           0.000     3.054    comp1/CPU1/data_path1/MAR_reg[6]_3[1]
    SLICE_X56Y10         FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.835     1.962    comp1/CPU1/data_path1/CLK
    SLICE_X56Y10         FDCE                                         r  comp1/CPU1/data_path1/MAR_reg[2]/C
                         clock pessimism              0.000     1.962    
                         clock uncertainty            0.283     2.246    
    SLICE_X56Y10         FDCE (Hold_fdce_C_D)         0.121     2.367    comp1/CPU1/data_path1/MAR_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 uart_receive/rx_byte_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.321ns (13.229%)  route 2.105ns (86.771%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        1.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.589     0.589    uart_receive/clk_out1
    SLICE_X62Y17         FDRE                                         r  uart_receive/rx_byte_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  uart_receive/rx_byte_sig_reg[2]/Q
                         net (fo=9, routed)           0.935     1.664    comp1/CPU1/data_path1/rx_byte_val[2]
    SLICE_X62Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.709 f  comp1/CPU1/data_path1/A[2]_i_9/O
                         net (fo=1, routed)           0.294     2.004    comp1/CPU1/data_path1/A[2]_i_9_n_0
    SLICE_X60Y11         LUT4 (Prop_lut4_I3_O)        0.045     2.049 r  comp1/CPU1/data_path1/A[2]_i_7/O
                         net (fo=1, routed)           0.196     2.245    comp1/CPU1/control_unit1/IR_reg[2]_1
    SLICE_X58Y11         LUT5 (Prop_lut5_I2_O)        0.045     2.290 f  comp1/CPU1/control_unit1/A[2]_i_3/O
                         net (fo=1, routed)           0.288     2.578    comp1/CPU1/control_unit1/A[2]_i_3_n_0
    SLICE_X58Y10         LUT6 (Prop_lut6_I1_O)        0.045     2.623 r  comp1/CPU1/control_unit1/A[2]_i_1/O
                         net (fo=5, routed)           0.392     3.015    comp1/CPU1/data_path1/IR_reg[6]_1[1]
    SLICE_X56Y12         FDCE                                         r  comp1/CPU1/data_path1/A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.833     1.960    comp1/CPU1/data_path1/CLK
    SLICE_X56Y12         FDCE                                         r  comp1/CPU1/data_path1/A_reg[2]/C
                         clock pessimism              0.000     1.960    
                         clock uncertainty            0.283     2.244    
    SLICE_X56Y12         FDCE (Hold_fdce_C_D)         0.063     2.307    comp1/CPU1/data_path1/A_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           3.015    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 uart_receive/rx_byte_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/CPU1/data_path1/A_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.347ns (14.079%)  route 2.118ns (85.921%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.549     0.549    uart_clock_div/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  uart_clock_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    uart_clock_div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_clock_div/inst/clkout1_buf/O
                         net (fo=23, routed)          0.590     0.590    uart_receive/clk_out1
    SLICE_X63Y16         FDRE                                         r  uart_receive/rx_byte_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  uart_receive/rx_byte_sig_reg[5]/Q
                         net (fo=9, routed)           1.214     1.945    comp1/CPU1/data_path1/rx_byte_val[5]
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.990 r  comp1/CPU1/data_path1/A[5]_i_4/O
                         net (fo=1, routed)           0.328     2.318    comp1/CPU1/data_path1/A[5]_i_4_n_0
    SLICE_X61Y11         LUT5 (Prop_lut5_I2_O)        0.051     2.369 f  comp1/CPU1/data_path1/A[5]_i_2/O
                         net (fo=2, routed)           0.306     2.675    comp1/CPU1/data_path1/RW_reg
    SLICE_X58Y9          LUT6 (Prop_lut6_I0_O)        0.110     2.785 r  comp1/CPU1/data_path1/A[5]_i_1/O
                         net (fo=3, routed)           0.270     3.054    comp1/CPU1/data_path1/A[5]_i_1_n_0
    SLICE_X59Y9          FDCE                                         r  comp1/CPU1/data_path1/A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=114, routed)         0.863     1.990    comp1/CPU1/data_path1/CLK
    SLICE_X59Y9          FDCE                                         r  comp1/CPU1/data_path1/A_reg[5]/C
                         clock pessimism              0.000     1.990    
                         clock uncertainty            0.283     2.274    
    SLICE_X59Y9          FDCE (Hold_fdce_C_D)         0.070     2.344    comp1/CPU1/data_path1/A_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.711    





