/* CPU data for nds32.

THIS FILE IS MACHINE GENERATED WITH CGEN.

Copyright 1996-2010 Free Software Foundation, Inc.

This file is part of the GNU Binutils and/or GDB, the GNU debugger.

   This file is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 3, or (at your option)
   any later version.

   It is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
   License for more details.

   You should have received a copy of the GNU General Public License along
   with this program; if not, write to the Free Software Foundation, Inc.,
   51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.

*/

#include "sysdep.h"
#include <stdio.h>
#include <stdarg.h>
#include "ansidecl.h"
#include "bfd.h"
#include "symcat.h"
#include "nds32-desc.h"
#include "nds32-opc.h"
#include "opintl.h"
#include "libiberty.h"
#include "xregex.h"

/* Attributes.  */

static const CGEN_ATTR_ENTRY bool_attr[] =
{
  { "#f", 0 },
  { "#t", 1 },
  { 0, 0 }
};

static const CGEN_ATTR_ENTRY MACH_attr[] ATTRIBUTE_UNUSED =
{
  { "base", MACH_BASE },
  { "n1h", MACH_N1H },
  { "n1h_v2", MACH_N1H_V2 },
  { "n1h_v3", MACH_N1H_V3 },
  { "n1h_v3m", MACH_N1H_V3M },
  { "max", MACH_MAX },
  { 0, 0 }
};

static const CGEN_ATTR_ENTRY ISA_attr[] ATTRIBUTE_UNUSED =
{
  { "nds32", ISA_NDS32 },
  { "max", ISA_MAX },
  { 0, 0 }
};

static const CGEN_ATTR_ENTRY PIPE_attr[] ATTRIBUTE_UNUSED =
{
  { "NONE", PIPE_NONE },
  { "O", PIPE_O },
  { "S", PIPE_S },
  { "OS", PIPE_OS },
  { 0, 0 }
};

const CGEN_ATTR_TABLE nds32_cgen_ifield_attr_table[] =
{
  { "MACH", & MACH_attr[0], & MACH_attr[0] },
  { "VIRTUAL", &bool_attr[0], &bool_attr[0] },
  { "PCREL-ADDR", &bool_attr[0], &bool_attr[0] },
  { "ABS-ADDR", &bool_attr[0], &bool_attr[0] },
  { "RESERVED", &bool_attr[0], &bool_attr[0] },
  { "SIGN-OPT", &bool_attr[0], &bool_attr[0] },
  { "SIGNED", &bool_attr[0], &bool_attr[0] },
  { "RELOC", &bool_attr[0], &bool_attr[0] },
  { 0, 0, 0 }
};

const CGEN_ATTR_TABLE nds32_cgen_hardware_attr_table[] =
{
  { "MACH", & MACH_attr[0], & MACH_attr[0] },
  { "VIRTUAL", &bool_attr[0], &bool_attr[0] },
  { "CACHE-ADDR", &bool_attr[0], &bool_attr[0] },
  { "PC", &bool_attr[0], &bool_attr[0] },
  { "PROFILE", &bool_attr[0], &bool_attr[0] },
  { 0, 0, 0 }
};

const CGEN_ATTR_TABLE nds32_cgen_operand_attr_table[] =
{
  { "MACH", & MACH_attr[0], & MACH_attr[0] },
  { "VIRTUAL", &bool_attr[0], &bool_attr[0] },
  { "PCREL-ADDR", &bool_attr[0], &bool_attr[0] },
  { "ABS-ADDR", &bool_attr[0], &bool_attr[0] },
  { "SIGN-OPT", &bool_attr[0], &bool_attr[0] },
  { "SIGNED", &bool_attr[0], &bool_attr[0] },
  { "NEGATIVE", &bool_attr[0], &bool_attr[0] },
  { "RELAX", &bool_attr[0], &bool_attr[0] },
  { "SEM-ONLY", &bool_attr[0], &bool_attr[0] },
  { "RELOC", &bool_attr[0], &bool_attr[0] },
  { "HASH-PREFIX", &bool_attr[0], &bool_attr[0] },
  { 0, 0, 0 }
};

const CGEN_ATTR_TABLE nds32_cgen_insn_attr_table[] =
{
  { "MACH", & MACH_attr[0], & MACH_attr[0] },
  { "PIPE", & PIPE_attr[0], & PIPE_attr[0] },
  { "ALIAS", &bool_attr[0], &bool_attr[0] },
  { "VIRTUAL", &bool_attr[0], &bool_attr[0] },
  { "UNCOND-CTI", &bool_attr[0], &bool_attr[0] },
  { "COND-CTI", &bool_attr[0], &bool_attr[0] },
  { "SKIP-CTI", &bool_attr[0], &bool_attr[0] },
  { "DELAY-SLOT", &bool_attr[0], &bool_attr[0] },
  { "RELAXABLE", &bool_attr[0], &bool_attr[0] },
  { "RELAXED", &bool_attr[0], &bool_attr[0] },
  { "NO-DIS", &bool_attr[0], &bool_attr[0] },
  { "PBB", &bool_attr[0], &bool_attr[0] },
  { "EXT", &bool_attr[0], &bool_attr[0] },
  { "EXT2", &bool_attr[0], &bool_attr[0] },
  { "A16", &bool_attr[0], &bool_attr[0] },
  { "A16V2", &bool_attr[0], &bool_attr[0] },
  { "A32V2", &bool_attr[0], &bool_attr[0] },
  { "STAT", &bool_attr[0], &bool_attr[0] },
  { "IFCEXT", &bool_attr[0], &bool_attr[0] },
  { "COP", &bool_attr[0], &bool_attr[0] },
  { "COPV2", &bool_attr[0], &bool_attr[0] },
  { "FPU_SP", &bool_attr[0], &bool_attr[0] },
  { "FPU_DP", &bool_attr[0], &bool_attr[0] },
  { "FPU_COM", &bool_attr[0], &bool_attr[0] },
  { "FPU_BOTH", &bool_attr[0], &bool_attr[0] },
  { "FPU_SP_MAC", &bool_attr[0], &bool_attr[0] },
  { "FPU_DP_MAC", &bool_attr[0], &bool_attr[0] },
  { "STRING", &bool_attr[0], &bool_attr[0] },
  { "MAC", &bool_attr[0], &bool_attr[0] },
  { "DX_REG", &bool_attr[0], &bool_attr[0] },
  { "DIV", &bool_attr[0], &bool_attr[0] },
  { "AUDIO", &bool_attr[0], &bool_attr[0] },
  { "V3", &bool_attr[0], &bool_attr[0] },
  { "NOT_V3M", &bool_attr[0], &bool_attr[0] },
  { 0, 0, 0 }
};

/* Instruction set variants.  */

static const CGEN_ISA nds32_cgen_isa_table[] = {
  { "nds32", 32, 32, 16, 32 },
  { 0, 0, 0, 0, 0 }
};

/* Machine variants.  */

static const CGEN_MACH nds32_cgen_mach_table[] = {
  { "n1h", "n1h", MACH_N1H, 0 },
  { "n1h_v2", "n1h_v2", MACH_N1H_V2, 0 },
  { "n1h_v3", "n1h_v3", MACH_N1H_V3, 0 },
  { "n1h_v3m", "n1h_v3m", MACH_N1H_V3M, 0 },
  { 0, 0, 0, 0 }
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_gr_names_entries[] =
{
  { "$p0", 26, {0, {{{0, 0}}}}, 0, 0 },
  { "$p1", 27, {0, {{{0, 0}}}}, 0, 0 },
  { "$fp", 28, {0, {{{0, 0}}}}, 0, 0 },
  { "$gp", 29, {0, {{{0, 0}}}}, 0, 0 },
  { "$lp", 30, {0, {{{0, 0}}}}, 0, 0 },
  { "$sp", 31, {0, {{{0, 0}}}}, 0, 0 },
  { "$r0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$r1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$r2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$r3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$r4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$r5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$r6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$r7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$r8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$r9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$r10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$r11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$r12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$r13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$r14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$r15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$r16", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "$r17", 17, {0, {{{0, 0}}}}, 0, 0 },
  { "$r18", 18, {0, {{{0, 0}}}}, 0, 0 },
  { "$r19", 19, {0, {{{0, 0}}}}, 0, 0 },
  { "$r20", 20, {0, {{{0, 0}}}}, 0, 0 },
  { "$r21", 21, {0, {{{0, 0}}}}, 0, 0 },
  { "$r22", 22, {0, {{{0, 0}}}}, 0, 0 },
  { "$r23", 23, {0, {{{0, 0}}}}, 0, 0 },
  { "$r24", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "$r25", 25, {0, {{{0, 0}}}}, 0, 0 },
  { "$r26", 26, {0, {{{0, 0}}}}, 0, 0 },
  { "$r27", 27, {0, {{{0, 0}}}}, 0, 0 },
  { "$r28", 28, {0, {{{0, 0}}}}, 0, 0 },
  { "$r29", 29, {0, {{{0, 0}}}}, 0, 0 },
  { "$r30", 30, {0, {{{0, 0}}}}, 0, 0 },
  { "$r31", 31, {0, {{{0, 0}}}}, 0, 0 },
  { "$a0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$a1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$a2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$a3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$a4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$a5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$s0", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$s1", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$s2", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$s3", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$s4", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$s5", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$s6", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$s7", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$s8", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$ta", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$t0", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "$t1", 17, {0, {{{0, 0}}}}, 0, 0 },
  { "$t2", 18, {0, {{{0, 0}}}}, 0, 0 },
  { "$t3", 19, {0, {{{0, 0}}}}, 0, 0 },
  { "$t4", 20, {0, {{{0, 0}}}}, 0, 0 },
  { "$t5", 21, {0, {{{0, 0}}}}, 0, 0 },
  { "$t6", 22, {0, {{{0, 0}}}}, 0, 0 },
  { "$t7", 23, {0, {{{0, 0}}}}, 0, 0 },
  { "$t8", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "$t9", 25, {0, {{{0, 0}}}}, 0, 0 },
  { "$s9", 28, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_gr_names =
{
  & nds32_cgen_opval_gr_names_entries[0],
  65,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_sr_names_entries[] =
{
  { "$CPU_VER", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$ICM_CFG", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$DCM_CFG", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "$MMU_CFG", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "$cr0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$cr1", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$cr2", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "$cr3", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "$MSC_CFG", 32, {0, {{{0, 0}}}}, 0, 0 },
  { "$CORE_ID", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$FUCOP_EXIST", 40, {0, {{{0, 0}}}}, 0, 0 },
  { "$cr4", 32, {0, {{{0, 0}}}}, 0, 0 },
  { "$cr5", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$cr6", 40, {0, {{{0, 0}}}}, 0, 0 },
  { "$PSW", 128, {0, {{{0, 0}}}}, 0, 0 },
  { "$IPSW", 129, {0, {{{0, 0}}}}, 0, 0 },
  { "$P_IPSW", 130, {0, {{{0, 0}}}}, 0, 0 },
  { "$IVB", 137, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir0", 128, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir1", 129, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir2", 130, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir3", 137, {0, {{{0, 0}}}}, 0, 0 },
  { "$EVA", 145, {0, {{{0, 0}}}}, 0, 0 },
  { "$P_EVA", 146, {0, {{{0, 0}}}}, 0, 0 },
  { "$ITYPE", 153, {0, {{{0, 0}}}}, 0, 0 },
  { "$P_ITYPE", 154, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir4", 145, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir5", 146, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir6", 153, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir7", 154, {0, {{{0, 0}}}}, 0, 0 },
  { "$MERR", 161, {0, {{{0, 0}}}}, 0, 0 },
  { "$IPC", 169, {0, {{{0, 0}}}}, 0, 0 },
  { "$P_IPC", 170, {0, {{{0, 0}}}}, 0, 0 },
  { "$OIPC", 171, {0, {{{0, 0}}}}, 0, 0 },
  { "$DIPC", 171, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir8", 161, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir9", 169, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir10", 170, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir11", 171, {0, {{{0, 0}}}}, 0, 0 },
  { "$P_P0", 178, {0, {{{0, 0}}}}, 0, 0 },
  { "$P_P1", 186, {0, {{{0, 0}}}}, 0, 0 },
  { "$INT_MASK", 192, {0, {{{0, 0}}}}, 0, 0 },
  { "$INT_PEND", 200, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir12", 178, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir13", 186, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir14", 192, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir15", 200, {0, {{{0, 0}}}}, 0, 0 },
  { "$SP_USR", 208, {0, {{{0, 0}}}}, 0, 0 },
  { "$SP_PRI", 209, {0, {{{0, 0}}}}, 0, 0 },
  { "$SP_PRIV", 209, {0, {{{0, 0}}}}, 0, 0 },
  { "$INT_PRI", 216, {0, {{{0, 0}}}}, 0, 0 },
  { "$INT_CTRL", 138, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir16", 208, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir17", 209, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir18", 216, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir19", 138, {0, {{{0, 0}}}}, 0, 0 },
  { "$SP_USR1", 210, {0, {{{0, 0}}}}, 0, 0 },
  { "$SP_PRIV1", 211, {0, {{{0, 0}}}}, 0, 0 },
  { "$SP_USR2", 212, {0, {{{0, 0}}}}, 0, 0 },
  { "$SP_PRIV2", 213, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir20", 210, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir21", 211, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir22", 212, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir23", 213, {0, {{{0, 0}}}}, 0, 0 },
  { "$SP_USR3", 214, {0, {{{0, 0}}}}, 0, 0 },
  { "$SP_PRIV3", 215, {0, {{{0, 0}}}}, 0, 0 },
  { "$INT_MASK2", 193, {0, {{{0, 0}}}}, 0, 0 },
  { "$INT_PEND2", 201, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir24", 214, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir25", 215, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir26", 193, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir27", 201, {0, {{{0, 0}}}}, 0, 0 },
  { "$INT_PRI2", 217, {0, {{{0, 0}}}}, 0, 0 },
  { "$INT_TRIGGER", 204, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir28", 217, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir29", 204, {0, {{{0, 0}}}}, 0, 0 },
  { "$ir30", 139, {0, {{{0, 0}}}}, 0, 0 },
  { "$MMU_CTL", 256, {0, {{{0, 0}}}}, 0, 0 },
  { "$L1_PPTB", 264, {0, {{{0, 0}}}}, 0, 0 },
  { "$TLB_VPN", 272, {0, {{{0, 0}}}}, 0, 0 },
  { "$TLB_DATA", 280, {0, {{{0, 0}}}}, 0, 0 },
  { "$mr0", 256, {0, {{{0, 0}}}}, 0, 0 },
  { "$mr1", 264, {0, {{{0, 0}}}}, 0, 0 },
  { "$mr2", 272, {0, {{{0, 0}}}}, 0, 0 },
  { "$mr3", 280, {0, {{{0, 0}}}}, 0, 0 },
  { "$TLB_MISC", 288, {0, {{{0, 0}}}}, 0, 0 },
  { "$VLPT_IDX", 296, {0, {{{0, 0}}}}, 0, 0 },
  { "$ILMB", 304, {0, {{{0, 0}}}}, 0, 0 },
  { "$DLMB", 312, {0, {{{0, 0}}}}, 0, 0 },
  { "$mr4", 288, {0, {{{0, 0}}}}, 0, 0 },
  { "$mr5", 296, {0, {{{0, 0}}}}, 0, 0 },
  { "$mr6", 304, {0, {{{0, 0}}}}, 0, 0 },
  { "$mr7", 312, {0, {{{0, 0}}}}, 0, 0 },
  { "$CACHE_CTL", 320, {0, {{{0, 0}}}}, 0, 0 },
  { "$HSMP_SADDR", 328, {0, {{{0, 0}}}}, 0, 0 },
  { "$HSMP_EADDR", 329, {0, {{{0, 0}}}}, 0, 0 },
  { "$BG_REGION", 257, {0, {{{0, 0}}}}, 0, 0 },
  { "$mr8", 320, {0, {{{0, 0}}}}, 0, 0 },
  { "$mr9", 328, {0, {{{0, 0}}}}, 0, 0 },
  { "$mr10", 329, {0, {{{0, 0}}}}, 0, 0 },
  { "$mr11", 257, {0, {{{0, 0}}}}, 0, 0 },
  { "$SDZ_CTL", 376, {0, {{{0, 0}}}}, 0, 0 },
  { "$MISC_CTL", 377, {0, {{{0, 0}}}}, 0, 0 },
  { "$N12MISC_CTL", 377, {0, {{{0, 0}}}}, 0, 0 },
  { "$idr0", 376, {0, {{{0, 0}}}}, 0, 0 },
  { "$idr1", 377, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPC0", 384, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPA0", 392, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPAM0", 400, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPV0", 408, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPCID0", 416, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr0", 384, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr1", 392, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr2", 400, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr3", 408, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr4", 416, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPC1", 385, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPA1", 393, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPAM1", 401, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPV1", 409, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPCID1", 417, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr5", 385, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr6", 393, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr7", 401, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr8", 409, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr9", 417, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPC2", 386, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPA2", 394, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPAM2", 402, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPV2", 410, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPCID2", 418, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr10", 386, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr11", 394, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr12", 402, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr13", 410, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr14", 418, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPC3", 387, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPA3", 395, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPAM3", 403, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPV3", 411, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPCID3", 419, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr15", 387, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr16", 395, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr17", 403, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr18", 411, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr19", 419, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPC4", 388, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPA4", 396, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPAM4", 404, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPV4", 412, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPCID4", 420, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr20", 388, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr21", 396, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr22", 404, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr23", 412, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr24", 420, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPC5", 389, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPA5", 397, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPAM5", 405, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPV5", 413, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPCID5", 421, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr25", 389, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr26", 397, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr27", 405, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr28", 413, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr29", 421, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPC6", 390, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPA6", 398, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPAM6", 406, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPV6", 414, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPCID6", 422, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr30", 390, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr31", 398, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr32", 406, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr33", 414, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr34", 422, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPC7", 391, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPA7", 399, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPAM7", 407, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPV7", 415, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPCID7", 423, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr35", 391, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr36", 399, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr37", 407, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr38", 415, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr39", 423, {0, {{{0, 0}}}}, 0, 0 },
  { "$EDM_CFG", 424, {0, {{{0, 0}}}}, 0, 0 },
  { "$EDMSW", 432, {0, {{{0, 0}}}}, 0, 0 },
  { "$EDM_CTL", 440, {0, {{{0, 0}}}}, 0, 0 },
  { "$EDM_DTR", 448, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr40", 424, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr41", 432, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr42", 440, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr43", 448, {0, {{{0, 0}}}}, 0, 0 },
  { "$BPMTC", 456, {0, {{{0, 0}}}}, 0, 0 },
  { "$DIMBR", 464, {0, {{{0, 0}}}}, 0, 0 },
  { "$TECR0", 496, {0, {{{0, 0}}}}, 0, 0 },
  { "$TECR1", 497, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr44", 456, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr45", 464, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr46", 496, {0, {{{0, 0}}}}, 0, 0 },
  { "$dr47", 497, {0, {{{0, 0}}}}, 0, 0 },
  { "$PFMC0", 512, {0, {{{0, 0}}}}, 0, 0 },
  { "$PFMC1", 513, {0, {{{0, 0}}}}, 0, 0 },
  { "$PFMC2", 514, {0, {{{0, 0}}}}, 0, 0 },
  { "$PFM_CTL", 520, {0, {{{0, 0}}}}, 0, 0 },
  { "$pfr0", 512, {0, {{{0, 0}}}}, 0, 0 },
  { "$pfr1", 513, {0, {{{0, 0}}}}, 0, 0 },
  { "$pfr2", 514, {0, {{{0, 0}}}}, 0, 0 },
  { "$pfr3", 520, {0, {{{0, 0}}}}, 0, 0 },
  { "$FUCOP_CTL", 552, {0, {{{0, 0}}}}, 0, 0 },
  { "$fucpr", 552, {0, {{{0, 0}}}}, 0, 0 },
  { "$PRUSR_ACC_CTL", 544, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_CFG", 640, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_GCSW", 648, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_CHNSEL", 656, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_ACT", 664, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar0", 640, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar1", 648, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar2", 656, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar3", 664, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_SETUP", 672, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_ISADDR", 680, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_ESADDR", 688, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_TCNT", 696, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar4", 672, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar5", 680, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar6", 688, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar7", 696, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_STATUS", 704, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_2DSET", 712, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_2DSCTL", 713, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar8", 704, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar9", 712, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar10", 713, {0, {{{0, 0}}}}, 0, 0 },
  { "$SFCR", 768, {0, {{{0, 0}}}}, 0, 0 },
  { "$secur0", 768, {0, {{{0, 0}}}}, 0, 0 },
  { "$END", 1024, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_sr_names =
{
  & nds32_cgen_opval_sr_names_entries[0],
  238,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_accum_hl_names_entries[] =
{
  { "$d0.lo", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$d0.hi", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$d1.lo", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$d1.hi", 3, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_accum_hl_names =
{
  & nds32_cgen_opval_accum_hl_names_entries[0],
  4,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_accum_names_entries[] =
{
  { "$d0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$d1", 1, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_accum_names =
{
  & nds32_cgen_opval_accum_names_entries[0],
  2,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_gr_names_16_entries[] =
{
  { "$r0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$r1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$r2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$r3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$r4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$r5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$r6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$r7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$r8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$r9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$r10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$r11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$r16", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$r17", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$r18", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$r19", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$h0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$h1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$h2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$h3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$h4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$h5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$h6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$h7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$h8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$h9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$h10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$h11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$h12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$h13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$h14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$h15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$a0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$a1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$a2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$a3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$a4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$a5", 5, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_gr_names_16 =
{
  & nds32_cgen_opval_gr_names_16_entries[0],
  38,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_gr_names_8_entries[] =
{
  { "$r0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$r1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$r2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$r3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$r4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$r5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$r6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$r7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$o0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$o1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$o2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$o3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$o4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$o5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$o6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$o7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$a0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$a1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$a2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$a3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$a4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$a5", 5, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_gr_names_8 =
{
  & nds32_cgen_opval_gr_names_8_entries[0],
  22,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_gr_names_8e5_entries[] =
{
  { "$r0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$r1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$r2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$r3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$r4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$r6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$r7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$o0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$o1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$o2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$o3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$o4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$o6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$o7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$a0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$a1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$a2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$a3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$a4", 4, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_gr_names_8e5 =
{
  & nds32_cgen_opval_gr_names_8e5_entries[0],
  19,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_even_gr_names_16_entries[] =
{
  { "$r0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$a0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$h0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$o0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$r2", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$a2", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$h2", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$o2", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$r4", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$a4", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$h4", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$o4", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$r6", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$s0", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$h6", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$o6", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$r8", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$s2", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$h8", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$r10", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$s4", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$h10", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$r12", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$s6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$r14", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$s8", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$r16", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$t0", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$h12", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$r18", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$t2", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$h14", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$r20", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$t4", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$r22", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$t6", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$r24", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$t8", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$r26", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$p0", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$r28", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$fp", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$s9", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$r30", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$lp", 15, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_even_gr_names_16 =
{
  & nds32_cgen_opval_even_gr_names_16_entries[0],
  45,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_fcsr_names_entries[] =
{
  { "$FPCFG", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$FPCSR", 1, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_fcsr_names =
{
  & nds32_cgen_opval_fcsr_names_entries[0],
  2,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_fsr_names_entries[] =
{
  { "$fs0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs16", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs17", 17, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs18", 18, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs19", 19, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs20", 20, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs21", 21, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs22", 22, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs23", 23, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs24", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs25", 25, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs26", 26, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs27", 27, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs28", 28, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs29", 29, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs30", 30, {0, {{{0, 0}}}}, 0, 0 },
  { "$fs31", 31, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_fsr_names =
{
  & nds32_cgen_opval_fsr_names_entries[0],
  32,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_fdr_names_entries[] =
{
  { "$fd0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd15", 15, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_fdr_names =
{
  & nds32_cgen_opval_fdr_names_entries[0],
  16,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_cpr_names_entries[] =
{
  { "$cpr0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr16", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr17", 17, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr18", 18, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr19", 19, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr20", 20, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr21", 21, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr22", 22, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr23", 23, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr24", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr25", 25, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr26", 26, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr27", 27, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr28", 28, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr29", 29, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr30", 30, {0, {{{0, 0}}}}, 0, 0 },
  { "$cpr31", 31, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_cpr_names =
{
  & nds32_cgen_opval_cpr_names_entries[0],
  32,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_mfusridx_entries[] =
{
  { "$d0.lo", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$d0.hi", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$d1.lo", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$d1.hi", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$ustat", 30, {0, {{{0, 0}}}}, 0, 0 },
  { "$pc", 31, {0, {{{0, 0}}}}, 0, 0 },
  { "$ITB", 28, {0, {{{0, 0}}}}, 0, 0 },
  { "$IFC_LP", 29, {0, {{{0, 0}}}}, 0, 0 },
  { "$ifc0", 29, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_CFG", 32, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_GCSW", 33, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_CHNSEL", 34, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_ACT", 35, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_SETUP", 36, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_ISADDR", 37, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_ESADDR", 38, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_TCNT", 39, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_STATUS", 40, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_2DSET", 41, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_2DSCTL", 57, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar0", 32, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar1", 33, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar2", 34, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar3", 35, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar4", 36, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar5", 37, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar6", 38, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar7", 39, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar8", 40, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar9", 41, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar10", 57, {0, {{{0, 0}}}}, 0, 0 },
  { "$PFMC0", 64, {0, {{{0, 0}}}}, 0, 0 },
  { "$PFMC1", 65, {0, {{{0, 0}}}}, 0, 0 },
  { "$PFMC2", 66, {0, {{{0, 0}}}}, 0, 0 },
  { "$PFM_CTL", 68, {0, {{{0, 0}}}}, 0, 0 },
  { "$pfr0", 64, {0, {{{0, 0}}}}, 0, 0 },
  { "$pfr1", 65, {0, {{{0, 0}}}}, 0, 0 },
  { "$pfr2", 66, {0, {{{0, 0}}}}, 0, 0 },
  { "$pfr3", 68, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_mfusridx =
{
  & nds32_cgen_opval_h_mfusridx_entries[0],
  39,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_mtusridx_entries[] =
{
  { "$d0.lo", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$d0.hi", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$d1.lo", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$d1.hi", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$ustat", 30, {0, {{{0, 0}}}}, 0, 0 },
  { "$ITB", 28, {0, {{{0, 0}}}}, 0, 0 },
  { "$IFC_LP", 29, {0, {{{0, 0}}}}, 0, 0 },
  { "$ifc0", 29, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_CFG", 32, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_GCSW", 33, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_CHNSEL", 34, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_ACT", 35, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_SETUP", 36, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_ISADDR", 37, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_ESADDR", 38, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_TCNT", 39, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_STATUS", 40, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_2DSET", 41, {0, {{{0, 0}}}}, 0, 0 },
  { "$DMA_2DSCTL", 57, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar0", 32, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar1", 33, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar2", 34, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar3", 35, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar4", 36, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar5", 37, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar6", 38, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar7", 39, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar8", 40, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar9", 41, {0, {{{0, 0}}}}, 0, 0 },
  { "$dmar10", 57, {0, {{{0, 0}}}}, 0, 0 },
  { "$PFMC0", 64, {0, {{{0, 0}}}}, 0, 0 },
  { "$PFMC1", 65, {0, {{{0, 0}}}}, 0, 0 },
  { "$PFMC2", 66, {0, {{{0, 0}}}}, 0, 0 },
  { "$PFM_CTL", 68, {0, {{{0, 0}}}}, 0, 0 },
  { "$pfr0", 64, {0, {{{0, 0}}}}, 0, 0 },
  { "$pfr1", 65, {0, {{{0, 0}}}}, 0, 0 },
  { "$pfr2", 66, {0, {{{0, 0}}}}, 0, 0 },
  { "$pfr3", 68, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_mtusridx =
{
  & nds32_cgen_opval_h_mtusridx_entries[0],
  38,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_standbyst_entries[] =
{
  { "no_wake_grant", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "wake_grant", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "wait_done", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "2", 2, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_standbyst =
{
  & nds32_cgen_opval_h_standbyst_entries[0],
  6,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_tlbopst_entries[] =
{
  { "TargetRead", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "TRD", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "TargetWrite", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "TWR", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "RWrite", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "RWR", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "RWriteLock", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "RWLK", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "Unlock", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "UNLK", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "Probe", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "PB", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "Invalidate", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "INV", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "FlushAll", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "FLUA", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "7", 7, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_tlbopst =
{
  & nds32_cgen_opval_h_tlbopst_entries[0],
  24,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_cctlst_entries[] =
{
  { "L1D_IX_INVAL", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "L1D_IX_WB", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "L1D_IX_WBINVAL", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "L1D_IX_RTAG", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "L1D_IX_RWD", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "L1D_IX_WTAG", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "L1D_IX_WWD", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "L1D_INVALALL", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "L1D_VA_INVAL", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "L1D_VA_WB", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "L1D_VA_WBINVAL", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "L1D_VA_FILLCK", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "L1D_VA_ULCK", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "L1D_WBALL", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "L1I_IX_INVAL", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "16", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "L1I_IX_RTAG", 19, {0, {{{0, 0}}}}, 0, 0 },
  { "19", 19, {0, {{{0, 0}}}}, 0, 0 },
  { "L1I_IX_RWD", 20, {0, {{{0, 0}}}}, 0, 0 },
  { "20", 20, {0, {{{0, 0}}}}, 0, 0 },
  { "L1I_IX_WTAG", 21, {0, {{{0, 0}}}}, 0, 0 },
  { "21", 21, {0, {{{0, 0}}}}, 0, 0 },
  { "L1I_IX_WWD", 22, {0, {{{0, 0}}}}, 0, 0 },
  { "22", 22, {0, {{{0, 0}}}}, 0, 0 },
  { "L1I_VA_INVAL", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "24", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "L1I_VA_FILLCK", 27, {0, {{{0, 0}}}}, 0, 0 },
  { "27", 27, {0, {{{0, 0}}}}, 0, 0 },
  { "L1I_VA_ULCK", 28, {0, {{{0, 0}}}}, 0, 0 },
  { "28", 28, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_cctlst =
{
  & nds32_cgen_opval_h_cctlst_entries[0],
  44,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_cctllvl_entries[] =
{
  { "1level", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "alevel", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "1", 1, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_cctllvl =
{
  & nds32_cgen_opval_h_cctllvl_entries[0],
  4,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_msyncst_entries[] =
{
  { "All", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "Store", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "1", 1, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_msyncst =
{
  & nds32_cgen_opval_h_msyncst_entries[0],
  4,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_dprefst_entries[] =
{
  { "SRD", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "MRD", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "SWR", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "MWR", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "PTE", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "CLWR", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "5", 5, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_dprefst =
{
  & nds32_cgen_opval_h_dprefst_entries[0],
  12,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_xlsb_entries[] =
{
  { "1", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "11", 5, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_xlsb =
{
  & nds32_cgen_opval_h_xlsb_entries[0],
  2,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_reglist_entries[] =
{
  { "$r6", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "#0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "#0x0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "0x0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$r8", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "#1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "#0x1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "0x1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$r10", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "#2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "#0x2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "0x2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$r14", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "#3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "#0x3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "0x3", 3, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_reglist =
{
  & nds32_cgen_opval_h_reglist_entries[0],
  20,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ar_i_entries[] =
{
  { "$i0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$i1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$i2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$i3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$i4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$i5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$i6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$i7", 7, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ar_i =
{
  & nds32_cgen_opval_h_ar_i_entries[0],
  8,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ar_m_entries[] =
{
  { "$m0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$m1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$m2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$m3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$m4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$m5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$m6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$m7", 7, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ar_m =
{
  & nds32_cgen_opval_h_ar_m_entries[0],
  8,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ar_shft_ctl_entries[] =
{
  { "$shft_ctl0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$shft_ctl1", 1, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ar_shft_ctl =
{
  & nds32_cgen_opval_h_ar_shft_ctl_entries[0],
  2,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ar_cbb_entries[] =
{
  { "$cbb0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$cbb1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$cbb2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$cbb3", 3, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ar_cbb =
{
  & nds32_cgen_opval_h_ar_cbb_entries[0],
  4,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ar_cbe_entries[] =
{
  { "$cbe0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$cbe1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$cbe2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$cbe3", 3, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ar_cbe =
{
  & nds32_cgen_opval_h_ar_cbe_entries[0],
  4,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_accum_l24_entries[] =
{
  { "$d0.l24", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$d1.l24", 1, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_accum_l24 =
{
  & nds32_cgen_opval_h_accum_l24_entries[0],
  2,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_gr_even_entries[] =
{
  { "$p0", 26, {0, {{{0, 0}}}}, 0, 0 },
  { "$fp", 28, {0, {{{0, 0}}}}, 0, 0 },
  { "$lp", 30, {0, {{{0, 0}}}}, 0, 0 },
  { "$r0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$r2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$r4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$r6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$r8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$r10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$r12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$r14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$r16", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "$r18", 18, {0, {{{0, 0}}}}, 0, 0 },
  { "$r20", 20, {0, {{{0, 0}}}}, 0, 0 },
  { "$r22", 22, {0, {{{0, 0}}}}, 0, 0 },
  { "$r24", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "$r26", 26, {0, {{{0, 0}}}}, 0, 0 },
  { "$r28", 28, {0, {{{0, 0}}}}, 0, 0 },
  { "$r30", 30, {0, {{{0, 0}}}}, 0, 0 },
  { "$a0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$a2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$a4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$s0", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$s2", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$s4", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$s6", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$s8", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$t0", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "$t2", 18, {0, {{{0, 0}}}}, 0, 0 },
  { "$t4", 20, {0, {{{0, 0}}}}, 0, 0 },
  { "$t6", 22, {0, {{{0, 0}}}}, 0, 0 },
  { "$t8", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "$s9", 28, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_gr_even =
{
  & nds32_cgen_opval_h_gr_even_entries[0],
  33,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_gr_odd_entries[] =
{
  { "$p1", 27, {0, {{{0, 0}}}}, 0, 0 },
  { "$gp", 29, {0, {{{0, 0}}}}, 0, 0 },
  { "$sp", 31, {0, {{{0, 0}}}}, 0, 0 },
  { "$r1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$r3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$r5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$r7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$r9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$r11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$r13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$r15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$r17", 17, {0, {{{0, 0}}}}, 0, 0 },
  { "$r19", 19, {0, {{{0, 0}}}}, 0, 0 },
  { "$r21", 21, {0, {{{0, 0}}}}, 0, 0 },
  { "$r23", 23, {0, {{{0, 0}}}}, 0, 0 },
  { "$r25", 25, {0, {{{0, 0}}}}, 0, 0 },
  { "$r27", 27, {0, {{{0, 0}}}}, 0, 0 },
  { "$r29", 29, {0, {{{0, 0}}}}, 0, 0 },
  { "$r31", 31, {0, {{{0, 0}}}}, 0, 0 },
  { "$a1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$a3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$a5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$s1", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$s3", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$s5", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$s7", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$ta", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$t1", 17, {0, {{{0, 0}}}}, 0, 0 },
  { "$t3", 19, {0, {{{0, 0}}}}, 0, 0 },
  { "$t5", 21, {0, {{{0, 0}}}}, 0, 0 },
  { "$t7", 23, {0, {{{0, 0}}}}, 0, 0 },
  { "$t9", 25, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_gr_odd =
{
  & nds32_cgen_opval_h_gr_odd_entries[0],
  32,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_gr_lo_entries[] =
{
  { "$r0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$r1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$r2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$r3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$r4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$r5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$r6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$r7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$r8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$r9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$r10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$r11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$r12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$r13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$r14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$r15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$a0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$a1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$a2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$a3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$a4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$a5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$s0", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$s1", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$s2", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$s3", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$s4", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$s5", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$s6", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$s7", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$s8", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$ta", 15, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_gr_lo =
{
  & nds32_cgen_opval_h_gr_lo_entries[0],
  32,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_gr_lo_even_entries[] =
{
  { "$r0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$r2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$r4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$r6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$r8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$r10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$r12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$r14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$a0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$a2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$a4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$s0", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$s2", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$s4", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$s6", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$s8", 14, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_gr_lo_even =
{
  & nds32_cgen_opval_h_gr_lo_even_entries[0],
  16,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_gr_lo_odd_entries[] =
{
  { "$r1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$r3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$r5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$r7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$r9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$r11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$r13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$r15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$a1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$a3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$a5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$s1", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$s3", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$s5", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$s7", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$ta", 15, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_gr_lo_odd =
{
  & nds32_cgen_opval_h_gr_lo_odd_entries[0],
  16,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ar_accum_entries[] =
{
  { "$d0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$d1", 1, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ar_accum =
{
  & nds32_cgen_opval_h_ar_accum_entries[0],
  2,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ar_accum1_entries[] =
{
  { "$d0.hi", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$d1.hi", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$d0.lo", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$d0.l24", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$d1.lo", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$di.l24", 2, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ar_accum1 =
{
  & nds32_cgen_opval_h_ar_accum1_entries[0],
  6,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_gr_lo_bottom_entries[] =
{
  { "$r0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$r1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$r2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$r3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$r4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$r5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$r6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$r7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$r8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$r9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$r10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$r11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$r12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$r13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$r14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$r15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$a0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$a1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$a2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$a3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$a4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$a5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$s0", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$s1", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$s2", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$s3", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$s4", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$s5", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$s6", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$s7", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$s8", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$ta", 15, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_gr_lo_bottom =
{
  & nds32_cgen_opval_h_gr_lo_bottom_entries[0],
  32,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_gr_lo_top_entries[] =
{
  { "$r0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$r1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$r2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$r3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$r4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$r5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$r6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$r7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$r8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$r9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$r10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$r11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$r12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$r13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$r14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$r15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$a0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$a1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$a2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$a3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$a4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$a5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$s0", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$s1", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$s2", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$s3", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$s4", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$s5", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$s6", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$s7", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$s8", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$ta", 15, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_gr_lo_top =
{
  & nds32_cgen_opval_h_gr_lo_top_entries[0],
  32,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ar_i_lo_entries[] =
{
  { "$i0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$i1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$i2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$i3", 3, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ar_i_lo =
{
  & nds32_cgen_opval_h_ar_i_lo_entries[0],
  4,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ar_i_hi_entries[] =
{
  { "$i4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$i5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$i6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$i7", 7, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ar_i_hi =
{
  & nds32_cgen_opval_h_ar_i_hi_entries[0],
  4,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ar_m_lo_entries[] =
{
  { "$m0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$m1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$m2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$m3", 3, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ar_m_lo =
{
  & nds32_cgen_opval_h_ar_m_lo_entries[0],
  4,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ar_m_hi_entries[] =
{
  { "$m4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$m5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$m6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$m7", 7, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ar_m_hi =
{
  & nds32_cgen_opval_h_ar_m_hi_entries[0],
  4,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ai_aridx4_entries[] =
{
  { "$i0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$i1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$i2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$i3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$i4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$i5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$i6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$i7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$mod", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$m1", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$m2", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$m3", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$m4", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$m5", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$m6", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$m7", 15, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ai_aridx4 =
{
  & nds32_cgen_opval_h_ai_aridx4_entries[0],
  16,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ai_aridx5_entries[] =
{
  { "$i0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$i1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$i2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$i3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$i4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$i5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$i6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$i7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$mod", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$m1", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$m2", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$m3", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$m5", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$m6", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$m7", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$d0.l24", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "$d1.l24", 17, {0, {{{0, 0}}}}, 0, 0 },
  { "$shft_ctl0", 18, {0, {{{0, 0}}}}, 0, 0 },
  { "$shft_ctl1", 19, {0, {{{0, 0}}}}, 0, 0 },
  { "$lb", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "$le", 25, {0, {{{0, 0}}}}, 0, 0 },
  { "$lc", 26, {0, {{{0, 0}}}}, 0, 0 },
  { "$adm_vbase", 27, {0, {{{0, 0}}}}, 0, 0 },
  { "$0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$16", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "$17", 17, {0, {{{0, 0}}}}, 0, 0 },
  { "$18", 18, {0, {{{0, 0}}}}, 0, 0 },
  { "$19", 19, {0, {{{0, 0}}}}, 0, 0 },
  { "$24", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "$25", 25, {0, {{{0, 0}}}}, 0, 0 },
  { "$26", 26, {0, {{{0, 0}}}}, 0, 0 },
  { "$27", 27, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ai_aridx5 =
{
  & nds32_cgen_opval_h_ai_aridx5_entries[0],
  46,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_ai_ar2idx5_entries[] =
{
  { "$cbb0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$cbb1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$cbb2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$cbb3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$cbe0", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$cbe1", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$cbe2", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$cbe3", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$cb_ctl", 31, {0, {{{0, 0}}}}, 0, 0 },
  { "$0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$31", 31, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_ai_ar2idx5 =
{
  & nds32_cgen_opval_h_ai_ar2idx5_entries[0],
  18,
  0, 0, 0, 0, ""
};

static CGEN_KEYWORD_ENTRY nds32_cgen_opval_h_fdr_entries[] =
{
  { "$fd0", 0, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd1", 1, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd2", 2, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd3", 3, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd4", 4, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd5", 5, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd6", 6, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd7", 7, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd8", 8, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd9", 9, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd10", 10, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd11", 11, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd12", 12, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd13", 13, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd14", 14, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd15", 15, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd16", 16, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd17", 17, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd18", 18, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd19", 19, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd20", 20, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd21", 21, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd22", 22, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd23", 23, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd24", 24, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd25", 25, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd26", 26, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd27", 27, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd28", 28, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd29", 29, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd30", 30, {0, {{{0, 0}}}}, 0, 0 },
  { "$fd31", 31, {0, {{{0, 0}}}}, 0, 0 }
};

CGEN_KEYWORD nds32_cgen_opval_h_fdr =
{
  & nds32_cgen_opval_h_fdr_entries[0],
  32,
  0, 0, 0, 0, ""
};


/* The hardware table.  */

#define A(a) (1 << CGEN_HW_##a)

const CGEN_HW_ENTRY nds32_cgen_hw_table[] =
{
  { "h-memory", HW_H_MEMORY, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-sint", HW_H_SINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-uint", HW_H_UINT, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-addr", HW_H_ADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-iaddr", HW_H_IADDR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-pc", HW_H_PC, CGEN_ASM_NONE, 0, { 0|A(PROFILE)|A(PC), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ppc", HW_H_PPC, CGEN_ASM_NONE, 0, { 0|A(PROFILE)|A(PC), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-si", HW_H_SI, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-uimm5", HW_H_UIMM5, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-mask4", HW_H_MASK4, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-swid15", HW_H_SWID15, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-disp24", HW_H_DISP24, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-concat24", HW_H_CONCAT24, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-disp16", HW_H_DISP16, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-disp9", HW_H_DISP9, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-disp14", HW_H_DISP14, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-uhi20", HW_H_UHI20, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-slo20", HW_H_SLO20, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ulo15", HW_H_ULO15, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-slo15", HW_H_SLO15, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-usr", HW_H_USR, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-group", HW_H_GROUP, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-sr10", HW_H_SR10, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-tpc", HW_H_TPC, CGEN_ASM_NONE, 0, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-gr", HW_H_GR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_gr_names, { 0|A(CACHE_ADDR)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-sr", HW_H_SR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_sr_names, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-reset-sr", HW_H_RESET_SR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_sr_names, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-wtmsk-sr", HW_H_WTMSK_SR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_sr_names, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-conf-sr", HW_H_CONF_SR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_sr_names, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-accum-hl", HW_H_ACCUM_HL, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_accum_hl_names, { 0|A(CACHE_ADDR)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-accum", HW_H_ACCUM, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_accum_names, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-mfusridx", HW_H_MFUSRIDX, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_mfusridx, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-mtusridx", HW_H_MTUSRIDX, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_mtusridx, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-standbyst", HW_H_STANDBYST, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_standbyst, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-tlbopst", HW_H_TLBOPST, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_tlbopst, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-cctlst", HW_H_CCTLST, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_cctlst, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-cctllvl", HW_H_CCTLLVL, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_cctllvl, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-msyncst", HW_H_MSYNCST, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_msyncst, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-dprefst", HW_H_DPREFST, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_dprefst, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-uimm3", HW_H_UIMM3, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ulo3w", HW_H_ULO3W, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ulo3h", HW_H_ULO3H, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ulo3b", HW_H_ULO3B, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-simm5h", HW_H_SIMM5H, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-uimm5h", HW_H_UIMM5H, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ulo7w", HW_H_ULO7W, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-swid5", HW_H_SWID5, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-swid9", HW_H_SWID9, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-itb", HW_H_ITB, CGEN_ASM_NONE, 0, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-conf-itb", HW_H_CONF_ITB, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-wtmsk-itb", HW_H_WTMSK_ITB, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-hsdisp8", HW_H_HSDISP8, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-gr16", HW_H_GR16, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_gr_names_16, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-gr8", HW_H_GR8, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_gr_names_8, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-gr8e5", HW_H_GR8E5, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_gr_names_8e5, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-xlsb", HW_H_XLSB, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_xlsb, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-simm10h", HW_H_SIMM10H, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-uimm3_10", HW_H_UIMM3_10, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-simm5w", HW_H_SIMM5W, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-suimm5", HW_H_SUIMM5, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-uimm5d", HW_H_UIMM5D, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-uimm6w", HW_H_UIMM6W, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-reglist", HW_H_REGLIST, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_reglist, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-even-gr", HW_H_EVEN_GR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_even_gr_names_16, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-slo19", HW_H_SLO19, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-slo18", HW_H_SLO18, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-slo17", HW_H_SLO17, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-disp8", HW_H_DISP8, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-slo11", HW_H_SLO11, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ulo5", HW_H_ULO5, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-i", HW_H_AR_I, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ar_i, { 0|A(CACHE_ADDR)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-m", HW_H_AR_M, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ar_m, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-mod", HW_H_AR_MOD, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-conf-ar-mod", HW_H_CONF_AR_MOD, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-wtmsk-ar-mod", HW_H_WTMSK_AR_MOD, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-adm-vbase", HW_H_AR_ADM_VBASE, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-conf-ar-adm-vbase", HW_H_CONF_AR_ADM_VBASE, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-wtmsk-ar-adm-vbase", HW_H_WTMSK_AR_ADM_VBASE, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-lb", HW_H_AR_LB, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-le", HW_H_AR_LE, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-lc", HW_H_AR_LC, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-cb-ctl", HW_H_AR_CB_CTL, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-wtmsk-ar-cb-ctl", HW_H_WTMSK_AR_CB_CTL, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-shft-ctl", HW_H_AR_SHFT_CTL, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ar_shft_ctl, { 0|A(CACHE_ADDR)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-wtmsk-ar-shft-ctl", HW_H_WTMSK_AR_SHFT_CTL, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-cbb", HW_H_AR_CBB, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ar_cbb, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-wtmsk-ar-cbb", HW_H_WTMSK_AR_CBB, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-cbe", HW_H_AR_CBE, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ar_cbe, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-wtmsk-ar-cbe", HW_H_WTMSK_AR_CBE, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-accum-l24", HW_H_ACCUM_L24, CGEN_ASM_NONE, 0, { 0|A(CACHE_ADDR)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-gr-even", HW_H_GR_EVEN, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_gr_even, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-gr-odd", HW_H_GR_ODD, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_gr_odd, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-gr-lo", HW_H_GR_LO, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_gr_lo, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-gr-lo-even", HW_H_GR_LO_EVEN, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_gr_lo_even, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-gr-lo-odd", HW_H_GR_LO_ODD, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_gr_lo_odd, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-accum", HW_H_AR_ACCUM, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ar_accum, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-accum1", HW_H_AR_ACCUM1, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ar_accum1, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-gr-bottom", HW_H_GR_BOTTOM, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_gr_names, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-gr-top", HW_H_GR_TOP, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_gr_names, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-gr-lo-bottom", HW_H_GR_LO_BOTTOM, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_gr_lo_bottom, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-gr-lo-top", HW_H_GR_LO_TOP, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_gr_lo_top, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-i-lo", HW_H_AR_I_LO, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ar_i_lo, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-i-hi", HW_H_AR_I_HI, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ar_i_hi, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-m-lo", HW_H_AR_M_LO, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ar_m_lo, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ar-m-hi", HW_H_AR_M_HI, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ar_m_hi, { 0|A(VIRTUAL)|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-imm16", HW_H_AI_IMM16, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-lsbloc", HW_H_AI_LSBLOC, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-rc4", HW_H_AI_RC4, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-m2-5", HW_H_AI_M2_5, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-im1-4", HW_H_AI_IM1_4, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-m2-3", HW_H_AI_M2_3, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-i2-1", HW_H_AI_I2_1, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-c1-15", HW_H_AI_C1_15, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-ra4-19", HW_H_AI_RA4_19, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-rb3-14", HW_H_AI_RB3_14, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-rc2-11", HW_H_AI_RC2_11, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-rc1-5", HW_H_AI_RC1_5, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-aridx4", HW_H_AI_ARIDX4, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ai_aridx4, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-aridx5", HW_H_AI_ARIDX5, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ai_aridx5, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ai-ar2idx5", HW_H_AI_AR2IDX5, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_ai_ar2idx5, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-slo12", HW_H_SLO12, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-conf-fpcfg", HW_H_CONF_FPCFG, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-fcsr", HW_H_FCSR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_fcsr_names, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-conf-fcsr", HW_H_CONF_FCSR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_fcsr_names, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-wtmsk-fcsr", HW_H_WTMSK_FCSR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_fcsr_names, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-fsr", HW_H_FSR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_fsr_names, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-fdr", HW_H_FDR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_h_fdr, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-uimm19", HW_H_UIMM19, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-uimm12", HW_H_UIMM12, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-uimm2", HW_H_UIMM2, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-cop0-dr", HW_H_COP0_DR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_cpr_names, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-cop0-wr", HW_H_COP0_WR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_cpr_names, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-cop1-dr", HW_H_COP1_DR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_cpr_names, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-cop1-wr", HW_H_COP1_WR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_cpr_names, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-cop2-dr", HW_H_COP2_DR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_cpr_names, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-cop2-wr", HW_H_COP2_WR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_cpr_names, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-cop3-dr", HW_H_COP3_DR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_cpr_names, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-cop3-wr", HW_H_COP3_WR, CGEN_ASM_KEYWORD, (PTR) & nds32_cgen_opval_cpr_names, { 0|A(PROFILE), { { { (1<<MACH_BASE), 0 } } } } },
  { "h-uimm8-s", HW_H_UIMM8_S, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-ifc-lp", HW_H_IFC_LP, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-conf-ifc-lp", HW_H_CONF_IFC_LP, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { "h-wtmsk-ifc-lp", HW_H_WTMSK_IFC_LP, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } },
  { 0, 0, CGEN_ASM_NONE, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }
};

#undef A


/* The instruction field table.  */

#define A(a) (1 << CGEN_IFLD_##a)

const CGEN_IFLD nds32_cgen_ifld_table[] =
{
  { NDS32_F_NIL, "f-nil", 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_ANYOF, "f-anyof", 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_IFMT, "f-ifmt", 0, 32, 0, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_OPC6G, "f-32-opc6g", 0, 32, 1, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_OPC6C, "f-32-opc6c", 0, 32, 4, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_SUB1, "f-32-sub1", 0, 32, 7, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RT5, "f-32-rt5", 0, 32, 7, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RA5, "f-32-ra5", 0, 32, 12, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RB5, "f-32-rb5", 0, 32, 17, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RD24, "f-32-rd24", 0, 32, 7, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RD1, "f-32-rd1", 0, 32, 10, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RD20, "f-32-rd20", 0, 32, 11, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RD1HL, "f-32-rd1hl", 0, 32, 12, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_USR, "f-32-usr", 0, 32, 12, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_GROUP, "f-32-group", 0, 32, 17, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_SR10, "f-32-sr10", 0, 32, 12, 10, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T0_DISP24, "f-32t0-disp24", 0, 32, 8, 24, { 0|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_CONCAT24, "f-32-concat24", 0, 32, 8, 24, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T1_SLO20, "f-32t1-slo20", 0, 32, 12, 20, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T1_UHI20, "f-32t1-uhi20", 0, 32, 12, 20, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T1_DISP16, "f-32t1-disp16", 0, 32, 16, 16, { 0|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T1_DISP9, "f-32t1-disp9", 0, 32, 7, 9, { 0|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T1_SUB4, "f-32t1-sub4", 0, 32, 12, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T2_SLO15D, "f-32t2-slo15d", 0, 32, 17, 15, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T2_ULO15D, "f-32t2-ulo15d", 0, 32, 17, 15, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T2_SLO15W, "f-32t2-slo15w", 0, 32, 17, 15, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T2_ULO15W, "f-32t2-ulo15w", 0, 32, 17, 15, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T2_SLO15H, "f-32t2-slo15h", 0, 32, 17, 15, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T2_ULO15H, "f-32t2-ulo15h", 0, 32, 17, 15, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T2_SLO15B, "f-32t2-slo15b", 0, 32, 17, 15, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T2_ULO15B, "f-32t2-ulo15b", 0, 32, 17, 15, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T2_DISP14, "f-32t2-disp14", 0, 32, 18, 14, { 0|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T2_SUB1, "f-32t2-sub1", 0, 32, 17, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T3_RES10_7, "f-32t3-res10_7", 0, 32, 7, 10, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T3_RES12_12, "f-32t3-res12_12", 0, 32, 12, 12, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T3_SWID15, "f-32t3-swid15", 0, 32, 12, 15, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T3_SUB10, "f-32t3-sub10", 0, 32, 22, 10, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T3_SUB10SI, "f-32t3-sub10si", 0, 32, 22, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T3_SUB10DSI, "f-32t3-sub10dsi", 0, 32, 24, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T3_SUB10D, "f-32t3-sub10d", 0, 32, 22, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T3_SUB10G, "f-32t3-sub10g", 0, 32, 26, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T3_SUB10G2, "f-32t3-sub10g2", 0, 32, 27, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T3_SUB10C, "f-32t3-sub10c", 0, 32, 29, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T3_UIMM5, "f-32t3-uimm5", 0, 32, 17, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T3_EXT3, "f-32t3-ext3", 0, 32, 24, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T4_EXT5, "f-32t4-ext5", 0, 32, 22, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T4_EXT2, "f-32t4-ext2", 0, 32, 25, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T4_RES3_22, "f-32t4-res3_22", 0, 32, 22, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T4_SUB5, "f-32t4-sub5", 0, 32, 27, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T5_MASK4, "f-32t5-mask4", 0, 32, 22, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T5_SUB4, "f-32t5-sub4", 0, 32, 26, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T5_RES2, "f-32t5-res2", 0, 32, 30, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T2_ST4, "f-32t2-st4", 0, 32, 8, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_4_17, "f-32tx-4_17", 0, 32, 17, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_1_21, "f-32tx-1_21", 0, 32, 21, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_GROUP_USR, "f-32-group-usr", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_OPC1, "f-16-opc1", 0, 32, 0, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_OPC14, "f-16-opc14", 0, 32, 1, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_OPC141, "f-16-opc141", 0, 32, 5, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_OPC142, "f-16-opc142", 0, 32, 5, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_OPC143, "f-16-opc143", 0, 32, 5, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_OPC1431, "f-16-opc1431", 0, 32, 8, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_OPC1433, "f-16-opc1433", 0, 32, 8, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_OPC14332, "f-16-opc14332", 0, 32, 11, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_OPC143323, "f-16-opc143323", 0, 32, 13, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_RT5H, "f-16-rt5h", 0, 32, 6, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_RA5H, "f-16-ra5h", 0, 32, 11, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_RB5H, "f-16-rb5h", 0, 32, 11, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_RT4, "f-16-rt4", 0, 32, 7, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_RA4, "f-16-ra4", 0, 32, 7, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_RT3, "f-16-rt3", 0, 32, 5, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_RT3_7, "f-16-rt3_7", 0, 32, 7, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_RA3, "f-16-ra3", 0, 32, 10, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_RB3, "f-16-rb3", 0, 32, 13, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_UIMM3, "f-16-uimm3", 0, 32, 13, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_ULO3W, "f-16-ulo3w", 0, 32, 13, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_ULO3H, "f-16-ulo3h", 0, 32, 13, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_ULO3B, "f-16-ulo3b", 0, 32, 13, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_UIMM5, "f-16-uimm5", 0, 32, 11, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_SIMM5, "f-16-simm5", 0, 32, 11, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_ULO7W, "f-16-ulo7w", 0, 32, 9, 7, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_HSDISP8, "f-16-hsdisp8", 0, 32, 8, 8, { 0|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_SWID5, "f-16-swid5", 0, 32, 11, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_SWID9, "f-16-swid9", 0, 32, 7, 9, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_SIMM10, "f-16-simm10", 0, 32, 6, 10, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_RT5E, "f-16-rt5e", 0, 32, 8, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_RA5E, "f-16-ra5e", 0, 32, 12, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_MASK2, "f-16-mask2", 0, 32, 9, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_UIMM3_10, "f-16-uimm3_10", 0, 32, 10, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_UIMM5D, "f-16-uimm5d", 0, 32, 11, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_UIMM6W, "f-16-uimm6w", 0, 32, 10, 6, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_SUIMM5, "f-16-suimm5", 0, 32, 11, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_16_SIMM5W, "f-16-simm5w", 0, 32, 11, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_SLO19, "f-32-slo19", 0, 32, 13, 19, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_SLO17W, "f-32-slo17w", 0, 32, 15, 17, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_SLO18H, "f-32-slo18h", 0, 32, 14, 18, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32V2_19_1, "f-32v2_19_1", 0, 32, 12, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32V2_19_2, "f-32v2_19_2", 0, 32, 12, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32V2_17_1, "f-32v2_17_1", 0, 32, 14, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RS5, "f-32-rs5", 0, 32, 22, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T1_DISP8, "f-32t1-disp8", 0, 32, 24, 8, { 0|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T21_SUB1, "f-32t21-sub1", 0, 32, 12, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T2_SIMM11, "f-32t2-simm11", 0, 32, 13, 11, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T21_ULO5, "f-32t21-ulo5", 0, 32, 22, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32T21_SUBOP, "f-32t21-subop", 0, 32, 27, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_OP2_24_A, "f-32-op2-24-a", 0, 32, 7, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_OP3_22_A, "f-32-op3-22-a", 0, 32, 9, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_OP3_AM_A, "f-32-op3-am-a", 0, 32, 9, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RA5_A, "f-32-ra5-a", 0, 32, 12, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RD5_A, "f-32-rd5-a", 0, 32, 12, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RES3_19_A, "f-32-res3-19-a", 0, 32, 12, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_ARIDX4_A, "f-32-aridx4-a", 0, 32, 12, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_DH2_16_A, "f-32-dh2-16-a", 0, 32, 15, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RES2_16_A, "f-32-res2-16-a", 0, 32, 15, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_IMM16_A, "f-32-imm16-a", 0, 32, 16, 16, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RB5_A, "f-32-rb5-a", 0, 32, 17, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RES5_14_A, "f-32-res5-14-a", 0, 32, 17, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_D1_A, "f-32-d1-a", 0, 32, 22, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RES1_9_A, "f-32-res1-9-a", 0, 32, 22, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_OP3_8_A, "f-32-op3-8-a", 0, 32, 23, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_OP2_8_A, "f-32-op2-8-a", 0, 32, 23, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_DH2_6_A, "f-32-dh2-6-a", 0, 32, 25, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_OP1_5_A, "f-32-op1-5-a", 0, 32, 26, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RES1_5_A, "f-32-res1-5-a", 0, 32, 26, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_ARIDX5_A, "f-32-aridx5-a", 0, 32, 27, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_LSBLOC_A, "f-32-lsbloc-a", 0, 32, 27, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RES5_4_A, "f-32-res5-4-a", 0, 32, 27, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RC4_A, "f-32-rc4-a", 0, 32, 22, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_M2_5_A, "f-32-m2-5-a", 0, 32, 26, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_IM1_4_A, "f-32-im1-4-a", 0, 32, 27, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_M2_3_A, "f-32-m2-3-a", 0, 32, 28, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_I2_1_A, "f-32-i2-1-a", 0, 32, 30, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RA4_19_A, "f-32-ra4-19-a", 0, 32, 12, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_C1_15_A, "f-32-c1-15-a", 0, 32, 16, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RB3_14_A, "f-32-rb3-14-a", 0, 32, 17, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RC2_11_A, "f-32-rc2-11-a", 0, 32, 20, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RC1_5_A, "f-32-rc1-5-a", 0, 32, 26, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RC5_0_A, "f-32-rc5_0-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RC5_1_A, "f-32-rc5_1-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_IM5_I_A, "f-32-im5-i-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_IM5_M_A, "f-32-im5-m-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_RB5P_A, "f-32-rb5p-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_IM6_I_0_A, "f-32-im6-i_0-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_IM6_I_1_A, "f-32-im6-i_1-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_IM6_M_0_A, "f-32-im6-m_0-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_IM6_M_1_A, "f-32-im6-m_1-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_R10A5_A, "f-32-r10a5-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_R10B5_A, "f-32-r10b5-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_R10C5_A, "f-32-r10c5-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_R10C5_0_A, "f-32-r10c5_0-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_R10C5_1_A, "f-32-r10c5_1-a", 0, 0, 0, 0,{ 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_2_17, "f-32tx-2_17", 0, 32, 17, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_3_17, "f-32tx-3_17", 0, 32, 17, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_5_17, "f-32tx-5_17", 0, 32, 17, 5, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_1_19, "f-32tx-1_19", 0, 32, 19, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_2_20, "f-32tx-2_20", 0, 32, 20, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_12_20, "f-32tx-12_20", 0, 32, 20, 12, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_2_22, "f-32tx-2_22", 0, 32, 22, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_3_22, "f-32tx-3_22", 0, 32, 22, 3, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_4_22, "f-32tx-4_22", 0, 32, 22, 4, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_1_24, "f-32tx-1_24", 0, 32, 24, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_2_24, "f-32tx-2_24", 0, 32, 24, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_2_26, "f-32tx-2_26", 0, 32, 26, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_1_25, "f-32tx-1_25", 0, 32, 25, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_2_28, "f-32tx-2_28", 0, 32, 28, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_2_30, "f-32tx-2_30", 0, 32, 30, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_SLO12W, "f-32tx-slo12w", 0, 32, 20, 12, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32TX_SLO12D, "f-32tx-slo12d", 0, 32, 20, 12, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_19_7, "f-32-19_7", 0, 32, 7, 19, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_12_12, "f-32-12_12", 0, 32, 12, 12, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_2_26, "f-32-2_26", 0, 32, 26, 2, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_OP1_S, "f-32-op1-s", 0, 32, 25, 1, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { NDS32_F_32_UIMM8_S, "f-32-uimm8-s", 0, 32, 17, 8, { 0, { { { (1<<MACH_BASE), 0 } } } }  },
  { 0, 0, 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } } } } }
};

#undef A



/* multi ifield declarations */

const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_GROUP_USR_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_RC5_0_A_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_RC5_1_A_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_IM5_I_A_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_IM5_M_A_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_RB5P_A_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_IM6_I_0_A_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_IM6_I_1_A_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_IM6_M_0_A_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_IM6_M_1_A_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_R10A5_A_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_R10B5_A_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_R10C5_A_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_R10C5_0_A_MULTI_IFIELD [];
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_R10C5_1_A_MULTI_IFIELD [];


/* multi ifield definitions */

const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_GROUP_USR_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_GROUP] } },
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_USR] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_RC5_0_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RC4_A] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_RC5_1_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RC4_A] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_IM5_I_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_IM1_4_A] } },
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_I2_1_A] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_IM5_M_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_IM1_4_A] } },
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_M2_3_A] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_RB5P_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RB5_A] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_IM6_I_0_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_I2_1_A] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_IM6_I_1_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_I2_1_A] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_IM6_M_0_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_M2_3_A] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_IM6_M_1_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_M2_5_A] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_R10A5_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RA4_19_A] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_R10B5_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_C1_15_A] } },
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RB3_14_A] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_R10C5_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_C1_15_A] } },
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RC2_11_A] } },
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RC1_5_A] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_R10C5_0_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_C1_15_A] } },
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RC2_11_A] } },
    { 0, { (const PTR) 0 } }
};
const CGEN_MAYBE_MULTI_IFLD NDS32_F_32_R10C5_1_A_MULTI_IFIELD [] =
{
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_C1_15_A] } },
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RC2_11_A] } },
    { 0, { (const PTR) 0 } }
};

/* The operand table.  */

#define A(a) (1 << CGEN_OPERAND_##a)
#define OPERAND(op) NDS32_OPERAND_##op

const CGEN_OPERAND nds32_cgen_operand_table[] =
{
/* pc: program counter */
  { "pc", NDS32_OPERAND_PC, HW_H_PC, 0, 0,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_NIL] } }, 
    { 0|A(SEM_ONLY), { { { (1<<MACH_BASE), 0 } } } }  },
/* rt5: destination register */
  { "rt5", NDS32_OPERAND_RT5, HW_H_GR, 7, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RT5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ra5: source register A */
  { "ra5", NDS32_OPERAND_RA5, HW_H_GR, 12, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RA5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rb5: source register B */
  { "rb5", NDS32_OPERAND_RB5, HW_H_GR, 17, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RB5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rd1: 64-bit accumulation register */
  { "rd1", NDS32_OPERAND_RD1, HW_H_ACCUM, 10, 1,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RD1] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rd1hl: h/l part of acc register */
  { "rd1hl", NDS32_OPERAND_RD1HL, HW_H_ACCUM_HL, 12, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RD1HL] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* usridx: usr index */
  { "usridx", NDS32_OPERAND_USRIDX, HW_H_USR, 12, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_USR] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* groupidx: group index */
  { "groupidx", NDS32_OPERAND_GROUPIDX, HW_H_GROUP, 17, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_GROUP] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* mfusridx: usr index for mfusr */
  { "mfusridx", NDS32_OPERAND_MFUSRIDX, HW_H_MFUSRIDX, 12, 10,
    { 2, { (const PTR) &NDS32_F_32_GROUP_USR_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* mtusridx: usr index for mtusr */
  { "mtusridx", NDS32_OPERAND_MTUSRIDX, HW_H_MTUSRIDX, 12, 10,
    { 2, { (const PTR) &NDS32_F_32_GROUP_USR_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* sr10: system register */
  { "sr10", NDS32_OPERAND_SR10, HW_H_SR, 12, 10,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_SR10] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* disp24: 24-bit displacement */
  { "disp24", NDS32_OPERAND_DISP24, HW_H_DISP24, 8, 24,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T0_DISP24] } }, 
    { 0|A(RELAX)|A(HASH_PREFIX)|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
/* concat24: 24-bit concat */
  { "concat24", NDS32_OPERAND_CONCAT24, HW_H_CONCAT24, 8, 24,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_CONCAT24] } }, 
    { 0|A(RELAX)|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* disp16: 16-bit displacement */
  { "disp16", NDS32_OPERAND_DISP16, HW_H_DISP16, 16, 16,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T1_DISP16] } }, 
    { 0|A(RELAX)|A(HASH_PREFIX)|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
/* disp9: 9-bit displacement */
  { "disp9", NDS32_OPERAND_DISP9, HW_H_DISP9, 7, 9,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T1_DISP9] } }, 
    { 0|A(RELAX)|A(HASH_PREFIX)|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
/* disp14: 14-bit displacement */
  { "disp14", NDS32_OPERAND_DISP14, HW_H_DISP14, 18, 14,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T2_DISP14] } }, 
    { 0|A(RELAX)|A(HASH_PREFIX)|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
/* tlbopst: subtypes for TLBOP */
  { "tlbopst", NDS32_OPERAND_TLBOPST, HW_H_TLBOPST, 22, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T4_EXT5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* cctlst: subtypes for CCTL */
  { "cctlst", NDS32_OPERAND_CCTLST, HW_H_CCTLST, 22, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T4_EXT5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* cctllvl: levels  for CCTL */
  { "cctllvl", NDS32_OPERAND_CCTLLVL, HW_H_CCTLLVL, 21, 1,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32TX_1_21] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* msyncst: subtypes for MSYNC */
  { "msyncst", NDS32_OPERAND_MSYNCST, HW_H_MSYNCST, 24, 3,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T3_EXT3] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* dprefst: subtypes for DPREF/DPREFI */
  { "dprefst", NDS32_OPERAND_DPREFST, HW_H_DPREFST, 8, 4,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T2_ST4] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* standbyst: subtypes for STANDBY */
  { "standbyst", NDS32_OPERAND_STANDBYST, HW_H_STANDBYST, 25, 2,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T4_EXT2] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* hash: # prefix */
  { "hash", NDS32_OPERAND_HASH, HW_H_SINT, 0, 0,
    { 0, { (const PTR) 0 } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* si: 2-bit unsigned scaling index */
  { "si", NDS32_OPERAND_SI, HW_H_SI, 22, 2,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T3_SUB10SI] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* uimm5: 5-bit unsigned count/index */
  { "uimm5", NDS32_OPERAND_UIMM5, HW_H_UIMM5, 17, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T3_UIMM5] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* mask4: 4-bit mask for mw insns */
  { "mask4", NDS32_OPERAND_MASK4, HW_H_MASK4, 22, 4,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T5_MASK4] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* swid15: 15-bit software ID */
  { "swid15", NDS32_OPERAND_SWID15, HW_H_SWID15, 12, 15,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T3_SWID15] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* uhi20: high 20 bit immediate */
  { "uhi20", NDS32_OPERAND_UHI20, HW_H_UHI20, 12, 20,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T1_UHI20] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* slo20: 20 bit signed immediate with lo12() or immediate value */
  { "slo20", NDS32_OPERAND_SLO20, HW_H_SLO20, 12, 20,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T1_SLO20] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* ulo15d: 15-bit unsigned immediate or low 12 bit unsigned immediate for lo12() on double-word */
  { "ulo15d", NDS32_OPERAND_ULO15D, HW_H_ULO15, 17, 15,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T2_ULO15D] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* slo15d: 15-bit signed immediate or low 12 bit unsigned immediate for lo12() on double-word */
  { "slo15d", NDS32_OPERAND_SLO15D, HW_H_SLO15, 17, 15,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T2_SLO15D] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* ulo15w: 15-bit unsigned immediate or low 12 bit unsigned immediate for lo12() on word */
  { "ulo15w", NDS32_OPERAND_ULO15W, HW_H_ULO15, 17, 15,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T2_ULO15W] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* slo15w: 15-bit signed immediate or low 12 bit unsigned immediate for lo12() on word */
  { "slo15w", NDS32_OPERAND_SLO15W, HW_H_SLO15, 17, 15,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T2_SLO15W] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* ulo15h: 15-bit unsigned immediate or low 12 bit unsigned immediate for lo12() on half-word */
  { "ulo15h", NDS32_OPERAND_ULO15H, HW_H_ULO15, 17, 15,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T2_ULO15H] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* slo15h: 15-bit signed immediate or low 12 bit unsigned immediate for lo12() on half-word */
  { "slo15h", NDS32_OPERAND_SLO15H, HW_H_SLO15, 17, 15,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T2_SLO15H] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* ulo15b: 15-bit unsigned immediate or low 12 bit unsigned immediate for lo12() on byte */
  { "ulo15b", NDS32_OPERAND_ULO15B, HW_H_ULO15, 17, 15,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T2_ULO15B] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* slo15b: 15-bit signed immediate or low 12 bit unsigned immediate for lo12() on byte */
  { "slo15b", NDS32_OPERAND_SLO15B, HW_H_SLO15, 17, 15,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T2_SLO15B] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* ulo15: 15-bit unsigned immediate or low 12 bit unsigned immediate for lo12() */
  { "ulo15", NDS32_OPERAND_ULO15, HW_H_ULO15, 17, 15,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T2_ULO15B] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* slo15: 15-bit signed immediate or low 12 bit unsigned immediate for lo12() */
  { "slo15", NDS32_OPERAND_SLO15, HW_H_SLO15, 17, 15,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T2_SLO15B] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* uimm_sr10: 10-bit system register index */
  { "uimm_sr10", NDS32_OPERAND_UIMM_SR10, HW_H_SR10, 12, 10,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_SR10] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* rt5h: destination register */
  { "rt5h", NDS32_OPERAND_RT5H, HW_H_GR, 6, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_RT5H] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ra5h: source register A */
  { "ra5h", NDS32_OPERAND_RA5H, HW_H_GR, 11, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_RA5H] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rb5h: source register B */
  { "rb5h", NDS32_OPERAND_RB5H, HW_H_GR, 11, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_RB5H] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rt4: 4-bit destination register */
  { "rt4", NDS32_OPERAND_RT4, HW_H_GR16, 7, 4,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_RT4] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ra4: 4-bit source register A */
  { "ra4", NDS32_OPERAND_RA4, HW_H_GR16, 7, 4,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_RA4] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rt3: 3-bit destination register */
  { "rt3", NDS32_OPERAND_RT3, HW_H_GR8, 5, 3,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_RT3] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rt3e5: 3-bit destination register */
  { "rt3e5", NDS32_OPERAND_RT3E5, HW_H_GR8E5, 5, 3,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_RT3] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rt3_7: 3-bit destination register */
  { "rt3_7", NDS32_OPERAND_RT3_7, HW_H_GR8, 7, 3,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_RT3_7] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ra3: 3-bit source register A */
  { "ra3", NDS32_OPERAND_RA3, HW_H_GR8, 10, 3,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_RA3] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rb3: 3-bit source register B */
  { "rb3", NDS32_OPERAND_RB3, HW_H_GR8, 13, 3,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_RB3] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* bits: 3-bit unsigned immediate */
  { "bits", NDS32_OPERAND_BITS, HW_H_XLSB, 13, 3,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_UIMM3] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* uimm3: 3-bit unsigned immediate */
  { "uimm3", NDS32_OPERAND_UIMM3, HW_H_UIMM3, 13, 3,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_UIMM3] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* ulo3w: 3-bit unsigned immediate */
  { "ulo3w", NDS32_OPERAND_ULO3W, HW_H_ULO3W, 13, 3,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_ULO3W] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* ulo3h: 3-bit unsigned immediate */
  { "ulo3h", NDS32_OPERAND_ULO3H, HW_H_ULO3H, 13, 3,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_ULO3H] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* ulo3b: 3-bit unsigned immediate */
  { "ulo3b", NDS32_OPERAND_ULO3B, HW_H_ULO3B, 13, 3,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_ULO3B] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* simm5h: 5-bit signed immediate */
  { "simm5h", NDS32_OPERAND_SIMM5H, HW_H_SIMM5H, 11, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_SIMM5] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* uimm5h: 5-bit unsigned immediate */
  { "uimm5h", NDS32_OPERAND_UIMM5H, HW_H_UIMM5H, 11, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_UIMM5] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* imm5u: 5-bit unsigned immediate */
  { "imm5u", NDS32_OPERAND_IMM5U, HW_H_UIMM5H, 11, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_UIMM5] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* ulo7w: 7-bit unsigned immediate */
  { "ulo7w", NDS32_OPERAND_ULO7W, HW_H_ULO7W, 9, 7,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_ULO7W] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* swid5: 5-bit software I/D */
  { "swid5", NDS32_OPERAND_SWID5, HW_H_SWID5, 11, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_SWID5] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* swid9: 9-bit software I/D */
  { "swid9", NDS32_OPERAND_SWID9, HW_H_SWID9, 7, 9,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_SWID9] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* hsdisp8: 8 bit half-word displacement */
  { "hsdisp8", NDS32_OPERAND_HSDISP8, HW_H_HSDISP8, 8, 8,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_HSDISP8] } }, 
    { 0|A(RELAX)|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
/* simm10: 10 bit signed immediate */
  { "simm10", NDS32_OPERAND_SIMM10, HW_H_SIMM10H, 6, 10,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_SIMM10] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* rt5e: destination register for movd44 */
  { "rt5e", NDS32_OPERAND_RT5E, HW_H_EVEN_GR, 8, 4,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_RT5E] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ra5e: source register for movd44 */
  { "ra5e", NDS32_OPERAND_RA5E, HW_H_EVEN_GR, 12, 4,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_RA5E] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* reglist: subtypes for push25/pop25 */
  { "reglist", NDS32_OPERAND_REGLIST, HW_H_REGLIST, 9, 2,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_MASK2] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* uimm3_10: 3-bit unsigned immediate t2 */
  { "uimm3_10", NDS32_OPERAND_UIMM3_10, HW_H_UIMM3_10, 10, 3,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_UIMM3_10] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* simm5w: 5-bit negative immediate with word alligned */
  { "simm5w", NDS32_OPERAND_SIMM5W, HW_H_SIMM5W, 11, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_SIMM5W] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* suimm5: special 5-bit immediate for movpi45 */
  { "suimm5", NDS32_OPERAND_SUIMM5, HW_H_SUIMM5, 11, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_SUIMM5] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* uimm5d: 5-bit unsigned immediate */
  { "uimm5d", NDS32_OPERAND_UIMM5D, HW_H_UIMM5D, 11, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_UIMM5D] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* uimm6w: 6-bit unsigned immediate */
  { "uimm6w", NDS32_OPERAND_UIMM6W, HW_H_UIMM6W, 10, 6,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_16_UIMM6W] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* slo19: 19 bit signed immediate value */
  { "slo19", NDS32_OPERAND_SLO19, HW_H_SLO19, 13, 19,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_SLO19] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* slo18h: 18-bit signed immediate */
  { "slo18h", NDS32_OPERAND_SLO18H, HW_H_SLO18, 14, 18,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_SLO18H] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* slo17w: 17 bit signed immediate value */
  { "slo17w", NDS32_OPERAND_SLO17W, HW_H_SLO17, 15, 17,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_SLO17W] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* rs5: destination register2 */
  { "rs5", NDS32_OPERAND_RS5, HW_H_GR, 22, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RS5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* disp8: 8-bit displacement */
  { "disp8", NDS32_OPERAND_DISP8, HW_H_DISP8, 24, 8,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T1_DISP8] } }, 
    { 0|A(RELAX)|A(RELOC)|A(PCREL_ADDR), { { { (1<<MACH_BASE), 0 } } } }  },
/* simm11: 11-bit signed immediate */
  { "simm11", NDS32_OPERAND_SIMM11, HW_H_SLO11, 13, 11,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T2_SIMM11] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* ulo5: 5-bit un-signed immediate */
  { "ulo5", NDS32_OPERAND_ULO5, HW_H_ULO5, 22, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32T21_ULO5] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* ra5_a: source register a */
  { "ra5_a", NDS32_OPERAND_RA5_A, HW_H_GR, 12, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RA5_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ra5_a_b: source register a for bottom 16-bit data */
  { "ra5_a_b", NDS32_OPERAND_RA5_A_B, HW_H_GR_BOTTOM, 12, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RA5_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ra5_a_t: source register a for top    16-bit data */
  { "ra5_a_t", NDS32_OPERAND_RA5_A_T, HW_H_GR_TOP, 12, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RA5_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rd5_a: destination register d */
  { "rd5_a", NDS32_OPERAND_RD5_A, HW_H_GR, 12, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RD5_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* aridx4_a: audio extension register index */
  { "aridx4_a", NDS32_OPERAND_ARIDX4_A, HW_H_AI_ARIDX4, 12, 4,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_ARIDX4_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* dh2_16_a: accumulator high/low index */
  { "dh2_16_a", NDS32_OPERAND_DH2_16_A, HW_H_AR_ACCUM1, 15, 2,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_DH2_16_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rb5_a: source register b */
  { "rb5_a", NDS32_OPERAND_RB5_A, HW_H_GR, 17, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RB5_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rb5_a_b: source register b for bottom 16-bit data */
  { "rb5_a_b", NDS32_OPERAND_RB5_A_B, HW_H_GR_BOTTOM, 17, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RB5_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rb5_a_t: source register b for top    16-bit data */
  { "rb5_a_t", NDS32_OPERAND_RB5_A_T, HW_H_GR_TOP, 17, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RB5_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rb5p_a: source register b */
  { "rb5p_a", NDS32_OPERAND_RB5P_A, HW_H_GR, 17, 5,
    { 1, { (const PTR) &NDS32_F_32_RB5P_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* rb5p_a_b: source register b for bottom 16-bit data */
  { "rb5p_a_b", NDS32_OPERAND_RB5P_A_B, HW_H_GR_BOTTOM, 17, 5,
    { 1, { (const PTR) &NDS32_F_32_RB5P_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* rb5p_a_t: source register b for top 16-bit data */
  { "rb5p_a_t", NDS32_OPERAND_RB5P_A_T, HW_H_GR_TOP, 17, 5,
    { 1, { (const PTR) &NDS32_F_32_RB5P_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* d1_a: accumulator index */
  { "d1_a", NDS32_OPERAND_D1_A, HW_H_AR_ACCUM, 22, 1,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_D1_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* dh2_6_a: accumulator high/low index */
  { "dh2_6_a", NDS32_OPERAND_DH2_6_A, HW_H_ACCUM_HL, 25, 2,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_DH2_6_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* aridx5_a: audio extension register index */
  { "aridx5_a", NDS32_OPERAND_ARIDX5_A, HW_H_AI_ARIDX5, 27, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_ARIDX5_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ar2idx5_a: audio extension register index2 */
  { "ar2idx5_a", NDS32_OPERAND_AR2IDX5_A, HW_H_AI_AR2IDX5, 27, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_ARIDX5_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* lsbloc_a: 5-bit immediate value */
  { "lsbloc_a", NDS32_OPERAND_LSBLOC_A, HW_H_AI_LSBLOC, 27, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_LSBLOC_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rc4_a: destination register c */
  { "rc4_a", NDS32_OPERAND_RC4_A, HW_H_AI_RC4, 22, 4,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RC4_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* m2_5_a: im6 modification register index */
  { "m2_5_a", NDS32_OPERAND_M2_5_A, HW_H_AI_M2_5, 26, 2,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_M2_5_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* im1_4_a: im5 i&m register common index */
  { "im1_4_a", NDS32_OPERAND_IM1_4_A, HW_H_AI_IM1_4, 27, 1,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_IM1_4_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* m2_3_a: im5/im6 modification register index */
  { "m2_3_a", NDS32_OPERAND_M2_3_A, HW_H_AI_M2_3, 28, 2,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_M2_3_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* i2_1_a: im5/im6 index register index */
  { "i2_1_a", NDS32_OPERAND_I2_1_A, HW_H_AI_I2_1, 30, 2,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_I2_1_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* c1_15_a: rb/rc general register index */
  { "c1_15_a", NDS32_OPERAND_C1_15_A, HW_H_AI_C1_15, 16, 1,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_C1_15_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* ra4_19_a: ra general register index */
  { "ra4_19_a", NDS32_OPERAND_RA4_19_A, HW_H_AI_RA4_19, 12, 4,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RA4_19_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rb3_14_a: rb general register index */
  { "rb3_14_a", NDS32_OPERAND_RB3_14_A, HW_H_AI_RB3_14, 17, 3,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RB3_14_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rc2_11_a: rc general register index */
  { "rc2_11_a", NDS32_OPERAND_RC2_11_A, HW_H_AI_RC2_11, 20, 2,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RC2_11_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rc1_5_a: rc general register index */
  { "rc1_5_a", NDS32_OPERAND_RC1_5_A, HW_H_AI_RC1_5, 26, 1,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RC1_5_A] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rc5_0_a: destination register c with even index */
  { "rc5_0_a", NDS32_OPERAND_RC5_0_A, HW_H_GR_EVEN, 22, 4,
    { 1, { (const PTR) &NDS32_F_32_RC5_0_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* rc5_1_a: destination register c with odd index */
  { "rc5_1_a", NDS32_OPERAND_RC5_1_A, HW_H_GR_ODD, 22, 4,
    { 1, { (const PTR) &NDS32_F_32_RC5_1_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* im5_i_a: index register */
  { "im5_i_a", NDS32_OPERAND_IM5_I_A, HW_H_AR_I, 27, 3,
    { 2, { (const PTR) &NDS32_F_32_IM5_I_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* im5_m_a: modification register */
  { "im5_m_a", NDS32_OPERAND_IM5_M_A, HW_H_AR_M, 27, 3,
    { 2, { (const PTR) &NDS32_F_32_IM5_M_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* im6_i_0_a: index register */
  { "im6_i_0_a", NDS32_OPERAND_IM6_I_0_A, HW_H_AR_I_LO, 30, 2,
    { 1, { (const PTR) &NDS32_F_32_IM6_I_0_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* im6_i_1_a: index register */
  { "im6_i_1_a", NDS32_OPERAND_IM6_I_1_A, HW_H_AR_I_HI, 30, 2,
    { 1, { (const PTR) &NDS32_F_32_IM6_I_1_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* im6_m_0_a: modification register */
  { "im6_m_0_a", NDS32_OPERAND_IM6_M_0_A, HW_H_AR_M_LO, 28, 2,
    { 1, { (const PTR) &NDS32_F_32_IM6_M_0_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* im6_m_1_a: modification register */
  { "im6_m_1_a", NDS32_OPERAND_IM6_M_1_A, HW_H_AR_M_HI, 26, 2,
    { 1, { (const PTR) &NDS32_F_32_IM6_M_1_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* r10a5_a: source register a */
  { "r10a5_a", NDS32_OPERAND_R10A5_A, HW_H_GR_LO, 12, 4,
    { 1, { (const PTR) &NDS32_F_32_R10A5_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* r10b5_a: source register b */
  { "r10b5_a", NDS32_OPERAND_R10B5_A, HW_H_GR_LO, 16, 4,
    { 2, { (const PTR) &NDS32_F_32_R10B5_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* r10c5_a: destination register c */
  { "r10c5_a", NDS32_OPERAND_R10C5_A, HW_H_GR_LO, 16, 4,
    { 3, { (const PTR) &NDS32_F_32_R10C5_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* r10a5_a_b: source register a for bottom 16-bits data */
  { "r10a5_a_b", NDS32_OPERAND_R10A5_A_B, HW_H_GR_LO_BOTTOM, 12, 4,
    { 1, { (const PTR) &NDS32_F_32_R10A5_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* r10a5_a_t: source register a for top 16-bits data */
  { "r10a5_a_t", NDS32_OPERAND_R10A5_A_T, HW_H_GR_LO_TOP, 12, 4,
    { 1, { (const PTR) &NDS32_F_32_R10A5_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* r10b5_a_b: source register b for bottom 16-bits data */
  { "r10b5_a_b", NDS32_OPERAND_R10B5_A_B, HW_H_GR_LO_BOTTOM, 16, 4,
    { 2, { (const PTR) &NDS32_F_32_R10B5_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* r10b5_a_t: source register b for top 16-bits data */
  { "r10b5_a_t", NDS32_OPERAND_R10B5_A_T, HW_H_GR_LO_TOP, 16, 4,
    { 2, { (const PTR) &NDS32_F_32_R10B5_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* r10c5_0_a: destination register c with even index */
  { "r10c5_0_a", NDS32_OPERAND_R10C5_0_A, HW_H_GR_LO_EVEN, 16, 3,
    { 2, { (const PTR) &NDS32_F_32_R10C5_0_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* r10c5_1_a: destination register c with odd index */
  { "r10c5_1_a", NDS32_OPERAND_R10C5_1_A, HW_H_GR_LO_ODD, 16, 3,
    { 2, { (const PTR) &NDS32_F_32_R10C5_1_A_MULTI_IFIELD[0] } }, 
    { 0|A(VIRTUAL), { { { (1<<MACH_BASE), 0 } } } }  },
/* imm16_a: 16-bit unsigned/signed immediate value */
  { "imm16_a", NDS32_OPERAND_IMM16_A, HW_H_AI_IMM16, 16, 16,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_IMM16_A] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* fsrt5: FPU destination register of SP */
  { "fsrt5", NDS32_OPERAND_FSRT5, HW_H_FSR, 7, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RT5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* fsra5: FPU source register A */
  { "fsra5", NDS32_OPERAND_FSRA5, HW_H_FSR, 12, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RA5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* fsrb5: FPU source register B */
  { "fsrb5", NDS32_OPERAND_FSRB5, HW_H_FSR, 17, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RB5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* fdrt5: FPU destination register A of DP */
  { "fdrt5", NDS32_OPERAND_FDRT5, HW_H_FDR, 7, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RT5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* fdra5: FPU source register A of DP */
  { "fdra5", NDS32_OPERAND_FDRA5, HW_H_FDR, 12, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RA5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* fdrb5: FPU source register B of DP */
  { "fdrb5", NDS32_OPERAND_FDRB5, HW_H_FDR, 17, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RB5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rth5: destination register containing the high 32-bit of DR */
  { "rth5", NDS32_OPERAND_RTH5, HW_H_GR, 7, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RT5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* rtl5: destination register containing the low  32-bit of DR */
  { "rtl5", NDS32_OPERAND_RTL5, HW_H_GR, 12, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RA5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* slo12w: 12-bit signed immediate */
  { "slo12w", NDS32_OPERAND_SLO12W, HW_H_SLO12, 20, 12,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32TX_SLO12W] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* slo12d: 12-bit signed immediate */
  { "slo12d", NDS32_OPERAND_SLO12D, HW_H_SLO12, 20, 12,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32TX_SLO12D] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* uimm19: 19 bit unsigned immediate value */
  { "uimm19", NDS32_OPERAND_UIMM19, HW_H_UIMM19, 7, 19,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_19_7] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* uimm12: 12 bit unsigned immediate value */
  { "uimm12", NDS32_OPERAND_UIMM12, HW_H_UIMM12, 12, 12,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_12_12] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* cpid: 2 bit unsigned coprocessor number value */
  { "cpid", NDS32_OPERAND_CPID, HW_H_UIMM2, 26, 2,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_2_26] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* cpid2: 2 bit unsigned coprocessor number value version 2 */
  { "cpid2", NDS32_OPERAND_CPID2, HW_H_UIMM2, 17, 2,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32TX_2_17] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* copdr: Coprocessor defined 64-bits register */
  { "copdr", NDS32_OPERAND_COPDR, HW_H_COP0_DR, 7, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RT5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* copwr: Coprocessor defined 32-bits register */
  { "copwr", NDS32_OPERAND_COPWR, HW_H_COP0_WR, 7, 5,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_RT5] } }, 
    { 0, { { { (1<<MACH_BASE), 0 } } } }  },
/* uimm8_s: unsigned 8 bits immediate for STRING */
  { "uimm8_s", NDS32_OPERAND_UIMM8_S, HW_H_UIMM8_S, 17, 8,
    { 0, { (const PTR) &nds32_cgen_ifld_table[NDS32_F_32_UIMM8_S] } }, 
    { 0|A(HASH_PREFIX), { { { (1<<MACH_BASE), 0 } } } }  },
/* sentinel */
  { 0, 0, 0, 0, 0,
    { 0, { (const PTR) 0 } },
    { 0, { { { (1<<MACH_BASE), 0 } } } } }
};

#undef A


/* The instruction table.  */

#define OP(field) CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
#define A(a) (1 << CGEN_INSN_##a)

static const CGEN_IBASE nds32_cgen_insn_table[MAX_INSNS] =
{
  /* Special null first entry.
     A `num' value of zero is thus invalid.
     Also, the special `invalid' insn resides here.  */
  { 0, 0, 0, 0, { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } } },
/* movi $rt5,$slo20 */
  {
    NDS32_INSN_MOVI, "movi", "movi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* sethi $rt5,$uhi20 */
  {
    NDS32_INSN_SETHI, "sethi", "sethi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* addi $rt5,$ra5,$slo15 */
  {
    NDS32_INSN_ADDI, "addi", "addi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* add $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_ADD, "add", "add", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* sltsi $rt5,$ra5,$slo15 */
  {
    NDS32_INSN_SLTSI, "sltsi", "sltsi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* slts $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_SLTS, "slts", "slts", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* slti $rt5,$ra5,$slo15 */
  {
    NDS32_INSN_SLTI, "slti", "slti", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* slt $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_SLT, "slt", "slt", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* subri $rt5,$ra5,$slo15 */
  {
    NDS32_INSN_SUBRI, "subri", "subri", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* sub $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_SUB, "sub", "sub", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* andi $rt5,$ra5,$ulo15 */
  {
    NDS32_INSN_ANDI, "andi", "andi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* and $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_AND, "and", "and", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* xori $rt5,$ra5,$ulo15 */
  {
    NDS32_INSN_XORI, "xori", "xori", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* xor $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_XOR, "xor", "xor", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* ori $rt5,$ra5,$ulo15 */
  {
    NDS32_INSN_ORI, "ori", "ori", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* or $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_OR, "or", "or", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* nor $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_NOR, "nor", "nor", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* sva $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_SVA, "sva", "sva", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* svs $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_SVS, "svs", "svs", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* seb $rt5,$ra5 */
  {
    NDS32_INSN_SEB, "seb", "seb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* seh $rt5,$ra5 */
  {
    NDS32_INSN_SEH, "seh", "seh", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* zeh $rt5,$ra5 */
  {
    NDS32_INSN_ZEH, "zeh", "zeh", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* wsbh $rt5,$ra5 */
  {
    NDS32_INSN_WSBH, "wsbh", "wsbh", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* slli $rt5,$ra5,$uimm5 */
  {
    NDS32_INSN_SLLI, "slli", "slli", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* sll $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_SLL, "sll", "sll", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* srai $rt5,$ra5,$uimm5 */
  {
    NDS32_INSN_SRAI, "srai", "srai", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* sra $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_SRA, "sra", "sra", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* rotri $rt5,$ra5,$uimm5 */
  {
    NDS32_INSN_ROTRI, "rotri", "rotri", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* rotr $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_ROTR, "rotr", "rotr", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* srli $rt5,$ra5,$uimm5 */
  {
    NDS32_INSN_SRLI, "srli", "srli", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* srl $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_SRL, "srl", "srl", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* mul $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_MUL, "mul", "mul", 32,
    { 0|A(MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* mults64 $rd1,$ra5,$rb5 */
  {
    NDS32_INSN_MULTS64, "mults64", "mults64", 32,
    { 0|A(NOT_V3M)|A(DX_REG)|A(MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* mult64 $rd1,$ra5,$rb5 */
  {
    NDS32_INSN_MULT64, "mult64", "mult64", 32,
    { 0|A(NOT_V3M)|A(DX_REG)|A(MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* madds64 $rd1,$ra5,$rb5 */
  {
    NDS32_INSN_MADDS64, "madds64", "madds64", 32,
    { 0|A(NOT_V3M)|A(DX_REG)|A(MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* madd64 $rd1,$ra5,$rb5 */
  {
    NDS32_INSN_MADD64, "madd64", "madd64", 32,
    { 0|A(NOT_V3M)|A(DX_REG)|A(MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* msubs64 $rd1,$ra5,$rb5 */
  {
    NDS32_INSN_MSUBS64, "msubs64", "msubs64", 32,
    { 0|A(NOT_V3M)|A(DX_REG)|A(MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* msub64 $rd1,$ra5,$rb5 */
  {
    NDS32_INSN_MSUB64, "msub64", "msub64", 32,
    { 0|A(NOT_V3M)|A(DX_REG)|A(MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* mult32 $rd1,$ra5,$rb5 */
  {
    NDS32_INSN_MULT32, "mult32", "mult32", 32,
    { 0|A(NOT_V3M)|A(DX_REG)|A(MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* madd32 $rd1,$ra5,$rb5 */
  {
    NDS32_INSN_MADD32, "madd32", "madd32", 32,
    { 0|A(NOT_V3M)|A(DX_REG)|A(MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* msub32 $rd1,$ra5,$rb5 */
  {
    NDS32_INSN_MSUB32, "msub32", "msub32", 32,
    { 0|A(NOT_V3M)|A(DX_REG)|A(MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* mfusr $rt5,$mfusridx */
  {
    NDS32_INSN_MFUSR, "mfusr", "mfusr", 32,
    { 0|A(NOT_V3M)|A(DX_REG), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* mtusr $rt5,$mtusridx */
  {
    NDS32_INSN_MTUSR, "mtusr", "mtusr", 32,
    { 0|A(NOT_V3M)|A(DX_REG), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* lbi $rt5,[$ra5+$slo15b] */
  {
    NDS32_INSN_LBI, "lbi", "lbi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lbi.bi $rt5,[$ra5],$slo15b */
  {
    NDS32_INSN_LBI_BI, "lbi.bi", "lbi.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lb $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_LB, "lb", "lb", 32,
    { 0|A(NO_DIS), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lb.bi $rt5,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_LB_BI, "lb.bi", "lb.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lhi $rt5,[$ra5+$slo15h] */
  {
    NDS32_INSN_LHI, "lhi", "lhi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lhi.bi $rt5,[$ra5],$slo15h */
  {
    NDS32_INSN_LHI_BI, "lhi.bi", "lhi.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lh $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_LH, "lh", "lh", 32,
    { 0|A(NO_DIS), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lh.bi $rt5,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_LH_BI, "lh.bi", "lh.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lwi $rt5,[$ra5+$slo15w] */
  {
    NDS32_INSN_LWI, "lwi", "lwi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lwi.bi $rt5,[$ra5],$slo15w */
  {
    NDS32_INSN_LWI_BI, "lwi.bi", "lwi.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lw $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_LW, "lw", "lw", 32,
    { 0|A(NO_DIS), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lw.bi $rt5,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_LW_BI, "lw.bi", "lw.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lwup $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_LWUP, "lwup", "lwup", 32,
    { 0|A(NOT_V3M)|A(NO_DIS), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* swup $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_SWUP, "swup", "swup", 32,
    { 0|A(NOT_V3M)|A(NO_DIS), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lbsi $rt5,[$ra5+$slo15b] */
  {
    NDS32_INSN_LBSI, "lbsi", "lbsi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lbsi.bi $rt5,[$ra5],$slo15b */
  {
    NDS32_INSN_LBSI_BI, "lbsi.bi", "lbsi.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lbs $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_LBS, "lbs", "lbs", 32,
    { 0|A(NO_DIS), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lbs.bi $rt5,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_LBS_BI, "lbs.bi", "lbs.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lhsi $rt5,[$ra5+$slo15h] */
  {
    NDS32_INSN_LHSI, "lhsi", "lhsi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lhsi.bi $rt5,[$ra5],$slo15h */
  {
    NDS32_INSN_LHSI_BI, "lhsi.bi", "lhsi.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lhs $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_LHS, "lhs", "lhs", 32,
    { 0|A(NO_DIS), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lhs.bi $rt5,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_LHS_BI, "lhs.bi", "lhs.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* sbi $rt5,[$ra5+$slo15b] */
  {
    NDS32_INSN_SBI, "sbi", "sbi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* sbi.bi $rt5,[$ra5],$slo15b */
  {
    NDS32_INSN_SBI_BI, "sbi.bi", "sbi.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* sb $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_SB, "sb", "sb", 32,
    { 0|A(NO_DIS), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* sb.bi $rt5,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_SB_BI, "sb.bi", "sb.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* shi $rt5,[$ra5+$slo15h] */
  {
    NDS32_INSN_SHI, "shi", "shi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* shi.bi $rt5,[$ra5],$slo15h */
  {
    NDS32_INSN_SHI_BI, "shi.bi", "shi.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* sh $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_SH, "sh", "sh", 32,
    { 0|A(NO_DIS), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* sh.bi $rt5,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_SH_BI, "sh.bi", "sh.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* swi $rt5,[$ra5+$slo15w] */
  {
    NDS32_INSN_SWI, "swi", "swi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* swi.bi $rt5,[$ra5],$slo15w */
  {
    NDS32_INSN_SWI_BI, "swi.bi", "swi.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* sw $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_SW, "sw", "sw", 32,
    { 0|A(NO_DIS), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* sw.bi $rt5,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_SW_BI, "sw.bi", "sw.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lmw.bi $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMW_BI, "lmw.bi", "lmw.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lmw.bim $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMW_BIM, "lmw.bim", "lmw.bim", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lmw.bd $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMW_BD, "lmw.bd", "lmw.bd", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lmw.bdm $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMW_BDM, "lmw.bdm", "lmw.bdm", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lmw.ai $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMW_AI, "lmw.ai", "lmw.ai", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lmw.aim $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMW_AIM, "lmw.aim", "lmw.aim", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lmw.ad $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMW_AD, "lmw.ad", "lmw.ad", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lmw.adm $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMW_ADM, "lmw.adm", "lmw.adm", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* smw.bi $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMW_BI, "smw.bi", "smw.bi", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* smw.bim $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMW_BIM, "smw.bim", "smw.bim", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* smw.bd $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMW_BD, "smw.bd", "smw.bd", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* smw.bdm $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMW_BDM, "smw.bdm", "smw.bdm", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* smw.ai $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMW_AI, "smw.ai", "smw.ai", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* smw.aim $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMW_AIM, "smw.aim", "smw.aim", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* smw.ad $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMW_AD, "smw.ad", "smw.ad", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* smw.adm $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMW_ADM, "smw.adm", "smw.adm", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* llw $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_LLW, "llw", "llw", 32,
    { 0|A(NOT_V3M)|A(NO_DIS), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* scw $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_SCW, "scw", "scw", 32,
    { 0|A(NOT_V3M)|A(NO_DIS), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* j $disp24 */
  {
    NDS32_INSN_J, "j", "j", 32,
    { 0|A(UNCOND_CTI)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* jal $disp24 */
  {
    NDS32_INSN_JAL, "jal", "jal", 32,
    { 0|A(UNCOND_CTI)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* jr $rb5 */
  {
    NDS32_INSN_JR, "jr", "jr", 32,
    { 0|A(UNCOND_CTI)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ret $rb5 */
  {
    NDS32_INSN_RET, "ret", "ret", 32,
    { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* jr.itoff $rb5 */
  {
    NDS32_INSN_JR_ITOFF, "jr.itoff", "jr.itoff", 32,
    { 0|A(NOT_V3M)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* jr.toff $rb5 */
  {
    NDS32_INSN_JR_TOFF, "jr.toff", "jr.toff", 32,
    { 0|A(NOT_V3M)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ret.itoff $rb5 */
  {
    NDS32_INSN_RET_ITOFF, "ret.itoff", "ret.itoff", 32,
    { 0|A(NOT_V3M)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ret.toff $rb5 */
  {
    NDS32_INSN_RET_TOFF, "ret.toff", "ret.toff", 32,
    { 0|A(NOT_V3M)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* jral $rt5,$rb5 */
  {
    NDS32_INSN_JRAL, "jral", "jral", 32,
    { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* jral.iton $rt5,$rb5 */
  {
    NDS32_INSN_JRAL_ITON, "jral.iton", "jral.iton", 32,
    { 0|A(NOT_V3M)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* jral.ton $rt5,$rb5 */
  {
    NDS32_INSN_JRAL_TON, "jral.ton", "jral.ton", 32,
    { 0|A(NOT_V3M)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* beq $rt5,$ra5,$disp14 */
  {
    NDS32_INSN_BEQ, "beq", "beq", 32,
    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bne $rt5,$ra5,$disp14 */
  {
    NDS32_INSN_BNE, "bne", "bne", 32,
    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* beqz $rt5,$disp16 */
  {
    NDS32_INSN_BEQZ, "beqz", "beqz", 32,
    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bnez $rt5,$disp16 */
  {
    NDS32_INSN_BNEZ, "bnez", "bnez", 32,
    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bgez $rt5,$disp16 */
  {
    NDS32_INSN_BGEZ, "bgez", "bgez", 32,
    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bltz $rt5,$disp16 */
  {
    NDS32_INSN_BLTZ, "bltz", "bltz", 32,
    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bgtz $rt5,$disp16 */
  {
    NDS32_INSN_BGTZ, "bgtz", "bgtz", 32,
    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* blez $rt5,$disp16 */
  {
    NDS32_INSN_BLEZ, "blez", "blez", 32,
    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bgezal $rt5,$disp16 */
  {
    NDS32_INSN_BGEZAL, "bgezal", "bgezal", 32,
    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bltzal $rt5,$disp16 */
  {
    NDS32_INSN_BLTZAL, "bltzal", "bltzal", 32,
    { 0|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mfsr $rt5,$sr10 */
  {
    NDS32_INSN_MFSR, "mfsr", "mfsr", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* mtsr $rt5,$sr10 */
  {
    NDS32_INSN_MTSR, "mtsr", "mtsr", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* setend.l */
  {
    NDS32_INSN_SETEND_L, "setend.l", "setend.l", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* setend.b */
  {
    NDS32_INSN_SETEND_B, "setend.b", "setend.b", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* setgie.d */
  {
    NDS32_INSN_SETGIE_D, "setgie.d", "setgie.d", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* setgie.e */
  {
    NDS32_INSN_SETGIE_E, "setgie.e", "setgie.e", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* cmovz $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_CMOVZ, "cmovz", "cmovz", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* cmovn $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_CMOVN, "cmovn", "cmovn", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* dprefi.d $dprefst,[$ra5+$slo15d] */
  {
    NDS32_INSN_DPREFI_D, "dprefi.d", "dprefi.d", 32,
    { 0|A(NOT_V3M), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* dprefi.w $dprefst,[$ra5+$slo15w] */
  {
    NDS32_INSN_DPREFI_W, "dprefi.w", "dprefi.w", 32,
    { 0|A(NOT_V3M), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* dpref $dprefst,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_DPREF, "dpref", "dpref", 32,
    { 0|A(NOT_V3M)|A(NO_DIS), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* isync $rt5 */
  {
    NDS32_INSN_ISYNC, "isync", "isync", 32,
    { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* msync $msyncst */
  {
    NDS32_INSN_MSYNC, "msync", "msync", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* isb */
  {
    NDS32_INSN_ISB, "isb", "isb", 32,
    { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* dsb */
  {
    NDS32_INSN_DSB, "dsb", "dsb", 32,
    { 0, { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* standby $standbyst */
  {
    NDS32_INSN_STANDBY, "standby", "standby", 32,
    { 0|A(UNCOND_CTI)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* trap $swid15 */
  {
    NDS32_INSN_TRAP, "trap", "trap", 32,
    { 0|A(NOT_V3M)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* teqz $rt5,$swid15 */
  {
    NDS32_INSN_TEQZ, "teqz", "teqz", 32,
    { 0|A(NOT_V3M)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* tnez $rt5,$swid15 */
  {
    NDS32_INSN_TNEZ, "tnez", "tnez", 32,
    { 0|A(NOT_V3M)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* break $swid15 */
  {
    NDS32_INSN_BREAK, "break", "break", 32,
    { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* syscall $swid15 */
  {
    NDS32_INSN_SYSCALL, "syscall", "syscall", 32,
    { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* iret */
  {
    NDS32_INSN_IRET, "iret", "iret", 32,
    { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* tlbop $rt5,$ra5,$tlbopst */
  {
    NDS32_INSN_TLBOP, "tlbop", "tlbop", 32,
    { 0|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* cctl $rt5,$ra5,$cctlst,$cctllvl */
  {
    NDS32_INSN_CCTL, "cctl", "cctl", 32,
    { 0|A(NOT_V3M)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* divs $rd1,$ra5,$rb5 */
  {
    NDS32_INSN_DIVS, "divs", "divs", 32,
    { 0|A(NOT_V3M)|A(DX_REG)|A(DIV), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* div $rd1,$ra5,$rb5 */
  {
    NDS32_INSN_DIV, "div", "div", 32,
    { 0|A(NOT_V3M)|A(DX_REG)|A(DIV), { { { (1<<MACH_BASE), 0 } }, { { PIPE_S, 0 } } } }
  },
/* abs $rt5,$ra5 */
  {
    NDS32_INSN_ABS, "abs", "abs", 32,
    { 0|A(EXT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* ave $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_AVE, "ave", "ave", 32,
    { 0|A(EXT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* min $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_MIN, "min", "min", 32,
    { 0|A(EXT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* max $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_MAX, "max", "max", 32,
    { 0|A(EXT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* bset $rt5,$ra5,$uimm5 */
  {
    NDS32_INSN_BSET, "bset", "bset", 32,
    { 0|A(EXT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* btgl $rt5,$ra5,$uimm5 */
  {
    NDS32_INSN_BTGL, "btgl", "btgl", 32,
    { 0|A(EXT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* bclr $rt5,$ra5,$uimm5 */
  {
    NDS32_INSN_BCLR, "bclr", "bclr", 32,
    { 0|A(EXT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* btst $rt5,$ra5,$uimm5 */
  {
    NDS32_INSN_BTST, "btst", "btst", 32,
    { 0|A(EXT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* clips $rt5,$ra5,$uimm5 */
  {
    NDS32_INSN_CLIPS, "clips", "clips", 32,
    { 0|A(EXT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* clip $rt5,$ra5,$uimm5 */
  {
    NDS32_INSN_CLIP, "clip", "clip", 32,
    { 0|A(EXT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* clz $rt5,$ra5 */
  {
    NDS32_INSN_CLZ, "clz", "clz", 32,
    { 0|A(EXT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* clo $rt5,$ra5 */
  {
    NDS32_INSN_CLO, "clo", "clo", 32,
    { 0|A(EXT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* bse $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_BSE, "bse", "bse", 32,
    { 0|A(EXT2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* bsp $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_BSP, "bsp", "bsp", 32,
    { 0|A(EXT2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* pbsad $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_PBSAD, "pbsad", "pbsad", 32,
    { 0|A(EXT2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* pbsada $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_PBSADA, "pbsada", "pbsada", 32,
    { 0|A(EXT2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mov55 $rt5h,$ra5h */
  {
    NDS32_INSN_MOV55, "mov55", "mov55", 16,
    { 0|A(V3)|A(A16)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* movi55 $rt5h,$simm5h */
  {
    NDS32_INSN_MOVI55, "movi55", "movi55", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* addi45 $rt4,$imm5u */
  {
    NDS32_INSN_ADDI45, "addi45", "addi45", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* add45 $rt4,$rb5h */
  {
    NDS32_INSN_ADD45, "add45", "add45", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* subi45 $rt4,$imm5u */
  {
    NDS32_INSN_SUBI45, "subi45", "subi45", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* sub45 $rt4,$rb5h */
  {
    NDS32_INSN_SUB45, "sub45", "sub45", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* srai45 $rt4,$uimm5h */
  {
    NDS32_INSN_SRAI45, "srai45", "srai45", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* srli45 $rt4,$uimm5h */
  {
    NDS32_INSN_SRLI45, "srli45", "srli45", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* slli333 $rt3_7,$ra3,$uimm3 */
  {
    NDS32_INSN_SLLI333, "slli333", "slli333", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* seb33 $rt3_7,$ra3 */
  {
    NDS32_INSN_SEB33, "seb33", "seb33", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* seh33 $rt3_7,$ra3 */
  {
    NDS32_INSN_SEH33, "seh33", "seh33", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* zeb33 $rt3_7,$ra3 */
  {
    NDS32_INSN_ZEB33, "zeb33", "zeb33", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* zeh33 $rt3_7,$ra3 */
  {
    NDS32_INSN_ZEH33, "zeh33", "zeh33", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* xlsb33 $rt3_7,$ra3 */
  {
    NDS32_INSN_XLSB33, "xlsb33", "xlsb33", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* x11b33 $rt3_7,$ra3 */
  {
    NDS32_INSN_X11B33, "x11b33", "x11b33", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* addi333 $rt3_7,$ra3,$uimm3 */
  {
    NDS32_INSN_ADDI333, "addi333", "addi333", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* add333 $rt3_7,$ra3,$rb3 */
  {
    NDS32_INSN_ADD333, "add333", "add333", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* subi333 $rt3_7,$ra3,$uimm3 */
  {
    NDS32_INSN_SUBI333, "subi333", "subi333", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* sub333 $rt3_7,$ra3,$rb3 */
  {
    NDS32_INSN_SUB333, "sub333", "sub333", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* lwi333 $rt3_7,[$ra3+$ulo3w] */
  {
    NDS32_INSN_LWI333, "lwi333", "lwi333", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lwi333.bi $rt3_7,[$ra3],$ulo3w */
  {
    NDS32_INSN_LWI333_BI, "lwi333.bi", "lwi333.bi", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lhi333 $rt3_7,[$ra3+$ulo3h] */
  {
    NDS32_INSN_LHI333, "lhi333", "lhi333", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lbi333 $rt3_7,[$ra3+$ulo3b] */
  {
    NDS32_INSN_LBI333, "lbi333", "lbi333", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* swi333 $rt3_7,[$ra3+$ulo3w] */
  {
    NDS32_INSN_SWI333, "swi333", "swi333", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* swi333.bi $rt3_7,[$ra3],$ulo3w */
  {
    NDS32_INSN_SWI333_BI, "swi333.bi", "swi333.bi", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* shi333 $rt3_7,[$ra3+$ulo3h] */
  {
    NDS32_INSN_SHI333, "shi333", "shi333", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* sbi333 $rt3_7,[$ra3+$ulo3b] */
  {
    NDS32_INSN_SBI333, "sbi333", "sbi333", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lwi450 $rt4,[$ra5h] */
  {
    NDS32_INSN_LWI450, "lwi450", "lwi450", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* swi450 $rt4,[$ra5h] */
  {
    NDS32_INSN_SWI450, "swi450", "swi450", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lwi37 $rt3,[\$fp+$ulo7w] */
  {
    NDS32_INSN_LWI37, "lwi37", "lwi37", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* swi37 $rt3,[\$fp+$ulo7w] */
  {
    NDS32_INSN_SWI37, "swi37", "swi37", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* beqz38 $rt3,$hsdisp8 */
  {
    NDS32_INSN_BEQZ38, "beqz38", "beqz38", 16,
    { 0|A(A16)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bnez38 $rt3,$hsdisp8 */
  {
    NDS32_INSN_BNEZ38, "bnez38", "bnez38", 16,
    { 0|A(A16)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* beqs38 $rt3,$hsdisp8 */
  {
    NDS32_INSN_BEQS38, "beqs38", "beqs38", 16,
    { 0|A(A16)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bnes38 $rt3,$hsdisp8 */
  {
    NDS32_INSN_BNES38, "bnes38", "bnes38", 16,
    { 0|A(A16)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* j8 $hsdisp8 */
  {
    NDS32_INSN_J8, "j8", "j8", 16,
    { 0|A(A16)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* jr5 $rb5h */
  {
    NDS32_INSN_JR5, "jr5", "jr5", 16,
    { 0|A(A16)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ret5 $rb5h */
  {
    NDS32_INSN_RET5, "ret5", "ret5", 16,
    { 0|A(A16)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* jral5 $rb5h */
  {
    NDS32_INSN_JRAL5, "jral5", "jral5", 16,
    { 0|A(A16)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* slti45 $rt4,$uimm5h */
  {
    NDS32_INSN_SLTI45, "slti45", "slti45", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* sltsi45 $rt4,$uimm5h */
  {
    NDS32_INSN_SLTSI45, "sltsi45", "sltsi45", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* slt45 $rt4,$rb5h */
  {
    NDS32_INSN_SLT45, "slt45", "slt45", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* slts45 $rt4,$rb5h */
  {
    NDS32_INSN_SLTS45, "slts45", "slts45", 16,
    { 0|A(A16), { { { (1<<MACH_BASE), 0 } }, { { PIPE_OS, 0 } } } }
  },
/* beqzs8 $hsdisp8 */
  {
    NDS32_INSN_BEQZS8, "beqzs8", "beqzs8", 16,
    { 0|A(A16)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bnezs8 $hsdisp8 */
  {
    NDS32_INSN_BNEZS8, "bnezs8", "bnezs8", 16,
    { 0|A(A16)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* break16 $swid9 */
  {
    NDS32_INSN_BREAK16, "break16", "break16", 16,
    { 0|A(A16)|A(UNCOND_CTI), { { { (1<<MACH_N1H)|(1<<MACH_N1H_V2), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* addi10.sp $simm10 */
  {
    NDS32_INSN_ADDI10_SP, "addi10.sp", "addi10.sp", 16,
    { 0|A(A16V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lwi37.sp $rt3,[+$ulo7w] */
  {
    NDS32_INSN_LWI37_SP, "lwi37.sp", "lwi37.sp", 16,
    { 0|A(A16V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* swi37.sp $rt3,[+$ulo7w] */
  {
    NDS32_INSN_SWI37_SP, "swi37.sp", "swi37.sp", 16,
    { 0|A(A16V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bmski33 $rt3_7,$uimm3_10 */
  {
    NDS32_INSN_BMSKI33, "bmski33", "bmski33", 16,
    { 0|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fexti33 $rt3_7,$uimm3_10 */
  {
    NDS32_INSN_FEXTI33, "fexti33", "fexti33", 16,
    { 0|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* addri36.sp $rt3_7,$uimm6w */
  {
    NDS32_INSN_ADDRI36_SP, "addri36.sp", "addri36.sp", 16,
    { 0|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lwi45.fe $rt4,$simm5w */
  {
    NDS32_INSN_LWI45_FE, "lwi45.fe", "lwi45.fe", 16,
    { 0|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* neg33 $rt3_7,$ra3 */
  {
    NDS32_INSN_NEG33, "neg33", "neg33", 16,
    { 0|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* not33 $rt3_7,$ra3 */
  {
    NDS32_INSN_NOT33, "not33", "not33", 16,
    { 0|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mul33 $rt3_7,$ra3 */
  {
    NDS32_INSN_MUL33, "mul33", "mul33", 16,
    { 0|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* xor33 $rt3_7,$ra3 */
  {
    NDS32_INSN_XOR33, "xor33", "xor33", 16,
    { 0|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* and33 $rt3_7,$ra3 */
  {
    NDS32_INSN_AND33, "and33", "and33", 16,
    { 0|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* or33 $rt3_7,$ra3 */
  {
    NDS32_INSN_OR33, "or33", "or33", 16,
    { 0|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* movpi45 $rt4,$suimm5 */
  {
    NDS32_INSN_MOVPI45, "movpi45", "movpi45", 16,
    { 0|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* push25 $reglist,$uimm5d */
  {
    NDS32_INSN_PUSH25, "push25", "push25", 16,
    { 0|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* pop25 $reglist,$uimm5d */
  {
    NDS32_INSN_POP25, "pop25", "pop25", 16,
    { 0|A(V3)|A(UNCOND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* movd44 $rt5e,$ra5e */
  {
    NDS32_INSN_MOVD44, "movd44", "movd44", 16,
    { 0|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* add5.pc $rb5h */
  {
    NDS32_INSN_ADD5_PC, "add5.pc", "add5.pc", 16,
    { 0|A(NOT_V3M)|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* break16 $swid5 */
  {
    NDS32_INSN_BREAK16V3, "break16v3", "break16", 16,
    { 0|A(A16)|A(UNCOND_CTI), { { { (1<<MACH_N1H_V3), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* addi.gp $rt5,$slo19 */
  {
    NDS32_INSN_ADDI_GP, "addi.gp", "addi.gp", 32,
    { 0|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* maddr32 $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_MADDR32, "maddr32", "maddr32", 32,
    { 0|A(MAC)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* msubr32 $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_MSUBR32, "msubr32", "msubr32", 32,
    { 0|A(MAC)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mulr64 $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_MULR64, "mulr64", "mulr64", 32,
    { 0|A(NOT_V3M)|A(MAC)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mulsr64 $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_MULSR64, "mulsr64", "mulsr64", 32,
    { 0|A(NOT_V3M)|A(MAC)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* sbi.gp $rt5,[+$slo19] */
  {
    NDS32_INSN_SBI_GP, "sbi.gp", "sbi.gp", 32,
    { 0|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* shi.gp $rt5,[+$slo18h] */
  {
    NDS32_INSN_SHI_GP, "shi.gp", "shi.gp", 32,
    { 0|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* swi.gp $rt5,[+$slo17w] */
  {
    NDS32_INSN_SWI_GP, "swi.gp", "swi.gp", 32,
    { 0|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lbi.gp $rt5,[+$slo19] */
  {
    NDS32_INSN_LBI_GP, "lbi.gp", "lbi.gp", 32,
    { 0|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lbsi.gp $rt5,[+$slo19] */
  {
    NDS32_INSN_LBSI_GP, "lbsi.gp", "lbsi.gp", 32,
    { 0|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lhi.gp $rt5,[+$slo18h] */
  {
    NDS32_INSN_LHI_GP, "lhi.gp", "lhi.gp", 32,
    { 0|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lhsi.gp $rt5,[+$slo18h] */
  {
    NDS32_INSN_LHSI_GP, "lhsi.gp", "lhsi.gp", 32,
    { 0|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lwi.gp $rt5,[+$slo17w] */
  {
    NDS32_INSN_LWI_GP, "lwi.gp", "lwi.gp", 32,
    { 0|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* divr $rt5,$rs5,$ra5,$rb5 */
  {
    NDS32_INSN_DIVR, "divr", "divr", 32,
    { 0|A(DIV)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* divsr $rt5,$rs5,$ra5,$rb5 */
  {
    NDS32_INSN_DIVSR, "divsr", "divsr", 32,
    { 0|A(DIV)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lmwa.bi $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMWA_BI, "lmwa.bi", "lmwa.bi", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lmwa.bim $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMWA_BIM, "lmwa.bim", "lmwa.bim", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lmwa.bd $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMWA_BD, "lmwa.bd", "lmwa.bd", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lmwa.bdm $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMWA_BDM, "lmwa.bdm", "lmwa.bdm", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lmwa.ai $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMWA_AI, "lmwa.ai", "lmwa.ai", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lmwa.aim $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMWA_AIM, "lmwa.aim", "lmwa.aim", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lmwa.ad $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMWA_AD, "lmwa.ad", "lmwa.ad", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lmwa.adm $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMWA_ADM, "lmwa.adm", "lmwa.adm", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* smwa.bi $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMWA_BI, "smwa.bi", "smwa.bi", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* smwa.bim $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMWA_BIM, "smwa.bim", "smwa.bim", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* smwa.bd $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMWA_BD, "smwa.bd", "smwa.bd", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* smwa.bdm $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMWA_BDM, "smwa.bdm", "smwa.bdm", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* smwa.ai $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMWA_AI, "smwa.ai", "smwa.ai", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* smwa.aim $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMWA_AIM, "smwa.aim", "smwa.aim", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* smwa.ad $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMWA_AD, "smwa.ad", "smwa.ad", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* smwa.adm $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMWA_ADM, "smwa.adm", "smwa.adm", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lbup $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_LBUP, "lbup", "lbup", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* sbup $rt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_SBUP, "sbup", "sbup", 32,
    { 0|A(NOT_V3M)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* lmwzb.b $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMWZB_B, "lmwzb.b", "lmwzb.b", 32,
    { 0|A(STRING)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lmwzb.bm $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMWZB_BM, "lmwzb.bm", "lmwzb.bm", 32,
    { 0|A(STRING)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lmwzb.a $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMWZB_A, "lmwzb.a", "lmwzb.a", 32,
    { 0|A(STRING)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* lmwzb.am $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_LMWZB_AM, "lmwzb.am", "lmwzb.am", 32,
    { 0|A(STRING)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* smwzb.b $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMWZB_B, "smwzb.b", "smwzb.b", 32,
    { 0|A(STRING)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* smwzb.bm $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMWZB_BM, "smwzb.bm", "smwzb.bm", 32,
    { 0|A(STRING)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* smwzb.a $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMWZB_A, "smwzb.a", "smwzb.a", 32,
    { 0|A(STRING)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* smwzb.am $rt5,[$ra5],$rb5,$mask4 */
  {
    NDS32_INSN_SMWZB_AM, "smwzb.am", "smwzb.am", 32,
    { 0|A(STRING)|A(A32V2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_O, 0 } } } }
  },
/* beqc $rt5,$simm11,$disp8 */
  {
    NDS32_INSN_BEQC, "beqc", "beqc", 32,
    { 0|A(V3)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bnec $rt5,$simm11,$disp8 */
  {
    NDS32_INSN_BNEC, "bnec", "bnec", 32,
    { 0|A(V3)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* jralnez $rt5,$rb5 */
  {
    NDS32_INSN_JRALNEZ, "jralnez", "jralnez", 32,
    { 0|A(NOT_V3M)|A(V3)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* jrnez $rb5 */
  {
    NDS32_INSN_JRNEZ, "jrnez", "jrnez", 32,
    { 0|A(NOT_V3M)|A(V3)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* add_slli $rt5,$ra5,$rb5,$ulo5 */
  {
    NDS32_INSN_ADD_SLLI, "add_slli", "add_slli", 32,
    { 0|A(NOT_V3M)|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* add_srli $rt5,$ra5,$rb5,$ulo5 */
  {
    NDS32_INSN_ADD_SRLI, "add_srli", "add_srli", 32,
    { 0|A(NOT_V3M)|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* sub_slli $rt5,$ra5,$rb5,$ulo5 */
  {
    NDS32_INSN_SUB_SLLI, "sub_slli", "sub_slli", 32,
    { 0|A(NOT_V3M)|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* sub_srli $rt5,$ra5,$rb5,$ulo5 */
  {
    NDS32_INSN_SUB_SRLI, "sub_srli", "sub_srli", 32,
    { 0|A(NOT_V3M)|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* and_slli $rt5,$ra5,$rb5,$ulo5 */
  {
    NDS32_INSN_AND_SLLI, "and_slli", "and_slli", 32,
    { 0|A(NOT_V3M)|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* and_srli $rt5,$ra5,$rb5,$ulo5 */
  {
    NDS32_INSN_AND_SRLI, "and_srli", "and_srli", 32,
    { 0|A(NOT_V3M)|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* or_slli $rt5,$ra5,$rb5,$ulo5 */
  {
    NDS32_INSN_OR_SLLI, "or_slli", "or_slli", 32,
    { 0|A(NOT_V3M)|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* or_srli $rt5,$ra5,$rb5,$ulo5 */
  {
    NDS32_INSN_OR_SRLI, "or_srli", "or_srli", 32,
    { 0|A(NOT_V3M)|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* xor_slli $rt5,$ra5,$rb5,$ulo5 */
  {
    NDS32_INSN_XOR_SLLI, "xor_slli", "xor_slli", 32,
    { 0|A(NOT_V3M)|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* xor_srli $rt5,$ra5,$rb5,$ulo5 */
  {
    NDS32_INSN_XOR_SRLI, "xor_srli", "xor_srli", 32,
    { 0|A(NOT_V3M)|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bitc $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_BITC, "bitc", "bitc", 32,
    { 0|A(NOT_V3M)|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* bitci $rt5,$ra5,$ulo15 */
  {
    NDS32_INSN_BITCI, "bitci", "bitci", 32,
    { 0|A(NOT_V3M)|A(V3), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* aaddl $rc5_0_a,$ra5_a,$rb5_a,$rc5_1_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AADDL, "aaddl", "aaddl", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* asubl $rc5_0_a,$ra5_a,$rb5_a,$rc5_1_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_ASUBL, "asubl", "asubl", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ala $dh2_16_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_ALA, "ala", "ala", 32,
    { 0|A(DX_REG)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* alr $ra5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_ALR, "alr", "alr", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* alr2 $ra5_a,$rb5p_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_ALR2, "alr2", "alr2", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* asa $dh2_16_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_ASA, "asa", "asa", 32,
    { 0|A(DX_REG)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* asr $ra5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_ASR, "asr", "asr", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* aupi $im5_i_a,$im5_m_a */
  {
    NDS32_INSN_AUPI, "aupi", "aupi", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amfar $rd5_a,$aridx5_a */
  {
    NDS32_INSN_AMFAR, "amfar", "amfar", 32,
    { 0|A(DX_REG)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amtar $ra5_a,$aridx5_a */
  {
    NDS32_INSN_AMTAR, "amtar", "amtar", 32,
    { 0|A(DX_REG)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amtari $aridx4_a,$imm16_a */
  {
    NDS32_INSN_AMTARI, "amtari", "amtari", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* asats48 $d1_a */
  {
    NDS32_INSN_ASATS48, "asats48", "asats48", 32,
    { 0|A(DX_REG)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* awext $rd5_a,$d1_a,$lsbloc_a */
  {
    NDS32_INSN_AWEXT, "awext", "awext", 32,
    { 0|A(DX_REG)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amadd $d1_a,$ra5_a,$rb5_a */
  {
    NDS32_INSN_AMADD, "amadd", "amadd", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amaddl.s $d1_a,$ra5_a,$rb5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMADDL_S, "amaddl.s", "amaddl.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amaddl2.s $d1_a,$ra5_a,$rb5p_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMADDL2_S, "amaddl2.s", "amaddl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amaddl.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMADDL_L, "amaddl.l", "amaddl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amaddl2.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMADDL2_L, "amaddl2.l", "amaddl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amaddsa $d1_a,$ra5_a,$rb5_a,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMADDSA, "amaddsa", "amaddsa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amsub $d1_a,$ra5_a,$rb5_a */
  {
    NDS32_INSN_AMSUB, "amsub", "amsub", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amsubl.s $d1_a,$ra5_a,$rb5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMSUBL_S, "amsubl.s", "amsubl.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amsubl2.s $d1_a,$ra5_a,$rb5p_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMSUBL2_S, "amsubl2.s", "amsubl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amsubl.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMSUBL_L, "amsubl.l", "amsubl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amsubl2.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMSUBL2_L, "amsubl2.l", "amsubl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amsubsa $d1_a,$ra5_a,$rb5_a,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMSUBSA, "amsubsa", "amsubsa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amadds $d1_a,$ra5_a,$rb5_a */
  {
    NDS32_INSN_AMADDS, "amadds", "amadds", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amaddsl.s $d1_a,$ra5_a,$rb5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMADDSL_S, "amaddsl.s", "amaddsl.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amaddsl2.s $d1_a,$ra5_a,$rb5p_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMADDSL2_S, "amaddsl2.s", "amaddsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amaddsl.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMADDSL_L, "amaddsl.l", "amaddsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amaddsl2.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMADDSL2_L, "amaddsl2.l", "amaddsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amaddssa $d1_a,$ra5_a,$rb5_a,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMADDSSA, "amaddssa", "amaddssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amsubs $d1_a,$ra5_a,$rb5_a */
  {
    NDS32_INSN_AMSUBS, "amsubs", "amsubs", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amsubsl.s $d1_a,$ra5_a,$rb5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMSUBSL_S, "amsubsl.s", "amsubsl.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amsubsl2.s $d1_a,$ra5_a,$rb5p_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMSUBSL2_S, "amsubsl2.s", "amsubsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amsubsl.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMSUBSL_L, "amsubsl.l", "amsubsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amsubsl2.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMSUBSL2_L, "amsubsl2.l", "amsubsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amsubssa $d1_a,$ra5_a,$rb5_a,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMSUBSSA, "amsubssa", "amsubssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amnegs $d1_a,$ra5_a,$rb5_a */
  {
    NDS32_INSN_AMNEGS, "amnegs", "amnegs", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amnegsl.s $d1_a,$ra5_a,$rb5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMNEGSL_S, "amnegsl.s", "amnegsl.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amnegsl2.s $d1_a,$ra5_a,$rb5p_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMNEGSL2_S, "amnegsl2.s", "amnegsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amnegsl.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMNEGSL_L, "amnegsl.l", "amnegsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amnegsl2.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMNEGSL2_L, "amnegsl2.l", "amnegsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amnegssa $d1_a,$ra5_a,$rb5_a,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMNEGSSA, "amnegssa", "amnegssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amults $d1_a,$ra5_a,$rb5_a */
  {
    NDS32_INSN_AMULTS, "amults", "amults", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amultsl.s $d1_a,$ra5_a,$rb5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMULTSL_S, "amultsl.s", "amultsl.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amultsl2.s $d1_a,$ra5_a,$rb5p_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMULTSL2_S, "amultsl2.s", "amultsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amultsl.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMULTSL_L, "amultsl.l", "amultsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amultsl2.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMULTSL2_L, "amultsl2.l", "amultsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amultssa $d1_a,$ra5_a,$rb5_a,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMULTSSA, "amultssa", "amultssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amult $d1_a,$ra5_a,$rb5_a */
  {
    NDS32_INSN_AMULT, "amult", "amult", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amultl.s $d1_a,$ra5_a,$rb5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMULTL_S, "amultl.s", "amultl.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amultl2.s $d1_a,$ra5_a,$rb5p_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMULTL2_S, "amultl2.s", "amultl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amultl.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMULTL_L, "amultl.l", "amultl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amultl2.l $d1_a,$r10a5_a,$r10b5_a,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMULTL2_L, "amultl2.l", "amultl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amultsa $d1_a,$ra5_a,$rb5_a,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMULTSA, "amultsa", "amultsa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* azol */
  {
    NDS32_INSN_AZOL, "azol", "azol", 32,
    { 0|A(AUDIO)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amabbs $d1_a,$ra5_a_b,$rb5_a_b */
  {
    NDS32_INSN_AMABBS, "amabbs", "amabbs", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amabts $d1_a,$ra5_a_b,$rb5_a_t */
  {
    NDS32_INSN_AMABTS, "amabts", "amabts", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amatbs $d1_a,$ra5_a_t,$rb5_a_b */
  {
    NDS32_INSN_AMATBS, "amatbs", "amatbs", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amatts $d1_a,$ra5_a_t,$rb5_a_t */
  {
    NDS32_INSN_AMATTS, "amatts", "amatts", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ambbs $d1_a,$ra5_a_b,$rb5_a_b */
  {
    NDS32_INSN_AMBBS, "ambbs", "ambbs", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ambts $d1_a,$ra5_a_b,$rb5_a_t */
  {
    NDS32_INSN_AMBTS, "ambts", "ambts", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amtbs $d1_a,$ra5_a_t,$rb5_a_b */
  {
    NDS32_INSN_AMTBS, "amtbs", "amtbs", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amtts $d1_a,$ra5_a_t,$rb5_a_t */
  {
    NDS32_INSN_AMTTS, "amtts", "amtts", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amabbsl.s $d1_a,$ra5_a_b,$rb5_a_b,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMABBSL_S, "amabbsl.s", "amabbsl.s", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amabbsl.l $d1_a,$r10a5_a_b,$r10b5_a_b,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMABBSL_L, "amabbsl.l", "amabbsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amabbsl2.s $d1_a,$ra5_a_b,$rb5p_a_b,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMABBSL2_S, "amabbsl2.s", "amabbsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amabbsl2.l $d1_a,$r10a5_a_b,$r10b5_a_b,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMABBSL2_L, "amabbsl2.l", "amabbsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amabbssa $d1_a,$ra5_a_b,$rb5_a_b,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMABBSSA, "amabbssa", "amabbssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amabtsl.s $d1_a,$ra5_a_b,$rb5_a_t,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMABTSL_S, "amabtsl.s", "amabtsl.s", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amabtsl.l $d1_a,$r10a5_a_b,$r10b5_a_t,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMABTSL_L, "amabtsl.l", "amabtsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amabtsl2.s $d1_a,$ra5_a_b,$rb5p_a_t,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMABTSL2_S, "amabtsl2.s", "amabtsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amabtsl2.l $d1_a,$r10a5_a_b,$r10b5_a_t,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMABTSL2_L, "amabtsl2.l", "amabtsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amabtssa $d1_a,$ra5_a_b,$rb5_a_t,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMABTSSA, "amabtssa", "amabtssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amatbsl.s $d1_a,$ra5_a_t,$rb5_a_b,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMATBSL_S, "amatbsl.s", "amatbsl.s", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amatbsl.l $d1_a,$r10a5_a_t,$r10b5_a_b,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMATBSL_L, "amatbsl.l", "amatbsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amatbsl2.s $d1_a,$ra5_a_t,$rb5p_a_b,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMATBSL2_S, "amatbsl2.s", "amatbsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amatbsl2.l $d1_a,$r10a5_a_t,$r10b5_a_b,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMATBSL2_L, "amatbsl2.l", "amatbsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amatbssa $d1_a,$ra5_a_t,$rb5_a_b,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMATBSSA, "amatbssa", "amatbssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amattsl.s $d1_a,$ra5_a_t,$rb5_a_t,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMATTSL_S, "amattsl.s", "amattsl.s", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amattsl.l $d1_a,$r10a5_a_t,$r10b5_a_t,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMATTSL_L, "amattsl.l", "amattsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amattsl2.s $d1_a,$ra5_a_t,$rb5p_a_t,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMATTSL2_S, "amattsl2.s", "amattsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amattsl2.l $d1_a,$r10a5_a_t,$r10b5_a_t,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMATTSL2_L, "amattsl2.l", "amattsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amattssa $d1_a,$ra5_a_t,$rb5_a_t,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMATTSSA, "amattssa", "amattssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ambbsl.s $d1_a,$ra5_a_b,$rb5_a_b,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMBBSL_S, "ambbsl.s", "ambbsl.s", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ambbsl.l $d1_a,$r10a5_a_b,$r10b5_a_b,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMBBSL_L, "ambbsl.l", "ambbsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ambbsl2.s $d1_a,$ra5_a_b,$rb5p_a_b,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMBBSL2_S, "ambbsl2.s", "ambbsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ambbsl2.l $d1_a,$r10a5_a_b,$r10b5_a_b,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMBBSL2_L, "ambbsl2.l", "ambbsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ambbssa $d1_a,$ra5_a_b,$rb5_a_b,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMBBSSA, "ambbssa", "ambbssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ambtsl.s $d1_a,$ra5_a_b,$rb5_a_t,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMBTSL_S, "ambtsl.s", "ambtsl.s", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ambtsl.l $d1_a,$r10a5_a_b,$r10b5_a_t,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMBTSL_L, "ambtsl.l", "ambtsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ambtsl2.s $d1_a,$ra5_a_b,$rb5p_a_t,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMBTSL2_S, "ambtsl2.s", "ambtsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ambtsl2.l $d1_a,$r10a5_a_b,$r10b5_a_t,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMBTSL2_L, "ambtsl2.l", "ambtsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ambtssa $d1_a,$ra5_a_b,$rb5_a_t,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMBTSSA, "ambtssa", "ambtssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amtbsl.s $d1_a,$ra5_a_t,$rb5_a_b,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMTBSL_S, "amtbsl.s", "amtbsl.s", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amtbsl.l $d1_a,$r10a5_a_t,$r10b5_a_b,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMTBSL_L, "amtbsl.l", "amtbsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amtbsl2.s $d1_a,$ra5_a_t,$rb5p_a_b,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMTBSL2_S, "amtbsl2.s", "amtbsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amtbsl2.l $d1_a,$r10a5_a_t,$r10b5_a_b,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMTBSL2_L, "amtbsl2.l", "amtbsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amtbssa $d1_a,$ra5_a_t,$rb5_a_b,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMTBSSA, "amtbssa", "amtbssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amttsl.s $d1_a,$ra5_a_t,$rb5_a_t,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMTTSL_S, "amttsl.s", "amttsl.s", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amttsl.l $d1_a,$r10a5_a_t,$r10b5_a_t,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMTTSL_L, "amttsl.l", "amttsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amttsl2.s $d1_a,$ra5_a_t,$rb5p_a_t,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMTTSL2_S, "amttsl2.s", "amttsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amttsl2.l $d1_a,$r10a5_a_t,$r10b5_a_t,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMTTSL2_L, "amttsl2.l", "amttsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amttssa $d1_a,$ra5_a_t,$rb5_a_t,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMTTSSA, "amttssa", "amttssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amawbs $d1_a,$ra5_a,$rb5_a_b */
  {
    NDS32_INSN_AMAWBS, "amawbs", "amawbs", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amawts $d1_a,$ra5_a,$rb5_a_t */
  {
    NDS32_INSN_AMAWTS, "amawts", "amawts", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amwbs $d1_a,$ra5_a,$rb5_a_b */
  {
    NDS32_INSN_AMWBS, "amwbs", "amwbs", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amwts $d1_a,$ra5_a,$rb5_a_t */
  {
    NDS32_INSN_AMWTS, "amwts", "amwts", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amawbsl.s $d1_a,$ra5_a,$rb5_a_b,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMAWBSL_S, "amawbsl.s", "amawbsl.s", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amawbsl.l $d1_a,$r10a5_a,$r10b5_a_b,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMAWBSL_L, "amawbsl.l", "amawbsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amawbsl2.s $d1_a,$ra5_a,$rb5p_a_b,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMAWBSL2_S, "amawbsl2.s", "amawbsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amawbsl2.l $d1_a,$r10a5_a,$r10b5_a_b,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMAWBSL2_L, "amawbsl2.l", "amawbsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amawbssa $d1_a,$ra5_a,$rb5_a_b,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMAWBSSA, "amawbssa", "amawbssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amawtsl.s $d1_a,$ra5_a,$rb5_a_t,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMAWTSL_S, "amawtsl.s", "amawtsl.s", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amawtsl.l $d1_a,$r10a5_a,$r10b5_a_t,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMAWTSL_L, "amawtsl.l", "amawtsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amawtsl2.s $d1_a,$ra5_a,$rb5p_a_t,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMAWTSL2_S, "amawtsl2.s", "amawtsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amawtsl2.l $d1_a,$r10a5_a,$r10b5_a_t,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMAWTSL2_L, "amawtsl2.l", "amawtsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amawtssa $d1_a,$ra5_a,$rb5_a_t,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMAWTSSA, "amawtssa", "amawtssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amwbsl.s $d1_a,$ra5_a,$rb5_a_b,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMWBSL_S, "amwbsl.s", "amwbsl.s", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amwbsl.l $d1_a,$r10a5_a,$r10b5_a_b,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMWBSL_L, "amwbsl.l", "amwbsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amwbsl2.s $d1_a,$ra5_a,$rb5p_a_b,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMWBSL2_S, "amwbsl2.s", "amwbsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amwbsl2.l $d1_a,$r10a5_a,$r10b5_a_b,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMWBSL2_L, "amwbsl2.l", "amwbsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amwbssa $d1_a,$ra5_a,$rb5_a_b,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMWBSSA, "amwbssa", "amwbssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amwtsl.s $d1_a,$ra5_a,$rb5_a_t,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMWTSL_S, "amwtsl.s", "amwtsl.s", 32,
    { 0|A(DX_REG)|A(MAC)|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amwtsl.l $d1_a,$r10a5_a,$r10b5_a_t,$r10c5_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMWTSL_L, "amwtsl.l", "amwtsl.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amwtsl2.s $d1_a,$ra5_a,$rb5p_a_t,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMWTSL2_S, "amwtsl2.s", "amwtsl2.s", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amwtsl2.l $d1_a,$r10a5_a,$r10b5_a_t,$r10c5_0_a,$r10c5_1_a,[$im6_i_0_a],[$im6_i_1_a],$im6_m_0_a,$im6_m_1_a */
  {
    NDS32_INSN_AMWTSL2_L, "amwtsl2.l", "amwtsl2.l", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amwtssa $d1_a,$ra5_a,$rb5_a_t,$dh2_6_a,[$im5_i_a],$im5_m_a */
  {
    NDS32_INSN_AMWTSSA, "amwtssa", "amwtssa", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amfar2 $rd5_a,$ar2idx5_a */
  {
    NDS32_INSN_AMFAR2, "amfar2", "amfar2", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* amtar2 $rd5_a,$ar2idx5_a */
  {
    NDS32_INSN_AMTAR2, "amtar2", "amtar2", 32,
    { 0|A(AUDIO), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fls $fsrt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_FLS, "fls", "fls", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fls.bi $fsrt5,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_FLS_BI, "fls.bi", "fls.bi", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* flsi $fsrt5,[$ra5+$slo12w] */
  {
    NDS32_INSN_FLSI, "flsi", "flsi", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* flsi.bi $fsrt5,[$ra5],$slo12w */
  {
    NDS32_INSN_FLSI_BI, "flsi.bi", "flsi.bi", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fmfcfg $rt5 */
  {
    NDS32_INSN_FMFCFG, "fmfcfg", "fmfcfg", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fmfcsr $rt5 */
  {
    NDS32_INSN_FMFCSR, "fmfcsr", "fmfcsr", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fmtcsr $rt5 */
  {
    NDS32_INSN_FMTCSR, "fmtcsr", "fmtcsr", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fmfsr $rt5,$fsra5 */
  {
    NDS32_INSN_FMFSR, "fmfsr", "fmfsr", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fmtsr $rt5,$fsra5 */
  {
    NDS32_INSN_FMTSR, "fmtsr", "fmtsr", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fss $fsrt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_FSS, "fss", "fss", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fss.bi $fsrt5,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_FSS_BI, "fss.bi", "fss.bi", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fssi $fsrt5,[$ra5+$slo12w] */
  {
    NDS32_INSN_FSSI, "fssi", "fssi", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fssi.bi $fsrt5,[$ra5],$slo12w */
  {
    NDS32_INSN_FSSI_BI, "fssi.bi", "fssi.bi", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fs2d $fdrt5,$fsra5 */
  {
    NDS32_INSN_FS2D, "fs2d", "fs2d", 32,
    { 0|A(FPU_BOTH), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fabss $fsrt5,$fsra5 */
  {
    NDS32_INSN_FABSS, "fabss", "fabss", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fadds $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FADDS, "fadds", "fadds", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmovns $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FCMOVNS, "fcmovns", "fcmovns", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmovzs $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FCMOVZS, "fcmovzs", "fcmovzs", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmpeqs $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FCMPEQS, "fcmpeqs", "fcmpeqs", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmpeqs.e $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FCMPEQS_E, "fcmpeqs.e", "fcmpeqs.e", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmplts $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FCMPLTS, "fcmplts", "fcmplts", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmplts.e $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FCMPLTS_E, "fcmplts.e", "fcmplts.e", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmples $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FCMPLES, "fcmples", "fcmples", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmples.e $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FCMPLES_E, "fcmples.e", "fcmples.e", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmpuns $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FCMPUNS, "fcmpuns", "fcmpuns", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmpuns.e $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FCMPUNS_E, "fcmpuns.e", "fcmpuns.e", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcpynss $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FCPYNSS, "fcpynss", "fcpynss", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcpyss $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FCPYSS, "fcpyss", "fcpyss", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fdivs $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FDIVS, "fdivs", "fdivs", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fmadds $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FMADDS, "fmadds", "fmadds", 32,
    { 0|A(FPU_SP_MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fmuls $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FMULS, "fmuls", "fmuls", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fmsubs $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FMSUBS, "fmsubs", "fmsubs", 32,
    { 0|A(FPU_SP_MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fnmadds $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FNMADDS, "fnmadds", "fnmadds", 32,
    { 0|A(FPU_SP_MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fnmsubs $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FNMSUBS, "fnmsubs", "fnmsubs", 32,
    { 0|A(FPU_SP_MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fs2si $fsrt5,$fsra5 */
  {
    NDS32_INSN_FS2SI, "fs2si", "fs2si", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fs2si.z $fsrt5,$fsra5 */
  {
    NDS32_INSN_FS2SI_Z, "fs2si.z", "fs2si.z", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fs2ui $fsrt5,$fsra5 */
  {
    NDS32_INSN_FS2UI, "fs2ui", "fs2ui", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fs2ui.z $fsrt5,$fsra5 */
  {
    NDS32_INSN_FS2UI_Z, "fs2ui.z", "fs2ui.z", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fsi2s $fsrt5,$fsra5 */
  {
    NDS32_INSN_FSI2S, "fsi2s", "fsi2s", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fsqrts $fsrt5,$fsra5 */
  {
    NDS32_INSN_FSQRTS, "fsqrts", "fsqrts", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fsubs $fsrt5,$fsra5,$fsrb5 */
  {
    NDS32_INSN_FSUBS, "fsubs", "fsubs", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fui2s $fsrt5,$fsra5 */
  {
    NDS32_INSN_FUI2S, "fui2s", "fui2s", 32,
    { 0|A(FPU_SP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fabsd $fdrt5,$fdra5 */
  {
    NDS32_INSN_FABSD, "fabsd", "fabsd", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* faddd $fdrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FADDD, "faddd", "faddd", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmovnd $fdrt5,$fdra5,$fsrb5 */
  {
    NDS32_INSN_FCMOVND, "fcmovnd", "fcmovnd", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmovzd $fdrt5,$fdra5,$fsrb5 */
  {
    NDS32_INSN_FCMOVZD, "fcmovzd", "fcmovzd", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmpeqd $fsrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FCMPEQD, "fcmpeqd", "fcmpeqd", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmpeqd.e $fsrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FCMPEQD_E, "fcmpeqd.e", "fcmpeqd.e", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmpltd $fsrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FCMPLTD, "fcmpltd", "fcmpltd", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmpltd.e $fsrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FCMPLTD_E, "fcmpltd.e", "fcmpltd.e", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmpled $fsrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FCMPLED, "fcmpled", "fcmpled", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmpled.e $fsrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FCMPLED_E, "fcmpled.e", "fcmpled.e", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmpund $fsrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FCMPUND, "fcmpund", "fcmpund", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcmpund.e $fsrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FCMPUND_E, "fcmpund.e", "fcmpund.e", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcpynsd $fdrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FCPYNSD, "fcpynsd", "fcpynsd", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fcpysd $fdrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FCPYSD, "fcpysd", "fcpysd", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fd2s $fsrt5,$fdra5 */
  {
    NDS32_INSN_FD2S, "fd2s", "fd2s", 32,
    { 0|A(FPU_BOTH), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fd2si $fsrt5,$fdra5 */
  {
    NDS32_INSN_FD2SI, "fd2si", "fd2si", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fd2si.z $fsrt5,$fdra5 */
  {
    NDS32_INSN_FD2SI_Z, "fd2si.z", "fd2si.z", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fd2ui $fsrt5,$fdra5 */
  {
    NDS32_INSN_FD2UI, "fd2ui", "fd2ui", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fd2ui.z $fsrt5,$fdra5 */
  {
    NDS32_INSN_FD2UI_Z, "fd2ui.z", "fd2ui.z", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fdivd $fdrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FDIVD, "fdivd", "fdivd", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fld $fdrt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_FLD, "fld", "fld", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fld.bi $fdrt5,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_FLD_BI, "fld.bi", "fld.bi", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fldi $fdrt5,[$ra5+$slo12d] */
  {
    NDS32_INSN_FLDI, "fldi", "fldi", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fldi.bi $fdrt5,[$ra5],$slo12d */
  {
    NDS32_INSN_FLDI_BI, "fldi.bi", "fldi.bi", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fmaddd $fdrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FMADDD, "fmaddd", "fmaddd", 32,
    { 0|A(FPU_DP_MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fmfdr $rt5,$fdra5 */
  {
    NDS32_INSN_FMFDR, "fmfdr", "fmfdr", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fmsubd $fdrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FMSUBD, "fmsubd", "fmsubd", 32,
    { 0|A(FPU_DP_MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fmtdr $rt5,$fdra5 */
  {
    NDS32_INSN_FMTDR, "fmtdr", "fmtdr", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fmuld $fdrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FMULD, "fmuld", "fmuld", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fnmaddd $fdrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FNMADDD, "fnmaddd", "fnmaddd", 32,
    { 0|A(FPU_DP_MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fnmsubd $fdrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FNMSUBD, "fnmsubd", "fnmsubd", 32,
    { 0|A(FPU_DP_MAC), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fsd $fdrt5,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_FSD, "fsd", "fsd", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fsd.bi $fdrt5,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_FSD_BI, "fsd.bi", "fsd.bi", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fsdi $fdrt5,[$ra5+$slo12d] */
  {
    NDS32_INSN_FSDI, "fsdi", "fsdi", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fsdi.bi $fdrt5,[$ra5],$slo12d */
  {
    NDS32_INSN_FSDI_BI, "fsdi.bi", "fsdi.bi", 32,
    { 0|A(FPU_COM), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fsi2d $fdrt5,$fsra5 */
  {
    NDS32_INSN_FSI2D, "fsi2d", "fsi2d", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fsqrtd $fdrt5,$fdra5 */
  {
    NDS32_INSN_FSQRTD, "fsqrtd", "fsqrtd", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fsubd $fdrt5,$fdra5,$fdrb5 */
  {
    NDS32_INSN_FSUBD, "fsubd", "fsubd", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* fui2d $fdrt5,$fsra5 */
  {
    NDS32_INSN_FUI2D, "fui2d", "fui2d", 32,
    { 0|A(FPU_DP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpe1 cp1,$uimm19 */
  {
    NDS32_INSN_CPE1_CP1, "cpe1_cp1", "cpe1", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpe1 cp2,$uimm19 */
  {
    NDS32_INSN_CPE1_CP2, "cpe1_cp2", "cpe1", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpe1 cp3,$uimm19 */
  {
    NDS32_INSN_CPE1_CP3, "cpe1_cp3", "cpe1", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpe2 cp1,$uimm19 */
  {
    NDS32_INSN_CPE2_CP1, "cpe2_cp1", "cpe2", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpe2 cp2,$uimm19 */
  {
    NDS32_INSN_CPE2_CP2, "cpe2_cp2", "cpe2", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpe2 cp3,$uimm19 */
  {
    NDS32_INSN_CPE2_CP3, "cpe2_cp3", "cpe2", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpe3 cp1,$uimm19 */
  {
    NDS32_INSN_CPE3_CP1, "cpe3_cp1", "cpe3", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpe3 cp2,$uimm19 */
  {
    NDS32_INSN_CPE3_CP2, "cpe3_cp2", "cpe3", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpe3 cp3,$uimm19 */
  {
    NDS32_INSN_CPE3_CP3, "cpe3_cp3", "cpe3", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpe4 cp1,$uimm19 */
  {
    NDS32_INSN_CPE4_CP1, "cpe4_cp1", "cpe4", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpe4 cp2,$uimm19 */
  {
    NDS32_INSN_CPE4_CP2, "cpe4_cp2", "cpe4", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpe4 cp3,$uimm19 */
  {
    NDS32_INSN_CPE4_CP3, "cpe4_cp3", "cpe4", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpld cp1,$copdr,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_CPLD_CP1, "cpld_cp1", "cpld", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpld.bi cp1,$copdr,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_CPLD_BI_CP1, "cpld.bi_cp1", "cpld.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpldi cp1,$copdr,[$ra5+$slo12d] */
  {
    NDS32_INSN_CPLDI_CP1, "cpldi_cp1", "cpldi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpldi.bi cp1,$copdr,[$ra5],$slo12d */
  {
    NDS32_INSN_CPLDI_BI_CP1, "cpldi.bi_cp1", "cpldi.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpld cp2,$copdr,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_CPLD_CP2, "cpld_cp2", "cpld", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpld.bi cp2,$copdr,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_CPLD_BI_CP2, "cpld.bi_cp2", "cpld.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpldi cp2,$copdr,[$ra5+$slo12d] */
  {
    NDS32_INSN_CPLDI_CP2, "cpldi_cp2", "cpldi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpldi.bi cp2,$copdr,[$ra5],$slo12d */
  {
    NDS32_INSN_CPLDI_BI_CP2, "cpldi.bi_cp2", "cpldi.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpld cp3,$copdr,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_CPLD_CP3, "cpld_cp3", "cpld", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpld.bi cp3,$copdr,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_CPLD_BI_CP3, "cpld.bi_cp3", "cpld.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpldi cp3,$copdr,[$ra5+$slo12d] */
  {
    NDS32_INSN_CPLDI_CP3, "cpldi_cp3", "cpldi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpldi.bi cp3,$copdr,[$ra5],$slo12d */
  {
    NDS32_INSN_CPLDI_BI_CP3, "cpldi.bi_cp3", "cpldi.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cplw cp1,$copwr,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_CPLW_CP1, "cplw_cp1", "cplw", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cplw.bi cp1,$copwr,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_CPLW_BI_CP1, "cplw.bi_cp1", "cplw.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cplwi cp1,$copwr,[$ra5+$slo12w] */
  {
    NDS32_INSN_CPLWI_CP1, "cplwi_cp1", "cplwi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cplwi.bi cp1,$copwr,[$ra5],$slo12w */
  {
    NDS32_INSN_CPLWI_BI_CP1, "cplwi.bi_cp1", "cplwi.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cplw cp2,$copwr,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_CPLW_CP2, "cplw_cp2", "cplw", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cplw.bi cp2,$copwr,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_CPLW_BI_CP2, "cplw.bi_cp2", "cplw.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cplwi cp2,$copwr,[$ra5+$slo12w] */
  {
    NDS32_INSN_CPLWI_CP2, "cplwi_cp2", "cplwi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cplwi.bi cp2,$copwr,[$ra5],$slo12w */
  {
    NDS32_INSN_CPLWI_BI_CP2, "cplwi.bi_cp2", "cplwi.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cplw cp3,$copwr,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_CPLW_CP3, "cplw_cp3", "cplw", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cplw.bi cp3,$copwr,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_CPLW_BI_CP3, "cplw.bi_cp3", "cplw.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cplwi cp3,$copwr,[$ra5+$slo12w] */
  {
    NDS32_INSN_CPLWI_CP3, "cplwi_cp3", "cplwi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cplwi.bi cp3,$copwr,[$ra5],$slo12w */
  {
    NDS32_INSN_CPLWI_BI_CP3, "cplwi.bi_cp3", "cplwi.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsd cp1,$copdr,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_CPSD_CP1, "cpsd_cp1", "cpsd", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsd.bi cp1,$copdr,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_CPSD_BI_CP1, "cpsd.bi_cp1", "cpsd.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsdi cp1,$copdr,[$ra5+$slo12d] */
  {
    NDS32_INSN_CPSDI_CP1, "cpsdi_cp1", "cpsdi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsdi.bi cp1,$copdr,[$ra5],$slo12d */
  {
    NDS32_INSN_CPSDI_BI_CP1, "cpsdi.bi_cp1", "cpsdi.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsd cp2,$copdr,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_CPSD_CP2, "cpsd_cp2", "cpsd", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsd.bi cp2,$copdr,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_CPSD_BI_CP2, "cpsd.bi_cp2", "cpsd.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsdi cp2,$copdr,[$ra5+$slo12d] */
  {
    NDS32_INSN_CPSDI_CP2, "cpsdi_cp2", "cpsdi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsdi.bi cp2,$copdr,[$ra5],$slo12d */
  {
    NDS32_INSN_CPSDI_BI_CP2, "cpsdi.bi_cp2", "cpsdi.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsd cp3,$copdr,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_CPSD_CP3, "cpsd_cp3", "cpsd", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsd.bi cp3,$copdr,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_CPSD_BI_CP3, "cpsd.bi_cp3", "cpsd.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsdi cp3,$copdr,[$ra5+$slo12d] */
  {
    NDS32_INSN_CPSDI_CP3, "cpsdi_cp3", "cpsdi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsdi.bi cp3,$copdr,[$ra5],$slo12d */
  {
    NDS32_INSN_CPSDI_BI_CP3, "cpsdi.bi_cp3", "cpsdi.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsw cp1,$copwr,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_CPSW_CP1, "cpsw_cp1", "cpsw", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsw.bi cp1,$copwr,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_CPSW_BI_CP1, "cpsw.bi_cp1", "cpsw.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpswi cp1,$copwr,[$ra5+$slo12w] */
  {
    NDS32_INSN_CPSWI_CP1, "cpswi_cp1", "cpswi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpswi.bi cp1,$copwr,[$ra5],$slo12w */
  {
    NDS32_INSN_CPSWI_BI_CP1, "cpswi.bi_cp1", "cpswi.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsw cp2,$copwr,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_CPSW_CP2, "cpsw_cp2", "cpsw", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsw.bi cp2,$copwr,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_CPSW_BI_CP2, "cpsw.bi_cp2", "cpsw.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpswi cp2,$copwr,[$ra5+$slo12w] */
  {
    NDS32_INSN_CPSWI_CP2, "cpswi_cp2", "cpswi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpswi.bi cp2,$copwr,[$ra5],$slo12w */
  {
    NDS32_INSN_CPSWI_BI_CP2, "cpswi.bi_cp2", "cpswi.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsw cp3,$copwr,[$ra5+$rb5<<$si] */
  {
    NDS32_INSN_CPSW_CP3, "cpsw_cp3", "cpsw", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpsw.bi cp3,$copwr,[$ra5],$rb5<<$si */
  {
    NDS32_INSN_CPSW_BI_CP3, "cpsw.bi_cp3", "cpsw.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpswi cp3,$copwr,[$ra5+$slo12w] */
  {
    NDS32_INSN_CPSWI_CP3, "cpswi_cp3", "cpswi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* cpswi.bi cp3,$copwr,[$ra5],$slo12w */
  {
    NDS32_INSN_CPSWI_BI_CP3, "cpswi.bi_cp3", "cpswi.bi", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mfcpd cp1,$rt5,$uimm12 */
  {
    NDS32_INSN_MFCPD_CP1, "mfcpd_cp1", "mfcpd", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mtcpd cp1,$rt5,$uimm12 */
  {
    NDS32_INSN_MTCPD_CP1, "mtcpd_cp1", "mtcpd", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mfcpd cp2,$rt5,$uimm12 */
  {
    NDS32_INSN_MFCPD_CP2, "mfcpd_cp2", "mfcpd", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mtcpd cp2,$rt5,$uimm12 */
  {
    NDS32_INSN_MTCPD_CP2, "mtcpd_cp2", "mtcpd", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mfcpd cp3,$rt5,$uimm12 */
  {
    NDS32_INSN_MFCPD_CP3, "mfcpd_cp3", "mfcpd", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mtcpd cp3,$rt5,$uimm12 */
  {
    NDS32_INSN_MTCPD_CP3, "mtcpd_cp3", "mtcpd", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mfcpw cp1,$rt5,$uimm12 */
  {
    NDS32_INSN_MFCPW_CP1, "mfcpw_cp1", "mfcpw", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mtcpw cp1,$rt5,$uimm12 */
  {
    NDS32_INSN_MTCPW_CP1, "mtcpw_cp1", "mtcpw", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mfcpw cp2,$rt5,$uimm12 */
  {
    NDS32_INSN_MFCPW_CP2, "mfcpw_cp2", "mfcpw", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mtcpw cp2,$rt5,$uimm12 */
  {
    NDS32_INSN_MTCPW_CP2, "mtcpw_cp2", "mtcpw", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mfcpw cp3,$rt5,$uimm12 */
  {
    NDS32_INSN_MFCPW_CP3, "mfcpw_cp3", "mfcpw", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mtcpw cp3,$rt5,$uimm12 */
  {
    NDS32_INSN_MTCPW_CP3, "mtcpw_cp3", "mtcpw", 32,
    { 0|A(COP), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mfcppw cp1,$rt5,$uimm12 */
  {
    NDS32_INSN_MFCPPW_CP1, "mfcppw_cp1", "mfcppw", 32,
    { 0|A(COPV2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mtcppw cp1,$rt5,$uimm12 */
  {
    NDS32_INSN_MTCPPW_CP1, "mtcppw_cp1", "mtcppw", 32,
    { 0|A(COPV2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mfcppw cp2,$rt5,$uimm12 */
  {
    NDS32_INSN_MFCPPW_CP2, "mfcppw_cp2", "mfcppw", 32,
    { 0|A(COPV2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mtcppw cp2,$rt5,$uimm12 */
  {
    NDS32_INSN_MTCPPW_CP2, "mtcppw_cp2", "mtcppw", 32,
    { 0|A(COPV2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mfcppw cp3,$rt5,$uimm12 */
  {
    NDS32_INSN_MFCPPW_CP3, "mfcppw_cp3", "mfcppw", 32,
    { 0|A(COPV2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* mtcppw cp3,$rt5,$uimm12 */
  {
    NDS32_INSN_MTCPPW_CP3, "mtcppw_cp3", "mtcppw", 32,
    { 0|A(COPV2), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ffb $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_FFB, "ffb", "ffb", 32,
    { 0|A(STRING), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ffbi $rt5,$ra5,$uimm8_s */
  {
    NDS32_INSN_FFBI, "ffbi", "ffbi", 32,
    { 0|A(STRING), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ffmism $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_FFMISM, "ffmism", "ffmism", 32,
    { 0|A(STRING), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* flmism $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_FLMISM, "flmism", "flmism", 32,
    { 0|A(STRING), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ffzmism $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_FFZMISM, "ffzmism", "ffzmism", 32,
    { 0|A(A32V2)|A(STRING), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* kaddw $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_KADDW, "KADDW", "kaddw", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ksubw $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_KSUBW, "KSUBW", "ksubw", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* kslraw $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_KSLRAW, "KSLRAW", "kslraw", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* kaddh $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_KADDH, "KADDH", "kaddh", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ksubh $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_KSUBH, "KSUBH", "ksubh", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* kdmbb $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_KDMBB, "KDMBB", "kdmbb", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* kdmbt $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_KDMBT, "KDMBT", "kdmbt", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* kdmtb $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_KDMTB, "KDMTB", "kdmtb", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* kdmtt $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_KDMTT, "KDMTT", "kdmtt", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* khmbb $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_KHMBB, "KHMBB", "khmbb", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* khmbt $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_KHMBT, "KHMBT", "khmbt", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* khmtb $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_KHMTB, "KHMTB", "khmtb", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* khmtt $rt5,$ra5,$rb5 */
  {
    NDS32_INSN_KHMTT, "KHMTT", "khmtt", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* rdov $rt5 */
  {
    NDS32_INSN_RDOV, "RDOV", "rdov", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* clrov */
  {
    NDS32_INSN_CLROV, "CLROV", "clrov", 32,
    { 0|A(STAT), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ifcall9 $disp9 */
  {
    NDS32_INSN_IFCALL9, "ifcall9", "ifcall9", 16,
    { 0|A(V3)|A(IFCEXT)|A(COND_CTI), { { { (1<<MACH_N1H_V3), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ifcall $disp16 */
  {
    NDS32_INSN_IFCALL, "ifcall", "ifcall", 32,
    { 0|A(V3)|A(IFCEXT)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ifret */
  {
    NDS32_INSN_IFRET, "ifret", "ifret", 32,
    { 0|A(V3)|A(IFCEXT)|A(COND_CTI), { { { (1<<MACH_BASE), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ex9.it $swid5 */
  {
    NDS32_INSN_EX5_IT, "ex5_it", "ex9.it", 16,
    { 0|A(A16)|A(UNCOND_CTI), { { { (1<<MACH_N1H_V3), 0 } }, { { PIPE_NONE, 0 } } } }
  },
/* ex9.it $swid9 */
  {
    NDS32_INSN_EX9_IT, "ex9_it", "ex9.it", 16,
    { 0|A(A16)|A(UNCOND_CTI), { { { (1<<MACH_N1H_V3), 0 } }, { { PIPE_NONE, 0 } } } }
  },
};

#undef OP
#undef A

/* Initialize anything needed to be done once, before any cpu_open call.  */

static void
init_tables (void)
{
}

static const CGEN_MACH * lookup_mach_via_bfd_name (const CGEN_MACH *, const char *);
static void build_hw_table      (CGEN_CPU_TABLE *);
static void build_ifield_table  (CGEN_CPU_TABLE *);
static void build_operand_table (CGEN_CPU_TABLE *);
static void build_insn_table    (CGEN_CPU_TABLE *);
static void nds32_cgen_rebuild_tables (CGEN_CPU_TABLE *);

/* Subroutine of nds32_cgen_cpu_open to look up a mach via its bfd name.  */

static const CGEN_MACH *
lookup_mach_via_bfd_name (const CGEN_MACH *table, const char *name)
{
  while (table->name)
    {
      if (strcmp (name, table->bfd_name) == 0)
	return table;
      ++table;
    }
  abort ();
}

/* Subroutine of nds32_cgen_cpu_open to build the hardware table.  */

static void
build_hw_table (CGEN_CPU_TABLE *cd)
{
  int i;
  int machs = cd->machs;
  const CGEN_HW_ENTRY *init = & nds32_cgen_hw_table[0];
  /* MAX_HW is only an upper bound on the number of selected entries.
     However each entry is indexed by it's enum so there can be holes in
     the table.  */
  const CGEN_HW_ENTRY **selected =
    (const CGEN_HW_ENTRY **) xmalloc (MAX_HW * sizeof (CGEN_HW_ENTRY *));

  cd->hw_table.init_entries = init;
  cd->hw_table.entry_size = sizeof (CGEN_HW_ENTRY);
  memset (selected, 0, MAX_HW * sizeof (CGEN_HW_ENTRY *));
  /* ??? For now we just use machs to determine which ones we want.  */
  for (i = 0; init[i].name != NULL; ++i)
    if (CGEN_HW_ATTR_VALUE (&init[i], CGEN_HW_MACH)
	& machs)
      selected[init[i].type] = &init[i];
  cd->hw_table.entries = selected;
  cd->hw_table.num_entries = MAX_HW;
}

/* Subroutine of nds32_cgen_cpu_open to build the hardware table.  */

static void
build_ifield_table (CGEN_CPU_TABLE *cd)
{
  cd->ifld_table = & nds32_cgen_ifld_table[0];
}

/* Subroutine of nds32_cgen_cpu_open to build the hardware table.  */

static void
build_operand_table (CGEN_CPU_TABLE *cd)
{
  int i;
  int machs = cd->machs;
  const CGEN_OPERAND *init = & nds32_cgen_operand_table[0];
  /* MAX_OPERANDS is only an upper bound on the number of selected entries.
     However each entry is indexed by it's enum so there can be holes in
     the table.  */
  const CGEN_OPERAND **selected = xmalloc (MAX_OPERANDS * sizeof (* selected));

  cd->operand_table.init_entries = init;
  cd->operand_table.entry_size = sizeof (CGEN_OPERAND);
  memset (selected, 0, MAX_OPERANDS * sizeof (CGEN_OPERAND *));
  /* ??? For now we just use mach to determine which ones we want.  */
  for (i = 0; init[i].name != NULL; ++i)
    if (CGEN_OPERAND_ATTR_VALUE (&init[i], CGEN_OPERAND_MACH)
	& machs)
      selected[init[i].type] = &init[i];
  cd->operand_table.entries = selected;
  cd->operand_table.num_entries = MAX_OPERANDS;
}

/* Subroutine of nds32_cgen_cpu_open to build the hardware table.
   ??? This could leave out insns not supported by the specified mach/isa,
   but that would cause errors like "foo only supported by bar" to become
   "unknown insn", so for now we include all insns and require the app to
   do the checking later.
   ??? On the other hand, parsing of such insns may require their hardware or
   operand elements to be in the table [which they mightn't be].  */

static void
build_insn_table (CGEN_CPU_TABLE *cd)
{
  int i;
  const CGEN_IBASE *ib = & nds32_cgen_insn_table[0];
  CGEN_INSN *insns = xmalloc (MAX_INSNS * sizeof (CGEN_INSN));

  memset (insns, 0, MAX_INSNS * sizeof (CGEN_INSN));
  for (i = 0; i < MAX_INSNS; ++i)
    insns[i].base = &ib[i];
  cd->insn_table.init_entries = insns;
  cd->insn_table.entry_size = sizeof (CGEN_IBASE);
  cd->insn_table.num_init_entries = MAX_INSNS;
}

/* Subroutine of nds32_cgen_cpu_open to rebuild the tables.  */

static void
nds32_cgen_rebuild_tables (CGEN_CPU_TABLE *cd)
{
  int i;
  CGEN_BITSET *isas = cd->isas;
  unsigned int machs = cd->machs;

  cd->int_insn_p = CGEN_INT_INSN_P;

  /* Data derived from the isa spec.  */
#define UNSET (CGEN_SIZE_UNKNOWN + 1)
  cd->default_insn_bitsize = UNSET;
  cd->base_insn_bitsize = UNSET;
  cd->min_insn_bitsize = 65535; /* Some ridiculously big number.  */
  cd->max_insn_bitsize = 0;
  for (i = 0; i < MAX_ISAS; ++i)
    if (cgen_bitset_contains (isas, i))
      {
	const CGEN_ISA *isa = & nds32_cgen_isa_table[i];

	/* Default insn sizes of all selected isas must be
	   equal or we set the result to 0, meaning "unknown".  */
	if (cd->default_insn_bitsize == UNSET)
	  cd->default_insn_bitsize = isa->default_insn_bitsize;
	else if (isa->default_insn_bitsize == cd->default_insn_bitsize)
	  ; /* This is ok.  */
	else
	  cd->default_insn_bitsize = CGEN_SIZE_UNKNOWN;

	/* Base insn sizes of all selected isas must be equal
	   or we set the result to 0, meaning "unknown".  */
	if (cd->base_insn_bitsize == UNSET)
	  cd->base_insn_bitsize = isa->base_insn_bitsize;
	else if (isa->base_insn_bitsize == cd->base_insn_bitsize)
	  ; /* This is ok.  */
	else
	  cd->base_insn_bitsize = CGEN_SIZE_UNKNOWN;

	/* Set min,max insn sizes.  */
	if (isa->min_insn_bitsize < cd->min_insn_bitsize)
	  cd->min_insn_bitsize = isa->min_insn_bitsize;
	if (isa->max_insn_bitsize > cd->max_insn_bitsize)
	  cd->max_insn_bitsize = isa->max_insn_bitsize;
      }

  /* Data derived from the mach spec.  */
  for (i = 0; i < MAX_MACHS; ++i)
    if (((1 << i) & machs) != 0)
      {
	const CGEN_MACH *mach = & nds32_cgen_mach_table[i];

	if (mach->insn_chunk_bitsize != 0)
	{
	  if (cd->insn_chunk_bitsize != 0 && cd->insn_chunk_bitsize != mach->insn_chunk_bitsize)
	    {
	      fprintf (stderr, "nds32_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\n",
		       cd->insn_chunk_bitsize, mach->insn_chunk_bitsize);
	      abort ();
	    }

 	  cd->insn_chunk_bitsize = mach->insn_chunk_bitsize;
	}
      }

  /* Determine which hw elements are used by MACH.  */
  build_hw_table (cd);

  /* Build the ifield table.  */
  build_ifield_table (cd);

  /* Determine which operands are used by MACH/ISA.  */
  build_operand_table (cd);

  /* Build the instruction table.  */
  build_insn_table (cd);
}

/* Initialize a cpu table and return a descriptor.
   It's much like opening a file, and must be the first function called.
   The arguments are a set of (type/value) pairs, terminated with
   CGEN_CPU_OPEN_END.

   Currently supported values:
   CGEN_CPU_OPEN_ISAS:    bitmap of values in enum isa_attr
   CGEN_CPU_OPEN_MACHS:   bitmap of values in enum mach_attr
   CGEN_CPU_OPEN_BFDMACH: specify 1 mach using bfd name
   CGEN_CPU_OPEN_ENDIAN:  specify endian choice
   CGEN_CPU_OPEN_END:     terminates arguments

   ??? Simultaneous multiple isas might not make sense, but it's not (yet)
   precluded.  */

CGEN_CPU_DESC
nds32_cgen_cpu_open (enum cgen_cpu_open_arg arg_type, ...)
{
  CGEN_CPU_TABLE *cd = (CGEN_CPU_TABLE *) xmalloc (sizeof (CGEN_CPU_TABLE));
  static int init_p;
  CGEN_BITSET *isas = 0;  /* 0 = "unspecified" */
  unsigned int machs = 0; /* 0 = "unspecified" */
  enum cgen_endian endian = CGEN_ENDIAN_UNKNOWN;
  va_list ap;

  if (! init_p)
    {
      init_tables ();
      init_p = 1;
    }

  memset (cd, 0, sizeof (*cd));

  va_start (ap, arg_type);
  while (arg_type != CGEN_CPU_OPEN_END)
    {
      switch (arg_type)
	{
	case CGEN_CPU_OPEN_ISAS :
	  isas = va_arg (ap, CGEN_BITSET *);
	  break;
	case CGEN_CPU_OPEN_MACHS :
	  machs = va_arg (ap, unsigned int);
	  break;
	case CGEN_CPU_OPEN_BFDMACH :
	  {
	    const char *name = va_arg (ap, const char *);
	    const CGEN_MACH *mach =
	      lookup_mach_via_bfd_name (nds32_cgen_mach_table, name);

	    machs |= 1 << mach->num;
	    break;
	  }
	case CGEN_CPU_OPEN_ENDIAN :
	  endian = va_arg (ap, enum cgen_endian);
	  break;
	default :
	  fprintf (stderr, "nds32_cgen_cpu_open: unsupported argument `%d'\n",
		   arg_type);
	  abort (); /* ??? return NULL? */
	}
      arg_type = va_arg (ap, enum cgen_cpu_open_arg);
    }
  va_end (ap);

  /* Mach unspecified means "all".  */
  if (machs == 0)
    machs = (1 << MAX_MACHS) - 1;
  /* Base mach is always selected.  */
  machs |= 1;
  if (endian == CGEN_ENDIAN_UNKNOWN)
    {
      /* ??? If target has only one, could have a default.  */
      fprintf (stderr, "nds32_cgen_cpu_open: no endianness specified\n");
      abort ();
    }

  cd->isas = cgen_bitset_copy (isas);
  cd->machs = machs;
  cd->endian = endian;
  /* FIXME: for the sparc case we can determine insn-endianness statically.
     The worry here is where both data and insn endian can be independently
     chosen, in which case this function will need another argument.
     Actually, will want to allow for more arguments in the future anyway.  */
  cd->insn_endian = CGEN_ENDIAN_BIG;

  /* Table (re)builder.  */
  cd->rebuild_tables = nds32_cgen_rebuild_tables;
  nds32_cgen_rebuild_tables (cd);

  /* Default to not allowing signed overflow.  */
  cd->signed_overflow_ok_p = 0;
  
  return (CGEN_CPU_DESC) cd;
}

/* Cover fn to nds32_cgen_cpu_open to handle the simple case of 1 isa, 1 mach.
   MACH_NAME is the bfd name of the mach.  */

CGEN_CPU_DESC
nds32_cgen_cpu_open_1 (const char *mach_name, enum cgen_endian endian)
{
  return nds32_cgen_cpu_open (CGEN_CPU_OPEN_BFDMACH, mach_name,
			       CGEN_CPU_OPEN_ENDIAN, endian,
			       CGEN_CPU_OPEN_END);
}

/* Close a cpu table.
   ??? This can live in a machine independent file, but there's currently
   no place to put this file (there's no libcgen).  libopcodes is the wrong
   place as some simulator ports use this but they don't use libopcodes.  */

void
nds32_cgen_cpu_close (CGEN_CPU_DESC cd)
{
  unsigned int i;
  const CGEN_INSN *insns;

  if (cd->macro_insn_table.init_entries)
    {
      insns = cd->macro_insn_table.init_entries;
      for (i = 0; i < cd->macro_insn_table.num_init_entries; ++i, ++insns)
	if (CGEN_INSN_RX ((insns)))
	  regfree (CGEN_INSN_RX (insns));
    }

  if (cd->insn_table.init_entries)
    {
      insns = cd->insn_table.init_entries;
      for (i = 0; i < cd->insn_table.num_init_entries; ++i, ++insns)
	if (CGEN_INSN_RX (insns))
	  regfree (CGEN_INSN_RX (insns));
    }  

  if (cd->macro_insn_table.init_entries)
    free ((CGEN_INSN *) cd->macro_insn_table.init_entries);

  if (cd->insn_table.init_entries)
    free ((CGEN_INSN *) cd->insn_table.init_entries);

  if (cd->hw_table.entries)
    free ((CGEN_HW_ENTRY *) cd->hw_table.entries);

  if (cd->operand_table.entries)
    free ((CGEN_HW_ENTRY *) cd->operand_table.entries);

  free (cd);
}

