VCD info: dumpfile sim.vcd opened for output.
                   0: starting stream stimulus
                   0: TEST PASSED

Cycle_count  2856,




----TB FINISH:Test Passed----




TEST FINISHED by success write :deadbeef 









            28825000: STOP_sim signal received
riscv32iTB.v:200: $finish called at 28825000 (1ps)
