#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  8 16:07:50 2019
# Process ID: 19752
# Current directory: C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.runs/design_1_HMM_Scoring_0_3_synth_1
# Command line: vivado.exe -log design_1_HMM_Scoring_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HMM_Scoring_0_3.tcl
# Log file: C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.runs/design_1_HMM_Scoring_0_3_synth_1/design_1_HMM_Scoring_0_3.vds
# Journal file: C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.runs/design_1_HMM_Scoring_0_3_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_HMM_Scoring_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Aaron/Desktop/HMMs/HMM_scoring'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_HMM_Scoring_0_3 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 832.500 ; gain = 177.559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_HMM_Scoring_0_3' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ip/design_1_HMM_Scoring_0_3/synth/design_1_HMM_Scoring_0_3.v:59]
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:12]
	Parameter ap_ST_fsm_state1 bound to: 53'b00000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 53'b00000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 53'b00000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 53'b00000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 53'b00000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 53'b00000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 53'b00000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 53'b00000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 53'b00000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 53'b00000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 53'b00000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 53'b00000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 53'b00000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 53'b00000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 53'b00000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 53'b00000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 53'b00000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 53'b00000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 53'b00000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 53'b00000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 53'b00000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 53'b00000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 53'b00000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 53'b00000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 53'b00000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 53'b00000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 53'b00000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 53'b00000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 53'b00000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 53'b00000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 53'b00000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 53'b00000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 53'b00000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 53'b00000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 53'b00000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 53'b00000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 53'b00000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 53'b00000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 53'b00000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 53'b00000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 53'b00000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 53'b00000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 53'b00000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 53'b00000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 53'b00000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 53'b00000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 53'b00000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 53'b00000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 53'b00001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 53'b00010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 53'b00100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 53'b01000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 53'b10000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:224]
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_AXILiteS_s_axi' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_AP_RETURN_0 bound to: 7'b0010000 
	Parameter ADDR_M_ARR_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_M_ARR_CTRL bound to: 7'b0011100 
	Parameter ADDR_N_ARR_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_N_ARR_CTRL bound to: 7'b0100100 
	Parameter ADDR_MM_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_MM_CTRL bound to: 7'b0101100 
	Parameter ADDR_MD_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_MD_CTRL bound to: 7'b0110100 
	Parameter ADDR_MI_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_MI_CTRL bound to: 7'b0111100 
	Parameter ADDR_MMIS_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_MMIS_CTRL bound to: 7'b1000100 
	Parameter ADDR_MISI_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_MISI_CTRL bound to: 7'b1001100 
	Parameter ADDR_MISD_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_MISD_CTRL bound to: 7'b1010100 
	Parameter ADDR_MISMIS_DATA_0 bound to: 7'b1011000 
	Parameter ADDR_MISMIS_CTRL bound to: 7'b1011100 
	Parameter ADDR_MISM_DATA_0 bound to: 7'b1100000 
	Parameter ADDR_MISM_CTRL bound to: 7'b1100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_AXILiteS_s_axi.v:259]
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_AXILiteS_s_axi' (1#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gmem_m_axi' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gmem_m_axi_throttl' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gmem_m_axi_throttl' (2#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gmem_m_axi_write' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gmem_m_axi_fifo' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gmem_m_axi_fifo' (3#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gmem_m_axi_reg_slice' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gmem_m_axi_reg_slice' (4#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gmem_m_axi_fifo__parameterized0' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gmem_m_axi_fifo__parameterized0' (4#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gmem_m_axi_buffer' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gmem_m_axi_buffer' (5#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gmem_m_axi_fifo__parameterized1' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gmem_m_axi_fifo__parameterized1' (5#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gmem_m_axi_fifo__parameterized2' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gmem_m_axi_fifo__parameterized2' (5#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gmem_m_axi_write' (6#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gmem_m_axi_read' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gmem_m_axi_buffer__parameterized0' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gmem_m_axi_buffer__parameterized0' (6#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gmem_m_axi_reg_slice__parameterized0' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gmem_m_axi_reg_slice__parameterized0' (6#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gmem_m_axi_read' (7#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gmem_m_axi' (8#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_max_abkb' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_max_abkb.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_max_abkb_ram' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_max_abkb.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_max_abkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_max_abkb_ram' (9#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_max_abkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_max_abkb' (10#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_max_abkb.v:58]
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gradidEe' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gradidEe.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 40000 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HMM_Scoring_gradidEe_ram' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gradidEe.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 40000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gradidEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gradidEe_ram' (11#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gradidEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring_gradidEe' (12#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gradidEe.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:1703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:1705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:1707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:1709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:1711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:1713]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:1715]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:1717]
INFO: [Synth 8-6155] done synthesizing module 'HMM_Scoring' (13#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_HMM_Scoring_0_3' (14#1) [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ip/design_1_HMM_Scoring_0_3/synth/design_1_HMM_Scoring_0_3.v:59]
WARNING: [Synth 8-3331] design HMM_Scoring_gradidEe has unconnected port reset
WARNING: [Synth 8-3331] design HMM_Scoring_max_abkb has unconnected port reset
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 926.078 ; gain = 271.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 926.078 ; gain = 271.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 926.078 ; gain = 271.137
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ip/design_1_HMM_Scoring_0_3/constraints/HMM_Scoring_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ip/design_1_HMM_Scoring_0_3/constraints/HMM_Scoring_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.runs/design_1_HMM_Scoring_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.runs/design_1_HMM_Scoring_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1052.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1064.711 ; gain = 12.199
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1064.711 ; gain = 409.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1064.711 ; gain = 409.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.runs/design_1_HMM_Scoring_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1064.711 ; gain = 409.770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'HMM_Scoring_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'HMM_Scoring_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HMM_Scoring_gmem_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring_gmem_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'HMM_Scoring_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4471] merging register 'p_cast_reg_1255_reg[29:0]' into 'p_cast21_reg_1250_reg[29:0]' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:853]
INFO: [Synth 8-4471] merging register 'p_cast_reg_1255_reg[30:30]' into 'p_cast22_reg_1243_reg[30:30]' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:1549]
INFO: [Synth 8-4471] merging register 'zext_ln63_reg_1316_reg[8:8]' into 'p_cast22_reg_1243_reg[30:30]' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:1553]
INFO: [Synth 8-4471] merging register 'zext_ln65_reg_1391_reg[8:8]' into 'p_cast22_reg_1243_reg[30:30]' [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:1633]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:654]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:673]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln126_reg_1443_reg' and it is trimmed from '17' to '16' bits. [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:860]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln79_reg_1461_reg' and it is trimmed from '17' to '16' bits. [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:916]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln79_reg_1373_reg' and it is trimmed from '14' to '13' bits. [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:931]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'HMM_Scoring_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'HMM_Scoring_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HMM_Scoring_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'HMM_Scoring_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal "HMM_Scoring_max_abkb_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "HMM_Scoring_gradidEe_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1064.711 ; gain = 409.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 9     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 14    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               53 Bit    Registers := 1     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 51    
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 11    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 62    
+---RAMs : 
	            1250K Bit         RAMs := 1     
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               96 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     53 Bit        Muxes := 1     
	  54 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 3     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 28    
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	  16 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 46    
	   3 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 70    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HMM_Scoring_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	  16 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module HMM_Scoring_gmem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module HMM_Scoring_gmem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module HMM_Scoring_gmem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module HMM_Scoring_gmem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module HMM_Scoring_gmem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module HMM_Scoring_gmem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module HMM_Scoring_gmem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module HMM_Scoring_gmem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module HMM_Scoring_gmem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module HMM_Scoring_gmem_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module HMM_Scoring_gmem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module HMM_Scoring_max_abkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
Module HMM_Scoring_gradidEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	            1250K Bit         RAMs := 1     
Module HMM_Scoring 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               53 Bit    Registers := 1     
	               32 Bit    Registers := 19    
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 2     
	               16 Bit    Registers := 11    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
	  54 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 3     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln79_reg_1373_reg' and it is trimmed from '17' to '16' bits. [c:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.srcs/sources_1/bd/design_1/ipshared/1ee2/hdl/verilog/HMM_Scoring.v:931]
DSP Report: Generating DSP mul_ln79_reg_1373_reg, operation Mode is: (A2*(B:0xc8))'.
DSP Report: register add_ln73_reg_1347_reg is absorbed into DSP mul_ln79_reg_1373_reg.
DSP Report: register mul_ln79_reg_1373_reg is absorbed into DSP mul_ln79_reg_1373_reg.
DSP Report: operator mul_ln79_fu_761_p2 is absorbed into DSP mul_ln79_reg_1373_reg.
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port BID[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port RID[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWCACHE[3]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWCACHE[2]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWCACHE[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWCACHE[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWPROT[2]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWPROT[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWPROT[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_AWUSER[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_WUSER[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARCACHE[3]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARCACHE[2]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARCACHE[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARCACHE[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARPROT[2]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARPROT[1]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARPROT[0]
WARNING: [Synth 8-3331] design HMM_Scoring_gmem_m_axi has unconnected port I_ARUSER[0]
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3971] The signal "inst/max_array_1_U/HMM_Scoring_max_abkb_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/max_array_U/HMM_Scoring_max_abkb_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln6045_3_reg_1529_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\zext_ln6045_3_reg_1529_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln6045_3_reg_1529_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln6045_3_reg_1529_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]' (FDE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/mem_index_phi_reg_499_reg[2]' (FDSE) to 'inst/mem_index_phi_reg_499_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mem_index_phi_reg_499_reg[4]' (FDRE) to 'inst/mem_index_phi_reg_499_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mem_index_phi23_reg_475_reg[2]' (FDRE) to 'inst/mem_index_phi23_reg_475_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mem_index_phi23_reg_475_reg[3]' (FDRE) to 'inst/mem_index_phi23_reg_475_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mem_index_phi23_reg_475_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mul_ln79_reg_1373_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mul_ln79_reg_1373_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mul_ln79_reg_1373_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_cast22_reg_1243_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/buff_wdata/full_n_reg )
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[32]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[33]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[34]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[35]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[0]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[1]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[2]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[3]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[4]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[5]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[6]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[7]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[8]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[9]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[10]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[11]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[12]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[13]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[14]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[15]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[16]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[17]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[18]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[19]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[20]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[21]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[22]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[23]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[24]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[25]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[26]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]' (FDRE) to 'inst/HMM_Scoring_gmem_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[27]' (FD) to 'inst/HMM_Scoring_gmem_m_axi_U/i_1_2/bus_write/buff_wdata/q_buf_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/buff_wdata/q_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/buff_wdata/show_ahead_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/i_1_2/\bus_write/buff_wdata/q_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HMM_Scoring_gmem_m_axi_U/\bus_write/rs_wreq/data_p1_reg[57] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module HMM_Scoring_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module HMM_Scoring_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module HMM_Scoring_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module HMM_Scoring_gmem_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1064.711 ; gain = 409.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HMM_Scoring_gmem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|HMM_Scoring_max_abkb_ram:                      | ram_reg    | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|HMM_Scoring_max_abkb_ram:                      | ram_reg    | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|HMM_Scoring_gradidEe_ram:                      | ram_reg    | 64 K x 32(READ_FIRST)  | W | R | 64 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 64     | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|HMM_Scoring | (A2*(B:0xc8))' | 9      | 9      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/HMM_Scoring_gmem_m_axi_U/i_1_6/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/max_array_1_U/HMM_Scoring_max_abkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_1/max_array_1_U/HMM_Scoring_max_abkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_2/max_array_U/HMM_Scoring_max_abkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_2/max_array_U/HMM_Scoring_max_abkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_1_5/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1064.711 ; gain = 409.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1165.660 ; gain = 510.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|HMM_Scoring_gmem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|HMM_Scoring_max_abkb_ram:                      | ram_reg    | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|HMM_Scoring_max_abkb_ram:                      | ram_reg    | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|HMM_Scoring_gradidEe_ram:                      | ram_reg    | 64 K x 32(READ_FIRST)  | W | R | 64 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 64     | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/HMM_Scoring_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_array_1_U/HMM_Scoring_max_abkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_array_1_U/HMM_Scoring_max_abkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_array_U/HMM_Scoring_max_abkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/max_array_U/HMM_Scoring_max_abkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grading_arr_U/HMM_Scoring_gradidEe_ram_U/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1166.664 ; gain = 511.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \ap_CS_fsm_reg[2]_rep__6_n_1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \ap_CS_fsm_reg[2]_rep__5_n_1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \ap_CS_fsm_reg[2]_rep__4_n_1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \ap_CS_fsm_reg[2]_rep__3_n_1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \ap_CS_fsm_reg[2]_rep__2_n_1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \ap_CS_fsm_reg[2]_rep__1_n_1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \ap_CS_fsm_reg[2]_rep__0_n_1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \ap_CS_fsm_reg[2]_rep_n_1  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[0] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[1] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[2] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[3] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[4] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[5] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[6] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[7] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[8] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[9] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[10] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[11] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[12] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[13] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[14] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address1[15] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[0] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[1] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[2] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[3] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[4] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[5] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[6] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[7] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[8] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[9] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[10] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[11] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[12] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[13] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[14] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_address0[15] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_ce1 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net ap_CS_fsm_state41 is driving 256 big block pins (URAM, BRAM and DSP loads). Created 26 replicas of its driver. 
INFO: [Synth 8-6064] Net grading_arr_ce0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1166.664 ; gain = 511.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1166.664 ; gain = 511.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1166.664 ; gain = 511.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1166.664 ; gain = 511.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1166.664 ; gain = 511.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1166.664 ; gain = 511.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|HMM_Scoring | ap_CS_fsm_reg[47] | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|HMM_Scoring | ap_CS_fsm_reg[10] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   158|
|2     |DSP48E1_1  |     1|
|3     |LUT1       |    33|
|4     |LUT2       |   240|
|5     |LUT3       |   498|
|6     |LUT4       |   418|
|7     |LUT5       |   467|
|8     |LUT6       |   311|
|9     |MUXF7      |    32|
|10    |RAMB18E1   |     1|
|11    |RAMB36E1   |     2|
|12    |RAMB36E1_1 |    32|
|13    |RAMB36E1_2 |    32|
|14    |SRL16E     |    35|
|15    |FDRE       |  2084|
|16    |FDSE       |     5|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------+-------------------------------------------------+------+
|      |Instance                         |Module                                           |Cells |
+------+---------------------------------+-------------------------------------------------+------+
|1     |top                              |                                                 |  4349|
|2     |  inst                           |HMM_Scoring                                      |  4349|
|3     |    HMM_Scoring_AXILiteS_s_axi_U |HMM_Scoring_AXILiteS_s_axi                       |   998|
|4     |    HMM_Scoring_gmem_m_axi_U     |HMM_Scoring_gmem_m_axi                           |  1011|
|5     |      bus_read                   |HMM_Scoring_gmem_m_axi_read                      |  1011|
|6     |        buff_rdata               |HMM_Scoring_gmem_m_axi_buffer__parameterized0    |   174|
|7     |        fifo_rctl                |HMM_Scoring_gmem_m_axi_fifo__parameterized1      |    68|
|8     |        fifo_rreq                |HMM_Scoring_gmem_m_axi_fifo__parameterized0      |    87|
|9     |        rs_rdata                 |HMM_Scoring_gmem_m_axi_reg_slice__parameterized0 |   138|
|10    |        rs_rreq                  |HMM_Scoring_gmem_m_axi_reg_slice                 |   173|
|11    |    grading_arr_U                |HMM_Scoring_gradidEe                             |   607|
|12    |      HMM_Scoring_gradidEe_ram_U |HMM_Scoring_gradidEe_ram                         |   607|
|13    |    max_array_1_U                |HMM_Scoring_max_abkb                             |    46|
|14    |      HMM_Scoring_max_abkb_ram_U |HMM_Scoring_max_abkb_ram_1                       |    46|
|15    |    max_array_U                  |HMM_Scoring_max_abkb_0                           |    92|
|16    |      HMM_Scoring_max_abkb_ram_U |HMM_Scoring_max_abkb_ram                         |    92|
+------+---------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1166.664 ; gain = 511.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 48 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1166.664 ; gain = 373.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1166.664 ; gain = 511.723
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1182.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
425 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1182.555 ; gain = 795.477
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1182.555 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.runs/design_1_HMM_Scoring_0_3_synth_1/design_1_HMM_Scoring_0_3.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_HMM_Scoring_0_3, cache-ID = 9483ea62063336bd
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1182.555 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/HMMs/Pynq_v1/Pynq_v1.runs/design_1_HMM_Scoring_0_3_synth_1/design_1_HMM_Scoring_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_HMM_Scoring_0_3_utilization_synth.rpt -pb design_1_HMM_Scoring_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 16:08:44 2019...
