

================================================================
== Vivado HLS Report for 'bit_reverse'
================================================================
* Date:           Thu Jul 13 07:17:20 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages.proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.704 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13313|    14337| 0.133 ms | 0.143 ms |  13313|  14337|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bit_reverse_loop    |    13312|    14336|  13 ~ 14 |          -|          -|  1024|    no    |
        | + reverse_bits_loop  |       10|       10|         1|          -|          -|    10|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 5 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.75ns)   --->   "br label %1" [fft_stages.cpp:22]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.94>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%input_assign = phi i11 [ 0, %0 ], [ %i_13, %._crit_edge ]"   --->   Operation 7 'phi' 'input_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i11 %input_assign to i10" [fft_stages.cpp:22]   --->   Operation 8 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i11 %input_assign to i32" [fft_stages.cpp:22]   --->   Operation 9 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.85ns)   --->   "%icmp_ln22 = icmp eq i11 %input_assign, -1024" [fft_stages.cpp:22]   --->   Operation 10 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.94ns)   --->   "%i_13 = add i11 1, %input_assign" [fft_stages.cpp:22]   --->   Operation 12 'add' 'i_13' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %6, label %2" [fft_stages.cpp:22]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind" [fft_stages.cpp:22]   --->   Operation 14 'specloopname' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.75ns)   --->   "br label %3" [fft_stages.cpp:8->fft_stages.cpp:23]   --->   Operation 15 'br' <Predicate = (!icmp_ln22)> <Delay = 0.75>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [fft_stages.cpp:36]   --->   Operation 16 'ret' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%reversed = phi i32 [ 0, %2 ], [ %rev, %4 ]"   --->   Operation 17 'phi' 'reversed' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ 0, %2 ], [ %i, %4 ]"   --->   Operation 18 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_i = phi i10 [ %trunc_ln22, %2 ], [ %zext_ln10, %4 ]" [fft_stages.cpp:22]   --->   Operation 19 'phi' 'p_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.88ns)   --->   "%icmp_ln8 = icmp eq i4 %i_0_i, -6" [fft_stages.cpp:8->fft_stages.cpp:23]   --->   Operation 20 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 21 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.86ns)   --->   "%i = add i4 %i_0_i, 1" [fft_stages.cpp:8->fft_stages.cpp:23]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %reverse_bits.exit, label %4" [fft_stages.cpp:8->fft_stages.cpp:23]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str) nounwind" [fft_stages.cpp:8->fft_stages.cpp:23]   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i32 %reversed to i31" [fft_stages.cpp:9->fft_stages.cpp:23]   --->   Operation 25 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i10 %p_0_i to i1" [fft_stages.cpp:8->fft_stages.cpp:23]   --->   Operation 26 'trunc' 'trunc_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%rev = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %trunc_ln9, i1 %trunc_ln8)" [fft_stages.cpp:9->fft_stages.cpp:23]   --->   Operation 27 'bitconcatenate' 'rev' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%input_assign_1 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %p_0_i, i32 1, i32 9)" [fft_stages.cpp:10->fft_stages.cpp:23]   --->   Operation 28 'partselect' 'input_assign_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i9 %input_assign_1 to i10" [fft_stages.cpp:10->fft_stages.cpp:23]   --->   Operation 29 'zext' 'zext_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %3" [fft_stages.cpp:8->fft_stages.cpp:23]   --->   Operation 30 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.11ns)   --->   "%icmp_ln24 = icmp ugt i32 %zext_ln22, %reversed" [fft_stages.cpp:24]   --->   Operation 31 'icmp' 'icmp_ln24' <Predicate = (icmp_ln8)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %._crit_edge, label %5" [fft_stages.cpp:24]   --->   Operation 32 'br' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i32 %reversed to i64" [fft_stages.cpp:27]   --->   Operation 33 'zext' 'zext_ln27' <Predicate = (icmp_ln8 & !icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%X_R_V_addr_11 = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %zext_ln27" [fft_stages.cpp:27]   --->   Operation 34 'getelementptr' 'X_R_V_addr_11' <Predicate = (icmp_ln8 & !icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr_11, align 4" [fft_stages.cpp:27]   --->   Operation 35 'load' 'X_R_V_load' <Predicate = (icmp_ln8 & !icmp_ln24)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%X_I_V_addr_11 = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %zext_ln27" [fft_stages.cpp:32]   --->   Operation 36 'getelementptr' 'X_I_V_addr_11' <Predicate = (icmp_ln8 & !icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr_11, align 4" [fft_stages.cpp:32]   --->   Operation 37 'load' 'X_I_V_load' <Predicate = (icmp_ln8 & !icmp_ln24)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i11 %input_assign to i64" [fft_stages.cpp:26]   --->   Operation 38 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%X_R_V_addr = getelementptr [1024 x i22]* %X_R_V, i64 0, i64 %zext_ln26" [fft_stages.cpp:26]   --->   Operation 39 'getelementptr' 'X_R_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (1.35ns)   --->   "%temp_V = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:26]   --->   Operation 40 'load' 'temp_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 41 [1/2] (1.35ns)   --->   "%X_R_V_load = load i22* %X_R_V_addr_11, align 4" [fft_stages.cpp:27]   --->   Operation 41 'load' 'X_R_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%OUT_R_V_addr = getelementptr [1024 x i22]* %OUT_R_V, i64 0, i64 %zext_ln26" [fft_stages.cpp:27]   --->   Operation 42 'getelementptr' 'OUT_R_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.35ns)   --->   "store i22 %X_R_V_load, i22* %OUT_R_V_addr, align 4" [fft_stages.cpp:27]   --->   Operation 43 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%X_I_V_addr = getelementptr [1024 x i22]* %X_I_V, i64 0, i64 %zext_ln26" [fft_stages.cpp:31]   --->   Operation 44 'getelementptr' 'X_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (1.35ns)   --->   "%temp_V_1 = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:31]   --->   Operation 45 'load' 'temp_V_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 46 [1/2] (1.35ns)   --->   "%X_I_V_load = load i22* %X_I_V_addr_11, align 4" [fft_stages.cpp:32]   --->   Operation 46 'load' 'X_I_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%OUT_I_V_addr = getelementptr [1024 x i22]* %OUT_I_V, i64 0, i64 %zext_ln26" [fft_stages.cpp:32]   --->   Operation 47 'getelementptr' 'OUT_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.35ns)   --->   "store i22 %X_I_V_load, i22* %OUT_I_V_addr, align 4" [fft_stages.cpp:32]   --->   Operation 48 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 2.70>
ST_5 : Operation 49 [1/2] (1.35ns)   --->   "%temp_V = load i22* %X_R_V_addr, align 4" [fft_stages.cpp:26]   --->   Operation 49 'load' 'temp_V' <Predicate = (!icmp_ln24)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%OUT_R_V_addr_1 = getelementptr [1024 x i22]* %OUT_R_V, i64 0, i64 %zext_ln27" [fft_stages.cpp:28]   --->   Operation 50 'getelementptr' 'OUT_R_V_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.35ns)   --->   "store i22 %temp_V, i22* %OUT_R_V_addr_1, align 4" [fft_stages.cpp:28]   --->   Operation 51 'store' <Predicate = (!icmp_ln24)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_5 : Operation 52 [1/2] (1.35ns)   --->   "%temp_V_1 = load i22* %X_I_V_addr, align 4" [fft_stages.cpp:31]   --->   Operation 52 'load' 'temp_V_1' <Predicate = (!icmp_ln24)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%OUT_I_V_addr_1 = getelementptr [1024 x i22]* %OUT_I_V, i64 0, i64 %zext_ln27" [fft_stages.cpp:33]   --->   Operation 53 'getelementptr' 'OUT_I_V_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.35ns)   --->   "store i22 %temp_V_1, i22* %OUT_I_V_addr_1, align 4" [fft_stages.cpp:33]   --->   Operation 54 'store' <Predicate = (!icmp_ln24)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fft_stages.cpp:34]   --->   Operation 55 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %1" [fft_stages.cpp:22]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OUT_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OUT_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln22           (br               ) [ 011111]
input_assign      (phi              ) [ 001110]
trunc_ln22        (trunc            ) [ 001111]
zext_ln22         (zext             ) [ 000100]
icmp_ln22         (icmp             ) [ 001111]
empty             (speclooptripcount) [ 000000]
i_13              (add              ) [ 011111]
br_ln22           (br               ) [ 000000]
specloopname_ln22 (specloopname     ) [ 000000]
br_ln8            (br               ) [ 001111]
ret_ln36          (ret              ) [ 000000]
reversed          (phi              ) [ 000100]
i_0_i             (phi              ) [ 000100]
p_0_i             (phi              ) [ 000100]
icmp_ln8          (icmp             ) [ 001111]
empty_62          (speclooptripcount) [ 000000]
i                 (add              ) [ 001111]
br_ln8            (br               ) [ 000000]
specloopname_ln8  (specloopname     ) [ 000000]
trunc_ln9         (trunc            ) [ 000000]
trunc_ln8         (trunc            ) [ 000000]
rev               (bitconcatenate   ) [ 001111]
input_assign_1    (partselect       ) [ 000000]
zext_ln10         (zext             ) [ 001111]
br_ln8            (br               ) [ 001111]
icmp_ln24         (icmp             ) [ 001111]
br_ln24           (br               ) [ 000000]
zext_ln27         (zext             ) [ 000011]
X_R_V_addr_11     (getelementptr    ) [ 000010]
X_I_V_addr_11     (getelementptr    ) [ 000010]
zext_ln26         (zext             ) [ 000000]
X_R_V_addr        (getelementptr    ) [ 001101]
X_R_V_load        (load             ) [ 000000]
OUT_R_V_addr      (getelementptr    ) [ 000000]
store_ln27        (store            ) [ 000000]
X_I_V_addr        (getelementptr    ) [ 001101]
X_I_V_load        (load             ) [ 000000]
OUT_I_V_addr      (getelementptr    ) [ 000000]
store_ln32        (store            ) [ 000000]
temp_V            (load             ) [ 000000]
OUT_R_V_addr_1    (getelementptr    ) [ 000000]
store_ln28        (store            ) [ 000000]
temp_V_1          (load             ) [ 000000]
OUT_I_V_addr_1    (getelementptr    ) [ 000000]
store_ln33        (store            ) [ 000000]
br_ln34           (br               ) [ 000000]
br_ln22           (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_I_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="X_R_V_addr_11_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="22" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr_11/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="10" slack="0"/>
<pin id="53" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_V_load/3 temp_V/4 "/>
</bind>
</comp>

<comp id="57" class="1004" name="X_I_V_addr_11_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="22" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="32" slack="0"/>
<pin id="61" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr_11/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_V_load/3 temp_V_1/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="X_R_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="22" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="11" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_V_addr/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="OUT_R_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="22" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_V_addr/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="0" index="1" bw="22" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/4 store_ln28/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="X_I_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="22" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="11" slack="0"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_V_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="OUT_I_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="22" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="11" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_V_addr/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="22" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/4 store_ln33/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="OUT_R_V_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="22" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="2"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_V_addr_1/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="OUT_I_V_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="22" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="2"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_V_addr_1/5 "/>
</bind>
</comp>

<comp id="130" class="1005" name="input_assign_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="1"/>
<pin id="132" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_assign (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="input_assign_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="11" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="input_assign/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="reversed_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reversed (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="reversed_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reversed/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_0_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="1"/>
<pin id="155" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_0_i_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="p_0_i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="166" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_i (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_0_i_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="9" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln22_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="11" slack="0"/>
<pin id="175" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln22_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln22_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="0"/>
<pin id="183" dir="0" index="1" bw="11" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_13_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="11" slack="0"/>
<pin id="190" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln8_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln9_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln8_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="rev_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="31" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="input_assign_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="10" slack="0"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="0" index="3" bw="5" slack="0"/>
<pin id="226" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_assign_1/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln10_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln24_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="1"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln27_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln26_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="2"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="254" class="1005" name="trunc_ln22_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="1"/>
<pin id="256" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="259" class="1005" name="zext_ln22_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln22 "/>
</bind>
</comp>

<comp id="267" class="1005" name="i_13_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="280" class="1005" name="rev_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rev "/>
</bind>
</comp>

<comp id="285" class="1005" name="zext_ln10_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="290" class="1005" name="icmp_ln24_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="2"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="294" class="1005" name="zext_ln27_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="2"/>
<pin id="296" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="300" class="1005" name="X_R_V_addr_11_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="1"/>
<pin id="302" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr_11 "/>
</bind>
</comp>

<comp id="305" class="1005" name="X_I_V_addr_11_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="1"/>
<pin id="307" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr_11 "/>
</bind>
</comp>

<comp id="310" class="1005" name="X_R_V_addr_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="1"/>
<pin id="312" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_V_addr "/>
</bind>
</comp>

<comp id="315" class="1005" name="X_I_V_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="1"/>
<pin id="317" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="42" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="42" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="42" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="70" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="51" pin="3"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="64" pin="3"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="42" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="176"><net_src comp="134" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="134" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="134" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="134" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="157" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="157" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="146" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="167" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="205" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="167" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="234"><net_src comp="221" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="146" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="146" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="249"><net_src comp="130" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="257"><net_src comp="173" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="262"><net_src comp="177" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="270"><net_src comp="187" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="278"><net_src comp="199" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="283"><net_src comp="213" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="288"><net_src comp="231" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="293"><net_src comp="235" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="240" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="303"><net_src comp="44" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="308"><net_src comp="57" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="313"><net_src comp="70" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="318"><net_src comp="92" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="64" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R_V | {4 5 }
	Port: OUT_I_V | {4 5 }
 - Input state : 
	Port: bit_reverse : X_R_V | {3 4 5 }
	Port: bit_reverse : X_I_V | {3 4 5 }
  - Chain level:
	State 1
	State 2
		trunc_ln22 : 1
		zext_ln22 : 1
		icmp_ln22 : 1
		i_13 : 1
		br_ln22 : 2
	State 3
		icmp_ln8 : 1
		i : 1
		br_ln8 : 2
		trunc_ln9 : 1
		trunc_ln8 : 1
		rev : 2
		input_assign_1 : 1
		zext_ln10 : 2
		icmp_ln24 : 1
		br_ln24 : 2
		zext_ln27 : 1
		X_R_V_addr_11 : 2
		X_R_V_load : 3
		X_I_V_addr_11 : 2
		X_I_V_load : 3
	State 4
		X_R_V_addr : 1
		temp_V : 2
		OUT_R_V_addr : 1
		store_ln27 : 2
		X_I_V_addr : 1
		temp_V_1 : 2
		OUT_I_V_addr : 1
		store_ln32 : 2
	State 5
		store_ln28 : 1
		store_ln33 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln22_fu_181   |    0    |    13   |
|   icmp   |    icmp_ln8_fu_193    |    0    |    9    |
|          |    icmp_ln24_fu_235   |    0    |    20   |
|----------|-----------------------|---------|---------|
|    add   |      i_13_fu_187      |    0    |    18   |
|          |        i_fu_199       |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   trunc_ln22_fu_173   |    0    |    0    |
|   trunc  |    trunc_ln9_fu_205   |    0    |    0    |
|          |    trunc_ln8_fu_209   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln22_fu_177   |    0    |    0    |
|   zext   |    zext_ln10_fu_231   |    0    |    0    |
|          |    zext_ln27_fu_240   |    0    |    0    |
|          |    zext_ln26_fu_246   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|       rev_fu_213      |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect| input_assign_1_fu_221 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    72   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|X_I_V_addr_11_reg_305|   10   |
|  X_I_V_addr_reg_315 |   10   |
|X_R_V_addr_11_reg_300|   10   |
|  X_R_V_addr_reg_310 |   10   |
|    i_0_i_reg_153    |    4   |
|     i_13_reg_267    |   11   |
|      i_reg_275      |    4   |
|  icmp_ln24_reg_290  |    1   |
| input_assign_reg_130|   11   |
|    p_0_i_reg_164    |   10   |
|     rev_reg_280     |   32   |
|   reversed_reg_142  |   32   |
|  trunc_ln22_reg_254 |   10   |
|  zext_ln10_reg_285  |   10   |
|  zext_ln22_reg_259  |   32   |
|  zext_ln27_reg_294  |   64   |
+---------------------+--------+
|        Total        |   261  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_51   |  p0  |   4  |  10  |   40   ||    21   |
|   grp_access_fu_64   |  p0  |   4  |  10  |   40   ||    21   |
|   grp_access_fu_85   |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_107  |  p0  |   2  |  10  |   20   ||    9    |
| input_assign_reg_130 |  p0  |   2  |  11  |   22   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   142  ||  5.494  ||    69   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   72   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   69   |
|  Register |    -   |   261  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   261  |   141  |
+-----------+--------+--------+--------+
