#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Jan 29 04:28:02 2022
# Process ID: 21104
# Current directory: G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/urllc_fifo_core_inst_1_axi_smc_0_synth_1
# Command line: vivado.exe -log urllc_fifo_core_inst_1_axi_smc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source urllc_fifo_core_inst_1_axi_smc_0.tcl
# Log file: G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/urllc_fifo_core_inst_1_axi_smc_0_synth_1/urllc_fifo_core_inst_1_axi_smc_0.vds
# Journal file: G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/urllc_fifo_core_inst_1_axi_smc_0_synth_1\vivado.jou
#-----------------------------------------------------------
source urllc_fifo_core_inst_1_axi_smc_0.tcl -notrace
Command: synth_design -top urllc_fifo_core_inst_1_axi_smc_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22644
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1257.914 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'urllc_fifo_core_inst_1_axi_smc_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/synth/urllc_fifo_core_inst_1_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_66S1PO' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1392]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_one_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_ec0f_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (1#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_one_0' (2#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_ec0f_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_ec0f_psr_aclk_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_ec0f_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_ec0f_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945' bound to instance 'POR_SRL_I' of component 'SRL16' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_ec0f_psr_aclk_0' (9#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_ec0f_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_ec0f_psr_aclk_0' is unconnected for instance 'psr_aclk' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1439]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_ec0f_psr_aclk_0' is unconnected for instance 'psr_aclk' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1439]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_ec0f_psr_aclk_0' is unconnected for instance 'psr_aclk' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1439]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_ec0f_psr_aclk_0' is unconnected for instance 'psr_aclk' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1439]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_ec0f_psr_aclk_0' has 10 connections declared, but only 6 given [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1439]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_66S1PO' (10#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1392]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1UA5V1Z' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1448]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m00e_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_ec0f_m00e_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (11#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m00e_0' (21#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_ec0f_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1UA5V1Z' (22#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1448]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1GYA257' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1819]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m00arn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_ec0f_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (28#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (29#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (32#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (32#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m00arn_0' (38#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_ec0f_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m00awn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_ec0f_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m00awn_0' (39#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_ec0f_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m00bn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_ec0f_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (39#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (39#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (39#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (39#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m00bn_0' (40#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_ec0f_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m00rn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_ec0f_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (40#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (40#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m00rn_0' (41#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_ec0f_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m00wn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_ec0f_m00wn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (41#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (41#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (41#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (41#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m00wn_0' (42#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_ec0f_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1GYA257' (43#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1819]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m00s2a_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_ec0f_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m00s2a_0' (45#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_ec0f_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_1XB3U7R' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:2124]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m01e_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_ec0f_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m01e_0' (46#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_33/synth/bd_ec0f_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_1XB3U7R' (47#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:2124]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_9Y1IJX' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:2495]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m01arn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_ec0f_m01arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m01arn_0' (48#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_ec0f_m01arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m01awn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_ec0f_m01awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m01awn_0' (49#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_ec0f_m01awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m01bn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_ec0f_m01bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m01bn_0' (50#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_ec0f_m01bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m01rn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_ec0f_m01rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m01rn_0' (51#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_ec0f_m01rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m01wn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_ec0f_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m01wn_0' (52#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_ec0f_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_9Y1IJX' (53#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:2495]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_m01s2a_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_ec0f_m01s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_m01s2a_0' (54#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_ec0f_m01s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_s00a2s_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_ec0f_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_s00a2s_0' (56#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_ec0f_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_UGPENO' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:2800]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_s00mmu_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_ec0f_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_s00mmu_0' (61#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_ec0f_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_s00sic_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_ec0f_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_s00sic_0' (64#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_ec0f_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_s00tr_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_ec0f_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_s00tr_0' (67#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_ec0f_s00tr_0.sv:58]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_ec0f_s00tr_0' is unconnected for instance 's00_transaction_regulator' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:3047]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_ec0f_s00tr_0' has 38 connections declared, but only 37 given [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:3047]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_UGPENO' (68#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:2800]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_XF3II6' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:3087]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_sarn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_ec0f_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (68#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (68#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_sarn_0' (69#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_ec0f_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_srn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_ec0f_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (70#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (70#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_srn_0' (71#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_ec0f_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_XF3II6' (72#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:3087]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_s01a2s_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_ec0f_s01a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_s01a2s_0' (73#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_ec0f_s01a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_1WGFKBK' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:3218]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_s01mmu_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_ec0f_s01mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_s01mmu_0' (74#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_ec0f_s01mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_s01sic_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_ec0f_s01sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_s01sic_0' (75#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_ec0f_s01sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_s01tr_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_ec0f_s01tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_s01tr_0' (76#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_ec0f_s01tr_0.sv:58]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_ec0f_s01tr_0' is unconnected for instance 's01_transaction_regulator' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:3516]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_ec0f_s01tr_0' has 46 connections declared, but only 45 given [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:3516]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_1WGFKBK' (77#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:3218]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_1ROBXG8' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:3564]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_sawn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_ec0f_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_sawn_0' (78#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_ec0f_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_sbn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_ec0f_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (78#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (78#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_sbn_0' (79#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_ec0f_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_swn_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_ec0f_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (81#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (81#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8435]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_swn_0' (82#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_ec0f_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_1ROBXG8' (83#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:3564]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_5EZZ3U' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:3750]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_arsw_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_ec0f_arsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_arsw_0' (86#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_ec0f_arsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_awsw_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_ec0f_awsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_awsw_0' (87#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_ec0f_awsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_bsw_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_ec0f_bsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_bsw_0' (88#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_ec0f_bsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_rsw_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_ec0f_rsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_rsw_0' (89#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_ec0f_rsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_ec0f_wsw_0' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_ec0f_wsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f_wsw_0' (90#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_ec0f_wsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_5EZZ3U' (91#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:3750]
WARNING: [Synth 8-7071] port 'M00_SC_B_info' of module 'switchboards_imp_5EZZ3U' is unconnected for instance 'switchboards' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1298]
WARNING: [Synth 8-7071] port 'M00_SC_B_payld' of module 'switchboards_imp_5EZZ3U' is unconnected for instance 'switchboards' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1298]
WARNING: [Synth 8-7071] port 'M00_SC_B_req' of module 'switchboards_imp_5EZZ3U' is unconnected for instance 'switchboards' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1298]
WARNING: [Synth 8-7071] port 'M00_SC_B_send' of module 'switchboards_imp_5EZZ3U' is unconnected for instance 'switchboards' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1298]
WARNING: [Synth 8-7071] port 'M01_SC_R_info' of module 'switchboards_imp_5EZZ3U' is unconnected for instance 'switchboards' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1298]
WARNING: [Synth 8-7071] port 'M01_SC_R_payld' of module 'switchboards_imp_5EZZ3U' is unconnected for instance 'switchboards' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1298]
WARNING: [Synth 8-7071] port 'M01_SC_R_req' of module 'switchboards_imp_5EZZ3U' is unconnected for instance 'switchboards' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1298]
WARNING: [Synth 8-7071] port 'M01_SC_R_send' of module 'switchboards_imp_5EZZ3U' is unconnected for instance 'switchboards' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1298]
WARNING: [Synth 8-7071] port 'S00_SC_AW_recv' of module 'switchboards_imp_5EZZ3U' is unconnected for instance 'switchboards' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1298]
WARNING: [Synth 8-7071] port 'S00_SC_W_recv' of module 'switchboards_imp_5EZZ3U' is unconnected for instance 'switchboards' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1298]
WARNING: [Synth 8-7071] port 'S01_SC_AR_recv' of module 'switchboards_imp_5EZZ3U' is unconnected for instance 'switchboards' [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1298]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_5EZZ3U' has 102 connections declared, but only 91 given [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:1298]
INFO: [Synth 8-6155] done synthesizing module 'bd_ec0f' (92#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/synth/bd_ec0f.v:10]
INFO: [Synth 8-6155] done synthesizing module 'urllc_fifo_core_inst_1_axi_smc_0' (93#1) [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/synth/urllc_fifo_core_inst_1_axi_smc_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1355.520 ; gain = 97.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1355.520 ; gain = 97.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1355.520 ; gain = 97.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1691.172 ; gain = 12.543
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/ooc.xdc] for cell 'inst'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_1/bd_ec0f_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_1/bd_ec0f_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_1/bd_ec0f_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [g:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.gen/sources_1/bd/urllc_fifo_receiver/bd/urllc_fifo_core_inst_1/ip/urllc_fifo_core_inst_1_axi_smc_0/bd_0/ip/ip_1/bd_ec0f_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/urllc_fifo_core_inst_1_axi_smc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/urllc_fifo_core_inst_1_axi_smc_0_synth_1/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/urllc_fifo_core_inst_1_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/urllc_fifo_core_inst_1_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 72 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2233.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2249.172 ; gain = 15.762
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:04 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:04 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/urllc_fifo_core_inst_1_axi_smc_0_synth_1/dont_touch.xdc, line 168).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_b_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_aw_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_w_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/\gen_normal.inst_si_handler /\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/\gen_normal.inst_si_handler /\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/\gen_normal.inst_si_handler /\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/\gen_normal.inst_si_handler /\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_aw_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_b_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s01_nodes/s01_w_node/inst/\gen_normal.inst_mi_handler /\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:04 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_10_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_10_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:10 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 12    
	   3 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 183   
	   2 Input    5 Bit       Adders := 10    
	   2 Input    4 Bit       Adders := 35    
	   2 Input    3 Bit       Adders := 24    
	   2 Input    2 Bit       Adders := 12    
	   3 Input    1 Bit       Adders := 6     
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 273   
+---Registers : 
	             2178 Bit    Registers := 60    
	              512 Bit    Registers := 4     
	              159 Bit    Registers := 4     
	              141 Bit    Registers := 6     
	              107 Bit    Registers := 2     
	              103 Bit    Registers := 1     
	               89 Bit    Registers := 3     
	               85 Bit    Registers := 4     
	               64 Bit    Registers := 8     
	               47 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               19 Bit    Registers := 8     
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 27    
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 93    
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 43    
	                3 Bit    Registers := 77    
	                2 Bit    Registers := 74    
	                1 Bit    Registers := 719   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 30    
	   2 Input  512 Bit        Muxes := 4     
	   2 Input  141 Bit        Muxes := 4     
	   2 Input   89 Bit        Muxes := 2     
	   2 Input   85 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 14    
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 28    
	   7 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 48    
	   2 Input    6 Bit        Muxes := 31    
	   2 Input    4 Bit        Muxes := 9     
	   4 Input    3 Bit        Muxes := 24    
	  11 Input    3 Bit        Muxes := 20    
	   2 Input    3 Bit        Muxes := 28    
	   2 Input    2 Bit        Muxes := 181   
	   3 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 220   
	   4 Input    1 Bit        Muxes := 68    
	  10 Input    1 Bit        Muxes := 90    
	   7 Input    1 Bit        Muxes := 60    
	  12 Input    1 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 294   
	   3 Input    1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:01:56 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                                        | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|inst/i_0/\m00_nodes/m00_ar_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27   | 
|inst/i_0/\m00_nodes/m00_aw_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27   | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2    | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 85              | RAM32M x 15   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18   | 
|inst/i_0/\m01_nodes/m01_ar_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27   | 
|inst/i_0/\m01_nodes/m01_aw_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27   | 
|inst/i_0/\m01_nodes/m01_b_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\m01_nodes/m01_b_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2    | 
|inst/i_0/\m01_nodes/m01_r_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\m01_nodes/m01_r_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 85              | RAM32M x 15   | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18   | 
|inst/i_0/\s00_nodes/s00_ar_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\s00_nodes/s00_ar_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 141             | RAM32M x 24   | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 103             | RAM32M x 18   | 
|inst/i_0/\s01_nodes/s01_aw_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\s01_nodes/s01_aw_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 141             | RAM32M x 24   | 
|inst/i_0/\s01_nodes/s01_b_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5    | 
|inst/i_0/\s01_nodes/s01_w_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\s01_nodes/s01_w_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 89              | RAM32M x 15   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:02 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:07 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                                        | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|inst/i_0/\m00_nodes/m00_ar_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27   | 
|inst/i_0/\m00_nodes/m00_aw_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27   | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\m00_nodes/m00_b_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2    | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\m00_nodes/m00_r_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 85              | RAM32M x 15   | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|inst/i_0/\m00_nodes/m00_w_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18   | 
|inst/i_0/\m01_nodes/m01_ar_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27   | 
|inst/i_0/\m01_nodes/m01_aw_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 159             | RAM32M x 27   | 
|inst/i_0/\m01_nodes/m01_b_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\m01_nodes/m01_b_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M x 2    | 
|inst/i_0/\m01_nodes/m01_r_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\m01_nodes/m01_r_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 85              | RAM32M x 15   | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1  | 
|inst/i_0/\m01_nodes/m01_w_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 107             | RAM32M x 18   | 
|inst/i_0/\s00_nodes/s00_ar_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\s00_nodes/s00_ar_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 141             | RAM32M x 24   | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 103             | RAM32M x 18   | 
|inst/i_0/\s01_nodes/s01_aw_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                    | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\s01_nodes/s01_aw_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 141             | RAM32M x 24   | 
|inst/i_0/\s01_nodes/s01_b_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5    | 
|inst/i_0/\s01_nodes/s01_w_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4    | 
|inst/i_0/\s01_nodes/s01_w_node/inst /\gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 89              | RAM32M x 15   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:12 ; elapsed = 00:02:13 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:02:16 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:16 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:17 ; elapsed = 00:02:17 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:17 ; elapsed = 00:02:17 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:17 ; elapsed = 00:02:18 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:17 ; elapsed = 00:02:18 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    60|
|2     |LUT1     |   248|
|3     |LUT2     |   422|
|4     |LUT3     |  1479|
|5     |LUT4     |   512|
|6     |LUT5     |   758|
|7     |LUT6     |   894|
|8     |RAM16X1D |     2|
|9     |RAM32M   |   172|
|10    |RAM32X1D |     4|
|11    |SRL16    |     1|
|12    |SRL16E   |    54|
|13    |FDCE     |   114|
|14    |FDR      |     4|
|15    |FDRE     |  4997|
|16    |FDSE     |   230|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:17 ; elapsed = 00:02:18 . Memory (MB): peak = 2249.172 ; gain = 991.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:37 . Memory (MB): peak = 2249.172 ; gain = 97.605
Synthesis Optimization Complete : Time (s): cpu = 00:02:17 ; elapsed = 00:02:18 . Memory (MB): peak = 2249.172 ; gain = 991.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.575 . Memory (MB): peak = 2249.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2249.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 183 instances were transformed.
  FDR => FDRE: 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 172 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: feed29a2
INFO: [Common 17-83] Releasing license: Synthesis
194 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:26 ; elapsed = 00:02:28 . Memory (MB): peak = 2249.172 ; gain = 991.258
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/urllc_fifo_core_inst_1_axi_smc_0_synth_1/urllc_fifo_core_inst_1_axi_smc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP urllc_fifo_core_inst_1_axi_smc_0, cache-ID = 0d0c38a1e90ecd63
INFO: [Coretcl 2-1174] Renamed 520 cell refs.
INFO: [Common 17-1381] The checkpoint 'G:/Chiro/Programs/urllc-demo-pynq/urllc-vivado/urllc-fifo.runs/urllc_fifo_core_inst_1_axi_smc_0_synth_1/urllc_fifo_core_inst_1_axi_smc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file urllc_fifo_core_inst_1_axi_smc_0_utilization_synth.rpt -pb urllc_fifo_core_inst_1_axi_smc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 29 04:30:50 2022...
