$comment
	File created using the following command:
		vcd file full_adder.msim.vcd -direction
$end
$date
	Wed Sep 05 09:20:08 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module full_adder_vlg_vec_tst $end
$var reg 1 ! cin $end
$var reg 1 " x $end
$var reg 1 # y $end
$var wire 1 $ cout $end
$var wire 1 % sum $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - sum~output_o $end
$var wire 1 . cout~output_o $end
$var wire 1 / y~input_o $end
$var wire 1 0 x~input_o $end
$var wire 1 1 cin~input_o $end
$var wire 1 2 s_sum~0_combout $end
$var wire 1 3 s_cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
$end
#10000
1!
11
0&
12
1-
1%
#20000
1#
0!
1/
01
1&
#30000
1!
11
0&
13
02
1.
0-
1$
0%
#40000
1"
0#
0!
10
0/
01
1&
03
12
0.
1-
0$
1%
#50000
1!
11
0&
13
02
1.
0-
1$
0%
#60000
1#
0!
1/
01
1&
#70000
1!
11
0&
12
1-
1%
#80000
0"
0#
0!
00
0/
01
1&
03
02
0.
0-
0$
0%
#1000000
