; BTOR description generated by Yosys 0.29+34 (git sha1 57c9eb70f, clang 10.0.0-4ubuntu1 -fPIC -Os) for module top.
1 sort bitvec 1
2 input 1 ap_clk ; top.v:1.18-1.24
3 input 1 ap_rst ; top.v:1.32-1.38
4 sort bitvec 4
5 input 4 out_V ; top.v:4.22-4.27
6 input 1 out_V_ap_vld ; top.v:5.16-5.28
7 sort bitvec 12
8 input 7 vars_V ; top.v:2.22-2.28
9 output 5 out_V ; top.v:4.22-4.27
10 output 6 out_V_ap_vld ; top.v:5.16-5.28
11 const 1 0
12 state 1 vu_1_buf
13 init 1 12 11
14 state 1 vu_2_buf
15 init 1 14 11
16 and 1 12 14
17 not 1 16
18 state 4 outputu_1_buf
19 state 4 outputu_2_buf
20 eq 1 18 19
21 or 1 17 20
22 state 1 vx_1_buf
23 init 1 22 11
24 state 1 vx_2_buf
25 init 1 24 11
26 and 1 22 24
27 not 1 26
28 state 4 outputx_1_buf
29 state 4 outputx_2_buf
30 eq 1 28 29
31 or 1 27 30
32 and 1 21 31
33 state 1 vy_1_buf
34 init 1 33 11
35 state 1 vy_2_buf
36 init 1 35 11
37 and 1 33 35
38 not 1 37
39 state 4 outputy_1_buf
40 state 4 outputy_2_buf
41 eq 1 39 40
42 or 1 38 41
43 and 1 32 42
44 const 1 1
45 not 1 43
46 and 1 44 45
47 state 4 u1.y_var_V_1_reg_224
48 state 4 u1.p_0423_0_reg_91
49 uext 4 11 3
50 sort bitvec 2
51 const 50 00
52 slice 50 48 1 0
53 concat 4 52 51
54 sub 4 49 53
55 add 4 48 54
56 state 4 u1.t1_V_reg_101
57 state 4 u1.p_0426_0_reg_82
58 slice 50 57 1 0
59 concat 4 58 51
60 sub 4 59 57
61 mul 4 56 60
62 sub 4 56 61
63 add 4 55 62
64 add 4 48 63
65 uext 4 64 0 u1.y_var_V_1_fu_189_p2 ; top.v:33.17-41.30|diffeq2.v:49.14-49.33
66 slice 4 8 3 0
67 uext 4 66 0 u1.x_var_V_fu_111_p1 ; top.v:33.17-41.30|diffeq2.v:42.14-42.31
68 uext 7 8 0 u1.vars_V ; top.v:33.17-41.30|diffeq2.v:30.15-30.21
69 state 4 u1.u_var_V_2_reg_219
70 uext 4 63 0 u1.u_var_V_2_fu_183_p2 ; top.v:33.17-41.30|diffeq2.v:45.14-45.33
71 uext 4 62 0 u1.t6_V_fu_159_p2 ; top.v:33.17-41.30|diffeq2.v:63.14-63.28
72 uext 4 61 0 u1.t4_V_fu_153_p2 ; top.v:33.17-41.30|diffeq2.v:59.14-59.28
73 uext 4 60 0 u1.t2_V_fu_147_p2 ; top.v:33.17-41.30|diffeq2.v:58.20-58.34
74 uext 4 54 0 u1.sub_ln214_3_fu_171_p2 ; top.v:33.17-41.30|diffeq2.v:61.14-61.35
75 uext 4 59 0 u1.shl_ln214_fu_141_p2 ; top.v:33.17-41.30|diffeq2.v:57.14-57.33
76 uext 4 53 0 u1.shl_ln214_1_fu_165_p2 ; top.v:33.17-41.30|diffeq2.v:60.14-60.35
77 const 4 1111
78 eq 1 57 77
79 ite 1 78 44 11
80 uext 1 79 0 u1.icmp_ln887_fu_135_p2 ; top.v:33.17-41.30|diffeq2.v:48.14-48.34
81 uext 1 3 0 u1.ap_rst ; top.v:33.17-41.30|diffeq2.v:29.9-29.15
82 uext 1 2 0 u1.ap_clk ; top.v:33.17-41.30|diffeq2.v:28.9-28.15
83 sort bitvec 3
84 input 83
85 const 83 010
86 const 83 001
87 state 83 u1.ap_CS_fsm
88 init 83 87 86
89 const 83 100
90 eq 1 87 89
91 uext 83 44 2
92 eq 1 87 91
93 concat 50 92 90
94 redor 1 93
95 ite 83 94 85 84
96 slice 1 87 1 1
97 and 1 79 96
98 ite 83 97 86 89
99 const 50 10
100 uext 83 99 1
101 eq 1 87 100
102 ite 83 101 98 95
103 uext 83 102 0 u1.ap_NS_fsm ; top.v:33.17-41.30|diffeq2.v:64.13-64.22
104 slice 1 87 2 2
105 uext 1 104 0 u1.ap_CS_fsm_state3 ; top.v:33.17-41.30|diffeq2.v:54.9-54.25
106 uext 1 96 0 u1.ap_CS_fsm_state2 ; top.v:33.17-41.30|diffeq2.v:47.9-47.25
107 slice 1 87 0 0
108 uext 1 107 0 u1.ap_CS_fsm_state1 ; top.v:33.17-41.30|diffeq2.v:44.9-44.25
109 state 4 u1.add_ln214_reg_229
110 uext 4 44 3
111 add 4 57 110
112 uext 4 111 0 u1.add_ln214_fu_195_p2 ; top.v:33.17-41.30|diffeq2.v:51.14-51.33
113 uext 4 55 0 u1.add_ln214_1_fu_177_p2 ; top.v:33.17-41.30|diffeq2.v:62.14-62.35
114 ite 1 97 44 11
115 uext 1 114 0 u1.Youtport_V_ap_vld ; top.v:33.17-41.30|diffeq2.v:34.10-34.27
116 uext 4 48 0 u1.Youtport_V ; top.v:33.17-41.30|diffeq2.v:33.15-33.25
117 uext 1 114 0 u1.Xoutport_V_ap_vld ; top.v:33.17-41.30|diffeq2.v:32.10-32.27
118 uext 4 77 0 u1.Xoutport_V ; top.v:33.17-41.30|diffeq2.v:31.15-31.25
119 uext 1 114 0 u1.Uoutport_V_ap_vld ; top.v:33.17-41.30|diffeq2.v:36.10-36.27
120 uext 4 56 0 u1.Uoutport_V ; top.v:33.17-41.30|diffeq2.v:35.15-35.25
121 state 4 u2.y_var_V_1_reg_224
122 state 4 u2.p_0423_0_reg_91
123 uext 4 11 3
124 slice 50 122 1 0
125 concat 4 124 51
126 sub 4 123 125
127 add 4 122 126
128 state 4 u2.t1_V_reg_101
129 state 4 u2.p_0426_0_reg_82
130 slice 50 129 1 0
131 concat 4 130 51
132 sub 4 131 129
133 mul 4 128 132
134 sub 4 128 133
135 add 4 127 134
136 add 4 122 135
137 uext 4 136 0 u2.y_var_V_1_fu_189_p2 ; top.v:43.17-51.30|diffeq4.v:51.14-51.33
138 uext 4 66 0 u2.x_var_V_fu_111_p1 ; top.v:43.17-51.30|diffeq4.v:44.14-44.31
139 uext 7 8 0 u2.vars_V ; top.v:43.17-51.30|diffeq4.v:32.15-32.21
140 state 4 u2.u_var_V_2_reg_219
141 uext 4 135 0 u2.u_var_V_2_fu_183_p2 ; top.v:43.17-51.30|diffeq4.v:47.14-47.33
142 uext 4 134 0 u2.t6_V_fu_159_p2 ; top.v:43.17-51.30|diffeq4.v:65.14-65.28
143 uext 4 133 0 u2.t4_V_fu_153_p2 ; top.v:43.17-51.30|diffeq4.v:61.14-61.28
144 uext 4 132 0 u2.t2_V_fu_147_p2 ; top.v:43.17-51.30|diffeq4.v:60.20-60.34
145 uext 4 126 0 u2.sub_ln214_3_fu_171_p2 ; top.v:43.17-51.30|diffeq4.v:63.14-63.35
146 uext 4 131 0 u2.shl_ln214_fu_141_p2 ; top.v:43.17-51.30|diffeq4.v:59.14-59.33
147 uext 4 125 0 u2.shl_ln214_1_fu_165_p2 ; top.v:43.17-51.30|diffeq4.v:62.14-62.35
148 eq 1 129 77
149 ite 1 148 44 11
150 uext 1 149 0 u2.icmp_ln887_fu_135_p2 ; top.v:43.17-51.30|diffeq4.v:50.14-50.34
151 uext 1 3 0 u2.ap_rst ; top.v:43.17-51.30|diffeq4.v:31.9-31.15
152 uext 1 2 0 u2.ap_clk ; top.v:43.17-51.30|diffeq4.v:30.9-30.15
153 sort bitvec 5
154 input 153
155 const 153 00010
156 const 153 00001
157 state 153 u2.ap_CS_fsm
158 init 153 157 156
159 const 153 10000
160 eq 1 157 159
161 uext 153 44 4
162 eq 1 157 161
163 concat 50 162 160
164 redor 1 163
165 ite 153 164 155 154
166 const 4 1000
167 uext 153 166 1
168 eq 1 157 167
169 ite 153 168 159 165
170 const 153 01000
171 uext 153 89 2
172 eq 1 157 171
173 ite 153 172 170 169
174 slice 1 157 1 1
175 and 1 149 174
176 ite 83 175 86 89
177 concat 153 51 176
178 uext 153 99 3
179 eq 1 157 178
180 ite 153 179 177 173
181 uext 153 180 0 u2.ap_NS_fsm ; top.v:43.17-51.30|diffeq4.v:66.13-66.22
182 slice 1 157 4 4
183 uext 1 182 0 u2.ap_CS_fsm_state5 ; top.v:43.17-51.30|diffeq4.v:56.9-56.25
184 uext 1 174 0 u2.ap_CS_fsm_state2 ; top.v:43.17-51.30|diffeq4.v:49.9-49.25
185 slice 1 157 0 0
186 uext 1 185 0 u2.ap_CS_fsm_state1 ; top.v:43.17-51.30|diffeq4.v:46.9-46.25
187 state 4 u2.add_ln214_reg_229
188 uext 4 44 3
189 add 4 129 188
190 uext 4 189 0 u2.add_ln214_fu_195_p2 ; top.v:43.17-51.30|diffeq4.v:53.14-53.33
191 uext 4 127 0 u2.add_ln214_1_fu_177_p2 ; top.v:43.17-51.30|diffeq4.v:64.14-64.35
192 ite 1 175 44 11
193 uext 1 192 0 u2.Youtport_V_ap_vld ; top.v:43.17-51.30|diffeq4.v:36.10-36.27
194 uext 4 122 0 u2.Youtport_V ; top.v:43.17-51.30|diffeq4.v:35.15-35.25
195 uext 1 192 0 u2.Xoutport_V_ap_vld ; top.v:43.17-51.30|diffeq4.v:34.10-34.27
196 uext 4 77 0 u2.Xoutport_V ; top.v:43.17-51.30|diffeq4.v:33.15-33.25
197 uext 1 192 0 u2.Uoutport_V_ap_vld ; top.v:43.17-51.30|diffeq4.v:38.10-38.27
198 uext 4 128 0 u2.Uoutport_V ; top.v:43.17-51.30|diffeq4.v:37.15-37.25
199 uext 4 56 0 outputu_1 ; top.v:15.15-15.24
200 uext 4 128 0 outputu_2 ; top.v:28.15-28.24
201 uext 4 77 0 outputx_1 ; top.v:13.15-13.24
202 uext 4 77 0 outputx_2 ; top.v:26.15-26.24
203 uext 4 48 0 outputy_1 ; top.v:14.15-14.24
204 uext 4 122 0 outputy_2 ; top.v:27.15-27.24
205 uext 1 114 0 vu_1 ; top.v:12.9-12.13
206 uext 1 192 0 vu_2 ; top.v:25.9-25.13
207 uext 1 114 0 vx_1 ; top.v:10.9-10.13
208 uext 1 192 0 vx_2 ; top.v:23.9-23.13
209 uext 1 114 0 vy_1 ; top.v:11.9-11.13
210 uext 1 192 0 vy_2 ; top.v:24.9-24.13
211 not 1 12
212 and 1 114 211
213 ite 1 212 44 12
214 ite 1 3 11 213
215 next 1 12 214
216 not 1 14
217 and 1 192 216
218 ite 1 217 44 14
219 ite 1 3 11 218
220 next 1 14 219
221 ite 4 212 56 18
222 ite 4 3 18 221
223 next 4 18 222
224 ite 4 217 128 19
225 ite 4 3 19 224
226 next 4 19 225
227 not 1 22
228 and 1 114 227
229 ite 1 228 44 22
230 ite 1 3 11 229
231 next 1 22 230
232 not 1 24
233 and 1 192 232
234 ite 1 233 44 24
235 ite 1 3 11 234
236 next 1 24 235
237 ite 4 228 77 28
238 ite 4 3 28 237
239 next 4 28 238
240 ite 4 233 77 29
241 ite 4 3 29 240
242 next 4 29 241
243 not 1 33
244 and 1 114 243
245 ite 1 244 44 33
246 ite 1 3 11 245
247 next 1 33 246
248 not 1 35
249 and 1 192 248
250 ite 1 249 44 35
251 ite 1 3 11 250
252 next 1 35 251
253 ite 4 244 48 39
254 ite 4 3 39 253
255 next 4 39 254
256 ite 4 249 122 40
257 ite 4 3 40 256
258 next 4 40 257
259 not 1 79
260 and 1 259 96
261 ite 4 260 64 47
262 next 4 47 261
263 slice 4 8 7 4
264 ite 4 107 263 48
265 ite 4 104 47 264
266 next 4 48 265
267 slice 4 8 11 8
268 ite 4 107 267 56
269 ite 4 104 69 268
270 next 4 56 269
271 ite 4 107 66 57
272 ite 4 104 109 271
273 next 4 57 272
274 ite 4 260 63 69
275 next 4 69 274
276 ite 83 3 86 102
277 next 83 87 276
278 ite 4 260 111 109
279 next 4 109 278
280 not 1 149
281 and 1 280 174
282 ite 4 281 136 121
283 next 4 121 282
284 ite 4 185 263 122
285 ite 4 182 121 284
286 next 4 122 285
287 ite 4 185 267 128
288 ite 4 182 140 287
289 next 4 128 288
290 ite 4 185 66 129
291 ite 4 182 187 290
292 next 4 129 291
293 ite 4 281 135 140
294 next 4 140 293
295 ite 153 3 156 180
296 next 153 157 295
297 ite 4 281 189 187
298 next 4 187 297
299 bad 46
; end of yosys output
