strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7faeb1526550>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7faeb15aa250>",
		fillcolor=turquoise,
		label="20:BL
out <= out_next[8:1];
out_next <= { out_next[0:0], out_next[8:1] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7faeb15aa390>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7faeb1198d10>]",
		style=filled,
		typ=Block];
	"16:IF" -> "20:BL"	[cond="['load']",
		label="!(load)",
		lineno=16];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7faeb1526ad0>",
		fillcolor=turquoise,
		label="16:BL
out <= data;
out_next <= out_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7faeb1526150>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7faeb1526f50>]",
		style=filled,
		typ=Block];
	"16:IF" -> "16:BL"	[cond="['load']",
		label=load,
		lineno=16];
	"12:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7faeb1531050>",
		fillcolor=springgreen,
		label="12:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:IF" -> "16:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=12];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7faeb1531550>",
		fillcolor=turquoise,
		label="12:BL
out <= 0;
out_next <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7faeb1531450>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7faeb153d6d0>]",
		style=filled,
		typ=Block];
	"12:IF" -> "12:BL"	[cond="['reset']",
		label=reset,
		lineno=12];
	"Leaf_11:AL"	[def_var="['out_next', 'out']",
		label="Leaf_11:AL"];
	"20:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7faeb14ce550>",
		fillcolor=turquoise,
		label="11:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"11:BL" -> "12:IF"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7faeb1523ed0>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'load', 'out_next', 'data']"];
	"Leaf_11:AL" -> "11:AL";
	"12:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"11:AL" -> "11:BL"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
}
