;redcode
;assert 1
	SPL 0, <412
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @124, -103
	SUB #12, @200
	MOV @124, -103
	JMN 0, <412
	SUB <127, <106
	SUB @124, -103
	SUB #72, @200
	SLT -7, <-20
	SUB @124, -103
	DJN -304, @-20
	MOV -1, <-20
	DJN -304, @-20
	SUB #0, -41
	SUB @124, -103
	SUB @124, -103
	MOV -87, <-30
	DJN -304, @-20
	SUB #12, @200
	MOV @124, -103
	DJN -304, @-20
	SUB @124, -103
	SUB @124, -103
	SUB @124, -103
	SUB @121, 100
	MOV @-127, 100
	SUB @121, 106
	MOV @-127, 100
	SPL 0, <412
	MOV -1, <-20
	MOV -1, <-20
	SUB <-12, 10
	SPL 0, <412
	SUB @121, 106
	SUB @121, 106
	SPL 0, <412
	SUB @124, -103
	SUB @121, 106
	MOV -1, <-20
	ADD 210, 60
	SUB @121, 106
	SPL 0, <412
	SUB @121, 103
	SPL 0, <412
	CMP -207, <-126
	DJN -1, @-20
