// Seed: 804040843
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    input wor id_4,
    output tri1 id_5,
    output tri id_6,
    output tri0 id_7,
    input supply1 id_8,
    output wire id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri id_12,
    input tri0 id_13,
    output supply0 id_14,
    input supply1 id_15,
    output supply0 id_16,
    input supply1 id_17,
    input supply1 id_18,
    input tri1 id_19,
    output wor id_20,
    output uwire id_21
);
  wor  id_23;
  wire id_24;
  assign id_23 = 1'b0;
  wire id_25;
  wire id_26;
  wire id_27;
  wire id_28;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wand id_7,
    output wor id_8,
    input supply1 id_9,
    input wor id_10,
    input uwire id_11,
    input wor id_12,
    input uwire id_13,
    output tri0 id_14,
    input wor id_15,
    input wand id_16,
    input wand id_17,
    output uwire id_18,
    output tri1 id_19,
    input wor id_20,
    input tri0 id_21,
    input supply1 id_22,
    input tri id_23,
    output tri id_24
);
  always @(negedge id_7) #1;
  module_0(
      id_19,
      id_9,
      id_3,
      id_9,
      id_22,
      id_18,
      id_8,
      id_24,
      id_4,
      id_8,
      id_3,
      id_18,
      id_4,
      id_7,
      id_14,
      id_21,
      id_8,
      id_3,
      id_4,
      id_5,
      id_1,
      id_24
  );
endmodule
