#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 17 22:52:09 2020
# Process ID: 4628
# Current directory: C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13928 C:\Users\kaibr\Desktop\Kais_Files\UCT\EEE4120F\Prac_5\QuarterSine Implementation\Prac_5\Prac_5.xpr
# Log file: C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/vivado.log
# Journal file: C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5'
INFO: [Project 1-313] Project file moved from 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/Prac_5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 749.965 ; gain = 109.215
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}
file delete -force {C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_0}
export_ip_user_files -of_objects  [get_files {{C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/LUT_sinefull.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/LUT_sinefull.coe}}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'C_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim/LUT_sinequarter.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xelab -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addra' [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.pwm_module
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.C_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "C_testbench_behav -key {Behavioral:sim_1:Functional:C_testbench} -tclbatch {C_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source C_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module C_testbench.UUT.myBRAM.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'C_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 779.949 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'C_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim/LUT_sinequarter.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xelab -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addra' [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module C_testbench.UUT.myBRAM.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 804.102 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 804.102 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'C_testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim/LUT_sinequarter.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj C_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sim_1/imports/new/C_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module C_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.sim/sim_1/behav/xsim'
"xelab -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 39334815e1a44b50be30d7285db3b249 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot C_testbench_behav xil_defaultlib.C_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'addra' [C:/Users/kaibr/Desktop/Kais_Files/UCT/EEE4120F/Prac_5/QuarterSine Implementation/Prac_5/Prac_5.srcs/sources_1/imports/Prac5/top.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.pwm_module
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.C_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot C_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module C_testbench.UUT.myBRAM.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 807.313 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 807.313 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 17 23:27:06 2020...
