#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x144e36790 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x144e0cc30 .scope module, "apb_slave_wrapper" "apb_slave_wrapper" 3 14;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "ares";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "pwrite";
    .port_info 4 /INPUT 1 "penable";
    .port_info 5 /INPUT 5 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 1 "prot";
    .port_info 8 /INPUT 1 "pstrb";
    .port_info 9 /OUTPUT 32 "prdata";
    .port_info 10 /OUTPUT 1 "pslverror";
    .port_info 11 /OUTPUT 1 "pready";
P_0x144e1d590 .param/l "ADDR_WIDTH" 0 3 17, +C4<00000000000000000000000000000101>;
P_0x144e1d5d0 .param/l "ATW" 1 3 40, +C4<00000000000000000000000000000101>;
P_0x144e1d610 .param/l "DATAW" 1 3 42, +C4<00000000000000000000000000100000>;
P_0x144e1d650 .param/l "DATA_WIDTH" 0 3 16, +C4<00000000000000000000000000100000>;
P_0x144e1d690 .param/l "DEPTH" 1 3 41, +C4<00000000000000000000000000100000>;
P_0x144e1d6d0 .param/l "IMAGE" 0 3 18, C4<000000000000000000000000000000000000000000000000000000000001011110101011001101111011011000111010101101101011001010111001100101111010011010111100101011111010001000110000101110100011000010010111101001101010110010101111101010011010110010101001101010100010001010100110101010110010001010101001001001001010011000100111101000111010111110101010101010110010011010101111101010000010100100100111101001010010001010100001101010100010100110010111101000101010011100100100101000111010011010100000101011111010010010100001101000101001101000011000000101111010100100101010001001100001011110100000101010000010000100101111101010011010011000100000101010110010001010010111101100011011011110110110001101100011000010111010001100101011100100110000101101100001011110010111101101101011001010110110100101110011010000110010101111000>;
P_0x144e1d710 .param/l "ISCLK" 1 3 44, +C4<00000000000000000000000000000000>;
P_0x144e1d750 .param/l "SYNC_PROC" 1 3 38, +C4<00000000000000000000000000000000>;
P_0x144e1d790 .param/l "TIEOFF_ERR" 1 3 39, +C4<00000000000000000000000000000000>;
P_0x144e1d7d0 .param/l "WAIT_SATES" 1 3 37, +C4<00000000000000000000000000000000>;
P_0x144e1d810 .param/l "ZEROR" 1 3 43, +C4<00000000000000000000000000000000>;
o0x148050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x144e4e470_0 .net "ares", 0 0, o0x148050190;  0 drivers
o0x1480501c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x144e4e530_0 .net "clock", 0 0, o0x1480501c0;  0 drivers
v0x144e4e600_0 .var/i "j", 31 0;
v0x144e4e690_0 .net "m_addr", 4 0, v0x144e4bcc0_0;  1 drivers
v0x144e4e760_0 .net "m_cs", 0 0, v0x144e4bd70_0;  1 drivers
v0x144e4e870_0 .net "m_prot", 0 0, L_0x144e4f9e0;  1 drivers
v0x144e4e900_0 .net "m_rdata", 31 0, v0x144e4e280_0;  1 drivers
v0x144e4e9d0_0 .net "m_wdata", 31 0, v0x144e4c000_0;  1 drivers
v0x144e4eaa0_0 .net "m_write", 0 0, v0x144e4c0b0_0;  1 drivers
o0x148050160 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x144e4ebb0_0 .net "paddr", 4 0, o0x148050160;  0 drivers
o0x1480501f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x144e4ec40_0 .net "penable", 0 0, o0x1480501f0;  0 drivers
v0x144e4ecd0_0 .net "prdata", 31 0, v0x144e4b8b0_0;  1 drivers
v0x144e4ed60_0 .net "pready", 0 0, L_0x144e4f5f0;  1 drivers
o0x148050250 .functor BUFZ 1, C4<z>; HiZ drive
v0x144e4edf0_0 .net "prot", 0 0, o0x148050250;  0 drivers
o0x148050280 .functor BUFZ 1, C4<z>; HiZ drive
v0x144e4ee80_0 .net "psel", 0 0, o0x148050280;  0 drivers
v0x144e4ef30_0 .net "pslverror", 0 0, L_0x144e4f4e0;  1 drivers
o0x148050340 .functor BUFZ 1, C4<z>; HiZ drive
v0x144e4efe0_0 .net "pstrb", 0 0, o0x148050340;  0 drivers
o0x148050370 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x144e4f190_0 .net "pwdata", 31 0, o0x148050370;  0 drivers
o0x1480502b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x144e4f220_0 .net "pwrite", 0 0, o0x1480502b0;  0 drivers
S_0x144e17040 .scope module, "u_apb_slave" "apb_slave" 3 75, 4 13 0, S_0x144e0cc30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "apb_clock";
    .port_info 1 /INPUT 1 "apb_ares";
    .port_info 2 /INPUT 1 "apb_psel";
    .port_info 3 /INPUT 1 "apb_pwrite";
    .port_info 4 /INPUT 1 "apb_penable";
    .port_info 5 /INPUT 5 "apb_addr";
    .port_info 6 /INPUT 32 "apb_wdata";
    .port_info 7 /INPUT 1 "apb_prot";
    .port_info 8 /INPUT 1 "apb_strb";
    .port_info 9 /OUTPUT 32 "apb_rdata";
    .port_info 10 /OUTPUT 1 "apb_slverror";
    .port_info 11 /OUTPUT 1 "apb_pready";
    .port_info 12 /OUTPUT 1 "fwrite";
    .port_info 13 /OUTPUT 1 "fenable";
    .port_info 14 /OUTPUT 5 "faddr";
    .port_info 15 /OUTPUT 32 "fwdata";
    .port_info 16 /OUTPUT 1 "fprot";
    .port_info 17 /INPUT 32 "frdata";
    .port_info 18 /INPUT 1 "fslverror";
P_0x144e2c790 .param/l "ADDR_WIDTH" 0 4 16, +C4<00000000000000000000000000000101>;
P_0x144e2c7d0 .param/l "DATA_WIDTH" 0 4 15, +C4<00000000000000000000000000100000>;
P_0x144e2c810 .param/l "SYNC_PROC" 0 4 18, +C4<00000000000000000000000000000000>;
P_0x144e2c850 .param/l "TIEOFF_ERR" 0 4 19, +C4<00000000000000000000000000000000>;
P_0x144e2c890 .param/l "WAIT_SATES" 0 4 17, +C4<00000000000000000000000000000000>;
enum0x144e27f90 .enum4 (3)
   "IDLE" 3'b000,
   "SETUP" 3'b001,
   "ACCESS" 3'b010,
   "ERROR" 3'b011
 ;
L_0x144e4f9e0 .functor BUFZ 1, o0x148050250, C4<0>, C4<0>, C4<0>;
v0x144e4afc0_0 .net "CNTdone", 0 0, L_0x144e4f8c0;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x144e4b050_0 .net/2u *"_ivl_0", 2 0, L_0x1480880a0;  1 drivers
v0x144e4b0f0_0 .net *"_ivl_4", 31 0, L_0x144e4f710;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144e4b1a0_0 .net *"_ivl_7", 30 0, L_0x1480880e8;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144e4b250_0 .net/2u *"_ivl_8", 31 0, L_0x148088130;  1 drivers
v0x144e4b340_0 .net "apb_addr", 4 0, o0x148050160;  alias, 0 drivers
v0x144e4b3f0_0 .net "apb_ares", 0 0, o0x148050190;  alias, 0 drivers
v0x144e4b490_0 .net "apb_clock", 0 0, o0x1480501c0;  alias, 0 drivers
v0x144e4b530_0 .net "apb_penable", 0 0, o0x1480501f0;  alias, 0 drivers
v0x144e4b640_0 .net "apb_pready", 0 0, L_0x144e4f5f0;  alias, 1 drivers
v0x144e4b6d0_0 .net "apb_prot", 0 0, o0x148050250;  alias, 0 drivers
v0x144e4b770_0 .net "apb_psel", 0 0, o0x148050280;  alias, 0 drivers
v0x144e4b810_0 .net "apb_pwrite", 0 0, o0x1480502b0;  alias, 0 drivers
v0x144e4b8b0_0 .var "apb_rdata", 31 0;
v0x144e4b960_0 .net "apb_slverror", 0 0, L_0x144e4f4e0;  alias, 1 drivers
v0x144e4ba00_0 .net "apb_strb", 0 0, o0x148050340;  alias, 0 drivers
v0x144e4baa0_0 .net "apb_wdata", 31 0, o0x148050370;  alias, 0 drivers
v0x144e4bc30_0 .var "cState", 2 0;
v0x144e4bcc0_0 .var "faddr", 4 0;
v0x144e4bd70_0 .var "fenable", 0 0;
v0x144e4be10_0 .net "fprot", 0 0, L_0x144e4f9e0;  alias, 1 drivers
v0x144e4beb0_0 .net "frdata", 31 0, v0x144e4e280_0;  alias, 1 drivers
L_0x148088178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x144e4bf60_0 .net "fslverror", 0 0, L_0x148088178;  1 drivers
v0x144e4c000_0 .var "fwdata", 31 0;
v0x144e4c0b0_0 .var "fwrite", 0 0;
v0x144e4c150_0 .var "nState", 2 0;
v0x144e4c200_0 .var "waitingCNT", 0 0;
E_0x144e3b6f0/0 .event edge, v0x144e4bc30_0, v0x144e4b340_0, v0x144e4b810_0, v0x144e4baa0_0;
E_0x144e3b6f0/1 .event edge, v0x144e4b530_0, v0x144e4beb0_0;
E_0x144e3b6f0 .event/or E_0x144e3b6f0/0, E_0x144e3b6f0/1;
E_0x144e32e90 .event edge, v0x144e4bc30_0, v0x144e4b770_0, v0x144e4b530_0, v0x144e4afc0_0;
L_0x144e4f5f0 .cmp/eq 3, v0x144e4c150_0, L_0x1480880a0;
L_0x144e4f710 .concat [ 1 31 0 0], v0x144e4c200_0, L_0x1480880e8;
L_0x144e4f8c0 .cmp/eq 32, L_0x144e4f710, L_0x148088130;
S_0x144e171b0 .scope generate, "async_proc_state_change" "async_proc_state_change" 4 63, 4 63 0, S_0x144e17040;
 .timescale -9 -9;
E_0x144e32ee0 .event posedge, v0x144e4b3f0_0, v0x144e4b490_0;
S_0x144e3c610 .scope generate, "error_not_tied_off" "error_not_tied_off" 4 180, 4 180 0, S_0x144e17040;
 .timescale -9 -9;
L_0x144e4f4e0 .functor OR 1, L_0x144e4f3e0, L_0x148088178, C4<0>, C4<0>;
L_0x148088058 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x144e1ed00_0 .net/2u *"_ivl_0", 2 0, L_0x148088058;  1 drivers
v0x144e49eb0_0 .net *"_ivl_2", 0 0, L_0x144e4f3e0;  1 drivers
L_0x144e4f3e0 .cmp/eq 3, v0x144e4bc30_0, L_0x148088058;
S_0x144e49f50 .scope begin, "port_forwarding_proc" "port_forwarding_proc" 4 140, 4 140 0, S_0x144e17040;
 .timescale -9 -9;
S_0x144e4a130 .scope begin, "access_state" "access_state" 4 157, 4 157 0, S_0x144e49f50;
 .timescale -9 -9;
S_0x144e4a2f0 .scope begin, "idle_state" "idle_state" 4 142, 4 142 0, S_0x144e49f50;
 .timescale -9 -9;
S_0x144e4a4c0 .scope begin, "setup_state" "setup_state" 4 150, 4 150 0, S_0x144e49f50;
 .timescale -9 -9;
S_0x144e4a6a0 .scope begin, "state_computation_proc" "state_computation_proc" 4 104, 4 104 0, S_0x144e17040;
 .timescale -9 -9;
S_0x144e4a860 .scope begin, "access_state" "access_state" 4 124, 4 124 0, S_0x144e4a6a0;
 .timescale -9 -9;
S_0x144e4aa20 .scope begin, "idle_state" "idle_state" 4 106, 4 106 0, S_0x144e4a6a0;
 .timescale -9 -9;
S_0x144e4abe0 .scope begin, "setup_state" "setup_state" 4 115, 4 115 0, S_0x144e4a6a0;
 .timescale -9 -9;
S_0x144e4adc0 .scope begin, "waiting_counter" "waiting_counter" 4 93, 4 93 0, S_0x144e17040;
 .timescale -9 -9;
S_0x144e4c480 .scope module, "u_rom" "rom" 3 63, 5 7 0, S_0x144e0cc30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_clk";
    .port_info 1 /INPUT 5 "mem_address";
    .port_info 2 /INPUT 1 "mem_op";
    .port_info 3 /INPUT 1 "mem_cs";
    .port_info 4 /INPUT 32 "mem_wdata";
    .port_info 5 /OUTPUT 32 "mem_rdata";
P_0x144e4c5f0 .param/l "ATW" 0 5 9, +C4<00000000000000000000000000000101>;
P_0x144e4c630 .param/l "DATAW" 0 5 11, +C4<00000000000000000000000000100000>;
P_0x144e4c670 .param/l "DEPTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x144e4c6b0 .param/l "IMAGE" 0 5 13, C4<000000000000000000000000000000000000000000000000000000000001011110101011001101111011011000111010101101101011001010111001100101111010011010111100101011111010001000110000101110100011000010010111101001101010110010101111101010011010110010101001101010100010001010100110101010110010001010101001001001001010011000100111101000111010111110101010101010110010011010101111101010000010100100100111101001010010001010100001101010100010100110010111101000101010011100100100101000111010011010100000101011111010010010100001101000101001101000011000000101111010100100101010001001100001011110100000101010000010000100101111101010011010011000100000101010110010001010010111101100011011011110110110001101100011000010111010001100101011100100110000101101100001011110010111101101101011001010110110100101110011010000110010101111000>;
P_0x144e4c6f0 .param/l "ISCLK" 0 5 14, +C4<00000000000000000000000000000000>;
P_0x144e4c730 .param/l "ZEROR" 0 5 12, +C4<00000000000000000000000000000000>;
L_0x148088010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x144e4f330 .functor AND 1, o0x1480501c0, L_0x148088010, C4<1>, C4<1>;
v0x144e4daa0 .array "MEMARRAY", 0 31, 31 0;
v0x144e4de40_0 .net "clk_en", 0 0, L_0x148088010;  1 drivers
v0x144e4dee0_0 .net "internal_clk", 0 0, L_0x144e4f330;  1 drivers
v0x144e4df90_0 .net "mem_address", 4 0, v0x144e4bcc0_0;  alias, 1 drivers
v0x144e4e050_0 .net "mem_clk", 0 0, o0x1480501c0;  alias, 0 drivers
v0x144e4e120_0 .net "mem_cs", 0 0, v0x144e4bd70_0;  alias, 1 drivers
v0x144e4e1d0_0 .net "mem_op", 0 0, v0x144e4c0b0_0;  alias, 1 drivers
v0x144e4e280_0 .var "mem_rdata", 31 0;
v0x144e4e330_0 .net "mem_wdata", 31 0, v0x144e4c000_0;  alias, 1 drivers
S_0x144e4cd40 .scope generate, "genblk2" "genblk2" 5 60, 5 60 0, S_0x144e4c480;
 .timescale -9 -9;
S_0x144e4cf00 .scope generate, "genblk4" "genblk4" 5 69, 5 69 0, S_0x144e4c480;
 .timescale -9 -9;
E_0x144e4c770/0 .event edge, v0x144e4bd70_0, v0x144e4c0b0_0, v0x144e4c000_0, v0x144e4bcc0_0;
v0x144e4daa0_0 .array/port v0x144e4daa0, 0;
v0x144e4daa0_1 .array/port v0x144e4daa0, 1;
v0x144e4daa0_2 .array/port v0x144e4daa0, 2;
v0x144e4daa0_3 .array/port v0x144e4daa0, 3;
E_0x144e4c770/1 .event edge, v0x144e4daa0_0, v0x144e4daa0_1, v0x144e4daa0_2, v0x144e4daa0_3;
v0x144e4daa0_4 .array/port v0x144e4daa0, 4;
v0x144e4daa0_5 .array/port v0x144e4daa0, 5;
v0x144e4daa0_6 .array/port v0x144e4daa0, 6;
v0x144e4daa0_7 .array/port v0x144e4daa0, 7;
E_0x144e4c770/2 .event edge, v0x144e4daa0_4, v0x144e4daa0_5, v0x144e4daa0_6, v0x144e4daa0_7;
v0x144e4daa0_8 .array/port v0x144e4daa0, 8;
v0x144e4daa0_9 .array/port v0x144e4daa0, 9;
v0x144e4daa0_10 .array/port v0x144e4daa0, 10;
v0x144e4daa0_11 .array/port v0x144e4daa0, 11;
E_0x144e4c770/3 .event edge, v0x144e4daa0_8, v0x144e4daa0_9, v0x144e4daa0_10, v0x144e4daa0_11;
v0x144e4daa0_12 .array/port v0x144e4daa0, 12;
v0x144e4daa0_13 .array/port v0x144e4daa0, 13;
v0x144e4daa0_14 .array/port v0x144e4daa0, 14;
v0x144e4daa0_15 .array/port v0x144e4daa0, 15;
E_0x144e4c770/4 .event edge, v0x144e4daa0_12, v0x144e4daa0_13, v0x144e4daa0_14, v0x144e4daa0_15;
v0x144e4daa0_16 .array/port v0x144e4daa0, 16;
v0x144e4daa0_17 .array/port v0x144e4daa0, 17;
v0x144e4daa0_18 .array/port v0x144e4daa0, 18;
v0x144e4daa0_19 .array/port v0x144e4daa0, 19;
E_0x144e4c770/5 .event edge, v0x144e4daa0_16, v0x144e4daa0_17, v0x144e4daa0_18, v0x144e4daa0_19;
v0x144e4daa0_20 .array/port v0x144e4daa0, 20;
v0x144e4daa0_21 .array/port v0x144e4daa0, 21;
v0x144e4daa0_22 .array/port v0x144e4daa0, 22;
v0x144e4daa0_23 .array/port v0x144e4daa0, 23;
E_0x144e4c770/6 .event edge, v0x144e4daa0_20, v0x144e4daa0_21, v0x144e4daa0_22, v0x144e4daa0_23;
v0x144e4daa0_24 .array/port v0x144e4daa0, 24;
v0x144e4daa0_25 .array/port v0x144e4daa0, 25;
v0x144e4daa0_26 .array/port v0x144e4daa0, 26;
v0x144e4daa0_27 .array/port v0x144e4daa0, 27;
E_0x144e4c770/7 .event edge, v0x144e4daa0_24, v0x144e4daa0_25, v0x144e4daa0_26, v0x144e4daa0_27;
v0x144e4daa0_28 .array/port v0x144e4daa0, 28;
v0x144e4daa0_29 .array/port v0x144e4daa0, 29;
v0x144e4daa0_30 .array/port v0x144e4daa0, 30;
v0x144e4daa0_31 .array/port v0x144e4daa0, 31;
E_0x144e4c770/8 .event edge, v0x144e4daa0_28, v0x144e4daa0_29, v0x144e4daa0_30, v0x144e4daa0_31;
E_0x144e4c770 .event/or E_0x144e4c770/0, E_0x144e4c770/1, E_0x144e4c770/2, E_0x144e4c770/3, E_0x144e4c770/4, E_0x144e4c770/5, E_0x144e4c770/6, E_0x144e4c770/7, E_0x144e4c770/8;
S_0x144e4d1f0 .scope begin, "no_clock_process" "no_clock_process" 5 81, 5 81 0, S_0x144e4cf00;
 .timescale -9 -9;
S_0x144e4d370 .scope begin, "mem_init" "mem_init" 5 45, 5 45 0, S_0x144e4c480;
 .timescale -9 -9;
S_0x144e4d550 .scope begin, "mem_image" "mem_image" 5 48, 5 48 0, S_0x144e4d370;
 .timescale -9 -9;
S_0x144e4d710 .scope begin, "zero_mem" "zero_mem" 5 46, 5 46 0, S_0x144e4d370;
 .timescale -9 -9;
S_0x144e4d8e0 .scope begin, "param_check" "param_check" 5 27, 5 27 0, S_0x144e4c480;
 .timescale -9 -9;
    .scope S_0x144e4cf00;
T_0 ;
Ewait_0 .event/or E_0x144e4c770, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x144e4d1f0;
    %jmp t_0;
    .scope S_0x144e4d1f0;
t_1 ;
    %load/vec4 v0x144e4e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x144e4e1d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x144e4e330_0;
    %load/vec4 v0x144e4df90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x144e4daa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144e4e280_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x144e4df90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x144e4daa0, 4;
    %store/vec4 v0x144e4e280_0, 0, 32;
T_0.3 ;
T_0.0 ;
    %end;
    .scope S_0x144e4cf00;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x144e4c480;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x144e4c480;
T_2 ;
    %fork t_3, S_0x144e4d370;
    %jmp t_2;
    .scope S_0x144e4d370;
t_3 ;
    %fork t_5, S_0x144e4d550;
    %jmp t_4;
    .scope S_0x144e4d550;
t_5 ;
    %vpi_call/w 5 49 "$readmemh", P_0x144e4c6b0, v0x144e4daa0 {0 0 0};
    %vpi_call/w 5 50 "$display", "Loading Image file: %0s", P_0x144e4c6b0 {0 0 0};
    %end;
    .scope S_0x144e4d370;
t_4 %join;
    %end;
    .scope S_0x144e4c480;
t_2 %join;
    %end;
    .thread T_2;
    .scope S_0x144e171b0;
T_3 ;
    %wait E_0x144e32ee0;
    %load/vec4 v0x144e4b3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x144e4bc30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x144e4c150_0;
    %assign/vec4 v0x144e4bc30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x144e17040;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x144e17040;
T_5 ;
    %wait E_0x144e32ee0;
    %fork t_7, S_0x144e4adc0;
    %jmp t_6;
    .scope S_0x144e4adc0;
t_7 ;
    %load/vec4 v0x144e4b3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144e4c200_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x144e4c200_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x144e4c200_0, 0;
T_5.1 ;
    %end;
    .scope S_0x144e17040;
t_6 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x144e17040;
T_6 ;
Ewait_1 .event/or E_0x144e32e90, E_0x0;
    %wait Ewait_1;
    %fork t_9, S_0x144e4a6a0;
    %jmp t_8;
    .scope S_0x144e4a6a0;
t_9 ;
    %load/vec4 v0x144e4bc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x144e4c150_0, 0, 3;
    %jmp T_6.4;
T_6.0 ;
    %fork t_11, S_0x144e4aa20;
    %jmp t_10;
    .scope S_0x144e4aa20;
t_11 ;
    %load/vec4 v0x144e4b770_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x144e4b530_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x144e4c150_0, 0, 3;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x144e4b770_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x144e4b530_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x144e4c150_0, 0, 3;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x144e4c150_0, 0, 3;
T_6.8 ;
T_6.6 ;
    %end;
    .scope S_0x144e4a6a0;
t_10 %join;
    %jmp T_6.4;
T_6.1 ;
    %fork t_13, S_0x144e4abe0;
    %jmp t_12;
    .scope S_0x144e4abe0;
t_13 ;
    %load/vec4 v0x144e4b770_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x144e4b530_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x144e4afc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x144e4c150_0, 0, 3;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x144e4b770_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x144e4b530_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x144e4c150_0, 0, 3;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x144e4c150_0, 0, 3;
T_6.12 ;
T_6.10 ;
    %end;
    .scope S_0x144e4a6a0;
t_12 %join;
    %jmp T_6.4;
T_6.2 ;
    %fork t_15, S_0x144e4a860;
    %jmp t_14;
    .scope S_0x144e4a860;
t_15 ;
    %load/vec4 v0x144e4b530_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x144e4b770_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x144e4c150_0, 0, 3;
    %jmp T_6.14;
T_6.13 ;
    %load/vec4 v0x144e4b530_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x144e4b770_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x144e4c150_0, 0, 3;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x144e4c150_0, 0, 3;
T_6.16 ;
T_6.14 ;
    %end;
    .scope S_0x144e4a6a0;
t_14 %join;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x144e17040;
t_8 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x144e17040;
T_7 ;
Ewait_2 .event/or E_0x144e3b6f0, E_0x0;
    %wait Ewait_2;
    %fork t_17, S_0x144e49f50;
    %jmp t_16;
    .scope S_0x144e49f50;
t_17 ;
    %load/vec4 v0x144e4bc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144e4c0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144e4bd70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x144e4bcc0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144e4c000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144e4b8b0_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %fork t_19, S_0x144e4a2f0;
    %jmp t_18;
    .scope S_0x144e4a2f0;
t_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144e4c0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144e4bd70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x144e4bcc0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144e4c000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144e4b8b0_0, 0, 32;
    %end;
    .scope S_0x144e49f50;
t_18 %join;
    %jmp T_7.4;
T_7.1 ;
    %fork t_21, S_0x144e4a4c0;
    %jmp t_20;
    .scope S_0x144e4a4c0;
t_21 ;
    %load/vec4 v0x144e4b340_0;
    %store/vec4 v0x144e4bcc0_0, 0, 5;
    %load/vec4 v0x144e4b810_0;
    %store/vec4 v0x144e4c0b0_0, 0, 1;
    %load/vec4 v0x144e4baa0_0;
    %store/vec4 v0x144e4c000_0, 0, 32;
    %load/vec4 v0x144e4b530_0;
    %store/vec4 v0x144e4bd70_0, 0, 1;
    %end;
    .scope S_0x144e49f50;
t_20 %join;
    %jmp T_7.4;
T_7.2 ;
    %fork t_23, S_0x144e4a130;
    %jmp t_22;
    .scope S_0x144e4a130;
t_23 ;
    %load/vec4 v0x144e4beb0_0;
    %store/vec4 v0x144e4b8b0_0, 0, 32;
    %load/vec4 v0x144e4b530_0;
    %store/vec4 v0x144e4bd70_0, 0, 1;
    %end;
    .scope S_0x144e49f50;
t_22 %join;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x144e17040;
t_16 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x144e0cc30;
T_8 ;
    %vpi_call/w 3 106 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 107 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144e4e600_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x144e4e600_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %vpi_call/w 3 108 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x144e4daa0, v0x144e4e600_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x144e4e600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x144e4e600_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/Volumes/My_Data/MY_SYSTEMVERILOG_UVM_PROJECTS/ENIGMA_ICE40/RTL/APB_SLAVE/rtl/apb_slave_wrapper.sv";
    "/Volumes/My_Data/MY_SYSTEMVERILOG_UVM_PROJECTS/ENIGMA_ICE40/RTL/APB_SLAVE/rtl/apb_slave.sv";
    "/Volumes/My_Data/MY_SYSTEMVERILOG_UVM_PROJECTS/ENIGMA_ICE40/RTL/APB_SLAVE/rtl/rom.sv";
