# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SPI_mode.srcs/sources_1/new/Gen_Sclk.vhd" \
"../../../../SPI_mode.srcs/sim_1/new/Gen_Sclk_tb.vhd" \

# Do not sort compile order
nosort
