{"item": {"ait:process-info": {"ait:status": {"@state": "new", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "08", "@timestamp": "2022-04-08T18:10:16.000016-04:00", "@year": "2022", "@month": "04"}, "ait:date-sort": {"@day": "01", "@year": "2022", "@month": "04"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding": [{"xocs:funding-agency-matched-string": "Foundation for Science and Technology", "xocs:funding-agency-acronym": "FCT", "xocs:funding-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia", "xocs:funding-id": "UIDB/00127/2020", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100001871", "xocs:funding-agency-country": "http://sws.geonames.org/2264397/"}, {"xocs:funding-agency-matched-string": "FCT?Foundation for Science and Technology", "xocs:funding-agency-acronym": "FST", "xocs:funding-agency": "Foundation for Science and Technology", "xocs:funding-agency-id": "http://data.elsevier.com/vocabulary/SciValFunders/501100019370", "xocs:funding-agency-country": "http://sws.geonames.org/2635167/"}], "xocs:funding-addon-generated-timestamp": "2022-04-02T00:42:01.380Z", "xocs:funding-text": [{"$": "This work was supported by National Funds through the FCT?Foundation for Science and Technology, in the context of the project UIDB/00127/2020."}, {"$": "Funding: This work was supported by National Funds through the FCT\u2014Foundation for Science and Technology, in the context of the project UIDB/00127/2020."}], "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"country": "Portugal", "address-part": "Campus Universit\u00e1rio de Santiago", "postal-code": "3810-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Institute of Electronics and Informatics Engineering of Aveiro (IEETA)"}, {"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@affiliation-instance-id": "2016041852-7ea3fce2527592e4e1835e41ef5fe4e7", "ce:source-text": "Institute of Electronics and Informatics Engineering of Aveiro (IEETA), Department of Electronics, Telecommunications and Informatics, University of Aveiro, Campus Universit\u00e1rio de Santiago, 3810-193, Aveiro, Portugal", "@dptid": "113005820"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@author-instance-id": "2016041852-db24854cdc71b8356068c14e3b0042b9", "@seq": "1", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "A Survey of Network-Based Hardware Accelerators", "abstracts": "\u00a9 2022 by the author. Licensee MDPI, Basel, Switzerland.Many practical data-processing algorithms fail to execute efficiently on general-purpose CPUs (Central Processing Units) due to the sequential matter of their operations and memory bandwidth limitations. To achieve desired performance levels, reconfigurable (FPGA (Field-Programmable Gate Array)-based) hardware accelerators are frequently explored that permit the processing units\u2019 architectures to be better adapted to the specific problem/algorithm requirements. In particular, network-based data-processing algorithms are very well suited to implementation in reconfigurable hardware because several data-independent operations can easily and naturally be executed in parallel over as many processing blocks as actually required and technically possible. GPUs (Graphics Processing Units) have also demonstrated good results in this area but they tend to use significantly more power than FPGA, which could be a limiting factor in embedded applications. Moreover, GPUs employ a Single Instruction, Multiple Threads (SIMT) execution model and are therefore optimized to SIMD (Single Instruction, Multiple Data) operations, while in FPGAs fully custom datapaths can be built, eliminating much of the control overhead. This review paper aims to analyze, compare, and discuss different approaches to implementing network-based hardware accelerators in FPGA and programmable SoC (Systems-on-Chip). The performed analysis and the derived recommendations would be useful to hardware designers of future network-based hardware accelerators.", "correspondence": {"affiliation": {"country": "Portugal", "address-part": "Campus Universit\u00e1rio de Santiago", "postal-code": "3810-193", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Institute of Electronics and Informatics Engineering of Aveiro (IEETA)"}, {"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "ce:source-text": "Institute of Electronics and Informatics Engineering of Aveiro (IEETA), Department of Electronics, Telecommunications and Informatics, University of Aveiro, Campus Universit\u00e1rio de Santiago, 3810-193, Aveiro, Portugal"}, "person": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "counting networks", "@xml:lang": "eng", "@original": "y"}, {"$": "network-based algorithms", "@xml:lang": "eng", "@original": "y"}, {"$": "network-based hardware accelerators", "@xml:lang": "eng", "@original": "y"}, {"$": "reconfigurable hardware", "@xml:lang": "eng", "@original": "y"}, {"$": "searching networks", "@xml:lang": "eng", "@original": "y"}, {"$": "sorting networks", "@xml:lang": "eng", "@original": "y"}, {"$": "survey", "@xml:lang": "eng", "@original": "y"}]}, "citation-type": {"@code": "re"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"website": {"ce:e-address": {"$": "https://www.mdpi.com/2079-9292/11/7/1029/pdf", "@type": "email"}}, "translated-sourcetitle": {"@xml:lang": "eng"}, "volisspag": {"voliss": {"@volume": "11", "@issue": "7"}}, "@type": "j", "sourcetitle": "Electronics (Switzerland)", "publicationdate": {"month": "04", "year": "2022", "date-text": "April-1 2022", "day": "01"}, "sourcetitle-abbrev": "Electronics (Switzerland)", "@country": "che", "issn": {"$": "20799292", "@type": "electronic"}, "publicationyear": {"@first": "2022"}, "publisher": {"publishername": "MDPI"}, "article-number": "1029", "@srcid": "21100829272"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "2207"}, {"$": "1711"}, {"$": "1708"}, {"$": "1705"}, {"$": "2208"}]}, {"@type": "SUBJABBR", "classification": [{"$": "ENGI"}, {"$": "COMP"}]}]}}, "grantlist": {"@complete": "y", "grant-text": {"$": "This work was supported by National Funds through the FCT\u2014Foundation for Science and Technology, in the context of the project UIDB/00127/2020.", "@xml:lang": "eng"}, "grant": {"grant-id": "UIDB/00127/2020", "grant-acronym": "FCT", "grant-agency": {"@iso-code": "prt", "$": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia"}, "grant-agency-id": "501100001871"}}}, "item-info": {"copyright": {"$": "Copyright 2022 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "REAXYSCAR"}, {"$": "SCOPUS"}, {"$": "SNCPX"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "01", "@timestamp": "BST 04:36:00", "@year": "2022", "@month": "04"}}, "itemidlist": {"itemid": [{"$": "2016041852", "@idtype": "PUI"}, {"$": "939390667", "@idtype": "CAR-ID"}, {"$": "20221004010", "@idtype": "REAXYSCAR"}, {"$": "20221134442", "@idtype": "SCOPUS"}, {"$": "2022037915", "@idtype": "SNCPX"}, {"$": "20229002342863", "@idtype": "TPA-ID"}, {"$": "85127229981", "@idtype": "SCP"}, {"$": "85127229981", "@idtype": "SGR"}], "ce:doi": "10.3390/electronics11071029"}}, "tail": {"bibliography": {"@refcount": "51", "reference": [{"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Oak Ridge National Laboratory. SUMMIT Oak Ridge National Laboratory\u2019s 200 Petaflop Supercomputer. Available online: https://www.olcf.ornl.gov/olcf-resources/compute-systems/summit/(accessed on 8 January 2022).", "@id": "1", "ref-info": {"ref-website": {"ce:e-address": {"$": "https://www.olcf.ornl.gov/olcf-resources/compute-systems/summit/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85094786136", "@idtype": "SGR"}}, "ref-text": "(accessed on 8 January 2022)", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Oak Ridge National Laboratory", "ce:indexed-name": "Oak Ridge National Laboratory"}}, "ref-sourcetitle": "SUMMIT Oak Ridge National Laboratory\u2019s 200 Petaflop Supercomputer"}, "ce:source-text": "Oak Ridge National Laboratory. SUMMIT Oak Ridge National Laboratory\u2019s 200 Petaflop Supercomputer. Available online: https://www.olcf.ornl.gov/olcf-resources/compute-systems/summit/(accessed on 8 January 2022)."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Fu, H.; Liao, J.; Yang, J.; Wang, L.; Song, Z.; Huang, X.; Yang, C.; Xue, W.; Liu, F.; Qiao, F.; et al. The Sunway TaihuLight supercomputer: System and applications. Sci. China Inf. Sci. 2019, 59, 072001. [CrossRef]", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "The Sunway TaihuLight supercomputer: System and applications"}, "refd-itemidlist": {"itemid": {"$": "84975318710", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59"}, "pagerange": {"@first": "072001"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Fu", "ce:indexed-name": "Fu H."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Liao", "ce:indexed-name": "Liao J."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Yang", "ce:indexed-name": "Yang J."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang L."}, {"@seq": "5", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Song", "ce:indexed-name": "Song Z."}, {"@seq": "6", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang X."}, {"@seq": "7", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Yang", "ce:indexed-name": "Yang C."}, {"@seq": "8", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Xue", "ce:indexed-name": "Xue W."}, {"@seq": "9", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Liu", "ce:indexed-name": "Liu F."}, {"@seq": "10", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Qiao", "ce:indexed-name": "Qiao F."}], "et-al": null}, "ref-sourcetitle": "Sci. China Inf. Sci"}, "ce:source-text": "Fu, H.; Liao, J.; Yang, J.; Wang, L.; Song, Z.; Huang, X.; Yang, C.; Xue, W.; Liu, F.; Qiao, F.; et al. The Sunway TaihuLight supercomputer: System and applications. Sci. China Inf. Sci. 2019, 59, 072001. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Fujitsu. Supercomputer Fugaku Specifications. Available online: https://www.fujitsu.com/global/about/innovation/fugaku/specifications/(accessed on 8 January 2022).", "@id": "3", "ref-info": {"ref-website": {"ce:e-address": {"$": "https://www.fujitsu.com/global/about/innovation/fugaku/specifications/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85127264336", "@idtype": "SGR"}}, "ref-text": "(accessed on 8 January 2022)", "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Fujitsu", "ce:indexed-name": "Fujitsu"}}, "ref-sourcetitle": "Supercomputer Fugaku Specifications"}, "ce:source-text": "Fujitsu. Supercomputer Fugaku Specifications. Available online: https://www.fujitsu.com/global/about/innovation/fugaku/specifications/(accessed on 8 January 2022)."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Kuchcinski, K. Constraint programming in embedded systems design: Considered helpful. Microprocess. Microsyst. 2019, 69, 24\u201334. [CrossRef]", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "Constraint programming in embedded systems design: Considered helpful"}, "refd-itemidlist": {"itemid": {"$": "85066402176", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "69"}, "pagerange": {"@first": "24", "@last": "34"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Kuchcinski", "ce:indexed-name": "Kuchcinski K."}]}, "ref-sourcetitle": "Microprocess. Microsyst"}, "ce:source-text": "Kuchcinski, K. Constraint programming in embedded systems design: Considered helpful. Microprocess. Microsyst. 2019, 69, 24\u201334. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Rodr\u00edguez, A.; Valverde, J.; Portilla, J.; Otero, A.; Riesgo, T.; De la Torre, E. FPGA-Based High-Performance Embedded Systems for Adaptive Edge Computing in Cyber-Physical Systems: The ARTICo3 Framework. Sensors 2018, 18, 1877. [CrossRef] [PubMed]", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "FPGA-Based High-Performance Embedded Systems for Adaptive Edge Computing in Cyber-Physical Systems: The ARTICo3 Framework"}, "refd-itemidlist": {"itemid": {"$": "85048338248", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "18"}, "pagerange": {"@first": "1877"}}, "ref-text": "[CrossRef] [PubMed]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rodr\u00edguez", "ce:indexed-name": "Rodriguez A."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Valverde", "ce:indexed-name": "Valverde J."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Portilla", "ce:indexed-name": "Portilla J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Otero", "ce:indexed-name": "Otero A."}, {"@seq": "5", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Riesgo", "ce:indexed-name": "Riesgo T."}, {"@seq": "6", "ce:initials": "E.", "@_fa": "true", "ce:surname": "De la Torre", "ce:indexed-name": "De la Torre E."}]}, "ref-sourcetitle": "Sensors"}, "ce:source-text": "Rodr\u00edguez, A.; Valverde, J.; Portilla, J.; Otero, A.; Riesgo, T.; De la Torre, E. FPGA-Based High-Performance Embedded Systems for Adaptive Edge Computing in Cyber-Physical Systems: The ARTICo3 Framework. Sensors 2018, 18, 1877. [CrossRef] [PubMed]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Alaei, M.; Yazdanpanah, F. A high-performance FPGA-based multicrossbar prioritized network-on-chip. Concurr. Comput. Pract. Exp. 2021, 33, e6055. [CrossRef]", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2021"}, "ref-title": {"ref-titletext": "A high-performance FPGA-based multicrossbar prioritized network-on-chip"}, "refd-itemidlist": {"itemid": {"$": "85092288827", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "33"}, "pagerange": {"@first": "e6055"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Alaei", "ce:indexed-name": "Alaei M."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yazdanpanah", "ce:indexed-name": "Yazdanpanah F."}]}, "ref-sourcetitle": "Concurr. Comput. Pract. Exp"}, "ce:source-text": "Alaei, M.; Yazdanpanah, F. A high-performance FPGA-based multicrossbar prioritized network-on-chip. Concurr. Comput. Pract. Exp. 2021, 33, e6055. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Podobas, A.; Zohouri, H.R.; Maruyama, N.; Matsuoka, S. Evaluating high-level design strategies on FPGAs for high-performance computing. In Proceedings of the 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, Belgium, 4\u20138 September 2017; pp. 1\u20134. [CrossRef]", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Evaluating high-level design strategies on FPGAs for high-performance computing"}, "refd-itemidlist": {"itemid": {"$": "85034430487", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "4"}}, "ref-text": "Ghent, Belgium, 4\u20138 September [CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Podobas", "ce:indexed-name": "Podobas A."}, {"@seq": "2", "ce:initials": "H.R.", "@_fa": "true", "ce:surname": "Zohouri", "ce:indexed-name": "Zohouri H.R."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama N."}, {"@seq": "4", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Matsuoka", "ce:indexed-name": "Matsuoka S."}]}, "ref-sourcetitle": "Proceedings of the 2017 27th International Conference on Field Programmable Logic and Applications (FPL)"}, "ce:source-text": "Podobas, A.; Zohouri, H.R.; Maruyama, N.; Matsuoka, S. Evaluating high-level design strategies on FPGAs for high-performance computing. In Proceedings of the 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, Belgium, 4\u20138 September 2017; pp. 1\u20134. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Streit, F.; Wituschek, S.; Pschyklenk, M.; Becher, A.; Lechner, M.; Wildermann, S.; Pitz, I.; Merklein, M.; Teich, J. Data acquisition and control at the edge: A hardware/software-reconfigurable approach. Prod. Eng. 2020, 14, 365\u2013371. [CrossRef]", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2020"}, "ref-title": {"ref-titletext": "Data acquisition and control at the edge: A hardware/software-reconfigurable approach"}, "refd-itemidlist": {"itemid": {"$": "85085968396", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14"}, "pagerange": {"@first": "365", "@last": "371"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Streit", "ce:indexed-name": "Streit F."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Wituschek", "ce:indexed-name": "Wituschek S."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Pschyklenk", "ce:indexed-name": "Pschyklenk M."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Becher", "ce:indexed-name": "Becher A."}, {"@seq": "5", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Lechner", "ce:indexed-name": "Lechner M."}, {"@seq": "6", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Wildermann", "ce:indexed-name": "Wildermann S."}, {"@seq": "7", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Pitz", "ce:indexed-name": "Pitz I."}, {"@seq": "8", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Merklein", "ce:indexed-name": "Merklein M."}, {"@seq": "9", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teich", "ce:indexed-name": "Teich J."}]}, "ref-sourcetitle": "Prod. Eng"}, "ce:source-text": "Streit, F.; Wituschek, S.; Pschyklenk, M.; Becher, A.; Lechner, M.; Wildermann, S.; Pitz, I.; Merklein, M.; Teich, J. Data acquisition and control at the edge: A hardware/software-reconfigurable approach. Prod. Eng. 2020, 14, 365\u2013371. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Vanderbauwhede, W.; Benkrid, K. (Eds.) High-Performance Computing Using FPGAs; Springer: Berlin/Heidelberg, Germany, 2013. [CrossRef]", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "refd-itemidlist": {"itemid": {"$": "84929284466", "@idtype": "SGR"}}, "ref-text": "(Eds) Springer: Berlin/Heidelberg, Germany, [CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Vanderbauwhede", "ce:indexed-name": "Vanderbauwhede W."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Benkrid", "ce:indexed-name": "Benkrid K."}]}, "ref-sourcetitle": "High-Performance Computing Using FPGAs"}, "ce:source-text": "Vanderbauwhede, W.; Benkrid, K. (Eds.) High-Performance Computing Using FPGAs; Springer: Berlin/Heidelberg, Germany, 2013. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Zohouri, H.R. High Performance Computing with FPGAs and OpenCL. Ph.D. Thesis, Tokyo Institute of Technology, Tokyo, Japan, 2018. Available online: https://arxiv.org/ftp/arxiv/papers/1810/1810.09773.pdf (accessed on 8 January 2022).", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-website": {"ce:e-address": {"$": "https://arxiv.org/ftp/arxiv/papers/1810/1810.09773.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85069226294", "@idtype": "SGR"}}, "ref-text": "Ph.D. Thesis, Tokyo Institute of Technology, Tokyo, Japan, (accessed on 8 January 2022)", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.R.", "@_fa": "true", "ce:surname": "Zohouri", "ce:indexed-name": "Zohouri H.R."}]}, "ref-sourcetitle": "High Performance Computing with FPGAs and OpenCL"}, "ce:source-text": "Zohouri, H.R. High Performance Computing with FPGAs and OpenCL. Ph.D. Thesis, Tokyo Institute of Technology, Tokyo, Japan, 2018. Available online: https://arxiv.org/ftp/arxiv/papers/1810/1810.09773.pdf (accessed on 8 January 2022)."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Xiong, Q. FPGA Acceleration of High Performance Computing Communication Middleware. Ph.D. Thesis, Boston University, Boston, MA, USA, 2019. Available online: https://open.bu.edu/handle/2144/38211 (accessed on 1 March 2022).", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-website": {"ce:e-address": {"$": "https://open.bu.edu/handle/2144/38211", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85124670249", "@idtype": "SGR"}}, "ref-text": "Ph.D. Thesis, Boston University, Boston, MA, USA, (accessed on 1 March 2022)", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Q.", "@_fa": "true", "ce:surname": "Xiong", "ce:indexed-name": "Xiong Q."}]}, "ref-sourcetitle": "FPGA Acceleration of High Performance Computing Communication Middleware"}, "ce:source-text": "Xiong, Q. FPGA Acceleration of High Performance Computing Communication Middleware. Ph.D. Thesis, Boston University, Boston, MA, USA, 2019. Available online: https://open.bu.edu/handle/2144/38211 (accessed on 1 March 2022)."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Huang, S.; Lin, M.; Yu, F.; Chen, R.; Zhang, L.; Zhu, Y. Real-time high definition license plate localization and recognition accelerator for IoT endpoint system on chip. J. Appl. Sci. Eng. 2022, 25, 1\u201311. [CrossRef]", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2022"}, "ref-title": {"ref-titletext": "Real-time high definition license plate localization and recognition accelerator for IoT endpoint system on chip"}, "refd-itemidlist": {"itemid": {"$": "85111598006", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "25"}, "pagerange": {"@first": "1", "@last": "11"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang S."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin M."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen R."}, {"@seq": "5", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}, {"@seq": "6", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Zhu", "ce:indexed-name": "Zhu Y."}]}, "ref-sourcetitle": "J. Appl. Sci. Eng"}, "ce:source-text": "Huang, S.; Lin, M.; Yu, F.; Chen, R.; Zhang, L.; Zhu, Y. Real-time high definition license plate localization and recognition accelerator for IoT endpoint system on chip. J. Appl. Sci. Eng. 2022, 25, 1\u201311. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Cho, H.; Lee, J.; Lee, J. FARNN: FPGA-GPU Hybrid Acceleration Platform for Recurrent Neural Networks. IEEE Trans. Parallel Distrib. Syst. 2022, 33, 1725\u20131738. [CrossRef]", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2022"}, "ref-title": {"ref-titletext": "FARNN: FPGA-GPU Hybrid Acceleration Platform for Recurrent Neural Networks"}, "refd-itemidlist": {"itemid": {"$": "85118639502", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "33"}, "pagerange": {"@first": "1725", "@last": "1738"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Cho", "ce:indexed-name": "Cho H."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee J."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee J."}]}, "ref-sourcetitle": "IEEE Trans. Parallel Distrib. Syst"}, "ce:source-text": "Cho, H.; Lee, J.; Lee, J. FARNN: FPGA-GPU Hybrid Acceleration Platform for Recurrent Neural Networks. IEEE Trans. Parallel Distrib. Syst. 2022, 33, 1725\u20131738. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Papadopoulos, L.; Soudris, D.; Kessler, C.; Ernstsson, A.; Ahlqvist, J.; Vasilas, N.; Papadopoulos, A.I.; Seferlis, P.; Prouveur, C.; Haefele, M.; et al. EXA2PRO: A Framework for High Development Productivity on Heterogeneous Computing Systems. IEEE Trans. Parallel Distrib. Syst. 2022, 33, 792\u2013804. [CrossRef]", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2022"}, "ref-title": {"ref-titletext": "EXA2PRO: A Framework for High Development Productivity on Heterogeneous Computing Systems"}, "refd-itemidlist": {"itemid": {"$": "85114738891", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "33"}, "pagerange": {"@first": "792", "@last": "804"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Papadopoulos", "ce:indexed-name": "Papadopoulos L."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Soudris", "ce:indexed-name": "Soudris D."}, {"@seq": "3", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Kessler", "ce:indexed-name": "Kessler C."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Ernstsson", "ce:indexed-name": "Ernstsson A."}, {"@seq": "5", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Ahlqvist", "ce:indexed-name": "Ahlqvist J."}, {"@seq": "6", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Vasilas", "ce:indexed-name": "Vasilas N."}, {"@seq": "7", "ce:initials": "A.I.", "@_fa": "true", "ce:surname": "Papadopoulos", "ce:indexed-name": "Papadopoulos A.I."}, {"@seq": "8", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Seferlis", "ce:indexed-name": "Seferlis P."}, {"@seq": "9", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Prouveur", "ce:indexed-name": "Prouveur C."}, {"@seq": "10", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Haefele", "ce:indexed-name": "Haefele M."}], "et-al": null}, "ref-sourcetitle": "IEEE Trans. Parallel Distrib. Syst"}, "ce:source-text": "Papadopoulos, L.; Soudris, D.; Kessler, C.; Ernstsson, A.; Ahlqvist, J.; Vasilas, N.; Papadopoulos, A.I.; Seferlis, P.; Prouveur, C.; Haefele, M.; et al. EXA2PRO: A Framework for High Development Productivity on Heterogeneous Computing Systems. IEEE Trans. Parallel Distrib. Syst. 2022, 33, 792\u2013804. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Xu, Q.; Varadarajan, S.; Chakrabarti, C.; Karam, L.J. A distributed canny edge detector: Algorithm and FPGA implementation. IEEE Trans. Image Process. 2015, 23, 2944\u20132960. [CrossRef]", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "A distributed canny edge detector: Algorithm and FPGA implementation"}, "refd-itemidlist": {"itemid": {"$": "84902213086", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "23"}, "pagerange": {"@first": "2944", "@last": "2960"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Q.", "@_fa": "true", "ce:surname": "Xu", "ce:indexed-name": "Xu Q."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Varadarajan", "ce:indexed-name": "Varadarajan S."}, {"@seq": "3", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Chakrabarti", "ce:indexed-name": "Chakrabarti C."}, {"@seq": "4", "ce:initials": "L.J.", "@_fa": "true", "ce:surname": "Karam", "ce:indexed-name": "Karam L.J."}]}, "ref-sourcetitle": "IEEE Trans. Image Process"}, "ce:source-text": "Xu, Q.; Varadarajan, S.; Chakrabarti, C.; Karam, L.J. A distributed canny edge detector: Algorithm and FPGA implementation. IEEE Trans. Image Process. 2015, 23, 2944\u20132960. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Nguyen, D.T.; Nguyen, T.N.; Kim, H.; Lee, H.-J. A high-throughput and power-efficient FPGA implementation of yolo CNN for object detection. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2019, 27, 1861\u20131873. [CrossRef]", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "A high-throughput and power-efficient FPGA implementation of yolo CNN for object detection"}, "refd-itemidlist": {"itemid": {"$": "85069969445", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "27"}, "pagerange": {"@first": "1861", "@last": "1873"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.T.", "@_fa": "true", "ce:surname": "Nguyen", "ce:indexed-name": "Nguyen D.T."}, {"@seq": "2", "ce:initials": "T.N.", "@_fa": "true", "ce:surname": "Nguyen", "ce:indexed-name": "Nguyen T.N."}, {"@seq": "3", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Kim", "ce:indexed-name": "Kim H."}, {"@seq": "4", "ce:initials": "H.-J.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee H.-J."}]}, "ref-sourcetitle": "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"}, "ce:source-text": "Nguyen, D.T.; Nguyen, T.N.; Kim, H.; Lee, H.-J. A high-throughput and power-efficient FPGA implementation of yolo CNN for object detection. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2019, 27, 1861\u20131873. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Mittal, S. A survey of FPGA-based accelerators for convolutional neural networks. Neural Comput. Appl. 2020, 32, 1109\u20131139. [CrossRef]", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2020"}, "ref-title": {"ref-titletext": "A survey of FPGA-based accelerators for convolutional neural networks"}, "refd-itemidlist": {"itemid": {"$": "85054719597", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "32"}, "pagerange": {"@first": "1109", "@last": "1139"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Mittal", "ce:indexed-name": "Mittal S."}]}, "ref-sourcetitle": "Neural Comput. Appl"}, "ce:source-text": "Mittal, S. A survey of FPGA-based accelerators for convolutional neural networks. Neural Comput. Appl. 2020, 32, 1109\u20131139. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Liu, Z.; Dou, Y.; Jiang, J.; Xu, J.; Li, S.; Zhou, Y.; Xu, Y. Throughput-optimized FPGA accelerator for deep convolutional neural networks. ACM Trans. Reconfig. Technol. Syst. 2017, 10, 1\u201323. [CrossRef]", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Throughput-optimized FPGA accelerator for deep convolutional neural networks"}, "refd-itemidlist": {"itemid": {"$": "85026485084", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "10"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Liu", "ce:indexed-name": "Liu Z."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Dou", "ce:indexed-name": "Dou Y."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Jiang", "ce:indexed-name": "Jiang J."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Xu", "ce:indexed-name": "Xu J."}, {"@seq": "5", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Li", "ce:indexed-name": "Li S."}, {"@seq": "6", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Zhou", "ce:indexed-name": "Zhou Y."}, {"@seq": "7", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Xu", "ce:indexed-name": "Xu Y."}]}, "ref-sourcetitle": "ACM Trans. Reconfig. Technol. Syst"}, "ce:source-text": "Liu, Z.; Dou, Y.; Jiang, J.; Xu, J.; Li, S.; Zhou, Y.; Xu, Y. Throughput-optimized FPGA accelerator for deep convolutional neural networks. ACM Trans. Reconfig. Technol. Syst. 2017, 10, 1\u201323. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Sugie, T.; Akamatsu, T.; Nishitsuji, T.; Hirayama, R.; Masuda, N.; Nakayama, H.; Ichihashi, Y.; Shiraki, A.; Oikawa, M.; Takada, N.; et al. High-performance parallel computing for next-generation holographic imaging. Nat. Electron. 2018, 1, 254\u2013259. [CrossRef]", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "High-performance parallel computing for next-generation holographic imaging"}, "refd-itemidlist": {"itemid": {"$": "85047038555", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "1"}, "pagerange": {"@first": "254", "@last": "259"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Sugie", "ce:indexed-name": "Sugie T."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Akamatsu", "ce:indexed-name": "Akamatsu T."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Nishitsuji", "ce:indexed-name": "Nishitsuji T."}, {"@seq": "4", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Hirayama", "ce:indexed-name": "Hirayama R."}, {"@seq": "5", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Masuda", "ce:indexed-name": "Masuda N."}, {"@seq": "6", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Nakayama", "ce:indexed-name": "Nakayama H."}, {"@seq": "7", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Ichihashi", "ce:indexed-name": "Ichihashi Y."}, {"@seq": "8", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Shiraki", "ce:indexed-name": "Shiraki A."}, {"@seq": "9", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Oikawa", "ce:indexed-name": "Oikawa M."}, {"@seq": "10", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Takada", "ce:indexed-name": "Takada N."}], "et-al": null}, "ref-sourcetitle": "Nat. Electron"}, "ce:source-text": "Sugie, T.; Akamatsu, T.; Nishitsuji, T.; Hirayama, R.; Masuda, N.; Nakayama, H.; Ichihashi, Y.; Shiraki, A.; Oikawa, M.; Takada, N.; et al. High-performance parallel computing for next-generation holographic imaging. Nat. Electron. 2018, 1, 254\u2013259. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "George, A.D.; Wilson, C.M. Onboard Processing with Hybrid and Reconfigurable Computing on Small Satellites. Proc. IEEE 2018, 106, 458\u2013470. [CrossRef]", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "Onboard Processing with Hybrid and Reconfigurable Computing on Small Satellites"}, "refd-itemidlist": {"itemid": {"$": "85043502477", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "106"}, "pagerange": {"@first": "458", "@last": "470"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "George", "ce:indexed-name": "George A.D."}, {"@seq": "2", "ce:initials": "C.M.", "@_fa": "true", "ce:surname": "Wilson", "ce:indexed-name": "Wilson C.M."}]}, "ref-sourcetitle": "Proc. IEEE"}, "ce:source-text": "George, A.D.; Wilson, C.M. Onboard Processing with Hybrid and Reconfigurable Computing on Small Satellites. Proc. IEEE 2018, 106, 458\u2013470. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Seng, K.P.; Lee, P.J.; Ang, L.M. Embedded intelligence on FPGA: Survey, applications and challenges. Electronics 2021, 10, 895. [CrossRef]", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2021"}, "ref-title": {"ref-titletext": "Embedded intelligence on FPGA: Survey, applications and challenges"}, "refd-itemidlist": {"itemid": {"$": "85103860175", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "10"}, "pagerange": {"@first": "895"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.P.", "@_fa": "true", "ce:surname": "Seng", "ce:indexed-name": "Seng K.P."}, {"@seq": "2", "ce:initials": "P.J.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee P.J."}, {"@seq": "3", "ce:initials": "L.M.", "@_fa": "true", "ce:surname": "Ang", "ce:indexed-name": "Ang L.M."}]}, "ref-sourcetitle": "Electronics"}, "ce:source-text": "Seng, K.P.; Lee, P.J.; Ang, L.M. Embedded intelligence on FPGA: Survey, applications and challenges. Electronics 2021, 10, 895. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Wan, Z.; Yu, B.; Li, T.Y.; Tang, J.; Zhu, Y.; Wang, Y.; Raychowdhury, A.; Liu, S. A Survey of FPGA-Based Robotic Computing. IEEE Circuits Syst. Mag. 2021, 21, 48\u201374. [CrossRef]", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2021"}, "ref-title": {"ref-titletext": "A Survey of FPGA-Based Robotic Computing"}, "refd-itemidlist": {"itemid": {"$": "85107026658", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21"}, "pagerange": {"@first": "48", "@last": "74"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Wan", "ce:indexed-name": "Wan Z."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu B."}, {"@seq": "3", "ce:initials": "T.Y.", "@_fa": "true", "ce:surname": "Li", "ce:indexed-name": "Li T.Y."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Tang", "ce:indexed-name": "Tang J."}, {"@seq": "5", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Zhu", "ce:indexed-name": "Zhu Y."}, {"@seq": "6", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang Y."}, {"@seq": "7", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Raychowdhury", "ce:indexed-name": "Raychowdhury A."}, {"@seq": "8", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Liu", "ce:indexed-name": "Liu S."}]}, "ref-sourcetitle": "IEEE Circuits Syst. Mag"}, "ce:source-text": "Wan, Z.; Yu, B.; Li, T.Y.; Tang, J.; Zhu, Y.; Wang, Y.; Raychowdhury, A.; Liu, S. A Survey of FPGA-Based Robotic Computing. IEEE Circuits Syst. Mag. 2021, 21, 48\u201374. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Knuth, D.E. The Art of Computer Programming. Sorting and Searching, 3rd ed.; Addison-Wesley: Boston, MA, USA, 2011.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "0003657590", "@idtype": "SGR"}}, "ref-text": "3rd ed.; Addison-Wesley: Boston, MA, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming. Sorting and Searching"}, "ce:source-text": "Knuth, D.E. The Art of Computer Programming. Sorting and Searching, 3rd ed.; Addison-Wesley: Boston, MA, USA, 2011."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Wey, C.L.; Shieh, M.D.; Lin, S.Y. Algorithms of Finding the First Two Minimum Values and Their Hardware Implementation. IEEE Trans. Circuits Syst. I Regul. Pap. 2008, 55, 3430\u20133437.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Algorithms of Finding the First Two Minimum Values and Their Hardware Implementation"}, "refd-itemidlist": {"itemid": {"$": "58049213365", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "55"}, "pagerange": {"@first": "3430", "@last": "3437"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.L.", "@_fa": "true", "ce:surname": "Wey", "ce:indexed-name": "Wey C.L."}, {"@seq": "2", "ce:initials": "M.D.", "@_fa": "true", "ce:surname": "Shieh", "ce:indexed-name": "Shieh M.D."}, {"@seq": "3", "ce:initials": "S.Y.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin S.Y."}]}, "ref-sourcetitle": "IEEE Trans. Circuits Syst. I Regul. Pap"}, "ce:source-text": "Wey, C.L.; Shieh, M.D.; Lin, S.Y. Algorithms of Finding the First Two Minimum Values and Their Hardware Implementation. IEEE Trans. Circuits Syst. I Regul. Pap. 2008, 55, 3430\u20133437."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Skliarova, I.; Sklyarov, V. FPGA-Based Hardware Accelerators; Springer: Cham, Switzerland, 2019.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "refd-itemidlist": {"itemid": {"$": "85089239211", "@idtype": "SGR"}}, "ref-text": "Springer: Cham, Switzerland", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "FPGA-Based Hardware Accelerators"}, "ce:source-text": "Skliarova, I.; Sklyarov, V. FPGA-Based Hardware Accelerators; Springer: Cham, Switzerland, 2019."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Sklyarov, V.; Skliarova, I. Design and implementation of counting networks. Comput. J. 2015, 97, 557\u2013577. [CrossRef]", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Design and implementation of counting networks"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "97"}, "pagerange": {"@first": "557", "@last": "577"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Comput. J"}, "ce:source-text": "Sklyarov, V.; Skliarova, I. Design and implementation of counting networks. Comput. J. 2015, 97, 557\u2013577. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Mueller, R.; Teubner, J.; Alonso, G. Sorting Networks on FPGAs. Int. J. Very Large Data Bases 2012, 21, 1\u201323. [CrossRef]", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting Networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Int. J. Very Large Data Bases"}, "ce:source-text": "Mueller, R.; Teubner, J.; Alonso, G. Sorting Networks on FPGAs. Int. J. Very Large Data Bases 2012, 21, 1\u201323. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Mueller, R. Data Stream Processing on Embedded Devices. Ph.D. Thesis, ETH, Zurich, Switzerland, 2010.", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. Thesis, ETH, Zurich, Switzerland", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}, "ce:source-text": "Mueller, R. Data Stream Processing on Embedded Devices. Ph.D. Thesis, ETH, Zurich, Switzerland, 2010."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Zuluaga, M.; Milder, P.; Puschel, M. Computer Generation of Streaming Sorting Networks. In Proceedings of the 49th Design Automation Conference, San Francisco, CA, USA, 3\u20137 June 2012; pp. 1245\u20131253.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computer Generation of Streaming Sorting Networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1245", "@last": "1253"}}, "ref-text": "San Francisco, CA, USA, 3\u20137 June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluaga", "ce:indexed-name": "Zuluaga M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "Proceedings of the 49th Design Automation Conference"}, "ce:source-text": "Zuluaga, M.; Milder, P.; Puschel, M. Computer Generation of Streaming Sorting Networks. In Proceedings of the 49th Design Automation Conference, San Francisco, CA, USA, 3\u20137 June 2012; pp. 1245\u20131253."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Sklyarov, V.; Skliarova, I. Fast Regular Circuits for Network-based Parallel Data Processing. Adv. Electr. Comput. Eng. 2013, 13, 47\u201350. [CrossRef]", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Fast Regular Circuits for Network-based Parallel Data Processing"}, "refd-itemidlist": {"itemid": {"$": "84890199222", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13"}, "pagerange": {"@first": "47", "@last": "50"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Adv. Electr. Comput. Eng"}, "ce:source-text": "Sklyarov, V.; Skliarova, I. Fast Regular Circuits for Network-based Parallel Data Processing. Adv. Electr. Comput. Eng. 2013, 13, 47\u201350. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Sklyarov, V.; Skliarova, I. High-performance implementation of regular and easily scalable sorting networks on an FPGA. Microprocess. Microsyst. 2014, 38, 470\u2013484. [CrossRef]", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocess. Microsyst"}, "ce:source-text": "Sklyarov, V.; Skliarova, I. High-performance implementation of regular and easily scalable sorting networks on an FPGA. Microprocess. Microsyst. 2014, 38, 470\u2013484. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Sklyarov, V.; Skliarova, I.; Rjabov, A.; Sudnitson, A. Fast Iterative Circuits and RAM-based Mergers to Accelerate Data Sort in Software/Hardware Systems. Proc. Est. Acad. Sci. 2017, 66, 323\u2013335. [CrossRef]", "@id": "32", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "Fast Iterative Circuits and RAM-based Mergers to Accelerate Data Sort in Software/Hardware Systems"}, "refd-itemidlist": {"itemid": {"$": "85028310572", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "66"}, "pagerange": {"@first": "323", "@last": "335"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. Est. Acad. Sci"}, "ce:source-text": "Sklyarov, V.; Skliarova, I.; Rjabov, A.; Sudnitson, A. Fast Iterative Circuits and RAM-based Mergers to Accelerate Data Sort in Software/Hardware Systems. Proc. Est. Acad. Sci. 2017, 66, 323\u2013335. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Najafi, M.H.; Lilja, D.J.; Riedel, M.D.; Bazargan, K. Low-Cost Sorting Network Circuits Using Unary Processing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2018, 26, 1471\u20131480. [CrossRef]", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "Low-Cost Sorting Network Circuits Using Unary Processing"}, "refd-itemidlist": {"itemid": {"$": "85045624208", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "26"}, "pagerange": {"@first": "1471", "@last": "1480"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.H.", "@_fa": "true", "ce:surname": "Najafi", "ce:indexed-name": "Najafi M.H."}, {"@seq": "2", "ce:initials": "D.J.", "@_fa": "true", "ce:surname": "Lilja", "ce:indexed-name": "Lilja D.J."}, {"@seq": "3", "ce:initials": "M.D.", "@_fa": "true", "ce:surname": "Riedel", "ce:indexed-name": "Riedel M.D."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Bazargan", "ce:indexed-name": "Bazargan K."}]}, "ref-sourcetitle": "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"}, "ce:source-text": "Najafi, M.H.; Lilja, D.J.; Riedel, M.D.; Bazargan, K. Low-Cost Sorting Network Circuits Using Unary Processing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2018, 26, 1471\u20131480. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Norollah, A.; Derafshi, D.; Beitollahi, H.; Fazeli, M. RTHS: A Low-Cost High-Performance Real-Time Hardware Sorter, Using a Multidimensional Sorting Algorithm. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2019, 27, 1601\u20131613. [CrossRef]", "@id": "34", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "RTHS: A Low-Cost High-Performance Real-Time Hardware Sorter, Using a Multidimensional Sorting Algorithm"}, "refd-itemidlist": {"itemid": {"$": "85068214476", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "27"}, "pagerange": {"@first": "1601", "@last": "1613"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Norollah", "ce:indexed-name": "Norollah A."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Derafshi", "ce:indexed-name": "Derafshi D."}, {"@seq": "3", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Beitollahi", "ce:indexed-name": "Beitollahi H."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Fazeli", "ce:indexed-name": "Fazeli M."}]}, "ref-sourcetitle": "IEEE Trans. Very Large Scale Integr. (VLSI) Syst"}, "ce:source-text": "Norollah, A.; Derafshi, D.; Beitollahi, H.; Fazeli, M. RTHS: A Low-Cost High-Performance Real-Time Hardware Sorter, Using a Multidimensional Sorting Algorithm. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2019, 27, 1601\u20131613. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Srivastava, A.; Chen, R.; Prasanna, V.K.; Chelmis, C. A hybrid design for high performance large-scale sorting on FPGA. In Proceedings of the 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig), Riviera Maya, Mexico, 7\u20139 December 2015; pp. 1\u20136. [CrossRef]", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "A hybrid design for high performance large-scale sorting on FPGA"}, "refd-itemidlist": {"itemid": {"$": "84964404019", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "6"}}, "ref-text": "Riviera Maya, Mexico, 7\u20139 December [CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Srivastava", "ce:indexed-name": "Srivastava A."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen R."}, {"@seq": "3", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Chelmis", "ce:indexed-name": "Chelmis C."}]}, "ref-sourcetitle": "Proceedings of the 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig)"}, "ce:source-text": "Srivastava, A.; Chen, R.; Prasanna, V.K.; Chelmis, C. A hybrid design for high performance large-scale sorting on FPGA. In Proceedings of the 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig), Riviera Maya, Mexico, 7\u20139 December 2015; pp. 1\u20136. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Ricco, M.; Mathe, L.; Monmasson, E.; Teodorescu, R. FPGA-Based Implementation of MMC Control Based on Sorting Networks. Energies 2018, 11, 2394. [CrossRef]", "@id": "36", "ref-info": {"ref-publicationyear": {"@first": "2018"}, "ref-title": {"ref-titletext": "FPGA-Based Implementation of MMC Control Based on Sorting Networks"}, "refd-itemidlist": {"itemid": {"$": "85053924867", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "11"}, "pagerange": {"@first": "2394"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Ricco", "ce:indexed-name": "Ricco M."}, {"@seq": "2", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Mathe", "ce:indexed-name": "Mathe L."}, {"@seq": "3", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Monmasson", "ce:indexed-name": "Monmasson E."}, {"@seq": "4", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Teodorescu", "ce:indexed-name": "Teodorescu R."}]}, "ref-sourcetitle": "Energies"}, "ce:source-text": "Ricco, M.; Mathe, L.; Monmasson, E.; Teodorescu, R. FPGA-Based Implementation of MMC Control Based on Sorting Networks. Energies 2018, 11, 2394. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Mendoza, I.L.; Pizano Escalante, J.L.; Gonz\u00e1lez, J.C.; Longoria G\u00e1ndara, O.H. Implementation of a parameterizable sorting network for spatial modulation detection on FPGA. In Proceedings of the 2019 IEEE Colombian Conference on Communications and Computing (COLCOM), Barranquilla, Colombia, 5\u20137 June 2019; pp. 1\u20136. [CrossRef]", "@id": "37", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "Implementation of a parameterizable sorting network for spatial modulation detection on FPGA"}, "refd-itemidlist": {"itemid": {"$": "85072114775", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "6"}}, "ref-text": "Barranquilla, Colombia, 5\u20137 June [CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.L.", "@_fa": "true", "ce:surname": "Mendoza", "ce:indexed-name": "Mendoza I.L."}, {"@seq": "2", "ce:initials": "J.L.", "@_fa": "true", "ce:surname": "Pizano Escalante", "ce:indexed-name": "Pizano Escalante J.L."}, {"@seq": "3", "ce:initials": "J.C.", "@_fa": "true", "ce:surname": "Gonz\u00e1lez", "ce:indexed-name": "Gonzalez J.C."}, {"@seq": "4", "ce:initials": "O.H.", "@_fa": "true", "ce:surname": "Longoria G\u00e1ndara", "ce:indexed-name": "Longoria Gandara O.H."}]}, "ref-sourcetitle": "Proceedings of the 2019 IEEE Colombian Conference on Communications and Computing (COLCOM)"}, "ce:source-text": "Mendoza, I.L.; Pizano Escalante, J.L.; Gonz\u00e1lez, J.C.; Longoria G\u00e1ndara, O.H. Implementation of a parameterizable sorting network for spatial modulation detection on FPGA. In Proceedings of the 2019 IEEE Colombian Conference on Communications and Computing (COLCOM), Barranquilla, Colombia, 5\u20137 June 2019; pp. 1\u20136. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Ayoubi, R.; Istambouli, S.; Abbas, A.W.; Akkad, G. Hardware Architecture For A Shift-Based Parallel Odd-Even Transposition Sorting Network. In Proceedings of the 2019 Fourth International Conference on Advances in Computational Tools for Engineering Applications (ACTEA), Beirut, Lebanon, 3\u20135 July 2019; pp. 1\u20136. [CrossRef]", "@id": "38", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "Hardware Architecture For A Shift-Based Parallel Odd-Even Transposition Sorting Network"}, "refd-itemidlist": {"itemid": {"$": "85073358579", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "6"}}, "ref-text": "Beirut, Lebanon, 3\u20135 July [CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Ayoubi", "ce:indexed-name": "Ayoubi R."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Istambouli", "ce:indexed-name": "Istambouli S."}, {"@seq": "3", "ce:initials": "A.W.", "@_fa": "true", "ce:surname": "Abbas", "ce:indexed-name": "Abbas A.W."}, {"@seq": "4", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Akkad", "ce:indexed-name": "Akkad G."}]}, "ref-sourcetitle": "Proceedings of the 2019 Fourth International Conference on Advances in Computational Tools for Engineering Applications (ACTEA)"}, "ce:source-text": "Ayoubi, R.; Istambouli, S.; Abbas, A.W.; Akkad, G. Hardware Architecture For A Shift-Based Parallel Odd-Even Transposition Sorting Network. In Proceedings of the 2019 Fourth International Conference on Advances in Computational Tools for Engineering Applications (ACTEA), Beirut, Lebanon, 3\u20135 July 2019; pp. 1\u20136. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Chen, R.; Siriyal, S.; Prasanna, V. Energy and Memory Efficient Mapping of Bitonic Sorting on FPGA. In Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA, 22\u201324 February 2015; pp. 240\u2013249. [CrossRef]", "@id": "39", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Energy and Memory Efficient Mapping of Bitonic Sorting on FPGA"}, "refd-itemidlist": {"itemid": {"$": "84962915313", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "240", "@last": "249"}}, "ref-text": "Monterey, CA, USA, 22\u201324 February [CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen R."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Siriyal", "ce:indexed-name": "Siriyal S."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V."}]}, "ref-sourcetitle": "Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"}, "ce:source-text": "Chen, R.; Siriyal, S.; Prasanna, V. Energy and Memory Efficient Mapping of Bitonic Sorting on FPGA. In Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA, 22\u201324 February 2015; pp. 240\u2013249. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Farmahini-Farahani, A. Modular Design of High-Throughput, Low-Latency Sorting Units. Master\u2019s Thesis, University of Wisconsin\u2013Madison, Madison, WI, USA, 2012.", "@id": "40", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "85127294376", "@idtype": "SGR"}}, "ref-text": "Master\u2019s Thesis, University of Wisconsin\u2013Madison, Madison, WI, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Farmahini-Farahani", "ce:indexed-name": "Farmahini-Farahani A."}]}, "ref-sourcetitle": "Modular Design of High-Throughput, Low-Latency Sorting Units"}, "ce:source-text": "Farmahini-Farahani, A. Modular Design of High-Throughput, Low-Latency Sorting Units. Master\u2019s Thesis, University of Wisconsin\u2013Madison, Madison, WI, USA, 2012."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Tzimpragos, G.; Kachris, C.; Soudris, D.; Tomkos, I. A Low-Latency Algorithm and FPGA Design for the Min-Search of LDPC Decoders. In Proceedings of the IEEE International Parallel & Distributed Processing Symposium Workshop\u2014IPDPSW\u20192014, Phoenix, AZ, USA, 19\u201323 May 2014. [CrossRef]", "@id": "41", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "A Low-Latency Algorithm and FPGA Design for the Min-Search of LDPC Decoders"}, "refd-itemidlist": {"itemid": {"$": "84918787991", "@idtype": "SGR"}}, "ref-text": "Phoenix, AZ, USA, 19\u201323 May [CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Tzimpragos", "ce:indexed-name": "Tzimpragos G."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Kachris", "ce:indexed-name": "Kachris C."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Soudris", "ce:indexed-name": "Soudris D."}, {"@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Tomkos", "ce:indexed-name": "Tomkos I."}]}, "ref-sourcetitle": "Proceedings of the IEEE International Parallel & Distributed Processing Symposium Workshop\u2014IPDPSW\u20192014"}, "ce:source-text": "Tzimpragos, G.; Kachris, C.; Soudris, D.; Tomkos, I. A Low-Latency Algorithm and FPGA Design for the Min-Search of LDPC Decoders. In Proceedings of the IEEE International Parallel & Distributed Processing Symposium Workshop\u2014IPDPSW\u20192014, Phoenix, AZ, USA, 19\u201323 May 2014. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Skliarova, I. Accelerating Population Count with a Hardware Co-Processor for MicroBlaze. J. Low Power Electron. Appl. 2021, 11, 20. [CrossRef]", "@id": "42", "ref-info": {"ref-publicationyear": {"@first": "2021"}, "ref-title": {"ref-titletext": "Accelerating Population Count with a Hardware Co-Processor for MicroBlaze"}, "refd-itemidlist": {"itemid": {"$": "85108422282", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "11"}, "pagerange": {"@first": "20"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "J. Low Power Electron. Appl"}, "ce:source-text": "Skliarova, I. Accelerating Population Count with a Hardware Co-Processor for MicroBlaze. J. Low Power Electron. Appl. 2021, 11, 20. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Pedroni, V. Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations. In Proceedings of the IEEE International Symposium on Circuits and Systems\u2014ISCAS\u20192004, Vancouver, BC, Canada, 23\u201326 May 2004; pp. 585\u2013588.", "@id": "43", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations"}, "refd-itemidlist": {"itemid": {"$": "4344641523", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "585", "@last": "588"}}, "ref-text": "Vancouver, BC, Canada, 23\u201326 May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V."}]}, "ref-sourcetitle": "Proceedings of the IEEE International Symposium on Circuits and Systems\u2014ISCAS\u20192004"}, "ce:source-text": "Pedroni, V. Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations. In Proceedings of the IEEE International Symposium on Circuits and Systems\u2014ISCAS\u20192004, Vancouver, BC, Canada, 23\u201326 May 2004; pp. 585\u2013588."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Piestrak, S.J. Efficient Hamming weight comparators of binary vectors. Electron Lett. 2007, 43, 611\u2013612. [CrossRef]", "@id": "44", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electron Lett"}, "ce:source-text": "Piestrak, S.J. Efficient Hamming weight comparators of binary vectors. Electron Lett. 2007, 43, 611\u2013612. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Parhami, B. Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters. IEEE Trans. Circuits Syst. II Express Briefs 2009, 56, 167\u2013171. [CrossRef]", "@id": "45", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Trans. Circuits Syst. II Express Briefs"}, "ce:source-text": "Parhami, B. Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters. IEEE Trans. Circuits Syst. II Express Briefs 2009, 56, 167\u2013171. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Sklyarov, V.; Skliarova, I. Digital Hamming weight and distance analyzers for binary vectors and matrices. Int. J. Innov. Comput. Inf. Control 2013, 9, 4825\u20134849.", "@id": "46", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital Hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Int. J. Innov. Comput. Inf. Control"}, "ce:source-text": "Sklyarov, V.; Skliarova, I. Digital Hamming weight and distance analyzers for binary vectors and matrices. Int. J. Innov. Comput. Inf. Control 2013, 9, 4825\u20134849."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Sklyarov, V.; Skliarova, I.; Silva, J. On-chip reconfigurable hardware accelerators for popcount computations. Int. J. Reconfig. Comput. 2016, 2016, 8972065. [CrossRef]", "@id": "47", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "On-chip reconfigurable hardware accelerators for popcount computations"}, "refd-itemidlist": {"itemid": {"$": "84961904282", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2016"}, "pagerange": {"@first": "8972065"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}]}, "ref-sourcetitle": "Int. J. Reconfig. Comput"}, "ce:source-text": "Sklyarov, V.; Skliarova, I.; Silva, J. On-chip reconfigurable hardware accelerators for popcount computations. Int. J. Reconfig. Comput. 2016, 2016, 8972065. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Pilz, S.; Porrmann, F.; Kaiser, M.; Hagemeyer, J.; Hogan, J.M.; R\u00fcckert, U. Accelerating Binary String Comparisons with a Scalable, Streaming-Based System Architecture Based on FPGAs. Algorithms 2020, 13, 47. [CrossRef]", "@id": "48", "ref-info": {"ref-publicationyear": {"@first": "2020"}, "ref-title": {"ref-titletext": "Accelerating Binary String Comparisons with a Scalable, Streaming-Based System Architecture Based on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "85081128256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13"}, "pagerange": {"@first": "47"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Pilz", "ce:indexed-name": "Pilz S."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Porrmann", "ce:indexed-name": "Porrmann F."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Kaiser", "ce:indexed-name": "Kaiser M."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Hagemeyer", "ce:indexed-name": "Hagemeyer J."}, {"@seq": "5", "ce:initials": "J.M.", "@_fa": "true", "ce:surname": "Hogan", "ce:indexed-name": "Hogan J.M."}, {"@seq": "6", "ce:initials": "U.", "@_fa": "true", "ce:surname": "R\u00fcckert", "ce:indexed-name": "Ruckert U."}]}, "ref-sourcetitle": "Algorithms"}, "ce:source-text": "Pilz, S.; Porrmann, F.; Kaiser, M.; Hagemeyer, J.; Hogan, J.M.; R\u00fcckert, U. Accelerating Binary String Comparisons with a Scalable, Streaming-Based System Architecture Based on FPGAs. Algorithms 2020, 13, 47. [CrossRef]"}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Umuroglu, Y.; Conficconi, D.; Rasnayake, L.K.; Preu\u00dfer, T.B.; Sj\u00e4lander, M. Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing. ACM Trans. Reconfig. Technol. Syst. 2019, 12, 1\u201324.", "@id": "49", "ref-info": {"ref-publicationyear": {"@first": "2019"}, "ref-title": {"ref-titletext": "Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing"}, "refd-itemidlist": {"itemid": {"$": "85075545551", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12"}, "pagerange": {"@first": "1", "@last": "24"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Umuroglu", "ce:indexed-name": "Umuroglu Y."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Conficconi", "ce:indexed-name": "Conficconi D."}, {"@seq": "3", "ce:initials": "L.K.", "@_fa": "true", "ce:surname": "Rasnayake", "ce:indexed-name": "Rasnayake L.K."}, {"@seq": "4", "ce:initials": "T.B.", "@_fa": "true", "ce:surname": "Preu\u00dfer", "ce:indexed-name": "Preusser T.B."}, {"@seq": "5", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sj\u00e4lander", "ce:indexed-name": "Sjalander M."}]}, "ref-sourcetitle": "ACM Trans. Reconfig. Technol. Syst"}, "ce:source-text": "Umuroglu, Y.; Conficconi, D.; Rasnayake, L.K.; Preu\u00dfer, T.B.; Sj\u00e4lander, M. Optimizing Bit-Serial Matrix Multiplication for Reconfigurable Computing. ACM Trans. Reconfig. Technol. Syst. 2019, 12, 1\u201324."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Rasoulinezhad, S.; Zhou, H.; Wang, L.; Boland, D.; Leong, P.H.W. LUXOR: An FPGA Logic Cell Architecture for Efficient Compressor Tree Implementations. In Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA, 26\u201328 February 2020; pp. 161\u2013171.", "@id": "50", "ref-info": {"ref-publicationyear": {"@first": "2020"}, "ref-title": {"ref-titletext": "LUXOR: An FPGA Logic Cell Architecture for Efficient Compressor Tree Implementations"}, "refd-itemidlist": {"itemid": {"$": "85082050918", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "161", "@last": "171"}}, "ref-text": "Monterey, CA, USA, 26\u201328 February", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Rasoulinezhad", "ce:indexed-name": "Rasoulinezhad S."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Zhou", "ce:indexed-name": "Zhou H."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Wang", "ce:indexed-name": "Wang L."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Boland", "ce:indexed-name": "Boland D."}, {"@seq": "5", "ce:initials": "P.H.W.", "@_fa": "true", "ce:surname": "Leong", "ce:indexed-name": "Leong P.H.W."}]}, "ref-sourcetitle": "Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays"}, "ce:source-text": "Rasoulinezhad, S.; Zhou, H.; Wang, L.; Boland, D.; Leong, P.H.W. LUXOR: An FPGA Logic Cell Architecture for Efficient Compressor Tree Implementations. In Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA, 26\u201328 February 2020; pp. 161\u2013171."}, {"@aii:was-generated-by": "http://data.elsevier.com/art/structure-references art:version v1.0.225", "ref-fulltext": "Kobayashi, R.; Kenji, K. A High Performance FPGA-Based Sorting Accelerator with a Data Compression Mechanism. IEICE Trans. Inf. Syst. 2017, 100, 1003\u20131015. [CrossRef]", "@id": "51", "ref-info": {"ref-publicationyear": {"@first": "2017"}, "ref-title": {"ref-titletext": "A High Performance FPGA-Based Sorting Accelerator with a Data Compression Mechanism"}, "refd-itemidlist": {"itemid": {"$": "85018942266", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "100"}, "pagerange": {"@first": "1003", "@last": "1015"}}, "ref-text": "[CrossRef]", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Kobayashi", "ce:indexed-name": "Kobayashi R."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Kenji", "ce:indexed-name": "Kenji K."}]}, "ref-sourcetitle": "IEICE Trans. Inf. Syst"}, "ce:source-text": "Kobayashi, R.; Kenji, K. A High Performance FPGA-Based Sorting Accelerator with a Data Compression Mechanism. IEICE Trans. Inf. Syst. 2017, 100, 1003\u20131015. [CrossRef]"}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "prism:issueIdentifier": "7", "eid": "2-s2.0-85127229981", "dc:description": "\u00a9 2022 by the author. Licensee MDPI, Basel, Switzerland.Many practical data-processing algorithms fail to execute efficiently on general-purpose CPUs (Central Processing Units) due to the sequential matter of their operations and memory bandwidth limitations. To achieve desired performance levels, reconfigurable (FPGA (Field-Programmable Gate Array)-based) hardware accelerators are frequently explored that permit the processing units\u2019 architectures to be better adapted to the specific problem/algorithm requirements. In particular, network-based data-processing algorithms are very well suited to implementation in reconfigurable hardware because several data-independent operations can easily and naturally be executed in parallel over as many processing blocks as actually required and technically possible. GPUs (Graphics Processing Units) have also demonstrated good results in this area but they tend to use significantly more power than FPGA, which could be a limiting factor in embedded applications. Moreover, GPUs employ a Single Instruction, Multiple Threads (SIMT) execution model and are therefore optimized to SIMD (Single Instruction, Multiple Data) operations, while in FPGAs fully custom datapaths can be built, eliminating much of the control overhead. This review paper aims to analyze, compare, and discuss different approaches to implementing network-based hardware accelerators in FPGA and programmable SoC (Systems-on-Chip). The performed analysis and the derived recommendations would be useful to hardware designers of future network-based hardware accelerators.", "prism:coverDate": "2022-04-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85127229981", "subtypeDescription": "Review", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85127229981"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85127229981&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85127229981&origin=inward"}], "prism:publicationName": "Electronics (Switzerland)", "source-id": "21100829272", "citedby-count": "0", "prism:volume": "11", "subtype": "re", "dc:title": "A Survey of Network-Based Hardware Accelerators", "openaccess": "1", "openaccessFlag": "true", "prism:doi": "10.3390/electronics11071029", "prism:issn": "20799292", "article-number": "1029", "dc:identifier": "SCOPUS_ID:85127229981", "dc:publisher": "MDPI"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "counting networks"}, {"@_fa": "true", "$": "network-based algorithms"}, {"@_fa": "true", "$": "network-based hardware accelerators"}, {"@_fa": "true", "$": "reconfigurable hardware"}, {"@_fa": "true", "$": "searching networks"}, {"@_fa": "true", "$": "sorting networks"}, {"@_fa": "true", "$": "survey"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Control and Systems Engineering", "@code": "2207", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Signal Processing", "@code": "1711", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}