{"sha": "49be11f5c9376c0b3ee0b4f8a1cc19ca797e9f45", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDliZTExZjVjOTM3NmMwYjNlZTBiNGY4YTFjYzE5Y2E3OTdlOWY0NQ==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-02-16T20:29:24Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-02-16T20:29:24Z"}, "message": "i386: Correct *vec_extractv2si_zext_mem\n\nThe second and third alternatives in *vec_extractv2si_zext_mem don't\nrequire MMX.  But the second one requires SSE2.\n\n\t* config/i386/mmx.md (*vec_extractv2si_zext_mem): Doesn't require\n\tMMX.  Add isa attribute.\n\nFrom-SVN: r268963", "tree": {"sha": "1946270e460d26ec172c43cf94f602018051f240", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1946270e460d26ec172c43cf94f602018051f240"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/49be11f5c9376c0b3ee0b4f8a1cc19ca797e9f45", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/49be11f5c9376c0b3ee0b4f8a1cc19ca797e9f45", "html_url": "https://github.com/Rust-GCC/gccrs/commit/49be11f5c9376c0b3ee0b4f8a1cc19ca797e9f45", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/49be11f5c9376c0b3ee0b4f8a1cc19ca797e9f45/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "843192c0ebde5cc6e4f1abeb02e3ac05b02d984a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/843192c0ebde5cc6e4f1abeb02e3ac05b02d984a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/843192c0ebde5cc6e4f1abeb02e3ac05b02d984a"}], "stats": {"total": 10, "additions": 8, "deletions": 2}, "files": [{"sha": "58e991d9455723227b6b199a2a3a7395ed669617", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/49be11f5c9376c0b3ee0b4f8a1cc19ca797e9f45/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/49be11f5c9376c0b3ee0b4f8a1cc19ca797e9f45/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=49be11f5c9376c0b3ee0b4f8a1cc19ca797e9f45", "patch": "@@ -1,3 +1,8 @@\n+2019-02-16  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* config/i386/mmx.md (*vec_extractv2si_zext_mem): Doesn't require\n+\tMMX.  Add isa attribute.\n+\n 2019-02-16  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR rtl-optimization/66152"}, {"sha": "b566cc8002023cd489f16d04979373b37741264d", "filename": "gcc/config/i386/mmx.md", "status": "modified", "additions": 3, "deletions": 2, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/49be11f5c9376c0b3ee0b4f8a1cc19ca797e9f45/gcc%2Fconfig%2Fi386%2Fmmx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/49be11f5c9376c0b3ee0b4f8a1cc19ca797e9f45/gcc%2Fconfig%2Fi386%2Fmmx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fmmx.md?ref=49be11f5c9376c0b3ee0b4f8a1cc19ca797e9f45", "patch": "@@ -1354,13 +1354,14 @@\n \t  (vec_select:SI\n \t    (match_operand:V2SI 1 \"memory_operand\" \"o,o,o\")\n \t    (parallel [(match_operand:SI 2 \"const_0_to_1_operand\")]))))]\n-  \"TARGET_64BIT && TARGET_MMX\"\n+  \"TARGET_64BIT\"\n   \"#\"\n   \"&& reload_completed\"\n   [(set (match_dup 0) (zero_extend:DI (match_dup 1)))]\n {\n   operands[1] = adjust_address (operands[1], SImode, INTVAL (operands[2]) * 4);\n-})\n+}\n+  [(set_attr \"isa\" \"*,sse2,*\")])\n \n (define_expand \"vec_extractv2sisi\"\n   [(match_operand:SI 0 \"register_operand\")"}]}