// Seed: 1001041757
`timescale 1ps / 1ps
parameter id_0 = 1;
module module_0;
  always begin
    id_0 <= id_0;
  end
  logic id_1;
  logic id_2 = 1'b0;
  logic id_4;
  type_0 id_5 (
      .id_0(id_1 | id_2),
      .id_1(id_4),
      .id_2(id_1),
      .id_3(id_1),
      .id_4(id_3)
  );
  logic id_6 = id_6 - 1'd0;
  logic id_7;
  assign id_2 = 1;
endmodule : id_8
`define pp_1 0
