<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: /home/runner/work/circt-www/circt-www/circt_src/lib/Conversion/ExportVerilog/ExportVerilog.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   &#160;<span id="projectnumber">19.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_fb3681dc9150b247305e64d29dbc20b7.html">Conversion</a></li><li class="navelem"><a class="el" href="dir_6cce4ad78de14f95ed50a18344002879.html">ExportVerilog</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ExportVerilog.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="circt_2Conversion_2ExportVerilog_8h_source.html">circt/Conversion/ExportVerilog.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Conversion_2PassDetail_8h_source.html">../PassDetail.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ExportVerilogInternals_8h_source.html">ExportVerilogInternals.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombDialect_8h_source.html">circt/Dialect/Comb/CombDialect.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombVisitors_8h_source.html">circt/Dialect/Comb/CombVisitors.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugDialect_8h_source.html">circt/Dialect/Debug/DebugDialect.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="EmitOps_8h_source.html">circt/Dialect/Emit/EmitOps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="HWAttributes_8h_source.html">circt/Dialect/HW/HWAttributes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="HWOps_8h_source.html">circt/Dialect/HW/HWOps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="HWTypes_8h_source.html">circt/Dialect/HW/HWTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="HWVisitors_8h_source.html">circt/Dialect/HW/HWVisitors.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LTLVisitors_8h_source.html">circt/Dialect/LTL/LTLVisitors.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="OMOps_8h_source.html">circt/Dialect/OM/OMOps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SVAttributes_8h_source.html">circt/Dialect/SV/SVAttributes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SVOps_8h_source.html">circt/Dialect/SV/SVOps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SVVisitors_8h_source.html">circt/Dialect/SV/SVVisitors.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="VerifVisitors_8h_source.html">circt/Dialect/Verif/VerifVisitors.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LLVM_8h_source.html">circt/Support/LLVM.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LoweringOptions_8h_source.html">circt/Support/LoweringOptions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Path_8h_source.html">circt/Support/Path.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PrettyPrinter_8h_source.html">circt/Support/PrettyPrinter.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PrettyPrinterHelpers_8h_source.html">circt/Support/PrettyPrinterHelpers.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Version_8h_source.html">circt/Support/Version.h</a>&quot;</code><br />
<code>#include &quot;mlir/IR/BuiltinOps.h&quot;</code><br />
<code>#include &quot;mlir/IR/ImplicitLocOpBuilder.h&quot;</code><br />
<code>#include &quot;mlir/IR/Location.h&quot;</code><br />
<code>#include &quot;mlir/IR/Threading.h&quot;</code><br />
<code>#include &quot;mlir/Interfaces/FunctionImplementation.h&quot;</code><br />
<code>#include &quot;mlir/Pass/PassManager.h&quot;</code><br />
<code>#include &quot;mlir/Support/FileUtilities.h&quot;</code><br />
<code>#include &quot;llvm/ADT/MapVector.h&quot;</code><br />
<code>#include &quot;llvm/ADT/STLExtras.h&quot;</code><br />
<code>#include &quot;llvm/ADT/StringSet.h&quot;</code><br />
<code>#include &quot;llvm/ADT/TypeSwitch.h&quot;</code><br />
<code>#include &quot;llvm/Support/FileSystem.h&quot;</code><br />
<code>#include &quot;llvm/Support/FormattedStream.h&quot;</code><br />
<code>#include &quot;llvm/Support/Path.h&quot;</code><br />
<code>#include &quot;llvm/Support/SaveAndRestore.h&quot;</code><br />
<code>#include &quot;llvm/Support/ToolOutputFile.h&quot;</code><br />
<code>#include &quot;llvm/Support/raw_ostream.h&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ExportVerilog.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="Conversion_2ExportVerilog_2ExportVerilog_8cpp__incl.png" border="0" usemap="#a_2home_2runner_2work_2circt-www_2circt-www_2circt__src_2lib_2Conversion_2ExportVerilog_2ExportVerilog_8cpp" alt=""/></div>
<map name="a_2home_2runner_2work_2circt-www_2circt-www_2circt__src_2lib_2Conversion_2ExportVerilog_2ExportVerilog_8cpp" id="a_2home_2runner_2work_2circt-www_2circt-www_2circt__src_2lib_2Conversion_2ExportVerilog_2ExportVerilog_8cpp">
<area shape="rect" title=" " alt="" coords="3296,5,3507,76"/>
<area shape="rect" href="circt_2Conversion_2ExportVerilog_8h.html" title=" " alt="" coords="270,131,501,158"/>
<area shape="rect" title=" " alt="" coords="209,452,357,479"/>
<area shape="rect" href="Conversion_2PassDetail_8h.html" title=" " alt="" coords="772,131,887,158"/>
<area shape="rect" href="LoweringOptions_8h.html" title=" " alt="" coords="1061,221,1291,247"/>
<area shape="rect" href="ExportVerilogInternals_8h.html" title=" " alt="" coords="2172,131,2351,158"/>
<area shape="rect" href="CombVisitors_8h.html" title=" " alt="" coords="1814,213,1957,255"/>
<area shape="rect" title=" " alt="" coords="2855,303,3025,329"/>
<area shape="rect" href="EmitOps_8h.html" title=" " alt="" coords="1655,213,1790,255"/>
<area shape="rect" href="HWOps_8h.html" title=" " alt="" coords="1311,377,1502,404"/>
<area shape="rect" href="HWTypes_8h.html" title=" " alt="" coords="1072,452,1275,479"/>
<area shape="rect" href="LLVM_8h.html" title=" " alt="" coords="4001,527,4156,553"/>
<area shape="rect" title=" " alt="" coords="1299,452,1514,479"/>
<area shape="rect" href="HWAttributes_8h.html" title=" " alt="" coords="3235,377,3464,404"/>
<area shape="rect" href="HWVisitors_8h.html" title=" " alt="" coords="1417,221,1631,247"/>
<area shape="rect" href="SVOps_8h.html" title=" " alt="" coords="3184,303,3363,329"/>
<area shape="rect" href="SVAttributes_8h.html" title=" " alt="" coords="3646,377,3863,404"/>
<area shape="rect" title=" " alt="" coords="3939,452,4101,479"/>
<area shape="rect" href="SVVisitors_8h.html" title=" " alt="" coords="3085,221,3288,247"/>
<area shape="rect" title=" " alt="" coords="2424,221,2560,247"/>
<area shape="rect" title=" " alt="" coords="2585,221,2751,247"/>
<area shape="rect" title=" " alt="" coords="2776,221,3011,247"/>
<area shape="rect" href="CombDialect_8h.html" title=" " alt="" coords="3635,124,3778,165"/>
<area shape="rect" href="DebugDialect_8h.html" title=" " alt="" coords="3464,124,3611,165"/>
<area shape="rect" href="LTLVisitors_8h.html" title=" " alt="" coords="2917,131,3128,158"/>
<area shape="rect" href="OMOps_8h.html" title=" " alt="" coords="5,377,195,404"/>
<area shape="rect" href="VerifVisitors_8h.html" title=" " alt="" coords="3203,124,3338,165"/>
<area shape="rect" href="Path_8h.html" title=" " alt="" coords="4417,303,4565,329"/>
<area shape="rect" href="PrettyPrinter_8h.html" title=" " alt="" coords="4041,221,4242,247"/>
<area shape="rect" title=" " alt="" coords="3990,303,4218,329"/>
<area shape="rect" href="PrettyPrinterHelpers_8h.html" title=" " alt="" coords="4091,124,4282,165"/>
<area shape="rect" title=" " alt="" coords="4318,221,4525,247"/>
<area shape="rect" href="Version_8h.html" title=" " alt="" coords="4408,131,4576,158"/>
<area shape="rect" title=" " alt="" coords="4600,131,4747,158"/>
<area shape="rect" title=" " alt="" coords="4771,124,4947,165"/>
<area shape="rect" title=" " alt="" coords="4971,131,5154,158"/>
<area shape="rect" title=" " alt="" coords="5179,131,5371,158"/>
<area shape="rect" title=" " alt="" coords="5395,131,5552,158"/>
<area shape="rect" title=" " alt="" coords="5577,131,5770,158"/>
<area shape="rect" title=" " alt="" coords="5795,131,5944,158"/>
<area shape="rect" title=" " alt="" coords="5969,131,6183,158"/>
<area shape="rect" title=" " alt="" coords="321,221,447,247"/>
<area shape="rect" title=" " alt="" coords="472,221,651,247"/>
<area shape="rect" title=" " alt="" coords="675,221,885,247"/>
<area shape="rect" title=" " alt="" coords="3348,452,3535,479"/>
<area shape="rect" href="HWSymCache_8h.html" title=" " alt="" coords="2487,303,2721,329"/>
<area shape="rect" title=" " alt="" coords="2174,221,2349,247"/>
<area shape="rect" title=" " alt="" coords="2083,221,2149,247"/>
<area shape="rect" title=" " alt="" coords="3465,221,3591,247"/>
<area shape="rect" title=" " alt="" coords="3667,213,3813,255"/>
</map>
</div>
</div>
<p><a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classLocationEmitter.html">LocationEmitter</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLocationEmitter_1_1Impl.html">LocationEmitter::Impl</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFileEmitter.html">FileEmitter</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;export-verilog&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a75cca576b9d0ff04a114c6b9b401227b"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a75cca576b9d0ff04a114c6b9b401227b">BlockStatementCount</a> { <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a75cca576b9d0ff04a114c6b9b401227bad7ed4ee1df437474d005188535f74875">Zero</a>
, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a75cca576b9d0ff04a114c6b9b401227ba06c2cea18679d64399783748fa367bdd">One</a>
, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a75cca576b9d0ff04a114c6b9b401227baf07822a97ba5ea7ff87d603b6a902971">TwoOrMore</a>
 }</td></tr>
<tr class="separator:a75cca576b9d0ff04a114c6b9b401227b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a19cc0f22e4f365eab516e232b86cac84"><td class="memItemLeft" align="right" valign="top">static TypedAttr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a19cc0f22e4f365eab516e232b86cac84">getInt32Attr</a> (MLIRContext *ctx, uint32_t value)</td></tr>
<tr class="separator:a19cc0f22e4f365eab516e232b86cac84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1ecd4251e40a8d1d33f0b5aa437658"><td class="memItemLeft" align="right" valign="top">static TypedAttr&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#aad1ecd4251e40a8d1d33f0b5aa437658">getIntAttr</a> (MLIRContext *ctx, Type t, const APInt &amp;value)</td></tr>
<tr class="separator:aad1ecd4251e40a8d1d33f0b5aa437658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46e8bd0805b8543439ac158c90f7aee"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#af46e8bd0805b8543439ac158c90f7aee">isDuplicatableNullaryExpression</a> (Operation *op)</td></tr>
<tr class="memdesc:af46e8bd0805b8543439ac158c90f7aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true for nullary operations that are better emitted multiple times as inline expression (when they have multiple uses) rather than having a temporary wire.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#af46e8bd0805b8543439ac158c90f7aee">More...</a><br /></td></tr>
<tr class="separator:af46e8bd0805b8543439ac158c90f7aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a185268e1e57f6d7131ca2464fbc4ce41"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a185268e1e57f6d7131ca2464fbc4ce41">isDuplicatableExpression</a> (Operation *op)</td></tr>
<tr class="separator:a185268e1e57f6d7131ca2464fbc4ce41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d06031b765276942747afa3e7b575cd"><td class="memTemplParams" colspan="2">template&lt;typename PPS &gt; </td></tr>
<tr class="memitem:a5d06031b765276942747afa3e7b575cd"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a5d06031b765276942747afa3e7b575cd">emitZeroWidthIndexingValue</a> (PPS &amp;os)</td></tr>
<tr class="memdesc:a5d06031b765276942747afa3e7b575cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emits a known-safe token that is legal when indexing into singleton arrays.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a5d06031b765276942747afa3e7b575cd">More...</a><br /></td></tr>
<tr class="separator:a5d06031b765276942747afa3e7b575cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757b55c0bea0451c21ff0b19557e1b46"><td class="memItemLeft" align="right" valign="top">static StringRef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a757b55c0bea0451c21ff0b19557e1b46">getPortVerilogName</a> (Operation *module, size_t portArgNum)</td></tr>
<tr class="memdesc:a757b55c0bea0451c21ff0b19557e1b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the verilog name of the port for the module.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a757b55c0bea0451c21ff0b19557e1b46">More...</a><br /></td></tr>
<tr class="separator:a757b55c0bea0451c21ff0b19557e1b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9943f7d531c49829b842e61c6d93b951"><td class="memItemLeft" align="right" valign="top">static StringRef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a9943f7d531c49829b842e61c6d93b951">getInputPortVerilogName</a> (Operation *module, size_t portArgNum)</td></tr>
<tr class="memdesc:a9943f7d531c49829b842e61c6d93b951"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the verilog name of the port for the module.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a9943f7d531c49829b842e61c6d93b951">More...</a><br /></td></tr>
<tr class="separator:a9943f7d531c49829b842e61c6d93b951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3dcdd828a80b60b3f1f2315e21d3a8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a8b3dcdd828a80b60b3f1f2315e21d3a8">getTypeDims</a> (SmallVectorImpl&lt; Attribute &gt; &amp;dims, Type type, Location loc)</td></tr>
<tr class="memdesc:a8b3dcdd828a80b60b3f1f2315e21d3a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push this type's dimension into a vector.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a8b3dcdd828a80b60b3f1f2315e21d3a8">More...</a><br /></td></tr>
<tr class="separator:a8b3dcdd828a80b60b3f1f2315e21d3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a9317321efbae796b8fe9d1b4bfefa"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ab9a9317321efbae796b8fe9d1b4bfefa">haveMatchingDims</a> (Type a, Type b, Location loc)</td></tr>
<tr class="memdesc:ab9a9317321efbae796b8fe9d1b4bfefa"><td class="mdescLeft">&#160;</td><td class="mdescRight">True iff 'a' and 'b' have the same wire dims.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ab9a9317321efbae796b8fe9d1b4bfefa">More...</a><br /></td></tr>
<tr class="separator:ab9a9317321efbae796b8fe9d1b4bfefa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2fbc372d5e4a51fe5adfc0eaafceceb"><td class="memItemLeft" align="right" valign="top">static Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ac2fbc372d5e4a51fe5adfc0eaafceceb">stripUnpackedTypes</a> (Type type)</td></tr>
<tr class="memdesc:ac2fbc372d5e4a51fe5adfc0eaafceceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a set of known nested types (those supported by this pass), strip off leading unpacked types.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ac2fbc372d5e4a51fe5adfc0eaafceceb">More...</a><br /></td></tr>
<tr class="separator:ac2fbc372d5e4a51fe5adfc0eaafceceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211871773b534c3026acba98f5afe887"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a211871773b534c3026acba98f5afe887">hasStructType</a> (Type type)</td></tr>
<tr class="memdesc:a211871773b534c3026acba98f5afe887"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if type has a struct type as a subtype.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a211871773b534c3026acba98f5afe887">More...</a><br /></td></tr>
<tr class="separator:a211871773b534c3026acba98f5afe887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051242a22c69988239ff65a10d64ea28"><td class="memItemLeft" align="right" valign="top">static StringRef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a051242a22c69988239ff65a10d64ea28">getVerilogDeclWord</a> (Operation *op, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</td></tr>
<tr class="memdesc:a051242a22c69988239ff65a10d64ea28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the word (e.g. "reg") in Verilog to declare the specified thing.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a051242a22c69988239ff65a10d64ea28">More...</a><br /></td></tr>
<tr class="separator:a051242a22c69988239ff65a10d64ea28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16936366f03693fd546fd91a5e69461a"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a16936366f03693fd546fd91a5e69461a">compareLocs</a> (Location lhs, Location rhs)</td></tr>
<tr class="separator:a16936366f03693fd546fd91a5e69461a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a513d62653c7d5536a7e15b97e02d8aa2"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a513d62653c7d5536a7e15b97e02d8aa2">compareLocsImpl</a> (mlir::NameLoc lhs, mlir::NameLoc rhs)</td></tr>
<tr class="separator:a513d62653c7d5536a7e15b97e02d8aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74d133d16dd478127ec575f02f797d2"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ac74d133d16dd478127ec575f02f797d2">compareLocsImpl</a> (mlir::FileLineColLoc lhs, mlir::FileLineColLoc rhs)</td></tr>
<tr class="separator:ac74d133d16dd478127ec575f02f797d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd6bf2cd475a1676a1652c547823bdc"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a8cd6bf2cd475a1676a1652c547823bdc">compareLocsImpl</a> (mlir::CallSiteLoc lhs, mlir::CallSiteLoc rhs)</td></tr>
<tr class="separator:a8cd6bf2cd475a1676a1652c547823bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45023c0bc487c53eca18af8a9e5455ec"><td class="memTemplParams" colspan="2">template&lt;typename TTargetLoc &gt; </td></tr>
<tr class="memitem:a45023c0bc487c53eca18af8a9e5455ec"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classmlir_1_1FailureOr.html">FailureOr</a>&lt; int &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a45023c0bc487c53eca18af8a9e5455ec">dispatchCompareLocations</a> (Location lhs, Location rhs)</td></tr>
<tr class="separator:a45023c0bc487c53eca18af8a9e5455ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a839d3d244521c3f4d2440db096b30217"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a839d3d244521c3f4d2440db096b30217">collectAndUniqueLocations</a> (Location loc, SmallPtrSetImpl&lt; Attribute &gt; &amp;locationSet)</td></tr>
<tr class="memdesc:a839d3d244521c3f4d2440db096b30217"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pull apart any fused locations into the location set, such that they are uniqued.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a839d3d244521c3f4d2440db096b30217">More...</a><br /></td></tr>
<tr class="separator:a839d3d244521c3f4d2440db096b30217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d584099b1e9ceac217ce999f355eafe"><td class="memTemplParams" colspan="2">template&lt;typename TVector &gt; </td></tr>
<tr class="memitem:a1d584099b1e9ceac217ce999f355eafe"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a1d584099b1e9ceac217ce999f355eafe">sortLocationVector</a> (TVector &amp;vec)</td></tr>
<tr class="separator:a1d584099b1e9ceac217ce999f355eafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b7dc1d092fd335f4246ed44c905f7e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a46b7dc1d092fd335f4246ed44c905f7e">isOkToBitSelectFrom</a> (Value v)</td></tr>
<tr class="memdesc:a46b7dc1d092fd335f4246ed44c905f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Most expressions are invalid to bit-select from in Verilog, but some things are ok.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a46b7dc1d092fd335f4246ed44c905f7e">More...</a><br /></td></tr>
<tr class="separator:a46b7dc1d092fd335f4246ed44c905f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc646ab5334e01278d10238e4f312748"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#acc646ab5334e01278d10238e4f312748">isExpressionUnableToInline</a> (Operation *op, const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;options)</td></tr>
<tr class="memdesc:acc646ab5334e01278d10238e4f312748"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if we are unable to ever inline the specified operation.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#acc646ab5334e01278d10238e4f312748">More...</a><br /></td></tr>
<tr class="separator:acc646ab5334e01278d10238e4f312748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d265af1b2e8d0b2d0a600b02cf4a72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a75cca576b9d0ff04a114c6b9b401227b">BlockStatementCount</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ab3d265af1b2e8d0b2d0a600b02cf4a72">countStatements</a> (Block &amp;block)</td></tr>
<tr class="memdesc:ab3d265af1b2e8d0b2d0a600b02cf4a72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute how many statements are within this block, for begin/end markers.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ab3d265af1b2e8d0b2d0a600b02cf4a72">More...</a><br /></td></tr>
<tr class="separator:ab3d265af1b2e8d0b2d0a600b02cf4a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af667e8de5bab0a25239f8a32d5286fb2"><td class="memItemLeft" align="right" valign="top">static IfOp&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#af667e8de5bab0a25239f8a32d5286fb2">findNestedElseIf</a> (Block *elseBlock)</td></tr>
<tr class="memdesc:af667e8de5bab0a25239f8a32d5286fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find a nested IfOp in an else block that can be printed as <code>else if</code> instead of nesting it into a new <code>begin</code> - <code>end</code> block.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#af667e8de5bab0a25239f8a32d5286fb2">More...</a><br /></td></tr>
<tr class="separator:af667e8de5bab0a25239f8a32d5286fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74ef18dcdd1ac87167f2dc2a75c0adb"><td class="memTemplParams" colspan="2">template&lt;typename PPS &gt; </td></tr>
<tr class="memitem:ae74ef18dcdd1ac87167f2dc2a75c0adb"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ae74ef18dcdd1ac87167f2dc2a75c0adb">emitSVAttributesImpl</a> (PPS &amp;ps, ArrayAttr attrs, bool mayBreak)</td></tr>
<tr class="memdesc:ae74ef18dcdd1ac87167f2dc2a75c0adb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit SystemVerilog attributes.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ae74ef18dcdd1ac87167f2dc2a75c0adb">More...</a><br /></td></tr>
<tr class="separator:ae74ef18dcdd1ac87167f2dc2a75c0adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae0a1182866342c1f771be341265fd2"><td class="memItemLeft" align="right" valign="top">StringRef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a1ae0a1182866342c1f771be341265fd2">getVerilogValueName</a> (Value val)</td></tr>
<tr class="memdesc:a1ae0a1182866342c1f771be341265fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve value's verilog name from IR.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a1ae0a1182866342c1f771be341265fd2">More...</a><br /></td></tr>
<tr class="separator:a1ae0a1182866342c1f771be341265fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15dd48e4f0e97b3929525ea447151add"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a15dd48e4f0e97b3929525ea447151add">emitDim</a> (Attribute <a class="el" href="FIRRTL_8cpp.html#a395d15e7c2b09961c1bfd1da6179b64c">width</a>, raw_ostream &amp;os, Location loc, ModuleEmitter &amp;emitter, bool downTo)</td></tr>
<tr class="memdesc:a15dd48e4f0e97b3929525ea447151add"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a single dimension.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a15dd48e4f0e97b3929525ea447151add">More...</a><br /></td></tr>
<tr class="separator:a15dd48e4f0e97b3929525ea447151add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e0532b8428d67e864344ca1788543a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a66e0532b8428d67e864344ca1788543a">emitDims</a> (ArrayRef&lt; Attribute &gt; dims, raw_ostream &amp;os, Location loc, ModuleEmitter &amp;emitter)</td></tr>
<tr class="memdesc:a66e0532b8428d67e864344ca1788543a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a list of packed dimensions.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a66e0532b8428d67e864344ca1788543a">More...</a><br /></td></tr>
<tr class="separator:a66e0532b8428d67e864344ca1788543a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5661acfbdf9b8f9c31d11dc64ffaa443"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a5661acfbdf9b8f9c31d11dc64ffaa443">printPackedTypeImpl</a> (Type type, raw_ostream &amp;os, Location loc, SmallVectorImpl&lt; Attribute &gt; &amp;dims, bool implicitIntType, bool singleBitDefaultType, ModuleEmitter &amp;emitter, Type optionalAliasType={})</td></tr>
<tr class="memdesc:a5661acfbdf9b8f9c31d11dc64ffaa443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output the basic type that consists of packed and primitive types.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a5661acfbdf9b8f9c31d11dc64ffaa443">More...</a><br /></td></tr>
<tr class="separator:a5661acfbdf9b8f9c31d11dc64ffaa443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a859a3edbdf457da3dc404a11d6a70f18"><td class="memItemLeft" align="right" valign="top">static Value&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a859a3edbdf457da3dc404a11d6a70f18">isZeroExtension</a> (Value value)</td></tr>
<tr class="memdesc:a859a3edbdf457da3dc404a11d6a70f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specified extension is a zero extended version of another value, return the shorter value, otherwise return null.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a859a3edbdf457da3dc404a11d6a70f18">More...</a><br /></td></tr>
<tr class="separator:a859a3edbdf457da3dc404a11d6a70f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd035864cc23bf418079342c081b5fff"><td class="memItemLeft" align="right" valign="top">static ValueRange&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#afd035864cc23bf418079342c081b5fff">getNonOverlappingConcatSubrange</a> (Value value)</td></tr>
<tr class="memdesc:afd035864cc23bf418079342c081b5fff"><td class="mdescLeft">&#160;</td><td class="mdescRight">For a value <code>concat(..., delay(const(true), 1, 0))</code>, return <code>...</code>.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#afd035864cc23bf418079342c081b5fff">More...</a><br /></td></tr>
<tr class="separator:afd035864cc23bf418079342c081b5fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e93a66280d7039fb4c3e419786541b3"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a6e93a66280d7039fb4c3e419786541b3">isExpressionEmittedInlineIntoProceduralDeclaration</a> (Operation *op, StmtEmitter &amp;stmtEmitter)</td></tr>
<tr class="memdesc:a6e93a66280d7039fb4c3e419786541b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an operation corresponding to a VerilogExpression, determine whether it is safe to emit inline into a 'localparam' or 'automatic logic' varaible initializer in a procedural region.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a6e93a66280d7039fb4c3e419786541b3">More...</a><br /></td></tr>
<tr class="separator:a6e93a66280d7039fb4c3e419786541b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90565cccbd973dd9de297803696b7f2"><td class="memTemplParams" colspan="2">template&lt;class AssignTy &gt; </td></tr>
<tr class="memitem:ad90565cccbd973dd9de297803696b7f2"><td class="memTemplItemLeft" align="right" valign="top">static AssignTy&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#ad90565cccbd973dd9de297803696b7f2">getSingleAssignAndCheckUsers</a> (Operation *op)</td></tr>
<tr class="separator:ad90565cccbd973dd9de297803696b7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60329fae3d319128a61b757e2615470d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a60329fae3d319128a61b757e2615470d">checkDominanceOfUsers</a> (Operation *op1, Operation *op2)</td></tr>
<tr class="memdesc:a60329fae3d319128a61b757e2615470d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if <code>op1</code> dominates users of <code>op2</code>.  <a href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a60329fae3d319128a61b757e2615470d">More...</a><br /></td></tr>
<tr class="separator:a60329fae3d319128a61b757e2615470d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ede5cf18565e23a36f6b561bba6bc2"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a08ede5cf18565e23a36f6b561bba6bc2">emitOperation</a> (VerilogEmitterState &amp;state, Operation *op)</td></tr>
<tr class="separator:a08ede5cf18565e23a36f6b561bba6bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1351d5e70dc274c72877295c1f0a1c90"><td class="memItemLeft" align="right" valign="top">static LogicalResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a1351d5e70dc274c72877295c1f0a1c90">exportVerilogImpl</a> (ModuleOp module, llvm::raw_ostream &amp;os)</td></tr>
<tr class="separator:a1351d5e70dc274c72877295c1f0a1c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aaa590631939d0bb6c446554463dbe7"><td class="memItemLeft" align="right" valign="top">static std::unique_ptr&lt; llvm::ToolOutputFile &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a3aaa590631939d0bb6c446554463dbe7">createOutputFile</a> (StringRef fileName, StringRef dirname, <a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">SharedEmitterState</a> &amp;emitter)</td></tr>
<tr class="separator:a3aaa590631939d0bb6c446554463dbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a76023b7c0a7958fdff7aedb2ed8106"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a8a76023b7c0a7958fdff7aedb2ed8106">createSplitOutputFile</a> (StringAttr fileName, <a class="el" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a> &amp;file, StringRef dirname, <a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">SharedEmitterState</a> &amp;emitter)</td></tr>
<tr class="separator:a8a76023b7c0a7958fdff7aedb2ed8106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a472f8b39f72d2797c37ac0bbd04e82ca"><td class="memItemLeft" align="right" valign="top">static LogicalResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a472f8b39f72d2797c37ac0bbd04e82ca">exportSplitVerilogImpl</a> (ModuleOp module, StringRef dirname)</td></tr>
<tr class="separator:a472f8b39f72d2797c37ac0bbd04e82ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a6f707d11205fbe92cfede085558f3fd7"><td class="memItemLeft" align="right" valign="top">StringRef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a6f707d11205fbe92cfede085558f3fd7">circtHeader</a> = &quot;circt_header.svh&quot;</td></tr>
<tr class="separator:a6f707d11205fbe92cfede085558f3fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd01cb72fbd1b060d171d841dfe0689d"><td class="memItemLeft" align="right" valign="top">StringRef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#afd01cb72fbd1b060d171d841dfe0689d">circtHeaderInclude</a> = &quot;`include \&quot;circt_header.svh\&quot;\n&quot;</td></tr>
<tr class="separator:afd01cb72fbd1b060d171d841dfe0689d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;export-verilog&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00068">68</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a75cca576b9d0ff04a114c6b9b401227b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75cca576b9d0ff04a114c6b9b401227b">&#9670;&nbsp;</a></span>BlockStatementCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a75cca576b9d0ff04a114c6b9b401227b">BlockStatementCount</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a75cca576b9d0ff04a114c6b9b401227bad7ed4ee1df437474d005188535f74875"></a>Zero&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a75cca576b9d0ff04a114c6b9b401227ba06c2cea18679d64399783748fa367bdd"></a>One&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a75cca576b9d0ff04a114c6b9b401227baf07822a97ba5ea7ff87d603b6a902971"></a>TwoOrMore&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00851">851</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a60329fae3d319128a61b757e2615470d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60329fae3d319128a61b757e2615470d">&#9670;&nbsp;</a></span>checkDominanceOfUsers()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool checkDominanceOfUsers </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if <code>op1</code> dominates users of <code>op2</code>. </p>
<p>TODO: Use MLIR DominanceInfo.</p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05410">5410</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<a id="a839d3d244521c3f4d2440db096b30217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a839d3d244521c3f4d2440db096b30217">&#9670;&nbsp;</a></span>collectAndUniqueLocations()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void collectAndUniqueLocations </td>
          <td>(</td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SmallPtrSetImpl&lt; Attribute &gt; &amp;&#160;</td>
          <td class="paramname"><em>locationSet</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pull apart any fused locations into the location set, such that they are uniqued. </p>
<p>Any other location type will be added as-is. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00500">500</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00654">LocationEmitter::Impl::emitLocationInfo()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00530">LocationEmitter::LocationEmitter()</a>.</p>

</div>
</div>
<a id="a16936366f03693fd546fd91a5e69461a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16936366f03693fd546fd91a5e69461a">&#9670;&nbsp;</a></span>compareLocs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int compareLocs </td>
          <td>(</td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>lhs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>rhs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00472">472</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00417">compareLocsImpl()</a>.</p>

</div>
</div>
<a id="a8cd6bf2cd475a1676a1652c547823bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cd6bf2cd475a1676a1652c547823bdc">&#9670;&nbsp;</a></span>compareLocsImpl() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int compareLocsImpl </td>
          <td>(</td>
          <td class="paramtype">mlir::CallSiteLoc&#160;</td>
          <td class="paramname"><em>lhs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">mlir::CallSiteLoc&#160;</td>
          <td class="paramname"><em>rhs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00433">433</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00472">compareLocs()</a>.</p>

</div>
</div>
<a id="ac74d133d16dd478127ec575f02f797d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac74d133d16dd478127ec575f02f797d2">&#9670;&nbsp;</a></span>compareLocsImpl() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int compareLocsImpl </td>
          <td>(</td>
          <td class="paramtype">mlir::FileLineColLoc&#160;</td>
          <td class="paramname"><em>lhs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">mlir::FileLineColLoc&#160;</td>
          <td class="paramname"><em>rhs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00424">424</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<a id="a513d62653c7d5536a7e15b97e02d8aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a513d62653c7d5536a7e15b97e02d8aa2">&#9670;&nbsp;</a></span>compareLocsImpl() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int compareLocsImpl </td>
          <td>(</td>
          <td class="paramtype">mlir::NameLoc&#160;</td>
          <td class="paramname"><em>lhs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">mlir::NameLoc&#160;</td>
          <td class="paramname"><em>rhs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00417">417</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00472">compareLocs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00445">dispatchCompareLocations()</a>.</p>

</div>
</div>
<a id="ab3d265af1b2e8d0b2d0a600b02cf4a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d265af1b2e8d0b2d0a600b02cf4a72">&#9670;&nbsp;</a></span>countStatements()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp.html#a75cca576b9d0ff04a114c6b9b401227b">BlockStatementCount</a> countStatements </td>
          <td>(</td>
          <td class="paramtype">Block &amp;&#160;</td>
          <td class="paramname"><em>block</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute how many statements are within this block, for begin/end markers. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00854">854</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00239">circt::ExportVerilog::isVerilogExpression()</a>.</p>

</div>
</div>
<a id="a3aaa590631939d0bb6c446554463dbe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aaa590631939d0bb6c446554463dbe7">&#9670;&nbsp;</a></span>createOutputFile()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::unique_ptr&lt;llvm::ToolOutputFile&gt; createOutputFile </td>
          <td>(</td>
          <td class="paramtype">StringRef&#160;</td>
          <td class="paramname"><em>fileName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">StringRef&#160;</td>
          <td class="paramname"><em>dirname</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">SharedEmitterState</a> &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06646">6646</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Path_8cpp_source.html#l00023">circt::appendPossiblyAbsolutePath()</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00339">circt::ExportVerilog::SharedEmitterState::designOp</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00357">circt::ExportVerilog::SharedEmitterState::encounteredError</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06672">createSplitOutputFile()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06694">exportSplitVerilogImpl()</a>.</p>

</div>
</div>
<a id="a8a76023b7c0a7958fdff7aedb2ed8106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a76023b7c0a7958fdff7aedb2ed8106">&#9670;&nbsp;</a></span>createSplitOutputFile()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void createSplitOutputFile </td>
          <td>(</td>
          <td class="paramtype">StringAttr&#160;</td>
          <td class="paramname"><em>fileName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structcirct_1_1ExportVerilog_1_1FileInfo.html">FileInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>file</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">StringRef&#160;</td>
          <td class="paramname"><em>dirname</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structcirct_1_1ExportVerilog_1_1SharedEmitterState.html">SharedEmitterState</a> &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06672">6672</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06361">circt::ExportVerilog::SharedEmitterState::collectOpsForFile()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06646">createOutputFile()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06446">circt::ExportVerilog::SharedEmitterState::emitOps()</a>, <a class="el" href="LoweringOptions_8h_source.html#l00103">circt::LoweringOptions::emitReplicatedOpsToHeader</a>, <a class="el" href="CalyxOps_8cpp_source.html#l00054">circt::calyx::direction::get()</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00364">circt::ExportVerilog::SharedEmitterState::options</a>.</p>

</div>
</div>
<a id="a45023c0bc487c53eca18af8a9e5455ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45023c0bc487c53eca18af8a9e5455ec">&#9670;&nbsp;</a></span>dispatchCompareLocations()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename TTargetLoc &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmlir_1_1FailureOr.html">FailureOr</a>&lt;int&gt; dispatchCompareLocations </td>
          <td>(</td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>lhs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>rhs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00445">445</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00417">compareLocsImpl()</a>.</p>

</div>
</div>
<a id="a15dd48e4f0e97b3929525ea447151add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15dd48e4f0e97b3929525ea447151add">&#9670;&nbsp;</a></span>emitDim()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitDim </td>
          <td>(</td>
          <td class="paramtype">Attribute&#160;</td>
          <td class="paramname"><em>width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">raw_ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ModuleEmitter &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>downTo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a single dimension. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01567">1567</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="CalyxOps_8cpp_source.html#l00054">circt::calyx::direction::get()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00122">getIntAttr()</a>, and <a class="el" href="FIRRTL_8cpp_source.html#l00036">width</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01611">emitDims()</a>.</p>

</div>
</div>
<a id="a66e0532b8428d67e864344ca1788543a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66e0532b8428d67e864344ca1788543a">&#9670;&nbsp;</a></span>emitDims()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitDims </td>
          <td>(</td>
          <td class="paramtype">ArrayRef&lt; Attribute &gt;&#160;</td>
          <td class="paramname"><em>dims</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">raw_ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ModuleEmitter &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a list of packed dimensions. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01611">1611</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01567">emitDim()</a>, and <a class="el" href="FIRRTL_8cpp_source.html#l00036">width</a>.</p>

</div>
</div>
<a id="a08ede5cf18565e23a36f6b561bba6bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ede5cf18565e23a36f6b561bba6bc2">&#9670;&nbsp;</a></span>emitOperation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitOperation </td>
          <td>(</td>
          <td class="paramtype">VerilogEmitterState &amp;&#160;</td>
          <td class="paramname"><em>state</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06420">6420</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06446">circt::ExportVerilog::SharedEmitterState::emitOps()</a>.</p>

</div>
</div>
<a id="ae74ef18dcdd1ac87167f2dc2a75c0adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae74ef18dcdd1ac87167f2dc2a75c0adb">&#9670;&nbsp;</a></span>emitSVAttributesImpl()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename PPS &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitSVAttributesImpl </td>
          <td>(</td>
          <td class="paramtype">PPS &amp;&#160;</td>
          <td class="paramname"><em>ps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ArrayAttr&#160;</td>
          <td class="paramname"><em>attrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>mayBreak</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit SystemVerilog attributes. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00952">952</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert()</a>.</p>

</div>
</div>
<a id="a5d06031b765276942747afa3e7b575cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d06031b765276942747afa3e7b575cd">&#9670;&nbsp;</a></span>emitZeroWidthIndexingValue()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename PPS &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitZeroWidthIndexingValue </td>
          <td>(</td>
          <td class="paramtype">PPS &amp;&#160;</td>
          <td class="paramname"><em>os</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emits a known-safe token that is legal when indexing into singleton arrays. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00218">218</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<a id="a472f8b39f72d2797c37ac0bbd04e82ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a472f8b39f72d2797c37ac0bbd04e82ca">&#9670;&nbsp;</a></span>exportSplitVerilogImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static LogicalResult exportSplitVerilogImpl </td>
          <td>(</td>
          <td class="paramtype">ModuleOp&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">StringRef&#160;</td>
          <td class="paramname"><em>dirname</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06694">6694</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="PortConverter_8cpp_source.html#l00017">append()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00070">circtHeader</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06646">createOutputFile()</a>, <a class="el" href="LoweringOptions_8h_source.html#l00103">circt::LoweringOptions::emitReplicatedOpsToHeader</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00357">circt::ExportVerilog::SharedEmitterState::encounteredError</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00350">circt::ExportVerilog::SharedEmitterState::fileLists</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00347">circt::ExportVerilog::SharedEmitterState::files</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06161">circt::ExportVerilog::SharedEmitterState::gatherFiles()</a>, <a class="el" href="CalyxOps_8cpp_source.html#l00054">circt::calyx::direction::get()</a>, <a class="el" href="LegalizeNames_8cpp_source.html#l00333">circt::ExportVerilog::legalizeGlobalNames()</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00364">circt::ExportVerilog::SharedEmitterState::options</a>.</p>

</div>
</div>
<a id="a1351d5e70dc274c72877295c1f0a1c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1351d5e70dc274c72877295c1f0a1c90">&#9670;&nbsp;</a></span>exportVerilogImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static LogicalResult exportVerilogImpl </td>
          <td>(</td>
          <td class="paramtype">ModuleOp&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">llvm::raw_ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06538">6538</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06361">circt::ExportVerilog::SharedEmitterState::collectOpsForFile()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06446">circt::ExportVerilog::SharedEmitterState::emitOps()</a>, <a class="el" href="LoweringOptions_8h_source.html#l00103">circt::LoweringOptions::emitReplicatedOpsToHeader</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00357">circt::ExportVerilog::SharedEmitterState::encounteredError</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00350">circt::ExportVerilog::SharedEmitterState::fileLists</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00347">circt::ExportVerilog::SharedEmitterState::files</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06161">circt::ExportVerilog::SharedEmitterState::gatherFiles()</a>, <a class="el" href="CalyxOps_8cpp_source.html#l00054">circt::calyx::direction::get()</a>, <a class="el" href="LegalizeNames_8cpp_source.html#l00333">circt::ExportVerilog::legalizeGlobalNames()</a>, <a class="el" href="ExportVerilogInternals_8h_source.html#l00364">circt::ExportVerilog::SharedEmitterState::options</a>, and <a class="el" href="ExportVerilogInternals_8h_source.html#l00343">circt::ExportVerilog::SharedEmitterState::rootFile</a>.</p>

</div>
</div>
<a id="af667e8de5bab0a25239f8a32d5286fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af667e8de5bab0a25239f8a32d5286fb2">&#9670;&nbsp;</a></span>findNestedElseIf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static IfOp findNestedElseIf </td>
          <td>(</td>
          <td class="paramtype">Block *&#160;</td>
          <td class="paramname"><em>elseBlock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Find a nested IfOp in an else block that can be printed as <code>else if</code> instead of nesting it into a new <code>begin</code> - <code>end</code> block. </p>
<p>The block must contain a single IfOp and optionally expressions which can be hoisted out. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00931">931</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="CombFolds_8cpp_source.html#l00103">hasSVAttributes()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00239">circt::ExportVerilog::isVerilogExpression()</a>.</p>

</div>
</div>
<a id="a9943f7d531c49829b842e61c6d93b951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9943f7d531c49829b842e61c6d93b951">&#9670;&nbsp;</a></span>getInputPortVerilogName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static StringRef getInputPortVerilogName </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>portArgNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the verilog name of the port for the module. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00229">229</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01007">getVerilogValueName()</a>.</p>

</div>
</div>
<a id="a19cc0f22e4f365eab516e232b86cac84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19cc0f22e4f365eab516e232b86cac84">&#9670;&nbsp;</a></span>getInt32Attr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static TypedAttr getInt32Attr </td>
          <td>(</td>
          <td class="paramtype">MLIRContext *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00118">118</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00254">getTypeDims()</a>.</p>

</div>
</div>
<a id="aad1ecd4251e40a8d1d33f0b5aa437658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1ecd4251e40a8d1d33f0b5aa437658">&#9670;&nbsp;</a></span>getIntAttr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static TypedAttr getIntAttr </td>
          <td>(</td>
          <td class="paramtype">MLIRContext *&#160;</td>
          <td class="paramname"><em>ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>t</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const APInt &amp;&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00122">122</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01567">emitDim()</a>.</p>

</div>
</div>
<a id="afd035864cc23bf418079342c081b5fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd035864cc23bf418079342c081b5fff">&#9670;&nbsp;</a></span>getNonOverlappingConcatSubrange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static ValueRange getNonOverlappingConcatSubrange </td>
          <td>(</td>
          <td class="paramtype">Value&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For a value <code>concat(..., delay(const(true), 1, 0))</code>, return <code>...</code>. </p>
<p>This is useful for emitting <code>(seq ##1 true) |-&gt; prop</code> as <code>seq |=&gt; prop</code>. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l03563">3563</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<a id="a757b55c0bea0451c21ff0b19557e1b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a757b55c0bea0451c21ff0b19557e1b46">&#9670;&nbsp;</a></span>getPortVerilogName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static StringRef getPortVerilogName </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>portArgNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the verilog name of the port for the module. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00223">223</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01394">circt::ExportVerilog::inferStructuralNameForTemporary()</a>.</p>

</div>
</div>
<a id="ad90565cccbd973dd9de297803696b7f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad90565cccbd973dd9de297803696b7f2">&#9670;&nbsp;</a></span>getSingleAssignAndCheckUsers()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class AssignTy &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static AssignTy getSingleAssignAndCheckUsers </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05390">5390</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<a id="a8b3dcdd828a80b60b3f1f2315e21d3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b3dcdd828a80b60b3f1f2315e21d3a8">&#9670;&nbsp;</a></span>getTypeDims()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getTypeDims </td>
          <td>(</td>
          <td class="paramtype">SmallVectorImpl&lt; Attribute &gt; &amp;&#160;</td>
          <td class="paramname"><em>dims</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Push this type's dimension into a vector. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00254">254</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00118">getInt32Attr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00284">haveMatchingDims()</a>.</p>

</div>
</div>
<a id="a051242a22c69988239ff65a10d64ea28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a051242a22c69988239ff65a10d64ea28">&#9670;&nbsp;</a></span>getVerilogDeclWord()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static StringRef getVerilogDeclWord </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;&#160;</td>
          <td class="paramname"><em>options</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the word (e.g. "reg") in Verilog to declare the specified thing. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00346">346</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert()</a>, <a class="el" href="LoweringOptions_8h_source.html#l00081">circt::LoweringOptions::disallowLocalVariables</a>, <a class="el" href="CHIRRTL_8cpp_source.html#l00029">elementType</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00335">hasStructType()</a>, and <a class="el" href="ESITypes_8cpp_source.html#l00184">circt::esi::innerType()</a>.</p>

</div>
</div>
<a id="a1ae0a1182866342c1f771be341265fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae0a1182866342c1f771be341265fd2">&#9670;&nbsp;</a></span>getVerilogValueName()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">StringRef getVerilogValueName </td>
          <td>(</td>
          <td class="paramtype">Value&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieve value's verilog name from IR. </p>
<p>The name must already have been added in pre-pass and passed through "hw.verilogName" attr. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01007">1007</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="CHIRRTL_8cpp.html#a3d3071d4df598249100e2e782ce857b2">assert()</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00229">getInputPortVerilogName()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00187">circt::ExportVerilog::getSymOpName()</a>.</p>

</div>
</div>
<a id="a211871773b534c3026acba98f5afe887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211871773b534c3026acba98f5afe887">&#9670;&nbsp;</a></span>hasStructType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasStructType </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if type has a struct type as a subtype. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00335">335</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00346">getVerilogDeclWord()</a>.</p>

</div>
</div>
<a id="ab9a9317321efbae796b8fe9d1b4bfefa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a9317321efbae796b8fe9d1b4bfefa">&#9670;&nbsp;</a></span>haveMatchingDims()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool haveMatchingDims </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>b</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True iff 'a' and 'b' have the same wire dims. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00284">284</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00254">getTypeDims()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00771">isExpressionUnableToInline()</a>.</p>

</div>
</div>
<a id="a185268e1e57f6d7131ca2464fbc4ce41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a185268e1e57f6d7131ca2464fbc4ce41">&#9670;&nbsp;</a></span>isDuplicatableExpression()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isDuplicatableExpression </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00159">159</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00132">isDuplicatableNullaryExpression()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00901">circt::ExportVerilog::isExpressionEmittedInline()</a>.</p>

</div>
</div>
<a id="af46e8bd0805b8543439ac158c90f7aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46e8bd0805b8543439ac158c90f7aee">&#9670;&nbsp;</a></span>isDuplicatableNullaryExpression()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isDuplicatableNullaryExpression </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true for nullary operations that are better emitted multiple times as inline expression (when they have multiple uses) rather than having a temporary wire. </p>
<p>This can only handle nullary expressions, because we don't want to replicate subtrees arbitrarily. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00132">132</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogInternals_8h_source.html#l00423">circt::ExportVerilog::isConstantExpression()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00159">isDuplicatableExpression()</a>.</p>

</div>
</div>
<a id="a6e93a66280d7039fb4c3e419786541b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e93a66280d7039fb4c3e419786541b3">&#9670;&nbsp;</a></span>isExpressionEmittedInlineIntoProceduralDeclaration()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isExpressionEmittedInlineIntoProceduralDeclaration </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">StmtEmitter &amp;&#160;</td>
          <td class="paramname"><em>stmtEmitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given an operation corresponding to a VerilogExpression, determine whether it is safe to emit inline into a 'localparam' or 'automatic logic' varaible initializer in a procedural region. </p>
<p>We can't emit exprs inline when they refer to something else that can't be emitted inline, when they're in a general #ifdef region, </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l05308">5308</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00901">circt::ExportVerilog::isExpressionEmittedInline()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00239">circt::ExportVerilog::isVerilogExpression()</a>.</p>

</div>
</div>
<a id="acc646ab5334e01278d10238e4f312748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc646ab5334e01278d10238e4f312748">&#9670;&nbsp;</a></span>isExpressionUnableToInline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isExpressionUnableToInline </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structcirct_1_1LoweringOptions.html">LoweringOptions</a> &amp;&#160;</td>
          <td class="paramname"><em>options</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if we are unable to ever inline the specified operation. </p>
<p>This happens because not all Verilog expressions are composable, notably you can only use bit selects like x[4:6] on simple expressions, you cannot use expressions in the sensitivity list of always blocks, etc. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00771">771</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="LoweringOptions_8h_source.html#l00069">circt::LoweringOptions::allowExprInEventControl</a>, <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00284">haveMatchingDims()</a>, and <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00744">isOkToBitSelectFrom()</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00901">circt::ExportVerilog::isExpressionEmittedInline()</a>.</p>

</div>
</div>
<a id="a46b7dc1d092fd335f4246ed44c905f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b7dc1d092fd335f4246ed44c905f7e">&#9670;&nbsp;</a></span>isOkToBitSelectFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isOkToBitSelectFrom </td>
          <td>(</td>
          <td class="paramtype">Value&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Most expressions are invalid to bit-select from in Verilog, but some things are ok. </p>
<p>Return true if it is ok to inline bitselect from the result of this expression. It is conservatively correct to return false. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00744">744</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00771">isExpressionUnableToInline()</a>.</p>

</div>
</div>
<a id="a859a3edbdf457da3dc404a11d6a70f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a859a3edbdf457da3dc404a11d6a70f18">&#9670;&nbsp;</a></span>isZeroExtension()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static Value isZeroExtension </td>
          <td>(</td>
          <td class="paramtype">Value&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specified extension is a zero extended version of another value, return the shorter value, otherwise return null. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l02484">2484</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">References <a class="el" href="CalyxOps_8cpp_source.html#l00539">concat()</a>.</p>

</div>
</div>
<a id="a5661acfbdf9b8f9c31d11dc64ffaa443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5661acfbdf9b8f9c31d11dc64ffaa443">&#9670;&nbsp;</a></span>printPackedTypeImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool printPackedTypeImpl </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">raw_ostream &amp;&#160;</td>
          <td class="paramname"><em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Location&#160;</td>
          <td class="paramname"><em>loc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SmallVectorImpl&lt; Attribute &gt; &amp;&#160;</td>
          <td class="paramname"><em>dims</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>implicitIntType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>singleBitDefaultType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ModuleEmitter &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>optionalAliasType</em> = <code>{}</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output the basic type that consists of packed and primitive types. </p>
<p>This is those to the left of the name in verilog. implicitIntType controls whether to print a base type for (logic) for inteters or whether the caller will have handled this (with logic, wire, reg, etc). optionalAliasType can be provided to perform any necessary alias-aware printing of 'type'.</p>
<p>Returns true when anything was printed out. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l01634">1634</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<a id="a1d584099b1e9ceac217ce999f355eafe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d584099b1e9ceac217ce999f355eafe">&#9670;&nbsp;</a></span>sortLocationVector()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename TVector &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void sortLocationVector </td>
          <td>(</td>
          <td class="paramtype">TVector &amp;&#160;</td>
          <td class="paramname"><em>vec</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00512">512</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00673">LocationEmitter::Impl::emitLocationSetInfoImpl()</a>.</p>

</div>
</div>
<a id="ac2fbc372d5e4a51fe5adfc0eaafceceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2fbc372d5e4a51fe5adfc0eaafceceb">&#9670;&nbsp;</a></span>stripUnpackedTypes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static Type stripUnpackedTypes </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a set of known nested types (those supported by this pass), strip off leading unpacked types. </p>
<p>This strips off portions of the type that are printed to the right of the name in verilog. </p>

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00323">323</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a6f707d11205fbe92cfede085558f3fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f707d11205fbe92cfede085558f3fd7">&#9670;&nbsp;</a></span>circtHeader</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">StringRef circtHeader = &quot;circt_header.svh&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00070">70</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06694">exportSplitVerilogImpl()</a>.</p>

</div>
</div>
<a id="afd01cb72fbd1b060d171d841dfe0689d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd01cb72fbd1b060d171d841dfe0689d">&#9670;&nbsp;</a></span>circtHeaderInclude</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">StringRef circtHeaderInclude = &quot;`include \&quot;circt_header.svh\&quot;\n&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l00071">71</a> of file <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html">ExportVerilog.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="Conversion_2ExportVerilog_2ExportVerilog_8cpp_source.html#l06361">circt::ExportVerilog::SharedEmitterState::collectOpsForFile()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Mar 28 2024 00:06:55 for CIRCT by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
