$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 8 # a [7:0] $end
  $var wire 8 $ relu_a [7:0] $end
  $scope module relu $end
   $var wire 8 % a [7:0] $end
   $var wire 8 & relu_a [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00011000 #
b00011000 $
b00011000 %
b00011000 &
#10
b01101111 #
b01101111 $
b01101111 %
b01101111 &
#20
b01000111 #
b01000111 $
b01000111 %
b01000111 &
#30
b01011011 #
b01011011 $
b01011011 %
b01011011 &
#40
b00110000 #
b00110000 $
b00110000 %
b00110000 &
#50
b01001010 #
b01001010 $
b01001010 %
b01001010 &
#60
b00111100 #
b00111100 $
b00111100 %
b00111100 &
#70
b10000101 #
b00000000 $
b10000101 %
b00000000 &
#80
b11111101 #
b11111101 %
#90
b00011111 #
b00011111 $
b00011111 %
b00011111 &
#100
b00000000 #
b00000000 $
b00000000 %
b00000000 &
#110
b00000001 #
b00000001 $
b00000001 %
b00000001 &
#120
b01111111 #
b01111111 $
b01111111 %
b01111111 &
#130
b10000000 #
b00000000 $
b10000000 %
b00000000 &
#140
b10000001 #
b10000001 %
#150
b10000010 #
b10000010 %
#160
b11111111 #
b11111111 %
#170
b11111010 #
b11111010 %
#180
b11110000 #
b11110000 %
#190
b11001000 #
b11001000 %
#210
#220
#230
#240
