Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Dec  6 15:05:19 2022
| Host         : brian-desktopPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proj_top_timing_summary_routed.rpt -pb proj_top_timing_summary_routed.pb -rpx proj_top_timing_summary_routed.rpx -warn_on_violation
| Design       : proj_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
 999997.812        0.000                      0                   20        0.252        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                 Period(ns)      Frequency(MHz)
-----        ------------                 ----------      --------------
sys_clk_pin  {0.000 5.000}                1000000.047     0.001           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin     999997.812         0.000                      0                   20         0.252         0.000                      0                   20         4.500         0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack   999997.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999997.812ns  (required time - arrival time)
  Source:                 SEG_CTL/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (sys_clk_pin rise@1000000.062ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 1000004.938 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  SEG_CTL/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.076    SEG_CTL/refresh_counter_reg_n_0_[1]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.750 r  SEG_CTL/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    SEG_CTL/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  SEG_CTL/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    SEG_CTL/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  SEG_CTL/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    SEG_CTL/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  SEG_CTL/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    SEG_CTL/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.426 r  SEG_CTL/refresh_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.426    SEG_CTL/refresh_counter_reg[16]_i_1_n_6
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk (IN)
                         net (fo=0)                   0.000 1000000.062    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508 1000004.875    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[17]/C
                         clock pessimism              0.274 1000005.125    
                         clock uncertainty           -0.035 1000005.062    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062 1000005.125    SEG_CTL/refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                      1000005.312    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                              999997.812    

Slack (MET) :             999997.812ns  (required time - arrival time)
  Source:                 SEG_CTL/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (sys_clk_pin rise@1000000.062ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 1000004.938 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  SEG_CTL/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.076    SEG_CTL/refresh_counter_reg_n_0_[1]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.750 r  SEG_CTL/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    SEG_CTL/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  SEG_CTL/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    SEG_CTL/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  SEG_CTL/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    SEG_CTL/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  SEG_CTL/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    SEG_CTL/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.405 r  SEG_CTL/refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.405    SEG_CTL/refresh_counter_reg[16]_i_1_n_4
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk (IN)
                         net (fo=0)                   0.000 1000000.062    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508 1000004.875    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
                         clock pessimism              0.274 1000005.125    
                         clock uncertainty           -0.035 1000005.062    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062 1000005.125    SEG_CTL/refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                      1000005.312    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                              999997.812    

Slack (MET) :             999997.938ns  (required time - arrival time)
  Source:                 SEG_CTL/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (sys_clk_pin rise@1000000.062ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 1000004.938 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  SEG_CTL/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.076    SEG_CTL/refresh_counter_reg_n_0_[1]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.750 r  SEG_CTL/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    SEG_CTL/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  SEG_CTL/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    SEG_CTL/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  SEG_CTL/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    SEG_CTL/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.312 r  SEG_CTL/refresh_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.312    SEG_CTL/refresh_counter_reg[12]_i_1_n_6
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk (IN)
                         net (fo=0)                   0.000 1000000.062    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507 1000004.875    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[13]/C
                         clock pessimism              0.274 1000005.125    
                         clock uncertainty           -0.035 1000005.062    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.062 1000005.125    SEG_CTL/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                      1000005.312    
                         arrival time                          -7.312    
  -------------------------------------------------------------------
                         slack                              999997.938    

Slack (MET) :             999997.938ns  (required time - arrival time)
  Source:                 SEG_CTL/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (sys_clk_pin rise@1000000.062ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 1000004.938 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  SEG_CTL/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.076    SEG_CTL/refresh_counter_reg_n_0_[1]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.750 r  SEG_CTL/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    SEG_CTL/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  SEG_CTL/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    SEG_CTL/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  SEG_CTL/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    SEG_CTL/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.291 r  SEG_CTL/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.291    SEG_CTL/refresh_counter_reg[12]_i_1_n_4
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk (IN)
                         net (fo=0)                   0.000 1000000.062    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507 1000004.875    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[15]/C
                         clock pessimism              0.274 1000005.125    
                         clock uncertainty           -0.035 1000005.062    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.062 1000005.125    SEG_CTL/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                      1000005.312    
                         arrival time                          -7.291    
  -------------------------------------------------------------------
                         slack                              999997.938    

Slack (MET) :             999997.938ns  (required time - arrival time)
  Source:                 SEG_CTL/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (sys_clk_pin rise@1000000.062ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 1000004.938 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  SEG_CTL/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.076    SEG_CTL/refresh_counter_reg_n_0_[1]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.750 r  SEG_CTL/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    SEG_CTL/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  SEG_CTL/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    SEG_CTL/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  SEG_CTL/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    SEG_CTL/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  SEG_CTL/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    SEG_CTL/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.315 r  SEG_CTL/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.315    SEG_CTL/refresh_counter_reg[16]_i_1_n_7
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk (IN)
                         net (fo=0)                   0.000 1000000.062    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508 1000004.875    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[16]/C
                         clock pessimism              0.274 1000005.125    
                         clock uncertainty           -0.035 1000005.062    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062 1000005.125    SEG_CTL/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                      1000005.312    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                              999997.938    

Slack (MET) :             999997.938ns  (required time - arrival time)
  Source:                 SEG_CTL/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (sys_clk_pin rise@1000000.062ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 1000004.938 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  SEG_CTL/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.076    SEG_CTL/refresh_counter_reg_n_0_[1]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.750 r  SEG_CTL/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    SEG_CTL/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  SEG_CTL/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    SEG_CTL/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  SEG_CTL/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    SEG_CTL/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.092 r  SEG_CTL/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.092    SEG_CTL/refresh_counter_reg[12]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.331 r  SEG_CTL/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.331    SEG_CTL/refresh_counter_reg[16]_i_1_n_5
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk (IN)
                         net (fo=0)                   0.000 1000000.062    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508 1000004.875    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[18]/C
                         clock pessimism              0.274 1000005.125    
                         clock uncertainty           -0.035 1000005.062    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.062 1000005.125    SEG_CTL/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                      1000005.312    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                              999997.938    

Slack (MET) :             999998.062ns  (required time - arrival time)
  Source:                 SEG_CTL/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (sys_clk_pin rise@1000000.062ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 1000004.938 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  SEG_CTL/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.076    SEG_CTL/refresh_counter_reg_n_0_[1]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.750 r  SEG_CTL/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    SEG_CTL/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  SEG_CTL/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    SEG_CTL/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.177 r  SEG_CTL/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.177    SEG_CTL/refresh_counter_reg[8]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  SEG_CTL/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk (IN)
                         net (fo=0)                   0.000 1000000.062    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505 1000004.875    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  SEG_CTL/refresh_counter_reg[11]/C
                         clock pessimism              0.274 1000005.125    
                         clock uncertainty           -0.035 1000005.062    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)        0.062 1000005.125    SEG_CTL/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                      1000005.312    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                              999998.062    

Slack (MET) :             999998.062ns  (required time - arrival time)
  Source:                 SEG_CTL/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (sys_clk_pin rise@1000000.062ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 1000004.938 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  SEG_CTL/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.076    SEG_CTL/refresh_counter_reg_n_0_[1]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.750 r  SEG_CTL/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    SEG_CTL/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  SEG_CTL/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    SEG_CTL/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  SEG_CTL/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    SEG_CTL/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.201 r  SEG_CTL/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.201    SEG_CTL/refresh_counter_reg[12]_i_1_n_7
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk (IN)
                         net (fo=0)                   0.000 1000000.062    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507 1000004.875    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[12]/C
                         clock pessimism              0.274 1000005.125    
                         clock uncertainty           -0.035 1000005.062    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.062 1000005.125    SEG_CTL/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                      1000005.312    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                              999998.062    

Slack (MET) :             999998.062ns  (required time - arrival time)
  Source:                 SEG_CTL/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (sys_clk_pin rise@1000000.062ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 1000004.938 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  SEG_CTL/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.076    SEG_CTL/refresh_counter_reg_n_0_[1]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.750 r  SEG_CTL/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    SEG_CTL/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  SEG_CTL/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    SEG_CTL/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.978 r  SEG_CTL/refresh_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.978    SEG_CTL/refresh_counter_reg[8]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.217 r  SEG_CTL/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.217    SEG_CTL/refresh_counter_reg[12]_i_1_n_5
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk (IN)
                         net (fo=0)                   0.000 1000000.062    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507 1000004.875    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[14]/C
                         clock pessimism              0.274 1000005.125    
                         clock uncertainty           -0.035 1000005.062    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.062 1000005.125    SEG_CTL/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                      1000005.312    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                              999998.062    

Slack (MET) :             999998.062ns  (required time - arrival time)
  Source:                 SEG_CTL/refresh_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000.062ns  (sys_clk_pin rise@1000000.062ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 1000004.938 - 1000000.062 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  SEG_CTL/refresh_counter_reg[1]/Q
                         net (fo=1, routed)           0.480     6.076    SEG_CTL/refresh_counter_reg_n_0_[1]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.750 r  SEG_CTL/refresh_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.750    SEG_CTL/refresh_counter_reg[0]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.864 r  SEG_CTL/refresh_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    SEG_CTL/refresh_counter_reg[4]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.198 r  SEG_CTL/refresh_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.198    SEG_CTL/refresh_counter_reg[8]_i_1_n_6
    SLICE_X65Y27         FDRE                                         r  SEG_CTL/refresh_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1000000.062 1000000.062 r  
    W5                                                0.000 1000000.062 r  clk (IN)
                         net (fo=0)                   0.000 1000000.062    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 1000001.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 1000003.312    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 1000003.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505 1000004.875    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  SEG_CTL/refresh_counter_reg[9]/C
                         clock pessimism              0.274 1000005.125    
                         clock uncertainty           -0.035 1000005.062    
    SLICE_X65Y27         FDRE (Setup_fdre_C_D)        0.062 1000005.125    SEG_CTL/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                      1000005.312    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                              999998.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEG_CTL/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  SEG_CTL/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SEG_CTL/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    SEG_CTL/refresh_counter_reg_n_0_[11]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  SEG_CTL/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    SEG_CTL/refresh_counter_reg[8]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  SEG_CTL/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  SEG_CTL/refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    SEG_CTL/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEG_CTL/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SEG_CTL/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    SEG_CTL/refresh_counter_reg_n_0_[15]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  SEG_CTL/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    SEG_CTL/refresh_counter_reg[12]_i_1_n_4
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    SEG_CTL/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEG_CTL/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  SEG_CTL/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.714    SEG_CTL/refresh_counter_reg_n_0_[3]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  SEG_CTL/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    SEG_CTL/refresh_counter_reg[0]_i_1_n_4
    SLICE_X65Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    SEG_CTL/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEG_CTL/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  SEG_CTL/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SEG_CTL/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.715    SEG_CTL/refresh_counter_reg_n_0_[7]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  SEG_CTL/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    SEG_CTL/refresh_counter_reg[4]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  SEG_CTL/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  SEG_CTL/refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    SEG_CTL/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEG_CTL/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SEG_CTL/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    SEG_CTL/refresh_counter_reg_n_0_[12]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  SEG_CTL/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    SEG_CTL/refresh_counter_reg[12]_i_1_n_7
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    SEG_CTL/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEG_CTL/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  SEG_CTL/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  SEG_CTL/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.712    SEG_CTL/refresh_counter_reg_n_0_[4]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  SEG_CTL/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    SEG_CTL/refresh_counter_reg[4]_i_1_n_7
    SLICE_X65Y26         FDRE                                         r  SEG_CTL/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  SEG_CTL/refresh_counter_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    SEG_CTL/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEG_CTL/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  SEG_CTL/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SEG_CTL/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.714    SEG_CTL/refresh_counter_reg_n_0_[8]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  SEG_CTL/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    SEG_CTL/refresh_counter_reg[8]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  SEG_CTL/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  SEG_CTL/refresh_counter_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    SEG_CTL/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEG_CTL/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  SEG_CTL/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.715    SEG_CTL/refresh_counter_reg_n_0_[16]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  SEG_CTL/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.830    SEG_CTL/refresh_counter_reg[16]_i_1_n_7
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[16]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    SEG_CTL/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEG_CTL/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  SEG_CTL/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SEG_CTL/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     1.719    SEG_CTL/refresh_counter_reg_n_0_[10]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  SEG_CTL/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    SEG_CTL/refresh_counter_reg[8]_i_1_n_5
    SLICE_X65Y27         FDRE                                         r  SEG_CTL/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  SEG_CTL/refresh_counter_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    SEG_CTL/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SEG_CTL/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            SEG_CTL/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  SEG_CTL/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.719    SEG_CTL/refresh_counter_reg_n_0_[14]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  SEG_CTL/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    SEG_CTL/refresh_counter_reg[12]_i_1_n_5
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  SEG_CTL/refresh_counter_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    SEG_CTL/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         1000000.062
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)   Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000000.047  999997.836  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1000000.047  999999.000  SLICE_X65Y25   SEG_CTL/refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000.047  999999.000  SLICE_X65Y27   SEG_CTL/refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000.047  999999.000  SLICE_X65Y27   SEG_CTL/refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000.047  999999.000  SLICE_X65Y28   SEG_CTL/refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000.047  999999.000  SLICE_X65Y28   SEG_CTL/refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000.047  999999.000  SLICE_X65Y28   SEG_CTL/refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000.047  999999.000  SLICE_X65Y28   SEG_CTL/refresh_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000.047  999999.000  SLICE_X65Y29   SEG_CTL/refresh_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000000.047  999999.000  SLICE_X65Y29   SEG_CTL/refresh_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         999995.042   999994.576  SLICE_X65Y25   SEG_CTL/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         999995.042   999994.576  SLICE_X65Y27   SEG_CTL/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         999995.042   999994.576  SLICE_X65Y27   SEG_CTL/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         999995.042   999994.576  SLICE_X65Y28   SEG_CTL/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         999995.042   999994.576  SLICE_X65Y28   SEG_CTL/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         999995.042   999994.576  SLICE_X65Y28   SEG_CTL/refresh_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         999995.042   999994.576  SLICE_X65Y28   SEG_CTL/refresh_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         999995.042   999994.576  SLICE_X65Y29   SEG_CTL/refresh_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         999995.042   999994.576  SLICE_X65Y29   SEG_CTL/refresh_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         999995.042   999994.576  SLICE_X65Y29   SEG_CTL/refresh_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000        4.500       SLICE_X65Y25   SEG_CTL/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000        4.500       SLICE_X65Y25   SEG_CTL/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000        4.500       SLICE_X65Y27   SEG_CTL/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000        4.500       SLICE_X65Y27   SEG_CTL/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000        4.500       SLICE_X65Y27   SEG_CTL/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000        4.500       SLICE_X65Y27   SEG_CTL/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000        4.500       SLICE_X65Y28   SEG_CTL/refresh_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000        4.500       SLICE_X65Y28   SEG_CTL/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000        4.500       SLICE_X65Y28   SEG_CTL/refresh_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000        4.500       SLICE_X65Y28   SEG_CTL/refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.028ns  (logic 4.329ns (61.594%)  route 2.699ns (38.406%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  SEG_CTL/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.873     6.476    SEG_CTL/p_0_in[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.146     6.622 r  SEG_CTL/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.826     8.448    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    12.175 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.175    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 4.335ns (61.848%)  route 2.674ns (38.152%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  SEG_CTL/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.865     6.468    SEG_CTL/p_0_in[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.152     6.620 r  SEG_CTL/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.809     8.428    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727    12.155 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.155    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.880ns  (logic 4.090ns (59.453%)  route 2.790ns (40.547%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  SEG_CTL/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.865     6.468    SEG_CTL/p_0_in[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.592 r  SEG_CTL/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.924     8.516    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.026 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.026    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.630ns  (logic 4.079ns (61.527%)  route 2.551ns (38.473%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  SEG_CTL/refresh_counter_reg[18]/Q
                         net (fo=5, routed)           0.873     6.476    SEG_CTL/p_0_in[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.600 r  SEG_CTL/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.677     8.277    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.776 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.776    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.386ns (70.478%)  route 0.581ns (29.522%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=5, routed)           0.252     1.862    SEG_CTL/p_0_in[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.907 r  SEG_CTL/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.236    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.436 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.436    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.475ns (70.229%)  route 0.625ns (29.771%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=5, routed)           0.252     1.862    SEG_CTL/p_0_in[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.044     1.906 r  SEG_CTL/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.279    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     3.569 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.569    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.463ns (69.634%)  route 0.638ns (30.366%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=5, routed)           0.247     1.857    SEG_CTL/p_0_in[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.902 r  SEG_CTL/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.293    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     3.570 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.570    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=1000000.062ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.397ns (66.292%)  route 0.711ns (33.708%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    SEG_CTL/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=5, routed)           0.247     1.857    SEG_CTL/p_0_in[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.902 r  SEG_CTL/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.463     2.366    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.577 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.577    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





