---
templateKey: 'blog-post'
title: 'Scripting Vivado Designs with Tcl'
date: 2018-07-07
description: >-
    Learn how to create faster building and more reproducible FPGA designs that can be built across multiple versions of Vivado through using a Tcl-based workflow. This workflow is also much easier to put under source control.
tags:
  - Xilinx
  - Vivado
  - Tcl
published: false
---
##Why use a Tcl-based Workflow?

##Using IP

##Using Block Designs (IP Integrator)