
NetworkedProgrammer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000019bc  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  004019bc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00000504  2000043c  00401df8  0002043c  2**2
                  ALLOC
  3 .stack        00003000  20000940  004022fc  0002043c  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020466  2**0
                  CONTENTS, READONLY
  6 .debug_info   00011119  00000000  00000000  000204bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000026f0  00000000  00000000  000315d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00003c59  00000000  00000000  00033cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000008c0  00000000  00000000  00037921  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000828  00000000  00000000  000381e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00005680  00000000  00000000  00038a09  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000b29a  00000000  00000000  0003e089  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0004c75a  00000000  00000000  00049323  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001564  00000000  00000000  00095a80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	40 39 00 20 59 0d 40 00 55 0d 40 00 55 0d 40 00     @9. Y.@.U.@.U.@.
  400010:	55 0d 40 00 55 0d 40 00 55 0d 40 00 00 00 00 00     U.@.U.@.U.@.....
	...
  40002c:	55 0d 40 00 55 0d 40 00 00 00 00 00 55 0d 40 00     U.@.U.@.....U.@.
  40003c:	55 0d 40 00 55 0d 40 00 55 0d 40 00 55 0d 40 00     U.@.U.@.U.@.U.@.
  40004c:	55 0d 40 00 55 0d 40 00 55 0d 40 00 55 0d 40 00     U.@.U.@.U.@.U.@.
  40005c:	00 00 00 00 55 0d 40 00 55 0d 40 00 00 00 00 00     ....U.@.U.@.....
  40006c:	11 02 40 00 25 02 40 00 00 00 00 00 6d 04 40 00     ..@.%.@.....m.@.
  40007c:	55 0d 40 00 00 00 00 00 00 00 00 00 55 0d 40 00     U.@.........U.@.
  40008c:	55 0d 40 00 55 0d 40 00 55 0d 40 00 55 0d 40 00     U.@.U.@.U.@.U.@.
  40009c:	a5 03 40 00 55 0d 40 00 55 0d 40 00 00 00 00 00     ..@.U.@.U.@.....
	...
  4000b4:	55 0d 40 00 55 0d 40 00 55 0d 40 00 55 0d 40 00     U.@.U.@.U.@.U.@.
  4000c4:	55 0d 40 00 55 0d 40 00                             U.@.U.@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000043c 	.word	0x2000043c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004019bc 	.word	0x004019bc

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	004019bc 	.word	0x004019bc
  40012c:	20000440 	.word	0x20000440
  400130:	004019bc 	.word	0x004019bc
  400134:	00000000 	.word	0x00000000

00400138 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40013c:	4681      	mov	r9, r0
  40013e:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400140:	4b12      	ldr	r3, [pc, #72]	; (40018c <pio_handler_process+0x54>)
  400142:	4798      	blx	r3
  400144:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400146:	4648      	mov	r0, r9
  400148:	4b11      	ldr	r3, [pc, #68]	; (400190 <pio_handler_process+0x58>)
  40014a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40014c:	4005      	ands	r5, r0
  40014e:	d013      	beq.n	400178 <pio_handler_process+0x40>
  400150:	4c10      	ldr	r4, [pc, #64]	; (400194 <pio_handler_process+0x5c>)
  400152:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400156:	e003      	b.n	400160 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400158:	42b4      	cmp	r4, r6
  40015a:	d00d      	beq.n	400178 <pio_handler_process+0x40>
  40015c:	3410      	adds	r4, #16
		while (status != 0) {
  40015e:	b15d      	cbz	r5, 400178 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400160:	6820      	ldr	r0, [r4, #0]
  400162:	42b8      	cmp	r0, r7
  400164:	d1f8      	bne.n	400158 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400166:	6861      	ldr	r1, [r4, #4]
  400168:	4229      	tst	r1, r5
  40016a:	d0f5      	beq.n	400158 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40016c:	68e3      	ldr	r3, [r4, #12]
  40016e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400170:	6863      	ldr	r3, [r4, #4]
  400172:	ea25 0503 	bic.w	r5, r5, r3
  400176:	e7ef      	b.n	400158 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400178:	4b07      	ldr	r3, [pc, #28]	; (400198 <pio_handler_process+0x60>)
  40017a:	681b      	ldr	r3, [r3, #0]
  40017c:	b123      	cbz	r3, 400188 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  40017e:	4b07      	ldr	r3, [pc, #28]	; (40019c <pio_handler_process+0x64>)
  400180:	681b      	ldr	r3, [r3, #0]
  400182:	b10b      	cbz	r3, 400188 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400184:	4648      	mov	r0, r9
  400186:	4798      	blx	r3
  400188:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40018c:	00400a05 	.word	0x00400a05
  400190:	00400a09 	.word	0x00400a09
  400194:	20000458 	.word	0x20000458
  400198:	20000918 	.word	0x20000918
  40019c:	200004cc 	.word	0x200004cc

004001a0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4001a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4001a2:	4c18      	ldr	r4, [pc, #96]	; (400204 <pio_handler_set+0x64>)
  4001a4:	6826      	ldr	r6, [r4, #0]
  4001a6:	2e06      	cmp	r6, #6
  4001a8:	d829      	bhi.n	4001fe <pio_handler_set+0x5e>
  4001aa:	f04f 0c00 	mov.w	ip, #0
  4001ae:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4001b0:	4f15      	ldr	r7, [pc, #84]	; (400208 <pio_handler_set+0x68>)
  4001b2:	e004      	b.n	4001be <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4001b4:	3401      	adds	r4, #1
  4001b6:	b2e4      	uxtb	r4, r4
  4001b8:	46a4      	mov	ip, r4
  4001ba:	42a6      	cmp	r6, r4
  4001bc:	d309      	bcc.n	4001d2 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  4001be:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4001c0:	0125      	lsls	r5, r4, #4
  4001c2:	597d      	ldr	r5, [r7, r5]
  4001c4:	428d      	cmp	r5, r1
  4001c6:	d1f5      	bne.n	4001b4 <pio_handler_set+0x14>
  4001c8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4001cc:	686d      	ldr	r5, [r5, #4]
  4001ce:	4295      	cmp	r5, r2
  4001d0:	d1f0      	bne.n	4001b4 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4001d2:	4d0d      	ldr	r5, [pc, #52]	; (400208 <pio_handler_set+0x68>)
  4001d4:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4001d8:	eb05 040e 	add.w	r4, r5, lr
  4001dc:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4001e0:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4001e2:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4001e4:	9906      	ldr	r1, [sp, #24]
  4001e6:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4001e8:	3601      	adds	r6, #1
  4001ea:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  4001ec:	bf04      	itt	eq
  4001ee:	4905      	ldreq	r1, [pc, #20]	; (400204 <pio_handler_set+0x64>)
  4001f0:	600e      	streq	r6, [r1, #0]
  4001f2:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4001f4:	461a      	mov	r2, r3
  4001f6:	4b05      	ldr	r3, [pc, #20]	; (40020c <pio_handler_set+0x6c>)
  4001f8:	4798      	blx	r3

	return 0;
  4001fa:	2000      	movs	r0, #0
  4001fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  4001fe:	2001      	movs	r0, #1
}
  400200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400202:	bf00      	nop
  400204:	200004c8 	.word	0x200004c8
  400208:	20000458 	.word	0x20000458
  40020c:	004009d3 	.word	0x004009d3

00400210 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400210:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400212:	210b      	movs	r1, #11
  400214:	4801      	ldr	r0, [pc, #4]	; (40021c <PIOA_Handler+0xc>)
  400216:	4b02      	ldr	r3, [pc, #8]	; (400220 <PIOA_Handler+0x10>)
  400218:	4798      	blx	r3
  40021a:	bd08      	pop	{r3, pc}
  40021c:	400e0e00 	.word	0x400e0e00
  400220:	00400139 	.word	0x00400139

00400224 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400224:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400226:	210c      	movs	r1, #12
  400228:	4801      	ldr	r0, [pc, #4]	; (400230 <PIOB_Handler+0xc>)
  40022a:	4b02      	ldr	r3, [pc, #8]	; (400234 <PIOB_Handler+0x10>)
  40022c:	4798      	blx	r3
  40022e:	bd08      	pop	{r3, pc}
  400230:	400e1000 	.word	0x400e1000
  400234:	00400139 	.word	0x00400139

00400238 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400238:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40023a:	010b      	lsls	r3, r1, #4
  40023c:	4293      	cmp	r3, r2
  40023e:	d914      	bls.n	40026a <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400240:	00c9      	lsls	r1, r1, #3
  400242:	084b      	lsrs	r3, r1, #1
  400244:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400248:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40024c:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40024e:	1e5c      	subs	r4, r3, #1
  400250:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400254:	428c      	cmp	r4, r1
  400256:	d901      	bls.n	40025c <usart_set_async_baudrate+0x24>
		return 1;
  400258:	2001      	movs	r0, #1
  40025a:	e017      	b.n	40028c <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40025c:	6841      	ldr	r1, [r0, #4]
  40025e:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400262:	6041      	str	r1, [r0, #4]
  400264:	e00c      	b.n	400280 <usart_set_async_baudrate+0x48>
		return 1;
  400266:	2001      	movs	r0, #1
  400268:	e010      	b.n	40028c <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40026a:	0859      	lsrs	r1, r3, #1
  40026c:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400270:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400274:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400276:	1e5c      	subs	r4, r3, #1
  400278:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40027c:	428c      	cmp	r4, r1
  40027e:	d8f2      	bhi.n	400266 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400280:	0412      	lsls	r2, r2, #16
  400282:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400286:	431a      	orrs	r2, r3
  400288:	6202      	str	r2, [r0, #32]

	return 0;
  40028a:	2000      	movs	r0, #0
}
  40028c:	bc10      	pop	{r4}
  40028e:	4770      	bx	lr

00400290 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400290:	4b0a      	ldr	r3, [pc, #40]	; (4002bc <usart_reset+0x2c>)
  400292:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400296:	2300      	movs	r3, #0
  400298:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40029a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40029c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40029e:	2388      	movs	r3, #136	; 0x88
  4002a0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4002a2:	2324      	movs	r3, #36	; 0x24
  4002a4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4002a6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4002aa:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4002ac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4002b0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_DTRDIS;
  4002b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4002b6:	6003      	str	r3, [r0, #0]
  4002b8:	4770      	bx	lr
  4002ba:	bf00      	nop
  4002bc:	55534100 	.word	0x55534100

004002c0 <usart_init_rs232>:
{
  4002c0:	b570      	push	{r4, r5, r6, lr}
  4002c2:	4605      	mov	r5, r0
  4002c4:	460c      	mov	r4, r1
  4002c6:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4002c8:	4b0f      	ldr	r3, [pc, #60]	; (400308 <usart_init_rs232+0x48>)
  4002ca:	4798      	blx	r3
	ul_reg_val = 0;
  4002cc:	2200      	movs	r2, #0
  4002ce:	4b0f      	ldr	r3, [pc, #60]	; (40030c <usart_init_rs232+0x4c>)
  4002d0:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4002d2:	b1a4      	cbz	r4, 4002fe <usart_init_rs232+0x3e>
  4002d4:	4632      	mov	r2, r6
  4002d6:	6821      	ldr	r1, [r4, #0]
  4002d8:	4628      	mov	r0, r5
  4002da:	4b0d      	ldr	r3, [pc, #52]	; (400310 <usart_init_rs232+0x50>)
  4002dc:	4798      	blx	r3
  4002de:	4602      	mov	r2, r0
  4002e0:	b978      	cbnz	r0, 400302 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4002e2:	6863      	ldr	r3, [r4, #4]
  4002e4:	68a1      	ldr	r1, [r4, #8]
  4002e6:	430b      	orrs	r3, r1
  4002e8:	6921      	ldr	r1, [r4, #16]
  4002ea:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4002ec:	68e1      	ldr	r1, [r4, #12]
  4002ee:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4002f0:	4906      	ldr	r1, [pc, #24]	; (40030c <usart_init_rs232+0x4c>)
  4002f2:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4002f4:	6869      	ldr	r1, [r5, #4]
  4002f6:	430b      	orrs	r3, r1
  4002f8:	606b      	str	r3, [r5, #4]
}
  4002fa:	4610      	mov	r0, r2
  4002fc:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4002fe:	2201      	movs	r2, #1
  400300:	e7fb      	b.n	4002fa <usart_init_rs232+0x3a>
  400302:	2201      	movs	r2, #1
  400304:	e7f9      	b.n	4002fa <usart_init_rs232+0x3a>
  400306:	bf00      	nop
  400308:	00400291 	.word	0x00400291
  40030c:	200004d0 	.word	0x200004d0
  400310:	00400239 	.word	0x00400239

00400314 <usart_init_hw_handshaking>:
{
  400314:	b510      	push	{r4, lr}
  400316:	4604      	mov	r4, r0
	if (usart_init_rs232(p_usart, p_usart_opt, ul_mck)) {
  400318:	4b06      	ldr	r3, [pc, #24]	; (400334 <usart_init_hw_handshaking+0x20>)
  40031a:	4798      	blx	r3
  40031c:	b940      	cbnz	r0, 400330 <usart_init_hw_handshaking+0x1c>
  40031e:	4602      	mov	r2, r0
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USART_MODE_Msk) |
  400320:	6863      	ldr	r3, [r4, #4]
  400322:	f023 030f 	bic.w	r3, r3, #15
  400326:	f043 0302 	orr.w	r3, r3, #2
  40032a:	6063      	str	r3, [r4, #4]
}
  40032c:	4610      	mov	r0, r2
  40032e:	bd10      	pop	{r4, pc}
		return 1;
  400330:	2201      	movs	r2, #1
  400332:	e7fb      	b.n	40032c <usart_init_hw_handshaking+0x18>
  400334:	004002c1 	.word	0x004002c1

00400338 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400338:	2340      	movs	r3, #64	; 0x40
  40033a:	6003      	str	r3, [r0, #0]
  40033c:	4770      	bx	lr

0040033e <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40033e:	2310      	movs	r3, #16
  400340:	6003      	str	r3, [r0, #0]
  400342:	4770      	bx	lr

00400344 <usart_enable_interrupt>:
	p_usart->US_IER = ul_sources;
  400344:	6081      	str	r1, [r0, #8]
  400346:	4770      	bx	lr

00400348 <usart_disable_interrupt>:
	p_usart->US_IDR = ul_sources;
  400348:	60c1      	str	r1, [r0, #12]
  40034a:	4770      	bx	lr

0040034c <usart_get_status>:
	return p_usart->US_CSR;
  40034c:	6940      	ldr	r0, [r0, #20]
}
  40034e:	4770      	bx	lr

00400350 <usart_putchar>:
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400350:	6943      	ldr	r3, [r0, #20]
  400352:	f013 0f02 	tst.w	r3, #2
  400356:	d0fb      	beq.n	400350 <usart_putchar>
	p_usart->US_THR = US_THR_TXCHR(c);
  400358:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40035c:	61c1      	str	r1, [r0, #28]
}
  40035e:	2000      	movs	r0, #0
  400360:	4770      	bx	lr
	...

00400364 <usart_write_line>:
{
  400364:	b570      	push	{r4, r5, r6, lr}
  400366:	460c      	mov	r4, r1
	while (*string != '\0') {
  400368:	7809      	ldrb	r1, [r1, #0]
  40036a:	b139      	cbz	r1, 40037c <usart_write_line+0x18>
  40036c:	4605      	mov	r5, r0
		usart_putchar(p_usart, *string++);
  40036e:	4e04      	ldr	r6, [pc, #16]	; (400380 <usart_write_line+0x1c>)
  400370:	4628      	mov	r0, r5
  400372:	47b0      	blx	r6
	while (*string != '\0') {
  400374:	f814 1f01 	ldrb.w	r1, [r4, #1]!
  400378:	2900      	cmp	r1, #0
  40037a:	d1f9      	bne.n	400370 <usart_write_line+0xc>
  40037c:	bd70      	pop	{r4, r5, r6, pc}
  40037e:	bf00      	nop
  400380:	00400351 	.word	0x00400351

00400384 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400384:	6943      	ldr	r3, [r0, #20]
  400386:	f013 0f01 	tst.w	r3, #1
  40038a:	d005      	beq.n	400398 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40038c:	6983      	ldr	r3, [r0, #24]
  40038e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400392:	600b      	str	r3, [r1, #0]
	return 0;
  400394:	2000      	movs	r0, #0
  400396:	4770      	bx	lr
		return 1;
  400398:	2001      	movs	r0, #1
}
  40039a:	4770      	bx	lr

0040039c <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  40039c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4003a0:	6043      	str	r3, [r0, #4]
  4003a2:	4770      	bx	lr

004003a4 <TC0_Handler>:
 */ 

#include "timer_interface.h"

void TC0_Handler(void)
{
  4003a4:	b508      	push	{r3, lr}
	uint32_t ul_status;

	// Read TC0 status.
	ul_status = tc_get_status(TC0, 0);
  4003a6:	2100      	movs	r1, #0
  4003a8:	4805      	ldr	r0, [pc, #20]	; (4003c0 <TC0_Handler+0x1c>)
  4003aa:	4b06      	ldr	r3, [pc, #24]	; (4003c4 <TC0_Handler+0x20>)
  4003ac:	4798      	blx	r3

	// RC compare.
	if ((ul_status & TC_SR_CPCS) == TC_SR_CPCS) {
  4003ae:	f010 0f10 	tst.w	r0, #16
  4003b2:	d004      	beq.n	4003be <TC0_Handler+0x1a>
		counts++;
  4003b4:	4a04      	ldr	r2, [pc, #16]	; (4003c8 <TC0_Handler+0x24>)
  4003b6:	7813      	ldrb	r3, [r2, #0]
  4003b8:	3301      	adds	r3, #1
  4003ba:	b2db      	uxtb	r3, r3
  4003bc:	7013      	strb	r3, [r2, #0]
  4003be:	bd08      	pop	{r3, pc}
  4003c0:	40010000 	.word	0x40010000
  4003c4:	00400c99 	.word	0x00400c99
  4003c8:	200004d4 	.word	0x200004d4

004003cc <configure_tc>:
	}
}

void configure_tc(void)
{
  4003cc:	b530      	push	{r4, r5, lr}
  4003ce:	b085      	sub	sp, #20

	// Get system clock.
	ul_sysclk = sysclk_get_cpu_hz();

	// Configure PMC.
	pmc_enable_periph_clk(ID_TC0);
  4003d0:	2017      	movs	r0, #23
  4003d2:	4b14      	ldr	r3, [pc, #80]	; (400424 <configure_tc+0x58>)
  4003d4:	4798      	blx	r3

	// Configure TC for a 1Hz frequency and trigger on RC compare.
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4003d6:	4d14      	ldr	r5, [pc, #80]	; (400428 <configure_tc+0x5c>)
  4003d8:	9500      	str	r5, [sp, #0]
  4003da:	ab02      	add	r3, sp, #8
  4003dc:	aa03      	add	r2, sp, #12
  4003de:	4629      	mov	r1, r5
  4003e0:	2001      	movs	r0, #1
  4003e2:	4c12      	ldr	r4, [pc, #72]	; (40042c <configure_tc+0x60>)
  4003e4:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  4003e6:	4c12      	ldr	r4, [pc, #72]	; (400430 <configure_tc+0x64>)
  4003e8:	9a02      	ldr	r2, [sp, #8]
  4003ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4003ee:	2100      	movs	r1, #0
  4003f0:	4620      	mov	r0, r4
  4003f2:	4b10      	ldr	r3, [pc, #64]	; (400434 <configure_tc+0x68>)
  4003f4:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
  4003f6:	9a03      	ldr	r2, [sp, #12]
  4003f8:	fbb5 f2f2 	udiv	r2, r5, r2
  4003fc:	2100      	movs	r1, #0
  4003fe:	4620      	mov	r0, r4
  400400:	4b0d      	ldr	r3, [pc, #52]	; (400438 <configure_tc+0x6c>)
  400402:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400404:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400408:	4b0c      	ldr	r3, [pc, #48]	; (40043c <configure_tc+0x70>)
  40040a:	601a      	str	r2, [r3, #0]

	// Configure and enable interrupt on RC compare.
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  40040c:	2210      	movs	r2, #16
  40040e:	2100      	movs	r1, #0
  400410:	4620      	mov	r0, r4
  400412:	4b0b      	ldr	r3, [pc, #44]	; (400440 <configure_tc+0x74>)
  400414:	4798      	blx	r3
	
	// Start the timer
	tc_start(TC0, 0);
  400416:	2100      	movs	r1, #0
  400418:	4620      	mov	r0, r4
  40041a:	4b0a      	ldr	r3, [pc, #40]	; (400444 <configure_tc+0x78>)
  40041c:	4798      	blx	r3
  40041e:	b005      	add	sp, #20
  400420:	bd30      	pop	{r4, r5, pc}
  400422:	bf00      	nop
  400424:	00400c15 	.word	0x00400c15
  400428:	07270e00 	.word	0x07270e00
  40042c:	00400ca1 	.word	0x00400ca1
  400430:	40010000 	.word	0x40010000
  400434:	00400c69 	.word	0x00400c69
  400438:	00400c89 	.word	0x00400c89
  40043c:	e000e100 	.word	0xe000e100
  400440:	00400c91 	.word	0x00400c91
  400444:	00400c81 	.word	0x00400c81

00400448 <wifi_web_setup_handler>:
void wifi_web_setup_handler(uint32_t ul_id, uint32_t ul_mask) 
{
	unused(ul_id);
	unused(ul_mask);

	wifi_setup_flag = true;
  400448:	2201      	movs	r2, #1
  40044a:	4b01      	ldr	r3, [pc, #4]	; (400450 <wifi_web_setup_handler+0x8>)
  40044c:	701a      	strb	r2, [r3, #0]
  40044e:	4770      	bx	lr
  400450:	200004ec 	.word	0x200004ec

00400454 <process_incoming_byte_wifi>:
	buffer_wifi[input_pos_wifi] = in_byte;
  400454:	4b03      	ldr	r3, [pc, #12]	; (400464 <process_incoming_byte_wifi+0x10>)
  400456:	681a      	ldr	r2, [r3, #0]
  400458:	4903      	ldr	r1, [pc, #12]	; (400468 <process_incoming_byte_wifi+0x14>)
  40045a:	5488      	strb	r0, [r1, r2]
	input_pos_wifi++;
  40045c:	681a      	ldr	r2, [r3, #0]
  40045e:	3201      	adds	r2, #1
  400460:	601a      	str	r2, [r3, #0]
  400462:	4770      	bx	lr
  400464:	200004d8 	.word	0x200004d8
  400468:	2000052c 	.word	0x2000052c

0040046c <USART0_Handler>:
{
  40046c:	b510      	push	{r4, lr}
	ul_status = usart_get_status(BOARD_USART);
  40046e:	480a      	ldr	r0, [pc, #40]	; (400498 <USART0_Handler+0x2c>)
  400470:	4b0a      	ldr	r3, [pc, #40]	; (40049c <USART0_Handler+0x30>)
  400472:	4798      	blx	r3
	if (ul_status & US_CSR_RXBUFF) {
  400474:	f410 5f80 	tst.w	r0, #4096	; 0x1000
  400478:	d100      	bne.n	40047c <USART0_Handler+0x10>
  40047a:	bd10      	pop	{r4, pc}
		usart_read(BOARD_USART, &received_byte_wifi);
  40047c:	4c08      	ldr	r4, [pc, #32]	; (4004a0 <USART0_Handler+0x34>)
  40047e:	4621      	mov	r1, r4
  400480:	4805      	ldr	r0, [pc, #20]	; (400498 <USART0_Handler+0x2c>)
  400482:	4b08      	ldr	r3, [pc, #32]	; (4004a4 <USART0_Handler+0x38>)
  400484:	4798      	blx	r3
		new_rx_wifi = true;
  400486:	2201      	movs	r2, #1
  400488:	4b07      	ldr	r3, [pc, #28]	; (4004a8 <USART0_Handler+0x3c>)
  40048a:	701a      	strb	r2, [r3, #0]
		process_incoming_byte_wifi((uint8_t)received_byte_wifi);
  40048c:	6820      	ldr	r0, [r4, #0]
  40048e:	b2c0      	uxtb	r0, r0
  400490:	4b06      	ldr	r3, [pc, #24]	; (4004ac <USART0_Handler+0x40>)
  400492:	4798      	blx	r3
}
  400494:	e7f1      	b.n	40047a <USART0_Handler+0xe>
  400496:	bf00      	nop
  400498:	40024000 	.word	0x40024000
  40049c:	0040034d 	.word	0x0040034d
  4004a0:	200004e4 	.word	0x200004e4
  4004a4:	00400385 	.word	0x00400385
  4004a8:	200004dc 	.word	0x200004dc
  4004ac:	00400455 	.word	0x00400455

004004b0 <process_data_wifi>:
{
  4004b0:	b510      	push	{r4, lr}
	strcpy(rawRecievedMessage,buffer_wifi);
  4004b2:	4c17      	ldr	r4, [pc, #92]	; (400510 <process_data_wifi+0x60>)
  4004b4:	4621      	mov	r1, r4
  4004b6:	4817      	ldr	r0, [pc, #92]	; (400514 <process_data_wifi+0x64>)
  4004b8:	4b17      	ldr	r3, [pc, #92]	; (400518 <process_data_wifi+0x68>)
  4004ba:	4798      	blx	r3
	if(strstr(buffer_wifi,msg_START_TRANSFER)){
  4004bc:	4917      	ldr	r1, [pc, #92]	; (40051c <process_data_wifi+0x6c>)
  4004be:	4620      	mov	r0, r4
  4004c0:	4b17      	ldr	r3, [pc, #92]	; (400520 <process_data_wifi+0x70>)
  4004c2:	4798      	blx	r3
  4004c4:	b118      	cbz	r0, 4004ce <process_data_wifi+0x1e>
		receivedMessage = START_TRANSFER;
  4004c6:	2202      	movs	r2, #2
  4004c8:	4b16      	ldr	r3, [pc, #88]	; (400524 <process_data_wifi+0x74>)
  4004ca:	601a      	str	r2, [r3, #0]
  4004cc:	bd10      	pop	{r4, pc}
    	if(strstr(buffer_wifi,msg_CLIENT_NOT_CONNECTED)){
  4004ce:	4916      	ldr	r1, [pc, #88]	; (400528 <process_data_wifi+0x78>)
  4004d0:	480f      	ldr	r0, [pc, #60]	; (400510 <process_data_wifi+0x60>)
  4004d2:	4b13      	ldr	r3, [pc, #76]	; (400520 <process_data_wifi+0x70>)
  4004d4:	4798      	blx	r3
  4004d6:	b118      	cbz	r0, 4004e0 <process_data_wifi+0x30>
			receivedMessage = CLIENT_NOT_CONNECTED	;
  4004d8:	2204      	movs	r2, #4
  4004da:	4b12      	ldr	r3, [pc, #72]	; (400524 <process_data_wifi+0x74>)
  4004dc:	601a      	str	r2, [r3, #0]
  4004de:	bd10      	pop	{r4, pc}
			if(strstr(buffer_wifi,msg_COMMAND_FAILED)){
  4004e0:	4912      	ldr	r1, [pc, #72]	; (40052c <process_data_wifi+0x7c>)
  4004e2:	480b      	ldr	r0, [pc, #44]	; (400510 <process_data_wifi+0x60>)
  4004e4:	4b0e      	ldr	r3, [pc, #56]	; (400520 <process_data_wifi+0x70>)
  4004e6:	4798      	blx	r3
  4004e8:	b118      	cbz	r0, 4004f2 <process_data_wifi+0x42>
				receivedMessage = COMMAND_FAILED;
  4004ea:	2205      	movs	r2, #5
  4004ec:	4b0d      	ldr	r3, [pc, #52]	; (400524 <process_data_wifi+0x74>)
  4004ee:	601a      	str	r2, [r3, #0]
  4004f0:	bd10      	pop	{r4, pc}
				if(strstr(buffer_wifi,msg_RECIEVE_NONE)){
  4004f2:	490f      	ldr	r1, [pc, #60]	; (400530 <process_data_wifi+0x80>)
  4004f4:	4806      	ldr	r0, [pc, #24]	; (400510 <process_data_wifi+0x60>)
  4004f6:	4b0a      	ldr	r3, [pc, #40]	; (400520 <process_data_wifi+0x70>)
  4004f8:	4798      	blx	r3
  4004fa:	b118      	cbz	r0, 400504 <process_data_wifi+0x54>
					receivedMessage = RECIEVE_NONE;
  4004fc:	2206      	movs	r2, #6
  4004fe:	4b09      	ldr	r3, [pc, #36]	; (400524 <process_data_wifi+0x74>)
  400500:	601a      	str	r2, [r3, #0]
  400502:	bd10      	pop	{r4, pc}
					receivedMessage = DEFAULT;
  400504:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
  400508:	4b06      	ldr	r3, [pc, #24]	; (400524 <process_data_wifi+0x74>)
  40050a:	601a      	str	r2, [r3, #0]
  40050c:	bd10      	pop	{r4, pc}
  40050e:	bf00      	nop
  400510:	2000052c 	.word	0x2000052c
  400514:	200004f0 	.word	0x200004f0
  400518:	00401069 	.word	0x00401069
  40051c:	00401948 	.word	0x00401948
  400520:	004013d5 	.word	0x004013d5
  400524:	200004e0 	.word	0x200004e0
  400528:	00401958 	.word	0x00401958
  40052c:	00401970 	.word	0x00401970
  400530:	00401980 	.word	0x00401980

00400534 <wifi_command_response_handler>:
{
  400534:	b508      	push	{r3, lr}
	process_data_wifi();
  400536:	4b06      	ldr	r3, [pc, #24]	; (400550 <wifi_command_response_handler+0x1c>)
  400538:	4798      	blx	r3
	input_pos_wifi = 0;
  40053a:	2300      	movs	r3, #0
  40053c:	4a05      	ldr	r2, [pc, #20]	; (400554 <wifi_command_response_handler+0x20>)
  40053e:	6013      	str	r3, [r2, #0]
		buffer_wifi[ii] = 0;
  400540:	4905      	ldr	r1, [pc, #20]	; (400558 <wifi_command_response_handler+0x24>)
  400542:	461a      	mov	r2, r3
  400544:	54ca      	strb	r2, [r1, r3]
	for(uint32_t ii = 0 ;ii < MAX_INPUT_WIFI; ii++){
  400546:	3301      	adds	r3, #1
  400548:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  40054c:	d1fa      	bne.n	400544 <wifi_command_response_handler+0x10>
}
  40054e:	bd08      	pop	{r3, pc}
  400550:	004004b1 	.word	0x004004b1
  400554:	200004d8 	.word	0x200004d8
  400558:	2000052c 	.word	0x2000052c

0040055c <configure_usart_wifi>:

/*
Configuration of USART port used to communicate with the AMW136.
*/
void configure_usart_wifi(void) 
{
  40055c:	b530      	push	{r4, r5, lr}
  40055e:	b087      	sub	sp, #28
	
	static uint32_t ul_sysclk;
	const sam_usart_opt_t usart_console_settings = {
  400560:	466c      	mov	r4, sp
  400562:	4d1e      	ldr	r5, [pc, #120]	; (4005dc <configure_usart_wifi+0x80>)
  400564:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400566:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400568:	e895 0003 	ldmia.w	r5, {r0, r1}
  40056c:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Get peripheral clock. */
	ul_sysclk = sysclk_get_peripheral_hz();
  400570:	4d1b      	ldr	r5, [pc, #108]	; (4005e0 <configure_usart_wifi+0x84>)
  400572:	4b1c      	ldr	r3, [pc, #112]	; (4005e4 <configure_usart_wifi+0x88>)
  400574:	602b      	str	r3, [r5, #0]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400576:	200e      	movs	r0, #14
  400578:	4b1b      	ldr	r3, [pc, #108]	; (4005e8 <configure_usart_wifi+0x8c>)
  40057a:	4798      	blx	r3

	/* Enable peripheral clock. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART);

	/* Configure USART. */
	usart_init_hw_handshaking(BOARD_USART, &usart_console_settings, ul_sysclk);
  40057c:	4c1b      	ldr	r4, [pc, #108]	; (4005ec <configure_usart_wifi+0x90>)
  40057e:	682a      	ldr	r2, [r5, #0]
  400580:	4669      	mov	r1, sp
  400582:	4620      	mov	r0, r4
  400584:	4b1a      	ldr	r3, [pc, #104]	; (4005f0 <configure_usart_wifi+0x94>)
  400586:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(BOARD_USART, ALL_INTERRUPT_MASK);
  400588:	f04f 31ff 	mov.w	r1, #4294967295
  40058c:	4620      	mov	r0, r4
  40058e:	4b19      	ldr	r3, [pc, #100]	; (4005f4 <configure_usart_wifi+0x98>)
  400590:	4798      	blx	r3
	
	/* Enable TX & RX function. */
	usart_enable_tx(BOARD_USART);
  400592:	4620      	mov	r0, r4
  400594:	4b18      	ldr	r3, [pc, #96]	; (4005f8 <configure_usart_wifi+0x9c>)
  400596:	4798      	blx	r3
	usart_enable_rx(BOARD_USART);
  400598:	4620      	mov	r0, r4
  40059a:	4b18      	ldr	r3, [pc, #96]	; (4005fc <configure_usart_wifi+0xa0>)
  40059c:	4798      	blx	r3

	usart_enable_interrupt(BOARD_USART, US_IER_RXRDY);
  40059e:	2101      	movs	r1, #1
  4005a0:	4620      	mov	r0, r4
  4005a2:	4b17      	ldr	r3, [pc, #92]	; (400600 <configure_usart_wifi+0xa4>)
  4005a4:	4798      	blx	r3
  4005a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  4005aa:	4b16      	ldr	r3, [pc, #88]	; (400604 <configure_usart_wifi+0xa8>)
  4005ac:	601a      	str	r2, [r3, #0]
	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);

	// Configure the RX / TX pins
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
  4005ae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005b2:	2005      	movs	r0, #5
  4005b4:	4c14      	ldr	r4, [pc, #80]	; (400608 <configure_usart_wifi+0xac>)
  4005b6:	47a0      	blx	r4
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
  4005b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005bc:	2006      	movs	r0, #6
  4005be:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4005c0:	4b12      	ldr	r3, [pc, #72]	; (40060c <configure_usart_wifi+0xb0>)
  4005c2:	f44f 7280 	mov.w	r2, #256	; 0x100
  4005c6:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4005c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4005cc:	635a      	str	r2, [r3, #52]	; 0x34
	/* Configure USART CTS pin */
	//gpio_configure_pin(PIN_USART0_CTS_IDX, PIN_USART0_CTS_FLAGS);
	ioport_set_pin_dir(PIN_USART0_CTS_IDX,IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(PIN_USART0_CTS_IDX,false);
	/* Configure USART RTS pin */
	gpio_configure_pin(PIN_USART0_RTS_IDX, PIN_USART0_RTS_FLAGS);
  4005ce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4005d2:	2007      	movs	r0, #7
  4005d4:	47a0      	blx	r4
}
  4005d6:	b007      	add	sp, #28
  4005d8:	bd30      	pop	{r4, r5, pc}
  4005da:	bf00      	nop
  4005dc:	004018fc 	.word	0x004018fc
  4005e0:	200004e8 	.word	0x200004e8
  4005e4:	07270e00 	.word	0x07270e00
  4005e8:	00400c15 	.word	0x00400c15
  4005ec:	40024000 	.word	0x40024000
  4005f0:	00400315 	.word	0x00400315
  4005f4:	00400349 	.word	0x00400349
  4005f8:	00400339 	.word	0x00400339
  4005fc:	0040033f 	.word	0x0040033f
  400600:	00400345 	.word	0x00400345
  400604:	e000e100 	.word	0xe000e100
  400608:	00400a0d 	.word	0x00400a0d
  40060c:	400e0e00 	.word	0x400e0e00

00400610 <configure_wifi_comm_pin>:

/*
Configuration of command complete rising-edge interrupt.
*/
void configure_wifi_comm_pin(void) 
{
  400610:	b530      	push	{r4, r5, lr}
  400612:	b083      	sub	sp, #12
	/* Configure PIO clock. */
	
	pmc_enable_periph_clk(WIFI_COM_COMPLETE_ID);
  400614:	200b      	movs	r0, #11
  400616:	4b0e      	ldr	r3, [pc, #56]	; (400650 <configure_wifi_comm_pin+0x40>)
  400618:	4798      	blx	r3
	
	/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(WIFI_COM_COMPLETE_PIO, WIFI_COM_COMPLETE_MSK, 10);
  40061a:	4c0e      	ldr	r4, [pc, #56]	; (400654 <configure_wifi_comm_pin+0x44>)
  40061c:	220a      	movs	r2, #10
  40061e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400622:	4620      	mov	r0, r4
  400624:	4b0c      	ldr	r3, [pc, #48]	; (400658 <configure_wifi_comm_pin+0x48>)
  400626:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h	**/
	pio_handler_set(WIFI_COM_COMPLETE_PIO, WIFI_COM_COMPLETE_ID, WIFI_COM_COMPLETE_MSK,
  400628:	4b0c      	ldr	r3, [pc, #48]	; (40065c <configure_wifi_comm_pin+0x4c>)
  40062a:	9300      	str	r3, [sp, #0]
  40062c:	2371      	movs	r3, #113	; 0x71
  40062e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400632:	210b      	movs	r1, #11
  400634:	4620      	mov	r0, r4
  400636:	4d0a      	ldr	r5, [pc, #40]	; (400660 <configure_wifi_comm_pin+0x50>)
  400638:	47a8      	blx	r5
  40063a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40063e:	4b09      	ldr	r3, [pc, #36]	; (400664 <configure_wifi_comm_pin+0x54>)
  400640:	601a      	str	r2, [r3, #0]

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_COM_COMPLETE_ID);

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_COM_COMPLETE_PIO, WIFI_COM_COMPLETE_MSK);
  400642:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400646:	4620      	mov	r0, r4
  400648:	4b07      	ldr	r3, [pc, #28]	; (400668 <configure_wifi_comm_pin+0x58>)
  40064a:	4798      	blx	r3
}
  40064c:	b003      	add	sp, #12
  40064e:	bd30      	pop	{r4, r5, pc}
  400650:	00400c15 	.word	0x00400c15
  400654:	400e0e00 	.word	0x400e0e00
  400658:	004008d1 	.word	0x004008d1
  40065c:	00400535 	.word	0x00400535
  400660:	004001a1 	.word	0x004001a1
  400664:	e000e100 	.word	0xe000e100
  400668:	00400a01 	.word	0x00400a01

0040066c <configure_wifi_web_setup_pin>:

/*
Configuration of button interrupt to initiate web setup.
*/
void configure_wifi_web_setup_pin(void) 
{
  40066c:	b530      	push	{r4, r5, lr}
  40066e:	b083      	sub	sp, #12
	/* Configure PIO clock. */
	pmc_enable_periph_clk(PUSH_BUTTON_ID);
  400670:	200b      	movs	r0, #11
  400672:	4b0d      	ldr	r3, [pc, #52]	; (4006a8 <configure_wifi_web_setup_pin+0x3c>)
  400674:	4798      	blx	r3

	/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(PUSH_BUTTON_PIO, PUSH_BUTTON_PIN_MSK, 10);
  400676:	4c0d      	ldr	r4, [pc, #52]	; (4006ac <configure_wifi_web_setup_pin+0x40>)
  400678:	220a      	movs	r2, #10
  40067a:	2101      	movs	r1, #1
  40067c:	4620      	mov	r0, r4
  40067e:	4b0c      	ldr	r3, [pc, #48]	; (4006b0 <configure_wifi_web_setup_pin+0x44>)
  400680:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h**/
	pio_handler_set(PUSH_BUTTON_PIO, PUSH_BUTTON_ID, PUSH_BUTTON_PIN_MSK,
  400682:	4b0c      	ldr	r3, [pc, #48]	; (4006b4 <configure_wifi_web_setup_pin+0x48>)
  400684:	9300      	str	r3, [sp, #0]
  400686:	2349      	movs	r3, #73	; 0x49
  400688:	2201      	movs	r2, #1
  40068a:	210b      	movs	r1, #11
  40068c:	4620      	mov	r0, r4
  40068e:	4d0a      	ldr	r5, [pc, #40]	; (4006b8 <configure_wifi_web_setup_pin+0x4c>)
  400690:	47a8      	blx	r5
  400692:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400696:	4b09      	ldr	r3, [pc, #36]	; (4006bc <configure_wifi_web_setup_pin+0x50>)
  400698:	601a      	str	r2, [r3, #0]

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)PUSH_BUTTON_ID);

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(PUSH_BUTTON_PIO, PUSH_BUTTON_PIN_MSK);
  40069a:	2101      	movs	r1, #1
  40069c:	4620      	mov	r0, r4
  40069e:	4b08      	ldr	r3, [pc, #32]	; (4006c0 <configure_wifi_web_setup_pin+0x54>)
  4006a0:	4798      	blx	r3
}
  4006a2:	b003      	add	sp, #12
  4006a4:	bd30      	pop	{r4, r5, pc}
  4006a6:	bf00      	nop
  4006a8:	00400c15 	.word	0x00400c15
  4006ac:	400e0e00 	.word	0x400e0e00
  4006b0:	004008d1 	.word	0x004008d1
  4006b4:	00400449 	.word	0x00400449
  4006b8:	004001a1 	.word	0x004001a1
  4006bc:	e000e100 	.word	0xe000e100
  4006c0:	00400a01 	.word	0x00400a01

004006c4 <write_wifi_command>:
Writes a command (comm) to the AMW136, and waits either for an acknowledgment
or a timeout. The timeout can be created by setting the global variable counts
to zero, which will automatically increment every second, and waiting while counts < cnt.
*/
void write_wifi_command(char* comm, uint8_t cnt) 
{
  4006c4:	b538      	push	{r3, r4, r5, lr}
  4006c6:	460c      	mov	r4, r1
	counts = 0;
  4006c8:	2500      	movs	r5, #0
  4006ca:	4b09      	ldr	r3, [pc, #36]	; (4006f0 <write_wifi_command+0x2c>)
  4006cc:	701d      	strb	r5, [r3, #0]
	// send a message via USART:
	//usart_write_line(BOARD_USART, "string to write\r\n");
	usart_write_line(BOARD_USART, comm);
  4006ce:	4601      	mov	r1, r0
  4006d0:	4808      	ldr	r0, [pc, #32]	; (4006f4 <write_wifi_command+0x30>)
  4006d2:	4b09      	ldr	r3, [pc, #36]	; (4006f8 <write_wifi_command+0x34>)
  4006d4:	4798      	blx	r3
	receivedMessage = NO_MESSAGE;
  4006d6:	4b09      	ldr	r3, [pc, #36]	; (4006fc <write_wifi_command+0x38>)
  4006d8:	601d      	str	r5, [r3, #0]
	// Wait for timeout or received message
	while((counts<cnt)&&(receivedMessage==NO_MESSAGE)){
  4006da:	4a05      	ldr	r2, [pc, #20]	; (4006f0 <write_wifi_command+0x2c>)
  4006dc:	4619      	mov	r1, r3
  4006de:	7813      	ldrb	r3, [r2, #0]
  4006e0:	b2db      	uxtb	r3, r3
  4006e2:	42a3      	cmp	r3, r4
  4006e4:	d202      	bcs.n	4006ec <write_wifi_command+0x28>
  4006e6:	680b      	ldr	r3, [r1, #0]
  4006e8:	2b00      	cmp	r3, #0
  4006ea:	d0f8      	beq.n	4006de <write_wifi_command+0x1a>
  4006ec:	bd38      	pop	{r3, r4, r5, pc}
  4006ee:	bf00      	nop
  4006f0:	200004d4 	.word	0x200004d4
  4006f4:	40024000 	.word	0x40024000
  4006f8:	00400365 	.word	0x00400365
  4006fc:	200004e0 	.word	0x200004e0

00400700 <resetWifi>:
	}
}


// Simple function to reset the wifi
void resetWifi(void){
  400700:	b570      	push	{r4, r5, r6, lr}
  400702:	4d05      	ldr	r5, [pc, #20]	; (400718 <resetWifi+0x18>)
  400704:	2602      	movs	r6, #2
  400706:	636e      	str	r6, [r5, #52]	; 0x34
	// Reset the wifi by pulling the wifi reset pin low, then bringing it back high.
	ioport_set_pin_level(PIN_WIFI_RESET,LOW); //reset WIFI
	delay_ms(50);
  400708:	4804      	ldr	r0, [pc, #16]	; (40071c <resetWifi+0x1c>)
  40070a:	4c05      	ldr	r4, [pc, #20]	; (400720 <resetWifi+0x20>)
  40070c:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40070e:	632e      	str	r6, [r5, #48]	; 0x30
	ioport_set_pin_level(PIN_WIFI_RESET,HIGH); //turn Wifi Back on
	delay_ms(1000); // Account for ~0.7s high during reset
  400710:	4804      	ldr	r0, [pc, #16]	; (400724 <resetWifi+0x24>)
  400712:	47a0      	blx	r4
  400714:	bd70      	pop	{r4, r5, r6, pc}
  400716:	bf00      	nop
  400718:	400e1000 	.word	0x400e1000
  40071c:	00068a1c 	.word	0x00068a1c
  400720:	20000001 	.word	0x20000001
  400724:	0082ca25 	.word	0x0082ca25

00400728 <waitForWifiNetworkConnect>:
	delay_ms(100);
}


// Don't do anything until the wifi chip has connected to the network
void waitForWifiNetworkConnect(void){
  400728:	b538      	push	{r3, r4, r5, lr}
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40072a:	4b0c      	ldr	r3, [pc, #48]	; (40075c <waitForWifiNetworkConnect+0x34>)
  40072c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400730:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400732:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400736:	461c      	mov	r4, r3
	ioport_set_pin_dir(PIN_WIFI_NETWORK_STATUS,IOPORT_DIR_INPUT);
	while(ioport_get_pin_level(PIN_WIFI_NETWORK_STATUS)==0){
		// If user has pushed the button to start wifi setup, do so.
		if(wifi_setup_flag == true){
  400738:	4d09      	ldr	r5, [pc, #36]	; (400760 <waitForWifiNetworkConnect+0x38>)
  40073a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
	while(ioport_get_pin_level(PIN_WIFI_NETWORK_STATUS)==0){
  40073c:	f413 6f00 	tst.w	r3, #2048	; 0x800
  400740:	d10b      	bne.n	40075a <waitForWifiNetworkConnect+0x32>
		if(wifi_setup_flag == true){
  400742:	782b      	ldrb	r3, [r5, #0]
  400744:	2b00      	cmp	r3, #0
  400746:	d0f8      	beq.n	40073a <waitForWifiNetworkConnect+0x12>

			write_wifi_command("setup web\r\n",3);
  400748:	2103      	movs	r1, #3
  40074a:	4806      	ldr	r0, [pc, #24]	; (400764 <waitForWifiNetworkConnect+0x3c>)
  40074c:	4b06      	ldr	r3, [pc, #24]	; (400768 <waitForWifiNetworkConnect+0x40>)
  40074e:	4798      	blx	r3
			// Clear the flag
			wifi_setup_flag = false;
  400750:	2300      	movs	r3, #0
  400752:	702b      	strb	r3, [r5, #0]
			waitForWifiNetworkConnect();
  400754:	f7ff ffe8 	bl	400728 <waitForWifiNetworkConnect>
  400758:	e7ef      	b.n	40073a <waitForWifiNetworkConnect+0x12>
		}
	}
}
  40075a:	bd38      	pop	{r3, r4, r5, pc}
  40075c:	400e0e00 	.word	0x400e0e00
  400760:	200004ec 	.word	0x200004ec
  400764:	00401988 	.word	0x00401988
  400768:	004006c5 	.word	0x004006c5

0040076c <checkGoFile>:

// Check whether the go file exists, and its contents
uint32_t checkGoFile(void){
  40076c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400770:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
	// Send command to the wifi chip telling it to open the file
	write_wifi_command("fop test.txt\r\n",3);
  400774:	2103      	movs	r1, #3
  400776:	4833      	ldr	r0, [pc, #204]	; (400844 <checkGoFile+0xd8>)
  400778:	4b33      	ldr	r3, [pc, #204]	; (400848 <checkGoFile+0xdc>)
  40077a:	4798      	blx	r3
  40077c:	f20d 262b 	addw	r6, sp, #555	; 0x22b
  400780:	f20d 235d 	addw	r3, sp, #605	; 0x25d
  400784:	4634      	mov	r4, r6

	// save the output
	uint8_t fileStream[maxWifiMessage];
	for(int ii = 0; ii< maxWifiMessage; ii++){
		fileStream[ii] = " ";
  400786:	4d31      	ldr	r5, [pc, #196]	; (40084c <checkGoFile+0xe0>)
  400788:	b2ed      	uxtb	r5, r5
  40078a:	f804 5f01 	strb.w	r5, [r4, #1]!
	for(int ii = 0; ii< maxWifiMessage; ii++){
  40078e:	429c      	cmp	r4, r3
  400790:	d1fb      	bne.n	40078a <checkGoFile+0x1e>
	}
	strcpy(fileStream,rawRecievedMessage);
  400792:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 400860 <checkGoFile+0xf4>
  400796:	4641      	mov	r1, r8
  400798:	a88b      	add	r0, sp, #556	; 0x22c
  40079a:	4f2d      	ldr	r7, [pc, #180]	; (400850 <checkGoFile+0xe4>)
  40079c:	47b8      	blx	r7

	// get the size of the file
	write_wifi_command("fst test.txt\r\n",3);
  40079e:	2103      	movs	r1, #3
  4007a0:	482c      	ldr	r0, [pc, #176]	; (400854 <checkGoFile+0xe8>)
  4007a2:	4b29      	ldr	r3, [pc, #164]	; (400848 <checkGoFile+0xdc>)
  4007a4:	4798      	blx	r3
	// save the output, remove unneeded portions of the file
	uint8_t fileSize[maxWifiMessage];
	strcpy(fileSize,rawRecievedMessage);
  4007a6:	4641      	mov	r1, r8
  4007a8:	a87e      	add	r0, sp, #504	; 0x1f8
  4007aa:	47b8      	blx	r7
  4007ac:	ab7e      	add	r3, sp, #504	; 0x1f8
  4007ae:	f20d 202a 	addw	r0, sp, #554	; 0x22a
	uint8_t commaFlag = 0;
  4007b2:	2200      	movs	r2, #0
	for(int ii = 0; ii< maxWifiMessage; ii++){
		if(commaFlag){
			fileSize[ii] = " ";
		}
		else{
			if(fileSize[ii] = ","){
  4007b4:	4928      	ldr	r1, [pc, #160]	; (400858 <checkGoFile+0xec>)
  4007b6:	b2c9      	uxtb	r1, r1
  4007b8:	e006      	b.n	4007c8 <checkGoFile+0x5c>
  4007ba:	7019      	strb	r1, [r3, #0]
  4007bc:	1c0a      	adds	r2, r1, #0
  4007be:	bf18      	it	ne
  4007c0:	2201      	movne	r2, #1
  4007c2:	3301      	adds	r3, #1
	for(int ii = 0; ii< maxWifiMessage; ii++){
  4007c4:	4283      	cmp	r3, r0
  4007c6:	d003      	beq.n	4007d0 <checkGoFile+0x64>
		if(commaFlag){
  4007c8:	2a00      	cmp	r2, #0
  4007ca:	d0f6      	beq.n	4007ba <checkGoFile+0x4e>
			fileSize[ii] = " ";
  4007cc:	701d      	strb	r5, [r3, #0]
  4007ce:	e7f8      	b.n	4007c2 <checkGoFile+0x56>
  4007d0:	f10d 0303 	add.w	r3, sp, #3
  4007d4:	f20d 12f7 	addw	r2, sp, #503	; 0x1f7

	// Read the file
	// Create the command string
	uint8_t readFileCommand[500];
	for(int ii = 0; ii < sizeof(readFileCommand); ii++){
		readFileCommand[ii] = " ";
  4007d8:	f803 5f01 	strb.w	r5, [r3, #1]!
	for(int ii = 0; ii < sizeof(readFileCommand); ii++){
  4007dc:	4293      	cmp	r3, r2
  4007de:	d1fb      	bne.n	4007d8 <checkGoFile+0x6c>
	}
	strcpy(readFileCommand,"read ");
  4007e0:	4b1e      	ldr	r3, [pc, #120]	; (40085c <checkGoFile+0xf0>)
  4007e2:	e893 0003 	ldmia.w	r3, {r0, r1}
  4007e6:	9001      	str	r0, [sp, #4]
  4007e8:	f8ad 1008 	strh.w	r1, [sp, #8]
  4007ec:	ab02      	add	r3, sp, #8
	for(int ii = 0; ii< sizeof(fileStream);ii++){
		readFileCommand[ii + 5] = fileStream[ii];
  4007ee:	f816 2f01 	ldrb.w	r2, [r6, #1]!
  4007f2:	f803 2f01 	strb.w	r2, [r3, #1]!
	for(int ii = 0; ii< sizeof(fileStream);ii++){
  4007f6:	42a6      	cmp	r6, r4
  4007f8:	d1f9      	bne.n	4007ee <checkGoFile+0x82>
  4007fa:	f20d 13f7 	addw	r3, sp, #503	; 0x1f7
  4007fe:	f10d 023a 	add.w	r2, sp, #58	; 0x3a
  400802:	f20d 2029 	addw	r0, sp, #553	; 0x229
	}
	for(int ii = 0; ii < sizeof(fileSize); ii++){
		readFileCommand[ii + 5 + sizeof(fileStream)] = fileSize[ii];
  400806:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  40080a:	f802 1f01 	strb.w	r1, [r2, #1]!
	for(int ii = 0; ii < sizeof(fileSize); ii++){
  40080e:	4298      	cmp	r0, r3
  400810:	d1f9      	bne.n	400806 <checkGoFile+0x9a>
	}
	write_wifi_command(readFileCommand,3);
  400812:	2103      	movs	r1, #3
  400814:	a801      	add	r0, sp, #4
  400816:	4b0c      	ldr	r3, [pc, #48]	; (400848 <checkGoFile+0xdc>)
  400818:	4798      	blx	r3
	
	if(rawRecievedMessage[0] == "y"){
  40081a:	4b11      	ldr	r3, [pc, #68]	; (400860 <checkGoFile+0xf4>)
  40081c:	781b      	ldrb	r3, [r3, #0]
  40081e:	b2db      	uxtb	r3, r3
  400820:	4a10      	ldr	r2, [pc, #64]	; (400864 <checkGoFile+0xf8>)
  400822:	4293      	cmp	r3, r2
  400824:	d009      	beq.n	40083a <checkGoFile+0xce>
		return 1;
	}
	if(rawRecievedMessage[0] == "n"){
  400826:	4b0e      	ldr	r3, [pc, #56]	; (400860 <checkGoFile+0xf4>)
  400828:	781b      	ldrb	r3, [r3, #0]
  40082a:	b2db      	uxtb	r3, r3
  40082c:	4a0e      	ldr	r2, [pc, #56]	; (400868 <checkGoFile+0xfc>)
  40082e:	4293      	cmp	r3, r2
  400830:	d005      	beq.n	40083e <checkGoFile+0xd2>
		return 0;
	}
  400832:	f50d 7d18 	add.w	sp, sp, #608	; 0x260
  400836:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return 1;
  40083a:	2001      	movs	r0, #1
  40083c:	e7f9      	b.n	400832 <checkGoFile+0xc6>
		return 0;
  40083e:	2000      	movs	r0, #0
  400840:	e7f7      	b.n	400832 <checkGoFile+0xc6>
  400842:	bf00      	nop
  400844:	00401914 	.word	0x00401914
  400848:	004006c5 	.word	0x004006c5
  40084c:	0040193c 	.word	0x0040193c
  400850:	00401069 	.word	0x00401069
  400854:	00401924 	.word	0x00401924
  400858:	00401934 	.word	0x00401934
  40085c:	00401938 	.word	0x00401938
  400860:	200004f0 	.word	0x200004f0
  400864:	00401940 	.word	0x00401940
  400868:	00401944 	.word	0x00401944

0040086c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40086c:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40086e:	480e      	ldr	r0, [pc, #56]	; (4008a8 <sysclk_init+0x3c>)
  400870:	4b0e      	ldr	r3, [pc, #56]	; (4008ac <sysclk_init+0x40>)
  400872:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400874:	213e      	movs	r1, #62	; 0x3e
  400876:	2000      	movs	r0, #0
  400878:	4b0d      	ldr	r3, [pc, #52]	; (4008b0 <sysclk_init+0x44>)
  40087a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40087c:	4c0d      	ldr	r4, [pc, #52]	; (4008b4 <sysclk_init+0x48>)
  40087e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400880:	2800      	cmp	r0, #0
  400882:	d0fc      	beq.n	40087e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400884:	4b0c      	ldr	r3, [pc, #48]	; (4008b8 <sysclk_init+0x4c>)
  400886:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400888:	4a0c      	ldr	r2, [pc, #48]	; (4008bc <sysclk_init+0x50>)
  40088a:	4b0d      	ldr	r3, [pc, #52]	; (4008c0 <sysclk_init+0x54>)
  40088c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40088e:	4c0d      	ldr	r4, [pc, #52]	; (4008c4 <sysclk_init+0x58>)
  400890:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400892:	2800      	cmp	r0, #0
  400894:	d0fc      	beq.n	400890 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400896:	2010      	movs	r0, #16
  400898:	4b0b      	ldr	r3, [pc, #44]	; (4008c8 <sysclk_init+0x5c>)
  40089a:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40089c:	4b0b      	ldr	r3, [pc, #44]	; (4008cc <sysclk_init+0x60>)
  40089e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4008a0:	4801      	ldr	r0, [pc, #4]	; (4008a8 <sysclk_init+0x3c>)
  4008a2:	4b02      	ldr	r3, [pc, #8]	; (4008ac <sysclk_init+0x40>)
  4008a4:	4798      	blx	r3
  4008a6:	bd10      	pop	{r4, pc}
  4008a8:	07270e00 	.word	0x07270e00
  4008ac:	00400f15 	.word	0x00400f15
  4008b0:	00400b91 	.word	0x00400b91
  4008b4:	00400be5 	.word	0x00400be5
  4008b8:	00400bf5 	.word	0x00400bf5
  4008bc:	20133f01 	.word	0x20133f01
  4008c0:	400e0400 	.word	0x400e0400
  4008c4:	00400c05 	.word	0x00400c05
  4008c8:	00400b2d 	.word	0x00400b2d
  4008cc:	00400e05 	.word	0x00400e05

004008d0 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4008d0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4008d4:	0053      	lsls	r3, r2, #1
  4008d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4008da:	fbb2 f2f3 	udiv	r2, r2, r3
  4008de:	3a01      	subs	r2, #1
  4008e0:	f3c2 020d 	ubfx	r2, r2, #0, #14
  4008e4:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  4008e8:	4770      	bx	lr

004008ea <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4008ea:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4008ec:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4008f0:	d039      	beq.n	400966 <pio_set_peripheral+0x7c>
  4008f2:	d813      	bhi.n	40091c <pio_set_peripheral+0x32>
  4008f4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4008f8:	d025      	beq.n	400946 <pio_set_peripheral+0x5c>
  4008fa:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4008fe:	d10a      	bne.n	400916 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400900:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400902:	4313      	orrs	r3, r2
  400904:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400906:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400908:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40090a:	400b      	ands	r3, r1
  40090c:	ea23 0302 	bic.w	r3, r3, r2
  400910:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400912:	6042      	str	r2, [r0, #4]
  400914:	4770      	bx	lr
	switch (ul_type) {
  400916:	2900      	cmp	r1, #0
  400918:	d1fb      	bne.n	400912 <pio_set_peripheral+0x28>
  40091a:	4770      	bx	lr
  40091c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400920:	d020      	beq.n	400964 <pio_set_peripheral+0x7a>
  400922:	d809      	bhi.n	400938 <pio_set_peripheral+0x4e>
  400924:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400928:	d1f3      	bne.n	400912 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40092a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40092c:	4313      	orrs	r3, r2
  40092e:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400930:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400932:	4313      	orrs	r3, r2
  400934:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400936:	e7ec      	b.n	400912 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400938:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40093c:	d012      	beq.n	400964 <pio_set_peripheral+0x7a>
  40093e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400942:	d00f      	beq.n	400964 <pio_set_peripheral+0x7a>
  400944:	e7e5      	b.n	400912 <pio_set_peripheral+0x28>
{
  400946:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400948:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40094a:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40094c:	43d3      	mvns	r3, r2
  40094e:	4021      	ands	r1, r4
  400950:	461c      	mov	r4, r3
  400952:	4019      	ands	r1, r3
  400954:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400956:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400958:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40095a:	400b      	ands	r3, r1
  40095c:	4023      	ands	r3, r4
  40095e:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400960:	6042      	str	r2, [r0, #4]
}
  400962:	bc10      	pop	{r4}
  400964:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400966:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400968:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40096a:	400b      	ands	r3, r1
  40096c:	ea23 0302 	bic.w	r3, r3, r2
  400970:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400972:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400974:	4313      	orrs	r3, r2
  400976:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400978:	e7cb      	b.n	400912 <pio_set_peripheral+0x28>

0040097a <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40097a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40097c:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400980:	bf14      	ite	ne
  400982:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400984:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400986:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  40098a:	bf14      	ite	ne
  40098c:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  40098e:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400990:	f012 0f02 	tst.w	r2, #2
  400994:	d107      	bne.n	4009a6 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400996:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40099a:	bf18      	it	ne
  40099c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  4009a0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4009a2:	6001      	str	r1, [r0, #0]
  4009a4:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  4009a6:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4009aa:	e7f9      	b.n	4009a0 <pio_set_input+0x26>

004009ac <pio_set_output>:
{
  4009ac:	b410      	push	{r4}
  4009ae:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4009b0:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4009b2:	b944      	cbnz	r4, 4009c6 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  4009b4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4009b6:	b143      	cbz	r3, 4009ca <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  4009b8:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4009ba:	b942      	cbnz	r2, 4009ce <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  4009bc:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4009be:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4009c0:	6001      	str	r1, [r0, #0]
}
  4009c2:	bc10      	pop	{r4}
  4009c4:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4009c6:	6641      	str	r1, [r0, #100]	; 0x64
  4009c8:	e7f5      	b.n	4009b6 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4009ca:	6541      	str	r1, [r0, #84]	; 0x54
  4009cc:	e7f5      	b.n	4009ba <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4009ce:	6301      	str	r1, [r0, #48]	; 0x30
  4009d0:	e7f5      	b.n	4009be <pio_set_output+0x12>

004009d2 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4009d2:	f012 0f10 	tst.w	r2, #16
  4009d6:	d010      	beq.n	4009fa <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
  4009d8:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4009dc:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
  4009e0:	bf14      	ite	ne
  4009e2:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
  4009e6:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
  4009ea:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
  4009ee:	bf14      	ite	ne
  4009f0:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
  4009f4:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  4009f8:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  4009fa:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4009fe:	4770      	bx	lr

00400a00 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400a00:	6401      	str	r1, [r0, #64]	; 0x40
  400a02:	4770      	bx	lr

00400a04 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400a04:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400a06:	4770      	bx	lr

00400a08 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400a08:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400a0a:	4770      	bx	lr

00400a0c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400a0c:	b570      	push	{r4, r5, r6, lr}
  400a0e:	b082      	sub	sp, #8
  400a10:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400a12:	0943      	lsrs	r3, r0, #5
  400a14:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400a18:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400a1c:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400a1e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400a22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400a26:	d053      	beq.n	400ad0 <pio_configure_pin+0xc4>
  400a28:	d80a      	bhi.n	400a40 <pio_configure_pin+0x34>
  400a2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400a2e:	d02d      	beq.n	400a8c <pio_configure_pin+0x80>
  400a30:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400a34:	d03b      	beq.n	400aae <pio_configure_pin+0xa2>
  400a36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400a3a:	d015      	beq.n	400a68 <pio_configure_pin+0x5c>
		return 0;
  400a3c:	2000      	movs	r0, #0
  400a3e:	e023      	b.n	400a88 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400a40:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400a44:	d055      	beq.n	400af2 <pio_configure_pin+0xe6>
  400a46:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400a4a:	d052      	beq.n	400af2 <pio_configure_pin+0xe6>
  400a4c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400a50:	d1f4      	bne.n	400a3c <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400a52:	f000 011f 	and.w	r1, r0, #31
  400a56:	2601      	movs	r6, #1
  400a58:	462a      	mov	r2, r5
  400a5a:	fa06 f101 	lsl.w	r1, r6, r1
  400a5e:	4620      	mov	r0, r4
  400a60:	4b2f      	ldr	r3, [pc, #188]	; (400b20 <pio_configure_pin+0x114>)
  400a62:	4798      	blx	r3
	return 1;
  400a64:	4630      	mov	r0, r6
		break;
  400a66:	e00f      	b.n	400a88 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400a68:	f000 001f 	and.w	r0, r0, #31
  400a6c:	2601      	movs	r6, #1
  400a6e:	4086      	lsls	r6, r0
  400a70:	4632      	mov	r2, r6
  400a72:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a76:	4620      	mov	r0, r4
  400a78:	4b2a      	ldr	r3, [pc, #168]	; (400b24 <pio_configure_pin+0x118>)
  400a7a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400a7c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400a80:	bf14      	ite	ne
  400a82:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400a84:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400a86:	2001      	movs	r0, #1
}
  400a88:	b002      	add	sp, #8
  400a8a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400a8c:	f000 001f 	and.w	r0, r0, #31
  400a90:	2601      	movs	r6, #1
  400a92:	4086      	lsls	r6, r0
  400a94:	4632      	mov	r2, r6
  400a96:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a9a:	4620      	mov	r0, r4
  400a9c:	4b21      	ldr	r3, [pc, #132]	; (400b24 <pio_configure_pin+0x118>)
  400a9e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400aa0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400aa4:	bf14      	ite	ne
  400aa6:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400aa8:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400aaa:	2001      	movs	r0, #1
  400aac:	e7ec      	b.n	400a88 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400aae:	f000 001f 	and.w	r0, r0, #31
  400ab2:	2601      	movs	r6, #1
  400ab4:	4086      	lsls	r6, r0
  400ab6:	4632      	mov	r2, r6
  400ab8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400abc:	4620      	mov	r0, r4
  400abe:	4b19      	ldr	r3, [pc, #100]	; (400b24 <pio_configure_pin+0x118>)
  400ac0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ac2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400ac6:	bf14      	ite	ne
  400ac8:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400aca:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400acc:	2001      	movs	r0, #1
  400ace:	e7db      	b.n	400a88 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400ad0:	f000 001f 	and.w	r0, r0, #31
  400ad4:	2601      	movs	r6, #1
  400ad6:	4086      	lsls	r6, r0
  400ad8:	4632      	mov	r2, r6
  400ada:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400ade:	4620      	mov	r0, r4
  400ae0:	4b10      	ldr	r3, [pc, #64]	; (400b24 <pio_configure_pin+0x118>)
  400ae2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ae4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400ae8:	bf14      	ite	ne
  400aea:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400aec:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400aee:	2001      	movs	r0, #1
  400af0:	e7ca      	b.n	400a88 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400af2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400af6:	f000 011f 	and.w	r1, r0, #31
  400afa:	2601      	movs	r6, #1
  400afc:	ea05 0306 	and.w	r3, r5, r6
  400b00:	9300      	str	r3, [sp, #0]
  400b02:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400b06:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400b0a:	bf14      	ite	ne
  400b0c:	2200      	movne	r2, #0
  400b0e:	2201      	moveq	r2, #1
  400b10:	fa06 f101 	lsl.w	r1, r6, r1
  400b14:	4620      	mov	r0, r4
  400b16:	4c04      	ldr	r4, [pc, #16]	; (400b28 <pio_configure_pin+0x11c>)
  400b18:	47a0      	blx	r4
	return 1;
  400b1a:	4630      	mov	r0, r6
		break;
  400b1c:	e7b4      	b.n	400a88 <pio_configure_pin+0x7c>
  400b1e:	bf00      	nop
  400b20:	0040097b 	.word	0x0040097b
  400b24:	004008eb 	.word	0x004008eb
  400b28:	004009ad 	.word	0x004009ad

00400b2c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b2c:	4a17      	ldr	r2, [pc, #92]	; (400b8c <pmc_switch_mck_to_pllack+0x60>)
  400b2e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400b34:	4318      	orrs	r0, r3
  400b36:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b38:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b3a:	f013 0f08 	tst.w	r3, #8
  400b3e:	d10a      	bne.n	400b56 <pmc_switch_mck_to_pllack+0x2a>
  400b40:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400b44:	4911      	ldr	r1, [pc, #68]	; (400b8c <pmc_switch_mck_to_pllack+0x60>)
  400b46:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b48:	f012 0f08 	tst.w	r2, #8
  400b4c:	d103      	bne.n	400b56 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b4e:	3b01      	subs	r3, #1
  400b50:	d1f9      	bne.n	400b46 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400b52:	2001      	movs	r0, #1
  400b54:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b56:	4a0d      	ldr	r2, [pc, #52]	; (400b8c <pmc_switch_mck_to_pllack+0x60>)
  400b58:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b5a:	f023 0303 	bic.w	r3, r3, #3
  400b5e:	f043 0302 	orr.w	r3, r3, #2
  400b62:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b64:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400b66:	f013 0f08 	tst.w	r3, #8
  400b6a:	d10a      	bne.n	400b82 <pmc_switch_mck_to_pllack+0x56>
  400b6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400b70:	4906      	ldr	r1, [pc, #24]	; (400b8c <pmc_switch_mck_to_pllack+0x60>)
  400b72:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400b74:	f012 0f08 	tst.w	r2, #8
  400b78:	d105      	bne.n	400b86 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b7a:	3b01      	subs	r3, #1
  400b7c:	d1f9      	bne.n	400b72 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400b7e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400b80:	4770      	bx	lr
	return 0;
  400b82:	2000      	movs	r0, #0
  400b84:	4770      	bx	lr
  400b86:	2000      	movs	r0, #0
  400b88:	4770      	bx	lr
  400b8a:	bf00      	nop
  400b8c:	400e0400 	.word	0x400e0400

00400b90 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400b90:	b9c8      	cbnz	r0, 400bc6 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400b92:	4a11      	ldr	r2, [pc, #68]	; (400bd8 <pmc_switch_mainck_to_xtal+0x48>)
  400b94:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400b96:	0209      	lsls	r1, r1, #8
  400b98:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400b9a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400b9e:	f023 0303 	bic.w	r3, r3, #3
  400ba2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400ba6:	f043 0301 	orr.w	r3, r3, #1
  400baa:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400bac:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400bae:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400bb0:	f013 0f01 	tst.w	r3, #1
  400bb4:	d0fb      	beq.n	400bae <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400bb6:	4a08      	ldr	r2, [pc, #32]	; (400bd8 <pmc_switch_mainck_to_xtal+0x48>)
  400bb8:	6a13      	ldr	r3, [r2, #32]
  400bba:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400bbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400bc2:	6213      	str	r3, [r2, #32]
  400bc4:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400bc6:	4904      	ldr	r1, [pc, #16]	; (400bd8 <pmc_switch_mainck_to_xtal+0x48>)
  400bc8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400bca:	4a04      	ldr	r2, [pc, #16]	; (400bdc <pmc_switch_mainck_to_xtal+0x4c>)
  400bcc:	401a      	ands	r2, r3
  400bce:	4b04      	ldr	r3, [pc, #16]	; (400be0 <pmc_switch_mainck_to_xtal+0x50>)
  400bd0:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400bd2:	620b      	str	r3, [r1, #32]
  400bd4:	4770      	bx	lr
  400bd6:	bf00      	nop
  400bd8:	400e0400 	.word	0x400e0400
  400bdc:	fec8fffc 	.word	0xfec8fffc
  400be0:	01370002 	.word	0x01370002

00400be4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400be4:	4b02      	ldr	r3, [pc, #8]	; (400bf0 <pmc_osc_is_ready_mainck+0xc>)
  400be6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400be8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400bec:	4770      	bx	lr
  400bee:	bf00      	nop
  400bf0:	400e0400 	.word	0x400e0400

00400bf4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400bf4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400bf8:	4b01      	ldr	r3, [pc, #4]	; (400c00 <pmc_disable_pllack+0xc>)
  400bfa:	629a      	str	r2, [r3, #40]	; 0x28
  400bfc:	4770      	bx	lr
  400bfe:	bf00      	nop
  400c00:	400e0400 	.word	0x400e0400

00400c04 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400c04:	4b02      	ldr	r3, [pc, #8]	; (400c10 <pmc_is_locked_pllack+0xc>)
  400c06:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c08:	f000 0002 	and.w	r0, r0, #2
  400c0c:	4770      	bx	lr
  400c0e:	bf00      	nop
  400c10:	400e0400 	.word	0x400e0400

00400c14 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400c14:	2822      	cmp	r0, #34	; 0x22
  400c16:	d81e      	bhi.n	400c56 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400c18:	281f      	cmp	r0, #31
  400c1a:	d80c      	bhi.n	400c36 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400c1c:	4b11      	ldr	r3, [pc, #68]	; (400c64 <pmc_enable_periph_clk+0x50>)
  400c1e:	699a      	ldr	r2, [r3, #24]
  400c20:	2301      	movs	r3, #1
  400c22:	4083      	lsls	r3, r0
  400c24:	4393      	bics	r3, r2
  400c26:	d018      	beq.n	400c5a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400c28:	2301      	movs	r3, #1
  400c2a:	fa03 f000 	lsl.w	r0, r3, r0
  400c2e:	4b0d      	ldr	r3, [pc, #52]	; (400c64 <pmc_enable_periph_clk+0x50>)
  400c30:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400c32:	2000      	movs	r0, #0
  400c34:	4770      	bx	lr
		ul_id -= 32;
  400c36:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400c38:	4b0a      	ldr	r3, [pc, #40]	; (400c64 <pmc_enable_periph_clk+0x50>)
  400c3a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400c3e:	2301      	movs	r3, #1
  400c40:	4083      	lsls	r3, r0
  400c42:	4393      	bics	r3, r2
  400c44:	d00b      	beq.n	400c5e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400c46:	2301      	movs	r3, #1
  400c48:	fa03 f000 	lsl.w	r0, r3, r0
  400c4c:	4b05      	ldr	r3, [pc, #20]	; (400c64 <pmc_enable_periph_clk+0x50>)
  400c4e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400c52:	2000      	movs	r0, #0
  400c54:	4770      	bx	lr
		return 1;
  400c56:	2001      	movs	r0, #1
  400c58:	4770      	bx	lr
	return 0;
  400c5a:	2000      	movs	r0, #0
  400c5c:	4770      	bx	lr
  400c5e:	2000      	movs	r0, #0
}
  400c60:	4770      	bx	lr
  400c62:	bf00      	nop
  400c64:	400e0400 	.word	0x400e0400

00400c68 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400c68:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400c6a:	0189      	lsls	r1, r1, #6
  400c6c:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400c6e:	2402      	movs	r4, #2
  400c70:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400c72:	f04f 31ff 	mov.w	r1, #4294967295
  400c76:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400c78:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400c7a:	605a      	str	r2, [r3, #4]
}
  400c7c:	bc10      	pop	{r4}
  400c7e:	4770      	bx	lr

00400c80 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400c80:	0189      	lsls	r1, r1, #6
  400c82:	2305      	movs	r3, #5
  400c84:	5043      	str	r3, [r0, r1]
  400c86:	4770      	bx	lr

00400c88 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400c88:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400c8c:	61ca      	str	r2, [r1, #28]
  400c8e:	4770      	bx	lr

00400c90 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400c90:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400c94:	624a      	str	r2, [r1, #36]	; 0x24
  400c96:	4770      	bx	lr

00400c98 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400c98:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400c9c:	6a08      	ldr	r0, [r1, #32]
}
  400c9e:	4770      	bx	lr

00400ca0 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400ca0:	b4f0      	push	{r4, r5, r6, r7}
  400ca2:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400ca4:	2402      	movs	r4, #2
  400ca6:	9401      	str	r4, [sp, #4]
  400ca8:	2408      	movs	r4, #8
  400caa:	9402      	str	r4, [sp, #8]
  400cac:	2420      	movs	r4, #32
  400cae:	9403      	str	r4, [sp, #12]
  400cb0:	2480      	movs	r4, #128	; 0x80
  400cb2:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400cb4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400cb6:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400cb8:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400cba:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400cbe:	d814      	bhi.n	400cea <tc_find_mck_divisor+0x4a>
  400cc0:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400cc2:	42a0      	cmp	r0, r4
  400cc4:	d217      	bcs.n	400cf6 <tc_find_mck_divisor+0x56>
  400cc6:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400cc8:	af01      	add	r7, sp, #4
  400cca:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400cce:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400cd2:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400cd4:	4284      	cmp	r4, r0
  400cd6:	d30a      	bcc.n	400cee <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400cd8:	4286      	cmp	r6, r0
  400cda:	d90d      	bls.n	400cf8 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400cdc:	3501      	adds	r5, #1
	for (ul_index = 0;
  400cde:	2d05      	cmp	r5, #5
  400ce0:	d1f3      	bne.n	400cca <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400ce2:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400ce4:	b006      	add	sp, #24
  400ce6:	bcf0      	pop	{r4, r5, r6, r7}
  400ce8:	4770      	bx	lr
			return 0;
  400cea:	2000      	movs	r0, #0
  400cec:	e7fa      	b.n	400ce4 <tc_find_mck_divisor+0x44>
  400cee:	2000      	movs	r0, #0
  400cf0:	e7f8      	b.n	400ce4 <tc_find_mck_divisor+0x44>
	return 1;
  400cf2:	2001      	movs	r0, #1
  400cf4:	e7f6      	b.n	400ce4 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400cf6:	2500      	movs	r5, #0
	if (p_uldiv) {
  400cf8:	b12a      	cbz	r2, 400d06 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400cfa:	a906      	add	r1, sp, #24
  400cfc:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400d00:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400d04:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400d06:	2b00      	cmp	r3, #0
  400d08:	d0f3      	beq.n	400cf2 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400d0a:	601d      	str	r5, [r3, #0]
	return 1;
  400d0c:	2001      	movs	r0, #1
  400d0e:	e7e9      	b.n	400ce4 <tc_find_mck_divisor+0x44>

00400d10 <board_init>:
#include <board.h>
#include <conf_board.h>


void board_init(void)
{
  400d10:	b510      	push	{r4, lr}
  400d12:	200b      	movs	r0, #11
  400d14:	4c0d      	ldr	r4, [pc, #52]	; (400d4c <board_init+0x3c>)
  400d16:	47a0      	blx	r4
  400d18:	200c      	movs	r0, #12
  400d1a:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400d1c:	4b0c      	ldr	r3, [pc, #48]	; (400d50 <board_init+0x40>)
  400d1e:	2202      	movs	r2, #2
  400d20:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d22:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400d26:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d28:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
  400d2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400d30:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d32:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d36:	2201      	movs	r2, #1
  400d38:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d3a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400d3e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400d42:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400d44:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  400d48:	bd10      	pop	{r4, pc}
  400d4a:	bf00      	nop
  400d4c:	00400c15 	.word	0x00400c15
  400d50:	400e1000 	.word	0x400e1000

00400d54 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400d54:	e7fe      	b.n	400d54 <Dummy_Handler>
	...

00400d58 <Reset_Handler>:
{
  400d58:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  400d5a:	4b21      	ldr	r3, [pc, #132]	; (400de0 <Reset_Handler+0x88>)
  400d5c:	4a21      	ldr	r2, [pc, #132]	; (400de4 <Reset_Handler+0x8c>)
  400d5e:	429a      	cmp	r2, r3
  400d60:	d928      	bls.n	400db4 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  400d62:	4b21      	ldr	r3, [pc, #132]	; (400de8 <Reset_Handler+0x90>)
  400d64:	4a1e      	ldr	r2, [pc, #120]	; (400de0 <Reset_Handler+0x88>)
  400d66:	429a      	cmp	r2, r3
  400d68:	d20c      	bcs.n	400d84 <Reset_Handler+0x2c>
  400d6a:	3b01      	subs	r3, #1
  400d6c:	1a9b      	subs	r3, r3, r2
  400d6e:	f023 0303 	bic.w	r3, r3, #3
  400d72:	3304      	adds	r3, #4
  400d74:	4413      	add	r3, r2
  400d76:	491b      	ldr	r1, [pc, #108]	; (400de4 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  400d78:	f851 0b04 	ldr.w	r0, [r1], #4
  400d7c:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  400d80:	429a      	cmp	r2, r3
  400d82:	d1f9      	bne.n	400d78 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400d84:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  400d86:	4b19      	ldr	r3, [pc, #100]	; (400dec <Reset_Handler+0x94>)
  400d88:	4a19      	ldr	r2, [pc, #100]	; (400df0 <Reset_Handler+0x98>)
  400d8a:	429a      	cmp	r2, r3
  400d8c:	d20a      	bcs.n	400da4 <Reset_Handler+0x4c>
  400d8e:	3b01      	subs	r3, #1
  400d90:	1a9b      	subs	r3, r3, r2
  400d92:	f023 0303 	bic.w	r3, r3, #3
  400d96:	3304      	adds	r3, #4
  400d98:	4413      	add	r3, r2
		*pDest++ = 0;
  400d9a:	2100      	movs	r1, #0
  400d9c:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400da0:	429a      	cmp	r2, r3
  400da2:	d1fb      	bne.n	400d9c <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  400da4:	4b13      	ldr	r3, [pc, #76]	; (400df4 <Reset_Handler+0x9c>)
  400da6:	4a14      	ldr	r2, [pc, #80]	; (400df8 <Reset_Handler+0xa0>)
  400da8:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  400daa:	4b14      	ldr	r3, [pc, #80]	; (400dfc <Reset_Handler+0xa4>)
  400dac:	4798      	blx	r3
	main();
  400dae:	4b14      	ldr	r3, [pc, #80]	; (400e00 <Reset_Handler+0xa8>)
  400db0:	4798      	blx	r3
  400db2:	e7fe      	b.n	400db2 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  400db4:	4b0a      	ldr	r3, [pc, #40]	; (400de0 <Reset_Handler+0x88>)
  400db6:	4a0b      	ldr	r2, [pc, #44]	; (400de4 <Reset_Handler+0x8c>)
  400db8:	429a      	cmp	r2, r3
  400dba:	d2e3      	bcs.n	400d84 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400dbc:	4b0a      	ldr	r3, [pc, #40]	; (400de8 <Reset_Handler+0x90>)
  400dbe:	4808      	ldr	r0, [pc, #32]	; (400de0 <Reset_Handler+0x88>)
  400dc0:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400dc2:	4611      	mov	r1, r2
  400dc4:	3a04      	subs	r2, #4
  400dc6:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  400dc8:	2800      	cmp	r0, #0
  400dca:	d0db      	beq.n	400d84 <Reset_Handler+0x2c>
  400dcc:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  400dd0:	f852 0904 	ldr.w	r0, [r2], #-4
  400dd4:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  400dd8:	42ca      	cmn	r2, r1
  400dda:	d1f9      	bne.n	400dd0 <Reset_Handler+0x78>
  400ddc:	e7d2      	b.n	400d84 <Reset_Handler+0x2c>
  400dde:	bf00      	nop
  400de0:	20000000 	.word	0x20000000
  400de4:	004019bc 	.word	0x004019bc
  400de8:	2000043c 	.word	0x2000043c
  400dec:	20000940 	.word	0x20000940
  400df0:	2000043c 	.word	0x2000043c
  400df4:	e000ed00 	.word	0xe000ed00
  400df8:	00400000 	.word	0x00400000
  400dfc:	00401019 	.word	0x00401019
  400e00:	00400f89 	.word	0x00400f89

00400e04 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400e04:	4b3c      	ldr	r3, [pc, #240]	; (400ef8 <SystemCoreClockUpdate+0xf4>)
  400e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e08:	f003 0303 	and.w	r3, r3, #3
  400e0c:	2b03      	cmp	r3, #3
  400e0e:	d80e      	bhi.n	400e2e <SystemCoreClockUpdate+0x2a>
  400e10:	e8df f003 	tbb	[pc, r3]
  400e14:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400e18:	4b38      	ldr	r3, [pc, #224]	; (400efc <SystemCoreClockUpdate+0xf8>)
  400e1a:	695b      	ldr	r3, [r3, #20]
  400e1c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400e20:	bf14      	ite	ne
  400e22:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400e26:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400e2a:	4b35      	ldr	r3, [pc, #212]	; (400f00 <SystemCoreClockUpdate+0xfc>)
  400e2c:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400e2e:	4b32      	ldr	r3, [pc, #200]	; (400ef8 <SystemCoreClockUpdate+0xf4>)
  400e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e32:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e36:	2b70      	cmp	r3, #112	; 0x70
  400e38:	d055      	beq.n	400ee6 <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400e3a:	4b2f      	ldr	r3, [pc, #188]	; (400ef8 <SystemCoreClockUpdate+0xf4>)
  400e3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  400e3e:	4930      	ldr	r1, [pc, #192]	; (400f00 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400e40:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  400e44:	680b      	ldr	r3, [r1, #0]
  400e46:	40d3      	lsrs	r3, r2
  400e48:	600b      	str	r3, [r1, #0]
  400e4a:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400e4c:	4b2a      	ldr	r3, [pc, #168]	; (400ef8 <SystemCoreClockUpdate+0xf4>)
  400e4e:	6a1b      	ldr	r3, [r3, #32]
  400e50:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400e54:	d003      	beq.n	400e5e <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400e56:	4a2b      	ldr	r2, [pc, #172]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400e58:	4b29      	ldr	r3, [pc, #164]	; (400f00 <SystemCoreClockUpdate+0xfc>)
  400e5a:	601a      	str	r2, [r3, #0]
  400e5c:	e7e7      	b.n	400e2e <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400e5e:	4a2a      	ldr	r2, [pc, #168]	; (400f08 <SystemCoreClockUpdate+0x104>)
  400e60:	4b27      	ldr	r3, [pc, #156]	; (400f00 <SystemCoreClockUpdate+0xfc>)
  400e62:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400e64:	4b24      	ldr	r3, [pc, #144]	; (400ef8 <SystemCoreClockUpdate+0xf4>)
  400e66:	6a1b      	ldr	r3, [r3, #32]
  400e68:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e6c:	2b10      	cmp	r3, #16
  400e6e:	d005      	beq.n	400e7c <SystemCoreClockUpdate+0x78>
  400e70:	2b20      	cmp	r3, #32
  400e72:	d1dc      	bne.n	400e2e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400e74:	4a23      	ldr	r2, [pc, #140]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400e76:	4b22      	ldr	r3, [pc, #136]	; (400f00 <SystemCoreClockUpdate+0xfc>)
  400e78:	601a      	str	r2, [r3, #0]
			break;
  400e7a:	e7d8      	b.n	400e2e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400e7c:	4a23      	ldr	r2, [pc, #140]	; (400f0c <SystemCoreClockUpdate+0x108>)
  400e7e:	4b20      	ldr	r3, [pc, #128]	; (400f00 <SystemCoreClockUpdate+0xfc>)
  400e80:	601a      	str	r2, [r3, #0]
			break;
  400e82:	e7d4      	b.n	400e2e <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400e84:	4b1c      	ldr	r3, [pc, #112]	; (400ef8 <SystemCoreClockUpdate+0xf4>)
  400e86:	6a1b      	ldr	r3, [r3, #32]
  400e88:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400e8c:	d018      	beq.n	400ec0 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400e8e:	4a1d      	ldr	r2, [pc, #116]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400e90:	4b1b      	ldr	r3, [pc, #108]	; (400f00 <SystemCoreClockUpdate+0xfc>)
  400e92:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400e94:	4b18      	ldr	r3, [pc, #96]	; (400ef8 <SystemCoreClockUpdate+0xf4>)
  400e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e98:	f003 0303 	and.w	r3, r3, #3
  400e9c:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400e9e:	4a16      	ldr	r2, [pc, #88]	; (400ef8 <SystemCoreClockUpdate+0xf4>)
  400ea0:	bf07      	ittee	eq
  400ea2:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400ea4:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400ea6:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400ea8:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400eaa:	4815      	ldr	r0, [pc, #84]	; (400f00 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400eac:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400eb0:	6803      	ldr	r3, [r0, #0]
  400eb2:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  400eb6:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400eb8:	fbb3 f3f2 	udiv	r3, r3, r2
  400ebc:	6003      	str	r3, [r0, #0]
  400ebe:	e7b6      	b.n	400e2e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ec0:	4a11      	ldr	r2, [pc, #68]	; (400f08 <SystemCoreClockUpdate+0x104>)
  400ec2:	4b0f      	ldr	r3, [pc, #60]	; (400f00 <SystemCoreClockUpdate+0xfc>)
  400ec4:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400ec6:	4b0c      	ldr	r3, [pc, #48]	; (400ef8 <SystemCoreClockUpdate+0xf4>)
  400ec8:	6a1b      	ldr	r3, [r3, #32]
  400eca:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ece:	2b10      	cmp	r3, #16
  400ed0:	d005      	beq.n	400ede <SystemCoreClockUpdate+0xda>
  400ed2:	2b20      	cmp	r3, #32
  400ed4:	d1de      	bne.n	400e94 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400ed6:	4a0b      	ldr	r2, [pc, #44]	; (400f04 <SystemCoreClockUpdate+0x100>)
  400ed8:	4b09      	ldr	r3, [pc, #36]	; (400f00 <SystemCoreClockUpdate+0xfc>)
  400eda:	601a      	str	r2, [r3, #0]
					break;
  400edc:	e7da      	b.n	400e94 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400ede:	4a0b      	ldr	r2, [pc, #44]	; (400f0c <SystemCoreClockUpdate+0x108>)
  400ee0:	4b07      	ldr	r3, [pc, #28]	; (400f00 <SystemCoreClockUpdate+0xfc>)
  400ee2:	601a      	str	r2, [r3, #0]
					break;
  400ee4:	e7d6      	b.n	400e94 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  400ee6:	4a06      	ldr	r2, [pc, #24]	; (400f00 <SystemCoreClockUpdate+0xfc>)
  400ee8:	6813      	ldr	r3, [r2, #0]
  400eea:	4909      	ldr	r1, [pc, #36]	; (400f10 <SystemCoreClockUpdate+0x10c>)
  400eec:	fba1 1303 	umull	r1, r3, r1, r3
  400ef0:	085b      	lsrs	r3, r3, #1
  400ef2:	6013      	str	r3, [r2, #0]
  400ef4:	4770      	bx	lr
  400ef6:	bf00      	nop
  400ef8:	400e0400 	.word	0x400e0400
  400efc:	400e1410 	.word	0x400e1410
  400f00:	2000000c 	.word	0x2000000c
  400f04:	00b71b00 	.word	0x00b71b00
  400f08:	003d0900 	.word	0x003d0900
  400f0c:	007a1200 	.word	0x007a1200
  400f10:	aaaaaaab 	.word	0xaaaaaaab

00400f14 <system_init_flash>:
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400f14:	4b12      	ldr	r3, [pc, #72]	; (400f60 <system_init_flash+0x4c>)
  400f16:	4298      	cmp	r0, r3
  400f18:	d911      	bls.n	400f3e <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400f1a:	4b12      	ldr	r3, [pc, #72]	; (400f64 <system_init_flash+0x50>)
  400f1c:	4298      	cmp	r0, r3
  400f1e:	d913      	bls.n	400f48 <system_init_flash+0x34>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400f20:	4b11      	ldr	r3, [pc, #68]	; (400f68 <system_init_flash+0x54>)
  400f22:	4298      	cmp	r0, r3
  400f24:	d914      	bls.n	400f50 <system_init_flash+0x3c>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400f26:	4b11      	ldr	r3, [pc, #68]	; (400f6c <system_init_flash+0x58>)
  400f28:	4298      	cmp	r0, r3
  400f2a:	d915      	bls.n	400f58 <system_init_flash+0x44>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400f2c:	4b10      	ldr	r3, [pc, #64]	; (400f70 <system_init_flash+0x5c>)
  400f2e:	4298      	cmp	r0, r3
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400f30:	bf94      	ite	ls
  400f32:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
					} else {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400f36:	4a0f      	ldrhi	r2, [pc, #60]	; (400f74 <system_init_flash+0x60>)
  400f38:	4b0f      	ldr	r3, [pc, #60]	; (400f78 <system_init_flash+0x64>)
  400f3a:	601a      	str	r2, [r3, #0]
  400f3c:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400f3e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400f42:	4b0d      	ldr	r3, [pc, #52]	; (400f78 <system_init_flash+0x64>)
  400f44:	601a      	str	r2, [r3, #0]
  400f46:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400f48:	4a0c      	ldr	r2, [pc, #48]	; (400f7c <system_init_flash+0x68>)
  400f4a:	4b0b      	ldr	r3, [pc, #44]	; (400f78 <system_init_flash+0x64>)
  400f4c:	601a      	str	r2, [r3, #0]
  400f4e:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400f50:	4a0b      	ldr	r2, [pc, #44]	; (400f80 <system_init_flash+0x6c>)
  400f52:	4b09      	ldr	r3, [pc, #36]	; (400f78 <system_init_flash+0x64>)
  400f54:	601a      	str	r2, [r3, #0]
  400f56:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400f58:	4a0a      	ldr	r2, [pc, #40]	; (400f84 <system_init_flash+0x70>)
  400f5a:	4b07      	ldr	r3, [pc, #28]	; (400f78 <system_init_flash+0x64>)
  400f5c:	601a      	str	r2, [r3, #0]
  400f5e:	4770      	bx	lr
  400f60:	01312cff 	.word	0x01312cff
  400f64:	026259ff 	.word	0x026259ff
  400f68:	039386ff 	.word	0x039386ff
  400f6c:	04c4b3ff 	.word	0x04c4b3ff
  400f70:	05f5e0ff 	.word	0x05f5e0ff
  400f74:	04000500 	.word	0x04000500
  400f78:	400e0a00 	.word	0x400e0a00
  400f7c:	04000100 	.word	0x04000100
  400f80:	04000200 	.word	0x04000200
  400f84:	04000300 	.word	0x04000300

00400f88 <main>:
// Global variables because 2/3 of us are mechanical engineers and that's just how we roll
volatile uint32_t receivedMessage;


int main (void)
{
  400f88:	b508      	push	{r3, lr}
	// boilerplate
	sysclk_init();
  400f8a:	4b13      	ldr	r3, [pc, #76]	; (400fd8 <main+0x50>)
  400f8c:	4798      	blx	r3
	wdt_disable(WDT);
  400f8e:	4813      	ldr	r0, [pc, #76]	; (400fdc <main+0x54>)
  400f90:	4b13      	ldr	r3, [pc, #76]	; (400fe0 <main+0x58>)
  400f92:	4798      	blx	r3
	board_init();
  400f94:	4b13      	ldr	r3, [pc, #76]	; (400fe4 <main+0x5c>)
  400f96:	4798      	blx	r3
	
	// start the clock that counts the seconds
	configure_tc();
  400f98:	4b13      	ldr	r3, [pc, #76]	; (400fe8 <main+0x60>)
  400f9a:	4798      	blx	r3
	tc_start(TC0, 0);
  400f9c:	2100      	movs	r1, #0
  400f9e:	4813      	ldr	r0, [pc, #76]	; (400fec <main+0x64>)
  400fa0:	4b13      	ldr	r3, [pc, #76]	; (400ff0 <main+0x68>)
  400fa2:	4798      	blx	r3

	// Configure the Wifi UART communication stuff
	configure_usart_wifi();
  400fa4:	4b13      	ldr	r3, [pc, #76]	; (400ff4 <main+0x6c>)
  400fa6:	4798      	blx	r3
	configure_wifi_comm_pin();
  400fa8:	4b13      	ldr	r3, [pc, #76]	; (400ff8 <main+0x70>)
  400faa:	4798      	blx	r3
	configure_wifi_web_setup_pin();
  400fac:	4b13      	ldr	r3, [pc, #76]	; (400ffc <main+0x74>)
  400fae:	4798      	blx	r3
	
	// Reset the wifi
	resetWifi();
  400fb0:	4b13      	ldr	r3, [pc, #76]	; (401000 <main+0x78>)
  400fb2:	4798      	blx	r3
	
	// Main Loop //////////////////////////////////////////////////////////////////////////////////////////////////
	while(1){

		// If user has pushed the button to enter web setup, enter this routine
		if(wifi_setup_flag == true){
  400fb4:	4c13      	ldr	r4, [pc, #76]	; (401004 <main+0x7c>)
		}

		// If user has not requested web setup, try to capture and display an image
		else{

			checkGoFile();
  400fb6:	4e14      	ldr	r6, [pc, #80]	; (401008 <main+0x80>)
			write_wifi_command("setup web\r\n",3);
  400fb8:	4d14      	ldr	r5, [pc, #80]	; (40100c <main+0x84>)
  400fba:	e000      	b.n	400fbe <main+0x36>
			checkGoFile();
  400fbc:	47b0      	blx	r6
		if(wifi_setup_flag == true){
  400fbe:	7823      	ldrb	r3, [r4, #0]
  400fc0:	2b00      	cmp	r3, #0
  400fc2:	d0fb      	beq.n	400fbc <main+0x34>
			write_wifi_command("setup web\r\n",3);
  400fc4:	2103      	movs	r1, #3
  400fc6:	4628      	mov	r0, r5
  400fc8:	4b11      	ldr	r3, [pc, #68]	; (401010 <main+0x88>)
  400fca:	4798      	blx	r3
			wifi_setup_flag = false;
  400fcc:	2300      	movs	r3, #0
  400fce:	7023      	strb	r3, [r4, #0]
			waitForWifiNetworkConnect();
  400fd0:	4b10      	ldr	r3, [pc, #64]	; (401014 <main+0x8c>)
  400fd2:	4798      	blx	r3
  400fd4:	e7f3      	b.n	400fbe <main+0x36>
  400fd6:	bf00      	nop
  400fd8:	0040086d 	.word	0x0040086d
  400fdc:	400e1450 	.word	0x400e1450
  400fe0:	0040039d 	.word	0x0040039d
  400fe4:	00400d11 	.word	0x00400d11
  400fe8:	004003cd 	.word	0x004003cd
  400fec:	40010000 	.word	0x40010000
  400ff0:	00400c81 	.word	0x00400c81
  400ff4:	0040055d 	.word	0x0040055d
  400ff8:	00400611 	.word	0x00400611
  400ffc:	0040066d 	.word	0x0040066d
  401000:	00400701 	.word	0x00400701
  401004:	200004ec 	.word	0x200004ec
  401008:	0040076d 	.word	0x0040076d
  40100c:	00401988 	.word	0x00401988
  401010:	004006c5 	.word	0x004006c5
  401014:	00400729 	.word	0x00400729

00401018 <__libc_init_array>:
  401018:	b570      	push	{r4, r5, r6, lr}
  40101a:	4e0f      	ldr	r6, [pc, #60]	; (401058 <__libc_init_array+0x40>)
  40101c:	4d0f      	ldr	r5, [pc, #60]	; (40105c <__libc_init_array+0x44>)
  40101e:	1b76      	subs	r6, r6, r5
  401020:	10b6      	asrs	r6, r6, #2
  401022:	bf18      	it	ne
  401024:	2400      	movne	r4, #0
  401026:	d005      	beq.n	401034 <__libc_init_array+0x1c>
  401028:	3401      	adds	r4, #1
  40102a:	f855 3b04 	ldr.w	r3, [r5], #4
  40102e:	4798      	blx	r3
  401030:	42a6      	cmp	r6, r4
  401032:	d1f9      	bne.n	401028 <__libc_init_array+0x10>
  401034:	4e0a      	ldr	r6, [pc, #40]	; (401060 <__libc_init_array+0x48>)
  401036:	4d0b      	ldr	r5, [pc, #44]	; (401064 <__libc_init_array+0x4c>)
  401038:	1b76      	subs	r6, r6, r5
  40103a:	f000 fcad 	bl	401998 <_init>
  40103e:	10b6      	asrs	r6, r6, #2
  401040:	bf18      	it	ne
  401042:	2400      	movne	r4, #0
  401044:	d006      	beq.n	401054 <__libc_init_array+0x3c>
  401046:	3401      	adds	r4, #1
  401048:	f855 3b04 	ldr.w	r3, [r5], #4
  40104c:	4798      	blx	r3
  40104e:	42a6      	cmp	r6, r4
  401050:	d1f9      	bne.n	401046 <__libc_init_array+0x2e>
  401052:	bd70      	pop	{r4, r5, r6, pc}
  401054:	bd70      	pop	{r4, r5, r6, pc}
  401056:	bf00      	nop
  401058:	004019a4 	.word	0x004019a4
  40105c:	004019a4 	.word	0x004019a4
  401060:	004019ac 	.word	0x004019ac
  401064:	004019a4 	.word	0x004019a4

00401068 <strcpy>:
  401068:	ea80 0201 	eor.w	r2, r0, r1
  40106c:	4684      	mov	ip, r0
  40106e:	f012 0f03 	tst.w	r2, #3
  401072:	d14f      	bne.n	401114 <strcpy+0xac>
  401074:	f011 0f03 	tst.w	r1, #3
  401078:	d132      	bne.n	4010e0 <strcpy+0x78>
  40107a:	f84d 4d04 	str.w	r4, [sp, #-4]!
  40107e:	f011 0f04 	tst.w	r1, #4
  401082:	f851 3b04 	ldr.w	r3, [r1], #4
  401086:	d00b      	beq.n	4010a0 <strcpy+0x38>
  401088:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40108c:	439a      	bics	r2, r3
  40108e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  401092:	bf04      	itt	eq
  401094:	f84c 3b04 	streq.w	r3, [ip], #4
  401098:	f851 3b04 	ldreq.w	r3, [r1], #4
  40109c:	d116      	bne.n	4010cc <strcpy+0x64>
  40109e:	bf00      	nop
  4010a0:	f851 4b04 	ldr.w	r4, [r1], #4
  4010a4:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  4010a8:	439a      	bics	r2, r3
  4010aa:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4010ae:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  4010b2:	d10b      	bne.n	4010cc <strcpy+0x64>
  4010b4:	f84c 3b04 	str.w	r3, [ip], #4
  4010b8:	43a2      	bics	r2, r4
  4010ba:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4010be:	bf04      	itt	eq
  4010c0:	f851 3b04 	ldreq.w	r3, [r1], #4
  4010c4:	f84c 4b04 	streq.w	r4, [ip], #4
  4010c8:	d0ea      	beq.n	4010a0 <strcpy+0x38>
  4010ca:	4623      	mov	r3, r4
  4010cc:	f80c 3b01 	strb.w	r3, [ip], #1
  4010d0:	f013 0fff 	tst.w	r3, #255	; 0xff
  4010d4:	ea4f 2333 	mov.w	r3, r3, ror #8
  4010d8:	d1f8      	bne.n	4010cc <strcpy+0x64>
  4010da:	f85d 4b04 	ldr.w	r4, [sp], #4
  4010de:	4770      	bx	lr
  4010e0:	f011 0f01 	tst.w	r1, #1
  4010e4:	d006      	beq.n	4010f4 <strcpy+0x8c>
  4010e6:	f811 2b01 	ldrb.w	r2, [r1], #1
  4010ea:	f80c 2b01 	strb.w	r2, [ip], #1
  4010ee:	2a00      	cmp	r2, #0
  4010f0:	bf08      	it	eq
  4010f2:	4770      	bxeq	lr
  4010f4:	f011 0f02 	tst.w	r1, #2
  4010f8:	d0bf      	beq.n	40107a <strcpy+0x12>
  4010fa:	f831 2b02 	ldrh.w	r2, [r1], #2
  4010fe:	f012 0fff 	tst.w	r2, #255	; 0xff
  401102:	bf16      	itet	ne
  401104:	f82c 2b02 	strhne.w	r2, [ip], #2
  401108:	f88c 2000 	strbeq.w	r2, [ip]
  40110c:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  401110:	d1b3      	bne.n	40107a <strcpy+0x12>
  401112:	4770      	bx	lr
  401114:	f811 2b01 	ldrb.w	r2, [r1], #1
  401118:	f80c 2b01 	strb.w	r2, [ip], #1
  40111c:	2a00      	cmp	r2, #0
  40111e:	d1f9      	bne.n	401114 <strcpy+0xac>
  401120:	4770      	bx	lr
  401122:	bf00      	nop

00401124 <critical_factorization>:
  401124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401128:	f04f 0e01 	mov.w	lr, #1
  40112c:	4674      	mov	r4, lr
  40112e:	2500      	movs	r5, #0
  401130:	f04f 36ff 	mov.w	r6, #4294967295
  401134:	192b      	adds	r3, r5, r4
  401136:	428b      	cmp	r3, r1
  401138:	eb00 0706 	add.w	r7, r0, r6
  40113c:	d20d      	bcs.n	40115a <critical_factorization+0x36>
  40113e:	5d3f      	ldrb	r7, [r7, r4]
  401140:	f810 c003 	ldrb.w	ip, [r0, r3]
  401144:	45bc      	cmp	ip, r7
  401146:	d22d      	bcs.n	4011a4 <critical_factorization+0x80>
  401148:	461d      	mov	r5, r3
  40114a:	2401      	movs	r4, #1
  40114c:	eba3 0e06 	sub.w	lr, r3, r6
  401150:	192b      	adds	r3, r5, r4
  401152:	428b      	cmp	r3, r1
  401154:	eb00 0706 	add.w	r7, r0, r6
  401158:	d3f1      	bcc.n	40113e <critical_factorization+0x1a>
  40115a:	f04f 0801 	mov.w	r8, #1
  40115e:	f8c2 e000 	str.w	lr, [r2]
  401162:	4644      	mov	r4, r8
  401164:	2500      	movs	r5, #0
  401166:	f04f 37ff 	mov.w	r7, #4294967295
  40116a:	192b      	adds	r3, r5, r4
  40116c:	4299      	cmp	r1, r3
  40116e:	eb00 0e07 	add.w	lr, r0, r7
  401172:	d90e      	bls.n	401192 <critical_factorization+0x6e>
  401174:	f81e e004 	ldrb.w	lr, [lr, r4]
  401178:	f810 c003 	ldrb.w	ip, [r0, r3]
  40117c:	45f4      	cmp	ip, lr
  40117e:	d918      	bls.n	4011b2 <critical_factorization+0x8e>
  401180:	461d      	mov	r5, r3
  401182:	2401      	movs	r4, #1
  401184:	eba3 0807 	sub.w	r8, r3, r7
  401188:	192b      	adds	r3, r5, r4
  40118a:	4299      	cmp	r1, r3
  40118c:	eb00 0e07 	add.w	lr, r0, r7
  401190:	d8f0      	bhi.n	401174 <critical_factorization+0x50>
  401192:	3701      	adds	r7, #1
  401194:	1c70      	adds	r0, r6, #1
  401196:	4287      	cmp	r7, r0
  401198:	bf24      	itt	cs
  40119a:	f8c2 8000 	strcs.w	r8, [r2]
  40119e:	4638      	movcs	r0, r7
  4011a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4011a4:	d00c      	beq.n	4011c0 <critical_factorization+0x9c>
  4011a6:	f04f 0e01 	mov.w	lr, #1
  4011aa:	462e      	mov	r6, r5
  4011ac:	4674      	mov	r4, lr
  4011ae:	4475      	add	r5, lr
  4011b0:	e7c0      	b.n	401134 <critical_factorization+0x10>
  4011b2:	d00b      	beq.n	4011cc <critical_factorization+0xa8>
  4011b4:	f04f 0801 	mov.w	r8, #1
  4011b8:	462f      	mov	r7, r5
  4011ba:	4644      	mov	r4, r8
  4011bc:	4445      	add	r5, r8
  4011be:	e7d4      	b.n	40116a <critical_factorization+0x46>
  4011c0:	4574      	cmp	r4, lr
  4011c2:	bf12      	itee	ne
  4011c4:	3401      	addne	r4, #1
  4011c6:	461d      	moveq	r5, r3
  4011c8:	2401      	moveq	r4, #1
  4011ca:	e7b3      	b.n	401134 <critical_factorization+0x10>
  4011cc:	4544      	cmp	r4, r8
  4011ce:	bf12      	itee	ne
  4011d0:	3401      	addne	r4, #1
  4011d2:	461d      	moveq	r5, r3
  4011d4:	2401      	moveq	r4, #1
  4011d6:	e7c8      	b.n	40116a <critical_factorization+0x46>

004011d8 <two_way_long_needle>:
  4011d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4011dc:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  4011e0:	4616      	mov	r6, r2
  4011e2:	4605      	mov	r5, r0
  4011e4:	468b      	mov	fp, r1
  4011e6:	4610      	mov	r0, r2
  4011e8:	4619      	mov	r1, r3
  4011ea:	aa03      	add	r2, sp, #12
  4011ec:	461c      	mov	r4, r3
  4011ee:	f7ff ff99 	bl	401124 <critical_factorization>
  4011f2:	ab03      	add	r3, sp, #12
  4011f4:	4681      	mov	r9, r0
  4011f6:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  4011fa:	f843 4f04 	str.w	r4, [r3, #4]!
  4011fe:	4293      	cmp	r3, r2
  401200:	d1fb      	bne.n	4011fa <two_way_long_needle+0x22>
  401202:	b14c      	cbz	r4, 401218 <two_way_long_needle+0x40>
  401204:	1e63      	subs	r3, r4, #1
  401206:	1e72      	subs	r2, r6, #1
  401208:	a804      	add	r0, sp, #16
  40120a:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  40120e:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  401212:	f113 33ff 	adds.w	r3, r3, #4294967295
  401216:	d2f8      	bcs.n	40120a <two_way_long_needle+0x32>
  401218:	9903      	ldr	r1, [sp, #12]
  40121a:	464a      	mov	r2, r9
  40121c:	4431      	add	r1, r6
  40121e:	4630      	mov	r0, r6
  401220:	f000 fa66 	bl	4016f0 <memcmp>
  401224:	2800      	cmp	r0, #0
  401226:	d16f      	bne.n	401308 <two_way_long_needle+0x130>
  401228:	f109 33ff 	add.w	r3, r9, #4294967295
  40122c:	9300      	str	r3, [sp, #0]
  40122e:	18f3      	adds	r3, r6, r3
  401230:	4682      	mov	sl, r0
  401232:	9301      	str	r3, [sp, #4]
  401234:	4623      	mov	r3, r4
  401236:	4680      	mov	r8, r0
  401238:	4654      	mov	r4, sl
  40123a:	4658      	mov	r0, fp
  40123c:	469a      	mov	sl, r3
  40123e:	eb08 070a 	add.w	r7, r8, sl
  401242:	1a3a      	subs	r2, r7, r0
  401244:	2100      	movs	r1, #0
  401246:	4428      	add	r0, r5
  401248:	f000 fa02 	bl	401650 <memchr>
  40124c:	2800      	cmp	r0, #0
  40124e:	d156      	bne.n	4012fe <two_way_long_needle+0x126>
  401250:	2f00      	cmp	r7, #0
  401252:	d054      	beq.n	4012fe <two_way_long_needle+0x126>
  401254:	19eb      	adds	r3, r5, r7
  401256:	aa04      	add	r2, sp, #16
  401258:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  40125c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401260:	b14b      	cbz	r3, 401276 <two_way_long_needle+0x9e>
  401262:	b124      	cbz	r4, 40126e <two_way_long_needle+0x96>
  401264:	9a03      	ldr	r2, [sp, #12]
  401266:	4293      	cmp	r3, r2
  401268:	d201      	bcs.n	40126e <two_way_long_needle+0x96>
  40126a:	ebaa 0302 	sub.w	r3, sl, r2
  40126e:	4498      	add	r8, r3
  401270:	2400      	movs	r4, #0
  401272:	4638      	mov	r0, r7
  401274:	e7e3      	b.n	40123e <two_way_long_needle+0x66>
  401276:	454c      	cmp	r4, r9
  401278:	4623      	mov	r3, r4
  40127a:	f10a 3eff 	add.w	lr, sl, #4294967295
  40127e:	bf38      	it	cc
  401280:	464b      	movcc	r3, r9
  401282:	4573      	cmp	r3, lr
  401284:	d213      	bcs.n	4012ae <two_way_long_needle+0xd6>
  401286:	eb08 0203 	add.w	r2, r8, r3
  40128a:	f816 c003 	ldrb.w	ip, [r6, r3]
  40128e:	5ca8      	ldrb	r0, [r5, r2]
  401290:	4584      	cmp	ip, r0
  401292:	442a      	add	r2, r5
  401294:	eb06 0103 	add.w	r1, r6, r3
  401298:	d006      	beq.n	4012a8 <two_way_long_needle+0xd0>
  40129a:	e02c      	b.n	4012f6 <two_way_long_needle+0x11e>
  40129c:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  4012a0:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  4012a4:	4584      	cmp	ip, r0
  4012a6:	d126      	bne.n	4012f6 <two_way_long_needle+0x11e>
  4012a8:	3301      	adds	r3, #1
  4012aa:	4573      	cmp	r3, lr
  4012ac:	d3f6      	bcc.n	40129c <two_way_long_needle+0xc4>
  4012ae:	454c      	cmp	r4, r9
  4012b0:	9900      	ldr	r1, [sp, #0]
  4012b2:	f080 8089 	bcs.w	4013c8 <two_way_long_needle+0x1f0>
  4012b6:	9b00      	ldr	r3, [sp, #0]
  4012b8:	eb08 0203 	add.w	r2, r8, r3
  4012bc:	9b01      	ldr	r3, [sp, #4]
  4012be:	5ca8      	ldrb	r0, [r5, r2]
  4012c0:	781b      	ldrb	r3, [r3, #0]
  4012c2:	4298      	cmp	r0, r3
  4012c4:	442a      	add	r2, r5
  4012c6:	d17f      	bne.n	4013c8 <two_way_long_needle+0x1f0>
  4012c8:	9801      	ldr	r0, [sp, #4]
  4012ca:	f104 3bff 	add.w	fp, r4, #4294967295
  4012ce:	e006      	b.n	4012de <two_way_long_needle+0x106>
  4012d0:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  4012d4:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  4012d8:	45f4      	cmp	ip, lr
  4012da:	d103      	bne.n	4012e4 <two_way_long_needle+0x10c>
  4012dc:	4619      	mov	r1, r3
  4012de:	1e4b      	subs	r3, r1, #1
  4012e0:	459b      	cmp	fp, r3
  4012e2:	d1f5      	bne.n	4012d0 <two_way_long_needle+0xf8>
  4012e4:	3401      	adds	r4, #1
  4012e6:	428c      	cmp	r4, r1
  4012e8:	d870      	bhi.n	4013cc <two_way_long_needle+0x1f4>
  4012ea:	9c03      	ldr	r4, [sp, #12]
  4012ec:	4638      	mov	r0, r7
  4012ee:	44a0      	add	r8, r4
  4012f0:	ebaa 0404 	sub.w	r4, sl, r4
  4012f4:	e7a3      	b.n	40123e <two_way_long_needle+0x66>
  4012f6:	f1c9 0201 	rsb	r2, r9, #1
  4012fa:	4490      	add	r8, r2
  4012fc:	e7b7      	b.n	40126e <two_way_long_needle+0x96>
  4012fe:	2000      	movs	r0, #0
  401300:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  401304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401308:	eba4 0309 	sub.w	r3, r4, r9
  40130c:	454b      	cmp	r3, r9
  40130e:	bf38      	it	cc
  401310:	464b      	movcc	r3, r9
  401312:	3301      	adds	r3, #1
  401314:	f109 38ff 	add.w	r8, r9, #4294967295
  401318:	9303      	str	r3, [sp, #12]
  40131a:	eb06 0308 	add.w	r3, r6, r8
  40131e:	4658      	mov	r0, fp
  401320:	f04f 0a00 	mov.w	sl, #0
  401324:	46cb      	mov	fp, r9
  401326:	4699      	mov	r9, r3
  401328:	eb0a 0704 	add.w	r7, sl, r4
  40132c:	1a3a      	subs	r2, r7, r0
  40132e:	2100      	movs	r1, #0
  401330:	4428      	add	r0, r5
  401332:	f000 f98d 	bl	401650 <memchr>
  401336:	2800      	cmp	r0, #0
  401338:	d1e1      	bne.n	4012fe <two_way_long_needle+0x126>
  40133a:	2f00      	cmp	r7, #0
  40133c:	d0df      	beq.n	4012fe <two_way_long_needle+0x126>
  40133e:	19eb      	adds	r3, r5, r7
  401340:	aa04      	add	r2, sp, #16
  401342:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  401346:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40134a:	bba3      	cbnz	r3, 4013b6 <two_way_long_needle+0x1de>
  40134c:	1e61      	subs	r1, r4, #1
  40134e:	458b      	cmp	fp, r1
  401350:	d215      	bcs.n	40137e <two_way_long_needle+0x1a6>
  401352:	eb0a 020b 	add.w	r2, sl, fp
  401356:	f816 300b 	ldrb.w	r3, [r6, fp]
  40135a:	f815 e002 	ldrb.w	lr, [r5, r2]
  40135e:	459e      	cmp	lr, r3
  401360:	442a      	add	r2, r5
  401362:	eb06 000b 	add.w	r0, r6, fp
  401366:	465b      	mov	r3, fp
  401368:	d006      	beq.n	401378 <two_way_long_needle+0x1a0>
  40136a:	e027      	b.n	4013bc <two_way_long_needle+0x1e4>
  40136c:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  401370:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  401374:	45f4      	cmp	ip, lr
  401376:	d121      	bne.n	4013bc <two_way_long_needle+0x1e4>
  401378:	3301      	adds	r3, #1
  40137a:	428b      	cmp	r3, r1
  40137c:	d3f6      	bcc.n	40136c <two_way_long_needle+0x194>
  40137e:	f1b8 3fff 	cmp.w	r8, #4294967295
  401382:	d011      	beq.n	4013a8 <two_way_long_needle+0x1d0>
  401384:	eb0a 0208 	add.w	r2, sl, r8
  401388:	f899 1000 	ldrb.w	r1, [r9]
  40138c:	5cab      	ldrb	r3, [r5, r2]
  40138e:	4299      	cmp	r1, r3
  401390:	442a      	add	r2, r5
  401392:	d10f      	bne.n	4013b4 <two_way_long_needle+0x1dc>
  401394:	464b      	mov	r3, r9
  401396:	e005      	b.n	4013a4 <two_way_long_needle+0x1cc>
  401398:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  40139c:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  4013a0:	4288      	cmp	r0, r1
  4013a2:	d107      	bne.n	4013b4 <two_way_long_needle+0x1dc>
  4013a4:	42b3      	cmp	r3, r6
  4013a6:	d1f7      	bne.n	401398 <two_way_long_needle+0x1c0>
  4013a8:	eb05 000a 	add.w	r0, r5, sl
  4013ac:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  4013b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4013b4:	9b03      	ldr	r3, [sp, #12]
  4013b6:	449a      	add	sl, r3
  4013b8:	4638      	mov	r0, r7
  4013ba:	e7b5      	b.n	401328 <two_way_long_needle+0x150>
  4013bc:	f1cb 0201 	rsb	r2, fp, #1
  4013c0:	4492      	add	sl, r2
  4013c2:	449a      	add	sl, r3
  4013c4:	4638      	mov	r0, r7
  4013c6:	e7af      	b.n	401328 <two_way_long_needle+0x150>
  4013c8:	4649      	mov	r1, r9
  4013ca:	e78b      	b.n	4012e4 <two_way_long_needle+0x10c>
  4013cc:	eb05 0008 	add.w	r0, r5, r8
  4013d0:	e796      	b.n	401300 <two_way_long_needle+0x128>
  4013d2:	bf00      	nop

004013d4 <strstr>:
  4013d4:	7802      	ldrb	r2, [r0, #0]
  4013d6:	2a00      	cmp	r2, #0
  4013d8:	f000 8101 	beq.w	4015de <strstr+0x20a>
  4013dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4013e0:	f891 8000 	ldrb.w	r8, [r1]
  4013e4:	b085      	sub	sp, #20
  4013e6:	4644      	mov	r4, r8
  4013e8:	f1b8 0f00 	cmp.w	r8, #0
  4013ec:	d016      	beq.n	40141c <strstr+0x48>
  4013ee:	4686      	mov	lr, r0
  4013f0:	f101 0c01 	add.w	ip, r1, #1
  4013f4:	2701      	movs	r7, #1
  4013f6:	e003      	b.n	401400 <strstr+0x2c>
  4013f8:	f813 4b01 	ldrb.w	r4, [r3], #1
  4013fc:	b16c      	cbz	r4, 40141a <strstr+0x46>
  4013fe:	469c      	mov	ip, r3
  401400:	42a2      	cmp	r2, r4
  401402:	bf14      	ite	ne
  401404:	2700      	movne	r7, #0
  401406:	f007 0701 	andeq.w	r7, r7, #1
  40140a:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  40140e:	4663      	mov	r3, ip
  401410:	2a00      	cmp	r2, #0
  401412:	d1f1      	bne.n	4013f8 <strstr+0x24>
  401414:	f89c 3000 	ldrb.w	r3, [ip]
  401418:	b9fb      	cbnz	r3, 40145a <strstr+0x86>
  40141a:	b117      	cbz	r7, 401422 <strstr+0x4e>
  40141c:	b005      	add	sp, #20
  40141e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401422:	460e      	mov	r6, r1
  401424:	4605      	mov	r5, r0
  401426:	4641      	mov	r1, r8
  401428:	3001      	adds	r0, #1
  40142a:	ebac 0406 	sub.w	r4, ip, r6
  40142e:	f000 f98f 	bl	401750 <strchr>
  401432:	4607      	mov	r7, r0
  401434:	b188      	cbz	r0, 40145a <strstr+0x86>
  401436:	2c01      	cmp	r4, #1
  401438:	d0f0      	beq.n	40141c <strstr+0x48>
  40143a:	1928      	adds	r0, r5, r4
  40143c:	4287      	cmp	r7, r0
  40143e:	bf94      	ite	ls
  401440:	1bc1      	subls	r1, r0, r7
  401442:	2101      	movhi	r1, #1
  401444:	2c1f      	cmp	r4, #31
  401446:	468b      	mov	fp, r1
  401448:	d90b      	bls.n	401462 <strstr+0x8e>
  40144a:	4623      	mov	r3, r4
  40144c:	4632      	mov	r2, r6
  40144e:	4638      	mov	r0, r7
  401450:	f7ff fec2 	bl	4011d8 <two_way_long_needle>
  401454:	b005      	add	sp, #20
  401456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40145a:	2000      	movs	r0, #0
  40145c:	b005      	add	sp, #20
  40145e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401462:	aa03      	add	r2, sp, #12
  401464:	4621      	mov	r1, r4
  401466:	4630      	mov	r0, r6
  401468:	f7ff fe5c 	bl	401124 <critical_factorization>
  40146c:	9903      	ldr	r1, [sp, #12]
  40146e:	4680      	mov	r8, r0
  401470:	4602      	mov	r2, r0
  401472:	4431      	add	r1, r6
  401474:	4630      	mov	r0, r6
  401476:	f000 f93b 	bl	4016f0 <memcmp>
  40147a:	2800      	cmp	r0, #0
  40147c:	d157      	bne.n	40152e <strstr+0x15a>
  40147e:	f108 33ff 	add.w	r3, r8, #4294967295
  401482:	9300      	str	r3, [sp, #0]
  401484:	18f3      	adds	r3, r6, r3
  401486:	4681      	mov	r9, r0
  401488:	4605      	mov	r5, r0
  40148a:	9301      	str	r3, [sp, #4]
  40148c:	4658      	mov	r0, fp
  40148e:	46b2      	mov	sl, r6
  401490:	1966      	adds	r6, r4, r5
  401492:	1a32      	subs	r2, r6, r0
  401494:	2100      	movs	r1, #0
  401496:	4438      	add	r0, r7
  401498:	f000 f8da 	bl	401650 <memchr>
  40149c:	2800      	cmp	r0, #0
  40149e:	d1dc      	bne.n	40145a <strstr+0x86>
  4014a0:	2e00      	cmp	r6, #0
  4014a2:	d0da      	beq.n	40145a <strstr+0x86>
  4014a4:	45c8      	cmp	r8, r9
  4014a6:	4643      	mov	r3, r8
  4014a8:	bf38      	it	cc
  4014aa:	464b      	movcc	r3, r9
  4014ac:	429c      	cmp	r4, r3
  4014ae:	d912      	bls.n	4014d6 <strstr+0x102>
  4014b0:	195a      	adds	r2, r3, r5
  4014b2:	f81a 1003 	ldrb.w	r1, [sl, r3]
  4014b6:	5cb8      	ldrb	r0, [r7, r2]
  4014b8:	4281      	cmp	r1, r0
  4014ba:	443a      	add	r2, r7
  4014bc:	eb0a 0e03 	add.w	lr, sl, r3
  4014c0:	d006      	beq.n	4014d0 <strstr+0xfc>
  4014c2:	e02c      	b.n	40151e <strstr+0x14a>
  4014c4:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  4014c8:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  4014cc:	4288      	cmp	r0, r1
  4014ce:	d126      	bne.n	40151e <strstr+0x14a>
  4014d0:	3301      	adds	r3, #1
  4014d2:	429c      	cmp	r4, r3
  4014d4:	d1f6      	bne.n	4014c4 <strstr+0xf0>
  4014d6:	45c8      	cmp	r8, r9
  4014d8:	9900      	ldr	r1, [sp, #0]
  4014da:	f240 8083 	bls.w	4015e4 <strstr+0x210>
  4014de:	9b00      	ldr	r3, [sp, #0]
  4014e0:	18ea      	adds	r2, r5, r3
  4014e2:	9b01      	ldr	r3, [sp, #4]
  4014e4:	5cb8      	ldrb	r0, [r7, r2]
  4014e6:	781b      	ldrb	r3, [r3, #0]
  4014e8:	4298      	cmp	r0, r3
  4014ea:	443a      	add	r2, r7
  4014ec:	d17a      	bne.n	4015e4 <strstr+0x210>
  4014ee:	9801      	ldr	r0, [sp, #4]
  4014f0:	f109 3bff 	add.w	fp, r9, #4294967295
  4014f4:	e006      	b.n	401504 <strstr+0x130>
  4014f6:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  4014fa:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  4014fe:	45f4      	cmp	ip, lr
  401500:	d103      	bne.n	40150a <strstr+0x136>
  401502:	4619      	mov	r1, r3
  401504:	1e4b      	subs	r3, r1, #1
  401506:	455b      	cmp	r3, fp
  401508:	d1f5      	bne.n	4014f6 <strstr+0x122>
  40150a:	f109 0901 	add.w	r9, r9, #1
  40150e:	4589      	cmp	r9, r1
  401510:	d857      	bhi.n	4015c2 <strstr+0x1ee>
  401512:	9b03      	ldr	r3, [sp, #12]
  401514:	4630      	mov	r0, r6
  401516:	441d      	add	r5, r3
  401518:	eba4 0903 	sub.w	r9, r4, r3
  40151c:	e7b8      	b.n	401490 <strstr+0xbc>
  40151e:	f1c8 0201 	rsb	r2, r8, #1
  401522:	4415      	add	r5, r2
  401524:	441d      	add	r5, r3
  401526:	f04f 0900 	mov.w	r9, #0
  40152a:	4630      	mov	r0, r6
  40152c:	e7b0      	b.n	401490 <strstr+0xbc>
  40152e:	eba4 0308 	sub.w	r3, r4, r8
  401532:	4543      	cmp	r3, r8
  401534:	bf38      	it	cc
  401536:	4643      	movcc	r3, r8
  401538:	3301      	adds	r3, #1
  40153a:	f108 39ff 	add.w	r9, r8, #4294967295
  40153e:	9303      	str	r3, [sp, #12]
  401540:	eb06 0309 	add.w	r3, r6, r9
  401544:	4658      	mov	r0, fp
  401546:	2500      	movs	r5, #0
  401548:	46bb      	mov	fp, r7
  40154a:	469a      	mov	sl, r3
  40154c:	1967      	adds	r7, r4, r5
  40154e:	1a3a      	subs	r2, r7, r0
  401550:	2100      	movs	r1, #0
  401552:	4458      	add	r0, fp
  401554:	f000 f87c 	bl	401650 <memchr>
  401558:	2800      	cmp	r0, #0
  40155a:	f47f af7e 	bne.w	40145a <strstr+0x86>
  40155e:	2f00      	cmp	r7, #0
  401560:	f43f af7b 	beq.w	40145a <strstr+0x86>
  401564:	4544      	cmp	r4, r8
  401566:	d915      	bls.n	401594 <strstr+0x1c0>
  401568:	eb08 0205 	add.w	r2, r8, r5
  40156c:	f816 3008 	ldrb.w	r3, [r6, r8]
  401570:	f81b 0002 	ldrb.w	r0, [fp, r2]
  401574:	4298      	cmp	r0, r3
  401576:	445a      	add	r2, fp
  401578:	eb06 0108 	add.w	r1, r6, r8
  40157c:	4643      	mov	r3, r8
  40157e:	d006      	beq.n	40158e <strstr+0x1ba>
  401580:	e023      	b.n	4015ca <strstr+0x1f6>
  401582:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  401586:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  40158a:	4586      	cmp	lr, r0
  40158c:	d11d      	bne.n	4015ca <strstr+0x1f6>
  40158e:	3301      	adds	r3, #1
  401590:	429c      	cmp	r4, r3
  401592:	d1f6      	bne.n	401582 <strstr+0x1ae>
  401594:	f1b9 3fff 	cmp.w	r9, #4294967295
  401598:	d012      	beq.n	4015c0 <strstr+0x1ec>
  40159a:	eb05 0209 	add.w	r2, r5, r9
  40159e:	f89a 3000 	ldrb.w	r3, [sl]
  4015a2:	f81b 1002 	ldrb.w	r1, [fp, r2]
  4015a6:	4299      	cmp	r1, r3
  4015a8:	445a      	add	r2, fp
  4015aa:	d114      	bne.n	4015d6 <strstr+0x202>
  4015ac:	4653      	mov	r3, sl
  4015ae:	e005      	b.n	4015bc <strstr+0x1e8>
  4015b0:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  4015b4:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  4015b8:	4288      	cmp	r0, r1
  4015ba:	d10c      	bne.n	4015d6 <strstr+0x202>
  4015bc:	42b3      	cmp	r3, r6
  4015be:	d1f7      	bne.n	4015b0 <strstr+0x1dc>
  4015c0:	465f      	mov	r7, fp
  4015c2:	1978      	adds	r0, r7, r5
  4015c4:	b005      	add	sp, #20
  4015c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4015ca:	f1c8 0201 	rsb	r2, r8, #1
  4015ce:	4415      	add	r5, r2
  4015d0:	441d      	add	r5, r3
  4015d2:	4638      	mov	r0, r7
  4015d4:	e7ba      	b.n	40154c <strstr+0x178>
  4015d6:	9b03      	ldr	r3, [sp, #12]
  4015d8:	4638      	mov	r0, r7
  4015da:	441d      	add	r5, r3
  4015dc:	e7b6      	b.n	40154c <strstr+0x178>
  4015de:	780b      	ldrb	r3, [r1, #0]
  4015e0:	b913      	cbnz	r3, 4015e8 <strstr+0x214>
  4015e2:	4770      	bx	lr
  4015e4:	4641      	mov	r1, r8
  4015e6:	e790      	b.n	40150a <strstr+0x136>
  4015e8:	2000      	movs	r0, #0
  4015ea:	4770      	bx	lr

004015ec <register_fini>:
  4015ec:	4b02      	ldr	r3, [pc, #8]	; (4015f8 <register_fini+0xc>)
  4015ee:	b113      	cbz	r3, 4015f6 <register_fini+0xa>
  4015f0:	4802      	ldr	r0, [pc, #8]	; (4015fc <register_fini+0x10>)
  4015f2:	f000 b805 	b.w	401600 <atexit>
  4015f6:	4770      	bx	lr
  4015f8:	00000000 	.word	0x00000000
  4015fc:	0040160d 	.word	0x0040160d

00401600 <atexit>:
  401600:	2300      	movs	r3, #0
  401602:	4601      	mov	r1, r0
  401604:	461a      	mov	r2, r3
  401606:	4618      	mov	r0, r3
  401608:	f000 b916 	b.w	401838 <__register_exitproc>

0040160c <__libc_fini_array>:
  40160c:	b538      	push	{r3, r4, r5, lr}
  40160e:	4c0a      	ldr	r4, [pc, #40]	; (401638 <__libc_fini_array+0x2c>)
  401610:	4d0a      	ldr	r5, [pc, #40]	; (40163c <__libc_fini_array+0x30>)
  401612:	1b64      	subs	r4, r4, r5
  401614:	10a4      	asrs	r4, r4, #2
  401616:	d00a      	beq.n	40162e <__libc_fini_array+0x22>
  401618:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40161c:	3b01      	subs	r3, #1
  40161e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401622:	3c01      	subs	r4, #1
  401624:	f855 3904 	ldr.w	r3, [r5], #-4
  401628:	4798      	blx	r3
  40162a:	2c00      	cmp	r4, #0
  40162c:	d1f9      	bne.n	401622 <__libc_fini_array+0x16>
  40162e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401632:	f000 b9bb 	b.w	4019ac <_fini>
  401636:	bf00      	nop
  401638:	004019bc 	.word	0x004019bc
  40163c:	004019b8 	.word	0x004019b8

00401640 <__retarget_lock_acquire_recursive>:
  401640:	4770      	bx	lr
  401642:	bf00      	nop

00401644 <__retarget_lock_release_recursive>:
  401644:	4770      	bx	lr
  401646:	bf00      	nop
	...

00401650 <memchr>:
  401650:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  401654:	2a10      	cmp	r2, #16
  401656:	db2b      	blt.n	4016b0 <memchr+0x60>
  401658:	f010 0f07 	tst.w	r0, #7
  40165c:	d008      	beq.n	401670 <memchr+0x20>
  40165e:	f810 3b01 	ldrb.w	r3, [r0], #1
  401662:	3a01      	subs	r2, #1
  401664:	428b      	cmp	r3, r1
  401666:	d02d      	beq.n	4016c4 <memchr+0x74>
  401668:	f010 0f07 	tst.w	r0, #7
  40166c:	b342      	cbz	r2, 4016c0 <memchr+0x70>
  40166e:	d1f6      	bne.n	40165e <memchr+0xe>
  401670:	b4f0      	push	{r4, r5, r6, r7}
  401672:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  401676:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40167a:	f022 0407 	bic.w	r4, r2, #7
  40167e:	f07f 0700 	mvns.w	r7, #0
  401682:	2300      	movs	r3, #0
  401684:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  401688:	3c08      	subs	r4, #8
  40168a:	ea85 0501 	eor.w	r5, r5, r1
  40168e:	ea86 0601 	eor.w	r6, r6, r1
  401692:	fa85 f547 	uadd8	r5, r5, r7
  401696:	faa3 f587 	sel	r5, r3, r7
  40169a:	fa86 f647 	uadd8	r6, r6, r7
  40169e:	faa5 f687 	sel	r6, r5, r7
  4016a2:	b98e      	cbnz	r6, 4016c8 <memchr+0x78>
  4016a4:	d1ee      	bne.n	401684 <memchr+0x34>
  4016a6:	bcf0      	pop	{r4, r5, r6, r7}
  4016a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4016ac:	f002 0207 	and.w	r2, r2, #7
  4016b0:	b132      	cbz	r2, 4016c0 <memchr+0x70>
  4016b2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4016b6:	3a01      	subs	r2, #1
  4016b8:	ea83 0301 	eor.w	r3, r3, r1
  4016bc:	b113      	cbz	r3, 4016c4 <memchr+0x74>
  4016be:	d1f8      	bne.n	4016b2 <memchr+0x62>
  4016c0:	2000      	movs	r0, #0
  4016c2:	4770      	bx	lr
  4016c4:	3801      	subs	r0, #1
  4016c6:	4770      	bx	lr
  4016c8:	2d00      	cmp	r5, #0
  4016ca:	bf06      	itte	eq
  4016cc:	4635      	moveq	r5, r6
  4016ce:	3803      	subeq	r0, #3
  4016d0:	3807      	subne	r0, #7
  4016d2:	f015 0f01 	tst.w	r5, #1
  4016d6:	d107      	bne.n	4016e8 <memchr+0x98>
  4016d8:	3001      	adds	r0, #1
  4016da:	f415 7f80 	tst.w	r5, #256	; 0x100
  4016de:	bf02      	ittt	eq
  4016e0:	3001      	addeq	r0, #1
  4016e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4016e6:	3001      	addeq	r0, #1
  4016e8:	bcf0      	pop	{r4, r5, r6, r7}
  4016ea:	3801      	subs	r0, #1
  4016ec:	4770      	bx	lr
  4016ee:	bf00      	nop

004016f0 <memcmp>:
  4016f0:	2a03      	cmp	r2, #3
  4016f2:	b470      	push	{r4, r5, r6}
  4016f4:	d922      	bls.n	40173c <memcmp+0x4c>
  4016f6:	ea40 0301 	orr.w	r3, r0, r1
  4016fa:	079b      	lsls	r3, r3, #30
  4016fc:	d011      	beq.n	401722 <memcmp+0x32>
  4016fe:	7803      	ldrb	r3, [r0, #0]
  401700:	780c      	ldrb	r4, [r1, #0]
  401702:	42a3      	cmp	r3, r4
  401704:	d11d      	bne.n	401742 <memcmp+0x52>
  401706:	440a      	add	r2, r1
  401708:	3101      	adds	r1, #1
  40170a:	e005      	b.n	401718 <memcmp+0x28>
  40170c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  401710:	f811 4b01 	ldrb.w	r4, [r1], #1
  401714:	42a3      	cmp	r3, r4
  401716:	d114      	bne.n	401742 <memcmp+0x52>
  401718:	4291      	cmp	r1, r2
  40171a:	d1f7      	bne.n	40170c <memcmp+0x1c>
  40171c:	2000      	movs	r0, #0
  40171e:	bc70      	pop	{r4, r5, r6}
  401720:	4770      	bx	lr
  401722:	680d      	ldr	r5, [r1, #0]
  401724:	6806      	ldr	r6, [r0, #0]
  401726:	42ae      	cmp	r6, r5
  401728:	460c      	mov	r4, r1
  40172a:	4603      	mov	r3, r0
  40172c:	f101 0104 	add.w	r1, r1, #4
  401730:	f100 0004 	add.w	r0, r0, #4
  401734:	d108      	bne.n	401748 <memcmp+0x58>
  401736:	3a04      	subs	r2, #4
  401738:	2a03      	cmp	r2, #3
  40173a:	d8f2      	bhi.n	401722 <memcmp+0x32>
  40173c:	2a00      	cmp	r2, #0
  40173e:	d1de      	bne.n	4016fe <memcmp+0xe>
  401740:	e7ec      	b.n	40171c <memcmp+0x2c>
  401742:	1b18      	subs	r0, r3, r4
  401744:	bc70      	pop	{r4, r5, r6}
  401746:	4770      	bx	lr
  401748:	4621      	mov	r1, r4
  40174a:	4618      	mov	r0, r3
  40174c:	e7d7      	b.n	4016fe <memcmp+0xe>
  40174e:	bf00      	nop

00401750 <strchr>:
  401750:	b2c9      	uxtb	r1, r1
  401752:	2900      	cmp	r1, #0
  401754:	d041      	beq.n	4017da <strchr+0x8a>
  401756:	0782      	lsls	r2, r0, #30
  401758:	b4f0      	push	{r4, r5, r6, r7}
  40175a:	d067      	beq.n	40182c <strchr+0xdc>
  40175c:	7803      	ldrb	r3, [r0, #0]
  40175e:	2b00      	cmp	r3, #0
  401760:	d068      	beq.n	401834 <strchr+0xe4>
  401762:	4299      	cmp	r1, r3
  401764:	d037      	beq.n	4017d6 <strchr+0x86>
  401766:	1c43      	adds	r3, r0, #1
  401768:	e004      	b.n	401774 <strchr+0x24>
  40176a:	f813 0b01 	ldrb.w	r0, [r3], #1
  40176e:	b390      	cbz	r0, 4017d6 <strchr+0x86>
  401770:	4281      	cmp	r1, r0
  401772:	d02f      	beq.n	4017d4 <strchr+0x84>
  401774:	079a      	lsls	r2, r3, #30
  401776:	461c      	mov	r4, r3
  401778:	d1f7      	bne.n	40176a <strchr+0x1a>
  40177a:	6825      	ldr	r5, [r4, #0]
  40177c:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  401780:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  401784:	ea83 0605 	eor.w	r6, r3, r5
  401788:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  40178c:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  401790:	ea20 0006 	bic.w	r0, r0, r6
  401794:	ea22 0205 	bic.w	r2, r2, r5
  401798:	4302      	orrs	r2, r0
  40179a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40179e:	d111      	bne.n	4017c4 <strchr+0x74>
  4017a0:	4620      	mov	r0, r4
  4017a2:	f850 6f04 	ldr.w	r6, [r0, #4]!
  4017a6:	ea83 0706 	eor.w	r7, r3, r6
  4017aa:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  4017ae:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  4017b2:	ea25 0507 	bic.w	r5, r5, r7
  4017b6:	ea22 0206 	bic.w	r2, r2, r6
  4017ba:	432a      	orrs	r2, r5
  4017bc:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4017c0:	d0ef      	beq.n	4017a2 <strchr+0x52>
  4017c2:	4604      	mov	r4, r0
  4017c4:	7820      	ldrb	r0, [r4, #0]
  4017c6:	b918      	cbnz	r0, 4017d0 <strchr+0x80>
  4017c8:	e005      	b.n	4017d6 <strchr+0x86>
  4017ca:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  4017ce:	b110      	cbz	r0, 4017d6 <strchr+0x86>
  4017d0:	4281      	cmp	r1, r0
  4017d2:	d1fa      	bne.n	4017ca <strchr+0x7a>
  4017d4:	4620      	mov	r0, r4
  4017d6:	bcf0      	pop	{r4, r5, r6, r7}
  4017d8:	4770      	bx	lr
  4017da:	0783      	lsls	r3, r0, #30
  4017dc:	d024      	beq.n	401828 <strchr+0xd8>
  4017de:	7803      	ldrb	r3, [r0, #0]
  4017e0:	2b00      	cmp	r3, #0
  4017e2:	d0f9      	beq.n	4017d8 <strchr+0x88>
  4017e4:	1c43      	adds	r3, r0, #1
  4017e6:	e003      	b.n	4017f0 <strchr+0xa0>
  4017e8:	7802      	ldrb	r2, [r0, #0]
  4017ea:	3301      	adds	r3, #1
  4017ec:	2a00      	cmp	r2, #0
  4017ee:	d0f3      	beq.n	4017d8 <strchr+0x88>
  4017f0:	0799      	lsls	r1, r3, #30
  4017f2:	4618      	mov	r0, r3
  4017f4:	d1f8      	bne.n	4017e8 <strchr+0x98>
  4017f6:	6819      	ldr	r1, [r3, #0]
  4017f8:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  4017fc:	ea22 0201 	bic.w	r2, r2, r1
  401800:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  401804:	d108      	bne.n	401818 <strchr+0xc8>
  401806:	f853 1f04 	ldr.w	r1, [r3, #4]!
  40180a:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  40180e:	ea22 0201 	bic.w	r2, r2, r1
  401812:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  401816:	d0f6      	beq.n	401806 <strchr+0xb6>
  401818:	781a      	ldrb	r2, [r3, #0]
  40181a:	4618      	mov	r0, r3
  40181c:	b142      	cbz	r2, 401830 <strchr+0xe0>
  40181e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  401822:	2b00      	cmp	r3, #0
  401824:	d1fb      	bne.n	40181e <strchr+0xce>
  401826:	4770      	bx	lr
  401828:	4603      	mov	r3, r0
  40182a:	e7e4      	b.n	4017f6 <strchr+0xa6>
  40182c:	4604      	mov	r4, r0
  40182e:	e7a4      	b.n	40177a <strchr+0x2a>
  401830:	4618      	mov	r0, r3
  401832:	4770      	bx	lr
  401834:	4618      	mov	r0, r3
  401836:	e7ce      	b.n	4017d6 <strchr+0x86>

00401838 <__register_exitproc>:
  401838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40183c:	4d2c      	ldr	r5, [pc, #176]	; (4018f0 <__register_exitproc+0xb8>)
  40183e:	4606      	mov	r6, r0
  401840:	6828      	ldr	r0, [r5, #0]
  401842:	4698      	mov	r8, r3
  401844:	460f      	mov	r7, r1
  401846:	4691      	mov	r9, r2
  401848:	f7ff fefa 	bl	401640 <__retarget_lock_acquire_recursive>
  40184c:	4b29      	ldr	r3, [pc, #164]	; (4018f4 <__register_exitproc+0xbc>)
  40184e:	681c      	ldr	r4, [r3, #0]
  401850:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401854:	2b00      	cmp	r3, #0
  401856:	d03e      	beq.n	4018d6 <__register_exitproc+0x9e>
  401858:	685a      	ldr	r2, [r3, #4]
  40185a:	2a1f      	cmp	r2, #31
  40185c:	dc1c      	bgt.n	401898 <__register_exitproc+0x60>
  40185e:	f102 0e01 	add.w	lr, r2, #1
  401862:	b176      	cbz	r6, 401882 <__register_exitproc+0x4a>
  401864:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401868:	2401      	movs	r4, #1
  40186a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40186e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  401872:	4094      	lsls	r4, r2
  401874:	4320      	orrs	r0, r4
  401876:	2e02      	cmp	r6, #2
  401878:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40187c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401880:	d023      	beq.n	4018ca <__register_exitproc+0x92>
  401882:	3202      	adds	r2, #2
  401884:	f8c3 e004 	str.w	lr, [r3, #4]
  401888:	6828      	ldr	r0, [r5, #0]
  40188a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40188e:	f7ff fed9 	bl	401644 <__retarget_lock_release_recursive>
  401892:	2000      	movs	r0, #0
  401894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401898:	4b17      	ldr	r3, [pc, #92]	; (4018f8 <__register_exitproc+0xc0>)
  40189a:	b30b      	cbz	r3, 4018e0 <__register_exitproc+0xa8>
  40189c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4018a0:	f3af 8000 	nop.w
  4018a4:	4603      	mov	r3, r0
  4018a6:	b1d8      	cbz	r0, 4018e0 <__register_exitproc+0xa8>
  4018a8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4018ac:	6002      	str	r2, [r0, #0]
  4018ae:	2100      	movs	r1, #0
  4018b0:	6041      	str	r1, [r0, #4]
  4018b2:	460a      	mov	r2, r1
  4018b4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4018b8:	f04f 0e01 	mov.w	lr, #1
  4018bc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4018c0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4018c4:	2e00      	cmp	r6, #0
  4018c6:	d0dc      	beq.n	401882 <__register_exitproc+0x4a>
  4018c8:	e7cc      	b.n	401864 <__register_exitproc+0x2c>
  4018ca:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4018ce:	430c      	orrs	r4, r1
  4018d0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4018d4:	e7d5      	b.n	401882 <__register_exitproc+0x4a>
  4018d6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4018da:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4018de:	e7bb      	b.n	401858 <__register_exitproc+0x20>
  4018e0:	6828      	ldr	r0, [r5, #0]
  4018e2:	f7ff feaf 	bl	401644 <__retarget_lock_release_recursive>
  4018e6:	f04f 30ff 	mov.w	r0, #4294967295
  4018ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4018ee:	bf00      	nop
  4018f0:	20000438 	.word	0x20000438
  4018f4:	00401994 	.word	0x00401994
  4018f8:	00000000 	.word	0x00000000
  4018fc:	0001c200 	.word	0x0001c200
  401900:	000000c0 	.word	0x000000c0
  401904:	00000800 	.word	0x00000800
	...
  401914:	20706f66 	.word	0x20706f66
  401918:	74736574 	.word	0x74736574
  40191c:	7478742e 	.word	0x7478742e
  401920:	00000a0d 	.word	0x00000a0d
  401924:	20747366 	.word	0x20747366
  401928:	74736574 	.word	0x74736574
  40192c:	7478742e 	.word	0x7478742e
  401930:	00000a0d 	.word	0x00000a0d
  401934:	0000002c 	.word	0x0000002c
  401938:	64616572 	.word	0x64616572
  40193c:	00000020 	.word	0x00000020
  401940:	00000079 	.word	0x00000079
  401944:	0000006e 	.word	0x0000006e
  401948:	72617453 	.word	0x72617453
  40194c:	72742074 	.word	0x72742074
  401950:	66736e61 	.word	0x66736e61
  401954:	00007265 	.word	0x00007265
  401958:	65696c43 	.word	0x65696c43
  40195c:	6e20746e 	.word	0x6e20746e
  401960:	6320746f 	.word	0x6320746f
  401964:	656e6e6f 	.word	0x656e6e6f
  401968:	64657463 	.word	0x64657463
  40196c:	00000000 	.word	0x00000000
  401970:	6d6d6f43 	.word	0x6d6d6f43
  401974:	20646e61 	.word	0x20646e61
  401978:	6c696166 	.word	0x6c696166
  40197c:	00006465 	.word	0x00006465
  401980:	656e6f4e 	.word	0x656e6f4e
  401984:	00000000 	.word	0x00000000
  401988:	75746573 	.word	0x75746573
  40198c:	65772070 	.word	0x65772070
  401990:	000a0d62 	.word	0x000a0d62

00401994 <_global_impure_ptr>:
  401994:	20000010                                ... 

00401998 <_init>:
  401998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40199a:	bf00      	nop
  40199c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40199e:	bc08      	pop	{r3}
  4019a0:	469e      	mov	lr, r3
  4019a2:	4770      	bx	lr

004019a4 <__init_array_start>:
  4019a4:	004015ed 	.word	0x004015ed

004019a8 <__frame_dummy_init_array_entry>:
  4019a8:	004000f1                                ..@.

004019ac <_fini>:
  4019ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4019ae:	bf00      	nop
  4019b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4019b2:	bc08      	pop	{r3}
  4019b4:	469e      	mov	lr, r3
  4019b6:	4770      	bx	lr

004019b8 <__fini_array_start>:
  4019b8:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <impure_data>:
20000010:	0000 0000 02fc 2000 0364 2000 03cc 2000     ....... d.. ... 
	...
200000b8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000c8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000438 <__atexit_recursive_mutex>:
20000438:	091c 2000                                   ... 
