#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  1 16:16:54 2025
# Process ID: 3764
# Current directory: C:/Users/kccistc/Desktop/Test by_1/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6000 C:\Users\kccistc\Desktop\Test by_1\project_2\project_2.xpr
# Log file: C:/Users/kccistc/Desktop/Test by_1/project_2/vivado.log
# Journal file: C:/Users/kccistc/Desktop/Test by_1/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_counter_up_down
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1470.137 ; gain = 248.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/updown_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/updown_counter.v:30]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/updown_counter.v:94]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (1#1) [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/updown_counter.v:94]
INFO: [Synth 8-6157] synthesizing module 'U_Counter_Up_Down' [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/updown_counter.v:55]
INFO: [Synth 8-6155] done synthesizing module 'U_Counter_Up_Down' (2#1) [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/updown_counter.v:55]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (3#1) [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/updown_counter.v:30]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:54]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (4#1) [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:54]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:77]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (5#1) [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:77]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:96]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:101]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (6#1) [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:96]
INFO: [Synth 8-6157] synthesizing module 'digitsplitter' [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:111]
INFO: [Synth 8-6155] done synthesizing module 'digitsplitter' (7#1) [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:111]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:124]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:133]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (8#1) [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:124]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:143]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:148]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (9#1) [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:143]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (10#1) [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/fnd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (11#1) [C:/Users/kccistc/Desktop/Test by_1/project_2/project_2.srcs/sources_1/new/updown_counter.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.836 ; gain = 301.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.836 ; gain = 301.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.836 ; gain = 301.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1522.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1637.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1772.340 ; gain = 550.535
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1772.340 ; gain = 667.246
place_ports {fndFont[5]} W15
save_constraints
reset_run impl_1
