#- Makefile

CC = gcc
SRC = main.c school.c
OBJ = $(SRC: .c = .o)
NAME = school

all: $(SRC)
	$(CC) $(SRC) -o $(NAME)

%.o: %.c
	$(CC) -c -o $@ $<
