# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../ip_repo/myip_1.0/hdl/reloj.vhd" \
"../../../../../../../ip_repo/myip_1.0/hdl/Bin2BCD.vhd" \
"../../../../../../../ip_repo/myip_1.0/hdl/Multiplexor.vhd" \
"../../../../../../../ip_repo/myip_1.0/hdl/BCD23482BS.vhd" \
"../../../../myip_v1_0_project.srcs/sources_1/new/3482BS.vhd" \
"../../../../myip_v1_0_project.srcs/sim_1/new/382BS_tb.vhd" \

# Do not sort compile order
nosort
