# ğŸ“Œ Verilog Verification Automation Tool

![GitHub repo size](https://img.shields.io/github/repo-size/goeun-oh/Verilog-verification-automation-tool)
![GitHub last commit](https://img.shields.io/github/last-commit/goeun-oh/Verilog-verification-automation-tool)
![GitHub contributors](https://img.shields.io/github/contributors/goeun-oh/Verilog-verification-automation-tool)

## ğŸ“– í”„ë¡œì íŠ¸ ì†Œê°œ
**Verilog Verification Automation Tool**ì€ Verilogë¡œ ì„¤ê³„ëœ 8ë¹„íŠ¸ ê°€ì‚°ê¸°ì˜ ê¸°ëŠ¥ì„ ìë™ìœ¼ë¡œ ê²€ì¦í•˜ëŠ” ì‹œìŠ¤í…œì…ë‹ˆë‹¤.  
Pythonì„ í™œìš©í•˜ì—¬ ì…ë ¥ê°’ì„ ìƒì„±í•˜ê³ , ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë¥¼ ìë™ ë¹„êµ ë° ê²€ì¦í•©ë‹ˆë‹¤.

---

## ğŸ”§ ì£¼ìš” ê¸°ëŠ¥
âœ… **Verilog ìë™ ê²€ì¦** - Pythonì„ ì´ìš©í•˜ì—¬ Verilog ì‹œë®¬ë ˆì´ì…˜ì„ ìë™í™”  
âœ… **ëœë¤ ì…ë ¥ê°’ ìƒì„±** - ë‹¤ì–‘í•œ ì…ë ¥ ì¡°í•©ì„ ìë™ ìƒì„±  
âœ… **ê²°ê³¼ ë¹„êµ ë° ë¡œê·¸ ì €ì¥** - ì˜ˆì¸¡ê°’ê³¼ ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë¥¼ ë¹„êµí•˜ì—¬ ë¡œê·¸ë¡œ ê¸°ë¡  
âœ… **ìœ ë‹› í…ŒìŠ¤íŠ¸ ì§€ì›** - ë‹¤ì–‘í•œ í…ŒìŠ¤íŠ¸ ì¼€ì´ìŠ¤ë¥¼ ì„¤ì •í•˜ì—¬ ê²€ì¦  

---

## ğŸ› ï¸ ê¸°ìˆ  ìŠ¤íƒ
- **HDL:** Verilog
- **Simulation:** ModelSim, Icarus Verilog
- **Programming:** Python
- **Communication:** File I/O, subprocess
- **Version Control:** Git & GitHub

---


## ğŸ—ï¸ íŒ€ì› ì—­í•  ë¶„ë‹´
### **ğŸ”¹ 1ï¸âƒ£ Verilog ì„¤ê³„**
- **ğŸ› ï¸ ì–‘ì§€í›ˆ**: Verilog ì„¤ê³„ & ì‹œë®¬ë ˆì´ì…˜ (`adder.v`, `adder_tb.v`)

### **ğŸ”¹ 2ï¸âƒ£ Python ì…ë ¥ ìƒì„±**
- **ğŸ’» ìœ ìŠ¹ìš°**: Python ê¸°ë°˜ ì…ë ¥ ìƒì„± (`generate_input.py`, `run_verilog.py`)

### **ğŸ”¹ 3ï¸âƒ£ ê²°ê³¼ ê²€ì¦ & ì˜¤ë¥˜ ê°ì§€**
- **ğŸ” ì˜¤ê³ ì€**: Python ê¸°ë°˜ ê²°ê³¼ ê²€ì¦ ë° ì˜¤ë¥˜ ê°ì§€ (`verify_results.py`, `error_log.txt`)

