\documentclass[twocolumn]{article}

\usepackage{style}

\renewcommand{\thesection}{}

\begin{document}
  \title{inf3410 - Formulas}
  \author{Robin A. T. Pedersen}
  \maketitle

  Caution! Some formulas may have preconditions not mentioned here.

  \section{Capitilization Notation}
    \begin{align}
      v_{in} &\implies \text{has only AC (small signal)} \\
      v_{IN} &\implies \text{has both DC + AC} \\
      V_{IN} &\implies \text{is a pure DC signal} \\
      V_{in} &\implies \text{wtf is this?}
    \end{align}
  \section{CMOS FET}
    TODO cheatsheet of nMOS/pMOS regions, equations, iD(vSD).
    TODO chapter 5.1 - 5.2.

    \paragraph{Resistance} \hfill \\
      Triode region (small $v_{DS}$):
        $$r_{DS} = \frac{1}{g_{DS}}$$
        $$g_{DS} = k_n v_{OV}$$
        $$k_n = k_n' \cdot \frac{W}{L}$$
        $$v_{OV} = v_{GS} - V_t$$
      Active region:
        $$r_o = \frac{1}{\lambda I_D}$$
        $$\frac{1}{r_0} = \frac{\Delta I_D}{\Delta v_{DS}},
          \qquad v_{DS} > v_{OV}$$

    \paragraph{pMOS} \hfill \\
      Cutoff (no channel):
        $$v_{SG} < |V_{tp}| \quad\implies\quad i_D \approx 0$$
      Overdrive Voltage:
        $$|v_{OV}| = v_{SG} - |V_{tp}|$$
      Triode Region:
        $$v_{DG} > |V_{tp}| \quad\Leftrightarrow\quad v_{SD} < |v_{OV}|$$
      Triode Current:
        $$i_D = k_p' \left( \frac{W}{L} \right)
                     \left( |v_{OV}| - \frac{1}{2} v_{SD} \right) v_{SD}$$
      Saturation Region:
        $$v_{DG} \leq |V_{tp}| \quad\Leftrightarrow\quad v_{SD} \geq |v_{OV}|$$
      Saturation Current:
        $$i_D = \frac{1}{2} k_p' \left( \frac{W}{L} \right) v_{OV}^2$$
    \paragraph{nMOS} \hfill \\
      It's flipped of pMOS $\ddot\smile$. Much simpler! Haha.
    \paragraph{EKV model} \hfill \\
      $$i_D = i_F - i_R$$
      $$i_{F(R)} = I_S \cdot
                   \ln \left[ 1 + e^{\frac{v_G - V_{tn} - nv_{S(D)}}{nV_T}}
                       \right] ^2
                   (1 + \lambda v_{DS})$$
      TODO $I_S$?
    \paragraph{Channel Length Modulation} \hfill \\
      TODO $... \cdot (1 + \lambda v_{DS}$?

      $$V_A = \frac{1}{\lambda}$$
      $$V_A = V_A' \cdot L?$$
  \section{Thevenin Circuits}
    \paragraph{Thevenin Resistance} \hfill \\
      Short-circuit all voltage sources.
      Then, calculate the resistance $R_{Th}$ from the output terminal relative
      to ground.
      You calculate parallell and series resistors just like you normally
     calculate resistance.
    \paragraph{Thevenin Voltage} \hfill \\
      Short-circuit all voltage sources, except one.
      Then calculate the voltage on the output terminal.
      Do this for all of the voltage sources.
      The thevenin voltage $V_{Th}$ is the sum of all the voltages you found.
      $$V_{Th} = V_1 + V_2 + ...$$
    \paragraph{Intermediate Thevenin Voltages} \hfill \\
      Find a simple, innermost, small part of the circuit.
      Calculate the thevenin voltage for this node (usually a simple voltage
      divider).
      Use that to find the voltage of the next node.
      NB! For the next node, be carefull to use thevenin resistances in
      your calculations.

      TODO write as enumeration.
  \section{Common Mode Rejection Ratio (CMRR)}
    $$v_{o,max} = A_d \cdot v_{id,max} + A_{cm} \cdot v_{cm,max}$$
    $$A_{cm} = \frac{A_d}{\text{CMRR}}$$
    $$A_{cm,dB} = A_{d,dB} - \text{CMRR}_{dB}$$
    $$V_{cm,max} = \left[\max(V_+) + \max(V_-) \right] \cdot \frac{1}{2}$$
    $$V_{cm,min} = \left[\min(V_+) + \min(V_-) \right] \cdot \frac{1}{2}$$
  \section{Current Mirror}
    From $V_{DD}$ through $R$ we get to the nMOS.
    $$v_{DS} = V_{DD} - V_R$$
    The D is connected to the G.
    $$v_{DS} = v_{GS}$$
    This forces the nMOS to always saturate.
    $$I_D = \frac{1}{2} k_n v_{OV}^2 = \frac{V_{DD} - V_{GS}}{R} = I_{REF}$$
    For any following nMOS connected Gate-To-Gate, this will get the same
    current as long as it is in saturation (BIG enough $v_{DS}$).

    \paragraph{Relation to width and length} \hfill \\
    The two transistors receives to same gate voltage.
    $$I_1 = I_{REF} = \frac{1}{1} k_n' \frac{W_1}{L_1} v_{OV}^1
      ,\quad
      I_2 = \frac{1}{2} k_n' \frac{W_2}{L_2} v_{OV}^2
      $$
    $$\implies \frac{I_2}{I_{REF}} = \frac{(W/L)_2}{(W/L)_1}$$
  \section{Intrinsic Gain}
    The maximum attainable gain in a CS amp.
    $$A_0 = \text{Intrinsic Gain} = g_m r_o = 2V_A / V_{OV}$$
    Combined with $i_{D,sat}$.
    $$A_0 = \frac{V_A' \sqrt{2 k_n WL}}{\sqrt{i_D}}$$
\end{document}
