
16_SendingComplexDataWithQueues.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008278  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08008448  08008448  00009448  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800887c  0800887c  0000a1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800887c  0800887c  0000987c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008884  08008884  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008884  08008884  00009884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008888  08008888  00009888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800888c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b60  200001d8  08008a64  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d38  08008a64  0000ad38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017468  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000350e  00000000  00000000  00021670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001508  00000000  00000000  00024b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001051  00000000  00000000  00026088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000049e5  00000000  00000000  000270d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000175d1  00000000  00000000  0002babe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd14b  00000000  00000000  0004308f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001201da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068c4  00000000  00000000  00120220  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00126ae4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008430 	.word	0x08008430

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	08008430 	.word	0x08008430

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <main>:
void ReceiverTask(void *pvParameters);
void SenderTask1(void *pvParameters);
void SenderTask2(void *pvParameters);

int main(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af02      	add	r7, sp, #8
  HAL_Init();
 8000f1a:	f000 fba9 	bl	8001670 <HAL_Init>


  SystemClock_Config();
 8000f1e:	f000 f8df 	bl	80010e0 <SystemClock_Config>
  MX_GPIO_Init();
 8000f22:	f000 f965 	bl	80011f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f26:	f000 f939 	bl	800119c <MX_USART2_UART_Init>
  /*
   * printf won't work sometimes if you didn't enable newlib for RTOS
   * */


  xTaskCreate(ReceiverTask, "Receiver Task", 100, NULL, 1, &receiver_handle);
 8000f2a:	4b11      	ldr	r3, [pc, #68]	@ (8000f70 <main+0x5c>)
 8000f2c:	9301      	str	r3, [sp, #4]
 8000f2e:	2301      	movs	r3, #1
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	2300      	movs	r3, #0
 8000f34:	2264      	movs	r2, #100	@ 0x64
 8000f36:	490f      	ldr	r1, [pc, #60]	@ (8000f74 <main+0x60>)
 8000f38:	480f      	ldr	r0, [pc, #60]	@ (8000f78 <main+0x64>)
 8000f3a:	f002 ffd3 	bl	8003ee4 <xTaskCreate>

  xTaskCreate(SenderTask1, "Humidity Sender Task", 100, (void *)&(xStructToSend[0]),
 8000f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f7c <main+0x68>)
 8000f40:	9301      	str	r3, [sp, #4]
 8000f42:	2302      	movs	r3, #2
 8000f44:	9300      	str	r3, [sp, #0]
 8000f46:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <main+0x6c>)
 8000f48:	2264      	movs	r2, #100	@ 0x64
 8000f4a:	490e      	ldr	r1, [pc, #56]	@ (8000f84 <main+0x70>)
 8000f4c:	480e      	ldr	r0, [pc, #56]	@ (8000f88 <main+0x74>)
 8000f4e:	f002 ffc9 	bl	8003ee4 <xTaskCreate>
  2, &hum_task_handle);

  xTaskCreate(SenderTask2, "pressure Sender Task", 100, (void *)&(xStructToSend[1]),
 8000f52:	4b0e      	ldr	r3, [pc, #56]	@ (8000f8c <main+0x78>)
 8000f54:	9301      	str	r3, [sp, #4]
 8000f56:	2302      	movs	r3, #2
 8000f58:	9300      	str	r3, [sp, #0]
 8000f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f90 <main+0x7c>)
 8000f5c:	2264      	movs	r2, #100	@ 0x64
 8000f5e:	490d      	ldr	r1, [pc, #52]	@ (8000f94 <main+0x80>)
 8000f60:	480d      	ldr	r0, [pc, #52]	@ (8000f98 <main+0x84>)
 8000f62:	f002 ffbf 	bl	8003ee4 <xTaskCreate>
  2, &press_task_handle);

  vTaskStartScheduler();
 8000f66:	f003 f903 	bl	8004170 <vTaskStartScheduler>

  while (1)
 8000f6a:	bf00      	nop
 8000f6c:	e7fd      	b.n	8000f6a <main+0x56>
 8000f6e:	bf00      	nop
 8000f70:	20000244 	.word	0x20000244
 8000f74:	08008448 	.word	0x08008448
 8000f78:	0800107d 	.word	0x0800107d
 8000f7c:	2000023c 	.word	0x2000023c
 8000f80:	080084e8 	.word	0x080084e8
 8000f84:	08008458 	.word	0x08008458
 8000f88:	08000fe5 	.word	0x08000fe5
 8000f8c:	20000240 	.word	0x20000240
 8000f90:	080084ea 	.word	0x080084ea
 8000f94:	08008470 	.word	0x08008470
 8000f98:	08001031 	.word	0x08001031

08000f9c <uart2_write>:




int uart2_write(int ch)
	{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
	/*Make sure the transmit data register is empty*/
	while(!(USART2->SR & USART_SR_TXE)){}
 8000fa4:	bf00      	nop
 8000fa6:	4b08      	ldr	r3, [pc, #32]	@ (8000fc8 <uart2_write+0x2c>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d0f9      	beq.n	8000fa6 <uart2_write+0xa>

	 /*Write to transmit data register*/
	USART2->DR	=  (ch & 0xFF);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a04      	ldr	r2, [pc, #16]	@ (8000fc8 <uart2_write+0x2c>)
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	6053      	str	r3, [r2, #4]
	return ch;
 8000fba:	687b      	ldr	r3, [r7, #4]
	}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	40004400 	.word	0x40004400

08000fcc <__io_putchar>:

int __io_putchar(int ch)
	{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
	uart2_write(ch);
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f7ff ffe1 	bl	8000f9c <uart2_write>
	return ch;
 8000fda:	687b      	ldr	r3, [r7, #4]
	}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <SenderTask1>:




void SenderTask1(void *pvParameters)
	{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
	BaseType_t qState;
	/*Enter the blocked state for 200ms for space to become
	 * available in the queue each time the queue is full
	 * */
	const TickType_t wait_time=pdMS_TO_TICKS(200);
 8000fec:	23c8      	movs	r3, #200	@ 0xc8
 8000fee:	613b      	str	r3, [r7, #16]


	  xQueue=xQueueCreate(3, sizeof(2));
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2104      	movs	r1, #4
 8000ff4:	2003      	movs	r0, #3
 8000ff6:	f002 fac6 	bl	8003586 <xQueueGenericCreate>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	4a0a      	ldr	r2, [pc, #40]	@ (8001028 <SenderTask1+0x44>)
 8000ffe:	6013      	str	r3, [r2, #0]

	while(1)
		{
		qState=xQueueSend(xQueue,pvParameters,wait_time);
 8001000:	4b09      	ldr	r3, [pc, #36]	@ (8001028 <SenderTask1+0x44>)
 8001002:	6818      	ldr	r0, [r3, #0]
 8001004:	2300      	movs	r3, #0
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	6879      	ldr	r1, [r7, #4]
 800100a:	f002 fb1b 	bl	8003644 <xQueueGenericSend>
 800100e:	60f8      	str	r0, [r7, #12]
			if(qState !=pdPASS)
				{/*Do something*/}
			for (int i=0;i<100000;i++);
 8001010:	2300      	movs	r3, #0
 8001012:	617b      	str	r3, [r7, #20]
 8001014:	e002      	b.n	800101c <SenderTask1+0x38>
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	3301      	adds	r3, #1
 800101a:	617b      	str	r3, [r7, #20]
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	4a03      	ldr	r2, [pc, #12]	@ (800102c <SenderTask1+0x48>)
 8001020:	4293      	cmp	r3, r2
 8001022:	ddf8      	ble.n	8001016 <SenderTask1+0x32>
		qState=xQueueSend(xQueue,pvParameters,wait_time);
 8001024:	e7ec      	b.n	8001000 <SenderTask1+0x1c>
 8001026:	bf00      	nop
 8001028:	20000248 	.word	0x20000248
 800102c:	0001869f 	.word	0x0001869f

08001030 <SenderTask2>:
	}



void SenderTask2(void *pvParameters)
	{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
	BaseType_t qState;

	/*Enter the blocked state for 200ms for space to become
	 * available in the queue each time the queue is full
	 * */
	const TickType_t wait_time=pdMS_TO_TICKS(200);
 8001038:	23c8      	movs	r3, #200	@ 0xc8
 800103a:	613b      	str	r3, [r7, #16]
	  xQueue=xQueueCreate(3, sizeof(2));
 800103c:	2200      	movs	r2, #0
 800103e:	2104      	movs	r1, #4
 8001040:	2003      	movs	r0, #3
 8001042:	f002 faa0 	bl	8003586 <xQueueGenericCreate>
 8001046:	4603      	mov	r3, r0
 8001048:	4a0a      	ldr	r2, [pc, #40]	@ (8001074 <SenderTask2+0x44>)
 800104a:	6013      	str	r3, [r2, #0]

	while(1)
		{
		qState=xQueueSend(xQueue,pvParameters,wait_time);
 800104c:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <SenderTask2+0x44>)
 800104e:	6818      	ldr	r0, [r3, #0]
 8001050:	2300      	movs	r3, #0
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	6879      	ldr	r1, [r7, #4]
 8001056:	f002 faf5 	bl	8003644 <xQueueGenericSend>
 800105a:	60f8      	str	r0, [r7, #12]
			if(qState !=pdPASS)
				{/*Do something*/}
			for (int i=0;i<100000;i++);
 800105c:	2300      	movs	r3, #0
 800105e:	617b      	str	r3, [r7, #20]
 8001060:	e002      	b.n	8001068 <SenderTask2+0x38>
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	3301      	adds	r3, #1
 8001066:	617b      	str	r3, [r7, #20]
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	4a03      	ldr	r2, [pc, #12]	@ (8001078 <SenderTask2+0x48>)
 800106c:	4293      	cmp	r3, r2
 800106e:	ddf8      	ble.n	8001062 <SenderTask2+0x32>
		qState=xQueueSend(xQueue,pvParameters,wait_time);
 8001070:	e7ec      	b.n	800104c <SenderTask2+0x1c>
 8001072:	bf00      	nop
 8001074:	20000248 	.word	0x20000248
 8001078:	0001869f 	.word	0x0001869f

0800107c <ReceiverTask>:

	}


void ReceiverTask(void *pvParameters)
	{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]

		BaseType_t qState;

	while(1)
			{
			qState=xQueueReceive(xQueue, &xReceiveStructe, 0);
 8001084:	4b12      	ldr	r3, [pc, #72]	@ (80010d0 <ReceiverTask+0x54>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	2200      	movs	r2, #0
 800108a:	4912      	ldr	r1, [pc, #72]	@ (80010d4 <ReceiverTask+0x58>)
 800108c:	4618      	mov	r0, r3
 800108e:	f002 fc79 	bl	8003984 <xQueueReceive>
 8001092:	60f8      	str	r0, [r7, #12]
			if(qState==pdPASS)
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d1f4      	bne.n	8001084 <ReceiverTask+0x8>
				{
				if(xReceiveStructe.sDataSource==pressure_sensor)
 800109a:	4b0e      	ldr	r3, [pc, #56]	@ (80010d4 <ReceiverTask+0x58>)
 800109c:	785b      	ldrb	r3, [r3, #1]
 800109e:	2b01      	cmp	r3, #1
 80010a0:	d108      	bne.n	80010b4 <ReceiverTask+0x38>
					{
					printf("pressure sensor value= %d , %d \r\n",xReceiveStructe.ucValue ,xReceiveStructe.sDataSource);
 80010a2:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <ReceiverTask+0x58>)
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	4619      	mov	r1, r3
 80010a8:	4b0a      	ldr	r3, [pc, #40]	@ (80010d4 <ReceiverTask+0x58>)
 80010aa:	785b      	ldrb	r3, [r3, #1]
 80010ac:	461a      	mov	r2, r3
 80010ae:	480a      	ldr	r0, [pc, #40]	@ (80010d8 <ReceiverTask+0x5c>)
 80010b0:	f005 fa42 	bl	8006538 <iprintf>
					}
				if(xReceiveStructe.sDataSource==humidity_sensor)
 80010b4:	4b07      	ldr	r3, [pc, #28]	@ (80010d4 <ReceiverTask+0x58>)
 80010b6:	785b      	ldrb	r3, [r3, #1]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d1e3      	bne.n	8001084 <ReceiverTask+0x8>
					{
					printf("humidity sensor value= %d , %d\r\n",xReceiveStructe.ucValue,xReceiveStructe.sDataSource);
 80010bc:	4b05      	ldr	r3, [pc, #20]	@ (80010d4 <ReceiverTask+0x58>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	4619      	mov	r1, r3
 80010c2:	4b04      	ldr	r3, [pc, #16]	@ (80010d4 <ReceiverTask+0x58>)
 80010c4:	785b      	ldrb	r3, [r3, #1]
 80010c6:	461a      	mov	r2, r3
 80010c8:	4804      	ldr	r0, [pc, #16]	@ (80010dc <ReceiverTask+0x60>)
 80010ca:	f005 fa35 	bl	8006538 <iprintf>
			qState=xQueueReceive(xQueue, &xReceiveStructe, 0);
 80010ce:	e7d9      	b.n	8001084 <ReceiverTask+0x8>
 80010d0:	20000248 	.word	0x20000248
 80010d4:	2000024c 	.word	0x2000024c
 80010d8:	08008488 	.word	0x08008488
 80010dc:	080084ac 	.word	0x080084ac

080010e0 <SystemClock_Config>:
			}
	}


void SystemClock_Config(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b094      	sub	sp, #80	@ 0x50
 80010e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010e6:	f107 031c 	add.w	r3, r7, #28
 80010ea:	2234      	movs	r2, #52	@ 0x34
 80010ec:	2100      	movs	r1, #0
 80010ee:	4618      	mov	r0, r3
 80010f0:	f005 fa77 	bl	80065e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010f4:	f107 0308 	add.w	r3, r7, #8
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
 80010fe:	609a      	str	r2, [r3, #8]
 8001100:	60da      	str	r2, [r3, #12]
 8001102:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001104:	2300      	movs	r3, #0
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	4b22      	ldr	r3, [pc, #136]	@ (8001194 <SystemClock_Config+0xb4>)
 800110a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800110c:	4a21      	ldr	r2, [pc, #132]	@ (8001194 <SystemClock_Config+0xb4>)
 800110e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001112:	6413      	str	r3, [r2, #64]	@ 0x40
 8001114:	4b1f      	ldr	r3, [pc, #124]	@ (8001194 <SystemClock_Config+0xb4>)
 8001116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001118:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800111c:	607b      	str	r3, [r7, #4]
 800111e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001120:	2300      	movs	r3, #0
 8001122:	603b      	str	r3, [r7, #0]
 8001124:	4b1c      	ldr	r3, [pc, #112]	@ (8001198 <SystemClock_Config+0xb8>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	4a1b      	ldr	r2, [pc, #108]	@ (8001198 <SystemClock_Config+0xb8>)
 800112a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800112e:	6013      	str	r3, [r2, #0]
 8001130:	4b19      	ldr	r3, [pc, #100]	@ (8001198 <SystemClock_Config+0xb8>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001138:	603b      	str	r3, [r7, #0]
 800113a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800113c:	2302      	movs	r3, #2
 800113e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001140:	2301      	movs	r3, #1
 8001142:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001144:	2310      	movs	r3, #16
 8001146:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001148:	2300      	movs	r3, #0
 800114a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800114c:	f107 031c 	add.w	r3, r7, #28
 8001150:	4618      	mov	r0, r3
 8001152:	f001 f83b 	bl	80021cc <HAL_RCC_OscConfig>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800115c:	f000 f874 	bl	8001248 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001160:	230f      	movs	r3, #15
 8001162:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001164:	2300      	movs	r3, #0
 8001166:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001168:	2300      	movs	r3, #0
 800116a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001170:	2300      	movs	r3, #0
 8001172:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001174:	f107 0308 	add.w	r3, r7, #8
 8001178:	2100      	movs	r1, #0
 800117a:	4618      	mov	r0, r3
 800117c:	f000 fd30 	bl	8001be0 <HAL_RCC_ClockConfig>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001186:	f000 f85f 	bl	8001248 <Error_Handler>
  }
}
 800118a:	bf00      	nop
 800118c:	3750      	adds	r7, #80	@ 0x50
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40023800 	.word	0x40023800
 8001198:	40007000 	.word	0x40007000

0800119c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011a0:	4b11      	ldr	r3, [pc, #68]	@ (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011a2:	4a12      	ldr	r2, [pc, #72]	@ (80011ec <MX_USART2_UART_Init+0x50>)
 80011a4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011a6:	4b10      	ldr	r3, [pc, #64]	@ (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011ac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011ae:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011b4:	4b0c      	ldr	r3, [pc, #48]	@ (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ba:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011c0:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011c2:	220c      	movs	r2, #12
 80011c4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011c6:	4b08      	ldr	r3, [pc, #32]	@ (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011cc:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011d2:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <MX_USART2_UART_Init+0x4c>)
 80011d4:	f001 fd34 	bl	8002c40 <HAL_UART_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011de:	f000 f833 	bl	8001248 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011e2:	bf00      	nop
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	200001f4 	.word	0x200001f4
 80011ec:	40004400 	.word	0x40004400

080011f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	607b      	str	r3, [r7, #4]
 80011fa:	4b09      	ldr	r3, [pc, #36]	@ (8001220 <MX_GPIO_Init+0x30>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	4a08      	ldr	r2, [pc, #32]	@ (8001220 <MX_GPIO_Init+0x30>)
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	6313      	str	r3, [r2, #48]	@ 0x30
 8001206:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <MX_GPIO_Init+0x30>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]

}
 8001212:	bf00      	nop
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	40023800 	.word	0x40023800

08001224 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11) {
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a04      	ldr	r2, [pc, #16]	@ (8001244 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d101      	bne.n	800123a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001236:	f000 fa3d 	bl	80016b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40014800 	.word	0x40014800

08001248 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800124c:	b672      	cpsid	i
}
 800124e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001250:	bf00      	nop
 8001252:	e7fd      	b.n	8001250 <Error_Handler+0x8>

08001254 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	607b      	str	r3, [r7, #4]
 800125e:	4b12      	ldr	r3, [pc, #72]	@ (80012a8 <HAL_MspInit+0x54>)
 8001260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001262:	4a11      	ldr	r2, [pc, #68]	@ (80012a8 <HAL_MspInit+0x54>)
 8001264:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001268:	6453      	str	r3, [r2, #68]	@ 0x44
 800126a:	4b0f      	ldr	r3, [pc, #60]	@ (80012a8 <HAL_MspInit+0x54>)
 800126c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800126e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	603b      	str	r3, [r7, #0]
 800127a:	4b0b      	ldr	r3, [pc, #44]	@ (80012a8 <HAL_MspInit+0x54>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	4a0a      	ldr	r2, [pc, #40]	@ (80012a8 <HAL_MspInit+0x54>)
 8001280:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001284:	6413      	str	r3, [r2, #64]	@ 0x40
 8001286:	4b08      	ldr	r3, [pc, #32]	@ (80012a8 <HAL_MspInit+0x54>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800128e:	603b      	str	r3, [r7, #0]
 8001290:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	210f      	movs	r1, #15
 8001296:	f06f 0001 	mvn.w	r0, #1
 800129a:	f000 fae3 	bl	8001864 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800129e:	bf00      	nop
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40023800 	.word	0x40023800

080012ac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08a      	sub	sp, #40	@ 0x28
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b4:	f107 0314 	add.w	r3, r7, #20
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]
 80012c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a19      	ldr	r2, [pc, #100]	@ (8001330 <HAL_UART_MspInit+0x84>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d12b      	bne.n	8001326 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	613b      	str	r3, [r7, #16]
 80012d2:	4b18      	ldr	r3, [pc, #96]	@ (8001334 <HAL_UART_MspInit+0x88>)
 80012d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d6:	4a17      	ldr	r2, [pc, #92]	@ (8001334 <HAL_UART_MspInit+0x88>)
 80012d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80012de:	4b15      	ldr	r3, [pc, #84]	@ (8001334 <HAL_UART_MspInit+0x88>)
 80012e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
 80012ee:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <HAL_UART_MspInit+0x88>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f2:	4a10      	ldr	r2, [pc, #64]	@ (8001334 <HAL_UART_MspInit+0x88>)
 80012f4:	f043 0301 	orr.w	r3, r3, #1
 80012f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <HAL_UART_MspInit+0x88>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fe:	f003 0301 	and.w	r3, r3, #1
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001306:	230c      	movs	r3, #12
 8001308:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130a:	2302      	movs	r3, #2
 800130c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001312:	2303      	movs	r3, #3
 8001314:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001316:	2307      	movs	r3, #7
 8001318:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800131a:	f107 0314 	add.w	r3, r7, #20
 800131e:	4619      	mov	r1, r3
 8001320:	4805      	ldr	r0, [pc, #20]	@ (8001338 <HAL_UART_MspInit+0x8c>)
 8001322:	f000 fac9 	bl	80018b8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001326:	bf00      	nop
 8001328:	3728      	adds	r7, #40	@ 0x28
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40004400 	.word	0x40004400
 8001334:	40023800 	.word	0x40023800
 8001338:	40020000 	.word	0x40020000

0800133c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08c      	sub	sp, #48	@ 0x30
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001344:	2300      	movs	r3, #0
 8001346:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001348:	2300      	movs	r3, #0
 800134a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800134c:	2300      	movs	r3, #0
 800134e:	60bb      	str	r3, [r7, #8]
 8001350:	4b2e      	ldr	r3, [pc, #184]	@ (800140c <HAL_InitTick+0xd0>)
 8001352:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001354:	4a2d      	ldr	r2, [pc, #180]	@ (800140c <HAL_InitTick+0xd0>)
 8001356:	f043 0301 	orr.w	r3, r3, #1
 800135a:	6453      	str	r3, [r2, #68]	@ 0x44
 800135c:	4b2b      	ldr	r3, [pc, #172]	@ (800140c <HAL_InitTick+0xd0>)
 800135e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001360:	f003 0301 	and.w	r3, r3, #1
 8001364:	60bb      	str	r3, [r7, #8]
 8001366:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001368:	f107 020c 	add.w	r2, r7, #12
 800136c:	f107 0310 	add.w	r3, r7, #16
 8001370:	4611      	mov	r1, r2
 8001372:	4618      	mov	r0, r3
 8001374:	f000 fd4e 	bl	8001e14 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001378:	f000 fd38 	bl	8001dec <HAL_RCC_GetPCLK2Freq>
 800137c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800137e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001380:	4a23      	ldr	r2, [pc, #140]	@ (8001410 <HAL_InitTick+0xd4>)
 8001382:	fba2 2303 	umull	r2, r3, r2, r3
 8001386:	0c9b      	lsrs	r3, r3, #18
 8001388:	3b01      	subs	r3, #1
 800138a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800138c:	4b21      	ldr	r3, [pc, #132]	@ (8001414 <HAL_InitTick+0xd8>)
 800138e:	4a22      	ldr	r2, [pc, #136]	@ (8001418 <HAL_InitTick+0xdc>)
 8001390:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001392:	4b20      	ldr	r3, [pc, #128]	@ (8001414 <HAL_InitTick+0xd8>)
 8001394:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001398:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800139a:	4a1e      	ldr	r2, [pc, #120]	@ (8001414 <HAL_InitTick+0xd8>)
 800139c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800139e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80013a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001414 <HAL_InitTick+0xd8>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001414 <HAL_InitTick+0xd8>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ac:	4b19      	ldr	r3, [pc, #100]	@ (8001414 <HAL_InitTick+0xd8>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80013b2:	4818      	ldr	r0, [pc, #96]	@ (8001414 <HAL_InitTick+0xd8>)
 80013b4:	f001 f9a8 	bl	8002708 <HAL_TIM_Base_Init>
 80013b8:	4603      	mov	r3, r0
 80013ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80013be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d11b      	bne.n	80013fe <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80013c6:	4813      	ldr	r0, [pc, #76]	@ (8001414 <HAL_InitTick+0xd8>)
 80013c8:	f001 f9f8 	bl	80027bc <HAL_TIM_Base_Start_IT>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80013d2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d111      	bne.n	80013fe <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80013da:	2019      	movs	r0, #25
 80013dc:	f000 fa5e 	bl	800189c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2b0f      	cmp	r3, #15
 80013e4:	d808      	bhi.n	80013f8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80013e6:	2200      	movs	r2, #0
 80013e8:	6879      	ldr	r1, [r7, #4]
 80013ea:	2019      	movs	r0, #25
 80013ec:	f000 fa3a 	bl	8001864 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013f0:	4a0a      	ldr	r2, [pc, #40]	@ (800141c <HAL_InitTick+0xe0>)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6013      	str	r3, [r2, #0]
 80013f6:	e002      	b.n	80013fe <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80013fe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001402:	4618      	mov	r0, r3
 8001404:	3730      	adds	r7, #48	@ 0x30
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40023800 	.word	0x40023800
 8001410:	431bde83 	.word	0x431bde83
 8001414:	20000250 	.word	0x20000250
 8001418:	40010000 	.word	0x40010000
 800141c:	20000004 	.word	0x20000004

08001420 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <NMI_Handler+0x4>

08001428 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800142c:	bf00      	nop
 800142e:	e7fd      	b.n	800142c <HardFault_Handler+0x4>

08001430 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001434:	bf00      	nop
 8001436:	e7fd      	b.n	8001434 <MemManage_Handler+0x4>

08001438 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800143c:	bf00      	nop
 800143e:	e7fd      	b.n	800143c <BusFault_Handler+0x4>

08001440 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <UsageFault_Handler+0x4>

08001448 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
	...

08001458 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800145c:	4802      	ldr	r0, [pc, #8]	@ (8001468 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800145e:	f001 fa1d 	bl	800289c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000250 	.word	0x20000250

0800146c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  return 1;
 8001470:	2301      	movs	r3, #1
}
 8001472:	4618      	mov	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr

0800147c <_kill>:

int _kill(int pid, int sig)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001486:	f005 f8ff 	bl	8006688 <__errno>
 800148a:	4603      	mov	r3, r0
 800148c:	2216      	movs	r2, #22
 800148e:	601a      	str	r2, [r3, #0]
  return -1;
 8001490:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001494:	4618      	mov	r0, r3
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <_exit>:

void _exit (int status)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014a4:	f04f 31ff 	mov.w	r1, #4294967295
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f7ff ffe7 	bl	800147c <_kill>
  while (1) {}    /* Make sure we hang here */
 80014ae:	bf00      	nop
 80014b0:	e7fd      	b.n	80014ae <_exit+0x12>

080014b2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b086      	sub	sp, #24
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	60f8      	str	r0, [r7, #12]
 80014ba:	60b9      	str	r1, [r7, #8]
 80014bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014be:	2300      	movs	r3, #0
 80014c0:	617b      	str	r3, [r7, #20]
 80014c2:	e00a      	b.n	80014da <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014c4:	f3af 8000 	nop.w
 80014c8:	4601      	mov	r1, r0
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	1c5a      	adds	r2, r3, #1
 80014ce:	60ba      	str	r2, [r7, #8]
 80014d0:	b2ca      	uxtb	r2, r1
 80014d2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	3301      	adds	r3, #1
 80014d8:	617b      	str	r3, [r7, #20]
 80014da:	697a      	ldr	r2, [r7, #20]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	429a      	cmp	r2, r3
 80014e0:	dbf0      	blt.n	80014c4 <_read+0x12>
  }

  return len;
 80014e2:	687b      	ldr	r3, [r7, #4]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3718      	adds	r7, #24
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}

080014ec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f8:	2300      	movs	r3, #0
 80014fa:	617b      	str	r3, [r7, #20]
 80014fc:	e009      	b.n	8001512 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80014fe:	68bb      	ldr	r3, [r7, #8]
 8001500:	1c5a      	adds	r2, r3, #1
 8001502:	60ba      	str	r2, [r7, #8]
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff fd60 	bl	8000fcc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	3301      	adds	r3, #1
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	697a      	ldr	r2, [r7, #20]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	429a      	cmp	r2, r3
 8001518:	dbf1      	blt.n	80014fe <_write+0x12>
  }
  return len;
 800151a:	687b      	ldr	r3, [r7, #4]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3718      	adds	r7, #24
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <_close>:

int _close(int file)
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800152c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001530:	4618      	mov	r0, r3
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800154c:	605a      	str	r2, [r3, #4]
  return 0;
 800154e:	2300      	movs	r3, #0
}
 8001550:	4618      	mov	r0, r3
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <_isatty>:

int _isatty(int file)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001564:	2301      	movs	r3, #1
}
 8001566:	4618      	mov	r0, r3
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr

08001572 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001572:	b480      	push	{r7}
 8001574:	b085      	sub	sp, #20
 8001576:	af00      	add	r7, sp, #0
 8001578:	60f8      	str	r0, [r7, #12]
 800157a:	60b9      	str	r1, [r7, #8]
 800157c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800157e:	2300      	movs	r3, #0
}
 8001580:	4618      	mov	r0, r3
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b086      	sub	sp, #24
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001594:	4a14      	ldr	r2, [pc, #80]	@ (80015e8 <_sbrk+0x5c>)
 8001596:	4b15      	ldr	r3, [pc, #84]	@ (80015ec <_sbrk+0x60>)
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015a0:	4b13      	ldr	r3, [pc, #76]	@ (80015f0 <_sbrk+0x64>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d102      	bne.n	80015ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015a8:	4b11      	ldr	r3, [pc, #68]	@ (80015f0 <_sbrk+0x64>)
 80015aa:	4a12      	ldr	r2, [pc, #72]	@ (80015f4 <_sbrk+0x68>)
 80015ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ae:	4b10      	ldr	r3, [pc, #64]	@ (80015f0 <_sbrk+0x64>)
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4413      	add	r3, r2
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	429a      	cmp	r2, r3
 80015ba:	d207      	bcs.n	80015cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015bc:	f005 f864 	bl	8006688 <__errno>
 80015c0:	4603      	mov	r3, r0
 80015c2:	220c      	movs	r2, #12
 80015c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015c6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ca:	e009      	b.n	80015e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015cc:	4b08      	ldr	r3, [pc, #32]	@ (80015f0 <_sbrk+0x64>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015d2:	4b07      	ldr	r3, [pc, #28]	@ (80015f0 <_sbrk+0x64>)
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4413      	add	r3, r2
 80015da:	4a05      	ldr	r2, [pc, #20]	@ (80015f0 <_sbrk+0x64>)
 80015dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015de:	68fb      	ldr	r3, [r7, #12]
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3718      	adds	r7, #24
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20020000 	.word	0x20020000
 80015ec:	00000400 	.word	0x00000400
 80015f0:	20000298 	.word	0x20000298
 80015f4:	20004d38 	.word	0x20004d38

080015f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015fc:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <SystemInit+0x20>)
 80015fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001602:	4a05      	ldr	r2, [pc, #20]	@ (8001618 <SystemInit+0x20>)
 8001604:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001608:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800160c:	bf00      	nop
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800161c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001654 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001620:	f7ff ffea 	bl	80015f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001624:	480c      	ldr	r0, [pc, #48]	@ (8001658 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001626:	490d      	ldr	r1, [pc, #52]	@ (800165c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001628:	4a0d      	ldr	r2, [pc, #52]	@ (8001660 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800162a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800162c:	e002      	b.n	8001634 <LoopCopyDataInit>

0800162e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800162e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001630:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001632:	3304      	adds	r3, #4

08001634 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001634:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001636:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001638:	d3f9      	bcc.n	800162e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800163a:	4a0a      	ldr	r2, [pc, #40]	@ (8001664 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800163c:	4c0a      	ldr	r4, [pc, #40]	@ (8001668 <LoopFillZerobss+0x22>)
  movs r3, #0
 800163e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001640:	e001      	b.n	8001646 <LoopFillZerobss>

08001642 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001642:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001644:	3204      	adds	r2, #4

08001646 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001646:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001648:	d3fb      	bcc.n	8001642 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800164a:	f005 f823 	bl	8006694 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800164e:	f7ff fc61 	bl	8000f14 <main>
  bx  lr    
 8001652:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001654:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001658:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800165c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001660:	0800888c 	.word	0x0800888c
  ldr r2, =_sbss
 8001664:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001668:	20004d38 	.word	0x20004d38

0800166c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800166c:	e7fe      	b.n	800166c <ADC_IRQHandler>
	...

08001670 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001674:	4b0e      	ldr	r3, [pc, #56]	@ (80016b0 <HAL_Init+0x40>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0d      	ldr	r2, [pc, #52]	@ (80016b0 <HAL_Init+0x40>)
 800167a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800167e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001680:	4b0b      	ldr	r3, [pc, #44]	@ (80016b0 <HAL_Init+0x40>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a0a      	ldr	r2, [pc, #40]	@ (80016b0 <HAL_Init+0x40>)
 8001686:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800168a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800168c:	4b08      	ldr	r3, [pc, #32]	@ (80016b0 <HAL_Init+0x40>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a07      	ldr	r2, [pc, #28]	@ (80016b0 <HAL_Init+0x40>)
 8001692:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001696:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001698:	2003      	movs	r0, #3
 800169a:	f000 f8d8 	bl	800184e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800169e:	200f      	movs	r0, #15
 80016a0:	f7ff fe4c 	bl	800133c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016a4:	f7ff fdd6 	bl	8001254 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40023c00 	.word	0x40023c00

080016b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016b8:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <HAL_IncTick+0x20>)
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	461a      	mov	r2, r3
 80016be:	4b06      	ldr	r3, [pc, #24]	@ (80016d8 <HAL_IncTick+0x24>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4413      	add	r3, r2
 80016c4:	4a04      	ldr	r2, [pc, #16]	@ (80016d8 <HAL_IncTick+0x24>)
 80016c6:	6013      	str	r3, [r2, #0]
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	20000008 	.word	0x20000008
 80016d8:	2000029c 	.word	0x2000029c

080016dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  return uwTick;
 80016e0:	4b03      	ldr	r3, [pc, #12]	@ (80016f0 <HAL_GetTick+0x14>)
 80016e2:	681b      	ldr	r3, [r3, #0]
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	2000029c 	.word	0x2000029c

080016f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f003 0307 	and.w	r3, r3, #7
 8001702:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001704:	4b0c      	ldr	r3, [pc, #48]	@ (8001738 <__NVIC_SetPriorityGrouping+0x44>)
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800170a:	68ba      	ldr	r2, [r7, #8]
 800170c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001710:	4013      	ands	r3, r2
 8001712:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800171c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001720:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001724:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001726:	4a04      	ldr	r2, [pc, #16]	@ (8001738 <__NVIC_SetPriorityGrouping+0x44>)
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	60d3      	str	r3, [r2, #12]
}
 800172c:	bf00      	nop
 800172e:	3714      	adds	r7, #20
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001740:	4b04      	ldr	r3, [pc, #16]	@ (8001754 <__NVIC_GetPriorityGrouping+0x18>)
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	0a1b      	lsrs	r3, r3, #8
 8001746:	f003 0307 	and.w	r3, r3, #7
}
 800174a:	4618      	mov	r0, r3
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr
 8001754:	e000ed00 	.word	0xe000ed00

08001758 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001766:	2b00      	cmp	r3, #0
 8001768:	db0b      	blt.n	8001782 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	f003 021f 	and.w	r2, r3, #31
 8001770:	4907      	ldr	r1, [pc, #28]	@ (8001790 <__NVIC_EnableIRQ+0x38>)
 8001772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001776:	095b      	lsrs	r3, r3, #5
 8001778:	2001      	movs	r0, #1
 800177a:	fa00 f202 	lsl.w	r2, r0, r2
 800177e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001782:	bf00      	nop
 8001784:	370c      	adds	r7, #12
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	e000e100 	.word	0xe000e100

08001794 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	6039      	str	r1, [r7, #0]
 800179e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	db0a      	blt.n	80017be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	490c      	ldr	r1, [pc, #48]	@ (80017e0 <__NVIC_SetPriority+0x4c>)
 80017ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b2:	0112      	lsls	r2, r2, #4
 80017b4:	b2d2      	uxtb	r2, r2
 80017b6:	440b      	add	r3, r1
 80017b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017bc:	e00a      	b.n	80017d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	4908      	ldr	r1, [pc, #32]	@ (80017e4 <__NVIC_SetPriority+0x50>)
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	f003 030f 	and.w	r3, r3, #15
 80017ca:	3b04      	subs	r3, #4
 80017cc:	0112      	lsls	r2, r2, #4
 80017ce:	b2d2      	uxtb	r2, r2
 80017d0:	440b      	add	r3, r1
 80017d2:	761a      	strb	r2, [r3, #24]
}
 80017d4:	bf00      	nop
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	e000e100 	.word	0xe000e100
 80017e4:	e000ed00 	.word	0xe000ed00

080017e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b089      	sub	sp, #36	@ 0x24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f003 0307 	and.w	r3, r3, #7
 80017fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	f1c3 0307 	rsb	r3, r3, #7
 8001802:	2b04      	cmp	r3, #4
 8001804:	bf28      	it	cs
 8001806:	2304      	movcs	r3, #4
 8001808:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	3304      	adds	r3, #4
 800180e:	2b06      	cmp	r3, #6
 8001810:	d902      	bls.n	8001818 <NVIC_EncodePriority+0x30>
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	3b03      	subs	r3, #3
 8001816:	e000      	b.n	800181a <NVIC_EncodePriority+0x32>
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800181c:	f04f 32ff 	mov.w	r2, #4294967295
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	43da      	mvns	r2, r3
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	401a      	ands	r2, r3
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001830:	f04f 31ff 	mov.w	r1, #4294967295
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	fa01 f303 	lsl.w	r3, r1, r3
 800183a:	43d9      	mvns	r1, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001840:	4313      	orrs	r3, r2
         );
}
 8001842:	4618      	mov	r0, r3
 8001844:	3724      	adds	r7, #36	@ 0x24
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b082      	sub	sp, #8
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff ff4c 	bl	80016f4 <__NVIC_SetPriorityGrouping>
}
 800185c:	bf00      	nop
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001864:	b580      	push	{r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
 8001870:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001872:	2300      	movs	r3, #0
 8001874:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001876:	f7ff ff61 	bl	800173c <__NVIC_GetPriorityGrouping>
 800187a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	68b9      	ldr	r1, [r7, #8]
 8001880:	6978      	ldr	r0, [r7, #20]
 8001882:	f7ff ffb1 	bl	80017e8 <NVIC_EncodePriority>
 8001886:	4602      	mov	r2, r0
 8001888:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800188c:	4611      	mov	r1, r2
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff ff80 	bl	8001794 <__NVIC_SetPriority>
}
 8001894:	bf00      	nop
 8001896:	3718      	adds	r7, #24
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff ff54 	bl	8001758 <__NVIC_EnableIRQ>
}
 80018b0:	bf00      	nop
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b089      	sub	sp, #36	@ 0x24
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018c2:	2300      	movs	r3, #0
 80018c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018c6:	2300      	movs	r3, #0
 80018c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80018ca:	2300      	movs	r3, #0
 80018cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018ce:	2300      	movs	r3, #0
 80018d0:	61fb      	str	r3, [r7, #28]
 80018d2:	e165      	b.n	8001ba0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018d4:	2201      	movs	r2, #1
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	fa02 f303 	lsl.w	r3, r2, r3
 80018dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	4013      	ands	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018e8:	693a      	ldr	r2, [r7, #16]
 80018ea:	697b      	ldr	r3, [r7, #20]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	f040 8154 	bne.w	8001b9a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f003 0303 	and.w	r3, r3, #3
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d005      	beq.n	800190a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001906:	2b02      	cmp	r3, #2
 8001908:	d130      	bne.n	800196c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	2203      	movs	r2, #3
 8001916:	fa02 f303 	lsl.w	r3, r2, r3
 800191a:	43db      	mvns	r3, r3
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	4013      	ands	r3, r2
 8001920:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	68da      	ldr	r2, [r3, #12]
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	4313      	orrs	r3, r2
 8001932:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001940:	2201      	movs	r2, #1
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	43db      	mvns	r3, r3
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4013      	ands	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	091b      	lsrs	r3, r3, #4
 8001956:	f003 0201 	and.w	r2, r3, #1
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	4313      	orrs	r3, r2
 8001964:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f003 0303 	and.w	r3, r3, #3
 8001974:	2b03      	cmp	r3, #3
 8001976:	d017      	beq.n	80019a8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	2203      	movs	r2, #3
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	43db      	mvns	r3, r3
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	4013      	ands	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	689a      	ldr	r2, [r3, #8]
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	4313      	orrs	r3, r2
 80019a0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f003 0303 	and.w	r3, r3, #3
 80019b0:	2b02      	cmp	r3, #2
 80019b2:	d123      	bne.n	80019fc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	08da      	lsrs	r2, r3, #3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3208      	adds	r2, #8
 80019bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	f003 0307 	and.w	r3, r3, #7
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	220f      	movs	r2, #15
 80019cc:	fa02 f303 	lsl.w	r3, r2, r3
 80019d0:	43db      	mvns	r3, r3
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	4013      	ands	r3, r2
 80019d6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	691a      	ldr	r2, [r3, #16]
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	f003 0307 	and.w	r3, r3, #7
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	69ba      	ldr	r2, [r7, #24]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	08da      	lsrs	r2, r3, #3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	3208      	adds	r2, #8
 80019f6:	69b9      	ldr	r1, [r7, #24]
 80019f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	2203      	movs	r2, #3
 8001a08:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	69ba      	ldr	r2, [r7, #24]
 8001a10:	4013      	ands	r3, r2
 8001a12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f003 0203 	and.w	r2, r3, #3
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	fa02 f303 	lsl.w	r3, r2, r3
 8001a24:	69ba      	ldr	r2, [r7, #24]
 8001a26:	4313      	orrs	r3, r2
 8001a28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f000 80ae 	beq.w	8001b9a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	4b5d      	ldr	r3, [pc, #372]	@ (8001bb8 <HAL_GPIO_Init+0x300>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a46:	4a5c      	ldr	r2, [pc, #368]	@ (8001bb8 <HAL_GPIO_Init+0x300>)
 8001a48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a4e:	4b5a      	ldr	r3, [pc, #360]	@ (8001bb8 <HAL_GPIO_Init+0x300>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a5a:	4a58      	ldr	r2, [pc, #352]	@ (8001bbc <HAL_GPIO_Init+0x304>)
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	089b      	lsrs	r3, r3, #2
 8001a60:	3302      	adds	r3, #2
 8001a62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	f003 0303 	and.w	r3, r3, #3
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	220f      	movs	r2, #15
 8001a72:	fa02 f303 	lsl.w	r3, r2, r3
 8001a76:	43db      	mvns	r3, r3
 8001a78:	69ba      	ldr	r2, [r7, #24]
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a4f      	ldr	r2, [pc, #316]	@ (8001bc0 <HAL_GPIO_Init+0x308>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d025      	beq.n	8001ad2 <HAL_GPIO_Init+0x21a>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a4e      	ldr	r2, [pc, #312]	@ (8001bc4 <HAL_GPIO_Init+0x30c>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d01f      	beq.n	8001ace <HAL_GPIO_Init+0x216>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a4d      	ldr	r2, [pc, #308]	@ (8001bc8 <HAL_GPIO_Init+0x310>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d019      	beq.n	8001aca <HAL_GPIO_Init+0x212>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a4c      	ldr	r2, [pc, #304]	@ (8001bcc <HAL_GPIO_Init+0x314>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d013      	beq.n	8001ac6 <HAL_GPIO_Init+0x20e>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a4b      	ldr	r2, [pc, #300]	@ (8001bd0 <HAL_GPIO_Init+0x318>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d00d      	beq.n	8001ac2 <HAL_GPIO_Init+0x20a>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a4a      	ldr	r2, [pc, #296]	@ (8001bd4 <HAL_GPIO_Init+0x31c>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d007      	beq.n	8001abe <HAL_GPIO_Init+0x206>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a49      	ldr	r2, [pc, #292]	@ (8001bd8 <HAL_GPIO_Init+0x320>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d101      	bne.n	8001aba <HAL_GPIO_Init+0x202>
 8001ab6:	2306      	movs	r3, #6
 8001ab8:	e00c      	b.n	8001ad4 <HAL_GPIO_Init+0x21c>
 8001aba:	2307      	movs	r3, #7
 8001abc:	e00a      	b.n	8001ad4 <HAL_GPIO_Init+0x21c>
 8001abe:	2305      	movs	r3, #5
 8001ac0:	e008      	b.n	8001ad4 <HAL_GPIO_Init+0x21c>
 8001ac2:	2304      	movs	r3, #4
 8001ac4:	e006      	b.n	8001ad4 <HAL_GPIO_Init+0x21c>
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e004      	b.n	8001ad4 <HAL_GPIO_Init+0x21c>
 8001aca:	2302      	movs	r3, #2
 8001acc:	e002      	b.n	8001ad4 <HAL_GPIO_Init+0x21c>
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e000      	b.n	8001ad4 <HAL_GPIO_Init+0x21c>
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	69fa      	ldr	r2, [r7, #28]
 8001ad6:	f002 0203 	and.w	r2, r2, #3
 8001ada:	0092      	lsls	r2, r2, #2
 8001adc:	4093      	lsls	r3, r2
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ae4:	4935      	ldr	r1, [pc, #212]	@ (8001bbc <HAL_GPIO_Init+0x304>)
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	089b      	lsrs	r3, r3, #2
 8001aea:	3302      	adds	r3, #2
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001af2:	4b3a      	ldr	r3, [pc, #232]	@ (8001bdc <HAL_GPIO_Init+0x324>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	43db      	mvns	r3, r3
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	4013      	ands	r3, r2
 8001b00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d003      	beq.n	8001b16 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001b0e:	69ba      	ldr	r2, [r7, #24]
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b16:	4a31      	ldr	r2, [pc, #196]	@ (8001bdc <HAL_GPIO_Init+0x324>)
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b1c:	4b2f      	ldr	r3, [pc, #188]	@ (8001bdc <HAL_GPIO_Init+0x324>)
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	43db      	mvns	r3, r3
 8001b26:	69ba      	ldr	r2, [r7, #24]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d003      	beq.n	8001b40 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b40:	4a26      	ldr	r2, [pc, #152]	@ (8001bdc <HAL_GPIO_Init+0x324>)
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b46:	4b25      	ldr	r3, [pc, #148]	@ (8001bdc <HAL_GPIO_Init+0x324>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	43db      	mvns	r3, r3
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	4013      	ands	r3, r2
 8001b54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d003      	beq.n	8001b6a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001b62:	69ba      	ldr	r2, [r7, #24]
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b6a:	4a1c      	ldr	r2, [pc, #112]	@ (8001bdc <HAL_GPIO_Init+0x324>)
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b70:	4b1a      	ldr	r3, [pc, #104]	@ (8001bdc <HAL_GPIO_Init+0x324>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d003      	beq.n	8001b94 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001b8c:	69ba      	ldr	r2, [r7, #24]
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b94:	4a11      	ldr	r2, [pc, #68]	@ (8001bdc <HAL_GPIO_Init+0x324>)
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	61fb      	str	r3, [r7, #28]
 8001ba0:	69fb      	ldr	r3, [r7, #28]
 8001ba2:	2b0f      	cmp	r3, #15
 8001ba4:	f67f ae96 	bls.w	80018d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ba8:	bf00      	nop
 8001baa:	bf00      	nop
 8001bac:	3724      	adds	r7, #36	@ 0x24
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	40013800 	.word	0x40013800
 8001bc0:	40020000 	.word	0x40020000
 8001bc4:	40020400 	.word	0x40020400
 8001bc8:	40020800 	.word	0x40020800
 8001bcc:	40020c00 	.word	0x40020c00
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40021400 	.word	0x40021400
 8001bd8:	40021800 	.word	0x40021800
 8001bdc:	40013c00 	.word	0x40013c00

08001be0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d101      	bne.n	8001bf4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e0cc      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bf4:	4b68      	ldr	r3, [pc, #416]	@ (8001d98 <HAL_RCC_ClockConfig+0x1b8>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 030f 	and.w	r3, r3, #15
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d90c      	bls.n	8001c1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c02:	4b65      	ldr	r3, [pc, #404]	@ (8001d98 <HAL_RCC_ClockConfig+0x1b8>)
 8001c04:	683a      	ldr	r2, [r7, #0]
 8001c06:	b2d2      	uxtb	r2, r2
 8001c08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c0a:	4b63      	ldr	r3, [pc, #396]	@ (8001d98 <HAL_RCC_ClockConfig+0x1b8>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 030f 	and.w	r3, r3, #15
 8001c12:	683a      	ldr	r2, [r7, #0]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d001      	beq.n	8001c1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e0b8      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0302 	and.w	r3, r3, #2
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d020      	beq.n	8001c6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0304 	and.w	r3, r3, #4
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d005      	beq.n	8001c40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c34:	4b59      	ldr	r3, [pc, #356]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	4a58      	ldr	r2, [pc, #352]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001c3a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001c3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f003 0308 	and.w	r3, r3, #8
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d005      	beq.n	8001c58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c4c:	4b53      	ldr	r3, [pc, #332]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	4a52      	ldr	r2, [pc, #328]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001c52:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001c56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c58:	4b50      	ldr	r3, [pc, #320]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	494d      	ldr	r1, [pc, #308]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d044      	beq.n	8001d00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d107      	bne.n	8001c8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c7e:	4b47      	ldr	r3, [pc, #284]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d119      	bne.n	8001cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e07f      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d003      	beq.n	8001c9e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c9a:	2b03      	cmp	r3, #3
 8001c9c:	d107      	bne.n	8001cae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c9e:	4b3f      	ldr	r3, [pc, #252]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d109      	bne.n	8001cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e06f      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cae:	4b3b      	ldr	r3, [pc, #236]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d101      	bne.n	8001cbe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e067      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cbe:	4b37      	ldr	r3, [pc, #220]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	f023 0203 	bic.w	r2, r3, #3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	4934      	ldr	r1, [pc, #208]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cd0:	f7ff fd04 	bl	80016dc <HAL_GetTick>
 8001cd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cd6:	e00a      	b.n	8001cee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cd8:	f7ff fd00 	bl	80016dc <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e04f      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cee:	4b2b      	ldr	r3, [pc, #172]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f003 020c 	and.w	r2, r3, #12
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d1eb      	bne.n	8001cd8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d00:	4b25      	ldr	r3, [pc, #148]	@ (8001d98 <HAL_RCC_ClockConfig+0x1b8>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 030f 	and.w	r3, r3, #15
 8001d08:	683a      	ldr	r2, [r7, #0]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d20c      	bcs.n	8001d28 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d0e:	4b22      	ldr	r3, [pc, #136]	@ (8001d98 <HAL_RCC_ClockConfig+0x1b8>)
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	b2d2      	uxtb	r2, r2
 8001d14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d16:	4b20      	ldr	r3, [pc, #128]	@ (8001d98 <HAL_RCC_ClockConfig+0x1b8>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 030f 	and.w	r3, r3, #15
 8001d1e:	683a      	ldr	r2, [r7, #0]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d001      	beq.n	8001d28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e032      	b.n	8001d8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0304 	and.w	r3, r3, #4
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d008      	beq.n	8001d46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d34:	4b19      	ldr	r3, [pc, #100]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	4916      	ldr	r1, [pc, #88]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001d42:	4313      	orrs	r3, r2
 8001d44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0308 	and.w	r3, r3, #8
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d009      	beq.n	8001d66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d52:	4b12      	ldr	r3, [pc, #72]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	691b      	ldr	r3, [r3, #16]
 8001d5e:	00db      	lsls	r3, r3, #3
 8001d60:	490e      	ldr	r1, [pc, #56]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001d62:	4313      	orrs	r3, r2
 8001d64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d66:	f000 f887 	bl	8001e78 <HAL_RCC_GetSysClockFreq>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d9c <HAL_RCC_ClockConfig+0x1bc>)
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	091b      	lsrs	r3, r3, #4
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	490a      	ldr	r1, [pc, #40]	@ (8001da0 <HAL_RCC_ClockConfig+0x1c0>)
 8001d78:	5ccb      	ldrb	r3, [r1, r3]
 8001d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d7e:	4a09      	ldr	r2, [pc, #36]	@ (8001da4 <HAL_RCC_ClockConfig+0x1c4>)
 8001d80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001d82:	4b09      	ldr	r3, [pc, #36]	@ (8001da8 <HAL_RCC_ClockConfig+0x1c8>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff fad8 	bl	800133c <HAL_InitTick>

  return HAL_OK;
 8001d8c:	2300      	movs	r3, #0
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40023c00 	.word	0x40023c00
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	080084ec 	.word	0x080084ec
 8001da4:	20000000 	.word	0x20000000
 8001da8:	20000004 	.word	0x20000004

08001dac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001db0:	4b03      	ldr	r3, [pc, #12]	@ (8001dc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001db2:	681b      	ldr	r3, [r3, #0]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	20000000 	.word	0x20000000

08001dc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001dc8:	f7ff fff0 	bl	8001dac <HAL_RCC_GetHCLKFreq>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	4b05      	ldr	r3, [pc, #20]	@ (8001de4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	0a9b      	lsrs	r3, r3, #10
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	4903      	ldr	r1, [pc, #12]	@ (8001de8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dda:	5ccb      	ldrb	r3, [r1, r3]
 8001ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40023800 	.word	0x40023800
 8001de8:	080084fc 	.word	0x080084fc

08001dec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001df0:	f7ff ffdc 	bl	8001dac <HAL_RCC_GetHCLKFreq>
 8001df4:	4602      	mov	r2, r0
 8001df6:	4b05      	ldr	r3, [pc, #20]	@ (8001e0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	0b5b      	lsrs	r3, r3, #13
 8001dfc:	f003 0307 	and.w	r3, r3, #7
 8001e00:	4903      	ldr	r1, [pc, #12]	@ (8001e10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e02:	5ccb      	ldrb	r3, [r1, r3]
 8001e04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40023800 	.word	0x40023800
 8001e10:	080084fc 	.word	0x080084fc

08001e14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	220f      	movs	r2, #15
 8001e22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001e24:	4b12      	ldr	r3, [pc, #72]	@ (8001e70 <HAL_RCC_GetClockConfig+0x5c>)
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	f003 0203 	and.w	r2, r3, #3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001e30:	4b0f      	ldr	r3, [pc, #60]	@ (8001e70 <HAL_RCC_GetClockConfig+0x5c>)
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e70 <HAL_RCC_GetClockConfig+0x5c>)
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001e48:	4b09      	ldr	r3, [pc, #36]	@ (8001e70 <HAL_RCC_GetClockConfig+0x5c>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	08db      	lsrs	r3, r3, #3
 8001e4e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001e56:	4b07      	ldr	r3, [pc, #28]	@ (8001e74 <HAL_RCC_GetClockConfig+0x60>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 020f 	and.w	r2, r3, #15
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	601a      	str	r2, [r3, #0]
}
 8001e62:	bf00      	nop
 8001e64:	370c      	adds	r7, #12
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	40023800 	.word	0x40023800
 8001e74:	40023c00 	.word	0x40023c00

08001e78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e7c:	b0a6      	sub	sp, #152	@ 0x98
 8001e7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001e80:	2300      	movs	r3, #0
 8001e82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8001e86:	2300      	movs	r3, #0
 8001e88:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8001e92:	2300      	movs	r3, #0
 8001e94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e9e:	4bc8      	ldr	r3, [pc, #800]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f003 030c 	and.w	r3, r3, #12
 8001ea6:	2b0c      	cmp	r3, #12
 8001ea8:	f200 817e 	bhi.w	80021a8 <HAL_RCC_GetSysClockFreq+0x330>
 8001eac:	a201      	add	r2, pc, #4	@ (adr r2, 8001eb4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eb2:	bf00      	nop
 8001eb4:	08001ee9 	.word	0x08001ee9
 8001eb8:	080021a9 	.word	0x080021a9
 8001ebc:	080021a9 	.word	0x080021a9
 8001ec0:	080021a9 	.word	0x080021a9
 8001ec4:	08001ef1 	.word	0x08001ef1
 8001ec8:	080021a9 	.word	0x080021a9
 8001ecc:	080021a9 	.word	0x080021a9
 8001ed0:	080021a9 	.word	0x080021a9
 8001ed4:	08001ef9 	.word	0x08001ef9
 8001ed8:	080021a9 	.word	0x080021a9
 8001edc:	080021a9 	.word	0x080021a9
 8001ee0:	080021a9 	.word	0x080021a9
 8001ee4:	08002063 	.word	0x08002063
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ee8:	4bb6      	ldr	r3, [pc, #728]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001eea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001eee:	e15f      	b.n	80021b0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ef0:	4bb5      	ldr	r3, [pc, #724]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x350>)
 8001ef2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001ef6:	e15b      	b.n	80021b0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ef8:	4bb1      	ldr	r3, [pc, #708]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f00:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f04:	4bae      	ldr	r3, [pc, #696]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d031      	beq.n	8001f74 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f10:	4bab      	ldr	r3, [pc, #684]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	099b      	lsrs	r3, r3, #6
 8001f16:	2200      	movs	r2, #0
 8001f18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001f1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001f1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001f1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f22:	663b      	str	r3, [r7, #96]	@ 0x60
 8001f24:	2300      	movs	r3, #0
 8001f26:	667b      	str	r3, [r7, #100]	@ 0x64
 8001f28:	4ba7      	ldr	r3, [pc, #668]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x350>)
 8001f2a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001f2e:	462a      	mov	r2, r5
 8001f30:	fb03 f202 	mul.w	r2, r3, r2
 8001f34:	2300      	movs	r3, #0
 8001f36:	4621      	mov	r1, r4
 8001f38:	fb01 f303 	mul.w	r3, r1, r3
 8001f3c:	4413      	add	r3, r2
 8001f3e:	4aa2      	ldr	r2, [pc, #648]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x350>)
 8001f40:	4621      	mov	r1, r4
 8001f42:	fba1 1202 	umull	r1, r2, r1, r2
 8001f46:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001f48:	460a      	mov	r2, r1
 8001f4a:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001f4c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001f4e:	4413      	add	r3, r2
 8001f50:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001f52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001f56:	2200      	movs	r2, #0
 8001f58:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001f5a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001f5c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001f60:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001f64:	f7fe fe40 	bl	8000be8 <__aeabi_uldivmod>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001f72:	e064      	b.n	800203e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f74:	4b92      	ldr	r3, [pc, #584]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	099b      	lsrs	r3, r3, #6
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8001f7e:	657a      	str	r2, [r7, #84]	@ 0x54
 8001f80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f88:	2300      	movs	r3, #0
 8001f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f8c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8001f90:	4622      	mov	r2, r4
 8001f92:	462b      	mov	r3, r5
 8001f94:	f04f 0000 	mov.w	r0, #0
 8001f98:	f04f 0100 	mov.w	r1, #0
 8001f9c:	0159      	lsls	r1, r3, #5
 8001f9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fa2:	0150      	lsls	r0, r2, #5
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	460b      	mov	r3, r1
 8001fa8:	4621      	mov	r1, r4
 8001faa:	1a51      	subs	r1, r2, r1
 8001fac:	6139      	str	r1, [r7, #16]
 8001fae:	4629      	mov	r1, r5
 8001fb0:	eb63 0301 	sbc.w	r3, r3, r1
 8001fb4:	617b      	str	r3, [r7, #20]
 8001fb6:	f04f 0200 	mov.w	r2, #0
 8001fba:	f04f 0300 	mov.w	r3, #0
 8001fbe:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001fc2:	4659      	mov	r1, fp
 8001fc4:	018b      	lsls	r3, r1, #6
 8001fc6:	4651      	mov	r1, sl
 8001fc8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fcc:	4651      	mov	r1, sl
 8001fce:	018a      	lsls	r2, r1, #6
 8001fd0:	4651      	mov	r1, sl
 8001fd2:	ebb2 0801 	subs.w	r8, r2, r1
 8001fd6:	4659      	mov	r1, fp
 8001fd8:	eb63 0901 	sbc.w	r9, r3, r1
 8001fdc:	f04f 0200 	mov.w	r2, #0
 8001fe0:	f04f 0300 	mov.w	r3, #0
 8001fe4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001fe8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001fec:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ff0:	4690      	mov	r8, r2
 8001ff2:	4699      	mov	r9, r3
 8001ff4:	4623      	mov	r3, r4
 8001ff6:	eb18 0303 	adds.w	r3, r8, r3
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	462b      	mov	r3, r5
 8001ffe:	eb49 0303 	adc.w	r3, r9, r3
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	f04f 0200 	mov.w	r2, #0
 8002008:	f04f 0300 	mov.w	r3, #0
 800200c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002010:	4629      	mov	r1, r5
 8002012:	028b      	lsls	r3, r1, #10
 8002014:	4621      	mov	r1, r4
 8002016:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800201a:	4621      	mov	r1, r4
 800201c:	028a      	lsls	r2, r1, #10
 800201e:	4610      	mov	r0, r2
 8002020:	4619      	mov	r1, r3
 8002022:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002026:	2200      	movs	r2, #0
 8002028:	643b      	str	r3, [r7, #64]	@ 0x40
 800202a:	647a      	str	r2, [r7, #68]	@ 0x44
 800202c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002030:	f7fe fdda 	bl	8000be8 <__aeabi_uldivmod>
 8002034:	4602      	mov	r2, r0
 8002036:	460b      	mov	r3, r1
 8002038:	4613      	mov	r3, r2
 800203a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800203e:	4b60      	ldr	r3, [pc, #384]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	0c1b      	lsrs	r3, r3, #16
 8002044:	f003 0303 	and.w	r3, r3, #3
 8002048:	3301      	adds	r3, #1
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002050:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002054:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002058:	fbb2 f3f3 	udiv	r3, r2, r3
 800205c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002060:	e0a6      	b.n	80021b0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002062:	4b57      	ldr	r3, [pc, #348]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800206a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800206e:	4b54      	ldr	r3, [pc, #336]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d02a      	beq.n	80020d0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800207a:	4b51      	ldr	r3, [pc, #324]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x348>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	099b      	lsrs	r3, r3, #6
 8002080:	2200      	movs	r2, #0
 8002082:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002084:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002088:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800208c:	2100      	movs	r1, #0
 800208e:	4b4e      	ldr	r3, [pc, #312]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x350>)
 8002090:	fb03 f201 	mul.w	r2, r3, r1
 8002094:	2300      	movs	r3, #0
 8002096:	fb00 f303 	mul.w	r3, r0, r3
 800209a:	4413      	add	r3, r2
 800209c:	4a4a      	ldr	r2, [pc, #296]	@ (80021c8 <HAL_RCC_GetSysClockFreq+0x350>)
 800209e:	fba0 1202 	umull	r1, r2, r0, r2
 80020a2:	677a      	str	r2, [r7, #116]	@ 0x74
 80020a4:	460a      	mov	r2, r1
 80020a6:	673a      	str	r2, [r7, #112]	@ 0x70
 80020a8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80020aa:	4413      	add	r3, r2
 80020ac:	677b      	str	r3, [r7, #116]	@ 0x74
 80020ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80020b2:	2200      	movs	r2, #0
 80020b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80020b6:	637a      	str	r2, [r7, #52]	@ 0x34
 80020b8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80020bc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80020c0:	f7fe fd92 	bl	8000be8 <__aeabi_uldivmod>
 80020c4:	4602      	mov	r2, r0
 80020c6:	460b      	mov	r3, r1
 80020c8:	4613      	mov	r3, r2
 80020ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80020ce:	e05b      	b.n	8002188 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020d0:	4b3b      	ldr	r3, [pc, #236]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x348>)
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	099b      	lsrs	r3, r3, #6
 80020d6:	2200      	movs	r2, #0
 80020d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80020da:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80020dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020e2:	623b      	str	r3, [r7, #32]
 80020e4:	2300      	movs	r3, #0
 80020e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80020e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80020ec:	4642      	mov	r2, r8
 80020ee:	464b      	mov	r3, r9
 80020f0:	f04f 0000 	mov.w	r0, #0
 80020f4:	f04f 0100 	mov.w	r1, #0
 80020f8:	0159      	lsls	r1, r3, #5
 80020fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020fe:	0150      	lsls	r0, r2, #5
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	4641      	mov	r1, r8
 8002106:	ebb2 0a01 	subs.w	sl, r2, r1
 800210a:	4649      	mov	r1, r9
 800210c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002110:	f04f 0200 	mov.w	r2, #0
 8002114:	f04f 0300 	mov.w	r3, #0
 8002118:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800211c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002120:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002124:	ebb2 040a 	subs.w	r4, r2, sl
 8002128:	eb63 050b 	sbc.w	r5, r3, fp
 800212c:	f04f 0200 	mov.w	r2, #0
 8002130:	f04f 0300 	mov.w	r3, #0
 8002134:	00eb      	lsls	r3, r5, #3
 8002136:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800213a:	00e2      	lsls	r2, r4, #3
 800213c:	4614      	mov	r4, r2
 800213e:	461d      	mov	r5, r3
 8002140:	4643      	mov	r3, r8
 8002142:	18e3      	adds	r3, r4, r3
 8002144:	603b      	str	r3, [r7, #0]
 8002146:	464b      	mov	r3, r9
 8002148:	eb45 0303 	adc.w	r3, r5, r3
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	f04f 0200 	mov.w	r2, #0
 8002152:	f04f 0300 	mov.w	r3, #0
 8002156:	e9d7 4500 	ldrd	r4, r5, [r7]
 800215a:	4629      	mov	r1, r5
 800215c:	028b      	lsls	r3, r1, #10
 800215e:	4621      	mov	r1, r4
 8002160:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002164:	4621      	mov	r1, r4
 8002166:	028a      	lsls	r2, r1, #10
 8002168:	4610      	mov	r0, r2
 800216a:	4619      	mov	r1, r3
 800216c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002170:	2200      	movs	r2, #0
 8002172:	61bb      	str	r3, [r7, #24]
 8002174:	61fa      	str	r2, [r7, #28]
 8002176:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800217a:	f7fe fd35 	bl	8000be8 <__aeabi_uldivmod>
 800217e:	4602      	mov	r2, r0
 8002180:	460b      	mov	r3, r1
 8002182:	4613      	mov	r3, r2
 8002184:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002188:	4b0d      	ldr	r3, [pc, #52]	@ (80021c0 <HAL_RCC_GetSysClockFreq+0x348>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	0f1b      	lsrs	r3, r3, #28
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002196:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800219a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800219e:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80021a6:	e003      	b.n	80021b0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80021a8:	4b06      	ldr	r3, [pc, #24]	@ (80021c4 <HAL_RCC_GetSysClockFreq+0x34c>)
 80021aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80021ae:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3798      	adds	r7, #152	@ 0x98
 80021b8:	46bd      	mov	sp, r7
 80021ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021be:	bf00      	nop
 80021c0:	40023800 	.word	0x40023800
 80021c4:	00f42400 	.word	0x00f42400
 80021c8:	017d7840 	.word	0x017d7840

080021cc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e28d      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0301 	and.w	r3, r3, #1
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f000 8083 	beq.w	80022f2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80021ec:	4b94      	ldr	r3, [pc, #592]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f003 030c 	and.w	r3, r3, #12
 80021f4:	2b04      	cmp	r3, #4
 80021f6:	d019      	beq.n	800222c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80021f8:	4b91      	ldr	r3, [pc, #580]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f003 030c 	and.w	r3, r3, #12
        || \
 8002200:	2b08      	cmp	r3, #8
 8002202:	d106      	bne.n	8002212 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002204:	4b8e      	ldr	r3, [pc, #568]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800220c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002210:	d00c      	beq.n	800222c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002212:	4b8b      	ldr	r3, [pc, #556]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800221a:	2b0c      	cmp	r3, #12
 800221c:	d112      	bne.n	8002244 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800221e:	4b88      	ldr	r3, [pc, #544]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002226:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800222a:	d10b      	bne.n	8002244 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800222c:	4b84      	ldr	r3, [pc, #528]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d05b      	beq.n	80022f0 <HAL_RCC_OscConfig+0x124>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d157      	bne.n	80022f0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e25a      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800224c:	d106      	bne.n	800225c <HAL_RCC_OscConfig+0x90>
 800224e:	4b7c      	ldr	r3, [pc, #496]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a7b      	ldr	r2, [pc, #492]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002254:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002258:	6013      	str	r3, [r2, #0]
 800225a:	e01d      	b.n	8002298 <HAL_RCC_OscConfig+0xcc>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002264:	d10c      	bne.n	8002280 <HAL_RCC_OscConfig+0xb4>
 8002266:	4b76      	ldr	r3, [pc, #472]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a75      	ldr	r2, [pc, #468]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 800226c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002270:	6013      	str	r3, [r2, #0]
 8002272:	4b73      	ldr	r3, [pc, #460]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a72      	ldr	r2, [pc, #456]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800227c:	6013      	str	r3, [r2, #0]
 800227e:	e00b      	b.n	8002298 <HAL_RCC_OscConfig+0xcc>
 8002280:	4b6f      	ldr	r3, [pc, #444]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a6e      	ldr	r2, [pc, #440]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002286:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800228a:	6013      	str	r3, [r2, #0]
 800228c:	4b6c      	ldr	r3, [pc, #432]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a6b      	ldr	r2, [pc, #428]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002292:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002296:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d013      	beq.n	80022c8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a0:	f7ff fa1c 	bl	80016dc <HAL_GetTick>
 80022a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022a6:	e008      	b.n	80022ba <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022a8:	f7ff fa18 	bl	80016dc <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b64      	cmp	r3, #100	@ 0x64
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e21f      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ba:	4b61      	ldr	r3, [pc, #388]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d0f0      	beq.n	80022a8 <HAL_RCC_OscConfig+0xdc>
 80022c6:	e014      	b.n	80022f2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c8:	f7ff fa08 	bl	80016dc <HAL_GetTick>
 80022cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022d0:	f7ff fa04 	bl	80016dc <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b64      	cmp	r3, #100	@ 0x64
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e20b      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022e2:	4b57      	ldr	r3, [pc, #348]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1f0      	bne.n	80022d0 <HAL_RCC_OscConfig+0x104>
 80022ee:	e000      	b.n	80022f2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0302 	and.w	r3, r3, #2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d06f      	beq.n	80023de <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80022fe:	4b50      	ldr	r3, [pc, #320]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 030c 	and.w	r3, r3, #12
 8002306:	2b00      	cmp	r3, #0
 8002308:	d017      	beq.n	800233a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800230a:	4b4d      	ldr	r3, [pc, #308]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 030c 	and.w	r3, r3, #12
        || \
 8002312:	2b08      	cmp	r3, #8
 8002314:	d105      	bne.n	8002322 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002316:	4b4a      	ldr	r3, [pc, #296]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d00b      	beq.n	800233a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002322:	4b47      	ldr	r3, [pc, #284]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800232a:	2b0c      	cmp	r3, #12
 800232c:	d11c      	bne.n	8002368 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800232e:	4b44      	ldr	r3, [pc, #272]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002336:	2b00      	cmp	r3, #0
 8002338:	d116      	bne.n	8002368 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800233a:	4b41      	ldr	r3, [pc, #260]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d005      	beq.n	8002352 <HAL_RCC_OscConfig+0x186>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	2b01      	cmp	r3, #1
 800234c:	d001      	beq.n	8002352 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e1d3      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002352:	4b3b      	ldr	r3, [pc, #236]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	4937      	ldr	r1, [pc, #220]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002362:	4313      	orrs	r3, r2
 8002364:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002366:	e03a      	b.n	80023de <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d020      	beq.n	80023b2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002370:	4b34      	ldr	r3, [pc, #208]	@ (8002444 <HAL_RCC_OscConfig+0x278>)
 8002372:	2201      	movs	r2, #1
 8002374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002376:	f7ff f9b1 	bl	80016dc <HAL_GetTick>
 800237a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800237c:	e008      	b.n	8002390 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800237e:	f7ff f9ad 	bl	80016dc <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	2b02      	cmp	r3, #2
 800238a:	d901      	bls.n	8002390 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e1b4      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002390:	4b2b      	ldr	r3, [pc, #172]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	2b00      	cmp	r3, #0
 800239a:	d0f0      	beq.n	800237e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800239c:	4b28      	ldr	r3, [pc, #160]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	691b      	ldr	r3, [r3, #16]
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	4925      	ldr	r1, [pc, #148]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 80023ac:	4313      	orrs	r3, r2
 80023ae:	600b      	str	r3, [r1, #0]
 80023b0:	e015      	b.n	80023de <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023b2:	4b24      	ldr	r3, [pc, #144]	@ (8002444 <HAL_RCC_OscConfig+0x278>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b8:	f7ff f990 	bl	80016dc <HAL_GetTick>
 80023bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023be:	e008      	b.n	80023d2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023c0:	f7ff f98c 	bl	80016dc <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d901      	bls.n	80023d2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e193      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1f0      	bne.n	80023c0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0308 	and.w	r3, r3, #8
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d036      	beq.n	8002458 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	695b      	ldr	r3, [r3, #20]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d016      	beq.n	8002420 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023f2:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <HAL_RCC_OscConfig+0x27c>)
 80023f4:	2201      	movs	r2, #1
 80023f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023f8:	f7ff f970 	bl	80016dc <HAL_GetTick>
 80023fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023fe:	e008      	b.n	8002412 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002400:	f7ff f96c 	bl	80016dc <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	2b02      	cmp	r3, #2
 800240c:	d901      	bls.n	8002412 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e173      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002412:	4b0b      	ldr	r3, [pc, #44]	@ (8002440 <HAL_RCC_OscConfig+0x274>)
 8002414:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002416:	f003 0302 	and.w	r3, r3, #2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d0f0      	beq.n	8002400 <HAL_RCC_OscConfig+0x234>
 800241e:	e01b      	b.n	8002458 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002420:	4b09      	ldr	r3, [pc, #36]	@ (8002448 <HAL_RCC_OscConfig+0x27c>)
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002426:	f7ff f959 	bl	80016dc <HAL_GetTick>
 800242a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800242c:	e00e      	b.n	800244c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800242e:	f7ff f955 	bl	80016dc <HAL_GetTick>
 8002432:	4602      	mov	r2, r0
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d907      	bls.n	800244c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e15c      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
 8002440:	40023800 	.word	0x40023800
 8002444:	42470000 	.word	0x42470000
 8002448:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800244c:	4b8a      	ldr	r3, [pc, #552]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 800244e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002450:	f003 0302 	and.w	r3, r3, #2
 8002454:	2b00      	cmp	r3, #0
 8002456:	d1ea      	bne.n	800242e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0304 	and.w	r3, r3, #4
 8002460:	2b00      	cmp	r3, #0
 8002462:	f000 8097 	beq.w	8002594 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002466:	2300      	movs	r3, #0
 8002468:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800246a:	4b83      	ldr	r3, [pc, #524]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d10f      	bne.n	8002496 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	60bb      	str	r3, [r7, #8]
 800247a:	4b7f      	ldr	r3, [pc, #508]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 800247c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247e:	4a7e      	ldr	r2, [pc, #504]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 8002480:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002484:	6413      	str	r3, [r2, #64]	@ 0x40
 8002486:	4b7c      	ldr	r3, [pc, #496]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 8002488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800248e:	60bb      	str	r3, [r7, #8]
 8002490:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002492:	2301      	movs	r3, #1
 8002494:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002496:	4b79      	ldr	r3, [pc, #484]	@ (800267c <HAL_RCC_OscConfig+0x4b0>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d118      	bne.n	80024d4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024a2:	4b76      	ldr	r3, [pc, #472]	@ (800267c <HAL_RCC_OscConfig+0x4b0>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a75      	ldr	r2, [pc, #468]	@ (800267c <HAL_RCC_OscConfig+0x4b0>)
 80024a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024ae:	f7ff f915 	bl	80016dc <HAL_GetTick>
 80024b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024b4:	e008      	b.n	80024c8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024b6:	f7ff f911 	bl	80016dc <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d901      	bls.n	80024c8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	e118      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024c8:	4b6c      	ldr	r3, [pc, #432]	@ (800267c <HAL_RCC_OscConfig+0x4b0>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d0f0      	beq.n	80024b6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d106      	bne.n	80024ea <HAL_RCC_OscConfig+0x31e>
 80024dc:	4b66      	ldr	r3, [pc, #408]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 80024de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e0:	4a65      	ldr	r2, [pc, #404]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80024e8:	e01c      	b.n	8002524 <HAL_RCC_OscConfig+0x358>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	2b05      	cmp	r3, #5
 80024f0:	d10c      	bne.n	800250c <HAL_RCC_OscConfig+0x340>
 80024f2:	4b61      	ldr	r3, [pc, #388]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 80024f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f6:	4a60      	ldr	r2, [pc, #384]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 80024f8:	f043 0304 	orr.w	r3, r3, #4
 80024fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80024fe:	4b5e      	ldr	r3, [pc, #376]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 8002500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002502:	4a5d      	ldr	r2, [pc, #372]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 8002504:	f043 0301 	orr.w	r3, r3, #1
 8002508:	6713      	str	r3, [r2, #112]	@ 0x70
 800250a:	e00b      	b.n	8002524 <HAL_RCC_OscConfig+0x358>
 800250c:	4b5a      	ldr	r3, [pc, #360]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 800250e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002510:	4a59      	ldr	r2, [pc, #356]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 8002512:	f023 0301 	bic.w	r3, r3, #1
 8002516:	6713      	str	r3, [r2, #112]	@ 0x70
 8002518:	4b57      	ldr	r3, [pc, #348]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 800251a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800251c:	4a56      	ldr	r2, [pc, #344]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 800251e:	f023 0304 	bic.w	r3, r3, #4
 8002522:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d015      	beq.n	8002558 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800252c:	f7ff f8d6 	bl	80016dc <HAL_GetTick>
 8002530:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002532:	e00a      	b.n	800254a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002534:	f7ff f8d2 	bl	80016dc <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002542:	4293      	cmp	r3, r2
 8002544:	d901      	bls.n	800254a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e0d7      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800254a:	4b4b      	ldr	r3, [pc, #300]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 800254c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	2b00      	cmp	r3, #0
 8002554:	d0ee      	beq.n	8002534 <HAL_RCC_OscConfig+0x368>
 8002556:	e014      	b.n	8002582 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002558:	f7ff f8c0 	bl	80016dc <HAL_GetTick>
 800255c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800255e:	e00a      	b.n	8002576 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002560:	f7ff f8bc 	bl	80016dc <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800256e:	4293      	cmp	r3, r2
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e0c1      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002576:	4b40      	ldr	r3, [pc, #256]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 8002578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1ee      	bne.n	8002560 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002582:	7dfb      	ldrb	r3, [r7, #23]
 8002584:	2b01      	cmp	r3, #1
 8002586:	d105      	bne.n	8002594 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002588:	4b3b      	ldr	r3, [pc, #236]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 800258a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800258c:	4a3a      	ldr	r2, [pc, #232]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 800258e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002592:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	2b00      	cmp	r3, #0
 800259a:	f000 80ad 	beq.w	80026f8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800259e:	4b36      	ldr	r3, [pc, #216]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f003 030c 	and.w	r3, r3, #12
 80025a6:	2b08      	cmp	r3, #8
 80025a8:	d060      	beq.n	800266c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	699b      	ldr	r3, [r3, #24]
 80025ae:	2b02      	cmp	r3, #2
 80025b0:	d145      	bne.n	800263e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025b2:	4b33      	ldr	r3, [pc, #204]	@ (8002680 <HAL_RCC_OscConfig+0x4b4>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b8:	f7ff f890 	bl	80016dc <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025c0:	f7ff f88c 	bl	80016dc <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e093      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025d2:	4b29      	ldr	r3, [pc, #164]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1f0      	bne.n	80025c0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	69da      	ldr	r2, [r3, #28]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a1b      	ldr	r3, [r3, #32]
 80025e6:	431a      	orrs	r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ec:	019b      	lsls	r3, r3, #6
 80025ee:	431a      	orrs	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f4:	085b      	lsrs	r3, r3, #1
 80025f6:	3b01      	subs	r3, #1
 80025f8:	041b      	lsls	r3, r3, #16
 80025fa:	431a      	orrs	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002600:	061b      	lsls	r3, r3, #24
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002608:	071b      	lsls	r3, r3, #28
 800260a:	491b      	ldr	r1, [pc, #108]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 800260c:	4313      	orrs	r3, r2
 800260e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002610:	4b1b      	ldr	r3, [pc, #108]	@ (8002680 <HAL_RCC_OscConfig+0x4b4>)
 8002612:	2201      	movs	r2, #1
 8002614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002616:	f7ff f861 	bl	80016dc <HAL_GetTick>
 800261a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800261c:	e008      	b.n	8002630 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800261e:	f7ff f85d 	bl	80016dc <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	2b02      	cmp	r3, #2
 800262a:	d901      	bls.n	8002630 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e064      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002630:	4b11      	ldr	r3, [pc, #68]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d0f0      	beq.n	800261e <HAL_RCC_OscConfig+0x452>
 800263c:	e05c      	b.n	80026f8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800263e:	4b10      	ldr	r3, [pc, #64]	@ (8002680 <HAL_RCC_OscConfig+0x4b4>)
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002644:	f7ff f84a 	bl	80016dc <HAL_GetTick>
 8002648:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800264a:	e008      	b.n	800265e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800264c:	f7ff f846 	bl	80016dc <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	2b02      	cmp	r3, #2
 8002658:	d901      	bls.n	800265e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800265a:	2303      	movs	r3, #3
 800265c:	e04d      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800265e:	4b06      	ldr	r3, [pc, #24]	@ (8002678 <HAL_RCC_OscConfig+0x4ac>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1f0      	bne.n	800264c <HAL_RCC_OscConfig+0x480>
 800266a:	e045      	b.n	80026f8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d107      	bne.n	8002684 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	e040      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
 8002678:	40023800 	.word	0x40023800
 800267c:	40007000 	.word	0x40007000
 8002680:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002684:	4b1f      	ldr	r3, [pc, #124]	@ (8002704 <HAL_RCC_OscConfig+0x538>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d030      	beq.n	80026f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800269c:	429a      	cmp	r2, r3
 800269e:	d129      	bne.n	80026f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d122      	bne.n	80026f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026ae:	68fa      	ldr	r2, [r7, #12]
 80026b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80026b4:	4013      	ands	r3, r2
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026bc:	4293      	cmp	r3, r2
 80026be:	d119      	bne.n	80026f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ca:	085b      	lsrs	r3, r3, #1
 80026cc:	3b01      	subs	r3, #1
 80026ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d10f      	bne.n	80026f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d107      	bne.n	80026f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ee:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d001      	beq.n	80026f8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e000      	b.n	80026fa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3718      	adds	r7, #24
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40023800 	.word	0x40023800

08002708 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d101      	bne.n	800271a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e041      	b.n	800279e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002720:	b2db      	uxtb	r3, r3
 8002722:	2b00      	cmp	r3, #0
 8002724:	d106      	bne.n	8002734 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f839 	bl	80027a6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2202      	movs	r2, #2
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	3304      	adds	r3, #4
 8002744:	4619      	mov	r1, r3
 8002746:	4610      	mov	r0, r2
 8002748:	f000 f9c0 	bl	8002acc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2201      	movs	r2, #1
 8002750:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2201      	movs	r2, #1
 8002760:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2201      	movs	r2, #1
 8002778:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3708      	adds	r7, #8
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80027ae:	bf00      	nop
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
	...

080027bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d001      	beq.n	80027d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e04e      	b.n	8002872 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2202      	movs	r2, #2
 80027d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	68da      	ldr	r2, [r3, #12]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f042 0201 	orr.w	r2, r2, #1
 80027ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a23      	ldr	r2, [pc, #140]	@ (8002880 <HAL_TIM_Base_Start_IT+0xc4>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d022      	beq.n	800283c <HAL_TIM_Base_Start_IT+0x80>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027fe:	d01d      	beq.n	800283c <HAL_TIM_Base_Start_IT+0x80>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a1f      	ldr	r2, [pc, #124]	@ (8002884 <HAL_TIM_Base_Start_IT+0xc8>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d018      	beq.n	800283c <HAL_TIM_Base_Start_IT+0x80>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a1e      	ldr	r2, [pc, #120]	@ (8002888 <HAL_TIM_Base_Start_IT+0xcc>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d013      	beq.n	800283c <HAL_TIM_Base_Start_IT+0x80>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a1c      	ldr	r2, [pc, #112]	@ (800288c <HAL_TIM_Base_Start_IT+0xd0>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d00e      	beq.n	800283c <HAL_TIM_Base_Start_IT+0x80>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a1b      	ldr	r2, [pc, #108]	@ (8002890 <HAL_TIM_Base_Start_IT+0xd4>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d009      	beq.n	800283c <HAL_TIM_Base_Start_IT+0x80>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a19      	ldr	r2, [pc, #100]	@ (8002894 <HAL_TIM_Base_Start_IT+0xd8>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d004      	beq.n	800283c <HAL_TIM_Base_Start_IT+0x80>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a18      	ldr	r2, [pc, #96]	@ (8002898 <HAL_TIM_Base_Start_IT+0xdc>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d111      	bne.n	8002860 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f003 0307 	and.w	r3, r3, #7
 8002846:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2b06      	cmp	r3, #6
 800284c:	d010      	beq.n	8002870 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f042 0201 	orr.w	r2, r2, #1
 800285c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800285e:	e007      	b.n	8002870 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f042 0201 	orr.w	r2, r2, #1
 800286e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3714      	adds	r7, #20
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	40010000 	.word	0x40010000
 8002884:	40000400 	.word	0x40000400
 8002888:	40000800 	.word	0x40000800
 800288c:	40000c00 	.word	0x40000c00
 8002890:	40010400 	.word	0x40010400
 8002894:	40014000 	.word	0x40014000
 8002898:	40001800 	.word	0x40001800

0800289c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	f003 0302 	and.w	r3, r3, #2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d020      	beq.n	8002900 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	f003 0302 	and.w	r3, r3, #2
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d01b      	beq.n	8002900 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f06f 0202 	mvn.w	r2, #2
 80028d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	f003 0303 	and.w	r3, r3, #3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 f8d2 	bl	8002a90 <HAL_TIM_IC_CaptureCallback>
 80028ec:	e005      	b.n	80028fa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f000 f8c4 	bl	8002a7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 f8d5 	bl	8002aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	f003 0304 	and.w	r3, r3, #4
 8002906:	2b00      	cmp	r3, #0
 8002908:	d020      	beq.n	800294c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f003 0304 	and.w	r3, r3, #4
 8002910:	2b00      	cmp	r3, #0
 8002912:	d01b      	beq.n	800294c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f06f 0204 	mvn.w	r2, #4
 800291c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2202      	movs	r2, #2
 8002922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	699b      	ldr	r3, [r3, #24]
 800292a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800292e:	2b00      	cmp	r3, #0
 8002930:	d003      	beq.n	800293a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f000 f8ac 	bl	8002a90 <HAL_TIM_IC_CaptureCallback>
 8002938:	e005      	b.n	8002946 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f000 f89e 	bl	8002a7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f000 f8af 	bl	8002aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	f003 0308 	and.w	r3, r3, #8
 8002952:	2b00      	cmp	r3, #0
 8002954:	d020      	beq.n	8002998 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	f003 0308 	and.w	r3, r3, #8
 800295c:	2b00      	cmp	r3, #0
 800295e:	d01b      	beq.n	8002998 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f06f 0208 	mvn.w	r2, #8
 8002968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2204      	movs	r2, #4
 800296e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	f003 0303 	and.w	r3, r3, #3
 800297a:	2b00      	cmp	r3, #0
 800297c:	d003      	beq.n	8002986 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 f886 	bl	8002a90 <HAL_TIM_IC_CaptureCallback>
 8002984:	e005      	b.n	8002992 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f000 f878 	bl	8002a7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 f889 	bl	8002aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	f003 0310 	and.w	r3, r3, #16
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d020      	beq.n	80029e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f003 0310 	and.w	r3, r3, #16
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d01b      	beq.n	80029e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f06f 0210 	mvn.w	r2, #16
 80029b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2208      	movs	r2, #8
 80029ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	69db      	ldr	r3, [r3, #28]
 80029c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d003      	beq.n	80029d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f000 f860 	bl	8002a90 <HAL_TIM_IC_CaptureCallback>
 80029d0:	e005      	b.n	80029de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 f852 	bl	8002a7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f000 f863 	bl	8002aa4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00c      	beq.n	8002a08 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f003 0301 	and.w	r3, r3, #1
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d007      	beq.n	8002a08 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f06f 0201 	mvn.w	r2, #1
 8002a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f7fe fc0e 	bl	8001224 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d00c      	beq.n	8002a2c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d007      	beq.n	8002a2c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 f900 	bl	8002c2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d00c      	beq.n	8002a50 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d007      	beq.n	8002a50 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 f834 	bl	8002ab8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	f003 0320 	and.w	r3, r3, #32
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d00c      	beq.n	8002a74 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f003 0320 	and.w	r3, r3, #32
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d007      	beq.n	8002a74 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f06f 0220 	mvn.w	r2, #32
 8002a6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 f8d2 	bl	8002c18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a74:	bf00      	nop
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr

08002acc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b085      	sub	sp, #20
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
 8002ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a43      	ldr	r2, [pc, #268]	@ (8002bec <TIM_Base_SetConfig+0x120>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d013      	beq.n	8002b0c <TIM_Base_SetConfig+0x40>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002aea:	d00f      	beq.n	8002b0c <TIM_Base_SetConfig+0x40>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	4a40      	ldr	r2, [pc, #256]	@ (8002bf0 <TIM_Base_SetConfig+0x124>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d00b      	beq.n	8002b0c <TIM_Base_SetConfig+0x40>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a3f      	ldr	r2, [pc, #252]	@ (8002bf4 <TIM_Base_SetConfig+0x128>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d007      	beq.n	8002b0c <TIM_Base_SetConfig+0x40>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	4a3e      	ldr	r2, [pc, #248]	@ (8002bf8 <TIM_Base_SetConfig+0x12c>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d003      	beq.n	8002b0c <TIM_Base_SetConfig+0x40>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	4a3d      	ldr	r2, [pc, #244]	@ (8002bfc <TIM_Base_SetConfig+0x130>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d108      	bne.n	8002b1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	68fa      	ldr	r2, [r7, #12]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a32      	ldr	r2, [pc, #200]	@ (8002bec <TIM_Base_SetConfig+0x120>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d02b      	beq.n	8002b7e <TIM_Base_SetConfig+0xb2>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b2c:	d027      	beq.n	8002b7e <TIM_Base_SetConfig+0xb2>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a2f      	ldr	r2, [pc, #188]	@ (8002bf0 <TIM_Base_SetConfig+0x124>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d023      	beq.n	8002b7e <TIM_Base_SetConfig+0xb2>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a2e      	ldr	r2, [pc, #184]	@ (8002bf4 <TIM_Base_SetConfig+0x128>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d01f      	beq.n	8002b7e <TIM_Base_SetConfig+0xb2>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a2d      	ldr	r2, [pc, #180]	@ (8002bf8 <TIM_Base_SetConfig+0x12c>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d01b      	beq.n	8002b7e <TIM_Base_SetConfig+0xb2>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a2c      	ldr	r2, [pc, #176]	@ (8002bfc <TIM_Base_SetConfig+0x130>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d017      	beq.n	8002b7e <TIM_Base_SetConfig+0xb2>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a2b      	ldr	r2, [pc, #172]	@ (8002c00 <TIM_Base_SetConfig+0x134>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d013      	beq.n	8002b7e <TIM_Base_SetConfig+0xb2>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	4a2a      	ldr	r2, [pc, #168]	@ (8002c04 <TIM_Base_SetConfig+0x138>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d00f      	beq.n	8002b7e <TIM_Base_SetConfig+0xb2>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4a29      	ldr	r2, [pc, #164]	@ (8002c08 <TIM_Base_SetConfig+0x13c>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d00b      	beq.n	8002b7e <TIM_Base_SetConfig+0xb2>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a28      	ldr	r2, [pc, #160]	@ (8002c0c <TIM_Base_SetConfig+0x140>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d007      	beq.n	8002b7e <TIM_Base_SetConfig+0xb2>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a27      	ldr	r2, [pc, #156]	@ (8002c10 <TIM_Base_SetConfig+0x144>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d003      	beq.n	8002b7e <TIM_Base_SetConfig+0xb2>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a26      	ldr	r2, [pc, #152]	@ (8002c14 <TIM_Base_SetConfig+0x148>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d108      	bne.n	8002b90 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	689a      	ldr	r2, [r3, #8]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a0e      	ldr	r2, [pc, #56]	@ (8002bec <TIM_Base_SetConfig+0x120>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d003      	beq.n	8002bbe <TIM_Base_SetConfig+0xf2>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a10      	ldr	r2, [pc, #64]	@ (8002bfc <TIM_Base_SetConfig+0x130>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d103      	bne.n	8002bc6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	691a      	ldr	r2, [r3, #16]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f043 0204 	orr.w	r2, r3, #4
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	601a      	str	r2, [r3, #0]
}
 8002bde:	bf00      	nop
 8002be0:	3714      	adds	r7, #20
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	40010000 	.word	0x40010000
 8002bf0:	40000400 	.word	0x40000400
 8002bf4:	40000800 	.word	0x40000800
 8002bf8:	40000c00 	.word	0x40000c00
 8002bfc:	40010400 	.word	0x40010400
 8002c00:	40014000 	.word	0x40014000
 8002c04:	40014400 	.word	0x40014400
 8002c08:	40014800 	.word	0x40014800
 8002c0c:	40001800 	.word	0x40001800
 8002c10:	40001c00 	.word	0x40001c00
 8002c14:	40002000 	.word	0x40002000

08002c18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e042      	b.n	8002cd8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d106      	bne.n	8002c6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f7fe fb20 	bl	80012ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2224      	movs	r2, #36	@ 0x24
 8002c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68da      	ldr	r2, [r3, #12]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f000 f82b 	bl	8002ce0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	691a      	ldr	r2, [r3, #16]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	695a      	ldr	r2, [r3, #20]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ca8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68da      	ldr	r2, [r3, #12]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002cb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2220      	movs	r2, #32
 8002cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2220      	movs	r2, #32
 8002ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002cd6:	2300      	movs	r3, #0
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3708      	adds	r7, #8
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ce4:	b0c0      	sub	sp, #256	@ 0x100
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	691b      	ldr	r3, [r3, #16]
 8002cf4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cfc:	68d9      	ldr	r1, [r3, #12]
 8002cfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	ea40 0301 	orr.w	r3, r0, r1
 8002d08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	431a      	orrs	r2, r3
 8002d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d24:	69db      	ldr	r3, [r3, #28]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002d38:	f021 010c 	bic.w	r1, r1, #12
 8002d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002d46:	430b      	orrs	r3, r1
 8002d48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d5a:	6999      	ldr	r1, [r3, #24]
 8002d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	ea40 0301 	orr.w	r3, r0, r1
 8002d66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	4b8f      	ldr	r3, [pc, #572]	@ (8002fac <UART_SetConfig+0x2cc>)
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d005      	beq.n	8002d80 <UART_SetConfig+0xa0>
 8002d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	4b8d      	ldr	r3, [pc, #564]	@ (8002fb0 <UART_SetConfig+0x2d0>)
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d104      	bne.n	8002d8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d80:	f7ff f834 	bl	8001dec <HAL_RCC_GetPCLK2Freq>
 8002d84:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002d88:	e003      	b.n	8002d92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d8a:	f7ff f81b 	bl	8001dc4 <HAL_RCC_GetPCLK1Freq>
 8002d8e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d96:	69db      	ldr	r3, [r3, #28]
 8002d98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d9c:	f040 810c 	bne.w	8002fb8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002da0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002da4:	2200      	movs	r2, #0
 8002da6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002daa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002dae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002db2:	4622      	mov	r2, r4
 8002db4:	462b      	mov	r3, r5
 8002db6:	1891      	adds	r1, r2, r2
 8002db8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002dba:	415b      	adcs	r3, r3
 8002dbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002dbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002dc2:	4621      	mov	r1, r4
 8002dc4:	eb12 0801 	adds.w	r8, r2, r1
 8002dc8:	4629      	mov	r1, r5
 8002dca:	eb43 0901 	adc.w	r9, r3, r1
 8002dce:	f04f 0200 	mov.w	r2, #0
 8002dd2:	f04f 0300 	mov.w	r3, #0
 8002dd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002dda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002de2:	4690      	mov	r8, r2
 8002de4:	4699      	mov	r9, r3
 8002de6:	4623      	mov	r3, r4
 8002de8:	eb18 0303 	adds.w	r3, r8, r3
 8002dec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002df0:	462b      	mov	r3, r5
 8002df2:	eb49 0303 	adc.w	r3, r9, r3
 8002df6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002e06:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002e0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002e0e:	460b      	mov	r3, r1
 8002e10:	18db      	adds	r3, r3, r3
 8002e12:	653b      	str	r3, [r7, #80]	@ 0x50
 8002e14:	4613      	mov	r3, r2
 8002e16:	eb42 0303 	adc.w	r3, r2, r3
 8002e1a:	657b      	str	r3, [r7, #84]	@ 0x54
 8002e1c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002e20:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002e24:	f7fd fee0 	bl	8000be8 <__aeabi_uldivmod>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	4b61      	ldr	r3, [pc, #388]	@ (8002fb4 <UART_SetConfig+0x2d4>)
 8002e2e:	fba3 2302 	umull	r2, r3, r3, r2
 8002e32:	095b      	lsrs	r3, r3, #5
 8002e34:	011c      	lsls	r4, r3, #4
 8002e36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e40:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002e44:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002e48:	4642      	mov	r2, r8
 8002e4a:	464b      	mov	r3, r9
 8002e4c:	1891      	adds	r1, r2, r2
 8002e4e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002e50:	415b      	adcs	r3, r3
 8002e52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e54:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002e58:	4641      	mov	r1, r8
 8002e5a:	eb12 0a01 	adds.w	sl, r2, r1
 8002e5e:	4649      	mov	r1, r9
 8002e60:	eb43 0b01 	adc.w	fp, r3, r1
 8002e64:	f04f 0200 	mov.w	r2, #0
 8002e68:	f04f 0300 	mov.w	r3, #0
 8002e6c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e70:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e78:	4692      	mov	sl, r2
 8002e7a:	469b      	mov	fp, r3
 8002e7c:	4643      	mov	r3, r8
 8002e7e:	eb1a 0303 	adds.w	r3, sl, r3
 8002e82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002e86:	464b      	mov	r3, r9
 8002e88:	eb4b 0303 	adc.w	r3, fp, r3
 8002e8c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002e9c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002ea0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002ea4:	460b      	mov	r3, r1
 8002ea6:	18db      	adds	r3, r3, r3
 8002ea8:	643b      	str	r3, [r7, #64]	@ 0x40
 8002eaa:	4613      	mov	r3, r2
 8002eac:	eb42 0303 	adc.w	r3, r2, r3
 8002eb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002eb2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002eb6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002eba:	f7fd fe95 	bl	8000be8 <__aeabi_uldivmod>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	4611      	mov	r1, r2
 8002ec4:	4b3b      	ldr	r3, [pc, #236]	@ (8002fb4 <UART_SetConfig+0x2d4>)
 8002ec6:	fba3 2301 	umull	r2, r3, r3, r1
 8002eca:	095b      	lsrs	r3, r3, #5
 8002ecc:	2264      	movs	r2, #100	@ 0x64
 8002ece:	fb02 f303 	mul.w	r3, r2, r3
 8002ed2:	1acb      	subs	r3, r1, r3
 8002ed4:	00db      	lsls	r3, r3, #3
 8002ed6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002eda:	4b36      	ldr	r3, [pc, #216]	@ (8002fb4 <UART_SetConfig+0x2d4>)
 8002edc:	fba3 2302 	umull	r2, r3, r3, r2
 8002ee0:	095b      	lsrs	r3, r3, #5
 8002ee2:	005b      	lsls	r3, r3, #1
 8002ee4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002ee8:	441c      	add	r4, r3
 8002eea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002ef4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002ef8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002efc:	4642      	mov	r2, r8
 8002efe:	464b      	mov	r3, r9
 8002f00:	1891      	adds	r1, r2, r2
 8002f02:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002f04:	415b      	adcs	r3, r3
 8002f06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002f0c:	4641      	mov	r1, r8
 8002f0e:	1851      	adds	r1, r2, r1
 8002f10:	6339      	str	r1, [r7, #48]	@ 0x30
 8002f12:	4649      	mov	r1, r9
 8002f14:	414b      	adcs	r3, r1
 8002f16:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f18:	f04f 0200 	mov.w	r2, #0
 8002f1c:	f04f 0300 	mov.w	r3, #0
 8002f20:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002f24:	4659      	mov	r1, fp
 8002f26:	00cb      	lsls	r3, r1, #3
 8002f28:	4651      	mov	r1, sl
 8002f2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f2e:	4651      	mov	r1, sl
 8002f30:	00ca      	lsls	r2, r1, #3
 8002f32:	4610      	mov	r0, r2
 8002f34:	4619      	mov	r1, r3
 8002f36:	4603      	mov	r3, r0
 8002f38:	4642      	mov	r2, r8
 8002f3a:	189b      	adds	r3, r3, r2
 8002f3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002f40:	464b      	mov	r3, r9
 8002f42:	460a      	mov	r2, r1
 8002f44:	eb42 0303 	adc.w	r3, r2, r3
 8002f48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002f58:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002f5c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002f60:	460b      	mov	r3, r1
 8002f62:	18db      	adds	r3, r3, r3
 8002f64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f66:	4613      	mov	r3, r2
 8002f68:	eb42 0303 	adc.w	r3, r2, r3
 8002f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f72:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002f76:	f7fd fe37 	bl	8000be8 <__aeabi_uldivmod>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002fb4 <UART_SetConfig+0x2d4>)
 8002f80:	fba3 1302 	umull	r1, r3, r3, r2
 8002f84:	095b      	lsrs	r3, r3, #5
 8002f86:	2164      	movs	r1, #100	@ 0x64
 8002f88:	fb01 f303 	mul.w	r3, r1, r3
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	3332      	adds	r3, #50	@ 0x32
 8002f92:	4a08      	ldr	r2, [pc, #32]	@ (8002fb4 <UART_SetConfig+0x2d4>)
 8002f94:	fba2 2303 	umull	r2, r3, r2, r3
 8002f98:	095b      	lsrs	r3, r3, #5
 8002f9a:	f003 0207 	and.w	r2, r3, #7
 8002f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4422      	add	r2, r4
 8002fa6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002fa8:	e106      	b.n	80031b8 <UART_SetConfig+0x4d8>
 8002faa:	bf00      	nop
 8002fac:	40011000 	.word	0x40011000
 8002fb0:	40011400 	.word	0x40011400
 8002fb4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002fb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002fc2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002fc6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002fca:	4642      	mov	r2, r8
 8002fcc:	464b      	mov	r3, r9
 8002fce:	1891      	adds	r1, r2, r2
 8002fd0:	6239      	str	r1, [r7, #32]
 8002fd2:	415b      	adcs	r3, r3
 8002fd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002fda:	4641      	mov	r1, r8
 8002fdc:	1854      	adds	r4, r2, r1
 8002fde:	4649      	mov	r1, r9
 8002fe0:	eb43 0501 	adc.w	r5, r3, r1
 8002fe4:	f04f 0200 	mov.w	r2, #0
 8002fe8:	f04f 0300 	mov.w	r3, #0
 8002fec:	00eb      	lsls	r3, r5, #3
 8002fee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ff2:	00e2      	lsls	r2, r4, #3
 8002ff4:	4614      	mov	r4, r2
 8002ff6:	461d      	mov	r5, r3
 8002ff8:	4643      	mov	r3, r8
 8002ffa:	18e3      	adds	r3, r4, r3
 8002ffc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003000:	464b      	mov	r3, r9
 8003002:	eb45 0303 	adc.w	r3, r5, r3
 8003006:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800300a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003016:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800301a:	f04f 0200 	mov.w	r2, #0
 800301e:	f04f 0300 	mov.w	r3, #0
 8003022:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003026:	4629      	mov	r1, r5
 8003028:	008b      	lsls	r3, r1, #2
 800302a:	4621      	mov	r1, r4
 800302c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003030:	4621      	mov	r1, r4
 8003032:	008a      	lsls	r2, r1, #2
 8003034:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003038:	f7fd fdd6 	bl	8000be8 <__aeabi_uldivmod>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	4b60      	ldr	r3, [pc, #384]	@ (80031c4 <UART_SetConfig+0x4e4>)
 8003042:	fba3 2302 	umull	r2, r3, r3, r2
 8003046:	095b      	lsrs	r3, r3, #5
 8003048:	011c      	lsls	r4, r3, #4
 800304a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800304e:	2200      	movs	r2, #0
 8003050:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003054:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003058:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800305c:	4642      	mov	r2, r8
 800305e:	464b      	mov	r3, r9
 8003060:	1891      	adds	r1, r2, r2
 8003062:	61b9      	str	r1, [r7, #24]
 8003064:	415b      	adcs	r3, r3
 8003066:	61fb      	str	r3, [r7, #28]
 8003068:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800306c:	4641      	mov	r1, r8
 800306e:	1851      	adds	r1, r2, r1
 8003070:	6139      	str	r1, [r7, #16]
 8003072:	4649      	mov	r1, r9
 8003074:	414b      	adcs	r3, r1
 8003076:	617b      	str	r3, [r7, #20]
 8003078:	f04f 0200 	mov.w	r2, #0
 800307c:	f04f 0300 	mov.w	r3, #0
 8003080:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003084:	4659      	mov	r1, fp
 8003086:	00cb      	lsls	r3, r1, #3
 8003088:	4651      	mov	r1, sl
 800308a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800308e:	4651      	mov	r1, sl
 8003090:	00ca      	lsls	r2, r1, #3
 8003092:	4610      	mov	r0, r2
 8003094:	4619      	mov	r1, r3
 8003096:	4603      	mov	r3, r0
 8003098:	4642      	mov	r2, r8
 800309a:	189b      	adds	r3, r3, r2
 800309c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80030a0:	464b      	mov	r3, r9
 80030a2:	460a      	mov	r2, r1
 80030a4:	eb42 0303 	adc.w	r3, r2, r3
 80030a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80030ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80030b8:	f04f 0200 	mov.w	r2, #0
 80030bc:	f04f 0300 	mov.w	r3, #0
 80030c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80030c4:	4649      	mov	r1, r9
 80030c6:	008b      	lsls	r3, r1, #2
 80030c8:	4641      	mov	r1, r8
 80030ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030ce:	4641      	mov	r1, r8
 80030d0:	008a      	lsls	r2, r1, #2
 80030d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80030d6:	f7fd fd87 	bl	8000be8 <__aeabi_uldivmod>
 80030da:	4602      	mov	r2, r0
 80030dc:	460b      	mov	r3, r1
 80030de:	4611      	mov	r1, r2
 80030e0:	4b38      	ldr	r3, [pc, #224]	@ (80031c4 <UART_SetConfig+0x4e4>)
 80030e2:	fba3 2301 	umull	r2, r3, r3, r1
 80030e6:	095b      	lsrs	r3, r3, #5
 80030e8:	2264      	movs	r2, #100	@ 0x64
 80030ea:	fb02 f303 	mul.w	r3, r2, r3
 80030ee:	1acb      	subs	r3, r1, r3
 80030f0:	011b      	lsls	r3, r3, #4
 80030f2:	3332      	adds	r3, #50	@ 0x32
 80030f4:	4a33      	ldr	r2, [pc, #204]	@ (80031c4 <UART_SetConfig+0x4e4>)
 80030f6:	fba2 2303 	umull	r2, r3, r2, r3
 80030fa:	095b      	lsrs	r3, r3, #5
 80030fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003100:	441c      	add	r4, r3
 8003102:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003106:	2200      	movs	r2, #0
 8003108:	673b      	str	r3, [r7, #112]	@ 0x70
 800310a:	677a      	str	r2, [r7, #116]	@ 0x74
 800310c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003110:	4642      	mov	r2, r8
 8003112:	464b      	mov	r3, r9
 8003114:	1891      	adds	r1, r2, r2
 8003116:	60b9      	str	r1, [r7, #8]
 8003118:	415b      	adcs	r3, r3
 800311a:	60fb      	str	r3, [r7, #12]
 800311c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003120:	4641      	mov	r1, r8
 8003122:	1851      	adds	r1, r2, r1
 8003124:	6039      	str	r1, [r7, #0]
 8003126:	4649      	mov	r1, r9
 8003128:	414b      	adcs	r3, r1
 800312a:	607b      	str	r3, [r7, #4]
 800312c:	f04f 0200 	mov.w	r2, #0
 8003130:	f04f 0300 	mov.w	r3, #0
 8003134:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003138:	4659      	mov	r1, fp
 800313a:	00cb      	lsls	r3, r1, #3
 800313c:	4651      	mov	r1, sl
 800313e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003142:	4651      	mov	r1, sl
 8003144:	00ca      	lsls	r2, r1, #3
 8003146:	4610      	mov	r0, r2
 8003148:	4619      	mov	r1, r3
 800314a:	4603      	mov	r3, r0
 800314c:	4642      	mov	r2, r8
 800314e:	189b      	adds	r3, r3, r2
 8003150:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003152:	464b      	mov	r3, r9
 8003154:	460a      	mov	r2, r1
 8003156:	eb42 0303 	adc.w	r3, r2, r3
 800315a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800315c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	663b      	str	r3, [r7, #96]	@ 0x60
 8003166:	667a      	str	r2, [r7, #100]	@ 0x64
 8003168:	f04f 0200 	mov.w	r2, #0
 800316c:	f04f 0300 	mov.w	r3, #0
 8003170:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003174:	4649      	mov	r1, r9
 8003176:	008b      	lsls	r3, r1, #2
 8003178:	4641      	mov	r1, r8
 800317a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800317e:	4641      	mov	r1, r8
 8003180:	008a      	lsls	r2, r1, #2
 8003182:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003186:	f7fd fd2f 	bl	8000be8 <__aeabi_uldivmod>
 800318a:	4602      	mov	r2, r0
 800318c:	460b      	mov	r3, r1
 800318e:	4b0d      	ldr	r3, [pc, #52]	@ (80031c4 <UART_SetConfig+0x4e4>)
 8003190:	fba3 1302 	umull	r1, r3, r3, r2
 8003194:	095b      	lsrs	r3, r3, #5
 8003196:	2164      	movs	r1, #100	@ 0x64
 8003198:	fb01 f303 	mul.w	r3, r1, r3
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	3332      	adds	r3, #50	@ 0x32
 80031a2:	4a08      	ldr	r2, [pc, #32]	@ (80031c4 <UART_SetConfig+0x4e4>)
 80031a4:	fba2 2303 	umull	r2, r3, r2, r3
 80031a8:	095b      	lsrs	r3, r3, #5
 80031aa:	f003 020f 	and.w	r2, r3, #15
 80031ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4422      	add	r2, r4
 80031b6:	609a      	str	r2, [r3, #8]
}
 80031b8:	bf00      	nop
 80031ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80031be:	46bd      	mov	sp, r7
 80031c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031c4:	51eb851f 	.word	0x51eb851f

080031c8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80031cc:	4b05      	ldr	r3, [pc, #20]	@ (80031e4 <SysTick_Handler+0x1c>)
 80031ce:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80031d0:	f001 fc1c 	bl	8004a0c <xTaskGetSchedulerState>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d001      	beq.n	80031de <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80031da:	f002 fa15 	bl	8005608 <xPortSysTickHandler>
  }
}
 80031de:	bf00      	nop
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	e000e010 	.word	0xe000e010

080031e8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80031e8:	b480      	push	{r7}
 80031ea:	b085      	sub	sp, #20
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	4a07      	ldr	r2, [pc, #28]	@ (8003214 <vApplicationGetIdleTaskMemory+0x2c>)
 80031f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	4a06      	ldr	r2, [pc, #24]	@ (8003218 <vApplicationGetIdleTaskMemory+0x30>)
 80031fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2280      	movs	r2, #128	@ 0x80
 8003204:	601a      	str	r2, [r3, #0]
}
 8003206:	bf00      	nop
 8003208:	3714      	adds	r7, #20
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	200002a0 	.word	0x200002a0
 8003218:	200002fc 	.word	0x200002fc

0800321c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800321c:	b480      	push	{r7}
 800321e:	b085      	sub	sp, #20
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	4a07      	ldr	r2, [pc, #28]	@ (8003248 <vApplicationGetTimerTaskMemory+0x2c>)
 800322c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	4a06      	ldr	r2, [pc, #24]	@ (800324c <vApplicationGetTimerTaskMemory+0x30>)
 8003232:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800323a:	601a      	str	r2, [r3, #0]
}
 800323c:	bf00      	nop
 800323e:	3714      	adds	r7, #20
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr
 8003248:	200004fc 	.word	0x200004fc
 800324c:	20000558 	.word	0x20000558

08003250 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f103 0208 	add.w	r2, r3, #8
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f04f 32ff 	mov.w	r2, #4294967295
 8003268:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f103 0208 	add.w	r2, r3, #8
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f103 0208 	add.w	r2, r3, #8
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr

080032aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80032aa:	b480      	push	{r7}
 80032ac:	b085      	sub	sp, #20
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
 80032b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	689a      	ldr	r2, [r3, #8]
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	683a      	ldr	r2, [r7, #0]
 80032d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	1c5a      	adds	r2, r3, #1
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	601a      	str	r2, [r3, #0]
}
 80032e6:	bf00      	nop
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr

080032f2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80032f2:	b480      	push	{r7}
 80032f4:	b085      	sub	sp, #20
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
 80032fa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003308:	d103      	bne.n	8003312 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	60fb      	str	r3, [r7, #12]
 8003310:	e00c      	b.n	800332c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	3308      	adds	r3, #8
 8003316:	60fb      	str	r3, [r7, #12]
 8003318:	e002      	b.n	8003320 <vListInsert+0x2e>
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	60fb      	str	r3, [r7, #12]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68ba      	ldr	r2, [r7, #8]
 8003328:	429a      	cmp	r2, r3
 800332a:	d2f6      	bcs.n	800331a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	68fa      	ldr	r2, [r7, #12]
 8003340:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	683a      	ldr	r2, [r7, #0]
 8003346:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	1c5a      	adds	r2, r3, #1
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	601a      	str	r2, [r3, #0]
}
 8003358:	bf00      	nop
 800335a:	3714      	adds	r7, #20
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	6892      	ldr	r2, [r2, #8]
 800337a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	6852      	ldr	r2, [r2, #4]
 8003384:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	429a      	cmp	r2, r3
 800338e:	d103      	bne.n	8003398 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689a      	ldr	r2, [r3, #8]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	1e5a      	subs	r2, r3, #1
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3714      	adds	r7, #20
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d10b      	bne.n	80033e4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80033cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033d0:	f383 8811 	msr	BASEPRI, r3
 80033d4:	f3bf 8f6f 	isb	sy
 80033d8:	f3bf 8f4f 	dsb	sy
 80033dc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80033de:	bf00      	nop
 80033e0:	bf00      	nop
 80033e2:	e7fd      	b.n	80033e0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80033e4:	f002 f880 	bl	80054e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f0:	68f9      	ldr	r1, [r7, #12]
 80033f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80033f4:	fb01 f303 	mul.w	r3, r1, r3
 80033f8:	441a      	add	r2, r3
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003414:	3b01      	subs	r3, #1
 8003416:	68f9      	ldr	r1, [r7, #12]
 8003418:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800341a:	fb01 f303 	mul.w	r3, r1, r3
 800341e:	441a      	add	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	22ff      	movs	r2, #255	@ 0xff
 8003428:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	22ff      	movs	r2, #255	@ 0xff
 8003430:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d114      	bne.n	8003464 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d01a      	beq.n	8003478 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	3310      	adds	r3, #16
 8003446:	4618      	mov	r0, r3
 8003448:	f001 f920 	bl	800468c <xTaskRemoveFromEventList>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d012      	beq.n	8003478 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003452:	4b0d      	ldr	r3, [pc, #52]	@ (8003488 <xQueueGenericReset+0xd0>)
 8003454:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003458:	601a      	str	r2, [r3, #0]
 800345a:	f3bf 8f4f 	dsb	sy
 800345e:	f3bf 8f6f 	isb	sy
 8003462:	e009      	b.n	8003478 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	3310      	adds	r3, #16
 8003468:	4618      	mov	r0, r3
 800346a:	f7ff fef1 	bl	8003250 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	3324      	adds	r3, #36	@ 0x24
 8003472:	4618      	mov	r0, r3
 8003474:	f7ff feec 	bl	8003250 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003478:	f002 f868 	bl	800554c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800347c:	2301      	movs	r3, #1
}
 800347e:	4618      	mov	r0, r3
 8003480:	3710      	adds	r7, #16
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	e000ed04 	.word	0xe000ed04

0800348c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800348c:	b580      	push	{r7, lr}
 800348e:	b08e      	sub	sp, #56	@ 0x38
 8003490:	af02      	add	r7, sp, #8
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
 8003498:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d10b      	bne.n	80034b8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80034a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034a4:	f383 8811 	msr	BASEPRI, r3
 80034a8:	f3bf 8f6f 	isb	sy
 80034ac:	f3bf 8f4f 	dsb	sy
 80034b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80034b2:	bf00      	nop
 80034b4:	bf00      	nop
 80034b6:	e7fd      	b.n	80034b4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d10b      	bne.n	80034d6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80034be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034c2:	f383 8811 	msr	BASEPRI, r3
 80034c6:	f3bf 8f6f 	isb	sy
 80034ca:	f3bf 8f4f 	dsb	sy
 80034ce:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80034d0:	bf00      	nop
 80034d2:	bf00      	nop
 80034d4:	e7fd      	b.n	80034d2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d002      	beq.n	80034e2 <xQueueGenericCreateStatic+0x56>
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d001      	beq.n	80034e6 <xQueueGenericCreateStatic+0x5a>
 80034e2:	2301      	movs	r3, #1
 80034e4:	e000      	b.n	80034e8 <xQueueGenericCreateStatic+0x5c>
 80034e6:	2300      	movs	r3, #0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d10b      	bne.n	8003504 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80034ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034f0:	f383 8811 	msr	BASEPRI, r3
 80034f4:	f3bf 8f6f 	isb	sy
 80034f8:	f3bf 8f4f 	dsb	sy
 80034fc:	623b      	str	r3, [r7, #32]
}
 80034fe:	bf00      	nop
 8003500:	bf00      	nop
 8003502:	e7fd      	b.n	8003500 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d102      	bne.n	8003510 <xQueueGenericCreateStatic+0x84>
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d101      	bne.n	8003514 <xQueueGenericCreateStatic+0x88>
 8003510:	2301      	movs	r3, #1
 8003512:	e000      	b.n	8003516 <xQueueGenericCreateStatic+0x8a>
 8003514:	2300      	movs	r3, #0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d10b      	bne.n	8003532 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800351a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800351e:	f383 8811 	msr	BASEPRI, r3
 8003522:	f3bf 8f6f 	isb	sy
 8003526:	f3bf 8f4f 	dsb	sy
 800352a:	61fb      	str	r3, [r7, #28]
}
 800352c:	bf00      	nop
 800352e:	bf00      	nop
 8003530:	e7fd      	b.n	800352e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003532:	2350      	movs	r3, #80	@ 0x50
 8003534:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	2b50      	cmp	r3, #80	@ 0x50
 800353a:	d00b      	beq.n	8003554 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800353c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003540:	f383 8811 	msr	BASEPRI, r3
 8003544:	f3bf 8f6f 	isb	sy
 8003548:	f3bf 8f4f 	dsb	sy
 800354c:	61bb      	str	r3, [r7, #24]
}
 800354e:	bf00      	nop
 8003550:	bf00      	nop
 8003552:	e7fd      	b.n	8003550 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003554:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800355a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00d      	beq.n	800357c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003568:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800356c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800356e:	9300      	str	r3, [sp, #0]
 8003570:	4613      	mov	r3, r2
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	68b9      	ldr	r1, [r7, #8]
 8003576:	68f8      	ldr	r0, [r7, #12]
 8003578:	f000 f840 	bl	80035fc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800357c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800357e:	4618      	mov	r0, r3
 8003580:	3730      	adds	r7, #48	@ 0x30
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}

08003586 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003586:	b580      	push	{r7, lr}
 8003588:	b08a      	sub	sp, #40	@ 0x28
 800358a:	af02      	add	r7, sp, #8
 800358c:	60f8      	str	r0, [r7, #12]
 800358e:	60b9      	str	r1, [r7, #8]
 8003590:	4613      	mov	r3, r2
 8003592:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10b      	bne.n	80035b2 <xQueueGenericCreate+0x2c>
	__asm volatile
 800359a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800359e:	f383 8811 	msr	BASEPRI, r3
 80035a2:	f3bf 8f6f 	isb	sy
 80035a6:	f3bf 8f4f 	dsb	sy
 80035aa:	613b      	str	r3, [r7, #16]
}
 80035ac:	bf00      	nop
 80035ae:	bf00      	nop
 80035b0:	e7fd      	b.n	80035ae <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	fb02 f303 	mul.w	r3, r2, r3
 80035ba:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	3350      	adds	r3, #80	@ 0x50
 80035c0:	4618      	mov	r0, r3
 80035c2:	f002 f8b3 	bl	800572c <pvPortMalloc>
 80035c6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d011      	beq.n	80035f2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	3350      	adds	r3, #80	@ 0x50
 80035d6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80035d8:	69bb      	ldr	r3, [r7, #24]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80035e0:	79fa      	ldrb	r2, [r7, #7]
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	4613      	mov	r3, r2
 80035e8:	697a      	ldr	r2, [r7, #20]
 80035ea:	68b9      	ldr	r1, [r7, #8]
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f000 f805 	bl	80035fc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80035f2:	69bb      	ldr	r3, [r7, #24]
	}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3720      	adds	r7, #32
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
 8003608:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d103      	bne.n	8003618 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	69ba      	ldr	r2, [r7, #24]
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	e002      	b.n	800361e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	68fa      	ldr	r2, [r7, #12]
 8003622:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	68ba      	ldr	r2, [r7, #8]
 8003628:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800362a:	2101      	movs	r1, #1
 800362c:	69b8      	ldr	r0, [r7, #24]
 800362e:	f7ff fec3 	bl	80033b8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003632:	69bb      	ldr	r3, [r7, #24]
 8003634:	78fa      	ldrb	r2, [r7, #3]
 8003636:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800363a:	bf00      	nop
 800363c:	3710      	adds	r7, #16
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
	...

08003644 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b08e      	sub	sp, #56	@ 0x38
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	607a      	str	r2, [r7, #4]
 8003650:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003652:	2300      	movs	r3, #0
 8003654:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800365a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800365c:	2b00      	cmp	r3, #0
 800365e:	d10b      	bne.n	8003678 <xQueueGenericSend+0x34>
	__asm volatile
 8003660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003664:	f383 8811 	msr	BASEPRI, r3
 8003668:	f3bf 8f6f 	isb	sy
 800366c:	f3bf 8f4f 	dsb	sy
 8003670:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003672:	bf00      	nop
 8003674:	bf00      	nop
 8003676:	e7fd      	b.n	8003674 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d103      	bne.n	8003686 <xQueueGenericSend+0x42>
 800367e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003682:	2b00      	cmp	r3, #0
 8003684:	d101      	bne.n	800368a <xQueueGenericSend+0x46>
 8003686:	2301      	movs	r3, #1
 8003688:	e000      	b.n	800368c <xQueueGenericSend+0x48>
 800368a:	2300      	movs	r3, #0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d10b      	bne.n	80036a8 <xQueueGenericSend+0x64>
	__asm volatile
 8003690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003694:	f383 8811 	msr	BASEPRI, r3
 8003698:	f3bf 8f6f 	isb	sy
 800369c:	f3bf 8f4f 	dsb	sy
 80036a0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80036a2:	bf00      	nop
 80036a4:	bf00      	nop
 80036a6:	e7fd      	b.n	80036a4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d103      	bne.n	80036b6 <xQueueGenericSend+0x72>
 80036ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d101      	bne.n	80036ba <xQueueGenericSend+0x76>
 80036b6:	2301      	movs	r3, #1
 80036b8:	e000      	b.n	80036bc <xQueueGenericSend+0x78>
 80036ba:	2300      	movs	r3, #0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d10b      	bne.n	80036d8 <xQueueGenericSend+0x94>
	__asm volatile
 80036c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036c4:	f383 8811 	msr	BASEPRI, r3
 80036c8:	f3bf 8f6f 	isb	sy
 80036cc:	f3bf 8f4f 	dsb	sy
 80036d0:	623b      	str	r3, [r7, #32]
}
 80036d2:	bf00      	nop
 80036d4:	bf00      	nop
 80036d6:	e7fd      	b.n	80036d4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80036d8:	f001 f998 	bl	8004a0c <xTaskGetSchedulerState>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d102      	bne.n	80036e8 <xQueueGenericSend+0xa4>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d101      	bne.n	80036ec <xQueueGenericSend+0xa8>
 80036e8:	2301      	movs	r3, #1
 80036ea:	e000      	b.n	80036ee <xQueueGenericSend+0xaa>
 80036ec:	2300      	movs	r3, #0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d10b      	bne.n	800370a <xQueueGenericSend+0xc6>
	__asm volatile
 80036f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036f6:	f383 8811 	msr	BASEPRI, r3
 80036fa:	f3bf 8f6f 	isb	sy
 80036fe:	f3bf 8f4f 	dsb	sy
 8003702:	61fb      	str	r3, [r7, #28]
}
 8003704:	bf00      	nop
 8003706:	bf00      	nop
 8003708:	e7fd      	b.n	8003706 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800370a:	f001 feed 	bl	80054e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800370e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003710:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003716:	429a      	cmp	r2, r3
 8003718:	d302      	bcc.n	8003720 <xQueueGenericSend+0xdc>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	2b02      	cmp	r3, #2
 800371e:	d129      	bne.n	8003774 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003720:	683a      	ldr	r2, [r7, #0]
 8003722:	68b9      	ldr	r1, [r7, #8]
 8003724:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003726:	f000 fa0f 	bl	8003b48 <prvCopyDataToQueue>
 800372a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800372c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800372e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003730:	2b00      	cmp	r3, #0
 8003732:	d010      	beq.n	8003756 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003736:	3324      	adds	r3, #36	@ 0x24
 8003738:	4618      	mov	r0, r3
 800373a:	f000 ffa7 	bl	800468c <xTaskRemoveFromEventList>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d013      	beq.n	800376c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003744:	4b3f      	ldr	r3, [pc, #252]	@ (8003844 <xQueueGenericSend+0x200>)
 8003746:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800374a:	601a      	str	r2, [r3, #0]
 800374c:	f3bf 8f4f 	dsb	sy
 8003750:	f3bf 8f6f 	isb	sy
 8003754:	e00a      	b.n	800376c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003758:	2b00      	cmp	r3, #0
 800375a:	d007      	beq.n	800376c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800375c:	4b39      	ldr	r3, [pc, #228]	@ (8003844 <xQueueGenericSend+0x200>)
 800375e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003762:	601a      	str	r2, [r3, #0]
 8003764:	f3bf 8f4f 	dsb	sy
 8003768:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800376c:	f001 feee 	bl	800554c <vPortExitCritical>
				return pdPASS;
 8003770:	2301      	movs	r3, #1
 8003772:	e063      	b.n	800383c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d103      	bne.n	8003782 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800377a:	f001 fee7 	bl	800554c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800377e:	2300      	movs	r3, #0
 8003780:	e05c      	b.n	800383c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003784:	2b00      	cmp	r3, #0
 8003786:	d106      	bne.n	8003796 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003788:	f107 0314 	add.w	r3, r7, #20
 800378c:	4618      	mov	r0, r3
 800378e:	f000 ffe1 	bl	8004754 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003792:	2301      	movs	r3, #1
 8003794:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003796:	f001 fed9 	bl	800554c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800379a:	f000 fd51 	bl	8004240 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800379e:	f001 fea3 	bl	80054e8 <vPortEnterCritical>
 80037a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80037a8:	b25b      	sxtb	r3, r3
 80037aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ae:	d103      	bne.n	80037b8 <xQueueGenericSend+0x174>
 80037b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80037be:	b25b      	sxtb	r3, r3
 80037c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c4:	d103      	bne.n	80037ce <xQueueGenericSend+0x18a>
 80037c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80037ce:	f001 febd 	bl	800554c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80037d2:	1d3a      	adds	r2, r7, #4
 80037d4:	f107 0314 	add.w	r3, r7, #20
 80037d8:	4611      	mov	r1, r2
 80037da:	4618      	mov	r0, r3
 80037dc:	f000 ffd0 	bl	8004780 <xTaskCheckForTimeOut>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d124      	bne.n	8003830 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80037e6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80037e8:	f000 faa6 	bl	8003d38 <prvIsQueueFull>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d018      	beq.n	8003824 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80037f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f4:	3310      	adds	r3, #16
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	4611      	mov	r1, r2
 80037fa:	4618      	mov	r0, r3
 80037fc:	f000 fef4 	bl	80045e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003800:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003802:	f000 fa31 	bl	8003c68 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003806:	f000 fd29 	bl	800425c <xTaskResumeAll>
 800380a:	4603      	mov	r3, r0
 800380c:	2b00      	cmp	r3, #0
 800380e:	f47f af7c 	bne.w	800370a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003812:	4b0c      	ldr	r3, [pc, #48]	@ (8003844 <xQueueGenericSend+0x200>)
 8003814:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003818:	601a      	str	r2, [r3, #0]
 800381a:	f3bf 8f4f 	dsb	sy
 800381e:	f3bf 8f6f 	isb	sy
 8003822:	e772      	b.n	800370a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003824:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003826:	f000 fa1f 	bl	8003c68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800382a:	f000 fd17 	bl	800425c <xTaskResumeAll>
 800382e:	e76c      	b.n	800370a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003830:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003832:	f000 fa19 	bl	8003c68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003836:	f000 fd11 	bl	800425c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800383a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800383c:	4618      	mov	r0, r3
 800383e:	3738      	adds	r7, #56	@ 0x38
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	e000ed04 	.word	0xe000ed04

08003848 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b090      	sub	sp, #64	@ 0x40
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
 8003854:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800385a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10b      	bne.n	8003878 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003864:	f383 8811 	msr	BASEPRI, r3
 8003868:	f3bf 8f6f 	isb	sy
 800386c:	f3bf 8f4f 	dsb	sy
 8003870:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003872:	bf00      	nop
 8003874:	bf00      	nop
 8003876:	e7fd      	b.n	8003874 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d103      	bne.n	8003886 <xQueueGenericSendFromISR+0x3e>
 800387e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003882:	2b00      	cmp	r3, #0
 8003884:	d101      	bne.n	800388a <xQueueGenericSendFromISR+0x42>
 8003886:	2301      	movs	r3, #1
 8003888:	e000      	b.n	800388c <xQueueGenericSendFromISR+0x44>
 800388a:	2300      	movs	r3, #0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d10b      	bne.n	80038a8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003894:	f383 8811 	msr	BASEPRI, r3
 8003898:	f3bf 8f6f 	isb	sy
 800389c:	f3bf 8f4f 	dsb	sy
 80038a0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80038a2:	bf00      	nop
 80038a4:	bf00      	nop
 80038a6:	e7fd      	b.n	80038a4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d103      	bne.n	80038b6 <xQueueGenericSendFromISR+0x6e>
 80038ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d101      	bne.n	80038ba <xQueueGenericSendFromISR+0x72>
 80038b6:	2301      	movs	r3, #1
 80038b8:	e000      	b.n	80038bc <xQueueGenericSendFromISR+0x74>
 80038ba:	2300      	movs	r3, #0
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d10b      	bne.n	80038d8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80038c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038c4:	f383 8811 	msr	BASEPRI, r3
 80038c8:	f3bf 8f6f 	isb	sy
 80038cc:	f3bf 8f4f 	dsb	sy
 80038d0:	623b      	str	r3, [r7, #32]
}
 80038d2:	bf00      	nop
 80038d4:	bf00      	nop
 80038d6:	e7fd      	b.n	80038d4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80038d8:	f001 fee6 	bl	80056a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80038dc:	f3ef 8211 	mrs	r2, BASEPRI
 80038e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038e4:	f383 8811 	msr	BASEPRI, r3
 80038e8:	f3bf 8f6f 	isb	sy
 80038ec:	f3bf 8f4f 	dsb	sy
 80038f0:	61fa      	str	r2, [r7, #28]
 80038f2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80038f4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80038f6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80038f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003900:	429a      	cmp	r2, r3
 8003902:	d302      	bcc.n	800390a <xQueueGenericSendFromISR+0xc2>
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	2b02      	cmp	r3, #2
 8003908:	d12f      	bne.n	800396a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800390a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800390c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003910:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003918:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800391a:	683a      	ldr	r2, [r7, #0]
 800391c:	68b9      	ldr	r1, [r7, #8]
 800391e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003920:	f000 f912 	bl	8003b48 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003924:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392c:	d112      	bne.n	8003954 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800392e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003932:	2b00      	cmp	r3, #0
 8003934:	d016      	beq.n	8003964 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003938:	3324      	adds	r3, #36	@ 0x24
 800393a:	4618      	mov	r0, r3
 800393c:	f000 fea6 	bl	800468c <xTaskRemoveFromEventList>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00e      	beq.n	8003964 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00b      	beq.n	8003964 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2201      	movs	r2, #1
 8003950:	601a      	str	r2, [r3, #0]
 8003952:	e007      	b.n	8003964 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003954:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003958:	3301      	adds	r3, #1
 800395a:	b2db      	uxtb	r3, r3
 800395c:	b25a      	sxtb	r2, r3
 800395e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003960:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003964:	2301      	movs	r3, #1
 8003966:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003968:	e001      	b.n	800396e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800396a:	2300      	movs	r3, #0
 800396c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800396e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003970:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003978:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800397a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800397c:	4618      	mov	r0, r3
 800397e:	3740      	adds	r7, #64	@ 0x40
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}

08003984 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b08c      	sub	sp, #48	@ 0x30
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003990:	2300      	movs	r3, #0
 8003992:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800399a:	2b00      	cmp	r3, #0
 800399c:	d10b      	bne.n	80039b6 <xQueueReceive+0x32>
	__asm volatile
 800399e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039a2:	f383 8811 	msr	BASEPRI, r3
 80039a6:	f3bf 8f6f 	isb	sy
 80039aa:	f3bf 8f4f 	dsb	sy
 80039ae:	623b      	str	r3, [r7, #32]
}
 80039b0:	bf00      	nop
 80039b2:	bf00      	nop
 80039b4:	e7fd      	b.n	80039b2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d103      	bne.n	80039c4 <xQueueReceive+0x40>
 80039bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d101      	bne.n	80039c8 <xQueueReceive+0x44>
 80039c4:	2301      	movs	r3, #1
 80039c6:	e000      	b.n	80039ca <xQueueReceive+0x46>
 80039c8:	2300      	movs	r3, #0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10b      	bne.n	80039e6 <xQueueReceive+0x62>
	__asm volatile
 80039ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039d2:	f383 8811 	msr	BASEPRI, r3
 80039d6:	f3bf 8f6f 	isb	sy
 80039da:	f3bf 8f4f 	dsb	sy
 80039de:	61fb      	str	r3, [r7, #28]
}
 80039e0:	bf00      	nop
 80039e2:	bf00      	nop
 80039e4:	e7fd      	b.n	80039e2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80039e6:	f001 f811 	bl	8004a0c <xTaskGetSchedulerState>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d102      	bne.n	80039f6 <xQueueReceive+0x72>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d101      	bne.n	80039fa <xQueueReceive+0x76>
 80039f6:	2301      	movs	r3, #1
 80039f8:	e000      	b.n	80039fc <xQueueReceive+0x78>
 80039fa:	2300      	movs	r3, #0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d10b      	bne.n	8003a18 <xQueueReceive+0x94>
	__asm volatile
 8003a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a04:	f383 8811 	msr	BASEPRI, r3
 8003a08:	f3bf 8f6f 	isb	sy
 8003a0c:	f3bf 8f4f 	dsb	sy
 8003a10:	61bb      	str	r3, [r7, #24]
}
 8003a12:	bf00      	nop
 8003a14:	bf00      	nop
 8003a16:	e7fd      	b.n	8003a14 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003a18:	f001 fd66 	bl	80054e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a20:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d01f      	beq.n	8003a68 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003a28:	68b9      	ldr	r1, [r7, #8]
 8003a2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a2c:	f000 f8f6 	bl	8003c1c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a32:	1e5a      	subs	r2, r3, #1
 8003a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a36:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a3a:	691b      	ldr	r3, [r3, #16]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d00f      	beq.n	8003a60 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a42:	3310      	adds	r3, #16
 8003a44:	4618      	mov	r0, r3
 8003a46:	f000 fe21 	bl	800468c <xTaskRemoveFromEventList>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d007      	beq.n	8003a60 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003a50:	4b3c      	ldr	r3, [pc, #240]	@ (8003b44 <xQueueReceive+0x1c0>)
 8003a52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a56:	601a      	str	r2, [r3, #0]
 8003a58:	f3bf 8f4f 	dsb	sy
 8003a5c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003a60:	f001 fd74 	bl	800554c <vPortExitCritical>
				return pdPASS;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e069      	b.n	8003b3c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d103      	bne.n	8003a76 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003a6e:	f001 fd6d 	bl	800554c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003a72:	2300      	movs	r3, #0
 8003a74:	e062      	b.n	8003b3c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d106      	bne.n	8003a8a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003a7c:	f107 0310 	add.w	r3, r7, #16
 8003a80:	4618      	mov	r0, r3
 8003a82:	f000 fe67 	bl	8004754 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003a86:	2301      	movs	r3, #1
 8003a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003a8a:	f001 fd5f 	bl	800554c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003a8e:	f000 fbd7 	bl	8004240 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003a92:	f001 fd29 	bl	80054e8 <vPortEnterCritical>
 8003a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a9c:	b25b      	sxtb	r3, r3
 8003a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aa2:	d103      	bne.n	8003aac <xQueueReceive+0x128>
 8003aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ab2:	b25b      	sxtb	r3, r3
 8003ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab8:	d103      	bne.n	8003ac2 <xQueueReceive+0x13e>
 8003aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ac2:	f001 fd43 	bl	800554c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003ac6:	1d3a      	adds	r2, r7, #4
 8003ac8:	f107 0310 	add.w	r3, r7, #16
 8003acc:	4611      	mov	r1, r2
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f000 fe56 	bl	8004780 <xTaskCheckForTimeOut>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d123      	bne.n	8003b22 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003ada:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003adc:	f000 f916 	bl	8003d0c <prvIsQueueEmpty>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d017      	beq.n	8003b16 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae8:	3324      	adds	r3, #36	@ 0x24
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	4611      	mov	r1, r2
 8003aee:	4618      	mov	r0, r3
 8003af0:	f000 fd7a 	bl	80045e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003af4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003af6:	f000 f8b7 	bl	8003c68 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003afa:	f000 fbaf 	bl	800425c <xTaskResumeAll>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d189      	bne.n	8003a18 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003b04:	4b0f      	ldr	r3, [pc, #60]	@ (8003b44 <xQueueReceive+0x1c0>)
 8003b06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b0a:	601a      	str	r2, [r3, #0]
 8003b0c:	f3bf 8f4f 	dsb	sy
 8003b10:	f3bf 8f6f 	isb	sy
 8003b14:	e780      	b.n	8003a18 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003b16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b18:	f000 f8a6 	bl	8003c68 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003b1c:	f000 fb9e 	bl	800425c <xTaskResumeAll>
 8003b20:	e77a      	b.n	8003a18 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003b22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b24:	f000 f8a0 	bl	8003c68 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003b28:	f000 fb98 	bl	800425c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b2e:	f000 f8ed 	bl	8003d0c <prvIsQueueEmpty>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f43f af6f 	beq.w	8003a18 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003b3a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3730      	adds	r7, #48	@ 0x30
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	e000ed04 	.word	0xe000ed04

08003b48 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	60f8      	str	r0, [r7, #12]
 8003b50:	60b9      	str	r1, [r7, #8]
 8003b52:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003b54:	2300      	movs	r3, #0
 8003b56:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b5c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d10d      	bne.n	8003b82 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d14d      	bne.n	8003c0a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f000 ff68 	bl	8004a48 <xTaskPriorityDisinherit>
 8003b78:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	609a      	str	r2, [r3, #8]
 8003b80:	e043      	b.n	8003c0a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d119      	bne.n	8003bbc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6858      	ldr	r0, [r3, #4]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b90:	461a      	mov	r2, r3
 8003b92:	68b9      	ldr	r1, [r7, #8]
 8003b94:	f002 fda5 	bl	80066e2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	685a      	ldr	r2, [r3, #4]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba0:	441a      	add	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d32b      	bcc.n	8003c0a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	605a      	str	r2, [r3, #4]
 8003bba:	e026      	b.n	8003c0a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	68d8      	ldr	r0, [r3, #12]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	68b9      	ldr	r1, [r7, #8]
 8003bc8:	f002 fd8b 	bl	80066e2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	68da      	ldr	r2, [r3, #12]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd4:	425b      	negs	r3, r3
 8003bd6:	441a      	add	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	68da      	ldr	r2, [r3, #12]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d207      	bcs.n	8003bf8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	689a      	ldr	r2, [r3, #8]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf0:	425b      	negs	r3, r3
 8003bf2:	441a      	add	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d105      	bne.n	8003c0a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d002      	beq.n	8003c0a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	3b01      	subs	r3, #1
 8003c08:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1c5a      	adds	r2, r3, #1
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003c12:	697b      	ldr	r3, [r7, #20]
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3718      	adds	r7, #24
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d018      	beq.n	8003c60 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	68da      	ldr	r2, [r3, #12]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c36:	441a      	add	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	68da      	ldr	r2, [r3, #12]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d303      	bcc.n	8003c50 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	68d9      	ldr	r1, [r3, #12]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c58:	461a      	mov	r2, r3
 8003c5a:	6838      	ldr	r0, [r7, #0]
 8003c5c:	f002 fd41 	bl	80066e2 <memcpy>
	}
}
 8003c60:	bf00      	nop
 8003c62:	3708      	adds	r7, #8
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003c70:	f001 fc3a 	bl	80054e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003c7a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003c7c:	e011      	b.n	8003ca2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d012      	beq.n	8003cac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	3324      	adds	r3, #36	@ 0x24
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f000 fcfe 	bl	800468c <xTaskRemoveFromEventList>
 8003c90:	4603      	mov	r3, r0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d001      	beq.n	8003c9a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003c96:	f000 fdd7 	bl	8004848 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003c9a:	7bfb      	ldrb	r3, [r7, #15]
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003ca2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	dce9      	bgt.n	8003c7e <prvUnlockQueue+0x16>
 8003caa:	e000      	b.n	8003cae <prvUnlockQueue+0x46>
					break;
 8003cac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	22ff      	movs	r2, #255	@ 0xff
 8003cb2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003cb6:	f001 fc49 	bl	800554c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003cba:	f001 fc15 	bl	80054e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003cc4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003cc6:	e011      	b.n	8003cec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	691b      	ldr	r3, [r3, #16]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d012      	beq.n	8003cf6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	3310      	adds	r3, #16
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 fcd9 	bl	800468c <xTaskRemoveFromEventList>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003ce0:	f000 fdb2 	bl	8004848 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003ce4:	7bbb      	ldrb	r3, [r7, #14]
 8003ce6:	3b01      	subs	r3, #1
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003cec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	dce9      	bgt.n	8003cc8 <prvUnlockQueue+0x60>
 8003cf4:	e000      	b.n	8003cf8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003cf6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	22ff      	movs	r2, #255	@ 0xff
 8003cfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003d00:	f001 fc24 	bl	800554c <vPortExitCritical>
}
 8003d04:	bf00      	nop
 8003d06:	3710      	adds	r7, #16
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003d14:	f001 fbe8 	bl	80054e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d102      	bne.n	8003d26 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003d20:	2301      	movs	r3, #1
 8003d22:	60fb      	str	r3, [r7, #12]
 8003d24:	e001      	b.n	8003d2a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003d26:	2300      	movs	r3, #0
 8003d28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d2a:	f001 fc0f 	bl	800554c <vPortExitCritical>

	return xReturn;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3710      	adds	r7, #16
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003d40:	f001 fbd2 	bl	80054e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	d102      	bne.n	8003d56 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003d50:	2301      	movs	r3, #1
 8003d52:	60fb      	str	r3, [r7, #12]
 8003d54:	e001      	b.n	8003d5a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003d56:	2300      	movs	r3, #0
 8003d58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d5a:	f001 fbf7 	bl	800554c <vPortExitCritical>

	return xReturn;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3710      	adds	r7, #16
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003d68:	b480      	push	{r7}
 8003d6a:	b085      	sub	sp, #20
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003d72:	2300      	movs	r3, #0
 8003d74:	60fb      	str	r3, [r7, #12]
 8003d76:	e014      	b.n	8003da2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003d78:	4a0f      	ldr	r2, [pc, #60]	@ (8003db8 <vQueueAddToRegistry+0x50>)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d10b      	bne.n	8003d9c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003d84:	490c      	ldr	r1, [pc, #48]	@ (8003db8 <vQueueAddToRegistry+0x50>)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	683a      	ldr	r2, [r7, #0]
 8003d8a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8003db8 <vQueueAddToRegistry+0x50>)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	00db      	lsls	r3, r3, #3
 8003d94:	4413      	add	r3, r2
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003d9a:	e006      	b.n	8003daa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	3301      	adds	r3, #1
 8003da0:	60fb      	str	r3, [r7, #12]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2b07      	cmp	r3, #7
 8003da6:	d9e7      	bls.n	8003d78 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003da8:	bf00      	nop
 8003daa:	bf00      	nop
 8003dac:	3714      	adds	r7, #20
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	20000958 	.word	0x20000958

08003dbc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b086      	sub	sp, #24
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	60b9      	str	r1, [r7, #8]
 8003dc6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003dcc:	f001 fb8c 	bl	80054e8 <vPortEnterCritical>
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003dd6:	b25b      	sxtb	r3, r3
 8003dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ddc:	d103      	bne.n	8003de6 <vQueueWaitForMessageRestricted+0x2a>
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	2200      	movs	r2, #0
 8003de2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003dec:	b25b      	sxtb	r3, r3
 8003dee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df2:	d103      	bne.n	8003dfc <vQueueWaitForMessageRestricted+0x40>
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003dfc:	f001 fba6 	bl	800554c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d106      	bne.n	8003e16 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	3324      	adds	r3, #36	@ 0x24
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	68b9      	ldr	r1, [r7, #8]
 8003e10:	4618      	mov	r0, r3
 8003e12:	f000 fc0f 	bl	8004634 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003e16:	6978      	ldr	r0, [r7, #20]
 8003e18:	f7ff ff26 	bl	8003c68 <prvUnlockQueue>
	}
 8003e1c:	bf00      	nop
 8003e1e:	3718      	adds	r7, #24
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b08e      	sub	sp, #56	@ 0x38
 8003e28:	af04      	add	r7, sp, #16
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	607a      	str	r2, [r7, #4]
 8003e30:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d10b      	bne.n	8003e50 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e3c:	f383 8811 	msr	BASEPRI, r3
 8003e40:	f3bf 8f6f 	isb	sy
 8003e44:	f3bf 8f4f 	dsb	sy
 8003e48:	623b      	str	r3, [r7, #32]
}
 8003e4a:	bf00      	nop
 8003e4c:	bf00      	nop
 8003e4e:	e7fd      	b.n	8003e4c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10b      	bne.n	8003e6e <xTaskCreateStatic+0x4a>
	__asm volatile
 8003e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e5a:	f383 8811 	msr	BASEPRI, r3
 8003e5e:	f3bf 8f6f 	isb	sy
 8003e62:	f3bf 8f4f 	dsb	sy
 8003e66:	61fb      	str	r3, [r7, #28]
}
 8003e68:	bf00      	nop
 8003e6a:	bf00      	nop
 8003e6c:	e7fd      	b.n	8003e6a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003e6e:	235c      	movs	r3, #92	@ 0x5c
 8003e70:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	2b5c      	cmp	r3, #92	@ 0x5c
 8003e76:	d00b      	beq.n	8003e90 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003e78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e7c:	f383 8811 	msr	BASEPRI, r3
 8003e80:	f3bf 8f6f 	isb	sy
 8003e84:	f3bf 8f4f 	dsb	sy
 8003e88:	61bb      	str	r3, [r7, #24]
}
 8003e8a:	bf00      	nop
 8003e8c:	bf00      	nop
 8003e8e:	e7fd      	b.n	8003e8c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003e90:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003e92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d01e      	beq.n	8003ed6 <xTaskCreateStatic+0xb2>
 8003e98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d01b      	beq.n	8003ed6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ea0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003ea6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eaa:	2202      	movs	r2, #2
 8003eac:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	9303      	str	r3, [sp, #12]
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb6:	9302      	str	r3, [sp, #8]
 8003eb8:	f107 0314 	add.w	r3, r7, #20
 8003ebc:	9301      	str	r3, [sp, #4]
 8003ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	68b9      	ldr	r1, [r7, #8]
 8003ec8:	68f8      	ldr	r0, [r7, #12]
 8003eca:	f000 f850 	bl	8003f6e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ece:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003ed0:	f000 f8de 	bl	8004090 <prvAddNewTaskToReadyList>
 8003ed4:	e001      	b.n	8003eda <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003eda:	697b      	ldr	r3, [r7, #20]
	}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3728      	adds	r7, #40	@ 0x28
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b08c      	sub	sp, #48	@ 0x30
 8003ee8:	af04      	add	r7, sp, #16
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	603b      	str	r3, [r7, #0]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003ef4:	88fb      	ldrh	r3, [r7, #6]
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f001 fc17 	bl	800572c <pvPortMalloc>
 8003efe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d00e      	beq.n	8003f24 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003f06:	205c      	movs	r0, #92	@ 0x5c
 8003f08:	f001 fc10 	bl	800572c <pvPortMalloc>
 8003f0c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d003      	beq.n	8003f1c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f1a:	e005      	b.n	8003f28 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003f1c:	6978      	ldr	r0, [r7, #20]
 8003f1e:	f001 fcd3 	bl	80058c8 <vPortFree>
 8003f22:	e001      	b.n	8003f28 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003f24:	2300      	movs	r3, #0
 8003f26:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d017      	beq.n	8003f5e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003f36:	88fa      	ldrh	r2, [r7, #6]
 8003f38:	2300      	movs	r3, #0
 8003f3a:	9303      	str	r3, [sp, #12]
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	9302      	str	r3, [sp, #8]
 8003f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f42:	9301      	str	r3, [sp, #4]
 8003f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f46:	9300      	str	r3, [sp, #0]
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	68b9      	ldr	r1, [r7, #8]
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	f000 f80e 	bl	8003f6e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003f52:	69f8      	ldr	r0, [r7, #28]
 8003f54:	f000 f89c 	bl	8004090 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	61bb      	str	r3, [r7, #24]
 8003f5c:	e002      	b.n	8003f64 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f62:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003f64:	69bb      	ldr	r3, [r7, #24]
	}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3720      	adds	r7, #32
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b088      	sub	sp, #32
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	60f8      	str	r0, [r7, #12]
 8003f76:	60b9      	str	r1, [r7, #8]
 8003f78:	607a      	str	r2, [r7, #4]
 8003f7a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f7e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	461a      	mov	r2, r3
 8003f86:	21a5      	movs	r1, #165	@ 0xa5
 8003f88:	f002 fb2b 	bl	80065e2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003f96:	3b01      	subs	r3, #1
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	4413      	add	r3, r2
 8003f9c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	f023 0307 	bic.w	r3, r3, #7
 8003fa4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	f003 0307 	and.w	r3, r3, #7
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00b      	beq.n	8003fc8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb4:	f383 8811 	msr	BASEPRI, r3
 8003fb8:	f3bf 8f6f 	isb	sy
 8003fbc:	f3bf 8f4f 	dsb	sy
 8003fc0:	617b      	str	r3, [r7, #20]
}
 8003fc2:	bf00      	nop
 8003fc4:	bf00      	nop
 8003fc6:	e7fd      	b.n	8003fc4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d01f      	beq.n	800400e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003fce:	2300      	movs	r3, #0
 8003fd0:	61fb      	str	r3, [r7, #28]
 8003fd2:	e012      	b.n	8003ffa <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003fd4:	68ba      	ldr	r2, [r7, #8]
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	4413      	add	r3, r2
 8003fda:	7819      	ldrb	r1, [r3, #0]
 8003fdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	4413      	add	r3, r2
 8003fe2:	3334      	adds	r3, #52	@ 0x34
 8003fe4:	460a      	mov	r2, r1
 8003fe6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003fe8:	68ba      	ldr	r2, [r7, #8]
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	4413      	add	r3, r2
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d006      	beq.n	8004002 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	3301      	adds	r3, #1
 8003ff8:	61fb      	str	r3, [r7, #28]
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	2b0f      	cmp	r3, #15
 8003ffe:	d9e9      	bls.n	8003fd4 <prvInitialiseNewTask+0x66>
 8004000:	e000      	b.n	8004004 <prvInitialiseNewTask+0x96>
			{
				break;
 8004002:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004006:	2200      	movs	r2, #0
 8004008:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800400c:	e003      	b.n	8004016 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800400e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004018:	2b37      	cmp	r3, #55	@ 0x37
 800401a:	d901      	bls.n	8004020 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800401c:	2337      	movs	r3, #55	@ 0x37
 800401e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004022:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004024:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004028:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800402a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800402c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800402e:	2200      	movs	r2, #0
 8004030:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004034:	3304      	adds	r3, #4
 8004036:	4618      	mov	r0, r3
 8004038:	f7ff f92a 	bl	8003290 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800403c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800403e:	3318      	adds	r3, #24
 8004040:	4618      	mov	r0, r3
 8004042:	f7ff f925 	bl	8003290 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004048:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800404a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800404c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800404e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004054:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004058:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800405a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800405c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800405e:	2200      	movs	r2, #0
 8004060:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004064:	2200      	movs	r2, #0
 8004066:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800406a:	683a      	ldr	r2, [r7, #0]
 800406c:	68f9      	ldr	r1, [r7, #12]
 800406e:	69b8      	ldr	r0, [r7, #24]
 8004070:	f001 f908 	bl	8005284 <pxPortInitialiseStack>
 8004074:	4602      	mov	r2, r0
 8004076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004078:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800407a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800407c:	2b00      	cmp	r3, #0
 800407e:	d002      	beq.n	8004086 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004082:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004084:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004086:	bf00      	nop
 8004088:	3720      	adds	r7, #32
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
	...

08004090 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004098:	f001 fa26 	bl	80054e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800409c:	4b2d      	ldr	r3, [pc, #180]	@ (8004154 <prvAddNewTaskToReadyList+0xc4>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	3301      	adds	r3, #1
 80040a2:	4a2c      	ldr	r2, [pc, #176]	@ (8004154 <prvAddNewTaskToReadyList+0xc4>)
 80040a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80040a6:	4b2c      	ldr	r3, [pc, #176]	@ (8004158 <prvAddNewTaskToReadyList+0xc8>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d109      	bne.n	80040c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80040ae:	4a2a      	ldr	r2, [pc, #168]	@ (8004158 <prvAddNewTaskToReadyList+0xc8>)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80040b4:	4b27      	ldr	r3, [pc, #156]	@ (8004154 <prvAddNewTaskToReadyList+0xc4>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d110      	bne.n	80040de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80040bc:	f000 fbe8 	bl	8004890 <prvInitialiseTaskLists>
 80040c0:	e00d      	b.n	80040de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80040c2:	4b26      	ldr	r3, [pc, #152]	@ (800415c <prvAddNewTaskToReadyList+0xcc>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d109      	bne.n	80040de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80040ca:	4b23      	ldr	r3, [pc, #140]	@ (8004158 <prvAddNewTaskToReadyList+0xc8>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d802      	bhi.n	80040de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80040d8:	4a1f      	ldr	r2, [pc, #124]	@ (8004158 <prvAddNewTaskToReadyList+0xc8>)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80040de:	4b20      	ldr	r3, [pc, #128]	@ (8004160 <prvAddNewTaskToReadyList+0xd0>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	3301      	adds	r3, #1
 80040e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004160 <prvAddNewTaskToReadyList+0xd0>)
 80040e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80040e8:	4b1d      	ldr	r3, [pc, #116]	@ (8004160 <prvAddNewTaskToReadyList+0xd0>)
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004164 <prvAddNewTaskToReadyList+0xd4>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d903      	bls.n	8004104 <prvAddNewTaskToReadyList+0x74>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004100:	4a18      	ldr	r2, [pc, #96]	@ (8004164 <prvAddNewTaskToReadyList+0xd4>)
 8004102:	6013      	str	r3, [r2, #0]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004108:	4613      	mov	r3, r2
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	4413      	add	r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	4a15      	ldr	r2, [pc, #84]	@ (8004168 <prvAddNewTaskToReadyList+0xd8>)
 8004112:	441a      	add	r2, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	3304      	adds	r3, #4
 8004118:	4619      	mov	r1, r3
 800411a:	4610      	mov	r0, r2
 800411c:	f7ff f8c5 	bl	80032aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004120:	f001 fa14 	bl	800554c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004124:	4b0d      	ldr	r3, [pc, #52]	@ (800415c <prvAddNewTaskToReadyList+0xcc>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00e      	beq.n	800414a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800412c:	4b0a      	ldr	r3, [pc, #40]	@ (8004158 <prvAddNewTaskToReadyList+0xc8>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004136:	429a      	cmp	r2, r3
 8004138:	d207      	bcs.n	800414a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800413a:	4b0c      	ldr	r3, [pc, #48]	@ (800416c <prvAddNewTaskToReadyList+0xdc>)
 800413c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004140:	601a      	str	r2, [r3, #0]
 8004142:	f3bf 8f4f 	dsb	sy
 8004146:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800414a:	bf00      	nop
 800414c:	3708      	adds	r7, #8
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	20000e6c 	.word	0x20000e6c
 8004158:	20000998 	.word	0x20000998
 800415c:	20000e78 	.word	0x20000e78
 8004160:	20000e88 	.word	0x20000e88
 8004164:	20000e74 	.word	0x20000e74
 8004168:	2000099c 	.word	0x2000099c
 800416c:	e000ed04 	.word	0xe000ed04

08004170 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b08a      	sub	sp, #40	@ 0x28
 8004174:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004176:	2300      	movs	r3, #0
 8004178:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800417a:	2300      	movs	r3, #0
 800417c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800417e:	463a      	mov	r2, r7
 8004180:	1d39      	adds	r1, r7, #4
 8004182:	f107 0308 	add.w	r3, r7, #8
 8004186:	4618      	mov	r0, r3
 8004188:	f7ff f82e 	bl	80031e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800418c:	6839      	ldr	r1, [r7, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	68ba      	ldr	r2, [r7, #8]
 8004192:	9202      	str	r2, [sp, #8]
 8004194:	9301      	str	r3, [sp, #4]
 8004196:	2300      	movs	r3, #0
 8004198:	9300      	str	r3, [sp, #0]
 800419a:	2300      	movs	r3, #0
 800419c:	460a      	mov	r2, r1
 800419e:	4922      	ldr	r1, [pc, #136]	@ (8004228 <vTaskStartScheduler+0xb8>)
 80041a0:	4822      	ldr	r0, [pc, #136]	@ (800422c <vTaskStartScheduler+0xbc>)
 80041a2:	f7ff fe3f 	bl	8003e24 <xTaskCreateStatic>
 80041a6:	4603      	mov	r3, r0
 80041a8:	4a21      	ldr	r2, [pc, #132]	@ (8004230 <vTaskStartScheduler+0xc0>)
 80041aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80041ac:	4b20      	ldr	r3, [pc, #128]	@ (8004230 <vTaskStartScheduler+0xc0>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d002      	beq.n	80041ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80041b4:	2301      	movs	r3, #1
 80041b6:	617b      	str	r3, [r7, #20]
 80041b8:	e001      	b.n	80041be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80041ba:	2300      	movs	r3, #0
 80041bc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d102      	bne.n	80041ca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80041c4:	f000 fd04 	bl	8004bd0 <xTimerCreateTimerTask>
 80041c8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d116      	bne.n	80041fe <vTaskStartScheduler+0x8e>
	__asm volatile
 80041d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041d4:	f383 8811 	msr	BASEPRI, r3
 80041d8:	f3bf 8f6f 	isb	sy
 80041dc:	f3bf 8f4f 	dsb	sy
 80041e0:	613b      	str	r3, [r7, #16]
}
 80041e2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80041e4:	4b13      	ldr	r3, [pc, #76]	@ (8004234 <vTaskStartScheduler+0xc4>)
 80041e6:	f04f 32ff 	mov.w	r2, #4294967295
 80041ea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80041ec:	4b12      	ldr	r3, [pc, #72]	@ (8004238 <vTaskStartScheduler+0xc8>)
 80041ee:	2201      	movs	r2, #1
 80041f0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80041f2:	4b12      	ldr	r3, [pc, #72]	@ (800423c <vTaskStartScheduler+0xcc>)
 80041f4:	2200      	movs	r2, #0
 80041f6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80041f8:	f001 f8d2 	bl	80053a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80041fc:	e00f      	b.n	800421e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004204:	d10b      	bne.n	800421e <vTaskStartScheduler+0xae>
	__asm volatile
 8004206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800420a:	f383 8811 	msr	BASEPRI, r3
 800420e:	f3bf 8f6f 	isb	sy
 8004212:	f3bf 8f4f 	dsb	sy
 8004216:	60fb      	str	r3, [r7, #12]
}
 8004218:	bf00      	nop
 800421a:	bf00      	nop
 800421c:	e7fd      	b.n	800421a <vTaskStartScheduler+0xaa>
}
 800421e:	bf00      	nop
 8004220:	3718      	adds	r7, #24
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	080084d0 	.word	0x080084d0
 800422c:	08004861 	.word	0x08004861
 8004230:	20000e90 	.word	0x20000e90
 8004234:	20000e8c 	.word	0x20000e8c
 8004238:	20000e78 	.word	0x20000e78
 800423c:	20000e70 	.word	0x20000e70

08004240 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004244:	4b04      	ldr	r3, [pc, #16]	@ (8004258 <vTaskSuspendAll+0x18>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	3301      	adds	r3, #1
 800424a:	4a03      	ldr	r2, [pc, #12]	@ (8004258 <vTaskSuspendAll+0x18>)
 800424c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800424e:	bf00      	nop
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr
 8004258:	20000e94 	.word	0x20000e94

0800425c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b084      	sub	sp, #16
 8004260:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004262:	2300      	movs	r3, #0
 8004264:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004266:	2300      	movs	r3, #0
 8004268:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800426a:	4b42      	ldr	r3, [pc, #264]	@ (8004374 <xTaskResumeAll+0x118>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d10b      	bne.n	800428a <xTaskResumeAll+0x2e>
	__asm volatile
 8004272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004276:	f383 8811 	msr	BASEPRI, r3
 800427a:	f3bf 8f6f 	isb	sy
 800427e:	f3bf 8f4f 	dsb	sy
 8004282:	603b      	str	r3, [r7, #0]
}
 8004284:	bf00      	nop
 8004286:	bf00      	nop
 8004288:	e7fd      	b.n	8004286 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800428a:	f001 f92d 	bl	80054e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800428e:	4b39      	ldr	r3, [pc, #228]	@ (8004374 <xTaskResumeAll+0x118>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	3b01      	subs	r3, #1
 8004294:	4a37      	ldr	r2, [pc, #220]	@ (8004374 <xTaskResumeAll+0x118>)
 8004296:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004298:	4b36      	ldr	r3, [pc, #216]	@ (8004374 <xTaskResumeAll+0x118>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d162      	bne.n	8004366 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80042a0:	4b35      	ldr	r3, [pc, #212]	@ (8004378 <xTaskResumeAll+0x11c>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d05e      	beq.n	8004366 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80042a8:	e02f      	b.n	800430a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042aa:	4b34      	ldr	r3, [pc, #208]	@ (800437c <xTaskResumeAll+0x120>)
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	3318      	adds	r3, #24
 80042b6:	4618      	mov	r0, r3
 80042b8:	f7ff f854 	bl	8003364 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	3304      	adds	r3, #4
 80042c0:	4618      	mov	r0, r3
 80042c2:	f7ff f84f 	bl	8003364 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042ca:	4b2d      	ldr	r3, [pc, #180]	@ (8004380 <xTaskResumeAll+0x124>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	429a      	cmp	r2, r3
 80042d0:	d903      	bls.n	80042da <xTaskResumeAll+0x7e>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d6:	4a2a      	ldr	r2, [pc, #168]	@ (8004380 <xTaskResumeAll+0x124>)
 80042d8:	6013      	str	r3, [r2, #0]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042de:	4613      	mov	r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	4413      	add	r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	4a27      	ldr	r2, [pc, #156]	@ (8004384 <xTaskResumeAll+0x128>)
 80042e8:	441a      	add	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	3304      	adds	r3, #4
 80042ee:	4619      	mov	r1, r3
 80042f0:	4610      	mov	r0, r2
 80042f2:	f7fe ffda 	bl	80032aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042fa:	4b23      	ldr	r3, [pc, #140]	@ (8004388 <xTaskResumeAll+0x12c>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004300:	429a      	cmp	r2, r3
 8004302:	d302      	bcc.n	800430a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004304:	4b21      	ldr	r3, [pc, #132]	@ (800438c <xTaskResumeAll+0x130>)
 8004306:	2201      	movs	r2, #1
 8004308:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800430a:	4b1c      	ldr	r3, [pc, #112]	@ (800437c <xTaskResumeAll+0x120>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d1cb      	bne.n	80042aa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d001      	beq.n	800431c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004318:	f000 fb58 	bl	80049cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800431c:	4b1c      	ldr	r3, [pc, #112]	@ (8004390 <xTaskResumeAll+0x134>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d010      	beq.n	800434a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004328:	f000 f846 	bl	80043b8 <xTaskIncrementTick>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d002      	beq.n	8004338 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004332:	4b16      	ldr	r3, [pc, #88]	@ (800438c <xTaskResumeAll+0x130>)
 8004334:	2201      	movs	r2, #1
 8004336:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	3b01      	subs	r3, #1
 800433c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1f1      	bne.n	8004328 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004344:	4b12      	ldr	r3, [pc, #72]	@ (8004390 <xTaskResumeAll+0x134>)
 8004346:	2200      	movs	r2, #0
 8004348:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800434a:	4b10      	ldr	r3, [pc, #64]	@ (800438c <xTaskResumeAll+0x130>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d009      	beq.n	8004366 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004352:	2301      	movs	r3, #1
 8004354:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004356:	4b0f      	ldr	r3, [pc, #60]	@ (8004394 <xTaskResumeAll+0x138>)
 8004358:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800435c:	601a      	str	r2, [r3, #0]
 800435e:	f3bf 8f4f 	dsb	sy
 8004362:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004366:	f001 f8f1 	bl	800554c <vPortExitCritical>

	return xAlreadyYielded;
 800436a:	68bb      	ldr	r3, [r7, #8]
}
 800436c:	4618      	mov	r0, r3
 800436e:	3710      	adds	r7, #16
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}
 8004374:	20000e94 	.word	0x20000e94
 8004378:	20000e6c 	.word	0x20000e6c
 800437c:	20000e2c 	.word	0x20000e2c
 8004380:	20000e74 	.word	0x20000e74
 8004384:	2000099c 	.word	0x2000099c
 8004388:	20000998 	.word	0x20000998
 800438c:	20000e80 	.word	0x20000e80
 8004390:	20000e7c 	.word	0x20000e7c
 8004394:	e000ed04 	.word	0xe000ed04

08004398 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800439e:	4b05      	ldr	r3, [pc, #20]	@ (80043b4 <xTaskGetTickCount+0x1c>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80043a4:	687b      	ldr	r3, [r7, #4]
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	370c      	adds	r7, #12
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	20000e70 	.word	0x20000e70

080043b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b086      	sub	sp, #24
 80043bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80043be:	2300      	movs	r3, #0
 80043c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043c2:	4b4f      	ldr	r3, [pc, #316]	@ (8004500 <xTaskIncrementTick+0x148>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f040 8090 	bne.w	80044ec <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80043cc:	4b4d      	ldr	r3, [pc, #308]	@ (8004504 <xTaskIncrementTick+0x14c>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	3301      	adds	r3, #1
 80043d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80043d4:	4a4b      	ldr	r2, [pc, #300]	@ (8004504 <xTaskIncrementTick+0x14c>)
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d121      	bne.n	8004424 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80043e0:	4b49      	ldr	r3, [pc, #292]	@ (8004508 <xTaskIncrementTick+0x150>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d00b      	beq.n	8004402 <xTaskIncrementTick+0x4a>
	__asm volatile
 80043ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043ee:	f383 8811 	msr	BASEPRI, r3
 80043f2:	f3bf 8f6f 	isb	sy
 80043f6:	f3bf 8f4f 	dsb	sy
 80043fa:	603b      	str	r3, [r7, #0]
}
 80043fc:	bf00      	nop
 80043fe:	bf00      	nop
 8004400:	e7fd      	b.n	80043fe <xTaskIncrementTick+0x46>
 8004402:	4b41      	ldr	r3, [pc, #260]	@ (8004508 <xTaskIncrementTick+0x150>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	60fb      	str	r3, [r7, #12]
 8004408:	4b40      	ldr	r3, [pc, #256]	@ (800450c <xTaskIncrementTick+0x154>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a3e      	ldr	r2, [pc, #248]	@ (8004508 <xTaskIncrementTick+0x150>)
 800440e:	6013      	str	r3, [r2, #0]
 8004410:	4a3e      	ldr	r2, [pc, #248]	@ (800450c <xTaskIncrementTick+0x154>)
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6013      	str	r3, [r2, #0]
 8004416:	4b3e      	ldr	r3, [pc, #248]	@ (8004510 <xTaskIncrementTick+0x158>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	3301      	adds	r3, #1
 800441c:	4a3c      	ldr	r2, [pc, #240]	@ (8004510 <xTaskIncrementTick+0x158>)
 800441e:	6013      	str	r3, [r2, #0]
 8004420:	f000 fad4 	bl	80049cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004424:	4b3b      	ldr	r3, [pc, #236]	@ (8004514 <xTaskIncrementTick+0x15c>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	693a      	ldr	r2, [r7, #16]
 800442a:	429a      	cmp	r2, r3
 800442c:	d349      	bcc.n	80044c2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800442e:	4b36      	ldr	r3, [pc, #216]	@ (8004508 <xTaskIncrementTick+0x150>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d104      	bne.n	8004442 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004438:	4b36      	ldr	r3, [pc, #216]	@ (8004514 <xTaskIncrementTick+0x15c>)
 800443a:	f04f 32ff 	mov.w	r2, #4294967295
 800443e:	601a      	str	r2, [r3, #0]
					break;
 8004440:	e03f      	b.n	80044c2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004442:	4b31      	ldr	r3, [pc, #196]	@ (8004508 <xTaskIncrementTick+0x150>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	429a      	cmp	r2, r3
 8004458:	d203      	bcs.n	8004462 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800445a:	4a2e      	ldr	r2, [pc, #184]	@ (8004514 <xTaskIncrementTick+0x15c>)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004460:	e02f      	b.n	80044c2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	3304      	adds	r3, #4
 8004466:	4618      	mov	r0, r3
 8004468:	f7fe ff7c 	bl	8003364 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004470:	2b00      	cmp	r3, #0
 8004472:	d004      	beq.n	800447e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	3318      	adds	r3, #24
 8004478:	4618      	mov	r0, r3
 800447a:	f7fe ff73 	bl	8003364 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004482:	4b25      	ldr	r3, [pc, #148]	@ (8004518 <xTaskIncrementTick+0x160>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	429a      	cmp	r2, r3
 8004488:	d903      	bls.n	8004492 <xTaskIncrementTick+0xda>
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800448e:	4a22      	ldr	r2, [pc, #136]	@ (8004518 <xTaskIncrementTick+0x160>)
 8004490:	6013      	str	r3, [r2, #0]
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004496:	4613      	mov	r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	4413      	add	r3, r2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	4a1f      	ldr	r2, [pc, #124]	@ (800451c <xTaskIncrementTick+0x164>)
 80044a0:	441a      	add	r2, r3
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	3304      	adds	r3, #4
 80044a6:	4619      	mov	r1, r3
 80044a8:	4610      	mov	r0, r2
 80044aa:	f7fe fefe 	bl	80032aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044b2:	4b1b      	ldr	r3, [pc, #108]	@ (8004520 <xTaskIncrementTick+0x168>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d3b8      	bcc.n	800442e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80044bc:	2301      	movs	r3, #1
 80044be:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044c0:	e7b5      	b.n	800442e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80044c2:	4b17      	ldr	r3, [pc, #92]	@ (8004520 <xTaskIncrementTick+0x168>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044c8:	4914      	ldr	r1, [pc, #80]	@ (800451c <xTaskIncrementTick+0x164>)
 80044ca:	4613      	mov	r3, r2
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	4413      	add	r3, r2
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	440b      	add	r3, r1
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d901      	bls.n	80044de <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80044da:	2301      	movs	r3, #1
 80044dc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80044de:	4b11      	ldr	r3, [pc, #68]	@ (8004524 <xTaskIncrementTick+0x16c>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d007      	beq.n	80044f6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80044e6:	2301      	movs	r3, #1
 80044e8:	617b      	str	r3, [r7, #20]
 80044ea:	e004      	b.n	80044f6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80044ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004528 <xTaskIncrementTick+0x170>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	3301      	adds	r3, #1
 80044f2:	4a0d      	ldr	r2, [pc, #52]	@ (8004528 <xTaskIncrementTick+0x170>)
 80044f4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80044f6:	697b      	ldr	r3, [r7, #20]
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3718      	adds	r7, #24
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	20000e94 	.word	0x20000e94
 8004504:	20000e70 	.word	0x20000e70
 8004508:	20000e24 	.word	0x20000e24
 800450c:	20000e28 	.word	0x20000e28
 8004510:	20000e84 	.word	0x20000e84
 8004514:	20000e8c 	.word	0x20000e8c
 8004518:	20000e74 	.word	0x20000e74
 800451c:	2000099c 	.word	0x2000099c
 8004520:	20000998 	.word	0x20000998
 8004524:	20000e80 	.word	0x20000e80
 8004528:	20000e7c 	.word	0x20000e7c

0800452c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800452c:	b480      	push	{r7}
 800452e:	b085      	sub	sp, #20
 8004530:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004532:	4b28      	ldr	r3, [pc, #160]	@ (80045d4 <vTaskSwitchContext+0xa8>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d003      	beq.n	8004542 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800453a:	4b27      	ldr	r3, [pc, #156]	@ (80045d8 <vTaskSwitchContext+0xac>)
 800453c:	2201      	movs	r2, #1
 800453e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004540:	e042      	b.n	80045c8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8004542:	4b25      	ldr	r3, [pc, #148]	@ (80045d8 <vTaskSwitchContext+0xac>)
 8004544:	2200      	movs	r2, #0
 8004546:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004548:	4b24      	ldr	r3, [pc, #144]	@ (80045dc <vTaskSwitchContext+0xb0>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	60fb      	str	r3, [r7, #12]
 800454e:	e011      	b.n	8004574 <vTaskSwitchContext+0x48>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10b      	bne.n	800456e <vTaskSwitchContext+0x42>
	__asm volatile
 8004556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800455a:	f383 8811 	msr	BASEPRI, r3
 800455e:	f3bf 8f6f 	isb	sy
 8004562:	f3bf 8f4f 	dsb	sy
 8004566:	607b      	str	r3, [r7, #4]
}
 8004568:	bf00      	nop
 800456a:	bf00      	nop
 800456c:	e7fd      	b.n	800456a <vTaskSwitchContext+0x3e>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	3b01      	subs	r3, #1
 8004572:	60fb      	str	r3, [r7, #12]
 8004574:	491a      	ldr	r1, [pc, #104]	@ (80045e0 <vTaskSwitchContext+0xb4>)
 8004576:	68fa      	ldr	r2, [r7, #12]
 8004578:	4613      	mov	r3, r2
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	4413      	add	r3, r2
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	440b      	add	r3, r1
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d0e3      	beq.n	8004550 <vTaskSwitchContext+0x24>
 8004588:	68fa      	ldr	r2, [r7, #12]
 800458a:	4613      	mov	r3, r2
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	4413      	add	r3, r2
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	4a13      	ldr	r2, [pc, #76]	@ (80045e0 <vTaskSwitchContext+0xb4>)
 8004594:	4413      	add	r3, r2
 8004596:	60bb      	str	r3, [r7, #8]
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	685a      	ldr	r2, [r3, #4]
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	605a      	str	r2, [r3, #4]
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	685a      	ldr	r2, [r3, #4]
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	3308      	adds	r3, #8
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d104      	bne.n	80045b8 <vTaskSwitchContext+0x8c>
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	605a      	str	r2, [r3, #4]
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	4a09      	ldr	r2, [pc, #36]	@ (80045e4 <vTaskSwitchContext+0xb8>)
 80045c0:	6013      	str	r3, [r2, #0]
 80045c2:	4a06      	ldr	r2, [pc, #24]	@ (80045dc <vTaskSwitchContext+0xb0>)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6013      	str	r3, [r2, #0]
}
 80045c8:	bf00      	nop
 80045ca:	3714      	adds	r7, #20
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr
 80045d4:	20000e94 	.word	0x20000e94
 80045d8:	20000e80 	.word	0x20000e80
 80045dc:	20000e74 	.word	0x20000e74
 80045e0:	2000099c 	.word	0x2000099c
 80045e4:	20000998 	.word	0x20000998

080045e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b084      	sub	sp, #16
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d10b      	bne.n	8004610 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80045f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045fc:	f383 8811 	msr	BASEPRI, r3
 8004600:	f3bf 8f6f 	isb	sy
 8004604:	f3bf 8f4f 	dsb	sy
 8004608:	60fb      	str	r3, [r7, #12]
}
 800460a:	bf00      	nop
 800460c:	bf00      	nop
 800460e:	e7fd      	b.n	800460c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004610:	4b07      	ldr	r3, [pc, #28]	@ (8004630 <vTaskPlaceOnEventList+0x48>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	3318      	adds	r3, #24
 8004616:	4619      	mov	r1, r3
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f7fe fe6a 	bl	80032f2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800461e:	2101      	movs	r1, #1
 8004620:	6838      	ldr	r0, [r7, #0]
 8004622:	f000 fa81 	bl	8004b28 <prvAddCurrentTaskToDelayedList>
}
 8004626:	bf00      	nop
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	20000998 	.word	0x20000998

08004634 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004634:	b580      	push	{r7, lr}
 8004636:	b086      	sub	sp, #24
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d10b      	bne.n	800465e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800464a:	f383 8811 	msr	BASEPRI, r3
 800464e:	f3bf 8f6f 	isb	sy
 8004652:	f3bf 8f4f 	dsb	sy
 8004656:	617b      	str	r3, [r7, #20]
}
 8004658:	bf00      	nop
 800465a:	bf00      	nop
 800465c:	e7fd      	b.n	800465a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800465e:	4b0a      	ldr	r3, [pc, #40]	@ (8004688 <vTaskPlaceOnEventListRestricted+0x54>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	3318      	adds	r3, #24
 8004664:	4619      	mov	r1, r3
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	f7fe fe1f 	bl	80032aa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d002      	beq.n	8004678 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004672:	f04f 33ff 	mov.w	r3, #4294967295
 8004676:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004678:	6879      	ldr	r1, [r7, #4]
 800467a:	68b8      	ldr	r0, [r7, #8]
 800467c:	f000 fa54 	bl	8004b28 <prvAddCurrentTaskToDelayedList>
	}
 8004680:	bf00      	nop
 8004682:	3718      	adds	r7, #24
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	20000998 	.word	0x20000998

0800468c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b086      	sub	sp, #24
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d10b      	bne.n	80046ba <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80046a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046a6:	f383 8811 	msr	BASEPRI, r3
 80046aa:	f3bf 8f6f 	isb	sy
 80046ae:	f3bf 8f4f 	dsb	sy
 80046b2:	60fb      	str	r3, [r7, #12]
}
 80046b4:	bf00      	nop
 80046b6:	bf00      	nop
 80046b8:	e7fd      	b.n	80046b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	3318      	adds	r3, #24
 80046be:	4618      	mov	r0, r3
 80046c0:	f7fe fe50 	bl	8003364 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046c4:	4b1d      	ldr	r3, [pc, #116]	@ (800473c <xTaskRemoveFromEventList+0xb0>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d11d      	bne.n	8004708 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	3304      	adds	r3, #4
 80046d0:	4618      	mov	r0, r3
 80046d2:	f7fe fe47 	bl	8003364 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046da:	4b19      	ldr	r3, [pc, #100]	@ (8004740 <xTaskRemoveFromEventList+0xb4>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d903      	bls.n	80046ea <xTaskRemoveFromEventList+0x5e>
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046e6:	4a16      	ldr	r2, [pc, #88]	@ (8004740 <xTaskRemoveFromEventList+0xb4>)
 80046e8:	6013      	str	r3, [r2, #0]
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046ee:	4613      	mov	r3, r2
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	4413      	add	r3, r2
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	4a13      	ldr	r2, [pc, #76]	@ (8004744 <xTaskRemoveFromEventList+0xb8>)
 80046f8:	441a      	add	r2, r3
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	3304      	adds	r3, #4
 80046fe:	4619      	mov	r1, r3
 8004700:	4610      	mov	r0, r2
 8004702:	f7fe fdd2 	bl	80032aa <vListInsertEnd>
 8004706:	e005      	b.n	8004714 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	3318      	adds	r3, #24
 800470c:	4619      	mov	r1, r3
 800470e:	480e      	ldr	r0, [pc, #56]	@ (8004748 <xTaskRemoveFromEventList+0xbc>)
 8004710:	f7fe fdcb 	bl	80032aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004718:	4b0c      	ldr	r3, [pc, #48]	@ (800474c <xTaskRemoveFromEventList+0xc0>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800471e:	429a      	cmp	r2, r3
 8004720:	d905      	bls.n	800472e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004722:	2301      	movs	r3, #1
 8004724:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004726:	4b0a      	ldr	r3, [pc, #40]	@ (8004750 <xTaskRemoveFromEventList+0xc4>)
 8004728:	2201      	movs	r2, #1
 800472a:	601a      	str	r2, [r3, #0]
 800472c:	e001      	b.n	8004732 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800472e:	2300      	movs	r3, #0
 8004730:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004732:	697b      	ldr	r3, [r7, #20]
}
 8004734:	4618      	mov	r0, r3
 8004736:	3718      	adds	r7, #24
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}
 800473c:	20000e94 	.word	0x20000e94
 8004740:	20000e74 	.word	0x20000e74
 8004744:	2000099c 	.word	0x2000099c
 8004748:	20000e2c 	.word	0x20000e2c
 800474c:	20000998 	.word	0x20000998
 8004750:	20000e80 	.word	0x20000e80

08004754 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004754:	b480      	push	{r7}
 8004756:	b083      	sub	sp, #12
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800475c:	4b06      	ldr	r3, [pc, #24]	@ (8004778 <vTaskInternalSetTimeOutState+0x24>)
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004764:	4b05      	ldr	r3, [pc, #20]	@ (800477c <vTaskInternalSetTimeOutState+0x28>)
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	605a      	str	r2, [r3, #4]
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr
 8004778:	20000e84 	.word	0x20000e84
 800477c:	20000e70 	.word	0x20000e70

08004780 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b088      	sub	sp, #32
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d10b      	bne.n	80047a8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004794:	f383 8811 	msr	BASEPRI, r3
 8004798:	f3bf 8f6f 	isb	sy
 800479c:	f3bf 8f4f 	dsb	sy
 80047a0:	613b      	str	r3, [r7, #16]
}
 80047a2:	bf00      	nop
 80047a4:	bf00      	nop
 80047a6:	e7fd      	b.n	80047a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d10b      	bne.n	80047c6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80047ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047b2:	f383 8811 	msr	BASEPRI, r3
 80047b6:	f3bf 8f6f 	isb	sy
 80047ba:	f3bf 8f4f 	dsb	sy
 80047be:	60fb      	str	r3, [r7, #12]
}
 80047c0:	bf00      	nop
 80047c2:	bf00      	nop
 80047c4:	e7fd      	b.n	80047c2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80047c6:	f000 fe8f 	bl	80054e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80047ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004840 <xTaskCheckForTimeOut+0xc0>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	1ad3      	subs	r3, r2, r3
 80047d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e2:	d102      	bne.n	80047ea <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80047e4:	2300      	movs	r3, #0
 80047e6:	61fb      	str	r3, [r7, #28]
 80047e8:	e023      	b.n	8004832 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	4b15      	ldr	r3, [pc, #84]	@ (8004844 <xTaskCheckForTimeOut+0xc4>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d007      	beq.n	8004806 <xTaskCheckForTimeOut+0x86>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	69ba      	ldr	r2, [r7, #24]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d302      	bcc.n	8004806 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004800:	2301      	movs	r3, #1
 8004802:	61fb      	str	r3, [r7, #28]
 8004804:	e015      	b.n	8004832 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	697a      	ldr	r2, [r7, #20]
 800480c:	429a      	cmp	r2, r3
 800480e:	d20b      	bcs.n	8004828 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	1ad2      	subs	r2, r2, r3
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f7ff ff99 	bl	8004754 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004822:	2300      	movs	r3, #0
 8004824:	61fb      	str	r3, [r7, #28]
 8004826:	e004      	b.n	8004832 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	2200      	movs	r2, #0
 800482c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800482e:	2301      	movs	r3, #1
 8004830:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004832:	f000 fe8b 	bl	800554c <vPortExitCritical>

	return xReturn;
 8004836:	69fb      	ldr	r3, [r7, #28]
}
 8004838:	4618      	mov	r0, r3
 800483a:	3720      	adds	r7, #32
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}
 8004840:	20000e70 	.word	0x20000e70
 8004844:	20000e84 	.word	0x20000e84

08004848 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800484c:	4b03      	ldr	r3, [pc, #12]	@ (800485c <vTaskMissedYield+0x14>)
 800484e:	2201      	movs	r2, #1
 8004850:	601a      	str	r2, [r3, #0]
}
 8004852:	bf00      	nop
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr
 800485c:	20000e80 	.word	0x20000e80

08004860 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004868:	f000 f852 	bl	8004910 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800486c:	4b06      	ldr	r3, [pc, #24]	@ (8004888 <prvIdleTask+0x28>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d9f9      	bls.n	8004868 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004874:	4b05      	ldr	r3, [pc, #20]	@ (800488c <prvIdleTask+0x2c>)
 8004876:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800487a:	601a      	str	r2, [r3, #0]
 800487c:	f3bf 8f4f 	dsb	sy
 8004880:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004884:	e7f0      	b.n	8004868 <prvIdleTask+0x8>
 8004886:	bf00      	nop
 8004888:	2000099c 	.word	0x2000099c
 800488c:	e000ed04 	.word	0xe000ed04

08004890 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004896:	2300      	movs	r3, #0
 8004898:	607b      	str	r3, [r7, #4]
 800489a:	e00c      	b.n	80048b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	4613      	mov	r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	4413      	add	r3, r2
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	4a12      	ldr	r2, [pc, #72]	@ (80048f0 <prvInitialiseTaskLists+0x60>)
 80048a8:	4413      	add	r3, r2
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7fe fcd0 	bl	8003250 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	3301      	adds	r3, #1
 80048b4:	607b      	str	r3, [r7, #4]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2b37      	cmp	r3, #55	@ 0x37
 80048ba:	d9ef      	bls.n	800489c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80048bc:	480d      	ldr	r0, [pc, #52]	@ (80048f4 <prvInitialiseTaskLists+0x64>)
 80048be:	f7fe fcc7 	bl	8003250 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80048c2:	480d      	ldr	r0, [pc, #52]	@ (80048f8 <prvInitialiseTaskLists+0x68>)
 80048c4:	f7fe fcc4 	bl	8003250 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80048c8:	480c      	ldr	r0, [pc, #48]	@ (80048fc <prvInitialiseTaskLists+0x6c>)
 80048ca:	f7fe fcc1 	bl	8003250 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80048ce:	480c      	ldr	r0, [pc, #48]	@ (8004900 <prvInitialiseTaskLists+0x70>)
 80048d0:	f7fe fcbe 	bl	8003250 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80048d4:	480b      	ldr	r0, [pc, #44]	@ (8004904 <prvInitialiseTaskLists+0x74>)
 80048d6:	f7fe fcbb 	bl	8003250 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80048da:	4b0b      	ldr	r3, [pc, #44]	@ (8004908 <prvInitialiseTaskLists+0x78>)
 80048dc:	4a05      	ldr	r2, [pc, #20]	@ (80048f4 <prvInitialiseTaskLists+0x64>)
 80048de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80048e0:	4b0a      	ldr	r3, [pc, #40]	@ (800490c <prvInitialiseTaskLists+0x7c>)
 80048e2:	4a05      	ldr	r2, [pc, #20]	@ (80048f8 <prvInitialiseTaskLists+0x68>)
 80048e4:	601a      	str	r2, [r3, #0]
}
 80048e6:	bf00      	nop
 80048e8:	3708      	adds	r7, #8
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	2000099c 	.word	0x2000099c
 80048f4:	20000dfc 	.word	0x20000dfc
 80048f8:	20000e10 	.word	0x20000e10
 80048fc:	20000e2c 	.word	0x20000e2c
 8004900:	20000e40 	.word	0x20000e40
 8004904:	20000e58 	.word	0x20000e58
 8004908:	20000e24 	.word	0x20000e24
 800490c:	20000e28 	.word	0x20000e28

08004910 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b082      	sub	sp, #8
 8004914:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004916:	e019      	b.n	800494c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004918:	f000 fde6 	bl	80054e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800491c:	4b10      	ldr	r3, [pc, #64]	@ (8004960 <prvCheckTasksWaitingTermination+0x50>)
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	3304      	adds	r3, #4
 8004928:	4618      	mov	r0, r3
 800492a:	f7fe fd1b 	bl	8003364 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800492e:	4b0d      	ldr	r3, [pc, #52]	@ (8004964 <prvCheckTasksWaitingTermination+0x54>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	3b01      	subs	r3, #1
 8004934:	4a0b      	ldr	r2, [pc, #44]	@ (8004964 <prvCheckTasksWaitingTermination+0x54>)
 8004936:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004938:	4b0b      	ldr	r3, [pc, #44]	@ (8004968 <prvCheckTasksWaitingTermination+0x58>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	3b01      	subs	r3, #1
 800493e:	4a0a      	ldr	r2, [pc, #40]	@ (8004968 <prvCheckTasksWaitingTermination+0x58>)
 8004940:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004942:	f000 fe03 	bl	800554c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 f810 	bl	800496c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800494c:	4b06      	ldr	r3, [pc, #24]	@ (8004968 <prvCheckTasksWaitingTermination+0x58>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d1e1      	bne.n	8004918 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004954:	bf00      	nop
 8004956:	bf00      	nop
 8004958:	3708      	adds	r7, #8
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	20000e40 	.word	0x20000e40
 8004964:	20000e6c 	.word	0x20000e6c
 8004968:	20000e54 	.word	0x20000e54

0800496c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800497a:	2b00      	cmp	r3, #0
 800497c:	d108      	bne.n	8004990 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004982:	4618      	mov	r0, r3
 8004984:	f000 ffa0 	bl	80058c8 <vPortFree>
				vPortFree( pxTCB );
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 ff9d 	bl	80058c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800498e:	e019      	b.n	80049c4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004996:	2b01      	cmp	r3, #1
 8004998:	d103      	bne.n	80049a2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 ff94 	bl	80058c8 <vPortFree>
	}
 80049a0:	e010      	b.n	80049c4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80049a8:	2b02      	cmp	r3, #2
 80049aa:	d00b      	beq.n	80049c4 <prvDeleteTCB+0x58>
	__asm volatile
 80049ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b0:	f383 8811 	msr	BASEPRI, r3
 80049b4:	f3bf 8f6f 	isb	sy
 80049b8:	f3bf 8f4f 	dsb	sy
 80049bc:	60fb      	str	r3, [r7, #12]
}
 80049be:	bf00      	nop
 80049c0:	bf00      	nop
 80049c2:	e7fd      	b.n	80049c0 <prvDeleteTCB+0x54>
	}
 80049c4:	bf00      	nop
 80049c6:	3710      	adds	r7, #16
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80049cc:	b480      	push	{r7}
 80049ce:	b083      	sub	sp, #12
 80049d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80049d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004a04 <prvResetNextTaskUnblockTime+0x38>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d104      	bne.n	80049e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80049dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004a08 <prvResetNextTaskUnblockTime+0x3c>)
 80049de:	f04f 32ff 	mov.w	r2, #4294967295
 80049e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80049e4:	e008      	b.n	80049f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049e6:	4b07      	ldr	r3, [pc, #28]	@ (8004a04 <prvResetNextTaskUnblockTime+0x38>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	4a04      	ldr	r2, [pc, #16]	@ (8004a08 <prvResetNextTaskUnblockTime+0x3c>)
 80049f6:	6013      	str	r3, [r2, #0]
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr
 8004a04:	20000e24 	.word	0x20000e24
 8004a08:	20000e8c 	.word	0x20000e8c

08004a0c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004a12:	4b0b      	ldr	r3, [pc, #44]	@ (8004a40 <xTaskGetSchedulerState+0x34>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d102      	bne.n	8004a20 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	607b      	str	r3, [r7, #4]
 8004a1e:	e008      	b.n	8004a32 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a20:	4b08      	ldr	r3, [pc, #32]	@ (8004a44 <xTaskGetSchedulerState+0x38>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d102      	bne.n	8004a2e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004a28:	2302      	movs	r3, #2
 8004a2a:	607b      	str	r3, [r7, #4]
 8004a2c:	e001      	b.n	8004a32 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004a32:	687b      	ldr	r3, [r7, #4]
	}
 8004a34:	4618      	mov	r0, r3
 8004a36:	370c      	adds	r7, #12
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr
 8004a40:	20000e78 	.word	0x20000e78
 8004a44:	20000e94 	.word	0x20000e94

08004a48 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b086      	sub	sp, #24
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004a54:	2300      	movs	r3, #0
 8004a56:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d058      	beq.n	8004b10 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004a5e:	4b2f      	ldr	r3, [pc, #188]	@ (8004b1c <xTaskPriorityDisinherit+0xd4>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d00b      	beq.n	8004a80 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a6c:	f383 8811 	msr	BASEPRI, r3
 8004a70:	f3bf 8f6f 	isb	sy
 8004a74:	f3bf 8f4f 	dsb	sy
 8004a78:	60fb      	str	r3, [r7, #12]
}
 8004a7a:	bf00      	nop
 8004a7c:	bf00      	nop
 8004a7e:	e7fd      	b.n	8004a7c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d10b      	bne.n	8004aa0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a8c:	f383 8811 	msr	BASEPRI, r3
 8004a90:	f3bf 8f6f 	isb	sy
 8004a94:	f3bf 8f4f 	dsb	sy
 8004a98:	60bb      	str	r3, [r7, #8]
}
 8004a9a:	bf00      	nop
 8004a9c:	bf00      	nop
 8004a9e:	e7fd      	b.n	8004a9c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aa4:	1e5a      	subs	r2, r3, #1
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d02c      	beq.n	8004b10 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d128      	bne.n	8004b10 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	3304      	adds	r3, #4
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7fe fc4e 	bl	8003364 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8004b20 <xTaskPriorityDisinherit+0xd8>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d903      	bls.n	8004af0 <xTaskPriorityDisinherit+0xa8>
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aec:	4a0c      	ldr	r2, [pc, #48]	@ (8004b20 <xTaskPriorityDisinherit+0xd8>)
 8004aee:	6013      	str	r3, [r2, #0]
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004af4:	4613      	mov	r3, r2
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	4413      	add	r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	4a09      	ldr	r2, [pc, #36]	@ (8004b24 <xTaskPriorityDisinherit+0xdc>)
 8004afe:	441a      	add	r2, r3
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	3304      	adds	r3, #4
 8004b04:	4619      	mov	r1, r3
 8004b06:	4610      	mov	r0, r2
 8004b08:	f7fe fbcf 	bl	80032aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004b10:	697b      	ldr	r3, [r7, #20]
	}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3718      	adds	r7, #24
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	20000998 	.word	0x20000998
 8004b20:	20000e74 	.word	0x20000e74
 8004b24:	2000099c 	.word	0x2000099c

08004b28 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004b32:	4b21      	ldr	r3, [pc, #132]	@ (8004bb8 <prvAddCurrentTaskToDelayedList+0x90>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004b38:	4b20      	ldr	r3, [pc, #128]	@ (8004bbc <prvAddCurrentTaskToDelayedList+0x94>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	3304      	adds	r3, #4
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f7fe fc10 	bl	8003364 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b4a:	d10a      	bne.n	8004b62 <prvAddCurrentTaskToDelayedList+0x3a>
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d007      	beq.n	8004b62 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b52:	4b1a      	ldr	r3, [pc, #104]	@ (8004bbc <prvAddCurrentTaskToDelayedList+0x94>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	3304      	adds	r3, #4
 8004b58:	4619      	mov	r1, r3
 8004b5a:	4819      	ldr	r0, [pc, #100]	@ (8004bc0 <prvAddCurrentTaskToDelayedList+0x98>)
 8004b5c:	f7fe fba5 	bl	80032aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004b60:	e026      	b.n	8004bb0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	4413      	add	r3, r2
 8004b68:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004b6a:	4b14      	ldr	r3, [pc, #80]	@ (8004bbc <prvAddCurrentTaskToDelayedList+0x94>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	68ba      	ldr	r2, [r7, #8]
 8004b70:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d209      	bcs.n	8004b8e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b7a:	4b12      	ldr	r3, [pc, #72]	@ (8004bc4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	4b0f      	ldr	r3, [pc, #60]	@ (8004bbc <prvAddCurrentTaskToDelayedList+0x94>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	3304      	adds	r3, #4
 8004b84:	4619      	mov	r1, r3
 8004b86:	4610      	mov	r0, r2
 8004b88:	f7fe fbb3 	bl	80032f2 <vListInsert>
}
 8004b8c:	e010      	b.n	8004bb0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8004bc8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	4b0a      	ldr	r3, [pc, #40]	@ (8004bbc <prvAddCurrentTaskToDelayedList+0x94>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	3304      	adds	r3, #4
 8004b98:	4619      	mov	r1, r3
 8004b9a:	4610      	mov	r0, r2
 8004b9c:	f7fe fba9 	bl	80032f2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8004bcc <prvAddCurrentTaskToDelayedList+0xa4>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68ba      	ldr	r2, [r7, #8]
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d202      	bcs.n	8004bb0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004baa:	4a08      	ldr	r2, [pc, #32]	@ (8004bcc <prvAddCurrentTaskToDelayedList+0xa4>)
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	6013      	str	r3, [r2, #0]
}
 8004bb0:	bf00      	nop
 8004bb2:	3710      	adds	r7, #16
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	20000e70 	.word	0x20000e70
 8004bbc:	20000998 	.word	0x20000998
 8004bc0:	20000e58 	.word	0x20000e58
 8004bc4:	20000e28 	.word	0x20000e28
 8004bc8:	20000e24 	.word	0x20000e24
 8004bcc:	20000e8c 	.word	0x20000e8c

08004bd0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b08a      	sub	sp, #40	@ 0x28
 8004bd4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004bda:	f000 fb13 	bl	8005204 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004bde:	4b1d      	ldr	r3, [pc, #116]	@ (8004c54 <xTimerCreateTimerTask+0x84>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d021      	beq.n	8004c2a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004be6:	2300      	movs	r3, #0
 8004be8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004bea:	2300      	movs	r3, #0
 8004bec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004bee:	1d3a      	adds	r2, r7, #4
 8004bf0:	f107 0108 	add.w	r1, r7, #8
 8004bf4:	f107 030c 	add.w	r3, r7, #12
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	f7fe fb0f 	bl	800321c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004bfe:	6879      	ldr	r1, [r7, #4]
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	9202      	str	r2, [sp, #8]
 8004c06:	9301      	str	r3, [sp, #4]
 8004c08:	2302      	movs	r3, #2
 8004c0a:	9300      	str	r3, [sp, #0]
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	460a      	mov	r2, r1
 8004c10:	4911      	ldr	r1, [pc, #68]	@ (8004c58 <xTimerCreateTimerTask+0x88>)
 8004c12:	4812      	ldr	r0, [pc, #72]	@ (8004c5c <xTimerCreateTimerTask+0x8c>)
 8004c14:	f7ff f906 	bl	8003e24 <xTaskCreateStatic>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	4a11      	ldr	r2, [pc, #68]	@ (8004c60 <xTimerCreateTimerTask+0x90>)
 8004c1c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004c1e:	4b10      	ldr	r3, [pc, #64]	@ (8004c60 <xTimerCreateTimerTask+0x90>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d001      	beq.n	8004c2a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004c26:	2301      	movs	r3, #1
 8004c28:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d10b      	bne.n	8004c48 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c34:	f383 8811 	msr	BASEPRI, r3
 8004c38:	f3bf 8f6f 	isb	sy
 8004c3c:	f3bf 8f4f 	dsb	sy
 8004c40:	613b      	str	r3, [r7, #16]
}
 8004c42:	bf00      	nop
 8004c44:	bf00      	nop
 8004c46:	e7fd      	b.n	8004c44 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004c48:	697b      	ldr	r3, [r7, #20]
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3718      	adds	r7, #24
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	20000ec8 	.word	0x20000ec8
 8004c58:	080084d8 	.word	0x080084d8
 8004c5c:	08004d9d 	.word	0x08004d9d
 8004c60:	20000ecc 	.word	0x20000ecc

08004c64 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b08a      	sub	sp, #40	@ 0x28
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
 8004c70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004c72:	2300      	movs	r3, #0
 8004c74:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d10b      	bne.n	8004c94 <xTimerGenericCommand+0x30>
	__asm volatile
 8004c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c80:	f383 8811 	msr	BASEPRI, r3
 8004c84:	f3bf 8f6f 	isb	sy
 8004c88:	f3bf 8f4f 	dsb	sy
 8004c8c:	623b      	str	r3, [r7, #32]
}
 8004c8e:	bf00      	nop
 8004c90:	bf00      	nop
 8004c92:	e7fd      	b.n	8004c90 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004c94:	4b19      	ldr	r3, [pc, #100]	@ (8004cfc <xTimerGenericCommand+0x98>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d02a      	beq.n	8004cf2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	2b05      	cmp	r3, #5
 8004cac:	dc18      	bgt.n	8004ce0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004cae:	f7ff fead 	bl	8004a0c <xTaskGetSchedulerState>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d109      	bne.n	8004ccc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004cb8:	4b10      	ldr	r3, [pc, #64]	@ (8004cfc <xTimerGenericCommand+0x98>)
 8004cba:	6818      	ldr	r0, [r3, #0]
 8004cbc:	f107 0110 	add.w	r1, r7, #16
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cc4:	f7fe fcbe 	bl	8003644 <xQueueGenericSend>
 8004cc8:	6278      	str	r0, [r7, #36]	@ 0x24
 8004cca:	e012      	b.n	8004cf2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8004cfc <xTimerGenericCommand+0x98>)
 8004cce:	6818      	ldr	r0, [r3, #0]
 8004cd0:	f107 0110 	add.w	r1, r7, #16
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f7fe fcb4 	bl	8003644 <xQueueGenericSend>
 8004cdc:	6278      	str	r0, [r7, #36]	@ 0x24
 8004cde:	e008      	b.n	8004cf2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004ce0:	4b06      	ldr	r3, [pc, #24]	@ (8004cfc <xTimerGenericCommand+0x98>)
 8004ce2:	6818      	ldr	r0, [r3, #0]
 8004ce4:	f107 0110 	add.w	r1, r7, #16
 8004ce8:	2300      	movs	r3, #0
 8004cea:	683a      	ldr	r2, [r7, #0]
 8004cec:	f7fe fdac 	bl	8003848 <xQueueGenericSendFromISR>
 8004cf0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3728      	adds	r7, #40	@ 0x28
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	20000ec8 	.word	0x20000ec8

08004d00 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b088      	sub	sp, #32
 8004d04:	af02      	add	r7, sp, #8
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d0a:	4b23      	ldr	r3, [pc, #140]	@ (8004d98 <prvProcessExpiredTimer+0x98>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	3304      	adds	r3, #4
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f7fe fb23 	bl	8003364 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004d24:	f003 0304 	and.w	r3, r3, #4
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d023      	beq.n	8004d74 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	699a      	ldr	r2, [r3, #24]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	18d1      	adds	r1, r2, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	683a      	ldr	r2, [r7, #0]
 8004d38:	6978      	ldr	r0, [r7, #20]
 8004d3a:	f000 f8d5 	bl	8004ee8 <prvInsertTimerInActiveList>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d020      	beq.n	8004d86 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004d44:	2300      	movs	r3, #0
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	2300      	movs	r3, #0
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	2100      	movs	r1, #0
 8004d4e:	6978      	ldr	r0, [r7, #20]
 8004d50:	f7ff ff88 	bl	8004c64 <xTimerGenericCommand>
 8004d54:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d114      	bne.n	8004d86 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d60:	f383 8811 	msr	BASEPRI, r3
 8004d64:	f3bf 8f6f 	isb	sy
 8004d68:	f3bf 8f4f 	dsb	sy
 8004d6c:	60fb      	str	r3, [r7, #12]
}
 8004d6e:	bf00      	nop
 8004d70:	bf00      	nop
 8004d72:	e7fd      	b.n	8004d70 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004d74:	697b      	ldr	r3, [r7, #20]
 8004d76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004d7a:	f023 0301 	bic.w	r3, r3, #1
 8004d7e:	b2da      	uxtb	r2, r3
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	6a1b      	ldr	r3, [r3, #32]
 8004d8a:	6978      	ldr	r0, [r7, #20]
 8004d8c:	4798      	blx	r3
}
 8004d8e:	bf00      	nop
 8004d90:	3718      	adds	r7, #24
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	20000ec0 	.word	0x20000ec0

08004d9c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004da4:	f107 0308 	add.w	r3, r7, #8
 8004da8:	4618      	mov	r0, r3
 8004daa:	f000 f859 	bl	8004e60 <prvGetNextExpireTime>
 8004dae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	4619      	mov	r1, r3
 8004db4:	68f8      	ldr	r0, [r7, #12]
 8004db6:	f000 f805 	bl	8004dc4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004dba:	f000 f8d7 	bl	8004f6c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004dbe:	bf00      	nop
 8004dc0:	e7f0      	b.n	8004da4 <prvTimerTask+0x8>
	...

08004dc4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004dce:	f7ff fa37 	bl	8004240 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004dd2:	f107 0308 	add.w	r3, r7, #8
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f000 f866 	bl	8004ea8 <prvSampleTimeNow>
 8004ddc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d130      	bne.n	8004e46 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d10a      	bne.n	8004e00 <prvProcessTimerOrBlockTask+0x3c>
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d806      	bhi.n	8004e00 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004df2:	f7ff fa33 	bl	800425c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004df6:	68f9      	ldr	r1, [r7, #12]
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f7ff ff81 	bl	8004d00 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004dfe:	e024      	b.n	8004e4a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d008      	beq.n	8004e18 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004e06:	4b13      	ldr	r3, [pc, #76]	@ (8004e54 <prvProcessTimerOrBlockTask+0x90>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d101      	bne.n	8004e14 <prvProcessTimerOrBlockTask+0x50>
 8004e10:	2301      	movs	r3, #1
 8004e12:	e000      	b.n	8004e16 <prvProcessTimerOrBlockTask+0x52>
 8004e14:	2300      	movs	r3, #0
 8004e16:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004e18:	4b0f      	ldr	r3, [pc, #60]	@ (8004e58 <prvProcessTimerOrBlockTask+0x94>)
 8004e1a:	6818      	ldr	r0, [r3, #0]
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	683a      	ldr	r2, [r7, #0]
 8004e24:	4619      	mov	r1, r3
 8004e26:	f7fe ffc9 	bl	8003dbc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004e2a:	f7ff fa17 	bl	800425c <xTaskResumeAll>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d10a      	bne.n	8004e4a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004e34:	4b09      	ldr	r3, [pc, #36]	@ (8004e5c <prvProcessTimerOrBlockTask+0x98>)
 8004e36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e3a:	601a      	str	r2, [r3, #0]
 8004e3c:	f3bf 8f4f 	dsb	sy
 8004e40:	f3bf 8f6f 	isb	sy
}
 8004e44:	e001      	b.n	8004e4a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004e46:	f7ff fa09 	bl	800425c <xTaskResumeAll>
}
 8004e4a:	bf00      	nop
 8004e4c:	3710      	adds	r7, #16
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}
 8004e52:	bf00      	nop
 8004e54:	20000ec4 	.word	0x20000ec4
 8004e58:	20000ec8 	.word	0x20000ec8
 8004e5c:	e000ed04 	.word	0xe000ed04

08004e60 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004e68:	4b0e      	ldr	r3, [pc, #56]	@ (8004ea4 <prvGetNextExpireTime+0x44>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d101      	bne.n	8004e76 <prvGetNextExpireTime+0x16>
 8004e72:	2201      	movs	r2, #1
 8004e74:	e000      	b.n	8004e78 <prvGetNextExpireTime+0x18>
 8004e76:	2200      	movs	r2, #0
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d105      	bne.n	8004e90 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004e84:	4b07      	ldr	r3, [pc, #28]	@ (8004ea4 <prvGetNextExpireTime+0x44>)
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	60fb      	str	r3, [r7, #12]
 8004e8e:	e001      	b.n	8004e94 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004e90:	2300      	movs	r3, #0
 8004e92:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004e94:	68fb      	ldr	r3, [r7, #12]
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3714      	adds	r7, #20
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr
 8004ea2:	bf00      	nop
 8004ea4:	20000ec0 	.word	0x20000ec0

08004ea8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004eb0:	f7ff fa72 	bl	8004398 <xTaskGetTickCount>
 8004eb4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee4 <prvSampleTimeNow+0x3c>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	68fa      	ldr	r2, [r7, #12]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d205      	bcs.n	8004ecc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004ec0:	f000 f93a 	bl	8005138 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	601a      	str	r2, [r3, #0]
 8004eca:	e002      	b.n	8004ed2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004ed2:	4a04      	ldr	r2, [pc, #16]	@ (8004ee4 <prvSampleTimeNow+0x3c>)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3710      	adds	r7, #16
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	20000ed0 	.word	0x20000ed0

08004ee8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	60f8      	str	r0, [r7, #12]
 8004ef0:	60b9      	str	r1, [r7, #8]
 8004ef2:	607a      	str	r2, [r7, #4]
 8004ef4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	68ba      	ldr	r2, [r7, #8]
 8004efe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	68fa      	ldr	r2, [r7, #12]
 8004f04:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004f06:	68ba      	ldr	r2, [r7, #8]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d812      	bhi.n	8004f34 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	1ad2      	subs	r2, r2, r3
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d302      	bcc.n	8004f22 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	617b      	str	r3, [r7, #20]
 8004f20:	e01b      	b.n	8004f5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004f22:	4b10      	ldr	r3, [pc, #64]	@ (8004f64 <prvInsertTimerInActiveList+0x7c>)
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	3304      	adds	r3, #4
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	4610      	mov	r0, r2
 8004f2e:	f7fe f9e0 	bl	80032f2 <vListInsert>
 8004f32:	e012      	b.n	8004f5a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d206      	bcs.n	8004f4a <prvInsertTimerInActiveList+0x62>
 8004f3c:	68ba      	ldr	r2, [r7, #8]
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d302      	bcc.n	8004f4a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004f44:	2301      	movs	r3, #1
 8004f46:	617b      	str	r3, [r7, #20]
 8004f48:	e007      	b.n	8004f5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004f4a:	4b07      	ldr	r3, [pc, #28]	@ (8004f68 <prvInsertTimerInActiveList+0x80>)
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	3304      	adds	r3, #4
 8004f52:	4619      	mov	r1, r3
 8004f54:	4610      	mov	r0, r2
 8004f56:	f7fe f9cc 	bl	80032f2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004f5a:	697b      	ldr	r3, [r7, #20]
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3718      	adds	r7, #24
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	20000ec4 	.word	0x20000ec4
 8004f68:	20000ec0 	.word	0x20000ec0

08004f6c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b08e      	sub	sp, #56	@ 0x38
 8004f70:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004f72:	e0ce      	b.n	8005112 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	da19      	bge.n	8004fae <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004f7a:	1d3b      	adds	r3, r7, #4
 8004f7c:	3304      	adds	r3, #4
 8004f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d10b      	bne.n	8004f9e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f8a:	f383 8811 	msr	BASEPRI, r3
 8004f8e:	f3bf 8f6f 	isb	sy
 8004f92:	f3bf 8f4f 	dsb	sy
 8004f96:	61fb      	str	r3, [r7, #28]
}
 8004f98:	bf00      	nop
 8004f9a:	bf00      	nop
 8004f9c:	e7fd      	b.n	8004f9a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fa4:	6850      	ldr	r0, [r2, #4]
 8004fa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fa8:	6892      	ldr	r2, [r2, #8]
 8004faa:	4611      	mov	r1, r2
 8004fac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	f2c0 80ae 	blt.w	8005112 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fbc:	695b      	ldr	r3, [r3, #20]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d004      	beq.n	8004fcc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc4:	3304      	adds	r3, #4
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fe f9cc 	bl	8003364 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004fcc:	463b      	mov	r3, r7
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f7ff ff6a 	bl	8004ea8 <prvSampleTimeNow>
 8004fd4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2b09      	cmp	r3, #9
 8004fda:	f200 8097 	bhi.w	800510c <prvProcessReceivedCommands+0x1a0>
 8004fde:	a201      	add	r2, pc, #4	@ (adr r2, 8004fe4 <prvProcessReceivedCommands+0x78>)
 8004fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe4:	0800500d 	.word	0x0800500d
 8004fe8:	0800500d 	.word	0x0800500d
 8004fec:	0800500d 	.word	0x0800500d
 8004ff0:	08005083 	.word	0x08005083
 8004ff4:	08005097 	.word	0x08005097
 8004ff8:	080050e3 	.word	0x080050e3
 8004ffc:	0800500d 	.word	0x0800500d
 8005000:	0800500d 	.word	0x0800500d
 8005004:	08005083 	.word	0x08005083
 8005008:	08005097 	.word	0x08005097
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800500c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800500e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005012:	f043 0301 	orr.w	r3, r3, #1
 8005016:	b2da      	uxtb	r2, r3
 8005018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800501a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800501e:	68ba      	ldr	r2, [r7, #8]
 8005020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	18d1      	adds	r1, r2, r3
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800502a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800502c:	f7ff ff5c 	bl	8004ee8 <prvInsertTimerInActiveList>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d06c      	beq.n	8005110 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005038:	6a1b      	ldr	r3, [r3, #32]
 800503a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800503c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800503e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005040:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b00      	cmp	r3, #0
 800504a:	d061      	beq.n	8005110 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800504c:	68ba      	ldr	r2, [r7, #8]
 800504e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	441a      	add	r2, r3
 8005054:	2300      	movs	r3, #0
 8005056:	9300      	str	r3, [sp, #0]
 8005058:	2300      	movs	r3, #0
 800505a:	2100      	movs	r1, #0
 800505c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800505e:	f7ff fe01 	bl	8004c64 <xTimerGenericCommand>
 8005062:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005064:	6a3b      	ldr	r3, [r7, #32]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d152      	bne.n	8005110 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800506a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800506e:	f383 8811 	msr	BASEPRI, r3
 8005072:	f3bf 8f6f 	isb	sy
 8005076:	f3bf 8f4f 	dsb	sy
 800507a:	61bb      	str	r3, [r7, #24]
}
 800507c:	bf00      	nop
 800507e:	bf00      	nop
 8005080:	e7fd      	b.n	800507e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005084:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005088:	f023 0301 	bic.w	r3, r3, #1
 800508c:	b2da      	uxtb	r2, r3
 800508e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005090:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005094:	e03d      	b.n	8005112 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005098:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800509c:	f043 0301 	orr.w	r3, r3, #1
 80050a0:	b2da      	uxtb	r2, r3
 80050a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80050a8:	68ba      	ldr	r2, [r7, #8]
 80050aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80050ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10b      	bne.n	80050ce <prvProcessReceivedCommands+0x162>
	__asm volatile
 80050b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ba:	f383 8811 	msr	BASEPRI, r3
 80050be:	f3bf 8f6f 	isb	sy
 80050c2:	f3bf 8f4f 	dsb	sy
 80050c6:	617b      	str	r3, [r7, #20]
}
 80050c8:	bf00      	nop
 80050ca:	bf00      	nop
 80050cc:	e7fd      	b.n	80050ca <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80050ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050d0:	699a      	ldr	r2, [r3, #24]
 80050d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d4:	18d1      	adds	r1, r2, r3
 80050d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050dc:	f7ff ff04 	bl	8004ee8 <prvInsertTimerInActiveList>
					break;
 80050e0:	e017      	b.n	8005112 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80050e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80050e8:	f003 0302 	and.w	r3, r3, #2
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d103      	bne.n	80050f8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80050f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050f2:	f000 fbe9 	bl	80058c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80050f6:	e00c      	b.n	8005112 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80050f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80050fe:	f023 0301 	bic.w	r3, r3, #1
 8005102:	b2da      	uxtb	r2, r3
 8005104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005106:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800510a:	e002      	b.n	8005112 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800510c:	bf00      	nop
 800510e:	e000      	b.n	8005112 <prvProcessReceivedCommands+0x1a6>
					break;
 8005110:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005112:	4b08      	ldr	r3, [pc, #32]	@ (8005134 <prvProcessReceivedCommands+0x1c8>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	1d39      	adds	r1, r7, #4
 8005118:	2200      	movs	r2, #0
 800511a:	4618      	mov	r0, r3
 800511c:	f7fe fc32 	bl	8003984 <xQueueReceive>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	f47f af26 	bne.w	8004f74 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005128:	bf00      	nop
 800512a:	bf00      	nop
 800512c:	3730      	adds	r7, #48	@ 0x30
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	20000ec8 	.word	0x20000ec8

08005138 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b088      	sub	sp, #32
 800513c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800513e:	e049      	b.n	80051d4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005140:	4b2e      	ldr	r3, [pc, #184]	@ (80051fc <prvSwitchTimerLists+0xc4>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800514a:	4b2c      	ldr	r3, [pc, #176]	@ (80051fc <prvSwitchTimerLists+0xc4>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	3304      	adds	r3, #4
 8005158:	4618      	mov	r0, r3
 800515a:	f7fe f903 	bl	8003364 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6a1b      	ldr	r3, [r3, #32]
 8005162:	68f8      	ldr	r0, [r7, #12]
 8005164:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800516c:	f003 0304 	and.w	r3, r3, #4
 8005170:	2b00      	cmp	r3, #0
 8005172:	d02f      	beq.n	80051d4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	699b      	ldr	r3, [r3, #24]
 8005178:	693a      	ldr	r2, [r7, #16]
 800517a:	4413      	add	r3, r2
 800517c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800517e:	68ba      	ldr	r2, [r7, #8]
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	429a      	cmp	r2, r3
 8005184:	d90e      	bls.n	80051a4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	68fa      	ldr	r2, [r7, #12]
 8005190:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005192:	4b1a      	ldr	r3, [pc, #104]	@ (80051fc <prvSwitchTimerLists+0xc4>)
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	3304      	adds	r3, #4
 800519a:	4619      	mov	r1, r3
 800519c:	4610      	mov	r0, r2
 800519e:	f7fe f8a8 	bl	80032f2 <vListInsert>
 80051a2:	e017      	b.n	80051d4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80051a4:	2300      	movs	r3, #0
 80051a6:	9300      	str	r3, [sp, #0]
 80051a8:	2300      	movs	r3, #0
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	2100      	movs	r1, #0
 80051ae:	68f8      	ldr	r0, [r7, #12]
 80051b0:	f7ff fd58 	bl	8004c64 <xTimerGenericCommand>
 80051b4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d10b      	bne.n	80051d4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80051bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c0:	f383 8811 	msr	BASEPRI, r3
 80051c4:	f3bf 8f6f 	isb	sy
 80051c8:	f3bf 8f4f 	dsb	sy
 80051cc:	603b      	str	r3, [r7, #0]
}
 80051ce:	bf00      	nop
 80051d0:	bf00      	nop
 80051d2:	e7fd      	b.n	80051d0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80051d4:	4b09      	ldr	r3, [pc, #36]	@ (80051fc <prvSwitchTimerLists+0xc4>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d1b0      	bne.n	8005140 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80051de:	4b07      	ldr	r3, [pc, #28]	@ (80051fc <prvSwitchTimerLists+0xc4>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80051e4:	4b06      	ldr	r3, [pc, #24]	@ (8005200 <prvSwitchTimerLists+0xc8>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a04      	ldr	r2, [pc, #16]	@ (80051fc <prvSwitchTimerLists+0xc4>)
 80051ea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80051ec:	4a04      	ldr	r2, [pc, #16]	@ (8005200 <prvSwitchTimerLists+0xc8>)
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	6013      	str	r3, [r2, #0]
}
 80051f2:	bf00      	nop
 80051f4:	3718      	adds	r7, #24
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	20000ec0 	.word	0x20000ec0
 8005200:	20000ec4 	.word	0x20000ec4

08005204 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b082      	sub	sp, #8
 8005208:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800520a:	f000 f96d 	bl	80054e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800520e:	4b15      	ldr	r3, [pc, #84]	@ (8005264 <prvCheckForValidListAndQueue+0x60>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d120      	bne.n	8005258 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005216:	4814      	ldr	r0, [pc, #80]	@ (8005268 <prvCheckForValidListAndQueue+0x64>)
 8005218:	f7fe f81a 	bl	8003250 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800521c:	4813      	ldr	r0, [pc, #76]	@ (800526c <prvCheckForValidListAndQueue+0x68>)
 800521e:	f7fe f817 	bl	8003250 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005222:	4b13      	ldr	r3, [pc, #76]	@ (8005270 <prvCheckForValidListAndQueue+0x6c>)
 8005224:	4a10      	ldr	r2, [pc, #64]	@ (8005268 <prvCheckForValidListAndQueue+0x64>)
 8005226:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005228:	4b12      	ldr	r3, [pc, #72]	@ (8005274 <prvCheckForValidListAndQueue+0x70>)
 800522a:	4a10      	ldr	r2, [pc, #64]	@ (800526c <prvCheckForValidListAndQueue+0x68>)
 800522c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800522e:	2300      	movs	r3, #0
 8005230:	9300      	str	r3, [sp, #0]
 8005232:	4b11      	ldr	r3, [pc, #68]	@ (8005278 <prvCheckForValidListAndQueue+0x74>)
 8005234:	4a11      	ldr	r2, [pc, #68]	@ (800527c <prvCheckForValidListAndQueue+0x78>)
 8005236:	2110      	movs	r1, #16
 8005238:	200a      	movs	r0, #10
 800523a:	f7fe f927 	bl	800348c <xQueueGenericCreateStatic>
 800523e:	4603      	mov	r3, r0
 8005240:	4a08      	ldr	r2, [pc, #32]	@ (8005264 <prvCheckForValidListAndQueue+0x60>)
 8005242:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005244:	4b07      	ldr	r3, [pc, #28]	@ (8005264 <prvCheckForValidListAndQueue+0x60>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d005      	beq.n	8005258 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800524c:	4b05      	ldr	r3, [pc, #20]	@ (8005264 <prvCheckForValidListAndQueue+0x60>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	490b      	ldr	r1, [pc, #44]	@ (8005280 <prvCheckForValidListAndQueue+0x7c>)
 8005252:	4618      	mov	r0, r3
 8005254:	f7fe fd88 	bl	8003d68 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005258:	f000 f978 	bl	800554c <vPortExitCritical>
}
 800525c:	bf00      	nop
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	20000ec8 	.word	0x20000ec8
 8005268:	20000e98 	.word	0x20000e98
 800526c:	20000eac 	.word	0x20000eac
 8005270:	20000ec0 	.word	0x20000ec0
 8005274:	20000ec4 	.word	0x20000ec4
 8005278:	20000f74 	.word	0x20000f74
 800527c:	20000ed4 	.word	0x20000ed4
 8005280:	080084e0 	.word	0x080084e0

08005284 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005284:	b480      	push	{r7}
 8005286:	b085      	sub	sp, #20
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	3b04      	subs	r3, #4
 8005294:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800529c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	3b04      	subs	r3, #4
 80052a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	f023 0201 	bic.w	r2, r3, #1
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	3b04      	subs	r3, #4
 80052b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80052b4:	4a0c      	ldr	r2, [pc, #48]	@ (80052e8 <pxPortInitialiseStack+0x64>)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	3b14      	subs	r3, #20
 80052be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	3b04      	subs	r3, #4
 80052ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f06f 0202 	mvn.w	r2, #2
 80052d2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	3b20      	subs	r3, #32
 80052d8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80052da:	68fb      	ldr	r3, [r7, #12]
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3714      	adds	r7, #20
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr
 80052e8:	080052ed 	.word	0x080052ed

080052ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80052ec:	b480      	push	{r7}
 80052ee:	b085      	sub	sp, #20
 80052f0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80052f2:	2300      	movs	r3, #0
 80052f4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80052f6:	4b13      	ldr	r3, [pc, #76]	@ (8005344 <prvTaskExitError+0x58>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052fe:	d00b      	beq.n	8005318 <prvTaskExitError+0x2c>
	__asm volatile
 8005300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005304:	f383 8811 	msr	BASEPRI, r3
 8005308:	f3bf 8f6f 	isb	sy
 800530c:	f3bf 8f4f 	dsb	sy
 8005310:	60fb      	str	r3, [r7, #12]
}
 8005312:	bf00      	nop
 8005314:	bf00      	nop
 8005316:	e7fd      	b.n	8005314 <prvTaskExitError+0x28>
	__asm volatile
 8005318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800531c:	f383 8811 	msr	BASEPRI, r3
 8005320:	f3bf 8f6f 	isb	sy
 8005324:	f3bf 8f4f 	dsb	sy
 8005328:	60bb      	str	r3, [r7, #8]
}
 800532a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800532c:	bf00      	nop
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d0fc      	beq.n	800532e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005334:	bf00      	nop
 8005336:	bf00      	nop
 8005338:	3714      	adds	r7, #20
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	2000000c 	.word	0x2000000c
	...

08005350 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005350:	4b07      	ldr	r3, [pc, #28]	@ (8005370 <pxCurrentTCBConst2>)
 8005352:	6819      	ldr	r1, [r3, #0]
 8005354:	6808      	ldr	r0, [r1, #0]
 8005356:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800535a:	f380 8809 	msr	PSP, r0
 800535e:	f3bf 8f6f 	isb	sy
 8005362:	f04f 0000 	mov.w	r0, #0
 8005366:	f380 8811 	msr	BASEPRI, r0
 800536a:	4770      	bx	lr
 800536c:	f3af 8000 	nop.w

08005370 <pxCurrentTCBConst2>:
 8005370:	20000998 	.word	0x20000998
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005374:	bf00      	nop
 8005376:	bf00      	nop

08005378 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005378:	4808      	ldr	r0, [pc, #32]	@ (800539c <prvPortStartFirstTask+0x24>)
 800537a:	6800      	ldr	r0, [r0, #0]
 800537c:	6800      	ldr	r0, [r0, #0]
 800537e:	f380 8808 	msr	MSP, r0
 8005382:	f04f 0000 	mov.w	r0, #0
 8005386:	f380 8814 	msr	CONTROL, r0
 800538a:	b662      	cpsie	i
 800538c:	b661      	cpsie	f
 800538e:	f3bf 8f4f 	dsb	sy
 8005392:	f3bf 8f6f 	isb	sy
 8005396:	df00      	svc	0
 8005398:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800539a:	bf00      	nop
 800539c:	e000ed08 	.word	0xe000ed08

080053a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80053a6:	4b47      	ldr	r3, [pc, #284]	@ (80054c4 <xPortStartScheduler+0x124>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a47      	ldr	r2, [pc, #284]	@ (80054c8 <xPortStartScheduler+0x128>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d10b      	bne.n	80053c8 <xPortStartScheduler+0x28>
	__asm volatile
 80053b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053b4:	f383 8811 	msr	BASEPRI, r3
 80053b8:	f3bf 8f6f 	isb	sy
 80053bc:	f3bf 8f4f 	dsb	sy
 80053c0:	60fb      	str	r3, [r7, #12]
}
 80053c2:	bf00      	nop
 80053c4:	bf00      	nop
 80053c6:	e7fd      	b.n	80053c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80053c8:	4b3e      	ldr	r3, [pc, #248]	@ (80054c4 <xPortStartScheduler+0x124>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a3f      	ldr	r2, [pc, #252]	@ (80054cc <xPortStartScheduler+0x12c>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d10b      	bne.n	80053ea <xPortStartScheduler+0x4a>
	__asm volatile
 80053d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d6:	f383 8811 	msr	BASEPRI, r3
 80053da:	f3bf 8f6f 	isb	sy
 80053de:	f3bf 8f4f 	dsb	sy
 80053e2:	613b      	str	r3, [r7, #16]
}
 80053e4:	bf00      	nop
 80053e6:	bf00      	nop
 80053e8:	e7fd      	b.n	80053e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80053ea:	4b39      	ldr	r3, [pc, #228]	@ (80054d0 <xPortStartScheduler+0x130>)
 80053ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	22ff      	movs	r2, #255	@ 0xff
 80053fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80053fc:	697b      	ldr	r3, [r7, #20]
 80053fe:	781b      	ldrb	r3, [r3, #0]
 8005400:	b2db      	uxtb	r3, r3
 8005402:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005404:	78fb      	ldrb	r3, [r7, #3]
 8005406:	b2db      	uxtb	r3, r3
 8005408:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800540c:	b2da      	uxtb	r2, r3
 800540e:	4b31      	ldr	r3, [pc, #196]	@ (80054d4 <xPortStartScheduler+0x134>)
 8005410:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005412:	4b31      	ldr	r3, [pc, #196]	@ (80054d8 <xPortStartScheduler+0x138>)
 8005414:	2207      	movs	r2, #7
 8005416:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005418:	e009      	b.n	800542e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800541a:	4b2f      	ldr	r3, [pc, #188]	@ (80054d8 <xPortStartScheduler+0x138>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	3b01      	subs	r3, #1
 8005420:	4a2d      	ldr	r2, [pc, #180]	@ (80054d8 <xPortStartScheduler+0x138>)
 8005422:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005424:	78fb      	ldrb	r3, [r7, #3]
 8005426:	b2db      	uxtb	r3, r3
 8005428:	005b      	lsls	r3, r3, #1
 800542a:	b2db      	uxtb	r3, r3
 800542c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800542e:	78fb      	ldrb	r3, [r7, #3]
 8005430:	b2db      	uxtb	r3, r3
 8005432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005436:	2b80      	cmp	r3, #128	@ 0x80
 8005438:	d0ef      	beq.n	800541a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800543a:	4b27      	ldr	r3, [pc, #156]	@ (80054d8 <xPortStartScheduler+0x138>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f1c3 0307 	rsb	r3, r3, #7
 8005442:	2b04      	cmp	r3, #4
 8005444:	d00b      	beq.n	800545e <xPortStartScheduler+0xbe>
	__asm volatile
 8005446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	60bb      	str	r3, [r7, #8]
}
 8005458:	bf00      	nop
 800545a:	bf00      	nop
 800545c:	e7fd      	b.n	800545a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800545e:	4b1e      	ldr	r3, [pc, #120]	@ (80054d8 <xPortStartScheduler+0x138>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	021b      	lsls	r3, r3, #8
 8005464:	4a1c      	ldr	r2, [pc, #112]	@ (80054d8 <xPortStartScheduler+0x138>)
 8005466:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005468:	4b1b      	ldr	r3, [pc, #108]	@ (80054d8 <xPortStartScheduler+0x138>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005470:	4a19      	ldr	r2, [pc, #100]	@ (80054d8 <xPortStartScheduler+0x138>)
 8005472:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	b2da      	uxtb	r2, r3
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800547c:	4b17      	ldr	r3, [pc, #92]	@ (80054dc <xPortStartScheduler+0x13c>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a16      	ldr	r2, [pc, #88]	@ (80054dc <xPortStartScheduler+0x13c>)
 8005482:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005486:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005488:	4b14      	ldr	r3, [pc, #80]	@ (80054dc <xPortStartScheduler+0x13c>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a13      	ldr	r2, [pc, #76]	@ (80054dc <xPortStartScheduler+0x13c>)
 800548e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005492:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005494:	f000 f8da 	bl	800564c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005498:	4b11      	ldr	r3, [pc, #68]	@ (80054e0 <xPortStartScheduler+0x140>)
 800549a:	2200      	movs	r2, #0
 800549c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800549e:	f000 f8f9 	bl	8005694 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80054a2:	4b10      	ldr	r3, [pc, #64]	@ (80054e4 <xPortStartScheduler+0x144>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a0f      	ldr	r2, [pc, #60]	@ (80054e4 <xPortStartScheduler+0x144>)
 80054a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80054ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80054ae:	f7ff ff63 	bl	8005378 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80054b2:	f7ff f83b 	bl	800452c <vTaskSwitchContext>
	prvTaskExitError();
 80054b6:	f7ff ff19 	bl	80052ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3718      	adds	r7, #24
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	e000ed00 	.word	0xe000ed00
 80054c8:	410fc271 	.word	0x410fc271
 80054cc:	410fc270 	.word	0x410fc270
 80054d0:	e000e400 	.word	0xe000e400
 80054d4:	20000fc4 	.word	0x20000fc4
 80054d8:	20000fc8 	.word	0x20000fc8
 80054dc:	e000ed20 	.word	0xe000ed20
 80054e0:	2000000c 	.word	0x2000000c
 80054e4:	e000ef34 	.word	0xe000ef34

080054e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
	__asm volatile
 80054ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f2:	f383 8811 	msr	BASEPRI, r3
 80054f6:	f3bf 8f6f 	isb	sy
 80054fa:	f3bf 8f4f 	dsb	sy
 80054fe:	607b      	str	r3, [r7, #4]
}
 8005500:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005502:	4b10      	ldr	r3, [pc, #64]	@ (8005544 <vPortEnterCritical+0x5c>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	3301      	adds	r3, #1
 8005508:	4a0e      	ldr	r2, [pc, #56]	@ (8005544 <vPortEnterCritical+0x5c>)
 800550a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800550c:	4b0d      	ldr	r3, [pc, #52]	@ (8005544 <vPortEnterCritical+0x5c>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2b01      	cmp	r3, #1
 8005512:	d110      	bne.n	8005536 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005514:	4b0c      	ldr	r3, [pc, #48]	@ (8005548 <vPortEnterCritical+0x60>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00b      	beq.n	8005536 <vPortEnterCritical+0x4e>
	__asm volatile
 800551e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005522:	f383 8811 	msr	BASEPRI, r3
 8005526:	f3bf 8f6f 	isb	sy
 800552a:	f3bf 8f4f 	dsb	sy
 800552e:	603b      	str	r3, [r7, #0]
}
 8005530:	bf00      	nop
 8005532:	bf00      	nop
 8005534:	e7fd      	b.n	8005532 <vPortEnterCritical+0x4a>
	}
}
 8005536:	bf00      	nop
 8005538:	370c      	adds	r7, #12
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	2000000c 	.word	0x2000000c
 8005548:	e000ed04 	.word	0xe000ed04

0800554c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005552:	4b12      	ldr	r3, [pc, #72]	@ (800559c <vPortExitCritical+0x50>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d10b      	bne.n	8005572 <vPortExitCritical+0x26>
	__asm volatile
 800555a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800555e:	f383 8811 	msr	BASEPRI, r3
 8005562:	f3bf 8f6f 	isb	sy
 8005566:	f3bf 8f4f 	dsb	sy
 800556a:	607b      	str	r3, [r7, #4]
}
 800556c:	bf00      	nop
 800556e:	bf00      	nop
 8005570:	e7fd      	b.n	800556e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005572:	4b0a      	ldr	r3, [pc, #40]	@ (800559c <vPortExitCritical+0x50>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	3b01      	subs	r3, #1
 8005578:	4a08      	ldr	r2, [pc, #32]	@ (800559c <vPortExitCritical+0x50>)
 800557a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800557c:	4b07      	ldr	r3, [pc, #28]	@ (800559c <vPortExitCritical+0x50>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d105      	bne.n	8005590 <vPortExitCritical+0x44>
 8005584:	2300      	movs	r3, #0
 8005586:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	f383 8811 	msr	BASEPRI, r3
}
 800558e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005590:	bf00      	nop
 8005592:	370c      	adds	r7, #12
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr
 800559c:	2000000c 	.word	0x2000000c

080055a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80055a0:	f3ef 8009 	mrs	r0, PSP
 80055a4:	f3bf 8f6f 	isb	sy
 80055a8:	4b15      	ldr	r3, [pc, #84]	@ (8005600 <pxCurrentTCBConst>)
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	f01e 0f10 	tst.w	lr, #16
 80055b0:	bf08      	it	eq
 80055b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80055b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ba:	6010      	str	r0, [r2, #0]
 80055bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80055c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80055c4:	f380 8811 	msr	BASEPRI, r0
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	f3bf 8f6f 	isb	sy
 80055d0:	f7fe ffac 	bl	800452c <vTaskSwitchContext>
 80055d4:	f04f 0000 	mov.w	r0, #0
 80055d8:	f380 8811 	msr	BASEPRI, r0
 80055dc:	bc09      	pop	{r0, r3}
 80055de:	6819      	ldr	r1, [r3, #0]
 80055e0:	6808      	ldr	r0, [r1, #0]
 80055e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e6:	f01e 0f10 	tst.w	lr, #16
 80055ea:	bf08      	it	eq
 80055ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80055f0:	f380 8809 	msr	PSP, r0
 80055f4:	f3bf 8f6f 	isb	sy
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	f3af 8000 	nop.w

08005600 <pxCurrentTCBConst>:
 8005600:	20000998 	.word	0x20000998
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005604:	bf00      	nop
 8005606:	bf00      	nop

08005608 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
	__asm volatile
 800560e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005612:	f383 8811 	msr	BASEPRI, r3
 8005616:	f3bf 8f6f 	isb	sy
 800561a:	f3bf 8f4f 	dsb	sy
 800561e:	607b      	str	r3, [r7, #4]
}
 8005620:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005622:	f7fe fec9 	bl	80043b8 <xTaskIncrementTick>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d003      	beq.n	8005634 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800562c:	4b06      	ldr	r3, [pc, #24]	@ (8005648 <xPortSysTickHandler+0x40>)
 800562e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005632:	601a      	str	r2, [r3, #0]
 8005634:	2300      	movs	r3, #0
 8005636:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	f383 8811 	msr	BASEPRI, r3
}
 800563e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005640:	bf00      	nop
 8005642:	3708      	adds	r7, #8
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}
 8005648:	e000ed04 	.word	0xe000ed04

0800564c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800564c:	b480      	push	{r7}
 800564e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005650:	4b0b      	ldr	r3, [pc, #44]	@ (8005680 <vPortSetupTimerInterrupt+0x34>)
 8005652:	2200      	movs	r2, #0
 8005654:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005656:	4b0b      	ldr	r3, [pc, #44]	@ (8005684 <vPortSetupTimerInterrupt+0x38>)
 8005658:	2200      	movs	r2, #0
 800565a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800565c:	4b0a      	ldr	r3, [pc, #40]	@ (8005688 <vPortSetupTimerInterrupt+0x3c>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a0a      	ldr	r2, [pc, #40]	@ (800568c <vPortSetupTimerInterrupt+0x40>)
 8005662:	fba2 2303 	umull	r2, r3, r2, r3
 8005666:	099b      	lsrs	r3, r3, #6
 8005668:	4a09      	ldr	r2, [pc, #36]	@ (8005690 <vPortSetupTimerInterrupt+0x44>)
 800566a:	3b01      	subs	r3, #1
 800566c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800566e:	4b04      	ldr	r3, [pc, #16]	@ (8005680 <vPortSetupTimerInterrupt+0x34>)
 8005670:	2207      	movs	r2, #7
 8005672:	601a      	str	r2, [r3, #0]
}
 8005674:	bf00      	nop
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop
 8005680:	e000e010 	.word	0xe000e010
 8005684:	e000e018 	.word	0xe000e018
 8005688:	20000000 	.word	0x20000000
 800568c:	10624dd3 	.word	0x10624dd3
 8005690:	e000e014 	.word	0xe000e014

08005694 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005694:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80056a4 <vPortEnableVFP+0x10>
 8005698:	6801      	ldr	r1, [r0, #0]
 800569a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800569e:	6001      	str	r1, [r0, #0]
 80056a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80056a2:	bf00      	nop
 80056a4:	e000ed88 	.word	0xe000ed88

080056a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80056ae:	f3ef 8305 	mrs	r3, IPSR
 80056b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2b0f      	cmp	r3, #15
 80056b8:	d915      	bls.n	80056e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80056ba:	4a18      	ldr	r2, [pc, #96]	@ (800571c <vPortValidateInterruptPriority+0x74>)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	4413      	add	r3, r2
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80056c4:	4b16      	ldr	r3, [pc, #88]	@ (8005720 <vPortValidateInterruptPriority+0x78>)
 80056c6:	781b      	ldrb	r3, [r3, #0]
 80056c8:	7afa      	ldrb	r2, [r7, #11]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d20b      	bcs.n	80056e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80056ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d2:	f383 8811 	msr	BASEPRI, r3
 80056d6:	f3bf 8f6f 	isb	sy
 80056da:	f3bf 8f4f 	dsb	sy
 80056de:	607b      	str	r3, [r7, #4]
}
 80056e0:	bf00      	nop
 80056e2:	bf00      	nop
 80056e4:	e7fd      	b.n	80056e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80056e6:	4b0f      	ldr	r3, [pc, #60]	@ (8005724 <vPortValidateInterruptPriority+0x7c>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80056ee:	4b0e      	ldr	r3, [pc, #56]	@ (8005728 <vPortValidateInterruptPriority+0x80>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d90b      	bls.n	800570e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80056f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056fa:	f383 8811 	msr	BASEPRI, r3
 80056fe:	f3bf 8f6f 	isb	sy
 8005702:	f3bf 8f4f 	dsb	sy
 8005706:	603b      	str	r3, [r7, #0]
}
 8005708:	bf00      	nop
 800570a:	bf00      	nop
 800570c:	e7fd      	b.n	800570a <vPortValidateInterruptPriority+0x62>
	}
 800570e:	bf00      	nop
 8005710:	3714      	adds	r7, #20
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
 800571a:	bf00      	nop
 800571c:	e000e3f0 	.word	0xe000e3f0
 8005720:	20000fc4 	.word	0x20000fc4
 8005724:	e000ed0c 	.word	0xe000ed0c
 8005728:	20000fc8 	.word	0x20000fc8

0800572c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b08a      	sub	sp, #40	@ 0x28
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005734:	2300      	movs	r3, #0
 8005736:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005738:	f7fe fd82 	bl	8004240 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800573c:	4b5c      	ldr	r3, [pc, #368]	@ (80058b0 <pvPortMalloc+0x184>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d101      	bne.n	8005748 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005744:	f000 f924 	bl	8005990 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005748:	4b5a      	ldr	r3, [pc, #360]	@ (80058b4 <pvPortMalloc+0x188>)
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4013      	ands	r3, r2
 8005750:	2b00      	cmp	r3, #0
 8005752:	f040 8095 	bne.w	8005880 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d01e      	beq.n	800579a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800575c:	2208      	movs	r2, #8
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4413      	add	r3, r2
 8005762:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f003 0307 	and.w	r3, r3, #7
 800576a:	2b00      	cmp	r3, #0
 800576c:	d015      	beq.n	800579a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f023 0307 	bic.w	r3, r3, #7
 8005774:	3308      	adds	r3, #8
 8005776:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f003 0307 	and.w	r3, r3, #7
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00b      	beq.n	800579a <pvPortMalloc+0x6e>
	__asm volatile
 8005782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005786:	f383 8811 	msr	BASEPRI, r3
 800578a:	f3bf 8f6f 	isb	sy
 800578e:	f3bf 8f4f 	dsb	sy
 8005792:	617b      	str	r3, [r7, #20]
}
 8005794:	bf00      	nop
 8005796:	bf00      	nop
 8005798:	e7fd      	b.n	8005796 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d06f      	beq.n	8005880 <pvPortMalloc+0x154>
 80057a0:	4b45      	ldr	r3, [pc, #276]	@ (80058b8 <pvPortMalloc+0x18c>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d86a      	bhi.n	8005880 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80057aa:	4b44      	ldr	r3, [pc, #272]	@ (80058bc <pvPortMalloc+0x190>)
 80057ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80057ae:	4b43      	ldr	r3, [pc, #268]	@ (80058bc <pvPortMalloc+0x190>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80057b4:	e004      	b.n	80057c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80057b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80057ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80057c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d903      	bls.n	80057d2 <pvPortMalloc+0xa6>
 80057ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1f1      	bne.n	80057b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80057d2:	4b37      	ldr	r3, [pc, #220]	@ (80058b0 <pvPortMalloc+0x184>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057d8:	429a      	cmp	r2, r3
 80057da:	d051      	beq.n	8005880 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80057dc:	6a3b      	ldr	r3, [r7, #32]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2208      	movs	r2, #8
 80057e2:	4413      	add	r3, r2
 80057e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80057e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	6a3b      	ldr	r3, [r7, #32]
 80057ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80057ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f0:	685a      	ldr	r2, [r3, #4]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	1ad2      	subs	r2, r2, r3
 80057f6:	2308      	movs	r3, #8
 80057f8:	005b      	lsls	r3, r3, #1
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d920      	bls.n	8005840 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80057fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4413      	add	r3, r2
 8005804:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005806:	69bb      	ldr	r3, [r7, #24]
 8005808:	f003 0307 	and.w	r3, r3, #7
 800580c:	2b00      	cmp	r3, #0
 800580e:	d00b      	beq.n	8005828 <pvPortMalloc+0xfc>
	__asm volatile
 8005810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005814:	f383 8811 	msr	BASEPRI, r3
 8005818:	f3bf 8f6f 	isb	sy
 800581c:	f3bf 8f4f 	dsb	sy
 8005820:	613b      	str	r3, [r7, #16]
}
 8005822:	bf00      	nop
 8005824:	bf00      	nop
 8005826:	e7fd      	b.n	8005824 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582a:	685a      	ldr	r2, [r3, #4]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	1ad2      	subs	r2, r2, r3
 8005830:	69bb      	ldr	r3, [r7, #24]
 8005832:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800583a:	69b8      	ldr	r0, [r7, #24]
 800583c:	f000 f90a 	bl	8005a54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005840:	4b1d      	ldr	r3, [pc, #116]	@ (80058b8 <pvPortMalloc+0x18c>)
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	4a1b      	ldr	r2, [pc, #108]	@ (80058b8 <pvPortMalloc+0x18c>)
 800584c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800584e:	4b1a      	ldr	r3, [pc, #104]	@ (80058b8 <pvPortMalloc+0x18c>)
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	4b1b      	ldr	r3, [pc, #108]	@ (80058c0 <pvPortMalloc+0x194>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	429a      	cmp	r2, r3
 8005858:	d203      	bcs.n	8005862 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800585a:	4b17      	ldr	r3, [pc, #92]	@ (80058b8 <pvPortMalloc+0x18c>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a18      	ldr	r2, [pc, #96]	@ (80058c0 <pvPortMalloc+0x194>)
 8005860:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005864:	685a      	ldr	r2, [r3, #4]
 8005866:	4b13      	ldr	r3, [pc, #76]	@ (80058b4 <pvPortMalloc+0x188>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	431a      	orrs	r2, r3
 800586c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800586e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005872:	2200      	movs	r2, #0
 8005874:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005876:	4b13      	ldr	r3, [pc, #76]	@ (80058c4 <pvPortMalloc+0x198>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	3301      	adds	r3, #1
 800587c:	4a11      	ldr	r2, [pc, #68]	@ (80058c4 <pvPortMalloc+0x198>)
 800587e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005880:	f7fe fcec 	bl	800425c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005884:	69fb      	ldr	r3, [r7, #28]
 8005886:	f003 0307 	and.w	r3, r3, #7
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00b      	beq.n	80058a6 <pvPortMalloc+0x17a>
	__asm volatile
 800588e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005892:	f383 8811 	msr	BASEPRI, r3
 8005896:	f3bf 8f6f 	isb	sy
 800589a:	f3bf 8f4f 	dsb	sy
 800589e:	60fb      	str	r3, [r7, #12]
}
 80058a0:	bf00      	nop
 80058a2:	bf00      	nop
 80058a4:	e7fd      	b.n	80058a2 <pvPortMalloc+0x176>
	return pvReturn;
 80058a6:	69fb      	ldr	r3, [r7, #28]
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3728      	adds	r7, #40	@ 0x28
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	20004bd4 	.word	0x20004bd4
 80058b4:	20004be8 	.word	0x20004be8
 80058b8:	20004bd8 	.word	0x20004bd8
 80058bc:	20004bcc 	.word	0x20004bcc
 80058c0:	20004bdc 	.word	0x20004bdc
 80058c4:	20004be0 	.word	0x20004be0

080058c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b086      	sub	sp, #24
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d04f      	beq.n	800597a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80058da:	2308      	movs	r3, #8
 80058dc:	425b      	negs	r3, r3
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	4413      	add	r3, r2
 80058e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80058e4:	697b      	ldr	r3, [r7, #20]
 80058e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	4b25      	ldr	r3, [pc, #148]	@ (8005984 <vPortFree+0xbc>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4013      	ands	r3, r2
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d10b      	bne.n	800590e <vPortFree+0x46>
	__asm volatile
 80058f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058fa:	f383 8811 	msr	BASEPRI, r3
 80058fe:	f3bf 8f6f 	isb	sy
 8005902:	f3bf 8f4f 	dsb	sy
 8005906:	60fb      	str	r3, [r7, #12]
}
 8005908:	bf00      	nop
 800590a:	bf00      	nop
 800590c:	e7fd      	b.n	800590a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d00b      	beq.n	800592e <vPortFree+0x66>
	__asm volatile
 8005916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800591a:	f383 8811 	msr	BASEPRI, r3
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	f3bf 8f4f 	dsb	sy
 8005926:	60bb      	str	r3, [r7, #8]
}
 8005928:	bf00      	nop
 800592a:	bf00      	nop
 800592c:	e7fd      	b.n	800592a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	685a      	ldr	r2, [r3, #4]
 8005932:	4b14      	ldr	r3, [pc, #80]	@ (8005984 <vPortFree+0xbc>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4013      	ands	r3, r2
 8005938:	2b00      	cmp	r3, #0
 800593a:	d01e      	beq.n	800597a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d11a      	bne.n	800597a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	685a      	ldr	r2, [r3, #4]
 8005948:	4b0e      	ldr	r3, [pc, #56]	@ (8005984 <vPortFree+0xbc>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	43db      	mvns	r3, r3
 800594e:	401a      	ands	r2, r3
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005954:	f7fe fc74 	bl	8004240 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	685a      	ldr	r2, [r3, #4]
 800595c:	4b0a      	ldr	r3, [pc, #40]	@ (8005988 <vPortFree+0xc0>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4413      	add	r3, r2
 8005962:	4a09      	ldr	r2, [pc, #36]	@ (8005988 <vPortFree+0xc0>)
 8005964:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005966:	6938      	ldr	r0, [r7, #16]
 8005968:	f000 f874 	bl	8005a54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800596c:	4b07      	ldr	r3, [pc, #28]	@ (800598c <vPortFree+0xc4>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	3301      	adds	r3, #1
 8005972:	4a06      	ldr	r2, [pc, #24]	@ (800598c <vPortFree+0xc4>)
 8005974:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005976:	f7fe fc71 	bl	800425c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800597a:	bf00      	nop
 800597c:	3718      	adds	r7, #24
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	20004be8 	.word	0x20004be8
 8005988:	20004bd8 	.word	0x20004bd8
 800598c:	20004be4 	.word	0x20004be4

08005990 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005990:	b480      	push	{r7}
 8005992:	b085      	sub	sp, #20
 8005994:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005996:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800599a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800599c:	4b27      	ldr	r3, [pc, #156]	@ (8005a3c <prvHeapInit+0xac>)
 800599e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	f003 0307 	and.w	r3, r3, #7
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00c      	beq.n	80059c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	3307      	adds	r3, #7
 80059ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f023 0307 	bic.w	r3, r3, #7
 80059b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80059b8:	68ba      	ldr	r2, [r7, #8]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	4a1f      	ldr	r2, [pc, #124]	@ (8005a3c <prvHeapInit+0xac>)
 80059c0:	4413      	add	r3, r2
 80059c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80059c8:	4a1d      	ldr	r2, [pc, #116]	@ (8005a40 <prvHeapInit+0xb0>)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80059ce:	4b1c      	ldr	r3, [pc, #112]	@ (8005a40 <prvHeapInit+0xb0>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	68ba      	ldr	r2, [r7, #8]
 80059d8:	4413      	add	r3, r2
 80059da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80059dc:	2208      	movs	r2, #8
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	1a9b      	subs	r3, r3, r2
 80059e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f023 0307 	bic.w	r3, r3, #7
 80059ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	4a15      	ldr	r2, [pc, #84]	@ (8005a44 <prvHeapInit+0xb4>)
 80059f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80059f2:	4b14      	ldr	r3, [pc, #80]	@ (8005a44 <prvHeapInit+0xb4>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	2200      	movs	r2, #0
 80059f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80059fa:	4b12      	ldr	r3, [pc, #72]	@ (8005a44 <prvHeapInit+0xb4>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	2200      	movs	r2, #0
 8005a00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	68fa      	ldr	r2, [r7, #12]
 8005a0a:	1ad2      	subs	r2, r2, r3
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005a10:	4b0c      	ldr	r3, [pc, #48]	@ (8005a44 <prvHeapInit+0xb4>)
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	4a0a      	ldr	r2, [pc, #40]	@ (8005a48 <prvHeapInit+0xb8>)
 8005a1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	4a09      	ldr	r2, [pc, #36]	@ (8005a4c <prvHeapInit+0xbc>)
 8005a26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005a28:	4b09      	ldr	r3, [pc, #36]	@ (8005a50 <prvHeapInit+0xc0>)
 8005a2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005a2e:	601a      	str	r2, [r3, #0]
}
 8005a30:	bf00      	nop
 8005a32:	3714      	adds	r7, #20
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr
 8005a3c:	20000fcc 	.word	0x20000fcc
 8005a40:	20004bcc 	.word	0x20004bcc
 8005a44:	20004bd4 	.word	0x20004bd4
 8005a48:	20004bdc 	.word	0x20004bdc
 8005a4c:	20004bd8 	.word	0x20004bd8
 8005a50:	20004be8 	.word	0x20004be8

08005a54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005a54:	b480      	push	{r7}
 8005a56:	b085      	sub	sp, #20
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005a5c:	4b28      	ldr	r3, [pc, #160]	@ (8005b00 <prvInsertBlockIntoFreeList+0xac>)
 8005a5e:	60fb      	str	r3, [r7, #12]
 8005a60:	e002      	b.n	8005a68 <prvInsertBlockIntoFreeList+0x14>
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	60fb      	str	r3, [r7, #12]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d8f7      	bhi.n	8005a62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	68ba      	ldr	r2, [r7, #8]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d108      	bne.n	8005a96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	685a      	ldr	r2, [r3, #4]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	441a      	add	r2, r3
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	68ba      	ldr	r2, [r7, #8]
 8005aa0:	441a      	add	r2, r3
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	429a      	cmp	r2, r3
 8005aa8:	d118      	bne.n	8005adc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	4b15      	ldr	r3, [pc, #84]	@ (8005b04 <prvInsertBlockIntoFreeList+0xb0>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	d00d      	beq.n	8005ad2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	685a      	ldr	r2, [r3, #4]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	441a      	add	r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	601a      	str	r2, [r3, #0]
 8005ad0:	e008      	b.n	8005ae4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8005b04 <prvInsertBlockIntoFreeList+0xb0>)
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	601a      	str	r2, [r3, #0]
 8005ada:	e003      	b.n	8005ae4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005ae4:	68fa      	ldr	r2, [r7, #12]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d002      	beq.n	8005af2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005af2:	bf00      	nop
 8005af4:	3714      	adds	r7, #20
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
 8005afe:	bf00      	nop
 8005b00:	20004bcc 	.word	0x20004bcc
 8005b04:	20004bd4 	.word	0x20004bd4

08005b08 <__cvt>:
 8005b08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b0c:	ec57 6b10 	vmov	r6, r7, d0
 8005b10:	2f00      	cmp	r7, #0
 8005b12:	460c      	mov	r4, r1
 8005b14:	4619      	mov	r1, r3
 8005b16:	463b      	mov	r3, r7
 8005b18:	bfbb      	ittet	lt
 8005b1a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005b1e:	461f      	movlt	r7, r3
 8005b20:	2300      	movge	r3, #0
 8005b22:	232d      	movlt	r3, #45	@ 0x2d
 8005b24:	700b      	strb	r3, [r1, #0]
 8005b26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b28:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005b2c:	4691      	mov	r9, r2
 8005b2e:	f023 0820 	bic.w	r8, r3, #32
 8005b32:	bfbc      	itt	lt
 8005b34:	4632      	movlt	r2, r6
 8005b36:	4616      	movlt	r6, r2
 8005b38:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005b3c:	d005      	beq.n	8005b4a <__cvt+0x42>
 8005b3e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005b42:	d100      	bne.n	8005b46 <__cvt+0x3e>
 8005b44:	3401      	adds	r4, #1
 8005b46:	2102      	movs	r1, #2
 8005b48:	e000      	b.n	8005b4c <__cvt+0x44>
 8005b4a:	2103      	movs	r1, #3
 8005b4c:	ab03      	add	r3, sp, #12
 8005b4e:	9301      	str	r3, [sp, #4]
 8005b50:	ab02      	add	r3, sp, #8
 8005b52:	9300      	str	r3, [sp, #0]
 8005b54:	ec47 6b10 	vmov	d0, r6, r7
 8005b58:	4653      	mov	r3, sl
 8005b5a:	4622      	mov	r2, r4
 8005b5c:	f000 fe58 	bl	8006810 <_dtoa_r>
 8005b60:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005b64:	4605      	mov	r5, r0
 8005b66:	d119      	bne.n	8005b9c <__cvt+0x94>
 8005b68:	f019 0f01 	tst.w	r9, #1
 8005b6c:	d00e      	beq.n	8005b8c <__cvt+0x84>
 8005b6e:	eb00 0904 	add.w	r9, r0, r4
 8005b72:	2200      	movs	r2, #0
 8005b74:	2300      	movs	r3, #0
 8005b76:	4630      	mov	r0, r6
 8005b78:	4639      	mov	r1, r7
 8005b7a:	f7fa ffc5 	bl	8000b08 <__aeabi_dcmpeq>
 8005b7e:	b108      	cbz	r0, 8005b84 <__cvt+0x7c>
 8005b80:	f8cd 900c 	str.w	r9, [sp, #12]
 8005b84:	2230      	movs	r2, #48	@ 0x30
 8005b86:	9b03      	ldr	r3, [sp, #12]
 8005b88:	454b      	cmp	r3, r9
 8005b8a:	d31e      	bcc.n	8005bca <__cvt+0xc2>
 8005b8c:	9b03      	ldr	r3, [sp, #12]
 8005b8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b90:	1b5b      	subs	r3, r3, r5
 8005b92:	4628      	mov	r0, r5
 8005b94:	6013      	str	r3, [r2, #0]
 8005b96:	b004      	add	sp, #16
 8005b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b9c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ba0:	eb00 0904 	add.w	r9, r0, r4
 8005ba4:	d1e5      	bne.n	8005b72 <__cvt+0x6a>
 8005ba6:	7803      	ldrb	r3, [r0, #0]
 8005ba8:	2b30      	cmp	r3, #48	@ 0x30
 8005baa:	d10a      	bne.n	8005bc2 <__cvt+0xba>
 8005bac:	2200      	movs	r2, #0
 8005bae:	2300      	movs	r3, #0
 8005bb0:	4630      	mov	r0, r6
 8005bb2:	4639      	mov	r1, r7
 8005bb4:	f7fa ffa8 	bl	8000b08 <__aeabi_dcmpeq>
 8005bb8:	b918      	cbnz	r0, 8005bc2 <__cvt+0xba>
 8005bba:	f1c4 0401 	rsb	r4, r4, #1
 8005bbe:	f8ca 4000 	str.w	r4, [sl]
 8005bc2:	f8da 3000 	ldr.w	r3, [sl]
 8005bc6:	4499      	add	r9, r3
 8005bc8:	e7d3      	b.n	8005b72 <__cvt+0x6a>
 8005bca:	1c59      	adds	r1, r3, #1
 8005bcc:	9103      	str	r1, [sp, #12]
 8005bce:	701a      	strb	r2, [r3, #0]
 8005bd0:	e7d9      	b.n	8005b86 <__cvt+0x7e>

08005bd2 <__exponent>:
 8005bd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005bd4:	2900      	cmp	r1, #0
 8005bd6:	bfba      	itte	lt
 8005bd8:	4249      	neglt	r1, r1
 8005bda:	232d      	movlt	r3, #45	@ 0x2d
 8005bdc:	232b      	movge	r3, #43	@ 0x2b
 8005bde:	2909      	cmp	r1, #9
 8005be0:	7002      	strb	r2, [r0, #0]
 8005be2:	7043      	strb	r3, [r0, #1]
 8005be4:	dd29      	ble.n	8005c3a <__exponent+0x68>
 8005be6:	f10d 0307 	add.w	r3, sp, #7
 8005bea:	461d      	mov	r5, r3
 8005bec:	270a      	movs	r7, #10
 8005bee:	461a      	mov	r2, r3
 8005bf0:	fbb1 f6f7 	udiv	r6, r1, r7
 8005bf4:	fb07 1416 	mls	r4, r7, r6, r1
 8005bf8:	3430      	adds	r4, #48	@ 0x30
 8005bfa:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005bfe:	460c      	mov	r4, r1
 8005c00:	2c63      	cmp	r4, #99	@ 0x63
 8005c02:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c06:	4631      	mov	r1, r6
 8005c08:	dcf1      	bgt.n	8005bee <__exponent+0x1c>
 8005c0a:	3130      	adds	r1, #48	@ 0x30
 8005c0c:	1e94      	subs	r4, r2, #2
 8005c0e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005c12:	1c41      	adds	r1, r0, #1
 8005c14:	4623      	mov	r3, r4
 8005c16:	42ab      	cmp	r3, r5
 8005c18:	d30a      	bcc.n	8005c30 <__exponent+0x5e>
 8005c1a:	f10d 0309 	add.w	r3, sp, #9
 8005c1e:	1a9b      	subs	r3, r3, r2
 8005c20:	42ac      	cmp	r4, r5
 8005c22:	bf88      	it	hi
 8005c24:	2300      	movhi	r3, #0
 8005c26:	3302      	adds	r3, #2
 8005c28:	4403      	add	r3, r0
 8005c2a:	1a18      	subs	r0, r3, r0
 8005c2c:	b003      	add	sp, #12
 8005c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c30:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005c34:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005c38:	e7ed      	b.n	8005c16 <__exponent+0x44>
 8005c3a:	2330      	movs	r3, #48	@ 0x30
 8005c3c:	3130      	adds	r1, #48	@ 0x30
 8005c3e:	7083      	strb	r3, [r0, #2]
 8005c40:	70c1      	strb	r1, [r0, #3]
 8005c42:	1d03      	adds	r3, r0, #4
 8005c44:	e7f1      	b.n	8005c2a <__exponent+0x58>
	...

08005c48 <_printf_float>:
 8005c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c4c:	b08d      	sub	sp, #52	@ 0x34
 8005c4e:	460c      	mov	r4, r1
 8005c50:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005c54:	4616      	mov	r6, r2
 8005c56:	461f      	mov	r7, r3
 8005c58:	4605      	mov	r5, r0
 8005c5a:	f000 fccb 	bl	80065f4 <_localeconv_r>
 8005c5e:	6803      	ldr	r3, [r0, #0]
 8005c60:	9304      	str	r3, [sp, #16]
 8005c62:	4618      	mov	r0, r3
 8005c64:	f7fa fb24 	bl	80002b0 <strlen>
 8005c68:	2300      	movs	r3, #0
 8005c6a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c6c:	f8d8 3000 	ldr.w	r3, [r8]
 8005c70:	9005      	str	r0, [sp, #20]
 8005c72:	3307      	adds	r3, #7
 8005c74:	f023 0307 	bic.w	r3, r3, #7
 8005c78:	f103 0208 	add.w	r2, r3, #8
 8005c7c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005c80:	f8d4 b000 	ldr.w	fp, [r4]
 8005c84:	f8c8 2000 	str.w	r2, [r8]
 8005c88:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c8c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005c90:	9307      	str	r3, [sp, #28]
 8005c92:	f8cd 8018 	str.w	r8, [sp, #24]
 8005c96:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005c9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c9e:	4b9c      	ldr	r3, [pc, #624]	@ (8005f10 <_printf_float+0x2c8>)
 8005ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ca4:	f7fa ff62 	bl	8000b6c <__aeabi_dcmpun>
 8005ca8:	bb70      	cbnz	r0, 8005d08 <_printf_float+0xc0>
 8005caa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cae:	4b98      	ldr	r3, [pc, #608]	@ (8005f10 <_printf_float+0x2c8>)
 8005cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8005cb4:	f7fa ff3c 	bl	8000b30 <__aeabi_dcmple>
 8005cb8:	bb30      	cbnz	r0, 8005d08 <_printf_float+0xc0>
 8005cba:	2200      	movs	r2, #0
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	4640      	mov	r0, r8
 8005cc0:	4649      	mov	r1, r9
 8005cc2:	f7fa ff2b 	bl	8000b1c <__aeabi_dcmplt>
 8005cc6:	b110      	cbz	r0, 8005cce <_printf_float+0x86>
 8005cc8:	232d      	movs	r3, #45	@ 0x2d
 8005cca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cce:	4a91      	ldr	r2, [pc, #580]	@ (8005f14 <_printf_float+0x2cc>)
 8005cd0:	4b91      	ldr	r3, [pc, #580]	@ (8005f18 <_printf_float+0x2d0>)
 8005cd2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005cd6:	bf8c      	ite	hi
 8005cd8:	4690      	movhi	r8, r2
 8005cda:	4698      	movls	r8, r3
 8005cdc:	2303      	movs	r3, #3
 8005cde:	6123      	str	r3, [r4, #16]
 8005ce0:	f02b 0304 	bic.w	r3, fp, #4
 8005ce4:	6023      	str	r3, [r4, #0]
 8005ce6:	f04f 0900 	mov.w	r9, #0
 8005cea:	9700      	str	r7, [sp, #0]
 8005cec:	4633      	mov	r3, r6
 8005cee:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005cf0:	4621      	mov	r1, r4
 8005cf2:	4628      	mov	r0, r5
 8005cf4:	f000 f9d2 	bl	800609c <_printf_common>
 8005cf8:	3001      	adds	r0, #1
 8005cfa:	f040 808d 	bne.w	8005e18 <_printf_float+0x1d0>
 8005cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8005d02:	b00d      	add	sp, #52	@ 0x34
 8005d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d08:	4642      	mov	r2, r8
 8005d0a:	464b      	mov	r3, r9
 8005d0c:	4640      	mov	r0, r8
 8005d0e:	4649      	mov	r1, r9
 8005d10:	f7fa ff2c 	bl	8000b6c <__aeabi_dcmpun>
 8005d14:	b140      	cbz	r0, 8005d28 <_printf_float+0xe0>
 8005d16:	464b      	mov	r3, r9
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	bfbc      	itt	lt
 8005d1c:	232d      	movlt	r3, #45	@ 0x2d
 8005d1e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005d22:	4a7e      	ldr	r2, [pc, #504]	@ (8005f1c <_printf_float+0x2d4>)
 8005d24:	4b7e      	ldr	r3, [pc, #504]	@ (8005f20 <_printf_float+0x2d8>)
 8005d26:	e7d4      	b.n	8005cd2 <_printf_float+0x8a>
 8005d28:	6863      	ldr	r3, [r4, #4]
 8005d2a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005d2e:	9206      	str	r2, [sp, #24]
 8005d30:	1c5a      	adds	r2, r3, #1
 8005d32:	d13b      	bne.n	8005dac <_printf_float+0x164>
 8005d34:	2306      	movs	r3, #6
 8005d36:	6063      	str	r3, [r4, #4]
 8005d38:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	6022      	str	r2, [r4, #0]
 8005d40:	9303      	str	r3, [sp, #12]
 8005d42:	ab0a      	add	r3, sp, #40	@ 0x28
 8005d44:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005d48:	ab09      	add	r3, sp, #36	@ 0x24
 8005d4a:	9300      	str	r3, [sp, #0]
 8005d4c:	6861      	ldr	r1, [r4, #4]
 8005d4e:	ec49 8b10 	vmov	d0, r8, r9
 8005d52:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005d56:	4628      	mov	r0, r5
 8005d58:	f7ff fed6 	bl	8005b08 <__cvt>
 8005d5c:	9b06      	ldr	r3, [sp, #24]
 8005d5e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d60:	2b47      	cmp	r3, #71	@ 0x47
 8005d62:	4680      	mov	r8, r0
 8005d64:	d129      	bne.n	8005dba <_printf_float+0x172>
 8005d66:	1cc8      	adds	r0, r1, #3
 8005d68:	db02      	blt.n	8005d70 <_printf_float+0x128>
 8005d6a:	6863      	ldr	r3, [r4, #4]
 8005d6c:	4299      	cmp	r1, r3
 8005d6e:	dd41      	ble.n	8005df4 <_printf_float+0x1ac>
 8005d70:	f1aa 0a02 	sub.w	sl, sl, #2
 8005d74:	fa5f fa8a 	uxtb.w	sl, sl
 8005d78:	3901      	subs	r1, #1
 8005d7a:	4652      	mov	r2, sl
 8005d7c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005d80:	9109      	str	r1, [sp, #36]	@ 0x24
 8005d82:	f7ff ff26 	bl	8005bd2 <__exponent>
 8005d86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005d88:	1813      	adds	r3, r2, r0
 8005d8a:	2a01      	cmp	r2, #1
 8005d8c:	4681      	mov	r9, r0
 8005d8e:	6123      	str	r3, [r4, #16]
 8005d90:	dc02      	bgt.n	8005d98 <_printf_float+0x150>
 8005d92:	6822      	ldr	r2, [r4, #0]
 8005d94:	07d2      	lsls	r2, r2, #31
 8005d96:	d501      	bpl.n	8005d9c <_printf_float+0x154>
 8005d98:	3301      	adds	r3, #1
 8005d9a:	6123      	str	r3, [r4, #16]
 8005d9c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d0a2      	beq.n	8005cea <_printf_float+0xa2>
 8005da4:	232d      	movs	r3, #45	@ 0x2d
 8005da6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005daa:	e79e      	b.n	8005cea <_printf_float+0xa2>
 8005dac:	9a06      	ldr	r2, [sp, #24]
 8005dae:	2a47      	cmp	r2, #71	@ 0x47
 8005db0:	d1c2      	bne.n	8005d38 <_printf_float+0xf0>
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1c0      	bne.n	8005d38 <_printf_float+0xf0>
 8005db6:	2301      	movs	r3, #1
 8005db8:	e7bd      	b.n	8005d36 <_printf_float+0xee>
 8005dba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005dbe:	d9db      	bls.n	8005d78 <_printf_float+0x130>
 8005dc0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005dc4:	d118      	bne.n	8005df8 <_printf_float+0x1b0>
 8005dc6:	2900      	cmp	r1, #0
 8005dc8:	6863      	ldr	r3, [r4, #4]
 8005dca:	dd0b      	ble.n	8005de4 <_printf_float+0x19c>
 8005dcc:	6121      	str	r1, [r4, #16]
 8005dce:	b913      	cbnz	r3, 8005dd6 <_printf_float+0x18e>
 8005dd0:	6822      	ldr	r2, [r4, #0]
 8005dd2:	07d0      	lsls	r0, r2, #31
 8005dd4:	d502      	bpl.n	8005ddc <_printf_float+0x194>
 8005dd6:	3301      	adds	r3, #1
 8005dd8:	440b      	add	r3, r1
 8005dda:	6123      	str	r3, [r4, #16]
 8005ddc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005dde:	f04f 0900 	mov.w	r9, #0
 8005de2:	e7db      	b.n	8005d9c <_printf_float+0x154>
 8005de4:	b913      	cbnz	r3, 8005dec <_printf_float+0x1a4>
 8005de6:	6822      	ldr	r2, [r4, #0]
 8005de8:	07d2      	lsls	r2, r2, #31
 8005dea:	d501      	bpl.n	8005df0 <_printf_float+0x1a8>
 8005dec:	3302      	adds	r3, #2
 8005dee:	e7f4      	b.n	8005dda <_printf_float+0x192>
 8005df0:	2301      	movs	r3, #1
 8005df2:	e7f2      	b.n	8005dda <_printf_float+0x192>
 8005df4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005df8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005dfa:	4299      	cmp	r1, r3
 8005dfc:	db05      	blt.n	8005e0a <_printf_float+0x1c2>
 8005dfe:	6823      	ldr	r3, [r4, #0]
 8005e00:	6121      	str	r1, [r4, #16]
 8005e02:	07d8      	lsls	r0, r3, #31
 8005e04:	d5ea      	bpl.n	8005ddc <_printf_float+0x194>
 8005e06:	1c4b      	adds	r3, r1, #1
 8005e08:	e7e7      	b.n	8005dda <_printf_float+0x192>
 8005e0a:	2900      	cmp	r1, #0
 8005e0c:	bfd4      	ite	le
 8005e0e:	f1c1 0202 	rsble	r2, r1, #2
 8005e12:	2201      	movgt	r2, #1
 8005e14:	4413      	add	r3, r2
 8005e16:	e7e0      	b.n	8005dda <_printf_float+0x192>
 8005e18:	6823      	ldr	r3, [r4, #0]
 8005e1a:	055a      	lsls	r2, r3, #21
 8005e1c:	d407      	bmi.n	8005e2e <_printf_float+0x1e6>
 8005e1e:	6923      	ldr	r3, [r4, #16]
 8005e20:	4642      	mov	r2, r8
 8005e22:	4631      	mov	r1, r6
 8005e24:	4628      	mov	r0, r5
 8005e26:	47b8      	blx	r7
 8005e28:	3001      	adds	r0, #1
 8005e2a:	d12b      	bne.n	8005e84 <_printf_float+0x23c>
 8005e2c:	e767      	b.n	8005cfe <_printf_float+0xb6>
 8005e2e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005e32:	f240 80dd 	bls.w	8005ff0 <_printf_float+0x3a8>
 8005e36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	f7fa fe63 	bl	8000b08 <__aeabi_dcmpeq>
 8005e42:	2800      	cmp	r0, #0
 8005e44:	d033      	beq.n	8005eae <_printf_float+0x266>
 8005e46:	4a37      	ldr	r2, [pc, #220]	@ (8005f24 <_printf_float+0x2dc>)
 8005e48:	2301      	movs	r3, #1
 8005e4a:	4631      	mov	r1, r6
 8005e4c:	4628      	mov	r0, r5
 8005e4e:	47b8      	blx	r7
 8005e50:	3001      	adds	r0, #1
 8005e52:	f43f af54 	beq.w	8005cfe <_printf_float+0xb6>
 8005e56:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005e5a:	4543      	cmp	r3, r8
 8005e5c:	db02      	blt.n	8005e64 <_printf_float+0x21c>
 8005e5e:	6823      	ldr	r3, [r4, #0]
 8005e60:	07d8      	lsls	r0, r3, #31
 8005e62:	d50f      	bpl.n	8005e84 <_printf_float+0x23c>
 8005e64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e68:	4631      	mov	r1, r6
 8005e6a:	4628      	mov	r0, r5
 8005e6c:	47b8      	blx	r7
 8005e6e:	3001      	adds	r0, #1
 8005e70:	f43f af45 	beq.w	8005cfe <_printf_float+0xb6>
 8005e74:	f04f 0900 	mov.w	r9, #0
 8005e78:	f108 38ff 	add.w	r8, r8, #4294967295
 8005e7c:	f104 0a1a 	add.w	sl, r4, #26
 8005e80:	45c8      	cmp	r8, r9
 8005e82:	dc09      	bgt.n	8005e98 <_printf_float+0x250>
 8005e84:	6823      	ldr	r3, [r4, #0]
 8005e86:	079b      	lsls	r3, r3, #30
 8005e88:	f100 8103 	bmi.w	8006092 <_printf_float+0x44a>
 8005e8c:	68e0      	ldr	r0, [r4, #12]
 8005e8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e90:	4298      	cmp	r0, r3
 8005e92:	bfb8      	it	lt
 8005e94:	4618      	movlt	r0, r3
 8005e96:	e734      	b.n	8005d02 <_printf_float+0xba>
 8005e98:	2301      	movs	r3, #1
 8005e9a:	4652      	mov	r2, sl
 8005e9c:	4631      	mov	r1, r6
 8005e9e:	4628      	mov	r0, r5
 8005ea0:	47b8      	blx	r7
 8005ea2:	3001      	adds	r0, #1
 8005ea4:	f43f af2b 	beq.w	8005cfe <_printf_float+0xb6>
 8005ea8:	f109 0901 	add.w	r9, r9, #1
 8005eac:	e7e8      	b.n	8005e80 <_printf_float+0x238>
 8005eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	dc39      	bgt.n	8005f28 <_printf_float+0x2e0>
 8005eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8005f24 <_printf_float+0x2dc>)
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	4631      	mov	r1, r6
 8005eba:	4628      	mov	r0, r5
 8005ebc:	47b8      	blx	r7
 8005ebe:	3001      	adds	r0, #1
 8005ec0:	f43f af1d 	beq.w	8005cfe <_printf_float+0xb6>
 8005ec4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005ec8:	ea59 0303 	orrs.w	r3, r9, r3
 8005ecc:	d102      	bne.n	8005ed4 <_printf_float+0x28c>
 8005ece:	6823      	ldr	r3, [r4, #0]
 8005ed0:	07d9      	lsls	r1, r3, #31
 8005ed2:	d5d7      	bpl.n	8005e84 <_printf_float+0x23c>
 8005ed4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ed8:	4631      	mov	r1, r6
 8005eda:	4628      	mov	r0, r5
 8005edc:	47b8      	blx	r7
 8005ede:	3001      	adds	r0, #1
 8005ee0:	f43f af0d 	beq.w	8005cfe <_printf_float+0xb6>
 8005ee4:	f04f 0a00 	mov.w	sl, #0
 8005ee8:	f104 0b1a 	add.w	fp, r4, #26
 8005eec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005eee:	425b      	negs	r3, r3
 8005ef0:	4553      	cmp	r3, sl
 8005ef2:	dc01      	bgt.n	8005ef8 <_printf_float+0x2b0>
 8005ef4:	464b      	mov	r3, r9
 8005ef6:	e793      	b.n	8005e20 <_printf_float+0x1d8>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	465a      	mov	r2, fp
 8005efc:	4631      	mov	r1, r6
 8005efe:	4628      	mov	r0, r5
 8005f00:	47b8      	blx	r7
 8005f02:	3001      	adds	r0, #1
 8005f04:	f43f aefb 	beq.w	8005cfe <_printf_float+0xb6>
 8005f08:	f10a 0a01 	add.w	sl, sl, #1
 8005f0c:	e7ee      	b.n	8005eec <_printf_float+0x2a4>
 8005f0e:	bf00      	nop
 8005f10:	7fefffff 	.word	0x7fefffff
 8005f14:	08008508 	.word	0x08008508
 8005f18:	08008504 	.word	0x08008504
 8005f1c:	08008510 	.word	0x08008510
 8005f20:	0800850c 	.word	0x0800850c
 8005f24:	08008514 	.word	0x08008514
 8005f28:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f2a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005f2e:	4553      	cmp	r3, sl
 8005f30:	bfa8      	it	ge
 8005f32:	4653      	movge	r3, sl
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	4699      	mov	r9, r3
 8005f38:	dc36      	bgt.n	8005fa8 <_printf_float+0x360>
 8005f3a:	f04f 0b00 	mov.w	fp, #0
 8005f3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f42:	f104 021a 	add.w	r2, r4, #26
 8005f46:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005f48:	9306      	str	r3, [sp, #24]
 8005f4a:	eba3 0309 	sub.w	r3, r3, r9
 8005f4e:	455b      	cmp	r3, fp
 8005f50:	dc31      	bgt.n	8005fb6 <_printf_float+0x36e>
 8005f52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f54:	459a      	cmp	sl, r3
 8005f56:	dc3a      	bgt.n	8005fce <_printf_float+0x386>
 8005f58:	6823      	ldr	r3, [r4, #0]
 8005f5a:	07da      	lsls	r2, r3, #31
 8005f5c:	d437      	bmi.n	8005fce <_printf_float+0x386>
 8005f5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f60:	ebaa 0903 	sub.w	r9, sl, r3
 8005f64:	9b06      	ldr	r3, [sp, #24]
 8005f66:	ebaa 0303 	sub.w	r3, sl, r3
 8005f6a:	4599      	cmp	r9, r3
 8005f6c:	bfa8      	it	ge
 8005f6e:	4699      	movge	r9, r3
 8005f70:	f1b9 0f00 	cmp.w	r9, #0
 8005f74:	dc33      	bgt.n	8005fde <_printf_float+0x396>
 8005f76:	f04f 0800 	mov.w	r8, #0
 8005f7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f7e:	f104 0b1a 	add.w	fp, r4, #26
 8005f82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f84:	ebaa 0303 	sub.w	r3, sl, r3
 8005f88:	eba3 0309 	sub.w	r3, r3, r9
 8005f8c:	4543      	cmp	r3, r8
 8005f8e:	f77f af79 	ble.w	8005e84 <_printf_float+0x23c>
 8005f92:	2301      	movs	r3, #1
 8005f94:	465a      	mov	r2, fp
 8005f96:	4631      	mov	r1, r6
 8005f98:	4628      	mov	r0, r5
 8005f9a:	47b8      	blx	r7
 8005f9c:	3001      	adds	r0, #1
 8005f9e:	f43f aeae 	beq.w	8005cfe <_printf_float+0xb6>
 8005fa2:	f108 0801 	add.w	r8, r8, #1
 8005fa6:	e7ec      	b.n	8005f82 <_printf_float+0x33a>
 8005fa8:	4642      	mov	r2, r8
 8005faa:	4631      	mov	r1, r6
 8005fac:	4628      	mov	r0, r5
 8005fae:	47b8      	blx	r7
 8005fb0:	3001      	adds	r0, #1
 8005fb2:	d1c2      	bne.n	8005f3a <_printf_float+0x2f2>
 8005fb4:	e6a3      	b.n	8005cfe <_printf_float+0xb6>
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	4631      	mov	r1, r6
 8005fba:	4628      	mov	r0, r5
 8005fbc:	9206      	str	r2, [sp, #24]
 8005fbe:	47b8      	blx	r7
 8005fc0:	3001      	adds	r0, #1
 8005fc2:	f43f ae9c 	beq.w	8005cfe <_printf_float+0xb6>
 8005fc6:	9a06      	ldr	r2, [sp, #24]
 8005fc8:	f10b 0b01 	add.w	fp, fp, #1
 8005fcc:	e7bb      	b.n	8005f46 <_printf_float+0x2fe>
 8005fce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fd2:	4631      	mov	r1, r6
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	47b8      	blx	r7
 8005fd8:	3001      	adds	r0, #1
 8005fda:	d1c0      	bne.n	8005f5e <_printf_float+0x316>
 8005fdc:	e68f      	b.n	8005cfe <_printf_float+0xb6>
 8005fde:	9a06      	ldr	r2, [sp, #24]
 8005fe0:	464b      	mov	r3, r9
 8005fe2:	4442      	add	r2, r8
 8005fe4:	4631      	mov	r1, r6
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	47b8      	blx	r7
 8005fea:	3001      	adds	r0, #1
 8005fec:	d1c3      	bne.n	8005f76 <_printf_float+0x32e>
 8005fee:	e686      	b.n	8005cfe <_printf_float+0xb6>
 8005ff0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005ff4:	f1ba 0f01 	cmp.w	sl, #1
 8005ff8:	dc01      	bgt.n	8005ffe <_printf_float+0x3b6>
 8005ffa:	07db      	lsls	r3, r3, #31
 8005ffc:	d536      	bpl.n	800606c <_printf_float+0x424>
 8005ffe:	2301      	movs	r3, #1
 8006000:	4642      	mov	r2, r8
 8006002:	4631      	mov	r1, r6
 8006004:	4628      	mov	r0, r5
 8006006:	47b8      	blx	r7
 8006008:	3001      	adds	r0, #1
 800600a:	f43f ae78 	beq.w	8005cfe <_printf_float+0xb6>
 800600e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006012:	4631      	mov	r1, r6
 8006014:	4628      	mov	r0, r5
 8006016:	47b8      	blx	r7
 8006018:	3001      	adds	r0, #1
 800601a:	f43f ae70 	beq.w	8005cfe <_printf_float+0xb6>
 800601e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006022:	2200      	movs	r2, #0
 8006024:	2300      	movs	r3, #0
 8006026:	f10a 3aff 	add.w	sl, sl, #4294967295
 800602a:	f7fa fd6d 	bl	8000b08 <__aeabi_dcmpeq>
 800602e:	b9c0      	cbnz	r0, 8006062 <_printf_float+0x41a>
 8006030:	4653      	mov	r3, sl
 8006032:	f108 0201 	add.w	r2, r8, #1
 8006036:	4631      	mov	r1, r6
 8006038:	4628      	mov	r0, r5
 800603a:	47b8      	blx	r7
 800603c:	3001      	adds	r0, #1
 800603e:	d10c      	bne.n	800605a <_printf_float+0x412>
 8006040:	e65d      	b.n	8005cfe <_printf_float+0xb6>
 8006042:	2301      	movs	r3, #1
 8006044:	465a      	mov	r2, fp
 8006046:	4631      	mov	r1, r6
 8006048:	4628      	mov	r0, r5
 800604a:	47b8      	blx	r7
 800604c:	3001      	adds	r0, #1
 800604e:	f43f ae56 	beq.w	8005cfe <_printf_float+0xb6>
 8006052:	f108 0801 	add.w	r8, r8, #1
 8006056:	45d0      	cmp	r8, sl
 8006058:	dbf3      	blt.n	8006042 <_printf_float+0x3fa>
 800605a:	464b      	mov	r3, r9
 800605c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006060:	e6df      	b.n	8005e22 <_printf_float+0x1da>
 8006062:	f04f 0800 	mov.w	r8, #0
 8006066:	f104 0b1a 	add.w	fp, r4, #26
 800606a:	e7f4      	b.n	8006056 <_printf_float+0x40e>
 800606c:	2301      	movs	r3, #1
 800606e:	4642      	mov	r2, r8
 8006070:	e7e1      	b.n	8006036 <_printf_float+0x3ee>
 8006072:	2301      	movs	r3, #1
 8006074:	464a      	mov	r2, r9
 8006076:	4631      	mov	r1, r6
 8006078:	4628      	mov	r0, r5
 800607a:	47b8      	blx	r7
 800607c:	3001      	adds	r0, #1
 800607e:	f43f ae3e 	beq.w	8005cfe <_printf_float+0xb6>
 8006082:	f108 0801 	add.w	r8, r8, #1
 8006086:	68e3      	ldr	r3, [r4, #12]
 8006088:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800608a:	1a5b      	subs	r3, r3, r1
 800608c:	4543      	cmp	r3, r8
 800608e:	dcf0      	bgt.n	8006072 <_printf_float+0x42a>
 8006090:	e6fc      	b.n	8005e8c <_printf_float+0x244>
 8006092:	f04f 0800 	mov.w	r8, #0
 8006096:	f104 0919 	add.w	r9, r4, #25
 800609a:	e7f4      	b.n	8006086 <_printf_float+0x43e>

0800609c <_printf_common>:
 800609c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060a0:	4616      	mov	r6, r2
 80060a2:	4698      	mov	r8, r3
 80060a4:	688a      	ldr	r2, [r1, #8]
 80060a6:	690b      	ldr	r3, [r1, #16]
 80060a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80060ac:	4293      	cmp	r3, r2
 80060ae:	bfb8      	it	lt
 80060b0:	4613      	movlt	r3, r2
 80060b2:	6033      	str	r3, [r6, #0]
 80060b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80060b8:	4607      	mov	r7, r0
 80060ba:	460c      	mov	r4, r1
 80060bc:	b10a      	cbz	r2, 80060c2 <_printf_common+0x26>
 80060be:	3301      	adds	r3, #1
 80060c0:	6033      	str	r3, [r6, #0]
 80060c2:	6823      	ldr	r3, [r4, #0]
 80060c4:	0699      	lsls	r1, r3, #26
 80060c6:	bf42      	ittt	mi
 80060c8:	6833      	ldrmi	r3, [r6, #0]
 80060ca:	3302      	addmi	r3, #2
 80060cc:	6033      	strmi	r3, [r6, #0]
 80060ce:	6825      	ldr	r5, [r4, #0]
 80060d0:	f015 0506 	ands.w	r5, r5, #6
 80060d4:	d106      	bne.n	80060e4 <_printf_common+0x48>
 80060d6:	f104 0a19 	add.w	sl, r4, #25
 80060da:	68e3      	ldr	r3, [r4, #12]
 80060dc:	6832      	ldr	r2, [r6, #0]
 80060de:	1a9b      	subs	r3, r3, r2
 80060e0:	42ab      	cmp	r3, r5
 80060e2:	dc26      	bgt.n	8006132 <_printf_common+0x96>
 80060e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80060e8:	6822      	ldr	r2, [r4, #0]
 80060ea:	3b00      	subs	r3, #0
 80060ec:	bf18      	it	ne
 80060ee:	2301      	movne	r3, #1
 80060f0:	0692      	lsls	r2, r2, #26
 80060f2:	d42b      	bmi.n	800614c <_printf_common+0xb0>
 80060f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80060f8:	4641      	mov	r1, r8
 80060fa:	4638      	mov	r0, r7
 80060fc:	47c8      	blx	r9
 80060fe:	3001      	adds	r0, #1
 8006100:	d01e      	beq.n	8006140 <_printf_common+0xa4>
 8006102:	6823      	ldr	r3, [r4, #0]
 8006104:	6922      	ldr	r2, [r4, #16]
 8006106:	f003 0306 	and.w	r3, r3, #6
 800610a:	2b04      	cmp	r3, #4
 800610c:	bf02      	ittt	eq
 800610e:	68e5      	ldreq	r5, [r4, #12]
 8006110:	6833      	ldreq	r3, [r6, #0]
 8006112:	1aed      	subeq	r5, r5, r3
 8006114:	68a3      	ldr	r3, [r4, #8]
 8006116:	bf0c      	ite	eq
 8006118:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800611c:	2500      	movne	r5, #0
 800611e:	4293      	cmp	r3, r2
 8006120:	bfc4      	itt	gt
 8006122:	1a9b      	subgt	r3, r3, r2
 8006124:	18ed      	addgt	r5, r5, r3
 8006126:	2600      	movs	r6, #0
 8006128:	341a      	adds	r4, #26
 800612a:	42b5      	cmp	r5, r6
 800612c:	d11a      	bne.n	8006164 <_printf_common+0xc8>
 800612e:	2000      	movs	r0, #0
 8006130:	e008      	b.n	8006144 <_printf_common+0xa8>
 8006132:	2301      	movs	r3, #1
 8006134:	4652      	mov	r2, sl
 8006136:	4641      	mov	r1, r8
 8006138:	4638      	mov	r0, r7
 800613a:	47c8      	blx	r9
 800613c:	3001      	adds	r0, #1
 800613e:	d103      	bne.n	8006148 <_printf_common+0xac>
 8006140:	f04f 30ff 	mov.w	r0, #4294967295
 8006144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006148:	3501      	adds	r5, #1
 800614a:	e7c6      	b.n	80060da <_printf_common+0x3e>
 800614c:	18e1      	adds	r1, r4, r3
 800614e:	1c5a      	adds	r2, r3, #1
 8006150:	2030      	movs	r0, #48	@ 0x30
 8006152:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006156:	4422      	add	r2, r4
 8006158:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800615c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006160:	3302      	adds	r3, #2
 8006162:	e7c7      	b.n	80060f4 <_printf_common+0x58>
 8006164:	2301      	movs	r3, #1
 8006166:	4622      	mov	r2, r4
 8006168:	4641      	mov	r1, r8
 800616a:	4638      	mov	r0, r7
 800616c:	47c8      	blx	r9
 800616e:	3001      	adds	r0, #1
 8006170:	d0e6      	beq.n	8006140 <_printf_common+0xa4>
 8006172:	3601      	adds	r6, #1
 8006174:	e7d9      	b.n	800612a <_printf_common+0x8e>
	...

08006178 <_printf_i>:
 8006178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800617c:	7e0f      	ldrb	r7, [r1, #24]
 800617e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006180:	2f78      	cmp	r7, #120	@ 0x78
 8006182:	4691      	mov	r9, r2
 8006184:	4680      	mov	r8, r0
 8006186:	460c      	mov	r4, r1
 8006188:	469a      	mov	sl, r3
 800618a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800618e:	d807      	bhi.n	80061a0 <_printf_i+0x28>
 8006190:	2f62      	cmp	r7, #98	@ 0x62
 8006192:	d80a      	bhi.n	80061aa <_printf_i+0x32>
 8006194:	2f00      	cmp	r7, #0
 8006196:	f000 80d1 	beq.w	800633c <_printf_i+0x1c4>
 800619a:	2f58      	cmp	r7, #88	@ 0x58
 800619c:	f000 80b8 	beq.w	8006310 <_printf_i+0x198>
 80061a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80061a8:	e03a      	b.n	8006220 <_printf_i+0xa8>
 80061aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80061ae:	2b15      	cmp	r3, #21
 80061b0:	d8f6      	bhi.n	80061a0 <_printf_i+0x28>
 80061b2:	a101      	add	r1, pc, #4	@ (adr r1, 80061b8 <_printf_i+0x40>)
 80061b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061b8:	08006211 	.word	0x08006211
 80061bc:	08006225 	.word	0x08006225
 80061c0:	080061a1 	.word	0x080061a1
 80061c4:	080061a1 	.word	0x080061a1
 80061c8:	080061a1 	.word	0x080061a1
 80061cc:	080061a1 	.word	0x080061a1
 80061d0:	08006225 	.word	0x08006225
 80061d4:	080061a1 	.word	0x080061a1
 80061d8:	080061a1 	.word	0x080061a1
 80061dc:	080061a1 	.word	0x080061a1
 80061e0:	080061a1 	.word	0x080061a1
 80061e4:	08006323 	.word	0x08006323
 80061e8:	0800624f 	.word	0x0800624f
 80061ec:	080062dd 	.word	0x080062dd
 80061f0:	080061a1 	.word	0x080061a1
 80061f4:	080061a1 	.word	0x080061a1
 80061f8:	08006345 	.word	0x08006345
 80061fc:	080061a1 	.word	0x080061a1
 8006200:	0800624f 	.word	0x0800624f
 8006204:	080061a1 	.word	0x080061a1
 8006208:	080061a1 	.word	0x080061a1
 800620c:	080062e5 	.word	0x080062e5
 8006210:	6833      	ldr	r3, [r6, #0]
 8006212:	1d1a      	adds	r2, r3, #4
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	6032      	str	r2, [r6, #0]
 8006218:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800621c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006220:	2301      	movs	r3, #1
 8006222:	e09c      	b.n	800635e <_printf_i+0x1e6>
 8006224:	6833      	ldr	r3, [r6, #0]
 8006226:	6820      	ldr	r0, [r4, #0]
 8006228:	1d19      	adds	r1, r3, #4
 800622a:	6031      	str	r1, [r6, #0]
 800622c:	0606      	lsls	r6, r0, #24
 800622e:	d501      	bpl.n	8006234 <_printf_i+0xbc>
 8006230:	681d      	ldr	r5, [r3, #0]
 8006232:	e003      	b.n	800623c <_printf_i+0xc4>
 8006234:	0645      	lsls	r5, r0, #25
 8006236:	d5fb      	bpl.n	8006230 <_printf_i+0xb8>
 8006238:	f9b3 5000 	ldrsh.w	r5, [r3]
 800623c:	2d00      	cmp	r5, #0
 800623e:	da03      	bge.n	8006248 <_printf_i+0xd0>
 8006240:	232d      	movs	r3, #45	@ 0x2d
 8006242:	426d      	negs	r5, r5
 8006244:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006248:	4858      	ldr	r0, [pc, #352]	@ (80063ac <_printf_i+0x234>)
 800624a:	230a      	movs	r3, #10
 800624c:	e011      	b.n	8006272 <_printf_i+0xfa>
 800624e:	6821      	ldr	r1, [r4, #0]
 8006250:	6833      	ldr	r3, [r6, #0]
 8006252:	0608      	lsls	r0, r1, #24
 8006254:	f853 5b04 	ldr.w	r5, [r3], #4
 8006258:	d402      	bmi.n	8006260 <_printf_i+0xe8>
 800625a:	0649      	lsls	r1, r1, #25
 800625c:	bf48      	it	mi
 800625e:	b2ad      	uxthmi	r5, r5
 8006260:	2f6f      	cmp	r7, #111	@ 0x6f
 8006262:	4852      	ldr	r0, [pc, #328]	@ (80063ac <_printf_i+0x234>)
 8006264:	6033      	str	r3, [r6, #0]
 8006266:	bf14      	ite	ne
 8006268:	230a      	movne	r3, #10
 800626a:	2308      	moveq	r3, #8
 800626c:	2100      	movs	r1, #0
 800626e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006272:	6866      	ldr	r6, [r4, #4]
 8006274:	60a6      	str	r6, [r4, #8]
 8006276:	2e00      	cmp	r6, #0
 8006278:	db05      	blt.n	8006286 <_printf_i+0x10e>
 800627a:	6821      	ldr	r1, [r4, #0]
 800627c:	432e      	orrs	r6, r5
 800627e:	f021 0104 	bic.w	r1, r1, #4
 8006282:	6021      	str	r1, [r4, #0]
 8006284:	d04b      	beq.n	800631e <_printf_i+0x1a6>
 8006286:	4616      	mov	r6, r2
 8006288:	fbb5 f1f3 	udiv	r1, r5, r3
 800628c:	fb03 5711 	mls	r7, r3, r1, r5
 8006290:	5dc7      	ldrb	r7, [r0, r7]
 8006292:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006296:	462f      	mov	r7, r5
 8006298:	42bb      	cmp	r3, r7
 800629a:	460d      	mov	r5, r1
 800629c:	d9f4      	bls.n	8006288 <_printf_i+0x110>
 800629e:	2b08      	cmp	r3, #8
 80062a0:	d10b      	bne.n	80062ba <_printf_i+0x142>
 80062a2:	6823      	ldr	r3, [r4, #0]
 80062a4:	07df      	lsls	r7, r3, #31
 80062a6:	d508      	bpl.n	80062ba <_printf_i+0x142>
 80062a8:	6923      	ldr	r3, [r4, #16]
 80062aa:	6861      	ldr	r1, [r4, #4]
 80062ac:	4299      	cmp	r1, r3
 80062ae:	bfde      	ittt	le
 80062b0:	2330      	movle	r3, #48	@ 0x30
 80062b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80062b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80062ba:	1b92      	subs	r2, r2, r6
 80062bc:	6122      	str	r2, [r4, #16]
 80062be:	f8cd a000 	str.w	sl, [sp]
 80062c2:	464b      	mov	r3, r9
 80062c4:	aa03      	add	r2, sp, #12
 80062c6:	4621      	mov	r1, r4
 80062c8:	4640      	mov	r0, r8
 80062ca:	f7ff fee7 	bl	800609c <_printf_common>
 80062ce:	3001      	adds	r0, #1
 80062d0:	d14a      	bne.n	8006368 <_printf_i+0x1f0>
 80062d2:	f04f 30ff 	mov.w	r0, #4294967295
 80062d6:	b004      	add	sp, #16
 80062d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062dc:	6823      	ldr	r3, [r4, #0]
 80062de:	f043 0320 	orr.w	r3, r3, #32
 80062e2:	6023      	str	r3, [r4, #0]
 80062e4:	4832      	ldr	r0, [pc, #200]	@ (80063b0 <_printf_i+0x238>)
 80062e6:	2778      	movs	r7, #120	@ 0x78
 80062e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80062ec:	6823      	ldr	r3, [r4, #0]
 80062ee:	6831      	ldr	r1, [r6, #0]
 80062f0:	061f      	lsls	r7, r3, #24
 80062f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80062f6:	d402      	bmi.n	80062fe <_printf_i+0x186>
 80062f8:	065f      	lsls	r7, r3, #25
 80062fa:	bf48      	it	mi
 80062fc:	b2ad      	uxthmi	r5, r5
 80062fe:	6031      	str	r1, [r6, #0]
 8006300:	07d9      	lsls	r1, r3, #31
 8006302:	bf44      	itt	mi
 8006304:	f043 0320 	orrmi.w	r3, r3, #32
 8006308:	6023      	strmi	r3, [r4, #0]
 800630a:	b11d      	cbz	r5, 8006314 <_printf_i+0x19c>
 800630c:	2310      	movs	r3, #16
 800630e:	e7ad      	b.n	800626c <_printf_i+0xf4>
 8006310:	4826      	ldr	r0, [pc, #152]	@ (80063ac <_printf_i+0x234>)
 8006312:	e7e9      	b.n	80062e8 <_printf_i+0x170>
 8006314:	6823      	ldr	r3, [r4, #0]
 8006316:	f023 0320 	bic.w	r3, r3, #32
 800631a:	6023      	str	r3, [r4, #0]
 800631c:	e7f6      	b.n	800630c <_printf_i+0x194>
 800631e:	4616      	mov	r6, r2
 8006320:	e7bd      	b.n	800629e <_printf_i+0x126>
 8006322:	6833      	ldr	r3, [r6, #0]
 8006324:	6825      	ldr	r5, [r4, #0]
 8006326:	6961      	ldr	r1, [r4, #20]
 8006328:	1d18      	adds	r0, r3, #4
 800632a:	6030      	str	r0, [r6, #0]
 800632c:	062e      	lsls	r6, r5, #24
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	d501      	bpl.n	8006336 <_printf_i+0x1be>
 8006332:	6019      	str	r1, [r3, #0]
 8006334:	e002      	b.n	800633c <_printf_i+0x1c4>
 8006336:	0668      	lsls	r0, r5, #25
 8006338:	d5fb      	bpl.n	8006332 <_printf_i+0x1ba>
 800633a:	8019      	strh	r1, [r3, #0]
 800633c:	2300      	movs	r3, #0
 800633e:	6123      	str	r3, [r4, #16]
 8006340:	4616      	mov	r6, r2
 8006342:	e7bc      	b.n	80062be <_printf_i+0x146>
 8006344:	6833      	ldr	r3, [r6, #0]
 8006346:	1d1a      	adds	r2, r3, #4
 8006348:	6032      	str	r2, [r6, #0]
 800634a:	681e      	ldr	r6, [r3, #0]
 800634c:	6862      	ldr	r2, [r4, #4]
 800634e:	2100      	movs	r1, #0
 8006350:	4630      	mov	r0, r6
 8006352:	f7f9 ff5d 	bl	8000210 <memchr>
 8006356:	b108      	cbz	r0, 800635c <_printf_i+0x1e4>
 8006358:	1b80      	subs	r0, r0, r6
 800635a:	6060      	str	r0, [r4, #4]
 800635c:	6863      	ldr	r3, [r4, #4]
 800635e:	6123      	str	r3, [r4, #16]
 8006360:	2300      	movs	r3, #0
 8006362:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006366:	e7aa      	b.n	80062be <_printf_i+0x146>
 8006368:	6923      	ldr	r3, [r4, #16]
 800636a:	4632      	mov	r2, r6
 800636c:	4649      	mov	r1, r9
 800636e:	4640      	mov	r0, r8
 8006370:	47d0      	blx	sl
 8006372:	3001      	adds	r0, #1
 8006374:	d0ad      	beq.n	80062d2 <_printf_i+0x15a>
 8006376:	6823      	ldr	r3, [r4, #0]
 8006378:	079b      	lsls	r3, r3, #30
 800637a:	d413      	bmi.n	80063a4 <_printf_i+0x22c>
 800637c:	68e0      	ldr	r0, [r4, #12]
 800637e:	9b03      	ldr	r3, [sp, #12]
 8006380:	4298      	cmp	r0, r3
 8006382:	bfb8      	it	lt
 8006384:	4618      	movlt	r0, r3
 8006386:	e7a6      	b.n	80062d6 <_printf_i+0x15e>
 8006388:	2301      	movs	r3, #1
 800638a:	4632      	mov	r2, r6
 800638c:	4649      	mov	r1, r9
 800638e:	4640      	mov	r0, r8
 8006390:	47d0      	blx	sl
 8006392:	3001      	adds	r0, #1
 8006394:	d09d      	beq.n	80062d2 <_printf_i+0x15a>
 8006396:	3501      	adds	r5, #1
 8006398:	68e3      	ldr	r3, [r4, #12]
 800639a:	9903      	ldr	r1, [sp, #12]
 800639c:	1a5b      	subs	r3, r3, r1
 800639e:	42ab      	cmp	r3, r5
 80063a0:	dcf2      	bgt.n	8006388 <_printf_i+0x210>
 80063a2:	e7eb      	b.n	800637c <_printf_i+0x204>
 80063a4:	2500      	movs	r5, #0
 80063a6:	f104 0619 	add.w	r6, r4, #25
 80063aa:	e7f5      	b.n	8006398 <_printf_i+0x220>
 80063ac:	08008516 	.word	0x08008516
 80063b0:	08008527 	.word	0x08008527

080063b4 <std>:
 80063b4:	2300      	movs	r3, #0
 80063b6:	b510      	push	{r4, lr}
 80063b8:	4604      	mov	r4, r0
 80063ba:	e9c0 3300 	strd	r3, r3, [r0]
 80063be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063c2:	6083      	str	r3, [r0, #8]
 80063c4:	8181      	strh	r1, [r0, #12]
 80063c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80063c8:	81c2      	strh	r2, [r0, #14]
 80063ca:	6183      	str	r3, [r0, #24]
 80063cc:	4619      	mov	r1, r3
 80063ce:	2208      	movs	r2, #8
 80063d0:	305c      	adds	r0, #92	@ 0x5c
 80063d2:	f000 f906 	bl	80065e2 <memset>
 80063d6:	4b0d      	ldr	r3, [pc, #52]	@ (800640c <std+0x58>)
 80063d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80063da:	4b0d      	ldr	r3, [pc, #52]	@ (8006410 <std+0x5c>)
 80063dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80063de:	4b0d      	ldr	r3, [pc, #52]	@ (8006414 <std+0x60>)
 80063e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80063e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006418 <std+0x64>)
 80063e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80063e6:	4b0d      	ldr	r3, [pc, #52]	@ (800641c <std+0x68>)
 80063e8:	6224      	str	r4, [r4, #32]
 80063ea:	429c      	cmp	r4, r3
 80063ec:	d006      	beq.n	80063fc <std+0x48>
 80063ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80063f2:	4294      	cmp	r4, r2
 80063f4:	d002      	beq.n	80063fc <std+0x48>
 80063f6:	33d0      	adds	r3, #208	@ 0xd0
 80063f8:	429c      	cmp	r4, r3
 80063fa:	d105      	bne.n	8006408 <std+0x54>
 80063fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006404:	f000 b96a 	b.w	80066dc <__retarget_lock_init_recursive>
 8006408:	bd10      	pop	{r4, pc}
 800640a:	bf00      	nop
 800640c:	0800655d 	.word	0x0800655d
 8006410:	0800657f 	.word	0x0800657f
 8006414:	080065b7 	.word	0x080065b7
 8006418:	080065db 	.word	0x080065db
 800641c:	20004bec 	.word	0x20004bec

08006420 <stdio_exit_handler>:
 8006420:	4a02      	ldr	r2, [pc, #8]	@ (800642c <stdio_exit_handler+0xc>)
 8006422:	4903      	ldr	r1, [pc, #12]	@ (8006430 <stdio_exit_handler+0x10>)
 8006424:	4803      	ldr	r0, [pc, #12]	@ (8006434 <stdio_exit_handler+0x14>)
 8006426:	f000 b869 	b.w	80064fc <_fwalk_sglue>
 800642a:	bf00      	nop
 800642c:	20000010 	.word	0x20000010
 8006430:	08008031 	.word	0x08008031
 8006434:	20000020 	.word	0x20000020

08006438 <cleanup_stdio>:
 8006438:	6841      	ldr	r1, [r0, #4]
 800643a:	4b0c      	ldr	r3, [pc, #48]	@ (800646c <cleanup_stdio+0x34>)
 800643c:	4299      	cmp	r1, r3
 800643e:	b510      	push	{r4, lr}
 8006440:	4604      	mov	r4, r0
 8006442:	d001      	beq.n	8006448 <cleanup_stdio+0x10>
 8006444:	f001 fdf4 	bl	8008030 <_fflush_r>
 8006448:	68a1      	ldr	r1, [r4, #8]
 800644a:	4b09      	ldr	r3, [pc, #36]	@ (8006470 <cleanup_stdio+0x38>)
 800644c:	4299      	cmp	r1, r3
 800644e:	d002      	beq.n	8006456 <cleanup_stdio+0x1e>
 8006450:	4620      	mov	r0, r4
 8006452:	f001 fded 	bl	8008030 <_fflush_r>
 8006456:	68e1      	ldr	r1, [r4, #12]
 8006458:	4b06      	ldr	r3, [pc, #24]	@ (8006474 <cleanup_stdio+0x3c>)
 800645a:	4299      	cmp	r1, r3
 800645c:	d004      	beq.n	8006468 <cleanup_stdio+0x30>
 800645e:	4620      	mov	r0, r4
 8006460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006464:	f001 bde4 	b.w	8008030 <_fflush_r>
 8006468:	bd10      	pop	{r4, pc}
 800646a:	bf00      	nop
 800646c:	20004bec 	.word	0x20004bec
 8006470:	20004c54 	.word	0x20004c54
 8006474:	20004cbc 	.word	0x20004cbc

08006478 <global_stdio_init.part.0>:
 8006478:	b510      	push	{r4, lr}
 800647a:	4b0b      	ldr	r3, [pc, #44]	@ (80064a8 <global_stdio_init.part.0+0x30>)
 800647c:	4c0b      	ldr	r4, [pc, #44]	@ (80064ac <global_stdio_init.part.0+0x34>)
 800647e:	4a0c      	ldr	r2, [pc, #48]	@ (80064b0 <global_stdio_init.part.0+0x38>)
 8006480:	601a      	str	r2, [r3, #0]
 8006482:	4620      	mov	r0, r4
 8006484:	2200      	movs	r2, #0
 8006486:	2104      	movs	r1, #4
 8006488:	f7ff ff94 	bl	80063b4 <std>
 800648c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006490:	2201      	movs	r2, #1
 8006492:	2109      	movs	r1, #9
 8006494:	f7ff ff8e 	bl	80063b4 <std>
 8006498:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800649c:	2202      	movs	r2, #2
 800649e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064a2:	2112      	movs	r1, #18
 80064a4:	f7ff bf86 	b.w	80063b4 <std>
 80064a8:	20004d24 	.word	0x20004d24
 80064ac:	20004bec 	.word	0x20004bec
 80064b0:	08006421 	.word	0x08006421

080064b4 <__sfp_lock_acquire>:
 80064b4:	4801      	ldr	r0, [pc, #4]	@ (80064bc <__sfp_lock_acquire+0x8>)
 80064b6:	f000 b912 	b.w	80066de <__retarget_lock_acquire_recursive>
 80064ba:	bf00      	nop
 80064bc:	20004d2d 	.word	0x20004d2d

080064c0 <__sfp_lock_release>:
 80064c0:	4801      	ldr	r0, [pc, #4]	@ (80064c8 <__sfp_lock_release+0x8>)
 80064c2:	f000 b90d 	b.w	80066e0 <__retarget_lock_release_recursive>
 80064c6:	bf00      	nop
 80064c8:	20004d2d 	.word	0x20004d2d

080064cc <__sinit>:
 80064cc:	b510      	push	{r4, lr}
 80064ce:	4604      	mov	r4, r0
 80064d0:	f7ff fff0 	bl	80064b4 <__sfp_lock_acquire>
 80064d4:	6a23      	ldr	r3, [r4, #32]
 80064d6:	b11b      	cbz	r3, 80064e0 <__sinit+0x14>
 80064d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064dc:	f7ff bff0 	b.w	80064c0 <__sfp_lock_release>
 80064e0:	4b04      	ldr	r3, [pc, #16]	@ (80064f4 <__sinit+0x28>)
 80064e2:	6223      	str	r3, [r4, #32]
 80064e4:	4b04      	ldr	r3, [pc, #16]	@ (80064f8 <__sinit+0x2c>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1f5      	bne.n	80064d8 <__sinit+0xc>
 80064ec:	f7ff ffc4 	bl	8006478 <global_stdio_init.part.0>
 80064f0:	e7f2      	b.n	80064d8 <__sinit+0xc>
 80064f2:	bf00      	nop
 80064f4:	08006439 	.word	0x08006439
 80064f8:	20004d24 	.word	0x20004d24

080064fc <_fwalk_sglue>:
 80064fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006500:	4607      	mov	r7, r0
 8006502:	4688      	mov	r8, r1
 8006504:	4614      	mov	r4, r2
 8006506:	2600      	movs	r6, #0
 8006508:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800650c:	f1b9 0901 	subs.w	r9, r9, #1
 8006510:	d505      	bpl.n	800651e <_fwalk_sglue+0x22>
 8006512:	6824      	ldr	r4, [r4, #0]
 8006514:	2c00      	cmp	r4, #0
 8006516:	d1f7      	bne.n	8006508 <_fwalk_sglue+0xc>
 8006518:	4630      	mov	r0, r6
 800651a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800651e:	89ab      	ldrh	r3, [r5, #12]
 8006520:	2b01      	cmp	r3, #1
 8006522:	d907      	bls.n	8006534 <_fwalk_sglue+0x38>
 8006524:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006528:	3301      	adds	r3, #1
 800652a:	d003      	beq.n	8006534 <_fwalk_sglue+0x38>
 800652c:	4629      	mov	r1, r5
 800652e:	4638      	mov	r0, r7
 8006530:	47c0      	blx	r8
 8006532:	4306      	orrs	r6, r0
 8006534:	3568      	adds	r5, #104	@ 0x68
 8006536:	e7e9      	b.n	800650c <_fwalk_sglue+0x10>

08006538 <iprintf>:
 8006538:	b40f      	push	{r0, r1, r2, r3}
 800653a:	b507      	push	{r0, r1, r2, lr}
 800653c:	4906      	ldr	r1, [pc, #24]	@ (8006558 <iprintf+0x20>)
 800653e:	ab04      	add	r3, sp, #16
 8006540:	6808      	ldr	r0, [r1, #0]
 8006542:	f853 2b04 	ldr.w	r2, [r3], #4
 8006546:	6881      	ldr	r1, [r0, #8]
 8006548:	9301      	str	r3, [sp, #4]
 800654a:	f001 fbd5 	bl	8007cf8 <_vfiprintf_r>
 800654e:	b003      	add	sp, #12
 8006550:	f85d eb04 	ldr.w	lr, [sp], #4
 8006554:	b004      	add	sp, #16
 8006556:	4770      	bx	lr
 8006558:	2000001c 	.word	0x2000001c

0800655c <__sread>:
 800655c:	b510      	push	{r4, lr}
 800655e:	460c      	mov	r4, r1
 8006560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006564:	f000 f86c 	bl	8006640 <_read_r>
 8006568:	2800      	cmp	r0, #0
 800656a:	bfab      	itete	ge
 800656c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800656e:	89a3      	ldrhlt	r3, [r4, #12]
 8006570:	181b      	addge	r3, r3, r0
 8006572:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006576:	bfac      	ite	ge
 8006578:	6563      	strge	r3, [r4, #84]	@ 0x54
 800657a:	81a3      	strhlt	r3, [r4, #12]
 800657c:	bd10      	pop	{r4, pc}

0800657e <__swrite>:
 800657e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006582:	461f      	mov	r7, r3
 8006584:	898b      	ldrh	r3, [r1, #12]
 8006586:	05db      	lsls	r3, r3, #23
 8006588:	4605      	mov	r5, r0
 800658a:	460c      	mov	r4, r1
 800658c:	4616      	mov	r6, r2
 800658e:	d505      	bpl.n	800659c <__swrite+0x1e>
 8006590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006594:	2302      	movs	r3, #2
 8006596:	2200      	movs	r2, #0
 8006598:	f000 f840 	bl	800661c <_lseek_r>
 800659c:	89a3      	ldrh	r3, [r4, #12]
 800659e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065a6:	81a3      	strh	r3, [r4, #12]
 80065a8:	4632      	mov	r2, r6
 80065aa:	463b      	mov	r3, r7
 80065ac:	4628      	mov	r0, r5
 80065ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065b2:	f000 b857 	b.w	8006664 <_write_r>

080065b6 <__sseek>:
 80065b6:	b510      	push	{r4, lr}
 80065b8:	460c      	mov	r4, r1
 80065ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065be:	f000 f82d 	bl	800661c <_lseek_r>
 80065c2:	1c43      	adds	r3, r0, #1
 80065c4:	89a3      	ldrh	r3, [r4, #12]
 80065c6:	bf15      	itete	ne
 80065c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80065ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80065ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80065d2:	81a3      	strheq	r3, [r4, #12]
 80065d4:	bf18      	it	ne
 80065d6:	81a3      	strhne	r3, [r4, #12]
 80065d8:	bd10      	pop	{r4, pc}

080065da <__sclose>:
 80065da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065de:	f000 b80d 	b.w	80065fc <_close_r>

080065e2 <memset>:
 80065e2:	4402      	add	r2, r0
 80065e4:	4603      	mov	r3, r0
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d100      	bne.n	80065ec <memset+0xa>
 80065ea:	4770      	bx	lr
 80065ec:	f803 1b01 	strb.w	r1, [r3], #1
 80065f0:	e7f9      	b.n	80065e6 <memset+0x4>
	...

080065f4 <_localeconv_r>:
 80065f4:	4800      	ldr	r0, [pc, #0]	@ (80065f8 <_localeconv_r+0x4>)
 80065f6:	4770      	bx	lr
 80065f8:	2000015c 	.word	0x2000015c

080065fc <_close_r>:
 80065fc:	b538      	push	{r3, r4, r5, lr}
 80065fe:	4d06      	ldr	r5, [pc, #24]	@ (8006618 <_close_r+0x1c>)
 8006600:	2300      	movs	r3, #0
 8006602:	4604      	mov	r4, r0
 8006604:	4608      	mov	r0, r1
 8006606:	602b      	str	r3, [r5, #0]
 8006608:	f7fa ff8c 	bl	8001524 <_close>
 800660c:	1c43      	adds	r3, r0, #1
 800660e:	d102      	bne.n	8006616 <_close_r+0x1a>
 8006610:	682b      	ldr	r3, [r5, #0]
 8006612:	b103      	cbz	r3, 8006616 <_close_r+0x1a>
 8006614:	6023      	str	r3, [r4, #0]
 8006616:	bd38      	pop	{r3, r4, r5, pc}
 8006618:	20004d28 	.word	0x20004d28

0800661c <_lseek_r>:
 800661c:	b538      	push	{r3, r4, r5, lr}
 800661e:	4d07      	ldr	r5, [pc, #28]	@ (800663c <_lseek_r+0x20>)
 8006620:	4604      	mov	r4, r0
 8006622:	4608      	mov	r0, r1
 8006624:	4611      	mov	r1, r2
 8006626:	2200      	movs	r2, #0
 8006628:	602a      	str	r2, [r5, #0]
 800662a:	461a      	mov	r2, r3
 800662c:	f7fa ffa1 	bl	8001572 <_lseek>
 8006630:	1c43      	adds	r3, r0, #1
 8006632:	d102      	bne.n	800663a <_lseek_r+0x1e>
 8006634:	682b      	ldr	r3, [r5, #0]
 8006636:	b103      	cbz	r3, 800663a <_lseek_r+0x1e>
 8006638:	6023      	str	r3, [r4, #0]
 800663a:	bd38      	pop	{r3, r4, r5, pc}
 800663c:	20004d28 	.word	0x20004d28

08006640 <_read_r>:
 8006640:	b538      	push	{r3, r4, r5, lr}
 8006642:	4d07      	ldr	r5, [pc, #28]	@ (8006660 <_read_r+0x20>)
 8006644:	4604      	mov	r4, r0
 8006646:	4608      	mov	r0, r1
 8006648:	4611      	mov	r1, r2
 800664a:	2200      	movs	r2, #0
 800664c:	602a      	str	r2, [r5, #0]
 800664e:	461a      	mov	r2, r3
 8006650:	f7fa ff2f 	bl	80014b2 <_read>
 8006654:	1c43      	adds	r3, r0, #1
 8006656:	d102      	bne.n	800665e <_read_r+0x1e>
 8006658:	682b      	ldr	r3, [r5, #0]
 800665a:	b103      	cbz	r3, 800665e <_read_r+0x1e>
 800665c:	6023      	str	r3, [r4, #0]
 800665e:	bd38      	pop	{r3, r4, r5, pc}
 8006660:	20004d28 	.word	0x20004d28

08006664 <_write_r>:
 8006664:	b538      	push	{r3, r4, r5, lr}
 8006666:	4d07      	ldr	r5, [pc, #28]	@ (8006684 <_write_r+0x20>)
 8006668:	4604      	mov	r4, r0
 800666a:	4608      	mov	r0, r1
 800666c:	4611      	mov	r1, r2
 800666e:	2200      	movs	r2, #0
 8006670:	602a      	str	r2, [r5, #0]
 8006672:	461a      	mov	r2, r3
 8006674:	f7fa ff3a 	bl	80014ec <_write>
 8006678:	1c43      	adds	r3, r0, #1
 800667a:	d102      	bne.n	8006682 <_write_r+0x1e>
 800667c:	682b      	ldr	r3, [r5, #0]
 800667e:	b103      	cbz	r3, 8006682 <_write_r+0x1e>
 8006680:	6023      	str	r3, [r4, #0]
 8006682:	bd38      	pop	{r3, r4, r5, pc}
 8006684:	20004d28 	.word	0x20004d28

08006688 <__errno>:
 8006688:	4b01      	ldr	r3, [pc, #4]	@ (8006690 <__errno+0x8>)
 800668a:	6818      	ldr	r0, [r3, #0]
 800668c:	4770      	bx	lr
 800668e:	bf00      	nop
 8006690:	2000001c 	.word	0x2000001c

08006694 <__libc_init_array>:
 8006694:	b570      	push	{r4, r5, r6, lr}
 8006696:	4d0d      	ldr	r5, [pc, #52]	@ (80066cc <__libc_init_array+0x38>)
 8006698:	4c0d      	ldr	r4, [pc, #52]	@ (80066d0 <__libc_init_array+0x3c>)
 800669a:	1b64      	subs	r4, r4, r5
 800669c:	10a4      	asrs	r4, r4, #2
 800669e:	2600      	movs	r6, #0
 80066a0:	42a6      	cmp	r6, r4
 80066a2:	d109      	bne.n	80066b8 <__libc_init_array+0x24>
 80066a4:	4d0b      	ldr	r5, [pc, #44]	@ (80066d4 <__libc_init_array+0x40>)
 80066a6:	4c0c      	ldr	r4, [pc, #48]	@ (80066d8 <__libc_init_array+0x44>)
 80066a8:	f001 fec2 	bl	8008430 <_init>
 80066ac:	1b64      	subs	r4, r4, r5
 80066ae:	10a4      	asrs	r4, r4, #2
 80066b0:	2600      	movs	r6, #0
 80066b2:	42a6      	cmp	r6, r4
 80066b4:	d105      	bne.n	80066c2 <__libc_init_array+0x2e>
 80066b6:	bd70      	pop	{r4, r5, r6, pc}
 80066b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80066bc:	4798      	blx	r3
 80066be:	3601      	adds	r6, #1
 80066c0:	e7ee      	b.n	80066a0 <__libc_init_array+0xc>
 80066c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80066c6:	4798      	blx	r3
 80066c8:	3601      	adds	r6, #1
 80066ca:	e7f2      	b.n	80066b2 <__libc_init_array+0x1e>
 80066cc:	08008884 	.word	0x08008884
 80066d0:	08008884 	.word	0x08008884
 80066d4:	08008884 	.word	0x08008884
 80066d8:	08008888 	.word	0x08008888

080066dc <__retarget_lock_init_recursive>:
 80066dc:	4770      	bx	lr

080066de <__retarget_lock_acquire_recursive>:
 80066de:	4770      	bx	lr

080066e0 <__retarget_lock_release_recursive>:
 80066e0:	4770      	bx	lr

080066e2 <memcpy>:
 80066e2:	440a      	add	r2, r1
 80066e4:	4291      	cmp	r1, r2
 80066e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80066ea:	d100      	bne.n	80066ee <memcpy+0xc>
 80066ec:	4770      	bx	lr
 80066ee:	b510      	push	{r4, lr}
 80066f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80066f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80066f8:	4291      	cmp	r1, r2
 80066fa:	d1f9      	bne.n	80066f0 <memcpy+0xe>
 80066fc:	bd10      	pop	{r4, pc}

080066fe <quorem>:
 80066fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006702:	6903      	ldr	r3, [r0, #16]
 8006704:	690c      	ldr	r4, [r1, #16]
 8006706:	42a3      	cmp	r3, r4
 8006708:	4607      	mov	r7, r0
 800670a:	db7e      	blt.n	800680a <quorem+0x10c>
 800670c:	3c01      	subs	r4, #1
 800670e:	f101 0814 	add.w	r8, r1, #20
 8006712:	00a3      	lsls	r3, r4, #2
 8006714:	f100 0514 	add.w	r5, r0, #20
 8006718:	9300      	str	r3, [sp, #0]
 800671a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800671e:	9301      	str	r3, [sp, #4]
 8006720:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006724:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006728:	3301      	adds	r3, #1
 800672a:	429a      	cmp	r2, r3
 800672c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006730:	fbb2 f6f3 	udiv	r6, r2, r3
 8006734:	d32e      	bcc.n	8006794 <quorem+0x96>
 8006736:	f04f 0a00 	mov.w	sl, #0
 800673a:	46c4      	mov	ip, r8
 800673c:	46ae      	mov	lr, r5
 800673e:	46d3      	mov	fp, sl
 8006740:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006744:	b298      	uxth	r0, r3
 8006746:	fb06 a000 	mla	r0, r6, r0, sl
 800674a:	0c02      	lsrs	r2, r0, #16
 800674c:	0c1b      	lsrs	r3, r3, #16
 800674e:	fb06 2303 	mla	r3, r6, r3, r2
 8006752:	f8de 2000 	ldr.w	r2, [lr]
 8006756:	b280      	uxth	r0, r0
 8006758:	b292      	uxth	r2, r2
 800675a:	1a12      	subs	r2, r2, r0
 800675c:	445a      	add	r2, fp
 800675e:	f8de 0000 	ldr.w	r0, [lr]
 8006762:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006766:	b29b      	uxth	r3, r3
 8006768:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800676c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006770:	b292      	uxth	r2, r2
 8006772:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006776:	45e1      	cmp	r9, ip
 8006778:	f84e 2b04 	str.w	r2, [lr], #4
 800677c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006780:	d2de      	bcs.n	8006740 <quorem+0x42>
 8006782:	9b00      	ldr	r3, [sp, #0]
 8006784:	58eb      	ldr	r3, [r5, r3]
 8006786:	b92b      	cbnz	r3, 8006794 <quorem+0x96>
 8006788:	9b01      	ldr	r3, [sp, #4]
 800678a:	3b04      	subs	r3, #4
 800678c:	429d      	cmp	r5, r3
 800678e:	461a      	mov	r2, r3
 8006790:	d32f      	bcc.n	80067f2 <quorem+0xf4>
 8006792:	613c      	str	r4, [r7, #16]
 8006794:	4638      	mov	r0, r7
 8006796:	f001 f97d 	bl	8007a94 <__mcmp>
 800679a:	2800      	cmp	r0, #0
 800679c:	db25      	blt.n	80067ea <quorem+0xec>
 800679e:	4629      	mov	r1, r5
 80067a0:	2000      	movs	r0, #0
 80067a2:	f858 2b04 	ldr.w	r2, [r8], #4
 80067a6:	f8d1 c000 	ldr.w	ip, [r1]
 80067aa:	fa1f fe82 	uxth.w	lr, r2
 80067ae:	fa1f f38c 	uxth.w	r3, ip
 80067b2:	eba3 030e 	sub.w	r3, r3, lr
 80067b6:	4403      	add	r3, r0
 80067b8:	0c12      	lsrs	r2, r2, #16
 80067ba:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80067be:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067c8:	45c1      	cmp	r9, r8
 80067ca:	f841 3b04 	str.w	r3, [r1], #4
 80067ce:	ea4f 4022 	mov.w	r0, r2, asr #16
 80067d2:	d2e6      	bcs.n	80067a2 <quorem+0xa4>
 80067d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067dc:	b922      	cbnz	r2, 80067e8 <quorem+0xea>
 80067de:	3b04      	subs	r3, #4
 80067e0:	429d      	cmp	r5, r3
 80067e2:	461a      	mov	r2, r3
 80067e4:	d30b      	bcc.n	80067fe <quorem+0x100>
 80067e6:	613c      	str	r4, [r7, #16]
 80067e8:	3601      	adds	r6, #1
 80067ea:	4630      	mov	r0, r6
 80067ec:	b003      	add	sp, #12
 80067ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067f2:	6812      	ldr	r2, [r2, #0]
 80067f4:	3b04      	subs	r3, #4
 80067f6:	2a00      	cmp	r2, #0
 80067f8:	d1cb      	bne.n	8006792 <quorem+0x94>
 80067fa:	3c01      	subs	r4, #1
 80067fc:	e7c6      	b.n	800678c <quorem+0x8e>
 80067fe:	6812      	ldr	r2, [r2, #0]
 8006800:	3b04      	subs	r3, #4
 8006802:	2a00      	cmp	r2, #0
 8006804:	d1ef      	bne.n	80067e6 <quorem+0xe8>
 8006806:	3c01      	subs	r4, #1
 8006808:	e7ea      	b.n	80067e0 <quorem+0xe2>
 800680a:	2000      	movs	r0, #0
 800680c:	e7ee      	b.n	80067ec <quorem+0xee>
	...

08006810 <_dtoa_r>:
 8006810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006814:	69c7      	ldr	r7, [r0, #28]
 8006816:	b097      	sub	sp, #92	@ 0x5c
 8006818:	ed8d 0b04 	vstr	d0, [sp, #16]
 800681c:	ec55 4b10 	vmov	r4, r5, d0
 8006820:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006822:	9107      	str	r1, [sp, #28]
 8006824:	4681      	mov	r9, r0
 8006826:	920c      	str	r2, [sp, #48]	@ 0x30
 8006828:	9311      	str	r3, [sp, #68]	@ 0x44
 800682a:	b97f      	cbnz	r7, 800684c <_dtoa_r+0x3c>
 800682c:	2010      	movs	r0, #16
 800682e:	f000 fe09 	bl	8007444 <malloc>
 8006832:	4602      	mov	r2, r0
 8006834:	f8c9 001c 	str.w	r0, [r9, #28]
 8006838:	b920      	cbnz	r0, 8006844 <_dtoa_r+0x34>
 800683a:	4ba9      	ldr	r3, [pc, #676]	@ (8006ae0 <_dtoa_r+0x2d0>)
 800683c:	21ef      	movs	r1, #239	@ 0xef
 800683e:	48a9      	ldr	r0, [pc, #676]	@ (8006ae4 <_dtoa_r+0x2d4>)
 8006840:	f001 fcc2 	bl	80081c8 <__assert_func>
 8006844:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006848:	6007      	str	r7, [r0, #0]
 800684a:	60c7      	str	r7, [r0, #12]
 800684c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006850:	6819      	ldr	r1, [r3, #0]
 8006852:	b159      	cbz	r1, 800686c <_dtoa_r+0x5c>
 8006854:	685a      	ldr	r2, [r3, #4]
 8006856:	604a      	str	r2, [r1, #4]
 8006858:	2301      	movs	r3, #1
 800685a:	4093      	lsls	r3, r2
 800685c:	608b      	str	r3, [r1, #8]
 800685e:	4648      	mov	r0, r9
 8006860:	f000 fee6 	bl	8007630 <_Bfree>
 8006864:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006868:	2200      	movs	r2, #0
 800686a:	601a      	str	r2, [r3, #0]
 800686c:	1e2b      	subs	r3, r5, #0
 800686e:	bfb9      	ittee	lt
 8006870:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006874:	9305      	strlt	r3, [sp, #20]
 8006876:	2300      	movge	r3, #0
 8006878:	6033      	strge	r3, [r6, #0]
 800687a:	9f05      	ldr	r7, [sp, #20]
 800687c:	4b9a      	ldr	r3, [pc, #616]	@ (8006ae8 <_dtoa_r+0x2d8>)
 800687e:	bfbc      	itt	lt
 8006880:	2201      	movlt	r2, #1
 8006882:	6032      	strlt	r2, [r6, #0]
 8006884:	43bb      	bics	r3, r7
 8006886:	d112      	bne.n	80068ae <_dtoa_r+0x9e>
 8006888:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800688a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800688e:	6013      	str	r3, [r2, #0]
 8006890:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006894:	4323      	orrs	r3, r4
 8006896:	f000 855a 	beq.w	800734e <_dtoa_r+0xb3e>
 800689a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800689c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006afc <_dtoa_r+0x2ec>
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	f000 855c 	beq.w	800735e <_dtoa_r+0xb4e>
 80068a6:	f10a 0303 	add.w	r3, sl, #3
 80068aa:	f000 bd56 	b.w	800735a <_dtoa_r+0xb4a>
 80068ae:	ed9d 7b04 	vldr	d7, [sp, #16]
 80068b2:	2200      	movs	r2, #0
 80068b4:	ec51 0b17 	vmov	r0, r1, d7
 80068b8:	2300      	movs	r3, #0
 80068ba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80068be:	f7fa f923 	bl	8000b08 <__aeabi_dcmpeq>
 80068c2:	4680      	mov	r8, r0
 80068c4:	b158      	cbz	r0, 80068de <_dtoa_r+0xce>
 80068c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80068c8:	2301      	movs	r3, #1
 80068ca:	6013      	str	r3, [r2, #0]
 80068cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80068ce:	b113      	cbz	r3, 80068d6 <_dtoa_r+0xc6>
 80068d0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80068d2:	4b86      	ldr	r3, [pc, #536]	@ (8006aec <_dtoa_r+0x2dc>)
 80068d4:	6013      	str	r3, [r2, #0]
 80068d6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006b00 <_dtoa_r+0x2f0>
 80068da:	f000 bd40 	b.w	800735e <_dtoa_r+0xb4e>
 80068de:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80068e2:	aa14      	add	r2, sp, #80	@ 0x50
 80068e4:	a915      	add	r1, sp, #84	@ 0x54
 80068e6:	4648      	mov	r0, r9
 80068e8:	f001 f984 	bl	8007bf4 <__d2b>
 80068ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80068f0:	9002      	str	r0, [sp, #8]
 80068f2:	2e00      	cmp	r6, #0
 80068f4:	d078      	beq.n	80069e8 <_dtoa_r+0x1d8>
 80068f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068f8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80068fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006900:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006904:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006908:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800690c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006910:	4619      	mov	r1, r3
 8006912:	2200      	movs	r2, #0
 8006914:	4b76      	ldr	r3, [pc, #472]	@ (8006af0 <_dtoa_r+0x2e0>)
 8006916:	f7f9 fcd7 	bl	80002c8 <__aeabi_dsub>
 800691a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006ac8 <_dtoa_r+0x2b8>)
 800691c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006920:	f7f9 fe8a 	bl	8000638 <__aeabi_dmul>
 8006924:	a36a      	add	r3, pc, #424	@ (adr r3, 8006ad0 <_dtoa_r+0x2c0>)
 8006926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800692a:	f7f9 fccf 	bl	80002cc <__adddf3>
 800692e:	4604      	mov	r4, r0
 8006930:	4630      	mov	r0, r6
 8006932:	460d      	mov	r5, r1
 8006934:	f7f9 fe16 	bl	8000564 <__aeabi_i2d>
 8006938:	a367      	add	r3, pc, #412	@ (adr r3, 8006ad8 <_dtoa_r+0x2c8>)
 800693a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800693e:	f7f9 fe7b 	bl	8000638 <__aeabi_dmul>
 8006942:	4602      	mov	r2, r0
 8006944:	460b      	mov	r3, r1
 8006946:	4620      	mov	r0, r4
 8006948:	4629      	mov	r1, r5
 800694a:	f7f9 fcbf 	bl	80002cc <__adddf3>
 800694e:	4604      	mov	r4, r0
 8006950:	460d      	mov	r5, r1
 8006952:	f7fa f921 	bl	8000b98 <__aeabi_d2iz>
 8006956:	2200      	movs	r2, #0
 8006958:	4607      	mov	r7, r0
 800695a:	2300      	movs	r3, #0
 800695c:	4620      	mov	r0, r4
 800695e:	4629      	mov	r1, r5
 8006960:	f7fa f8dc 	bl	8000b1c <__aeabi_dcmplt>
 8006964:	b140      	cbz	r0, 8006978 <_dtoa_r+0x168>
 8006966:	4638      	mov	r0, r7
 8006968:	f7f9 fdfc 	bl	8000564 <__aeabi_i2d>
 800696c:	4622      	mov	r2, r4
 800696e:	462b      	mov	r3, r5
 8006970:	f7fa f8ca 	bl	8000b08 <__aeabi_dcmpeq>
 8006974:	b900      	cbnz	r0, 8006978 <_dtoa_r+0x168>
 8006976:	3f01      	subs	r7, #1
 8006978:	2f16      	cmp	r7, #22
 800697a:	d852      	bhi.n	8006a22 <_dtoa_r+0x212>
 800697c:	4b5d      	ldr	r3, [pc, #372]	@ (8006af4 <_dtoa_r+0x2e4>)
 800697e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006986:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800698a:	f7fa f8c7 	bl	8000b1c <__aeabi_dcmplt>
 800698e:	2800      	cmp	r0, #0
 8006990:	d049      	beq.n	8006a26 <_dtoa_r+0x216>
 8006992:	3f01      	subs	r7, #1
 8006994:	2300      	movs	r3, #0
 8006996:	9310      	str	r3, [sp, #64]	@ 0x40
 8006998:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800699a:	1b9b      	subs	r3, r3, r6
 800699c:	1e5a      	subs	r2, r3, #1
 800699e:	bf45      	ittet	mi
 80069a0:	f1c3 0301 	rsbmi	r3, r3, #1
 80069a4:	9300      	strmi	r3, [sp, #0]
 80069a6:	2300      	movpl	r3, #0
 80069a8:	2300      	movmi	r3, #0
 80069aa:	9206      	str	r2, [sp, #24]
 80069ac:	bf54      	ite	pl
 80069ae:	9300      	strpl	r3, [sp, #0]
 80069b0:	9306      	strmi	r3, [sp, #24]
 80069b2:	2f00      	cmp	r7, #0
 80069b4:	db39      	blt.n	8006a2a <_dtoa_r+0x21a>
 80069b6:	9b06      	ldr	r3, [sp, #24]
 80069b8:	970d      	str	r7, [sp, #52]	@ 0x34
 80069ba:	443b      	add	r3, r7
 80069bc:	9306      	str	r3, [sp, #24]
 80069be:	2300      	movs	r3, #0
 80069c0:	9308      	str	r3, [sp, #32]
 80069c2:	9b07      	ldr	r3, [sp, #28]
 80069c4:	2b09      	cmp	r3, #9
 80069c6:	d863      	bhi.n	8006a90 <_dtoa_r+0x280>
 80069c8:	2b05      	cmp	r3, #5
 80069ca:	bfc4      	itt	gt
 80069cc:	3b04      	subgt	r3, #4
 80069ce:	9307      	strgt	r3, [sp, #28]
 80069d0:	9b07      	ldr	r3, [sp, #28]
 80069d2:	f1a3 0302 	sub.w	r3, r3, #2
 80069d6:	bfcc      	ite	gt
 80069d8:	2400      	movgt	r4, #0
 80069da:	2401      	movle	r4, #1
 80069dc:	2b03      	cmp	r3, #3
 80069de:	d863      	bhi.n	8006aa8 <_dtoa_r+0x298>
 80069e0:	e8df f003 	tbb	[pc, r3]
 80069e4:	2b375452 	.word	0x2b375452
 80069e8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80069ec:	441e      	add	r6, r3
 80069ee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80069f2:	2b20      	cmp	r3, #32
 80069f4:	bfc1      	itttt	gt
 80069f6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80069fa:	409f      	lslgt	r7, r3
 80069fc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006a00:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006a04:	bfd6      	itet	le
 8006a06:	f1c3 0320 	rsble	r3, r3, #32
 8006a0a:	ea47 0003 	orrgt.w	r0, r7, r3
 8006a0e:	fa04 f003 	lslle.w	r0, r4, r3
 8006a12:	f7f9 fd97 	bl	8000544 <__aeabi_ui2d>
 8006a16:	2201      	movs	r2, #1
 8006a18:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006a1c:	3e01      	subs	r6, #1
 8006a1e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006a20:	e776      	b.n	8006910 <_dtoa_r+0x100>
 8006a22:	2301      	movs	r3, #1
 8006a24:	e7b7      	b.n	8006996 <_dtoa_r+0x186>
 8006a26:	9010      	str	r0, [sp, #64]	@ 0x40
 8006a28:	e7b6      	b.n	8006998 <_dtoa_r+0x188>
 8006a2a:	9b00      	ldr	r3, [sp, #0]
 8006a2c:	1bdb      	subs	r3, r3, r7
 8006a2e:	9300      	str	r3, [sp, #0]
 8006a30:	427b      	negs	r3, r7
 8006a32:	9308      	str	r3, [sp, #32]
 8006a34:	2300      	movs	r3, #0
 8006a36:	930d      	str	r3, [sp, #52]	@ 0x34
 8006a38:	e7c3      	b.n	80069c2 <_dtoa_r+0x1b2>
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a40:	eb07 0b03 	add.w	fp, r7, r3
 8006a44:	f10b 0301 	add.w	r3, fp, #1
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	9303      	str	r3, [sp, #12]
 8006a4c:	bfb8      	it	lt
 8006a4e:	2301      	movlt	r3, #1
 8006a50:	e006      	b.n	8006a60 <_dtoa_r+0x250>
 8006a52:	2301      	movs	r3, #1
 8006a54:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	dd28      	ble.n	8006aae <_dtoa_r+0x29e>
 8006a5c:	469b      	mov	fp, r3
 8006a5e:	9303      	str	r3, [sp, #12]
 8006a60:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006a64:	2100      	movs	r1, #0
 8006a66:	2204      	movs	r2, #4
 8006a68:	f102 0514 	add.w	r5, r2, #20
 8006a6c:	429d      	cmp	r5, r3
 8006a6e:	d926      	bls.n	8006abe <_dtoa_r+0x2ae>
 8006a70:	6041      	str	r1, [r0, #4]
 8006a72:	4648      	mov	r0, r9
 8006a74:	f000 fd9c 	bl	80075b0 <_Balloc>
 8006a78:	4682      	mov	sl, r0
 8006a7a:	2800      	cmp	r0, #0
 8006a7c:	d142      	bne.n	8006b04 <_dtoa_r+0x2f4>
 8006a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8006af8 <_dtoa_r+0x2e8>)
 8006a80:	4602      	mov	r2, r0
 8006a82:	f240 11af 	movw	r1, #431	@ 0x1af
 8006a86:	e6da      	b.n	800683e <_dtoa_r+0x2e>
 8006a88:	2300      	movs	r3, #0
 8006a8a:	e7e3      	b.n	8006a54 <_dtoa_r+0x244>
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	e7d5      	b.n	8006a3c <_dtoa_r+0x22c>
 8006a90:	2401      	movs	r4, #1
 8006a92:	2300      	movs	r3, #0
 8006a94:	9307      	str	r3, [sp, #28]
 8006a96:	9409      	str	r4, [sp, #36]	@ 0x24
 8006a98:	f04f 3bff 	mov.w	fp, #4294967295
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006aa2:	2312      	movs	r3, #18
 8006aa4:	920c      	str	r2, [sp, #48]	@ 0x30
 8006aa6:	e7db      	b.n	8006a60 <_dtoa_r+0x250>
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	9309      	str	r3, [sp, #36]	@ 0x24
 8006aac:	e7f4      	b.n	8006a98 <_dtoa_r+0x288>
 8006aae:	f04f 0b01 	mov.w	fp, #1
 8006ab2:	f8cd b00c 	str.w	fp, [sp, #12]
 8006ab6:	465b      	mov	r3, fp
 8006ab8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006abc:	e7d0      	b.n	8006a60 <_dtoa_r+0x250>
 8006abe:	3101      	adds	r1, #1
 8006ac0:	0052      	lsls	r2, r2, #1
 8006ac2:	e7d1      	b.n	8006a68 <_dtoa_r+0x258>
 8006ac4:	f3af 8000 	nop.w
 8006ac8:	636f4361 	.word	0x636f4361
 8006acc:	3fd287a7 	.word	0x3fd287a7
 8006ad0:	8b60c8b3 	.word	0x8b60c8b3
 8006ad4:	3fc68a28 	.word	0x3fc68a28
 8006ad8:	509f79fb 	.word	0x509f79fb
 8006adc:	3fd34413 	.word	0x3fd34413
 8006ae0:	08008545 	.word	0x08008545
 8006ae4:	0800855c 	.word	0x0800855c
 8006ae8:	7ff00000 	.word	0x7ff00000
 8006aec:	08008515 	.word	0x08008515
 8006af0:	3ff80000 	.word	0x3ff80000
 8006af4:	080086b0 	.word	0x080086b0
 8006af8:	080085b4 	.word	0x080085b4
 8006afc:	08008541 	.word	0x08008541
 8006b00:	08008514 	.word	0x08008514
 8006b04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b08:	6018      	str	r0, [r3, #0]
 8006b0a:	9b03      	ldr	r3, [sp, #12]
 8006b0c:	2b0e      	cmp	r3, #14
 8006b0e:	f200 80a1 	bhi.w	8006c54 <_dtoa_r+0x444>
 8006b12:	2c00      	cmp	r4, #0
 8006b14:	f000 809e 	beq.w	8006c54 <_dtoa_r+0x444>
 8006b18:	2f00      	cmp	r7, #0
 8006b1a:	dd33      	ble.n	8006b84 <_dtoa_r+0x374>
 8006b1c:	4b9c      	ldr	r3, [pc, #624]	@ (8006d90 <_dtoa_r+0x580>)
 8006b1e:	f007 020f 	and.w	r2, r7, #15
 8006b22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b26:	ed93 7b00 	vldr	d7, [r3]
 8006b2a:	05f8      	lsls	r0, r7, #23
 8006b2c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006b30:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006b34:	d516      	bpl.n	8006b64 <_dtoa_r+0x354>
 8006b36:	4b97      	ldr	r3, [pc, #604]	@ (8006d94 <_dtoa_r+0x584>)
 8006b38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b40:	f7f9 fea4 	bl	800088c <__aeabi_ddiv>
 8006b44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b48:	f004 040f 	and.w	r4, r4, #15
 8006b4c:	2603      	movs	r6, #3
 8006b4e:	4d91      	ldr	r5, [pc, #580]	@ (8006d94 <_dtoa_r+0x584>)
 8006b50:	b954      	cbnz	r4, 8006b68 <_dtoa_r+0x358>
 8006b52:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006b56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b5a:	f7f9 fe97 	bl	800088c <__aeabi_ddiv>
 8006b5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b62:	e028      	b.n	8006bb6 <_dtoa_r+0x3a6>
 8006b64:	2602      	movs	r6, #2
 8006b66:	e7f2      	b.n	8006b4e <_dtoa_r+0x33e>
 8006b68:	07e1      	lsls	r1, r4, #31
 8006b6a:	d508      	bpl.n	8006b7e <_dtoa_r+0x36e>
 8006b6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006b70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b74:	f7f9 fd60 	bl	8000638 <__aeabi_dmul>
 8006b78:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006b7c:	3601      	adds	r6, #1
 8006b7e:	1064      	asrs	r4, r4, #1
 8006b80:	3508      	adds	r5, #8
 8006b82:	e7e5      	b.n	8006b50 <_dtoa_r+0x340>
 8006b84:	f000 80af 	beq.w	8006ce6 <_dtoa_r+0x4d6>
 8006b88:	427c      	negs	r4, r7
 8006b8a:	4b81      	ldr	r3, [pc, #516]	@ (8006d90 <_dtoa_r+0x580>)
 8006b8c:	4d81      	ldr	r5, [pc, #516]	@ (8006d94 <_dtoa_r+0x584>)
 8006b8e:	f004 020f 	and.w	r2, r4, #15
 8006b92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b9e:	f7f9 fd4b 	bl	8000638 <__aeabi_dmul>
 8006ba2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ba6:	1124      	asrs	r4, r4, #4
 8006ba8:	2300      	movs	r3, #0
 8006baa:	2602      	movs	r6, #2
 8006bac:	2c00      	cmp	r4, #0
 8006bae:	f040 808f 	bne.w	8006cd0 <_dtoa_r+0x4c0>
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1d3      	bne.n	8006b5e <_dtoa_r+0x34e>
 8006bb6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006bb8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	f000 8094 	beq.w	8006cea <_dtoa_r+0x4da>
 8006bc2:	4b75      	ldr	r3, [pc, #468]	@ (8006d98 <_dtoa_r+0x588>)
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	4620      	mov	r0, r4
 8006bc8:	4629      	mov	r1, r5
 8006bca:	f7f9 ffa7 	bl	8000b1c <__aeabi_dcmplt>
 8006bce:	2800      	cmp	r0, #0
 8006bd0:	f000 808b 	beq.w	8006cea <_dtoa_r+0x4da>
 8006bd4:	9b03      	ldr	r3, [sp, #12]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	f000 8087 	beq.w	8006cea <_dtoa_r+0x4da>
 8006bdc:	f1bb 0f00 	cmp.w	fp, #0
 8006be0:	dd34      	ble.n	8006c4c <_dtoa_r+0x43c>
 8006be2:	4620      	mov	r0, r4
 8006be4:	4b6d      	ldr	r3, [pc, #436]	@ (8006d9c <_dtoa_r+0x58c>)
 8006be6:	2200      	movs	r2, #0
 8006be8:	4629      	mov	r1, r5
 8006bea:	f7f9 fd25 	bl	8000638 <__aeabi_dmul>
 8006bee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bf2:	f107 38ff 	add.w	r8, r7, #4294967295
 8006bf6:	3601      	adds	r6, #1
 8006bf8:	465c      	mov	r4, fp
 8006bfa:	4630      	mov	r0, r6
 8006bfc:	f7f9 fcb2 	bl	8000564 <__aeabi_i2d>
 8006c00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c04:	f7f9 fd18 	bl	8000638 <__aeabi_dmul>
 8006c08:	4b65      	ldr	r3, [pc, #404]	@ (8006da0 <_dtoa_r+0x590>)
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	f7f9 fb5e 	bl	80002cc <__adddf3>
 8006c10:	4605      	mov	r5, r0
 8006c12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006c16:	2c00      	cmp	r4, #0
 8006c18:	d16a      	bne.n	8006cf0 <_dtoa_r+0x4e0>
 8006c1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c1e:	4b61      	ldr	r3, [pc, #388]	@ (8006da4 <_dtoa_r+0x594>)
 8006c20:	2200      	movs	r2, #0
 8006c22:	f7f9 fb51 	bl	80002c8 <__aeabi_dsub>
 8006c26:	4602      	mov	r2, r0
 8006c28:	460b      	mov	r3, r1
 8006c2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c2e:	462a      	mov	r2, r5
 8006c30:	4633      	mov	r3, r6
 8006c32:	f7f9 ff91 	bl	8000b58 <__aeabi_dcmpgt>
 8006c36:	2800      	cmp	r0, #0
 8006c38:	f040 8298 	bne.w	800716c <_dtoa_r+0x95c>
 8006c3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c40:	462a      	mov	r2, r5
 8006c42:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006c46:	f7f9 ff69 	bl	8000b1c <__aeabi_dcmplt>
 8006c4a:	bb38      	cbnz	r0, 8006c9c <_dtoa_r+0x48c>
 8006c4c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006c50:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006c54:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	f2c0 8157 	blt.w	8006f0a <_dtoa_r+0x6fa>
 8006c5c:	2f0e      	cmp	r7, #14
 8006c5e:	f300 8154 	bgt.w	8006f0a <_dtoa_r+0x6fa>
 8006c62:	4b4b      	ldr	r3, [pc, #300]	@ (8006d90 <_dtoa_r+0x580>)
 8006c64:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c68:	ed93 7b00 	vldr	d7, [r3]
 8006c6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	ed8d 7b00 	vstr	d7, [sp]
 8006c74:	f280 80e5 	bge.w	8006e42 <_dtoa_r+0x632>
 8006c78:	9b03      	ldr	r3, [sp, #12]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	f300 80e1 	bgt.w	8006e42 <_dtoa_r+0x632>
 8006c80:	d10c      	bne.n	8006c9c <_dtoa_r+0x48c>
 8006c82:	4b48      	ldr	r3, [pc, #288]	@ (8006da4 <_dtoa_r+0x594>)
 8006c84:	2200      	movs	r2, #0
 8006c86:	ec51 0b17 	vmov	r0, r1, d7
 8006c8a:	f7f9 fcd5 	bl	8000638 <__aeabi_dmul>
 8006c8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c92:	f7f9 ff57 	bl	8000b44 <__aeabi_dcmpge>
 8006c96:	2800      	cmp	r0, #0
 8006c98:	f000 8266 	beq.w	8007168 <_dtoa_r+0x958>
 8006c9c:	2400      	movs	r4, #0
 8006c9e:	4625      	mov	r5, r4
 8006ca0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ca2:	4656      	mov	r6, sl
 8006ca4:	ea6f 0803 	mvn.w	r8, r3
 8006ca8:	2700      	movs	r7, #0
 8006caa:	4621      	mov	r1, r4
 8006cac:	4648      	mov	r0, r9
 8006cae:	f000 fcbf 	bl	8007630 <_Bfree>
 8006cb2:	2d00      	cmp	r5, #0
 8006cb4:	f000 80bd 	beq.w	8006e32 <_dtoa_r+0x622>
 8006cb8:	b12f      	cbz	r7, 8006cc6 <_dtoa_r+0x4b6>
 8006cba:	42af      	cmp	r7, r5
 8006cbc:	d003      	beq.n	8006cc6 <_dtoa_r+0x4b6>
 8006cbe:	4639      	mov	r1, r7
 8006cc0:	4648      	mov	r0, r9
 8006cc2:	f000 fcb5 	bl	8007630 <_Bfree>
 8006cc6:	4629      	mov	r1, r5
 8006cc8:	4648      	mov	r0, r9
 8006cca:	f000 fcb1 	bl	8007630 <_Bfree>
 8006cce:	e0b0      	b.n	8006e32 <_dtoa_r+0x622>
 8006cd0:	07e2      	lsls	r2, r4, #31
 8006cd2:	d505      	bpl.n	8006ce0 <_dtoa_r+0x4d0>
 8006cd4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006cd8:	f7f9 fcae 	bl	8000638 <__aeabi_dmul>
 8006cdc:	3601      	adds	r6, #1
 8006cde:	2301      	movs	r3, #1
 8006ce0:	1064      	asrs	r4, r4, #1
 8006ce2:	3508      	adds	r5, #8
 8006ce4:	e762      	b.n	8006bac <_dtoa_r+0x39c>
 8006ce6:	2602      	movs	r6, #2
 8006ce8:	e765      	b.n	8006bb6 <_dtoa_r+0x3a6>
 8006cea:	9c03      	ldr	r4, [sp, #12]
 8006cec:	46b8      	mov	r8, r7
 8006cee:	e784      	b.n	8006bfa <_dtoa_r+0x3ea>
 8006cf0:	4b27      	ldr	r3, [pc, #156]	@ (8006d90 <_dtoa_r+0x580>)
 8006cf2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006cf4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006cf8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006cfc:	4454      	add	r4, sl
 8006cfe:	2900      	cmp	r1, #0
 8006d00:	d054      	beq.n	8006dac <_dtoa_r+0x59c>
 8006d02:	4929      	ldr	r1, [pc, #164]	@ (8006da8 <_dtoa_r+0x598>)
 8006d04:	2000      	movs	r0, #0
 8006d06:	f7f9 fdc1 	bl	800088c <__aeabi_ddiv>
 8006d0a:	4633      	mov	r3, r6
 8006d0c:	462a      	mov	r2, r5
 8006d0e:	f7f9 fadb 	bl	80002c8 <__aeabi_dsub>
 8006d12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d16:	4656      	mov	r6, sl
 8006d18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d1c:	f7f9 ff3c 	bl	8000b98 <__aeabi_d2iz>
 8006d20:	4605      	mov	r5, r0
 8006d22:	f7f9 fc1f 	bl	8000564 <__aeabi_i2d>
 8006d26:	4602      	mov	r2, r0
 8006d28:	460b      	mov	r3, r1
 8006d2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d2e:	f7f9 facb 	bl	80002c8 <__aeabi_dsub>
 8006d32:	3530      	adds	r5, #48	@ 0x30
 8006d34:	4602      	mov	r2, r0
 8006d36:	460b      	mov	r3, r1
 8006d38:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d3c:	f806 5b01 	strb.w	r5, [r6], #1
 8006d40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d44:	f7f9 feea 	bl	8000b1c <__aeabi_dcmplt>
 8006d48:	2800      	cmp	r0, #0
 8006d4a:	d172      	bne.n	8006e32 <_dtoa_r+0x622>
 8006d4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d50:	4911      	ldr	r1, [pc, #68]	@ (8006d98 <_dtoa_r+0x588>)
 8006d52:	2000      	movs	r0, #0
 8006d54:	f7f9 fab8 	bl	80002c8 <__aeabi_dsub>
 8006d58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d5c:	f7f9 fede 	bl	8000b1c <__aeabi_dcmplt>
 8006d60:	2800      	cmp	r0, #0
 8006d62:	f040 80b4 	bne.w	8006ece <_dtoa_r+0x6be>
 8006d66:	42a6      	cmp	r6, r4
 8006d68:	f43f af70 	beq.w	8006c4c <_dtoa_r+0x43c>
 8006d6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006d70:	4b0a      	ldr	r3, [pc, #40]	@ (8006d9c <_dtoa_r+0x58c>)
 8006d72:	2200      	movs	r2, #0
 8006d74:	f7f9 fc60 	bl	8000638 <__aeabi_dmul>
 8006d78:	4b08      	ldr	r3, [pc, #32]	@ (8006d9c <_dtoa_r+0x58c>)
 8006d7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d7e:	2200      	movs	r2, #0
 8006d80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d84:	f7f9 fc58 	bl	8000638 <__aeabi_dmul>
 8006d88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d8c:	e7c4      	b.n	8006d18 <_dtoa_r+0x508>
 8006d8e:	bf00      	nop
 8006d90:	080086b0 	.word	0x080086b0
 8006d94:	08008688 	.word	0x08008688
 8006d98:	3ff00000 	.word	0x3ff00000
 8006d9c:	40240000 	.word	0x40240000
 8006da0:	401c0000 	.word	0x401c0000
 8006da4:	40140000 	.word	0x40140000
 8006da8:	3fe00000 	.word	0x3fe00000
 8006dac:	4631      	mov	r1, r6
 8006dae:	4628      	mov	r0, r5
 8006db0:	f7f9 fc42 	bl	8000638 <__aeabi_dmul>
 8006db4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006db8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006dba:	4656      	mov	r6, sl
 8006dbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dc0:	f7f9 feea 	bl	8000b98 <__aeabi_d2iz>
 8006dc4:	4605      	mov	r5, r0
 8006dc6:	f7f9 fbcd 	bl	8000564 <__aeabi_i2d>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	460b      	mov	r3, r1
 8006dce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dd2:	f7f9 fa79 	bl	80002c8 <__aeabi_dsub>
 8006dd6:	3530      	adds	r5, #48	@ 0x30
 8006dd8:	f806 5b01 	strb.w	r5, [r6], #1
 8006ddc:	4602      	mov	r2, r0
 8006dde:	460b      	mov	r3, r1
 8006de0:	42a6      	cmp	r6, r4
 8006de2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006de6:	f04f 0200 	mov.w	r2, #0
 8006dea:	d124      	bne.n	8006e36 <_dtoa_r+0x626>
 8006dec:	4baf      	ldr	r3, [pc, #700]	@ (80070ac <_dtoa_r+0x89c>)
 8006dee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006df2:	f7f9 fa6b 	bl	80002cc <__adddf3>
 8006df6:	4602      	mov	r2, r0
 8006df8:	460b      	mov	r3, r1
 8006dfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dfe:	f7f9 feab 	bl	8000b58 <__aeabi_dcmpgt>
 8006e02:	2800      	cmp	r0, #0
 8006e04:	d163      	bne.n	8006ece <_dtoa_r+0x6be>
 8006e06:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006e0a:	49a8      	ldr	r1, [pc, #672]	@ (80070ac <_dtoa_r+0x89c>)
 8006e0c:	2000      	movs	r0, #0
 8006e0e:	f7f9 fa5b 	bl	80002c8 <__aeabi_dsub>
 8006e12:	4602      	mov	r2, r0
 8006e14:	460b      	mov	r3, r1
 8006e16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e1a:	f7f9 fe7f 	bl	8000b1c <__aeabi_dcmplt>
 8006e1e:	2800      	cmp	r0, #0
 8006e20:	f43f af14 	beq.w	8006c4c <_dtoa_r+0x43c>
 8006e24:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006e26:	1e73      	subs	r3, r6, #1
 8006e28:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006e2a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e2e:	2b30      	cmp	r3, #48	@ 0x30
 8006e30:	d0f8      	beq.n	8006e24 <_dtoa_r+0x614>
 8006e32:	4647      	mov	r7, r8
 8006e34:	e03b      	b.n	8006eae <_dtoa_r+0x69e>
 8006e36:	4b9e      	ldr	r3, [pc, #632]	@ (80070b0 <_dtoa_r+0x8a0>)
 8006e38:	f7f9 fbfe 	bl	8000638 <__aeabi_dmul>
 8006e3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e40:	e7bc      	b.n	8006dbc <_dtoa_r+0x5ac>
 8006e42:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006e46:	4656      	mov	r6, sl
 8006e48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e4c:	4620      	mov	r0, r4
 8006e4e:	4629      	mov	r1, r5
 8006e50:	f7f9 fd1c 	bl	800088c <__aeabi_ddiv>
 8006e54:	f7f9 fea0 	bl	8000b98 <__aeabi_d2iz>
 8006e58:	4680      	mov	r8, r0
 8006e5a:	f7f9 fb83 	bl	8000564 <__aeabi_i2d>
 8006e5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e62:	f7f9 fbe9 	bl	8000638 <__aeabi_dmul>
 8006e66:	4602      	mov	r2, r0
 8006e68:	460b      	mov	r3, r1
 8006e6a:	4620      	mov	r0, r4
 8006e6c:	4629      	mov	r1, r5
 8006e6e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006e72:	f7f9 fa29 	bl	80002c8 <__aeabi_dsub>
 8006e76:	f806 4b01 	strb.w	r4, [r6], #1
 8006e7a:	9d03      	ldr	r5, [sp, #12]
 8006e7c:	eba6 040a 	sub.w	r4, r6, sl
 8006e80:	42a5      	cmp	r5, r4
 8006e82:	4602      	mov	r2, r0
 8006e84:	460b      	mov	r3, r1
 8006e86:	d133      	bne.n	8006ef0 <_dtoa_r+0x6e0>
 8006e88:	f7f9 fa20 	bl	80002cc <__adddf3>
 8006e8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e90:	4604      	mov	r4, r0
 8006e92:	460d      	mov	r5, r1
 8006e94:	f7f9 fe60 	bl	8000b58 <__aeabi_dcmpgt>
 8006e98:	b9c0      	cbnz	r0, 8006ecc <_dtoa_r+0x6bc>
 8006e9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e9e:	4620      	mov	r0, r4
 8006ea0:	4629      	mov	r1, r5
 8006ea2:	f7f9 fe31 	bl	8000b08 <__aeabi_dcmpeq>
 8006ea6:	b110      	cbz	r0, 8006eae <_dtoa_r+0x69e>
 8006ea8:	f018 0f01 	tst.w	r8, #1
 8006eac:	d10e      	bne.n	8006ecc <_dtoa_r+0x6bc>
 8006eae:	9902      	ldr	r1, [sp, #8]
 8006eb0:	4648      	mov	r0, r9
 8006eb2:	f000 fbbd 	bl	8007630 <_Bfree>
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	7033      	strb	r3, [r6, #0]
 8006eba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006ebc:	3701      	adds	r7, #1
 8006ebe:	601f      	str	r7, [r3, #0]
 8006ec0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	f000 824b 	beq.w	800735e <_dtoa_r+0xb4e>
 8006ec8:	601e      	str	r6, [r3, #0]
 8006eca:	e248      	b.n	800735e <_dtoa_r+0xb4e>
 8006ecc:	46b8      	mov	r8, r7
 8006ece:	4633      	mov	r3, r6
 8006ed0:	461e      	mov	r6, r3
 8006ed2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ed6:	2a39      	cmp	r2, #57	@ 0x39
 8006ed8:	d106      	bne.n	8006ee8 <_dtoa_r+0x6d8>
 8006eda:	459a      	cmp	sl, r3
 8006edc:	d1f8      	bne.n	8006ed0 <_dtoa_r+0x6c0>
 8006ede:	2230      	movs	r2, #48	@ 0x30
 8006ee0:	f108 0801 	add.w	r8, r8, #1
 8006ee4:	f88a 2000 	strb.w	r2, [sl]
 8006ee8:	781a      	ldrb	r2, [r3, #0]
 8006eea:	3201      	adds	r2, #1
 8006eec:	701a      	strb	r2, [r3, #0]
 8006eee:	e7a0      	b.n	8006e32 <_dtoa_r+0x622>
 8006ef0:	4b6f      	ldr	r3, [pc, #444]	@ (80070b0 <_dtoa_r+0x8a0>)
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f7f9 fba0 	bl	8000638 <__aeabi_dmul>
 8006ef8:	2200      	movs	r2, #0
 8006efa:	2300      	movs	r3, #0
 8006efc:	4604      	mov	r4, r0
 8006efe:	460d      	mov	r5, r1
 8006f00:	f7f9 fe02 	bl	8000b08 <__aeabi_dcmpeq>
 8006f04:	2800      	cmp	r0, #0
 8006f06:	d09f      	beq.n	8006e48 <_dtoa_r+0x638>
 8006f08:	e7d1      	b.n	8006eae <_dtoa_r+0x69e>
 8006f0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f0c:	2a00      	cmp	r2, #0
 8006f0e:	f000 80ea 	beq.w	80070e6 <_dtoa_r+0x8d6>
 8006f12:	9a07      	ldr	r2, [sp, #28]
 8006f14:	2a01      	cmp	r2, #1
 8006f16:	f300 80cd 	bgt.w	80070b4 <_dtoa_r+0x8a4>
 8006f1a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006f1c:	2a00      	cmp	r2, #0
 8006f1e:	f000 80c1 	beq.w	80070a4 <_dtoa_r+0x894>
 8006f22:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006f26:	9c08      	ldr	r4, [sp, #32]
 8006f28:	9e00      	ldr	r6, [sp, #0]
 8006f2a:	9a00      	ldr	r2, [sp, #0]
 8006f2c:	441a      	add	r2, r3
 8006f2e:	9200      	str	r2, [sp, #0]
 8006f30:	9a06      	ldr	r2, [sp, #24]
 8006f32:	2101      	movs	r1, #1
 8006f34:	441a      	add	r2, r3
 8006f36:	4648      	mov	r0, r9
 8006f38:	9206      	str	r2, [sp, #24]
 8006f3a:	f000 fc2d 	bl	8007798 <__i2b>
 8006f3e:	4605      	mov	r5, r0
 8006f40:	b166      	cbz	r6, 8006f5c <_dtoa_r+0x74c>
 8006f42:	9b06      	ldr	r3, [sp, #24]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	dd09      	ble.n	8006f5c <_dtoa_r+0x74c>
 8006f48:	42b3      	cmp	r3, r6
 8006f4a:	9a00      	ldr	r2, [sp, #0]
 8006f4c:	bfa8      	it	ge
 8006f4e:	4633      	movge	r3, r6
 8006f50:	1ad2      	subs	r2, r2, r3
 8006f52:	9200      	str	r2, [sp, #0]
 8006f54:	9a06      	ldr	r2, [sp, #24]
 8006f56:	1af6      	subs	r6, r6, r3
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	9306      	str	r3, [sp, #24]
 8006f5c:	9b08      	ldr	r3, [sp, #32]
 8006f5e:	b30b      	cbz	r3, 8006fa4 <_dtoa_r+0x794>
 8006f60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	f000 80c6 	beq.w	80070f4 <_dtoa_r+0x8e4>
 8006f68:	2c00      	cmp	r4, #0
 8006f6a:	f000 80c0 	beq.w	80070ee <_dtoa_r+0x8de>
 8006f6e:	4629      	mov	r1, r5
 8006f70:	4622      	mov	r2, r4
 8006f72:	4648      	mov	r0, r9
 8006f74:	f000 fcc8 	bl	8007908 <__pow5mult>
 8006f78:	9a02      	ldr	r2, [sp, #8]
 8006f7a:	4601      	mov	r1, r0
 8006f7c:	4605      	mov	r5, r0
 8006f7e:	4648      	mov	r0, r9
 8006f80:	f000 fc20 	bl	80077c4 <__multiply>
 8006f84:	9902      	ldr	r1, [sp, #8]
 8006f86:	4680      	mov	r8, r0
 8006f88:	4648      	mov	r0, r9
 8006f8a:	f000 fb51 	bl	8007630 <_Bfree>
 8006f8e:	9b08      	ldr	r3, [sp, #32]
 8006f90:	1b1b      	subs	r3, r3, r4
 8006f92:	9308      	str	r3, [sp, #32]
 8006f94:	f000 80b1 	beq.w	80070fa <_dtoa_r+0x8ea>
 8006f98:	9a08      	ldr	r2, [sp, #32]
 8006f9a:	4641      	mov	r1, r8
 8006f9c:	4648      	mov	r0, r9
 8006f9e:	f000 fcb3 	bl	8007908 <__pow5mult>
 8006fa2:	9002      	str	r0, [sp, #8]
 8006fa4:	2101      	movs	r1, #1
 8006fa6:	4648      	mov	r0, r9
 8006fa8:	f000 fbf6 	bl	8007798 <__i2b>
 8006fac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fae:	4604      	mov	r4, r0
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	f000 81d8 	beq.w	8007366 <_dtoa_r+0xb56>
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	4601      	mov	r1, r0
 8006fba:	4648      	mov	r0, r9
 8006fbc:	f000 fca4 	bl	8007908 <__pow5mult>
 8006fc0:	9b07      	ldr	r3, [sp, #28]
 8006fc2:	2b01      	cmp	r3, #1
 8006fc4:	4604      	mov	r4, r0
 8006fc6:	f300 809f 	bgt.w	8007108 <_dtoa_r+0x8f8>
 8006fca:	9b04      	ldr	r3, [sp, #16]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f040 8097 	bne.w	8007100 <_dtoa_r+0x8f0>
 8006fd2:	9b05      	ldr	r3, [sp, #20]
 8006fd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	f040 8093 	bne.w	8007104 <_dtoa_r+0x8f4>
 8006fde:	9b05      	ldr	r3, [sp, #20]
 8006fe0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006fe4:	0d1b      	lsrs	r3, r3, #20
 8006fe6:	051b      	lsls	r3, r3, #20
 8006fe8:	b133      	cbz	r3, 8006ff8 <_dtoa_r+0x7e8>
 8006fea:	9b00      	ldr	r3, [sp, #0]
 8006fec:	3301      	adds	r3, #1
 8006fee:	9300      	str	r3, [sp, #0]
 8006ff0:	9b06      	ldr	r3, [sp, #24]
 8006ff2:	3301      	adds	r3, #1
 8006ff4:	9306      	str	r3, [sp, #24]
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	9308      	str	r3, [sp, #32]
 8006ffa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	f000 81b8 	beq.w	8007372 <_dtoa_r+0xb62>
 8007002:	6923      	ldr	r3, [r4, #16]
 8007004:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007008:	6918      	ldr	r0, [r3, #16]
 800700a:	f000 fb79 	bl	8007700 <__hi0bits>
 800700e:	f1c0 0020 	rsb	r0, r0, #32
 8007012:	9b06      	ldr	r3, [sp, #24]
 8007014:	4418      	add	r0, r3
 8007016:	f010 001f 	ands.w	r0, r0, #31
 800701a:	f000 8082 	beq.w	8007122 <_dtoa_r+0x912>
 800701e:	f1c0 0320 	rsb	r3, r0, #32
 8007022:	2b04      	cmp	r3, #4
 8007024:	dd73      	ble.n	800710e <_dtoa_r+0x8fe>
 8007026:	9b00      	ldr	r3, [sp, #0]
 8007028:	f1c0 001c 	rsb	r0, r0, #28
 800702c:	4403      	add	r3, r0
 800702e:	9300      	str	r3, [sp, #0]
 8007030:	9b06      	ldr	r3, [sp, #24]
 8007032:	4403      	add	r3, r0
 8007034:	4406      	add	r6, r0
 8007036:	9306      	str	r3, [sp, #24]
 8007038:	9b00      	ldr	r3, [sp, #0]
 800703a:	2b00      	cmp	r3, #0
 800703c:	dd05      	ble.n	800704a <_dtoa_r+0x83a>
 800703e:	9902      	ldr	r1, [sp, #8]
 8007040:	461a      	mov	r2, r3
 8007042:	4648      	mov	r0, r9
 8007044:	f000 fcba 	bl	80079bc <__lshift>
 8007048:	9002      	str	r0, [sp, #8]
 800704a:	9b06      	ldr	r3, [sp, #24]
 800704c:	2b00      	cmp	r3, #0
 800704e:	dd05      	ble.n	800705c <_dtoa_r+0x84c>
 8007050:	4621      	mov	r1, r4
 8007052:	461a      	mov	r2, r3
 8007054:	4648      	mov	r0, r9
 8007056:	f000 fcb1 	bl	80079bc <__lshift>
 800705a:	4604      	mov	r4, r0
 800705c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800705e:	2b00      	cmp	r3, #0
 8007060:	d061      	beq.n	8007126 <_dtoa_r+0x916>
 8007062:	9802      	ldr	r0, [sp, #8]
 8007064:	4621      	mov	r1, r4
 8007066:	f000 fd15 	bl	8007a94 <__mcmp>
 800706a:	2800      	cmp	r0, #0
 800706c:	da5b      	bge.n	8007126 <_dtoa_r+0x916>
 800706e:	2300      	movs	r3, #0
 8007070:	9902      	ldr	r1, [sp, #8]
 8007072:	220a      	movs	r2, #10
 8007074:	4648      	mov	r0, r9
 8007076:	f000 fafd 	bl	8007674 <__multadd>
 800707a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800707c:	9002      	str	r0, [sp, #8]
 800707e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007082:	2b00      	cmp	r3, #0
 8007084:	f000 8177 	beq.w	8007376 <_dtoa_r+0xb66>
 8007088:	4629      	mov	r1, r5
 800708a:	2300      	movs	r3, #0
 800708c:	220a      	movs	r2, #10
 800708e:	4648      	mov	r0, r9
 8007090:	f000 faf0 	bl	8007674 <__multadd>
 8007094:	f1bb 0f00 	cmp.w	fp, #0
 8007098:	4605      	mov	r5, r0
 800709a:	dc6f      	bgt.n	800717c <_dtoa_r+0x96c>
 800709c:	9b07      	ldr	r3, [sp, #28]
 800709e:	2b02      	cmp	r3, #2
 80070a0:	dc49      	bgt.n	8007136 <_dtoa_r+0x926>
 80070a2:	e06b      	b.n	800717c <_dtoa_r+0x96c>
 80070a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80070a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80070aa:	e73c      	b.n	8006f26 <_dtoa_r+0x716>
 80070ac:	3fe00000 	.word	0x3fe00000
 80070b0:	40240000 	.word	0x40240000
 80070b4:	9b03      	ldr	r3, [sp, #12]
 80070b6:	1e5c      	subs	r4, r3, #1
 80070b8:	9b08      	ldr	r3, [sp, #32]
 80070ba:	42a3      	cmp	r3, r4
 80070bc:	db09      	blt.n	80070d2 <_dtoa_r+0x8c2>
 80070be:	1b1c      	subs	r4, r3, r4
 80070c0:	9b03      	ldr	r3, [sp, #12]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f6bf af30 	bge.w	8006f28 <_dtoa_r+0x718>
 80070c8:	9b00      	ldr	r3, [sp, #0]
 80070ca:	9a03      	ldr	r2, [sp, #12]
 80070cc:	1a9e      	subs	r6, r3, r2
 80070ce:	2300      	movs	r3, #0
 80070d0:	e72b      	b.n	8006f2a <_dtoa_r+0x71a>
 80070d2:	9b08      	ldr	r3, [sp, #32]
 80070d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80070d6:	9408      	str	r4, [sp, #32]
 80070d8:	1ae3      	subs	r3, r4, r3
 80070da:	441a      	add	r2, r3
 80070dc:	9e00      	ldr	r6, [sp, #0]
 80070de:	9b03      	ldr	r3, [sp, #12]
 80070e0:	920d      	str	r2, [sp, #52]	@ 0x34
 80070e2:	2400      	movs	r4, #0
 80070e4:	e721      	b.n	8006f2a <_dtoa_r+0x71a>
 80070e6:	9c08      	ldr	r4, [sp, #32]
 80070e8:	9e00      	ldr	r6, [sp, #0]
 80070ea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80070ec:	e728      	b.n	8006f40 <_dtoa_r+0x730>
 80070ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80070f2:	e751      	b.n	8006f98 <_dtoa_r+0x788>
 80070f4:	9a08      	ldr	r2, [sp, #32]
 80070f6:	9902      	ldr	r1, [sp, #8]
 80070f8:	e750      	b.n	8006f9c <_dtoa_r+0x78c>
 80070fa:	f8cd 8008 	str.w	r8, [sp, #8]
 80070fe:	e751      	b.n	8006fa4 <_dtoa_r+0x794>
 8007100:	2300      	movs	r3, #0
 8007102:	e779      	b.n	8006ff8 <_dtoa_r+0x7e8>
 8007104:	9b04      	ldr	r3, [sp, #16]
 8007106:	e777      	b.n	8006ff8 <_dtoa_r+0x7e8>
 8007108:	2300      	movs	r3, #0
 800710a:	9308      	str	r3, [sp, #32]
 800710c:	e779      	b.n	8007002 <_dtoa_r+0x7f2>
 800710e:	d093      	beq.n	8007038 <_dtoa_r+0x828>
 8007110:	9a00      	ldr	r2, [sp, #0]
 8007112:	331c      	adds	r3, #28
 8007114:	441a      	add	r2, r3
 8007116:	9200      	str	r2, [sp, #0]
 8007118:	9a06      	ldr	r2, [sp, #24]
 800711a:	441a      	add	r2, r3
 800711c:	441e      	add	r6, r3
 800711e:	9206      	str	r2, [sp, #24]
 8007120:	e78a      	b.n	8007038 <_dtoa_r+0x828>
 8007122:	4603      	mov	r3, r0
 8007124:	e7f4      	b.n	8007110 <_dtoa_r+0x900>
 8007126:	9b03      	ldr	r3, [sp, #12]
 8007128:	2b00      	cmp	r3, #0
 800712a:	46b8      	mov	r8, r7
 800712c:	dc20      	bgt.n	8007170 <_dtoa_r+0x960>
 800712e:	469b      	mov	fp, r3
 8007130:	9b07      	ldr	r3, [sp, #28]
 8007132:	2b02      	cmp	r3, #2
 8007134:	dd1e      	ble.n	8007174 <_dtoa_r+0x964>
 8007136:	f1bb 0f00 	cmp.w	fp, #0
 800713a:	f47f adb1 	bne.w	8006ca0 <_dtoa_r+0x490>
 800713e:	4621      	mov	r1, r4
 8007140:	465b      	mov	r3, fp
 8007142:	2205      	movs	r2, #5
 8007144:	4648      	mov	r0, r9
 8007146:	f000 fa95 	bl	8007674 <__multadd>
 800714a:	4601      	mov	r1, r0
 800714c:	4604      	mov	r4, r0
 800714e:	9802      	ldr	r0, [sp, #8]
 8007150:	f000 fca0 	bl	8007a94 <__mcmp>
 8007154:	2800      	cmp	r0, #0
 8007156:	f77f ada3 	ble.w	8006ca0 <_dtoa_r+0x490>
 800715a:	4656      	mov	r6, sl
 800715c:	2331      	movs	r3, #49	@ 0x31
 800715e:	f806 3b01 	strb.w	r3, [r6], #1
 8007162:	f108 0801 	add.w	r8, r8, #1
 8007166:	e59f      	b.n	8006ca8 <_dtoa_r+0x498>
 8007168:	9c03      	ldr	r4, [sp, #12]
 800716a:	46b8      	mov	r8, r7
 800716c:	4625      	mov	r5, r4
 800716e:	e7f4      	b.n	800715a <_dtoa_r+0x94a>
 8007170:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007174:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007176:	2b00      	cmp	r3, #0
 8007178:	f000 8101 	beq.w	800737e <_dtoa_r+0xb6e>
 800717c:	2e00      	cmp	r6, #0
 800717e:	dd05      	ble.n	800718c <_dtoa_r+0x97c>
 8007180:	4629      	mov	r1, r5
 8007182:	4632      	mov	r2, r6
 8007184:	4648      	mov	r0, r9
 8007186:	f000 fc19 	bl	80079bc <__lshift>
 800718a:	4605      	mov	r5, r0
 800718c:	9b08      	ldr	r3, [sp, #32]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d05c      	beq.n	800724c <_dtoa_r+0xa3c>
 8007192:	6869      	ldr	r1, [r5, #4]
 8007194:	4648      	mov	r0, r9
 8007196:	f000 fa0b 	bl	80075b0 <_Balloc>
 800719a:	4606      	mov	r6, r0
 800719c:	b928      	cbnz	r0, 80071aa <_dtoa_r+0x99a>
 800719e:	4b82      	ldr	r3, [pc, #520]	@ (80073a8 <_dtoa_r+0xb98>)
 80071a0:	4602      	mov	r2, r0
 80071a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80071a6:	f7ff bb4a 	b.w	800683e <_dtoa_r+0x2e>
 80071aa:	692a      	ldr	r2, [r5, #16]
 80071ac:	3202      	adds	r2, #2
 80071ae:	0092      	lsls	r2, r2, #2
 80071b0:	f105 010c 	add.w	r1, r5, #12
 80071b4:	300c      	adds	r0, #12
 80071b6:	f7ff fa94 	bl	80066e2 <memcpy>
 80071ba:	2201      	movs	r2, #1
 80071bc:	4631      	mov	r1, r6
 80071be:	4648      	mov	r0, r9
 80071c0:	f000 fbfc 	bl	80079bc <__lshift>
 80071c4:	f10a 0301 	add.w	r3, sl, #1
 80071c8:	9300      	str	r3, [sp, #0]
 80071ca:	eb0a 030b 	add.w	r3, sl, fp
 80071ce:	9308      	str	r3, [sp, #32]
 80071d0:	9b04      	ldr	r3, [sp, #16]
 80071d2:	f003 0301 	and.w	r3, r3, #1
 80071d6:	462f      	mov	r7, r5
 80071d8:	9306      	str	r3, [sp, #24]
 80071da:	4605      	mov	r5, r0
 80071dc:	9b00      	ldr	r3, [sp, #0]
 80071de:	9802      	ldr	r0, [sp, #8]
 80071e0:	4621      	mov	r1, r4
 80071e2:	f103 3bff 	add.w	fp, r3, #4294967295
 80071e6:	f7ff fa8a 	bl	80066fe <quorem>
 80071ea:	4603      	mov	r3, r0
 80071ec:	3330      	adds	r3, #48	@ 0x30
 80071ee:	9003      	str	r0, [sp, #12]
 80071f0:	4639      	mov	r1, r7
 80071f2:	9802      	ldr	r0, [sp, #8]
 80071f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80071f6:	f000 fc4d 	bl	8007a94 <__mcmp>
 80071fa:	462a      	mov	r2, r5
 80071fc:	9004      	str	r0, [sp, #16]
 80071fe:	4621      	mov	r1, r4
 8007200:	4648      	mov	r0, r9
 8007202:	f000 fc63 	bl	8007acc <__mdiff>
 8007206:	68c2      	ldr	r2, [r0, #12]
 8007208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800720a:	4606      	mov	r6, r0
 800720c:	bb02      	cbnz	r2, 8007250 <_dtoa_r+0xa40>
 800720e:	4601      	mov	r1, r0
 8007210:	9802      	ldr	r0, [sp, #8]
 8007212:	f000 fc3f 	bl	8007a94 <__mcmp>
 8007216:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007218:	4602      	mov	r2, r0
 800721a:	4631      	mov	r1, r6
 800721c:	4648      	mov	r0, r9
 800721e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007220:	9309      	str	r3, [sp, #36]	@ 0x24
 8007222:	f000 fa05 	bl	8007630 <_Bfree>
 8007226:	9b07      	ldr	r3, [sp, #28]
 8007228:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800722a:	9e00      	ldr	r6, [sp, #0]
 800722c:	ea42 0103 	orr.w	r1, r2, r3
 8007230:	9b06      	ldr	r3, [sp, #24]
 8007232:	4319      	orrs	r1, r3
 8007234:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007236:	d10d      	bne.n	8007254 <_dtoa_r+0xa44>
 8007238:	2b39      	cmp	r3, #57	@ 0x39
 800723a:	d027      	beq.n	800728c <_dtoa_r+0xa7c>
 800723c:	9a04      	ldr	r2, [sp, #16]
 800723e:	2a00      	cmp	r2, #0
 8007240:	dd01      	ble.n	8007246 <_dtoa_r+0xa36>
 8007242:	9b03      	ldr	r3, [sp, #12]
 8007244:	3331      	adds	r3, #49	@ 0x31
 8007246:	f88b 3000 	strb.w	r3, [fp]
 800724a:	e52e      	b.n	8006caa <_dtoa_r+0x49a>
 800724c:	4628      	mov	r0, r5
 800724e:	e7b9      	b.n	80071c4 <_dtoa_r+0x9b4>
 8007250:	2201      	movs	r2, #1
 8007252:	e7e2      	b.n	800721a <_dtoa_r+0xa0a>
 8007254:	9904      	ldr	r1, [sp, #16]
 8007256:	2900      	cmp	r1, #0
 8007258:	db04      	blt.n	8007264 <_dtoa_r+0xa54>
 800725a:	9807      	ldr	r0, [sp, #28]
 800725c:	4301      	orrs	r1, r0
 800725e:	9806      	ldr	r0, [sp, #24]
 8007260:	4301      	orrs	r1, r0
 8007262:	d120      	bne.n	80072a6 <_dtoa_r+0xa96>
 8007264:	2a00      	cmp	r2, #0
 8007266:	ddee      	ble.n	8007246 <_dtoa_r+0xa36>
 8007268:	9902      	ldr	r1, [sp, #8]
 800726a:	9300      	str	r3, [sp, #0]
 800726c:	2201      	movs	r2, #1
 800726e:	4648      	mov	r0, r9
 8007270:	f000 fba4 	bl	80079bc <__lshift>
 8007274:	4621      	mov	r1, r4
 8007276:	9002      	str	r0, [sp, #8]
 8007278:	f000 fc0c 	bl	8007a94 <__mcmp>
 800727c:	2800      	cmp	r0, #0
 800727e:	9b00      	ldr	r3, [sp, #0]
 8007280:	dc02      	bgt.n	8007288 <_dtoa_r+0xa78>
 8007282:	d1e0      	bne.n	8007246 <_dtoa_r+0xa36>
 8007284:	07da      	lsls	r2, r3, #31
 8007286:	d5de      	bpl.n	8007246 <_dtoa_r+0xa36>
 8007288:	2b39      	cmp	r3, #57	@ 0x39
 800728a:	d1da      	bne.n	8007242 <_dtoa_r+0xa32>
 800728c:	2339      	movs	r3, #57	@ 0x39
 800728e:	f88b 3000 	strb.w	r3, [fp]
 8007292:	4633      	mov	r3, r6
 8007294:	461e      	mov	r6, r3
 8007296:	3b01      	subs	r3, #1
 8007298:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800729c:	2a39      	cmp	r2, #57	@ 0x39
 800729e:	d04e      	beq.n	800733e <_dtoa_r+0xb2e>
 80072a0:	3201      	adds	r2, #1
 80072a2:	701a      	strb	r2, [r3, #0]
 80072a4:	e501      	b.n	8006caa <_dtoa_r+0x49a>
 80072a6:	2a00      	cmp	r2, #0
 80072a8:	dd03      	ble.n	80072b2 <_dtoa_r+0xaa2>
 80072aa:	2b39      	cmp	r3, #57	@ 0x39
 80072ac:	d0ee      	beq.n	800728c <_dtoa_r+0xa7c>
 80072ae:	3301      	adds	r3, #1
 80072b0:	e7c9      	b.n	8007246 <_dtoa_r+0xa36>
 80072b2:	9a00      	ldr	r2, [sp, #0]
 80072b4:	9908      	ldr	r1, [sp, #32]
 80072b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80072ba:	428a      	cmp	r2, r1
 80072bc:	d028      	beq.n	8007310 <_dtoa_r+0xb00>
 80072be:	9902      	ldr	r1, [sp, #8]
 80072c0:	2300      	movs	r3, #0
 80072c2:	220a      	movs	r2, #10
 80072c4:	4648      	mov	r0, r9
 80072c6:	f000 f9d5 	bl	8007674 <__multadd>
 80072ca:	42af      	cmp	r7, r5
 80072cc:	9002      	str	r0, [sp, #8]
 80072ce:	f04f 0300 	mov.w	r3, #0
 80072d2:	f04f 020a 	mov.w	r2, #10
 80072d6:	4639      	mov	r1, r7
 80072d8:	4648      	mov	r0, r9
 80072da:	d107      	bne.n	80072ec <_dtoa_r+0xadc>
 80072dc:	f000 f9ca 	bl	8007674 <__multadd>
 80072e0:	4607      	mov	r7, r0
 80072e2:	4605      	mov	r5, r0
 80072e4:	9b00      	ldr	r3, [sp, #0]
 80072e6:	3301      	adds	r3, #1
 80072e8:	9300      	str	r3, [sp, #0]
 80072ea:	e777      	b.n	80071dc <_dtoa_r+0x9cc>
 80072ec:	f000 f9c2 	bl	8007674 <__multadd>
 80072f0:	4629      	mov	r1, r5
 80072f2:	4607      	mov	r7, r0
 80072f4:	2300      	movs	r3, #0
 80072f6:	220a      	movs	r2, #10
 80072f8:	4648      	mov	r0, r9
 80072fa:	f000 f9bb 	bl	8007674 <__multadd>
 80072fe:	4605      	mov	r5, r0
 8007300:	e7f0      	b.n	80072e4 <_dtoa_r+0xad4>
 8007302:	f1bb 0f00 	cmp.w	fp, #0
 8007306:	bfcc      	ite	gt
 8007308:	465e      	movgt	r6, fp
 800730a:	2601      	movle	r6, #1
 800730c:	4456      	add	r6, sl
 800730e:	2700      	movs	r7, #0
 8007310:	9902      	ldr	r1, [sp, #8]
 8007312:	9300      	str	r3, [sp, #0]
 8007314:	2201      	movs	r2, #1
 8007316:	4648      	mov	r0, r9
 8007318:	f000 fb50 	bl	80079bc <__lshift>
 800731c:	4621      	mov	r1, r4
 800731e:	9002      	str	r0, [sp, #8]
 8007320:	f000 fbb8 	bl	8007a94 <__mcmp>
 8007324:	2800      	cmp	r0, #0
 8007326:	dcb4      	bgt.n	8007292 <_dtoa_r+0xa82>
 8007328:	d102      	bne.n	8007330 <_dtoa_r+0xb20>
 800732a:	9b00      	ldr	r3, [sp, #0]
 800732c:	07db      	lsls	r3, r3, #31
 800732e:	d4b0      	bmi.n	8007292 <_dtoa_r+0xa82>
 8007330:	4633      	mov	r3, r6
 8007332:	461e      	mov	r6, r3
 8007334:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007338:	2a30      	cmp	r2, #48	@ 0x30
 800733a:	d0fa      	beq.n	8007332 <_dtoa_r+0xb22>
 800733c:	e4b5      	b.n	8006caa <_dtoa_r+0x49a>
 800733e:	459a      	cmp	sl, r3
 8007340:	d1a8      	bne.n	8007294 <_dtoa_r+0xa84>
 8007342:	2331      	movs	r3, #49	@ 0x31
 8007344:	f108 0801 	add.w	r8, r8, #1
 8007348:	f88a 3000 	strb.w	r3, [sl]
 800734c:	e4ad      	b.n	8006caa <_dtoa_r+0x49a>
 800734e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007350:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80073ac <_dtoa_r+0xb9c>
 8007354:	b11b      	cbz	r3, 800735e <_dtoa_r+0xb4e>
 8007356:	f10a 0308 	add.w	r3, sl, #8
 800735a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800735c:	6013      	str	r3, [r2, #0]
 800735e:	4650      	mov	r0, sl
 8007360:	b017      	add	sp, #92	@ 0x5c
 8007362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007366:	9b07      	ldr	r3, [sp, #28]
 8007368:	2b01      	cmp	r3, #1
 800736a:	f77f ae2e 	ble.w	8006fca <_dtoa_r+0x7ba>
 800736e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007370:	9308      	str	r3, [sp, #32]
 8007372:	2001      	movs	r0, #1
 8007374:	e64d      	b.n	8007012 <_dtoa_r+0x802>
 8007376:	f1bb 0f00 	cmp.w	fp, #0
 800737a:	f77f aed9 	ble.w	8007130 <_dtoa_r+0x920>
 800737e:	4656      	mov	r6, sl
 8007380:	9802      	ldr	r0, [sp, #8]
 8007382:	4621      	mov	r1, r4
 8007384:	f7ff f9bb 	bl	80066fe <quorem>
 8007388:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800738c:	f806 3b01 	strb.w	r3, [r6], #1
 8007390:	eba6 020a 	sub.w	r2, r6, sl
 8007394:	4593      	cmp	fp, r2
 8007396:	ddb4      	ble.n	8007302 <_dtoa_r+0xaf2>
 8007398:	9902      	ldr	r1, [sp, #8]
 800739a:	2300      	movs	r3, #0
 800739c:	220a      	movs	r2, #10
 800739e:	4648      	mov	r0, r9
 80073a0:	f000 f968 	bl	8007674 <__multadd>
 80073a4:	9002      	str	r0, [sp, #8]
 80073a6:	e7eb      	b.n	8007380 <_dtoa_r+0xb70>
 80073a8:	080085b4 	.word	0x080085b4
 80073ac:	08008538 	.word	0x08008538

080073b0 <_free_r>:
 80073b0:	b538      	push	{r3, r4, r5, lr}
 80073b2:	4605      	mov	r5, r0
 80073b4:	2900      	cmp	r1, #0
 80073b6:	d041      	beq.n	800743c <_free_r+0x8c>
 80073b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073bc:	1f0c      	subs	r4, r1, #4
 80073be:	2b00      	cmp	r3, #0
 80073c0:	bfb8      	it	lt
 80073c2:	18e4      	addlt	r4, r4, r3
 80073c4:	f000 f8e8 	bl	8007598 <__malloc_lock>
 80073c8:	4a1d      	ldr	r2, [pc, #116]	@ (8007440 <_free_r+0x90>)
 80073ca:	6813      	ldr	r3, [r2, #0]
 80073cc:	b933      	cbnz	r3, 80073dc <_free_r+0x2c>
 80073ce:	6063      	str	r3, [r4, #4]
 80073d0:	6014      	str	r4, [r2, #0]
 80073d2:	4628      	mov	r0, r5
 80073d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073d8:	f000 b8e4 	b.w	80075a4 <__malloc_unlock>
 80073dc:	42a3      	cmp	r3, r4
 80073de:	d908      	bls.n	80073f2 <_free_r+0x42>
 80073e0:	6820      	ldr	r0, [r4, #0]
 80073e2:	1821      	adds	r1, r4, r0
 80073e4:	428b      	cmp	r3, r1
 80073e6:	bf01      	itttt	eq
 80073e8:	6819      	ldreq	r1, [r3, #0]
 80073ea:	685b      	ldreq	r3, [r3, #4]
 80073ec:	1809      	addeq	r1, r1, r0
 80073ee:	6021      	streq	r1, [r4, #0]
 80073f0:	e7ed      	b.n	80073ce <_free_r+0x1e>
 80073f2:	461a      	mov	r2, r3
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	b10b      	cbz	r3, 80073fc <_free_r+0x4c>
 80073f8:	42a3      	cmp	r3, r4
 80073fa:	d9fa      	bls.n	80073f2 <_free_r+0x42>
 80073fc:	6811      	ldr	r1, [r2, #0]
 80073fe:	1850      	adds	r0, r2, r1
 8007400:	42a0      	cmp	r0, r4
 8007402:	d10b      	bne.n	800741c <_free_r+0x6c>
 8007404:	6820      	ldr	r0, [r4, #0]
 8007406:	4401      	add	r1, r0
 8007408:	1850      	adds	r0, r2, r1
 800740a:	4283      	cmp	r3, r0
 800740c:	6011      	str	r1, [r2, #0]
 800740e:	d1e0      	bne.n	80073d2 <_free_r+0x22>
 8007410:	6818      	ldr	r0, [r3, #0]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	6053      	str	r3, [r2, #4]
 8007416:	4408      	add	r0, r1
 8007418:	6010      	str	r0, [r2, #0]
 800741a:	e7da      	b.n	80073d2 <_free_r+0x22>
 800741c:	d902      	bls.n	8007424 <_free_r+0x74>
 800741e:	230c      	movs	r3, #12
 8007420:	602b      	str	r3, [r5, #0]
 8007422:	e7d6      	b.n	80073d2 <_free_r+0x22>
 8007424:	6820      	ldr	r0, [r4, #0]
 8007426:	1821      	adds	r1, r4, r0
 8007428:	428b      	cmp	r3, r1
 800742a:	bf04      	itt	eq
 800742c:	6819      	ldreq	r1, [r3, #0]
 800742e:	685b      	ldreq	r3, [r3, #4]
 8007430:	6063      	str	r3, [r4, #4]
 8007432:	bf04      	itt	eq
 8007434:	1809      	addeq	r1, r1, r0
 8007436:	6021      	streq	r1, [r4, #0]
 8007438:	6054      	str	r4, [r2, #4]
 800743a:	e7ca      	b.n	80073d2 <_free_r+0x22>
 800743c:	bd38      	pop	{r3, r4, r5, pc}
 800743e:	bf00      	nop
 8007440:	20004d34 	.word	0x20004d34

08007444 <malloc>:
 8007444:	4b02      	ldr	r3, [pc, #8]	@ (8007450 <malloc+0xc>)
 8007446:	4601      	mov	r1, r0
 8007448:	6818      	ldr	r0, [r3, #0]
 800744a:	f000 b825 	b.w	8007498 <_malloc_r>
 800744e:	bf00      	nop
 8007450:	2000001c 	.word	0x2000001c

08007454 <sbrk_aligned>:
 8007454:	b570      	push	{r4, r5, r6, lr}
 8007456:	4e0f      	ldr	r6, [pc, #60]	@ (8007494 <sbrk_aligned+0x40>)
 8007458:	460c      	mov	r4, r1
 800745a:	6831      	ldr	r1, [r6, #0]
 800745c:	4605      	mov	r5, r0
 800745e:	b911      	cbnz	r1, 8007466 <sbrk_aligned+0x12>
 8007460:	f000 fea2 	bl	80081a8 <_sbrk_r>
 8007464:	6030      	str	r0, [r6, #0]
 8007466:	4621      	mov	r1, r4
 8007468:	4628      	mov	r0, r5
 800746a:	f000 fe9d 	bl	80081a8 <_sbrk_r>
 800746e:	1c43      	adds	r3, r0, #1
 8007470:	d103      	bne.n	800747a <sbrk_aligned+0x26>
 8007472:	f04f 34ff 	mov.w	r4, #4294967295
 8007476:	4620      	mov	r0, r4
 8007478:	bd70      	pop	{r4, r5, r6, pc}
 800747a:	1cc4      	adds	r4, r0, #3
 800747c:	f024 0403 	bic.w	r4, r4, #3
 8007480:	42a0      	cmp	r0, r4
 8007482:	d0f8      	beq.n	8007476 <sbrk_aligned+0x22>
 8007484:	1a21      	subs	r1, r4, r0
 8007486:	4628      	mov	r0, r5
 8007488:	f000 fe8e 	bl	80081a8 <_sbrk_r>
 800748c:	3001      	adds	r0, #1
 800748e:	d1f2      	bne.n	8007476 <sbrk_aligned+0x22>
 8007490:	e7ef      	b.n	8007472 <sbrk_aligned+0x1e>
 8007492:	bf00      	nop
 8007494:	20004d30 	.word	0x20004d30

08007498 <_malloc_r>:
 8007498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800749c:	1ccd      	adds	r5, r1, #3
 800749e:	f025 0503 	bic.w	r5, r5, #3
 80074a2:	3508      	adds	r5, #8
 80074a4:	2d0c      	cmp	r5, #12
 80074a6:	bf38      	it	cc
 80074a8:	250c      	movcc	r5, #12
 80074aa:	2d00      	cmp	r5, #0
 80074ac:	4606      	mov	r6, r0
 80074ae:	db01      	blt.n	80074b4 <_malloc_r+0x1c>
 80074b0:	42a9      	cmp	r1, r5
 80074b2:	d904      	bls.n	80074be <_malloc_r+0x26>
 80074b4:	230c      	movs	r3, #12
 80074b6:	6033      	str	r3, [r6, #0]
 80074b8:	2000      	movs	r0, #0
 80074ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007594 <_malloc_r+0xfc>
 80074c2:	f000 f869 	bl	8007598 <__malloc_lock>
 80074c6:	f8d8 3000 	ldr.w	r3, [r8]
 80074ca:	461c      	mov	r4, r3
 80074cc:	bb44      	cbnz	r4, 8007520 <_malloc_r+0x88>
 80074ce:	4629      	mov	r1, r5
 80074d0:	4630      	mov	r0, r6
 80074d2:	f7ff ffbf 	bl	8007454 <sbrk_aligned>
 80074d6:	1c43      	adds	r3, r0, #1
 80074d8:	4604      	mov	r4, r0
 80074da:	d158      	bne.n	800758e <_malloc_r+0xf6>
 80074dc:	f8d8 4000 	ldr.w	r4, [r8]
 80074e0:	4627      	mov	r7, r4
 80074e2:	2f00      	cmp	r7, #0
 80074e4:	d143      	bne.n	800756e <_malloc_r+0xd6>
 80074e6:	2c00      	cmp	r4, #0
 80074e8:	d04b      	beq.n	8007582 <_malloc_r+0xea>
 80074ea:	6823      	ldr	r3, [r4, #0]
 80074ec:	4639      	mov	r1, r7
 80074ee:	4630      	mov	r0, r6
 80074f0:	eb04 0903 	add.w	r9, r4, r3
 80074f4:	f000 fe58 	bl	80081a8 <_sbrk_r>
 80074f8:	4581      	cmp	r9, r0
 80074fa:	d142      	bne.n	8007582 <_malloc_r+0xea>
 80074fc:	6821      	ldr	r1, [r4, #0]
 80074fe:	1a6d      	subs	r5, r5, r1
 8007500:	4629      	mov	r1, r5
 8007502:	4630      	mov	r0, r6
 8007504:	f7ff ffa6 	bl	8007454 <sbrk_aligned>
 8007508:	3001      	adds	r0, #1
 800750a:	d03a      	beq.n	8007582 <_malloc_r+0xea>
 800750c:	6823      	ldr	r3, [r4, #0]
 800750e:	442b      	add	r3, r5
 8007510:	6023      	str	r3, [r4, #0]
 8007512:	f8d8 3000 	ldr.w	r3, [r8]
 8007516:	685a      	ldr	r2, [r3, #4]
 8007518:	bb62      	cbnz	r2, 8007574 <_malloc_r+0xdc>
 800751a:	f8c8 7000 	str.w	r7, [r8]
 800751e:	e00f      	b.n	8007540 <_malloc_r+0xa8>
 8007520:	6822      	ldr	r2, [r4, #0]
 8007522:	1b52      	subs	r2, r2, r5
 8007524:	d420      	bmi.n	8007568 <_malloc_r+0xd0>
 8007526:	2a0b      	cmp	r2, #11
 8007528:	d917      	bls.n	800755a <_malloc_r+0xc2>
 800752a:	1961      	adds	r1, r4, r5
 800752c:	42a3      	cmp	r3, r4
 800752e:	6025      	str	r5, [r4, #0]
 8007530:	bf18      	it	ne
 8007532:	6059      	strne	r1, [r3, #4]
 8007534:	6863      	ldr	r3, [r4, #4]
 8007536:	bf08      	it	eq
 8007538:	f8c8 1000 	streq.w	r1, [r8]
 800753c:	5162      	str	r2, [r4, r5]
 800753e:	604b      	str	r3, [r1, #4]
 8007540:	4630      	mov	r0, r6
 8007542:	f000 f82f 	bl	80075a4 <__malloc_unlock>
 8007546:	f104 000b 	add.w	r0, r4, #11
 800754a:	1d23      	adds	r3, r4, #4
 800754c:	f020 0007 	bic.w	r0, r0, #7
 8007550:	1ac2      	subs	r2, r0, r3
 8007552:	bf1c      	itt	ne
 8007554:	1a1b      	subne	r3, r3, r0
 8007556:	50a3      	strne	r3, [r4, r2]
 8007558:	e7af      	b.n	80074ba <_malloc_r+0x22>
 800755a:	6862      	ldr	r2, [r4, #4]
 800755c:	42a3      	cmp	r3, r4
 800755e:	bf0c      	ite	eq
 8007560:	f8c8 2000 	streq.w	r2, [r8]
 8007564:	605a      	strne	r2, [r3, #4]
 8007566:	e7eb      	b.n	8007540 <_malloc_r+0xa8>
 8007568:	4623      	mov	r3, r4
 800756a:	6864      	ldr	r4, [r4, #4]
 800756c:	e7ae      	b.n	80074cc <_malloc_r+0x34>
 800756e:	463c      	mov	r4, r7
 8007570:	687f      	ldr	r7, [r7, #4]
 8007572:	e7b6      	b.n	80074e2 <_malloc_r+0x4a>
 8007574:	461a      	mov	r2, r3
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	42a3      	cmp	r3, r4
 800757a:	d1fb      	bne.n	8007574 <_malloc_r+0xdc>
 800757c:	2300      	movs	r3, #0
 800757e:	6053      	str	r3, [r2, #4]
 8007580:	e7de      	b.n	8007540 <_malloc_r+0xa8>
 8007582:	230c      	movs	r3, #12
 8007584:	6033      	str	r3, [r6, #0]
 8007586:	4630      	mov	r0, r6
 8007588:	f000 f80c 	bl	80075a4 <__malloc_unlock>
 800758c:	e794      	b.n	80074b8 <_malloc_r+0x20>
 800758e:	6005      	str	r5, [r0, #0]
 8007590:	e7d6      	b.n	8007540 <_malloc_r+0xa8>
 8007592:	bf00      	nop
 8007594:	20004d34 	.word	0x20004d34

08007598 <__malloc_lock>:
 8007598:	4801      	ldr	r0, [pc, #4]	@ (80075a0 <__malloc_lock+0x8>)
 800759a:	f7ff b8a0 	b.w	80066de <__retarget_lock_acquire_recursive>
 800759e:	bf00      	nop
 80075a0:	20004d2c 	.word	0x20004d2c

080075a4 <__malloc_unlock>:
 80075a4:	4801      	ldr	r0, [pc, #4]	@ (80075ac <__malloc_unlock+0x8>)
 80075a6:	f7ff b89b 	b.w	80066e0 <__retarget_lock_release_recursive>
 80075aa:	bf00      	nop
 80075ac:	20004d2c 	.word	0x20004d2c

080075b0 <_Balloc>:
 80075b0:	b570      	push	{r4, r5, r6, lr}
 80075b2:	69c6      	ldr	r6, [r0, #28]
 80075b4:	4604      	mov	r4, r0
 80075b6:	460d      	mov	r5, r1
 80075b8:	b976      	cbnz	r6, 80075d8 <_Balloc+0x28>
 80075ba:	2010      	movs	r0, #16
 80075bc:	f7ff ff42 	bl	8007444 <malloc>
 80075c0:	4602      	mov	r2, r0
 80075c2:	61e0      	str	r0, [r4, #28]
 80075c4:	b920      	cbnz	r0, 80075d0 <_Balloc+0x20>
 80075c6:	4b18      	ldr	r3, [pc, #96]	@ (8007628 <_Balloc+0x78>)
 80075c8:	4818      	ldr	r0, [pc, #96]	@ (800762c <_Balloc+0x7c>)
 80075ca:	216b      	movs	r1, #107	@ 0x6b
 80075cc:	f000 fdfc 	bl	80081c8 <__assert_func>
 80075d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075d4:	6006      	str	r6, [r0, #0]
 80075d6:	60c6      	str	r6, [r0, #12]
 80075d8:	69e6      	ldr	r6, [r4, #28]
 80075da:	68f3      	ldr	r3, [r6, #12]
 80075dc:	b183      	cbz	r3, 8007600 <_Balloc+0x50>
 80075de:	69e3      	ldr	r3, [r4, #28]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80075e6:	b9b8      	cbnz	r0, 8007618 <_Balloc+0x68>
 80075e8:	2101      	movs	r1, #1
 80075ea:	fa01 f605 	lsl.w	r6, r1, r5
 80075ee:	1d72      	adds	r2, r6, #5
 80075f0:	0092      	lsls	r2, r2, #2
 80075f2:	4620      	mov	r0, r4
 80075f4:	f000 fe06 	bl	8008204 <_calloc_r>
 80075f8:	b160      	cbz	r0, 8007614 <_Balloc+0x64>
 80075fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80075fe:	e00e      	b.n	800761e <_Balloc+0x6e>
 8007600:	2221      	movs	r2, #33	@ 0x21
 8007602:	2104      	movs	r1, #4
 8007604:	4620      	mov	r0, r4
 8007606:	f000 fdfd 	bl	8008204 <_calloc_r>
 800760a:	69e3      	ldr	r3, [r4, #28]
 800760c:	60f0      	str	r0, [r6, #12]
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d1e4      	bne.n	80075de <_Balloc+0x2e>
 8007614:	2000      	movs	r0, #0
 8007616:	bd70      	pop	{r4, r5, r6, pc}
 8007618:	6802      	ldr	r2, [r0, #0]
 800761a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800761e:	2300      	movs	r3, #0
 8007620:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007624:	e7f7      	b.n	8007616 <_Balloc+0x66>
 8007626:	bf00      	nop
 8007628:	08008545 	.word	0x08008545
 800762c:	080085c5 	.word	0x080085c5

08007630 <_Bfree>:
 8007630:	b570      	push	{r4, r5, r6, lr}
 8007632:	69c6      	ldr	r6, [r0, #28]
 8007634:	4605      	mov	r5, r0
 8007636:	460c      	mov	r4, r1
 8007638:	b976      	cbnz	r6, 8007658 <_Bfree+0x28>
 800763a:	2010      	movs	r0, #16
 800763c:	f7ff ff02 	bl	8007444 <malloc>
 8007640:	4602      	mov	r2, r0
 8007642:	61e8      	str	r0, [r5, #28]
 8007644:	b920      	cbnz	r0, 8007650 <_Bfree+0x20>
 8007646:	4b09      	ldr	r3, [pc, #36]	@ (800766c <_Bfree+0x3c>)
 8007648:	4809      	ldr	r0, [pc, #36]	@ (8007670 <_Bfree+0x40>)
 800764a:	218f      	movs	r1, #143	@ 0x8f
 800764c:	f000 fdbc 	bl	80081c8 <__assert_func>
 8007650:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007654:	6006      	str	r6, [r0, #0]
 8007656:	60c6      	str	r6, [r0, #12]
 8007658:	b13c      	cbz	r4, 800766a <_Bfree+0x3a>
 800765a:	69eb      	ldr	r3, [r5, #28]
 800765c:	6862      	ldr	r2, [r4, #4]
 800765e:	68db      	ldr	r3, [r3, #12]
 8007660:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007664:	6021      	str	r1, [r4, #0]
 8007666:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800766a:	bd70      	pop	{r4, r5, r6, pc}
 800766c:	08008545 	.word	0x08008545
 8007670:	080085c5 	.word	0x080085c5

08007674 <__multadd>:
 8007674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007678:	690d      	ldr	r5, [r1, #16]
 800767a:	4607      	mov	r7, r0
 800767c:	460c      	mov	r4, r1
 800767e:	461e      	mov	r6, r3
 8007680:	f101 0c14 	add.w	ip, r1, #20
 8007684:	2000      	movs	r0, #0
 8007686:	f8dc 3000 	ldr.w	r3, [ip]
 800768a:	b299      	uxth	r1, r3
 800768c:	fb02 6101 	mla	r1, r2, r1, r6
 8007690:	0c1e      	lsrs	r6, r3, #16
 8007692:	0c0b      	lsrs	r3, r1, #16
 8007694:	fb02 3306 	mla	r3, r2, r6, r3
 8007698:	b289      	uxth	r1, r1
 800769a:	3001      	adds	r0, #1
 800769c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80076a0:	4285      	cmp	r5, r0
 80076a2:	f84c 1b04 	str.w	r1, [ip], #4
 80076a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80076aa:	dcec      	bgt.n	8007686 <__multadd+0x12>
 80076ac:	b30e      	cbz	r6, 80076f2 <__multadd+0x7e>
 80076ae:	68a3      	ldr	r3, [r4, #8]
 80076b0:	42ab      	cmp	r3, r5
 80076b2:	dc19      	bgt.n	80076e8 <__multadd+0x74>
 80076b4:	6861      	ldr	r1, [r4, #4]
 80076b6:	4638      	mov	r0, r7
 80076b8:	3101      	adds	r1, #1
 80076ba:	f7ff ff79 	bl	80075b0 <_Balloc>
 80076be:	4680      	mov	r8, r0
 80076c0:	b928      	cbnz	r0, 80076ce <__multadd+0x5a>
 80076c2:	4602      	mov	r2, r0
 80076c4:	4b0c      	ldr	r3, [pc, #48]	@ (80076f8 <__multadd+0x84>)
 80076c6:	480d      	ldr	r0, [pc, #52]	@ (80076fc <__multadd+0x88>)
 80076c8:	21ba      	movs	r1, #186	@ 0xba
 80076ca:	f000 fd7d 	bl	80081c8 <__assert_func>
 80076ce:	6922      	ldr	r2, [r4, #16]
 80076d0:	3202      	adds	r2, #2
 80076d2:	f104 010c 	add.w	r1, r4, #12
 80076d6:	0092      	lsls	r2, r2, #2
 80076d8:	300c      	adds	r0, #12
 80076da:	f7ff f802 	bl	80066e2 <memcpy>
 80076de:	4621      	mov	r1, r4
 80076e0:	4638      	mov	r0, r7
 80076e2:	f7ff ffa5 	bl	8007630 <_Bfree>
 80076e6:	4644      	mov	r4, r8
 80076e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80076ec:	3501      	adds	r5, #1
 80076ee:	615e      	str	r6, [r3, #20]
 80076f0:	6125      	str	r5, [r4, #16]
 80076f2:	4620      	mov	r0, r4
 80076f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076f8:	080085b4 	.word	0x080085b4
 80076fc:	080085c5 	.word	0x080085c5

08007700 <__hi0bits>:
 8007700:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007704:	4603      	mov	r3, r0
 8007706:	bf36      	itet	cc
 8007708:	0403      	lslcc	r3, r0, #16
 800770a:	2000      	movcs	r0, #0
 800770c:	2010      	movcc	r0, #16
 800770e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007712:	bf3c      	itt	cc
 8007714:	021b      	lslcc	r3, r3, #8
 8007716:	3008      	addcc	r0, #8
 8007718:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800771c:	bf3c      	itt	cc
 800771e:	011b      	lslcc	r3, r3, #4
 8007720:	3004      	addcc	r0, #4
 8007722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007726:	bf3c      	itt	cc
 8007728:	009b      	lslcc	r3, r3, #2
 800772a:	3002      	addcc	r0, #2
 800772c:	2b00      	cmp	r3, #0
 800772e:	db05      	blt.n	800773c <__hi0bits+0x3c>
 8007730:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007734:	f100 0001 	add.w	r0, r0, #1
 8007738:	bf08      	it	eq
 800773a:	2020      	moveq	r0, #32
 800773c:	4770      	bx	lr

0800773e <__lo0bits>:
 800773e:	6803      	ldr	r3, [r0, #0]
 8007740:	4602      	mov	r2, r0
 8007742:	f013 0007 	ands.w	r0, r3, #7
 8007746:	d00b      	beq.n	8007760 <__lo0bits+0x22>
 8007748:	07d9      	lsls	r1, r3, #31
 800774a:	d421      	bmi.n	8007790 <__lo0bits+0x52>
 800774c:	0798      	lsls	r0, r3, #30
 800774e:	bf49      	itett	mi
 8007750:	085b      	lsrmi	r3, r3, #1
 8007752:	089b      	lsrpl	r3, r3, #2
 8007754:	2001      	movmi	r0, #1
 8007756:	6013      	strmi	r3, [r2, #0]
 8007758:	bf5c      	itt	pl
 800775a:	6013      	strpl	r3, [r2, #0]
 800775c:	2002      	movpl	r0, #2
 800775e:	4770      	bx	lr
 8007760:	b299      	uxth	r1, r3
 8007762:	b909      	cbnz	r1, 8007768 <__lo0bits+0x2a>
 8007764:	0c1b      	lsrs	r3, r3, #16
 8007766:	2010      	movs	r0, #16
 8007768:	b2d9      	uxtb	r1, r3
 800776a:	b909      	cbnz	r1, 8007770 <__lo0bits+0x32>
 800776c:	3008      	adds	r0, #8
 800776e:	0a1b      	lsrs	r3, r3, #8
 8007770:	0719      	lsls	r1, r3, #28
 8007772:	bf04      	itt	eq
 8007774:	091b      	lsreq	r3, r3, #4
 8007776:	3004      	addeq	r0, #4
 8007778:	0799      	lsls	r1, r3, #30
 800777a:	bf04      	itt	eq
 800777c:	089b      	lsreq	r3, r3, #2
 800777e:	3002      	addeq	r0, #2
 8007780:	07d9      	lsls	r1, r3, #31
 8007782:	d403      	bmi.n	800778c <__lo0bits+0x4e>
 8007784:	085b      	lsrs	r3, r3, #1
 8007786:	f100 0001 	add.w	r0, r0, #1
 800778a:	d003      	beq.n	8007794 <__lo0bits+0x56>
 800778c:	6013      	str	r3, [r2, #0]
 800778e:	4770      	bx	lr
 8007790:	2000      	movs	r0, #0
 8007792:	4770      	bx	lr
 8007794:	2020      	movs	r0, #32
 8007796:	4770      	bx	lr

08007798 <__i2b>:
 8007798:	b510      	push	{r4, lr}
 800779a:	460c      	mov	r4, r1
 800779c:	2101      	movs	r1, #1
 800779e:	f7ff ff07 	bl	80075b0 <_Balloc>
 80077a2:	4602      	mov	r2, r0
 80077a4:	b928      	cbnz	r0, 80077b2 <__i2b+0x1a>
 80077a6:	4b05      	ldr	r3, [pc, #20]	@ (80077bc <__i2b+0x24>)
 80077a8:	4805      	ldr	r0, [pc, #20]	@ (80077c0 <__i2b+0x28>)
 80077aa:	f240 1145 	movw	r1, #325	@ 0x145
 80077ae:	f000 fd0b 	bl	80081c8 <__assert_func>
 80077b2:	2301      	movs	r3, #1
 80077b4:	6144      	str	r4, [r0, #20]
 80077b6:	6103      	str	r3, [r0, #16]
 80077b8:	bd10      	pop	{r4, pc}
 80077ba:	bf00      	nop
 80077bc:	080085b4 	.word	0x080085b4
 80077c0:	080085c5 	.word	0x080085c5

080077c4 <__multiply>:
 80077c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077c8:	4617      	mov	r7, r2
 80077ca:	690a      	ldr	r2, [r1, #16]
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	429a      	cmp	r2, r3
 80077d0:	bfa8      	it	ge
 80077d2:	463b      	movge	r3, r7
 80077d4:	4689      	mov	r9, r1
 80077d6:	bfa4      	itt	ge
 80077d8:	460f      	movge	r7, r1
 80077da:	4699      	movge	r9, r3
 80077dc:	693d      	ldr	r5, [r7, #16]
 80077de:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	6879      	ldr	r1, [r7, #4]
 80077e6:	eb05 060a 	add.w	r6, r5, sl
 80077ea:	42b3      	cmp	r3, r6
 80077ec:	b085      	sub	sp, #20
 80077ee:	bfb8      	it	lt
 80077f0:	3101      	addlt	r1, #1
 80077f2:	f7ff fedd 	bl	80075b0 <_Balloc>
 80077f6:	b930      	cbnz	r0, 8007806 <__multiply+0x42>
 80077f8:	4602      	mov	r2, r0
 80077fa:	4b41      	ldr	r3, [pc, #260]	@ (8007900 <__multiply+0x13c>)
 80077fc:	4841      	ldr	r0, [pc, #260]	@ (8007904 <__multiply+0x140>)
 80077fe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007802:	f000 fce1 	bl	80081c8 <__assert_func>
 8007806:	f100 0414 	add.w	r4, r0, #20
 800780a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800780e:	4623      	mov	r3, r4
 8007810:	2200      	movs	r2, #0
 8007812:	4573      	cmp	r3, lr
 8007814:	d320      	bcc.n	8007858 <__multiply+0x94>
 8007816:	f107 0814 	add.w	r8, r7, #20
 800781a:	f109 0114 	add.w	r1, r9, #20
 800781e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007822:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007826:	9302      	str	r3, [sp, #8]
 8007828:	1beb      	subs	r3, r5, r7
 800782a:	3b15      	subs	r3, #21
 800782c:	f023 0303 	bic.w	r3, r3, #3
 8007830:	3304      	adds	r3, #4
 8007832:	3715      	adds	r7, #21
 8007834:	42bd      	cmp	r5, r7
 8007836:	bf38      	it	cc
 8007838:	2304      	movcc	r3, #4
 800783a:	9301      	str	r3, [sp, #4]
 800783c:	9b02      	ldr	r3, [sp, #8]
 800783e:	9103      	str	r1, [sp, #12]
 8007840:	428b      	cmp	r3, r1
 8007842:	d80c      	bhi.n	800785e <__multiply+0x9a>
 8007844:	2e00      	cmp	r6, #0
 8007846:	dd03      	ble.n	8007850 <__multiply+0x8c>
 8007848:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800784c:	2b00      	cmp	r3, #0
 800784e:	d055      	beq.n	80078fc <__multiply+0x138>
 8007850:	6106      	str	r6, [r0, #16]
 8007852:	b005      	add	sp, #20
 8007854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007858:	f843 2b04 	str.w	r2, [r3], #4
 800785c:	e7d9      	b.n	8007812 <__multiply+0x4e>
 800785e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007862:	f1ba 0f00 	cmp.w	sl, #0
 8007866:	d01f      	beq.n	80078a8 <__multiply+0xe4>
 8007868:	46c4      	mov	ip, r8
 800786a:	46a1      	mov	r9, r4
 800786c:	2700      	movs	r7, #0
 800786e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007872:	f8d9 3000 	ldr.w	r3, [r9]
 8007876:	fa1f fb82 	uxth.w	fp, r2
 800787a:	b29b      	uxth	r3, r3
 800787c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007880:	443b      	add	r3, r7
 8007882:	f8d9 7000 	ldr.w	r7, [r9]
 8007886:	0c12      	lsrs	r2, r2, #16
 8007888:	0c3f      	lsrs	r7, r7, #16
 800788a:	fb0a 7202 	mla	r2, sl, r2, r7
 800788e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007892:	b29b      	uxth	r3, r3
 8007894:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007898:	4565      	cmp	r5, ip
 800789a:	f849 3b04 	str.w	r3, [r9], #4
 800789e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80078a2:	d8e4      	bhi.n	800786e <__multiply+0xaa>
 80078a4:	9b01      	ldr	r3, [sp, #4]
 80078a6:	50e7      	str	r7, [r4, r3]
 80078a8:	9b03      	ldr	r3, [sp, #12]
 80078aa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80078ae:	3104      	adds	r1, #4
 80078b0:	f1b9 0f00 	cmp.w	r9, #0
 80078b4:	d020      	beq.n	80078f8 <__multiply+0x134>
 80078b6:	6823      	ldr	r3, [r4, #0]
 80078b8:	4647      	mov	r7, r8
 80078ba:	46a4      	mov	ip, r4
 80078bc:	f04f 0a00 	mov.w	sl, #0
 80078c0:	f8b7 b000 	ldrh.w	fp, [r7]
 80078c4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80078c8:	fb09 220b 	mla	r2, r9, fp, r2
 80078cc:	4452      	add	r2, sl
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078d4:	f84c 3b04 	str.w	r3, [ip], #4
 80078d8:	f857 3b04 	ldr.w	r3, [r7], #4
 80078dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078e0:	f8bc 3000 	ldrh.w	r3, [ip]
 80078e4:	fb09 330a 	mla	r3, r9, sl, r3
 80078e8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80078ec:	42bd      	cmp	r5, r7
 80078ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80078f2:	d8e5      	bhi.n	80078c0 <__multiply+0xfc>
 80078f4:	9a01      	ldr	r2, [sp, #4]
 80078f6:	50a3      	str	r3, [r4, r2]
 80078f8:	3404      	adds	r4, #4
 80078fa:	e79f      	b.n	800783c <__multiply+0x78>
 80078fc:	3e01      	subs	r6, #1
 80078fe:	e7a1      	b.n	8007844 <__multiply+0x80>
 8007900:	080085b4 	.word	0x080085b4
 8007904:	080085c5 	.word	0x080085c5

08007908 <__pow5mult>:
 8007908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800790c:	4615      	mov	r5, r2
 800790e:	f012 0203 	ands.w	r2, r2, #3
 8007912:	4607      	mov	r7, r0
 8007914:	460e      	mov	r6, r1
 8007916:	d007      	beq.n	8007928 <__pow5mult+0x20>
 8007918:	4c25      	ldr	r4, [pc, #148]	@ (80079b0 <__pow5mult+0xa8>)
 800791a:	3a01      	subs	r2, #1
 800791c:	2300      	movs	r3, #0
 800791e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007922:	f7ff fea7 	bl	8007674 <__multadd>
 8007926:	4606      	mov	r6, r0
 8007928:	10ad      	asrs	r5, r5, #2
 800792a:	d03d      	beq.n	80079a8 <__pow5mult+0xa0>
 800792c:	69fc      	ldr	r4, [r7, #28]
 800792e:	b97c      	cbnz	r4, 8007950 <__pow5mult+0x48>
 8007930:	2010      	movs	r0, #16
 8007932:	f7ff fd87 	bl	8007444 <malloc>
 8007936:	4602      	mov	r2, r0
 8007938:	61f8      	str	r0, [r7, #28]
 800793a:	b928      	cbnz	r0, 8007948 <__pow5mult+0x40>
 800793c:	4b1d      	ldr	r3, [pc, #116]	@ (80079b4 <__pow5mult+0xac>)
 800793e:	481e      	ldr	r0, [pc, #120]	@ (80079b8 <__pow5mult+0xb0>)
 8007940:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007944:	f000 fc40 	bl	80081c8 <__assert_func>
 8007948:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800794c:	6004      	str	r4, [r0, #0]
 800794e:	60c4      	str	r4, [r0, #12]
 8007950:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007954:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007958:	b94c      	cbnz	r4, 800796e <__pow5mult+0x66>
 800795a:	f240 2171 	movw	r1, #625	@ 0x271
 800795e:	4638      	mov	r0, r7
 8007960:	f7ff ff1a 	bl	8007798 <__i2b>
 8007964:	2300      	movs	r3, #0
 8007966:	f8c8 0008 	str.w	r0, [r8, #8]
 800796a:	4604      	mov	r4, r0
 800796c:	6003      	str	r3, [r0, #0]
 800796e:	f04f 0900 	mov.w	r9, #0
 8007972:	07eb      	lsls	r3, r5, #31
 8007974:	d50a      	bpl.n	800798c <__pow5mult+0x84>
 8007976:	4631      	mov	r1, r6
 8007978:	4622      	mov	r2, r4
 800797a:	4638      	mov	r0, r7
 800797c:	f7ff ff22 	bl	80077c4 <__multiply>
 8007980:	4631      	mov	r1, r6
 8007982:	4680      	mov	r8, r0
 8007984:	4638      	mov	r0, r7
 8007986:	f7ff fe53 	bl	8007630 <_Bfree>
 800798a:	4646      	mov	r6, r8
 800798c:	106d      	asrs	r5, r5, #1
 800798e:	d00b      	beq.n	80079a8 <__pow5mult+0xa0>
 8007990:	6820      	ldr	r0, [r4, #0]
 8007992:	b938      	cbnz	r0, 80079a4 <__pow5mult+0x9c>
 8007994:	4622      	mov	r2, r4
 8007996:	4621      	mov	r1, r4
 8007998:	4638      	mov	r0, r7
 800799a:	f7ff ff13 	bl	80077c4 <__multiply>
 800799e:	6020      	str	r0, [r4, #0]
 80079a0:	f8c0 9000 	str.w	r9, [r0]
 80079a4:	4604      	mov	r4, r0
 80079a6:	e7e4      	b.n	8007972 <__pow5mult+0x6a>
 80079a8:	4630      	mov	r0, r6
 80079aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ae:	bf00      	nop
 80079b0:	08008678 	.word	0x08008678
 80079b4:	08008545 	.word	0x08008545
 80079b8:	080085c5 	.word	0x080085c5

080079bc <__lshift>:
 80079bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079c0:	460c      	mov	r4, r1
 80079c2:	6849      	ldr	r1, [r1, #4]
 80079c4:	6923      	ldr	r3, [r4, #16]
 80079c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80079ca:	68a3      	ldr	r3, [r4, #8]
 80079cc:	4607      	mov	r7, r0
 80079ce:	4691      	mov	r9, r2
 80079d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80079d4:	f108 0601 	add.w	r6, r8, #1
 80079d8:	42b3      	cmp	r3, r6
 80079da:	db0b      	blt.n	80079f4 <__lshift+0x38>
 80079dc:	4638      	mov	r0, r7
 80079de:	f7ff fde7 	bl	80075b0 <_Balloc>
 80079e2:	4605      	mov	r5, r0
 80079e4:	b948      	cbnz	r0, 80079fa <__lshift+0x3e>
 80079e6:	4602      	mov	r2, r0
 80079e8:	4b28      	ldr	r3, [pc, #160]	@ (8007a8c <__lshift+0xd0>)
 80079ea:	4829      	ldr	r0, [pc, #164]	@ (8007a90 <__lshift+0xd4>)
 80079ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80079f0:	f000 fbea 	bl	80081c8 <__assert_func>
 80079f4:	3101      	adds	r1, #1
 80079f6:	005b      	lsls	r3, r3, #1
 80079f8:	e7ee      	b.n	80079d8 <__lshift+0x1c>
 80079fa:	2300      	movs	r3, #0
 80079fc:	f100 0114 	add.w	r1, r0, #20
 8007a00:	f100 0210 	add.w	r2, r0, #16
 8007a04:	4618      	mov	r0, r3
 8007a06:	4553      	cmp	r3, sl
 8007a08:	db33      	blt.n	8007a72 <__lshift+0xb6>
 8007a0a:	6920      	ldr	r0, [r4, #16]
 8007a0c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a10:	f104 0314 	add.w	r3, r4, #20
 8007a14:	f019 091f 	ands.w	r9, r9, #31
 8007a18:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a1c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a20:	d02b      	beq.n	8007a7a <__lshift+0xbe>
 8007a22:	f1c9 0e20 	rsb	lr, r9, #32
 8007a26:	468a      	mov	sl, r1
 8007a28:	2200      	movs	r2, #0
 8007a2a:	6818      	ldr	r0, [r3, #0]
 8007a2c:	fa00 f009 	lsl.w	r0, r0, r9
 8007a30:	4310      	orrs	r0, r2
 8007a32:	f84a 0b04 	str.w	r0, [sl], #4
 8007a36:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a3a:	459c      	cmp	ip, r3
 8007a3c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007a40:	d8f3      	bhi.n	8007a2a <__lshift+0x6e>
 8007a42:	ebac 0304 	sub.w	r3, ip, r4
 8007a46:	3b15      	subs	r3, #21
 8007a48:	f023 0303 	bic.w	r3, r3, #3
 8007a4c:	3304      	adds	r3, #4
 8007a4e:	f104 0015 	add.w	r0, r4, #21
 8007a52:	4560      	cmp	r0, ip
 8007a54:	bf88      	it	hi
 8007a56:	2304      	movhi	r3, #4
 8007a58:	50ca      	str	r2, [r1, r3]
 8007a5a:	b10a      	cbz	r2, 8007a60 <__lshift+0xa4>
 8007a5c:	f108 0602 	add.w	r6, r8, #2
 8007a60:	3e01      	subs	r6, #1
 8007a62:	4638      	mov	r0, r7
 8007a64:	612e      	str	r6, [r5, #16]
 8007a66:	4621      	mov	r1, r4
 8007a68:	f7ff fde2 	bl	8007630 <_Bfree>
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a72:	f842 0f04 	str.w	r0, [r2, #4]!
 8007a76:	3301      	adds	r3, #1
 8007a78:	e7c5      	b.n	8007a06 <__lshift+0x4a>
 8007a7a:	3904      	subs	r1, #4
 8007a7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a80:	f841 2f04 	str.w	r2, [r1, #4]!
 8007a84:	459c      	cmp	ip, r3
 8007a86:	d8f9      	bhi.n	8007a7c <__lshift+0xc0>
 8007a88:	e7ea      	b.n	8007a60 <__lshift+0xa4>
 8007a8a:	bf00      	nop
 8007a8c:	080085b4 	.word	0x080085b4
 8007a90:	080085c5 	.word	0x080085c5

08007a94 <__mcmp>:
 8007a94:	690a      	ldr	r2, [r1, #16]
 8007a96:	4603      	mov	r3, r0
 8007a98:	6900      	ldr	r0, [r0, #16]
 8007a9a:	1a80      	subs	r0, r0, r2
 8007a9c:	b530      	push	{r4, r5, lr}
 8007a9e:	d10e      	bne.n	8007abe <__mcmp+0x2a>
 8007aa0:	3314      	adds	r3, #20
 8007aa2:	3114      	adds	r1, #20
 8007aa4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007aa8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007aac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ab0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ab4:	4295      	cmp	r5, r2
 8007ab6:	d003      	beq.n	8007ac0 <__mcmp+0x2c>
 8007ab8:	d205      	bcs.n	8007ac6 <__mcmp+0x32>
 8007aba:	f04f 30ff 	mov.w	r0, #4294967295
 8007abe:	bd30      	pop	{r4, r5, pc}
 8007ac0:	42a3      	cmp	r3, r4
 8007ac2:	d3f3      	bcc.n	8007aac <__mcmp+0x18>
 8007ac4:	e7fb      	b.n	8007abe <__mcmp+0x2a>
 8007ac6:	2001      	movs	r0, #1
 8007ac8:	e7f9      	b.n	8007abe <__mcmp+0x2a>
	...

08007acc <__mdiff>:
 8007acc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ad0:	4689      	mov	r9, r1
 8007ad2:	4606      	mov	r6, r0
 8007ad4:	4611      	mov	r1, r2
 8007ad6:	4648      	mov	r0, r9
 8007ad8:	4614      	mov	r4, r2
 8007ada:	f7ff ffdb 	bl	8007a94 <__mcmp>
 8007ade:	1e05      	subs	r5, r0, #0
 8007ae0:	d112      	bne.n	8007b08 <__mdiff+0x3c>
 8007ae2:	4629      	mov	r1, r5
 8007ae4:	4630      	mov	r0, r6
 8007ae6:	f7ff fd63 	bl	80075b0 <_Balloc>
 8007aea:	4602      	mov	r2, r0
 8007aec:	b928      	cbnz	r0, 8007afa <__mdiff+0x2e>
 8007aee:	4b3f      	ldr	r3, [pc, #252]	@ (8007bec <__mdiff+0x120>)
 8007af0:	f240 2137 	movw	r1, #567	@ 0x237
 8007af4:	483e      	ldr	r0, [pc, #248]	@ (8007bf0 <__mdiff+0x124>)
 8007af6:	f000 fb67 	bl	80081c8 <__assert_func>
 8007afa:	2301      	movs	r3, #1
 8007afc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b00:	4610      	mov	r0, r2
 8007b02:	b003      	add	sp, #12
 8007b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b08:	bfbc      	itt	lt
 8007b0a:	464b      	movlt	r3, r9
 8007b0c:	46a1      	movlt	r9, r4
 8007b0e:	4630      	mov	r0, r6
 8007b10:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007b14:	bfba      	itte	lt
 8007b16:	461c      	movlt	r4, r3
 8007b18:	2501      	movlt	r5, #1
 8007b1a:	2500      	movge	r5, #0
 8007b1c:	f7ff fd48 	bl	80075b0 <_Balloc>
 8007b20:	4602      	mov	r2, r0
 8007b22:	b918      	cbnz	r0, 8007b2c <__mdiff+0x60>
 8007b24:	4b31      	ldr	r3, [pc, #196]	@ (8007bec <__mdiff+0x120>)
 8007b26:	f240 2145 	movw	r1, #581	@ 0x245
 8007b2a:	e7e3      	b.n	8007af4 <__mdiff+0x28>
 8007b2c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007b30:	6926      	ldr	r6, [r4, #16]
 8007b32:	60c5      	str	r5, [r0, #12]
 8007b34:	f109 0310 	add.w	r3, r9, #16
 8007b38:	f109 0514 	add.w	r5, r9, #20
 8007b3c:	f104 0e14 	add.w	lr, r4, #20
 8007b40:	f100 0b14 	add.w	fp, r0, #20
 8007b44:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007b48:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007b4c:	9301      	str	r3, [sp, #4]
 8007b4e:	46d9      	mov	r9, fp
 8007b50:	f04f 0c00 	mov.w	ip, #0
 8007b54:	9b01      	ldr	r3, [sp, #4]
 8007b56:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007b5a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007b5e:	9301      	str	r3, [sp, #4]
 8007b60:	fa1f f38a 	uxth.w	r3, sl
 8007b64:	4619      	mov	r1, r3
 8007b66:	b283      	uxth	r3, r0
 8007b68:	1acb      	subs	r3, r1, r3
 8007b6a:	0c00      	lsrs	r0, r0, #16
 8007b6c:	4463      	add	r3, ip
 8007b6e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007b72:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007b76:	b29b      	uxth	r3, r3
 8007b78:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007b7c:	4576      	cmp	r6, lr
 8007b7e:	f849 3b04 	str.w	r3, [r9], #4
 8007b82:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007b86:	d8e5      	bhi.n	8007b54 <__mdiff+0x88>
 8007b88:	1b33      	subs	r3, r6, r4
 8007b8a:	3b15      	subs	r3, #21
 8007b8c:	f023 0303 	bic.w	r3, r3, #3
 8007b90:	3415      	adds	r4, #21
 8007b92:	3304      	adds	r3, #4
 8007b94:	42a6      	cmp	r6, r4
 8007b96:	bf38      	it	cc
 8007b98:	2304      	movcc	r3, #4
 8007b9a:	441d      	add	r5, r3
 8007b9c:	445b      	add	r3, fp
 8007b9e:	461e      	mov	r6, r3
 8007ba0:	462c      	mov	r4, r5
 8007ba2:	4544      	cmp	r4, r8
 8007ba4:	d30e      	bcc.n	8007bc4 <__mdiff+0xf8>
 8007ba6:	f108 0103 	add.w	r1, r8, #3
 8007baa:	1b49      	subs	r1, r1, r5
 8007bac:	f021 0103 	bic.w	r1, r1, #3
 8007bb0:	3d03      	subs	r5, #3
 8007bb2:	45a8      	cmp	r8, r5
 8007bb4:	bf38      	it	cc
 8007bb6:	2100      	movcc	r1, #0
 8007bb8:	440b      	add	r3, r1
 8007bba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007bbe:	b191      	cbz	r1, 8007be6 <__mdiff+0x11a>
 8007bc0:	6117      	str	r7, [r2, #16]
 8007bc2:	e79d      	b.n	8007b00 <__mdiff+0x34>
 8007bc4:	f854 1b04 	ldr.w	r1, [r4], #4
 8007bc8:	46e6      	mov	lr, ip
 8007bca:	0c08      	lsrs	r0, r1, #16
 8007bcc:	fa1c fc81 	uxtah	ip, ip, r1
 8007bd0:	4471      	add	r1, lr
 8007bd2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007bd6:	b289      	uxth	r1, r1
 8007bd8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007bdc:	f846 1b04 	str.w	r1, [r6], #4
 8007be0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007be4:	e7dd      	b.n	8007ba2 <__mdiff+0xd6>
 8007be6:	3f01      	subs	r7, #1
 8007be8:	e7e7      	b.n	8007bba <__mdiff+0xee>
 8007bea:	bf00      	nop
 8007bec:	080085b4 	.word	0x080085b4
 8007bf0:	080085c5 	.word	0x080085c5

08007bf4 <__d2b>:
 8007bf4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007bf8:	460f      	mov	r7, r1
 8007bfa:	2101      	movs	r1, #1
 8007bfc:	ec59 8b10 	vmov	r8, r9, d0
 8007c00:	4616      	mov	r6, r2
 8007c02:	f7ff fcd5 	bl	80075b0 <_Balloc>
 8007c06:	4604      	mov	r4, r0
 8007c08:	b930      	cbnz	r0, 8007c18 <__d2b+0x24>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	4b23      	ldr	r3, [pc, #140]	@ (8007c9c <__d2b+0xa8>)
 8007c0e:	4824      	ldr	r0, [pc, #144]	@ (8007ca0 <__d2b+0xac>)
 8007c10:	f240 310f 	movw	r1, #783	@ 0x30f
 8007c14:	f000 fad8 	bl	80081c8 <__assert_func>
 8007c18:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007c1c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c20:	b10d      	cbz	r5, 8007c26 <__d2b+0x32>
 8007c22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007c26:	9301      	str	r3, [sp, #4]
 8007c28:	f1b8 0300 	subs.w	r3, r8, #0
 8007c2c:	d023      	beq.n	8007c76 <__d2b+0x82>
 8007c2e:	4668      	mov	r0, sp
 8007c30:	9300      	str	r3, [sp, #0]
 8007c32:	f7ff fd84 	bl	800773e <__lo0bits>
 8007c36:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007c3a:	b1d0      	cbz	r0, 8007c72 <__d2b+0x7e>
 8007c3c:	f1c0 0320 	rsb	r3, r0, #32
 8007c40:	fa02 f303 	lsl.w	r3, r2, r3
 8007c44:	430b      	orrs	r3, r1
 8007c46:	40c2      	lsrs	r2, r0
 8007c48:	6163      	str	r3, [r4, #20]
 8007c4a:	9201      	str	r2, [sp, #4]
 8007c4c:	9b01      	ldr	r3, [sp, #4]
 8007c4e:	61a3      	str	r3, [r4, #24]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	bf0c      	ite	eq
 8007c54:	2201      	moveq	r2, #1
 8007c56:	2202      	movne	r2, #2
 8007c58:	6122      	str	r2, [r4, #16]
 8007c5a:	b1a5      	cbz	r5, 8007c86 <__d2b+0x92>
 8007c5c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007c60:	4405      	add	r5, r0
 8007c62:	603d      	str	r5, [r7, #0]
 8007c64:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007c68:	6030      	str	r0, [r6, #0]
 8007c6a:	4620      	mov	r0, r4
 8007c6c:	b003      	add	sp, #12
 8007c6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c72:	6161      	str	r1, [r4, #20]
 8007c74:	e7ea      	b.n	8007c4c <__d2b+0x58>
 8007c76:	a801      	add	r0, sp, #4
 8007c78:	f7ff fd61 	bl	800773e <__lo0bits>
 8007c7c:	9b01      	ldr	r3, [sp, #4]
 8007c7e:	6163      	str	r3, [r4, #20]
 8007c80:	3020      	adds	r0, #32
 8007c82:	2201      	movs	r2, #1
 8007c84:	e7e8      	b.n	8007c58 <__d2b+0x64>
 8007c86:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007c8a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007c8e:	6038      	str	r0, [r7, #0]
 8007c90:	6918      	ldr	r0, [r3, #16]
 8007c92:	f7ff fd35 	bl	8007700 <__hi0bits>
 8007c96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007c9a:	e7e5      	b.n	8007c68 <__d2b+0x74>
 8007c9c:	080085b4 	.word	0x080085b4
 8007ca0:	080085c5 	.word	0x080085c5

08007ca4 <__sfputc_r>:
 8007ca4:	6893      	ldr	r3, [r2, #8]
 8007ca6:	3b01      	subs	r3, #1
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	b410      	push	{r4}
 8007cac:	6093      	str	r3, [r2, #8]
 8007cae:	da08      	bge.n	8007cc2 <__sfputc_r+0x1e>
 8007cb0:	6994      	ldr	r4, [r2, #24]
 8007cb2:	42a3      	cmp	r3, r4
 8007cb4:	db01      	blt.n	8007cba <__sfputc_r+0x16>
 8007cb6:	290a      	cmp	r1, #10
 8007cb8:	d103      	bne.n	8007cc2 <__sfputc_r+0x1e>
 8007cba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cbe:	f000 b9df 	b.w	8008080 <__swbuf_r>
 8007cc2:	6813      	ldr	r3, [r2, #0]
 8007cc4:	1c58      	adds	r0, r3, #1
 8007cc6:	6010      	str	r0, [r2, #0]
 8007cc8:	7019      	strb	r1, [r3, #0]
 8007cca:	4608      	mov	r0, r1
 8007ccc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cd0:	4770      	bx	lr

08007cd2 <__sfputs_r>:
 8007cd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cd4:	4606      	mov	r6, r0
 8007cd6:	460f      	mov	r7, r1
 8007cd8:	4614      	mov	r4, r2
 8007cda:	18d5      	adds	r5, r2, r3
 8007cdc:	42ac      	cmp	r4, r5
 8007cde:	d101      	bne.n	8007ce4 <__sfputs_r+0x12>
 8007ce0:	2000      	movs	r0, #0
 8007ce2:	e007      	b.n	8007cf4 <__sfputs_r+0x22>
 8007ce4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ce8:	463a      	mov	r2, r7
 8007cea:	4630      	mov	r0, r6
 8007cec:	f7ff ffda 	bl	8007ca4 <__sfputc_r>
 8007cf0:	1c43      	adds	r3, r0, #1
 8007cf2:	d1f3      	bne.n	8007cdc <__sfputs_r+0xa>
 8007cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007cf8 <_vfiprintf_r>:
 8007cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cfc:	460d      	mov	r5, r1
 8007cfe:	b09d      	sub	sp, #116	@ 0x74
 8007d00:	4614      	mov	r4, r2
 8007d02:	4698      	mov	r8, r3
 8007d04:	4606      	mov	r6, r0
 8007d06:	b118      	cbz	r0, 8007d10 <_vfiprintf_r+0x18>
 8007d08:	6a03      	ldr	r3, [r0, #32]
 8007d0a:	b90b      	cbnz	r3, 8007d10 <_vfiprintf_r+0x18>
 8007d0c:	f7fe fbde 	bl	80064cc <__sinit>
 8007d10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d12:	07d9      	lsls	r1, r3, #31
 8007d14:	d405      	bmi.n	8007d22 <_vfiprintf_r+0x2a>
 8007d16:	89ab      	ldrh	r3, [r5, #12]
 8007d18:	059a      	lsls	r2, r3, #22
 8007d1a:	d402      	bmi.n	8007d22 <_vfiprintf_r+0x2a>
 8007d1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d1e:	f7fe fcde 	bl	80066de <__retarget_lock_acquire_recursive>
 8007d22:	89ab      	ldrh	r3, [r5, #12]
 8007d24:	071b      	lsls	r3, r3, #28
 8007d26:	d501      	bpl.n	8007d2c <_vfiprintf_r+0x34>
 8007d28:	692b      	ldr	r3, [r5, #16]
 8007d2a:	b99b      	cbnz	r3, 8007d54 <_vfiprintf_r+0x5c>
 8007d2c:	4629      	mov	r1, r5
 8007d2e:	4630      	mov	r0, r6
 8007d30:	f000 f9e4 	bl	80080fc <__swsetup_r>
 8007d34:	b170      	cbz	r0, 8007d54 <_vfiprintf_r+0x5c>
 8007d36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d38:	07dc      	lsls	r4, r3, #31
 8007d3a:	d504      	bpl.n	8007d46 <_vfiprintf_r+0x4e>
 8007d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d40:	b01d      	add	sp, #116	@ 0x74
 8007d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d46:	89ab      	ldrh	r3, [r5, #12]
 8007d48:	0598      	lsls	r0, r3, #22
 8007d4a:	d4f7      	bmi.n	8007d3c <_vfiprintf_r+0x44>
 8007d4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d4e:	f7fe fcc7 	bl	80066e0 <__retarget_lock_release_recursive>
 8007d52:	e7f3      	b.n	8007d3c <_vfiprintf_r+0x44>
 8007d54:	2300      	movs	r3, #0
 8007d56:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d58:	2320      	movs	r3, #32
 8007d5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d62:	2330      	movs	r3, #48	@ 0x30
 8007d64:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007f14 <_vfiprintf_r+0x21c>
 8007d68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d6c:	f04f 0901 	mov.w	r9, #1
 8007d70:	4623      	mov	r3, r4
 8007d72:	469a      	mov	sl, r3
 8007d74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d78:	b10a      	cbz	r2, 8007d7e <_vfiprintf_r+0x86>
 8007d7a:	2a25      	cmp	r2, #37	@ 0x25
 8007d7c:	d1f9      	bne.n	8007d72 <_vfiprintf_r+0x7a>
 8007d7e:	ebba 0b04 	subs.w	fp, sl, r4
 8007d82:	d00b      	beq.n	8007d9c <_vfiprintf_r+0xa4>
 8007d84:	465b      	mov	r3, fp
 8007d86:	4622      	mov	r2, r4
 8007d88:	4629      	mov	r1, r5
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	f7ff ffa1 	bl	8007cd2 <__sfputs_r>
 8007d90:	3001      	adds	r0, #1
 8007d92:	f000 80a7 	beq.w	8007ee4 <_vfiprintf_r+0x1ec>
 8007d96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d98:	445a      	add	r2, fp
 8007d9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d9c:	f89a 3000 	ldrb.w	r3, [sl]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	f000 809f 	beq.w	8007ee4 <_vfiprintf_r+0x1ec>
 8007da6:	2300      	movs	r3, #0
 8007da8:	f04f 32ff 	mov.w	r2, #4294967295
 8007dac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007db0:	f10a 0a01 	add.w	sl, sl, #1
 8007db4:	9304      	str	r3, [sp, #16]
 8007db6:	9307      	str	r3, [sp, #28]
 8007db8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007dbc:	931a      	str	r3, [sp, #104]	@ 0x68
 8007dbe:	4654      	mov	r4, sl
 8007dc0:	2205      	movs	r2, #5
 8007dc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dc6:	4853      	ldr	r0, [pc, #332]	@ (8007f14 <_vfiprintf_r+0x21c>)
 8007dc8:	f7f8 fa22 	bl	8000210 <memchr>
 8007dcc:	9a04      	ldr	r2, [sp, #16]
 8007dce:	b9d8      	cbnz	r0, 8007e08 <_vfiprintf_r+0x110>
 8007dd0:	06d1      	lsls	r1, r2, #27
 8007dd2:	bf44      	itt	mi
 8007dd4:	2320      	movmi	r3, #32
 8007dd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dda:	0713      	lsls	r3, r2, #28
 8007ddc:	bf44      	itt	mi
 8007dde:	232b      	movmi	r3, #43	@ 0x2b
 8007de0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007de4:	f89a 3000 	ldrb.w	r3, [sl]
 8007de8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007dea:	d015      	beq.n	8007e18 <_vfiprintf_r+0x120>
 8007dec:	9a07      	ldr	r2, [sp, #28]
 8007dee:	4654      	mov	r4, sl
 8007df0:	2000      	movs	r0, #0
 8007df2:	f04f 0c0a 	mov.w	ip, #10
 8007df6:	4621      	mov	r1, r4
 8007df8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007dfc:	3b30      	subs	r3, #48	@ 0x30
 8007dfe:	2b09      	cmp	r3, #9
 8007e00:	d94b      	bls.n	8007e9a <_vfiprintf_r+0x1a2>
 8007e02:	b1b0      	cbz	r0, 8007e32 <_vfiprintf_r+0x13a>
 8007e04:	9207      	str	r2, [sp, #28]
 8007e06:	e014      	b.n	8007e32 <_vfiprintf_r+0x13a>
 8007e08:	eba0 0308 	sub.w	r3, r0, r8
 8007e0c:	fa09 f303 	lsl.w	r3, r9, r3
 8007e10:	4313      	orrs	r3, r2
 8007e12:	9304      	str	r3, [sp, #16]
 8007e14:	46a2      	mov	sl, r4
 8007e16:	e7d2      	b.n	8007dbe <_vfiprintf_r+0xc6>
 8007e18:	9b03      	ldr	r3, [sp, #12]
 8007e1a:	1d19      	adds	r1, r3, #4
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	9103      	str	r1, [sp, #12]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	bfbb      	ittet	lt
 8007e24:	425b      	neglt	r3, r3
 8007e26:	f042 0202 	orrlt.w	r2, r2, #2
 8007e2a:	9307      	strge	r3, [sp, #28]
 8007e2c:	9307      	strlt	r3, [sp, #28]
 8007e2e:	bfb8      	it	lt
 8007e30:	9204      	strlt	r2, [sp, #16]
 8007e32:	7823      	ldrb	r3, [r4, #0]
 8007e34:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e36:	d10a      	bne.n	8007e4e <_vfiprintf_r+0x156>
 8007e38:	7863      	ldrb	r3, [r4, #1]
 8007e3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e3c:	d132      	bne.n	8007ea4 <_vfiprintf_r+0x1ac>
 8007e3e:	9b03      	ldr	r3, [sp, #12]
 8007e40:	1d1a      	adds	r2, r3, #4
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	9203      	str	r2, [sp, #12]
 8007e46:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e4a:	3402      	adds	r4, #2
 8007e4c:	9305      	str	r3, [sp, #20]
 8007e4e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007f24 <_vfiprintf_r+0x22c>
 8007e52:	7821      	ldrb	r1, [r4, #0]
 8007e54:	2203      	movs	r2, #3
 8007e56:	4650      	mov	r0, sl
 8007e58:	f7f8 f9da 	bl	8000210 <memchr>
 8007e5c:	b138      	cbz	r0, 8007e6e <_vfiprintf_r+0x176>
 8007e5e:	9b04      	ldr	r3, [sp, #16]
 8007e60:	eba0 000a 	sub.w	r0, r0, sl
 8007e64:	2240      	movs	r2, #64	@ 0x40
 8007e66:	4082      	lsls	r2, r0
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	3401      	adds	r4, #1
 8007e6c:	9304      	str	r3, [sp, #16]
 8007e6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e72:	4829      	ldr	r0, [pc, #164]	@ (8007f18 <_vfiprintf_r+0x220>)
 8007e74:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e78:	2206      	movs	r2, #6
 8007e7a:	f7f8 f9c9 	bl	8000210 <memchr>
 8007e7e:	2800      	cmp	r0, #0
 8007e80:	d03f      	beq.n	8007f02 <_vfiprintf_r+0x20a>
 8007e82:	4b26      	ldr	r3, [pc, #152]	@ (8007f1c <_vfiprintf_r+0x224>)
 8007e84:	bb1b      	cbnz	r3, 8007ece <_vfiprintf_r+0x1d6>
 8007e86:	9b03      	ldr	r3, [sp, #12]
 8007e88:	3307      	adds	r3, #7
 8007e8a:	f023 0307 	bic.w	r3, r3, #7
 8007e8e:	3308      	adds	r3, #8
 8007e90:	9303      	str	r3, [sp, #12]
 8007e92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e94:	443b      	add	r3, r7
 8007e96:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e98:	e76a      	b.n	8007d70 <_vfiprintf_r+0x78>
 8007e9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e9e:	460c      	mov	r4, r1
 8007ea0:	2001      	movs	r0, #1
 8007ea2:	e7a8      	b.n	8007df6 <_vfiprintf_r+0xfe>
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	3401      	adds	r4, #1
 8007ea8:	9305      	str	r3, [sp, #20]
 8007eaa:	4619      	mov	r1, r3
 8007eac:	f04f 0c0a 	mov.w	ip, #10
 8007eb0:	4620      	mov	r0, r4
 8007eb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007eb6:	3a30      	subs	r2, #48	@ 0x30
 8007eb8:	2a09      	cmp	r2, #9
 8007eba:	d903      	bls.n	8007ec4 <_vfiprintf_r+0x1cc>
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d0c6      	beq.n	8007e4e <_vfiprintf_r+0x156>
 8007ec0:	9105      	str	r1, [sp, #20]
 8007ec2:	e7c4      	b.n	8007e4e <_vfiprintf_r+0x156>
 8007ec4:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ec8:	4604      	mov	r4, r0
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e7f0      	b.n	8007eb0 <_vfiprintf_r+0x1b8>
 8007ece:	ab03      	add	r3, sp, #12
 8007ed0:	9300      	str	r3, [sp, #0]
 8007ed2:	462a      	mov	r2, r5
 8007ed4:	4b12      	ldr	r3, [pc, #72]	@ (8007f20 <_vfiprintf_r+0x228>)
 8007ed6:	a904      	add	r1, sp, #16
 8007ed8:	4630      	mov	r0, r6
 8007eda:	f7fd feb5 	bl	8005c48 <_printf_float>
 8007ede:	4607      	mov	r7, r0
 8007ee0:	1c78      	adds	r0, r7, #1
 8007ee2:	d1d6      	bne.n	8007e92 <_vfiprintf_r+0x19a>
 8007ee4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ee6:	07d9      	lsls	r1, r3, #31
 8007ee8:	d405      	bmi.n	8007ef6 <_vfiprintf_r+0x1fe>
 8007eea:	89ab      	ldrh	r3, [r5, #12]
 8007eec:	059a      	lsls	r2, r3, #22
 8007eee:	d402      	bmi.n	8007ef6 <_vfiprintf_r+0x1fe>
 8007ef0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ef2:	f7fe fbf5 	bl	80066e0 <__retarget_lock_release_recursive>
 8007ef6:	89ab      	ldrh	r3, [r5, #12]
 8007ef8:	065b      	lsls	r3, r3, #25
 8007efa:	f53f af1f 	bmi.w	8007d3c <_vfiprintf_r+0x44>
 8007efe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f00:	e71e      	b.n	8007d40 <_vfiprintf_r+0x48>
 8007f02:	ab03      	add	r3, sp, #12
 8007f04:	9300      	str	r3, [sp, #0]
 8007f06:	462a      	mov	r2, r5
 8007f08:	4b05      	ldr	r3, [pc, #20]	@ (8007f20 <_vfiprintf_r+0x228>)
 8007f0a:	a904      	add	r1, sp, #16
 8007f0c:	4630      	mov	r0, r6
 8007f0e:	f7fe f933 	bl	8006178 <_printf_i>
 8007f12:	e7e4      	b.n	8007ede <_vfiprintf_r+0x1e6>
 8007f14:	0800861e 	.word	0x0800861e
 8007f18:	08008628 	.word	0x08008628
 8007f1c:	08005c49 	.word	0x08005c49
 8007f20:	08007cd3 	.word	0x08007cd3
 8007f24:	08008624 	.word	0x08008624

08007f28 <__sflush_r>:
 8007f28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f30:	0716      	lsls	r6, r2, #28
 8007f32:	4605      	mov	r5, r0
 8007f34:	460c      	mov	r4, r1
 8007f36:	d454      	bmi.n	8007fe2 <__sflush_r+0xba>
 8007f38:	684b      	ldr	r3, [r1, #4]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	dc02      	bgt.n	8007f44 <__sflush_r+0x1c>
 8007f3e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	dd48      	ble.n	8007fd6 <__sflush_r+0xae>
 8007f44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f46:	2e00      	cmp	r6, #0
 8007f48:	d045      	beq.n	8007fd6 <__sflush_r+0xae>
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f50:	682f      	ldr	r7, [r5, #0]
 8007f52:	6a21      	ldr	r1, [r4, #32]
 8007f54:	602b      	str	r3, [r5, #0]
 8007f56:	d030      	beq.n	8007fba <__sflush_r+0x92>
 8007f58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007f5a:	89a3      	ldrh	r3, [r4, #12]
 8007f5c:	0759      	lsls	r1, r3, #29
 8007f5e:	d505      	bpl.n	8007f6c <__sflush_r+0x44>
 8007f60:	6863      	ldr	r3, [r4, #4]
 8007f62:	1ad2      	subs	r2, r2, r3
 8007f64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007f66:	b10b      	cbz	r3, 8007f6c <__sflush_r+0x44>
 8007f68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007f6a:	1ad2      	subs	r2, r2, r3
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f70:	6a21      	ldr	r1, [r4, #32]
 8007f72:	4628      	mov	r0, r5
 8007f74:	47b0      	blx	r6
 8007f76:	1c43      	adds	r3, r0, #1
 8007f78:	89a3      	ldrh	r3, [r4, #12]
 8007f7a:	d106      	bne.n	8007f8a <__sflush_r+0x62>
 8007f7c:	6829      	ldr	r1, [r5, #0]
 8007f7e:	291d      	cmp	r1, #29
 8007f80:	d82b      	bhi.n	8007fda <__sflush_r+0xb2>
 8007f82:	4a2a      	ldr	r2, [pc, #168]	@ (800802c <__sflush_r+0x104>)
 8007f84:	40ca      	lsrs	r2, r1
 8007f86:	07d6      	lsls	r6, r2, #31
 8007f88:	d527      	bpl.n	8007fda <__sflush_r+0xb2>
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	6062      	str	r2, [r4, #4]
 8007f8e:	04d9      	lsls	r1, r3, #19
 8007f90:	6922      	ldr	r2, [r4, #16]
 8007f92:	6022      	str	r2, [r4, #0]
 8007f94:	d504      	bpl.n	8007fa0 <__sflush_r+0x78>
 8007f96:	1c42      	adds	r2, r0, #1
 8007f98:	d101      	bne.n	8007f9e <__sflush_r+0x76>
 8007f9a:	682b      	ldr	r3, [r5, #0]
 8007f9c:	b903      	cbnz	r3, 8007fa0 <__sflush_r+0x78>
 8007f9e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007fa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007fa2:	602f      	str	r7, [r5, #0]
 8007fa4:	b1b9      	cbz	r1, 8007fd6 <__sflush_r+0xae>
 8007fa6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007faa:	4299      	cmp	r1, r3
 8007fac:	d002      	beq.n	8007fb4 <__sflush_r+0x8c>
 8007fae:	4628      	mov	r0, r5
 8007fb0:	f7ff f9fe 	bl	80073b0 <_free_r>
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	6363      	str	r3, [r4, #52]	@ 0x34
 8007fb8:	e00d      	b.n	8007fd6 <__sflush_r+0xae>
 8007fba:	2301      	movs	r3, #1
 8007fbc:	4628      	mov	r0, r5
 8007fbe:	47b0      	blx	r6
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	1c50      	adds	r0, r2, #1
 8007fc4:	d1c9      	bne.n	8007f5a <__sflush_r+0x32>
 8007fc6:	682b      	ldr	r3, [r5, #0]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d0c6      	beq.n	8007f5a <__sflush_r+0x32>
 8007fcc:	2b1d      	cmp	r3, #29
 8007fce:	d001      	beq.n	8007fd4 <__sflush_r+0xac>
 8007fd0:	2b16      	cmp	r3, #22
 8007fd2:	d11e      	bne.n	8008012 <__sflush_r+0xea>
 8007fd4:	602f      	str	r7, [r5, #0]
 8007fd6:	2000      	movs	r0, #0
 8007fd8:	e022      	b.n	8008020 <__sflush_r+0xf8>
 8007fda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fde:	b21b      	sxth	r3, r3
 8007fe0:	e01b      	b.n	800801a <__sflush_r+0xf2>
 8007fe2:	690f      	ldr	r7, [r1, #16]
 8007fe4:	2f00      	cmp	r7, #0
 8007fe6:	d0f6      	beq.n	8007fd6 <__sflush_r+0xae>
 8007fe8:	0793      	lsls	r3, r2, #30
 8007fea:	680e      	ldr	r6, [r1, #0]
 8007fec:	bf08      	it	eq
 8007fee:	694b      	ldreq	r3, [r1, #20]
 8007ff0:	600f      	str	r7, [r1, #0]
 8007ff2:	bf18      	it	ne
 8007ff4:	2300      	movne	r3, #0
 8007ff6:	eba6 0807 	sub.w	r8, r6, r7
 8007ffa:	608b      	str	r3, [r1, #8]
 8007ffc:	f1b8 0f00 	cmp.w	r8, #0
 8008000:	dde9      	ble.n	8007fd6 <__sflush_r+0xae>
 8008002:	6a21      	ldr	r1, [r4, #32]
 8008004:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008006:	4643      	mov	r3, r8
 8008008:	463a      	mov	r2, r7
 800800a:	4628      	mov	r0, r5
 800800c:	47b0      	blx	r6
 800800e:	2800      	cmp	r0, #0
 8008010:	dc08      	bgt.n	8008024 <__sflush_r+0xfc>
 8008012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008016:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800801a:	81a3      	strh	r3, [r4, #12]
 800801c:	f04f 30ff 	mov.w	r0, #4294967295
 8008020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008024:	4407      	add	r7, r0
 8008026:	eba8 0800 	sub.w	r8, r8, r0
 800802a:	e7e7      	b.n	8007ffc <__sflush_r+0xd4>
 800802c:	20400001 	.word	0x20400001

08008030 <_fflush_r>:
 8008030:	b538      	push	{r3, r4, r5, lr}
 8008032:	690b      	ldr	r3, [r1, #16]
 8008034:	4605      	mov	r5, r0
 8008036:	460c      	mov	r4, r1
 8008038:	b913      	cbnz	r3, 8008040 <_fflush_r+0x10>
 800803a:	2500      	movs	r5, #0
 800803c:	4628      	mov	r0, r5
 800803e:	bd38      	pop	{r3, r4, r5, pc}
 8008040:	b118      	cbz	r0, 800804a <_fflush_r+0x1a>
 8008042:	6a03      	ldr	r3, [r0, #32]
 8008044:	b90b      	cbnz	r3, 800804a <_fflush_r+0x1a>
 8008046:	f7fe fa41 	bl	80064cc <__sinit>
 800804a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d0f3      	beq.n	800803a <_fflush_r+0xa>
 8008052:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008054:	07d0      	lsls	r0, r2, #31
 8008056:	d404      	bmi.n	8008062 <_fflush_r+0x32>
 8008058:	0599      	lsls	r1, r3, #22
 800805a:	d402      	bmi.n	8008062 <_fflush_r+0x32>
 800805c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800805e:	f7fe fb3e 	bl	80066de <__retarget_lock_acquire_recursive>
 8008062:	4628      	mov	r0, r5
 8008064:	4621      	mov	r1, r4
 8008066:	f7ff ff5f 	bl	8007f28 <__sflush_r>
 800806a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800806c:	07da      	lsls	r2, r3, #31
 800806e:	4605      	mov	r5, r0
 8008070:	d4e4      	bmi.n	800803c <_fflush_r+0xc>
 8008072:	89a3      	ldrh	r3, [r4, #12]
 8008074:	059b      	lsls	r3, r3, #22
 8008076:	d4e1      	bmi.n	800803c <_fflush_r+0xc>
 8008078:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800807a:	f7fe fb31 	bl	80066e0 <__retarget_lock_release_recursive>
 800807e:	e7dd      	b.n	800803c <_fflush_r+0xc>

08008080 <__swbuf_r>:
 8008080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008082:	460e      	mov	r6, r1
 8008084:	4614      	mov	r4, r2
 8008086:	4605      	mov	r5, r0
 8008088:	b118      	cbz	r0, 8008092 <__swbuf_r+0x12>
 800808a:	6a03      	ldr	r3, [r0, #32]
 800808c:	b90b      	cbnz	r3, 8008092 <__swbuf_r+0x12>
 800808e:	f7fe fa1d 	bl	80064cc <__sinit>
 8008092:	69a3      	ldr	r3, [r4, #24]
 8008094:	60a3      	str	r3, [r4, #8]
 8008096:	89a3      	ldrh	r3, [r4, #12]
 8008098:	071a      	lsls	r2, r3, #28
 800809a:	d501      	bpl.n	80080a0 <__swbuf_r+0x20>
 800809c:	6923      	ldr	r3, [r4, #16]
 800809e:	b943      	cbnz	r3, 80080b2 <__swbuf_r+0x32>
 80080a0:	4621      	mov	r1, r4
 80080a2:	4628      	mov	r0, r5
 80080a4:	f000 f82a 	bl	80080fc <__swsetup_r>
 80080a8:	b118      	cbz	r0, 80080b2 <__swbuf_r+0x32>
 80080aa:	f04f 37ff 	mov.w	r7, #4294967295
 80080ae:	4638      	mov	r0, r7
 80080b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080b2:	6823      	ldr	r3, [r4, #0]
 80080b4:	6922      	ldr	r2, [r4, #16]
 80080b6:	1a98      	subs	r0, r3, r2
 80080b8:	6963      	ldr	r3, [r4, #20]
 80080ba:	b2f6      	uxtb	r6, r6
 80080bc:	4283      	cmp	r3, r0
 80080be:	4637      	mov	r7, r6
 80080c0:	dc05      	bgt.n	80080ce <__swbuf_r+0x4e>
 80080c2:	4621      	mov	r1, r4
 80080c4:	4628      	mov	r0, r5
 80080c6:	f7ff ffb3 	bl	8008030 <_fflush_r>
 80080ca:	2800      	cmp	r0, #0
 80080cc:	d1ed      	bne.n	80080aa <__swbuf_r+0x2a>
 80080ce:	68a3      	ldr	r3, [r4, #8]
 80080d0:	3b01      	subs	r3, #1
 80080d2:	60a3      	str	r3, [r4, #8]
 80080d4:	6823      	ldr	r3, [r4, #0]
 80080d6:	1c5a      	adds	r2, r3, #1
 80080d8:	6022      	str	r2, [r4, #0]
 80080da:	701e      	strb	r6, [r3, #0]
 80080dc:	6962      	ldr	r2, [r4, #20]
 80080de:	1c43      	adds	r3, r0, #1
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d004      	beq.n	80080ee <__swbuf_r+0x6e>
 80080e4:	89a3      	ldrh	r3, [r4, #12]
 80080e6:	07db      	lsls	r3, r3, #31
 80080e8:	d5e1      	bpl.n	80080ae <__swbuf_r+0x2e>
 80080ea:	2e0a      	cmp	r6, #10
 80080ec:	d1df      	bne.n	80080ae <__swbuf_r+0x2e>
 80080ee:	4621      	mov	r1, r4
 80080f0:	4628      	mov	r0, r5
 80080f2:	f7ff ff9d 	bl	8008030 <_fflush_r>
 80080f6:	2800      	cmp	r0, #0
 80080f8:	d0d9      	beq.n	80080ae <__swbuf_r+0x2e>
 80080fa:	e7d6      	b.n	80080aa <__swbuf_r+0x2a>

080080fc <__swsetup_r>:
 80080fc:	b538      	push	{r3, r4, r5, lr}
 80080fe:	4b29      	ldr	r3, [pc, #164]	@ (80081a4 <__swsetup_r+0xa8>)
 8008100:	4605      	mov	r5, r0
 8008102:	6818      	ldr	r0, [r3, #0]
 8008104:	460c      	mov	r4, r1
 8008106:	b118      	cbz	r0, 8008110 <__swsetup_r+0x14>
 8008108:	6a03      	ldr	r3, [r0, #32]
 800810a:	b90b      	cbnz	r3, 8008110 <__swsetup_r+0x14>
 800810c:	f7fe f9de 	bl	80064cc <__sinit>
 8008110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008114:	0719      	lsls	r1, r3, #28
 8008116:	d422      	bmi.n	800815e <__swsetup_r+0x62>
 8008118:	06da      	lsls	r2, r3, #27
 800811a:	d407      	bmi.n	800812c <__swsetup_r+0x30>
 800811c:	2209      	movs	r2, #9
 800811e:	602a      	str	r2, [r5, #0]
 8008120:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008124:	81a3      	strh	r3, [r4, #12]
 8008126:	f04f 30ff 	mov.w	r0, #4294967295
 800812a:	e033      	b.n	8008194 <__swsetup_r+0x98>
 800812c:	0758      	lsls	r0, r3, #29
 800812e:	d512      	bpl.n	8008156 <__swsetup_r+0x5a>
 8008130:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008132:	b141      	cbz	r1, 8008146 <__swsetup_r+0x4a>
 8008134:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008138:	4299      	cmp	r1, r3
 800813a:	d002      	beq.n	8008142 <__swsetup_r+0x46>
 800813c:	4628      	mov	r0, r5
 800813e:	f7ff f937 	bl	80073b0 <_free_r>
 8008142:	2300      	movs	r3, #0
 8008144:	6363      	str	r3, [r4, #52]	@ 0x34
 8008146:	89a3      	ldrh	r3, [r4, #12]
 8008148:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800814c:	81a3      	strh	r3, [r4, #12]
 800814e:	2300      	movs	r3, #0
 8008150:	6063      	str	r3, [r4, #4]
 8008152:	6923      	ldr	r3, [r4, #16]
 8008154:	6023      	str	r3, [r4, #0]
 8008156:	89a3      	ldrh	r3, [r4, #12]
 8008158:	f043 0308 	orr.w	r3, r3, #8
 800815c:	81a3      	strh	r3, [r4, #12]
 800815e:	6923      	ldr	r3, [r4, #16]
 8008160:	b94b      	cbnz	r3, 8008176 <__swsetup_r+0x7a>
 8008162:	89a3      	ldrh	r3, [r4, #12]
 8008164:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008168:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800816c:	d003      	beq.n	8008176 <__swsetup_r+0x7a>
 800816e:	4621      	mov	r1, r4
 8008170:	4628      	mov	r0, r5
 8008172:	f000 f8b3 	bl	80082dc <__smakebuf_r>
 8008176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800817a:	f013 0201 	ands.w	r2, r3, #1
 800817e:	d00a      	beq.n	8008196 <__swsetup_r+0x9a>
 8008180:	2200      	movs	r2, #0
 8008182:	60a2      	str	r2, [r4, #8]
 8008184:	6962      	ldr	r2, [r4, #20]
 8008186:	4252      	negs	r2, r2
 8008188:	61a2      	str	r2, [r4, #24]
 800818a:	6922      	ldr	r2, [r4, #16]
 800818c:	b942      	cbnz	r2, 80081a0 <__swsetup_r+0xa4>
 800818e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008192:	d1c5      	bne.n	8008120 <__swsetup_r+0x24>
 8008194:	bd38      	pop	{r3, r4, r5, pc}
 8008196:	0799      	lsls	r1, r3, #30
 8008198:	bf58      	it	pl
 800819a:	6962      	ldrpl	r2, [r4, #20]
 800819c:	60a2      	str	r2, [r4, #8]
 800819e:	e7f4      	b.n	800818a <__swsetup_r+0x8e>
 80081a0:	2000      	movs	r0, #0
 80081a2:	e7f7      	b.n	8008194 <__swsetup_r+0x98>
 80081a4:	2000001c 	.word	0x2000001c

080081a8 <_sbrk_r>:
 80081a8:	b538      	push	{r3, r4, r5, lr}
 80081aa:	4d06      	ldr	r5, [pc, #24]	@ (80081c4 <_sbrk_r+0x1c>)
 80081ac:	2300      	movs	r3, #0
 80081ae:	4604      	mov	r4, r0
 80081b0:	4608      	mov	r0, r1
 80081b2:	602b      	str	r3, [r5, #0]
 80081b4:	f7f9 f9ea 	bl	800158c <_sbrk>
 80081b8:	1c43      	adds	r3, r0, #1
 80081ba:	d102      	bne.n	80081c2 <_sbrk_r+0x1a>
 80081bc:	682b      	ldr	r3, [r5, #0]
 80081be:	b103      	cbz	r3, 80081c2 <_sbrk_r+0x1a>
 80081c0:	6023      	str	r3, [r4, #0]
 80081c2:	bd38      	pop	{r3, r4, r5, pc}
 80081c4:	20004d28 	.word	0x20004d28

080081c8 <__assert_func>:
 80081c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80081ca:	4614      	mov	r4, r2
 80081cc:	461a      	mov	r2, r3
 80081ce:	4b09      	ldr	r3, [pc, #36]	@ (80081f4 <__assert_func+0x2c>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4605      	mov	r5, r0
 80081d4:	68d8      	ldr	r0, [r3, #12]
 80081d6:	b14c      	cbz	r4, 80081ec <__assert_func+0x24>
 80081d8:	4b07      	ldr	r3, [pc, #28]	@ (80081f8 <__assert_func+0x30>)
 80081da:	9100      	str	r1, [sp, #0]
 80081dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80081e0:	4906      	ldr	r1, [pc, #24]	@ (80081fc <__assert_func+0x34>)
 80081e2:	462b      	mov	r3, r5
 80081e4:	f000 f842 	bl	800826c <fiprintf>
 80081e8:	f000 f8d6 	bl	8008398 <abort>
 80081ec:	4b04      	ldr	r3, [pc, #16]	@ (8008200 <__assert_func+0x38>)
 80081ee:	461c      	mov	r4, r3
 80081f0:	e7f3      	b.n	80081da <__assert_func+0x12>
 80081f2:	bf00      	nop
 80081f4:	2000001c 	.word	0x2000001c
 80081f8:	08008639 	.word	0x08008639
 80081fc:	08008646 	.word	0x08008646
 8008200:	08008674 	.word	0x08008674

08008204 <_calloc_r>:
 8008204:	b570      	push	{r4, r5, r6, lr}
 8008206:	fba1 5402 	umull	r5, r4, r1, r2
 800820a:	b934      	cbnz	r4, 800821a <_calloc_r+0x16>
 800820c:	4629      	mov	r1, r5
 800820e:	f7ff f943 	bl	8007498 <_malloc_r>
 8008212:	4606      	mov	r6, r0
 8008214:	b928      	cbnz	r0, 8008222 <_calloc_r+0x1e>
 8008216:	4630      	mov	r0, r6
 8008218:	bd70      	pop	{r4, r5, r6, pc}
 800821a:	220c      	movs	r2, #12
 800821c:	6002      	str	r2, [r0, #0]
 800821e:	2600      	movs	r6, #0
 8008220:	e7f9      	b.n	8008216 <_calloc_r+0x12>
 8008222:	462a      	mov	r2, r5
 8008224:	4621      	mov	r1, r4
 8008226:	f7fe f9dc 	bl	80065e2 <memset>
 800822a:	e7f4      	b.n	8008216 <_calloc_r+0x12>

0800822c <__ascii_mbtowc>:
 800822c:	b082      	sub	sp, #8
 800822e:	b901      	cbnz	r1, 8008232 <__ascii_mbtowc+0x6>
 8008230:	a901      	add	r1, sp, #4
 8008232:	b142      	cbz	r2, 8008246 <__ascii_mbtowc+0x1a>
 8008234:	b14b      	cbz	r3, 800824a <__ascii_mbtowc+0x1e>
 8008236:	7813      	ldrb	r3, [r2, #0]
 8008238:	600b      	str	r3, [r1, #0]
 800823a:	7812      	ldrb	r2, [r2, #0]
 800823c:	1e10      	subs	r0, r2, #0
 800823e:	bf18      	it	ne
 8008240:	2001      	movne	r0, #1
 8008242:	b002      	add	sp, #8
 8008244:	4770      	bx	lr
 8008246:	4610      	mov	r0, r2
 8008248:	e7fb      	b.n	8008242 <__ascii_mbtowc+0x16>
 800824a:	f06f 0001 	mvn.w	r0, #1
 800824e:	e7f8      	b.n	8008242 <__ascii_mbtowc+0x16>

08008250 <__ascii_wctomb>:
 8008250:	4603      	mov	r3, r0
 8008252:	4608      	mov	r0, r1
 8008254:	b141      	cbz	r1, 8008268 <__ascii_wctomb+0x18>
 8008256:	2aff      	cmp	r2, #255	@ 0xff
 8008258:	d904      	bls.n	8008264 <__ascii_wctomb+0x14>
 800825a:	228a      	movs	r2, #138	@ 0x8a
 800825c:	601a      	str	r2, [r3, #0]
 800825e:	f04f 30ff 	mov.w	r0, #4294967295
 8008262:	4770      	bx	lr
 8008264:	700a      	strb	r2, [r1, #0]
 8008266:	2001      	movs	r0, #1
 8008268:	4770      	bx	lr
	...

0800826c <fiprintf>:
 800826c:	b40e      	push	{r1, r2, r3}
 800826e:	b503      	push	{r0, r1, lr}
 8008270:	4601      	mov	r1, r0
 8008272:	ab03      	add	r3, sp, #12
 8008274:	4805      	ldr	r0, [pc, #20]	@ (800828c <fiprintf+0x20>)
 8008276:	f853 2b04 	ldr.w	r2, [r3], #4
 800827a:	6800      	ldr	r0, [r0, #0]
 800827c:	9301      	str	r3, [sp, #4]
 800827e:	f7ff fd3b 	bl	8007cf8 <_vfiprintf_r>
 8008282:	b002      	add	sp, #8
 8008284:	f85d eb04 	ldr.w	lr, [sp], #4
 8008288:	b003      	add	sp, #12
 800828a:	4770      	bx	lr
 800828c:	2000001c 	.word	0x2000001c

08008290 <__swhatbuf_r>:
 8008290:	b570      	push	{r4, r5, r6, lr}
 8008292:	460c      	mov	r4, r1
 8008294:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008298:	2900      	cmp	r1, #0
 800829a:	b096      	sub	sp, #88	@ 0x58
 800829c:	4615      	mov	r5, r2
 800829e:	461e      	mov	r6, r3
 80082a0:	da0d      	bge.n	80082be <__swhatbuf_r+0x2e>
 80082a2:	89a3      	ldrh	r3, [r4, #12]
 80082a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80082a8:	f04f 0100 	mov.w	r1, #0
 80082ac:	bf14      	ite	ne
 80082ae:	2340      	movne	r3, #64	@ 0x40
 80082b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80082b4:	2000      	movs	r0, #0
 80082b6:	6031      	str	r1, [r6, #0]
 80082b8:	602b      	str	r3, [r5, #0]
 80082ba:	b016      	add	sp, #88	@ 0x58
 80082bc:	bd70      	pop	{r4, r5, r6, pc}
 80082be:	466a      	mov	r2, sp
 80082c0:	f000 f848 	bl	8008354 <_fstat_r>
 80082c4:	2800      	cmp	r0, #0
 80082c6:	dbec      	blt.n	80082a2 <__swhatbuf_r+0x12>
 80082c8:	9901      	ldr	r1, [sp, #4]
 80082ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80082ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80082d2:	4259      	negs	r1, r3
 80082d4:	4159      	adcs	r1, r3
 80082d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80082da:	e7eb      	b.n	80082b4 <__swhatbuf_r+0x24>

080082dc <__smakebuf_r>:
 80082dc:	898b      	ldrh	r3, [r1, #12]
 80082de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082e0:	079d      	lsls	r5, r3, #30
 80082e2:	4606      	mov	r6, r0
 80082e4:	460c      	mov	r4, r1
 80082e6:	d507      	bpl.n	80082f8 <__smakebuf_r+0x1c>
 80082e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80082ec:	6023      	str	r3, [r4, #0]
 80082ee:	6123      	str	r3, [r4, #16]
 80082f0:	2301      	movs	r3, #1
 80082f2:	6163      	str	r3, [r4, #20]
 80082f4:	b003      	add	sp, #12
 80082f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082f8:	ab01      	add	r3, sp, #4
 80082fa:	466a      	mov	r2, sp
 80082fc:	f7ff ffc8 	bl	8008290 <__swhatbuf_r>
 8008300:	9f00      	ldr	r7, [sp, #0]
 8008302:	4605      	mov	r5, r0
 8008304:	4639      	mov	r1, r7
 8008306:	4630      	mov	r0, r6
 8008308:	f7ff f8c6 	bl	8007498 <_malloc_r>
 800830c:	b948      	cbnz	r0, 8008322 <__smakebuf_r+0x46>
 800830e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008312:	059a      	lsls	r2, r3, #22
 8008314:	d4ee      	bmi.n	80082f4 <__smakebuf_r+0x18>
 8008316:	f023 0303 	bic.w	r3, r3, #3
 800831a:	f043 0302 	orr.w	r3, r3, #2
 800831e:	81a3      	strh	r3, [r4, #12]
 8008320:	e7e2      	b.n	80082e8 <__smakebuf_r+0xc>
 8008322:	89a3      	ldrh	r3, [r4, #12]
 8008324:	6020      	str	r0, [r4, #0]
 8008326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800832a:	81a3      	strh	r3, [r4, #12]
 800832c:	9b01      	ldr	r3, [sp, #4]
 800832e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008332:	b15b      	cbz	r3, 800834c <__smakebuf_r+0x70>
 8008334:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008338:	4630      	mov	r0, r6
 800833a:	f000 f81d 	bl	8008378 <_isatty_r>
 800833e:	b128      	cbz	r0, 800834c <__smakebuf_r+0x70>
 8008340:	89a3      	ldrh	r3, [r4, #12]
 8008342:	f023 0303 	bic.w	r3, r3, #3
 8008346:	f043 0301 	orr.w	r3, r3, #1
 800834a:	81a3      	strh	r3, [r4, #12]
 800834c:	89a3      	ldrh	r3, [r4, #12]
 800834e:	431d      	orrs	r5, r3
 8008350:	81a5      	strh	r5, [r4, #12]
 8008352:	e7cf      	b.n	80082f4 <__smakebuf_r+0x18>

08008354 <_fstat_r>:
 8008354:	b538      	push	{r3, r4, r5, lr}
 8008356:	4d07      	ldr	r5, [pc, #28]	@ (8008374 <_fstat_r+0x20>)
 8008358:	2300      	movs	r3, #0
 800835a:	4604      	mov	r4, r0
 800835c:	4608      	mov	r0, r1
 800835e:	4611      	mov	r1, r2
 8008360:	602b      	str	r3, [r5, #0]
 8008362:	f7f9 f8eb 	bl	800153c <_fstat>
 8008366:	1c43      	adds	r3, r0, #1
 8008368:	d102      	bne.n	8008370 <_fstat_r+0x1c>
 800836a:	682b      	ldr	r3, [r5, #0]
 800836c:	b103      	cbz	r3, 8008370 <_fstat_r+0x1c>
 800836e:	6023      	str	r3, [r4, #0]
 8008370:	bd38      	pop	{r3, r4, r5, pc}
 8008372:	bf00      	nop
 8008374:	20004d28 	.word	0x20004d28

08008378 <_isatty_r>:
 8008378:	b538      	push	{r3, r4, r5, lr}
 800837a:	4d06      	ldr	r5, [pc, #24]	@ (8008394 <_isatty_r+0x1c>)
 800837c:	2300      	movs	r3, #0
 800837e:	4604      	mov	r4, r0
 8008380:	4608      	mov	r0, r1
 8008382:	602b      	str	r3, [r5, #0]
 8008384:	f7f9 f8ea 	bl	800155c <_isatty>
 8008388:	1c43      	adds	r3, r0, #1
 800838a:	d102      	bne.n	8008392 <_isatty_r+0x1a>
 800838c:	682b      	ldr	r3, [r5, #0]
 800838e:	b103      	cbz	r3, 8008392 <_isatty_r+0x1a>
 8008390:	6023      	str	r3, [r4, #0]
 8008392:	bd38      	pop	{r3, r4, r5, pc}
 8008394:	20004d28 	.word	0x20004d28

08008398 <abort>:
 8008398:	b508      	push	{r3, lr}
 800839a:	2006      	movs	r0, #6
 800839c:	f000 f82c 	bl	80083f8 <raise>
 80083a0:	2001      	movs	r0, #1
 80083a2:	f7f9 f87b 	bl	800149c <_exit>

080083a6 <_raise_r>:
 80083a6:	291f      	cmp	r1, #31
 80083a8:	b538      	push	{r3, r4, r5, lr}
 80083aa:	4605      	mov	r5, r0
 80083ac:	460c      	mov	r4, r1
 80083ae:	d904      	bls.n	80083ba <_raise_r+0x14>
 80083b0:	2316      	movs	r3, #22
 80083b2:	6003      	str	r3, [r0, #0]
 80083b4:	f04f 30ff 	mov.w	r0, #4294967295
 80083b8:	bd38      	pop	{r3, r4, r5, pc}
 80083ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80083bc:	b112      	cbz	r2, 80083c4 <_raise_r+0x1e>
 80083be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80083c2:	b94b      	cbnz	r3, 80083d8 <_raise_r+0x32>
 80083c4:	4628      	mov	r0, r5
 80083c6:	f000 f831 	bl	800842c <_getpid_r>
 80083ca:	4622      	mov	r2, r4
 80083cc:	4601      	mov	r1, r0
 80083ce:	4628      	mov	r0, r5
 80083d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083d4:	f000 b818 	b.w	8008408 <_kill_r>
 80083d8:	2b01      	cmp	r3, #1
 80083da:	d00a      	beq.n	80083f2 <_raise_r+0x4c>
 80083dc:	1c59      	adds	r1, r3, #1
 80083de:	d103      	bne.n	80083e8 <_raise_r+0x42>
 80083e0:	2316      	movs	r3, #22
 80083e2:	6003      	str	r3, [r0, #0]
 80083e4:	2001      	movs	r0, #1
 80083e6:	e7e7      	b.n	80083b8 <_raise_r+0x12>
 80083e8:	2100      	movs	r1, #0
 80083ea:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80083ee:	4620      	mov	r0, r4
 80083f0:	4798      	blx	r3
 80083f2:	2000      	movs	r0, #0
 80083f4:	e7e0      	b.n	80083b8 <_raise_r+0x12>
	...

080083f8 <raise>:
 80083f8:	4b02      	ldr	r3, [pc, #8]	@ (8008404 <raise+0xc>)
 80083fa:	4601      	mov	r1, r0
 80083fc:	6818      	ldr	r0, [r3, #0]
 80083fe:	f7ff bfd2 	b.w	80083a6 <_raise_r>
 8008402:	bf00      	nop
 8008404:	2000001c 	.word	0x2000001c

08008408 <_kill_r>:
 8008408:	b538      	push	{r3, r4, r5, lr}
 800840a:	4d07      	ldr	r5, [pc, #28]	@ (8008428 <_kill_r+0x20>)
 800840c:	2300      	movs	r3, #0
 800840e:	4604      	mov	r4, r0
 8008410:	4608      	mov	r0, r1
 8008412:	4611      	mov	r1, r2
 8008414:	602b      	str	r3, [r5, #0]
 8008416:	f7f9 f831 	bl	800147c <_kill>
 800841a:	1c43      	adds	r3, r0, #1
 800841c:	d102      	bne.n	8008424 <_kill_r+0x1c>
 800841e:	682b      	ldr	r3, [r5, #0]
 8008420:	b103      	cbz	r3, 8008424 <_kill_r+0x1c>
 8008422:	6023      	str	r3, [r4, #0]
 8008424:	bd38      	pop	{r3, r4, r5, pc}
 8008426:	bf00      	nop
 8008428:	20004d28 	.word	0x20004d28

0800842c <_getpid_r>:
 800842c:	f7f9 b81e 	b.w	800146c <_getpid>

08008430 <_init>:
 8008430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008432:	bf00      	nop
 8008434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008436:	bc08      	pop	{r3}
 8008438:	469e      	mov	lr, r3
 800843a:	4770      	bx	lr

0800843c <_fini>:
 800843c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800843e:	bf00      	nop
 8008440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008442:	bc08      	pop	{r3}
 8008444:	469e      	mov	lr, r3
 8008446:	4770      	bx	lr
