// Seed: 357241694
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    output wire id_3,
    input tri0 id_4,
    input wire id_5,
    output wor id_6,
    input wire id_7,
    input tri0 id_8,
    input uwire id_9,
    output supply1 id_10,
    output tri id_11,
    input tri0 id_12,
    output tri id_13,
    input wor id_14,
    output tri0 id_15,
    input tri0 id_16,
    input tri0 id_17,
    input tri1 id_18,
    input supply0 id_19,
    input wand id_20,
    input wand id_21,
    input supply1 id_22,
    input tri0 id_23,
    input uwire id_24,
    output wand id_25,
    output wand id_26,
    input tri id_27,
    input tri0 id_28,
    input wire id_29
);
  assign id_11 = id_19;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output wand id_2,
    input supply1 id_3,
    output wand id_4,
    input tri id_5,
    output tri1 id_6,
    input wor id_7
);
  tri id_9 = 1;
  module_0(
      id_3,
      id_2,
      id_1,
      id_0,
      id_5,
      id_3,
      id_6,
      id_1,
      id_3,
      id_7,
      id_4,
      id_0,
      id_5,
      id_6,
      id_3,
      id_0,
      id_7,
      id_7,
      id_1,
      id_5,
      id_7,
      id_1,
      id_3,
      id_5,
      id_1,
      id_0,
      id_6,
      id_3,
      id_3,
      id_1
  );
endmodule
