library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_textio.all;

entity data_sink is
  port (
    CLK   : in std_logic;
    --RST_n : in std_logic;
    DIN   : in std_logic_vector(31 downto 0)); --DIN Ã¨ l'out del FIR
end data_sink;

architecture beh of data_sink is

begin  -- beh

  process (CLK)
    file res_fp : text open WRITE_MODE is "./results.txt";
    variable line_out : line;    
  begin  -- process
    --if RST_n = '0' then                 -- asynchronous reset (active low)
     -- null;
    if CLK'event and CLK = '1' then  -- rising clock edge
        write(line_out, to_hstring(signed(DIN)));
        writeline(res_fp, line_out);
    end if;
  end process;

end beh;
