CAPI=2:
name: hasunosora:dpath:sfr_ce_sclr:0.1a0
description: Paramaterized shift register (SFR) w/ Clock Enable and Sync. Clear

filesets:
  rtl:
    depend:
      - ">=hasunosora:infra:include:0.1a0"
    files:
      - rtl/datapath/hs_dpath_sfr_ce_sclr.sv
    file_type: systemVerilogSource

targets:
  default:
    filesets:
      - rtl

