{
  "module_name": "clk_10_0_2_offset.h",
  "hash_id": "92cc2e9168a29c057198d7c74a02b5990a7232e1197b264fa84a59c81de74bae",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/clk/clk_10_0_2_offset.h",
  "human_readable_source": " \n#ifndef _clk_10_0_2_OFFSET_HEADER\n#define _clk_10_0_2_OFFSET_HEADER\n\n\n\n\n\n#define mmCLK1_CLK_PLL_REQ                                                                             0x000f\n#define mmCLK1_CLK_PLL_REQ_BASE_IDX                                                                    1\n#define mmCLK1_CLK0_BYPASS_CNTL                                                                        0x0049\n#define mmCLK1_CLK0_BYPASS_CNTL_BASE_IDX                                                               1\n#define mmCLK1_CLK1_BYPASS_CNTL                                                                        0x0053\n#define mmCLK1_CLK1_BYPASS_CNTL_BASE_IDX                                                               1\n#define mmCLK1_CLK2_BYPASS_CNTL                                                                        0x005d\n#define mmCLK1_CLK2_BYPASS_CNTL_BASE_IDX                                                               1\n#define mmCLK1_CLK2_STATUS                                                                             0x005e\n#define mmCLK1_CLK2_STATUS_BASE_IDX                                                                    1\n#define mmCLK1_CLK3_DFS_CNTL                                                                           0x005f\n#define mmCLK1_CLK3_DFS_CNTL_BASE_IDX                                                                  1\n#define mmCLK1_CLK3_DS_CNTL                                                                            0x0060\n#define mmCLK1_CLK3_DS_CNTL_BASE_IDX                                                                   1\n#define mmCLK1_CLK3_ALLOW_DS                                                                           0x0061\n#define mmCLK1_CLK3_ALLOW_DS_BASE_IDX                                                                  1\n#define mmCLK1_CLK3_BYPASS_CNTL                                                                        0x0067\n#define mmCLK1_CLK3_BYPASS_CNTL_BASE_IDX                                                               1\n#define mmCLK1_CLK0_CURRENT_CNT                                                                        0x008a\n#define mmCLK1_CLK0_CURRENT_CNT_BASE_IDX                                                               1\n#define mmCLK1_CLK1_CURRENT_CNT                                                                        0x008b\n#define mmCLK1_CLK1_CURRENT_CNT_BASE_IDX                                                               1\n#define mmCLK1_CLK2_CURRENT_CNT                                                                        0x008c\n#define mmCLK1_CLK2_CURRENT_CNT_BASE_IDX                                                               1\n#define mmCLK1_CLK3_CURRENT_CNT                                                                        0x008d\n#define mmCLK1_CLK3_CURRENT_CNT_BASE_IDX                                                               1\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}