============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Mar 26 2025  03:54:55 pm
  Module:                 pulpino_top
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHDL100909 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                              Instance                                                    Module                        Cells  Cell Area  Net Area   Total Area     Wireload        
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pulpino_top                                                                                                             33912     186982         0       186982 area_156Kto234K (S) 
  core_region_i                                                     core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_  23160     122551         0       122551  area_78Kto156K (S) 
    CORE.RISCV_CORE                                                 riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SH  16431      84596         0        84596  area_78Kto156K (S) 
      id_stage_i                                                    riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHAR   6786      39159         0        39159   area_36Kto42K (S) 
        registers_i                                                 riscv_register_file_ADDR_WIDTH6_FPU0                 4069      24263         0        24263   area_24Kto30K (S) 
        hwloop_regs_i                                               riscv_hwloop_regs_N_REGS2                             442       3060         0         3060     area_3Kto4K (S) 
          dec_sub_103_50_I2_58                                      decrement_unsigned_6259_14554                          76        185         0          185     area_0Kto1K (S) 
          dec_sub_103_50_I1_57                                      decrement_unsigned_6259                                76        185         0          185     area_0Kto1K (S) 
        decoder_i                                                   riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_    410       1093         0         1093     area_1Kto2K (S) 
        controller_i                                                riscv_controller_FPU0                                 217        644         0          644     area_0Kto1K (S) 
        add_584_49                                                  add_unsigned_1340_2901                                 34        297         0          297     area_0Kto1K (S) 
        add_581_38                                                  add_unsigned_1340_2902                                 31        284         0          284     area_0Kto1K (S) 
        add_580_38                                                  add_unsigned_1340                                      31        284         0          284     area_0Kto1K (S) 
        add_536_37                                                  add_unsigned_1340_2900                                 31        206         0          206     area_0Kto1K (S) 
        dec_sub_468_53_59                                           decrement_unsigned_6259_2                              76        185         0          185     area_0Kto1K (S) 
        add_537_37                                                  add_unsigned_1340_2899                                 31        177         0          177     area_0Kto1K (S) 
        int_controller_i                                            riscv_int_controller_PULP_SECURE0                      13        100         0          100     area_0Kto1K (S) 
      ex_stage_i                                                    riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SH   6878      31032         0        31032   area_30Kto36K (S) 
        mult_i                                                      riscv_mult_SHARED_DSP_MULT0                          3624      18748         0        18748   area_18Kto24K (S) 
          csa_tree_add_283_102_groupi                               csa_tree_add_283_102_group_7452                       955       5310         0         5310     area_5Kto6K (S) 
          csa_tree_add_230_63_groupi                                csa_tree_add_230_63_group_7450                        820       4809         0         4809     area_4Kto5K (S) 
          csa_tree_add_270_87_groupi                                csa_tree_add_270_87_group_7448                        874       4032         0         4032     area_4Kto5K (S) 
          csa_tree_add_114_70_groupi                                csa_tree_add_114_70_group_7454                        506       2999         0         2999     area_2Kto3K (S) 
          sra_117_128                                               arith_shift_right_vlog_unsigned_3268                  176        583         0          583     area_0Kto1K (S) 
        alu_i                                                       riscv_alu_SHARED_INT_DIV0_FPU0                       3202      11991         0        11991    area_9Kto12K (S) 
          int_div.div_i                                             riscv_alu_div                                         750       3581         0         3581     area_3Kto4K (S) 
            sub_107_68                                              sub_unsigned_1534                                      94        389         0          389     area_0Kto1K (S) 
            add_107_46                                              add_unsigned_1340_2898                                 32        294         0          294     area_0Kto1K (S) 
            minus_100_38                                            sub_unsigned_1538                                      62        209         0          209     area_0Kto1K (S) 
            gt_103_58                                               gt_unsigned_1530                                       63        164         0          164     area_0Kto1K (S) 
          srl_283_46                                                shift_right_vlog_unsigned                             252        913         0          913     area_0Kto1K (S) 
          sll_882_39                                                shift_left_vlog_unsigned_2320                         160        524         0          524     area_0Kto1K (S) 
          add_168_54                                                add_signed                                             44        323         0          323     area_0Kto1K (S) 
          add_182_44                                                add_unsigned_1340_2897                                 32        290         0          290     area_0Kto1K (S) 
          alu_popcnt_i                                              alu_popcnt                                             31        269         0          269     area_0Kto1K (S) 
            csa_tree_add_1154_39_groupi                             csa_tree_add_1154_39_group_7556                        31        269         0          269     area_0Kto1K (S) 
          sra_270_105                                               arith_shift_right_vlog_unsigned                        74        230         0          230     area_0Kto1K (S) 
          sra_269_105                                               arith_shift_right_vlog_unsigned_3024                   74        230         0          230     area_0Kto1K (S) 
          alu_ff_i                                                  alu_ff                                                 55        158         0          158     area_0Kto1K (S) 
          csa_mux_a_mux_925_30                                      bmux_6256                                               6         17         0           17     area_0Kto1K (S) 
          csa_mux_b_mux_925_30                                      bmux_6256_1                                             1          2         0            2     area_0Kto1K (S) 
      if_stage_i                                                    riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0            1396       7712         0         7712     area_7Kto8K (S) 
        prefetch_32.prefetch_buffer_i                               riscv_prefetch_buffer                                 835       5195         0         5195     area_5Kto6K (S) 
          fifo_i                                                    riscv_fetch_fifo                                      632       4088         0         4088     area_4Kto5K (S) 
            add_182_49                                              add_unsigned                                           29        150         0          150     area_0Kto1K (S) 
          add_115_54                                                add_unsigned_2895                                      29        150         0          150     area_0Kto1K (S) 
        hwloop_controller_i                                         riscv_hwloop_controller_N_REGS2                       156        596         0          596     area_0Kto1K (S) 
        compressed_decoder_i                                        riscv_compressed_decoder_FPU0                         209        573         0          573     area_0Kto1K (S) 
      cs_registers_i                                                riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECUR    612       2956         0         2956     area_2Kto3K (S) 
        inc_ADD_UNS_OP_56                                           increment_unsigned_6258                                32        165         0          165     area_0Kto1K (S) 
      load_store_unit_i                                             riscv_load_store_unit                                 437       1998         0         1998     area_1Kto2K (S) 
        final_adder_mux_463_27                                      add_unsigned_6266                                      32        294         0          294     area_0Kto1K (S) 
      debug_unit_i                                                  riscv_debug_unit                                      253       1478         0         1478     area_1Kto2K (S) 
      core_clock_gate_i                                             cluster_clock_gating                                    3         12         0           12     area_0Kto1K (S) 
    instr_mem_axi_if                                                axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH   1158       9025         0         9025    area_9Kto12K (S) 
      axi_mem_if_SP_i                                               axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDT   1156       9022         0         9022    area_9Kto12K (S) 
        Slave_w_buffer_LP                                           axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH    248       2343         0         2343     area_2Kto3K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH38_DATA_DEPTH4                 248       2343         0         2343     area_2Kto3K (S) 
            cg_cell                                                 cluster_clock_gating_4239                               3         12         0           12     area_0Kto1K (S) 
        Slave_r_buffer_LP                                           axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BU    236       2227         0         2227     area_2Kto3K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH40_DATA_DEPTH4                 236       2227         0         2227     area_2Kto3K (S) 
            cg_cell                                                 cluster_clock_gating_4238                               3         12         0           12     area_0Kto1K (S) 
        READ_CTRL                                                   axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA    196       1231         0         1231     area_1Kto2K (S) 
        Slave_aw_buffer_LP                                          axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_B    129       1110         0         1110     area_1Kto2K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH66_DATA_DEPTH4                 129       1110         0         1110     area_1Kto2K (S) 
            cg_cell                                                 cluster_clock_gating_4241                               3         12         0           12     area_0Kto1K (S) 
        Slave_ar_buffer_LP                                          axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_B    129       1110         0         1110     area_1Kto2K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH66_DATA_DEPTH4_4321            129       1110         0         1110     area_1Kto2K (S) 
            cg_cell                                                 cluster_clock_gating_4240                               3         12         0           12     area_0Kto1K (S) 
        WRITE_CTRL                                                  axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDAT    105        526         0          526     area_0Kto1K (S) 
        Slave_b_buffer_LP                                           axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4       53        292         0          292     area_0Kto1K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH7_DATA_DEPTH4                   53        292         0          292     area_0Kto1K (S) 
            cg_cell                                                 cluster_clock_gating_4237                               3         12         0           12     area_0Kto1K (S) 
    data_mem_axi_if                                                 axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH   1140       8860         0         8860     area_8Kto9K (S) 
      axi_mem_if_SP_i                                               axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDT   1138       8857         0         8857     area_8Kto9K (S) 
        Slave_w_buffer_LP                                           axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH    248       2343         0         2343     area_2Kto3K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH38_DATA_DEPTH4_4311            248       2343         0         2343     area_2Kto3K (S) 
            cg_cell                                                 cluster_clock_gating_4234                               3         12         0           12     area_0Kto1K (S) 
        Slave_r_buffer_LP                                           axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BU    236       2227         0         2227     area_2Kto3K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH40_DATA_DEPTH4_4314            236       2227         0         2227     area_2Kto3K (S) 
            cg_cell                                                 cluster_clock_gating_4233                               3         12         0           12     area_0Kto1K (S) 
        READ_CTRL                                                   axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA    193       1209         0         1209     area_1Kto2K (S) 
        Slave_aw_buffer_LP                                          axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_B    124       1052         0         1052     area_1Kto2K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH66_DATA_DEPTH4_4320            124       1052         0         1052     area_1Kto2K (S) 
            cg_cell                                                 cluster_clock_gating_4236                               3         12         0           12     area_0Kto1K (S) 
        Slave_ar_buffer_LP                                          axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_B    124       1052         0         1052     area_1Kto2K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH66_DATA_DEPTH4_4319            124       1052         0         1052     area_1Kto2K (S) 
            cg_cell                                                 cluster_clock_gating_4235                               3         12         0           12     area_0Kto1K (S) 
        WRITE_CTRL                                                  axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDAT    101        503         0          503     area_0Kto1K (S) 
        Slave_b_buffer_LP                                           axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4_3     53        292         0          292     area_0Kto1K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH7_DATA_DEPTH4_4322              53        292         0          292     area_0Kto1K (S) 
            cg_cell                                                 cluster_clock_gating_4232                               3         12         0           12     area_0Kto1K (S) 
    adv_dbg_if_i                                                    adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WID   1467       8709         0         8709     area_8Kto9K (S) 
      dbg_module_i                                                  adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH   1317       7882         0         7882     area_7Kto8K (S) 
        i_dbg_axi                                                   adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_    849       5260         0         5260     area_5Kto6K (S) 
          axi_biu_i                                                 adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI    253       1822         0         1822     area_1Kto2K (S) 
          axi_crc_i                                                 adbg_crc32                                            100        570         0          570     area_0Kto1K (S) 
          add_383_50                                                add_unsigned_2637                                      32        178         0          178     area_0Kto1K (S) 
        i_dbg_cpu_or1k                                              adbg_or1k_module_NB_CORES1                            394       1818         0         1818     area_1Kto2K (S) 
          or1k_crc_i                                                adbg_crc32_2890                                       100        570         0          570     area_0Kto1K (S) 
          or1k_biu_i                                                adbg_or1k_biu_NB_CORES1                                21        139         0          139     area_0Kto1K (S) 
          or1k_statusreg_i                                          adbg_or1k_status_reg_NB_CORES1                          1         12         0           12     area_0Kto1K (S) 
      cluster_tap_i                                                 adbg_tap_top                                          150        828         0          828     area_0Kto1K (S) 
        u_clk_mux                                                   cluster_clock_mux2                                      1          4         0            4     area_0Kto1K (S) 
    instr_mem                                                       instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32            2154       6120         0         6120     area_6Kto7K (S) 
      boot_rom_wrap_i                                               boot_rom_wrap_DATA_WIDTH32                           2115       5964         0         5964     area_5Kto6K (S) 
        boot_code_i                                                 boot_code                                            2114       5962         0         5962     area_5Kto6K (S) 
      sp_ram_wrap_i                                                 sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32                  1          3         0            3     area_0Kto1K (S) 
    axi_slice_core2axi                                              axi_slice_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_A    550       4358         0         4358     area_4Kto5K (S) 
      WITH_SLICE.axi_slice_i                                        axi_slice_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_US    550       4358         0         4358     area_4Kto5K (S) 
        w_buffer_i                                                  axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH    148       1206         0         1206     area_1Kto2K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH38_DATA_DEPTH2                 148       1206         0         1206     area_1Kto2K (S) 
            cg_cell                                                 cluster_clock_gating_4243                               3         12         0           12     area_0Kto1K (S) 
        r_buffer_i                                                  axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BU    131       1059         0         1059     area_1Kto2K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2_4310          131       1059         0         1059     area_1Kto2K (S) 
            cg_cell                                                 cluster_clock_gating_4242                               3         12         0           12     area_0Kto1K (S) 
        aw_buffer_i                                                 axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_B    124        998         0          998     area_0Kto1K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH64_DATA_DEPTH2                 124        998         0          998     area_0Kto1K (S) 
            cg_cell                                                 cluster_clock_gating_4245                               3         12         0           12     area_0Kto1K (S) 
        ar_buffer_i                                                 axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_B    124        998         0          998     area_0Kto1K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH64_DATA_DEPTH2_4317            124        998         0          998     area_0Kto1K (S) 
            cg_cell                                                 cluster_clock_gating_4244                               3         12         0           12     area_0Kto1K (S) 
        b_buffer_i                                                  axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2       23         96         0           96     area_0Kto1K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH5_DATA_DEPTH2                   23         96         0           96     area_0Kto1K (S) 
    data_ram_mux_i                                                  ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_W     60        236         0          236     area_0Kto1K (S) 
    instr_ram_mux_i                                                 ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_W     61        187         0          187     area_0Kto1K (S) 
    core2axi_i                                                      core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AX     33        122         0          122     area_0Kto1K (S) 
      core2axi_i                                                    core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_A     33        122         0          122     area_0Kto1K (S) 
    data_mem                                                        sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32_4428             1          3         0            3     area_0Kto1K (S) 
  peripherals_i                                                     peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_   7970      53200         0        53200   area_48Kto54K (S) 
    apb_uart_i                                                      apb_uart                                             3228      24112         0        24112   area_24Kto30K (S) 
      UART_RXFF                                                     slib_fifo_WIDTH11_SIZE_E6                            1379      11532         0        11532    area_9Kto12K (S) 
      UART_TXFF                                                     slib_fifo_WIDTH8_SIZE_E6                             1076       8606         0         8606     area_8Kto9K (S) 
      UART_RX                                                       uart_receiver                                         173        770         0          770     area_0Kto1K (S) 
        RX_MVF                                                      slib_mv_filter_WIDTH4_THRESHOLD10                      21        102         0          102     area_0Kto1K (S) 
        RX_BRC                                                      slib_counter_WIDTH4                                    16         96         0           96     area_0Kto1K (S) 
        RX_IFSB                                                     slib_input_filter_SIZE4                                20         88         0           88     area_0Kto1K (S) 
      UART_BG16                                                     uart_baudgen                                           70        381         0          381     area_0Kto1K (S) 
      UART_TX                                                       uart_transmitter                                       80        309         0          309     area_0Kto1K (S) 
      UART_IIC                                                      uart_interrupt                                         16         77         0           77     area_0Kto1K (S) 
      UART_IF_RI                                                    slib_input_filter_SIZE2_4422                           15         62         0           62     area_0Kto1K (S) 
      UART_IF_DSR                                                   slib_input_filter_SIZE2_4424                           15         62         0           62     area_0Kto1K (S) 
      UART_IF_DCD                                                   slib_input_filter_SIZE2_4423                           15         62         0           62     area_0Kto1K (S) 
      UART_IF_CTS                                                   slib_input_filter_SIZE2                                15         62         0           62     area_0Kto1K (S) 
      UART_BG2                                                      slib_clock_div_RATIO8                                   9         62         0           62     area_0Kto1K (S) 
      UART_IS_SIN                                                   slib_input_sync                                         3         22         0           22     area_0Kto1K (S) 
      UART_IS_RI                                                    slib_input_sync_4                                       3         22         0           22     area_0Kto1K (S) 
      UART_IS_DSR                                                   slib_input_sync_4425                                    3         22         0           22     area_0Kto1K (S) 
      UART_IS_DCD                                                   slib_input_sync_4_4427                                  3         22         0           22     area_0Kto1K (S) 
      UART_IS_CTS                                                   slib_input_sync_4426                                    3         22         0           22     area_0Kto1K (S) 
      UART_ED_DSR                                                   slib_edge_detect_4417                                   4         17         0           17     area_0Kto1K (S) 
      UART_ED_DCD                                                   slib_edge_detect_4415                                   4         17         0           17     area_0Kto1K (S) 
      UART_ED_CTS                                                   slib_edge_detect_4418                                   4         17         0           17     area_0Kto1K (S) 
      UART_RCLK                                                     slib_edge_detect_4414                                   3         15         0           15     area_0Kto1K (S) 
      UART_PEDET                                                    slib_edge_detect_4421                                   3         15         0           15     area_0Kto1K (S) 
      UART_IIC_THRE_ED                                              slib_edge_detect                                        3         15         0           15     area_0Kto1K (S) 
      UART_FEDET                                                    slib_edge_detect_4420                                   3         15         0           15     area_0Kto1K (S) 
      UART_BIDET                                                    slib_edge_detect_4419                                   3         15         0           15     area_0Kto1K (S) 
      UART_ED_RI                                                    slib_edge_detect_4416                                   3         14         0           14     area_0Kto1K (S) 
    apb_event_unit_i                                                apb_event_unit                                       1167       6343         0         6343     area_6Kto7K (S) 
      i_interrupt_unit                                              generic_service_unit_APB_ADDR_WIDTH12                 499       2718         0         2718     area_2Kto3K (S) 
      i_event_unit                                                  generic_service_unit_APB_ADDR_WIDTH12_4323            499       2718         0         2718     area_2Kto3K (S) 
      i_sleep_unit                                                  sleep_unit_APB_ADDR_WIDTH12                            94        583         0          583     area_0Kto1K (S) 
    apb_timer_i                                                     apb_timer                                            1070       6077         0         6077     area_6Kto7K (S) 
      TIMER_GEN[1].timer_i                                          timer_4492                                            516       2966         0         2966     area_2Kto3K (S) 
        inc_ADD_UNS_OP_81                                           increment_unsigned_6258_5                              32        165         0          165     area_0Kto1K (S) 
        gte_86_29                                                   geq_unsigned_4342                                      63        165         0          165     area_0Kto1K (S) 
        inc_add_80_53_80                                            increment_unsigned_6258_3                              31        160         0          160     area_0Kto1K (S) 
        inc_add_73_43_79                                            increment_unsigned_6258_1                              31        160         0          160     area_0Kto1K (S) 
      TIMER_GEN[0].timer_i                                          timer                                                 516       2966         0         2966     area_2Kto3K (S) 
        inc_ADD_UNS_OP_81                                           increment_unsigned_6258_6                              32        165         0          165     area_0Kto1K (S) 
        gte_86_29                                                   geq_unsigned_4343                                      63        165         0          165     area_0Kto1K (S) 
        inc_add_80_53_80                                            increment_unsigned_6258_4                              31        160         0          160     area_0Kto1K (S) 
        inc_add_73_43_79                                            increment_unsigned_6258_2                              31        160         0          160     area_0Kto1K (S) 
    axi_spi_slave_i                                                 axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WI    886       5771         0         5771     area_5Kto6K (S) 
      axi_spi_slave_i                                               axi_spi_slave_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AX    886       5771         0         5771     area_5Kto6K (S) 
        u_axiplug                                                   spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH    325       2121         0         2121     area_2Kto3K (S) 
          add_154_29                                                add_unsigned_2894                                      29        150         0          150     area_0Kto1K (S) 
        u_slave_sm                                                  spi_slave_controller_DUMMY_CYCLES32                   298       1863         0         1863     area_1Kto2K (S) 
          u_spiregs                                                 spi_slave_regs_REG_SIZE8                               49        483         0          483     area_0Kto1K (S) 
          u_cmd_parser                                              spi_slave_cmd_parser                                   20         57         0           57     area_0Kto1K (S) 
        u_rxreg                                                     spi_slave_rx                                          130        868         0          868     area_0Kto1K (S) 
        u_txreg                                                     spi_slave_tx                                          123        840         0          840     area_0Kto1K (S) 
          clk_mux_i                                                 pulp_clock_mux2                                         2          6         0            6     area_0Kto1K (S) 
        u_syncro                                                    spi_slave_syncro_AXI_ADDR_WIDTH32                       9         77         0           77     area_0Kto1K (S) 
    axi2apb_i                                                       axi2apb_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI    670       5136         0         5136     area_5Kto6K (S) 
      genblk1.axi2apb_i                                             axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_    670       5136         0         5136     area_5Kto6K (S) 
        Slave_r_buffer                                              axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BU    141       1148         0         1148     area_1Kto2K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH40_DATA_DEPTH2                 141       1148         0         1148     area_1Kto2K (S) 
            cg_cell                                                 cluster_clock_gating_4229                               3         12         0           12     area_0Kto1K (S) 
        Slave_w_buffer                                              axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH    133       1062         0         1062     area_1Kto2K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2               133       1062         0         1062     area_1Kto2K (S) 
            cg_cell                                                 cluster_clock_gating_4227                               3         12         0           12     area_0Kto1K (S) 
        Slave_aw_buffer                                             axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_B    131       1059         0         1059     area_1Kto2K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH66_DATA_DEPTH2                 131       1059         0         1059     area_1Kto2K (S) 
            cg_cell                                                 cluster_clock_gating_4231                               3         12         0           12     area_0Kto1K (S) 
        Slave_ar_buffer                                             axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_B    131       1059         0         1059     area_1Kto2K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH66_DATA_DEPTH2_4318            131       1059         0         1059     area_1Kto2K (S) 
            cg_cell                                                 cluster_clock_gating_4230                               3         12         0           12     area_0Kto1K (S) 
        Slave_b_buffer                                              axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2       33        172         0          172     area_0Kto1K (S) 
          buffer_i                                                  generic_fifo_DATA_WIDTH7_DATA_DEPTH2                   33        172         0          172     area_0Kto1K (S) 
            cg_cell                                                 cluster_clock_gating_4228                               3         12         0           12     area_0Kto1K (S) 
    apb_pulpino_i                                                   apb_pulpino_BOOT_ADDR32h00008000                      516       4457         0         4457     area_4Kto5K (S) 
    periph_bus_i                                                    periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_    412       1221         0         1221     area_1Kto2K (S) 
      apb_node_wrap_i                                               apb_node_wrap_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR    412       1221         0         1221     area_1Kto2K (S) 
        apb_node_i                                                  apb_node_NB_MASTER9_APB_DATA_WIDTH32_APB_ADDR_WIDT    412       1221         0         1221     area_1Kto2K (S) 
    apb2per_debug_i                                                 apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32               9         33         0           33     area_0Kto1K (S) 
    genblk1[5].core_clock_gate                                      cluster_clock_gating_4224                               3         12         0           12     area_0Kto1K (S) 
    genblk1[4].core_clock_gate                                      cluster_clock_gating_4225                               3         12         0           12     area_0Kto1K (S) 
    genblk1[1].core_clock_gate                                      cluster_clock_gating_4226                               3         12         0           12     area_0Kto1K (S) 
    genblk1[0].core_clock_gate                                      cluster_clock_gating_21                                 3         12         0           12     area_0Kto1K (S) 
  axi_interconnect_i                                                axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_W   2775      11173         0        11173    area_9Kto12K (S) 
    axi_node_i                                                      axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_   2775      11173         0        11173    area_9Kto12K (S) 
      _RESP_BLOCK_GEN[0].RESP_BLOCK                                 axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AX    563       2182         0         2182     area_2Kto3K (S) 
        BR_ALLOC                                                    axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_P    256        894         0          894     area_0Kto1K (S) 
          ARB_TREE.BR_ARB_TREE                                      axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER    129        443         0          443     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3043      43        158         0          158     area_0Kto1K (S) 
            BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ  axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2           43        158         0          158     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_304     37         94         0           94     area_0Kto1K (S) 
            RR_REQ                                                  axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3080                  6         33         0           33     area_0Kto1K (S) 
        DW_ADDR_DEC                                                 axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8       134        674         0          674     area_0Kto1K (S) 
          MASTER_ID_FIFO                                            generic_fifo_DATA_WIDTH3_DATA_DEPTH8                  125        646         0          646     area_0Kto1K (S) 
            cg_cell                                                 cluster_clock_gating_4222                               3         12         0           12     area_0Kto1K (S) 
        BW_ALLOC                                                    axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_P    108        394         0          394     area_0Kto1K (S) 
          ARB_TREE.BW_ARB_TREE                                      axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3     21         67         0           67     area_0Kto1K (S) 
            RR_REQ                                                  axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3081                  6         33         0           33     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3050        7         16         0           16     area_0Kto1K (S) 
            BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ  axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2             7         16         0           16     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_8_3055      1          3         0            3     area_0Kto1K (S) 
        AW_ADDR_DEC                                                 axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N     36        123         0          123     area_0Kto1K (S) 
        AR_ADDR_DEC                                                 axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N     29         96         0           96     area_0Kto1K (S) 
      _RESP_BLOCK_GEN[2].RESP_BLOCK                                 axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AX    561       2180         0         2180     area_2Kto3K (S) 
        BR_ALLOC                                                    axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_P    254        894         0          894     area_0Kto1K (S) 
          ARB_TREE.BR_ARB_TREE                                      axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER    127        441         0          441     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3044      43        158         0          158     area_0Kto1K (S) 
            BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ  axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3046      41        156         0          156     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8         37         94         0           94     area_0Kto1K (S) 
            RR_REQ                                                  axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3072                  6         33         0           33     area_0Kto1K (S) 
        DW_ADDR_DEC                                                 axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2     134        672         0          672     area_0Kto1K (S) 
          MASTER_ID_FIFO                                            generic_fifo_DATA_WIDTH3_DATA_DEPTH8_4312             125        646         0          646     area_0Kto1K (S) 
            cg_cell                                                 cluster_clock_gating_4218                               3         12         0           12     area_0Kto1K (S) 
        BW_ALLOC                                                    axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_P    108        394         0          394     area_0Kto1K (S) 
          ARB_TREE.BW_ARB_TREE                                      axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3     21         67         0           67     area_0Kto1K (S) 
            RR_REQ                                                  axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3073                  6         33         0           33     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3051        7         16         0           16     area_0Kto1K (S) 
            BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ  axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3053        7         16         0           16     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_8           1          3         0            3     area_0Kto1K (S) 
        AW_ADDR_DEC                                                 axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N     36        123         0          123     area_0Kto1K (S) 
        AR_ADDR_DEC                                                 axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N     29         96         0           96     area_0Kto1K (S) 
      _RESP_BLOCK_GEN[1].RESP_BLOCK                                 axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AX    559       2178         0         2178     area_2Kto3K (S) 
        BR_ALLOC                                                    axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_P    251        891         0          891     area_0Kto1K (S) 
          ARB_TREE.BR_ARB_TREE                                      axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER    125        439         0          439     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3045      42        158         0          158     area_0Kto1K (S) 
            BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ  axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3047      40        155         0          155     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8_304     37         94         0           94     area_0Kto1K (S) 
            RR_REQ                                                  axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3074                  6         33         0           33     area_0Kto1K (S) 
        DW_ADDR_DEC                                                 axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2_    134        672         0          672     area_0Kto1K (S) 
          MASTER_ID_FIFO                                            generic_fifo_DATA_WIDTH3_DATA_DEPTH8_4313             125        646         0          646     area_0Kto1K (S) 
            cg_cell                                                 cluster_clock_gating_4219                               3         12         0           12     area_0Kto1K (S) 
        BW_ALLOC                                                    axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_P    108        394         0          394     area_0Kto1K (S) 
          ARB_TREE.BW_ARB_TREE                                      axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3     21         67         0           67     area_0Kto1K (S) 
            RR_REQ                                                  axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3075                  6         33         0           33     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3052        7         16         0           16     area_0Kto1K (S) 
            BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ  axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3054        7         16         0           16     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_8_3056      1          3         0            3     area_0Kto1K (S) 
        AW_ADDR_DEC                                                 axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N     36        123         0          123     area_0Kto1K (S) 
        AR_ADDR_DEC                                                 axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N     30         98         0           98     area_0Kto1K (S) 
      _REQ_BLOCK_GEN[2].REQ_BLOCK                                   axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI    434       1783         0         1783     area_1Kto2K (S) 
        DW_ALLOC                                                    axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEP    173        895         0          895     area_0Kto1K (S) 
          MASTER_ID_FIFO                                            generic_fifo_DATA_WIDTH5_DATA_DEPTH8_4315             116        644         0          644     area_0Kto1K (S) 
            cg_cell                                                 cluster_clock_gating_4220                               3         12         0           12     area_0Kto1K (S) 
          WRITE_DATA_MUX                                            axi_multiplexer_DATA_WIDTH38_N_IN3_3095                41        199         0          199     area_0Kto1K (S) 
        AW_ALLOCATOR                                                axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TAR    124        425         0          425     area_0Kto1K (S) 
          AW_ARB_TREE                                               axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER    119        412         0          412     area_0Kto1K (S) 
            BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ  axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3057      40        148         0          148     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_306     39        145         0          145     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17        34         86         0           86     area_0Kto1K (S) 
            RR_REQ                                                  axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3076                  6         33         0           33     area_0Kto1K (S) 
        AR_ALLOCATOR                                                axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TAR    117        409         0          409     area_0Kto1K (S) 
          AW_ARB_TREE                                               axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER    117        409         0          409     area_0Kto1K (S) 
            BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ  axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3058      39        147         0          147     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_306     39        145         0          145     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_30     33         84         0           84     area_0Kto1K (S) 
            RR_REQ                                                  axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3077                  6         33         0           33     area_0Kto1K (S) 
        BW_DECODER                                                  axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_308     10         27         0           27     area_0Kto1K (S) 
        BR_DECODER                                                  axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_308     10         27         0           27     area_0Kto1K (S) 
      _REQ_BLOCK_GEN[0].REQ_BLOCK                                   axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI    332       1436         0         1436     area_1Kto2K (S) 
        DW_ALLOC                                                    axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEP    180        917         0          917     area_0Kto1K (S) 
          MASTER_ID_FIFO                                            generic_fifo_DATA_WIDTH5_DATA_DEPTH8                  118        644         0          644     area_0Kto1K (S) 
            cg_cell                                                 cluster_clock_gating_4223                               3         12         0           12     area_0Kto1K (S) 
          WRITE_DATA_MUX                                            axi_multiplexer_DATA_WIDTH38_N_IN3                     46        220         0          220     area_0Kto1K (S) 
        AW_ALLOCATOR                                                axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TAR     69        240         0          240     area_0Kto1K (S) 
          AW_ARB_TREE                                               axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER     64        227         0          227     area_0Kto1K (S) 
            BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ  axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3061      22         79         0           79     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_306     21         75         0           75     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_30     15         39         0           39     area_0Kto1K (S) 
            RR_REQ                                                  axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3082                  6         33         0           33     area_0Kto1K (S) 
        AR_ALLOCATOR                                                axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TAR     63        225         0          225     area_0Kto1K (S) 
          AW_ARB_TREE                                               axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER     63        225         0          225     area_0Kto1K (S) 
            BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ  axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5           21         77         0           77     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1         21         75         0           75     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_30     15         39         0           39     area_0Kto1K (S) 
            RR_REQ                                                  axi_RR_Flag_Req_MAX_COUNT3_WIDTH2                       6         33         0           33     area_0Kto1K (S) 
        BW_DECODER                                                  axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2         10         28         0           28     area_0Kto1K (S) 
        BR_DECODER                                                  axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2         10         27         0           27     area_0Kto1K (S) 
      _REQ_BLOCK_GEN[1].REQ_BLOCK                                   axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI    326       1414         0         1414     area_1Kto2K (S) 
        DW_ALLOC                                                    axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEP    180        917         0          917     area_0Kto1K (S) 
          MASTER_ID_FIFO                                            generic_fifo_DATA_WIDTH5_DATA_DEPTH8_4316             118        644         0          644     area_0Kto1K (S) 
            cg_cell                                                 cluster_clock_gating_4221                               3         12         0           12     area_0Kto1K (S) 
          WRITE_DATA_MUX                                            axi_multiplexer_DATA_WIDTH38_N_IN3_3096                46        220         0          220     area_0Kto1K (S) 
        AW_ALLOCATOR                                                axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TAR     66        229         0          229     area_0Kto1K (S) 
          AW_ARB_TREE                                               axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER     61        216         0          216     area_0Kto1K (S) 
            BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ  axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3059      21         75         0           75     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_306     20         71         0           71     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_30     14         36         0           36     area_0Kto1K (S) 
            RR_REQ                                                  axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3078                  6         33         0           33     area_0Kto1K (S) 
        AR_ALLOCATOR                                                axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TAR     60        214         0          214     area_0Kto1K (S) 
          AW_ARB_TREE                                               axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER     60        214         0          214     area_0Kto1K (S) 
            BINARY_TREE.STAGE[0].INCR_VERT[0].LAST_NODE.FAN_IN_REQ  axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3060      20         73         0           73     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[0].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1_306     20         71         0           71     area_0Kto1K (S) 
            BINARY_TREE.STAGE[1].INCR_VERT[1].LEAF_NODES.FAN_IN_REQ axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17_30     14         36         0           36     area_0Kto1K (S) 
            RR_REQ                                                  axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3079                  6         33         0           33     area_0Kto1K (S) 
        BW_DECODER                                                  axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_309     10         28         0           28     area_0Kto1K (S) 
        BR_DECODER                                                  axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_308     10         27         0           27     area_0Kto1K (S) 
  clk_rst_gen_i                                                     clk_rst_gen                                             6         56         0           56     area_0Kto1K (S) 
    i_rst_gen_soc                                                   rstgen                                                  6         56         0           56     area_0Kto1K (S) 

 (S) = wireload was automatically selected
