Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Parameter3,FF_Value,Flow
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,445.43429844097994,catapult,CLB,7550,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,LUT,44285,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,FF,8971,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,DSP,0,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,BRAM,17.5,FF,8971,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,483.3252779120348,catapult,CLB,7137,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,LUT,42849,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,FF,8586,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,DSP,0,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,BRAM,17.5,FF,8586,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,501.00200400801606,catapult,CLB,7868,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,LUT,44499,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,FF,9256,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,DSP,0,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,BRAM,17.5,FF,9256,catapult_fpga_latency
Throughput,513.083632632119,catapult,CLB,7740,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,LUT,44030,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,FF,8952,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,DSP,0,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,BRAM,17.5,FF,8952,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,476.1904761904762,catapult,CLB,8025,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,LUT,44310,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,FF,8947,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,DSP,0,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,BRAM,17.5,FF,8947,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8736,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,622.2775357809584,catapult,CLB,8509,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,LUT,45946,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,FF,9848,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,DSP,0,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,BRAM,33.5,FF,9848,catapult_fpga_latency
Throughput,610.8735491753207,catapult,CLB,7845,FF,8925,catapult_fpga_latency
Throughput,610.8735491753207,catapult,LUT,43768,FF,8925,catapult_fpga_latency
Throughput,610.8735491753207,catapult,FF,8925,FF,8925,catapult_fpga_latency
Throughput,610.8735491753207,catapult,DSP,0,FF,8925,catapult_fpga_latency
Throughput,610.8735491753207,catapult,BRAM,17.5,FF,8925,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,754.1478129713424,catapult,CLB,7463,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,LUT,43134,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,742.9420505200594,catapult,CLB,7527,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,LUT,42877,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,FF,8628,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,DSP,0,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,BRAM,17.5,FF,8628,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,544.6623093681917,catapult,CLB,7974,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,LUT,43224,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,FF,8786,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,DSP,0,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,BRAM,17.5,FF,8786,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,563.3802816901408,catapult,CLB,7476,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,LUT,43269,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,FF,8778,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,DSP,0,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,BRAM,17.5,FF,8778,catapult_fpga_latency
Throughput,588.9281507656066,catapult,CLB,7036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,LUT,43036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,729.9270072992701,catapult,CLB,7988,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,LUT,45541,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,FF,9434,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,DSP,0,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,BRAM,33.5,FF,9434,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,704.2253521126761,catapult,CLB,7701,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,LUT,42942,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,685.4009595613434,catapult,CLB,7484,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,LUT,44564,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,FF,9280,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,DSP,0,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,BRAM,17.5,FF,9280,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,673.4006734006734,catapult,CLB,7087,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,LUT,42973,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,FF,8712,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,DSP,0,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,BRAM,17.5,FF,8712,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,768.6395080707148,catapult,CLB,7188,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,LUT,43144,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,7552,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,42905,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,764.5259938837921,catapult,CLB,7506,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,624.2197253433209,catapult,CLB,7463,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,LUT,43781,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,FF,8753,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,DSP,0,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,BRAM,17.5,FF,8753,catapult_fpga_latency
Throughput,560.5381165919282,catapult,CLB,9320,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,7679,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,45471,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,755.8578987150416,catapult,CLB,7385,FF,9031,catapult_fpga_latency
Throughput,755.8578987150416,catapult,LUT,44027,FF,9031,catapult_fpga_latency
Throughput,755.8578987150416,catapult,FF,9031,FF,9031,catapult_fpga_latency
Throughput,755.8578987150416,catapult,DSP,0,FF,9031,catapult_fpga_latency
Throughput,755.8578987150416,catapult,BRAM,17.5,FF,9031,catapult_fpga_latency
Throughput,754.7169811320755,catapult,CLB,7255,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,LUT,43299,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,FF,8821,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,DSP,0,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,BRAM,17.5,FF,8821,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7603,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42976,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8710,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8710,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,CLB,8060,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,LUT,43179,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,FF,8711,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,DSP,0,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,BRAM,17.5,FF,8711,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,7604,FF,8547,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,42767,FF,8547,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7935,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,44468,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9354,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9354,catapult_fpga_latency
Throughput,558.3472920156337,catapult,CLB,7088,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,LUT,42993,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,FF,8787,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,DSP,0,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,BRAM,17.5,FF,8787,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,686.8131868131868,catapult,CLB,7677,FF,9512,catapult_fpga_latency
Throughput,686.8131868131868,catapult,LUT,45937,FF,9512,catapult_fpga_latency
Throughput,686.8131868131868,catapult,FF,9512,FF,9512,catapult_fpga_latency
Throughput,686.8131868131868,catapult,DSP,0,FF,9512,catapult_fpga_latency
Throughput,686.8131868131868,catapult,BRAM,33.5,FF,9512,catapult_fpga_latency
Throughput,646.8305304010349,catapult,CLB,7389,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,LUT,44236,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,669.3440428380187,catapult,CLB,7956,FF,8879,catapult_fpga_latency
Throughput,669.3440428380187,catapult,LUT,43859,FF,8879,catapult_fpga_latency
Throughput,669.3440428380187,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,669.3440428380187,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,669.3440428380187,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,7110,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42926,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,1017.293997965412,catapult,CLB,7832,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,LUT,43928,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,FF,9052,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,DSP,0,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,BRAM,17.5,FF,9052,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,CLB,7775,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,LUT,43689,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,FF,8850,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,DSP,0,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,BRAM,17.5,FF,8850,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,CLB,7110,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,LUT,43069,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,FF,8727,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,DSP,0,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,BRAM,17.5,FF,8727,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,650.1950585175553,catapult,CLB,7379,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,LUT,44218,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,414.9377593360996,catapult,CLB,7056,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,LUT,43019,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,487.80487804878044,catapult,CLB,7435,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,LUT,42921,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,483.3252779120348,catapult,CLB,7137,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,LUT,42849,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,FF,8586,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,DSP,0,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,BRAM,17.5,FF,8586,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,501.00200400801606,catapult,CLB,7868,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,LUT,44499,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,FF,9256,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,DSP,0,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,BRAM,17.5,FF,9256,catapult_fpga_latency
Throughput,513.083632632119,catapult,CLB,7740,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,LUT,44030,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,FF,8952,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,DSP,0,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,BRAM,17.5,FF,8952,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,476.1904761904762,catapult,CLB,8025,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,LUT,44310,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,FF,8947,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,DSP,0,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,BRAM,17.5,FF,8947,catapult_fpga_latency
Throughput,489.4762604013705,catapult,CLB,7524,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,LUT,42804,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,FF,8576,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,DSP,0,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,BRAM,17.5,FF,8576,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,634.9206349206349,catapult,CLB,7085,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,LUT,42700,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,FF,8529,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,DSP,0,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,BRAM,17.5,FF,8529,catapult_fpga_latency
Throughput,622.2775357809584,catapult,CLB,8509,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,LUT,45946,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,FF,9848,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,DSP,0,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,BRAM,33.5,FF,9848,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,755.2870090634441,catapult,CLB,8151,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,LUT,45148,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,768.0491551459294,catapult,CLB,7465,FF,8677,catapult_fpga_latency
Throughput,768.0491551459294,catapult,LUT,43133,FF,8677,catapult_fpga_latency
Throughput,768.0491551459294,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,768.0491551459294,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,768.0491551459294,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,742.9420505200594,catapult,CLB,7527,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,LUT,42877,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,FF,8628,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,DSP,0,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,BRAM,17.5,FF,8628,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,544.6623093681917,catapult,CLB,7974,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,LUT,43224,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,FF,8786,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,DSP,0,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,BRAM,17.5,FF,8786,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,588.9281507656066,catapult,CLB,7036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,LUT,43036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,761.03500761035,catapult,CLB,7083,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,LUT,42721,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,531.9148936170213,catapult,CLB,7207,FF,8608,catapult_fpga_latency
Throughput,531.9148936170213,catapult,LUT,42884,FF,8608,catapult_fpga_latency
Throughput,531.9148936170213,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,531.9148936170213,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,531.9148936170213,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,625.0,catapult,CLB,7526,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,LUT,43681,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,FF,8973,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,DSP,0,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,BRAM,17.5,FF,8973,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,673.4006734006734,catapult,CLB,7087,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,LUT,42973,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,FF,8712,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,DSP,0,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,BRAM,17.5,FF,8712,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,7552,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,42905,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,764.5259938837921,catapult,CLB,7506,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,610.5006105006105,catapult,CLB,7656,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,LUT,42887,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,FF,8658,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,DSP,0,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,BRAM,17.5,FF,8658,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,624.2197253433209,catapult,CLB,7463,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,LUT,43781,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,FF,8753,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,DSP,0,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,BRAM,17.5,FF,8753,catapult_fpga_latency
Throughput,560.5381165919282,catapult,CLB,9320,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,7679,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,45471,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7769,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,44331,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,9029,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,9029,catapult_fpga_latency
Throughput,754.7169811320755,catapult,CLB,7255,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,LUT,43299,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,FF,8821,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,DSP,0,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,BRAM,17.5,FF,8821,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7603,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42976,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8710,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8710,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,794.2811755361398,catapult,CLB,7439,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,LUT,42745,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,FF,8593,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,DSP,0,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,BRAM,17.5,FF,8593,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,978.4735812133073,catapult,CLB,7797,FF,8892,catapult_fpga_latency
Throughput,978.4735812133073,catapult,LUT,43662,FF,8892,catapult_fpga_latency
Throughput,978.4735812133073,catapult,FF,8892,FF,8892,catapult_fpga_latency
Throughput,978.4735812133073,catapult,DSP,0,FF,8892,catapult_fpga_latency
Throughput,978.4735812133073,catapult,BRAM,17.5,FF,8892,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7935,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,44468,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9354,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9354,catapult_fpga_latency
Throughput,587.8894767783656,catapult,CLB,7600,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,LUT,43664,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,FF,8878,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,DSP,0,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,BRAM,17.5,FF,8878,catapult_fpga_latency
Throughput,558.3472920156337,catapult,CLB,7088,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,LUT,42993,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,FF,8787,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,DSP,0,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,BRAM,17.5,FF,8787,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,672.0430107526882,catapult,CLB,7677,FF,9512,catapult_fpga_latency
Throughput,672.0430107526882,catapult,LUT,45933,FF,9512,catapult_fpga_latency
Throughput,672.0430107526882,catapult,FF,9512,FF,9512,catapult_fpga_latency
Throughput,672.0430107526882,catapult,DSP,0,FF,9512,catapult_fpga_latency
Throughput,672.0430107526882,catapult,BRAM,33.5,FF,9512,catapult_fpga_latency
Throughput,646.8305304010349,catapult,CLB,7389,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,LUT,44236,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,618.0469715698392,catapult,CLB,7953,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,LUT,43860,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,7110,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42926,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,668.8963210702341,catapult,CLB,7308,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,LUT,42860,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,FF,8681,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,DSP,0,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,BRAM,17.5,FF,8681,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1017.293997965412,catapult,CLB,7832,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,LUT,43928,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,FF,9052,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,DSP,0,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,BRAM,17.5,FF,9052,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,CLB,7775,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,LUT,43689,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,FF,8850,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,DSP,0,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,BRAM,17.5,FF,8850,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,CLB,7110,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,LUT,43069,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,FF,8727,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,DSP,0,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,BRAM,17.5,FF,8727,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,570.4506560182544,catapult,CLB,9989,FF,10045,catapult_fpga_latency
Throughput,570.4506560182544,catapult,LUT,56161,FF,10045,catapult_fpga_latency
Throughput,570.4506560182544,catapult,FF,10045,FF,10045,catapult_fpga_latency
Throughput,570.4506560182544,catapult,DSP,0,FF,10045,catapult_fpga_latency
Throughput,570.4506560182544,catapult,BRAM,33.5,FF,10045,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,650.1950585175553,catapult,CLB,7379,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,LUT,44218,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,445.43429844097994,catapult,CLB,7550,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,LUT,44285,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,FF,8971,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,DSP,0,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,BRAM,17.5,FF,8971,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,487.80487804878044,catapult,CLB,7435,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,LUT,42921,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,483.3252779120348,catapult,CLB,7137,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,LUT,42849,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,FF,8586,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,DSP,0,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,BRAM,17.5,FF,8586,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,501.00200400801606,catapult,CLB,7868,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,LUT,44499,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,FF,9256,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,DSP,0,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,BRAM,17.5,FF,9256,catapult_fpga_latency
Throughput,519.4805194805194,catapult,CLB,7059,FF,8688,catapult_fpga_latency
Throughput,519.4805194805194,catapult,LUT,42977,FF,8688,catapult_fpga_latency
Throughput,519.4805194805194,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,519.4805194805194,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,519.4805194805194,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,476.1904761904762,catapult,CLB,8025,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,LUT,44310,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,FF,8947,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,DSP,0,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,BRAM,17.5,FF,8947,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8736,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,622.2775357809584,catapult,CLB,8509,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,LUT,45946,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,FF,9848,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,DSP,0,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,BRAM,33.5,FF,9848,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,754.1478129713424,catapult,CLB,7463,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,LUT,43134,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,742.9420505200594,catapult,CLB,7527,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,LUT,42877,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,FF,8628,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,DSP,0,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,BRAM,17.5,FF,8628,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,544.6623093681917,catapult,CLB,7974,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,LUT,43224,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,FF,8786,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,DSP,0,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,BRAM,17.5,FF,8786,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,729.9270072992701,catapult,CLB,7988,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,LUT,45541,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,FF,9434,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,DSP,0,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,BRAM,33.5,FF,9434,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,722.0216606498195,catapult,CLB,7747,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,LUT,43678,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,FF,8801,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,DSP,0,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,BRAM,17.5,FF,8801,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,739.0983000739099,catapult,CLB,8146,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,LUT,46093,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,FF,9502,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,DSP,0,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,BRAM,33.5,FF,9502,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,768.6395080707148,catapult,CLB,7188,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,LUT,43144,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,7552,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,42905,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,771.0100231303007,catapult,CLB,7503,FF,8659,catapult_fpga_latency
Throughput,771.0100231303007,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,771.0100231303007,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,771.0100231303007,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,771.0100231303007,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,610.5006105006105,catapult,CLB,7656,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,LUT,42887,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,FF,8658,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,DSP,0,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,BRAM,17.5,FF,8658,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,625.0,catapult,CLB,7699,FF,9849,catapult_fpga_latency
Throughput,625.0,catapult,LUT,46528,FF,9849,catapult_fpga_latency
Throughput,625.0,catapult,FF,9849,FF,9849,catapult_fpga_latency
Throughput,625.0,catapult,DSP,0,FF,9849,catapult_fpga_latency
Throughput,625.0,catapult,BRAM,33.5,FF,9849,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,560.5381165919282,catapult,CLB,9320,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,7679,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,45471,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7769,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,44331,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,9029,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,9029,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7935,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,44468,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9354,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9354,catapult_fpga_latency
Throughput,587.8894767783656,catapult,CLB,7600,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,LUT,43664,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,FF,8878,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,DSP,0,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,BRAM,17.5,FF,8878,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,646.8305304010349,catapult,CLB,7389,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,LUT,44236,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,618.0469715698392,catapult,CLB,7953,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,LUT,43860,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,7110,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42926,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,CLB,7110,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,LUT,43069,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,FF,8727,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,DSP,0,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,BRAM,17.5,FF,8727,catapult_fpga_latency
Throughput,1053.7407797681772,catapult,CLB,7848,FF,8652,catapult_fpga_latency
Throughput,1053.7407797681772,catapult,LUT,42875,FF,8652,catapult_fpga_latency
Throughput,1053.7407797681772,catapult,FF,8652,FF,8652,catapult_fpga_latency
Throughput,1053.7407797681772,catapult,DSP,0,FF,8652,catapult_fpga_latency
Throughput,1053.7407797681772,catapult,BRAM,17.5,FF,8652,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,656.1679790026246,catapult,CLB,7490,FF,9077,catapult_fpga_latency
Throughput,656.1679790026246,catapult,LUT,44959,FF,9077,catapult_fpga_latency
Throughput,656.1679790026246,catapult,FF,9077,FF,9077,catapult_fpga_latency
Throughput,656.1679790026246,catapult,DSP,0,FF,9077,catapult_fpga_latency
Throughput,656.1679790026246,catapult,BRAM,17.5,FF,9077,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,650.1950585175553,catapult,CLB,7379,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,LUT,44218,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,487.80487804878044,catapult,CLB,7435,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,LUT,42921,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,519.7505197505197,catapult,CLB,7892,FF,9256,catapult_fpga_latency
Throughput,519.7505197505197,catapult,LUT,44500,FF,9256,catapult_fpga_latency
Throughput,519.7505197505197,catapult,FF,9256,FF,9256,catapult_fpga_latency
Throughput,519.7505197505197,catapult,DSP,0,FF,9256,catapult_fpga_latency
Throughput,519.7505197505197,catapult,BRAM,17.5,FF,9256,catapult_fpga_latency
Throughput,513.083632632119,catapult,CLB,7740,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,LUT,44030,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,FF,8952,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,DSP,0,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,BRAM,17.5,FF,8952,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8736,catapult_fpga_latency
Throughput,489.4762604013705,catapult,CLB,7524,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,LUT,42804,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,FF,8576,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,DSP,0,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,BRAM,17.5,FF,8576,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,622.2775357809584,catapult,CLB,8509,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,LUT,45946,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,FF,9848,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,DSP,0,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,BRAM,33.5,FF,9848,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,768.0491551459294,catapult,CLB,7465,FF,8677,catapult_fpga_latency
Throughput,768.0491551459294,catapult,LUT,43133,FF,8677,catapult_fpga_latency
Throughput,768.0491551459294,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,768.0491551459294,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,768.0491551459294,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,544.6623093681917,catapult,CLB,7974,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,LUT,43224,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,FF,8786,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,DSP,0,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,BRAM,17.5,FF,8786,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,563.3802816901408,catapult,CLB,7476,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,LUT,43269,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,FF,8778,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,DSP,0,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,BRAM,17.5,FF,8778,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,729.9270072992701,catapult,CLB,7988,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,LUT,45541,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,FF,9434,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,DSP,0,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,BRAM,33.5,FF,9434,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,704.2253521126761,catapult,CLB,7701,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,LUT,42942,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,673.4006734006734,catapult,CLB,7087,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,LUT,42973,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,FF,8712,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,DSP,0,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,BRAM,17.5,FF,8712,catapult_fpga_latency
Throughput,676.1325219743069,catapult,CLB,7405,FF,8690,catapult_fpga_latency
Throughput,676.1325219743069,catapult,LUT,44000,FF,8690,catapult_fpga_latency
Throughput,676.1325219743069,catapult,FF,8690,FF,8690,catapult_fpga_latency
Throughput,676.1325219743069,catapult,DSP,0,FF,8690,catapult_fpga_latency
Throughput,676.1325219743069,catapult,BRAM,17.5,FF,8690,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,712.7583749109052,catapult,CLB,7661,FF,8845,catapult_fpga_latency
Throughput,712.7583749109052,catapult,LUT,43491,FF,8845,catapult_fpga_latency
Throughput,712.7583749109052,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,712.7583749109052,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,712.7583749109052,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,768.6395080707148,catapult,CLB,7188,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,LUT,43144,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,703.7297677691766,catapult,CLB,7567,FF,8677,catapult_fpga_latency
Throughput,703.7297677691766,catapult,LUT,42904,FF,8677,catapult_fpga_latency
Throughput,703.7297677691766,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,703.7297677691766,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,703.7297677691766,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,764.5259938837921,catapult,CLB,7506,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,560.5381165919282,catapult,CLB,9320,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7769,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,44331,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,9029,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,9029,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7603,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42976,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8710,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8710,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,CLB,8060,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,LUT,43179,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,FF,8711,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,DSP,0,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,BRAM,17.5,FF,8711,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1075.268817204301,catapult,CLB,7604,FF,8547,catapult_fpga_latency
Throughput,1075.268817204301,catapult,LUT,42767,FF,8547,catapult_fpga_latency
Throughput,1075.268817204301,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1075.268817204301,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1075.268817204301,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7935,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,44468,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9354,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9354,catapult_fpga_latency
Throughput,558.3472920156337,catapult,CLB,7088,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,LUT,42993,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,FF,8787,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,DSP,0,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,BRAM,17.5,FF,8787,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7262,FF,8763,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,42924,FF,8763,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8763,FF,8763,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8763,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8763,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,646.8305304010349,catapult,CLB,7389,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,LUT,44236,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,668.8963210702341,catapult,CLB,7308,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,LUT,42860,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,FF,8681,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,DSP,0,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,BRAM,17.5,FF,8681,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,CLB,7775,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,LUT,43689,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,FF,8850,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,DSP,0,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,BRAM,17.5,FF,8850,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,CLB,7110,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,LUT,43069,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,FF,8727,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,DSP,0,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,BRAM,17.5,FF,8727,catapult_fpga_latency
Throughput,1053.7407797681772,catapult,CLB,7848,FF,8652,catapult_fpga_latency
Throughput,1053.7407797681772,catapult,LUT,42875,FF,8652,catapult_fpga_latency
Throughput,1053.7407797681772,catapult,FF,8652,FF,8652,catapult_fpga_latency
Throughput,1053.7407797681772,catapult,DSP,0,FF,8652,catapult_fpga_latency
Throughput,1053.7407797681772,catapult,BRAM,17.5,FF,8652,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,570.4506560182544,catapult,CLB,9989,FF,10045,catapult_fpga_latency
Throughput,570.4506560182544,catapult,LUT,56161,FF,10045,catapult_fpga_latency
Throughput,570.4506560182544,catapult,FF,10045,FF,10045,catapult_fpga_latency
Throughput,570.4506560182544,catapult,DSP,0,FF,10045,catapult_fpga_latency
Throughput,570.4506560182544,catapult,BRAM,33.5,FF,10045,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,650.1950585175553,catapult,CLB,7379,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,LUT,44218,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,445.43429844097994,catapult,CLB,7550,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,LUT,44285,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,FF,8971,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,DSP,0,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,BRAM,17.5,FF,8971,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,483.3252779120348,catapult,CLB,7137,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,LUT,42849,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,FF,8586,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,DSP,0,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,BRAM,17.5,FF,8586,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,501.00200400801606,catapult,CLB,7868,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,LUT,44499,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,FF,9256,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,DSP,0,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,BRAM,17.5,FF,9256,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,476.1904761904762,catapult,CLB,8025,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,LUT,44310,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,FF,8947,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,DSP,0,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,BRAM,17.5,FF,8947,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8736,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,548.847420417124,catapult,CLB,7261,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,LUT,42954,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,622.2775357809584,catapult,CLB,8509,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,LUT,45946,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,FF,9848,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,DSP,0,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,BRAM,33.5,FF,9848,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,755.2870090634441,catapult,CLB,8151,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,LUT,45148,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,754.1478129713424,catapult,CLB,7463,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,LUT,43134,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,742.9420505200594,catapult,CLB,7527,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,LUT,42877,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,FF,8628,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,DSP,0,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,BRAM,17.5,FF,8628,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,569.4760820045558,catapult,CLB,8008,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,LUT,45006,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,FF,9414,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,DSP,0,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,BRAM,33.5,FF,9414,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,543.1830526887561,catapult,CLB,7128,FF,8559,catapult_fpga_latency
Throughput,543.1830526887561,catapult,LUT,42754,FF,8559,catapult_fpga_latency
Throughput,543.1830526887561,catapult,FF,8559,FF,8559,catapult_fpga_latency
Throughput,543.1830526887561,catapult,DSP,0,FF,8559,catapult_fpga_latency
Throughput,543.1830526887561,catapult,BRAM,17.5,FF,8559,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,722.0216606498195,catapult,CLB,7747,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,LUT,43678,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,FF,8801,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,DSP,0,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,BRAM,17.5,FF,8801,catapult_fpga_latency
Throughput,746.8259895444362,catapult,CLB,7094,FF,8625,catapult_fpga_latency
Throughput,746.8259895444362,catapult,LUT,42721,FF,8625,catapult_fpga_latency
Throughput,746.8259895444362,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,746.8259895444362,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,746.8259895444362,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,696.3788300835655,catapult,CLB,7370,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,LUT,42653,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,FF,8599,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,DSP,0,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,BRAM,17.5,FF,8599,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,685.4009595613434,catapult,CLB,7484,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,LUT,44564,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,FF,9280,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,DSP,0,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,BRAM,17.5,FF,9280,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,673.4006734006734,catapult,CLB,7087,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,LUT,42973,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,FF,8712,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,DSP,0,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,BRAM,17.5,FF,8712,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,739.0983000739099,catapult,CLB,8146,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,LUT,46093,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,FF,9502,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,DSP,0,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,BRAM,33.5,FF,9502,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,768.6395080707148,catapult,CLB,7188,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,LUT,43144,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,7552,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,42905,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,764.5259938837921,catapult,CLB,7506,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,604.2296072507553,catapult,CLB,7117,FF,8738,catapult_fpga_latency
Throughput,604.2296072507553,catapult,LUT,43153,FF,8738,catapult_fpga_latency
Throughput,604.2296072507553,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,604.2296072507553,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,604.2296072507553,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,610.5006105006105,catapult,CLB,7656,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,LUT,42887,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,FF,8658,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,DSP,0,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,BRAM,17.5,FF,8658,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,624.2197253433209,catapult,CLB,7463,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,LUT,43781,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,FF,8753,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,DSP,0,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,BRAM,17.5,FF,8753,catapult_fpga_latency
Throughput,560.5381165919282,catapult,CLB,9320,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,7679,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,45471,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7769,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,44331,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,9029,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,9029,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,CLB,8060,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,LUT,43179,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,FF,8711,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,DSP,0,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,BRAM,17.5,FF,8711,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7935,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,44468,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9354,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9354,catapult_fpga_latency
Throughput,558.3472920156337,catapult,CLB,7088,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,LUT,42993,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,FF,8787,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,DSP,0,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,BRAM,17.5,FF,8787,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,646.8305304010349,catapult,CLB,7389,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,LUT,44236,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,618.0469715698392,catapult,CLB,7953,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,LUT,43860,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7135,FF,8756,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,43156,FF,8756,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8756,FF,8756,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8756,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8756,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,7110,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42926,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,668.8963210702341,catapult,CLB,7308,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,LUT,42860,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,FF,8681,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,DSP,0,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,BRAM,17.5,FF,8681,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1069.51871657754,catapult,CLB,7657,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,LUT,45464,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,FF,9506,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,DSP,0,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,BRAM,33.5,FF,9506,catapult_fpga_latency
Throughput,1017.293997965412,catapult,CLB,7832,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,LUT,43928,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,FF,9052,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,DSP,0,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,BRAM,17.5,FF,9052,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,CLB,7775,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,LUT,43689,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,FF,8850,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,DSP,0,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,BRAM,17.5,FF,8850,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,660.5019815059445,catapult,CLB,7490,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,LUT,44959,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,FF,9077,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,DSP,0,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,BRAM,17.5,FF,9077,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,650.1950585175553,catapult,CLB,7379,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,LUT,44218,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,487.80487804878044,catapult,CLB,7435,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,LUT,42921,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,483.3252779120348,catapult,CLB,7137,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,LUT,42849,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,FF,8586,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,DSP,0,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,BRAM,17.5,FF,8586,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,501.00200400801606,catapult,CLB,7868,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,LUT,44499,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,FF,9256,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,DSP,0,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,BRAM,17.5,FF,9256,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8736,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,634.9206349206349,catapult,CLB,7085,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,LUT,42700,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,FF,8529,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,DSP,0,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,BRAM,17.5,FF,8529,catapult_fpga_latency
Throughput,563.6978579481398,catapult,CLB,7987,FF,9242,catapult_fpga_latency
Throughput,563.6978579481398,catapult,LUT,45028,FF,9242,catapult_fpga_latency
Throughput,563.6978579481398,catapult,FF,9242,FF,9242,catapult_fpga_latency
Throughput,563.6978579481398,catapult,DSP,0,FF,9242,catapult_fpga_latency
Throughput,563.6978579481398,catapult,BRAM,17.5,FF,9242,catapult_fpga_latency
Throughput,630.9148264984227,catapult,CLB,7064,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,LUT,42978,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,FF,8667,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,DSP,0,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,BRAM,17.5,FF,8667,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,754.1478129713424,catapult,CLB,7463,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,LUT,43134,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,742.9420505200594,catapult,CLB,7527,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,LUT,42877,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,FF,8628,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,DSP,0,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,BRAM,17.5,FF,8628,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,569.4760820045558,catapult,CLB,8008,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,LUT,45006,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,FF,9414,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,DSP,0,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,BRAM,33.5,FF,9414,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,544.6623093681917,catapult,CLB,7974,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,LUT,43224,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,FF,8786,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,DSP,0,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,BRAM,17.5,FF,8786,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,588.9281507656066,catapult,CLB,7036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,LUT,43036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,8067,FF,8673,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,42982,FF,8673,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,729.9270072992701,catapult,CLB,7988,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,LUT,45541,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,FF,9434,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,DSP,0,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,BRAM,33.5,FF,9434,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,704.2253521126761,catapult,CLB,7701,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,LUT,42942,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,696.3788300835655,catapult,CLB,7370,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,LUT,42653,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,FF,8599,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,DSP,0,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,BRAM,17.5,FF,8599,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,685.4009595613434,catapult,CLB,7484,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,LUT,44564,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,FF,9280,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,DSP,0,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,BRAM,17.5,FF,9280,catapult_fpga_latency
Throughput,625.0,catapult,CLB,7526,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,LUT,43681,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,FF,8973,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,DSP,0,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,BRAM,17.5,FF,8973,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,673.4006734006734,catapult,CLB,7087,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,LUT,42973,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,FF,8712,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,DSP,0,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,BRAM,17.5,FF,8712,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,739.0983000739099,catapult,CLB,8146,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,LUT,46093,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,FF,9502,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,DSP,0,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,BRAM,33.5,FF,9502,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,768.6395080707148,catapult,CLB,7188,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,LUT,43144,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,7552,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,42905,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,764.5259938837921,catapult,CLB,7506,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,610.5006105006105,catapult,CLB,7656,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,LUT,42887,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,FF,8658,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,DSP,0,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,BRAM,17.5,FF,8658,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,560.5381165919282,catapult,CLB,9320,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,7679,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,45471,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7769,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,44331,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,9029,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,9029,catapult_fpga_latency
Throughput,754.7169811320755,catapult,CLB,7255,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,LUT,43299,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,FF,8821,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,DSP,0,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,BRAM,17.5,FF,8821,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7603,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42976,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8710,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8710,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,794.2811755361398,catapult,CLB,7439,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,LUT,42745,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,FF,8593,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,DSP,0,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,BRAM,17.5,FF,8593,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,CLB,8060,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,LUT,43179,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,FF,8711,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,DSP,0,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,BRAM,17.5,FF,8711,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,606.7961165048544,catapult,CLB,7941,FF,9354,catapult_fpga_latency
Throughput,606.7961165048544,catapult,LUT,44467,FF,9354,catapult_fpga_latency
Throughput,606.7961165048544,catapult,FF,9354,FF,9354,catapult_fpga_latency
Throughput,606.7961165048544,catapult,DSP,0,FF,9354,catapult_fpga_latency
Throughput,606.7961165048544,catapult,BRAM,17.5,FF,9354,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7262,FF,8763,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,42924,FF,8763,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8763,FF,8763,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8763,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8763,catapult_fpga_latency
Throughput,646.8305304010349,catapult,CLB,7389,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,LUT,44236,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,618.0469715698392,catapult,CLB,7953,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,LUT,43860,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1069.51871657754,catapult,CLB,7657,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,LUT,45464,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,FF,9506,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,DSP,0,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,BRAM,33.5,FF,9506,catapult_fpga_latency
Throughput,1017.293997965412,catapult,CLB,7832,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,LUT,43928,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,FF,9052,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,DSP,0,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,BRAM,17.5,FF,9052,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,CLB,7110,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,LUT,43069,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,FF,8727,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,DSP,0,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,BRAM,17.5,FF,8727,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,648.9292667099286,catapult,CLB,7390,FF,8816,catapult_fpga_latency
Throughput,648.9292667099286,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,648.9292667099286,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,648.9292667099286,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,648.9292667099286,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,650.1950585175553,catapult,CLB,7379,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,LUT,44218,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,414.9377593360996,catapult,CLB,7056,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,LUT,43019,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,487.80487804878044,catapult,CLB,7435,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,LUT,42921,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,483.3252779120348,catapult,CLB,7137,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,LUT,42849,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,FF,8586,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,DSP,0,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,BRAM,17.5,FF,8586,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,501.00200400801606,catapult,CLB,7868,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,LUT,44499,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,FF,9256,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,DSP,0,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,BRAM,17.5,FF,9256,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8736,catapult_fpga_latency
Throughput,509.1649694501018,catapult,CLB,7639,FF,8620,catapult_fpga_latency
Throughput,509.1649694501018,catapult,LUT,43041,FF,8620,catapult_fpga_latency
Throughput,509.1649694501018,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,509.1649694501018,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,509.1649694501018,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,489.4762604013705,catapult,CLB,7524,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,LUT,42804,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,FF,8576,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,DSP,0,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,BRAM,17.5,FF,8576,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,634.9206349206349,catapult,CLB,7085,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,LUT,42700,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,FF,8529,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,DSP,0,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,BRAM,17.5,FF,8529,catapult_fpga_latency
Throughput,610.8735491753207,catapult,CLB,7845,FF,8925,catapult_fpga_latency
Throughput,610.8735491753207,catapult,LUT,43768,FF,8925,catapult_fpga_latency
Throughput,610.8735491753207,catapult,FF,8925,FF,8925,catapult_fpga_latency
Throughput,610.8735491753207,catapult,DSP,0,FF,8925,catapult_fpga_latency
Throughput,610.8735491753207,catapult,BRAM,17.5,FF,8925,catapult_fpga_latency
Throughput,630.9148264984227,catapult,CLB,7064,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,LUT,42978,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,FF,8667,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,DSP,0,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,BRAM,17.5,FF,8667,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,754.1478129713424,catapult,CLB,7463,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,LUT,43134,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,544.6623093681917,catapult,CLB,7974,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,LUT,43224,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,FF,8786,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,DSP,0,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,BRAM,17.5,FF,8786,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,563.3802816901408,catapult,CLB,7476,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,LUT,43269,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,FF,8778,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,DSP,0,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,BRAM,17.5,FF,8778,catapult_fpga_latency
Throughput,588.9281507656066,catapult,CLB,7036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,LUT,43036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,761.03500761035,catapult,CLB,7083,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,LUT,42721,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,696.3788300835655,catapult,CLB,7370,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,LUT,42653,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,FF,8599,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,DSP,0,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,BRAM,17.5,FF,8599,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,564.652738565782,catapult,CLB,8148,FF,8993,catapult_fpga_latency
Throughput,564.652738565782,catapult,LUT,43800,FF,8993,catapult_fpga_latency
Throughput,564.652738565782,catapult,FF,8993,FF,8993,catapult_fpga_latency
Throughput,564.652738565782,catapult,DSP,0,FF,8993,catapult_fpga_latency
Throughput,564.652738565782,catapult,BRAM,17.5,FF,8993,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,673.4006734006734,catapult,CLB,7087,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,LUT,42973,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,FF,8712,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,DSP,0,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,BRAM,17.5,FF,8712,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,739.0983000739099,catapult,CLB,8146,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,LUT,46093,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,FF,9502,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,DSP,0,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,BRAM,33.5,FF,9502,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,768.6395080707148,catapult,CLB,7188,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,LUT,43144,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,7552,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,42905,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,764.5259938837921,catapult,CLB,7506,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,559.9104143337066,catapult,CLB,9322,FF,8668,catapult_fpga_latency
Throughput,559.9104143337066,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,559.9104143337066,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,559.9104143337066,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,559.9104143337066,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,7679,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,45471,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,755.8578987150416,catapult,CLB,7385,FF,9031,catapult_fpga_latency
Throughput,755.8578987150416,catapult,LUT,44027,FF,9031,catapult_fpga_latency
Throughput,755.8578987150416,catapult,FF,9031,FF,9031,catapult_fpga_latency
Throughput,755.8578987150416,catapult,DSP,0,FF,9031,catapult_fpga_latency
Throughput,755.8578987150416,catapult,BRAM,17.5,FF,9031,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7603,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42976,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8710,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8710,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,CLB,8060,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,LUT,43179,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,FF,8711,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,DSP,0,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,BRAM,17.5,FF,8711,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,600.2400960384153,catapult,CLB,7265,FF,9048,catapult_fpga_latency
Throughput,600.2400960384153,catapult,LUT,43599,FF,9048,catapult_fpga_latency
Throughput,600.2400960384153,catapult,FF,9048,FF,9048,catapult_fpga_latency
Throughput,600.2400960384153,catapult,DSP,0,FF,9048,catapult_fpga_latency
Throughput,600.2400960384153,catapult,BRAM,17.5,FF,9048,catapult_fpga_latency
Throughput,558.3472920156337,catapult,CLB,7088,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,LUT,42993,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,FF,8787,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,DSP,0,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,BRAM,17.5,FF,8787,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,646.8305304010349,catapult,CLB,7389,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,LUT,44236,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,618.0469715698392,catapult,CLB,7953,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,LUT,43860,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1017.293997965412,catapult,CLB,7832,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,LUT,43928,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,FF,9052,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,DSP,0,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,BRAM,17.5,FF,9052,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,CLB,7775,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,LUT,43689,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,FF,8850,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,DSP,0,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,BRAM,17.5,FF,8850,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,CLB,7110,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,LUT,43069,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,FF,8727,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,DSP,0,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,BRAM,17.5,FF,8727,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,632.1112515802781,catapult,CLB,7395,FF,8792,catapult_fpga_latency
Throughput,632.1112515802781,catapult,LUT,44216,FF,8792,catapult_fpga_latency
Throughput,632.1112515802781,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,632.1112515802781,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,632.1112515802781,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,445.43429844097994,catapult,CLB,7550,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,LUT,44285,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,FF,8971,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,DSP,0,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,BRAM,17.5,FF,8971,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,478.9272030651341,catapult,CLB,7150,FF,8586,catapult_fpga_latency
Throughput,478.9272030651341,catapult,LUT,42850,FF,8586,catapult_fpga_latency
Throughput,478.9272030651341,catapult,FF,8586,FF,8586,catapult_fpga_latency
Throughput,478.9272030651341,catapult,DSP,0,FF,8586,catapult_fpga_latency
Throughput,478.9272030651341,catapult,BRAM,17.5,FF,8586,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,501.00200400801606,catapult,CLB,7868,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,LUT,44499,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,FF,9256,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,DSP,0,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,BRAM,17.5,FF,9256,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8736,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,754.1478129713424,catapult,CLB,7463,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,LUT,43134,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,742.9420505200594,catapult,CLB,7527,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,LUT,42877,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,FF,8628,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,DSP,0,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,BRAM,17.5,FF,8628,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,588.9281507656066,catapult,CLB,7036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,LUT,43036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,704.2253521126761,catapult,CLB,7701,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,LUT,42942,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,569.1519635742743,catapult,CLB,7621,FF,8780,catapult_fpga_latency
Throughput,569.1519635742743,catapult,LUT,43221,FF,8780,catapult_fpga_latency
Throughput,569.1519635742743,catapult,FF,8780,FF,8780,catapult_fpga_latency
Throughput,569.1519635742743,catapult,DSP,0,FF,8780,catapult_fpga_latency
Throughput,569.1519635742743,catapult,BRAM,17.5,FF,8780,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,673.4006734006734,catapult,CLB,7087,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,LUT,42973,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,FF,8712,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,DSP,0,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,BRAM,17.5,FF,8712,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,739.0983000739099,catapult,CLB,8146,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,LUT,46093,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,FF,9502,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,DSP,0,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,BRAM,33.5,FF,9502,catapult_fpga_latency
Throughput,751.3148009015778,catapult,CLB,7422,FF,9059,catapult_fpga_latency
Throughput,751.3148009015778,catapult,LUT,44291,FF,9059,catapult_fpga_latency
Throughput,751.3148009015778,catapult,FF,9059,FF,9059,catapult_fpga_latency
Throughput,751.3148009015778,catapult,DSP,0,FF,9059,catapult_fpga_latency
Throughput,751.3148009015778,catapult,BRAM,17.5,FF,9059,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,768.6395080707148,catapult,CLB,7188,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,LUT,43144,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,7552,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,42905,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,764.5259938837921,catapult,CLB,7506,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,610.5006105006105,catapult,CLB,7656,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,LUT,42887,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,FF,8658,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,DSP,0,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,BRAM,17.5,FF,8658,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,624.2197253433209,catapult,CLB,7463,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,LUT,43781,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,FF,8753,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,DSP,0,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,BRAM,17.5,FF,8753,catapult_fpga_latency
Throughput,560.5381165919282,catapult,CLB,9320,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,7679,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,45471,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7769,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,44331,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,9029,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,9029,catapult_fpga_latency
Throughput,754.7169811320755,catapult,CLB,7255,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,LUT,43299,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,FF,8821,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,DSP,0,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,BRAM,17.5,FF,8821,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7603,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42976,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8710,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8710,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,CLB,8060,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,LUT,43179,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,FF,8711,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,DSP,0,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,BRAM,17.5,FF,8711,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7935,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,44468,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9354,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9354,catapult_fpga_latency
Throughput,558.3472920156337,catapult,CLB,7088,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,LUT,42993,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,FF,8787,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,DSP,0,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,BRAM,17.5,FF,8787,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,646.8305304010349,catapult,CLB,7389,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,LUT,44236,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,618.0469715698392,catapult,CLB,7953,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,LUT,43860,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,660.5019815059445,catapult,CLB,7144,FF,8756,catapult_fpga_latency
Throughput,660.5019815059445,catapult,LUT,43156,FF,8756,catapult_fpga_latency
Throughput,660.5019815059445,catapult,FF,8756,FF,8756,catapult_fpga_latency
Throughput,660.5019815059445,catapult,DSP,0,FF,8756,catapult_fpga_latency
Throughput,660.5019815059445,catapult,BRAM,17.5,FF,8756,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,7110,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42926,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,668.8963210702341,catapult,CLB,7308,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,LUT,42860,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,FF,8681,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,DSP,0,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,BRAM,17.5,FF,8681,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1017.293997965412,catapult,CLB,7832,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,LUT,43928,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,FF,9052,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,DSP,0,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,BRAM,17.5,FF,9052,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,CLB,7110,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,LUT,43069,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,FF,8727,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,DSP,0,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,BRAM,17.5,FF,8727,catapult_fpga_latency
Throughput,1042.752867570386,catapult,CLB,6994,FF,8678,catapult_fpga_latency
Throughput,1042.752867570386,catapult,LUT,42997,FF,8678,catapult_fpga_latency
Throughput,1042.752867570386,catapult,FF,8678,FF,8678,catapult_fpga_latency
Throughput,1042.752867570386,catapult,DSP,0,FF,8678,catapult_fpga_latency
Throughput,1042.752867570386,catapult,BRAM,17.5,FF,8678,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,650.1950585175553,catapult,CLB,7379,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,LUT,44218,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,445.43429844097994,catapult,CLB,7550,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,LUT,44285,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,FF,8971,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,DSP,0,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,BRAM,17.5,FF,8971,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,517.8663904712585,catapult,CLB,7634,FF,9379,catapult_fpga_latency
Throughput,517.8663904712585,catapult,LUT,45006,FF,9379,catapult_fpga_latency
Throughput,517.8663904712585,catapult,FF,9379,FF,9379,catapult_fpga_latency
Throughput,517.8663904712585,catapult,DSP,0,FF,9379,catapult_fpga_latency
Throughput,517.8663904712585,catapult,BRAM,33.5,FF,9379,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,487.80487804878044,catapult,CLB,7435,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,LUT,42921,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,483.3252779120348,catapult,CLB,7137,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,LUT,42849,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,FF,8586,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,DSP,0,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,BRAM,17.5,FF,8586,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,501.00200400801606,catapult,CLB,7868,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,LUT,44499,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,FF,9256,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,DSP,0,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,BRAM,17.5,FF,9256,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,489.4762604013705,catapult,CLB,7524,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,LUT,42804,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,FF,8576,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,DSP,0,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,BRAM,17.5,FF,8576,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,548.847420417124,catapult,CLB,7261,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,LUT,42954,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,622.2775357809584,catapult,CLB,8509,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,LUT,45946,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,FF,9848,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,DSP,0,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,BRAM,33.5,FF,9848,catapult_fpga_latency
Throughput,615.3846153846154,catapult,CLB,7236,FF,8754,catapult_fpga_latency
Throughput,615.3846153846154,catapult,LUT,43619,FF,8754,catapult_fpga_latency
Throughput,615.3846153846154,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,615.3846153846154,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,615.3846153846154,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,754.1478129713424,catapult,CLB,7463,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,LUT,43134,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,516.5289256198347,catapult,CLB,7071,FF,8624,catapult_fpga_latency
Throughput,516.5289256198347,catapult,LUT,42892,FF,8624,catapult_fpga_latency
Throughput,516.5289256198347,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,516.5289256198347,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,516.5289256198347,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,588.9281507656066,catapult,CLB,7036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,LUT,43036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,722.0216606498195,catapult,CLB,7747,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,LUT,43678,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,FF,8801,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,DSP,0,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,BRAM,17.5,FF,8801,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,673.4006734006734,catapult,CLB,7087,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,LUT,42973,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,FF,8712,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,DSP,0,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,BRAM,17.5,FF,8712,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,739.0983000739099,catapult,CLB,8146,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,LUT,46093,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,FF,9502,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,DSP,0,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,BRAM,33.5,FF,9502,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,768.6395080707148,catapult,CLB,7188,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,LUT,43144,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,703.7297677691766,catapult,CLB,7567,FF,8677,catapult_fpga_latency
Throughput,703.7297677691766,catapult,LUT,42904,FF,8677,catapult_fpga_latency
Throughput,703.7297677691766,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,703.7297677691766,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,703.7297677691766,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,764.5259938837921,catapult,CLB,7506,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,624.2197253433209,catapult,CLB,7463,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,LUT,43781,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,FF,8753,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,DSP,0,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,BRAM,17.5,FF,8753,catapult_fpga_latency
Throughput,560.5381165919282,catapult,CLB,9320,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,7679,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,45471,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7769,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,44331,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,9029,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,9029,catapult_fpga_latency
Throughput,754.7169811320755,catapult,CLB,7255,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,LUT,43299,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,FF,8821,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,DSP,0,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,BRAM,17.5,FF,8821,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7603,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42976,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8710,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8710,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,CLB,8060,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,LUT,43179,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,FF,8711,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,DSP,0,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,BRAM,17.5,FF,8711,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7935,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,44468,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9354,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9354,catapult_fpga_latency
Throughput,558.3472920156337,catapult,CLB,7088,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,LUT,42993,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,FF,8787,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,DSP,0,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,BRAM,17.5,FF,8787,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,646.8305304010349,catapult,CLB,7389,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,LUT,44236,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,618.0469715698392,catapult,CLB,7953,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,LUT,43860,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,7110,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42926,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1017.293997965412,catapult,CLB,7832,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,LUT,43928,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,FF,9052,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,DSP,0,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,BRAM,17.5,FF,9052,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,CLB,7775,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,LUT,43689,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,FF,8850,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,DSP,0,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,BRAM,17.5,FF,8850,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,CLB,7110,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,LUT,43069,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,FF,8727,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,DSP,0,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,BRAM,17.5,FF,8727,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,660.5019815059445,catapult,CLB,7490,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,LUT,44959,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,FF,9077,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,DSP,0,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,BRAM,17.5,FF,9077,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,632.1112515802781,catapult,CLB,7395,FF,8792,catapult_fpga_latency
Throughput,632.1112515802781,catapult,LUT,44216,FF,8792,catapult_fpga_latency
Throughput,632.1112515802781,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,632.1112515802781,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,632.1112515802781,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,445.43429844097994,catapult,CLB,7550,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,LUT,44285,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,FF,8971,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,DSP,0,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,BRAM,17.5,FF,8971,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,488.7585532746823,catapult,CLB,7618,FF,9379,catapult_fpga_latency
Throughput,488.7585532746823,catapult,LUT,45009,FF,9379,catapult_fpga_latency
Throughput,488.7585532746823,catapult,FF,9379,FF,9379,catapult_fpga_latency
Throughput,488.7585532746823,catapult,DSP,0,FF,9379,catapult_fpga_latency
Throughput,488.7585532746823,catapult,BRAM,33.5,FF,9379,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,487.80487804878044,catapult,CLB,7435,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,LUT,42921,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,483.3252779120348,catapult,CLB,7137,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,LUT,42849,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,FF,8586,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,DSP,0,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,BRAM,17.5,FF,8586,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,501.00200400801606,catapult,CLB,7868,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,LUT,44499,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,FF,9256,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,DSP,0,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,BRAM,17.5,FF,9256,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8736,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,548.847420417124,catapult,CLB,7261,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,LUT,42954,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,622.2775357809584,catapult,CLB,8509,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,LUT,45946,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,FF,9848,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,DSP,0,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,BRAM,33.5,FF,9848,catapult_fpga_latency
Throughput,610.8735491753207,catapult,CLB,7845,FF,8925,catapult_fpga_latency
Throughput,610.8735491753207,catapult,LUT,43768,FF,8925,catapult_fpga_latency
Throughput,610.8735491753207,catapult,FF,8925,FF,8925,catapult_fpga_latency
Throughput,610.8735491753207,catapult,DSP,0,FF,8925,catapult_fpga_latency
Throughput,610.8735491753207,catapult,BRAM,17.5,FF,8925,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,755.2870090634441,catapult,CLB,8151,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,LUT,45148,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,754.1478129713424,catapult,CLB,7463,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,LUT,43134,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,742.9420505200594,catapult,CLB,7527,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,LUT,42877,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,FF,8628,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,DSP,0,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,BRAM,17.5,FF,8628,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,569.4760820045558,catapult,CLB,8008,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,LUT,45006,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,FF,9414,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,DSP,0,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,BRAM,33.5,FF,9414,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,588.9281507656066,catapult,CLB,7036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,LUT,43036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,586.5102639296188,catapult,CLB,7068,FF,8586,catapult_fpga_latency
Throughput,586.5102639296188,catapult,LUT,42760,FF,8586,catapult_fpga_latency
Throughput,586.5102639296188,catapult,FF,8586,FF,8586,catapult_fpga_latency
Throughput,586.5102639296188,catapult,DSP,0,FF,8586,catapult_fpga_latency
Throughput,586.5102639296188,catapult,BRAM,17.5,FF,8586,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,685.4009595613434,catapult,CLB,7484,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,LUT,44564,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,FF,9280,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,DSP,0,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,BRAM,17.5,FF,9280,catapult_fpga_latency
Throughput,625.0,catapult,CLB,7526,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,LUT,43681,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,FF,8973,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,DSP,0,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,BRAM,17.5,FF,8973,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,673.4006734006734,catapult,CLB,7087,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,LUT,42973,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,FF,8712,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,DSP,0,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,BRAM,17.5,FF,8712,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,751.3148009015778,catapult,CLB,7422,FF,9059,catapult_fpga_latency
Throughput,751.3148009015778,catapult,LUT,44291,FF,9059,catapult_fpga_latency
Throughput,751.3148009015778,catapult,FF,9059,FF,9059,catapult_fpga_latency
Throughput,751.3148009015778,catapult,DSP,0,FF,9059,catapult_fpga_latency
Throughput,751.3148009015778,catapult,BRAM,17.5,FF,9059,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,768.6395080707148,catapult,CLB,7188,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,LUT,43144,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,7552,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,42905,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,764.5259938837921,catapult,CLB,7506,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,610.5006105006105,catapult,CLB,7656,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,LUT,42887,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,FF,8658,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,DSP,0,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,BRAM,17.5,FF,8658,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,560.5381165919282,catapult,CLB,9320,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,569.4760820045558,catapult,CLB,9334,FF,8634,catapult_fpga_latency
Throughput,569.4760820045558,catapult,LUT,52921,FF,8634,catapult_fpga_latency
Throughput,569.4760820045558,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,569.4760820045558,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,569.4760820045558,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,7679,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,45471,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7769,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,44331,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,9029,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,9029,catapult_fpga_latency
Throughput,754.7169811320755,catapult,CLB,7255,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,LUT,43299,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,FF,8821,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,DSP,0,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,BRAM,17.5,FF,8821,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7603,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42976,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8710,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8710,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,794.2811755361398,catapult,CLB,7439,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,LUT,42745,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,FF,8593,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,DSP,0,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,BRAM,17.5,FF,8593,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,978.4735812133073,catapult,CLB,7797,FF,8892,catapult_fpga_latency
Throughput,978.4735812133073,catapult,LUT,43662,FF,8892,catapult_fpga_latency
Throughput,978.4735812133073,catapult,FF,8892,FF,8892,catapult_fpga_latency
Throughput,978.4735812133073,catapult,DSP,0,FF,8892,catapult_fpga_latency
Throughput,978.4735812133073,catapult,BRAM,17.5,FF,8892,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,CLB,8060,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,LUT,43179,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,FF,8711,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,DSP,0,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,BRAM,17.5,FF,8711,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7935,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,44468,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9354,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9354,catapult_fpga_latency
Throughput,587.8894767783656,catapult,CLB,7600,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,LUT,43664,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,FF,8878,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,DSP,0,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,BRAM,17.5,FF,8878,catapult_fpga_latency
Throughput,558.3472920156337,catapult,CLB,7088,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,LUT,42993,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,FF,8787,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,DSP,0,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,BRAM,17.5,FF,8787,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,646.8305304010349,catapult,CLB,7389,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,LUT,44236,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,618.0469715698392,catapult,CLB,7953,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,LUT,43860,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1017.293997965412,catapult,CLB,7832,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,LUT,43928,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,FF,9052,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,DSP,0,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,BRAM,17.5,FF,9052,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,CLB,7110,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,LUT,43069,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,FF,8727,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,DSP,0,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,BRAM,17.5,FF,8727,catapult_fpga_latency
Throughput,1048.2180293501049,catapult,CLB,7680,FF,8620,catapult_fpga_latency
Throughput,1048.2180293501049,catapult,LUT,42828,FF,8620,catapult_fpga_latency
Throughput,1048.2180293501049,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1048.2180293501049,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1048.2180293501049,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,650.1950585175553,catapult,CLB,7379,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,LUT,44218,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,445.43429844097994,catapult,CLB,7550,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,LUT,44285,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,FF,8971,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,DSP,0,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,BRAM,17.5,FF,8971,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,483.3252779120348,catapult,CLB,7137,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,LUT,42849,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,FF,8586,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,DSP,0,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,BRAM,17.5,FF,8586,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,501.00200400801606,catapult,CLB,7868,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,LUT,44499,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,FF,9256,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,DSP,0,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,BRAM,17.5,FF,9256,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,476.1904761904762,catapult,CLB,8025,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,LUT,44310,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,FF,8947,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,DSP,0,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,BRAM,17.5,FF,8947,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8736,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,548.847420417124,catapult,CLB,7261,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,LUT,42954,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,622.2775357809584,catapult,CLB,8509,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,LUT,45946,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,FF,9848,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,DSP,0,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,BRAM,33.5,FF,9848,catapult_fpga_latency
Throughput,563.6978579481398,catapult,CLB,7987,FF,9242,catapult_fpga_latency
Throughput,563.6978579481398,catapult,LUT,45028,FF,9242,catapult_fpga_latency
Throughput,563.6978579481398,catapult,FF,9242,FF,9242,catapult_fpga_latency
Throughput,563.6978579481398,catapult,DSP,0,FF,9242,catapult_fpga_latency
Throughput,563.6978579481398,catapult,BRAM,17.5,FF,9242,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,754.1478129713424,catapult,CLB,7463,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,LUT,43134,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,729.9270072992701,catapult,CLB,7988,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,LUT,45541,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,FF,9434,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,DSP,0,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,BRAM,33.5,FF,9434,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,704.2253521126761,catapult,CLB,7701,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,LUT,42942,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,761.03500761035,catapult,CLB,7083,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,LUT,42721,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,685.4009595613434,catapult,CLB,7484,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,LUT,44564,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,FF,9280,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,DSP,0,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,BRAM,17.5,FF,9280,catapult_fpga_latency
Throughput,625.0,catapult,CLB,7526,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,LUT,43681,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,FF,8973,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,DSP,0,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,BRAM,17.5,FF,8973,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,673.4006734006734,catapult,CLB,7087,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,LUT,42973,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,FF,8712,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,DSP,0,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,BRAM,17.5,FF,8712,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,768.6395080707148,catapult,CLB,7188,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,LUT,43144,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,7552,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,42905,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,764.5259938837921,catapult,CLB,7506,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,610.5006105006105,catapult,CLB,7656,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,LUT,42887,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,FF,8658,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,DSP,0,FF,8658,catapult_fpga_latency
Throughput,610.5006105006105,catapult,BRAM,17.5,FF,8658,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,624.2197253433209,catapult,CLB,7463,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,LUT,43781,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,FF,8753,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,DSP,0,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,BRAM,17.5,FF,8753,catapult_fpga_latency
Throughput,560.5381165919282,catapult,CLB,9320,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,7679,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,45471,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7769,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,44331,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,9029,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,9029,catapult_fpga_latency
Throughput,754.7169811320755,catapult,CLB,7255,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,LUT,43299,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,FF,8821,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,DSP,0,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,BRAM,17.5,FF,8821,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7603,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42976,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8710,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8710,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,CLB,8060,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,LUT,43179,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,FF,8711,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,DSP,0,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,BRAM,17.5,FF,8711,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,558.3472920156337,catapult,CLB,7088,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,LUT,42993,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,FF,8787,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,DSP,0,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,BRAM,17.5,FF,8787,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,659.6306068601583,catapult,CLB,7383,FF,9082,catapult_fpga_latency
Throughput,659.6306068601583,catapult,LUT,44237,FF,9082,catapult_fpga_latency
Throughput,659.6306068601583,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,659.6306068601583,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,659.6306068601583,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,618.0469715698392,catapult,CLB,7953,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,LUT,43860,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,7110,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42926,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1017.293997965412,catapult,CLB,7832,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,LUT,43928,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,FF,9052,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,DSP,0,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,BRAM,17.5,FF,9052,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,CLB,7775,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,LUT,43689,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,FF,8850,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,DSP,0,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,BRAM,17.5,FF,8850,catapult_fpga_latency
Throughput,1042.752867570386,catapult,CLB,6994,FF,8678,catapult_fpga_latency
Throughput,1042.752867570386,catapult,LUT,42997,FF,8678,catapult_fpga_latency
Throughput,1042.752867570386,catapult,FF,8678,FF,8678,catapult_fpga_latency
Throughput,1042.752867570386,catapult,DSP,0,FF,8678,catapult_fpga_latency
Throughput,1042.752867570386,catapult,BRAM,17.5,FF,8678,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,660.5019815059445,catapult,CLB,7490,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,LUT,44959,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,FF,9077,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,DSP,0,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,BRAM,17.5,FF,9077,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,650.1950585175553,catapult,CLB,7379,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,LUT,44218,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,445.43429844097994,catapult,CLB,7550,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,LUT,44285,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,FF,8971,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,DSP,0,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,BRAM,17.5,FF,8971,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,483.3252779120348,catapult,CLB,7137,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,LUT,42849,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,FF,8586,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,DSP,0,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,BRAM,17.5,FF,8586,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,501.00200400801606,catapult,CLB,7868,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,LUT,44499,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,FF,9256,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,DSP,0,FF,9256,catapult_fpga_latency
Throughput,501.00200400801606,catapult,BRAM,17.5,FF,9256,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,476.1904761904762,catapult,CLB,8025,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,LUT,44310,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,FF,8947,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,DSP,0,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,BRAM,17.5,FF,8947,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8736,catapult_fpga_latency
Throughput,489.4762604013705,catapult,CLB,7524,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,LUT,42804,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,FF,8576,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,DSP,0,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,BRAM,17.5,FF,8576,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,548.847420417124,catapult,CLB,7261,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,LUT,42954,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,755.2870090634441,catapult,CLB,8151,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,LUT,45148,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,755.2870090634441,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,754.1478129713424,catapult,CLB,7463,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,LUT,43134,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,742.9420505200594,catapult,CLB,7527,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,LUT,42877,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,FF,8628,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,DSP,0,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,BRAM,17.5,FF,8628,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,569.4760820045558,catapult,CLB,8008,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,LUT,45006,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,FF,9414,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,DSP,0,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,BRAM,33.5,FF,9414,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,563.3802816901408,catapult,CLB,7476,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,LUT,43269,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,FF,8778,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,DSP,0,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,BRAM,17.5,FF,8778,catapult_fpga_latency
Throughput,588.9281507656066,catapult,CLB,7036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,LUT,43036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,729.9270072992701,catapult,CLB,7988,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,LUT,45541,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,FF,9434,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,DSP,0,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,BRAM,33.5,FF,9434,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,722.0216606498195,catapult,CLB,7747,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,LUT,43678,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,FF,8801,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,DSP,0,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,BRAM,17.5,FF,8801,catapult_fpga_latency
Throughput,704.2253521126761,catapult,CLB,7701,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,LUT,42942,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,761.03500761035,catapult,CLB,7083,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,LUT,42721,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,696.3788300835655,catapult,CLB,7370,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,LUT,42653,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,FF,8599,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,DSP,0,FF,8599,catapult_fpga_latency
Throughput,696.3788300835655,catapult,BRAM,17.5,FF,8599,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,674.3088334457182,catapult,CLB,7721,FF,9896,catapult_fpga_latency
Throughput,674.3088334457182,catapult,LUT,45985,FF,9896,catapult_fpga_latency
Throughput,674.3088334457182,catapult,FF,9896,FF,9896,catapult_fpga_latency
Throughput,674.3088334457182,catapult,DSP,0,FF,9896,catapult_fpga_latency
Throughput,674.3088334457182,catapult,BRAM,33.5,FF,9896,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,673.4006734006734,catapult,CLB,7087,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,LUT,42973,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,FF,8712,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,DSP,0,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,BRAM,17.5,FF,8712,catapult_fpga_latency
Throughput,676.1325219743069,catapult,CLB,7405,FF,8690,catapult_fpga_latency
Throughput,676.1325219743069,catapult,LUT,44000,FF,8690,catapult_fpga_latency
Throughput,676.1325219743069,catapult,FF,8690,FF,8690,catapult_fpga_latency
Throughput,676.1325219743069,catapult,DSP,0,FF,8690,catapult_fpga_latency
Throughput,676.1325219743069,catapult,BRAM,17.5,FF,8690,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,768.6395080707148,catapult,CLB,7188,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,LUT,43144,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,7552,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,42905,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,771.0100231303007,catapult,CLB,7503,FF,8659,catapult_fpga_latency
Throughput,771.0100231303007,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,771.0100231303007,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,771.0100231303007,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,771.0100231303007,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,604.2296072507553,catapult,CLB,7117,FF,8738,catapult_fpga_latency
Throughput,604.2296072507553,catapult,LUT,43153,FF,8738,catapult_fpga_latency
Throughput,604.2296072507553,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,604.2296072507553,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,604.2296072507553,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,624.2197253433209,catapult,CLB,7463,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,LUT,43781,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,FF,8753,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,DSP,0,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,BRAM,17.5,FF,8753,catapult_fpga_latency
Throughput,560.5381165919282,catapult,CLB,9320,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,7679,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,45471,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7769,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,44331,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,9029,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,9029,catapult_fpga_latency
Throughput,754.7169811320755,catapult,CLB,7255,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,LUT,43299,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,FF,8821,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,DSP,0,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,BRAM,17.5,FF,8821,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7935,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,44468,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9354,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9354,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9354,catapult_fpga_latency
Throughput,587.8894767783656,catapult,CLB,7600,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,LUT,43664,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,FF,8878,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,DSP,0,FF,8878,catapult_fpga_latency
Throughput,587.8894767783656,catapult,BRAM,17.5,FF,8878,catapult_fpga_latency
Throughput,558.3472920156337,catapult,CLB,7088,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,LUT,42993,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,FF,8787,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,DSP,0,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,BRAM,17.5,FF,8787,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,646.8305304010349,catapult,CLB,7389,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,LUT,44236,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,618.0469715698392,catapult,CLB,7953,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,LUT,43860,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,7110,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42926,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,668.8963210702341,catapult,CLB,7308,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,LUT,42860,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,FF,8681,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,DSP,0,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,BRAM,17.5,FF,8681,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1017.293997965412,catapult,CLB,7832,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,LUT,43928,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,FF,9052,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,DSP,0,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,BRAM,17.5,FF,9052,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,CLB,7110,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,LUT,43069,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,FF,8727,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,DSP,0,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,BRAM,17.5,FF,8727,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,660.5019815059445,catapult,CLB,7490,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,LUT,44959,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,FF,9077,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,DSP,0,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,BRAM,17.5,FF,9077,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,650.1950585175553,catapult,CLB,7379,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,LUT,44218,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,414.9377593360996,catapult,CLB,7056,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,LUT,43019,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,487.80487804878044,catapult,CLB,7435,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,LUT,42921,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,483.3252779120348,catapult,CLB,7137,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,LUT,42849,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,FF,8586,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,DSP,0,FF,8586,catapult_fpga_latency
Throughput,483.3252779120348,catapult,BRAM,17.5,FF,8586,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,513.083632632119,catapult,CLB,7740,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,LUT,44030,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,FF,8952,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,DSP,0,FF,8952,catapult_fpga_latency
Throughput,513.083632632119,catapult,BRAM,17.5,FF,8952,catapult_fpga_latency
Throughput,519.4805194805194,catapult,CLB,7059,FF,8688,catapult_fpga_latency
Throughput,519.4805194805194,catapult,LUT,42977,FF,8688,catapult_fpga_latency
Throughput,519.4805194805194,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,519.4805194805194,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,519.4805194805194,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8736,catapult_fpga_latency
Throughput,509.1649694501018,catapult,CLB,7639,FF,8620,catapult_fpga_latency
Throughput,509.1649694501018,catapult,LUT,43041,FF,8620,catapult_fpga_latency
Throughput,509.1649694501018,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,509.1649694501018,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,509.1649694501018,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,630.9148264984227,catapult,CLB,7064,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,LUT,42978,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,FF,8667,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,DSP,0,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,BRAM,17.5,FF,8667,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,754.1478129713424,catapult,CLB,7463,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,LUT,43134,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,588.9281507656066,catapult,CLB,7036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,LUT,43036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,8067,FF,8673,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,42982,FF,8673,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,729.9270072992701,catapult,CLB,7988,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,LUT,45541,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,FF,9434,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,DSP,0,FF,9434,catapult_fpga_latency
Throughput,729.9270072992701,catapult,BRAM,33.5,FF,9434,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,704.2253521126761,catapult,CLB,7701,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,LUT,42942,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,564.652738565782,catapult,CLB,8148,FF,8993,catapult_fpga_latency
Throughput,564.652738565782,catapult,LUT,43800,FF,8993,catapult_fpga_latency
Throughput,564.652738565782,catapult,FF,8993,FF,8993,catapult_fpga_latency
Throughput,564.652738565782,catapult,DSP,0,FF,8993,catapult_fpga_latency
Throughput,564.652738565782,catapult,BRAM,17.5,FF,8993,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,685.4009595613434,catapult,CLB,7484,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,LUT,44564,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,FF,9280,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,DSP,0,FF,9280,catapult_fpga_latency
Throughput,685.4009595613434,catapult,BRAM,17.5,FF,9280,catapult_fpga_latency
Throughput,625.0,catapult,CLB,7526,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,LUT,43681,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,FF,8973,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,DSP,0,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,BRAM,17.5,FF,8973,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,673.4006734006734,catapult,CLB,7087,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,LUT,42973,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,FF,8712,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,DSP,0,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,BRAM,17.5,FF,8712,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,751.3148009015778,catapult,CLB,7422,FF,9059,catapult_fpga_latency
Throughput,751.3148009015778,catapult,LUT,44291,FF,9059,catapult_fpga_latency
Throughput,751.3148009015778,catapult,FF,9059,FF,9059,catapult_fpga_latency
Throughput,751.3148009015778,catapult,DSP,0,FF,9059,catapult_fpga_latency
Throughput,751.3148009015778,catapult,BRAM,17.5,FF,9059,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,768.6395080707148,catapult,CLB,7188,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,LUT,43144,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,7552,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,42905,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,764.5259938837921,catapult,CLB,7506,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,624.2197253433209,catapult,CLB,7463,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,LUT,43781,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,FF,8753,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,DSP,0,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,BRAM,17.5,FF,8753,catapult_fpga_latency
Throughput,560.5381165919282,catapult,CLB,9320,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7769,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,44331,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,9029,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,9029,catapult_fpga_latency
Throughput,754.7169811320755,catapult,CLB,7255,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,LUT,43299,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,FF,8821,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,DSP,0,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,BRAM,17.5,FF,8821,catapult_fpga_latency
Throughput,710.7320540156361,catapult,CLB,7603,FF,8710,catapult_fpga_latency
Throughput,710.7320540156361,catapult,LUT,42972,FF,8710,catapult_fpga_latency
Throughput,710.7320540156361,catapult,FF,8710,FF,8710,catapult_fpga_latency
Throughput,710.7320540156361,catapult,DSP,0,FF,8710,catapult_fpga_latency
Throughput,710.7320540156361,catapult,BRAM,17.5,FF,8710,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,CLB,8060,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,LUT,43179,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,FF,8711,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,DSP,0,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,BRAM,17.5,FF,8711,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,558.3472920156337,catapult,CLB,7088,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,LUT,42993,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,FF,8787,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,DSP,0,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,BRAM,17.5,FF,8787,catapult_fpga_latency
Throughput,659.6306068601583,catapult,CLB,7383,FF,9082,catapult_fpga_latency
Throughput,659.6306068601583,catapult,LUT,44237,FF,9082,catapult_fpga_latency
Throughput,659.6306068601583,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,659.6306068601583,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,659.6306068601583,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,618.0469715698392,catapult,CLB,7953,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,LUT,43860,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7135,FF,8756,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,43156,FF,8756,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8756,FF,8756,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8756,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8756,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,7110,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42926,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1088.139281828074,catapult,CLB,7651,FF,9506,catapult_fpga_latency
Throughput,1088.139281828074,catapult,LUT,45460,FF,9506,catapult_fpga_latency
Throughput,1088.139281828074,catapult,FF,9506,FF,9506,catapult_fpga_latency
Throughput,1088.139281828074,catapult,DSP,0,FF,9506,catapult_fpga_latency
Throughput,1088.139281828074,catapult,BRAM,33.5,FF,9506,catapult_fpga_latency
Throughput,1017.293997965412,catapult,CLB,7832,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,LUT,43928,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,FF,9052,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,DSP,0,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,BRAM,17.5,FF,9052,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,CLB,7775,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,LUT,43689,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,FF,8850,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,DSP,0,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,BRAM,17.5,FF,8850,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,CLB,7110,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,LUT,43069,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,FF,8727,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,DSP,0,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,BRAM,17.5,FF,8727,catapult_fpga_latency
Throughput,1066.0980810234541,catapult,CLB,7846,FF,8652,catapult_fpga_latency
Throughput,1066.0980810234541,catapult,LUT,42873,FF,8652,catapult_fpga_latency
Throughput,1066.0980810234541,catapult,FF,8652,FF,8652,catapult_fpga_latency
Throughput,1066.0980810234541,catapult,DSP,0,FF,8652,catapult_fpga_latency
Throughput,1066.0980810234541,catapult,BRAM,17.5,FF,8652,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,660.5019815059445,catapult,CLB,7490,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,LUT,44959,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,FF,9077,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,DSP,0,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,BRAM,17.5,FF,9077,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,650.1950585175553,catapult,CLB,7379,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,LUT,44218,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,445.43429844097994,catapult,CLB,7550,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,LUT,44285,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,FF,8971,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,DSP,0,FF,8971,catapult_fpga_latency
Throughput,445.43429844097994,catapult,BRAM,17.5,FF,8971,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,414.9377593360996,catapult,CLB,7056,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,LUT,43019,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,517.063081695967,catapult,CLB,7049,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,LUT,42980,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,FF,8688,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,DSP,0,FF,8688,catapult_fpga_latency
Throughput,517.063081695967,catapult,BRAM,17.5,FF,8688,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,476.1904761904762,catapult,CLB,8025,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,LUT,44310,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,FF,8947,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,DSP,0,FF,8947,catapult_fpga_latency
Throughput,476.1904761904762,catapult,BRAM,17.5,FF,8947,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,548.847420417124,catapult,CLB,7261,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,LUT,42954,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,548.847420417124,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,622.2775357809584,catapult,CLB,8509,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,LUT,45946,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,FF,9848,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,DSP,0,FF,9848,catapult_fpga_latency
Throughput,622.2775357809584,catapult,BRAM,33.5,FF,9848,catapult_fpga_latency
Throughput,563.6978579481398,catapult,CLB,7987,FF,9242,catapult_fpga_latency
Throughput,563.6978579481398,catapult,LUT,45028,FF,9242,catapult_fpga_latency
Throughput,563.6978579481398,catapult,FF,9242,FF,9242,catapult_fpga_latency
Throughput,563.6978579481398,catapult,DSP,0,FF,9242,catapult_fpga_latency
Throughput,563.6978579481398,catapult,BRAM,17.5,FF,9242,catapult_fpga_latency
Throughput,630.9148264984227,catapult,CLB,7064,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,LUT,42978,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,FF,8667,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,DSP,0,FF,8667,catapult_fpga_latency
Throughput,630.9148264984227,catapult,BRAM,17.5,FF,8667,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,754.1478129713424,catapult,CLB,7463,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,LUT,43134,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,544.6623093681917,catapult,CLB,7974,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,LUT,43224,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,FF,8786,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,DSP,0,FF,8786,catapult_fpga_latency
Throughput,544.6623093681917,catapult,BRAM,17.5,FF,8786,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,573.394495412844,catapult,CLB,7440,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,LUT,42794,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,573.394495412844,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,563.3802816901408,catapult,CLB,7476,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,LUT,43269,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,FF,8778,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,DSP,0,FF,8778,catapult_fpga_latency
Throughput,563.3802816901408,catapult,BRAM,17.5,FF,8778,catapult_fpga_latency
Throughput,588.9281507656066,catapult,CLB,7036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,LUT,43036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,722.0216606498195,catapult,CLB,7747,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,LUT,43678,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,FF,8801,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,DSP,0,FF,8801,catapult_fpga_latency
Throughput,722.0216606498195,catapult,BRAM,17.5,FF,8801,catapult_fpga_latency
Throughput,704.2253521126761,catapult,CLB,7701,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,LUT,42942,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,704.2253521126761,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,761.03500761035,catapult,CLB,7083,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,LUT,42721,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,625.0,catapult,CLB,7526,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,LUT,43681,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,FF,8973,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,DSP,0,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,BRAM,17.5,FF,8973,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,673.4006734006734,catapult,CLB,7087,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,LUT,42973,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,FF,8712,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,DSP,0,FF,8712,catapult_fpga_latency
Throughput,673.4006734006734,catapult,BRAM,17.5,FF,8712,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,739.0983000739099,catapult,CLB,8146,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,LUT,46093,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,FF,9502,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,DSP,0,FF,9502,catapult_fpga_latency
Throughput,739.0983000739099,catapult,BRAM,33.5,FF,9502,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,768.6395080707148,catapult,CLB,7188,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,LUT,43144,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,768.6395080707148,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,7552,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,42905,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,764.5259938837921,catapult,CLB,7506,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,560.5381165919282,catapult,CLB,9320,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,LUT,53099,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,FF,8668,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,DSP,0,FF,8668,catapult_fpga_latency
Throughput,560.5381165919282,catapult,BRAM,17.5,FF,8668,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,7679,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,45471,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7769,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,44331,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,9029,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,9029,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7603,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42976,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8710,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8710,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,CLB,8060,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,LUT,43179,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,FF,8711,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,DSP,0,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,BRAM,17.5,FF,8711,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,558.3472920156337,catapult,CLB,7088,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,LUT,42993,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,FF,8787,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,DSP,0,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,BRAM,17.5,FF,8787,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,646.8305304010349,catapult,CLB,7389,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,LUT,44236,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,618.0469715698392,catapult,CLB,7953,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,LUT,43860,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,7110,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42926,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,694.4444444444445,catapult,CLB,7031,FF,8635,catapult_fpga_latency
Throughput,694.4444444444445,catapult,LUT,42809,FF,8635,catapult_fpga_latency
Throughput,694.4444444444445,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,694.4444444444445,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,694.4444444444445,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1069.51871657754,catapult,CLB,7657,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,LUT,45464,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,FF,9506,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,DSP,0,FF,9506,catapult_fpga_latency
Throughput,1069.51871657754,catapult,BRAM,33.5,FF,9506,catapult_fpga_latency
Throughput,1017.293997965412,catapult,CLB,7832,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,LUT,43928,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,FF,9052,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,DSP,0,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,BRAM,17.5,FF,9052,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,CLB,7775,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,LUT,43689,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,FF,8850,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,DSP,0,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,BRAM,17.5,FF,8850,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,CLB,7110,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,LUT,43069,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,FF,8727,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,DSP,0,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,BRAM,17.5,FF,8727,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,660.5019815059445,catapult,CLB,7490,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,LUT,44959,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,FF,9077,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,DSP,0,FF,9077,catapult_fpga_latency
Throughput,660.5019815059445,catapult,BRAM,17.5,FF,9077,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,650.1950585175553,catapult,CLB,7379,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,LUT,44218,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,426.8032437046522,catapult,CLB,7580,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,LUT,45457,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,FF,9390,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,DSP,0,FF,9390,catapult_fpga_latency
Throughput,426.8032437046522,catapult,BRAM,33.5,FF,9390,catapult_fpga_latency
Throughput,413.0524576621231,catapult,CLB,7386,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,LUT,43747,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,FF,8769,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,DSP,0,FF,8769,catapult_fpga_latency
Throughput,413.0524576621231,catapult,BRAM,17.5,FF,8769,catapult_fpga_latency
Throughput,414.9377593360996,catapult,CLB,7056,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,LUT,43019,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,414.9377593360996,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,407.1661237785016,catapult,CLB,7057,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,LUT,42837,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,FF,8592,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,DSP,0,FF,8592,catapult_fpga_latency
Throughput,407.1661237785016,catapult,BRAM,17.5,FF,8592,catapult_fpga_latency
Throughput,433.2755632582322,catapult,CLB,7551,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,LUT,42730,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,FF,8570,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,DSP,0,FF,8570,catapult_fpga_latency
Throughput,433.2755632582322,catapult,BRAM,17.5,FF,8570,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,488.7585532746823,catapult,CLB,7618,FF,9379,catapult_fpga_latency
Throughput,488.7585532746823,catapult,LUT,45009,FF,9379,catapult_fpga_latency
Throughput,488.7585532746823,catapult,FF,9379,FF,9379,catapult_fpga_latency
Throughput,488.7585532746823,catapult,DSP,0,FF,9379,catapult_fpga_latency
Throughput,488.7585532746823,catapult,BRAM,33.5,FF,9379,catapult_fpga_latency
Throughput,470.8097928436911,catapult,CLB,7708,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,LUT,43723,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,FF,8961,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,DSP,0,FF,8961,catapult_fpga_latency
Throughput,470.8097928436911,catapult,BRAM,17.5,FF,8961,catapult_fpga_latency
Throughput,515.1983513652756,catapult,CLB,7748,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,LUT,43229,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,FF,8754,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,DSP,0,FF,8754,catapult_fpga_latency
Throughput,515.1983513652756,catapult,BRAM,17.5,FF,8754,catapult_fpga_latency
Throughput,487.80487804878044,catapult,CLB,7435,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,LUT,42921,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,487.80487804878044,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,505.8168942842691,catapult,CLB,7409,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,LUT,42759,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,505.8168942842691,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,475.73739295908655,catapult,CLB,7555,FF,8539,catapult_fpga_latency
Throughput,475.73739295908655,catapult,LUT,42728,FF,8539,catapult_fpga_latency
Throughput,475.73739295908655,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,475.73739295908655,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,475.73739295908655,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,546.1496450027307,catapult,CLB,8297,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,LUT,46241,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,FF,9867,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,DSP,0,FF,9867,catapult_fpga_latency
Throughput,546.1496450027307,catapult,BRAM,33.5,FF,9867,catapult_fpga_latency
Throughput,491.40049140049143,catapult,CLB,7104,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,LUT,42875,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,491.40049140049143,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,527.4261603375528,catapult,CLB,7737,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,LUT,45512,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,FF,9366,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,DSP,0,FF,9366,catapult_fpga_latency
Throughput,527.4261603375528,catapult,BRAM,33.5,FF,9366,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7740,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,43469,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8736,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8736,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8736,catapult_fpga_latency
Throughput,489.4762604013705,catapult,CLB,7524,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,LUT,42804,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,FF,8576,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,DSP,0,FF,8576,catapult_fpga_latency
Throughput,489.4762604013705,catapult,BRAM,17.5,FF,8576,catapult_fpga_latency
Throughput,491.6420845624386,catapult,CLB,7504,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,LUT,42764,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,FF,8550,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,DSP,0,FF,8550,catapult_fpga_latency
Throughput,491.6420845624386,catapult,BRAM,17.5,FF,8550,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,8050,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,45236,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9361,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9361,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9361,catapult_fpga_latency
Throughput,604.5949214026601,catapult,CLB,7518,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,LUT,43897,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,FF,8944,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,DSP,0,FF,8944,catapult_fpga_latency
Throughput,604.5949214026601,catapult,BRAM,17.5,FF,8944,catapult_fpga_latency
Throughput,570.7762557077625,catapult,CLB,7525,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,LUT,43303,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,FF,8733,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,DSP,0,FF,8733,catapult_fpga_latency
Throughput,570.7762557077625,catapult,BRAM,17.5,FF,8733,catapult_fpga_latency
Throughput,580.046403712297,catapult,CLB,7138,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,LUT,42858,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,580.046403712297,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,609.3845216331505,catapult,CLB,7154,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,LUT,42757,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,FF,8546,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,DSP,0,FF,8546,catapult_fpga_latency
Throughput,609.3845216331505,catapult,BRAM,17.5,FF,8546,catapult_fpga_latency
Throughput,627.7463904582548,catapult,CLB,7071,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,LUT,42887,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,627.7463904582548,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,732.6007326007326,catapult,CLB,8201,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,LUT,43746,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,FF,8972,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,DSP,0,FF,8972,catapult_fpga_latency
Throughput,732.6007326007326,catapult,BRAM,17.5,FF,8972,catapult_fpga_latency
Throughput,722.543352601156,catapult,CLB,7610,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,LUT,43240,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,FF,8777,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,DSP,0,FF,8777,catapult_fpga_latency
Throughput,722.543352601156,catapult,BRAM,17.5,FF,8777,catapult_fpga_latency
Throughput,754.1478129713424,catapult,CLB,7463,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,LUT,43134,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,754.1478129713424,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,742.9420505200594,catapult,CLB,7527,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,LUT,42877,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,FF,8628,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,DSP,0,FF,8628,catapult_fpga_latency
Throughput,742.9420505200594,catapult,BRAM,17.5,FF,8628,catapult_fpga_latency
Throughput,744.047619047619,catapult,CLB,7101,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,LUT,42820,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,FF,8612,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,DSP,0,FF,8612,catapult_fpga_latency
Throughput,744.047619047619,catapult,BRAM,17.5,FF,8612,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,569.4760820045558,catapult,CLB,8008,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,LUT,45006,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,FF,9414,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,DSP,0,FF,9414,catapult_fpga_latency
Throughput,569.4760820045558,catapult,BRAM,33.5,FF,9414,catapult_fpga_latency
Throughput,537.6344086021505,catapult,CLB,7833,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,LUT,43729,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,FF,9000,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,DSP,0,FF,9000,catapult_fpga_latency
Throughput,537.6344086021505,catapult,BRAM,17.5,FF,9000,catapult_fpga_latency
Throughput,547.3453749315818,catapult,CLB,7401,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,LUT,42985,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,FF,8673,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,DSP,0,FF,8673,catapult_fpga_latency
Throughput,547.3453749315818,catapult,BRAM,17.5,FF,8673,catapult_fpga_latency
Throughput,542.8881650380022,catapult,CLB,7074,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,LUT,42891,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,FF,8624,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,DSP,0,FF,8624,catapult_fpga_latency
Throughput,542.8881650380022,catapult,BRAM,17.5,FF,8624,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7424,FF,8601,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42795,FF,8601,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8601,FF,8601,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8601,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8601,catapult_fpga_latency
Throughput,593.4718100890208,catapult,CLB,7793,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,LUT,46304,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,FF,9877,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,DSP,0,FF,9877,catapult_fpga_latency
Throughput,593.4718100890208,catapult,BRAM,33.5,FF,9877,catapult_fpga_latency
Throughput,600.9615384615385,catapult,CLB,7684,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,LUT,43672,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,FF,8958,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,DSP,0,FF,8958,catapult_fpga_latency
Throughput,600.9615384615385,catapult,BRAM,17.5,FF,8958,catapult_fpga_latency
Throughput,588.9281507656066,catapult,CLB,7036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,LUT,43036,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,588.9281507656066,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7909,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,43948,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8994,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8994,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8994,catapult_fpga_latency
Throughput,761.03500761035,catapult,CLB,7083,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,LUT,42721,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,761.03500761035,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,582.0721769499419,catapult,CLB,8295,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,LUT,45033,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,582.0721769499419,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,599.880023995201,catapult,CLB,7644,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,LUT,42998,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,FF,8661,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,DSP,0,FF,8661,catapult_fpga_latency
Throughput,599.880023995201,catapult,BRAM,17.5,FF,8661,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,625.0,catapult,CLB,7526,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,LUT,43681,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,FF,8973,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,DSP,0,FF,8973,catapult_fpga_latency
Throughput,625.0,catapult,BRAM,17.5,FF,8973,catapult_fpga_latency
Throughput,693.9625260235947,catapult,CLB,7301,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,LUT,43214,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,693.9625260235947,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,682.5938566552901,catapult,CLB,7401,FF,8690,catapult_fpga_latency
Throughput,682.5938566552901,catapult,LUT,44000,FF,8690,catapult_fpga_latency
Throughput,682.5938566552901,catapult,FF,8690,FF,8690,catapult_fpga_latency
Throughput,682.5938566552901,catapult,DSP,0,FF,8690,catapult_fpga_latency
Throughput,682.5938566552901,catapult,BRAM,17.5,FF,8690,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,727.2727272727274,catapult,CLB,7656,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,LUT,43488,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,FF,8845,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,DSP,0,FF,8845,catapult_fpga_latency
Throughput,727.2727272727274,catapult,BRAM,17.5,FF,8845,catapult_fpga_latency
Throughput,714.7962830593281,catapult,CLB,7552,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,LUT,42905,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,FF,8677,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,DSP,0,FF,8677,catapult_fpga_latency
Throughput,714.7962830593281,catapult,BRAM,17.5,FF,8677,catapult_fpga_latency
Throughput,764.5259938837921,catapult,CLB,7506,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,LUT,42785,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,FF,8659,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,DSP,0,FF,8659,catapult_fpga_latency
Throughput,764.5259938837921,catapult,BRAM,17.5,FF,8659,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,641.025641025641,catapult,CLB,7862,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,LUT,45603,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,FF,9551,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,DSP,0,FF,9551,catapult_fpga_latency
Throughput,641.025641025641,catapult,BRAM,33.5,FF,9551,catapult_fpga_latency
Throughput,618.8118811881188,catapult,CLB,7609,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,LUT,44082,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,FF,9065,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,DSP,0,FF,9065,catapult_fpga_latency
Throughput,618.8118811881188,catapult,BRAM,17.5,FF,9065,catapult_fpga_latency
Throughput,619.962802231866,catapult,CLB,7736,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,LUT,43398,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,FF,8855,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,DSP,0,FF,8855,catapult_fpga_latency
Throughput,619.962802231866,catapult,BRAM,17.5,FF,8855,catapult_fpga_latency
Throughput,604.2296072507553,catapult,CLB,7117,FF,8738,catapult_fpga_latency
Throughput,604.2296072507553,catapult,LUT,43153,FF,8738,catapult_fpga_latency
Throughput,604.2296072507553,catapult,FF,8738,FF,8738,catapult_fpga_latency
Throughput,604.2296072507553,catapult,DSP,0,FF,8738,catapult_fpga_latency
Throughput,604.2296072507553,catapult,BRAM,17.5,FF,8738,catapult_fpga_latency
Throughput,588.2352941176471,catapult,CLB,7191,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,LUT,43041,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,FF,8682,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,DSP,0,FF,8682,catapult_fpga_latency
Throughput,588.2352941176471,catapult,BRAM,17.5,FF,8682,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,605.3268765133172,catapult,CLB,7865,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,LUT,43871,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,FF,8927,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,DSP,0,FF,8927,catapult_fpga_latency
Throughput,605.3268765133172,catapult,BRAM,17.5,FF,8927,catapult_fpga_latency
Throughput,624.2197253433209,catapult,CLB,7463,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,LUT,43781,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,FF,8753,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,DSP,0,FF,8753,catapult_fpga_latency
Throughput,624.2197253433209,catapult,BRAM,17.5,FF,8753,catapult_fpga_latency
Throughput,559.2841163310961,catapult,CLB,9306,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,LUT,52931,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,FF,8644,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,DSP,0,FF,8644,catapult_fpga_latency
Throughput,559.2841163310961,catapult,BRAM,17.5,FF,8644,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,735.2941176470588,catapult,CLB,7679,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,LUT,45471,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,FF,9463,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,DSP,0,FF,9463,catapult_fpga_latency
Throughput,735.2941176470588,catapult,BRAM,33.5,FF,9463,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7769,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,44331,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,9029,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,9029,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,9029,catapult_fpga_latency
Throughput,754.7169811320755,catapult,CLB,7255,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,LUT,43299,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,FF,8821,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,DSP,0,FF,8821,catapult_fpga_latency
Throughput,754.7169811320755,catapult,BRAM,17.5,FF,8821,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7603,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42976,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8710,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8710,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8710,catapult_fpga_latency
Throughput,809.7165991902834,catapult,CLB,7052,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,LUT,42771,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,FF,8650,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,DSP,0,FF,8650,catapult_fpga_latency
Throughput,809.7165991902834,catapult,BRAM,17.5,FF,8650,catapult_fpga_latency
Throughput,762.7765064836002,catapult,CLB,7454,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,LUT,42742,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,762.7765064836002,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,CLB,7623,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,LUT,44656,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,FF,9261,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,DSP,0,FF,9261,catapult_fpga_latency
Throughput,1131.2217194570135,catapult,BRAM,33.5,FF,9261,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,CLB,8060,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,LUT,43179,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,FF,8711,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,DSP,0,FF,8711,catapult_fpga_latency
Throughput,1010.1010101010102,catapult,BRAM,17.5,FF,8711,catapult_fpga_latency
Throughput,1028.80658436214,catapult,CLB,7100,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,LUT,42951,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,1028.80658436214,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,CLB,7619,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,LUT,42852,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,FF,8579,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,DSP,0,FF,8579,catapult_fpga_latency
Throughput,1009.0817356205854,catapult,BRAM,17.5,FF,8579,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,CLB,7491,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,LUT,42764,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,FF,8557,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,DSP,0,FF,8557,catapult_fpga_latency
Throughput,1079.9136069114472,catapult,BRAM,17.5,FF,8557,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,558.3472920156337,catapult,CLB,7088,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,LUT,42993,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,FF,8787,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,DSP,0,FF,8787,catapult_fpga_latency
Throughput,558.3472920156337,catapult,BRAM,17.5,FF,8787,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,646.8305304010349,catapult,CLB,7389,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,LUT,44236,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,FF,9082,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,DSP,0,FF,9082,catapult_fpga_latency
Throughput,646.8305304010349,catapult,BRAM,17.5,FF,9082,catapult_fpga_latency
Throughput,618.0469715698392,catapult,CLB,7953,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,LUT,43860,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,FF,8879,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,DSP,0,FF,8879,catapult_fpga_latency
Throughput,618.0469715698392,catapult,BRAM,17.5,FF,8879,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,7110,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42926,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8697,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8697,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8697,catapult_fpga_latency
Throughput,668.8963210702341,catapult,CLB,7308,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,LUT,42860,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,FF,8681,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,DSP,0,FF,8681,catapult_fpga_latency
Throughput,668.8963210702341,catapult,BRAM,17.5,FF,8681,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1017.293997965412,catapult,CLB,7832,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,LUT,43928,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,FF,9052,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,DSP,0,FF,9052,catapult_fpga_latency
Throughput,1017.293997965412,catapult,BRAM,17.5,FF,9052,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,CLB,7775,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,LUT,43689,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,FF,8850,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,DSP,0,FF,8850,catapult_fpga_latency
Throughput,1033.0578512396694,catapult,BRAM,17.5,FF,8850,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,CLB,7110,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,LUT,43069,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,FF,8727,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,DSP,0,FF,8727,catapult_fpga_latency
Throughput,1018.3299389002036,catapult,BRAM,17.5,FF,8727,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,599.1611743559017,catapult,CLB,7629,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,LUT,45698,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,FF,9384,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,DSP,0,FF,9384,catapult_fpga_latency
Throughput,599.1611743559017,catapult,BRAM,17.5,FF,9384,catapult_fpga_latency
Throughput,567.8591709256104,catapult,CLB,9443,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,LUT,53335,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,FF,8899,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,DSP,0,FF,8899,catapult_fpga_latency
Throughput,567.8591709256104,catapult,BRAM,17.5,FF,8899,catapult_fpga_latency
Throughput,645.9948320413437,catapult,CLB,7375,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,LUT,44296,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,FF,8816,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,DSP,0,FF,8816,catapult_fpga_latency
Throughput,645.9948320413437,catapult,BRAM,17.5,FF,8816,catapult_fpga_latency
Throughput,650.1950585175553,catapult,CLB,7379,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,LUT,44218,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,FF,8792,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,DSP,0,FF,8792,catapult_fpga_latency
Throughput,650.1950585175553,catapult,BRAM,17.5,FF,8792,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,659.6306068601583,catapult,CLB,7206,FF,8637,catapult_fpga_latency
Throughput,659.6306068601583,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,659.6306068601583,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,659.6306068601583,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,659.6306068601583,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,683.9945280437756,catapult,CLB,6985,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,LUT,42892,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,759.301442672741,catapult,CLB,7111,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,LUT,42792,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,642.6735218508998,catapult,CLB,7141,FF,8776,catapult_fpga_latency
Throughput,642.6735218508998,catapult,LUT,43037,FF,8776,catapult_fpga_latency
Throughput,642.6735218508998,catapult,FF,8776,FF,8776,catapult_fpga_latency
Throughput,642.6735218508998,catapult,DSP,0,FF,8776,catapult_fpga_latency
Throughput,642.6735218508998,catapult,BRAM,17.5,FF,8776,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,518.4033177812338,catapult,CLB,7593,FF,8548,catapult_fpga_latency
Throughput,518.4033177812338,catapult,LUT,42755,FF,8548,catapult_fpga_latency
Throughput,518.4033177812338,catapult,FF,8548,FF,8548,catapult_fpga_latency
Throughput,518.4033177812338,catapult,DSP,0,FF,8548,catapult_fpga_latency
Throughput,518.4033177812338,catapult,BRAM,17.5,FF,8548,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,667.5567423230975,catapult,CLB,7612,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,LUT,42868,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,543.1830526887561,catapult,CLB,7128,FF,8559,catapult_fpga_latency
Throughput,543.1830526887561,catapult,LUT,42754,FF,8559,catapult_fpga_latency
Throughput,543.1830526887561,catapult,FF,8559,FF,8559,catapult_fpga_latency
Throughput,543.1830526887561,catapult,DSP,0,FF,8559,catapult_fpga_latency
Throughput,543.1830526887561,catapult,BRAM,17.5,FF,8559,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,683.9945280437756,catapult,CLB,6985,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,LUT,42892,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,651.4657980456027,catapult,CLB,7412,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,LUT,44235,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,FF,8642,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,DSP,0,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,BRAM,17.5,FF,8642,catapult_fpga_latency
Throughput,759.301442672741,catapult,CLB,7111,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,LUT,42792,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,667.5567423230975,catapult,CLB,7612,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,LUT,42868,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,729.9270072992701,catapult,CLB,7102,FF,8559,catapult_fpga_latency
Throughput,729.9270072992701,catapult,LUT,42802,FF,8559,catapult_fpga_latency
Throughput,729.9270072992701,catapult,FF,8559,FF,8559,catapult_fpga_latency
Throughput,729.9270072992701,catapult,DSP,0,FF,8559,catapult_fpga_latency
Throughput,729.9270072992701,catapult,BRAM,17.5,FF,8559,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,683.9945280437756,catapult,CLB,6985,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,LUT,42892,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,651.4657980456027,catapult,CLB,7412,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,LUT,44235,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,FF,8642,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,DSP,0,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,BRAM,17.5,FF,8642,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,488.7585532746823,catapult,CLB,7146,FF,8654,catapult_fpga_latency
Throughput,488.7585532746823,catapult,LUT,42823,FF,8654,catapult_fpga_latency
Throughput,488.7585532746823,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,488.7585532746823,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,488.7585532746823,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,667.5567423230975,catapult,CLB,7612,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,LUT,42868,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,729.9270072992701,catapult,CLB,7102,FF,8559,catapult_fpga_latency
Throughput,729.9270072992701,catapult,LUT,42802,FF,8559,catapult_fpga_latency
Throughput,729.9270072992701,catapult,FF,8559,FF,8559,catapult_fpga_latency
Throughput,729.9270072992701,catapult,DSP,0,FF,8559,catapult_fpga_latency
Throughput,729.9270072992701,catapult,BRAM,17.5,FF,8559,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,683.9945280437756,catapult,CLB,6985,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,LUT,42892,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,651.4657980456027,catapult,CLB,7412,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,LUT,44235,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,FF,8642,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,DSP,0,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,BRAM,17.5,FF,8642,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,488.7585532746823,catapult,CLB,7146,FF,8654,catapult_fpga_latency
Throughput,488.7585532746823,catapult,LUT,42823,FF,8654,catapult_fpga_latency
Throughput,488.7585532746823,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,488.7585532746823,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,488.7585532746823,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,667.5567423230975,catapult,CLB,7612,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,LUT,42868,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,564.3340857787811,catapult,CLB,7752,FF,8663,catapult_fpga_latency
Throughput,564.3340857787811,catapult,LUT,42947,FF,8663,catapult_fpga_latency
Throughput,564.3340857787811,catapult,FF,8663,FF,8663,catapult_fpga_latency
Throughput,564.3340857787811,catapult,DSP,0,FF,8663,catapult_fpga_latency
Throughput,564.3340857787811,catapult,BRAM,17.5,FF,8663,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,683.9945280437756,catapult,CLB,6985,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,LUT,42892,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,651.4657980456027,catapult,CLB,7412,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,LUT,44235,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,FF,8642,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,DSP,0,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,BRAM,17.5,FF,8642,catapult_fpga_latency
Throughput,759.301442672741,catapult,CLB,7111,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,LUT,42792,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,506.07287449392715,catapult,CLB,7597,FF,8548,catapult_fpga_latency
Throughput,506.07287449392715,catapult,LUT,42753,FF,8548,catapult_fpga_latency
Throughput,506.07287449392715,catapult,FF,8548,FF,8548,catapult_fpga_latency
Throughput,506.07287449392715,catapult,DSP,0,FF,8548,catapult_fpga_latency
Throughput,506.07287449392715,catapult,BRAM,17.5,FF,8548,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,667.5567423230975,catapult,CLB,7612,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,LUT,42868,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,729.9270072992701,catapult,CLB,7102,FF,8559,catapult_fpga_latency
Throughput,729.9270072992701,catapult,LUT,42802,FF,8559,catapult_fpga_latency
Throughput,729.9270072992701,catapult,FF,8559,FF,8559,catapult_fpga_latency
Throughput,729.9270072992701,catapult,DSP,0,FF,8559,catapult_fpga_latency
Throughput,729.9270072992701,catapult,BRAM,17.5,FF,8559,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,683.9945280437756,catapult,CLB,6985,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,LUT,42892,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,651.4657980456027,catapult,CLB,7412,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,LUT,44235,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,FF,8642,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,DSP,0,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,BRAM,17.5,FF,8642,catapult_fpga_latency
Throughput,759.301442672741,catapult,CLB,7111,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,LUT,42792,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,642.6735218508998,catapult,CLB,7141,FF,8776,catapult_fpga_latency
Throughput,642.6735218508998,catapult,LUT,43037,FF,8776,catapult_fpga_latency
Throughput,642.6735218508998,catapult,FF,8776,FF,8776,catapult_fpga_latency
Throughput,642.6735218508998,catapult,DSP,0,FF,8776,catapult_fpga_latency
Throughput,642.6735218508998,catapult,BRAM,17.5,FF,8776,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,648.5084306095979,catapult,CLB,7180,FF,8536,catapult_fpga_latency
Throughput,648.5084306095979,catapult,LUT,42832,FF,8536,catapult_fpga_latency
Throughput,648.5084306095979,catapult,FF,8536,FF,8536,catapult_fpga_latency
Throughput,648.5084306095979,catapult,DSP,0,FF,8536,catapult_fpga_latency
Throughput,648.5084306095979,catapult,BRAM,17.5,FF,8536,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,667.5567423230975,catapult,CLB,7612,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,LUT,42868,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,683.9945280437756,catapult,CLB,6985,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,LUT,42892,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,651.4657980456027,catapult,CLB,7412,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,LUT,44235,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,FF,8642,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,DSP,0,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,BRAM,17.5,FF,8642,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,634.9206349206349,catapult,CLB,7085,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,LUT,42700,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,FF,8529,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,DSP,0,FF,8529,catapult_fpga_latency
Throughput,634.9206349206349,catapult,BRAM,17.5,FF,8529,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,667.5567423230975,catapult,CLB,7612,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,LUT,42868,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,683.9945280437756,catapult,CLB,6985,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,LUT,42892,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,651.4657980456027,catapult,CLB,7412,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,LUT,44235,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,FF,8642,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,DSP,0,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,BRAM,17.5,FF,8642,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,667.5567423230975,catapult,CLB,7612,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,LUT,42868,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,608.272506082725,catapult,CLB,7136,FF,8655,catapult_fpga_latency
Throughput,608.272506082725,catapult,LUT,42952,FF,8655,catapult_fpga_latency
Throughput,608.272506082725,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,608.272506082725,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,608.272506082725,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,683.9945280437756,catapult,CLB,6985,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,LUT,42892,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,634.5177664974619,catapult,CLB,7613,FF,8641,catapult_fpga_latency
Throughput,634.5177664974619,catapult,LUT,42937,FF,8641,catapult_fpga_latency
Throughput,634.5177664974619,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,634.5177664974619,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,634.5177664974619,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,651.4657980456027,catapult,CLB,7412,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,LUT,44235,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,FF,8642,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,DSP,0,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,BRAM,17.5,FF,8642,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,587.1990604815032,catapult,CLB,7127,FF,8666,catapult_fpga_latency
Throughput,587.1990604815032,catapult,LUT,42903,FF,8666,catapult_fpga_latency
Throughput,587.1990604815032,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,587.1990604815032,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,587.1990604815032,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,648.5084306095979,catapult,CLB,7180,FF,8536,catapult_fpga_latency
Throughput,648.5084306095979,catapult,LUT,42832,FF,8536,catapult_fpga_latency
Throughput,648.5084306095979,catapult,FF,8536,FF,8536,catapult_fpga_latency
Throughput,648.5084306095979,catapult,DSP,0,FF,8536,catapult_fpga_latency
Throughput,648.5084306095979,catapult,BRAM,17.5,FF,8536,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,667.5567423230975,catapult,CLB,7612,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,LUT,42868,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,683.9945280437756,catapult,CLB,6985,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,LUT,42892,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,651.4657980456027,catapult,CLB,7412,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,LUT,44235,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,FF,8642,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,DSP,0,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,BRAM,17.5,FF,8642,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,667.5567423230975,catapult,CLB,7612,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,LUT,42868,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,683.9945280437756,catapult,CLB,6985,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,LUT,42892,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,651.4657980456027,catapult,CLB,7412,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,LUT,44235,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,FF,8642,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,DSP,0,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,BRAM,17.5,FF,8642,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7161,FF,8675,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42889,FF,8675,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8675,FF,8675,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8675,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8675,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,648.5084306095979,catapult,CLB,7180,FF,8536,catapult_fpga_latency
Throughput,648.5084306095979,catapult,LUT,42832,FF,8536,catapult_fpga_latency
Throughput,648.5084306095979,catapult,FF,8536,FF,8536,catapult_fpga_latency
Throughput,648.5084306095979,catapult,DSP,0,FF,8536,catapult_fpga_latency
Throughput,648.5084306095979,catapult,BRAM,17.5,FF,8536,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,667.5567423230975,catapult,CLB,7612,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,LUT,42868,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,683.9945280437756,catapult,CLB,6985,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,LUT,42892,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,651.4657980456027,catapult,CLB,7412,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,LUT,44235,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,FF,8642,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,DSP,0,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,BRAM,17.5,FF,8642,catapult_fpga_latency
Throughput,759.301442672741,catapult,CLB,7111,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,LUT,42792,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,759.301442672741,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,760.4562737642585,catapult,CLB,7524,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,LUT,42775,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,760.4562737642585,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,667.5567423230975,catapult,CLB,7612,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,LUT,42868,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,608.272506082725,catapult,CLB,7136,FF,8655,catapult_fpga_latency
Throughput,608.272506082725,catapult,LUT,42952,FF,8655,catapult_fpga_latency
Throughput,608.272506082725,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,608.272506082725,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,608.272506082725,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,659.6306068601583,catapult,CLB,7206,FF,8637,catapult_fpga_latency
Throughput,659.6306068601583,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,659.6306068601583,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,659.6306068601583,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,659.6306068601583,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,683.9945280437756,catapult,CLB,6985,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,LUT,42892,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,683.9945280437756,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,651.4657980456027,catapult,CLB,7412,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,LUT,44235,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,FF,8642,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,DSP,0,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,BRAM,17.5,FF,8642,catapult_fpga_latency
Throughput,794.2811755361398,catapult,CLB,7439,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,LUT,42745,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,FF,8593,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,DSP,0,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,BRAM,17.5,FF,8593,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,CLB,7705,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1025.6410256410256,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,695.4102920723227,catapult,CLB,7330,FF,8741,catapult_fpga_latency
Throughput,695.4102920723227,catapult,LUT,44125,FF,8741,catapult_fpga_latency
Throughput,695.4102920723227,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,695.4102920723227,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,695.4102920723227,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
Throughput,429.000429000429,catapult,CLB,7530,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,LUT,42680,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,FF,8544,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,DSP,0,FF,8544,catapult_fpga_latency
Throughput,429.000429000429,catapult,BRAM,17.5,FF,8544,catapult_fpga_latency
Throughput,425.531914893617,catapult,CLB,7145,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,LUT,42743,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,FF,8569,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,DSP,0,FF,8569,catapult_fpga_latency
Throughput,425.531914893617,catapult,BRAM,17.5,FF,8569,catapult_fpga_latency
Throughput,471.253534401508,catapult,CLB,7549,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,LUT,42729,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,FF,8539,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,DSP,0,FF,8539,catapult_fpga_latency
Throughput,471.253534401508,catapult,BRAM,17.5,FF,8539,catapult_fpga_latency
Throughput,574.3825387708214,catapult,CLB,7264,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,LUT,42780,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,FF,8563,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,DSP,0,FF,8563,catapult_fpga_latency
Throughput,574.3825387708214,catapult,BRAM,17.5,FF,8563,catapult_fpga_latency
Throughput,536.7686527106816,catapult,CLB,7135,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,LUT,42822,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,FF,8654,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,DSP,0,FF,8654,catapult_fpga_latency
Throughput,536.7686527106816,catapult,BRAM,17.5,FF,8654,catapult_fpga_latency
Throughput,582.4111822947001,catapult,CLB,7142,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,LUT,42902,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,FF,8666,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,DSP,0,FF,8666,catapult_fpga_latency
Throughput,582.4111822947001,catapult,BRAM,17.5,FF,8666,catapult_fpga_latency
Throughput,490.6771344455349,catapult,CLB,7495,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,LUT,42735,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,FF,8501,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,DSP,0,FF,8501,catapult_fpga_latency
Throughput,490.6771344455349,catapult,BRAM,17.5,FF,8501,catapult_fpga_latency
Throughput,613.1207847946046,catapult,CLB,7637,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,LUT,42926,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,613.1207847946046,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,574.7126436781609,catapult,CLB,7657,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,LUT,42896,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,574.7126436781609,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,712.2507122507122,catapult,CLB,7538,FF,8590,catapult_fpga_latency
Throughput,712.2507122507122,catapult,LUT,42777,FF,8590,catapult_fpga_latency
Throughput,712.2507122507122,catapult,FF,8590,FF,8590,catapult_fpga_latency
Throughput,712.2507122507122,catapult,DSP,0,FF,8590,catapult_fpga_latency
Throughput,712.2507122507122,catapult,BRAM,17.5,FF,8590,catapult_fpga_latency
Throughput,667.5567423230975,catapult,CLB,7612,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,LUT,42868,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,FF,8608,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,DSP,0,FF,8608,catapult_fpga_latency
Throughput,667.5567423230975,catapult,BRAM,17.5,FF,8608,catapult_fpga_latency
Throughput,572.0823798627002,catapult,CLB,7540,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,LUT,42826,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,FF,8571,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,DSP,0,FF,8571,catapult_fpga_latency
Throughput,572.0823798627002,catapult,BRAM,17.5,FF,8571,catapult_fpga_latency
Throughput,607.5334143377886,catapult,CLB,7124,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,LUT,42951,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,FF,8655,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,DSP,0,FF,8655,catapult_fpga_latency
Throughput,607.5334143377886,catapult,BRAM,17.5,FF,8655,catapult_fpga_latency
Throughput,736.3770250368188,catapult,CLB,7569,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,LUT,42687,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,FF,8562,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,DSP,0,FF,8562,catapult_fpga_latency
Throughput,736.3770250368188,catapult,BRAM,17.5,FF,8562,catapult_fpga_latency
Throughput,679.8096532970768,catapult,CLB,8003,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,LUT,42740,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,FF,8600,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,DSP,0,FF,8600,catapult_fpga_latency
Throughput,679.8096532970768,catapult,BRAM,17.5,FF,8600,catapult_fpga_latency
Throughput,616.1429451632779,catapult,CLB,7515,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,LUT,42749,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,FF,8553,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,DSP,0,FF,8553,catapult_fpga_latency
Throughput,616.1429451632779,catapult,BRAM,17.5,FF,8553,catapult_fpga_latency
Throughput,670.2412868632707,catapult,CLB,7212,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,LUT,42885,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,FF,8637,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,DSP,0,FF,8637,catapult_fpga_latency
Throughput,670.2412868632707,catapult,BRAM,17.5,FF,8637,catapult_fpga_latency
Throughput,736.9196757553427,catapult,CLB,7546,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,LUT,42755,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,FF,8613,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,DSP,0,FF,8613,catapult_fpga_latency
Throughput,736.9196757553427,catapult,BRAM,17.5,FF,8613,catapult_fpga_latency
Throughput,622.66500622665,catapult,CLB,7622,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,LUT,42941,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,FF,8641,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,DSP,0,FF,8641,catapult_fpga_latency
Throughput,622.66500622665,catapult,BRAM,17.5,FF,8641,catapult_fpga_latency
Throughput,629.3266205160479,catapult,CLB,7413,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,LUT,42800,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,FF,8625,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,DSP,0,FF,8625,catapult_fpga_latency
Throughput,629.3266205160479,catapult,BRAM,17.5,FF,8625,catapult_fpga_latency
Throughput,749.625187406297,catapult,CLB,7463,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,LUT,42937,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,FF,8622,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,DSP,0,FF,8622,catapult_fpga_latency
Throughput,749.625187406297,catapult,BRAM,17.5,FF,8622,catapult_fpga_latency
Throughput,628.5355122564425,catapult,CLB,9337,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,LUT,52920,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,FF,8634,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,DSP,0,FF,8634,catapult_fpga_latency
Throughput,628.5355122564425,catapult,BRAM,17.5,FF,8634,catapult_fpga_latency
Throughput,651.4657980456027,catapult,CLB,7412,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,LUT,44235,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,FF,8642,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,DSP,0,FF,8642,catapult_fpga_latency
Throughput,651.4657980456027,catapult,BRAM,17.5,FF,8642,catapult_fpga_latency
Throughput,794.2811755361398,catapult,CLB,7439,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,LUT,42745,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,FF,8593,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,DSP,0,FF,8593,catapult_fpga_latency
Throughput,794.2811755361398,catapult,BRAM,17.5,FF,8593,catapult_fpga_latency
Throughput,1146.788990825688,catapult,CLB,7616,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,LUT,42768,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,FF,8547,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,DSP,0,FF,8547,catapult_fpga_latency
Throughput,1146.788990825688,catapult,BRAM,17.5,FF,8547,catapult_fpga_latency
Throughput,1008.0645161290322,catapult,CLB,7715,FF,8554,catapult_fpga_latency
Throughput,1008.0645161290322,catapult,LUT,42792,FF,8554,catapult_fpga_latency
Throughput,1008.0645161290322,catapult,FF,8554,FF,8554,catapult_fpga_latency
Throughput,1008.0645161290322,catapult,DSP,0,FF,8554,catapult_fpga_latency
Throughput,1008.0645161290322,catapult,BRAM,17.5,FF,8554,catapult_fpga_latency
Throughput,614.2506142506143,catapult,CLB,7087,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,LUT,42901,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,FF,8714,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,DSP,0,FF,8714,catapult_fpga_latency
Throughput,614.2506142506143,catapult,BRAM,17.5,FF,8714,catapult_fpga_latency
Throughput,593.8242280285036,catapult,CLB,7170,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,LUT,43090,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,FF,8739,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,DSP,0,FF,8739,catapult_fpga_latency
Throughput,593.8242280285036,catapult,BRAM,17.5,FF,8739,catapult_fpga_latency
Throughput,690.1311249137336,catapult,CLB,7034,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,LUT,42808,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,FF,8635,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,DSP,0,FF,8635,catapult_fpga_latency
Throughput,690.1311249137336,catapult,BRAM,17.5,FF,8635,catapult_fpga_latency
Throughput,1070.663811563169,catapult,CLB,7676,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,LUT,42831,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,FF,8620,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,DSP,0,FF,8620,catapult_fpga_latency
Throughput,1070.663811563169,catapult,BRAM,17.5,FF,8620,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,CLB,7164,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,LUT,42898,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,FF,8638,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,DSP,0,FF,8638,catapult_fpga_latency
Throughput,1054.8523206751056,catapult,BRAM,17.5,FF,8638,catapult_fpga_latency
Throughput,659.1957811470007,catapult,CLB,7316,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,LUT,44129,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,FF,8741,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,DSP,0,FF,8741,catapult_fpga_latency
Throughput,659.1957811470007,catapult,BRAM,17.5,FF,8741,catapult_fpga_latency
