

================================================================
== Vivado HLS Report for 'sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_s'
================================================================
* Date:           Sat Dec 24 03:01:54 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.985 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7559|     7559| 37.795 us | 37.795 us |  7559|  7559|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- InitLoop   |      128|      128|         1|          1|          1|   128|    yes   |
        |- AccLoop_L  |     7296|     7296|         2|          1|          1|  7296|    yes   |
        |- CastLoop   |      129|      129|         3|          1|          1|   128|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     149|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        2|      -|        0|       0|    0|
|Multiplexer          |        -|      -|        -|     167|    -|
|Register             |        -|      -|       92|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        2|      0|       92|     316|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |acc_V_U  |sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_s_acc_V  |        2|  0|   0|    0|   128|   32|     1|         4096|
    +---------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                             |        2|  0|   0|    0|   128|   32|     1|         4096|
    +---------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |acc_V_d1                          |     +    |      0|  0|  32|          32|          32|
    |add_ln333_fu_174_p2               |     +    |      0|  0|  13|          13|           1|
    |i_1_fu_217_p2                     |     +    |      0|  0|   8|           8|           1|
    |i_fu_157_p2                       |     +    |      0|  0|   8|           8|           1|
    |k_fu_199_p2                       |     +    |      0|  0|   8|           8|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp1_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln329_fu_151_p2              |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln333_fu_168_p2              |   icmp   |      0|  0|  13|          13|          11|
    |icmp_ln334_fu_180_p2              |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln340_fu_211_p2              |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_pp2_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln334_fu_186_p3            |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 149|         119|          87|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_V_address0           |  15|          3|    7|         21|
    |acc_V_address1           |  15|          3|    7|         21|
    |ap_NS_fsm                |  41|          8|    1|          8|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |   9|          2|    1|          2|
    |data_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |i2_0_i_reg_140           |   9|          2|    8|         16|
    |i_0_i_reg_107            |   9|          2|    8|         16|
    |indvar_flatten_reg_118   |   9|          2|   13|         26|
    |k_0_i_reg_129            |   9|          2|    8|         16|
    |res_V_V_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 167|         35|   58|        137|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_V_addr_2_reg_250              |   7|   0|    7|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |i2_0_i_reg_140                    |   8|   0|    8|          0|
    |i_0_i_reg_107                     |   8|   0|    8|          0|
    |icmp_ln333_reg_236                |   1|   0|    1|          0|
    |icmp_ln340_reg_261                |   1|   0|    1|          0|
    |icmp_ln340_reg_261_pp2_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_118            |  13|   0|   13|          0|
    |k_0_i_reg_129                     |   8|   0|    8|          0|
    |tmp_V_1_reg_245                   |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  92|   0|   92|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|ap_start         |  in |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|ap_done          | out |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|ap_idle          | out |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|ap_ready         | out |    1| ap_ctrl_hs | sum1d_switch<ap_fixed,ap_fixed<32,16,5,3,0>,config12> | return value |
|data_V_V_TDATA   |  in |   32|    axis    |                        data_V_V                       |    pointer   |
|data_V_V_TVALID  |  in |    1|    axis    |                        data_V_V                       |    pointer   |
|data_V_V_TREADY  | out |    1|    axis    |                        data_V_V                       |    pointer   |
|res_V_V_TDATA    | out |   32|    axis    |                        res_V_V                        |    pointer   |
|res_V_V_TVALID   | out |    1|    axis    |                        res_V_V                        |    pointer   |
|res_V_V_TREADY   |  in |    1|    axis    |                        res_V_V                        |    pointer   |
+-----------------+-----+-----+------------+-------------------------------------------------------+--------------+

