;8:function^
	;4:test^
	;4:type^
		;3:i32^
	;5:$$end^
	;4:type^
		;3:i32^
	;5:$$end^
	;4:type^
		;3:i32^
	;5:$$end^
	;5:block^
		;2:%2^
		;11:instruction^
			;6:alloca^
			;7:operand^
				;2:%3^
				;4:type^
					;4:i32*^
				;5:$$end^
			;5:$$end^
			;4:type^
				;3:i32^
			;5:$$end^
			;7:operand^
				;1:1^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;6:alloca^
			;7:operand^
				;2:%4^
				;4:type^
					;4:i32*^
				;5:$$end^
			;5:$$end^
			;4:type^
				;3:i32^
			;5:$$end^
			;7:operand^
				;1:1^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;6:alloca^
			;7:operand^
				;2:%5^
				;4:type^
					;4:i32*^
				;5:$$end^
			;5:$$end^
			;4:type^
				;3:i32^
			;5:$$end^
			;7:operand^
				;1:1^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;5:store^
			;7:operand^
				;2:%4^
				;4:type^
					;4:i32*^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;2:%0^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;5:store^
			;7:operand^
				;2:%5^
				;4:type^
					;4:i32*^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;2:%1^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;4:load^
			;7:operand^
				;2:%6^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;2:%4^
				;4:type^
					;4:i32*^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;4:icmp^
			;9:predicate^
				;3:sgt^
			;5:$$end^
			;7:operand^
				;2:%7^
				;4:type^
					;2:i1^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;2:%6^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;1:0^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;5:br.if^
			;7:operand^
				;2:%7^
				;4:type^
					;2:i1^
				;5:$$end^
			;5:$$end^
			;6:target^
				;2:%8^
			;5:$$end^
			;6:target^
				;3:%12^
			;5:$$end^
		;5:$$end^
	;5:$$end^
	;5:block^
		;2:%8^
		;11:instruction^
			;4:load^
			;7:operand^
				;2:%9^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;2:%4^
				;4:type^
					;4:i32*^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;4:load^
			;7:operand^
				;3:%10^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;2:%5^
				;4:type^
					;4:i32*^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;6:binary^
			;6:opcode^
				;3:mul^
			;5:$$end^
			;4:flag^
				;3:nsw^
			;5:$$end^
			;7:operand^
				;3:%11^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;2:%9^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;3:%10^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;5:store^
			;7:operand^
				;2:%3^
				;4:type^
					;4:i32*^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;3:%11^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;2:br^
			;6:target^
				;3:%16^
			;5:$$end^
		;5:$$end^
	;5:$$end^
	;5:block^
		;3:%12^
		;11:instruction^
			;4:load^
			;7:operand^
				;3:%13^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;2:%4^
				;4:type^
					;4:i32*^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;4:load^
			;7:operand^
				;3:%14^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;2:%5^
				;4:type^
					;4:i32*^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;6:binary^
			;6:opcode^
				;3:add^
			;5:$$end^
			;4:flag^
				;3:nsw^
			;5:$$end^
			;7:operand^
				;3:%15^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;3:%13^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;3:%14^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;5:store^
			;7:operand^
				;2:%3^
				;4:type^
					;4:i32*^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;3:%15^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;2:br^
			;6:target^
				;3:%16^
			;5:$$end^
		;5:$$end^
	;5:$$end^
	;5:block^
		;3:%16^
		;11:instruction^
			;4:load^
			;7:operand^
				;3:%17^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
			;7:operand^
				;2:%3^
				;4:type^
					;4:i32*^
				;5:$$end^
			;5:$$end^
		;5:$$end^
		;11:instruction^
			;3:ret^
			;7:operand^
				;3:%17^
				;4:type^
					;3:i32^
				;5:$$end^
			;5:$$end^
		;5:$$end^
	;5:$$end^
;5:$$end^
