<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN">
<html>
  <head>
    <meta http-equiv="Content-type" content="text/html;charset=UTF-8">
    <title>[Indigo]&lt;Maxc>MaxcOperations0-20Bravo.Dm!8>MaxcOps11.Bravo</title>
  </head>
  <body>
    <div style="width: 405pt; margin-left: 121pt; margin-top: 0pt; text-align: left">
<span style="font: 10pt serif">Page Numbers: Yes   X: 527   Y: 10.5" First Page: 33<br>Columns: 1   Edge Margin: .4"   Between Columns: .4"<br>Margins:   Top: 1.3"   Bottom: 1"<br>Line Numbers: No   Modulus: 5   Page-relative<br>Odd Heading:</span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 0pt; text-align: left">
<span style="font: bold 12pt serif">Maxc Operations</span><span class="tab" val="24"></span><span style="font: bold italic 10pt serif">Interpreting Checker Failures</span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 0pt; text-align: left">
<span class="tab" val="24"></span><span style="font: 10pt serif">Even Heading:</span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 0pt; text-align: left">
<span class="tab" val="24"></span><span style="font: bold italic 10pt serif">Interpreting Checker Failures</span><span class="tab" val="24"></span><span style="font: bold 12pt serif">Maxc Operations</span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 12pt; text-align: center">
<span style="font: bold 10pt serif">11.  INTERPRETING CHECKER FAILURES</span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 12pt; text-align: justify">
<span style="font: 10pt serif">The microcode Checker is normally run whenever Tenex is started or restarted, and may be run manually by issuing the Midas command "25;G".  Checker failures are characterized by:</span><span class="tab" val="24"></span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 12pt; text-align: left">
<span class="tab" val="24"></span><span style="font: 10pt serif">a)</span><span class="tab" val="24"></span><span style="font: 10pt serif">IMA=20</span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 12pt; text-align: left">
<span class="tab" val="24"></span><span style="font: 10pt serif">b)</span><span class="tab" val="24"></span><span style="font: 10pt serif">STK 0 = RETN (type "RETN=" to verify this)</span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 12pt; text-align: left">
<span class="tab" val="24"></span><span style="font: 10pt serif">c)</span><span class="tab" val="24"></span><span style="font: 10pt serif">a value in LM 10 between 0 and 77777.</span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 12pt; text-align: left">
<span style="font: 10pt serif">To interpret a Checker failure, the following guidelines are offered:</span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 12pt; text-align: justify">
<span class="tab" val="24"></span><span style="font: 10pt serif">a)</span><span class="tab" val="24"></span><span style="font: 10pt serif">If LM 10 contains 0, all SM, DM, DM1, DM2, and IM registers containing constants<br></span><span class="tab" val="24"></span><span class="tab" val="24"></span><span style="font: 10pt serif">were verified to be correct, but some LM or RM constant or other processor operation<br></span><span class="tab" val="24"></span><span class="tab" val="24"></span><span style="font: 10pt serif">failed.  See the microinstruction at [STK 0]-1 in the Checker listing to determine what&rsquo;s<br></span><span class="tab" val="24"></span><span class="tab" val="24"></span><span style="font: 10pt serif">wrong.</span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 12pt; text-align: justify">
<span class="tab" val="24"></span><span style="font: 10pt serif">b)</span><span class="tab" val="24"></span><span style="font: 10pt serif">If LM 10 does not contain 0, it contains the logical "or" of all addresses containing<br></span><span class="tab" val="24"></span><span class="tab" val="24"></span><span style="font: 10pt serif">incorrect values, where</span><span class="tab" val="24"></span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 4pt; text-align: left">
<span class="tab" val="24"></span><span style="font: 10pt serif">00000-07777</span><span class="tab" val="24"></span><span style="font: 10pt serif">Instruction memory (IM) bits 0-35<br></span><span class="tab" val="24"></span><span style="font: 10pt serif">10000-17777</span><span class="tab" val="24"></span><span style="font: 10pt serif">Instruction memory (IM) bits 36-71<br></span><span class="tab" val="24"></span><span style="font: 10pt serif">20000-23777</span><span class="tab" val="24"></span><span style="font: 10pt serif">Dispatch memory (DM) 0-3777<br></span><span class="tab" val="24"></span><span style="font: 10pt serif">24000-24777</span><span class="tab" val="24"></span><span style="font: 10pt serif">Scratch memory (SM) 0-777</span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 4pt; text-align: justify">
<span class="tab" val="24"></span><span style="font: 10pt serif">Since these memories are composed of chips which span 400 or 2000 (octal) bits and<br></span><span class="tab" val="24"></span><span style="font: 10pt serif">since the normal failure mode is complete chip failure, it will seldom be true that the<br></span><span class="tab" val="24"></span><span style="font: 10pt serif">number in LM 10 is the address of a single failure.  For total chip failures, the logical<br></span><span class="tab" val="24"></span><span style="font: 10pt serif">"or" of the addresses will wind up in LM 10.  Note that on the old bipolar boards, chips<br></span><span class="tab" val="24"></span><span style="font: 10pt serif">are interleaved so that a chip hits every fourth address.  The value in register LPGRT3<br></span><span class="tab" val="24"></span><span style="font: 10pt serif">is the complement of the wrong bits in the word if there was only a single error.</span><span class="tab" val="24"></span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 12pt; text-align: justify">
<span class="tab" val="24"></span><span style="font: 10pt serif">c)</span><span class="tab" val="24"></span><span style="font: 10pt serif">On Maxc2, one can obtain additional information by invoking "LMPE-Scan" to find the<br></span><span class="tab" val="24"></span><span class="tab" val="24"></span><span style="font: 10pt serif">bipolar memory locations containing parity errors, and by invoking "Compare"</span><span style="font: 8pt serif; vertical-align: 4pt">1</span><span style="font: 10pt serif"> to<br></span><span class="tab" val="24"></span><span class="tab" val="24"></span><span style="font: 10pt serif">compare the current memory contents with the file from which the control memory was<br></span><span class="tab" val="24"></span><span class="tab" val="24"></span><span style="font: 10pt serif">loaded.  (Note that it is normal for "Compare" to find one error at location IODEND.)</span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 12pt; text-align: justify">
<span class="tab" val="24"></span><span style="font: 10pt serif">d)</span><span class="tab" val="24"></span><span style="font: 10pt serif">Run the DGIMH and DGIML micro-diagnostics for further error information.</span><span class="tab" val="24"></span></div>
<div style="width: 442pt; margin-left: 84pt; margin-top: 12pt; text-align: justify">
<span style="font: 8pt serif">------------------------------<br></span><span style="font: 8pt serif; vertical-align: 4pt">1</span><span style="font: 8pt serif">"Compare" (Ref. Section 2, par. C.3.) produces a list of errors on file Midas.Error.  From the Alto executive issue the command "Type Midas.Errors".  The number associated with each error is a 36 bit word numbered from left to right bit 0 through bit 35.  These bit numbers correspond to the bit numbers identified in the bipolar memory card chip maps (Figures 1, 2 & 3).</span><span class="tab" val="24"></span></div>
<script>function do_tabs() { // unit = px
  var tabs = document.getElementsByClassName("tab");
  for (var i = 0; i < tabs.length; ++i) {
    var span = tabs[i];
    var val = span.getAttribute("val");
    if (val == null) console.log("Couldn't get val");
    var rect = span.getBoundingClientRect();
    var tabstop;
    if (val > 0) tabstop = Math.ceil(rect.left / val) * val;
    else tabstop = -val;
    console.log("do_tabs", val, tabstop)
    if (tabstop > 0) {
      var width = tabstop - rect.left;
      span.style.display = "inline-block";
      span.style.width = width + "px";
    }
  }
}
do_tabs();
</script>
  </body>
</html>
