// Seed: 1551341240
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_15;
  assign id_6 = 1;
  assign id_7 = 1 > id_10 - id_8;
  wire id_16;
endmodule
module module_1 #(
    parameter id_10 = 32'd63,
    parameter id_11 = 32'd99
) (
    input tri1 id_0,
    input supply0 id_1,
    inout tri id_2,
    input wire id_3,
    input wor id_4,
    input uwire id_5,
    input wand id_6,
    input tri0 id_7,
    input tri0 id_8
);
  defparam id_10.id_11 = 1'b0;
  wire id_12;
  module_0(
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  wire id_13;
endmodule
