Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan 19 17:26:58 2023
| Host         : fpga-Standard-PC-Q35-ICH9-2009 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.908        0.000                      0                  397        0.215        0.000                      0                  397        3.500        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.908        0.000                      0                  397        0.215        0.000                      0                  397        3.500        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 Time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Time_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.240ns (27.511%)  route 3.267ns (72.489%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.670     5.339    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  Time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  Time_cnt_reg[12]/Q
                         net (fo=5, routed)           0.827     6.683    Time_cnt_reg_n_0_[12]
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.146     6.829 f  Time_cnt[30]_i_18/O
                         net (fo=4, routed)           0.762     7.591    v_controller_inst/Time_cnt[30]_i_3_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.328     7.919 r  v_controller_inst/Time_cnt[30]_i_10/O
                         net (fo=1, routed)           0.655     8.574    v_controller_inst/Time_cnt[30]_i_10_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.698 f  v_controller_inst/Time_cnt[30]_i_3/O
                         net (fo=1, routed)           0.154     8.852    v_controller_inst/Time_cnt[30]_i_3_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.976 r  v_controller_inst/Time_cnt[30]_i_1/O
                         net (fo=31, routed)          0.870     9.846    v_controller_inst_n_3
    SLICE_X28Y33         FDRE                                         r  Time_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.495    12.887    clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  Time_cnt_reg[5]/C
                         clock pessimism              0.426    13.314    
                         clock uncertainty           -0.035    13.278    
    SLICE_X28Y33         FDRE (Setup_fdre_C_R)       -0.524    12.754    Time_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 Time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Time_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.240ns (27.511%)  route 3.267ns (72.489%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.670     5.339    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  Time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  Time_cnt_reg[12]/Q
                         net (fo=5, routed)           0.827     6.683    Time_cnt_reg_n_0_[12]
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.146     6.829 f  Time_cnt[30]_i_18/O
                         net (fo=4, routed)           0.762     7.591    v_controller_inst/Time_cnt[30]_i_3_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.328     7.919 r  v_controller_inst/Time_cnt[30]_i_10/O
                         net (fo=1, routed)           0.655     8.574    v_controller_inst/Time_cnt[30]_i_10_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.698 f  v_controller_inst/Time_cnt[30]_i_3/O
                         net (fo=1, routed)           0.154     8.852    v_controller_inst/Time_cnt[30]_i_3_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.976 r  v_controller_inst/Time_cnt[30]_i_1/O
                         net (fo=31, routed)          0.870     9.846    v_controller_inst_n_3
    SLICE_X28Y33         FDRE                                         r  Time_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.495    12.887    clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  Time_cnt_reg[6]/C
                         clock pessimism              0.426    13.314    
                         clock uncertainty           -0.035    13.278    
    SLICE_X28Y33         FDRE (Setup_fdre_C_R)       -0.524    12.754    Time_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 Time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Time_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.240ns (27.511%)  route 3.267ns (72.489%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.670     5.339    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  Time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  Time_cnt_reg[12]/Q
                         net (fo=5, routed)           0.827     6.683    Time_cnt_reg_n_0_[12]
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.146     6.829 f  Time_cnt[30]_i_18/O
                         net (fo=4, routed)           0.762     7.591    v_controller_inst/Time_cnt[30]_i_3_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.328     7.919 r  v_controller_inst/Time_cnt[30]_i_10/O
                         net (fo=1, routed)           0.655     8.574    v_controller_inst/Time_cnt[30]_i_10_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.698 f  v_controller_inst/Time_cnt[30]_i_3/O
                         net (fo=1, routed)           0.154     8.852    v_controller_inst/Time_cnt[30]_i_3_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.976 r  v_controller_inst/Time_cnt[30]_i_1/O
                         net (fo=31, routed)          0.870     9.846    v_controller_inst_n_3
    SLICE_X28Y33         FDRE                                         r  Time_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.495    12.887    clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  Time_cnt_reg[7]/C
                         clock pessimism              0.426    13.314    
                         clock uncertainty           -0.035    13.278    
    SLICE_X28Y33         FDRE (Setup_fdre_C_R)       -0.524    12.754    Time_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 Time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Time_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.240ns (27.511%)  route 3.267ns (72.489%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.670     5.339    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  Time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  Time_cnt_reg[12]/Q
                         net (fo=5, routed)           0.827     6.683    Time_cnt_reg_n_0_[12]
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.146     6.829 f  Time_cnt[30]_i_18/O
                         net (fo=4, routed)           0.762     7.591    v_controller_inst/Time_cnt[30]_i_3_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.328     7.919 r  v_controller_inst/Time_cnt[30]_i_10/O
                         net (fo=1, routed)           0.655     8.574    v_controller_inst/Time_cnt[30]_i_10_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.698 f  v_controller_inst/Time_cnt[30]_i_3/O
                         net (fo=1, routed)           0.154     8.852    v_controller_inst/Time_cnt[30]_i_3_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.976 r  v_controller_inst/Time_cnt[30]_i_1/O
                         net (fo=31, routed)          0.870     9.846    v_controller_inst_n_3
    SLICE_X28Y33         FDRE                                         r  Time_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.495    12.887    clk_IBUF_BUFG
    SLICE_X28Y33         FDRE                                         r  Time_cnt_reg[8]/C
                         clock pessimism              0.426    13.314    
                         clock uncertainty           -0.035    13.278    
    SLICE_X28Y33         FDRE (Setup_fdre_C_R)       -0.524    12.754    Time_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 Time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Time_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.240ns (27.604%)  route 3.252ns (72.396%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.670     5.339    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  Time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  Time_cnt_reg[12]/Q
                         net (fo=5, routed)           0.827     6.683    Time_cnt_reg_n_0_[12]
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.146     6.829 f  Time_cnt[30]_i_18/O
                         net (fo=4, routed)           0.762     7.591    v_controller_inst/Time_cnt[30]_i_3_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.328     7.919 r  v_controller_inst/Time_cnt[30]_i_10/O
                         net (fo=1, routed)           0.655     8.574    v_controller_inst/Time_cnt[30]_i_10_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.698 f  v_controller_inst/Time_cnt[30]_i_3/O
                         net (fo=1, routed)           0.154     8.852    v_controller_inst/Time_cnt[30]_i_3_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.976 r  v_controller_inst/Time_cnt[30]_i_1/O
                         net (fo=31, routed)          0.855     9.831    v_controller_inst_n_3
    SLICE_X28Y36         FDRE                                         r  Time_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.497    12.889    clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  Time_cnt_reg[17]/C
                         clock pessimism              0.426    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X28Y36         FDRE (Setup_fdre_C_R)       -0.524    12.756    Time_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 Time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Time_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.240ns (27.604%)  route 3.252ns (72.396%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.670     5.339    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  Time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  Time_cnt_reg[12]/Q
                         net (fo=5, routed)           0.827     6.683    Time_cnt_reg_n_0_[12]
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.146     6.829 f  Time_cnt[30]_i_18/O
                         net (fo=4, routed)           0.762     7.591    v_controller_inst/Time_cnt[30]_i_3_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.328     7.919 r  v_controller_inst/Time_cnt[30]_i_10/O
                         net (fo=1, routed)           0.655     8.574    v_controller_inst/Time_cnt[30]_i_10_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.698 f  v_controller_inst/Time_cnt[30]_i_3/O
                         net (fo=1, routed)           0.154     8.852    v_controller_inst/Time_cnt[30]_i_3_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.976 r  v_controller_inst/Time_cnt[30]_i_1/O
                         net (fo=31, routed)          0.855     9.831    v_controller_inst_n_3
    SLICE_X28Y36         FDRE                                         r  Time_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.497    12.889    clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  Time_cnt_reg[18]/C
                         clock pessimism              0.426    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X28Y36         FDRE (Setup_fdre_C_R)       -0.524    12.756    Time_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 Time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Time_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.240ns (27.604%)  route 3.252ns (72.396%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.670     5.339    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  Time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  Time_cnt_reg[12]/Q
                         net (fo=5, routed)           0.827     6.683    Time_cnt_reg_n_0_[12]
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.146     6.829 f  Time_cnt[30]_i_18/O
                         net (fo=4, routed)           0.762     7.591    v_controller_inst/Time_cnt[30]_i_3_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.328     7.919 r  v_controller_inst/Time_cnt[30]_i_10/O
                         net (fo=1, routed)           0.655     8.574    v_controller_inst/Time_cnt[30]_i_10_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.698 f  v_controller_inst/Time_cnt[30]_i_3/O
                         net (fo=1, routed)           0.154     8.852    v_controller_inst/Time_cnt[30]_i_3_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.976 r  v_controller_inst/Time_cnt[30]_i_1/O
                         net (fo=31, routed)          0.855     9.831    v_controller_inst_n_3
    SLICE_X28Y36         FDRE                                         r  Time_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.497    12.889    clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  Time_cnt_reg[19]/C
                         clock pessimism              0.426    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X28Y36         FDRE (Setup_fdre_C_R)       -0.524    12.756    Time_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 Time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Time_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.240ns (27.656%)  route 3.244ns (72.344%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.670     5.339    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  Time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  Time_cnt_reg[12]/Q
                         net (fo=5, routed)           0.827     6.683    Time_cnt_reg_n_0_[12]
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.146     6.829 f  Time_cnt[30]_i_18/O
                         net (fo=4, routed)           0.762     7.591    v_controller_inst/Time_cnt[30]_i_3_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.328     7.919 r  v_controller_inst/Time_cnt[30]_i_10/O
                         net (fo=1, routed)           0.655     8.574    v_controller_inst/Time_cnt[30]_i_10_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.698 f  v_controller_inst/Time_cnt[30]_i_3/O
                         net (fo=1, routed)           0.154     8.852    v_controller_inst/Time_cnt[30]_i_3_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.976 r  v_controller_inst/Time_cnt[30]_i_1/O
                         net (fo=31, routed)          0.846     9.822    v_controller_inst_n_3
    SLICE_X28Y32         FDRE                                         r  Time_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.494    12.886    clk_IBUF_BUFG
    SLICE_X28Y32         FDRE                                         r  Time_cnt_reg[1]/C
                         clock pessimism              0.426    13.313    
                         clock uncertainty           -0.035    13.277    
    SLICE_X28Y32         FDRE (Setup_fdre_C_R)       -0.524    12.753    Time_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 Time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Time_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.240ns (27.656%)  route 3.244ns (72.344%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.670     5.339    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  Time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  Time_cnt_reg[12]/Q
                         net (fo=5, routed)           0.827     6.683    Time_cnt_reg_n_0_[12]
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.146     6.829 f  Time_cnt[30]_i_18/O
                         net (fo=4, routed)           0.762     7.591    v_controller_inst/Time_cnt[30]_i_3_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.328     7.919 r  v_controller_inst/Time_cnt[30]_i_10/O
                         net (fo=1, routed)           0.655     8.574    v_controller_inst/Time_cnt[30]_i_10_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.698 f  v_controller_inst/Time_cnt[30]_i_3/O
                         net (fo=1, routed)           0.154     8.852    v_controller_inst/Time_cnt[30]_i_3_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.976 r  v_controller_inst/Time_cnt[30]_i_1/O
                         net (fo=31, routed)          0.846     9.822    v_controller_inst_n_3
    SLICE_X28Y32         FDRE                                         r  Time_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.494    12.886    clk_IBUF_BUFG
    SLICE_X28Y32         FDRE                                         r  Time_cnt_reg[2]/C
                         clock pessimism              0.426    13.313    
                         clock uncertainty           -0.035    13.277    
    SLICE_X28Y32         FDRE (Setup_fdre_C_R)       -0.524    12.753    Time_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 Time_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Time_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.240ns (27.656%)  route 3.244ns (72.344%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.670     5.339    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  Time_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDRE (Prop_fdre_C_Q)         0.518     5.857 r  Time_cnt_reg[12]/Q
                         net (fo=5, routed)           0.827     6.683    Time_cnt_reg_n_0_[12]
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.146     6.829 f  Time_cnt[30]_i_18/O
                         net (fo=4, routed)           0.762     7.591    v_controller_inst/Time_cnt[30]_i_3_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.328     7.919 r  v_controller_inst/Time_cnt[30]_i_10/O
                         net (fo=1, routed)           0.655     8.574    v_controller_inst/Time_cnt[30]_i_10_n_0
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.124     8.698 f  v_controller_inst/Time_cnt[30]_i_3/O
                         net (fo=1, routed)           0.154     8.852    v_controller_inst/Time_cnt[30]_i_3_n_0
    SLICE_X33Y34         LUT4 (Prop_lut4_I3_O)        0.124     8.976 r  v_controller_inst/Time_cnt[30]_i_1/O
                         net (fo=31, routed)          0.846     9.822    v_controller_inst_n_3
    SLICE_X28Y32         FDRE                                         r  Time_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.494    12.886    clk_IBUF_BUFG
    SLICE_X28Y32         FDRE                                         r  Time_cnt_reg[3]/C
                         clock pessimism              0.426    13.313    
                         clock uncertainty           -0.035    13.277    
    SLICE_X28Y32         FDRE (Setup_fdre_C_R)       -0.524    12.753    Time_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  2.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debouncer_inst/c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            enable_flag_change_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.221%)  route 0.184ns (49.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.473    debouncer_inst/CLK
    SLICE_X33Y34         FDRE                                         r  debouncer_inst/c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  debouncer_inst/c_reg/Q
                         net (fo=6, routed)           0.184     1.799    debouncer_inst/c
    SLICE_X34Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.844 r  debouncer_inst/enable_flag_change_i_1/O
                         net (fo=1, routed)           0.000     1.844    debouncer_inst_n_2
    SLICE_X34Y34         FDRE                                         r  enable_flag_change_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.828     1.987    clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  enable_flag_change_reg/C
                         clock pessimism             -0.480     1.507    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.121     1.628    enable_flag_change_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 v_controller_inst/v4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            correct_flags_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.118%)  route 0.145ns (43.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.473    v_controller_inst/CLK
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  v_controller_inst/v4_reg/Q
                         net (fo=4, routed)           0.145     1.760    v_controller_inst/v4
    SLICE_X33Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.805 r  v_controller_inst/correct_flags_i_1/O
                         net (fo=1, routed)           0.000     1.805    v_controller_inst_n_1
    SLICE_X33Y35         FDRE                                         r  correct_flags_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.828     1.987    clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  correct_flags_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.091     1.564    correct_flags_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ready_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.816%)  route 0.179ns (46.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.473    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  ready_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  ready_flag_reg/Q
                         net (fo=17, routed)          0.179     1.817    change_wariant_inst/N_reg[0]
    SLICE_X34Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.862 r  change_wariant_inst/x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    change_wariant_inst_n_67
    SLICE_X34Y36         FDRE                                         r  x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.829     1.988    clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  x_reg[2]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.121     1.609    x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 v_controller_inst/v3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_controller_inst/v4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.979%)  route 0.159ns (46.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.473    v_controller_inst/CLK
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  v_controller_inst/v3_reg/Q
                         net (fo=7, routed)           0.159     1.773    v_controller_inst/v3
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  v_controller_inst/v4_i_1/O
                         net (fo=1, routed)           0.000     1.818    v_controller_inst/v4_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.828     1.987    v_controller_inst/CLK
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v4_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.092     1.565    v_controller_inst/v4_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ready_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.540%)  route 0.181ns (46.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.473    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  ready_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  ready_flag_reg/Q
                         net (fo=17, routed)          0.181     1.819    change_wariant_inst/N_reg[0]
    SLICE_X34Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.864 r  change_wariant_inst/x[3]_i_3/O
                         net (fo=1, routed)           0.000     1.864    change_wariant_inst_n_66
    SLICE_X34Y36         FDRE                                         r  x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.829     1.988    clk_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  x_reg[3]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.121     1.609    x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 button_pushed_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_inst/a_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.043%)  route 0.220ns (60.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.473    clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  button_pushed_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  button_pushed_flag_reg/Q
                         net (fo=6, routed)           0.220     1.834    debouncer_inst/button_pushed_flag
    SLICE_X33Y34         FDRE                                         r  debouncer_inst/a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.827     1.986    debouncer_inst/CLK
    SLICE_X33Y34         FDRE                                         r  debouncer_inst/a_reg/C
                         clock pessimism             -0.480     1.506    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.070     1.576    debouncer_inst/a_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 v_controller_inst/v1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_controller_inst/v2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.190ns (51.708%)  route 0.177ns (48.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.473    v_controller_inst/CLK
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  v_controller_inst/v1_reg/Q
                         net (fo=5, routed)           0.177     1.792    v_controller_inst/v1
    SLICE_X33Y35         LUT4 (Prop_lut4_I0_O)        0.049     1.841 r  v_controller_inst/v2_i_1/O
                         net (fo=1, routed)           0.000     1.841    v_controller_inst/v2_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.828     1.987    v_controller_inst/CLK
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v2_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.107     1.580    v_controller_inst/v2_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 v_controller_inst/v2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_controller_inst/v3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.473    v_controller_inst/CLK
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  v_controller_inst/v2_reg/Q
                         net (fo=6, routed)           0.130     1.732    v_controller_inst/v2
    SLICE_X33Y35         LUT3 (Prop_lut3_I1_O)        0.098     1.830 r  v_controller_inst/v3_i_1/O
                         net (fo=1, routed)           0.000     1.830    v_controller_inst/v3_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.828     1.987    v_controller_inst/CLK
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v3_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.092     1.565    v_controller_inst/v3_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 v_controller_inst/v1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            v_controller_inst/v1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.177%)  route 0.177ns (48.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.473    v_controller_inst/CLK
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  v_controller_inst/v1_reg/Q
                         net (fo=5, routed)           0.177     1.792    v_controller_inst/v1
    SLICE_X33Y35         LUT5 (Prop_lut5_I0_O)        0.045     1.837 r  v_controller_inst/v1_i_1/O
                         net (fo=1, routed)           0.000     1.837    v_controller_inst/v1_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.828     1.987    v_controller_inst/CLK
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v1_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.092     1.565    v_controller_inst/v1_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 M_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            M_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.591     1.503    clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  M_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  M_reg[0]/Q
                         net (fo=6, routed)           0.180     1.825    change_wariant_inst/M_reg[0][0]
    SLICE_X41Y37         LUT2 (Prop_lut2_I0_O)        0.045     1.870 r  change_wariant_inst/M[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    change_wariant_inst_n_65
    SLICE_X41Y37         FDRE                                         r  M_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.859     2.018    clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  M_reg[0]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.091     1.594    M_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y37    M_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y37    M_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y37    M_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y37    M_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y38    M_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y38    M_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y38    M_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y38    M_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y39    M_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y37    M_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y37    M_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    M_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    M_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    M_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    M_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    M_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    M_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    M_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    M_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y37    M_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y37    M_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    M_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    M_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    M_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    M_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    M_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y37    M_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    M_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y38    M_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.826ns  (logic 3.983ns (58.355%)  route 2.843ns (41.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.673     5.342    clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  jd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.456     5.798 r  jd_reg[7]/Q
                         net (fo=1, routed)           2.843     8.640    jd_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         3.527    12.167 r  jd_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.167    jd[7]
    V18                                                               r  jd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.697ns  (logic 3.987ns (59.529%)  route 2.710ns (40.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.750     5.419    clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  jd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  jd_reg[6]/Q
                         net (fo=1, routed)           2.710     8.585    jd_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.531    12.116 r  jd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.116    jd[6]
    V17                                                               r  jd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.387ns  (logic 4.068ns (63.692%)  route 2.319ns (36.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.672     5.341    clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  jd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  jd_reg[5]/Q
                         net (fo=1, routed)           2.319     8.116    jd_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.612    11.728 r  jd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.728    jd[5]
    U15                                                               r  jd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.179ns  (logic 4.072ns (65.898%)  route 2.107ns (34.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.751     5.420    clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  jd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  jd_reg[4]/Q
                         net (fo=1, routed)           2.107     7.983    jd_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616    11.599 r  jd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.599    jd[4]
    U14                                                               r  jd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.088ns  (logic 4.022ns (66.064%)  route 2.066ns (33.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.674     5.343    clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  jd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456     5.799 r  jd_reg[1]/Q
                         net (fo=1, routed)           2.066     7.865    jd_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.566    11.431 r  jd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.431    jd[1]
    T15                                                               r  jd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.999ns  (logic 4.085ns (68.102%)  route 1.913ns (31.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.673     5.342    clk_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  jd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518     5.860 r  jd_reg[3]/Q
                         net (fo=1, routed)           1.913     7.773    jd_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.567    11.340 r  jd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.340    jd[3]
    R14                                                               r  jd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.914ns  (logic 4.028ns (68.115%)  route 1.886ns (31.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.750     5.419    clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  jd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  jd_reg[2]/Q
                         net (fo=1, routed)           1.886     7.760    jd_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.572    11.333 r  jd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.333    jd[2]
    P14                                                               r  jd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.890ns  (logic 4.019ns (68.242%)  route 1.870ns (31.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.751     5.420    clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  jd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.876 r  jd_reg[0]/Q
                         net (fo=1, routed)           1.870     7.746    jd_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.563    11.309 r  jd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.309    jd[0]
    T14                                                               r  jd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.405ns (77.559%)  route 0.406ns (22.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.589     1.501    clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  jd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  jd_reg[0]/Q
                         net (fo=1, routed)           0.406     2.049    jd_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.264     3.312 r  jd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.312    jd[0]
    T14                                                               r  jd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.414ns (77.026%)  route 0.422ns (22.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.500    clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  jd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  jd_reg[2]/Q
                         net (fo=1, routed)           0.422     2.063    jd_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.273     3.335 r  jd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.335    jd[2]
    P14                                                               r  jd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.432ns (75.032%)  route 0.476ns (24.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.562     1.474    clk_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  jd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  jd_reg[3]/Q
                         net (fo=1, routed)           0.476     2.115    jd_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         1.268     3.382 r  jd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.382    jd[3]
    R14                                                               r  jd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.408ns (72.870%)  route 0.524ns (27.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.563     1.475    clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  jd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  jd_reg[1]/Q
                         net (fo=1, routed)           0.524     2.140    jd_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.267     3.407 r  jd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.407    jd[1]
    T15                                                               r  jd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.945ns  (logic 1.457ns (74.902%)  route 0.488ns (25.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.589     1.501    clk_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  jd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  jd_reg[4]/Q
                         net (fo=1, routed)           0.488     2.130    jd_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.316     3.446 r  jd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.446    jd[4]
    U14                                                               r  jd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.099ns  (logic 1.453ns (69.224%)  route 0.646ns (30.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.473    clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  jd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  jd_reg[5]/Q
                         net (fo=1, routed)           0.646     2.260    jd_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.312     3.572 r  jd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.572    jd[5]
    U15                                                               r  jd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.372ns (63.284%)  route 0.796ns (36.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.500    clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  jd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  jd_reg[6]/Q
                         net (fo=1, routed)           0.796     2.437    jd_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.231     3.669 r  jd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.669    jd[6]
    V17                                                               r  jd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.369ns (60.108%)  route 0.909ns (39.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.562     1.474    clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  jd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  jd_reg[7]/Q
                         net (fo=1, routed)           0.909     2.524    jd_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         1.228     3.752 r  jd_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.752    jd[7]
    V18                                                               r  jd[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            M_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.724ns  (logic 1.641ns (28.668%)  route 4.083ns (71.332%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.668     4.157    change_wariant_inst/btn_IBUF[0]
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.152     4.309 r  change_wariant_inst/N[30]_i_1/O
                         net (fo=62, routed)          1.415     5.724    change_wariant_inst_n_87
    SLICE_X43Y40         FDRE                                         r  M_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.577     4.970    clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  M_reg[21]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            M_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.724ns  (logic 1.641ns (28.668%)  route 4.083ns (71.332%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.668     4.157    change_wariant_inst/btn_IBUF[0]
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.152     4.309 r  change_wariant_inst/N[30]_i_1/O
                         net (fo=62, routed)          1.415     5.724    change_wariant_inst_n_87
    SLICE_X43Y40         FDRE                                         r  M_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.577     4.970    clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  M_reg[22]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            M_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.724ns  (logic 1.641ns (28.668%)  route 4.083ns (71.332%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.668     4.157    change_wariant_inst/btn_IBUF[0]
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.152     4.309 r  change_wariant_inst/N[30]_i_1/O
                         net (fo=62, routed)          1.415     5.724    change_wariant_inst_n_87
    SLICE_X43Y40         FDRE                                         r  M_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.577     4.970    clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  M_reg[23]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            M_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.724ns  (logic 1.641ns (28.668%)  route 4.083ns (71.332%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.668     4.157    change_wariant_inst/btn_IBUF[0]
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.152     4.309 r  change_wariant_inst/N[30]_i_1/O
                         net (fo=62, routed)          1.415     5.724    change_wariant_inst_n_87
    SLICE_X43Y40         FDRE                                         r  M_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.577     4.970    clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  M_reg[24]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            M_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.583ns  (logic 1.641ns (29.391%)  route 3.942ns (70.609%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.668     4.157    change_wariant_inst/btn_IBUF[0]
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.152     4.309 r  change_wariant_inst/N[30]_i_1/O
                         net (fo=62, routed)          1.274     5.583    change_wariant_inst_n_87
    SLICE_X43Y39         FDRE                                         r  M_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.577     4.970    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  M_reg[17]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            M_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.583ns  (logic 1.641ns (29.391%)  route 3.942ns (70.609%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.668     4.157    change_wariant_inst/btn_IBUF[0]
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.152     4.309 r  change_wariant_inst/N[30]_i_1/O
                         net (fo=62, routed)          1.274     5.583    change_wariant_inst_n_87
    SLICE_X43Y39         FDRE                                         r  M_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.577     4.970    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  M_reg[18]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            M_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.583ns  (logic 1.641ns (29.391%)  route 3.942ns (70.609%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.668     4.157    change_wariant_inst/btn_IBUF[0]
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.152     4.309 r  change_wariant_inst/N[30]_i_1/O
                         net (fo=62, routed)          1.274     5.583    change_wariant_inst_n_87
    SLICE_X43Y39         FDRE                                         r  M_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.577     4.970    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  M_reg[19]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            M_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.583ns  (logic 1.641ns (29.391%)  route 3.942ns (70.609%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.668     4.157    change_wariant_inst/btn_IBUF[0]
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.152     4.309 r  change_wariant_inst/N[30]_i_1/O
                         net (fo=62, routed)          1.274     5.583    change_wariant_inst_n_87
    SLICE_X43Y39         FDRE                                         r  M_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.577     4.970    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  M_reg[20]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            N_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.548ns  (logic 1.641ns (29.576%)  route 3.907ns (70.424%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.668     4.157    change_wariant_inst/btn_IBUF[0]
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.152     4.309 r  change_wariant_inst/N[30]_i_1/O
                         net (fo=62, routed)          1.239     5.548    change_wariant_inst_n_87
    SLICE_X40Y39         FDRE                                         r  N_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.577     4.970    clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  N_reg[19]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            N_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.548ns  (logic 1.641ns (29.576%)  route 3.907ns (70.424%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           2.668     4.157    change_wariant_inst/btn_IBUF[0]
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.152     4.309 r  change_wariant_inst/N[30]_i_1/O
                         net (fo=62, routed)          1.239     5.548    change_wariant_inst_n_87
    SLICE_X40Y39         FDRE                                         r  N_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.577     4.970    clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  N_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            change_wariant_inst/wariant_changed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.222ns (19.758%)  route 0.900ns (80.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=3, routed)           0.900     1.121    change_wariant_inst/btn_IBUF[1]
    SLICE_X34Y33         FDRE                                         r  change_wariant_inst/wariant_changed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.827     1.986    change_wariant_inst/CLK
    SLICE_X34Y33         FDRE                                         r  change_wariant_inst/wariant_changed_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            change_wariant_inst/wariant_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.267ns (23.165%)  route 0.884ns (76.835%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=3, routed)           0.884     1.106    debouncer_inst/btn_IBUF[1]
    SLICE_X34Y34         LUT4 (Prop_lut4_I2_O)        0.045     1.151 r  debouncer_inst/wariant_flag_i_1/O
                         net (fo=1, routed)           0.000     1.151    change_wariant_inst/wariant_flag_reg_2
    SLICE_X34Y34         FDRE                                         r  change_wariant_inst/wariant_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.828     1.987    change_wariant_inst/CLK
    SLICE_X34Y34         FDRE                                         r  change_wariant_inst/wariant_flag_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            button_pushed_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.267ns (21.855%)  route 0.953ns (78.146%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=3, routed)           0.953     1.175    btn_IBUF[1]
    SLICE_X35Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.220 r  button_pushed_flag_i_1/O
                         net (fo=1, routed)           0.000     1.220    button_pushed_flag_i_1_n_0
    SLICE_X35Y34         FDRE                                         r  button_pushed_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.828     1.987    clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  button_pushed_flag_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            v_controller_inst/v_changed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.256ns (20.284%)  route 1.006ns (79.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           1.006     1.261    v_controller_inst/btn_IBUF[0]
    SLICE_X32Y34         FDRE                                         r  v_controller_inst/v_changed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.827     1.986    v_controller_inst/CLK
    SLICE_X32Y34         FDRE                                         r  v_controller_inst/v_changed_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            power_flag_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.302ns (22.506%)  route 1.039ns (77.494%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           1.039     1.295    debouncer_inst/btn_IBUF[0]
    SLICE_X34Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.340 r  debouncer_inst/power_flag_inv_i_1/O
                         net (fo=1, routed)           0.000     1.340    debouncer_inst_n_0
    SLICE_X34Y35         FDRE                                         r  power_flag_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.829     1.988    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  power_flag_reg_inv/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            v_controller_inst/v3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.346ns (23.748%)  route 1.111ns (76.252%))
  Logic Levels:           3  (IBUF=1 LUT3=2)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.896     1.151    debouncer_inst/btn_IBUF[2]
    SLICE_X34Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.196 r  debouncer_inst/v4_i_2/O
                         net (fo=4, routed)           0.215     1.411    v_controller_inst/v4_reg_0
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.456 r  v_controller_inst/v3_i_1/O
                         net (fo=1, routed)           0.000     1.456    v_controller_inst/v3_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.828     1.987    v_controller_inst/CLK
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v3_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            v_controller_inst/v_changed_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.301ns (19.548%)  route 1.238ns (80.452%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           1.032     1.287    debouncer_inst/btn_IBUF[2]
    SLICE_X33Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.332 r  debouncer_inst/v_changed_i_1/O
                         net (fo=1, routed)           0.207     1.539    v_controller_inst/v_changed16_out
    SLICE_X32Y34         FDRE                                         r  v_controller_inst/v_changed_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.827     1.986    v_controller_inst/CLK
    SLICE_X32Y34         FDRE                                         r  v_controller_inst/v_changed_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            v_controller_inst/v1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.346ns (22.453%)  route 1.195ns (77.547%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.896     1.151    debouncer_inst/btn_IBUF[2]
    SLICE_X34Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.196 r  debouncer_inst/v4_i_2/O
                         net (fo=4, routed)           0.299     1.495    v_controller_inst/v4_reg_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.540 r  v_controller_inst/v1_i_1/O
                         net (fo=1, routed)           0.000     1.540    v_controller_inst/v1_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.828     1.987    v_controller_inst/CLK
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v1_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            v_controller_inst/v2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.346ns (22.453%)  route 1.195ns (77.547%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.896     1.151    debouncer_inst/btn_IBUF[2]
    SLICE_X34Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.196 r  debouncer_inst/v4_i_2/O
                         net (fo=4, routed)           0.299     1.495    v_controller_inst/v4_reg_0
    SLICE_X33Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.540 r  v_controller_inst/v2_i_1/O
                         net (fo=1, routed)           0.000     1.540    v_controller_inst/v2_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.828     1.987    v_controller_inst/CLK
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v2_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            v_controller_inst/v4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.346ns (22.453%)  route 1.195ns (77.547%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn_IBUF[2]_inst/O
                         net (fo=4, routed)           0.896     1.151    debouncer_inst/btn_IBUF[2]
    SLICE_X34Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.196 r  debouncer_inst/v4_i_2/O
                         net (fo=4, routed)           0.299     1.495    v_controller_inst/v4_reg_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.540 r  v_controller_inst/v4_i_1/O
                         net (fo=1, routed)           0.000     1.540    v_controller_inst/v4_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.828     1.987    v_controller_inst/CLK
    SLICE_X33Y35         FDRE                                         r  v_controller_inst/v4_reg/C





