// Seed: 153173026
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6,
    output uwire id_7,
    output supply1 id_8,
    input tri1 id_9,
    input uwire id_10,
    output supply1 id_11,
    output wor id_12,
    output tri id_13,
    input tri0 id_14,
    input uwire id_15,
    input wor id_16,
    output uwire id_17,
    input wor id_18
);
  wire id_20;
endmodule
module module_1 (
    output wor   id_0,
    output uwire id_1,
    input  wire  id_2,
    input  wand  id_3,
    output wire  id_4,
    input  uwire id_5,
    output wand  id_6,
    input  wand  id_7,
    output tri0  id_8
);
  wire id_10;
  module_0(
      id_5,
      id_0,
      id_7,
      id_5,
      id_4,
      id_5,
      id_2,
      id_1,
      id_1,
      id_2,
      id_7,
      id_0,
      id_8,
      id_1,
      id_5,
      id_3,
      id_7,
      id_0,
      id_3
  );
endmodule
