Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Mar 16 00:44:15 2022
| Host         : LAPTOP-M9UQNB6S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.081        0.000                      0                  108        0.246        0.000                      0                  108        4.500        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.081        0.000                      0                  108        0.246        0.000                      0                  108        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.818ns  (logic 2.759ns (28.102%)  route 7.059ns (71.898%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.645 f  M_state_q_reg[1]/Q
                         net (fo=85, routed)          1.235     6.880    M_state_q[1]
    SLICE_X55Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  io_led_OBUF[18]_inst_i_43/O
                         net (fo=7, routed)           0.684     7.687    io_led_OBUF[18]_inst_i_43_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.811 r  io_led_OBUF[4]_inst_i_12/O
                         net (fo=4, routed)           0.754     8.565    io_led_OBUF[4]_inst_i_12_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.689 r  io_led_OBUF[18]_inst_i_34/O
                         net (fo=1, routed)           0.000     8.689    io_led_OBUF[18]_inst_i_34_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.221    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.335    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.574 f  io_led_OBUF[18]_inst_i_1/O[2]
                         net (fo=2, routed)           0.597    10.171    io_led_OBUF[18]_inst_i_1_n_5
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.302    10.473 f  io_led_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.648    11.122    io_led_OBUF[14]_inst_i_6_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124    11.246 f  io_led_OBUF[14]_inst_i_2/O
                         net (fo=7, routed)           0.213    11.459    io_led_OBUF[14]_inst_i_2_n_0
    SLICE_X61Y77         LUT2 (Prop_lut2_I1_O)        0.124    11.583 f  M_state_q[4]_i_63/O
                         net (fo=3, routed)           0.900    12.482    M_state_q[4]_i_63_n_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124    12.606 f  M_state_q[4]_i_46/O
                         net (fo=2, routed)           0.742    13.348    M_state_q[4]_i_46_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124    13.472 r  M_state_q[4]_i_24/O
                         net (fo=2, routed)           0.643    14.114    M_state_q[4]_i_24_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.238 r  M_state_q[3]_i_4/O
                         net (fo=1, routed)           0.645    14.883    M_state_q[3]_i_4_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I3_O)        0.124    15.007 r  M_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000    15.007    M_state_q[3]_i_1_n_0
    SLICE_X57Y72         FDRE                                         r  M_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.429    14.833    clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  M_state_q_reg[3]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)        0.032    15.088    M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -15.007    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.766ns  (logic 1.696ns (17.366%)  route 8.070ns (82.634%))
  Logic Levels:           10  (LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.645 f  M_state_q_reg[1]/Q
                         net (fo=85, routed)          1.235     6.880    M_state_q[1]
    SLICE_X55Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  io_led_OBUF[18]_inst_i_43/O
                         net (fo=7, routed)           0.494     7.498    io_led_OBUF[18]_inst_i_43_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.622 r  io_led_OBUF[15]_inst_i_21/O
                         net (fo=63, routed)          1.255     8.876    alu/alu_add/p_0_out[2]
    SLICE_X60Y74         LUT4 (Prop_lut4_I3_O)        0.124     9.000 f  io_led_OBUF[8]_inst_i_12/O
                         net (fo=1, routed)           0.442     9.442    io_led_OBUF[8]_inst_i_12_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.566 f  io_led_OBUF[8]_inst_i_7/O
                         net (fo=4, routed)           0.782    10.349    io_led_OBUF[8]_inst_i_7_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.473 f  io_led_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.770    11.243    io_led_OBUF[8]_inst_i_4_n_0
    SLICE_X65Y75         LUT5 (Prop_lut5_I2_O)        0.124    11.367 r  io_led_OBUF[8]_inst_i_2/O
                         net (fo=12, routed)          1.028    12.395    io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I2_O)        0.124    12.519 f  M_state_q[4]_i_48/O
                         net (fo=3, routed)           0.718    13.237    M_state_q[4]_i_48_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I2_O)        0.124    13.361 r  M_state_q[0]_i_8/O
                         net (fo=1, routed)           0.784    14.146    M_state_q[0]_i_8_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.270 f  M_state_q[0]_i_5/O
                         net (fo=1, routed)           0.561    14.831    M_state_q[0]_i_5_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.124    14.955 r  M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.955    M_state_q[0]_i_1_n_0
    SLICE_X55Y73         FDRE                                         r  M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.427    14.831    clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  M_state_q_reg[0]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)        0.032    15.086    M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -14.955    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 1.696ns (17.312%)  route 8.101ns (82.688%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.645 f  M_state_q_reg[1]/Q
                         net (fo=85, routed)          1.235     6.880    M_state_q[1]
    SLICE_X55Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  io_led_OBUF[18]_inst_i_43/O
                         net (fo=7, routed)           0.494     7.498    io_led_OBUF[18]_inst_i_43_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.622 r  io_led_OBUF[15]_inst_i_21/O
                         net (fo=63, routed)          1.255     8.876    alu/alu_add/p_0_out[2]
    SLICE_X60Y74         LUT4 (Prop_lut4_I3_O)        0.124     9.000 r  io_led_OBUF[8]_inst_i_12/O
                         net (fo=1, routed)           0.442     9.442    io_led_OBUF[8]_inst_i_12_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.566 r  io_led_OBUF[8]_inst_i_7/O
                         net (fo=4, routed)           0.782    10.349    io_led_OBUF[8]_inst_i_7_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.473 r  io_led_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.770    11.243    io_led_OBUF[8]_inst_i_4_n_0
    SLICE_X65Y75         LUT5 (Prop_lut5_I2_O)        0.124    11.367 f  io_led_OBUF[8]_inst_i_2/O
                         net (fo=12, routed)          1.028    12.395    io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I2_O)        0.124    12.519 r  M_state_q[4]_i_48/O
                         net (fo=3, routed)           0.606    13.125    M_state_q[4]_i_48_n_0
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.124    13.249 f  M_state_q[2]_i_8/O
                         net (fo=2, routed)           0.747    13.996    M_state_q[2]_i_8_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.120 r  M_state_q[2]_i_2/O
                         net (fo=1, routed)           0.742    14.862    M_state_q[2]_i_2_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.124    14.986 r  M_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.986    M_state_q[2]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491    14.895    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/C
                         clock pessimism              0.294    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X59Y74         FDRE (Setup_fdre_C_D)        0.029    15.183    M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 2.617ns (26.712%)  route 7.180ns (73.288%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.645 f  M_state_q_reg[1]/Q
                         net (fo=85, routed)          1.235     6.880    M_state_q[1]
    SLICE_X55Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  io_led_OBUF[18]_inst_i_43/O
                         net (fo=7, routed)           0.684     7.687    io_led_OBUF[18]_inst_i_43_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.811 r  io_led_OBUF[4]_inst_i_12/O
                         net (fo=4, routed)           0.754     8.565    io_led_OBUF[4]_inst_i_12_n_0
    SLICE_X57Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.689 r  io_led_OBUF[18]_inst_i_34/O
                         net (fo=1, routed)           0.000     8.689    io_led_OBUF[18]_inst_i_34_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.221 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.221    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.555 r  io_led_OBUF[18]_inst_i_2/O[1]
                         net (fo=2, routed)           0.698    10.253    io_led_OBUF[18]_inst_i_2_n_6
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.303    10.556 r  io_led_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.585    11.141    io_led_OBUF[9]_inst_i_6_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.265 f  io_led_OBUF[9]_inst_i_2/O
                         net (fo=10, routed)          0.894    12.159    io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y76         LUT5 (Prop_lut5_I0_O)        0.124    12.283 r  M_state_q[4]_i_59/O
                         net (fo=3, routed)           0.835    13.118    M_state_q[4]_i_59_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I4_O)        0.124    13.242 f  M_state_q[4]_i_26/O
                         net (fo=4, routed)           1.047    14.290    M_state_q[4]_i_26_n_0
    SLICE_X63Y73         LUT4 (Prop_lut4_I2_O)        0.124    14.414 f  M_state_q[4]_i_10/O
                         net (fo=1, routed)           0.448    14.862    M_state_q[4]_i_10_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I4_O)        0.124    14.986 r  M_state_q[4]_i_2/O
                         net (fo=1, routed)           0.000    14.986    M_state_q[4]_i_2_n_0
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491    14.895    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/C
                         clock pessimism              0.272    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X60Y74         FDRE (Setup_fdre_C_D)        0.081    15.213    M_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 1.696ns (18.002%)  route 7.725ns (81.998%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.645 f  M_state_q_reg[1]/Q
                         net (fo=85, routed)          1.235     6.880    M_state_q[1]
    SLICE_X55Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  io_led_OBUF[18]_inst_i_43/O
                         net (fo=7, routed)           0.494     7.498    io_led_OBUF[18]_inst_i_43_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.622 r  io_led_OBUF[15]_inst_i_21/O
                         net (fo=63, routed)          1.255     8.876    alu/alu_add/p_0_out[2]
    SLICE_X60Y74         LUT4 (Prop_lut4_I3_O)        0.124     9.000 r  io_led_OBUF[8]_inst_i_12/O
                         net (fo=1, routed)           0.442     9.442    io_led_OBUF[8]_inst_i_12_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.566 r  io_led_OBUF[8]_inst_i_7/O
                         net (fo=4, routed)           0.782    10.349    io_led_OBUF[8]_inst_i_7_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.473 r  io_led_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.770    11.243    io_led_OBUF[8]_inst_i_4_n_0
    SLICE_X65Y75         LUT5 (Prop_lut5_I2_O)        0.124    11.367 f  io_led_OBUF[8]_inst_i_2/O
                         net (fo=12, routed)          1.028    12.395    io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I2_O)        0.124    12.519 r  M_state_q[4]_i_48/O
                         net (fo=3, routed)           0.606    13.125    M_state_q[4]_i_48_n_0
    SLICE_X63Y76         LUT3 (Prop_lut3_I0_O)        0.124    13.249 f  M_state_q[2]_i_8/O
                         net (fo=2, routed)           0.794    14.042    M_state_q[2]_i_8_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I0_O)        0.124    14.166 f  M_state_q[1]_i_4/O
                         net (fo=1, routed)           0.320    14.486    M_state_q[1]_i_4_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I4_O)        0.124    14.610 r  M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.610    M_state_q[1]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491    14.895    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[1]/C
                         clock pessimism              0.294    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X59Y74         FDRE (Setup_fdre_C_D)        0.031    15.185    M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 M_counter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 1.014ns (18.346%)  route 4.513ns (81.654%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.539     5.123    clk_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  M_counter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  M_counter_q_reg[23]/Q
                         net (fo=2, routed)           0.843     6.484    M_counter_q_reg[23]
    SLICE_X53Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.608 f  M_state_q[4]_i_28/O
                         net (fo=1, routed)           0.638     7.247    M_state_q[4]_i_28_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.371 f  M_state_q[4]_i_13/O
                         net (fo=1, routed)           0.433     7.803    M_state_q[4]_i_13_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.927 r  M_state_q[4]_i_6/O
                         net (fo=7, routed)           1.052     8.979    M_state_q[4]_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           1.547    10.650    M_state_q[4]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491    14.895    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/C
                         clock pessimism              0.258    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X60Y74         FDRE (Setup_fdre_C_CE)      -0.169    14.949    M_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 M_counter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.014ns (20.621%)  route 3.903ns (79.379%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.539     5.123    clk_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  M_counter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  M_counter_q_reg[23]/Q
                         net (fo=2, routed)           0.843     6.484    M_counter_q_reg[23]
    SLICE_X53Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.608 f  M_state_q[4]_i_28/O
                         net (fo=1, routed)           0.638     7.247    M_state_q[4]_i_28_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.371 f  M_state_q[4]_i_13/O
                         net (fo=1, routed)           0.433     7.803    M_state_q[4]_i_13_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.927 r  M_state_q[4]_i_6/O
                         net (fo=7, routed)           1.052     8.979    M_state_q[4]_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.937    10.040    M_state_q[4]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491    14.895    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[1]/C
                         clock pessimism              0.258    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X59Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.913    M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 M_counter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.014ns (20.621%)  route 3.903ns (79.379%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.539     5.123    clk_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  M_counter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  M_counter_q_reg[23]/Q
                         net (fo=2, routed)           0.843     6.484    M_counter_q_reg[23]
    SLICE_X53Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.608 f  M_state_q[4]_i_28/O
                         net (fo=1, routed)           0.638     7.247    M_state_q[4]_i_28_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.371 f  M_state_q[4]_i_13/O
                         net (fo=1, routed)           0.433     7.803    M_state_q[4]_i_13_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.927 r  M_state_q[4]_i_6/O
                         net (fo=7, routed)           1.052     8.979    M_state_q[4]_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.937    10.040    M_state_q[4]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491    14.895    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/C
                         clock pessimism              0.258    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X59Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.913    M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 M_counter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 1.014ns (21.053%)  route 3.802ns (78.947%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.539     5.123    clk_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  M_counter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  M_counter_q_reg[23]/Q
                         net (fo=2, routed)           0.843     6.484    M_counter_q_reg[23]
    SLICE_X53Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.608 f  M_state_q[4]_i_28/O
                         net (fo=1, routed)           0.638     7.247    M_state_q[4]_i_28_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.371 f  M_state_q[4]_i_13/O
                         net (fo=1, routed)           0.433     7.803    M_state_q[4]_i_13_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.927 r  M_state_q[4]_i_6/O
                         net (fo=7, routed)           1.052     8.979    M_state_q[4]_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.836     9.939    M_state_q[4]_i_1_n_0
    SLICE_X57Y72         FDRE                                         r  M_state_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.429    14.833    clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  M_state_q_reg[3]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X57Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.851    M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 M_counter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_state_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.014ns (21.707%)  route 3.657ns (78.293%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.539     5.123    clk_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  M_counter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  M_counter_q_reg[23]/Q
                         net (fo=2, routed)           0.843     6.484    M_counter_q_reg[23]
    SLICE_X53Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.608 f  M_state_q[4]_i_28/O
                         net (fo=1, routed)           0.638     7.247    M_state_q[4]_i_28_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.371 f  M_state_q[4]_i_13/O
                         net (fo=1, routed)           0.433     7.803    M_state_q[4]_i_13_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.927 r  M_state_q[4]_i_6/O
                         net (fo=7, routed)           1.052     8.979    M_state_q[4]_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.103 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           0.691     9.794    M_state_q[4]_i_1_n_0
    SLICE_X55Y73         FDRE                                         r  M_state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.427    14.831    clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  M_state_q_reg[0]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X55Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.849    M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.586     1.530    seg/ctr/CLK
    SLICE_X63Y68         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.168     1.839    seg/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X63Y68         LUT1 (Prop_lut1_I0_O)        0.042     1.881 r  seg/ctr/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.881    seg/ctr/M_ctr_d[0]
    SLICE_X63Y68         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.854     2.044    seg/ctr/CLK
    SLICE_X63Y68         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.105     1.635    seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M_counter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.552     1.496    clk_IBUF_BUFG
    SLICE_X52Y73         FDRE                                         r  M_counter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  M_counter_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    M_counter_q_reg[14]
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  M_counter_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    M_counter_q_reg[12]_i_1_n_5
    SLICE_X52Y73         FDRE                                         r  M_counter_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     2.009    clk_IBUF_BUFG
    SLICE_X52Y73         FDRE                                         r  M_counter_q_reg[14]/C
                         clock pessimism             -0.514     1.496    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.134     1.630    M_counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554     1.498    clk_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  M_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  M_counter_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.788    M_counter_q_reg[6]
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.898 r  M_counter_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    M_counter_q_reg[4]_i_1_n_5
    SLICE_X52Y71         FDRE                                         r  M_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.822     2.012    clk_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  M_counter_q_reg[6]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.134     1.632    M_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M_counter_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.552     1.496    clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  M_counter_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  M_counter_q_reg[26]/Q
                         net (fo=2, routed)           0.127     1.786    M_counter_q_reg[26]
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  M_counter_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    M_counter_q_reg[24]_i_1_n_5
    SLICE_X52Y76         FDRE                                         r  M_counter_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     2.009    clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  M_counter_q_reg[26]/C
                         clock pessimism             -0.514     1.496    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.134     1.630    M_counter_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M_counter_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554     1.498    clk_IBUF_BUFG
    SLICE_X52Y72         FDRE                                         r  M_counter_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  M_counter_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.788    M_counter_q_reg[10]
    SLICE_X52Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.898 r  M_counter_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    M_counter_q_reg[8]_i_1_n_5
    SLICE_X52Y72         FDRE                                         r  M_counter_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.821     2.011    clk_IBUF_BUFG
    SLICE_X52Y72         FDRE                                         r  M_counter_q_reg[10]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.134     1.632    M_counter_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M_counter_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.551     1.495    clk_IBUF_BUFG
    SLICE_X52Y74         FDRE                                         r  M_counter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  M_counter_q_reg[18]/Q
                         net (fo=2, routed)           0.127     1.785    M_counter_q_reg[18]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  M_counter_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    M_counter_q_reg[16]_i_1_n_5
    SLICE_X52Y74         FDRE                                         r  M_counter_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.818     2.008    clk_IBUF_BUFG
    SLICE_X52Y74         FDRE                                         r  M_counter_q_reg[18]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X52Y74         FDRE (Hold_fdre_C_D)         0.134     1.629    M_counter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 M_counter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.551     1.495    clk_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  M_counter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  M_counter_q_reg[22]/Q
                         net (fo=2, routed)           0.127     1.785    M_counter_q_reg[22]
    SLICE_X52Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  M_counter_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    M_counter_q_reg[20]_i_1_n_5
    SLICE_X52Y75         FDRE                                         r  M_counter_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.818     2.008    clk_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  M_counter_q_reg[22]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.134     1.629    M_counter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 M_counter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.552     1.496    clk_IBUF_BUFG
    SLICE_X52Y73         FDRE                                         r  M_counter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  M_counter_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.786    M_counter_q_reg[14]
    SLICE_X52Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.932 r  M_counter_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    M_counter_q_reg[12]_i_1_n_4
    SLICE_X52Y73         FDRE                                         r  M_counter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     2.009    clk_IBUF_BUFG
    SLICE_X52Y73         FDRE                                         r  M_counter_q_reg[15]/C
                         clock pessimism             -0.514     1.496    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.134     1.630    M_counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 M_counter_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554     1.498    clk_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  M_counter_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  M_counter_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.788    M_counter_q_reg[6]
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.934 r  M_counter_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    M_counter_q_reg[4]_i_1_n_4
    SLICE_X52Y71         FDRE                                         r  M_counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.822     2.012    clk_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  M_counter_q_reg[7]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.134     1.632    M_counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 M_counter_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.554     1.498    clk_IBUF_BUFG
    SLICE_X52Y72         FDRE                                         r  M_counter_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  M_counter_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.788    M_counter_q_reg[10]
    SLICE_X52Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.934 r  M_counter_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    M_counter_q_reg[8]_i_1_n_4
    SLICE_X52Y72         FDRE                                         r  M_counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.821     2.011    clk_IBUF_BUFG
    SLICE_X52Y72         FDRE                                         r  M_counter_q_reg[11]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.134     1.632    M_counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y70   M_counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y72   M_counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y72   M_counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y73   M_counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y73   M_counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y73   M_counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y73   M_counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y74   M_counter_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y74   M_counter_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y70   M_counter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y70   M_counter_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72   M_counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72   M_counter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72   M_counter_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72   M_counter_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y73   M_counter_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y73   M_counter_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y73   M_counter_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y73   M_counter_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y70   M_counter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y70   M_counter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72   M_counter_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72   M_counter_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72   M_counter_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y72   M_counter_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y73   M_counter_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y73   M_counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y73   M_counter_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y73   M_counter_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.299ns  (logic 7.028ns (40.629%)  route 10.270ns (59.371%))
  Logic Levels:           12  (CARRY4=2 IBUF=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.854     5.318    io_led_OBUF[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.442 f  io_led_OBUF[18]_inst_i_53/O
                         net (fo=2, routed)           0.680     6.122    io_led_OBUF[18]_inst_i_53_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  io_led_OBUF[18]_inst_i_41/O
                         net (fo=11, routed)          0.853     7.099    io_led_OBUF[18]_inst_i_41_n_0
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.223 r  io_led_OBUF[18]_inst_i_18/O
                         net (fo=1, routed)           0.000     7.223    io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.755 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.068 f  io_led_OBUF[18]_inst_i_1/O[3]
                         net (fo=5, routed)           0.706     8.774    io_led_OBUF[18]
    SLICE_X58Y78         LUT4 (Prop_lut4_I1_O)        0.306     9.080 f  io_led_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.300     9.379    io_led_OBUF[16]_inst_i_5_n_0
    SLICE_X58Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.503 r  io_led_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           0.172     9.676    io_led_OBUF[16]
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124     9.800 r  io_led_OBUF[0]_inst_i_6/O
                         net (fo=3, routed)           0.324    10.124    io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X61Y76         LUT5 (Prop_lut5_I4_O)        0.124    10.248 f  io_led_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           1.128    11.376    io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y78         LUT4 (Prop_lut4_I0_O)        0.124    11.500 r  io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.253    13.753    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    17.299 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.299    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.701ns  (logic 5.880ns (35.206%)  route 10.821ns (64.794%))
  Logic Levels:           9  (IBUF=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.843     5.307    io_led_OBUF[23]
    SLICE_X57Y73         LUT6 (Prop_lut6_I3_O)        0.124     5.431 f  io_led_OBUF[18]_inst_i_51/O
                         net (fo=4, routed)           0.427     5.858    io_led_OBUF[18]_inst_i_51_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124     5.982 r  io_led_OBUF[15]_inst_i_20/O
                         net (fo=60, routed)          1.272     7.254    alu/alu_add/p_0_out[3]
    SLICE_X59Y72         LUT5 (Prop_lut5_I3_O)        0.124     7.378 f  io_led_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.598     7.976    io_led_OBUF[6]_inst_i_13_n_0
    SLICE_X60Y72         LUT4 (Prop_lut4_I0_O)        0.124     8.100 f  io_led_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.582     8.682    io_led_OBUF[6]_inst_i_9_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.806 f  io_led_OBUF[5]_inst_i_3/O
                         net (fo=2, routed)           0.910     9.716    io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y75         LUT5 (Prop_lut5_I0_O)        0.124     9.840 r  io_led_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           1.129    10.969    io_led_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y78         LUT4 (Prop_lut4_I0_O)        0.124    11.093 r  io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.060    13.153    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    16.701 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.701    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.623ns  (logic 6.660ns (40.063%)  route 9.963ns (59.937%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.854     5.318    io_led_OBUF[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.442 f  io_led_OBUF[18]_inst_i_53/O
                         net (fo=2, routed)           0.680     6.122    io_led_OBUF[18]_inst_i_53_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  io_led_OBUF[18]_inst_i_41/O
                         net (fo=11, routed)          0.853     7.099    io_led_OBUF[18]_inst_i_41_n_0
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.223 r  io_led_OBUF[18]_inst_i_18/O
                         net (fo=1, routed)           0.000     7.223    io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.755 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.994 r  io_led_OBUF[18]_inst_i_1/O[2]
                         net (fo=2, routed)           0.597     8.591    io_led_OBUF[18]_inst_i_1_n_5
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.302     8.893 r  io_led_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.648     9.541    io_led_OBUF[14]_inst_i_6_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124     9.665 r  io_led_OBUF[14]_inst_i_2/O
                         net (fo=7, routed)           1.015    10.680    io_led_OBUF[14]_inst_i_2_n_0
    SLICE_X64Y78         LUT4 (Prop_lut4_I0_O)        0.124    10.804 r  io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.316    13.120    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    16.623 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.623    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.621ns  (logic 5.881ns (35.384%)  route 10.740ns (64.616%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.854     5.318    io_led_OBUF[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.442 r  io_led_OBUF[18]_inst_i_53/O
                         net (fo=2, routed)           0.680     6.122    io_led_OBUF[18]_inst_i_53_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.246 f  io_led_OBUF[18]_inst_i_41/O
                         net (fo=11, routed)          0.876     7.122    io_led_OBUF[18]_inst_i_41_n_0
    SLICE_X55Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.246 r  io_led_OBUF[2]_inst_i_11/O
                         net (fo=3, routed)           0.856     8.102    io_led_OBUF[2]_inst_i_11_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     8.226 f  io_led_OBUF[4]_inst_i_8/O
                         net (fo=4, routed)           0.617     8.844    io_led_OBUF[4]_inst_i_8_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.968 f  io_led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.410     9.377    io_led_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.124     9.501 r  io_led_OBUF[3]_inst_i_2/O
                         net (fo=11, routed)          1.199    10.700    io_led_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y76         LUT4 (Prop_lut4_I0_O)        0.124    10.824 r  io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.247    13.072    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    16.621 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.621    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.576ns  (logic 5.882ns (35.484%)  route 10.694ns (64.516%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.854     5.318    io_led_OBUF[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.442 r  io_led_OBUF[18]_inst_i_53/O
                         net (fo=2, routed)           0.680     6.122    io_led_OBUF[18]_inst_i_53_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.246 f  io_led_OBUF[18]_inst_i_41/O
                         net (fo=11, routed)          0.876     7.122    io_led_OBUF[18]_inst_i_41_n_0
    SLICE_X55Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.246 r  io_led_OBUF[2]_inst_i_11/O
                         net (fo=3, routed)           0.856     8.102    io_led_OBUF[2]_inst_i_11_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     8.226 f  io_led_OBUF[4]_inst_i_8/O
                         net (fo=4, routed)           0.635     8.861    io_led_OBUF[4]_inst_i_8_n_0
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  io_led_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.509     9.494    io_led_OBUF[4]_inst_i_4_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.618 f  io_led_OBUF[4]_inst_i_2/O
                         net (fo=10, routed)          1.027    10.645    io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y76         LUT4 (Prop_lut4_I0_O)        0.124    10.769 r  io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.257    13.026    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    16.576 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.576    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.499ns  (logic 6.735ns (40.823%)  route 9.763ns (59.177%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.854     5.318    io_led_OBUF[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.442 f  io_led_OBUF[18]_inst_i_53/O
                         net (fo=2, routed)           0.680     6.122    io_led_OBUF[18]_inst_i_53_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  io_led_OBUF[18]_inst_i_41/O
                         net (fo=11, routed)          0.853     7.099    io_led_OBUF[18]_inst_i_41_n_0
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.223 r  io_led_OBUF[18]_inst_i_18/O
                         net (fo=1, routed)           0.000     7.223    io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.755 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.068 r  io_led_OBUF[18]_inst_i_1/O[3]
                         net (fo=5, routed)           0.555     8.623    io_led_OBUF[18]
    SLICE_X60Y78         LUT6 (Prop_lut6_I1_O)        0.306     8.929 r  io_led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.313     9.242    io_led_OBUF[15]_inst_i_5_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I0_O)        0.124     9.366 r  io_led_OBUF[15]_inst_i_2/O
                         net (fo=8, routed)           1.179    10.545    io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.124    10.669 r  io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.329    12.998    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    16.499 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.499    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.311ns  (logic 6.516ns (39.952%)  route 9.794ns (60.048%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.854     5.318    io_led_OBUF[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.442 f  io_led_OBUF[18]_inst_i_53/O
                         net (fo=2, routed)           0.455     5.897    io_led_OBUF[18]_inst_i_53_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.021 r  io_led_OBUF[15]_inst_i_18/O
                         net (fo=51, routed)          0.630     6.650    alu/alu_add/p_0_out__0[1]
    SLICE_X57Y75         LUT3 (Prop_lut3_I0_O)        0.124     6.774 r  io_led_OBUF[16]_inst_i_14/O
                         net (fo=1, routed)           0.000     6.774    io_led_OBUF[16]_inst_i_14_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.354 r  io_led_OBUF[16]_inst_i_6/O[2]
                         net (fo=2, routed)           0.719     8.073    io_led_OBUF[16]_inst_i_6_n_5
    SLICE_X55Y77         LUT6 (Prop_lut6_I1_O)        0.302     8.375 r  io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           1.047     9.422    io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I0_O)        0.124     9.546 r  io_led_OBUF[2]_inst_i_2/O
                         net (fo=9, routed)           0.816    10.362    io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X65Y75         LUT4 (Prop_lut4_I0_O)        0.124    10.486 r  io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.274    12.760    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    16.311 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.311    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.163ns  (logic 6.554ns (40.552%)  route 9.608ns (59.448%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.854     5.318    io_led_OBUF[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.442 f  io_led_OBUF[18]_inst_i_53/O
                         net (fo=2, routed)           0.680     6.122    io_led_OBUF[18]_inst_i_53_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  io_led_OBUF[18]_inst_i_41/O
                         net (fo=11, routed)          0.853     7.099    io_led_OBUF[18]_inst_i_41_n_0
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.223 r  io_led_OBUF[18]_inst_i_18/O
                         net (fo=1, routed)           0.000     7.223    io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.829 r  io_led_OBUF[18]_inst_i_2/O[3]
                         net (fo=2, routed)           0.747     8.576    io_led_OBUF[18]_inst_i_2_n_4
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.306     8.882 r  io_led_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.683     9.565    io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  io_led_OBUF[11]_inst_i_2/O
                         net (fo=10, routed)          0.937    10.625    io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X65Y78         LUT4 (Prop_lut4_I0_O)        0.124    10.749 r  io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.855    12.604    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    16.163 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.163    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.994ns  (logic 6.934ns (43.352%)  route 9.060ns (56.648%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.854     5.318    io_led_OBUF[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.442 f  io_led_OBUF[18]_inst_i_53/O
                         net (fo=2, routed)           0.455     5.897    io_led_OBUF[18]_inst_i_53_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.124     6.021 r  io_led_OBUF[15]_inst_i_18/O
                         net (fo=51, routed)          0.630     6.650    alu/alu_add/p_0_out__0[1]
    SLICE_X57Y75         LUT3 (Prop_lut3_I0_O)        0.124     6.774 r  io_led_OBUF[16]_inst_i_14/O
                         net (fo=1, routed)           0.000     6.774    io_led_OBUF[16]_inst_i_14_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.324 r  io_led_OBUF[16]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.324    io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  io_led_OBUF[18]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.438    io_led_OBUF[18]_inst_i_10_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.772 r  io_led_OBUF[18]_inst_i_2/O[1]
                         net (fo=2, routed)           0.698     8.470    io_led_OBUF[18]_inst_i_2_n_6
    SLICE_X58Y79         LUT6 (Prop_lut6_I1_O)        0.303     8.773 r  io_led_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.585     9.358    io_led_OBUF[9]_inst_i_6_n_0
    SLICE_X60Y77         LUT5 (Prop_lut5_I4_O)        0.124     9.482 f  io_led_OBUF[9]_inst_i_2/O
                         net (fo=10, routed)          0.937    10.419    io_led_OBUF[9]_inst_i_2_n_0
    SLICE_X65Y76         LUT4 (Prop_lut4_I0_O)        0.124    10.543 r  io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.902    12.445    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    15.994 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.994    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.961ns  (logic 5.753ns (36.047%)  route 10.207ns (63.953%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.845     5.309    io_led_OBUF[23]
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124     5.433 f  io_led_OBUF[18]_inst_i_45/O
                         net (fo=6, routed)           1.257     6.689    io_led_OBUF[18]_inst_i_45_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.813 f  io_led_OBUF[1]_inst_i_17/O
                         net (fo=1, routed)           0.682     7.496    io_led_OBUF[1]_inst_i_17_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.620 r  io_led_OBUF[1]_inst_i_15/O
                         net (fo=1, routed)           0.495     8.114    io_led_OBUF[1]_inst_i_15_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.124     8.238 r  io_led_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.633     8.871    io_led_OBUF[1]_inst_i_7_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.995 r  io_led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           1.180    10.176    io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y78         LUT4 (Prop_lut4_I0_O)        0.124    10.300 r  io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.115    12.415    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    15.961 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.961    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.464ns (79.352%)  route 0.381ns (20.648%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          0.381     0.613    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.845 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.845    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[13]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.562ns (68.601%)  route 0.715ns (31.399%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[13] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[13]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  io_dip_IBUF[13]_inst/O
                         net (fo=3, routed)           0.384     0.647    io_dip_IBUF[13]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.045     0.692 r  io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.023    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     2.277 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.277    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[12]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.552ns (65.547%)  route 0.816ns (34.453%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[12] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[12]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  io_dip_IBUF[12]_inst/O
                         net (fo=3, routed)           0.424     0.686    io_dip_IBUF[12]
    SLICE_X64Y78         LUT4 (Prop_lut4_I2_O)        0.045     0.731 r  io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.122    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     2.367 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.553ns (63.504%)  route 0.893ns (36.496%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=3, routed)           0.499     0.759    io_dip_IBUF[8]
    SLICE_X65Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.804 r  io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.393     1.198    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     2.446 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.446    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.573ns (64.182%)  route 0.878ns (35.818%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=3, routed)           0.431     0.717    io_dip_IBUF[6]
    SLICE_X65Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.762 r  io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.447     1.210    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     2.451 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.451    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.579ns (64.431%)  route 0.872ns (35.569%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=3, routed)           0.480     0.772    io_dip_IBUF[7]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.045     0.817 r  io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.209    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     2.451 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.451    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.558ns (63.425%)  route 0.899ns (36.575%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=3, routed)           0.463     0.727    io_dip_IBUF[9]
    SLICE_X65Y76         LUT4 (Prop_lut4_I2_O)        0.045     0.772 r  io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.435     1.207    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     2.457 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.457    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[10]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.567ns (61.944%)  route 0.963ns (38.056%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[10] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[10]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  io_dip_IBUF[10]_inst/O
                         net (fo=3, routed)           0.600     0.871    io_dip_IBUF[10]
    SLICE_X64Y78         LUT4 (Prop_lut4_I2_O)        0.045     0.916 r  io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.363     1.279    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     2.530 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.530    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[11]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.573ns (60.645%)  route 1.020ns (39.355%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[11] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[11]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_dip_IBUF[11]_inst/O
                         net (fo=3, routed)           0.604     0.872    io_dip_IBUF[11]
    SLICE_X65Y78         LUT4 (Prop_lut4_I2_O)        0.045     0.917 r  io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.417     1.334    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     2.593 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.593    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.516ns  (logic 5.060ns (34.857%)  route 9.456ns (65.143%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.707 r  M_state_q_reg[4]/Q
                         net (fo=69, routed)          2.220     7.927    M_state_q[4]
    SLICE_X60Y71         LUT5 (Prop_lut5_I1_O)        0.152     8.079 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.286     8.365    seg/ctr/g0_b0_i_4_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.348     8.713 r  seg/ctr/g0_b0_i_16/O
                         net (fo=1, routed)           0.466     9.179    seg/ctr/g0_b0_i_16_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.303 r  seg/ctr/g0_b0_i_4/O
                         net (fo=7, routed)           1.429    10.732    seg/ctr/g0_b0_i_4_n_0
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.150    10.882 r  seg/ctr/g0_b1/O
                         net (fo=1, routed)           5.055    15.937    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.768    19.705 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.705    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.382ns  (logic 4.834ns (33.610%)  route 9.548ns (66.390%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.707 r  M_state_q_reg[4]/Q
                         net (fo=69, routed)          2.220     7.927    M_state_q[4]
    SLICE_X60Y71         LUT5 (Prop_lut5_I1_O)        0.152     8.079 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.286     8.365    seg/ctr/g0_b0_i_4_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.348     8.713 r  seg/ctr/g0_b0_i_16/O
                         net (fo=1, routed)           0.466     9.179    seg/ctr/g0_b0_i_16_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.303 r  seg/ctr/g0_b0_i_4/O
                         net (fo=7, routed)           1.429    10.732    seg/ctr/g0_b0_i_4_n_0
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.124    10.856 r  seg/ctr/g0_b0/O
                         net (fo=1, routed)           5.147    16.003    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    19.571 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.571    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.342ns  (logic 5.097ns (35.538%)  route 9.245ns (64.462%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.707 r  M_state_q_reg[4]/Q
                         net (fo=69, routed)          2.220     7.927    M_state_q[4]
    SLICE_X60Y71         LUT5 (Prop_lut5_I1_O)        0.152     8.079 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.286     8.365    seg/ctr/g0_b0_i_4_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.348     8.713 r  seg/ctr/g0_b0_i_16/O
                         net (fo=1, routed)           0.466     9.179    seg/ctr/g0_b0_i_16_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.303 r  seg/ctr/g0_b0_i_4/O
                         net (fo=7, routed)           1.419    10.722    seg/ctr/g0_b0_i_4_n_0
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.152    10.874 r  seg/ctr/g0_b3/O
                         net (fo=1, routed)           4.854    15.728    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.803    19.531 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.531    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.328ns  (logic 4.699ns (32.793%)  route 9.630ns (67.207%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.707 r  M_state_q_reg[4]/Q
                         net (fo=69, routed)          2.230     7.937    M_state_q[4]
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.150     8.087 r  g0_b0_i_18/O
                         net (fo=1, routed)           0.774     8.861    seg/ctr/g0_b0_3
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.328     9.189 r  seg/ctr/g0_b0_i_5/O
                         net (fo=7, routed)           1.399    10.588    seg/ctr/g0_b0_i_5_n_0
    SLICE_X54Y70         LUT5 (Prop_lut5_I4_O)        0.124    10.712 r  seg/ctr/g0_b4/O
                         net (fo=1, routed)           5.226    15.939    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    19.517 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.517    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.270ns  (logic 4.689ns (32.856%)  route 9.581ns (67.144%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.707 r  M_state_q_reg[4]/Q
                         net (fo=69, routed)          2.230     7.937    M_state_q[4]
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.150     8.087 r  g0_b0_i_18/O
                         net (fo=1, routed)           0.774     8.861    seg/ctr/g0_b0_3
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.328     9.189 r  seg/ctr/g0_b0_i_5/O
                         net (fo=7, routed)           1.413    10.602    seg/ctr/g0_b0_i_5_n_0
    SLICE_X54Y70         LUT5 (Prop_lut5_I4_O)        0.124    10.726 r  seg/ctr/g0_b6/O
                         net (fo=1, routed)           5.164    15.890    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    19.459 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.459    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.212ns  (logic 4.834ns (34.014%)  route 9.378ns (65.986%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.707 r  M_state_q_reg[4]/Q
                         net (fo=69, routed)          2.220     7.927    M_state_q[4]
    SLICE_X60Y71         LUT5 (Prop_lut5_I1_O)        0.152     8.079 r  g0_b0_i_21/O
                         net (fo=1, routed)           0.286     8.365    seg/ctr/g0_b0_i_4_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.348     8.713 r  seg/ctr/g0_b0_i_16/O
                         net (fo=1, routed)           0.466     9.179    seg/ctr/g0_b0_i_16_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124     9.303 r  seg/ctr/g0_b0_i_4/O
                         net (fo=7, routed)           1.419    10.722    seg/ctr/g0_b0_i_4_n_0
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.124    10.846 r  seg/ctr/g0_b2/O
                         net (fo=1, routed)           4.987    15.833    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    19.401 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.401    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.951ns  (logic 4.927ns (35.317%)  route 9.024ns (64.683%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.707 r  M_state_q_reg[4]/Q
                         net (fo=69, routed)          2.230     7.937    M_state_q[4]
    SLICE_X60Y71         LUT5 (Prop_lut5_I0_O)        0.150     8.087 r  g0_b0_i_18/O
                         net (fo=1, routed)           0.774     8.861    seg/ctr/g0_b0_3
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.328     9.189 r  seg/ctr/g0_b0_i_5/O
                         net (fo=7, routed)           1.399    10.588    seg/ctr/g0_b0_i_5_n_0
    SLICE_X54Y70         LUT5 (Prop_lut5_I4_O)        0.153    10.741 r  seg/ctr/g0_b5/O
                         net (fo=1, routed)           4.620    15.362    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.778    19.140 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.140    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.736ns  (logic 5.929ns (43.160%)  route 7.808ns (56.840%))
  Logic Levels:           10  (CARRY4=2 LUT4=3 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.707 r  M_state_q_reg[4]/Q
                         net (fo=69, routed)          0.939     6.646    M_state_q[4]
    SLICE_X58Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.770 r  io_led_OBUF[18]_inst_i_20/O
                         net (fo=13, routed)          0.897     7.667    io_led_OBUF[18]_inst_i_20_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.791 r  io_led_OBUF[16]_inst_i_7/O
                         net (fo=11, routed)          0.629     8.420    M_alu_a[0]
    SLICE_X57Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.000 r  io_led_OBUF[16]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.000    io_led_OBUF[16]_inst_i_6_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.239 f  io_led_OBUF[18]_inst_i_10/O[2]
                         net (fo=2, routed)           0.891    10.130    io_led_OBUF[18]_inst_i_10_n_5
    SLICE_X58Y76         LUT4 (Prop_lut4_I1_O)        0.302    10.432 r  io_led_OBUF[16]_inst_i_3/O
                         net (fo=1, routed)           0.574    11.006    io_led_OBUF[16]_inst_i_3_n_0
    SLICE_X58Y77         LUT4 (Prop_lut4_I1_O)        0.124    11.130 r  io_led_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           0.172    11.302    io_led_OBUF[16]
    SLICE_X58Y77         LUT6 (Prop_lut6_I1_O)        0.124    11.426 r  io_led_OBUF[0]_inst_i_6/O
                         net (fo=3, routed)           0.324    11.750    io_led_OBUF[0]_inst_i_6_n_0
    SLICE_X61Y76         LUT5 (Prop_lut5_I4_O)        0.124    11.874 f  io_led_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           1.128    13.002    io_led_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y78         LUT4 (Prop_lut4_I0_O)        0.124    13.126 r  io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.253    15.380    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    18.925 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.925    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.236ns  (logic 4.872ns (36.810%)  route 8.364ns (63.190%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.456     5.645 f  M_state_q_reg[1]/Q
                         net (fo=85, routed)          1.235     6.880    M_state_q[1]
    SLICE_X55Y75         LUT4 (Prop_lut4_I1_O)        0.124     7.004 r  io_led_OBUF[18]_inst_i_43/O
                         net (fo=7, routed)           0.494     7.498    io_led_OBUF[18]_inst_i_43_n_0
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     7.622 r  io_led_OBUF[15]_inst_i_21/O
                         net (fo=63, routed)          1.154     8.776    alu/alu_add/p_0_out[2]
    SLICE_X58Y72         LUT5 (Prop_lut5_I4_O)        0.124     8.900 f  io_led_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.541     9.441    io_led_OBUF[7]_inst_i_12_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     9.565 f  io_led_OBUF[5]_inst_i_7/O
                         net (fo=4, routed)           0.472    10.037    io_led_OBUF[5]_inst_i_7_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.161 r  io_led_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           1.279    11.440    io_led_OBUF[5]_inst_i_4_n_0
    SLICE_X62Y75         LUT5 (Prop_lut5_I1_O)        0.124    11.564 r  io_led_OBUF[5]_inst_i_2/O
                         net (fo=6, routed)           1.129    12.693    io_led_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y78         LUT4 (Prop_lut4_I0_O)        0.124    12.817 r  io_led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.060    14.877    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    18.425 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.425    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.120ns  (logic 4.935ns (37.617%)  route 8.185ns (62.383%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.605     5.189    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.518     5.707 r  M_state_q_reg[4]/Q
                         net (fo=69, routed)          0.939     6.646    M_state_q[4]
    SLICE_X58Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.770 f  io_led_OBUF[18]_inst_i_20/O
                         net (fo=13, routed)          1.120     7.890    io_led_OBUF[18]_inst_i_20_n_0
    SLICE_X55Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.014 f  io_led_OBUF[4]_inst_i_13/O
                         net (fo=10, routed)          0.796     8.810    io_led_OBUF[4]_inst_i_13_n_0
    SLICE_X55Y74         LUT5 (Prop_lut5_I1_O)        0.124     8.934 r  io_led_OBUF[2]_inst_i_11/O
                         net (fo=3, routed)           0.856     9.790    io_led_OBUF[2]_inst_i_11_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     9.914 f  io_led_OBUF[4]_inst_i_8/O
                         net (fo=4, routed)           0.617    10.532    io_led_OBUF[4]_inst_i_8_n_0
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.656 f  io_led_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.410    11.066    io_led_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.124    11.190 r  io_led_OBUF[3]_inst_i_2/O
                         net (fo=11, routed)          1.199    12.388    io_led_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y76         LUT4 (Prop_lut4_I0_O)        0.124    12.512 r  io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.247    14.760    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    18.309 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.309    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.548ns (61.899%)  route 0.953ns (38.101%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.579     1.523    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  M_state_q_reg[2]/Q
                         net (fo=81, routed)          0.360     2.024    M_state_q[2]
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.048     2.072 f  io_led_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          0.200     2.272    io_led_OBUF[15]_inst_i_4_n_0
    SLICE_X65Y75         LUT4 (Prop_lut4_I3_O)        0.111     2.383 r  io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.776    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.024 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.024    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_inp_a_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.458ns (56.561%)  route 1.119ns (43.439%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.579     1.523    clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  M_inp_a_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  M_inp_a_q_reg[15]/Q
                         net (fo=1, routed)           0.193     1.857    M_inp_a_q[15]
    SLICE_X59Y73         LUT5 (Prop_lut5_I4_O)        0.045     1.902 r  io_led_OBUF[17]_inst_i_2/O
                         net (fo=25, routed)          0.403     2.305    io_led_OBUF[17]_inst_i_2_n_0
    SLICE_X63Y78         LUT4 (Prop_lut4_I0_O)        0.045     2.350 r  io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.873    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.100 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.100    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.542ns (59.197%)  route 1.063ns (40.803%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.579     1.523    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  M_state_q_reg[2]/Q
                         net (fo=81, routed)          0.360     2.024    M_state_q[2]
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.048     2.072 f  io_led_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          0.311     2.383    io_led_OBUF[15]_inst_i_4_n_0
    SLICE_X65Y73         LUT4 (Prop_lut4_I3_O)        0.111     2.494 r  io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.886    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     4.128 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.128    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.551ns (57.441%)  route 1.150ns (42.559%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.579     1.523    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  M_state_q_reg[2]/Q
                         net (fo=81, routed)          0.360     2.024    M_state_q[2]
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.048     2.072 f  io_led_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          0.201     2.273    io_led_OBUF[15]_inst_i_4_n_0
    SLICE_X65Y75         LUT4 (Prop_lut4_I3_O)        0.111     2.384 r  io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.589     2.972    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     4.224 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.224    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.542ns (56.711%)  route 1.177ns (43.289%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.579     1.523    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  M_state_q_reg[2]/Q
                         net (fo=81, routed)          0.360     2.024    M_state_q[2]
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.048     2.072 f  io_led_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          0.370     2.442    io_led_OBUF[15]_inst_i_4_n_0
    SLICE_X65Y75         LUT4 (Prop_lut4_I3_O)        0.111     2.553 r  io_led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.447     3.000    io_led_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.241 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.241    io_led[6]
    F4                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.559ns (57.019%)  route 1.175ns (42.981%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.579     1.523    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  M_state_q_reg[2]/Q
                         net (fo=81, routed)          0.360     2.024    M_state_q[2]
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.048     2.072 f  io_led_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          0.398     2.470    io_led_OBUF[15]_inst_i_4_n_0
    SLICE_X65Y78         LUT4 (Prop_lut4_I3_O)        0.111     2.581 r  io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.998    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     4.257 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.257    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_inp_b_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.581ns (57.013%)  route 1.192ns (42.987%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.555     1.499    clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  M_inp_b_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.640 f  M_inp_b_q_reg[15]/Q
                         net (fo=1, routed)           0.158     1.798    M_inp_b_q[15]
    SLICE_X55Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  io_led_OBUF[17]_inst_i_3/O
                         net (fo=5, routed)           0.121     1.964    io_led_OBUF[17]_inst_i_3_n_0
    SLICE_X57Y78         LUT3 (Prop_lut3_I1_O)        0.045     2.009 r  io_led_OBUF[18]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.009    io_led_OBUF[18]_inst_i_6_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.072 r  io_led_OBUF[18]_inst_i_1/O[3]
                         net (fo=5, routed)           0.913     2.985    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.287     4.272 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.272    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.551ns (56.299%)  route 1.204ns (43.701%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.579     1.523    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  M_state_q_reg[2]/Q
                         net (fo=81, routed)          0.360     2.024    M_state_q[2]
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.048     2.072 f  io_led_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          0.274     2.346    io_led_OBUF[15]_inst_i_4_n_0
    SLICE_X65Y76         LUT4 (Prop_lut4_I3_O)        0.111     2.457 r  io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.570     3.027    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     4.278 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.278    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.550ns (56.175%)  route 1.210ns (43.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.579     1.523    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  M_state_q_reg[2]/Q
                         net (fo=81, routed)          0.360     2.024    M_state_q[2]
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.048     2.072 f  io_led_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          0.486     2.558    io_led_OBUF[15]_inst_i_4_n_0
    SLICE_X64Y78         LUT4 (Prop_lut4_I3_O)        0.111     2.669 r  io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.363     3.032    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     4.283 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.283    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.768ns  (logic 1.550ns (55.996%)  route 1.218ns (44.004%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.579     1.523    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  M_state_q_reg[2]/Q
                         net (fo=81, routed)          0.360     2.024    M_state_q[2]
    SLICE_X64Y73         LUT5 (Prop_lut5_I0_O)        0.048     2.072 f  io_led_OBUF[15]_inst_i_4/O
                         net (fo=16, routed)          0.275     2.347    io_led_OBUF[15]_inst_i_4_n_0
    SLICE_X65Y76         LUT4 (Prop_lut4_I3_O)        0.111     2.458 r  io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.583     3.041    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     4.291 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.291    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.426ns  (logic 3.653ns (27.205%)  route 9.774ns (72.795%))
  Logic Levels:           13  (CARRY4=2 IBUF=1 LUT2=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.854     5.318    io_led_OBUF[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.442 f  io_led_OBUF[18]_inst_i_53/O
                         net (fo=2, routed)           0.680     6.122    io_led_OBUF[18]_inst_i_53_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  io_led_OBUF[18]_inst_i_41/O
                         net (fo=11, routed)          0.853     7.099    io_led_OBUF[18]_inst_i_41_n_0
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.223 r  io_led_OBUF[18]_inst_i_18/O
                         net (fo=1, routed)           0.000     7.223    io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.755 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.994 f  io_led_OBUF[18]_inst_i_1/O[2]
                         net (fo=2, routed)           0.597     8.591    io_led_OBUF[18]_inst_i_1_n_5
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.302     8.893 f  io_led_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.648     9.541    io_led_OBUF[14]_inst_i_6_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124     9.665 f  io_led_OBUF[14]_inst_i_2/O
                         net (fo=7, routed)           0.213     9.878    io_led_OBUF[14]_inst_i_2_n_0
    SLICE_X61Y77         LUT2 (Prop_lut2_I1_O)        0.124    10.002 f  M_state_q[4]_i_63/O
                         net (fo=3, routed)           0.900    10.902    M_state_q[4]_i_63_n_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124    11.026 f  M_state_q[4]_i_46/O
                         net (fo=2, routed)           0.742    11.767    M_state_q[4]_i_46_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124    11.891 r  M_state_q[4]_i_24/O
                         net (fo=2, routed)           0.643    12.534    M_state_q[4]_i_24_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.658 r  M_state_q[3]_i_4/O
                         net (fo=1, routed)           0.645    13.302    M_state_q[3]_i_4_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I3_O)        0.124    13.426 r  M_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000    13.426    M_state_q[3]_i_1_n_0
    SLICE_X57Y72         FDRE                                         r  M_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.429     4.833    clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  M_state_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.249ns  (logic 3.749ns (28.293%)  route 9.501ns (71.707%))
  Logic Levels:           13  (CARRY4=2 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.854     5.318    io_led_OBUF[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.442 f  io_led_OBUF[18]_inst_i_53/O
                         net (fo=2, routed)           0.680     6.122    io_led_OBUF[18]_inst_i_53_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  io_led_OBUF[18]_inst_i_41/O
                         net (fo=11, routed)          0.853     7.099    io_led_OBUF[18]_inst_i_41_n_0
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.223 r  io_led_OBUF[18]_inst_i_18/O
                         net (fo=1, routed)           0.000     7.223    io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.755 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.089 f  io_led_OBUF[18]_inst_i_1/O[1]
                         net (fo=2, routed)           0.742     8.830    io_led_OBUF[18]_inst_i_1_n_6
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.303     9.133 f  io_led_OBUF[13]_inst_i_3/O
                         net (fo=1, routed)           0.303     9.436    io_led_OBUF[13]_inst_i_3_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.560 f  io_led_OBUF[13]_inst_i_2/O
                         net (fo=5, routed)           0.434     9.994    io_led_OBUF[13]_inst_i_2_n_0
    SLICE_X61Y77         LUT2 (Prop_lut2_I0_O)        0.124    10.118 r  M_state_q[4]_i_52/O
                         net (fo=5, routed)           0.680    10.798    M_state_q[4]_i_52_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    10.922 r  M_state_q[4]_i_47/O
                         net (fo=2, routed)           0.460    11.382    M_state_q[4]_i_47_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I3_O)        0.124    11.506 f  M_state_q[4]_i_26/O
                         net (fo=4, routed)           1.047    12.553    M_state_q[4]_i_26_n_0
    SLICE_X63Y73         LUT4 (Prop_lut4_I2_O)        0.124    12.677 f  M_state_q[4]_i_10/O
                         net (fo=1, routed)           0.448    13.125    M_state_q[4]_i_10_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I4_O)        0.124    13.249 r  M_state_q[4]_i_2/O
                         net (fo=1, routed)           0.000    13.249    M_state_q[4]_i_2_n_0
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491     4.895    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.248ns  (logic 3.653ns (27.571%)  route 9.596ns (72.429%))
  Logic Levels:           13  (CARRY4=2 IBUF=1 LUT2=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.854     5.318    io_led_OBUF[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.442 f  io_led_OBUF[18]_inst_i_53/O
                         net (fo=2, routed)           0.680     6.122    io_led_OBUF[18]_inst_i_53_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  io_led_OBUF[18]_inst_i_41/O
                         net (fo=11, routed)          0.853     7.099    io_led_OBUF[18]_inst_i_41_n_0
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.223 r  io_led_OBUF[18]_inst_i_18/O
                         net (fo=1, routed)           0.000     7.223    io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.755 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.994 f  io_led_OBUF[18]_inst_i_1/O[2]
                         net (fo=2, routed)           0.597     8.591    io_led_OBUF[18]_inst_i_1_n_5
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.302     8.893 f  io_led_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.648     9.541    io_led_OBUF[14]_inst_i_6_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124     9.665 f  io_led_OBUF[14]_inst_i_2/O
                         net (fo=7, routed)           0.537    10.202    io_led_OBUF[14]_inst_i_2_n_0
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.124    10.326 f  M_state_q[4]_i_62/O
                         net (fo=3, routed)           0.429    10.755    M_state_q[4]_i_62_n_0
    SLICE_X63Y75         LUT2 (Prop_lut2_I1_O)        0.124    10.879 r  M_state_q[4]_i_55/O
                         net (fo=1, routed)           0.766    11.645    M_state_q[4]_i_55_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I2_O)        0.124    11.769 r  M_state_q[4]_i_25/O
                         net (fo=3, routed)           0.670    12.439    M_state_q[4]_i_25_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I2_O)        0.124    12.563 f  M_state_q[0]_i_5/O
                         net (fo=1, routed)           0.561    13.124    M_state_q[0]_i_5_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.124    13.248 r  M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.248    M_state_q[0]_i_1_n_0
    SLICE_X55Y73         FDRE                                         r  M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.427     4.831    clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  M_state_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.238ns  (logic 2.704ns (20.424%)  route 10.534ns (79.576%))
  Logic Levels:           11  (IBUF=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.854     5.318    io_led_OBUF[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.442 r  io_led_OBUF[18]_inst_i_53/O
                         net (fo=2, routed)           0.680     6.122    io_led_OBUF[18]_inst_i_53_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.246 f  io_led_OBUF[18]_inst_i_41/O
                         net (fo=11, routed)          0.876     7.122    io_led_OBUF[18]_inst_i_41_n_0
    SLICE_X55Y74         LUT5 (Prop_lut5_I0_O)        0.124     7.246 r  io_led_OBUF[2]_inst_i_11/O
                         net (fo=3, routed)           0.856     8.102    io_led_OBUF[2]_inst_i_11_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     8.226 f  io_led_OBUF[4]_inst_i_8/O
                         net (fo=4, routed)           0.635     8.861    io_led_OBUF[4]_inst_i_8_n_0
    SLICE_X63Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  io_led_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.509     9.494    io_led_OBUF[4]_inst_i_4_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.618 f  io_led_OBUF[4]_inst_i_2/O
                         net (fo=10, routed)          0.979    10.597    io_led_OBUF[4]_inst_i_2_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I4_O)        0.124    10.721 f  M_state_q[4]_i_34/O
                         net (fo=4, routed)           0.656    11.377    M_state_q[4]_i_34_n_0
    SLICE_X63Y76         LUT3 (Prop_lut3_I1_O)        0.124    11.501 f  M_state_q[2]_i_8/O
                         net (fo=2, routed)           0.747    12.248    M_state_q[2]_i_8_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.372 r  M_state_q[2]_i_2/O
                         net (fo=1, routed)           0.742    13.114    M_state_q[2]_i_2_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.124    13.238 r  M_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000    13.238    M_state_q[2]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491     4.895    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.896ns  (logic 3.653ns (28.325%)  route 9.243ns (71.675%))
  Logic Levels:           13  (CARRY4=2 IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=40, routed)          3.854     5.318    io_led_OBUF[23]
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.442 f  io_led_OBUF[18]_inst_i_53/O
                         net (fo=2, routed)           0.680     6.122    io_led_OBUF[18]_inst_i_53_n_0
    SLICE_X58Y74         LUT5 (Prop_lut5_I0_O)        0.124     6.246 r  io_led_OBUF[18]_inst_i_41/O
                         net (fo=11, routed)          0.853     7.099    io_led_OBUF[18]_inst_i_41_n_0
    SLICE_X57Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.223 r  io_led_OBUF[18]_inst_i_18/O
                         net (fo=1, routed)           0.000     7.223    io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.755 r  io_led_OBUF[18]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.755    io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.994 r  io_led_OBUF[18]_inst_i_1/O[2]
                         net (fo=2, routed)           0.597     8.591    io_led_OBUF[18]_inst_i_1_n_5
    SLICE_X58Y78         LUT6 (Prop_lut6_I1_O)        0.302     8.893 r  io_led_OBUF[14]_inst_i_6/O
                         net (fo=1, routed)           0.648     9.541    io_led_OBUF[14]_inst_i_6_n_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I5_O)        0.124     9.665 r  io_led_OBUF[14]_inst_i_2/O
                         net (fo=7, routed)           0.213     9.878    io_led_OBUF[14]_inst_i_2_n_0
    SLICE_X61Y77         LUT2 (Prop_lut2_I1_O)        0.124    10.002 r  M_state_q[4]_i_63/O
                         net (fo=3, routed)           0.900    10.902    M_state_q[4]_i_63_n_0
    SLICE_X64Y76         LUT3 (Prop_lut3_I0_O)        0.124    11.026 r  M_state_q[4]_i_46/O
                         net (fo=2, routed)           0.407    11.433    M_state_q[4]_i_46_n_0
    SLICE_X63Y76         LUT6 (Prop_lut6_I4_O)        0.124    11.557 r  M_state_q[4]_i_22/O
                         net (fo=3, routed)           0.443    12.000    M_state_q[4]_i_22_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.124    12.124 r  M_state_q[1]_i_2/O
                         net (fo=1, routed)           0.648    12.772    M_state_q[1]_i_2_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.124    12.896 r  M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    12.896    M_state_q[1]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491     4.895    clk_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  M_state_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.514ns  (logic 1.634ns (21.744%)  route 5.880ns (78.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.102     6.612    reset_cond/rst_n_IBUF
    SLICE_X60Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.736 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.778     7.514    reset_cond/M_reset_cond_in
    SLICE_X62Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.499     4.903    reset_cond/CLK
    SLICE_X62Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            M_state_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.428ns  (logic 1.653ns (22.255%)  route 5.775ns (77.745%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           4.228     5.757    io_button_IBUF[4]
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.124     5.881 r  M_state_q[4]_i_1/O
                         net (fo=5, routed)           1.547     7.428    M_state_q[4]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.491     4.895    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  M_state_q_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 1.634ns (22.152%)  route 5.742ns (77.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.102     6.612    reset_cond/rst_n_IBUF
    SLICE_X60Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.736 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.640     7.376    reset_cond/M_reset_cond_in
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.501     4.905    reset_cond/CLK
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 1.634ns (22.152%)  route 5.742ns (77.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.102     6.612    reset_cond/rst_n_IBUF
    SLICE_X60Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.736 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.640     7.376    reset_cond/M_reset_cond_in
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.501     4.905    reset_cond/CLK
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 1.634ns (22.152%)  route 5.742ns (77.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.102     6.612    reset_cond/rst_n_IBUF
    SLICE_X60Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.736 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.640     7.376    reset_cond/M_reset_cond_in
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.501     4.905    reset_cond/CLK
    SLICE_X62Y67         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            M_inp_b_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.286ns (38.614%)  route 0.455ns (61.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=3, routed)           0.455     0.742    io_dip_IBUF[6]
    SLICE_X59Y76         FDRE                                         r  M_inp_b_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.846     2.036    clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  M_inp_b_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[8]
                            (input port)
  Destination:            M_inp_a_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.260ns (34.211%)  route 0.500ns (65.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[8] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_dip_IBUF[8]_inst/O
                         net (fo=3, routed)           0.500     0.760    io_dip_IBUF[8]
    SLICE_X58Y74         FDRE                                         r  M_inp_a_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.845     2.035    clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  M_inp_a_q_reg[8]/C

Slack:                    inf
  Source:                 io_dip[13]
                            (input port)
  Destination:            M_inp_a_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.263ns (34.078%)  route 0.508ns (65.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[13] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[13]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  io_dip_IBUF[13]_inst/O
                         net (fo=3, routed)           0.508     0.771    io_dip_IBUF[13]
    SLICE_X58Y77         FDRE                                         r  M_inp_a_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.849     2.038    clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  M_inp_a_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[11]
                            (input port)
  Destination:            M_inp_a_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.268ns (34.340%)  route 0.513ns (65.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  io_dip[11] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[11]
    C2                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_dip_IBUF[11]_inst/O
                         net (fo=3, routed)           0.513     0.781    io_dip_IBUF[11]
    SLICE_X58Y76         FDRE                                         r  M_inp_a_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.846     2.036    clk_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  M_inp_a_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            M_inp_a_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.264ns (32.982%)  route 0.535ns (67.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=3, routed)           0.535     0.799    io_dip_IBUF[9]
    SLICE_X58Y76         FDRE                                         r  M_inp_a_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.846     2.036    clk_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  M_inp_a_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            M_inp_a_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.286ns (33.218%)  route 0.576ns (66.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=3, routed)           0.576     0.862    io_dip_IBUF[6]
    SLICE_X59Y75         FDRE                                         r  M_inp_a_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.845     2.035    clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  M_inp_a_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            M_inp_a_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.292ns (32.550%)  route 0.605ns (67.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=3, routed)           0.605     0.897    io_dip_IBUF[7]
    SLICE_X56Y74         FDRE                                         r  M_inp_a_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.818     2.008    clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  M_inp_a_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            M_inp_b_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.230ns (24.569%)  route 0.706ns (75.431%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=3, routed)           0.706     0.936    io_dip_IBUF[5]
    SLICE_X56Y78         FDRE                                         r  M_inp_b_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.822     2.012    clk_IBUF_BUFG
    SLICE_X56Y78         FDRE                                         r  M_inp_b_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            M_inp_b_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.264ns (27.945%)  route 0.680ns (72.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  io_dip_IBUF[9]_inst/O
                         net (fo=3, routed)           0.680     0.943    io_dip_IBUF[9]
    SLICE_X56Y76         FDRE                                         r  M_inp_b_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.819     2.009    clk_IBUF_BUFG
    SLICE_X56Y76         FDRE                                         r  M_inp_b_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            M_inp_a_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.253ns (26.790%)  route 0.692ns (73.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=3, routed)           0.692     0.946    io_dip_IBUF[2]
    SLICE_X57Y74         FDRE                                         r  M_inp_a_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.818     2.008    clk_IBUF_BUFG
    SLICE_X57Y74         FDRE                                         r  M_inp_a_q_reg[2]/C





