<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln60_fu_240_p2" SOURCE="DW_conv.cpp:60" VARIABLE="icmp_ln60" MODULE="DW_conv_1_2_3_12_1_Pipeline_In_Channel" LOOP="In_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_246_p2" SOURCE="DW_conv.cpp:65" VARIABLE="add_ln65" MODULE="DW_conv_1_2_3_12_1_Pipeline_In_Channel" LOOP="In_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_62s_17ns_62_1_1_U3" SOURCE="DW_conv.cpp:62" VARIABLE="mul_ln62" MODULE="DW_conv_1_2_3_12_1_Pipeline_In_Channel" LOOP="In_Channel" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_3_fu_262_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_3" MODULE="DW_conv_1_2_3_12_1_Pipeline_In_Channel" LOOP="In_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_291_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64" MODULE="DW_conv_1_2_3_12_1_Pipeline_In_Channel" LOOP="In_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_4_fu_316_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_4" MODULE="DW_conv_1_2_3_12_1_Pipeline_In_Channel" LOOP="In_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln64_2_fu_321_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_2" MODULE="DW_conv_1_2_3_12_1_Pipeline_In_Channel" LOOP="In_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_335_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_1" MODULE="DW_conv_1_2_3_12_1_Pipeline_In_Channel" LOOP="In_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_384_p2" SOURCE="DW_conv.cpp:66" VARIABLE="add_ln66" MODULE="DW_conv_1_2_3_12_1_Pipeline_In_Channel" LOOP="In_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_370_p0" SOURCE="DW_conv.cpp:66" VARIABLE="add_ln66_1" MODULE="DW_conv_1_2_3_12_1_Pipeline_In_Channel" LOOP="In_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op srem" ID="" IMPL="auto" LATENCY="35" OPTYPE="srem" PRAGMA="" RTLNAME="srem_32ns_3ns_3_36_1_U4" SOURCE="DW_conv.cpp:66" VARIABLE="srem_ln66" MODULE="DW_conv_1_2_3_12_1_Pipeline_In_Channel" LOOP="In_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln66_fu_393_p2" SOURCE="DW_conv.cpp:66" VARIABLE="icmp_ln66" MODULE="DW_conv_1_2_3_12_1_Pipeline_In_Channel" LOOP="In_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_443_p2" SOURCE="DW_conv.cpp:37" VARIABLE="empty" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_473_p2" SOURCE="" VARIABLE="tmp" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_483_p2" SOURCE="DW_conv.cpp:40" VARIABLE="empty_164" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_165_fu_501_p2" SOURCE="DW_conv.cpp:44" VARIABLE="empty_165" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_166_fu_527_p2" SOURCE="DW_conv.cpp:40" VARIABLE="empty_166" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln37_fu_533_p2" SOURCE="DW_conv.cpp:37" VARIABLE="icmp_ln37" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_539_p2" SOURCE="DW_conv.cpp:37" VARIABLE="add_ln37" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_551_p2" SOURCE="DW_conv.cpp:40" VARIABLE="icmp_ln40" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_fu_557_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_565_p2" SOURCE="DW_conv.cpp:37" VARIABLE="add_ln37_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid174_fu_595_p2" SOURCE="DW_conv.cpp:37" VARIABLE="p_mid174" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_1_fu_601_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_2_fu_625_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37_2" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_3_fu_637_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37_3" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid196_fu_645_p2" SOURCE="DW_conv.cpp:40" VARIABLE="p_mid196" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_4_fu_651_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37_4" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1116_fu_679_p2" SOURCE="DW_conv.cpp:40" VARIABLE="p_mid1116" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_5_fu_685_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37_5" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln37_fu_693_p2" SOURCE="DW_conv.cpp:37" VARIABLE="xor_ln37" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln47_fu_699_p2" SOURCE="DW_conv.cpp:47" VARIABLE="icmp_ln47" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln37_fu_705_p2" SOURCE="DW_conv.cpp:37" VARIABLE="and_ln37" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln44_fu_711_p2" SOURCE="DW_conv.cpp:44" VARIABLE="icmp_ln44" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln37_1_fu_717_p2" SOURCE="DW_conv.cpp:37" VARIABLE="and_ln37_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_6_fu_723_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37_6" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_731_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_fu_737_p2" SOURCE="DW_conv.cpp:40" VARIABLE="or_ln40" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_743_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_1_fu_751_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_2_fu_759_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_2" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_3_fu_779_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_3" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid134_fu_791_p2" SOURCE="DW_conv.cpp:37" VARIABLE="p_mid134" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_4_fu_797_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_4" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_5_fu_805_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_5" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid154_fu_833_p2" SOURCE="DW_conv.cpp:37" VARIABLE="p_mid154" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_6_fu_839_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_6" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_fu_847_p2" SOURCE="DW_conv.cpp:40" VARIABLE="xor_ln40" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_1_fu_853_p2" SOURCE="DW_conv.cpp:40" VARIABLE="or_ln40_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_fu_859_p2" SOURCE="DW_conv.cpp:40" VARIABLE="and_ln40" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_865_p2" SOURCE="DW_conv.cpp:44" VARIABLE="add_ln44" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_fu_871_p2" SOURCE="DW_conv.cpp:44" VARIABLE="or_ln44" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_1_fu_877_p2" SOURCE="DW_conv.cpp:44" VARIABLE="or_ln44_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_fu_883_p3" SOURCE="DW_conv.cpp:44" VARIABLE="select_ln44" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_899_p2" SOURCE="DW_conv.cpp:40" VARIABLE="p_mid1" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_1_fu_905_p3" SOURCE="DW_conv.cpp:44" VARIABLE="select_ln44_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid113_fu_925_p2" SOURCE="DW_conv.cpp:44" VARIABLE="p_mid113" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_2_fu_931_p3" SOURCE="DW_conv.cpp:44" VARIABLE="select_ln44_2" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid115_fu_963_p2" SOURCE="DW_conv.cpp:40" VARIABLE="p_mid115" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_3_fu_969_p3" SOURCE="DW_conv.cpp:44" VARIABLE="select_ln44_3" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_4_fu_977_p3" SOURCE="DW_conv.cpp:44" VARIABLE="select_ln44_4" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_989_p2" SOURCE="DW_conv.cpp:52" VARIABLE="add_ln52_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_999_p2" SOURCE="DW_conv.cpp:52" VARIABLE="add_ln52" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln52_fu_1005_p2" SOURCE="DW_conv.cpp:52" VARIABLE="or_ln52" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="tobool87_not_fu_1019_p2" SOURCE="DW_conv.cpp:40" VARIABLE="tobool87_not" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_1029_p2" SOURCE="DW_conv.cpp:62" VARIABLE="add_ln62" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_fu_1040_p2" SOURCE="DW_conv.cpp:55" VARIABLE="add_ln55" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_1046_p2" SOURCE="DW_conv.cpp:55" VARIABLE="add_ln55_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln55_fu_1052_p2" SOURCE="DW_conv.cpp:55" VARIABLE="icmp_ln55" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_1058_p2" SOURCE="DW_conv.cpp:71" VARIABLE="add_ln71" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_fu_1068_p2" SOURCE="DW_conv.cpp:57" VARIABLE="add_ln57" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_1_fu_1073_p2" SOURCE="DW_conv.cpp:57" VARIABLE="add_ln57_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="in_ch_fu_1084_p2" SOURCE="DW_conv.cpp:60" VARIABLE="in_ch" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_168_fu_1106_p2" SOURCE="DW_conv.cpp:57" VARIABLE="empty_168" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln60_fu_1111_p2" SOURCE="DW_conv.cpp:60" VARIABLE="icmp_ln60" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln63_fu_1117_p2" SOURCE="DW_conv.cpp:63" VARIABLE="add_ln63" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln63_1_fu_1122_p2" SOURCE="DW_conv.cpp:63" VARIABLE="add_ln63_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_1231_p2" SOURCE="DW_conv.cpp:70" VARIABLE="add_ln70" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_1_fu_1282_p2" SOURCE="DW_conv.cpp:71" VARIABLE="icmp_ln71_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_1287_p2" SOURCE="DW_conv.cpp:71" VARIABLE="add_ln71_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_1293_p3" SOURCE="DW_conv.cpp:71" VARIABLE="select_ln71" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln71_fu_1300_p2" SOURCE="DW_conv.cpp:71" VARIABLE="icmp_ln71" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_1306_p2" SOURCE="DW_conv.cpp:72" VARIABLE="add_ln72" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="groupIndex_1_fu_1312_p3" SOURCE="DW_conv.cpp:71" VARIABLE="groupIndex_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_1132_p2" SOURCE="DW_conv.cpp:47" VARIABLE="add_ln47" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_1137_p2" SOURCE="DW_conv.cpp:44" VARIABLE="add_ln44_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_5_fu_1143_p3" SOURCE="DW_conv.cpp:44" VARIABLE="select_ln44_5" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_1150_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_1" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_7_fu_1156_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_7" MODULE="DW_conv_1_2_3_12_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln16_fu_200_p2" SOURCE="BatchNorm.cpp:16" VARIABLE="icmp_ln16" MODULE="BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4" LOOP="VITIS_LOOP_16_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_206_p2" SOURCE="BatchNorm.cpp:16" VARIABLE="add_ln16" MODULE="BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4" LOOP="VITIS_LOOP_16_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="BatchNorm.cpp:17" VARIABLE="sub" MODULE="BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4" LOOP="VITIS_LOOP_16_4" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U28" SOURCE="BatchNorm.cpp:17" VARIABLE="conv" MODULE="BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4" LOOP="VITIS_LOOP_16_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ddiv" ID="" IMPL="fabric" LATENCY="8" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_9_no_dsp_1_U31" SOURCE="BatchNorm.cpp:17" VARIABLE="div" MODULE="BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4" LOOP="VITIS_LOOP_16_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_2_max_dsp_1_U30" SOURCE="BatchNorm.cpp:17" VARIABLE="mul" MODULE="BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4" LOOP="VITIS_LOOP_16_4" BUNDLEDNAME="" DSP="8" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptrunc" ID="" IMPL="auto" LATENCY="0" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_1_no_dsp_1_U27" SOURCE="BatchNorm.cpp:17" VARIABLE="conv4" MODULE="BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4" LOOP="VITIS_LOOP_16_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln16_1_fu_212_p2" SOURCE="BatchNorm.cpp:16" VARIABLE="icmp_ln16_1" MODULE="BatchNorm_4_5_6_7_11_13_1_Pipeline_VITIS_LOOP_16_4" LOOP="VITIS_LOOP_16_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_327_p2" SOURCE="BatchNorm.cpp:6" VARIABLE="empty" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_175_fu_332_p2" SOURCE="BatchNorm.cpp:6" VARIABLE="empty_175" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_176_fu_337_p2" SOURCE="BatchNorm.cpp:6" VARIABLE="empty_176" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_177_fu_342_p2" SOURCE="BatchNorm.cpp:6" VARIABLE="empty_177" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp3_fu_371_p2" SOURCE="" VARIABLE="tmp3" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln13_fu_417_p2" SOURCE="BatchNorm.cpp:13" VARIABLE="icmp_ln13" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_423_p2" SOURCE="BatchNorm.cpp:13" VARIABLE="add_ln13" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln14_fu_435_p2" SOURCE="BatchNorm.cpp:14" VARIABLE="icmp_ln14" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_fu_441_p3" SOURCE="BatchNorm.cpp:13" VARIABLE="select_ln13" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_1_fu_449_p3" SOURCE="BatchNorm.cpp:13" VARIABLE="select_ln13_1" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_2_fu_457_p3" SOURCE="BatchNorm.cpp:13" VARIABLE="select_ln13_2" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_3_fu_464_p3" SOURCE="BatchNorm.cpp:13" VARIABLE="select_ln13_3" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_4_fu_471_p3" SOURCE="BatchNorm.cpp:13" VARIABLE="select_ln13_4" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln13_5_fu_478_p3" SOURCE="BatchNorm.cpp:13" VARIABLE="select_ln13_5" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln13_fu_485_p2" SOURCE="BatchNorm.cpp:13" VARIABLE="xor_ln13" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_fu_491_p2" SOURCE="BatchNorm.cpp:15" VARIABLE="icmp_ln15" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln13_fu_497_p2" SOURCE="BatchNorm.cpp:13" VARIABLE="and_ln13" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_503_p2" SOURCE="BatchNorm.cpp:14" VARIABLE="add_ln14" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln14_fu_509_p2" SOURCE="BatchNorm.cpp:14" VARIABLE="or_ln14" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_fu_515_p3" SOURCE="BatchNorm.cpp:14" VARIABLE="select_ln14" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid118_fu_535_p2" SOURCE="BatchNorm.cpp:14" VARIABLE="p_mid118" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid120_fu_540_p2" SOURCE="BatchNorm.cpp:14" VARIABLE="p_mid120" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid122_fu_545_p2" SOURCE="BatchNorm.cpp:14" VARIABLE="p_mid122" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid124_fu_550_p2" SOURCE="BatchNorm.cpp:14" VARIABLE="p_mid124" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp3_mid1_fu_579_p2" SOURCE="BatchNorm.cpp:14" VARIABLE="tmp3_mid1" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_1_fu_585_p3" SOURCE="BatchNorm.cpp:14" VARIABLE="select_ln14_1" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_2_fu_603_p3" SOURCE="BatchNorm.cpp:14" VARIABLE="select_ln14_2" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_3_fu_631_p3" SOURCE="BatchNorm.cpp:14" VARIABLE="select_ln14_3" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U45" SOURCE="BatchNorm.cpp:14" VARIABLE="add_mid2_v" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U47" SOURCE="BatchNorm.cpp:14" VARIABLE="add_mid2" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_4_fu_659_p3" SOURCE="BatchNorm.cpp:14" VARIABLE="select_ln14_4" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U45" SOURCE="BatchNorm.cpp:14" VARIABLE="conv2_mid2" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_5_fu_687_p3" SOURCE="BatchNorm.cpp:14" VARIABLE="select_ln14_5" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U46" SOURCE="BatchNorm.cpp:14" VARIABLE="conv3_mid2" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_6_fu_705_p3" SOURCE="BatchNorm.cpp:14" VARIABLE="select_ln14_6" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_179_fu_717_p2" SOURCE="BatchNorm.cpp:14" VARIABLE="empty_179" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_180_fu_743_p2" SOURCE="BatchNorm.cpp:14" VARIABLE="empty_180" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_181_fu_761_p2" SOURCE="BatchNorm.cpp:14" VARIABLE="empty_181" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_182_fu_766_p2" SOURCE="BatchNorm.cpp:14" VARIABLE="empty_182" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dsqrt" ID="" IMPL="fabric" LATENCY="7" OPTYPE="dsqrt" PRAGMA="" RTLNAME="dsqrt_64ns_64ns_64_8_no_dsp_1_U48" SOURCE="BatchNorm.cpp:17" VARIABLE="tmp" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_791_p2" SOURCE="BatchNorm.cpp:15" VARIABLE="add_ln15" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_797_p2" SOURCE="BatchNorm.cpp:14" VARIABLE="add_ln14_1" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_7_fu_803_p3" SOURCE="BatchNorm.cpp:14" VARIABLE="select_ln14_7" MODULE="BatchNorm_4_5_6_7_11_13_1" LOOP="VITIS_LOOP_13_1_VITIS_LOOP_14_2_VITIS_LOOP_15_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_fu_1477_p2" SOURCE="DW_conv.cpp:57" VARIABLE="sub_ln57" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_29_0_fu_1487_p2" SOURCE="DW_conv.cpp:57" VARIABLE="add_ln57_29_0" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_1497_p2" SOURCE="" VARIABLE="tmp" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1507_p2" SOURCE="DW_conv.cpp:37" VARIABLE="empty" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp34_fu_1513_p2" SOURCE="DW_conv.cpp:37" VARIABLE="cmp34" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_fu_1531_p2" SOURCE="DW_conv.cpp:63" VARIABLE="sub_ln63" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_170_fu_1557_p2" SOURCE="DW_conv.cpp:37" VARIABLE="empty_170" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln37_fu_1563_p2" SOURCE="DW_conv.cpp:37" VARIABLE="icmp_ln37" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_1569_p2" SOURCE="DW_conv.cpp:37" VARIABLE="add_ln37" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_1584_p2" SOURCE="DW_conv.cpp:40" VARIABLE="icmp_ln40" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_fu_1590_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_2_fu_1598_p2" SOURCE="DW_conv.cpp:37" VARIABLE="add_ln37_2" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_7_fu_1608_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37_7" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln57_1_fu_1644_p2" SOURCE="DW_conv.cpp:57" VARIABLE="sub_ln57_1" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_8_fu_1650_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37_8" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_9_fu_1658_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37_9" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid11525_fu_1666_p2" SOURCE="DW_conv.cpp:37" VARIABLE="p_mid11525" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_10_fu_1672_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37_10" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp34_mid11527_fu_1680_p2" SOURCE="DW_conv.cpp:37" VARIABLE="cmp34_mid11527" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_11_fu_1686_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37_11" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid11551_fu_1714_p2" SOURCE="DW_conv.cpp:37" VARIABLE="p_mid11551" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_12_fu_1720_p3" SOURCE="DW_conv.cpp:37" VARIABLE="select_ln37_12" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln37_fu_1728_p2" SOURCE="DW_conv.cpp:37" VARIABLE="xor_ln37" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln47_fu_1734_p2" SOURCE="DW_conv.cpp:47" VARIABLE="icmp_ln47" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln37_fu_1740_p2" SOURCE="DW_conv.cpp:37" VARIABLE="and_ln37" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln44_fu_1746_p2" SOURCE="DW_conv.cpp:44" VARIABLE="icmp_ln44" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln37_2_fu_1752_p2" SOURCE="DW_conv.cpp:37" VARIABLE="and_ln37_2" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1758_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_fu_1764_p2" SOURCE="DW_conv.cpp:40" VARIABLE="or_ln40" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_fu_1770_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_8_fu_1778_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_8" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_29_0_mid1_fu_1794_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln57_29_0_mid1" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_9_fu_1800_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_9" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_2_fu_1820_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_2" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_3_fu_3829_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_3" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_4_fu_3846_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_4" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_5_fu_4519_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_5" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_6_fu_4537_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_6" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_7_fu_4571_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_7" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_8_fu_4588_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_8" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_9_fu_4622_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_9" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_10_fu_4639_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_10" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_11_fu_4676_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_11" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_12_fu_4694_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_12" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_13_fu_4728_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_13" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_14_fu_4745_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_14" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_15_fu_4779_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_15" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_16_fu_4796_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_16" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_17_fu_4830_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_17" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_18_fu_4847_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_18" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_19_fu_4881_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_19" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_20_fu_4898_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_20" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_21_fu_4935_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_21" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_22_fu_4953_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_22" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_23_fu_4987_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_23" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_24_fu_5004_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_24" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_25_fu_5038_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_25" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_26_fu_5055_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_26" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_27_fu_5089_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_27" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_28_fu_5106_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_28" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_29_fu_5140_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_29" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_30_fu_5157_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_30" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_31_fu_5191_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_31" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_32_fu_5208_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_32" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_33_fu_5242_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_33" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_34_fu_5259_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_34" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_35_fu_5293_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_35" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_36_fu_5314_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_36" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_37_fu_5348_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_37" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_38_fu_5369_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_38" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_39_fu_5403_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_39" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_40_fu_5424_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_40" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_41_fu_5461_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_41" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_42_fu_5479_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_42" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_43_fu_5513_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_43" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_44_fu_5530_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_44" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_45_fu_5564_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_45" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_46_fu_5581_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_46" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_47_fu_5615_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_47" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_48_fu_5632_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_48" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid11067_fu_1839_p2" SOURCE="DW_conv.cpp:37" VARIABLE="p_mid11067" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_10_fu_1845_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_10" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp34_mid11069_fu_1853_p2" SOURCE="DW_conv.cpp:37" VARIABLE="cmp34_mid11069" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_11_fu_1859_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_11" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_12_fu_1867_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_12" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid11093_fu_1895_p2" SOURCE="DW_conv.cpp:37" VARIABLE="p_mid11093" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_13_fu_1901_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_13" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln40_fu_1909_p2" SOURCE="DW_conv.cpp:40" VARIABLE="xor_ln40" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_2_fu_1915_p2" SOURCE="DW_conv.cpp:40" VARIABLE="or_ln40_2" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln40_fu_1921_p2" SOURCE="DW_conv.cpp:40" VARIABLE="and_ln40" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_1927_p2" SOURCE="DW_conv.cpp:44" VARIABLE="add_ln44" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_fu_1933_p2" SOURCE="DW_conv.cpp:44" VARIABLE="or_ln44" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln44_2_fu_1939_p2" SOURCE="DW_conv.cpp:44" VARIABLE="or_ln44_2" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_fu_1945_p3" SOURCE="DW_conv.cpp:44" VARIABLE="select_ln44" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_1961_p2" SOURCE="DW_conv.cpp:40" VARIABLE="p_mid1" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_6_fu_1967_p3" SOURCE="DW_conv.cpp:44" VARIABLE="select_ln44_6" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp34_mid1_fu_1975_p2" SOURCE="DW_conv.cpp:40" VARIABLE="cmp34_mid1" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_7_fu_1981_p3" SOURCE="DW_conv.cpp:44" VARIABLE="select_ln44_7" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_1_fu_2001_p2" SOURCE="DW_conv.cpp:63" VARIABLE="sub_ln63_1" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_8_fu_2007_p3" SOURCE="DW_conv.cpp:44" VARIABLE="select_ln44_8" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1858_fu_2035_p2" SOURCE="DW_conv.cpp:40" VARIABLE="p_mid1858" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_9_fu_2041_p3" SOURCE="DW_conv.cpp:44" VARIABLE="select_ln44_9" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_10_fu_2049_p3" SOURCE="DW_conv.cpp:44" VARIABLE="select_ln44_10" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_2057_p2" SOURCE="DW_conv.cpp:51" VARIABLE="add_ln51" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_2067_p2" SOURCE="DW_conv.cpp:51" VARIABLE="add_ln51_1" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln52_fu_2073_p2" SOURCE="DW_conv.cpp:52" VARIABLE="or_ln52" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_fu_2087_p2" SOURCE="DW_conv.cpp:52" VARIABLE="icmp_ln52" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln52_1_fu_2093_p2" SOURCE="DW_conv.cpp:52" VARIABLE="or_ln52_1" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln52_2_fu_2099_p2" SOURCE="DW_conv.cpp:52" VARIABLE="or_ln52_2" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_2119_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_24_fu_2137_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_24" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_25_fu_2162_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_25" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_26_fu_2180_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_26" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_27_fu_2280_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_27" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_2297_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_1" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_28_fu_2322_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_28" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_29_fu_2339_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_29" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_30_fu_2367_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_30" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_31_fu_2385_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_31" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_32_fu_2410_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_32" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_33_fu_2427_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_33" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_34_fu_2455_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_34" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_3_fu_2472_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_3" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_35_fu_2497_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_35" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_36_fu_2515_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_36" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_37_fu_2540_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_37" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_4_fu_2557_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_4" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_38_fu_2582_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_38" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_39_fu_2599_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_39" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_40_fu_2627_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_40" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_5_fu_2645_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_5" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_41_fu_2670_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_41" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_42_fu_2687_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_42" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_43_fu_2715_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_43" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_6_fu_2732_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_6" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_44_fu_2757_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_44" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_45_fu_2775_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_45" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_46_fu_2800_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_46" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_7_fu_2817_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_7" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_47_fu_2842_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_47" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_48_fu_2859_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_48" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_49_fu_2884_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_49" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_8_fu_2901_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_8" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_50_fu_2926_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_50" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_51_fu_2943_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_51" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_52_fu_2976_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_52" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_9_fu_2997_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_9" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_53_fu_3022_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_53" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_54_fu_3039_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_54" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_55_fu_3075_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_55" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_10_fu_3093_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_10" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_56_fu_3118_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_56" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_57_fu_3135_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_57" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_58_fu_3172_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_58" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_11_fu_3189_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_11" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_59_fu_3214_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_59" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_60_fu_3231_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_60" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_61_fu_3264_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_61" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_12_fu_3281_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_12" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_62_fu_3306_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_62" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_63_fu_3323_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_63" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_64_fu_3361_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_64" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_13_fu_3378_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_13" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_65_fu_3403_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_65" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_66_fu_3424_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_66" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_67_fu_3460_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_67" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_14_fu_3477_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_14" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_68_fu_3502_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_68" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_69_fu_3520_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_69" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_70_fu_3553_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_70" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_15_fu_3570_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_15" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_71_fu_3595_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_71" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_72_fu_3612_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_72" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_73_fu_3645_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_73" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_16_fu_3666_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_16" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_74_fu_3691_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_74" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_75_fu_3708_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_75" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_76_fu_3741_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_76" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_17_fu_3762_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_17" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_77_fu_3787_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_77" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_78_fu_3804_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_78" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_79_fu_3879_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_79" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_18_fu_3900_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_18" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_80_fu_3925_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_80" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_81_fu_3942_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_81" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_82_fu_3975_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_82" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_19_fu_3996_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_19" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_83_fu_4021_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_83" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_84_fu_4038_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_84" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_85_fu_4074_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_85" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_20_fu_4092_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_20" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_86_fu_4117_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_86" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_87_fu_4134_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_87" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_88_fu_4167_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_88" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_21_fu_4184_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_21" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_89_fu_4209_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_89" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_90_fu_4226_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_90" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_91_fu_4259_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_91" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_22_fu_4276_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_22" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_92_fu_4301_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_92" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_93_fu_4318_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_93" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_94_fu_4351_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_94" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_23_fu_4368_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_23" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_95_fu_4393_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_95" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_96_fu_4410_p2" SOURCE="DW_conv.cpp:64" VARIABLE="add_ln64_96" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_2211_p2" SOURCE="DW_conv.cpp:47" VARIABLE="add_ln47" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_2_fu_2217_p2" SOURCE="DW_conv.cpp:44" VARIABLE="add_ln44_2" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln44_11_fu_2223_p3" SOURCE="DW_conv.cpp:44" VARIABLE="select_ln44_11" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_49_fu_2231_p2" SOURCE="DW_conv.cpp:40" VARIABLE="add_ln40_49" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln40_14_fu_2237_p3" SOURCE="DW_conv.cpp:40" VARIABLE="select_ln40_14" MODULE="DW_conv_1_2_14_1" LOOP="Out_Row_Kernel_Row_Kernel_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln17_fu_103_p2" SOURCE="kernel_stage0.cpp:17" VARIABLE="icmp_ln17" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_109_p2" SOURCE="kernel_stage0.cpp:17" VARIABLE="add_ln17" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_619_p2" SOURCE="Pointwise_conv.cpp:25" VARIABLE="icmp_ln25" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_625_p2" SOURCE="Pointwise_conv.cpp:25" VARIABLE="add_ln25" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_162_fu_655_p2" SOURCE="Pointwise_conv.cpp:25" VARIABLE="empty_162" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_665_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_685_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_2" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_1" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_1" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_700_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_3" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_2" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_2" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_4_fu_715_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_4" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_3" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_3" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_5_fu_730_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_5" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_4" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_4" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_6_fu_745_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_6" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_5" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_5" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_7_fu_760_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_7" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_6" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_6" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_8_fu_775_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_8" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_7" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_7" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_9_fu_790_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_9" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_8" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_8" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_10_fu_814_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_10" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_9" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_9" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_11_fu_838_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_11" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_s" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_s" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_12_fu_866_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_12" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_10" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_10" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_13_fu_890_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_13" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_11" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_11" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_14_fu_914_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_14" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_12" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_12" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_15_fu_938_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_15" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_13" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_13" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_16_fu_962_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_16" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_14" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_14" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_17_fu_986_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_17" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_15" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_15" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_18_fu_1010_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_18" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_16" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_16" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_19_fu_1034_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_19" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_17" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_17" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_20_fu_1058_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_20" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_18" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_18" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_21_fu_1082_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_21" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_19" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_19" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_22_fu_1106_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_22" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_20" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_20" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_23_fu_1130_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_23" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_21" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_21" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_24_fu_1145_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_24" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="Pointwise_conv.cpp:30" VARIABLE="mul_22" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add1_22" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_1181_p2" SOURCE="Pointwise_conv.cpp:33" VARIABLE="add_ln33" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U72" SOURCE="Pointwise_conv.cpp:33" VARIABLE="add" MODULE="Pointwise_conv_9_10_15_16_1" LOOP="Output_Channel" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_171_p2" SOURCE="ReLU.cpp:8" VARIABLE="add_ln8" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_7_1" LOOP="VITIS_LOOP_7_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln8_fu_252_p2" SOURCE="ReLU.cpp:8" VARIABLE="icmp_ln8" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_7_1" LOOP="VITIS_LOOP_7_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln8_1_fu_257_p2" SOURCE="ReLU.cpp:8" VARIABLE="icmp_ln8_1" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_7_1" LOOP="VITIS_LOOP_7_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln8_fu_262_p2" SOURCE="ReLU.cpp:8" VARIABLE="or_ln8" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_7_1" LOOP="VITIS_LOOP_7_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_1_no_dsp_1_U81" SOURCE="ReLU.cpp:8" VARIABLE="tmp_2" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_7_1" LOOP="VITIS_LOOP_7_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln8_fu_268_p2" SOURCE="ReLU.cpp:8" VARIABLE="and_ln8" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_7_1" LOOP="VITIS_LOOP_7_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_1_fu_197_p2" SOURCE="ReLU.cpp:8" VARIABLE="add_ln8_1" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_7_1" LOOP="VITIS_LOOP_7_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_fu_274_p3" SOURCE="ReLU.cpp:8" VARIABLE="select_ln8" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_7_1" LOOP="VITIS_LOOP_7_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_223_p2" SOURCE="ReLU.cpp:7" VARIABLE="add_ln7" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_7_1" LOOP="VITIS_LOOP_7_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln34_fu_130_p2" SOURCE="kernel_stage0.cpp:34" VARIABLE="icmp_ln34" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_34_2" LOOP="VITIS_LOOP_34_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_136_p2" SOURCE="kernel_stage0.cpp:34" VARIABLE="add_ln34" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_34_2" LOOP="VITIS_LOOP_34_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln39_fu_153_p2" SOURCE="kernel_stage0.cpp:39" VARIABLE="xor_ln39" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_34_2" LOOP="VITIS_LOOP_34_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U88" SOURCE="kernel_stage0.cpp:39" VARIABLE="conv_i" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_34_2" LOOP="VITIS_LOOP_34_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dexp" ID="" IMPL="fulldsp" LATENCY="5" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_6_full_dsp_1_U91" SOURCE="kernel_stage0.cpp:39" VARIABLE="tmp" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_34_2" LOOP="VITIS_LOOP_34_2" BUNDLEDNAME="" DSP="26" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_2_full_dsp_1_U89" SOURCE="kernel_stage0.cpp:39" VARIABLE="add33_i" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_34_2" LOOP="VITIS_LOOP_34_2" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ddiv" ID="" IMPL="fabric" LATENCY="8" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_9_no_dsp_1_U90" SOURCE="kernel_stage0.cpp:39" VARIABLE="div_i1" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_34_2" LOOP="VITIS_LOOP_34_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptrunc" ID="" IMPL="auto" LATENCY="0" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_1_no_dsp_1_U87" SOURCE="kernel_stage0.cpp:39" VARIABLE="conv34_i" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_34_2" LOOP="VITIS_LOOP_34_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln56_fu_121_p2" SOURCE="kernel_stage0.cpp:56" VARIABLE="icmp_ln56" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4" LOOP="VITIS_LOOP_56_3_VITIS_LOOP_57_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_127_p2" SOURCE="kernel_stage0.cpp:56" VARIABLE="add_ln56" MODULE="kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4" LOOP="VITIS_LOOP_56_3_VITIS_LOOP_57_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_fu_656_p2" SOURCE="Pointwise_conv.cpp:19" VARIABLE="empty" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_666_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln19_fu_672_p2" SOURCE="Pointwise_conv.cpp:19" VARIABLE="icmp_ln19" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_678_p2" SOURCE="Pointwise_conv.cpp:19" VARIABLE="add_ln19" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln22_fu_690_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="icmp_ln22" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_fu_696_p3" SOURCE="Pointwise_conv.cpp:19" VARIABLE="select_ln19" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_fu_704_p2" SOURCE="Pointwise_conv.cpp:19" VARIABLE="or_ln19" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_710_p2" SOURCE="Pointwise_conv.cpp:19" VARIABLE="add_ln19_1" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_mid1_fu_740_p2" SOURCE="Pointwise_conv.cpp:19" VARIABLE="p_mid1" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_1_fu_746_p3" SOURCE="Pointwise_conv.cpp:19" VARIABLE="select_ln19_1" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_2_fu_754_p3" SOURCE="Pointwise_conv.cpp:19" VARIABLE="select_ln19_2" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln19_fu_762_p2" SOURCE="Pointwise_conv.cpp:19" VARIABLE="xor_ln19" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_768_p2" SOURCE="Pointwise_conv.cpp:25" VARIABLE="icmp_ln25" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_fu_774_p2" SOURCE="Pointwise_conv.cpp:19" VARIABLE="and_ln19" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_3_fu_780_p3" SOURCE="Pointwise_conv.cpp:19" VARIABLE="select_ln19_3" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_788_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln22_fu_794_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="or_ln22" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln22_1_fu_800_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="or_ln22_1" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_fu_806_p3" SOURCE="Pointwise_conv.cpp:22" VARIABLE="select_ln22" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_1_fu_814_p3" SOURCE="Pointwise_conv.cpp:22" VARIABLE="select_ln22_1" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_826_p2" SOURCE="Pointwise_conv.cpp:30" VARIABLE="add_ln30_1" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_2_fu_832_p3" SOURCE="Pointwise_conv.cpp:22" VARIABLE="select_ln22_2" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_852_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_1" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_2_fu_935_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_2" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_3_fu_952_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_3" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_4_fu_983_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_4" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_5_fu_1001_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_5" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_6_fu_1029_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_6" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_7_fu_1046_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_7" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_8_fu_1113_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_8" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_9_fu_1130_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_9" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_10_fu_1158_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_10" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_11_fu_1176_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_11" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_12_fu_1201_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_12" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_13_fu_1218_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_13" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_14_fu_1243_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_14" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_15_fu_1260_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_15" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_16_fu_1285_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_16" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_17_fu_1302_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_17" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_18_fu_1327_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_18" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_19_fu_1344_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_19" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_20_fu_1381_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_20" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_21_fu_1399_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_21" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_22_fu_1433_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_22" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_23_fu_1450_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_23" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_24_fu_1484_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_24" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_25_fu_1501_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_25" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_26_fu_1539_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_26" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_27_fu_1556_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_27" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_28_fu_1590_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_28" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_29_fu_1607_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_29" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_30_fu_1641_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_30" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_31_fu_1658_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_31" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_32_fu_1692_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_32" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_33_fu_1709_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_33" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_34_fu_1743_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_34" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_35_fu_1764_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_35" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_36_fu_1798_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_36" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_37_fu_1819_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_37" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_38_fu_1853_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_38" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_39_fu_1874_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_39" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_40_fu_1911_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_40" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_41_fu_1929_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_41" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_42_fu_1963_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_42" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_43_fu_1980_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_43" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_44_fu_2014_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_44" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_45_fu_2031_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_45" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_46_fu_2050_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_46" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_47_fu_2067_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_47" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_14ns_15s_20_4_1_U105" SOURCE="Pointwise_conv.cpp:22" VARIABLE="empty_59" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op zext" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_5ns_14ns_15s_20_4_1_U105" SOURCE="Pointwise_conv.cpp:22" VARIABLE="p_cast6" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_14ns_15s_20_4_1_U105" SOURCE="Pointwise_conv.cpp:19" VARIABLE="tmp1" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_1065_p2" SOURCE="Pointwise_conv.cpp:19" VARIABLE="empty_60" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_1082_p2" SOURCE="Pointwise_conv.cpp:19" VARIABLE="empty_61" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_884_p2" SOURCE="Pointwise_conv.cpp:25" VARIABLE="add_ln25" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_48_fu_890_p2" SOURCE="Pointwise_conv.cpp:22" VARIABLE="add_ln22_48" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln22_3_fu_896_p3" SOURCE="Pointwise_conv.cpp:22" VARIABLE="select_ln22_3" MODULE="kernel_stage0_Pipeline_Output_Channel" LOOP="Out_Row_Out_Column_Output_Channel" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op adapter" ID="" IMPL="s_axilite" LATENCY="0" OPTYPE="adapter" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="" VARIABLE="X_data_read" MODULE="kernel_stage0" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_fu_638_p2" SOURCE="kernel_stage0.cpp:15" VARIABLE="icmp_ln15" MODULE="kernel_stage0" LOOP="VITIS_LOOP_15_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_644_p2" SOURCE="kernel_stage0.cpp:15" VARIABLE="add_ln15" MODULE="kernel_stage0" LOOP="VITIS_LOOP_15_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fdiv" ID="" IMPL="fabric" LATENCY="4" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_5_no_dsp_1_U113" SOURCE="kernel_stage0.cpp:22" VARIABLE="div_i" MODULE="kernel_stage0" LOOP="VITIS_LOOP_15_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_fu_729_p2" SOURCE="kernel_stage0.cpp:54" VARIABLE="icmp_ln54" MODULE="kernel_stage0" LOOP="VITIS_LOOP_54_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_735_p2" SOURCE="kernel_stage0.cpp:54" VARIABLE="add_ln54" MODULE="kernel_stage0" LOOP="VITIS_LOOP_54_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="kernel_stage0" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="kernel_stage0" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="kernel_stage0" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="kernel_stage0" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem2_m_axi_U" SOURCE="" VARIABLE="" MODULE="kernel_stage0" LOOP="" BUNDLEDNAME="gmem2" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem3_m_axi_U" SOURCE="" VARIABLE="" MODULE="kernel_stage0" LOOP="" BUNDLEDNAME="gmem3" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
