library ieee;
use ieee.std_logic_1164.all;

package components is

component regN is
	generic(N: integer:= 6);
	port(
		clock: in std_logic;
		D: in std_logic_vector(N-1 downto 0);
		Q: out std_logic_vector(N-1 downto 0)
		);
end component;

component tristateN is
	generic(N: integer:= 6);
	port(
		enable: in std_logic;
		input: in std_logic_vector((N-1) downto 0);
		output: out std_logic_vector((N-1) downto 0)
		);
end component;
end components;