INFO-FLOW: Workspace C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1 opened at Sun Oct 18 11:14:58 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.105 sec.
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.151 sec.
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.155 sec.
Command     ap_source done; 0.155 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.336 sec.
Execute   set_part xc7z020clg484-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   source ./lenet5_hls/solution1/directives.tcl 
Execute     set_directive_unroll conv1/conv1_label0 
INFO-FLOW: Setting directive 'UNROLL' 
Execute     set_directive_interface -mode m_axi -depth 32 -bundle data conv_top FM_DDR_BUFF1 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredFM_DDR_BUFF1 bundle=data 
Execute     set_directive_interface -mode m_axi -depth 32 -bundle data conv_top FM_DDR_BUFF2 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredFM_DDR_BUFF1 bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredFM_DDR_BUFF2 bundle=data 
Execute     set_directive_interface -mode m_axi -depth 32 -bundle data conv_top WEIGHT 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredFM_DDR_BUFF1 bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredFM_DDR_BUFF2 bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredWEIGHT bundle=data 
Execute     set_directive_interface -mode m_axi -depth 32 -bundle data conv_top BIAS 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredFM_DDR_BUFF1 bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredFM_DDR_BUFF2 bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredWEIGHT bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredBIAS bundle=data 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../2C_prj/lenet5/conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../2C_prj/lenet5/conv.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted ../2C_prj/lenet5/conv.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "E:/program_files/xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "../2C_prj/lenet5/conv.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/program_files/xilinx/Vivado/2018.3/common/technology/autopilot" -I "E:/program_files/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp" 
INFO-FLOW: exec E:/program_files/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/program_files/xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E ../2C_prj/lenet5/conv.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/program_files/xilinx/Vivado/2018.3/common/technology/autopilot -I E:/program_files/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp
Command       clang done; 1.068 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 
INFO-FLOW: exec E:/program_files/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "E:/program_files/xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/program_files/xilinx/Vivado/2018.3/common/technology/autopilot" -I "E:/program_files/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp"  -o "C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec E:/program_files/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/program_files/xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/program_files/xilinx/Vivado/2018.3/common/technology/autopilot -I E:/program_files/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/useless.bc
Command       clang done; 1.193 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredFM_DDR_BUFF1 bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredFM_DDR_BUFF2 bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredWEIGHT bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredBIAS bundle=data 
INFO-FLOW: Setting directive 'UNROLL' 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredFM_DDR_BUFF1 bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredFM_DDR_BUFF2 bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredWEIGHT bundle=data 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredBIAS bundle=data 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/program_files/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/program_files/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.113 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/program_files/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.diag.yml C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.out.log 2> C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.err.log 
Command       ap_eval done; 0.152 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr E:/program_files/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.out.log 2> C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr E:/program_files/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.out.log 2> C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.err.log 
Command         ap_eval done; 0.435 sec.
Command       tidy_31 done; 0.539 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec E:/program_files/xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.118 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain E:/program_files/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "E:/program_files/xilinx/Vivado/2018.3/common/technology/autopilot" -I "E:/program_files/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.bc" 
INFO-FLOW: exec E:/program_files/xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain E:/program_files/xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/program_files/xilinx/Vivado/2018.3/common/technology/autopilot -I E:/program_files/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.bc
Command       clang done; 1.276 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv.g.bc -hls-opt -except-internalize conv_top -LE:/program_files/xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.272 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.711 ; gain = 17.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 102.711 ; gain = 17.707
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.pp.bc -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LE:/program_files/xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.739 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.g.0.bc -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.379 ; gain = 19.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.g.1.bc -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 105.090 ; gain = 20.086
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.g.1.bc to C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.o.1.bc -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.627 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.264 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 127.469 ; gain = 42.465
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.o.2.bc -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-803] Cannot bundle argument 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:30:1) to m_axi port 'data' since its offset mode is off.
WARNING: [XFORM 203-803] Cannot bundle argument 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:30:1) to m_axi port 'data' since its offset mode is off.
WARNING: [XFORM 203-803] Cannot bundle argument 'WEIGHT' (../2C_prj/lenet5/conv.cpp:30:1) to m_axi port 'data' since its offset mode is off.
WARNING: [XFORM 203-803] Cannot bundle argument 'BIAS' (../2C_prj/lenet5/conv.cpp:30:1) to m_axi port 'data' since its offset mode is off.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1176 on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:79:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'BIAS' (../2C_prj/lenet5/conv.cpp:78:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2400 on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:80:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 400 on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:115:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:39:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 150 on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:40:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 6 on port 'BIAS' (../2C_prj/lenet5/conv.cpp:38:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 1176 on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:73:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 13.62 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 144.500 ; gain = 59.496
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 15.463 sec.
Command     elaborate done; 21.593 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv_top' ...
Execute       ap_set_top_model conv_top 
Execute       get_model_list conv_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model conv_top 
Execute       preproc_iomode -model conv2 
Execute       preproc_iomode -model conv1 
Execute       get_model_list conv_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv1 conv2 conv_top
INFO-FLOW: Configuring Module : conv1 ...
Execute       set_default_model conv1 
Execute       apply_spec_resource_limit conv1 
INFO-FLOW: Configuring Module : conv2 ...
Execute       set_default_model conv2 
Execute       apply_spec_resource_limit conv2 
INFO-FLOW: Configuring Module : conv_top ...
Execute       set_default_model conv_top 
Execute       apply_spec_resource_limit conv_top 
INFO-FLOW: Model list for preprocess: conv1 conv2 conv_top
INFO-FLOW: Preprocessing Module: conv1 ...
Execute       set_default_model conv1 
Execute       cdfg_preprocess -model conv1 
Execute       rtl_gen_preprocess conv1 
INFO-FLOW: Preprocessing Module: conv2 ...
Execute       set_default_model conv2 
Execute       cdfg_preprocess -model conv2 
Execute       rtl_gen_preprocess conv2 
INFO-FLOW: Preprocessing Module: conv_top ...
Execute       set_default_model conv_top 
Execute       cdfg_preprocess -model conv_top 
Execute       rtl_gen_preprocess conv_top 
INFO-FLOW: Model list for synthesis: conv1 conv2 conv_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1 
Execute       schedule -model conv1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.B_CONV1.gep.BIAS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.pic_in.gep.FM_DDR_BUFF1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.W_CONV1.gep.WEIGHT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.FM_DDR_BUFF2.conv_out1.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.591 sec.
INFO: [HLS 200-111]  Elapsed time: 23.753 seconds; current allocated memory: 103.519 MB.
Execute       report -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv1.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 4 loops out of a total 15 loops have been pipelined in this design.
Command       report done; 0.509 sec.
Execute       db_write -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv1.sched.adb -f 
INFO-FLOW: Finish scheduling conv1.
Execute       set_default_model conv1 
Execute       bind -model conv1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.344 sec.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 104.833 MB.
Execute       report -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv1.verbose.bind.rpt -verbose -f 
Command       report done; 0.774 sec.
Execute       db_write -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv1.bind.adb -f 
INFO-FLOW: Finish binding conv1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2 
Execute       schedule -model conv2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.B_CONV2.gep.BIAS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv_out1.gep.FM_DDR_BUFF2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.W_CONV2.gep.WEIGHT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.FM_DDR_BUFF1.conv_out2.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.537 sec.
INFO: [HLS 200-111]  Elapsed time: 1.423 seconds; current allocated memory: 105.763 MB.
Execute       report -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv2.verbose.sched.rpt -verbose -f 
Command       report done; 0.457 sec.
Execute       db_write -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv2.sched.adb -f 
INFO-FLOW: Finish scheduling conv2.
Execute       set_default_model conv2 
Execute       bind -model conv2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.324 sec.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 106.910 MB.
Execute       report -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv2.verbose.bind.rpt -verbose -f 
Command       report done; 0.556 sec.
Execute       db_write -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv2.bind.adb -f 
INFO-FLOW: Finish binding conv2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_top 
Execute       schedule -model conv_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 107.020 MB.
Execute       report -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.sched.adb -f 
INFO-FLOW: Finish scheduling conv_top.
Execute       set_default_model conv_top 
Execute       bind -model conv_top 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=conv_top
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.895 sec.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 107.202 MB.
Execute       report -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.verbose.bind.rpt -verbose -f 
Command       report done; 0.678 sec.
Execute       db_write -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.bind.adb -f 
INFO-FLOW: Finish binding conv_top.
Execute       get_model_list conv_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv1 
Execute       rtl_gen_preprocess conv2 
Execute       rtl_gen_preprocess conv_top 
INFO-FLOW: Model list for RTL generation: conv1 conv2 conv_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv1 -vendor xilinx -mg_file C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_top_fadd_32ns_32ns_32_5_full_dsp_1' to 'conv_top_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_top_fmul_32ns_32ns_32_4_max_dsp_1' to 'conv_top_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_top_fcmp_32ns_32ns_1_1_1' to 'conv_top_fcmp_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_top_urem_5ns_4ns_5_9_1' to 'conv_top_urem_5nseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_top_fcmp_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_top_urem_5nseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
Command       create_rtl_model done; 0.167 sec.
INFO: [HLS 200-111]  Elapsed time: 0.898 seconds; current allocated memory: 110.013 MB.
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/systemc/conv1 -synmodules conv1 conv2 conv_top 
Execute       gen_rtl conv1 -style xilinx -f -lang vhdl -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/vhdl/conv1 
Execute       gen_rtl conv1 -style xilinx -f -lang vlog -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/verilog/conv1 
Execute       gen_tb_info conv1 -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv1 -p C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db 
Command       gen_tb_info done; 0.181 sec.
Execute       report -model conv1 -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/report/conv1_csynth.rpt -f 
Command       report done; 0.19 sec.
Execute       report -model conv1 -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/report/conv1_csynth.xml -f -x 
Command       report done; 0.223 sec.
Execute       report -model conv1 -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv1.verbose.rpt -verbose -f 
Command       report done; 0.909 sec.
Execute       db_write -model conv1 -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv1.adb -f 
Command       db_write done; 0.291 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv2 -vendor xilinx -mg_file C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'conv_top_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_top_fcmp_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_top_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
Command       create_rtl_model done; 0.182 sec.
INFO: [HLS 200-111]  Elapsed time: 3.814 seconds; current allocated memory: 113.063 MB.
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/systemc/conv2 -synmodules conv1 conv2 conv_top 
Execute       gen_rtl conv2 -style xilinx -f -lang vhdl -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/vhdl/conv2 
Execute       gen_rtl conv2 -style xilinx -f -lang vlog -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/verilog/conv2 
Execute       gen_tb_info conv2 -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv2 -p C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db 
Command       gen_tb_info done; 0.163 sec.
Execute       report -model conv2 -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/report/conv2_csynth.rpt -f 
Command       report done; 0.163 sec.
Execute       report -model conv2 -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/report/conv2_csynth.xml -f -x 
Command       report done; 0.159 sec.
Execute       report -model conv2 -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv2.verbose.rpt -verbose -f 
Command       report done; 0.814 sec.
Execute       db_write -model conv2 -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv2.adb -f 
Command       db_write done; 0.318 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model conv_top -vendor xilinx -mg_file C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_top/data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_top/data1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_top/data2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_top/data3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_top'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 3.404 seconds; current allocated memory: 115.944 MB.
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/systemc/conv_top -synmodules conv1 conv2 conv_top 
Execute       gen_rtl conv_top -istop -style xilinx -f -lang vhdl -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/vhdl/conv_top 
Command       gen_rtl done; 0.161 sec.
Execute       gen_rtl conv_top -istop -style xilinx -f -lang vlog -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/verilog/conv_top 
Execute       export_constraint_db -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.constraint.tcl -f -tool general 
Execute       report -model conv_top -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.design.xml -verbose -f -dv 
Command       report done; 0.783 sec.
Execute       report -model conv_top -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info conv_top -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top -p C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db 
Execute       report -model conv_top -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/report/conv_top_csynth.rpt -f 
Execute       report -model conv_top -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/syn/report/conv_top_csynth.xml -f -x 
Execute       report -model conv_top -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.verbose.rpt -verbose -f 
Command       report done; 0.718 sec.
Execute       db_write -model conv_top -o C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.adb -f 
Execute       sc_get_clocks conv_top 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain conv_top 
INFO-FLOW: Model list for RTL component generation: conv1 conv2 conv_top
INFO-FLOW: Handling components in module [conv1] ... 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO-FLOW: Found component conv_top_fadd_32nbkb.
INFO-FLOW: Append model conv_top_fadd_32nbkb
INFO-FLOW: Found component conv_top_fmul_32ncud.
INFO-FLOW: Append model conv_top_fmul_32ncud
INFO-FLOW: Found component conv_top_fcmp_32ndEe.
INFO-FLOW: Append model conv_top_fcmp_32ndEe
INFO-FLOW: Found component conv_top_urem_5nseOg.
INFO-FLOW: Append model conv_top_urem_5nseOg
INFO-FLOW: Found component conv1_B_CONV1.
INFO-FLOW: Append model conv1_B_CONV1
INFO-FLOW: Found component conv1_pic_in.
INFO-FLOW: Append model conv1_pic_in
INFO-FLOW: Found component conv1_W_CONV1.
INFO-FLOW: Append model conv1_W_CONV1
INFO-FLOW: Found component conv1_conv1_buff.
INFO-FLOW: Append model conv1_conv1_buff
INFO-FLOW: Handling components in module [conv2] ... 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv2.compgen.tcl 
INFO-FLOW: Found component conv2_B_CONV2.
INFO-FLOW: Append model conv2_B_CONV2
INFO-FLOW: Found component conv2_W_CONV2.
INFO-FLOW: Append model conv2_W_CONV2
INFO-FLOW: Found component conv2_conv2_buff.
INFO-FLOW: Append model conv2_conv2_buff
INFO-FLOW: Found component conv2_conv_out2.
INFO-FLOW: Append model conv2_conv_out2
INFO-FLOW: Handling components in module [conv_top] ... 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.compgen.tcl 
INFO-FLOW: Found component conv_top_conv_out1.
INFO-FLOW: Append model conv_top_conv_out1
INFO-FLOW: Found component conv_top_data_m_axi.
INFO-FLOW: Append model conv_top_data_m_axi
INFO-FLOW: Found component conv_top_data1_m_axi.
INFO-FLOW: Append model conv_top_data1_m_axi
INFO-FLOW: Found component conv_top_data2_m_axi.
INFO-FLOW: Append model conv_top_data2_m_axi
INFO-FLOW: Found component conv_top_data3_m_axi.
INFO-FLOW: Append model conv_top_data3_m_axi
INFO-FLOW: Append model conv1
INFO-FLOW: Append model conv2
INFO-FLOW: Append model conv_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv_top_fadd_32nbkb conv_top_fmul_32ncud conv_top_fcmp_32ndEe conv_top_urem_5nseOg conv1_B_CONV1 conv1_pic_in conv1_W_CONV1 conv1_conv1_buff conv2_B_CONV2 conv2_W_CONV2 conv2_conv2_buff conv2_conv_out2 conv_top_conv_out1 conv_top_data_m_axi conv_top_data1_m_axi conv_top_data2_m_axi conv_top_data3_m_axi conv1 conv2 conv_top
INFO-FLOW: To file: write model conv_top_fadd_32nbkb
INFO-FLOW: To file: write model conv_top_fmul_32ncud
INFO-FLOW: To file: write model conv_top_fcmp_32ndEe
INFO-FLOW: To file: write model conv_top_urem_5nseOg
INFO-FLOW: To file: write model conv1_B_CONV1
INFO-FLOW: To file: write model conv1_pic_in
INFO-FLOW: To file: write model conv1_W_CONV1
INFO-FLOW: To file: write model conv1_conv1_buff
INFO-FLOW: To file: write model conv2_B_CONV2
INFO-FLOW: To file: write model conv2_W_CONV2
INFO-FLOW: To file: write model conv2_conv2_buff
INFO-FLOW: To file: write model conv2_conv_out2
INFO-FLOW: To file: write model conv_top_conv_out1
INFO-FLOW: To file: write model conv_top_data_m_axi
INFO-FLOW: To file: write model conv_top_data1_m_axi
INFO-FLOW: To file: write model conv_top_data2_m_axi
INFO-FLOW: To file: write model conv_top_data3_m_axi
INFO-FLOW: To file: write model conv1
INFO-FLOW: To file: write model conv2
INFO-FLOW: To file: write model conv_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.145 sec.
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.148 sec.
Command       ap_source done; 0.149 sec.
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv1.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'conv_top_urem_5nseOg_div'
INFO: [RTMG 210-278] Implementing memory 'conv1_B_CONV1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conv1_pic_in_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conv1_W_CONV1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conv1_conv1_buff_ram (RAM)' using block RAMs with power-on initialization.
Command       ap_source done; 0.56 sec.
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'conv2_B_CONV2_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conv2_W_CONV2_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conv2_conv2_buff_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'conv2_conv_out2_ram (RAM)' using block RAMs with power-on initialization.
Command       ap_source done; 0.244 sec.
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'conv_top_conv_out1_ram (RAM)' using block RAMs with power-on initialization.
Command       ap_source done; 0.263 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.206 sec.
Execute             source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.261 sec.
Execute           source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.265 sec.
Command       ap_source done; 0.266 sec.
Execute       source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source E:/program_files/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=conv_top xml_exists=0
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.rtl_wrap.cfg.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.rtl_wrap.cfg.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.rtl_wrap.cfg.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.tbgen.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv1.compgen.tcl 
Command       ap_source done; 0.236 sec.
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv2.compgen.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv1.compgen.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv2.compgen.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv1.compgen.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv2.compgen.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.compgen.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.constraint.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=2
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=20 #gSsdmPorts=2
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.tbgen.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.tbgen.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.tbgen.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.tbgen.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.tbgen.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/conv_top.constraint.tcl 
Execute       sc_get_clocks conv_top 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/impl/misc/conv_top_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/impl/misc/conv_top_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/impl/misc/conv_top_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/T/Desktop/lenet5/3hls_prj/lenet5_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 180.563 ; gain = 95.559
INFO: [SYSC 207-301] Generating SystemC RTL for conv_top.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_top.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_top.
Command     autosyn done; 21.126 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 42.771 sec.
Command ap_source done; 43.275 sec.
Execute cleanup_all 
