// Seed: 2309130113
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7,
    output wand id_8,
    output wand id_9,
    input uwire id_10,
    input wire id_11,
    output wor id_12,
    input tri1 id_13,
    input supply0 id_14,
    output tri1 id_15,
    output tri id_16,
    input wand id_17,
    input tri id_18,
    input supply1 id_19,
    input tri id_20,
    input tri id_21,
    input uwire id_22,
    input supply1 id_23,
    input supply1 id_24,
    input tri1 id_25,
    input tri id_26
);
  supply0 id_28 = 1 & id_6 == id_4 <= 1;
endmodule
module module_1 (
    input  wand id_0,
    output wand id_1,
    input  tri0 id_2
);
  assign id_1 = id_2;
  assign id_1 = id_0;
  module_0(
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0
  );
endmodule
