/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* CS */
.set CS__0__DM__MASK, 0x7000
.set CS__0__DM__SHIFT, 12
.set CS__0__DR, CYREG_PRT0_DR
.set CS__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CS__0__HSIOM_MASK, 0x000F0000
.set CS__0__HSIOM_SHIFT, 16
.set CS__0__INTCFG, CYREG_PRT0_INTCFG
.set CS__0__INTSTAT, CYREG_PRT0_INTSTAT
.set CS__0__MASK, 0x10
.set CS__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set CS__0__OUT_SEL_SHIFT, 8
.set CS__0__OUT_SEL_VAL, 2
.set CS__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CS__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CS__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CS__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CS__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CS__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CS__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CS__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CS__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CS__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CS__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CS__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CS__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CS__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CS__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CS__0__PC, CYREG_PRT0_PC
.set CS__0__PC2, CYREG_PRT0_PC2
.set CS__0__PORT, 0
.set CS__0__PS, CYREG_PRT0_PS
.set CS__0__SHIFT, 4
.set CS__DR, CYREG_PRT0_DR
.set CS__INTCFG, CYREG_PRT0_INTCFG
.set CS__INTSTAT, CYREG_PRT0_INTSTAT
.set CS__MASK, 0x10
.set CS__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CS__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CS__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CS__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CS__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CS__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CS__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CS__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CS__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CS__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CS__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CS__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CS__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CS__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CS__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CS__PC, CYREG_PRT0_PC
.set CS__PC2, CYREG_PRT0_PC2
.set CS__PORT, 0
.set CS__PS, CYREG_PRT0_PS
.set CS__SHIFT, 4

/* D_C */
.set D_C__0__DM__MASK, 0x38000
.set D_C__0__DM__SHIFT, 15
.set D_C__0__DR, CYREG_PRT0_DR
.set D_C__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set D_C__0__HSIOM_MASK, 0x00F00000
.set D_C__0__HSIOM_SHIFT, 20
.set D_C__0__INTCFG, CYREG_PRT0_INTCFG
.set D_C__0__INTSTAT, CYREG_PRT0_INTSTAT
.set D_C__0__MASK, 0x20
.set D_C__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D_C__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D_C__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D_C__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D_C__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D_C__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D_C__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D_C__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D_C__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D_C__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D_C__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D_C__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D_C__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D_C__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D_C__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D_C__0__PC, CYREG_PRT0_PC
.set D_C__0__PC2, CYREG_PRT0_PC2
.set D_C__0__PORT, 0
.set D_C__0__PS, CYREG_PRT0_PS
.set D_C__0__SHIFT, 5
.set D_C__DR, CYREG_PRT0_DR
.set D_C__INTCFG, CYREG_PRT0_INTCFG
.set D_C__INTSTAT, CYREG_PRT0_INTSTAT
.set D_C__MASK, 0x20
.set D_C__PA__CFG0, CYREG_UDB_PA0_CFG0
.set D_C__PA__CFG1, CYREG_UDB_PA0_CFG1
.set D_C__PA__CFG10, CYREG_UDB_PA0_CFG10
.set D_C__PA__CFG11, CYREG_UDB_PA0_CFG11
.set D_C__PA__CFG12, CYREG_UDB_PA0_CFG12
.set D_C__PA__CFG13, CYREG_UDB_PA0_CFG13
.set D_C__PA__CFG14, CYREG_UDB_PA0_CFG14
.set D_C__PA__CFG2, CYREG_UDB_PA0_CFG2
.set D_C__PA__CFG3, CYREG_UDB_PA0_CFG3
.set D_C__PA__CFG4, CYREG_UDB_PA0_CFG4
.set D_C__PA__CFG5, CYREG_UDB_PA0_CFG5
.set D_C__PA__CFG6, CYREG_UDB_PA0_CFG6
.set D_C__PA__CFG7, CYREG_UDB_PA0_CFG7
.set D_C__PA__CFG8, CYREG_UDB_PA0_CFG8
.set D_C__PA__CFG9, CYREG_UDB_PA0_CFG9
.set D_C__PC, CYREG_PRT0_PC
.set D_C__PC2, CYREG_PRT0_PC2
.set D_C__PORT, 0
.set D_C__PS, CYREG_PRT0_PS
.set D_C__SHIFT, 5

/* LED */
.set LED__0__DM__MASK, 0x1C0
.set LED__0__DM__SHIFT, 6
.set LED__0__DR, CYREG_PRT1_DR
.set LED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED__0__HSIOM_MASK, 0x00000F00
.set LED__0__HSIOM_SHIFT, 8
.set LED__0__INTCFG, CYREG_PRT1_INTCFG
.set LED__0__INTSTAT, CYREG_PRT1_INTSTAT
.set LED__0__MASK, 0x04
.set LED__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set LED__0__OUT_SEL_SHIFT, 4
.set LED__0__OUT_SEL_VAL, 3
.set LED__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED__0__PC, CYREG_PRT1_PC
.set LED__0__PC2, CYREG_PRT1_PC2
.set LED__0__PORT, 1
.set LED__0__PS, CYREG_PRT1_PS
.set LED__0__SHIFT, 2
.set LED__DR, CYREG_PRT1_DR
.set LED__INTCFG, CYREG_PRT1_INTCFG
.set LED__INTSTAT, CYREG_PRT1_INTSTAT
.set LED__MASK, 0x04
.set LED__PA__CFG0, CYREG_UDB_PA1_CFG0
.set LED__PA__CFG1, CYREG_UDB_PA1_CFG1
.set LED__PA__CFG10, CYREG_UDB_PA1_CFG10
.set LED__PA__CFG11, CYREG_UDB_PA1_CFG11
.set LED__PA__CFG12, CYREG_UDB_PA1_CFG12
.set LED__PA__CFG13, CYREG_UDB_PA1_CFG13
.set LED__PA__CFG14, CYREG_UDB_PA1_CFG14
.set LED__PA__CFG2, CYREG_UDB_PA1_CFG2
.set LED__PA__CFG3, CYREG_UDB_PA1_CFG3
.set LED__PA__CFG4, CYREG_UDB_PA1_CFG4
.set LED__PA__CFG5, CYREG_UDB_PA1_CFG5
.set LED__PA__CFG6, CYREG_UDB_PA1_CFG6
.set LED__PA__CFG7, CYREG_UDB_PA1_CFG7
.set LED__PA__CFG8, CYREG_UDB_PA1_CFG8
.set LED__PA__CFG9, CYREG_UDB_PA1_CFG9
.set LED__PC, CYREG_PRT1_PC
.set LED__PC2, CYREG_PRT1_PC2
.set LED__PORT, 1
.set LED__PS, CYREG_PRT1_PS
.set LED__SHIFT, 2

/* PWM */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set PWM_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set PWM_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_00
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK_00
.set PWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set PWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST_00
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_UDB_W8_MSK_00
.set PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_00
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_UDB_W8_ST_00
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set PWM_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_UDB_W8_A0_00
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_UDB_W8_A1_00
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_UDB_W8_D0_00
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_UDB_W8_D1_00
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_UDB_W8_F0_00
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_UDB_W8_F1_00
.set PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00

/* SCK */
.set SCK__0__DM__MASK, 0xE00000
.set SCK__0__DM__SHIFT, 21
.set SCK__0__DR, CYREG_PRT0_DR
.set SCK__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SCK__0__HSIOM_MASK, 0xF0000000
.set SCK__0__HSIOM_SHIFT, 28
.set SCK__0__INTCFG, CYREG_PRT0_INTCFG
.set SCK__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SCK__0__MASK, 0x80
.set SCK__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set SCK__0__OUT_SEL_SHIFT, 14
.set SCK__0__OUT_SEL_VAL, 1
.set SCK__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCK__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCK__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCK__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCK__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCK__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCK__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCK__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCK__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCK__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCK__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCK__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCK__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCK__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCK__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCK__0__PC, CYREG_PRT0_PC
.set SCK__0__PC2, CYREG_PRT0_PC2
.set SCK__0__PORT, 0
.set SCK__0__PS, CYREG_PRT0_PS
.set SCK__0__SHIFT, 7
.set SCK__DR, CYREG_PRT0_DR
.set SCK__INTCFG, CYREG_PRT0_INTCFG
.set SCK__INTSTAT, CYREG_PRT0_INTSTAT
.set SCK__MASK, 0x80
.set SCK__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SCK__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SCK__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SCK__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SCK__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SCK__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SCK__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SCK__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SCK__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SCK__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SCK__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SCK__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SCK__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SCK__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SCK__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SCK__PC, CYREG_PRT0_PC
.set SCK__PC2, CYREG_PRT0_PC2
.set SCK__PORT, 0
.set SCK__PS, CYREG_PRT0_PS
.set SCK__SHIFT, 7

/* SDA */
.set SDA__0__DM__MASK, 0xE00000
.set SDA__0__DM__SHIFT, 21
.set SDA__0__DR, CYREG_PRT3_DR
.set SDA__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set SDA__0__HSIOM_MASK, 0xF0000000
.set SDA__0__HSIOM_SHIFT, 28
.set SDA__0__INTCFG, CYREG_PRT3_INTCFG
.set SDA__0__INTSTAT, CYREG_PRT3_INTSTAT
.set SDA__0__MASK, 0x80
.set SDA__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set SDA__0__OUT_SEL_SHIFT, 14
.set SDA__0__OUT_SEL_VAL, 3
.set SDA__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SDA__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SDA__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SDA__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SDA__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SDA__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SDA__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SDA__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SDA__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SDA__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SDA__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SDA__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SDA__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SDA__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SDA__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SDA__0__PC, CYREG_PRT3_PC
.set SDA__0__PC2, CYREG_PRT3_PC2
.set SDA__0__PORT, 3
.set SDA__0__PS, CYREG_PRT3_PS
.set SDA__0__SHIFT, 7
.set SDA__DR, CYREG_PRT3_DR
.set SDA__INTCFG, CYREG_PRT3_INTCFG
.set SDA__INTSTAT, CYREG_PRT3_INTSTAT
.set SDA__MASK, 0x80
.set SDA__PA__CFG0, CYREG_UDB_PA3_CFG0
.set SDA__PA__CFG1, CYREG_UDB_PA3_CFG1
.set SDA__PA__CFG10, CYREG_UDB_PA3_CFG10
.set SDA__PA__CFG11, CYREG_UDB_PA3_CFG11
.set SDA__PA__CFG12, CYREG_UDB_PA3_CFG12
.set SDA__PA__CFG13, CYREG_UDB_PA3_CFG13
.set SDA__PA__CFG14, CYREG_UDB_PA3_CFG14
.set SDA__PA__CFG2, CYREG_UDB_PA3_CFG2
.set SDA__PA__CFG3, CYREG_UDB_PA3_CFG3
.set SDA__PA__CFG4, CYREG_UDB_PA3_CFG4
.set SDA__PA__CFG5, CYREG_UDB_PA3_CFG5
.set SDA__PA__CFG6, CYREG_UDB_PA3_CFG6
.set SDA__PA__CFG7, CYREG_UDB_PA3_CFG7
.set SDA__PA__CFG8, CYREG_UDB_PA3_CFG8
.set SDA__PA__CFG9, CYREG_UDB_PA3_CFG9
.set SDA__PC, CYREG_PRT3_PC
.set SDA__PC2, CYREG_PRT3_PC2
.set SDA__PORT, 3
.set SDA__PS, CYREG_PRT3_PS
.set SDA__SHIFT, 7

/* rst */
.set rst__0__DM__MASK, 0x07
.set rst__0__DM__SHIFT, 0
.set rst__0__DR, CYREG_PRT0_DR
.set rst__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set rst__0__HSIOM_MASK, 0x0000000F
.set rst__0__HSIOM_SHIFT, 0
.set rst__0__INTCFG, CYREG_PRT0_INTCFG
.set rst__0__INTSTAT, CYREG_PRT0_INTSTAT
.set rst__0__MASK, 0x01
.set rst__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set rst__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set rst__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set rst__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set rst__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set rst__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set rst__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set rst__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set rst__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set rst__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set rst__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set rst__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set rst__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set rst__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set rst__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set rst__0__PC, CYREG_PRT0_PC
.set rst__0__PC2, CYREG_PRT0_PC2
.set rst__0__PORT, 0
.set rst__0__PS, CYREG_PRT0_PS
.set rst__0__SHIFT, 0
.set rst__DR, CYREG_PRT0_DR
.set rst__INTCFG, CYREG_PRT0_INTCFG
.set rst__INTSTAT, CYREG_PRT0_INTSTAT
.set rst__MASK, 0x01
.set rst__PA__CFG0, CYREG_UDB_PA0_CFG0
.set rst__PA__CFG1, CYREG_UDB_PA0_CFG1
.set rst__PA__CFG10, CYREG_UDB_PA0_CFG10
.set rst__PA__CFG11, CYREG_UDB_PA0_CFG11
.set rst__PA__CFG12, CYREG_UDB_PA0_CFG12
.set rst__PA__CFG13, CYREG_UDB_PA0_CFG13
.set rst__PA__CFG14, CYREG_UDB_PA0_CFG14
.set rst__PA__CFG2, CYREG_UDB_PA0_CFG2
.set rst__PA__CFG3, CYREG_UDB_PA0_CFG3
.set rst__PA__CFG4, CYREG_UDB_PA0_CFG4
.set rst__PA__CFG5, CYREG_UDB_PA0_CFG5
.set rst__PA__CFG6, CYREG_UDB_PA0_CFG6
.set rst__PA__CFG7, CYREG_UDB_PA0_CFG7
.set rst__PA__CFG8, CYREG_UDB_PA0_CFG8
.set rst__PA__CFG9, CYREG_UDB_PA0_CFG9
.set rst__PC, CYREG_PRT0_PC
.set rst__PC2, CYREG_PRT0_PC2
.set rst__PORT, 0
.set rst__PS, CYREG_PRT0_PS
.set rst__SHIFT, 0

/* SPIM */
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_UDB_W8_CTL_03
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_UDB_W8_MSK_03
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK_03
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_03
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_03
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST_03
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_UDB_W8_MSK_02
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_UDB_W8_ST_02
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_01
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_01
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_UDB_W8_MSK_01
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_01
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_UDB_W8_ST_01
.set SPIM_IntClock__DIVIDER_MASK, 0x0000FFFF
.set SPIM_IntClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set SPIM_IntClock__ENABLE_MASK, 0x80000000
.set SPIM_IntClock__MASK, 0x80000000
.set SPIM_IntClock__REGISTER, CYREG_CLK_DIVIDER_A00
.set SPIM_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SPIM_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SPIM_RxInternalInterrupt__INTC_MASK, 0x01
.set SPIM_RxInternalInterrupt__INTC_NUMBER, 0
.set SPIM_RxInternalInterrupt__INTC_PRIOR_MASK, 0xC0
.set SPIM_RxInternalInterrupt__INTC_PRIOR_NUM, 3
.set SPIM_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set SPIM_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SPIM_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set SPIM_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set SPIM_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set SPIM_TxInternalInterrupt__INTC_MASK, 0x04
.set SPIM_TxInternalInterrupt__INTC_NUMBER, 2
.set SPIM_TxInternalInterrupt__INTC_PRIOR_MASK, 0xC00000
.set SPIM_TxInternalInterrupt__INTC_PRIOR_NUM, 3
.set SPIM_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set SPIM_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_CM0_ISER
.set SPIM_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* ring */
.set ring__0__DM__MASK, 0x38
.set ring__0__DM__SHIFT, 3
.set ring__0__DR, CYREG_PRT1_DR
.set ring__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set ring__0__HSIOM_MASK, 0x000000F0
.set ring__0__HSIOM_SHIFT, 4
.set ring__0__INTCFG, CYREG_PRT1_INTCFG
.set ring__0__INTSTAT, CYREG_PRT1_INTSTAT
.set ring__0__MASK, 0x02
.set ring__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ring__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ring__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ring__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ring__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ring__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ring__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ring__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ring__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ring__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ring__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ring__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ring__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ring__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ring__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ring__0__PC, CYREG_PRT1_PC
.set ring__0__PC2, CYREG_PRT1_PC2
.set ring__0__PORT, 1
.set ring__0__PS, CYREG_PRT1_PS
.set ring__0__SHIFT, 1
.set ring__DR, CYREG_PRT1_DR
.set ring__INTCFG, CYREG_PRT1_INTCFG
.set ring__INTSTAT, CYREG_PRT1_INTSTAT
.set ring__MASK, 0x02
.set ring__PA__CFG0, CYREG_UDB_PA1_CFG0
.set ring__PA__CFG1, CYREG_UDB_PA1_CFG1
.set ring__PA__CFG10, CYREG_UDB_PA1_CFG10
.set ring__PA__CFG11, CYREG_UDB_PA1_CFG11
.set ring__PA__CFG12, CYREG_UDB_PA1_CFG12
.set ring__PA__CFG13, CYREG_UDB_PA1_CFG13
.set ring__PA__CFG14, CYREG_UDB_PA1_CFG14
.set ring__PA__CFG2, CYREG_UDB_PA1_CFG2
.set ring__PA__CFG3, CYREG_UDB_PA1_CFG3
.set ring__PA__CFG4, CYREG_UDB_PA1_CFG4
.set ring__PA__CFG5, CYREG_UDB_PA1_CFG5
.set ring__PA__CFG6, CYREG_UDB_PA1_CFG6
.set ring__PA__CFG7, CYREG_UDB_PA1_CFG7
.set ring__PA__CFG8, CYREG_UDB_PA1_CFG8
.set ring__PA__CFG9, CYREG_UDB_PA1_CFG9
.set ring__PC, CYREG_PRT1_PC
.set ring__PC2, CYREG_PRT1_PC2
.set ring__PORT, 1
.set ring__PS, CYREG_PRT1_PS
.set ring__SHIFT, 1

/* UART_1 */
.set UART_1_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_1_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_1_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_1_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_1_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_1_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_1_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_1_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_1_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_1_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_1_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_1_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_1_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_1_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_1_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_1_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_1_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_1_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_1_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_1_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_1_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_1_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_1_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_1_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_1_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_1_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_1_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_1_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_1_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_1_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_1_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_1_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_1_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_1_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_1_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_1_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_1_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_1_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_1_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_1_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_1_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_1_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_1_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_1_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_1_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_1_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_1_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_1_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_1_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_1_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_1_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_1_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_1_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_1_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_1_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_1_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_1_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_1_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_1_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_1_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_1_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_1_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_1_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_1_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_1_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_1_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_1_SCB__SS0_POSISTION, 0
.set UART_1_SCB__SS1_POSISTION, 1
.set UART_1_SCB__SS2_POSISTION, 2
.set UART_1_SCB__SS3_POSISTION, 3
.set UART_1_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_1_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_1_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_1_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_1_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_1_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_1_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_1_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_1_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set UART_1_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_1_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B00
.set UART_1_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_1_SCBCLK__MASK, 0x80000000
.set UART_1_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B00
.set UART_1_tx__0__DM__MASK, 0x38
.set UART_1_tx__0__DM__SHIFT, 3
.set UART_1_tx__0__DR, CYREG_PRT4_DR
.set UART_1_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_1_tx__0__HSIOM_GPIO, 0
.set UART_1_tx__0__HSIOM_I2C, 14
.set UART_1_tx__0__HSIOM_I2C_SDA, 14
.set UART_1_tx__0__HSIOM_MASK, 0x000000F0
.set UART_1_tx__0__HSIOM_SHIFT, 4
.set UART_1_tx__0__HSIOM_SPI, 15
.set UART_1_tx__0__HSIOM_SPI_MISO, 15
.set UART_1_tx__0__HSIOM_UART, 9
.set UART_1_tx__0__HSIOM_UART_TX, 9
.set UART_1_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_1_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_1_tx__0__MASK, 0x02
.set UART_1_tx__0__PC, CYREG_PRT4_PC
.set UART_1_tx__0__PC2, CYREG_PRT4_PC2
.set UART_1_tx__0__PORT, 4
.set UART_1_tx__0__PS, CYREG_PRT4_PS
.set UART_1_tx__0__SHIFT, 1
.set UART_1_tx__DR, CYREG_PRT4_DR
.set UART_1_tx__INTCFG, CYREG_PRT4_INTCFG
.set UART_1_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_1_tx__MASK, 0x02
.set UART_1_tx__PC, CYREG_PRT4_PC
.set UART_1_tx__PC2, CYREG_PRT4_PC2
.set UART_1_tx__PORT, 4
.set UART_1_tx__PS, CYREG_PRT4_PS
.set UART_1_tx__SHIFT, 1

/* Clock_1 */
.set Clock_1__DIVIDER_MASK, 0x0000FFFF
.set Clock_1__ENABLE, CYREG_CLK_DIVIDER_C00
.set Clock_1__ENABLE_MASK, 0x80000000
.set Clock_1__MASK, 0x80000000
.set Clock_1__REGISTER, CYREG_CLK_DIVIDER_C00

/* SW_Tx_UART_1 */
.set SW_Tx_UART_1_tx__0__DM__MASK, 0x38
.set SW_Tx_UART_1_tx__0__DM__SHIFT, 3
.set SW_Tx_UART_1_tx__0__DR, CYREG_PRT0_DR
.set SW_Tx_UART_1_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set SW_Tx_UART_1_tx__0__HSIOM_MASK, 0x000000F0
.set SW_Tx_UART_1_tx__0__HSIOM_SHIFT, 4
.set SW_Tx_UART_1_tx__0__INTCFG, CYREG_PRT0_INTCFG
.set SW_Tx_UART_1_tx__0__INTSTAT, CYREG_PRT0_INTSTAT
.set SW_Tx_UART_1_tx__0__MASK, 0x02
.set SW_Tx_UART_1_tx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW_Tx_UART_1_tx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW_Tx_UART_1_tx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW_Tx_UART_1_tx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW_Tx_UART_1_tx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW_Tx_UART_1_tx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW_Tx_UART_1_tx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW_Tx_UART_1_tx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW_Tx_UART_1_tx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW_Tx_UART_1_tx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW_Tx_UART_1_tx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW_Tx_UART_1_tx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW_Tx_UART_1_tx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW_Tx_UART_1_tx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW_Tx_UART_1_tx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW_Tx_UART_1_tx__0__PC, CYREG_PRT0_PC
.set SW_Tx_UART_1_tx__0__PC2, CYREG_PRT0_PC2
.set SW_Tx_UART_1_tx__0__PORT, 0
.set SW_Tx_UART_1_tx__0__PS, CYREG_PRT0_PS
.set SW_Tx_UART_1_tx__0__SHIFT, 1
.set SW_Tx_UART_1_tx__DR, CYREG_PRT0_DR
.set SW_Tx_UART_1_tx__INTCFG, CYREG_PRT0_INTCFG
.set SW_Tx_UART_1_tx__INTSTAT, CYREG_PRT0_INTSTAT
.set SW_Tx_UART_1_tx__MASK, 0x02
.set SW_Tx_UART_1_tx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set SW_Tx_UART_1_tx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set SW_Tx_UART_1_tx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set SW_Tx_UART_1_tx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set SW_Tx_UART_1_tx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set SW_Tx_UART_1_tx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set SW_Tx_UART_1_tx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set SW_Tx_UART_1_tx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set SW_Tx_UART_1_tx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set SW_Tx_UART_1_tx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set SW_Tx_UART_1_tx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set SW_Tx_UART_1_tx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set SW_Tx_UART_1_tx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set SW_Tx_UART_1_tx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set SW_Tx_UART_1_tx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set SW_Tx_UART_1_tx__PC, CYREG_PRT0_PC
.set SW_Tx_UART_1_tx__PC2, CYREG_PRT0_PC2
.set SW_Tx_UART_1_tx__PORT, 0
.set SW_Tx_UART_1_tx__PS, CYREG_PRT0_PS
.set SW_Tx_UART_1_tx__SHIFT, 1

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
