INFO: [VRFC 10-163] Analyzing VHDL file "D:/Proggetti Reti Logiche/10619348_RL_proj/10619348_RL_proj.srcs/sources_1/new/fsm_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_counter'
