# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do EXP5_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Digital_Experiment/EXP5/EXP5_1 {C:/Digital_Experiment/EXP5/EXP5_1/EXP5_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:50 on Sep 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Digital_Experiment/EXP5/EXP5_1" C:/Digital_Experiment/EXP5/EXP5_1/EXP5_1.v 
# -- Compiling module EXP5_1
# 
# Top level modules:
# 	EXP5_1
# End time: 18:49:50 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Digital_Experiment/EXP5/EXP5_1/simulation/modelsim {C:/Digital_Experiment/EXP5/EXP5_1/simulation/modelsim/EXP5_1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:50 on Sep 28,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Digital_Experiment/EXP5/EXP5_1/simulation/modelsim" C:/Digital_Experiment/EXP5/EXP5_1/simulation/modelsim/EXP5_1.vt 
# -- Compiling module EXP5_1_vlg_tst
# 
# Top level modules:
# 	EXP5_1_vlg_tst
# End time: 18:49:50 on Sep 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  EXP5_1_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" EXP5_1_vlg_tst 
# Start time: 18:49:51 on Sep 28,2020
# Loading work.EXP5_1_vlg_tst
# Loading work.EXP5_1
# ** Warning: (vsim-3017) C:/Digital_Experiment/EXP5/EXP5_1/simulation/modelsim/EXP5_1.vt(44): [TFMPC] - Too few port connections. Expected 11, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /EXP5_1_vlg_tst/i1 File: C:/Digital_Experiment/EXP5/EXP5_1/EXP5_1.v
# ** Warning: (vsim-3722) C:/Digital_Experiment/EXP5/EXP5_1/simulation/modelsim/EXP5_1.vt(44): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3722) C:/Digital_Experiment/EXP5/EXP5_1/simulation/modelsim/EXP5_1.vt(44): [TFMPC] - Missing connection for port 'pause'.
# ** Warning: (vsim-3722) C:/Digital_Experiment/EXP5/EXP5_1/simulation/modelsim/EXP5_1.vt(44): [TFMPC] - Missing connection for port 'start'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Break key hit
# Simulation stop requested.
# End time: 18:57:25 on Sep 28,2020, Elapsed time: 0:07:34
# Errors: 29, Warnings: 5
