

================================================================
== Vivado HLS Report for 'dct_read_data'
================================================================
* Date:           Mon Jun 13 12:21:53 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  130|  130|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |  128|  128|         3|          2|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 1.57ns
:0  br label %1


 <State 2>: 7.68ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r [1/1] 0.00ns
:1  %r = phi i4 [ 0, %0 ], [ %tmp_mid2_v_v, %.reset ]

ST_2: c [1/1] 0.00ns
:2  %c = phi i4 [ 0, %0 ], [ %c_2, %.reset ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_12 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: r_2 [1/1] 0.80ns
.reset:0  %r_2 = add i4 1, %r

ST_2: exitcond5 [1/1] 1.88ns
.reset:3  %exitcond5 = icmp eq i4 %c, -8

ST_2: c_mid2 [1/1] 1.37ns
.reset:4  %c_mid2 = select i1 %exitcond5, i4 0, i4 %c

ST_2: tmp_mid2_v_v [1/1] 1.37ns
.reset:5  %tmp_mid2_v_v = select i1 %exitcond5, i4 %r_2, i4 %r

ST_2: tmp [1/1] 0.00ns
.reset:6  %tmp = trunc i4 %tmp_mid2_v_v to i3

ST_2: tmp_mid2 [1/1] 0.00ns
.reset:7  %tmp_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_2: tmp_7_mid2 [1/1] 0.00ns
.reset:8  %tmp_7_mid2 = zext i4 %tmp_mid2_v_v to i64

ST_2: c_cast2 [1/1] 0.00ns
.reset:9  %c_cast2 = zext i4 %c_mid2 to i6

ST_2: tmp_9 [1/1] 1.72ns
.reset:13  %tmp_9 = add i6 %c_cast2, %tmp_mid2

ST_2: tmp_s [1/1] 0.00ns
.reset:14  %tmp_s = zext i6 %tmp_9 to i64

ST_2: input_addr [1/1] 0.00ns
.reset:15  %input_addr = getelementptr [64 x i16]* %input, i64 0, i64 %tmp_s

ST_2: input_load [2/2] 2.71ns
.reset:16  %input_load = load i16* %input_addr, align 2

ST_2: buf_addr [1/1] 0.00ns
.reset:17  %buf_addr = getelementptr [8 x i128]* %buf, i64 0, i64 %tmp_7_mid2

ST_2: tmp_4 [1/1] 0.00ns
.reset:19  %tmp_4 = trunc i4 %c_mid2 to i3

ST_2: c_2 [1/1] 0.80ns
.reset:46  %c_2 = add i4 1, %c_mid2


 <State 3>: 5.47ns
ST_3: input_load [1/2] 2.71ns
.reset:16  %input_load = load i16* %input_addr, align 2

ST_3: buf_load [2/2] 2.71ns
.reset:18  %buf_load = load i128* %buf_addr, align 8

ST_3: tmp_2 [1/1] 0.00ns
.reset:20  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %tmp_4, i4 0)

ST_3: tmp_3 [1/1] 0.00ns
.reset:21  %tmp_3 = or i7 %tmp_2, 15

ST_3: tmp_5 [1/1] 1.97ns
.reset:22  %tmp_5 = icmp ugt i7 %tmp_2, %tmp_3

ST_3: tmp_6 [1/1] 0.00ns
.reset:23  %tmp_6 = zext i7 %tmp_2 to i8

ST_3: tmp_8 [1/1] 0.00ns (grouped into LUT with out node tmp_18)
.reset:25  %tmp_8 = zext i16 %input_load to i128

ST_3: tmp_10 [1/1] 0.00ns (grouped into LUT with out node tmp_18)
.reset:26  %tmp_10 = xor i8 %tmp_6, 127

ST_3: tmp_13 [1/1] 0.00ns (grouped into LUT with out node tmp_18)
.reset:29  %tmp_13 = select i1 %tmp_5, i8 %tmp_10, i8 %tmp_6

ST_3: tmp_15 [1/1] 0.00ns (grouped into LUT with out node tmp_18)
.reset:31  %tmp_15 = zext i8 %tmp_13 to i128

ST_3: tmp_18 [1/1] 2.76ns (out node of the LUT)
.reset:34  %tmp_18 = shl i128 %tmp_8, %tmp_15


 <State 4>: 6.79ns
ST_4: stg_39 [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_Col_str)

ST_4: empty [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_4: stg_41 [1/1] 0.00ns
.reset:10  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

ST_4: tmp_1 [1/1] 0.00ns
.reset:11  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)

ST_4: stg_43 [1/1] 0.00ns
.reset:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: buf_load [1/2] 2.71ns
.reset:18  %buf_load = load i128* %buf_addr, align 8

ST_4: tmp_7 [1/1] 0.00ns
.reset:24  %tmp_7 = zext i7 %tmp_3 to i8

ST_4: tmp_11 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:27  %tmp_11 = select i1 %tmp_5, i8 %tmp_6, i8 %tmp_7

ST_4: tmp_12 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:28  %tmp_12 = select i1 %tmp_5, i8 %tmp_7, i8 %tmp_6

ST_4: tmp_14 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:30  %tmp_14 = xor i8 %tmp_11, 127

ST_4: tmp_16 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:32  %tmp_16 = zext i8 %tmp_12 to i128

ST_4: tmp_17 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:33  %tmp_17 = zext i8 %tmp_14 to i128

ST_4: tmp_19 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
.reset:35  %tmp_19 = call i128 @llvm.part.select.i128(i128 %tmp_18, i32 127, i32 0)

ST_4: tmp_20 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
.reset:36  %tmp_20 = select i1 %tmp_5, i128 %tmp_19, i128 %tmp_18

ST_4: tmp_21 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:37  %tmp_21 = shl i128 -1, %tmp_16

ST_4: tmp_22 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
.reset:38  %tmp_22 = lshr i128 -1, %tmp_17

ST_4: p_demorgan [1/1] 1.37ns (out node of the LUT)
.reset:39  %p_demorgan = and i128 %tmp_21, %tmp_22

ST_4: tmp_23 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
.reset:40  %tmp_23 = xor i128 %p_demorgan, -1

ST_4: tmp_24 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
.reset:41  %tmp_24 = and i128 %buf_load, %tmp_23

ST_4: tmp_25 [1/1] 0.00ns (grouped into LUT with out node tmp_26)
.reset:42  %tmp_25 = and i128 %tmp_20, %p_demorgan

ST_4: tmp_26 [1/1] 1.37ns (out node of the LUT)
.reset:43  %tmp_26 = or i128 %tmp_24, %tmp_25

ST_4: stg_60 [1/1] 2.71ns
.reset:44  store i128 %tmp_26, i128* %buf_addr, align 8

ST_4: empty_10 [1/1] 0.00ns
.reset:45  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_1)

ST_4: stg_62 [1/1] 0.00ns
.reset:47  br label %1


 <State 5>: 0.00ns
ST_5: stg_63 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
