{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640592787366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640592787367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 10:13:07 2021 " "Processing started: Mon Dec 27 10:13:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640592787367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640592787367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EU -c EU " "Command: quartus_map --read_settings_files=on --write_settings_files=off EU -c EU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640592787367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640592787785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640592787785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regbdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regbdf " "Found entity 1: regbdf" {  } { { "regbdf.bdf" "" { Schematic "D:/Quartus/EU/regbdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640592794921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640592794921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourregmux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourregmux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fourRegMUX " "Found entity 1: fourRegMUX" {  } { { "fourRegMUX.bdf" "" { Schematic "D:/Quartus/EU/fourRegMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640592794929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640592794929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodingcircuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodingcircuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecodingCircuit " "Found entity 1: DecodingCircuit" {  } { { "DecodingCircuit.bdf" "" { Schematic "D:/Quartus/EU/DecodingCircuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640592794930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640592794930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_one_demux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_one_demux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Four_one_DEMUX " "Found entity 1: Four_one_DEMUX" {  } { { "Four_one_DEMUX.bdf" "" { Schematic "D:/Quartus/EU/Four_one_DEMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640592794936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640592794936 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eu.bdf 1 1 " "Using design file eu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EU " "Found entity 1: EU" {  } { { "eu.bdf" "" { Schematic "D:/Quartus/EU/eu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640592795062 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640592795062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EU " "Elaborating entity \"EU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640592795063 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.bdf 1 1 " "Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "D:/Quartus/EU/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640592795083 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640592795083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "eu.bdf" "inst2" { Schematic "D:/Quartus/EU/eu.bdf" { { 312 680 832 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640592795084 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu_inside.bdf 1 1 " "Using design file alu_inside.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_inside " "Found entity 1: ALU_inside" {  } { { "alu_inside.bdf" "" { Schematic "D:/Quartus/EU/alu_inside.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640592795100 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640592795100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_inside ALU:inst2\|ALU_inside:inst " "Elaborating entity \"ALU_inside\" for hierarchy \"ALU:inst2\|ALU_inside:inst\"" {  } { { "alu.bdf" "inst" { Schematic "D:/Quartus/EU/alu.bdf" { { 288 1152 1248 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640592795100 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_four_by_one.bdf 1 1 " "Using design file mux_four_by_one.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_four_by_one " "Found entity 1: MUX_four_by_one" {  } { { "mux_four_by_one.bdf" "" { Schematic "D:/Quartus/EU/mux_four_by_one.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640592795115 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640592795115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_four_by_one ALU:inst2\|ALU_inside:inst\|MUX_four_by_one:inst8 " "Elaborating entity \"MUX_four_by_one\" for hierarchy \"ALU:inst2\|ALU_inside:inst\|MUX_four_by_one:inst8\"" {  } { { "alu_inside.bdf" "inst8" { Schematic "D:/Quartus/EU/alu_inside.bdf" { { 192 2032 2128 352 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640592795115 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder_four_bit.bdf 1 1 " "Using design file full_adder_four_bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_four_bit " "Found entity 1: full_adder_four_bit" {  } { { "full_adder_four_bit.bdf" "" { Schematic "D:/Quartus/EU/full_adder_four_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640592795132 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640592795132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_four_bit ALU:inst2\|ALU_inside:inst\|full_adder_four_bit:inst7 " "Elaborating entity \"full_adder_four_bit\" for hierarchy \"ALU:inst2\|ALU_inside:inst\|full_adder_four_bit:inst7\"" {  } { { "alu_inside.bdf" "inst7" { Schematic "D:/Quartus/EU/alu_inside.bdf" { { 464 1712 1808 656 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640592795132 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder_one_bit.bdf 1 1 " "Using design file full_adder_one_bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_one_bit " "Found entity 1: full_adder_one_bit" {  } { { "full_adder_one_bit.bdf" "" { Schematic "D:/Quartus/EU/full_adder_one_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640592795155 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640592795155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_one_bit ALU:inst2\|ALU_inside:inst\|full_adder_four_bit:inst7\|full_adder_one_bit:inst2 " "Elaborating entity \"full_adder_one_bit\" for hierarchy \"ALU:inst2\|ALU_inside:inst\|full_adder_four_bit:inst7\|full_adder_one_bit:inst2\"" {  } { { "full_adder_four_bit.bdf" "inst2" { Schematic "D:/Quartus/EU/full_adder_four_bit.bdf" { { 472 752 848 568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640592795155 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and_four_bit.bdf 1 1 " "Using design file and_four_bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 And_four_bit " "Found entity 1: And_four_bit" {  } { { "and_four_bit.bdf" "" { Schematic "D:/Quartus/EU/and_four_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640592795177 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1640592795177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_four_bit ALU:inst2\|ALU_inside:inst\|And_four_bit:inst " "Elaborating entity \"And_four_bit\" for hierarchy \"ALU:inst2\|ALU_inside:inst\|And_four_bit:inst\"" {  } { { "alu_inside.bdf" "inst" { Schematic "D:/Quartus/EU/alu_inside.bdf" { { 736 1704 1800 928 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640592795177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodingCircuit DecodingCircuit:inst " "Elaborating entity \"DecodingCircuit\" for hierarchy \"DecodingCircuit:inst\"" {  } { { "eu.bdf" "inst" { Schematic "D:/Quartus/EU/eu.bdf" { { 312 296 528 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640592795200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourRegMUX DecodingCircuit:inst\|fourRegMUX:inst " "Elaborating entity \"fourRegMUX\" for hierarchy \"DecodingCircuit:inst\|fourRegMUX:inst\"" {  } { { "DecodingCircuit.bdf" "inst" { Schematic "D:/Quartus/EU/DecodingCircuit.bdf" { { -248 248 448 -120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640592795211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_one_DEMUX DecodingCircuit:inst\|Four_one_DEMUX:inst6 " "Elaborating entity \"Four_one_DEMUX\" for hierarchy \"DecodingCircuit:inst\|Four_one_DEMUX:inst6\"" {  } { { "DecodingCircuit.bdf" "inst6" { Schematic "D:/Quartus/EU/DecodingCircuit.bdf" { { 272 632 728 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640592795227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbdf regbdf:inst4 " "Elaborating entity \"regbdf\" for hierarchy \"regbdf:inst4\"" {  } { { "eu.bdf" "inst4" { Schematic "D:/Quartus/EU/eu.bdf" { { 16 592 728 144 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640592795235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640592795938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640592796506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640592796506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640592796663 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640592796663 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640592796663 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640592796663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640592796672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 10:13:16 2021 " "Processing ended: Mon Dec 27 10:13:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640592796672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640592796672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640592796672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640592796672 ""}
