LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY frequency_selector IS 
	PORT(
			CLK: IN STD_LOGIC;
			RST: IN STD_LOGIC;
			Y: OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
		);
END frequency_selector;

ARCHITECTURE arch_frequency_selector OF frequency_selector IS
BEGIN


END ARCHITECTURE;