// Seed: 2838724386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_5;
  ;
endmodule
module module_0 #(
    parameter id_4 = 32'd99,
    parameter id_8 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    module_1,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  input wire id_15;
  output logic [7:0] id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output tri0 id_10;
  input wire id_9;
  input wire _id_8;
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_17,
      id_11,
      id_5,
      id_9
  );
  input wire id_5;
  input wire _id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_10#(
      .id_11(1),
      .id_4 (1),
      .id_15(-1 * -1),
      .id_8 (-1)
  ) = 1;
  logic [7:0][id_4 : id_8]
      id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29;
  assign id_25[-1] = -1;
  wire id_30;
  ;
  wire id_31;
  assign id_14[-1] = -1 + (-1);
endmodule
