2025-10-18 18:32:11,926 - dsim-fastmcp-server - INFO - Auto-configured DSIM_LICENSE: C:\Users\Nautilus\AppData\Local\metrics-ca\dsim-license.json
2025-10-18 18:32:11,936 - dsim-fastmcp-server - INFO - Removed old DSIM log: uart_axi4_minimal_test_20251018_102726.log
2025-10-18 18:32:11,936 - dsim-fastmcp-server - INFO - Executing DSIM: C:\Users\Nautilus\AppData\Local\metrics-ca\dsim\20240422.0.0\bin\dsim.exe -f dsim_config.f +UVM_TESTNAME=uart_axi4_minimal_test +UVM_VERBOSITY=UVM_MEDIUM -sv_seed 1 -l ../exec/logs/uart_axi4_minimal_test_20251018_183211.log -image compiled_image
2025-10-18 18:32:13,958 - dsim-fastmcp-server - INFO - DSIM command completed successfully

================================================================================
RESULT TYPE: <class 'str'>
================================================================================
RESULT CONTENT (FULL JSON):
{
  "status": "failure",
  "test_name": "uart_axi4_minimal_test",
  "mode": "run",
  "verbosity": "UVM_MEDIUM",
  "seed": 1,
  "log_file": "../exec/logs/uart_axi4_minimal_test_20251018_183211.log",
  "log_file_absolute": "E:\\Nautilus\\workspace\\fpgawork\\AXIUART_\\sim\\exec\\logs\\uart_axi4_minimal_test_20251018_183211.log",
  "waves_file": null,
  "coverage_requested": false,
  "plusargs_requested": [],
  "analysis": {
    "log_path": "E:\\Nautilus\\workspace\\fpgawork\\AXIUART_\\sim\\exec\\logs\\uart_axi4_minimal_test_20251018_183211.log",
    "severity": {
      "info": 94,
      "warning": 1,
      "error": 1,
      "fatal": 0
    },
    "by_component": {
      "reporter": {
        "info": 10,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "uvm_test_top": {
        "info": 26,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "uvm_test_top.env.axi_monitor": {
        "info": 27,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "uvm_test_top.env": {
        "info": 7,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "uvm_test_top.env.uart_agt.driver": {
        "info": 2,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "uvm_test_top.env.uart_agt.monitor": {
        "info": 5,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "uvm_test_top.env.bridge_status_mon": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "uvm_test_top.env.coverage": {
        "info": 5,
        "warning": 1,
        "error": 0,
        "fatal": 0
      },
      "uvm_test_top.env.phase3_scoreboard": {
        "info": 11,
        "warning": 0,
        "error": 1,
        "fatal": 0
      }
    },
    "by_id": {
      "UVM/RELNOTES": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "TB_TOP": {
        "info": 4,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "NO_DPI_TSTNAME": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "RNTST": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "BASE_TEST": {
        "info": 11,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "COMPONENT_CONFIG": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "ENHANCED_REPORTING": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "ENHANCED_BASE": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "AXI4_LITE_MONITOR": {
        "info": 27,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "ENV": {
        "info": 7,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "UART_DRIVER": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "UART_MONITOR": {
        "info": 5,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "REPORTING_VALIDATION": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "REPORTING_CONFIG": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "UVMTOP": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "UVM/COMP/NAMECHECK": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "UART_DRIVER_DEBUG": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "TEST_MINIMAL_START": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "MINIMAL_TEST": {
        "info": 4,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "BRIDGE_MON": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "ENHANCED_SUMMARY": {
        "info": 5,
        "warning": 0,
        "error": 0,
        "fatal": 0
      },
      "COVERAGE": {
        "info": 5,
        "warning": 1,
        "error": 0,
        "fatal": 0
      },
      "SCOREBOARD": {
        "info": 11,
        "warning": 0,
        "error": 1,
        "fatal": 0
      },
      "UVM/REPORT/SERVER": {
        "info": 1,
        "warning": 0,
        "error": 0,
        "fatal": 0
      }
    },
    "warnings": [
      {
        "component": "uvm_test_top.env.coverage",
        "id": "COVERAGE",
        "message": "Coverage 0.00% is below configured threshold 80.00%"
      }
    ],
    "assertions": [],
    "first_error": {
      "component": "uvm_test_top.env.phase3_scoreboard",
      "id": "SCOREBOARD",
      "message": "ZERO ACTIVITY: No transactions processed - verification invalid",
      "line": "UVM_ERROR env\\uart_axi4_scoreboard.sv(872) @ 9596000: uvm_test_top.env.phase3_scoreboard [SCOREBOARD] ZERO ACTIVITY: No transactions processed - verification invalid"
    },
    "test_name": "uart_axi4_minimal_test",
    "seed": 1,
    "runtime_ps": 9596000,
    "runtime_human": "9.596 \u00b5s",
    "coverage_percent": 0.0
  },
  "summary": {
    "status": "failure",
    "summary_text": "Test: uart_axi4_minimal_test\nSeed: 1\nRuntime: 9.596 \u00b5s\nCoverage: 0.00%\nSeverity counts - info: 94, warning: 1, error: 1, fatal: 0\nAssertion failures: 0\nFirst issue: [SCOREBOARD] ZERO ACTIVITY: No transactions processed - verification invalid\nOverall status: FAILURE",
    "error_count": 1,
    "assertion_failures": 0,
    "first_issue": "[SCOREBOARD] ZERO ACTIVITY: No transactions processed - verification invalid"
  },
  "assertion_summary": {
    "total_failures": 0,
    "failures": []
  },
  "details": "[OK] DSIM Execution Successful\n\nCommand: C:\\Users\\Nautilus\\AppData\\Local\\metrics-ca\\dsim\\20240422.0.0\\bin\\dsim.exe -f dsim_config.f +UVM_TESTNAME=uart_axi4_minimal_test +UVM_VERBOSITY=UVM_MEDIUM -sv_seed 1 -l ../exec/logs/uart_axi4_minimal_test_20251018_183211.log -image compiled_image\nExit Code: 0\nWorking Directory: E:\\Nautilus\\workspace\\fpgawork\\AXIUART_\\sim\\uvm\n\nOutput:\n=N:[License] \r\nLicensed for Altair DSim Cloud.\r\n=N:[License] New lease granted.\r\nUVM_INFO C:\\Users\\Nautilus\\AppData\\Local\\metrics-ca\\dsim\\20240422.0.0\\uvm\\1.2\\src\\base\\uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] \r\n----------------------------------------------------------------\r\nUVM-1.2\r\n(C) 2007-2014 Mentor Graphics Corporation\r\n(C) 2007-2014 Cadence Design Systems, Inc.\r\n(C) 2006-2014 Synopsys, Inc.\r\n(C) 2011-2013 Cypress Semiconductor Corp.\r\n(C) 2013-2014 NVIDIA Corporation\r\n----------------------------------------------------------------\r\n\r\n  ***********       IMPORTANT RELEASE NOTES         ************\r\n\r\n  You are using a version of the UVM library that has been compiled\r\n  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.\r\n  See http://www.eda.org/svdb/view.php?id=3770 for more details.\r\n\r\n      (Specify +UVM_NO_RELNOTES to turn off this notice)\r\n\r\nUVM_INFO tb\\uart_axi4_tb_top.sv(130) @ 0: reporter [TB_TOP] Waveform dumping enabled\r\nUVM_INFO C:\\Users\\Nautilus\\AppData\\Local\\metrics-ca\\dsim\\20240422.0.0\\uvm\\1.2\\src\\base\\uvm_root.svh(453) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI\r\nUVM_INFO @ 0: reporter [RNTST] Running test uart_axi4_minimal_test...\r\nUVM_INFO tb\\uart_axi4_tb_top.sv(170) @ 0: reporter [TB_TOP] Coverage collection enabled\r\nREGISTER_BLOCK: FIXED version instantiated with BASE_ADDR=0x00001000\r\nUVM_INFO tests\\uart_axi4_base_test.sv(99) @ 0: uvm_test_top [BASE_TEST] Test configuration completed\r\nUVM_INFO tests\\uart_axi4_base_test.sv(67) @ 0: uvm_test_top [BASE_TEST] Base test build phase completed\r\nUVM_INFO tests\\enhanced_uart_axi4_base_test.sv(66) @ 0: uvm_test_top [COMPONENT_CONFIG] Component-specific verbosity configured\r\nUVM_INFO tests\\enhanced_uart_axi4_base_test.sv(49) @ 0: uvm_test_top [ENHANCED_REPORTING] Default enhanced reporting configuration complete\r\nUVM_INFO tests\\enhanced_uart_axi4_base_test.sv(22) @ 0: uvm_test_top [ENHANCED_BASE] Enhanced UVM reporting configured for all tests\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(27) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] AXI Monitor constructor called: axi_monitor\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(30) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] AXI Monitor constructor completed\r\nUVM_INFO env\\uart_axi4_env.sv(53) @ 0: uvm_test_top.env [ENV] Phase 3 Scoreboard with Correlation Engine created\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(34) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] === BUILD_PHASE STARTED ===\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(45) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] Virtual interface successfully acquired.\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(52) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] === BUILD_PHASE COMPLETED ===\r\nUVM_INFO agents\\uart\\uart_driver.sv(42) @ 0: uvm_test_top.env.uart_agt.driver [UART_DRIVER] Using monitor response FIFO for DUT replies\r\nUVM_INFO agents\\uart\\uart_monitor.sv(47) @ 0: uvm_test_top.env.uart_agt.monitor [UART_MONITOR] Coverage collector not found - coverage disabled\r\nUVM_INFO env\\uart_axi4_env.sv(85) @ 0: uvm_test_top.env [ENV] Connected UART monitor to Phase 3 Scoreboard (analysis_imp)\r\nUVM_INFO env\\uart_axi4_env.sv(96) @ 0: uvm_test_top.env [ENV] Connected UART driver request port to scoreboard metadata input\r\nUVM_INFO env\\uart_axi4_env.sv(102) @ 0: uvm_test_top.env [ENV] Connected UART monitor to coverage collector\r\nUVM_INFO env\\uart_axi4_env.sv(108) @ 0: uvm_test_top.env [ENV] Connected AXI monitor to Phase 3 Scoreboard (analysis_imp)\r\nUVM_INFO env\\uart_axi4_env.sv(116) @ 0: uvm_test_top.env [ENV] Phase 3 Scoreboard ready for UART frame correlation\r\nUVM_INFO tests\\uart_axi4_base_test.sv(104) @ 0: uvm_test_top [BASE_TEST] Base test connect phase completed\r\nUVM_INFO tests\\enhanced_uart_axi4_base_test.sv(81) @ 0: uvm_test_top [REPORTING_VALIDATION] Enhanced reporting setup validated\r\nUVM_INFO tests\\enhanced_uart_axi4_base_test.sv(82) @ 0: uvm_test_top [REPORTING_CONFIG] Report server: uvm_report_server\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(56) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] === END_OF_ELABORATION_PHASE ===\r\nUVM_INFO tests\\uart_axi4_base_test.sv(111) @ 0: uvm_test_top [BASE_TEST] === Test Topology ===\r\nUVM_INFO C:\\Users\\Nautilus\\AppData\\Local\\metrics-ca\\dsim\\20240422.0.0\\uvm\\1.2\\src\\base\\uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:\r\n-----------------------------------------------------------------------------\r\nName                              Type                            Size  Value\r\n-----------------------------------------------------------------------------\r\nuvm_test_top                      uart_axi4_minimal_test          -     @358 \r\n  env                             uart_axi4_env                   -     @389 \r\n    axi_monitor                   axi4_lite_monitor               -     @416 \r\n      item_collected_port         uvm_analysis_port               -     @427 \r\n    bridge_status_mon             bridge_status_monitor           -     @479 \r\n    coverage                      uart_axi4_coverage              -     @455 \r\n      analysis_imp                uvm_analysis_imp                -     @464 \r\n    phase3_scoreboard             uart_axi4_scoreboard            -     @444 \r\n      axi_analysis_imp            uvm_analysis_imp_axi            -     @511 \r\n      correlation_engine          correlation_engine              -     @531 \r\n      uart_analysis_imp           uvm_analysis_imp_uart           -     @501 \r\n      uart_expected_analysis_imp  uvm_analysis_imp_uart_expected  -     @521 \r\n    uart_agt                      uart_agent                      -     @407 \r\n      driver                      uart_driver                     -     @564 \r\n        rsp_port                  uvm_analysis_port               -     @583 \r\n        seq_item_port             uvm_seq_item_pull_port          -     @573 \r\n        tx_request_ap             uvm_analysis_port               -     @593 \r\n      monitor                     uart_monitor                    -     @543 \r\n        item_collected_port       uvm_analysis_port               -     @552 \r\n      monitor_tx_fifo             uvm_tlm_analysis_fifo #(T)      -     @741 \r\n        analysis_export           uvm_analysis_imp                -     @790 \r\n        get_ap                    uvm_analysis_port               -     @780 \r\n        get_peek_export           uvm_get_peek_imp                -     @760 \r\n        put_ap                    uvm_analysis_port               -     @770 \r\n        put_export                uvm_put_imp                     -     @750 \r\n      sequencer                   uvm_sequencer                   -     @603 \r\n        rsp_export                uvm_analysis_export             -     @612 \r\n        seq_item_export           uvm_seq_item_pull_imp           -     @730 \r\n        arbitration_queue         array                           0     -    \r\n        lock_queue                array                           0     -    \r\n        num_last_reqs             integral                        32    'd1  \r\n        num_last_rsps             integral                        32    'd1  \r\n-----------------------------------------------------------------------------\r\n\r\nUVM_INFO tests\\uart_axi4_base_test.sv(115) @ 0: uvm_test_top [BASE_TEST] === Test Configuration ===\r\n------------------------------------------------------------------------\r\nName                               Type                  Size  Value    \r\n------------------------------------------------------------------------\r\ncfg                                uart_axi4_env_config  -     @373     \r\n  clk_freq_hz                      integral              32    'h7735940\r\n  baud_rate                        integral              32    'h1c200  \r\n  bit_time_ns                      integral              32    'h21e8   \r\n  byte_time_ns                     integral              32    'h15310  \r\n  enable_coverage                  integral              1     'h1      \r\n  enable_scoreboard                integral              1     'h1      \r\n  enable_correlation               integral              1     'h1      \r\n  enable_protocol_checking         integral              1     'h1      \r\n  enable_axi_monitor               integral              1     'h1      \r\n  enable_error_injection           integral              1     'h0      \r\n  enable_bridge_control_testing    integral              1     'h0      \r\n  enable_driver_runtime_logs       integral              1     'h0      \r\n  enable_driver_debug_logs         integral              1     'h0      \r\n  enable_scoreboard_runtime_logs   integral              1     'h0      \r\n  enable_scoreboard_metadata_logs  integral              1     'h0      \r\n  driver_runtime_verbosity         integral              32    'h64     \r\n  driver_debug_verbosity           integral              32    'h12c    \r\n  scoreboard_runtime_verbosity     integral              32    'h64     \r\n  scoreboard_metadata_verbosity    integral              32    'h12c    \r\n  uart_agent_is_active             integral              1     'h1      \r\n  axi_agent_is_active              integral              1     'h0      \r\n  enable_system_status_monitoring  integral              1     'h1      \r\n  bridge_status_verbosity          integral              32    'hc8     \r\n  frame_timeout_ns                 integral              32    'hf4240  \r\n  system_timeout_cycles            integral              32    'h3e8    \r\n  axi_timeout_cycles               integral              32    'h3e8    \r\n  num_transactions                 integral              32    'h64     \r\n  min_idle_cycles                  integral              32    'h5      \r\n  max_idle_cycles                  integral              32    'h14     \r\n  coverage_warning_threshold       real                  64    80.000000\r\n------------------------------------------------------------------------\r\nUVM_INFO C:\\Users\\Nautilus\\AppData\\Local\\metrics-ca\\dsim\\20240422.0.0\\uvm\\1.2\\src\\base\\uvm_traversal.svh(279) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(61) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] === START_OF_SIMULATION_PHASE ===\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(66) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] *** INFO: RUN_PHASE ENTRY DETECTED ***\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(67) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] === RUN_PHASE STARTED ===\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(68) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] AXI monitor starting - monitoring enabled\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(69) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] VIF assigned: YES\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(71) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] === STARTING MONITORING TASKS ===\r\nUVM_INFO agents\\uart\\uart_driver.sv(76) @ 0: uvm_test_top.env.uart_agt.driver [UART_DRIVER_DEBUG] Waiting for next item from sequencer...\r\nUVM_INFO tests\\uart_axi4_minimal_test.sv(46) @ 0: uvm_test_top [TEST_MINIMAL_START] === Starting AXIUART_Top Minimal Test ===\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(79) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] Starting collect_write_transactions task\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(96) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] *** INFO: WRITE COLLECTION TASK STARTED ***\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(97) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] === COLLECT_WRITE_TRANSACTIONS TASK STARTED ===\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(83) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] Starting collect_read_transactions task\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(190) @ 0: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] *** READ COLLECTION TASK STARTED ***\r\nUVM_INFO agents\\uart\\uart_monitor.sv(607) @ 4000: uvm_test_top.env.uart_agt.monitor [UART_MONITOR] RTS signal changed:    asa`pdd  (hg`)\r\nUVM_INFO agents\\uart\\uart_monitor.sv(614) @ 4000: uvm_test_top.env.uart_agt.monitor [UART_MONITOR] CTS signal changed:    asserted (low)\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(108) @ 4000: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] Write monitor Clock 1 - ALL AXI signals: awvalid=x awready=x wvalid=x wready=x bvalid=x bready=x awaddr=0xxxxxxxxx\r\nUVM_INFO agents\\uart\\uart_monitor.sv(607) @ 12000: uvm_test_top.env.uart_agt.monitor [UART_MONITOR] RTS signal changed: deasserted (high)\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(108) @ 12000: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] Write monitor Clock 2 - ALL AXI signals: awvalid=0 awready=1 wvalid=0 wready=0 bvalid=0 bready=0 awaddr=0x00000000\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(108) @ 20000: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] Write monitor Clock 3 - ALL AXI signals: awvalid=0 awready=1 wvalid=0 wready=0 bvalid=0 bready=0 awaddr=0x00000000\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(108) @ 28000: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] Write monitor Clock 4 - ALL AXI signals: awvalid=0 awready=1 wvalid=0 wready=0 bvalid=0 bready=0 awaddr=0x00000000\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(108) @ 36000: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] Write monitor Clock 5 - ALL AXI signals: awvalid=0 awready=1 wvalid=0 wready=0 bvalid=0 bready=0 awaddr=0x00000000\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(108) @ 44000: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] Write monitor Clock 6 - ALL AXI signals: awvalid=0 awready=1 wvalid=0 wready=0 bvalid=0 bready=0 awaddr=0x00000000\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(108) @ 52000: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] Write monitor Clock 7 - ALL AXI signals: awvalid=0 awready=1 wvalid=0 wready=0 bvalid=0 bready=0 awaddr=0x00000000\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(108) @ 60000: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] Write monitor Clock 8 - ALL AXI signals: awvalid=0 awready=1 wvalid=0 wready=0 bvalid=0 bready=0 awaddr=0x00000000\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(108) @ 68000: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] Write monitor Clock 9 - ALL AXI signals: awvalid=0 awready=1 wvalid=0 wready=0 bvalid=0 bready=0 awaddr=0x00000000\r\nUVM_INFO agents\\axi4_lite\\axi4_lite_monitor.sv(108) @ 76000: uvm_test_top.env.axi_monitor [AXI4_LITE_MONITOR] Write monitor Clock 10 - ALL AXI signals: awvalid=0 awready=1 wvalid=0 wready=0 bvalid=0 bready=0 awaddr=0x00000000\r\nUVM_INFO tb\\uart_axi4_tb_top.sv(108) @ 796000: reporter [TB_TOP] Reset released after extended period\r\nUVM_INFO agents\\uart\\uart_monitor.sv(607) @ 812000: uvm_test_top.env.uart_agt.monitor [UART_MONITOR] RTS signal changed:    asserted (low)\r\nUVM_INFO tb\\uart_axi4_tb_top.sv(112) @ 1196000: reporter [TB_TOP] System stability period completed\r\nUVM_INFO tests\\uart_axi4_minimal_test.sv(56) @ 1596000: uvm_test_top [MINIMAL_TEST] System Status - Ready: 1, Busy: 0, Error: 0x00\r\nUVM_INFO tests\\uart_axi4_minimal_test.sv(62) @ 1596000: uvm_test_top [MINIMAL_TEST] Waiting for system to stabilize...\r\nUVM_INFO tests\\uart_axi4_minimal_test.sv(65) @ 9596000: uvm_test_top [MINIMAL_TEST] === AXIUART_Top Minimal Test Completed ===\r\nUVM_INFO tests\\uart_axi4_base_test.sv(147) @ 9596000: uvm_test_top [BASE_TEST] Extracting test results\r\nUVM_INFO tests\\uart_axi4_base_test.sv(167) @ 9596000: uvm_test_top [BASE_TEST] Test check phase completed\r\nUVM_INFO monitors\\bridge_status_monitor.sv(70) @ 9596000: uvm_test_top.env.bridge_status_mon [BRIDGE_MON] Bridge status monitoring completed\r\nUVM_INFO env\\uart_axi4_env.sv(123) @ 9596000: uvm_test_top.env [ENV] Environment cleanup completed\r\nUVM_INFO tests\\uart_axi4_base_test.sv(174) @ 9596000: uvm_test_top [BASE_TEST] === TEST REPORT ===\r\nUVM_INFO tests\\uart_axi4_base_test.sv(187) @ 9596000: uvm_test_top [BASE_TEST] *** NO UVM ERRORS DETECTED ***\r\nUVM_INFO tests\\uart_axi4_base_test.sv(194) @ 9596000: uvm_test_top [BASE_TEST] Base test final phase\r\nUVM_INFO tests\\uart_axi4_base_test.sv(197) @ 9596000: uvm_test_top [BASE_TEST] === TEST COMPLETED ===\r\nUVM_INFO tests\\enhanced_uart_axi4_base_test.sv(108) @ 9596000: uvm_test_top [ENHANCED_SUMMARY] === ENHANCED TEST SUMMARY ===\r\nUVM_INFO tests\\enhanced_uart_axi4_base_test.sv(109) @ 9596000: uvm_test_top [ENHANCED_SUMMARY] Test: uvm_test_top\r\nUVM_INFO tests\\enhanced_uart_axi4_base_test.sv(110) @ 9596000: uvm_test_top [ENHANCED_SUMMARY] Enhanced reporting features enabled\r\nUVM_INFO tests\\enhanced_uart_axi4_base_test.sv(111) @ 9596000: uvm_test_top [ENHANCED_SUMMARY] Report analysis ready for PowerShell processing\r\nUVM_INFO tests\\enhanced_uart_axi4_base_test.sv(112) @ 9596000: uvm_test_top [ENHANCED_SUMMARY] Compliance: October 10, 2025 UVM Reporting Standards\r\nUVM_INFO tests\\uart_axi4_minimal_test.sv(72) @ 9596000: uvm_test_top [MINIMAL_TEST] *** MINIMAL TEST PASSED ***\r\nUVM_INFO env\\uart_axi4_coverage.sv(191) @ 9596000: uvm_test_top.env.coverage [COVERAGE] === COVERAGE REPORT ===\r\nUVM_INFO env\\uart_axi4_coverage.sv(192) @ 9596000: uvm_test_top.env.coverage [COVERAGE] Frame coverage: 0.00%\r\nUVM_INFO env\\uart_axi4_coverage.sv(193) @ 9596000: uvm_test_top.env.coverage [COVERAGE] Burst coverage: 0.00%\r\nUVM_INFO env\\uart_axi4_coverage.sv(194) @ 9596000: uvm_test_top.env.coverage [COVERAGE] Error coverage: 0.00%\r\nUVM_INFO env\\uart_axi4_coverage.sv(195) @ 9596000: uvm_test_top.env.coverage [COVERAGE] Total coverage: 0.00%\r\nUVM_WARNING env\\uart_axi4_coverage.sv(199) @ 9596000: uvm_test_top.env.coverage [COVERAGE] Coverage 0.00% is below configured threshold 80.00%\r\nUVM_INFO env\\uart_axi4_scoreboard.sv(847) @ 9596000: uvm_test_top.env.phase3_scoreboard [SCOREBOARD] === SCOREBOARD FINAL REPORT ===\r\nUVM_INFO env\\uart_axi4_scoreboard.sv(848) @ 9596000: uvm_test_top.env.phase3_scoreboard [SCOREBOARD] UART transactions received: 0\r\nUVM_INFO env\\uart_axi4_scoreboard.sv(849) @ 9596000: uvm_test_top.env.phase3_scoreboard [SCOREBOARD] UART device responses received: 0 (OK=0, BUSY=0, Error=0)\r\nUVM_INFO env\\uart_axi4_scoreboard.sv(851) @ 9596000: uvm_test_top.env.phase3_scoreboard [SCOREBOARD] AXI transactions received: 0\r\nUVM_INFO env\\uart_axi4_scoreboard.sv(852) @ 9596000: uvm_test_top.env.phase3_scoreboard [SCOREBOARD] Error-injected UART frames ignored: 0\r\nUVM_INFO env\\uart_axi4_scoreboard.sv(853) @ 9596000: uvm_test_top.env.phase3_scoreboard [SCOREBOARD] Expected error transactions observed: 0\r\nUVM_INFO env\\uart_axi4_scoreboard.sv(854) @ 9596000: uvm_test_top.env.phase3_scoreboard [SCOREBOARD] Matches found: 0\r\nUVM_INFO env\\uart_axi4_scoreboard.sv(855) @ 9596000: uvm_test_top.env.phase3_scoreboard [SCOREBOARD] Mismatches found: 0\r\nUVM_INFO env\\uart_axi4_scoreboard.sv(858) @ 9596000: uvm_test_top.env.phase3_scoreboard [SCOREBOARD] === BRIDGE STATE CORRELATION REPORT ===\r\nUVM_INFO env\\uart_axi4_scoreboard.sv(861) @ 9596000: uvm_test_top.env.phase3_scoreboard [SCOREBOARD] Pending UART commands: 0 (remaining beats=0)\r\nUVM_INFO env\\uart_axi4_scoreboard.sv(862) @ 9596000: uvm_test_top.env.phase3_scoreboard [SCOREBOARD] Unmatched AXI transactions: 0\r\nUVM_ERROR env\\uart_axi4_scoreboard.sv(872) @ 9596000: uvm_test_top.env.phase3_scoreboard [SCOREBOARD] ZERO ACTIVITY: No transactions processed - verification invalid\r\nUVM_INFO C:\\Users\\Nautilus\\AppData\\Local\\metrics-ca\\dsim\\20240422.0.0\\uvm\\1.2\\src\\base\\uvm_report_server.svh(847) @ 9596000: reporter [UVM/REPORT/SERVER] \r\n--- UVM Report Summary ---\r\n\r\n** Report counts by severity\r\nUVM_INFO :   93\r\nUVM_WARNING :    1\r\nUVM_ERROR :    1\r\nUVM_FATAL :    0\r\n** Report counts by id\r\n[AXI4_LITE_MONITOR]    27\r\n[BASE_TEST]    11\r\n[BRIDGE_MON]     1\r\n[COMPONENT_CONFIG]     1\r\n[COVERAGE]     6\r\n[ENHANCED_BASE]     1\r\n[ENHANCED_REPORTING]     1\r\n[ENHANCED_SUMMARY]     5\r\n[ENV]     7\r\n[MINIMAL_TEST]     4\r\n[NO_DPI_TSTNAME]     1\r\n[REPORTING_CONFIG]     1\r\n[REPORTING_VALIDATION]     1\r\n[RNTST]     1\r\n[SCOREBOARD]    12\r\n[TB_TOP]     4\r\n[TEST_MINIMAL_START]     1\r\n[UART_DRIVER]     1\r\n[UART_DRIVER_DEBUG]     1\r\n[UART_MONITOR]     5\r\n[UVM/COMP/NAMECHECK]     1\r\n[UVM/RELNOTES]     1\r\n[UVMTOP]     1\r\n\r\n  System timescale is 1ps / 1ps\r\n\n\nWarnings/Info: =N:[UVMSource] Using sources from 'C:\\Users\\Nautilus\\AppData\\Local\\metrics-ca\\dsim\\20240422.0.0\\uvm\\1.2'\r\n=N:[UsageMeter (2025-10-18 18:32:12 \ufffd\ufffd\ufffd\ufffd (\ufffdW\ufffd\ufffd\ufffd\ufffd))] usage server initial connection\r\n=W:[DpiLib] Unable to open DPI shared library: C:\\Users\\Nautilus\\AppData\\Local\\metrics-ca\\dsim\\20240422.0.0\\uvm\\1.2\\src\\dpi\\libuvm_dpi.so\r\n    \"C:\\Users\\Nautilus\\AppData\\Local\\metrics-ca\\dsim\\20240422.0.0\\uvm\\1.2\\src\\dpi\\libuvm_dpi.so\": \ufffdw\ufffd\u80b3\ufffd\ua0bd\ufffd\ufffd\ufffdW\ufffd\ufffd\ufffd[\ufffd\ufffd\ufffd\ufffd\ufffd\ufffd\ufffd\u0082\ufffd\ufffd\ufffd\u0702\ufffd\ufffd\ufffdB\r\n=W:Simulation will abort if any undefined DPI import is called.\r\nUsing default typical min/typ/max.\r\n=S:Begin run-time elaboration and static initialization...\r\n=N:Starting event scheduler...\r\n=N:[dumpMXD] tb\\uart_axi4_tb_top.sv:128: preparing MXD dump to 'uart_axi4_minimal_test.mxd'.\r\nSVA Summary:  14 assertions, 16786 evaluations, 0 nonvacuous passes, 1386 disables\r\nSVA Summary:  8 cover property statements, 9592 evaluations, 2200 nonvacuous passes, 792 disables, 6 statements not covered\r\n=N:[dumpMXD] closing MXD dump\r\n=N:[WriteMetrics] Writing coverage metrics...\r\n=T:Simulation terminated by $finish at time 9596000 (C:\\Users\\Nautilus\\AppData\\Local\\metrics-ca\\dsim\\20240422.0.0\\uvm\\1.2\\src\\base\\uvm_root.svh:517);\r\nRun directory: E:\\Nautilus\\workspace\\fpgawork\\AXIUART_\\sim\\uvm\r\n  Metrics DSim version: 20240422.0.0 (b:R #c:0 h:d894f4c124 os:msys2_)\r\n  Random seed: 1",
  "warnings": [
    "[COVERAGE] Coverage 0.00% is below configured threshold 80.00%"
  ]
}
================================================================================

CHECKS:
  Contains '$finish': True
  Contains 'UVM_ERROR': True
  Contains 'TEST PASSED': True
  Contains 'terminated after specified run time': False
