$comment
	File created using the following command:
		vcd file part1.msim.vcd -direction
$end
$date
	Sun Oct 04 15:00:18 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module part1_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # f $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_a $end
$var wire 1 . ww_b $end
$var wire 1 / ww_f $end
$var wire 1 0 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 1 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 2 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 3 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 4 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 5 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 7 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 8 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 9 \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 : \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 ; \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 < \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 = \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 > \f~output_o\ $end
$var wire 1 ? \a~input_o\ $end
$var wire 1 @ \b~input_o\ $end
$var wire 1 A \f~0_combout\ $end
$var wire 1 B \ALT_INV_f~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
0.
1/
0:
z;
z<
z=
1>
0?
0@
0A
1B
00
01
02
03
04
05
06
07
08
09
$end
#120000
1"
1.
1@
1A
0B
0>
0/
0#
#200000
0"
0.
0@
0A
1B
1>
1/
1#
#240000
1!
1-
1?
1A
0B
0>
0/
0#
#460000
0!
0-
0?
0A
1B
1>
1/
1#
#480000
1"
1.
1@
1A
0B
0>
0/
0#
#540000
0"
0.
0@
0A
1B
1>
1/
1#
#580000
1"
1!
1.
1-
1?
1@
#720000
0"
0!
0.
0-
0?
0@
#1000000
