# Generation SPEF and Verilog Files Post_Routing

- got file from here: https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts

- opining OpenROAD and reading lefs:

<img width="1200" height="703" alt="image" src="https://github.com/user-attachments/assets/c6dcf51f-4d9e-40c3-a023-d9dc2f549b5c" />

- load timing library:

<img width="896" height="77" alt="image" src="https://github.com/user-attachments/assets/496ee5b5-95b8-47c5-8ce1-84a52c84d81d" />

- Load the DEF file after the placement and routing stage:

<img width="811" height="268" alt="image" src="https://github.com/user-attachments/assets/5c63322c-c98d-48df-970d-ffc2cb85ba20" />

Set the process corner for parasitic extraction:

<img width="1216" height="72" alt="image" src="https://github.com/user-attachments/assets/1f640010-2f92-4613-bde5-16405286ae6d" />

Perform the parasitic extraction:

<img width="1220" height="62" alt="image" src="https://github.com/user-attachments/assets/ab1c43c8-4721-48b7-8eee-abe031a9e706" />

<img width="1217" height="280" alt="image" src="https://github.com/user-attachments/assets/1d9a1911-27d6-4b7d-bb9e-fbe399a6a86e" />

- Generate the SPEF file and save it:

<img width="1051" height="37" alt="image" src="https://github.com/user-attachments/assets/df606a82-041f-4ec4-80c8-41d3a80980b4" />

<img width="1200" height="767" alt="image" src="https://github.com/user-attachments/assets/43e0b17a-47b2-4832-b4f7-988bd4800e2b" />

- Save the post-placement Verilog netlist:

<img width="1161" height="63" alt="image" src="https://github.com/user-attachments/assets/a1da9311-d04c-46c0-a5ad-c80e4fe216f7" />

<img width="1221" height="770" alt="image" src="https://github.com/user-attachments/assets/1dead930-db13-4656-8f7a-d8c60ec8a6e6" />
