<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/otp_ctrl/rtl/otp_ctrl_part_buf.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a>
<a href="#l-406">406</a>
<a href="#l-407">407</a>
<a href="#l-408">408</a>
<a href="#l-409">409</a>
<a href="#l-410">410</a>
<a href="#l-411">411</a>
<a href="#l-412">412</a>
<a href="#l-413">413</a>
<a href="#l-414">414</a>
<a href="#l-415">415</a>
<a href="#l-416">416</a>
<a href="#l-417">417</a>
<a href="#l-418">418</a>
<a href="#l-419">419</a>
<a href="#l-420">420</a>
<a href="#l-421">421</a>
<a href="#l-422">422</a>
<a href="#l-423">423</a>
<a href="#l-424">424</a>
<a href="#l-425">425</a>
<a href="#l-426">426</a>
<a href="#l-427">427</a>
<a href="#l-428">428</a>
<a href="#l-429">429</a>
<a href="#l-430">430</a>
<a href="#l-431">431</a>
<a href="#l-432">432</a>
<a href="#l-433">433</a>
<a href="#l-434">434</a>
<a href="#l-435">435</a>
<a href="#l-436">436</a>
<a href="#l-437">437</a>
<a href="#l-438">438</a>
<a href="#l-439">439</a>
<a href="#l-440">440</a>
<a href="#l-441">441</a>
<a href="#l-442">442</a>
<a href="#l-443">443</a>
<a href="#l-444">444</a>
<a href="#l-445">445</a>
<a href="#l-446">446</a>
<a href="#l-447">447</a>
<a href="#l-448">448</a>
<a href="#l-449">449</a>
<a href="#l-450">450</a>
<a href="#l-451">451</a>
<a href="#l-452">452</a>
<a href="#l-453">453</a>
<a href="#l-454">454</a>
<a href="#l-455">455</a>
<a href="#l-456">456</a>
<a href="#l-457">457</a>
<a href="#l-458">458</a>
<a href="#l-459">459</a>
<a href="#l-460">460</a>
<a href="#l-461">461</a>
<a href="#l-462">462</a>
<a href="#l-463">463</a>
<a href="#l-464">464</a>
<a href="#l-465">465</a>
<a href="#l-466">466</a>
<a href="#l-467">467</a>
<a href="#l-468">468</a>
<a href="#l-469">469</a>
<a href="#l-470">470</a>
<a href="#l-471">471</a>
<a href="#l-472">472</a>
<a href="#l-473">473</a>
<a href="#l-474">474</a>
<a href="#l-475">475</a>
<a href="#l-476">476</a>
<a href="#l-477">477</a>
<a href="#l-478">478</a>
<a href="#l-479">479</a>
<a href="#l-480">480</a>
<a href="#l-481">481</a>
<a href="#l-482">482</a>
<a href="#l-483">483</a>
<a href="#l-484">484</a>
<a href="#l-485">485</a>
<a href="#l-486">486</a>
<a href="#l-487">487</a>
<a href="#l-488">488</a>
<a href="#l-489">489</a>
<a href="#l-490">490</a>
<a href="#l-491">491</a>
<a href="#l-492">492</a>
<a href="#l-493">493</a>
<a href="#l-494">494</a>
<a href="#l-495">495</a>
<a href="#l-496">496</a>
<a href="#l-497">497</a>
<a href="#l-498">498</a>
<a href="#l-499">499</a>
<a href="#l-500">500</a>
<a href="#l-501">501</a>
<a href="#l-502">502</a>
<a href="#l-503">503</a>
<a href="#l-504">504</a>
<a href="#l-505">505</a>
<a href="#l-506">506</a>
<a href="#l-507">507</a>
<a href="#l-508">508</a>
<a href="#l-509">509</a>
<a href="#l-510">510</a>
<a href="#l-511">511</a>
<a href="#l-512">512</a>
<a href="#l-513">513</a>
<a href="#l-514">514</a>
<a href="#l-515">515</a>
<a href="#l-516">516</a>
<a href="#l-517">517</a>
<a href="#l-518">518</a>
<a href="#l-519">519</a>
<a href="#l-520">520</a>
<a href="#l-521">521</a>
<a href="#l-522">522</a>
<a href="#l-523">523</a>
<a href="#l-524">524</a>
<a href="#l-525">525</a>
<a href="#l-526">526</a>
<a href="#l-527">527</a>
<a href="#l-528">528</a>
<a href="#l-529">529</a>
<a href="#l-530">530</a>
<a href="#l-531">531</a>
<a href="#l-532">532</a>
<a href="#l-533">533</a>
<a href="#l-534">534</a>
<a href="#l-535">535</a>
<a href="#l-536">536</a>
<a href="#l-537">537</a>
<a href="#l-538">538</a>
<a href="#l-539">539</a>
<a href="#l-540">540</a>
<a href="#l-541">541</a>
<a href="#l-542">542</a>
<a href="#l-543">543</a>
<a href="#l-544">544</a>
<a href="#l-545">545</a>
<a href="#l-546">546</a>
<a href="#l-547">547</a>
<a href="#l-548">548</a>
<a href="#l-549">549</a>
<a href="#l-550">550</a>
<a href="#l-551">551</a>
<a href="#l-552">552</a>
<a href="#l-553">553</a>
<a href="#l-554">554</a>
<a href="#l-555">555</a>
<a href="#l-556">556</a>
<a href="#l-557">557</a>
<a href="#l-558">558</a>
<a href="#l-559">559</a>
<a href="#l-560">560</a>
<a href="#l-561">561</a>
<a href="#l-562">562</a>
<a href="#l-563">563</a>
<a href="#l-564">564</a>
<a href="#l-565">565</a>
<a href="#l-566">566</a>
<a href="#l-567">567</a>
<a href="#l-568">568</a>
<a href="#l-569">569</a>
<a href="#l-570">570</a>
<a href="#l-571">571</a>
<a href="#l-572">572</a>
<a href="#l-573">573</a>
<a href="#l-574">574</a>
<a href="#l-575">575</a>
<a href="#l-576">576</a>
<a href="#l-577">577</a>
<a href="#l-578">578</a>
<a href="#l-579">579</a>
<a href="#l-580">580</a>
<a href="#l-581">581</a>
<a href="#l-582">582</a>
<a href="#l-583">583</a>
<a href="#l-584">584</a>
<a href="#l-585">585</a>
<a href="#l-586">586</a>
<a href="#l-587">587</a>
<a href="#l-588">588</a>
<a href="#l-589">589</a>
<a href="#l-590">590</a>
<a href="#l-591">591</a>
<a href="#l-592">592</a>
<a href="#l-593">593</a>
<a href="#l-594">594</a>
<a href="#l-595">595</a>
<a href="#l-596">596</a>
<a href="#l-597">597</a>
<a href="#l-598">598</a>
<a href="#l-599">599</a>
<a href="#l-600">600</a>
<a href="#l-601">601</a>
<a href="#l-602">602</a>
<a href="#l-603">603</a>
<a href="#l-604">604</a>
<a href="#l-605">605</a>
<a href="#l-606">606</a>
<a href="#l-607">607</a>
<a href="#l-608">608</a>
<a href="#l-609">609</a>
<a href="#l-610">610</a>
<a href="#l-611">611</a>
<a href="#l-612">612</a>
<a href="#l-613">613</a>
<a href="#l-614">614</a>
<a href="#l-615">615</a>
<a href="#l-616">616</a>
<a href="#l-617">617</a>
<a href="#l-618">618</a>
<a href="#l-619">619</a>
<a href="#l-620">620</a>
<a href="#l-621">621</a>
<a href="#l-622">622</a>
<a href="#l-623">623</a>
<a href="#l-624">624</a>
<a href="#l-625">625</a>
<a href="#l-626">626</a>
<a href="#l-627">627</a>
<a href="#l-628">628</a>
<a href="#l-629">629</a>
<a href="#l-630">630</a>
<a href="#l-631">631</a>
<a href="#l-632">632</a>
<a href="#l-633">633</a>
<a href="#l-634">634</a>
<a href="#l-635">635</a>
<a href="#l-636">636</a>
<a href="#l-637">637</a>
<a href="#l-638">638</a>
<a href="#l-639">639</a>
<a href="#l-640">640</a>
<a href="#l-641">641</a>
<a href="#l-642">642</a>
<a href="#l-643">643</a>
<a href="#l-644">644</a>
<a href="#l-645">645</a>
<a href="#l-646">646</a>
<a href="#l-647">647</a>
<a href="#l-648">648</a>
<a href="#l-649">649</a>
<a href="#l-650">650</a>
<a href="#l-651">651</a>
<a href="#l-652">652</a>
<a href="#l-653">653</a>
<a href="#l-654">654</a>
<a href="#l-655">655</a>
<a href="#l-656">656</a>
<a href="#l-657">657</a>
<a href="#l-658">658</a>
<a href="#l-659">659</a>
<a href="#l-660">660</a>
<a href="#l-661">661</a>
<a href="#l-662">662</a>
<a href="#l-663">663</a>
<a href="#l-664">664</a>
<a href="#l-665">665</a>
<a href="#l-666">666</a>
<a href="#l-667">667</a>
<a href="#l-668">668</a>
<a href="#l-669">669</a>
<a href="#l-670">670</a>
<a href="#l-671">671</a>
<a href="#l-672">672</a>
<a href="#l-673">673</a>
<a href="#l-674">674</a>
<a href="#l-675">675</a>
<a href="#l-676">676</a>
<a href="#l-677">677</a>
<a href="#l-678">678</a>
<a href="#l-679">679</a>
<a href="#l-680">680</a>
<a href="#l-681">681</a>
<a href="#l-682">682</a>
<a href="#l-683">683</a>
<a href="#l-684">684</a>
<a href="#l-685">685</a>
<a href="#l-686">686</a>
<a href="#l-687">687</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Buffered partition for OTP controller.</span>
<a name="l-6"></a><span class="c1">//</span>
<a name="l-7"></a>
<a name="l-8"></a><span class="no">`include</span> <span class="s">&quot;prim_assert.sv&quot;</span>
<a name="l-9"></a>
<a name="l-10"></a><span class="k">module</span> <span class="n">otp_ctrl_part_buf</span>
<a name="l-11"></a>  <span class="kn">import</span> <span class="nn">otp_ctrl_pkg::*</span><span class="p">;</span>
<a name="l-12"></a>  <span class="kn">import</span> <span class="nn">otp_ctrl_reg_pkg::*</span><span class="p">;</span>
<a name="l-13"></a><span class="p">#(</span>
<a name="l-14"></a>  <span class="c1">// Partition information.</span>
<a name="l-15"></a>  <span class="k">parameter</span> <span class="n">part_info_t</span>             <span class="n">Info</span><span class="p">,</span>
<a name="l-16"></a>  <span class="k">parameter</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">Info</span><span class="p">.</span><span class="n">size</span><span class="o">*</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DataDefault</span> <span class="o">=</span> <span class="m">&#39;0</span>
<a name="l-17"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-18"></a>  <span class="k">input</span>                               <span class="n">clk_i</span><span class="p">,</span>
<a name="l-19"></a>  <span class="k">input</span>                               <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-20"></a>  <span class="c1">// Pulse to start partition initialisation (required once per power cycle).</span>
<a name="l-21"></a>  <span class="k">input</span>                               <span class="n">init_req_i</span><span class="p">,</span>
<a name="l-22"></a>  <span class="k">output</span> <span class="kt">logic</span>                        <span class="n">init_done_o</span><span class="p">,</span>
<a name="l-23"></a>  <span class="c1">// Integrity check requests</span>
<a name="l-24"></a>  <span class="k">input</span>                               <span class="n">integ_chk_req_i</span><span class="p">,</span>
<a name="l-25"></a>  <span class="k">output</span> <span class="kt">logic</span>                        <span class="n">integ_chk_ack_o</span><span class="p">,</span>
<a name="l-26"></a>  <span class="c1">// Consistency check requests</span>
<a name="l-27"></a>  <span class="k">input</span>                               <span class="n">cnsty_chk_req_i</span><span class="p">,</span>
<a name="l-28"></a>  <span class="k">output</span> <span class="kt">logic</span>                        <span class="n">cnsty_chk_ack_o</span><span class="p">,</span>
<a name="l-29"></a>  <span class="c1">// Escalation input. This moves the FSM into a terminal state and locks down</span>
<a name="l-30"></a>  <span class="c1">// the partition.</span>
<a name="l-31"></a>  <span class="k">input</span>  <span class="n">lc_ctrl_pkg</span><span class="o">::</span><span class="n">lc_tx_t</span>         <span class="n">escalate_en_i</span><span class="p">,</span>
<a name="l-32"></a>  <span class="c1">// Output error state of partition, to be consumed by OTP error/alert logic.</span>
<a name="l-33"></a>  <span class="c1">// Note that most errors are not recoverable and move the partition FSM into</span>
<a name="l-34"></a>  <span class="c1">// a terminal error state.</span>
<a name="l-35"></a>  <span class="k">output</span> <span class="n">otp_err_e</span>                    <span class="n">error_o</span><span class="p">,</span>
<a name="l-36"></a>  <span class="c1">// Access/lock status</span>
<a name="l-37"></a>  <span class="k">input</span>  <span class="n">part_access_t</span>                <span class="n">access_i</span><span class="p">,</span> <span class="c1">// runtime lock from CSRs</span>
<a name="l-38"></a>  <span class="k">output</span> <span class="n">part_access_t</span>                <span class="n">access_o</span><span class="p">,</span>
<a name="l-39"></a>  <span class="c1">// Buffered 64bit digest output.</span>
<a name="l-40"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">ScrmblBlockWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">digest_o</span><span class="p">,</span>
<a name="l-41"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">Info</span><span class="p">.</span><span class="n">size</span><span class="o">*</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>      <span class="n">data_o</span><span class="p">,</span>
<a name="l-42"></a>  <span class="c1">// OTP interface</span>
<a name="l-43"></a>  <span class="k">output</span> <span class="kt">logic</span>                        <span class="n">otp_req_o</span><span class="p">,</span>
<a name="l-44"></a>  <span class="k">output</span> <span class="n">prim_otp_cmd_e</span>               <span class="n">otp_cmd_o</span><span class="p">,</span>
<a name="l-45"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">OtpSizeWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">otp_size_o</span><span class="p">,</span>
<a name="l-46"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">OtpIfWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>       <span class="n">otp_wdata_o</span><span class="p">,</span>
<a name="l-47"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">OtpAddrWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">otp_addr_o</span><span class="p">,</span>
<a name="l-48"></a>  <span class="k">input</span>                               <span class="n">otp_gnt_i</span><span class="p">,</span>
<a name="l-49"></a>  <span class="k">input</span>                               <span class="n">otp_rvalid_i</span><span class="p">,</span>
<a name="l-50"></a>  <span class="k">input</span>  <span class="p">[</span><span class="n">ScrmblBlockWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>       <span class="n">otp_rdata_i</span><span class="p">,</span>
<a name="l-51"></a>  <span class="k">input</span>  <span class="n">otp_err_e</span>                    <span class="n">otp_err_i</span><span class="p">,</span>
<a name="l-52"></a>  <span class="c1">// Scrambling mutex request</span>
<a name="l-53"></a>  <span class="k">output</span> <span class="kt">logic</span>                        <span class="n">scrmbl_mtx_req_o</span><span class="p">,</span>
<a name="l-54"></a>  <span class="k">input</span>                               <span class="n">scrmbl_mtx_gnt_i</span><span class="p">,</span>
<a name="l-55"></a>  <span class="c1">// Scrambling datapath interface</span>
<a name="l-56"></a>  <span class="k">output</span> <span class="n">otp_scrmbl_cmd_e</span>             <span class="n">scrmbl_cmd_o</span><span class="p">,</span>
<a name="l-57"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">ConstSelWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>    <span class="n">scrmbl_sel_o</span><span class="p">,</span>
<a name="l-58"></a>  <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">ScrmblBlockWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">scrmbl_data_o</span><span class="p">,</span>
<a name="l-59"></a>  <span class="k">output</span> <span class="kt">logic</span>                        <span class="n">scrmbl_valid_o</span><span class="p">,</span>
<a name="l-60"></a>  <span class="k">input</span>  <span class="kt">logic</span>                        <span class="n">scrmbl_ready_i</span><span class="p">,</span>
<a name="l-61"></a>  <span class="k">input</span>  <span class="kt">logic</span>                        <span class="n">scrmbl_valid_i</span><span class="p">,</span>
<a name="l-62"></a>  <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="n">ScrmblBlockWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">scrmbl_data_i</span>
<a name="l-63"></a><span class="p">);</span>
<a name="l-64"></a>
<a name="l-65"></a>  <span class="c1">////////////////////////</span>
<a name="l-66"></a>  <span class="c1">// Integration Checks //</span>
<a name="l-67"></a>  <span class="c1">////////////////////////</span>
<a name="l-68"></a>
<a name="l-69"></a>  <span class="kn">import</span> <span class="nn">prim_util_pkg::vbits</span><span class="p">;</span>
<a name="l-70"></a>
<a name="l-71"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">DigestOffset</span> <span class="o">=</span> <span class="n">Info</span><span class="p">.</span><span class="n">offset</span> <span class="o">+</span> <span class="n">Info</span><span class="p">.</span><span class="n">size</span> <span class="o">-</span> <span class="n">ScrmblBlockWidth</span><span class="o">/</span><span class="mi">8</span><span class="p">;</span>
<a name="l-72"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">NumScrmblBlocks</span> <span class="o">=</span> <span class="n">Info</span><span class="p">.</span><span class="n">size</span> <span class="o">/</span> <span class="p">(</span><span class="n">ScrmblBlockWidth</span><span class="o">/</span><span class="mi">8</span><span class="p">);</span>
<a name="l-73"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">CntWidth</span> <span class="o">=</span> <span class="n">vbits</span><span class="p">(</span><span class="n">NumScrmblBlocks</span><span class="p">);</span>
<a name="l-74"></a>
<a name="l-75"></a>  <span class="c1">// Integration checks for parameters.</span>
<a name="l-76"></a>  <span class="no">`ASSERT_INIT</span><span class="p">(</span><span class="n">OffsetMustBeBlockAligned_A</span><span class="p">,</span> <span class="p">(</span><span class="n">Info</span><span class="p">.</span><span class="n">offset</span> <span class="o">%</span> <span class="p">(</span><span class="n">ScrmblBlockWidth</span><span class="o">/</span><span class="mi">8</span><span class="p">))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
<a name="l-77"></a>  <span class="no">`ASSERT_INIT</span><span class="p">(</span><span class="n">SizeMustBeBlockAligned_A</span><span class="p">,</span> <span class="p">(</span><span class="n">Info</span><span class="p">.</span><span class="n">size</span> <span class="o">%</span> <span class="p">(</span><span class="n">ScrmblBlockWidth</span><span class="o">/</span><span class="mi">8</span><span class="p">))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
<a name="l-78"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">ScrambledImpliesDigest_A</span><span class="p">,</span> <span class="n">Info</span><span class="p">.</span><span class="n">scrambled</span> <span class="o">|-&gt;</span> <span class="n">Info</span><span class="p">.</span><span class="n">hw_digest</span><span class="p">)</span>
<a name="l-79"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">WriteLockImpliesDigest_A</span><span class="p">,</span> <span class="n">Info</span><span class="p">.</span><span class="n">read_lock</span> <span class="o">|-&gt;</span> <span class="n">Info</span><span class="p">.</span><span class="n">hw_digest</span><span class="p">)</span>
<a name="l-80"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">ReadLockImpliesDigest_A</span><span class="p">,</span> <span class="n">Info</span><span class="p">.</span><span class="n">write_lock</span> <span class="o">|-&gt;</span> <span class="n">Info</span><span class="p">.</span><span class="n">hw_digest</span><span class="p">)</span>
<a name="l-81"></a>
<a name="l-82"></a>  <span class="c1">///////////////////////</span>
<a name="l-83"></a>  <span class="c1">// OTP Partition FSM //</span>
<a name="l-84"></a>  <span class="c1">///////////////////////</span>
<a name="l-85"></a>
<a name="l-86"></a>  <span class="c1">// Encoding generated with ./sparse-fsm-encode.py -d 5 -m 16 -n 12 -s 3370657881</span>
<a name="l-87"></a>  <span class="c1">// Hamming distance histogram:</span>
<a name="l-88"></a>  <span class="c1">//</span>
<a name="l-89"></a>  <span class="c1">// 0:  --</span>
<a name="l-90"></a>  <span class="c1">// 1:  --</span>
<a name="l-91"></a>  <span class="c1">// 2:  --</span>
<a name="l-92"></a>  <span class="c1">// 3:  --</span>
<a name="l-93"></a>  <span class="c1">// 4:  --</span>
<a name="l-94"></a>  <span class="c1">// 5:  |||||||||||||||||| (30.00%)</span>
<a name="l-95"></a>  <span class="c1">// 6:  |||||||||||||||||||| (32.50%)</span>
<a name="l-96"></a>  <span class="c1">// 7:  ||||||||||| (19.17%)</span>
<a name="l-97"></a>  <span class="c1">// 8:  ||||||| (11.67%)</span>
<a name="l-98"></a>  <span class="c1">// 9:  || (4.17%)</span>
<a name="l-99"></a>  <span class="c1">// 10: | (2.50%)</span>
<a name="l-100"></a>  <span class="c1">// 11: --</span>
<a name="l-101"></a>  <span class="c1">// 12: --</span>
<a name="l-102"></a>  <span class="c1">//</span>
<a name="l-103"></a>  <span class="c1">// Minimum Hamming distance: 5</span>
<a name="l-104"></a>  <span class="c1">// Maximum Hamming distance: 10</span>
<a name="l-105"></a>  <span class="c1">//</span>
<a name="l-106"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="n">StateWidth</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
<a name="l-107"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">StateWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="p">{</span>
<a name="l-108"></a>    <span class="n">ResetSt</span>         <span class="o">=</span> <span class="mb">12&#39;b001001101010</span><span class="p">,</span>
<a name="l-109"></a>    <span class="n">InitSt</span>          <span class="o">=</span> <span class="mb">12&#39;b110100100111</span><span class="p">,</span>
<a name="l-110"></a>    <span class="n">InitWaitSt</span>      <span class="o">=</span> <span class="mb">12&#39;b001110110001</span><span class="p">,</span>
<a name="l-111"></a>    <span class="n">InitDescrSt</span>     <span class="o">=</span> <span class="mb">12&#39;b110010000100</span><span class="p">,</span>
<a name="l-112"></a>    <span class="n">InitDescrWaitSt</span> <span class="o">=</span> <span class="mb">12&#39;b101000011100</span><span class="p">,</span>
<a name="l-113"></a>    <span class="n">IdleSt</span>          <span class="o">=</span> <span class="mb">12&#39;b100110101000</span><span class="p">,</span>
<a name="l-114"></a>    <span class="n">IntegScrSt</span>      <span class="o">=</span> <span class="mb">12&#39;b010101001101</span><span class="p">,</span>
<a name="l-115"></a>    <span class="n">IntegScrWaitSt</span>  <span class="o">=</span> <span class="mb">12&#39;b110101011010</span><span class="p">,</span>
<a name="l-116"></a>    <span class="n">IntegDigClrSt</span>   <span class="o">=</span> <span class="mb">12&#39;b011000011011</span><span class="p">,</span>
<a name="l-117"></a>    <span class="n">IntegDigSt</span>      <span class="o">=</span> <span class="mb">12&#39;b101001000001</span><span class="p">,</span>
<a name="l-118"></a>    <span class="n">IntegDigPadSt</span>   <span class="o">=</span> <span class="mb">12&#39;b101111010111</span><span class="p">,</span>
<a name="l-119"></a>    <span class="n">IntegDigFinSt</span>   <span class="o">=</span> <span class="mb">12&#39;b011011100101</span><span class="p">,</span>
<a name="l-120"></a>    <span class="n">IntegDigWaitSt</span>  <span class="o">=</span> <span class="mb">12&#39;b100011110010</span><span class="p">,</span>
<a name="l-121"></a>    <span class="n">CnstyReadSt</span>     <span class="o">=</span> <span class="mb">12&#39;b111111101110</span><span class="p">,</span>
<a name="l-122"></a>    <span class="n">CnstyReadWaitSt</span> <span class="o">=</span> <span class="mb">12&#39;b001100000110</span><span class="p">,</span>
<a name="l-123"></a>    <span class="n">ErrorSt</span>         <span class="o">=</span> <span class="mb">12&#39;b000011011001</span>
<a name="l-124"></a>  <span class="p">}</span> <span class="n">state_e</span><span class="p">;</span>
<a name="l-125"></a>
<a name="l-126"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="kt">logic</span> <span class="p">{</span>
<a name="l-127"></a>    <span class="n">ScrmblData</span><span class="p">,</span>
<a name="l-128"></a>    <span class="n">OtpData</span>
<a name="l-129"></a>  <span class="p">}</span> <span class="n">data_sel_e</span><span class="p">;</span>
<a name="l-130"></a>
<a name="l-131"></a>  <span class="k">typedef</span> <span class="k">enum</span> <span class="kt">logic</span> <span class="p">{</span>
<a name="l-132"></a>    <span class="n">PartOffset</span><span class="p">,</span>
<a name="l-133"></a>    <span class="n">DigOffset</span>
<a name="l-134"></a>  <span class="p">}</span> <span class="n">base_sel_e</span><span class="p">;</span>
<a name="l-135"></a>
<a name="l-136"></a>  <span class="n">state_e</span> <span class="n">state_d</span><span class="p">,</span> <span class="n">state_q</span><span class="p">;</span>
<a name="l-137"></a>  <span class="n">otp_err_e</span> <span class="n">error_d</span><span class="p">,</span> <span class="n">error_q</span><span class="p">;</span>
<a name="l-138"></a>  <span class="n">data_sel_e</span> <span class="n">data_sel</span><span class="p">;</span>
<a name="l-139"></a>  <span class="n">base_sel_e</span> <span class="n">base_sel</span><span class="p">;</span>
<a name="l-140"></a>  <span class="n">access_e</span> <span class="n">dout_gate_d</span><span class="p">,</span> <span class="n">dout_gate_q</span><span class="p">;</span>
<a name="l-141"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">CntWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">cnt_d</span><span class="p">,</span> <span class="n">cnt_q</span><span class="p">;</span>
<a name="l-142"></a>  <span class="kt">logic</span> <span class="n">cnt_en</span><span class="p">,</span> <span class="n">cnt_clr</span><span class="p">;</span>
<a name="l-143"></a>  <span class="kt">logic</span> <span class="n">parity_err</span><span class="p">;</span>
<a name="l-144"></a>  <span class="kt">logic</span> <span class="n">buffer_reg_en</span><span class="p">;</span>
<a name="l-145"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">ScrmblBlockWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data_mux</span><span class="p">;</span>
<a name="l-146"></a>
<a name="l-147"></a>  <span class="c1">// Output partition error state.</span>
<a name="l-148"></a>  <span class="k">assign</span> <span class="n">error_o</span> <span class="o">=</span> <span class="n">error_q</span><span class="p">;</span>
<a name="l-149"></a>
<a name="l-150"></a>  <span class="c1">// This partition cannot do any write accesses, hence we tie this</span>
<a name="l-151"></a>  <span class="c1">// constantly off.</span>
<a name="l-152"></a>  <span class="k">assign</span> <span class="n">otp_wdata_o</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-153"></a>  <span class="k">assign</span> <span class="n">otp_cmd_o</span>   <span class="o">=</span> <span class="n">OtpRead</span><span class="p">;</span>
<a name="l-154"></a>
<a name="l-155"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_fsm</span>
<a name="l-156"></a>    <span class="n">state_d</span> <span class="o">=</span> <span class="n">state_q</span><span class="p">;</span>
<a name="l-157"></a>
<a name="l-158"></a>    <span class="c1">// Redundantly encoded lock signal for buffer regs.</span>
<a name="l-159"></a>    <span class="n">dout_gate_d</span> <span class="o">=</span> <span class="n">dout_gate_q</span><span class="p">;</span>
<a name="l-160"></a>
<a name="l-161"></a>    <span class="c1">// OTP signals</span>
<a name="l-162"></a>    <span class="n">otp_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-163"></a>
<a name="l-164"></a>    <span class="c1">// Scrambling mutex</span>
<a name="l-165"></a>    <span class="n">scrmbl_mtx_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-166"></a>
<a name="l-167"></a>    <span class="c1">// Scrambling datapath</span>
<a name="l-168"></a>    <span class="n">scrmbl_cmd_o</span>   <span class="o">=</span> <span class="n">LoadShadow</span><span class="p">;</span>
<a name="l-169"></a>    <span class="n">scrmbl_sel_o</span>   <span class="o">=</span> <span class="n">CnstyDigest</span><span class="p">;</span>
<a name="l-170"></a>    <span class="n">scrmbl_valid_o</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-171"></a>
<a name="l-172"></a>    <span class="c1">// Counter</span>
<a name="l-173"></a>    <span class="n">cnt_en</span>   <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-174"></a>    <span class="n">cnt_clr</span>  <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-175"></a>    <span class="n">base_sel</span> <span class="o">=</span> <span class="n">PartOffset</span><span class="p">;</span>
<a name="l-176"></a>
<a name="l-177"></a>    <span class="c1">// Buffer register</span>
<a name="l-178"></a>    <span class="n">buffer_reg_en</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-179"></a>    <span class="n">data_sel</span> <span class="o">=</span> <span class="n">OtpData</span><span class="p">;</span>
<a name="l-180"></a>
<a name="l-181"></a>    <span class="c1">// Error Register</span>
<a name="l-182"></a>    <span class="n">error_d</span> <span class="o">=</span> <span class="n">error_q</span><span class="p">;</span>
<a name="l-183"></a>
<a name="l-184"></a>    <span class="c1">// Integrity/Consistency check responses</span>
<a name="l-185"></a>    <span class="n">cnsty_chk_ack_o</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-186"></a>    <span class="n">integ_chk_ack_o</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-187"></a>
<a name="l-188"></a>    <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">state_q</span><span class="p">)</span>
<a name="l-189"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-190"></a>      <span class="c1">// State right after reset. Wait here until we get a an</span>
<a name="l-191"></a>      <span class="c1">// initialization request.</span>
<a name="l-192"></a>      <span class="nl">ResetSt:</span> <span class="k">begin</span>
<a name="l-193"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">init_req_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-194"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">InitSt</span><span class="p">;</span>
<a name="l-195"></a>        <span class="k">end</span>
<a name="l-196"></a>      <span class="k">end</span>
<a name="l-197"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-198"></a>      <span class="c1">// Initialization reads out the digest only in unbuffered</span>
<a name="l-199"></a>      <span class="c1">// partitions. Wait here until the OTP request has been granted.</span>
<a name="l-200"></a>      <span class="c1">// And then wait until the OTP word comes back.</span>
<a name="l-201"></a>      <span class="nl">InitSt:</span> <span class="k">begin</span>
<a name="l-202"></a>        <span class="n">otp_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-203"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">otp_gnt_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-204"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">InitWaitSt</span><span class="p">;</span>
<a name="l-205"></a>        <span class="k">end</span>
<a name="l-206"></a>      <span class="k">end</span>
<a name="l-207"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-208"></a>      <span class="c1">// Wait for OTP response and write to buffer register, then go to</span>
<a name="l-209"></a>      <span class="c1">// descrambling state. In case an OTP transaction fails, latch the</span>
<a name="l-210"></a>      <span class="c1">// OTP error code and jump to a</span>
<a name="l-211"></a>      <span class="c1">// terminal error state.</span>
<a name="l-212"></a>      <span class="nl">InitWaitSt:</span> <span class="k">begin</span>
<a name="l-213"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">otp_rvalid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-214"></a>          <span class="n">buffer_reg_en</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-215"></a>          <span class="c1">// The only error we tolerate is an ECC soft error. However,</span>
<a name="l-216"></a>          <span class="c1">// we still signal that error via the error state output.</span>
<a name="l-217"></a>          <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">otp_err_i</span> <span class="ow">inside</span> <span class="p">{</span><span class="n">NoError</span><span class="p">,</span> <span class="n">MacroEccCorrError</span><span class="p">}))</span> <span class="k">begin</span>
<a name="l-218"></a>            <span class="n">state_d</span> <span class="o">=</span> <span class="n">ErrorSt</span><span class="p">;</span>
<a name="l-219"></a>            <span class="n">error_d</span> <span class="o">=</span> <span class="n">otp_err_i</span><span class="p">;</span>
<a name="l-220"></a>          <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-221"></a>            <span class="c1">// Once we&#39;ve read and descrambled the whole partition, we can go to integrity</span>
<a name="l-222"></a>            <span class="c1">// verification. Note that the last block is the digest value, which does not</span>
<a name="l-223"></a>            <span class="c1">// have to be descrambled.</span>
<a name="l-224"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">cnt_q</span> <span class="o">==</span> <span class="n">NumScrmblBlocks</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-225"></a>              <span class="n">state_d</span> <span class="o">=</span> <span class="n">IntegDigClrSt</span><span class="p">;</span>
<a name="l-226"></a>            <span class="c1">// Only need to descramble if this is a scrambled partition.</span>
<a name="l-227"></a>            <span class="c1">// Otherwise, we can just go back to InitSt and read the next block.</span>
<a name="l-228"></a>            <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">Info</span><span class="p">.</span><span class="n">scrambled</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-229"></a>              <span class="n">state_d</span> <span class="o">=</span> <span class="n">InitDescrSt</span><span class="p">;</span>
<a name="l-230"></a>            <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-231"></a>              <span class="n">state_d</span> <span class="o">=</span> <span class="n">InitSt</span><span class="p">;</span>
<a name="l-232"></a>              <span class="n">cnt_en</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-233"></a>            <span class="k">end</span>
<a name="l-234"></a>            <span class="c1">// Signal ECC soft errors, but do not go into terminal error state.</span>
<a name="l-235"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">otp_err_i</span> <span class="o">==</span> <span class="n">MacroEccCorrError</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-236"></a>              <span class="n">error_d</span> <span class="o">=</span> <span class="n">otp_err_i</span><span class="p">;</span>
<a name="l-237"></a>            <span class="k">end</span>
<a name="l-238"></a>          <span class="k">end</span>
<a name="l-239"></a>        <span class="k">end</span>
<a name="l-240"></a>      <span class="k">end</span>
<a name="l-241"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-242"></a>      <span class="c1">// Descrambling state. This first acquires the scrambling</span>
<a name="l-243"></a>      <span class="c1">// datapath mutex. Note that once the mutex is acquired, we have</span>
<a name="l-244"></a>      <span class="c1">// exclusive access to the scrambling datapath until we release</span>
<a name="l-245"></a>      <span class="c1">// the mutex by deasserting scrmbl_mtx_req_o.</span>
<a name="l-246"></a>      <span class="nl">InitDescrSt:</span> <span class="k">begin</span>
<a name="l-247"></a>        <span class="n">scrmbl_mtx_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-248"></a>        <span class="n">scrmbl_valid_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-249"></a>        <span class="n">scrmbl_cmd_o</span> <span class="o">=</span> <span class="n">Decrypt</span><span class="p">;</span>
<a name="l-250"></a>        <span class="n">scrmbl_sel_o</span> <span class="o">=</span> <span class="n">Info</span><span class="p">.</span><span class="n">key_sel</span><span class="p">;</span>
<a name="l-251"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">scrmbl_mtx_gnt_i</span> <span class="o">&amp;&amp;</span> <span class="n">scrmbl_ready_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-252"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">InitDescrWaitSt</span><span class="p">;</span>
<a name="l-253"></a>        <span class="k">end</span>
<a name="l-254"></a>      <span class="k">end</span>
<a name="l-255"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-256"></a>      <span class="c1">// Wait for the descrambled data to return. Note that we release</span>
<a name="l-257"></a>      <span class="c1">// the mutex lock upon leaving this state.</span>
<a name="l-258"></a>      <span class="nl">InitDescrWaitSt:</span> <span class="k">begin</span>
<a name="l-259"></a>        <span class="n">scrmbl_mtx_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-260"></a>        <span class="n">scrmbl_sel_o</span> <span class="o">=</span> <span class="n">Info</span><span class="p">.</span><span class="n">key_sel</span><span class="p">;</span>
<a name="l-261"></a>        <span class="n">data_sel</span> <span class="o">=</span> <span class="n">ScrmblData</span><span class="p">;</span>
<a name="l-262"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">scrmbl_valid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-263"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">InitSt</span><span class="p">;</span>
<a name="l-264"></a>          <span class="n">buffer_reg_en</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-265"></a>          <span class="n">cnt_en</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-266"></a>        <span class="k">end</span>
<a name="l-267"></a>      <span class="k">end</span>
<a name="l-268"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-269"></a>      <span class="c1">// Idle state. We basically wait for integrity and consistency check</span>
<a name="l-270"></a>      <span class="c1">// triggers in this state.</span>
<a name="l-271"></a>      <span class="nl">IdleSt:</span> <span class="k">begin</span>
<a name="l-272"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">integ_chk_req_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-273"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">Info</span><span class="p">.</span><span class="n">hw_digest</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-274"></a>            <span class="n">state_d</span> <span class="o">=</span> <span class="n">IntegDigClrSt</span><span class="p">;</span>
<a name="l-275"></a>          <span class="c1">// In case there is nothing to check we can just</span>
<a name="l-276"></a>          <span class="c1">// acknowledge the request right away, without going to the</span>
<a name="l-277"></a>          <span class="c1">// integrity check.</span>
<a name="l-278"></a>          <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-279"></a>            <span class="n">integ_chk_ack_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-280"></a>          <span class="k">end</span>
<a name="l-281"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cnsty_chk_req_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-282"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">CnstyReadSt</span><span class="p">;</span>
<a name="l-283"></a>          <span class="n">cnt_clr</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-284"></a>        <span class="k">end</span>
<a name="l-285"></a>      <span class="k">end</span>
<a name="l-286"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-287"></a>      <span class="c1">// Read the digest. Wait here until the OTP request has been granted.</span>
<a name="l-288"></a>      <span class="c1">// And then wait until the OTP word comes back.</span>
<a name="l-289"></a>      <span class="nl">CnstyReadSt:</span> <span class="k">begin</span>
<a name="l-290"></a>        <span class="n">otp_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-291"></a>        <span class="c1">// In case this partition has a hardware digest, we only have to read</span>
<a name="l-292"></a>        <span class="c1">// and compare the digest value. In that case we select the digest offset here.</span>
<a name="l-293"></a>        <span class="c1">// Otherwise we have to read and compare the whole partition, in which case we</span>
<a name="l-294"></a>        <span class="c1">// select the partition offset, which is the default assignment of base_sel.</span>
<a name="l-295"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">Info</span><span class="p">.</span><span class="n">hw_digest</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-296"></a>          <span class="n">base_sel</span> <span class="o">=</span> <span class="n">DigOffset</span><span class="p">;</span>
<a name="l-297"></a>        <span class="k">end</span>
<a name="l-298"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">otp_gnt_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-299"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">CnstyReadWaitSt</span><span class="p">;</span>
<a name="l-300"></a>        <span class="k">end</span>
<a name="l-301"></a>      <span class="k">end</span>
<a name="l-302"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-303"></a>      <span class="c1">// Wait for OTP response and and compare the digest. In case there is</span>
<a name="l-304"></a>      <span class="c1">// a mismatch, lock down the partition and go into the terminal error</span>
<a name="l-305"></a>      <span class="c1">// state. In case an OTP transaction fails, latch the OTP error code</span>
<a name="l-306"></a>      <span class="c1">// and jump to a terminal error state.</span>
<a name="l-307"></a>      <span class="nl">CnstyReadWaitSt:</span> <span class="k">begin</span>
<a name="l-308"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">otp_rvalid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-309"></a>          <span class="c1">// The only error we tolerate is an ECC soft error. However,</span>
<a name="l-310"></a>          <span class="c1">// we still signal that error via the error state output.</span>
<a name="l-311"></a>          <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">otp_err_i</span> <span class="ow">inside</span> <span class="p">{</span><span class="n">NoError</span><span class="p">,</span> <span class="n">MacroEccCorrError</span><span class="p">}))</span> <span class="k">begin</span>
<a name="l-312"></a>            <span class="n">state_d</span> <span class="o">=</span> <span class="n">ErrorSt</span><span class="p">;</span>
<a name="l-313"></a>            <span class="n">error_d</span> <span class="o">=</span> <span class="n">otp_err_i</span><span class="p">;</span>
<a name="l-314"></a>          <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-315"></a>            <span class="c1">// Check whether we need to compare the digest or the full partition</span>
<a name="l-316"></a>            <span class="c1">// contents here.</span>
<a name="l-317"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">Info</span><span class="p">.</span><span class="n">hw_digest</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-318"></a>              <span class="c1">// Note that we ignore this check if the digest is still blank.</span>
<a name="l-319"></a>              <span class="k">if</span> <span class="p">(</span><span class="n">digest_o</span> <span class="o">==</span> <span class="n">data_mux</span> <span class="o">||</span> <span class="n">data_mux</span> <span class="o">==</span> <span class="m">&#39;0</span> <span class="o">&amp;&amp;</span> <span class="n">digest_o</span> <span class="o">==</span> <span class="m">&#39;0</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-320"></a>                <span class="n">state_d</span> <span class="o">=</span> <span class="n">IdleSt</span><span class="p">;</span>
<a name="l-321"></a>                <span class="n">cnsty_chk_ack_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-322"></a>              <span class="c1">// Error out and lock the partition if this check fails.</span>
<a name="l-323"></a>              <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-324"></a>                <span class="n">state_d</span> <span class="o">=</span> <span class="n">ErrorSt</span><span class="p">;</span>
<a name="l-325"></a>                <span class="n">error_d</span> <span class="o">=</span> <span class="n">CheckFailError</span><span class="p">;</span>
<a name="l-326"></a>              <span class="k">end</span>
<a name="l-327"></a>            <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-328"></a>              <span class="c1">// Check whether the read data corresponds with the data buffered in regs.</span>
<a name="l-329"></a>              <span class="k">if</span> <span class="p">(</span><span class="n">scrmbl_data_o</span> <span class="o">==</span> <span class="n">data_mux</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-330"></a>                <span class="c1">// Can go back to idle and acknowledge the</span>
<a name="l-331"></a>                <span class="c1">// request if this is the last block.</span>
<a name="l-332"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">cnt_q</span> <span class="o">==</span> <span class="n">NumScrmblBlocks</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-333"></a>                  <span class="n">state_d</span> <span class="o">=</span> <span class="n">IdleSt</span><span class="p">;</span>
<a name="l-334"></a>                  <span class="n">cnsty_chk_ack_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-335"></a>                <span class="c1">// Need to go back and read out more blocks.</span>
<a name="l-336"></a>                <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-337"></a>                  <span class="n">state_d</span> <span class="o">=</span> <span class="n">CnstyReadSt</span><span class="p">;</span>
<a name="l-338"></a>                  <span class="n">cnt_en</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-339"></a>                <span class="k">end</span>
<a name="l-340"></a>              <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-341"></a>                <span class="n">state_d</span> <span class="o">=</span> <span class="n">ErrorSt</span><span class="p">;</span>
<a name="l-342"></a>                <span class="n">error_d</span> <span class="o">=</span> <span class="n">CheckFailError</span><span class="p">;</span>
<a name="l-343"></a>              <span class="k">end</span>
<a name="l-344"></a>            <span class="k">end</span>
<a name="l-345"></a>          <span class="k">end</span>
<a name="l-346"></a>        <span class="k">end</span>
<a name="l-347"></a>      <span class="k">end</span>
<a name="l-348"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-349"></a>      <span class="c1">// First, acquire the mutex for the digest and clear the digest state.</span>
<a name="l-350"></a>      <span class="nl">IntegDigClrSt:</span> <span class="k">begin</span>
<a name="l-351"></a>        <span class="c1">// Check whether this partition requires checking at all.</span>
<a name="l-352"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">Info</span><span class="p">.</span><span class="n">hw_digest</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-353"></a>          <span class="n">scrmbl_mtx_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-354"></a>          <span class="n">scrmbl_valid_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-355"></a>          <span class="n">cnt_clr</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-356"></a>          <span class="c1">// Need to reset the digest state and set it to chained</span>
<a name="l-357"></a>          <span class="c1">// mode if this partition is scrambled.</span>
<a name="l-358"></a>          <span class="n">scrmbl_cmd_o</span> <span class="o">=</span> <span class="n">DigestInit</span><span class="p">;</span>
<a name="l-359"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">Info</span><span class="p">.</span><span class="n">scrambled</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-360"></a>            <span class="n">scrmbl_sel_o</span> <span class="o">=</span> <span class="n">ChainedMode</span><span class="p">;</span>
<a name="l-361"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">scrmbl_mtx_gnt_i</span> <span class="o">&amp;&amp;</span> <span class="n">scrmbl_ready_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-362"></a>              <span class="n">state_d</span> <span class="o">=</span> <span class="n">IntegScrSt</span><span class="p">;</span>
<a name="l-363"></a>            <span class="k">end</span>
<a name="l-364"></a>          <span class="c1">// If this partition is not scrambled, we can just directly</span>
<a name="l-365"></a>          <span class="c1">// jump to the digest state.</span>
<a name="l-366"></a>          <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-367"></a>            <span class="n">scrmbl_sel_o</span> <span class="o">=</span> <span class="n">StandardMode</span><span class="p">;</span>
<a name="l-368"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">scrmbl_mtx_gnt_i</span> <span class="o">&amp;&amp;</span> <span class="n">scrmbl_ready_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-369"></a>              <span class="n">state_d</span> <span class="o">=</span> <span class="n">IntegDigSt</span><span class="p">;</span>
<a name="l-370"></a>            <span class="k">end</span>
<a name="l-371"></a>          <span class="k">end</span>
<a name="l-372"></a>        <span class="c1">// Otherwise, if this partition is not digest protected,</span>
<a name="l-373"></a>        <span class="c1">// we can just go to idle, since there is nothing to check.</span>
<a name="l-374"></a>        <span class="c1">// Note that we do not come back to this state in case there is no</span>
<a name="l-375"></a>        <span class="c1">// digest, and hence it is safe to unlock the buffer regs at this point.</span>
<a name="l-376"></a>        <span class="c1">// This is the only way the buffer regs can get unlocked.</span>
<a name="l-377"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-378"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">IdleSt</span><span class="p">;</span>
<a name="l-379"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">dout_gate_q</span> <span class="o">==</span> <span class="n">Locked</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-380"></a>            <span class="n">dout_gate_d</span> <span class="o">=</span> <span class="n">Unlocked</span><span class="p">;</span>
<a name="l-381"></a>          <span class="k">end</span>
<a name="l-382"></a>        <span class="k">end</span>
<a name="l-383"></a>      <span class="k">end</span>
<a name="l-384"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-385"></a>      <span class="c1">// Scramble buffered data (which is held in plaintext form).</span>
<a name="l-386"></a>      <span class="c1">// This moves the previous scrambling result into the shadow reg</span>
<a name="l-387"></a>      <span class="c1">// for later use.</span>
<a name="l-388"></a>      <span class="nl">IntegScrSt:</span> <span class="k">begin</span>
<a name="l-389"></a>          <span class="n">scrmbl_mtx_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-390"></a>          <span class="n">scrmbl_valid_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-391"></a>          <span class="n">scrmbl_cmd_o</span> <span class="o">=</span> <span class="n">Encrypt</span><span class="p">;</span>
<a name="l-392"></a>          <span class="n">scrmbl_sel_o</span> <span class="o">=</span> <span class="n">Info</span><span class="p">.</span><span class="n">key_sel</span><span class="p">;</span>
<a name="l-393"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">scrmbl_ready_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-394"></a>            <span class="n">state_d</span> <span class="o">=</span> <span class="n">IntegScrWaitSt</span><span class="p">;</span>
<a name="l-395"></a>          <span class="k">end</span>
<a name="l-396"></a>      <span class="k">end</span>
<a name="l-397"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-398"></a>      <span class="c1">// Wait for the scrambled data to return.</span>
<a name="l-399"></a>      <span class="nl">IntegScrWaitSt:</span> <span class="k">begin</span>
<a name="l-400"></a>        <span class="n">scrmbl_mtx_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-401"></a>        <span class="n">scrmbl_sel_o</span> <span class="o">=</span> <span class="n">Info</span><span class="p">.</span><span class="n">key_sel</span><span class="p">;</span>
<a name="l-402"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">scrmbl_valid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-403"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">IntegDigSt</span><span class="p">;</span>
<a name="l-404"></a>        <span class="k">end</span>
<a name="l-405"></a>      <span class="k">end</span>
<a name="l-406"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-407"></a>      <span class="c1">// Push the word read into the scrambling datapath. The last</span>
<a name="l-408"></a>      <span class="c1">// block is repeated in case the number blocks in this partition</span>
<a name="l-409"></a>      <span class="c1">// is odd.</span>
<a name="l-410"></a>      <span class="nl">IntegDigSt:</span> <span class="k">begin</span>
<a name="l-411"></a>        <span class="n">scrmbl_mtx_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-412"></a>        <span class="n">scrmbl_valid_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-413"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">scrmbl_ready_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-414"></a>          <span class="n">cnt_en</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-415"></a>          <span class="c1">// No need to digest the digest value itself</span>
<a name="l-416"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">cnt_q</span> <span class="o">==</span> <span class="n">NumScrmblBlocks</span><span class="o">-</span><span class="mi">2</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-417"></a>            <span class="c1">// Note that the digest operates on 128bit blocks since the data is fed in via the</span>
<a name="l-418"></a>            <span class="c1">// PRESENT key input. Therefore, we only trigger a digest update on every second</span>
<a name="l-419"></a>            <span class="c1">// 64bit block that is pushed into the scrambling datapath.</span>
<a name="l-420"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">cnt_q</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-421"></a>              <span class="n">scrmbl_cmd_o</span> <span class="o">=</span> <span class="n">Digest</span><span class="p">;</span>
<a name="l-422"></a>              <span class="n">state_d</span> <span class="o">=</span> <span class="n">IntegDigFinSt</span><span class="p">;</span>
<a name="l-423"></a>            <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-424"></a>              <span class="n">state_d</span> <span class="o">=</span> <span class="n">IntegDigPadSt</span><span class="p">;</span>
<a name="l-425"></a>            <span class="k">end</span>
<a name="l-426"></a>          <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-427"></a>            <span class="c1">// Trigger digest round in case this is the second block in a row.</span>
<a name="l-428"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">cnt_q</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-429"></a>              <span class="n">scrmbl_cmd_o</span> <span class="o">=</span> <span class="n">Digest</span><span class="p">;</span>
<a name="l-430"></a>            <span class="k">end</span>
<a name="l-431"></a>            <span class="c1">// Go back and scramble the next data block if this is</span>
<a name="l-432"></a>            <span class="c1">// a scrambled partition. Otherwise just stay here.</span>
<a name="l-433"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">Info</span><span class="p">.</span><span class="n">scrambled</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-434"></a>              <span class="n">state_d</span> <span class="o">=</span> <span class="n">IntegScrSt</span><span class="p">;</span>
<a name="l-435"></a>            <span class="k">end</span>
<a name="l-436"></a>          <span class="k">end</span>
<a name="l-437"></a>        <span class="k">end</span>
<a name="l-438"></a>      <span class="k">end</span>
<a name="l-439"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-440"></a>      <span class="c1">// Padding state. When we get here, we&#39;ve copied the last encryption</span>
<a name="l-441"></a>      <span class="c1">// result into the shadow register such that we&#39;ve effectively</span>
<a name="l-442"></a>      <span class="c1">// repeated the last block twice in order to pad the data to 128bit.</span>
<a name="l-443"></a>      <span class="nl">IntegDigPadSt:</span> <span class="k">begin</span>
<a name="l-444"></a>        <span class="n">scrmbl_mtx_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-445"></a>        <span class="n">scrmbl_valid_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-446"></a>        <span class="n">scrmbl_cmd_o</span> <span class="o">=</span> <span class="n">Digest</span><span class="p">;</span>
<a name="l-447"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">scrmbl_ready_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-448"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">IntegDigFinSt</span><span class="p">;</span>
<a name="l-449"></a>        <span class="k">end</span>
<a name="l-450"></a>      <span class="k">end</span>
<a name="l-451"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-452"></a>      <span class="c1">// Trigger digest finalization and go wait for the result.</span>
<a name="l-453"></a>      <span class="nl">IntegDigFinSt:</span> <span class="k">begin</span>
<a name="l-454"></a>        <span class="n">scrmbl_mtx_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-455"></a>        <span class="n">scrmbl_valid_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-456"></a>        <span class="n">scrmbl_cmd_o</span> <span class="o">=</span> <span class="n">DigestFinalize</span><span class="p">;</span>
<a name="l-457"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">scrmbl_ready_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-458"></a>          <span class="n">state_d</span> <span class="o">=</span> <span class="n">IntegDigWaitSt</span><span class="p">;</span>
<a name="l-459"></a>        <span class="k">end</span>
<a name="l-460"></a>      <span class="k">end</span>
<a name="l-461"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-462"></a>      <span class="c1">// Wait for the digest to return, and double check whether the digest</span>
<a name="l-463"></a>      <span class="c1">// matches. If yes, unlock the partition. Otherwise, go into the terminal</span>
<a name="l-464"></a>      <span class="c1">// error state, where the partition will be locked down.</span>
<a name="l-465"></a>      <span class="nl">IntegDigWaitSt:</span> <span class="k">begin</span>
<a name="l-466"></a>        <span class="n">scrmbl_mtx_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-467"></a>        <span class="n">data_sel</span> <span class="o">=</span> <span class="n">ScrmblData</span><span class="p">;</span>
<a name="l-468"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">scrmbl_valid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-469"></a>          <span class="c1">// This is the only way the buffer regs can get unlocked.</span>
<a name="l-470"></a>          <span class="c1">// Note that we ignore this check if the digest is still blank.</span>
<a name="l-471"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">digest_o</span> <span class="o">==</span> <span class="n">data_mux</span> <span class="o">||</span> <span class="n">digest_o</span> <span class="o">==</span> <span class="m">&#39;0</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-472"></a>            <span class="n">state_d</span> <span class="o">=</span> <span class="n">IdleSt</span><span class="p">;</span>
<a name="l-473"></a>            <span class="c1">// If the partition is still locked, this is the first integrity check after</span>
<a name="l-474"></a>            <span class="c1">// initialization. This is the only way the buffer regs can get unlocked.</span>
<a name="l-475"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">dout_gate_q</span> <span class="o">==</span> <span class="n">Locked</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-476"></a>              <span class="n">dout_gate_d</span> <span class="o">=</span> <span class="n">Unlocked</span><span class="p">;</span>
<a name="l-477"></a>            <span class="c1">// Otherwise, this integrity check has requested by the LFSR timer, and we have</span>
<a name="l-478"></a>            <span class="c1">// to acknowledge its completion.</span>
<a name="l-479"></a>            <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-480"></a>              <span class="n">integ_chk_ack_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-481"></a>            <span class="k">end</span>
<a name="l-482"></a>          <span class="c1">// Error out and lock the partition if this check fails.</span>
<a name="l-483"></a>          <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-484"></a>            <span class="n">state_d</span> <span class="o">=</span> <span class="n">ErrorSt</span><span class="p">;</span>
<a name="l-485"></a>            <span class="n">error_d</span> <span class="o">=</span> <span class="n">CheckFailError</span><span class="p">;</span>
<a name="l-486"></a>          <span class="k">end</span>
<a name="l-487"></a>        <span class="k">end</span>
<a name="l-488"></a>      <span class="k">end</span>
<a name="l-489"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-490"></a>      <span class="c1">// Terminal Error State. This locks access to the partition.</span>
<a name="l-491"></a>      <span class="c1">// Make sure the partition signals an error state if no error</span>
<a name="l-492"></a>      <span class="c1">// code has been latched so far, and lock the buffer regs down.</span>
<a name="l-493"></a>      <span class="nl">ErrorSt:</span> <span class="k">begin</span>
<a name="l-494"></a>        <span class="n">dout_gate_d</span> <span class="o">=</span> <span class="n">Locked</span><span class="p">;</span>
<a name="l-495"></a>        <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">error_q</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-496"></a>          <span class="n">error_d</span> <span class="o">=</span> <span class="n">FsmStateError</span><span class="p">;</span>
<a name="l-497"></a>        <span class="k">end</span>
<a name="l-498"></a>      <span class="k">end</span>
<a name="l-499"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-500"></a>      <span class="c1">// We should never get here. If we do (e.g. via a malicious</span>
<a name="l-501"></a>      <span class="c1">// glitch), error out immediately.</span>
<a name="l-502"></a>      <span class="k">default</span><span class="o">:</span> <span class="k">begin</span>
<a name="l-503"></a>        <span class="n">state_d</span> <span class="o">=</span> <span class="n">ErrorSt</span><span class="p">;</span>
<a name="l-504"></a>      <span class="k">end</span>
<a name="l-505"></a>      <span class="c1">///////////////////////////////////////////////////////////////////</span>
<a name="l-506"></a>    <span class="k">endcase</span> <span class="c1">// state_q</span>
<a name="l-507"></a>
<a name="l-508"></a>
<a name="l-509"></a>    <span class="c1">// Unconditionally jump into the terminal error state in case of</span>
<a name="l-510"></a>    <span class="c1">// a parity error or escalation, and lock access to the partition down.</span>
<a name="l-511"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">parity_err</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-512"></a>      <span class="n">state_d</span> <span class="o">=</span> <span class="n">ErrorSt</span><span class="p">;</span>
<a name="l-513"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">state_q</span> <span class="o">!=</span> <span class="n">ErrorSt</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-514"></a>        <span class="n">error_d</span> <span class="o">=</span> <span class="n">CheckFailError</span><span class="p">;</span>
<a name="l-515"></a>      <span class="k">end</span>
<a name="l-516"></a>    <span class="k">end</span>
<a name="l-517"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">escalate_en_i</span> <span class="o">!=</span> <span class="n">lc_ctrl_pkg</span><span class="o">::</span><span class="n">Off</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-518"></a>      <span class="n">state_d</span> <span class="o">=</span> <span class="n">ErrorSt</span><span class="p">;</span>
<a name="l-519"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">state_q</span> <span class="o">!=</span> <span class="n">ErrorSt</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-520"></a>        <span class="n">error_d</span> <span class="o">=</span> <span class="n">FsmStateError</span><span class="p">;</span>
<a name="l-521"></a>      <span class="k">end</span>
<a name="l-522"></a>    <span class="k">end</span>
<a name="l-523"></a>  <span class="k">end</span>
<a name="l-524"></a>
<a name="l-525"></a>  <span class="c1">////////////////////////////</span>
<a name="l-526"></a>  <span class="c1">// Address Calc and Muxes //</span>
<a name="l-527"></a>  <span class="c1">////////////////////////////</span>
<a name="l-528"></a>
<a name="l-529"></a>  <span class="c1">// Address counter - this is only used for computing a digest, hence the increment is</span>
<a name="l-530"></a>  <span class="c1">// fixed to 8 byte.</span>
<a name="l-531"></a>  <span class="k">assign</span> <span class="n">cnt_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">cnt_clr</span><span class="p">)</span> <span class="o">?</span> <span class="m">&#39;0</span>           <span class="o">:</span>
<a name="l-532"></a>                 <span class="p">(</span><span class="n">cnt_en</span><span class="p">)</span>  <span class="o">?</span> <span class="n">cnt_q</span> <span class="o">+</span> <span class="mb">1&#39;b1</span> <span class="o">:</span> <span class="n">cnt_q</span><span class="p">;</span>
<a name="l-533"></a>
<a name="l-534"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">OtpByteAddrWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">addr_base</span><span class="p">;</span>
<a name="l-535"></a>  <span class="k">assign</span> <span class="n">addr_base</span> <span class="o">=</span> <span class="p">(</span><span class="n">base_sel</span> <span class="o">==</span> <span class="n">DigOffset</span><span class="p">)</span> <span class="o">?</span> <span class="n">DigestOffset</span> <span class="o">:</span> <span class="n">Info</span><span class="p">.</span><span class="n">offset</span><span class="p">;</span>
<a name="l-536"></a>
<a name="l-537"></a>  <span class="c1">// Note that OTP works on halfword (16bit) addresses, hence need to</span>
<a name="l-538"></a>  <span class="c1">// shift the addresses appropriately.</span>
<a name="l-539"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">OtpByteAddrWidth</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">addr_calc</span><span class="p">;</span>
<a name="l-540"></a>  <span class="k">assign</span> <span class="n">addr_calc</span> <span class="o">=</span> <span class="n">OtpByteAddrWidth</span><span class="p">&#39;({</span><span class="n">cnt_q</span><span class="p">,</span> <span class="p">{$</span><span class="n">clog2</span><span class="p">(</span><span class="n">ScrmblBlockWidth</span><span class="o">/</span><span class="mi">8</span><span class="p">){</span><span class="mb">1&#39;b0</span><span class="p">}}})</span> <span class="o">+</span> <span class="n">addr_base</span><span class="p">;</span>
<a name="l-541"></a>  <span class="k">assign</span> <span class="n">otp_addr_o</span> <span class="o">=</span> <span class="n">addr_calc</span> <span class="o">&gt;&gt;</span> <span class="n">OtpAddrShift</span><span class="p">;</span>
<a name="l-542"></a>
<a name="l-543"></a>  <span class="c1">// Always transfer 64bit blocks.</span>
<a name="l-544"></a>  <span class="k">assign</span> <span class="n">otp_size_o</span> <span class="o">=</span> <span class="n">OtpSizeWidth</span><span class="p">&#39;(</span><span class="kt">unsigned</span><span class="p">&#39;(</span><span class="n">ScrmblBlockWidth</span> <span class="o">/</span> <span class="n">OtpWidth</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
<a name="l-545"></a>
<a name="l-546"></a>  <span class="k">assign</span> <span class="n">scrmbl_data_o</span> <span class="o">=</span> <span class="n">data_o</span><span class="p">[{</span><span class="n">cnt_q</span><span class="p">,</span> <span class="p">{$</span><span class="n">clog2</span><span class="p">(</span><span class="n">ScrmblBlockWidth</span><span class="p">){</span><span class="mb">1&#39;b0</span><span class="p">}}}</span> <span class="o">+:</span> <span class="n">ScrmblBlockWidth</span><span class="p">];</span>
<a name="l-547"></a>
<a name="l-548"></a>  <span class="k">assign</span> <span class="n">data_mux</span> <span class="o">=</span> <span class="p">(</span><span class="n">data_sel</span> <span class="o">==</span> <span class="n">ScrmblData</span><span class="p">)</span> <span class="o">?</span> <span class="n">scrmbl_data_i</span> <span class="o">:</span> <span class="n">otp_rdata_i</span><span class="p">;</span>
<a name="l-549"></a>
<a name="l-550"></a>  <span class="c1">/////////////////</span>
<a name="l-551"></a>  <span class="c1">// Buffer Regs //</span>
<a name="l-552"></a>  <span class="c1">/////////////////</span>
<a name="l-553"></a>
<a name="l-554"></a>  <span class="c1">// TODO: need to add secure erase feature here.</span>
<a name="l-555"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">Info</span><span class="p">.</span><span class="n">size</span><span class="o">*</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data</span><span class="p">;</span>
<a name="l-556"></a>  <span class="n">otp_ctrl_parity_reg</span> <span class="p">#(</span>
<a name="l-557"></a>    <span class="p">.</span><span class="n">Width</span> <span class="p">(</span> <span class="n">ScrmblBlockWidth</span> <span class="p">),</span>
<a name="l-558"></a>    <span class="p">.</span><span class="n">Depth</span> <span class="p">(</span> <span class="n">NumScrmblBlocks</span>  <span class="p">)</span>
<a name="l-559"></a>  <span class="p">)</span> <span class="n">u_otp_ctrl_parity_reg</span> <span class="p">(</span>
<a name="l-560"></a>    <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-561"></a>    <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-562"></a>    <span class="p">.</span><span class="n">wren_i</span>       <span class="p">(</span> <span class="n">buffer_reg_en</span> <span class="p">),</span>
<a name="l-563"></a>    <span class="p">.</span><span class="n">addr_i</span>       <span class="p">(</span> <span class="n">cnt_q</span>         <span class="p">),</span>
<a name="l-564"></a>    <span class="p">.</span><span class="n">wdata_i</span>      <span class="p">(</span> <span class="n">data_mux</span>      <span class="p">),</span>
<a name="l-565"></a>    <span class="p">.</span><span class="n">data_o</span>       <span class="p">(</span> <span class="n">data</span>          <span class="p">),</span>
<a name="l-566"></a>    <span class="p">.</span><span class="n">parity_err_o</span> <span class="p">(</span> <span class="n">parity_err</span>    <span class="p">)</span>
<a name="l-567"></a>  <span class="p">);</span>
<a name="l-568"></a>
<a name="l-569"></a>  <span class="c1">// Hardware output gating.</span>
<a name="l-570"></a>  <span class="c1">// Note that this is decoupled from the DAI access rules further below.</span>
<a name="l-571"></a>  <span class="k">assign</span> <span class="n">data_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">dout_gate_q</span> <span class="o">==</span> <span class="n">Unlocked</span><span class="p">)</span> <span class="o">?</span> <span class="n">data</span> <span class="o">:</span> <span class="n">DataDefault</span><span class="p">;</span>
<a name="l-572"></a>  <span class="c1">// The digest does not have to be gated.</span>
<a name="l-573"></a>  <span class="k">assign</span> <span class="n">digest_o</span> <span class="o">=</span> <span class="n">data</span><span class="p">[$</span><span class="n">high</span><span class="p">(</span><span class="n">data_o</span><span class="p">)</span> <span class="o">-:</span> <span class="n">ScrmblBlockWidth</span><span class="p">];</span>
<a name="l-574"></a>  <span class="c1">// We have successfully initialized the partition once it has been unlocked.</span>
<a name="l-575"></a>  <span class="k">assign</span> <span class="n">init_done_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">dout_gate_q</span> <span class="o">==</span> <span class="n">Unlocked</span><span class="p">);</span>
<a name="l-576"></a>
<a name="l-577"></a>
<a name="l-578"></a>  <span class="c1">////////////////////////</span>
<a name="l-579"></a>  <span class="c1">// DAI Access Control //</span>
<a name="l-580"></a>  <span class="c1">////////////////////////</span>
<a name="l-581"></a>
<a name="l-582"></a>  <span class="c1">// Aggregate all possible DAI write locks. The partition is also locked when uninitialized.</span>
<a name="l-583"></a>  <span class="c1">// Note that the locks are redundantly encoded values.</span>
<a name="l-584"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">Info</span><span class="p">.</span><span class="n">write_lock</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_digest_write_lock</span>
<a name="l-585"></a>    <span class="k">assign</span> <span class="n">access_o</span><span class="p">.</span><span class="n">write_lock</span> <span class="o">=</span> <span class="p">((</span><span class="n">dout_gate_q</span> <span class="o">!=</span> <span class="n">Unlocked</span><span class="p">)</span> <span class="o">||</span>
<a name="l-586"></a>                                  <span class="p">(</span><span class="n">access_i</span><span class="p">.</span><span class="n">write_lock</span> <span class="o">!=</span> <span class="n">Unlocked</span><span class="p">)</span> <span class="o">||</span>
<a name="l-587"></a>                                  <span class="p">(</span><span class="n">digest_o</span> <span class="o">!=</span> <span class="m">&#39;0</span><span class="p">))</span>  <span class="o">?</span> <span class="n">Locked</span> <span class="o">:</span> <span class="n">Unlocked</span><span class="p">;</span>
<a name="l-588"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">DigestWriteLocksPartition_A</span><span class="p">,</span> <span class="n">digest_o</span> <span class="o">|-&gt;</span> <span class="n">access_o</span><span class="p">.</span><span class="n">write_lock</span> <span class="o">==</span> <span class="n">Locked</span><span class="p">)</span>
<a name="l-589"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_no_digest_write_lock</span>
<a name="l-590"></a>    <span class="k">assign</span> <span class="n">access_o</span><span class="p">.</span><span class="n">write_lock</span> <span class="o">=</span> <span class="p">((</span><span class="n">dout_gate_q</span> <span class="o">!=</span> <span class="n">Unlocked</span><span class="p">)</span> <span class="o">||</span>
<a name="l-591"></a>                                  <span class="p">(</span><span class="n">access_i</span><span class="p">.</span><span class="n">write_lock</span> <span class="o">!=</span> <span class="n">Unlocked</span><span class="p">))</span> <span class="o">?</span> <span class="n">Locked</span> <span class="o">:</span> <span class="n">Unlocked</span><span class="p">;</span>
<a name="l-592"></a>  <span class="k">end</span>
<a name="l-593"></a>
<a name="l-594"></a>  <span class="c1">// Aggregate all possible DAI read locks. The partition is also locked when uninitialized.</span>
<a name="l-595"></a>  <span class="c1">// Note that the locks are redundantly encoded 16bit values.</span>
<a name="l-596"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">Info</span><span class="p">.</span><span class="n">read_lock</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_digest_read_lock</span>
<a name="l-597"></a>    <span class="k">assign</span> <span class="n">access_o</span><span class="p">.</span><span class="n">read_lock</span> <span class="o">=</span> <span class="p">((</span><span class="n">dout_gate_q</span> <span class="o">!=</span> <span class="n">Unlocked</span><span class="p">)</span> <span class="o">||</span>
<a name="l-598"></a>                                 <span class="p">(</span><span class="n">access_i</span><span class="p">.</span><span class="n">read_lock</span> <span class="o">!=</span> <span class="n">Unlocked</span><span class="p">)</span> <span class="o">||</span>
<a name="l-599"></a>                                 <span class="p">(</span><span class="n">digest_o</span> <span class="o">!=</span> <span class="m">&#39;0</span><span class="p">))</span> <span class="o">?</span> <span class="n">Locked</span> <span class="o">:</span> <span class="n">Unlocked</span><span class="p">;</span>
<a name="l-600"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">DigestReadLocksPartition_A</span><span class="p">,</span> <span class="n">digest_o</span> <span class="o">|-&gt;</span> <span class="n">access_o</span><span class="p">.</span><span class="n">read_lock</span> <span class="o">==</span> <span class="n">Locked</span><span class="p">)</span>
<a name="l-601"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_no_digest_read_lock</span>
<a name="l-602"></a>    <span class="k">assign</span> <span class="n">access_o</span><span class="p">.</span><span class="n">read_lock</span> <span class="o">=</span> <span class="p">((</span><span class="n">dout_gate_q</span> <span class="o">!=</span> <span class="n">Unlocked</span><span class="p">)</span> <span class="o">||</span>
<a name="l-603"></a>                                 <span class="p">(</span><span class="n">access_i</span><span class="p">.</span><span class="n">read_lock</span> <span class="o">!=</span> <span class="n">Unlocked</span><span class="p">))</span> <span class="o">?</span> <span class="n">Locked</span> <span class="o">:</span> <span class="n">Unlocked</span><span class="p">;</span>
<a name="l-604"></a>  <span class="k">end</span>
<a name="l-605"></a>
<a name="l-606"></a>  <span class="c1">///////////////</span>
<a name="l-607"></a>  <span class="c1">// Registers //</span>
<a name="l-608"></a>  <span class="c1">///////////////</span>
<a name="l-609"></a>
<a name="l-610"></a>  <span class="c1">// This primitive is used to place a size-only constraint on the</span>
<a name="l-611"></a>  <span class="c1">// flops in order to prevent FSM state encoding optimizations.</span>
<a name="l-612"></a>  <span class="n">prim_flop</span> <span class="p">#(</span>
<a name="l-613"></a>    <span class="p">.</span><span class="n">Width</span><span class="p">(</span><span class="n">StateWidth</span><span class="p">),</span>
<a name="l-614"></a>    <span class="p">.</span><span class="n">ResetValue</span><span class="p">(</span><span class="n">StateWidth</span><span class="p">&#39;(</span><span class="n">ResetSt</span><span class="p">))</span>
<a name="l-615"></a>  <span class="p">)</span> <span class="n">u_state_regs</span> <span class="p">(</span>
<a name="l-616"></a>    <span class="p">.</span><span class="n">clk_i</span><span class="p">,</span>
<a name="l-617"></a>    <span class="p">.</span><span class="n">rst_ni</span><span class="p">,</span>
<a name="l-618"></a>    <span class="p">.</span><span class="n">d_i</span> <span class="p">(</span> <span class="n">state_d</span> <span class="p">),</span>
<a name="l-619"></a>    <span class="p">.</span><span class="n">q_o</span> <span class="p">(</span> <span class="n">state_q</span> <span class="p">)</span>
<a name="l-620"></a>  <span class="p">);</span>
<a name="l-621"></a>
<a name="l-622"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_regs</span>
<a name="l-623"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-624"></a>      <span class="n">error_q</span>     <span class="o">&lt;=</span> <span class="n">NoError</span><span class="p">;</span>
<a name="l-625"></a>      <span class="n">cnt_q</span>       <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-626"></a>      <span class="n">dout_gate_q</span> <span class="o">&lt;=</span> <span class="n">Locked</span><span class="p">;</span>
<a name="l-627"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-628"></a>      <span class="n">error_q</span>     <span class="o">&lt;=</span> <span class="n">error_d</span><span class="p">;</span>
<a name="l-629"></a>      <span class="n">cnt_q</span>       <span class="o">&lt;=</span> <span class="n">cnt_d</span><span class="p">;</span>
<a name="l-630"></a>      <span class="n">dout_gate_q</span> <span class="o">&lt;=</span> <span class="n">dout_gate_d</span><span class="p">;</span>
<a name="l-631"></a>    <span class="k">end</span>
<a name="l-632"></a>  <span class="k">end</span>
<a name="l-633"></a>
<a name="l-634"></a>  <span class="c1">////////////////</span>
<a name="l-635"></a>  <span class="c1">// Assertions //</span>
<a name="l-636"></a>  <span class="c1">////////////////</span>
<a name="l-637"></a>
<a name="l-638"></a>  <span class="c1">// Known assertions</span>
<a name="l-639"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">InitDoneKnown_A</span><span class="p">,</span>     <span class="n">init_done_o</span><span class="p">)</span>
<a name="l-640"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">IntegChkAckKnown_A</span><span class="p">,</span>  <span class="n">integ_chk_ack_o</span><span class="p">)</span>
<a name="l-641"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">CnstyChkAckKnown_A</span><span class="p">,</span>  <span class="n">cnsty_chk_ack_o</span><span class="p">)</span>
<a name="l-642"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">ErrorKnown_A</span><span class="p">,</span>        <span class="n">error_o</span><span class="p">)</span>
<a name="l-643"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">AccessKnown_A</span><span class="p">,</span>       <span class="n">access_o</span><span class="p">)</span>
<a name="l-644"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">DigestKnown_A</span><span class="p">,</span>       <span class="n">digest_o</span><span class="p">)</span>
<a name="l-645"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">DataKnown_A</span><span class="p">,</span>         <span class="n">data_o</span><span class="p">)</span>
<a name="l-646"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">OtpReqKnown_A</span><span class="p">,</span>       <span class="n">otp_req_o</span><span class="p">)</span>
<a name="l-647"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">OtpCmdKnown_A</span><span class="p">,</span>       <span class="n">otp_cmd_o</span><span class="p">)</span>
<a name="l-648"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">OtpSizeKnown_A</span><span class="p">,</span>      <span class="n">otp_size_o</span><span class="p">)</span>
<a name="l-649"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">OtpWdataKnown_A</span><span class="p">,</span>     <span class="n">otp_wdata_o</span><span class="p">)</span>
<a name="l-650"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">OtpAddrKnown_A</span><span class="p">,</span>      <span class="n">otp_addr_o</span><span class="p">)</span>
<a name="l-651"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">ScrmblMtxReqKnown_A</span><span class="p">,</span> <span class="n">scrmbl_mtx_req_o</span><span class="p">)</span>
<a name="l-652"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">ScrmblCmdKnown_A</span><span class="p">,</span>    <span class="n">scrmbl_cmd_o</span><span class="p">)</span>
<a name="l-653"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">ScrmblSelKnown_A</span><span class="p">,</span>    <span class="n">scrmbl_sel_o</span><span class="p">)</span>
<a name="l-654"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">ScrmblDataKnown_A</span><span class="p">,</span>   <span class="n">scrmbl_data_o</span><span class="p">)</span>
<a name="l-655"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">ScrmblValidKnown_A</span><span class="p">,</span>  <span class="n">scrmbl_valid_o</span><span class="p">)</span>
<a name="l-656"></a>
<a name="l-657"></a>  <span class="c1">// Uninitialized partitions should always be locked, no matter what.</span>
<a name="l-658"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">InitWriteLocksPartition_A</span><span class="p">,</span>
<a name="l-659"></a>      <span class="n">dout_gate_q</span> <span class="o">!=</span> <span class="n">Unlocked</span>
<a name="l-660"></a>      <span class="o">|-&gt;</span>
<a name="l-661"></a>      <span class="n">access_o</span><span class="p">.</span><span class="n">write_lock</span> <span class="o">==</span> <span class="n">Locked</span><span class="p">)</span>
<a name="l-662"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">InitReadLocksPartition_A</span><span class="p">,</span>
<a name="l-663"></a>      <span class="n">dout_gate_q</span> <span class="o">!=</span> <span class="n">Unlocked</span>
<a name="l-664"></a>      <span class="o">|-&gt;</span>
<a name="l-665"></a>      <span class="n">access_o</span><span class="p">.</span><span class="n">read_lock</span> <span class="o">==</span> <span class="n">Locked</span><span class="p">)</span>
<a name="l-666"></a>  <span class="c1">// Incoming Lock propagation</span>
<a name="l-667"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">WriteLockPropagation_A</span><span class="p">,</span>
<a name="l-668"></a>      <span class="n">access_i</span><span class="p">.</span><span class="n">write_lock</span> <span class="o">!=</span> <span class="n">Unlocked</span>
<a name="l-669"></a>      <span class="o">|-&gt;</span>
<a name="l-670"></a>      <span class="n">access_o</span><span class="p">.</span><span class="n">write_lock</span> <span class="o">==</span> <span class="n">Locked</span><span class="p">)</span>
<a name="l-671"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">ReadLockPropagation_A</span><span class="p">,</span>
<a name="l-672"></a>      <span class="n">access_i</span><span class="p">.</span><span class="n">read_lock</span> <span class="o">!=</span> <span class="n">Unlocked</span>
<a name="l-673"></a>      <span class="o">|-&gt;</span>
<a name="l-674"></a>      <span class="n">access_o</span><span class="p">.</span><span class="n">read_lock</span> <span class="o">==</span> <span class="n">Locked</span><span class="p">)</span>
<a name="l-675"></a>  <span class="c1">// Parity error</span>
<a name="l-676"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">ParityErrorState_A</span><span class="p">,</span>
<a name="l-677"></a>      <span class="n">parity_err</span>
<a name="l-678"></a>      <span class="o">|=&gt;</span>
<a name="l-679"></a>      <span class="n">state_q</span> <span class="o">==</span> <span class="n">ErrorSt</span><span class="p">)</span>
<a name="l-680"></a>  <span class="c1">// OTP error response</span>
<a name="l-681"></a>  <span class="no">`ASSERT</span><span class="p">(</span><span class="n">OtpErrorState_A</span><span class="p">,</span>
<a name="l-682"></a>      <span class="n">state_q</span> <span class="ow">inside</span> <span class="p">{</span><span class="n">InitWaitSt</span><span class="p">,</span> <span class="n">CnstyReadWaitSt</span><span class="p">}</span> <span class="o">&amp;&amp;</span> <span class="n">otp_rvalid_i</span> <span class="o">&amp;&amp;</span>
<a name="l-683"></a>      <span class="o">!</span><span class="p">(</span><span class="n">otp_err_i</span> <span class="ow">inside</span> <span class="p">{</span><span class="n">NoError</span><span class="p">,</span> <span class="n">MacroEccCorrError</span><span class="p">})</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">parity_err</span>
<a name="l-684"></a>      <span class="o">|=&gt;</span>
<a name="l-685"></a>      <span class="n">state_q</span> <span class="o">==</span> <span class="n">ErrorSt</span> <span class="o">&amp;&amp;</span> <span class="n">error_o</span> <span class="o">==</span> <span class="p">$</span><span class="n">past</span><span class="p">(</span><span class="n">otp_err_i</span><span class="p">))</span>
<a name="l-686"></a>
<a name="l-687"></a><span class="k">endmodule</span> <span class="o">:</span> <span class="n">otp_ctrl_part_buf</span>
</pre></div>
</td></tr></table>
  </body>
</html>