# $Revision: 1.1.6.3 $
Model {
  Name			  "rtwdemo_ratetrans"
  Version		  6.0
  GraphicalInterface {
    NumRootInports	    3
    Inport {
      Name		      "In1"
    }
    Inport {
      Name		      "In2"
    }
    Inport {
      Name		      "In3"
    }
    NumRootOutports	    3
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Out1"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Out2"
    }
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      Name		      "Out3"
    }
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.241"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  PreLoadFcn		  "width = 160;"
  SaveDefaultBlockParams  on
  SampleTimeColors	  on
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  on
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  on
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  off
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Mon Aug 10 15:21:43 1998"
  Creator		  "The MathWorks Inc."
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "batserve"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Apr 21 03:37:43 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:241>"
  ConfigurationManager	  "none"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "oneshot"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  off
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock off
  BufferReuse		  on
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.0.4"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.0.4"
	  StartTime		  "0.0"
	  StopTime		  "0.5"
	  AbsTol		  "1e-6"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "MultiTasking"
	  Solver		  "FixedStepDiscrete"
	  ZeroCrossControl	  "UseLocalSettings"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	  Array {
	    Type		    "Struct"
	    Dimension		    3
	    MATStruct {
	      SampleTime	      "1/6000"
	      Offset		      "0"
	      Priority		      [40.0]
	    }
	    MATStruct {
	      SampleTime	      "1/3000"
	      Offset		      "0"
	      Priority		      [42.0]
	    }
	    MATStruct {
	      SampleTime	      "1/2000"
	      Offset		      "0"
	      Priority		      [44.0]
	    }
	    PropName		    "SampleTimeProperty"
	  }
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.0.4"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  off
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  off
	  SaveState		  off
	  SaveTime		  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.4"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  ConditionalExecOptimization "on_for_testing"
	  InlineParams		  on
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  off
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  on
	  DataBitsets		  on
	  UseTempVars		  on
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.0.4"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg on
	  CheckExecutionContextRuntimeOutputMsg	on
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "none"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "none"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "none"
	  UnconnectedOutputMsg	  "none"
	  UnconnectedLineMsg	  "none"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.0.4"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.0.4"
	  UpdateModelReferenceTargets "IfOutOfDate"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.0.4"
	  SystemTargetFile	  "grt.tlc"
	  TLCOptions		  "-p0 -aWarnNonSaturatedBlocks=0"
	  GenCodeOnly		  on
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  on
	  SaveLog		  off
	  RTWVerbose		  off
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "grt_make_rtw_hook"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  on
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.4"
	      ForceParamTrailComments on
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      64
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames off
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.0.4"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Real-Time Workshop"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      DiscreteIntegrator
      IntegratorMethod	      "Integration: Forward Euler"
      gainval		      "1.0"
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      InitialConditionMode    "State and output"
      SampleTime	      "1"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Inport
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RateTransition
      Integrity		      on
      Deterministic	      on
      X0		      "0"
      OutPortSampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      TriggerPort
      TriggerType	      "rising"
      StatesWhenEnabling      "inherit"
      ShowOutputPort	      off
      OutputDataType	      "auto"
      SampleTimeType	      "triggered"
      SampleTime	      "1"
      ZeroCross		      on
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "rtwdemo_ratetrans"
    Location		    [120, 131, 822, 835]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Inport
      Name		      "In1"
      Position		      [15, 123, 45, 137]
      Port		      "1"
      IconDisplay	      "Port number"
      PortDimensions	      "20"
      SampleTime	      "1/2000"
      DataType		      "double"
      LatchInput	      off
    }
    Block {
      BlockType		      Inport
      Name		      "In2"
      Position		      [15, 243, 45, 257]
      Port		      "2"
      IconDisplay	      "Port number"
      PortDimensions	      "20"
      SampleTime	      "1/2000"
      DataType		      "double"
      LatchInput	      off
    }
    Block {
      BlockType		      Inport
      Name		      "In3"
      Position		      [15, 363, 45, 377]
      Port		      "3"
      IconDisplay	      "Port number"
      PortDimensions	      "20"
      SampleTime	      "1/2000"
      DataType		      "double"
      LatchInput	      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Algorithm"
      Ports		      [3, 3, 0, 1]
      Position		      [275, 69, 395, 431]
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "User specified"
      RTWFcnName	      "Algorithm"
      RTWFileNameOpts	      "User specified"
      RTWFileName	      "Algorithm"
      System {
	Name			"Algorithm"
	Location		[446, 286, 849, 686]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  Position		  [55, 113, 85, 127]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  Position		  [55, 208, 85, 222]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "In3"
	  Position		  [55, 298, 85, 312]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  TriggerPort
	  Name			  "f-call"
	  Ports			  []
	  Position		  [110, 20, 130, 40]
	  TriggerType		  "function-call"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Integrator1"
	  Ports			  [1, 1]
	  Position		  [185, 104, 220, 136]
	  IntegratorMethod	  "Integration: Forward Euler"
	  ExternalReset		  "none"
	  InitialConditionSource  "internal"
	  SampleTime		  "-1"
	  SaturateOnIntegerOverflow on
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Integrator2"
	  Ports			  [1, 1]
	  Position		  [185, 199, 220, 231]
	  IntegratorMethod	  "Integration: Forward Euler"
	  ExternalReset		  "none"
	  InitialConditionSource  "internal"
	  SampleTime		  "-1"
	  SaturateOnIntegerOverflow on
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  DiscreteIntegrator
	  Name			  "Integrator3"
	  Ports			  [1, 1]
	  Position		  [185, 289, 220, 321]
	  IntegratorMethod	  "Integration: Forward Euler"
	  ExternalReset		  "none"
	  InitialConditionSource  "internal"
	  SampleTime		  "-1"
	  SaturateOnIntegerOverflow on
	  ICPrevOutput		  "DiscIntNeverNeededParam"
	  ICPrevScaledInput	  "DiscIntNeverNeededParam"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [320, 113, 350, 127]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  Position		  [320, 208, 350, 222]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  Position		  [320, 298, 350, 312]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	  InitialOutput		  "0"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Integrator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator1"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Integrator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator2"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In3"
	  SrcPort		  1
	  DstBlock		  "Integrator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator3"
	  SrcPort		  1
	  DstBlock		  "Out3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Build ERT"
      Ports		      []
      Position		      [260, 620, 389, 680]
      BackgroundColor	      "lightBlue"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      SourceBlock	      "rtwdemowidgets/Build ERT"
      SourceType	      ""
      ShowPortLabels	      on
      attrib_overrides	      "{}"
    }
    Block {
      BlockType		      Reference
      Name		      "Build GRT"
      Ports		      []
      Position		      [115, 620, 244, 680]
      BackgroundColor	      "lightBlue"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      SourceBlock	      "rtwdemowidgets/Build GRT"
      SourceType	      ""
      ShowPortLabels	      on
      attrib_overrides	      "{}"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Data Integrity Only\nFast to Slow"
      Ports		      []
      Position		      [153, 200, 253, 238]
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp(['Generated Code\\nDescription..','.'])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Data Integrity Only\nFast to Slow"
	Location		[223, 312, 727, 541]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Annotation {
	  Name			  "Data integrity only (fast to slow transitio"
"n):\n\no The block output is used as a persistent data buffer.\n\no Data is w"
"ritten to buffer during the faster rate context if a flag indicates\nit not i"
"n the process of being read.\n\no The flag is set and data is copied from the"
" buffer to output at the slow\nrate, the flag is then cleared. This is an add"
"itional copy as compared to the\n deterministic case.\n\no Data as seen by th"
"e slower rate can be from a more recent step of the faster\nrate than from wh"
"en the slower rate and faster rate both executed.\n"
	  Position		  [14, 115]
	  HorizontalAlignment	  "left"
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Data Integrity Only\nSlow to Fast"
      Ports		      []
      Position		      [503, 200, 603, 238]
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp(['Generated Code\\nDescription..','.'])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Data Integrity Only\nSlow to Fast"
	Location		[598, 301, 1108, 540]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Annotation {
	  Name			  "Data integrity only (slow to fast transitio"
"n):\n\no Uses two persistent data buffers, both are internal buffers.\n\no On"
"e of the 2 buffers is always copied to the output at faster rate.\n\no One of"
" the 2 buffers is written at the slower rate and during the slower rate\ncont"
"ext, then the active buffer is switched.\n\no The data as seen by the faster "
"rate can be more recent than for the\ndeterministic case. Specifically, when "
"both the slower and faster rate have\ntheir hits, the faster rate will see a "
"previous value from the slower\nrate. But, subsequent steps for the faster ra"
"te may see an updated value (when\nthe slower rate updates the non-active buf"
"fer and switches the active buffer\nflag."
	  Position		  [16, 121]
	  HorizontalAlignment	  "left"
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      RateTransition
      Name		      "DetAndIntegF2S"
      Position		      [85, 108, 145, 152]
      OutPortSampleTime	      "1/1000"
    }
    Block {
      BlockType		      RateTransition
      Name		      "DetAndIntegS2F"
      Position		      [435, 109, 495, 151]
      OutPortSampleTime	      "1/2000"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Determinisim\nAnd Data Integrity\nFast to Slow"
      Ports		      []
      Position		      [153, 80, 253, 118]
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp(['Generated Code\\nDescription..','.'])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Determinisim\nAnd Data Integrity\nFast to Slo"
"w"
	Location		[229, 180, 766, 373]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Annotation {
	  Name			  "Determinism and data integrity (fast->slow "
"transition):\n\no The block output is used as a persistent data buffer.\n \no"
" Data is written to output at slower rate but done during the faster rate con"
"text\n\no Data as seen by the slower rate is always the value when both the f"
"aster and\nslower rate last executed. Any subsequent steps by the faster rate"
" (and\nassociated data updates) while the slower rate is running are not seen"
" by the\nslower rate.\n"
	  Position		  [20, 98]
	  HorizontalAlignment	  "left"
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Determinism And\nData Integrity\nSlow to Fast"
      Ports		      []
      Position		      [503, 80, 603, 118]
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp(['Generated Code\\nDescription..','.'])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Determinism And\nData Integrity\nSlow to Fast"
	Location		[567, 198, 1127, 386]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Annotation {
	  Name			  "Determinism and data integrity (slow to fas"
"t transition):\n\no Uses two persistent data buffers, an internal buffer and "
"the blocks output.\n\no The internal buffer is copied to the output at the sl"
"ower rate but done during\n the faster rate context.\n\no The internal buffer"
" is written at the slower rate and during the slower rate context.\n\no The d"
"ata that Fast rate sees is always delayed, i.e. data is from the\nprevious st"
"ep of the slow rate code."
	  Position		  [15, 93]
	  HorizontalAlignment	  "left"
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Fcn-Call\nGenerator"
      Ports		      [0, 1]
      Position		      [275, 15, 320, 35]
      SourceBlock	      "simulink/Ports &\nSubsystems/Function-Call\nGen"
"erator"
      SourceType	      "Function-Call Generator"
      sample_time	      "1/1000"
      numberOfIterations      "1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Inline Parameter Setting1"
      Ports		      []
      Position		      [408, 630, 507, 672]
      Orientation	      "up"
      BackgroundColor	      "yellow"
      ShowName		      off
      OpenFcn		      "m=get_param(bdroot,'name');\nsim(m);           "
"         "
      FontName		      "Arial"
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp(sprintf('Display Sample\\nTime Colors\\n(d"
"ouble-click)'))"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Inline Parameter Setting1"
	Location		[167, 214, 605, 420]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
      }
    }
    Block {
      BlockType		      RateTransition
      Name		      "IntegOnlyF2S"
      Position		      [85, 228, 145, 272]
      Deterministic	      off
      OutPortSampleTime	      "1/1000"
    }
    Block {
      BlockType		      RateTransition
      Name		      "IntegOnlyS2F"
      Position		      [435, 229, 495, 271]
      Deterministic	      off
      OutPortSampleTime	      "1/2000"
    }
    Block {
      BlockType		      SubSystem
      Name		      "None\nFast to Slow"
      Ports		      []
      Position		      [153, 320, 253, 358]
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp(['Generated Code\\nDescription..','.'])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"None\nFast to Slow"
	Location		[212, 491, 580, 547]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Annotation {
	  Name			  "No code is generated for the Rate Transisti"
"on block when\ndeterminism and data integrity is waived. "
	  Position		  [12, 26]
	  HorizontalAlignment	  "left"
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "None\nSlow to Fast"
      Ports		      []
      Position		      [508, 320, 608, 358]
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "disp(['Generated Code\\nDescription..','.'])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"None\nSlow to Fast"
	Location		[602, 498, 970, 555]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Annotation {
	  Name			  "No code is generated for the Rate Transisti"
"on block when\ndeterminism and data integrity is waived. "
	  Position		  [17, 26]
	  HorizontalAlignment	  "left"
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      RateTransition
      Name		      "NoneF2S"
      Position		      [85, 348, 145, 392]
      Integrity		      off
      Deterministic	      off
      OutPortSampleTime	      "1/1000"
    }
    Block {
      BlockType		      RateTransition
      Name		      "NoneS2F"
      Position		      [440, 349, 500, 391]
      Integrity		      off
      Deterministic	      off
      OutPortSampleTime	      "1/2000"
    }
    Block {
      BlockType		      SubSystem
      Name		      "SubSystem9"
      Ports		      []
      Position		      [274, 455, 412, 499]
      BackgroundColor	      "cyan"
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextAcrossSSBoundary on
      RTWSystemCode	      "Auto"
      MaskDisplay	      "text(.05,.5,['Rate Transition Block\\nOverview."
".','.'])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "normalized"
      System {
	Name			"SubSystem9"
	Location		[319, 178, 892, 726]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Annotation {
	  Name			  "                           Rate Transition "
"Block\n\nBasis of operation for the generated code:\n\n1) A byte sized (char)"
" memory read or write operation is atomic.\n2) For the 2 rates being interfac"
"ed, only one of them can preempt the other.\n3) The priority assigned to the "
"rates determine which rate can preempt the other.\n\nModes of operation:\n\n1"
") Ensure data integrity and determinism (DetAndInteg): Data is transferred su"
"ch\n   that all data bytes for the signal (including all elements of a wide s"
"ignal)\n   are from the same time step. Additionally, it is ensured that the "
"relative\n   sample time (delay) from which the data is transferred from one "
"rate to\n   another is always the same. Only ANSI-C code is used, no target s"
"pecific 'critical\n   section' protection is needed. \n\n2) Ensure integrity "
"(IntegOnly): Data is transferred such that all data bytes for the\n   signal "
"(including all elements of a wide signal) are from the same time\n   step. Ho"
"wever, from one transfer of data to the next, the relative sample\n   time (d"
"elay) for which the data is transferred can vary. In this mode, the code to\n"
"   read/write the data is run more often than in the DetandInt mode. In the\n"
"   worst case, the delay is equivalent to the DetandInt mode, but the delay c"
"an\n   be less which is important is some applications.  Also, this mode supp"
"ort\n   data transfers to/from asynchronous rates which the DetandInt mode ca"
"nnot\n   support. Only ANSI-C code is used, no target specific 'critical\n   "
"section' protection is needed.\n\n3) No data consistency operations are perfo"
"rmed (None): For this case, the Rate\n   Transition block does not generated "
"code. This mode is acceptable in\n   some application where atomic access of "
"scalar data types is guaranteed and\n   when the relative temporal values of "
"the data is not important. This mode\n   does not introduce any delay.\n"
	  Position		  [34, 275]
	  HorizontalAlignment	  "left"
	  BackgroundColor	  "cyan"
	  DropShadow		  on
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      Outport
      Name		      "Out1"
      Position		      [610, 123, 640, 137]
      IconDisplay	      "Port number"
      BusOutputAsStruct	      off
    }
    Block {
      BlockType		      Outport
      Name		      "Out2"
      Position		      [615, 243, 645, 257]
      Port		      "2"
      IconDisplay	      "Port number"
      BusOutputAsStruct	      off
    }
    Block {
      BlockType		      Outport
      Name		      "Out3"
      Position		      [615, 363, 645, 377]
      Port		      "3"
      IconDisplay	      "Port number"
      BusOutputAsStruct	      off
    }
    Line {
      SrcBlock		      "IntegOnlyS2F"
      SrcPort		      1
      DstBlock		      "Out2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Fcn-Call\nGenerator"
      SrcPort		      1
      Points		      [10, 0]
      DstBlock		      "Algorithm"
      DstPort		      trigger
    }
    Line {
      SrcBlock		      "IntegOnlyF2S"
      SrcPort		      1
      DstBlock		      "Algorithm"
      DstPort		      2
    }
    Line {
      SrcBlock		      "DetAndIntegF2S"
      SrcPort		      1
      DstBlock		      "Algorithm"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Algorithm"
      SrcPort		      1
      DstBlock		      "DetAndIntegS2F"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Algorithm"
      SrcPort		      2
      DstBlock		      "IntegOnlyS2F"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DetAndIntegS2F"
      SrcPort		      1
      DstBlock		      "Out1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "NoneF2S"
      SrcPort		      1
      DstBlock		      "Algorithm"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Algorithm"
      SrcPort		      3
      DstBlock		      "NoneS2F"
      DstPort		      1
    }
    Line {
      SrcBlock		      "NoneS2F"
      SrcPort		      1
      DstBlock		      "Out3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "In1"
      SrcPort		      1
      DstBlock		      "DetAndIntegF2S"
      DstPort		      1
    }
    Line {
      SrcBlock		      "In2"
      SrcPort		      1
      DstBlock		      "IntegOnlyF2S"
      DstPort		      1
    }
    Line {
      SrcBlock		      "In3"
      SrcPort		      1
      DstBlock		      "NoneF2S"
      DstPort		      1
    }
    Annotation {
      Name		      "This model demonstrates the differences in the "
"operation modes of the Rate Transition\nblock when used in a multirate, multi"
"tasking model.  The flexible options for the Rate\nTransition block allow you"
" to select a mode which is best suited for your application,\nwhereby you can"
" tradeoff levels of determinism and data integrity to improve system\nperform"
"ance."
      Position		      [64, 562]
      HorizontalAlignment     "left"
      DropShadow	      on
      FontName		      "Arial"
      FontSize		      14
    }
  }
}
