// Seed: 2639980424
module module_0 (
    id_1
);
  inout wire id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    inout tri1 id_2,
    output wor id_3,
    input supply0 id_4,
    output supply1 id_5,
    output wire id_6,
    output supply1 id_7
);
  logic [1 : 1] id_9 = 1'b0;
  module_0 modCall_1 (id_9);
endmodule
module module_2 #(
    parameter id_10 = 32'd11,
    parameter id_15 = 32'd29,
    parameter id_22 = 32'd28,
    parameter id_25 = 32'd12,
    parameter id_26 = 32'd86,
    parameter id_27 = 32'd17,
    parameter id_29 = 32'd55,
    parameter id_30 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22,
    id_23,
    id_24,
    _id_25,
    _id_26,
    _id_27,
    id_28,
    _id_29
);
  output wire _id_29;
  input wire id_28;
  output wire _id_27;
  input wire _id_26;
  output wire _id_25;
  output wire id_24;
  input wire id_23;
  inout wire _id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire _id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire _id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  module_0 modCall_1 (id_9);
  inout wire id_2;
  inout wire id_1;
  parameter [1 'b0 : id_22] id_30 = 1;
  wire [id_22 : id_26] id_31;
  always begin : LABEL_0
    assume (-1)
    else;
  end
  wand id_32;
  assign id_32 = 1;
  union packed {
    logic id_33;
    logic id_34;
    logic id_35;
    logic id_36;
    logic [id_30  -  -1  !=  1 'b0 : id_10] id_37;
    logic [1 : id_15] id_38;
  } [id_25 : id_29] id_39 = 1 == id_3[-1];
  wire [-1  ==  id_27 : -1 'h0 &  {  1  }  ?  id_29 : (  1 'h0 )] id_40;
endmodule
