
                                 Formality (R)

               Version U-2022.12-SP2 for linux64 - Feb 24, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Build: 8051736
Hostname: cad11.nordicsemi.no
Current time: Fri Jun  9 09:32:04 2023

Loading db file '/cad/synopsys/formality/2022.12-SP2/libraries/syn/gtech.db'
No target library specified, default is WORK
Loading verilog file '/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_proceduralLoop.sv'
Warning: The 'declaration initial assignment' construct is not supported.  It will be ignored. (File: /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_proceduralLoop.sv Line: 105)  (FMR_VLOG-038)
Current container set to 'r'
Setting top design to 'r:/WORK/top'
Status:   Elaborating design top   ...  
Error: Blocking and non-blocking both assignments are being done on a variable 'i' which is not allowed for synthesis. (File: /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_proceduralLoop.sv Line: 112)  (FMR_VLOG-222)
Warning: Index may take values outside array bound, may cause simulation mismatch .. (Signal: a_a Block: /top File: /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_proceduralLoop.sv Line: 110)  (FMR_ELAB-147)
Warning: Index may take values outside array bound, may cause simulation mismatch .. (Signal: b_b Block: /top File: /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_proceduralLoop.sv Line: 111)  (FMR_ELAB-147)
Error: Unsuppressed RTL interpretation message(s) : 
       FMR_ELAB-147
       were produced during link. (FM-262)
Error: Failed to set top design to 'r:/WORK/top' (FM-156)

************ RTL Interpretation Results ************
************ Current container : 
2 FMR_ELAB-147 messages produced    
    File: /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_proceduralLoop.sv, Line: 110
    File: /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwayslatch_arrayofSVI_port_unusedsignals_proceduralLoop.sv, Line: 111
Linking requires the following command to be executed:
set_mismatch_message_filter -warn FMR_ELAB-147
****************************************************

Error: Reference design not set (FM-045)

Maximum memory usage for this session: 776 MB
CPU usage for this session: 1.51 seconds ( 0.00 hours )
Current time: Fri Jun  9 09:32:05 2023
Elapsed time: 2 seconds ( 0.00 hours )

Thank you for using Formality (R)!
