$date
	Sat Jul  5 14:14:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_dmux4way $end
$var wire 1 ! output_d $end
$var wire 1 " output_c $end
$var wire 1 # output_b $end
$var wire 1 $ output_a $end
$var reg 1 % input_in $end
$var reg 2 & input_sel [1:0] $end
$scope module dut $end
$var wire 1 % in $end
$var wire 2 ' sel [1:0] $end
$var wire 1 ! d $end
$var wire 1 " c $end
$var wire 1 # b $end
$var wire 1 $ a $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#100
1$
1%
#5100
0$
1#
b1 &
b1 '
#10100
0#
1"
b10 &
b10 '
#15100
0"
1!
b11 &
b11 '
#30100
0!
b0 &
b0 '
0%
#35100
b1 &
b1 '
#40100
b10 &
b10 '
#45100
b11 &
b11 '
#50100
