



pub const TEMPSENS: u32 = 16;

pub const RTC_ALARM: u32 = 17;

pub const RTC_LONGPRESS: u32 = 18;

pub const VBAT_DET: u32 = 19;

pub const JPEG: u32 = 20;
pub const H264: u32 = 21;
pub const H265: u32 = 22;

pub const VC_SBM: u32 = 23;

pub const ISP: u32 = 24;

pub const SC_TOP: u32 = 25;

pub const CSI_MAC0: u32 = 26;
pub const CSI_MAC1: u32 = 27;

pub const LDC: u32 = 28;

pub const SYSTEM_DMA: u32 = 29;

pub const USB: u32 = 30;

pub const ETHERNET0: u32 = 31;
pub const ETHERNET1: u32 = 32;

pub const EMMC_WAKEUP: u32 = 33;
pub const EMMC: u32 = 34;

pub const SD0_WAKEUP: u32 = 35;
pub const SD0: u32 = 36;
pub const SD1_WAKEUP: u32 = 37;
pub const SD1: u32 = 38;
pub const SPI_NAND: u32 = 39;

pub const I2S0: u32 = 40;
pub const I2S1: u32 = 41;
pub const I2S2: u32 = 42;
pub const I2S3: u32 = 43;

pub const UART0: u32 = 44;
pub const UART1: u32 = 45;
pub const UART2: u32 = 46;
pub const UART3: u32 = 47;
pub const UART4: u32 = 48;

pub const I2C0: u32 = 49;
pub const I2C2: u32 = 50;
pub const I2C3: u32 = 51;
pub const I2C4: u32 = 52;
pub const I2C5: u32 = 53;

pub const SPI1: u32 = 54;
pub const SPI2: u32 = 55;
pub const SPI3: u32 = 56;
pub const SPI4: u32 = 57;

pub const WATCHDOG1: u32 = 58;

pub const KEYSCAN: u32 = 59;

pub const GPIO0: u32 = 60;
pub const GPIO1: u32 = 61;
pub const GPIO2: u32 = 62;
pub const GPIO3: u32 = 63;

pub const WIEGAND0: u32 = 64;
pub const WIEGAND1: u32 = 65;
pub const WIEGAND2: u32 = 66;

pub const RTC_MBOX: u32 = 67;
pub const RTC_IRRX: u32 = 69;
pub const RTC_GPIO: u32 = 70;
pub const RTC_UART: u32 = 71;
pub const RTC_SPI_NOR: u32 = 72;
pub const RTC_I2C: u32 = 73;
pub const RTC_WATCHDOG: u32 = 74;

pub const TPU: u32 = 75;

pub const TDMA: u32 = 76;

pub const TIMER0: u32 = 79;
pub const TIMER1: u32 = 80;
pub const TIMER2: u32 = 81;
pub const TIMER3: u32 = 82;
pub const TIMER4: u32 = 83;
pub const TIMER5: u32 = 84;
pub const TIMER6: u32 = 85;
pub const TIMER7: u32 = 86;

pub const OERU_FIREWALL: u32 = 87;
pub const HSPERI_FIREWALL: u32 = 88;
pub const DDR_FIREWALL: u32 = 89;
pub const ROM_FIREWALL: u32 = 90;

pub const SPACC: u32 = 91;

pub const TRNG: u32 = 92;

pub const DDR_AXI_MON: u32 = 93;
pub const DDR_PI_PHY: u32 = 94;

pub const SPI_NOR: u32 = 95;

pub const EPGY: u32 = 96;

pub const IVE: u32 = 97;

pub const SARADC: u32 = 100;

pub const MBOX: u32 = 101;