

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3'
================================================================
* Date:           Thu May  9 15:33:41 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_34 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_3  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     277|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|       0|     282|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     113|    -|
|Register         |        -|     -|     423|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|     423|     672|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_63_1_1_U13  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U14  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_63_1_1_U15  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mux_6_3_32_1_1_U19        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_32_1_1_U18        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U17        |mux_7_3_64_1_1        |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U20        |mux_7_3_64_1_1        |        0|   0|  0|  37|    0|
    |mux_7_3_64_1_1_U21        |mux_7_3_64_1_1        |        0|   0|  0|  37|    0|
    |mux_8_3_32_1_1_U16        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  12|  0| 282|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_563_p2   |         +|   0|  0|  12|           4|           2|
    |arr_12_fu_377_p2     |         +|   0|  0|  71|          64|          64|
    |arr_13_fu_471_p2     |         +|   0|  0|  71|          64|          64|
    |arr_14_fu_497_p2     |         +|   0|  0|  71|          64|          64|
    |tmp_2_fu_395_p8      |         -|   0|  0|  10|           1|           3|
    |tmp_3_fu_424_p7      |         -|   0|  0|  10|           1|           3|
    |tmp_fu_326_p9        |         -|   0|  0|  10|           2|           3|
    |ap_condition_358     |       and|   0|  0|   2|           1|           1|
    |ap_condition_361     |       and|   0|  0|   2|           1|           1|
    |ap_condition_366     |       and|   0|  0|   2|           1|           1|
    |ap_condition_369     |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_292_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 277|         209|         213|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |arr_10_fu_110            |  20|          4|   64|        256|
    |arr_11_fu_114            |  20|          4|   64|        256|
    |arr_1_fu_98              |   9|          2|   64|        128|
    |arr_2_fu_102             |  14|          3|   64|        192|
    |arr_9_fu_106             |  14|          3|   64|        192|
    |arr_fu_94                |   9|          2|   64|        128|
    |i_1_fu_90                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 113|         24|  390|       1164|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arr_10_fu_110            |  64|   0|   64|          0|
    |arr_11_fu_114            |  64|   0|   64|          0|
    |arr_1_fu_98              |  64|   0|   64|          0|
    |arr_2_fu_102             |  64|   0|   64|          0|
    |arr_9_fu_106             |  64|   0|   64|          0|
    |arr_fu_94                |  64|   0|   64|          0|
    |i_1_fu_90                |   4|   0|    4|          0|
    |zext_ln50_cast_reg_695   |  32|   0|   63|         31|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 423|   0|  454|         31|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3|  return value|
|arr_3              |   in|   64|     ap_none|                                             arr_3|        scalar|
|arr_4              |   in|   64|     ap_none|                                             arr_4|        scalar|
|arr_5              |   in|   64|     ap_none|                                             arr_5|        scalar|
|arr_6              |   in|   64|     ap_none|                                             arr_6|        scalar|
|arr_7              |   in|   64|     ap_none|                                             arr_7|        scalar|
|arr_8              |   in|   64|     ap_none|                                             arr_8|        scalar|
|arg1_r_4_reload    |   in|   32|     ap_none|                                   arg1_r_4_reload|        scalar|
|arg1_r_5_reload    |   in|   32|     ap_none|                                   arg1_r_5_reload|        scalar|
|arg1_r_6_reload    |   in|   32|     ap_none|                                   arg1_r_6_reload|        scalar|
|arg1_r_7_reload    |   in|   32|     ap_none|                                   arg1_r_7_reload|        scalar|
|zext_ln50          |   in|   32|     ap_none|                                         zext_ln50|        scalar|
|arg1_r_3_reload    |   in|   32|     ap_none|                                   arg1_r_3_reload|        scalar|
|arg1_r_2_reload    |   in|   32|     ap_none|                                   arg1_r_2_reload|        scalar|
|arr_15_out         |  out|   64|      ap_vld|                                        arr_15_out|       pointer|
|arr_15_out_ap_vld  |  out|    1|      ap_vld|                                        arr_15_out|       pointer|
|arr_14_out         |  out|   64|      ap_vld|                                        arr_14_out|       pointer|
|arr_14_out_ap_vld  |  out|    1|      ap_vld|                                        arr_14_out|       pointer|
|arr_13_out         |  out|   64|      ap_vld|                                        arr_13_out|       pointer|
|arr_13_out_ap_vld  |  out|    1|      ap_vld|                                        arr_13_out|       pointer|
|arr_12_out         |  out|   64|      ap_vld|                                        arr_12_out|       pointer|
|arr_12_out_ap_vld  |  out|    1|      ap_vld|                                        arr_12_out|       pointer|
|arr_11_out         |  out|   64|      ap_vld|                                        arr_11_out|       pointer|
|arr_11_out_ap_vld  |  out|    1|      ap_vld|                                        arr_11_out|       pointer|
|arr_10_out         |  out|   64|      ap_vld|                                        arr_10_out|       pointer|
|arr_10_out_ap_vld  |  out|    1|      ap_vld|                                        arr_10_out|       pointer|
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.52>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arr = alloca i32 1"   --->   Operation 5 'alloca' 'arr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arr_1 = alloca i32 1"   --->   Operation 6 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_2 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_9 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_10 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_11 = alloca i32 1"   --->   Operation 10 'alloca' 'arr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 11 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 12 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln50_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln50"   --->   Operation 13 'read' 'zext_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 14 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 15 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 16 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 17 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_8_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_8"   --->   Operation 18 'read' 'arr_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_7"   --->   Operation 19 'read' 'arr_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arr_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_6"   --->   Operation 20 'read' 'arr_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_5"   --->   Operation 21 'read' 'arr_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_4"   --->   Operation 22 'read' 'arr_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_3"   --->   Operation 23 'read' 'arr_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln50_cast = zext i32 %zext_ln50_read"   --->   Operation 24 'zext' 'zext_ln50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.52ns)   --->   "%store_ln0 = store i64 %arr_5_read, i64 %arr_11"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 26 [1/1] (0.52ns)   --->   "%store_ln0 = store i64 %arr_6_read, i64 %arr_10"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 27 [1/1] (0.47ns)   --->   "%store_ln0 = store i64 %arr_4_read, i64 %arr_9"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 28 [1/1] (0.47ns)   --->   "%store_ln0 = store i64 %arr_7_read, i64 %arr_2"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_3_read, i64 %arr_1"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_8_read, i64 %arr"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 3, i4 %i_1"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc78"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.42>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [d1.cpp:29]   --->   Operation 33 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln44 = icmp_ult  i4 %i, i4 9" [d1.cpp:44]   --->   Operation 34 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %VITIS_LOOP_54_5.exitStub, void %for.inc78.split" [d1.cpp:44]   --->   Operation 35 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%arr_load = load i64 %arr" [d1.cpp:50]   --->   Operation 36 'load' 'arr_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%arr_1_load = load i64 %arr_1" [d1.cpp:50]   --->   Operation 37 'load' 'arr_1_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%arr_2_load = load i64 %arr_2" [d1.cpp:50]   --->   Operation 38 'load' 'arr_2_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%arr_9_load = load i64 %arr_9" [d1.cpp:50]   --->   Operation 39 'load' 'arr_9_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%arr_10_load_1 = load i64 %arr_10" [d1.cpp:50]   --->   Operation 40 'load' 'arr_10_load_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%arr_11_load_1 = load i64 %arr_11" [d1.cpp:50]   --->   Operation 41 'load' 'arr_11_load_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [d1.cpp:46]   --->   Operation 42 'specpipeline' 'specpipeline_ln46' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d1.cpp:14]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [d1.cpp:44]   --->   Operation 44 'specloopname' 'specloopname_ln44' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %i" [d1.cpp:29]   --->   Operation 45 'trunc' 'trunc_ln29' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.67ns)   --->   "%sub_ln50 = sub i3 2, i3 %trunc_ln29" [d1.cpp:50]   --->   Operation 46 'sub' 'sub_ln50' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i3 %sub_ln50" [d1.cpp:50]   --->   Operation 47 'mux' 'tmp' <Predicate = (icmp_ln44)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %tmp" [d1.cpp:50]   --->   Operation 48 'zext' 'zext_ln50_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : [1/1] (0.73ns)   --->   Input mux for Operation 49 '%mul_ln50_1 = mul i63 %zext_ln50_cast, i63 %zext_ln50_1'
ST_2 : Operation 49 [1/1] (2.68ns)   --->   "%mul_ln50_1 = mul i63 %zext_ln50_cast, i63 %zext_ln50_1" [d1.cpp:50]   --->   Operation 49 'mul' 'mul_ln50_1' <Predicate = (icmp_ln44)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln50_1, i1 0" [d1.cpp:50]   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 0, i64 0, i64 0, i64 %arr_1_load, i64 %arr_9_load, i64 %arr_11_load_1, i64 %arr_10_load_1, i3 %trunc_ln29" [d1.cpp:50]   --->   Operation 51 'mux' 'tmp_1' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.08ns)   --->   "%arr_12 = add i64 %shl_ln, i64 %tmp_1" [d1.cpp:50]   --->   Operation 52 'add' 'arr_12' <Predicate = (icmp_ln44)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.67ns)   --->   "%sub_ln50_1 = sub i3 1, i3 %trunc_ln29" [d1.cpp:50]   --->   Operation 53 'sub' 'sub_ln50_1' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.67ns)   --->   "%sub_ln50_2 = sub i3 0, i3 %trunc_ln29" [d1.cpp:50]   --->   Operation 54 'sub' 'sub_ln50_2' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.67ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.7i32.i3, i32 0, i32 0, i32 0, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i3 %sub_ln50_1" [d1.cpp:50]   --->   Operation 55 'mux' 'tmp_2' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %tmp_2" [d1.cpp:50]   --->   Operation 56 'zext' 'zext_ln50_2' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : [1/1] (0.73ns)   --->   Input mux for Operation 57 '%mul_ln50 = mul i63 %zext_ln50_cast, i63 %zext_ln50_2'
ST_2 : Operation 57 [1/1] (2.68ns)   --->   "%mul_ln50 = mul i63 %zext_ln50_cast, i63 %zext_ln50_2" [d1.cpp:50]   --->   Operation 57 'mul' 'mul_ln50' <Predicate = (icmp_ln44)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln50_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln50, i1 0" [d1.cpp:50]   --->   Operation 58 'bitconcatenate' 'shl_ln50_1' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.62ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.6i32.i3, i32 0, i32 0, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i3 %sub_ln50_2" [d1.cpp:50]   --->   Operation 59 'mux' 'tmp_3' <Predicate = (icmp_ln44)> <Delay = 0.62> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %tmp_3" [d1.cpp:50]   --->   Operation 60 'zext' 'zext_ln50_3' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : [1/1] (0.73ns)   --->   Input mux for Operation 61 '%mul_ln50_2 = mul i63 %zext_ln50_cast, i63 %zext_ln50_3'
ST_2 : Operation 61 [1/1] (2.68ns)   --->   "%mul_ln50_2 = mul i63 %zext_ln50_cast, i63 %zext_ln50_3" [d1.cpp:50]   --->   Operation 61 'mul' 'mul_ln50_2' <Predicate = (icmp_ln44)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln50_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln50_2, i1 0" [d1.cpp:50]   --->   Operation 62 'bitconcatenate' 'shl_ln50_2' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.67ns)   --->   "%tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 0, i64 0, i64 0, i64 %arr_9_load, i64 %arr_11_load_1, i64 %arr_10_load_1, i64 %arr_2_load, i3 %trunc_ln29" [d1.cpp:50]   --->   Operation 63 'mux' 'tmp_4' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.08ns)   --->   "%arr_13 = add i64 %tmp_4, i64 %shl_ln50_1" [d1.cpp:50]   --->   Operation 64 'add' 'arr_13' <Predicate = (icmp_ln44)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.67ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 0, i64 0, i64 0, i64 %arr_11_load_1, i64 %arr_10_load_1, i64 %arr_2_load, i64 %arr_load, i3 %trunc_ln29" [d1.cpp:50]   --->   Operation 65 'mux' 'tmp_5' <Predicate = (icmp_ln44)> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.08ns)   --->   "%arr_14 = add i64 %tmp_5, i64 %shl_ln50_2" [d1.cpp:50]   --->   Operation 66 'add' 'arr_14' <Predicate = (icmp_ln44)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.74ns)   --->   "%switch_ln50 = switch i4 %i, void %arrayidx76.2.case.8, i4 3, void %for.inc78.split.arrayidx76.2.exit_crit_edge15, i4 4, void %arrayidx76.2.case.6, i4 5, void %for.inc78.split.arrayidx76.2.exit_crit_edge" [d1.cpp:50]   --->   Operation 67 'switch' 'switch_ln50' <Predicate = (icmp_ln44)> <Delay = 0.74>
ST_2 : Operation 68 [1/1] (0.52ns)   --->   "%store_ln50 = store i64 %arr_12, i64 %arr_11" [d1.cpp:50]   --->   Operation 68 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 5)> <Delay = 0.52>
ST_2 : Operation 69 [1/1] (0.52ns)   --->   "%store_ln50 = store i64 %arr_13, i64 %arr_10" [d1.cpp:50]   --->   Operation 69 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 5)> <Delay = 0.52>
ST_2 : Operation 70 [1/1] (0.47ns)   --->   "%store_ln50 = store i64 %arr_14, i64 %arr_2" [d1.cpp:50]   --->   Operation 70 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 5)> <Delay = 0.47>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.2.exit" [d1.cpp:50]   --->   Operation 71 'br' 'br_ln50' <Predicate = (icmp_ln44 & i == 5)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.52ns)   --->   "%store_ln50 = store i64 %arr_13, i64 %arr_11" [d1.cpp:50]   --->   Operation 72 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 4)> <Delay = 0.52>
ST_2 : Operation 73 [1/1] (0.52ns)   --->   "%store_ln50 = store i64 %arr_14, i64 %arr_10" [d1.cpp:50]   --->   Operation 73 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 4)> <Delay = 0.52>
ST_2 : Operation 74 [1/1] (0.47ns)   --->   "%store_ln50 = store i64 %arr_12, i64 %arr_9" [d1.cpp:50]   --->   Operation 74 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 4)> <Delay = 0.47>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.2.exit" [d1.cpp:50]   --->   Operation 75 'br' 'br_ln50' <Predicate = (icmp_ln44 & i == 4)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.52ns)   --->   "%store_ln50 = store i64 %arr_14, i64 %arr_11" [d1.cpp:50]   --->   Operation 76 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 3)> <Delay = 0.52>
ST_2 : Operation 77 [1/1] (0.47ns)   --->   "%store_ln50 = store i64 %arr_13, i64 %arr_9" [d1.cpp:50]   --->   Operation 77 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 3)> <Delay = 0.47>
ST_2 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln50 = store i64 %arr_12, i64 %arr_1" [d1.cpp:50]   --->   Operation 78 'store' 'store_ln50' <Predicate = (icmp_ln44 & i == 3)> <Delay = 0.42>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.2.exit" [d1.cpp:50]   --->   Operation 79 'br' 'br_ln50' <Predicate = (icmp_ln44 & i == 3)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.52ns)   --->   "%store_ln50 = store i64 %arr_12, i64 %arr_10" [d1.cpp:50]   --->   Operation 80 'store' 'store_ln50' <Predicate = (icmp_ln44 & i != 3 & i != 4 & i != 5)> <Delay = 0.52>
ST_2 : Operation 81 [1/1] (0.47ns)   --->   "%store_ln50 = store i64 %arr_13, i64 %arr_2" [d1.cpp:50]   --->   Operation 81 'store' 'store_ln50' <Predicate = (icmp_ln44 & i != 3 & i != 4 & i != 5)> <Delay = 0.47>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln50 = store i64 %arr_14, i64 %arr" [d1.cpp:50]   --->   Operation 82 'store' 'store_ln50' <Predicate = (icmp_ln44 & i != 3 & i != 4 & i != 5)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx76.2.exit" [d1.cpp:50]   --->   Operation 83 'br' 'br_ln50' <Predicate = (icmp_ln44 & i != 3 & i != 4 & i != 5)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.79ns)   --->   "%add_ln44 = add i4 %i, i4 3" [d1.cpp:44]   --->   Operation 84 'add' 'add_ln44' <Predicate = (icmp_ln44)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln44 = store i4 %add_ln44, i4 %i_1" [d1.cpp:44]   --->   Operation 85 'store' 'store_ln44' <Predicate = (icmp_ln44)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc78" [d1.cpp:44]   --->   Operation 86 'br' 'br_ln44' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%arr_load_1 = load i64 %arr"   --->   Operation 87 'load' 'arr_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%arr_1_load_1 = load i64 %arr_1"   --->   Operation 88 'load' 'arr_1_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%arr_2_load_1 = load i64 %arr_2"   --->   Operation 89 'load' 'arr_2_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%arr_9_load_1 = load i64 %arr_9"   --->   Operation 90 'load' 'arr_9_load_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%arr_10_load = load i64 %arr_10"   --->   Operation 91 'load' 'arr_10_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%arr_11_load = load i64 %arr_11"   --->   Operation 92 'load' 'arr_11_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_15_out, i64 %arr_1_load_1"   --->   Operation 93 'write' 'write_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_14_out, i64 %arr_9_load_1"   --->   Operation 94 'write' 'write_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_13_out, i64 %arr_11_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_12_out, i64 %arr_10_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_11_out, i64 %arr_2_load_1"   --->   Operation 97 'write' 'write_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_10_out, i64 %arr_load_1"   --->   Operation 98 'write' 'write_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 99 'ret' 'ret_ln0' <Predicate = (!icmp_ln44)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_14_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 011]
arr                    (alloca           ) [ 011]
arr_1                  (alloca           ) [ 011]
arr_2                  (alloca           ) [ 011]
arr_9                  (alloca           ) [ 011]
arr_10                 (alloca           ) [ 011]
arr_11                 (alloca           ) [ 011]
arg1_r_2_reload_read   (read             ) [ 011]
arg1_r_3_reload_read   (read             ) [ 011]
zext_ln50_read         (read             ) [ 000]
arg1_r_7_reload_read   (read             ) [ 011]
arg1_r_6_reload_read   (read             ) [ 011]
arg1_r_5_reload_read   (read             ) [ 011]
arg1_r_4_reload_read   (read             ) [ 011]
arr_8_read             (read             ) [ 000]
arr_7_read             (read             ) [ 000]
arr_6_read             (read             ) [ 000]
arr_5_read             (read             ) [ 000]
arr_4_read             (read             ) [ 000]
arr_3_read             (read             ) [ 000]
zext_ln50_cast         (zext             ) [ 011]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 011]
icmp_ln44              (icmp             ) [ 011]
br_ln44                (br               ) [ 000]
arr_load               (load             ) [ 000]
arr_1_load             (load             ) [ 000]
arr_2_load             (load             ) [ 000]
arr_9_load             (load             ) [ 000]
arr_10_load_1          (load             ) [ 000]
arr_11_load_1          (load             ) [ 000]
specpipeline_ln46      (specpipeline     ) [ 000]
speclooptripcount_ln14 (speclooptripcount) [ 000]
specloopname_ln44      (specloopname     ) [ 000]
trunc_ln29             (trunc            ) [ 000]
sub_ln50               (sub              ) [ 000]
tmp                    (mux              ) [ 000]
zext_ln50_1            (zext             ) [ 000]
mul_ln50_1             (mul              ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
tmp_1                  (mux              ) [ 000]
arr_12                 (add              ) [ 000]
sub_ln50_1             (sub              ) [ 000]
sub_ln50_2             (sub              ) [ 000]
tmp_2                  (mux              ) [ 000]
zext_ln50_2            (zext             ) [ 000]
mul_ln50               (mul              ) [ 000]
shl_ln50_1             (bitconcatenate   ) [ 000]
tmp_3                  (mux              ) [ 000]
zext_ln50_3            (zext             ) [ 000]
mul_ln50_2             (mul              ) [ 000]
shl_ln50_2             (bitconcatenate   ) [ 000]
tmp_4                  (mux              ) [ 000]
arr_13                 (add              ) [ 000]
tmp_5                  (mux              ) [ 000]
arr_14                 (add              ) [ 000]
switch_ln50            (switch           ) [ 000]
store_ln50             (store            ) [ 000]
store_ln50             (store            ) [ 000]
store_ln50             (store            ) [ 000]
br_ln50                (br               ) [ 000]
store_ln50             (store            ) [ 000]
store_ln50             (store            ) [ 000]
store_ln50             (store            ) [ 000]
br_ln50                (br               ) [ 000]
store_ln50             (store            ) [ 000]
store_ln50             (store            ) [ 000]
store_ln50             (store            ) [ 000]
br_ln50                (br               ) [ 000]
store_ln50             (store            ) [ 000]
store_ln50             (store            ) [ 000]
store_ln50             (store            ) [ 000]
br_ln50                (br               ) [ 000]
add_ln44               (add              ) [ 000]
store_ln44             (store            ) [ 000]
br_ln44                (br               ) [ 000]
arr_load_1             (load             ) [ 000]
arr_1_load_1           (load             ) [ 000]
arr_2_load_1           (load             ) [ 000]
arr_9_load_1           (load             ) [ 000]
arr_10_load            (load             ) [ 000]
arr_11_load            (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arr_8">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_5_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_6_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_7_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="zext_ln50">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arr_15_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_15_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arr_14_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_14_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arr_13_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_13_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arr_12_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_12_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arr_11_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_11_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="arr_10_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_10_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i64.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i32.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.6i32.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="i_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="arr_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arr_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="arr_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="arr_9_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_9/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arr_10_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_10/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arr_11_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_11/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arg1_r_2_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arg1_r_3_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln50_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln50_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arg1_r_7_reload_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arg1_r_6_reload_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arg1_r_5_reload_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arg1_r_4_reload_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arr_8_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_8_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arr_7_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_7_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arr_6_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_6_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="arr_5_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_5_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="arr_4_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_4_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="arr_3_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_3_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln0_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="0" index="2" bw="64" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln0_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="64" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln0_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="0" index="2" bw="64" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="write_ln0_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="0" index="2" bw="64" slack="0"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="write_ln0_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="0" index="2" bw="64" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="write_ln0_write_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="0" index="2" bw="64" slack="0"/>
<pin id="235" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="mul_ln50_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mul_ln50_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="mul_ln50_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50_2/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln50_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_cast/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="64" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln0_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="0" index="1" bw="64" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln0_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln0_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln0_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln0_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln0_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="i_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="1"/>
<pin id="291" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln44_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="arr_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="arr_1_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_1_load/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="arr_2_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="1"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_2_load/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="arr_9_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_load/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="arr_10_load_1_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_10_load_1/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="arr_11_load_1_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_11_load_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln29_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sub_ln50_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="0" index="3" bw="1" slack="0"/>
<pin id="331" dir="0" index="4" bw="1" slack="0"/>
<pin id="332" dir="0" index="5" bw="32" slack="1"/>
<pin id="333" dir="0" index="6" bw="32" slack="1"/>
<pin id="334" dir="0" index="7" bw="32" slack="1"/>
<pin id="335" dir="0" index="8" bw="32" slack="1"/>
<pin id="336" dir="0" index="9" bw="3" slack="0"/>
<pin id="337" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln50_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="shl_ln_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="0" index="1" bw="63" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="0" index="3" bw="1" slack="0"/>
<pin id="362" dir="0" index="4" bw="64" slack="0"/>
<pin id="363" dir="0" index="5" bw="64" slack="0"/>
<pin id="364" dir="0" index="6" bw="64" slack="0"/>
<pin id="365" dir="0" index="7" bw="64" slack="0"/>
<pin id="366" dir="0" index="8" bw="3" slack="0"/>
<pin id="367" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="arr_12_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_12/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sub_ln50_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="3" slack="0"/>
<pin id="386" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="sub_ln50_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50_2/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="0" index="3" bw="1" slack="0"/>
<pin id="400" dir="0" index="4" bw="32" slack="1"/>
<pin id="401" dir="0" index="5" bw="32" slack="1"/>
<pin id="402" dir="0" index="6" bw="32" slack="1"/>
<pin id="403" dir="0" index="7" bw="32" slack="1"/>
<pin id="404" dir="0" index="8" bw="3" slack="0"/>
<pin id="405" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln50_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="shl_ln50_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="63" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln50_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="0" index="3" bw="32" slack="1"/>
<pin id="429" dir="0" index="4" bw="32" slack="1"/>
<pin id="430" dir="0" index="5" bw="32" slack="1"/>
<pin id="431" dir="0" index="6" bw="32" slack="1"/>
<pin id="432" dir="0" index="7" bw="3" slack="0"/>
<pin id="433" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln50_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_3/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="shl_ln50_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="0"/>
<pin id="445" dir="0" index="1" bw="63" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln50_2/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="0" index="3" bw="1" slack="0"/>
<pin id="456" dir="0" index="4" bw="64" slack="0"/>
<pin id="457" dir="0" index="5" bw="64" slack="0"/>
<pin id="458" dir="0" index="6" bw="64" slack="0"/>
<pin id="459" dir="0" index="7" bw="64" slack="0"/>
<pin id="460" dir="0" index="8" bw="3" slack="0"/>
<pin id="461" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="arr_13_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_13/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_5_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="0" index="3" bw="1" slack="0"/>
<pin id="482" dir="0" index="4" bw="64" slack="0"/>
<pin id="483" dir="0" index="5" bw="64" slack="0"/>
<pin id="484" dir="0" index="6" bw="64" slack="0"/>
<pin id="485" dir="0" index="7" bw="64" slack="0"/>
<pin id="486" dir="0" index="8" bw="3" slack="0"/>
<pin id="487" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="arr_14_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="0"/>
<pin id="499" dir="0" index="1" bw="64" slack="0"/>
<pin id="500" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_14/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="store_ln50_store_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="0" index="1" bw="64" slack="1"/>
<pin id="506" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln50_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="0"/>
<pin id="510" dir="0" index="1" bw="64" slack="1"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln50_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="0"/>
<pin id="515" dir="0" index="1" bw="64" slack="1"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln50_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="1"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln50_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="64" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="1"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln50_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="1"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="store_ln50_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="0" index="1" bw="64" slack="1"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln50_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="0"/>
<pin id="540" dir="0" index="1" bw="64" slack="1"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln50_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="0"/>
<pin id="545" dir="0" index="1" bw="64" slack="1"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln50_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="1"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln50_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="1"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln50_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="1"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln44_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="0" index="1" bw="3" slack="0"/>
<pin id="566" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln44_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="4" slack="1"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="arr_load_1_load_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="1"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load_1/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="arr_1_load_1_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="1"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_1_load_1/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="arr_2_load_1_load_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="1"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_2_load_1/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="arr_9_load_1_load_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="1"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_load_1/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="arr_10_load_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="1"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_10_load/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="arr_11_load_load_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="1"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_11_load/2 "/>
</bind>
</comp>

<comp id="598" class="1005" name="i_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="0"/>
<pin id="600" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="605" class="1005" name="arr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr "/>
</bind>
</comp>

<comp id="613" class="1005" name="arr_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="arr_2_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_2 "/>
</bind>
</comp>

<comp id="630" class="1005" name="arr_9_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_9 "/>
</bind>
</comp>

<comp id="639" class="1005" name="arr_10_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_10 "/>
</bind>
</comp>

<comp id="649" class="1005" name="arr_11_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_11 "/>
</bind>
</comp>

<comp id="659" class="1005" name="arg1_r_2_reload_read_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_reload_read "/>
</bind>
</comp>

<comp id="664" class="1005" name="arg1_r_3_reload_read_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_reload_read "/>
</bind>
</comp>

<comp id="670" class="1005" name="arg1_r_7_reload_read_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_7_reload_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="arg1_r_6_reload_read_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_6_reload_read "/>
</bind>
</comp>

<comp id="681" class="1005" name="arg1_r_5_reload_read_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_5_reload_read "/>
</bind>
</comp>

<comp id="688" class="1005" name="arg1_r_4_reload_read_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_4_reload_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="zext_ln50_cast_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="63" slack="1"/>
<pin id="697" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln50_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="88" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="88" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="88" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="88" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="88" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="88" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="253"><net_src comp="130" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="178" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="172" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="184" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="166" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="190" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="160" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="319"><net_src comp="289" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="62" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="338"><net_src comp="64" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="340"><net_src comp="66" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="341"><net_src comp="66" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="342"><net_src comp="66" pin="0"/><net_sink comp="326" pin=4"/></net>

<net id="343"><net_src comp="320" pin="2"/><net_sink comp="326" pin=9"/></net>

<net id="347"><net_src comp="326" pin="10"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="354"><net_src comp="68" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="238" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="70" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="368"><net_src comp="72" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="369"><net_src comp="74" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="370"><net_src comp="74" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="371"><net_src comp="74" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="372"><net_src comp="301" pin="1"/><net_sink comp="357" pin=4"/></net>

<net id="373"><net_src comp="307" pin="1"/><net_sink comp="357" pin=5"/></net>

<net id="374"><net_src comp="313" pin="1"/><net_sink comp="357" pin=6"/></net>

<net id="375"><net_src comp="310" pin="1"/><net_sink comp="357" pin=7"/></net>

<net id="376"><net_src comp="316" pin="1"/><net_sink comp="357" pin=8"/></net>

<net id="381"><net_src comp="349" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="357" pin="9"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="76" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="316" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="78" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="316" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="406"><net_src comp="80" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="407"><net_src comp="66" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="408"><net_src comp="66" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="409"><net_src comp="66" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="410"><net_src comp="383" pin="2"/><net_sink comp="395" pin=8"/></net>

<net id="414"><net_src comp="395" pin="9"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="421"><net_src comp="68" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="242" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="70" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="434"><net_src comp="82" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="66" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="66" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="389" pin="2"/><net_sink comp="424" pin=7"/></net>

<net id="441"><net_src comp="424" pin="8"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="448"><net_src comp="68" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="246" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="70" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="462"><net_src comp="72" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="463"><net_src comp="74" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="464"><net_src comp="74" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="465"><net_src comp="74" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="466"><net_src comp="307" pin="1"/><net_sink comp="451" pin=4"/></net>

<net id="467"><net_src comp="313" pin="1"/><net_sink comp="451" pin=5"/></net>

<net id="468"><net_src comp="310" pin="1"/><net_sink comp="451" pin=6"/></net>

<net id="469"><net_src comp="304" pin="1"/><net_sink comp="451" pin=7"/></net>

<net id="470"><net_src comp="316" pin="1"/><net_sink comp="451" pin=8"/></net>

<net id="475"><net_src comp="451" pin="9"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="416" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="488"><net_src comp="72" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="489"><net_src comp="74" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="490"><net_src comp="74" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="491"><net_src comp="74" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="492"><net_src comp="313" pin="1"/><net_sink comp="477" pin=4"/></net>

<net id="493"><net_src comp="310" pin="1"/><net_sink comp="477" pin=5"/></net>

<net id="494"><net_src comp="304" pin="1"/><net_sink comp="477" pin=6"/></net>

<net id="495"><net_src comp="298" pin="1"/><net_sink comp="477" pin=7"/></net>

<net id="496"><net_src comp="316" pin="1"/><net_sink comp="477" pin=8"/></net>

<net id="501"><net_src comp="477" pin="9"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="443" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="377" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="471" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="497" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="471" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="497" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="377" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="497" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="471" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="377" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="377" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="471" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="497" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="289" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="44" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="574" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="581"><net_src comp="578" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="585"><net_src comp="582" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="589"><net_src comp="586" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="593"><net_src comp="590" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="597"><net_src comp="594" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="601"><net_src comp="90" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="608"><net_src comp="94" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="612"><net_src comp="605" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="616"><net_src comp="98" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="620"><net_src comp="613" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="624"><net_src comp="102" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="628"><net_src comp="621" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="633"><net_src comp="106" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="642"><net_src comp="110" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="646"><net_src comp="639" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="647"><net_src comp="639" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="648"><net_src comp="639" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="652"><net_src comp="114" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="655"><net_src comp="649" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="657"><net_src comp="649" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="658"><net_src comp="649" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="662"><net_src comp="118" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="424" pin=3"/></net>

<net id="667"><net_src comp="124" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="395" pin=4"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="424" pin=4"/></net>

<net id="673"><net_src comp="136" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="326" pin=8"/></net>

<net id="678"><net_src comp="142" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="326" pin=7"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="395" pin=7"/></net>

<net id="684"><net_src comp="148" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="326" pin=6"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="395" pin=6"/></net>

<net id="687"><net_src comp="681" pin="1"/><net_sink comp="424" pin=6"/></net>

<net id="691"><net_src comp="154" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="326" pin=5"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="395" pin=5"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="424" pin=5"/></net>

<net id="698"><net_src comp="250" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="246" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_15_out | {2 }
	Port: arr_14_out | {2 }
	Port: arr_13_out | {2 }
	Port: arr_12_out | {2 }
	Port: arr_11_out | {2 }
	Port: arr_10_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arr_3 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arr_4 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arr_5 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arr_6 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arr_7 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arr_8 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arg1_r_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arg1_r_5_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arg1_r_6_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arg1_r_7_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : zext_ln50 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_3 : arg1_r_2_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln44 : 1
		br_ln44 : 2
		trunc_ln29 : 1
		sub_ln50 : 2
		tmp : 3
		zext_ln50_1 : 4
		mul_ln50_1 : 5
		shl_ln : 6
		tmp_1 : 2
		arr_12 : 7
		sub_ln50_1 : 2
		sub_ln50_2 : 2
		tmp_2 : 3
		zext_ln50_2 : 4
		mul_ln50 : 5
		shl_ln50_1 : 6
		tmp_3 : 3
		zext_ln50_3 : 4
		mul_ln50_2 : 5
		shl_ln50_2 : 6
		tmp_4 : 2
		arr_13 : 7
		tmp_5 : 2
		arr_14 : 7
		switch_ln50 : 1
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		store_ln50 : 8
		add_ln44 : 1
		store_ln44 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |           arr_12_fu_377          |    0    |    0    |    71   |
|    add   |           arr_13_fu_471          |    0    |    0    |    71   |
|          |           arr_14_fu_497          |    0    |    0    |    71   |
|          |          add_ln44_fu_563         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_326            |    0    |    0    |    43   |
|          |           tmp_1_fu_357           |    0    |    0    |    37   |
|    mux   |           tmp_2_fu_395           |    0    |    0    |    37   |
|          |           tmp_3_fu_424           |    0    |    0    |    31   |
|          |           tmp_4_fu_451           |    0    |    0    |    37   |
|          |           tmp_5_fu_477           |    0    |    0    |    37   |
|----------|----------------------------------|---------|---------|---------|
|          |         mul_ln50_1_fu_238        |    4    |    0    |    20   |
|    mul   |          mul_ln50_fu_242         |    4    |    0    |    20   |
|          |         mul_ln50_2_fu_246        |    4    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|          |          sub_ln50_fu_320         |    0    |    0    |    10   |
|    sub   |         sub_ln50_1_fu_383        |    0    |    0    |    10   |
|          |         sub_ln50_2_fu_389        |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln44_fu_292         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          | arg1_r_2_reload_read_read_fu_118 |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_124 |    0    |    0    |    0    |
|          |    zext_ln50_read_read_fu_130    |    0    |    0    |    0    |
|          | arg1_r_7_reload_read_read_fu_136 |    0    |    0    |    0    |
|          | arg1_r_6_reload_read_read_fu_142 |    0    |    0    |    0    |
|          | arg1_r_5_reload_read_read_fu_148 |    0    |    0    |    0    |
|   read   | arg1_r_4_reload_read_read_fu_154 |    0    |    0    |    0    |
|          |      arr_8_read_read_fu_160      |    0    |    0    |    0    |
|          |      arr_7_read_read_fu_166      |    0    |    0    |    0    |
|          |      arr_6_read_read_fu_172      |    0    |    0    |    0    |
|          |      arr_5_read_read_fu_178      |    0    |    0    |    0    |
|          |      arr_4_read_read_fu_184      |    0    |    0    |    0    |
|          |      arr_3_read_read_fu_190      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_196      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_203      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_210      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_217      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_224      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_231      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       zext_ln50_cast_fu_250      |    0    |    0    |    0    |
|   zext   |        zext_ln50_1_fu_344        |    0    |    0    |    0    |
|          |        zext_ln50_2_fu_411        |    0    |    0    |    0    |
|          |        zext_ln50_3_fu_438        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln29_fu_316        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           shl_ln_fu_349          |    0    |    0    |    0    |
|bitconcatenate|         shl_ln50_1_fu_416        |    0    |    0    |    0    |
|          |         shl_ln50_2_fu_443        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    12   |    0    |   549   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|arg1_r_2_reload_read_reg_659|   32   |
|arg1_r_3_reload_read_reg_664|   32   |
|arg1_r_4_reload_read_reg_688|   32   |
|arg1_r_5_reload_read_reg_681|   32   |
|arg1_r_6_reload_read_reg_675|   32   |
|arg1_r_7_reload_read_reg_670|   32   |
|       arr_10_reg_639       |   64   |
|       arr_11_reg_649       |   64   |
|        arr_1_reg_613       |   64   |
|        arr_2_reg_621       |   64   |
|        arr_9_reg_630       |   64   |
|         arr_reg_605        |   64   |
|         i_1_reg_598        |    4   |
|   zext_ln50_cast_reg_695   |   63   |
+----------------------------+--------+
|            Total           |   643  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   12   |    0   |   549  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   643  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   643  |   549  |
+-----------+--------+--------+--------+
