

================================================================
== Vitis HLS Report for 'pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s'
================================================================
* Date:           Fri Mar  1 05:36:04 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.248 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  36.663 ns|  36.663 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |        9|        9|         3|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_iw = alloca i32 1"   --->   Operation 6 'alloca' 'i_iw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0151 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_0_0_0151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0154 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_1_0_0_0154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0157 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_2_0_0_0157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0160 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_3_0_0_0160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0163 = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_4_0_0_0163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_5_0_0_0166 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_5_0_0_0166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_6_0_0_0169 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_6_0_0_0169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_7_0_0_0172 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_7_0_0_0172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_8_0_0_0175 = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_8_0_0_0175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_9_0_0_0178 = alloca i32 1"   --->   Operation 16 'alloca' 'p_0_9_0_0_0178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_10_0_0_0181 = alloca i32 1"   --->   Operation 17 'alloca' 'p_0_10_0_0_0181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_11_0_0_0184 = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_11_0_0_0184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0187 = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_12_0_0_0187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_13_0_0_0190 = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_13_0_0_0190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_0_14_0_0_0193 = alloca i32 1"   --->   Operation 21 'alloca' 'p_0_14_0_0_0193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_0_15_0_0_0196 = alloca i32 1"   --->   Operation 22 'alloca' 'p_0_15_0_0_0196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer5_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %layer4_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 25 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 26 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 27 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 28 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_100 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 29 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_101 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 30 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_102 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 31 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_103 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 32 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_104 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 33 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_105 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 34 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_106 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 35 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_107 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 36 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_108 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 37 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_109 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 38 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_110 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 39 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111 = load i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 40 'load' 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111, i6 %p_0_15_0_0_0196" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 41 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_110, i6 %p_0_14_0_0_0193" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 42 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_109, i6 %p_0_13_0_0_0190" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 43 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_108, i6 %p_0_12_0_0_0187" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 44 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_107, i6 %p_0_11_0_0_0184" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 45 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_106, i6 %p_0_10_0_0_0181" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 46 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_105, i6 %p_0_9_0_0_0178" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 47 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_104, i6 %p_0_8_0_0_0175" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 48 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_103, i6 %p_0_7_0_0_0172" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 49 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_102, i6 %p_0_6_0_0_0169" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 50 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_101, i6 %p_0_5_0_0_0166" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 51 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_100, i6 %p_0_4_0_0_0163" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 52 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_99, i6 %p_0_3_0_0_0160" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 53 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_98, i6 %p_0_2_0_0_0157" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 54 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_97, i6 %p_0_1_0_0_0154" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 55 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_96, i6 %p_0_0_0_0_0151" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 56 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln185 = store i4 0, i4 %i_iw" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 57 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln185 = br void %arrayctor.loop.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 58 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i_iw_5 = load i4 %i_iw" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 59 'load' 'i_iw_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.65ns)   --->   "%icmp_ln185 = icmp_eq  i4 %i_iw_5, i4 8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 60 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.70ns)   --->   "%i_iw_6 = add i4 %i_iw_5, i4 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 62 'add' 'i_iw_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %arrayctor.loop.i.split, void %for.end" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 63 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%pX_2_load = load i32 %pX_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145]   --->   Operation 64 'load' 'pX_2_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.85ns)   --->   "%icmp_ln145_3 = icmp_sgt  i32 %pX_2_load, i32 0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145]   --->   Operation 65 'icmp' 'icmp_ln145_3' <Predicate = (!icmp_ln185)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.88ns)   --->   "%add_ln165 = add i32 %pX_2_load, i32 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:165]   --->   Operation 66 'add' 'add_ln165' <Predicate = (!icmp_ln185)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.85ns)   --->   "%icmp_ln165 = icmp_eq  i32 %add_ln165, i32 8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:165]   --->   Operation 67 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln185)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %if.else.i, void %if.then24.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:165]   --->   Operation 68 'br' 'br_ln165' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln170 = store i32 %add_ln165, i32 %pX_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:170]   --->   Operation 69 'store' 'store_ln170' <Predicate = (!icmp_ln185 & !icmp_ln165)> <Delay = 0.38>
ST_2 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln167 = store i32 0, i32 %pX_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:167]   --->   Operation 70 'store' 'store_ln167' <Predicate = (!icmp_ln185 & icmp_ln165)> <Delay = 0.38>
ST_2 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln169 = br void %for.inc" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:169]   --->   Operation 71 'br' 'br_ln169' <Predicate = (!icmp_ln185 & icmp_ln165)> <Delay = 0.38>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln185 = store i4 %i_iw_6, i4 %i_iw" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 72 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln186 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:186]   --->   Operation 73 'specpipeline' 'specpipeline_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 74 'specloopname' 'specloopname_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.21ns)   --->   "%layer4_out_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %layer4_out" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 75 'read' 'layer4_out_read' <Predicate = (!icmp_ln185)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 8> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i96 %layer4_out_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 76 'trunc' 'trunc_ln187' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln187_s = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 84, i32 89" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 77 'partselect' 'trunc_ln187_s' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln187_37 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 90, i32 95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 78 'partselect' 'trunc_ln187_37' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln187_38 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 6, i32 11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 79 'partselect' 'trunc_ln187_38' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln187_39 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 12, i32 17" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 80 'partselect' 'trunc_ln187_39' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln187_40 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 18, i32 23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 81 'partselect' 'trunc_ln187_40' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln187_41 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 24, i32 29" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 82 'partselect' 'trunc_ln187_41' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln187_42 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 30, i32 35" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 83 'partselect' 'trunc_ln187_42' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln187_43 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 36, i32 41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 84 'partselect' 'trunc_ln187_43' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln187_44 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 42, i32 47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 85 'partselect' 'trunc_ln187_44' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln187_45 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 48, i32 53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 86 'partselect' 'trunc_ln187_45' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln187_46 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 54, i32 59" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 87 'partselect' 'trunc_ln187_46' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln187_47 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 60, i32 65" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 88 'partselect' 'trunc_ln187_47' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln187_48 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 66, i32 71" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 89 'partselect' 'trunc_ln187_48' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln187_49 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 72, i32 77" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 90 'partselect' 'trunc_ln187_49' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln187_50 = partselect i6 @_ssdm_op_PartSelect.i6.i96.i32.i32, i96 %layer4_out_read, i32 78, i32 83" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:187]   --->   Operation 91 'partselect' 'trunc_ln187_50' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sX_2_load = load i32 %sX_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145]   --->   Operation 92 'load' 'sX_2_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.85ns)   --->   "%icmp_ln145 = icmp_eq  i32 %sX_2_load, i32 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145]   --->   Operation 93 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln185)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.12ns)   --->   "%and_ln145 = and i1 %icmp_ln145, i1 %icmp_ln145_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145]   --->   Operation 94 'and' 'and_ln145' <Predicate = (!icmp_ln185)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %and_ln145, void %if.end.i, void %for.body14.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145]   --->   Operation 95 'br' 'br_ln145' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln172)   --->   "%select_ln172 = select i1 %icmp_ln145, i32 4294967295, i32 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172]   --->   Operation 96 'select' 'select_ln172' <Predicate = (!icmp_ln185 & !icmp_ln165)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln172 = add i32 %sX_2_load, i32 %select_ln172" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172]   --->   Operation 97 'add' 'add_ln172' <Predicate = (!icmp_ln185 & !icmp_ln165)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!icmp_ln185 & !icmp_ln165)> <Delay = 0.38>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln172, void %if.else.i, i32 0, void %if.then24.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172]   --->   Operation 99 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln168 = store i32 %storemerge, i32 %sX_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:168]   --->   Operation 100 'store' 'store_ln168' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0151_load_2 = load i6 %p_0_0_0_0_0151"   --->   Operation 101 'load' 'p_0_0_0_0_0151_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0154_load_2 = load i6 %p_0_1_0_0_0154"   --->   Operation 102 'load' 'p_0_1_0_0_0154_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0157_load_2 = load i6 %p_0_2_0_0_0157"   --->   Operation 103 'load' 'p_0_2_0_0_0157_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0160_load_2 = load i6 %p_0_3_0_0_0160"   --->   Operation 104 'load' 'p_0_3_0_0_0160_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0163_load_2 = load i6 %p_0_4_0_0_0163"   --->   Operation 105 'load' 'p_0_4_0_0_0163_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_0_5_0_0_0166_load_2 = load i6 %p_0_5_0_0_0166"   --->   Operation 106 'load' 'p_0_5_0_0_0166_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_0_6_0_0_0169_load41 = load i6 %p_0_6_0_0_0169"   --->   Operation 107 'load' 'p_0_6_0_0_0169_load41' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_0_7_0_0_0172_load_2 = load i6 %p_0_7_0_0_0172"   --->   Operation 108 'load' 'p_0_7_0_0_0172_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_0_8_0_0_0175_load_2 = load i6 %p_0_8_0_0_0175"   --->   Operation 109 'load' 'p_0_8_0_0_0175_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_0_9_0_0_0178_load_2 = load i6 %p_0_9_0_0_0178"   --->   Operation 110 'load' 'p_0_9_0_0_0178_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%p_0_10_0_0_0181_load_2 = load i6 %p_0_10_0_0_0181"   --->   Operation 111 'load' 'p_0_10_0_0_0181_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%p_0_11_0_0_0184_load_2 = load i6 %p_0_11_0_0_0184"   --->   Operation 112 'load' 'p_0_11_0_0_0184_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0187_load_2 = load i6 %p_0_12_0_0_0187"   --->   Operation 113 'load' 'p_0_12_0_0_0187_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%p_0_13_0_0_0190_load_2 = load i6 %p_0_13_0_0_0190"   --->   Operation 114 'load' 'p_0_13_0_0_0190_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%p_0_14_0_0_0193_load_2 = load i6 %p_0_14_0_0_0193"   --->   Operation 115 'load' 'p_0_14_0_0_0193_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%p_0_15_0_0_0196_load_2 = load i6 %p_0_15_0_0_0196"   --->   Operation 116 'load' 'p_0_15_0_0_0196_load_2' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%pool_window_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_0_0_0_0151_load_2, i3 0"   --->   Operation 117 'bitconcatenate' 'pool_window_V' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%pool_window_V_79 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187, i3 0"   --->   Operation 118 'bitconcatenate' 'pool_window_V_79' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.59ns)   --->   "%icmp_ln1651 = icmp_ult  i9 %pool_window_V, i9 %pool_window_V_79"   --->   Operation 119 'icmp' 'icmp_ln1651' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 120 'xor' 'xor_ln1651' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1651, i9 %pool_window_V, i9 %pool_window_V_79" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 121 'select' 'select_ln65' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%res_pack_data = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65, i1 0"   --->   Operation 122 'bitconcatenate' 'res_pack_data' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i10 %res_pack_data" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:137]   --->   Operation 123 'zext' 'zext_ln137' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%pool_window_V_80 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_1_0_0_0154_load_2, i3 0"   --->   Operation 124 'bitconcatenate' 'pool_window_V_80' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%pool_window_V_81 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_38, i3 0"   --->   Operation 125 'bitconcatenate' 'pool_window_V_81' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.59ns)   --->   "%icmp_ln1651_39 = icmp_ult  i9 %pool_window_V_80, i9 %pool_window_V_81"   --->   Operation 126 'icmp' 'icmp_ln1651_39' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_39)   --->   "%xor_ln1651_39 = xor i1 %icmp_ln1651_39, i1 1"   --->   Operation 127 'xor' 'xor_ln1651_39' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_39 = select i1 %xor_ln1651_39, i9 %pool_window_V_80, i9 %pool_window_V_81" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 128 'select' 'select_ln65_39' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%res_pack_data_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_39, i1 0"   --->   Operation 129 'bitconcatenate' 'res_pack_data_7' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln137_7 = zext i10 %res_pack_data_7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:137]   --->   Operation 130 'zext' 'zext_ln137_7' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%pool_window_V_82 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_2_0_0_0157_load_2, i3 0"   --->   Operation 131 'bitconcatenate' 'pool_window_V_82' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%pool_window_V_83 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_39, i3 0"   --->   Operation 132 'bitconcatenate' 'pool_window_V_83' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.59ns)   --->   "%icmp_ln1651_40 = icmp_ult  i9 %pool_window_V_82, i9 %pool_window_V_83"   --->   Operation 133 'icmp' 'icmp_ln1651_40' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_40)   --->   "%xor_ln1651_40 = xor i1 %icmp_ln1651_40, i1 1"   --->   Operation 134 'xor' 'xor_ln1651_40' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_40 = select i1 %xor_ln1651_40, i9 %pool_window_V_82, i9 %pool_window_V_83" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 135 'select' 'select_ln65_40' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%res_pack_data_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_40, i1 0"   --->   Operation 136 'bitconcatenate' 'res_pack_data_8' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln137_8 = zext i10 %res_pack_data_8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:137]   --->   Operation 137 'zext' 'zext_ln137_8' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%pool_window_V_84 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_3_0_0_0160_load_2, i3 0"   --->   Operation 138 'bitconcatenate' 'pool_window_V_84' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%pool_window_V_85 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_40, i3 0"   --->   Operation 139 'bitconcatenate' 'pool_window_V_85' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.59ns)   --->   "%icmp_ln1651_41 = icmp_ult  i9 %pool_window_V_84, i9 %pool_window_V_85"   --->   Operation 140 'icmp' 'icmp_ln1651_41' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_41)   --->   "%xor_ln1651_41 = xor i1 %icmp_ln1651_41, i1 1"   --->   Operation 141 'xor' 'xor_ln1651_41' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_41 = select i1 %xor_ln1651_41, i9 %pool_window_V_84, i9 %pool_window_V_85" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 142 'select' 'select_ln65_41' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%res_pack_data_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_41, i1 0"   --->   Operation 143 'bitconcatenate' 'res_pack_data_9' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln137_9 = zext i10 %res_pack_data_9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:137]   --->   Operation 144 'zext' 'zext_ln137_9' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%pool_window_V_86 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_4_0_0_0163_load_2, i3 0"   --->   Operation 145 'bitconcatenate' 'pool_window_V_86' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%pool_window_V_87 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_41, i3 0"   --->   Operation 146 'bitconcatenate' 'pool_window_V_87' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.59ns)   --->   "%icmp_ln1651_42 = icmp_ult  i9 %pool_window_V_86, i9 %pool_window_V_87"   --->   Operation 147 'icmp' 'icmp_ln1651_42' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_42)   --->   "%xor_ln1651_42 = xor i1 %icmp_ln1651_42, i1 1"   --->   Operation 148 'xor' 'xor_ln1651_42' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_42 = select i1 %xor_ln1651_42, i9 %pool_window_V_86, i9 %pool_window_V_87" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 149 'select' 'select_ln65_42' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_42, i1 0"   --->   Operation 150 'bitconcatenate' 'shl_ln' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln837 = zext i10 %shl_ln"   --->   Operation 151 'zext' 'zext_ln837' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%pool_window_V_88 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_5_0_0_0166_load_2, i3 0"   --->   Operation 152 'bitconcatenate' 'pool_window_V_88' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%pool_window_V_89 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_42, i3 0"   --->   Operation 153 'bitconcatenate' 'pool_window_V_89' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.59ns)   --->   "%icmp_ln1651_43 = icmp_ult  i9 %pool_window_V_88, i9 %pool_window_V_89"   --->   Operation 154 'icmp' 'icmp_ln1651_43' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_43)   --->   "%xor_ln1651_43 = xor i1 %icmp_ln1651_43, i1 1"   --->   Operation 155 'xor' 'xor_ln1651_43' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_43 = select i1 %xor_ln1651_43, i9 %pool_window_V_88, i9 %pool_window_V_89" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 156 'select' 'select_ln65_43' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln841_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_43, i1 0"   --->   Operation 157 'bitconcatenate' 'shl_ln841_s' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln837_29 = zext i10 %shl_ln841_s"   --->   Operation 158 'zext' 'zext_ln837_29' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%pool_window_V_90 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_6_0_0_0169_load41, i3 0"   --->   Operation 159 'bitconcatenate' 'pool_window_V_90' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%pool_window_V_91 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_43, i3 0"   --->   Operation 160 'bitconcatenate' 'pool_window_V_91' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.59ns)   --->   "%icmp_ln1651_44 = icmp_ult  i9 %pool_window_V_90, i9 %pool_window_V_91"   --->   Operation 161 'icmp' 'icmp_ln1651_44' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_44)   --->   "%xor_ln1651_44 = xor i1 %icmp_ln1651_44, i1 1"   --->   Operation 162 'xor' 'xor_ln1651_44' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_44 = select i1 %xor_ln1651_44, i9 %pool_window_V_90, i9 %pool_window_V_91" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 163 'select' 'select_ln65_44' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln841_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_44, i1 0"   --->   Operation 164 'bitconcatenate' 'shl_ln841_27' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln837_30 = zext i10 %shl_ln841_27"   --->   Operation 165 'zext' 'zext_ln837_30' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%pool_window_V_92 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_7_0_0_0172_load_2, i3 0"   --->   Operation 166 'bitconcatenate' 'pool_window_V_92' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%pool_window_V_93 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_44, i3 0"   --->   Operation 167 'bitconcatenate' 'pool_window_V_93' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.59ns)   --->   "%icmp_ln1651_45 = icmp_ult  i9 %pool_window_V_92, i9 %pool_window_V_93"   --->   Operation 168 'icmp' 'icmp_ln1651_45' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_45)   --->   "%xor_ln1651_45 = xor i1 %icmp_ln1651_45, i1 1"   --->   Operation 169 'xor' 'xor_ln1651_45' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_45 = select i1 %xor_ln1651_45, i9 %pool_window_V_92, i9 %pool_window_V_93" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 170 'select' 'select_ln65_45' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln841_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_45, i1 0"   --->   Operation 171 'bitconcatenate' 'shl_ln841_28' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln837_31 = zext i10 %shl_ln841_28"   --->   Operation 172 'zext' 'zext_ln837_31' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%pool_window_V_94 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_8_0_0_0175_load_2, i3 0"   --->   Operation 173 'bitconcatenate' 'pool_window_V_94' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%pool_window_V_95 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_45, i3 0"   --->   Operation 174 'bitconcatenate' 'pool_window_V_95' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.59ns)   --->   "%icmp_ln1651_46 = icmp_ult  i9 %pool_window_V_94, i9 %pool_window_V_95"   --->   Operation 175 'icmp' 'icmp_ln1651_46' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_46)   --->   "%xor_ln1651_46 = xor i1 %icmp_ln1651_46, i1 1"   --->   Operation 176 'xor' 'xor_ln1651_46' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_46 = select i1 %xor_ln1651_46, i9 %pool_window_V_94, i9 %pool_window_V_95" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 177 'select' 'select_ln65_46' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln841_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_46, i1 0"   --->   Operation 178 'bitconcatenate' 'shl_ln841_29' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln837_32 = zext i10 %shl_ln841_29"   --->   Operation 179 'zext' 'zext_ln837_32' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%pool_window_V_96 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_9_0_0_0178_load_2, i3 0"   --->   Operation 180 'bitconcatenate' 'pool_window_V_96' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%pool_window_V_97 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_46, i3 0"   --->   Operation 181 'bitconcatenate' 'pool_window_V_97' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.59ns)   --->   "%icmp_ln1651_47 = icmp_ult  i9 %pool_window_V_96, i9 %pool_window_V_97"   --->   Operation 182 'icmp' 'icmp_ln1651_47' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_47)   --->   "%xor_ln1651_47 = xor i1 %icmp_ln1651_47, i1 1"   --->   Operation 183 'xor' 'xor_ln1651_47' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_47 = select i1 %xor_ln1651_47, i9 %pool_window_V_96, i9 %pool_window_V_97" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 184 'select' 'select_ln65_47' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln841_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_47, i1 0"   --->   Operation 185 'bitconcatenate' 'shl_ln841_30' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln837_33 = zext i10 %shl_ln841_30"   --->   Operation 186 'zext' 'zext_ln837_33' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%pool_window_V_98 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_10_0_0_0181_load_2, i3 0"   --->   Operation 187 'bitconcatenate' 'pool_window_V_98' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%pool_window_V_99 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_47, i3 0"   --->   Operation 188 'bitconcatenate' 'pool_window_V_99' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.59ns)   --->   "%icmp_ln1651_48 = icmp_ult  i9 %pool_window_V_98, i9 %pool_window_V_99"   --->   Operation 189 'icmp' 'icmp_ln1651_48' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_48)   --->   "%xor_ln1651_48 = xor i1 %icmp_ln1651_48, i1 1"   --->   Operation 190 'xor' 'xor_ln1651_48' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_48 = select i1 %xor_ln1651_48, i9 %pool_window_V_98, i9 %pool_window_V_99" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 191 'select' 'select_ln65_48' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln841_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_48, i1 0"   --->   Operation 192 'bitconcatenate' 'shl_ln841_31' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln837_34 = zext i10 %shl_ln841_31"   --->   Operation 193 'zext' 'zext_ln837_34' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%pool_window_V_100 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_11_0_0_0184_load_2, i3 0"   --->   Operation 194 'bitconcatenate' 'pool_window_V_100' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%pool_window_V_101 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_48, i3 0"   --->   Operation 195 'bitconcatenate' 'pool_window_V_101' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.59ns)   --->   "%icmp_ln1651_49 = icmp_ult  i9 %pool_window_V_100, i9 %pool_window_V_101"   --->   Operation 196 'icmp' 'icmp_ln1651_49' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_49)   --->   "%xor_ln1651_49 = xor i1 %icmp_ln1651_49, i1 1"   --->   Operation 197 'xor' 'xor_ln1651_49' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_49 = select i1 %xor_ln1651_49, i9 %pool_window_V_100, i9 %pool_window_V_101" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 198 'select' 'select_ln65_49' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln841_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_49, i1 0"   --->   Operation 199 'bitconcatenate' 'shl_ln841_32' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln837_35 = zext i10 %shl_ln841_32"   --->   Operation 200 'zext' 'zext_ln837_35' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%pool_window_V_102 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_12_0_0_0187_load_2, i3 0"   --->   Operation 201 'bitconcatenate' 'pool_window_V_102' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%pool_window_V_103 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_49, i3 0"   --->   Operation 202 'bitconcatenate' 'pool_window_V_103' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.59ns)   --->   "%icmp_ln1651_50 = icmp_ult  i9 %pool_window_V_102, i9 %pool_window_V_103"   --->   Operation 203 'icmp' 'icmp_ln1651_50' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_50)   --->   "%xor_ln1651_50 = xor i1 %icmp_ln1651_50, i1 1"   --->   Operation 204 'xor' 'xor_ln1651_50' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_50 = select i1 %xor_ln1651_50, i9 %pool_window_V_102, i9 %pool_window_V_103" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 205 'select' 'select_ln65_50' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln841_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_50, i1 0"   --->   Operation 206 'bitconcatenate' 'shl_ln841_33' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln837_36 = zext i10 %shl_ln841_33"   --->   Operation 207 'zext' 'zext_ln837_36' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%pool_window_V_104 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_13_0_0_0190_load_2, i3 0"   --->   Operation 208 'bitconcatenate' 'pool_window_V_104' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%pool_window_V_105 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_50, i3 0"   --->   Operation 209 'bitconcatenate' 'pool_window_V_105' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.59ns)   --->   "%icmp_ln1651_51 = icmp_ult  i9 %pool_window_V_104, i9 %pool_window_V_105"   --->   Operation 210 'icmp' 'icmp_ln1651_51' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_51)   --->   "%xor_ln1651_51 = xor i1 %icmp_ln1651_51, i1 1"   --->   Operation 211 'xor' 'xor_ln1651_51' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_51 = select i1 %xor_ln1651_51, i9 %pool_window_V_104, i9 %pool_window_V_105" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 212 'select' 'select_ln65_51' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln841_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_51, i1 0"   --->   Operation 213 'bitconcatenate' 'shl_ln841_34' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln837_37 = zext i10 %shl_ln841_34"   --->   Operation 214 'zext' 'zext_ln837_37' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%pool_window_V_106 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_14_0_0_0193_load_2, i3 0"   --->   Operation 215 'bitconcatenate' 'pool_window_V_106' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%pool_window_V_107 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_s, i3 0"   --->   Operation 216 'bitconcatenate' 'pool_window_V_107' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.59ns)   --->   "%icmp_ln1651_52 = icmp_ult  i9 %pool_window_V_106, i9 %pool_window_V_107"   --->   Operation 217 'icmp' 'icmp_ln1651_52' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_52)   --->   "%xor_ln1651_52 = xor i1 %icmp_ln1651_52, i1 1"   --->   Operation 218 'xor' 'xor_ln1651_52' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_52 = select i1 %xor_ln1651_52, i9 %pool_window_V_106, i9 %pool_window_V_107" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 219 'select' 'select_ln65_52' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln841_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln65_52, i1 0"   --->   Operation 220 'bitconcatenate' 'shl_ln841_35' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln837_38 = zext i10 %shl_ln841_35"   --->   Operation 221 'zext' 'zext_ln837_38' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%pool_window_V_108 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_0_15_0_0_0196_load_2, i3 0"   --->   Operation 222 'bitconcatenate' 'pool_window_V_108' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%pool_window_V_109 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln187_37, i3 0"   --->   Operation 223 'bitconcatenate' 'pool_window_V_109' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.59ns)   --->   "%icmp_ln1651_53 = icmp_ult  i9 %pool_window_V_108, i9 %pool_window_V_109"   --->   Operation 224 'icmp' 'icmp_ln1651_53' <Predicate = (and_ln145)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_53)   --->   "%xor_ln1651_53 = xor i1 %icmp_ln1651_53, i1 1"   --->   Operation 225 'xor' 'xor_ln1651_53' <Predicate = (and_ln145)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln65_53 = select i1 %xor_ln1651_53, i9 %pool_window_V_108, i9 %pool_window_V_109" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65]   --->   Operation 226 'select' 'select_ln65_53' <Predicate = (and_ln145)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%or_ln161_s = bitconcatenate i250 @_ssdm_op_BitConcatenate.i250.i9.i1.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i9 %select_ln65_53, i1 0, i16 %zext_ln837_38, i16 %zext_ln837_37, i16 %zext_ln837_36, i16 %zext_ln837_35, i16 %zext_ln837_34, i16 %zext_ln837_33, i16 %zext_ln837_32, i16 %zext_ln837_31, i16 %zext_ln837_30, i16 %zext_ln837_29, i16 %zext_ln837, i16 %zext_ln137_9, i16 %zext_ln137_8, i16 %zext_ln137_7, i16 %zext_ln137" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:161]   --->   Operation 227 'bitconcatenate' 'or_ln161_s' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i250 %or_ln161_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:161]   --->   Operation 228 'zext' 'zext_ln161' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.98ns)   --->   "%write_ln161 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer5_out, i256 %zext_ln161" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:161]   --->   Operation 229 'write' 'write_ln161' <Predicate = (and_ln145)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln162 = br void %if.end.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:162]   --->   Operation 230 'br' 'br_ln162' <Predicate = (and_ln145)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_37, i6 %p_0_15_0_0_0196" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 231 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 232 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_s, i6 %p_0_14_0_0_0193" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 232 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 233 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_50, i6 %p_0_13_0_0_0190" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 233 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 234 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_49, i6 %p_0_12_0_0_0187" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 234 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 235 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_48, i6 %p_0_11_0_0_0184" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 235 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 236 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_47, i6 %p_0_10_0_0_0181" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 236 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 237 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_46, i6 %p_0_9_0_0_0178" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 237 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 238 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_45, i6 %p_0_8_0_0_0175" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 238 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 239 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_44, i6 %p_0_7_0_0_0172" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 239 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 240 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_43, i6 %p_0_6_0_0_0169" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 240 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 241 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_42, i6 %p_0_5_0_0_0166" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 241 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 242 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_41, i6 %p_0_4_0_0_0163" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 242 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 243 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_40, i6 %p_0_3_0_0_0160" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 243 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 244 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_39, i6 %p_0_2_0_0_0157" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 244 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 245 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187_38, i6 %p_0_1_0_0_0154" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 245 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 246 [1/1] (0.38ns)   --->   "%store_ln185 = store i6 %trunc_ln187, i6 %p_0_0_0_0_0151" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 246 'store' 'store_ln185' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln185 = br void %arrayctor.loop.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185]   --->   Operation 247 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0151_load = load i6 %p_0_0_0_0_0151" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 248 'load' 'p_0_0_0_0_0151_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0154_load = load i6 %p_0_1_0_0_0154" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 249 'load' 'p_0_1_0_0_0154_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0157_load = load i6 %p_0_2_0_0_0157" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 250 'load' 'p_0_2_0_0_0157_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0160_load = load i6 %p_0_3_0_0_0160" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 251 'load' 'p_0_3_0_0_0160_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%p_0_4_0_0_0163_load = load i6 %p_0_4_0_0_0163" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 252 'load' 'p_0_4_0_0_0163_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%p_0_5_0_0_0166_load = load i6 %p_0_5_0_0_0166" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 253 'load' 'p_0_5_0_0_0166_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%p_0_6_0_0_0169_load = load i6 %p_0_6_0_0_0169" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 254 'load' 'p_0_6_0_0_0169_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%p_0_7_0_0_0172_load = load i6 %p_0_7_0_0_0172" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 255 'load' 'p_0_7_0_0_0172_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%p_0_8_0_0_0175_load = load i6 %p_0_8_0_0_0175" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 256 'load' 'p_0_8_0_0_0175_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%p_0_9_0_0_0178_load = load i6 %p_0_9_0_0_0178" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 257 'load' 'p_0_9_0_0_0178_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%p_0_10_0_0_0181_load = load i6 %p_0_10_0_0_0181" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 258 'load' 'p_0_10_0_0_0181_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%p_0_11_0_0_0184_load = load i6 %p_0_11_0_0_0184" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 259 'load' 'p_0_11_0_0_0184_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%p_0_12_0_0_0187_load = load i6 %p_0_12_0_0_0187" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 260 'load' 'p_0_12_0_0_0187_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%p_0_13_0_0_0190_load = load i6 %p_0_13_0_0_0190" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 261 'load' 'p_0_13_0_0_0190_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%p_0_14_0_0_0193_load = load i6 %p_0_14_0_0_0193" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 262 'load' 'p_0_14_0_0_0193_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%p_0_15_0_0_0196_load = load i6 %p_0_15_0_0_0196" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 263 'load' 'p_0_15_0_0_0196_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_0_0_0_0151_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 264 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_1_0_0_0154_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 265 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_2_0_0_0157_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 266 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_3_0_0_0160_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 267 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_4_0_0_0163_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 268 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_5_0_0_0166_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 269 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_6_0_0_0169_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 270 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_7_0_0_0172_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 271 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_8_0_0_0175_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_47" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 272 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_9_0_0_0178_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_46" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 273 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_10_0_0_0181_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_45" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 274 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_11_0_0_0184_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_44" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 275 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_12_0_0_0187_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_43" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 276 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_13_0_0_0190_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_42" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 277 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_14_0_0_0193_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_41" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 278 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln181 = store i6 %p_0_15_0_0_0196_load, i6 %p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_40" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 279 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%ret_ln189 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:189]   --->   Operation 280 'ret' 'ret_ln189' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('p_0_15_0_0_0196') [37]  (0 ns)
	'store' operation ('store_ln185', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:185) of variable 'p_ZZN4nnet22compute_pool_buffer_1dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_111', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181 on local variable 'p_0_15_0_0_0196' [56]  (0.387 ns)

 <State 2>: 2.25ns
The critical path consists of the following:
	'load' operation ('pX_2_load', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145) on static variable 'pX_2' [102]  (0 ns)
	'add' operation ('add_ln165', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:165) [238]  (0.88 ns)
	'icmp' operation ('icmp_ln165', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:165) [239]  (0.859 ns)
	blocking operation 0.509 ns on control path)

 <State 3>: 2.13ns
The critical path consists of the following:
	'load' operation ('sX_2_load', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145) on static variable 'sX_2' [100]  (0 ns)
	'icmp' operation ('icmp_ln145', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:145) [101]  (0.859 ns)
	'select' operation ('select_ln172', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172) [243]  (0 ns)
	'add' operation ('add_ln172', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172) [244]  (0.88 ns)
	multiplexor before 'phi' operation ('storemerge', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172) with incoming values : ('add_ln172', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172) [250]  (0.387 ns)
	'phi' operation ('storemerge', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172) with incoming values : ('add_ln172', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:172) [250]  (0 ns)

 <State 4>: 1.88ns
The critical path consists of the following:
	'load' operation ('p_0_0_0_0_0151_load_2') on local variable 'p_0_0_0_0_0151' [107]  (0 ns)
	'icmp' operation ('icmp_ln1651') [125]  (0.593 ns)
	'xor' operation ('xor_ln1651') [126]  (0 ns)
	'select' operation ('select_ln65', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_common.h:65) [127]  (0.303 ns)
	fifo write operation ('write_ln161', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:161) on port 'layer5_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_pooling_stream.h:161) [235]  (0.988 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
