# SVA_D_FlipFlop_SystemVerilog

# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
Scope tb is already registered
# KERNEL: Info: design.sv (26): Reset OK: dout=0 at 6
# KERNEL: Info: design.sv (34): DFF OK: din=0, dout=0 at 16
# KERNEL: Info: design.sv (34): DFF OK: din=1, dout=1 at 26
# KERNEL: Info: design.sv (34): DFF OK: din=0, dout=0 at 36
# KERNEL: Info: design.sv (34): DFF OK: din=1, dout=1 at 46
# KERNEL: Info: design.sv (34): DFF OK: din=0, dout=0 at 56
# KERNEL: Info: design.sv (26): Reset OK: dout=0 at 66
# KERNEL: Info: design.sv (34): DFF OK: din=0, dout=0 at 76
# KERNEL: Info: design.sv (34): DFF OK: din=1, dout=1 at 86
# KERNEL: Info: design.sv (34): DFF OK: din=0, dout=0 at 96
# KERNEL: Info: design.sv (34): DFF OK: din=0, dout=0 at 106
# RUNTIME: Info: RUNTIME_0068 testbench.sv (48): $finish called.
# KERNEL: Time: 110 ns,  Iteration: 0,  Instance: /tb,  Process: @INITIAL#43_2@.
# KERNEL: stopped at time: 110 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: Simulation has finished.
