// Seed: 2648936953
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output uwire id_2,
    input wand id_3,
    input tri1 id_4,
    output wand id_5,
    output wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri id_10,
    output wor id_11
);
  assign id_5 = 1 <= id_4;
  always @(1) #1;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    output tri0  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    output uwire id_5
);
  wire id_7 = 1 + id_4;
  wire id_8;
  module_0(
      id_2, id_0, id_5, id_0, id_3, id_5, id_5, id_3, id_3, id_3, id_0, id_5
  );
  wire id_9;
  nand (id_5, id_0, id_7, id_4, id_1, id_3);
  assign id_7 = 1;
endmodule
