
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore matrix_mul_ip_core_s_int_g ...


----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore matrix_mul_ip_core_s_int_g ...


----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_
a/hdl/vhdl/axi_master_lite_reset.vhd" in Library axi_master_lite_v1_00_a.
Entity <axi_master_lite_reset> compiled.
Entity <axi_master_lite_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_
a/hdl/vhdl/axi_master_lite_cntlr.vhd" in Library axi_master_lite_v1_00_a.
Entity <axi_master_lite_cntlr> compiled.
Entity <axi_master_lite_cntlr> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_master_lite_v1_00_
a/hdl/vhdl/axi_master_lite.vhd" in Library axi_master_lite_v1_00_a.
Entity <axi_master_lite> compiled.
Entity <axi_master_lite> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_
int_g_v1_00_a/data/../hdl/vhdl/user_logic.vhd" in Library
matrix_mul_ip_core_s_int_g_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/FPGA/Internship_Jobs/Codes/Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_
int_g_v1_00_a/data/../hdl/vhdl/matrix_mul_ip_core_s_int_g.vhd" in Library
matrix_mul_ip_core_s_int_g_v1_00_a.
Entity <matrix_mul_ip_core_s_int_g> compiled.
Entity <matrix_mul_ip_core_s_int_g> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = matrix_mul_ip_core_s_int_g
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3588 - Unable to delete temporary XST project file
   C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2\pcores\matrix_mul_ip_core_
   s_int_g_v1_00_a\data\_matrix_mul_ip_core_s_int_g_xst.prj : 13
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
Creating projnav directory ...
Generating ProjNav support files ...
ProjNav support files successfully generated ...
Creating synthesis directory ...
Generating XST synthesis support files ...
XST synthesis support files successfully generated ...
Creating BFM simulation XPS project directory ...
Creating BFM simulation pcores directory ...
Generating BFM simulation testbench pcore ...
Generating BFM simulation platform hardware description file (.mhs) ...
BFM simulation test platform successfully generated ...
Creating BFM simulation scripts directory ...
Generating BFM simulation script files ...
BFM simulation testbench file (bfm_system_tb.v) successfully generated ...
Generating other BFM simulation project files ...
BFM simulation README file successfully generated ...
WARNING:EDK:3605 - Use of the repository located at
   C:\Xilinx\14.7\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
BFM simulation XPS project file successfully generated ...
BFM simulation files successfully generated ...
Creating software driver data directory ...
Generating software driver XPS interface (mdd/tcl) files ...
Software driver data definition file (.mdd) successfully generated ...
Software driver data generation file (.tcl) successfully generated ...
Creating software driver src directory ...
Generating software driver template files ...
Software driver compile file (Makefile) successfully generated ...
output user slave register(s) offset to software driver header ...
output user master register(s) offset to software driver header ...
Software driver header file (.h) successfully generated ...
Software driver source file (.c) successfully generated ...
Software driver SelfTest file (.c) successfully generated ...
Software driver template files successfully generated ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_i
nt_g_v1_00_a and peripheral software templates under
C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2/drivers/matrix_mul_ip_core_s_
int_g_v1_00_a respectively.

Peripheral Summary:

  top name       : matrix_mul_ip_core_s_int_g
  version        : 1.00.a
  type           : AXI4LITE master slave
  features       : slave attachment
                   master attachment
                   user s/w registers
                   user master model
  Note: Current Implementation does not support master & slave interfaces
connected to different clock frequencies. Please make sure they are connected to
same clock frequency.

Address Block Summary:

  user logic slv : C_BASEADDR + 0x00000000
                 : C_BASEADDR + 0x000000FF
  user logic mst : C_BASEADDR + 0x00000100
                 : C_BASEADDR + 0x000001FF

File Summary

  - HDL source -
C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_i
nt_g_v1_00_a/hdl
  top entity     : vhdl/matrix_mul_ip_core_s_int_g.vhd
  user logic     : vhdl/user_logic.vhd

  - XPS interface -
C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_i
nt_g_v1_00_a/data
  mpd            : matrix_mul_ip_core_s_int_g_v2_1_0.mpd
  pao            : matrix_mul_ip_core_s_int_g_v2_1_0.pao

  - ISE project -
C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_i
nt_g_v1_00_a/devl/projnav
  ise project    : matrix_mul_ip_core_s_int_g.xise
  tcl script     : matrix_mul_ip_core_s_int_g.tcl


  - XST synthesis -
C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_i
nt_g_v1_00_a/devl/synthesis
  xst script     : matrix_mul_ip_core_s_int_g_xst.scr
  xst project    : matrix_mul_ip_core_s_int_g_xst.prj

  - BFM simulation project -
C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_i
nt_g_v1_00_a/devl/bfmsim
  bfm sim help   : README.txt
  bfm platform   : bfm_system.mhs
  xps project    : bfm_system.xmp
  bfm testbench template: scripts/bfm_system_tb.v

  - Misc file -
C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2/pcores/matrix_mul_ip_core_s_i
nt_g_v1_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log

  - Driver source -
C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2/drivers/matrix_mul_ip_core_s_
int_g_v1_00_a/src
  makefile       : Makefile
  header         : matrix_mul_ip_core_s_int_g.h
  source         : matrix_mul_ip_core_s_int_g.c
  selftest       : matrix_mul_ip_core_s_int_g_selftest.c

  - Driver interface -
C:\FPGA\Internship_Jobs\Codes\Virtex6_MUL_IP_CORE2/drivers/matrix_mul_ip_core_s_
int_g_v1_00_a/data
  mdd            : matrix_mul_ip_core_s_int_g_v2_1_0.mdd
  tcl            : matrix_mul_ip_core_s_int_g_v2_1_0.tcl


