<profile>

<section name = "Vitis HLS Report for 'sha3_256_hw'" level="0">
<item name = "Date">Wed Jul 30 13:32:56 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">sha3_hls_solution</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_296">sha3_256_hw_Pipeline_VITIS_LOOP_472_1, 27, 27, 0.270 us, 0.270 us, 26, 26, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_KeccakF1600_StatePermute_fu_302">KeccakF1600_StatePermute, 62, 62, 0.620 us, 0.620 us, 62, 62, no</column>
<column name="grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_309">sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1, 37, 37, 0.370 us, 0.370 us, 33, 33, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_479_2">204, 6442450968, 204, -, -, 1 ~ 31580642, no</column>
<column name=" + absorb_loop2_VITIS_LOOP_26_1">138, 138, 4, 1, 1, 136, yes</column>
<column name="- absorb_loop3">?, ?, 4, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1529, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">5, 4, 5415, 19068, -</column>
<column name="Memory">4, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 937, -</column>
<column name="Register">-, -, 1240, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">3, 1, 6, 40, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_KeccakF1600_StatePermute_fu_302">KeccakF1600_StatePermute, 2, 0, 3238, 16900, 0</column>
<column name="control_r_s_axi_U">control_r_s_axi, 0, 0, 170, 296, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 74, 104, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 3, 0, 864, 851, 0</column>
<column name="mul_32ns_34ns_65_2_1_U7">mul_32ns_34ns_65_2_1, 0, 4, 173, 54, 0</column>
<column name="grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_296">sha3_256_hw_Pipeline_VITIS_LOOP_472_1, 0, 0, 7, 53, 0</column>
<column name="grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_309">sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1, 0, 0, 101, 334, 0</column>
<column name="urem_32ns_9ns_32_36_seq_1_U8">urem_32ns_9ns_32_36_seq_1, 0, 0, 394, 238, 0</column>
<column name="urem_32ns_9ns_8_36_seq_1_U9">urem_32ns_9ns_8_36_seq_1, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="s_U">s_RAM_AUTO_1R1W, 4, 0, 0, 0, 25, 64, 1, 1600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln26_fu_532_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln479_1_fu_351_p2">+, 0, 0, 32, 32, 8</column>
<column name="add_ln479_2_fu_427_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln479_fu_331_p2">+, 0, 0, 39, 32, 9</column>
<column name="add_ln480_1_fu_509_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln480_fu_489_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln488_fu_463_p2">+, 0, 0, 71, 64, 64</column>
<column name="i_3_fu_600_p2">+, 0, 0, 8, 8, 8</column>
<column name="i_6_fu_617_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_3_fu_582_p2">+, 0, 0, 39, 32, 9</column>
<column name="sub_ln467_fu_444_p2">-, 0, 0, 41, 34, 34</column>
<column name="sub_ln470_fu_595_p2">-, 0, 0, 8, 8, 8</column>
<column name="sub_ln479_fu_347_p2">-, 0, 0, 32, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state49_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="empty_30_fu_375_p2">icmp, 0, 0, 39, 32, 8</column>
<column name="icmp_ln26_1_fu_538_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="icmp_ln26_fu_495_p2">icmp, 0, 0, 13, 4, 5</column>
<column name="icmp_ln479_1_fu_457_p2">icmp, 0, 0, 39, 32, 8</column>
<column name="icmp_ln479_fu_342_p2">icmp, 0, 0, 39, 32, 8</column>
<column name="icmp_ln480_fu_483_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="icmp_ln488_fu_612_p2">icmp, 0, 0, 41, 34, 34</column>
<column name="r_1_fu_571_p2">or, 0, 0, 64, 64, 64</column>
<column name="s_we0">or, 0, 0, 2, 1, 1</column>
<column name="s_we1">or, 0, 0, 2, 1, 1</column>
<column name="empty_fu_357_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln479_fu_380_p3">select, 0, 0, 32, 1, 8</column>
<column name="select_ln480_fu_515_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln481_1_fu_544_p3">select, 0, 0, 64, 1, 1</column>
<column name="select_ln481_fu_501_p3">select, 0, 0, 4, 1, 1</column>
<column name="shl_ln27_fu_565_p2">shl, 0, 0, 182, 64, 64</column>
<column name="shl_ln490_fu_677_p2">shl, 0, 0, 182, 64, 64</column>
<column name="shl_ln492_fu_700_p2">shl, 0, 0, 171, 3, 59</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln482_fu_577_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln490_fu_683_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln492_fu_710_p2">xor, 0, 0, 64, 64, 64</column>
<column name="xor_ln493_fu_728_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">522, 105, 1, 105</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">14, 3, 1, 3</column>
<column name="ap_phi_mux_i_2_phi_fu_267_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_i_4_phi_fu_278_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_r_phi_fu_289_p4">9, 2, 64, 128</column>
<column name="gmem_0_ARADDR">14, 3, 64, 192</column>
<column name="gmem_0_ARLEN">14, 3, 32, 96</column>
<column name="gmem_0_AWADDR">14, 3, 64, 192</column>
<column name="gmem_0_AWLEN">14, 3, 32, 96</column>
<column name="gmem_0_AWVALID">14, 3, 1, 3</column>
<column name="gmem_0_BREADY">14, 3, 1, 3</column>
<column name="gmem_0_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_2_reg_263">9, 2, 5, 10</column>
<column name="i_4_reg_274">9, 2, 4, 8</column>
<column name="i_fu_162">9, 2, 32, 64</column>
<column name="indvar_flatten_reg_252">9, 2, 8, 16</column>
<column name="j_fu_154">9, 2, 32, 64</column>
<column name="r_reg_285">9, 2, 64, 128</column>
<column name="s_address0">20, 4, 5, 20</column>
<column name="s_address0_local">25, 5, 5, 25</column>
<column name="s_address1">9, 2, 5, 10</column>
<column name="s_address1_local">25, 5, 5, 25</column>
<column name="s_ce0">20, 4, 1, 4</column>
<column name="s_ce1">9, 2, 1, 2</column>
<column name="s_d0">14, 3, 64, 192</column>
<column name="s_d0_local">14, 3, 64, 192</column>
<column name="s_d1">9, 2, 64, 128</column>
<column name="s_d1_local">14, 3, 64, 192</column>
<column name="s_we0">14, 3, 1, 3</column>
<column name="s_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln26_reg_893">4, 0, 4, 0</column>
<column name="add_ln479_reg_780">32, 0, 32, 0</column>
<column name="ap_CS_fsm">104, 0, 104, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="bit_sel_reg_981">1, 0, 1, 0</column>
<column name="empty_reg_791">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_reg_954">8, 0, 8, 0</column>
<column name="gmem_addr_1_reg_858">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_883">8, 0, 8, 0</column>
<column name="grp_KeccakF1600_StatePermute_fu_302_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_296_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_309_ap_start_reg">1, 0, 1, 0</column>
<column name="i_2_reg_263">5, 0, 5, 0</column>
<column name="i_3_reg_924">8, 0, 8, 0</column>
<column name="i_4_reg_274">4, 0, 4, 0</column>
<column name="i_fu_162">32, 0, 32, 0</column>
<column name="icmp_ln26_1_reg_898">1, 0, 1, 0</column>
<column name="icmp_ln26_1_reg_898_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln26_reg_873">1, 0, 1, 0</column>
<column name="icmp_ln480_reg_864">1, 0, 1, 0</column>
<column name="in_r_read_reg_763">64, 0, 64, 0</column>
<column name="indvar_flatten_reg_252">8, 0, 8, 0</column>
<column name="inlen_read_reg_754">32, 0, 32, 0</column>
<column name="j_fu_154">32, 0, 32, 0</column>
<column name="lshr_ln_reg_938">5, 0, 5, 0</column>
<column name="mul_ln479_1_cast4_reg_829">30, 0, 64, 34</column>
<column name="out_r_read_reg_769">64, 0, 64, 0</column>
<column name="r_1_reg_908">64, 0, 64, 0</column>
<column name="r_reg_285">64, 0, 64, 0</column>
<column name="s_addr_1_reg_959">5, 0, 5, 0</column>
<column name="s_addr_2_reg_948">5, 0, 5, 0</column>
<column name="s_addr_reg_902">5, 0, 5, 0</column>
<column name="s_addr_reg_902_pp0_iter2_reg">5, 0, 5, 0</column>
<column name="s_load_3_reg_914">64, 0, 64, 0</column>
<column name="select_ln479_reg_807">32, 0, 32, 0</column>
<column name="select_ln480_reg_878">5, 0, 5, 0</column>
<column name="sext_ln467_1_reg_839">64, 0, 64, 0</column>
<column name="sub_ln467_reg_834">34, 0, 34, 0</column>
<column name="tmp_reg_823">25, 0, 25, 0</column>
<column name="trunc_ln27_reg_888">3, 0, 3, 0</column>
<column name="trunc_ln479_reg_813">8, 0, 8, 0</column>
<column name="trunc_ln490_reg_933">3, 0, 3, 0</column>
<column name="trunc_ln492_reg_943">3, 0, 3, 0</column>
<column name="trunc_ln493_reg_986">63, 0, 63, 0</column>
<column name="trunc_ln4_reg_775">8, 0, 8, 0</column>
<column name="urem_ln479_reg_786">32, 0, 32, 0</column>
<column name="urem_ln488_reg_919">8, 0, 8, 0</column>
<column name="xor_ln490_reg_965">64, 0, 64, 0</column>
<column name="xor_ln492_reg_970">64, 0, 64, 0</column>
<column name="icmp_ln480_reg_864">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_r_AWVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_AWADDR">in, 6, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WDATA">in, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_WSTRB">in, 4, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARVALID">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARREADY">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_ARADDR">in, 6, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RDATA">out, 32, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_RRESP">out, 2, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BVALID">out, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BREADY">in, 1, s_axi, control_r, scalar</column>
<column name="s_axi_control_r_BRESP">out, 2, s_axi, control_r, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sha3_256_hw, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sha3_256_hw, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sha3_256_hw, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
