
Cadence Innovus(TM) Implementation System.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v16.20-p002_1, built Tue Nov 8 11:31:23 PST 2016
Options:	
Date:		Sat Apr 18 21:56:37 2020
Host:		viterbi-scf2 (x86_64 w/Linux 3.10.0-957.el7.x86_64) (14cores*112cpus*Intel(R) Xeon(R) Gold 6132 CPU @ 2.60GHz 19712KB)
OS:		CentOS Linux release 7.6.1810 (Core) 

License:
		invs	Innovus Implementation System	16.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /usr/local/cadence/INNOVUS162/tools/lib/64bit/libinnovusoax22.so: undefined symbol: _ZTIN12OpenAccess_418oaConflictObserverINS_8oaAppDefELj0EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /usr/local/cadence/INNOVUS162/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.

Create and set the environment variable TMPDIR to /tmp/innovus_temp_318177_viterbi-scf2_yihao_wyp5f4.


**INFO:  MMMC transition support version v31-84 

**ERROR: (IMPSYT-6689):	Invalid return code while sourcing "/usr/local/cadence/IC617/share/lpa/etc/lpawrapper/tcl/InShape/Encounter.tcl". Check and correct your Tcl script regarding below message:
 couldn't read file "/usr/local/cadence/IC617/tools/bin/../tools.lnx86/lpa/bin/64bit/etc/lpawrapper/tcl/InShape/FixingHint.tcl": no such file or directory
innovus 1> **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
#- Begin Load MMMC data ... (date=04/18 21:57:22, mem=497.6M)
#- End Load MMMC data ... (date=04/18 21:57:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=59.8M, current mem=497.6M)
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.

Loading LEF file gscl45nm.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Sat Apr 18 21:57:22 2020
viaInitial ends at Sat Apr 18 21:57:22 2020
Loading view definition file from Default.view
Reading gscl45nm_ls timing library '/home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. (File /home/viterbi/00/yihao/ee577b/EE577b_final_project/project_p4_pnr/gscl45nm.tlf)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.14min, fe_real=0.75min, fe_mem=513.3M) ***
#- Begin Load netlist data ... (date=04/18 21:57:22, mem=513.3M)
*** Begin netlist parsing (mem=513.3M) ***
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'XNOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'TBUFX1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'OR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'OR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'OAI21X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'NOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'NOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'NOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'NOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'gnd' of cell 'NAND3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'vdd' of cell 'NAND3X1' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 31 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'cardinal_cmp.syn.v'
/
*** Memory Usage v#1 (Current mem = 887.887M, initial mem = 169.012M) ***
*** End netlist parsing (cpu=0:00:02.6, real=0:00:03.0, mem=887.9M) ***
#- End Load netlist data ... (date=04/18 21:57:25, total cpu=0:00:02.7, real=0:00:03.0, peak res=449.3M, current mem=887.9M)
Top level cell is cardinal_cmp.
Hooked 31 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell cardinal_cmp ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 1377 modules.
** info: there are 533416 stdCell insts.

*** Memory Usage v#1 (Current mem = 1229.309M, initial mem = 169.012M) ***
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'cardinal_cmp.sdc' ...
Current (total cpu=0:00:14.3, real=0:00:49.0, peak res=834.3M, current mem=1346.1M)
**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 395).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 396).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 397).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 398).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 399).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 400).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 401).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 402).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 403).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 404).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 405).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 406).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 407).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 408).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 409).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 410).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 411).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 412).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 413).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File cardinal_cmp.sdc, Line 414).

Message <TCLCMD-1178> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File cardinal_cmp.sdc, Line 415).

INFO (CTE): Reading of timing constraints file cardinal_cmp.sdc completed, with 20 WARNING
WARNING (CTE-25): Line: 8 of File cardinal_cmp.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=854.3M, current mem=1364.8M)
Current (total cpu=0:00:14.6, real=0:00:50.0, peak res=854.3M, current mem=1364.8M)
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: cardinal_cmp_av
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-155            1  ViaRule only supports routing/cut layer,...
WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
WARNING   IMPVL-159           62  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 83 warning(s), 2 error(s)

innovus 1> Adjusting core size togrid(PlacementGrid): width :1999.94 height : 1999.94
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 4.940000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
innovus 1> **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1842.8 CPU=0:00:00.1 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 39546 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:18.3) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.318177 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: cardinal_cmp
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Total number of fetched objects 504672
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2124.7 CPU=0:00:30.2 REAL=0:00:29.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#3 (mem=2096.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=2096.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=2096.1M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=495450 (0 fixed + 495450 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=504648 #term=1533981 #term/net=3.04, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=906
stdCell: 495450 single + 0 double + 0 multi
Total standard cell length = 499.0633 (mm), area = 1.2327 (mm^2)
**Info: (IMPSP-307): Design contains fractional 20 cells.
Average module density = 0.308.
Density for the design = 0.308.
       = stdcell_area 1313324 sites (1232686 um^2) / alloc_area 4257767 sites (3996340 um^2).
Pin Density = 0.3603.
            = total # of pins 1533981 / total area 4257767.
=== lastAutoLevel = 11 
=== macro end level: 6 ===
Iteration  1: Total net bbox = 8.952e-06 (4.04e-06 4.91e-06)
              Est.  stn bbox = 9.377e-06 (4.23e-06 5.14e-06)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 2429.0M
Iteration  2: Total net bbox = 8.952e-06 (4.04e-06 4.91e-06)
              Est.  stn bbox = 9.377e-06 (4.23e-06 5.14e-06)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2436.5M
Iteration  3: Total net bbox = 1.380e+04 (6.96e+03 6.84e+03)
              Est.  stn bbox = 1.812e+04 (9.11e+03 9.01e+03)
              cpu = 0:00:17.0 real = 0:00:17.0 mem = 2562.8M
Active setup views:
    cardinal_cmp_av
Iteration  4: Total net bbox = 2.016e+06 (1.11e+06 9.05e+05)
              Est.  stn bbox = 2.602e+06 (1.44e+06 1.16e+06)
              cpu = 0:03:57 real = 0:03:58 mem = 2562.8M
Iteration  5: Total net bbox = 7.437e+06 (3.97e+06 3.47e+06)
              Est.  stn bbox = 9.855e+06 (5.25e+06 4.60e+06)
              cpu = 0:04:01 real = 0:04:01 mem = 2562.8M
Iteration  6: Total net bbox = 8.156e+06 (4.10e+06 4.05e+06)
              Est.  stn bbox = 1.096e+07 (5.55e+06 5.41e+06)
              cpu = 0:03:59 real = 0:03:59 mem = 2685.6M

Iteration  7: Total net bbox = 8.552e+06 (4.23e+06 4.32e+06)
              Est.  stn bbox = 1.136e+07 (5.67e+06 5.68e+06)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2669.6M
Iteration  8: Total net bbox = 8.591e+06 (4.24e+06 4.35e+06)
              Est.  stn bbox = 1.139e+07 (5.69e+06 5.70e+06)
              cpu = 0:01:16 real = 0:01:16 mem = 2698.2M
Iteration  9: Total net bbox = 1.183e+07 (6.01e+06 5.82e+06)
              Est.  stn bbox = 1.502e+07 (7.69e+06 7.33e+06)
              cpu = 0:05:31 real = 0:05:31 mem = 2777.5M
Iteration 10: Total net bbox = 1.190e+07 (6.04e+06 5.86e+06)
              Est.  stn bbox = 1.508e+07 (7.72e+06 7.36e+06)
              cpu = 0:01:18 real = 0:01:18 mem = 2777.5M
Iteration 11: Total net bbox = 1.411e+07 (7.08e+06 7.04e+06)
              Est.  stn bbox = 1.738e+07 (8.81e+06 8.58e+06)
              cpu = 0:04:56 real = 0:04:56 mem = 2751.5M
Iteration 12: Total net bbox = 1.414e+07 (7.09e+06 7.06e+06)
              Est.  stn bbox = 1.743e+07 (8.82e+06 8.60e+06)
              cpu = 0:01:19 real = 0:01:18 mem = 2751.5M
Iteration 13: Total net bbox = 1.704e+07 (8.47e+06 8.57e+06)
              Est.  stn bbox = 2.018e+07 (1.01e+07 1.01e+07)
              cpu = 0:04:58 real = 0:04:59 mem = 2796.9M
Iteration 14: Total net bbox = 1.704e+07 (8.47e+06 8.57e+06)
              Est.  stn bbox = 2.018e+07 (1.01e+07 1.01e+07)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2796.9M
Iteration 15: Total net bbox = 1.702e+07 (8.48e+06 8.55e+06)
              Est.  stn bbox = 2.017e+07 (1.01e+07 1.00e+07)
              cpu = 0:01:58 real = 0:01:58 mem = 2819.6M
Iteration 16: Total net bbox = 1.701e+07 (8.47e+06 8.54e+06)
              Est.  stn bbox = 2.017e+07 (1.01e+07 1.00e+07)
              cpu = 0:01:24 real = 0:01:24 mem = 2819.6M
Iteration 17: Total net bbox = 1.823e+07 (9.10e+06 9.13e+06)
              Est.  stn bbox = 2.135e+07 (1.07e+07 1.06e+07)
              cpu = 0:02:50 real = 0:02:50 mem = 2965.3M
Iteration 18: Total net bbox = 1.823e+07 (9.10e+06 9.13e+06)
              Est.  stn bbox = 2.135e+07 (1.07e+07 1.06e+07)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2965.3M
Iteration 19: Total net bbox = 1.823e+07 (9.10e+06 9.13e+06)
              Est.  stn bbox = 2.135e+07 (1.07e+07 1.06e+07)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 2965.3M
*** cost = 1.823e+07 (9.10e+06 9.13e+06) (cpu for global=0:38:00) real=0:38:01***
Solver runtime cpu: 0:31:00 real: 0:31:03
Core Placement runtime cpu: 0:32:09 real: 0:32:14
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 20 cells.
*** Starting refinePlace (0:39:29 mem=2172.0M) ***
Total net bbox length = 1.823e+07 (9.099e+06 9.132e+06) (ext = 1.354e+05)
Density distribution unevenness ratio = 11.110%
Move report: Detail placement moves 495450 insts, mean move: 5.45 um, max move: 53.99 um
	Max move on inst (processor_1/alu_exm/U8520): (1609.64, 1315.76) --> (1623.36, 1356.03)
	Runtime: CPU: 0:01:28 REAL: 0:01:28 MEM: 2554.2MB
Summary Report:
Instances move: 495450 (out of 495450 movable)
Instances flipped: 0
Mean displacement: 5.45 um
Max displacement: 53.99 um (Instance: processor_1/alu_exm/U8520) (1609.64, 1315.76) -> (1623.36, 1356.03)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 1.700e+07 (8.406e+06 8.598e+06) (ext = 1.348e+05)
Runtime: CPU: 0:01:29 REAL: 0:01:28 MEM: 2554.2MB
*** Finished refinePlace (0:40:58 mem=2554.2M) ***
*** End of Placement (cpu=0:39:36, real=0:39:37, mem=2554.2M) ***
**Info: (IMPSP-307): Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 6561 )
Density distribution unevenness ratio = 11.103%
*** Free Virtual Timing Model ...(mem=2554.2M)
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=34822 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=504648  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 504648 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=260  L2=380  L3=380  L4=560  L5=570  L6=560  L7=1900  L8=1680  L9=3420  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 504648 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.880764e+07um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 1511466
[NR-eGR] Layer2(metal2)(V) length: 4.082732e+06um, number of vias: 2002715
[NR-eGR] Layer3(metal3)(H) length: 4.771648e+06um, number of vias: 697279
[NR-eGR] Layer4(metal4)(V) length: 3.478789e+06um, number of vias: 662957
[NR-eGR] Layer5(metal5)(H) length: 3.824978e+06um, number of vias: 54622
[NR-eGR] Layer6(metal6)(V) length: 1.928645e+06um, number of vias: 22321
[NR-eGR] Layer7(metal7)(H) length: 7.047584e+05um, number of vias: 6195
[NR-eGR] Layer8(metal8)(V) length: 3.118397e+05um, number of vias: 3742
[NR-eGR] Layer9(metal9)(H) length: 1.778201e+05um, number of vias: 365
[NR-eGR] Layer10(metal10)(V) length: 3.890832e+04um, number of vias: 0
[NR-eGR] Total length: 1.932012e+07um, number of vias: 4961662
End of congRepair (cpu=0:00:18.4, real=0:00:17.0)
*** Finishing placeDesign default flow ***
***** Total cpu  0:41:1
***** Total real time  0:41:1
**placeDesign ... cpu = 0:41: 1, real = 0:41: 1, mem = 2920.4M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 3 warning(s), 0 error(s)

innovus 1> **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
Running Native NanoRoute ...
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2299.10 (MB), peak = 2721.62 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
**Info: (IMPSP-307): Design contains fractional 20 cells.
Begin checking placement ... (start mem=2926.4M, init mem=2926.4M)
*info: Placed = 495450        
*info: Unplaced = 0           
Placement Density:30.85%(1232686/3996340)
Placement Density (including fixed std cells):30.85%(1232686/3996340)
Finished checkPlace (cpu: total=0:00:02.6, vio checks=0:00:01.6; mem=2926.4M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2926.4M) ***

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Apr 18 22:39:59 2020
#
#WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version 16.20-p002_1 NR161103-1425/16_20-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0650.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0650.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 525731 nets.
#Voltage range [0.000 - 0.000] has 18706 nets.
#Voltage range [1.100 - 1.100] has 1876 nets.
# metal1       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1300
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1450
# metal3       H   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2850    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.9500    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.7100    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1900.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2673.56 (MB), peak = 2721.62 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Apr 18 22:40:16 2020
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Apr 18 22:40:21 2020
#
#flow signature = 1280804554
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H       10578           0      497025    53.90%
#  Metal 2        V       10578           0      497025     0.00%
#  Metal 3        H       10578           0      497025     0.00%
#  Metal 4        V        7051           0      497025     0.00%
#  Metal 5        H        7051           0      497025     0.00%
#  Metal 6        V        7051           0      497025     0.00%
#  Metal 7        H        2115           0      497025     0.00%
#  Metal 8        V        2392           0      497025     0.00%
#  Metal 9        H        1175           0      497025     0.00%
#  Metal 10       V        1196           0      497025     0.00%
#  --------------------------------------------------------------
#  Total                  59765       0.00%     4970250     5.39%
#
#
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2757.35 (MB), peak = 2757.55 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2794.63 (MB), peak = 2794.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 2905.45 (MB), peak = 2905.45 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 3150.64 (MB), peak = 3159.59 (MB)
#
#start global routing iteration 4...
#cpu time = 00:01:10, elapsed time = 00:01:10, memory = 3150.64 (MB), peak = 3159.59 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 41665 (skipped).
#Total number of routable nets = 504648.
#Total number of nets in the design = 546313.
#
#504648 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default          504648  
#-----------------------------
#        Total          504648  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default          504648  
#-----------------------------
#        Total          504648  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    187(0.04%)     10(0.00%)      2(0.00%)   (0.04%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      2(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7     18(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      2(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    210(0.00%)     10(0.00%)      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total wire length = 18863810 um.
#Total half perimeter of net bounding box = 17549676 um.
#Total wire length on LAYER metal1 = 12996 um.
#Total wire length on LAYER metal2 = 5839022 um.
#Total wire length on LAYER metal3 = 6786085 um.
#Total wire length on LAYER metal4 = 2731983 um.
#Total wire length on LAYER metal5 = 2124674 um.
#Total wire length on LAYER metal6 = 965893 um.
#Total wire length on LAYER metal7 = 260031 um.
#Total wire length on LAYER metal8 = 85258 um.
#Total wire length on LAYER metal9 = 46241 um.
#Total wire length on LAYER metal10 = 11628 um.
#Total number of vias = 2868152
#Up-Via Summary (total 2868152):
#           
#-----------------------
#  Metal 1      1488273
#  Metal 2      1174084
#  Metal 3       105640
#  Metal 4        57481
#  Metal 5        26150
#  Metal 6        10313
#  Metal 7         3835
#  Metal 8         1994
#  Metal 9          382
#-----------------------
#               2868152 
#
#Max overcon = 6 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:02:29, elapsed time = 00:02:29, memory = 3150.69 (MB), peak = 3159.59 (MB)
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2919.45 (MB), peak = 3159.59 (MB)
#Start Track Assignment.
#Done with 818460 horizontal wires in 6 hboxes and 881093 vertical wires in 6 hboxes.
#Done with 186913 horizontal wires in 6 hboxes and 192580 vertical wires in 6 hboxes.
#Done with 6 horizontal wires in 6 hboxes and 6 vertical wires in 6 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)       (long ovlp) 
#----------------------------------------------------
# metal1     11993.60 	  0.65%  	  0.00%
# metal2   5839453.33 	  0.08%  	  0.00%
# metal3   6730460.36 	  0.09%  	  0.00%
# metal4   2740572.03 	  0.01%  	  0.00%
# metal5   2129676.50 	  0.02%  	  0.00%
# metal6    967812.57 	  0.02%  	  0.00%
# metal7    262357.64 	  0.05%  	  0.00%
# metal8     85977.39 	  0.02%  	  0.00%
# metal9     47051.00 	  0.03%  	  0.00%
# metal10    11774.91 	  0.01%  	  0.00%
#----------------------------------------------------
# All     18827129.33  	  0.06% 	  0.00%
#Complete Track Assignment.
#Total wire length = 19375122 um.
#Total half perimeter of net bounding box = 17549676 um.
#Total wire length on LAYER metal1 = 346631 um.
#Total wire length on LAYER metal2 = 5848337 um.
#Total wire length on LAYER metal3 = 6925910 um.
#Total wire length on LAYER metal4 = 2743725 um.
#Total wire length on LAYER metal5 = 2134428 um.
#Total wire length on LAYER metal6 = 969597 um.
#Total wire length on LAYER metal7 = 262286 um.
#Total wire length on LAYER metal8 = 85839 um.
#Total wire length on LAYER metal9 = 46659 um.
#Total wire length on LAYER metal10 = 11708 um.
#Total number of vias = 2868152
#Up-Via Summary (total 2868152):
#           
#-----------------------
#  Metal 1      1488273
#  Metal 2      1174084
#  Metal 3       105640
#  Metal 4        57481
#  Metal 5        26150
#  Metal 6        10313
#  Metal 7         3835
#  Metal 8         1994
#  Metal 9          382
#-----------------------
#               2868152 
#
#cpu time = 00:02:36, elapsed time = 00:02:36, memory = 3061.11 (MB), peak = 3159.59 (MB)
#
#Cpu time = 00:05:17
#Elapsed time = 00:05:18
#Increased memory = 412.02 (MB)
#Total memory = 3061.12 (MB)
#Peak memory = 3159.59 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 310 violations
#    cpu time = 00:04:31, elapsed time = 00:04:31, memory = 3096.92 (MB), peak = 3159.59 (MB)
#    completing 20% with 944 violations
#    cpu time = 00:09:53, elapsed time = 00:09:55, memory = 3096.42 (MB), peak = 3159.59 (MB)
#    completing 30% with 2663 violations
#    cpu time = 00:14:53, elapsed time = 00:14:55, memory = 3129.12 (MB), peak = 3159.59 (MB)
#    completing 40% with 4613 violations
#    cpu time = 00:20:18, elapsed time = 00:20:20, memory = 3127.81 (MB), peak = 3159.59 (MB)
#    completing 50% with 6207 violations
#    cpu time = 00:25:21, elapsed time = 00:25:23, memory = 3131.79 (MB), peak = 3159.59 (MB)
#    completing 60% with 6679 violations
#    cpu time = 00:29:59, elapsed time = 00:30:02, memory = 3142.41 (MB), peak = 3159.59 (MB)
#    completing 70% with 7697 violations
#    cpu time = 00:34:45, elapsed time = 00:34:49, memory = 3155.11 (MB), peak = 3165.14 (MB)
#    completing 80% with 9582 violations
#    cpu time = 00:39:42, elapsed time = 00:39:46, memory = 3161.45 (MB), peak = 3173.32 (MB)
#    completing 90% with 11869 violations
#    cpu time = 00:44:37, elapsed time = 00:44:41, memory = 3167.03 (MB), peak = 3180.53 (MB)
#    completing 100% with 12558 violations
#    cpu time = 00:49:26, elapsed time = 00:49:31, memory = 3191.34 (MB), peak = 3195.80 (MB)
#    number of violations = 12558
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   Totals
#	metal1      133        1     9715      443    10292
#	metal2     1890       20      212       86     2208
#	metal3        2        0       55        1       58
#	Totals     2025       21     9982      530    12558
#cpu time = 00:49:30, elapsed time = 00:49:35, memory = 3191.36 (MB), peak = 3195.80 (MB)
#start 1st optimization iteration ...
#    completing 10% with 11330 violations
#    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 3191.62 (MB), peak = 3200.31 (MB)
#    completing 20% with 10021 violations
#    cpu time = 00:00:32, elapsed time = 00:00:32, memory = 3139.31 (MB), peak = 3200.31 (MB)
#    completing 30% with 8821 violations
#    cpu time = 00:00:48, elapsed time = 00:00:48, memory = 3138.45 (MB), peak = 3200.31 (MB)
#    completing 40% with 7546 violations
#    cpu time = 00:01:01, elapsed time = 00:01:01, memory = 3126.83 (MB), peak = 3200.31 (MB)
#    completing 50% with 6479 violations
#    cpu time = 00:01:15, elapsed time = 00:01:15, memory = 3118.74 (MB), peak = 3200.31 (MB)
#    completing 60% with 5196 violations
#    cpu time = 00:01:28, elapsed time = 00:01:28, memory = 3121.36 (MB), peak = 3200.31 (MB)
#    completing 70% with 3885 violations
#    cpu time = 00:01:41, elapsed time = 00:01:41, memory = 3121.04 (MB), peak = 3200.31 (MB)
#    completing 80% with 2629 violations
#    cpu time = 00:01:56, elapsed time = 00:01:56, memory = 3117.89 (MB), peak = 3200.31 (MB)
#    completing 90% with 1375 violations
#    cpu time = 00:02:10, elapsed time = 00:02:11, memory = 3121.31 (MB), peak = 3200.31 (MB)
#    completing 100% with 421 violations
#    cpu time = 00:02:26, elapsed time = 00:02:26, memory = 3116.14 (MB), peak = 3200.31 (MB)
#    number of violations = 421
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   Totals
#	metal1        2        0        3        1        6
#	metal2      341        2       45        5      393
#	metal3        1        0       21        0       22
#	Totals      344        2       69        6      421
#cpu time = 00:02:28, elapsed time = 00:02:28, memory = 3116.14 (MB), peak = 3200.31 (MB)
#start 2nd optimization iteration ...
#    number of violations = 73
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	metal1        0        2        0        2
#	metal2       62        6        1       69
#	metal3        0        2        0        2
#	Totals       62       10        1       73
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 3118.67 (MB), peak = 3200.31 (MB)
#start 3rd optimization iteration ...
#    number of violations = 30
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   Totals
#	metal1        0        0        0        0        0
#	metal2       24        1        0        4       29
#	metal3        0        0        1        0        1
#	Totals       24        1        1        4       30
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3121.91 (MB), peak = 3200.31 (MB)
#start 4th optimization iteration ...
#    number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   Totals
#	metal1        0        0
#	metal2       21       21
#	Totals       21       21
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3121.47 (MB), peak = 3200.31 (MB)
#start 5th optimization iteration ...
#    number of violations = 22
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2       21        1       22
#	Totals       21        1       22
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3120.82 (MB), peak = 3200.31 (MB)
#start 6th optimization iteration ...
#    number of violations = 11
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2       10        0       10
#	metal3        0        1        1
#	Totals       10        1       11
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3131.97 (MB), peak = 3200.31 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3131.97 (MB), peak = 3200.31 (MB)
#Complete Detail Routing.
#Total wire length = 19307345 um.
#Total half perimeter of net bounding box = 17549676 um.
#Total wire length on LAYER metal1 = 521751 um.
#Total wire length on LAYER metal2 = 5516136 um.
#Total wire length on LAYER metal3 = 6356536 um.
#Total wire length on LAYER metal4 = 3315038 um.
#Total wire length on LAYER metal5 = 2225175 um.
#Total wire length on LAYER metal6 = 979954 um.
#Total wire length on LAYER metal7 = 230588 um.
#Total wire length on LAYER metal8 = 94486 um.
#Total wire length on LAYER metal9 = 54441 um.
#Total wire length on LAYER metal10 = 13238 um.
#Total number of vias = 3263300
#Up-Via Summary (total 3263300):
#           
#-----------------------
#  Metal 1      1580831
#  Metal 2      1342190
#  Metal 3       239043
#  Metal 4        58753
#  Metal 5        26359
#  Metal 6         9998
#  Metal 7         3808
#  Metal 8         1952
#  Metal 9          366
#-----------------------
#               3263300 
#
#Total number of DRC violations = 0
#Cpu time = 00:52:43
#Elapsed time = 00:52:49
#Increased memory = -26.05 (MB)
#Total memory = 3035.07 (MB)
#Peak memory = 3200.31 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Apr 18 23:38:27 2020
#
#
#Start Post Route Wire Spread.
#Done with 547595 horizontal wires in 12 hboxes and 624296 vertical wires in 12 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 19769101 um.
#Total half perimeter of net bounding box = 17549676 um.
#Total wire length on LAYER metal1 = 525089 um.
#Total wire length on LAYER metal2 = 5691471 um.
#Total wire length on LAYER metal3 = 6559652 um.
#Total wire length on LAYER metal4 = 3366435 um.
#Total wire length on LAYER metal5 = 2240563 um.
#Total wire length on LAYER metal6 = 986013 um.
#Total wire length on LAYER metal7 = 235359 um.
#Total wire length on LAYER metal8 = 95730 um.
#Total wire length on LAYER metal9 = 55320 um.
#Total wire length on LAYER metal10 = 13468 um.
#Total number of vias = 3263300
#Up-Via Summary (total 3263300):
#           
#-----------------------
#  Metal 1      1580831
#  Metal 2      1342190
#  Metal 3       239043
#  Metal 4        58753
#  Metal 5        26359
#  Metal 6         9998
#  Metal 7         3808
#  Metal 8         1952
#  Metal 9          366
#-----------------------
#               3263300 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:07:01, elapsed time = 00:07:01, memory = 3536.27 (MB), peak = 3675.58 (MB)
#CELL_VIEW cardinal_cmp,init has no DRC violation.
#Total number of DRC violations = 0
#    number of violations = 0
#cpu time = 00:09:26, elapsed time = 00:09:26, memory = 3483.71 (MB), peak = 3675.58 (MB)
#CELL_VIEW cardinal_cmp,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 19769101 um.
#Total half perimeter of net bounding box = 17549676 um.
#Total wire length on LAYER metal1 = 525089 um.
#Total wire length on LAYER metal2 = 5691471 um.
#Total wire length on LAYER metal3 = 6559652 um.
#Total wire length on LAYER metal4 = 3366435 um.
#Total wire length on LAYER metal5 = 2240563 um.
#Total wire length on LAYER metal6 = 986013 um.
#Total wire length on LAYER metal7 = 235359 um.
#Total wire length on LAYER metal8 = 95730 um.
#Total wire length on LAYER metal9 = 55320 um.
#Total wire length on LAYER metal10 = 13468 um.
#Total number of vias = 3263300
#Up-Via Summary (total 3263300):
#           
#-----------------------
#  Metal 1      1580831
#  Metal 2      1342190
#  Metal 3       239043
#  Metal 4        58753
#  Metal 5        26359
#  Metal 6         9998
#  Metal 7         3808
#  Metal 8         1952
#  Metal 9          366
#-----------------------
#               3263300 
#
#detailRoute Statistics:
#Cpu time = 01:02:26
#Elapsed time = 01:02:32
#Increased memory = 420.47 (MB)
#Total memory = 3481.59 (MB)
#Peak memory = 3675.58 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 01:08:33
#Elapsed time = 01:08:49
#Increased memory = 786.04 (MB)
#Total memory = 3192.70 (MB)
#Peak memory = 3675.58 (MB)
#Number of warnings = 40
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Apr 18 23:48:49 2020
#
#routeDesign: cpu time = 01:08:36, elapsed time = 01:08:52, memory = 2644.41 (MB), peak = 3675.58 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYC-1785          1  Saving wires file without congestion map...
WARNING   IMPSYC-1784          1  Will not save congestion table           
WARNING   IMPSYC-1798          1  Congestion table is NOT restored.        
*** Message Summary: 3 warning(s), 0 error(s)
