;redcode
;assert 1
	SPL 0, #109
	CMP -207, <-120
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	ADD 10, 4
	ADD #270, <201
	SUB @-127, 120
	SUB @-227, 120
	ADD #270, <201
	SUB @-207, <-120
	ADD #270, <201
	ADD #72, @201
	SUB @-127, 100
	SUB -907, <120
	CMP -207, <-120
	MOV -101, <-21
	ADD #270, <201
	SUB @-127, 100
	ADD #270, <201
	SLT 20, @12
	ADD #270, <201
	SUB @-127, 120
	SUB @-127, 120
	ADD #270, <201
	SUB 700, 600
	MOV -7, <-20
	SPL <27, 906
	SUB @121, -106
	MOV 7, <20
	SLT @121, 106
	SUB -207, <-120
	SUB -207, <-120
	CMP @27, 906
	SUB 700, 600
	SPL <121, 106
	MOV -1, <-21
	SUB @-127, 100
	SUB @0, <4
	MOV -1, <-21
	SUB @-127, 120
	SPL <27, 6
	MOV -7, <20
	SUB -907, <120
	SLT @121, 106
	SLT @121, 106
	DJN -1, @-20
	MOV -7, <-20
	MOV -1, <-21
	MOV -1, <-21
	CMP -207, <-120
	MOV -1, <-21
