 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP_DFT
Version: K-2015.06
Date   : Wed Oct 23 22:54:48 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: register_BLOCK/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][7]/CK (SDFFRHQX2M)       0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][7]/Q (SDFFRHQX2M)        0.30       0.30 r
  register_BLOCK/REG0[7] (register_test_1)                0.00       0.30 r
  ALU_BLOCK/A[7] (ALU_test_1)                             0.00       0.30 r
  ALU_BLOCK/U24/Y (BUFX6M)                                0.11       0.41 r
  ALU_BLOCK/div_43/a[7] (ALU_DW_div_uns_1)                0.00       0.41 r
  ALU_BLOCK/div_43/U36/Y (INVX4M)                         0.04       0.44 f
  ALU_BLOCK/div_43/U35/Y (CLKNAND2X4M)                    0.04       0.49 r
  ALU_BLOCK/div_43/U73/Y (INVX2M)                         0.04       0.52 f
  ALU_BLOCK/div_43/U72/Y (OR3X2M)                         0.20       0.73 f
  ALU_BLOCK/div_43/U71/Y (NAND2BX4M)                      0.15       0.88 f
  ALU_BLOCK/div_43/U32/Y (INVX4M)                         0.06       0.94 r
  ALU_BLOCK/div_43/U41/Y (NAND2X4M)                       0.05       0.99 f
  ALU_BLOCK/div_43/U34/Y (NAND2X4M)                       0.09       1.08 r
  ALU_BLOCK/div_43/U31/Y (INVX5M)                         0.05       1.12 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.33       1.45 f
  ALU_BLOCK/div_43/U74/Y (NOR2BX4M)                       0.13       1.59 f
  ALU_BLOCK/div_43/U40/Y (CLKINVX2M)                      0.05       1.64 r
  ALU_BLOCK/div_43/U39/Y (NAND2X2M)                       0.07       1.71 f
  ALU_BLOCK/div_43/U51/Y (NAND2X4M)                       0.08       1.80 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.37       2.17 r
  ALU_BLOCK/div_43/U42/Y (INVX3M)                         0.03       2.20 f
  ALU_BLOCK/div_43/U64/Y (NOR2X2M)                        0.10       2.30 r
  ALU_BLOCK/div_43/U11/Y (MXI2X1M)                        0.22       2.52 r
  ALU_BLOCK/div_43/U8/Y (NAND2X2M)                        0.11       2.63 f
  ALU_BLOCK/div_43/U10/Y (NAND3X2M)                       0.15       2.78 r
  ALU_BLOCK/div_43/U4/Y (NAND2X2M)                        0.08       2.86 f
  ALU_BLOCK/div_43/U5/Y (NAND3X2M)                        0.10       2.95 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX1M)
                                                          0.19       3.14 r
  ALU_BLOCK/div_43/U52/Y (INVX2M)                         0.05       3.19 f
  ALU_BLOCK/div_43/U120/Y (NAND2BXLM)                     0.20       3.38 f
  ALU_BLOCK/div_43/U119/Y (INVX2M)                        0.12       3.50 r
  ALU_BLOCK/div_43/U15/Y (CLKINVX2M)                      0.06       3.56 f
  ALU_BLOCK/div_43/U12/Y (NAND2XLM)                       0.11       3.68 r
  ALU_BLOCK/div_43/U14/Y (NAND2X3M)                       0.12       3.80 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.36       4.15 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.37 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.59 f
  ALU_BLOCK/div_43/U29/Y (CLKINVX6M)                      0.05       4.65 r
  ALU_BLOCK/div_43/U28/Y (OR2X8M)                         0.08       4.73 r
  ALU_BLOCK/div_43/U85/Y (MX2X3M)                         0.19       4.92 f
  ALU_BLOCK/div_43/U59/Y (CLKNAND2X4M)                    0.06       4.98 r
  ALU_BLOCK/div_43/U46/Y (NAND3X2M)                       0.11       5.09 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX2M)
                                                          0.24       5.32 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.25       5.57 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.23       5.80 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       6.00 f
  ALU_BLOCK/div_43/U17/Y (CLKINVX3M)                      0.05       6.05 r
  ALU_BLOCK/div_43/U125/Y (NOR2XLM)                       0.07       6.12 f
  ALU_BLOCK/div_43/U65/Y (MXI2X1M)                        0.19       6.31 r
  ALU_BLOCK/div_43/U23/Y (INVX3M)                         0.09       6.40 f
  ALU_BLOCK/div_43/U54/Y (CLKNAND2X2M)                    0.09       6.49 r
  ALU_BLOCK/div_43/U24/Y (NAND3X4M)                       0.09       6.58 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.23       6.81 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       7.03 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.25 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.47 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.21       7.68 f
  ALU_BLOCK/div_43/U58/Y (NOR2BX4M)                       0.15       7.83 f
  ALU_BLOCK/div_43/U86/Y (MXI2X6M)                        0.13       7.96 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.35       8.31 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       8.53 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.75 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.22       8.97 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX4M)
                                                          0.22       9.19 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.23       9.42 f
  ALU_BLOCK/div_43/U78/Y (NAND2X3M)                       0.08       9.50 r
  ALU_BLOCK/div_43/U80/Y (NAND3X4M)                       0.09       9.59 f
  ALU_BLOCK/div_43/quotient[0] (ALU_DW_div_uns_1)         0.00       9.59 f
  ALU_BLOCK/U25/Y (NOR2X4M)                               0.09       9.67 r
  ALU_BLOCK/U184/Y (AOI211X2M)                            0.08       9.75 f
  ALU_BLOCK/ALU_OUT_reg[0]/D (SDFFRHQX1M)                 0.00       9.75 f
  data arrival time                                                  9.75

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[0]/CK (SDFFRHQX1M)                0.00      10.00 r
  library setup time                                     -0.23       9.77
  data required time                                                 9.77
  --------------------------------------------------------------------------
  data required time                                                 9.77
  data arrival time                                                 -9.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: register_BLOCK/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][7]/CK (SDFFRHQX2M)       0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][7]/Q (SDFFRHQX2M)        0.30       0.30 r
  register_BLOCK/REG0[7] (register_test_1)                0.00       0.30 r
  ALU_BLOCK/A[7] (ALU_test_1)                             0.00       0.30 r
  ALU_BLOCK/U24/Y (BUFX6M)                                0.11       0.41 r
  ALU_BLOCK/div_43/a[7] (ALU_DW_div_uns_1)                0.00       0.41 r
  ALU_BLOCK/div_43/U36/Y (INVX4M)                         0.04       0.44 f
  ALU_BLOCK/div_43/U35/Y (CLKNAND2X4M)                    0.04       0.49 r
  ALU_BLOCK/div_43/U73/Y (INVX2M)                         0.04       0.52 f
  ALU_BLOCK/div_43/U72/Y (OR3X2M)                         0.20       0.73 f
  ALU_BLOCK/div_43/U71/Y (NAND2BX4M)                      0.15       0.88 f
  ALU_BLOCK/div_43/U32/Y (INVX4M)                         0.06       0.94 r
  ALU_BLOCK/div_43/U41/Y (NAND2X4M)                       0.05       0.99 f
  ALU_BLOCK/div_43/U34/Y (NAND2X4M)                       0.09       1.08 r
  ALU_BLOCK/div_43/U31/Y (INVX5M)                         0.05       1.12 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.33       1.45 f
  ALU_BLOCK/div_43/U74/Y (NOR2BX4M)                       0.13       1.59 f
  ALU_BLOCK/div_43/U40/Y (CLKINVX2M)                      0.05       1.64 r
  ALU_BLOCK/div_43/U39/Y (NAND2X2M)                       0.07       1.71 f
  ALU_BLOCK/div_43/U51/Y (NAND2X4M)                       0.08       1.80 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.37       2.17 r
  ALU_BLOCK/div_43/U42/Y (INVX3M)                         0.03       2.20 f
  ALU_BLOCK/div_43/U64/Y (NOR2X2M)                        0.10       2.30 r
  ALU_BLOCK/div_43/U11/Y (MXI2X1M)                        0.22       2.52 r
  ALU_BLOCK/div_43/U8/Y (NAND2X2M)                        0.11       2.63 f
  ALU_BLOCK/div_43/U10/Y (NAND3X2M)                       0.15       2.78 r
  ALU_BLOCK/div_43/U4/Y (NAND2X2M)                        0.08       2.86 f
  ALU_BLOCK/div_43/U5/Y (NAND3X2M)                        0.10       2.95 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX1M)
                                                          0.19       3.14 r
  ALU_BLOCK/div_43/U52/Y (INVX2M)                         0.05       3.19 f
  ALU_BLOCK/div_43/U120/Y (NAND2BXLM)                     0.20       3.38 f
  ALU_BLOCK/div_43/U119/Y (INVX2M)                        0.12       3.50 r
  ALU_BLOCK/div_43/U15/Y (CLKINVX2M)                      0.06       3.56 f
  ALU_BLOCK/div_43/U12/Y (NAND2XLM)                       0.11       3.68 r
  ALU_BLOCK/div_43/U14/Y (NAND2X3M)                       0.12       3.80 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.36       4.15 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.37 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.59 f
  ALU_BLOCK/div_43/U29/Y (CLKINVX6M)                      0.05       4.65 r
  ALU_BLOCK/div_43/U28/Y (OR2X8M)                         0.08       4.73 r
  ALU_BLOCK/div_43/U85/Y (MX2X3M)                         0.19       4.92 f
  ALU_BLOCK/div_43/U59/Y (CLKNAND2X4M)                    0.06       4.98 r
  ALU_BLOCK/div_43/U46/Y (NAND3X2M)                       0.11       5.09 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX2M)
                                                          0.24       5.32 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.25       5.57 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.23       5.80 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       6.00 f
  ALU_BLOCK/div_43/U17/Y (CLKINVX3M)                      0.05       6.05 r
  ALU_BLOCK/div_43/U125/Y (NOR2XLM)                       0.07       6.12 f
  ALU_BLOCK/div_43/U65/Y (MXI2X1M)                        0.19       6.31 r
  ALU_BLOCK/div_43/U23/Y (INVX3M)                         0.09       6.40 f
  ALU_BLOCK/div_43/U54/Y (CLKNAND2X2M)                    0.09       6.49 r
  ALU_BLOCK/div_43/U24/Y (NAND3X4M)                       0.09       6.58 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.23       6.81 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       7.03 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.25 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.47 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.21       7.68 f
  ALU_BLOCK/div_43/U49/Y (CLKAND2X4M)                     0.22       7.90 f
  ALU_BLOCK/div_43/quotient[1] (ALU_DW_div_uns_1)         0.00       7.90 f
  ALU_BLOCK/U132/Y (OAI2BB1XLM)                           0.23       8.13 f
  ALU_BLOCK/U31/Y (AOI21X1M)                              0.14       8.27 r
  ALU_BLOCK/U91/Y (AOI31X2M)                              0.11       8.38 f
  ALU_BLOCK/ALU_OUT_reg[1]/D (SDFFRQX1M)                  0.00       8.38 f
  data arrival time                                                  8.38

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[1]/CK (SDFFRQX1M)                 0.00      10.00 r
  library setup time                                     -0.41       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (SDFFRQX2M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (SDFFRQX2M)         0.37       0.37 r
  register_BLOCK/REG0[1] (register_test_1)                0.00       0.37 r
  ALU_BLOCK/A[1] (ALU_test_1)                             0.00       0.37 r
  ALU_BLOCK/U137/Y (BUFX2M)                               0.26       0.62 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.62 r
  ALU_BLOCK/mult_40/U42/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U107/Y (NOR2X1M)                      0.17       0.94 r
  ALU_BLOCK/mult_40/U4/Y (AND2X2M)                        0.16       1.10 r
  ALU_BLOCK/mult_40/S2_2_2/CO (ADDFX2M)                   0.54       1.64 r
  ALU_BLOCK/mult_40/S2_3_2/CO (ADDFX2M)                   0.55       2.19 r
  ALU_BLOCK/mult_40/S2_4_2/CO (ADDFX2M)                   0.55       2.74 r
  ALU_BLOCK/mult_40/S2_5_2/CO (ADDFX2M)                   0.55       3.29 r
  ALU_BLOCK/mult_40/S2_6_2/CO (ADDFX2M)                   0.55       3.84 r
  ALU_BLOCK/mult_40/S4_2/S (ADDFX2M)                      0.58       4.42 f
  ALU_BLOCK/mult_40/U22/Y (CLKXOR2X2M)                    0.31       4.73 r
  ALU_BLOCK/mult_40/FS_1/A[7] (ALU_DW01_add_1)            0.00       4.73 r
  ALU_BLOCK/mult_40/FS_1/U3/Y (NAND2X2M)                  0.07       4.80 f
  ALU_BLOCK/mult_40/FS_1/U31/Y (OA21X1M)                  0.37       5.17 f
  ALU_BLOCK/mult_40/FS_1/U28/Y (AOI2BB1X1M)               0.26       5.43 f
  ALU_BLOCK/mult_40/FS_1/U26/Y (OA21X1M)                  0.40       5.83 f
  ALU_BLOCK/mult_40/FS_1/U21/Y (OAI21BX1M)                0.25       6.08 r
  ALU_BLOCK/mult_40/FS_1/U19/Y (OAI21X1M)                 0.13       6.21 f
  ALU_BLOCK/mult_40/FS_1/U2/Y (AOI21BX2M)                 0.17       6.38 f
  ALU_BLOCK/mult_40/FS_1/U4/Y (XNOR2X2M)                  0.15       6.53 f
  ALU_BLOCK/mult_40/FS_1/SUM[13] (ALU_DW01_add_1)         0.00       6.53 f
  ALU_BLOCK/mult_40/PRODUCT[15] (ALU_DW02_mult_0)         0.00       6.53 f
  ALU_BLOCK/U39/Y (OAI2BB1X2M)                            0.17       6.71 f
  ALU_BLOCK/ALU_OUT_reg[15]/D (SDFFRQX2M)                 0.00       6.71 f
  data arrival time                                                  6.71

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[15]/CK (SDFFRQX2M)                0.00      10.00 r
  library setup time                                     -0.41       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -6.71
  --------------------------------------------------------------------------
  slack (MET)                                                        2.89


  Startpoint: register_BLOCK/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][7]/CK (SDFFRHQX2M)       0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][7]/Q (SDFFRHQX2M)        0.30       0.30 r
  register_BLOCK/REG0[7] (register_test_1)                0.00       0.30 r
  ALU_BLOCK/A[7] (ALU_test_1)                             0.00       0.30 r
  ALU_BLOCK/U24/Y (BUFX6M)                                0.11       0.41 r
  ALU_BLOCK/div_43/a[7] (ALU_DW_div_uns_1)                0.00       0.41 r
  ALU_BLOCK/div_43/U36/Y (INVX4M)                         0.04       0.44 f
  ALU_BLOCK/div_43/U35/Y (CLKNAND2X4M)                    0.04       0.49 r
  ALU_BLOCK/div_43/U73/Y (INVX2M)                         0.04       0.52 f
  ALU_BLOCK/div_43/U72/Y (OR3X2M)                         0.20       0.73 f
  ALU_BLOCK/div_43/U71/Y (NAND2BX4M)                      0.15       0.88 f
  ALU_BLOCK/div_43/U32/Y (INVX4M)                         0.06       0.94 r
  ALU_BLOCK/div_43/U41/Y (NAND2X4M)                       0.05       0.99 f
  ALU_BLOCK/div_43/U34/Y (NAND2X4M)                       0.09       1.08 r
  ALU_BLOCK/div_43/U31/Y (INVX5M)                         0.05       1.12 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.33       1.45 f
  ALU_BLOCK/div_43/U74/Y (NOR2BX4M)                       0.13       1.59 f
  ALU_BLOCK/div_43/U40/Y (CLKINVX2M)                      0.05       1.64 r
  ALU_BLOCK/div_43/U39/Y (NAND2X2M)                       0.07       1.71 f
  ALU_BLOCK/div_43/U51/Y (NAND2X4M)                       0.08       1.80 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.37       2.17 r
  ALU_BLOCK/div_43/U42/Y (INVX3M)                         0.03       2.20 f
  ALU_BLOCK/div_43/U64/Y (NOR2X2M)                        0.10       2.30 r
  ALU_BLOCK/div_43/U11/Y (MXI2X1M)                        0.22       2.52 r
  ALU_BLOCK/div_43/U8/Y (NAND2X2M)                        0.11       2.63 f
  ALU_BLOCK/div_43/U10/Y (NAND3X2M)                       0.15       2.78 r
  ALU_BLOCK/div_43/U4/Y (NAND2X2M)                        0.08       2.86 f
  ALU_BLOCK/div_43/U5/Y (NAND3X2M)                        0.10       2.95 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX1M)
                                                          0.19       3.14 r
  ALU_BLOCK/div_43/U52/Y (INVX2M)                         0.05       3.19 f
  ALU_BLOCK/div_43/U120/Y (NAND2BXLM)                     0.20       3.38 f
  ALU_BLOCK/div_43/U119/Y (INVX2M)                        0.12       3.50 r
  ALU_BLOCK/div_43/U15/Y (CLKINVX2M)                      0.06       3.56 f
  ALU_BLOCK/div_43/U12/Y (NAND2XLM)                       0.11       3.68 r
  ALU_BLOCK/div_43/U14/Y (NAND2X3M)                       0.12       3.80 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.36       4.15 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.37 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.59 f
  ALU_BLOCK/div_43/U29/Y (CLKINVX6M)                      0.05       4.65 r
  ALU_BLOCK/div_43/U28/Y (OR2X8M)                         0.08       4.73 r
  ALU_BLOCK/div_43/U85/Y (MX2X3M)                         0.19       4.92 f
  ALU_BLOCK/div_43/U59/Y (CLKNAND2X4M)                    0.06       4.98 r
  ALU_BLOCK/div_43/U46/Y (NAND3X2M)                       0.11       5.09 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX2M)
                                                          0.24       5.32 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.25       5.57 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.23       5.80 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       6.00 f
  ALU_BLOCK/div_43/U17/Y (CLKINVX3M)                      0.05       6.05 r
  ALU_BLOCK/div_43/U25/Y (NAND2BX1M)                      0.13       6.18 r
  ALU_BLOCK/div_43/U56/Y (INVX3M)                         0.09       6.27 f
  ALU_BLOCK/div_43/quotient[2] (ALU_DW_div_uns_1)         0.00       6.27 f
  ALU_BLOCK/U177/Y (AOI22XLM)                             0.27       6.54 r
  ALU_BLOCK/U94/Y (AOI31X2M)                              0.12       6.66 f
  ALU_BLOCK/ALU_OUT_reg[2]/D (SDFFRQX2M)                  0.00       6.66 f
  data arrival time                                                  6.66

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[2]/CK (SDFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.42       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -6.66
  --------------------------------------------------------------------------
  slack (MET)                                                        2.92


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (SDFFRQX2M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (SDFFRQX2M)         0.37       0.37 r
  register_BLOCK/REG0[1] (register_test_1)                0.00       0.37 r
  ALU_BLOCK/A[1] (ALU_test_1)                             0.00       0.37 r
  ALU_BLOCK/U137/Y (BUFX2M)                               0.26       0.62 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.62 r
  ALU_BLOCK/mult_40/U42/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U107/Y (NOR2X1M)                      0.17       0.94 r
  ALU_BLOCK/mult_40/U4/Y (AND2X2M)                        0.16       1.10 r
  ALU_BLOCK/mult_40/S2_2_2/CO (ADDFX2M)                   0.54       1.64 r
  ALU_BLOCK/mult_40/S2_3_2/CO (ADDFX2M)                   0.55       2.19 r
  ALU_BLOCK/mult_40/S2_4_2/CO (ADDFX2M)                   0.55       2.74 r
  ALU_BLOCK/mult_40/S2_5_2/CO (ADDFX2M)                   0.55       3.29 r
  ALU_BLOCK/mult_40/S2_6_2/CO (ADDFX2M)                   0.55       3.84 r
  ALU_BLOCK/mult_40/S4_2/S (ADDFX2M)                      0.58       4.42 f
  ALU_BLOCK/mult_40/U22/Y (CLKXOR2X2M)                    0.31       4.73 r
  ALU_BLOCK/mult_40/FS_1/A[7] (ALU_DW01_add_1)            0.00       4.73 r
  ALU_BLOCK/mult_40/FS_1/U3/Y (NAND2X2M)                  0.07       4.80 f
  ALU_BLOCK/mult_40/FS_1/U31/Y (OA21X1M)                  0.37       5.17 f
  ALU_BLOCK/mult_40/FS_1/U28/Y (AOI2BB1X1M)               0.26       5.43 f
  ALU_BLOCK/mult_40/FS_1/U26/Y (OA21X1M)                  0.40       5.83 f
  ALU_BLOCK/mult_40/FS_1/U21/Y (OAI21BX1M)                0.25       6.08 r
  ALU_BLOCK/mult_40/FS_1/U20/Y (XOR3XLM)                  0.23       6.31 f
  ALU_BLOCK/mult_40/FS_1/SUM[12] (ALU_DW01_add_1)         0.00       6.31 f
  ALU_BLOCK/mult_40/PRODUCT[14] (ALU_DW02_mult_0)         0.00       6.31 f
  ALU_BLOCK/U40/Y (OAI2BB1X2M)                            0.19       6.50 f
  ALU_BLOCK/ALU_OUT_reg[14]/D (SDFFRQX2M)                 0.00       6.50 f
  data arrival time                                                  6.50

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[14]/CK (SDFFRQX2M)                0.00      10.00 r
  library setup time                                     -0.41       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -6.50
  --------------------------------------------------------------------------
  slack (MET)                                                        3.10


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (SDFFRQX2M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (SDFFRQX2M)         0.37       0.37 r
  register_BLOCK/REG0[1] (register_test_1)                0.00       0.37 r
  ALU_BLOCK/A[1] (ALU_test_1)                             0.00       0.37 r
  ALU_BLOCK/U137/Y (BUFX2M)                               0.26       0.62 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.62 r
  ALU_BLOCK/mult_40/U42/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U107/Y (NOR2X1M)                      0.17       0.94 r
  ALU_BLOCK/mult_40/U4/Y (AND2X2M)                        0.16       1.10 r
  ALU_BLOCK/mult_40/S2_2_2/CO (ADDFX2M)                   0.54       1.64 r
  ALU_BLOCK/mult_40/S2_3_2/CO (ADDFX2M)                   0.55       2.19 r
  ALU_BLOCK/mult_40/S2_4_2/CO (ADDFX2M)                   0.55       2.74 r
  ALU_BLOCK/mult_40/S2_5_2/CO (ADDFX2M)                   0.55       3.29 r
  ALU_BLOCK/mult_40/S2_6_2/CO (ADDFX2M)                   0.55       3.84 r
  ALU_BLOCK/mult_40/S4_2/S (ADDFX2M)                      0.58       4.42 f
  ALU_BLOCK/mult_40/U22/Y (CLKXOR2X2M)                    0.31       4.73 r
  ALU_BLOCK/mult_40/FS_1/A[7] (ALU_DW01_add_1)            0.00       4.73 r
  ALU_BLOCK/mult_40/FS_1/U3/Y (NAND2X2M)                  0.07       4.80 f
  ALU_BLOCK/mult_40/FS_1/U31/Y (OA21X1M)                  0.37       5.17 f
  ALU_BLOCK/mult_40/FS_1/U28/Y (AOI2BB1X1M)               0.26       5.43 f
  ALU_BLOCK/mult_40/FS_1/U26/Y (OA21X1M)                  0.40       5.83 f
  ALU_BLOCK/mult_40/FS_1/U22/Y (XNOR2X1M)                 0.14       5.98 f
  ALU_BLOCK/mult_40/FS_1/SUM[11] (ALU_DW01_add_1)         0.00       5.98 f
  ALU_BLOCK/mult_40/PRODUCT[13] (ALU_DW02_mult_0)         0.00       5.98 f
  ALU_BLOCK/U42/Y (OAI2BB1X2M)                            0.17       6.15 f
  ALU_BLOCK/ALU_OUT_reg[13]/D (SDFFRQX2M)                 0.00       6.15 f
  data arrival time                                                  6.15

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[13]/CK (SDFFRQX2M)                0.00      10.00 r
  library setup time                                     -0.41       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -6.15
  --------------------------------------------------------------------------
  slack (MET)                                                        3.44


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (SDFFRQX2M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (SDFFRQX2M)         0.37       0.37 r
  register_BLOCK/REG0[1] (register_test_1)                0.00       0.37 r
  ALU_BLOCK/A[1] (ALU_test_1)                             0.00       0.37 r
  ALU_BLOCK/U137/Y (BUFX2M)                               0.26       0.62 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.62 r
  ALU_BLOCK/mult_40/U42/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U107/Y (NOR2X1M)                      0.17       0.94 r
  ALU_BLOCK/mult_40/U4/Y (AND2X2M)                        0.16       1.10 r
  ALU_BLOCK/mult_40/S2_2_2/CO (ADDFX2M)                   0.54       1.64 r
  ALU_BLOCK/mult_40/S2_3_2/CO (ADDFX2M)                   0.55       2.19 r
  ALU_BLOCK/mult_40/S2_4_2/CO (ADDFX2M)                   0.55       2.74 r
  ALU_BLOCK/mult_40/S2_5_2/CO (ADDFX2M)                   0.55       3.29 r
  ALU_BLOCK/mult_40/S2_6_2/CO (ADDFX2M)                   0.55       3.84 r
  ALU_BLOCK/mult_40/S4_2/S (ADDFX2M)                      0.58       4.42 f
  ALU_BLOCK/mult_40/U22/Y (CLKXOR2X2M)                    0.31       4.73 r
  ALU_BLOCK/mult_40/FS_1/A[7] (ALU_DW01_add_1)            0.00       4.73 r
  ALU_BLOCK/mult_40/FS_1/U3/Y (NAND2X2M)                  0.07       4.80 f
  ALU_BLOCK/mult_40/FS_1/U31/Y (OA21X1M)                  0.37       5.17 f
  ALU_BLOCK/mult_40/FS_1/U28/Y (AOI2BB1X1M)               0.26       5.43 f
  ALU_BLOCK/mult_40/FS_1/U27/Y (CLKXOR2X2M)               0.22       5.65 f
  ALU_BLOCK/mult_40/FS_1/SUM[10] (ALU_DW01_add_1)         0.00       5.65 f
  ALU_BLOCK/mult_40/PRODUCT[12] (ALU_DW02_mult_0)         0.00       5.65 f
  ALU_BLOCK/U41/Y (OAI2BB1X2M)                            0.17       5.82 f
  ALU_BLOCK/ALU_OUT_reg[12]/D (SDFFRQX2M)                 0.00       5.82 f
  data arrival time                                                  5.82

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[12]/CK (SDFFRQX2M)                0.00      10.00 r
  library setup time                                     -0.41       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -5.82
  --------------------------------------------------------------------------
  slack (MET)                                                        3.78


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (SDFFRQX2M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (SDFFRQX2M)         0.37       0.37 r
  register_BLOCK/REG0[1] (register_test_1)                0.00       0.37 r
  ALU_BLOCK/A[1] (ALU_test_1)                             0.00       0.37 r
  ALU_BLOCK/U137/Y (BUFX2M)                               0.26       0.62 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.62 r
  ALU_BLOCK/mult_40/U42/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U107/Y (NOR2X1M)                      0.17       0.94 r
  ALU_BLOCK/mult_40/U4/Y (AND2X2M)                        0.16       1.10 r
  ALU_BLOCK/mult_40/S2_2_2/CO (ADDFX2M)                   0.54       1.64 r
  ALU_BLOCK/mult_40/S2_3_2/CO (ADDFX2M)                   0.55       2.19 r
  ALU_BLOCK/mult_40/S2_4_2/CO (ADDFX2M)                   0.55       2.74 r
  ALU_BLOCK/mult_40/S2_5_2/CO (ADDFX2M)                   0.55       3.29 r
  ALU_BLOCK/mult_40/S2_6_2/CO (ADDFX2M)                   0.55       3.84 r
  ALU_BLOCK/mult_40/S4_2/S (ADDFX2M)                      0.58       4.42 f
  ALU_BLOCK/mult_40/U22/Y (CLKXOR2X2M)                    0.31       4.73 r
  ALU_BLOCK/mult_40/FS_1/A[7] (ALU_DW01_add_1)            0.00       4.73 r
  ALU_BLOCK/mult_40/FS_1/U3/Y (NAND2X2M)                  0.07       4.80 f
  ALU_BLOCK/mult_40/FS_1/U31/Y (OA21X1M)                  0.37       5.17 f
  ALU_BLOCK/mult_40/FS_1/U15/Y (XNOR2X1M)                 0.14       5.31 f
  ALU_BLOCK/mult_40/FS_1/SUM[9] (ALU_DW01_add_1)          0.00       5.31 f
  ALU_BLOCK/mult_40/PRODUCT[11] (ALU_DW02_mult_0)         0.00       5.31 f
  ALU_BLOCK/U47/Y (OAI2BB1X2M)                            0.17       5.49 f
  ALU_BLOCK/ALU_OUT_reg[11]/D (SDFFRQX2M)                 0.00       5.49 f
  data arrival time                                                  5.49

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[11]/CK (SDFFRQX2M)                0.00      10.00 r
  library setup time                                     -0.41       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -5.49
  --------------------------------------------------------------------------
  slack (MET)                                                        4.11


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (SDFFRQX2M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (SDFFRQX2M)         0.37       0.37 r
  register_BLOCK/REG0[1] (register_test_1)                0.00       0.37 r
  ALU_BLOCK/A[1] (ALU_test_1)                             0.00       0.37 r
  ALU_BLOCK/U137/Y (BUFX2M)                               0.26       0.62 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.62 r
  ALU_BLOCK/mult_40/U42/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U106/Y (NOR2X1M)                      0.17       0.94 r
  ALU_BLOCK/mult_40/U3/Y (AND2X2M)                        0.16       1.10 r
  ALU_BLOCK/mult_40/S2_2_3/CO (ADDFX2M)                   0.54       1.64 r
  ALU_BLOCK/mult_40/S2_3_3/CO (ADDFX2M)                   0.55       2.19 r
  ALU_BLOCK/mult_40/S2_4_3/CO (ADDFX2M)                   0.55       2.74 r
  ALU_BLOCK/mult_40/S2_5_3/CO (ADDFX2M)                   0.55       3.29 r
  ALU_BLOCK/mult_40/S2_6_3/CO (ADDFX2M)                   0.55       3.84 r
  ALU_BLOCK/mult_40/S4_3/S (ADDFX2M)                      0.58       4.42 f
  ALU_BLOCK/mult_40/U14/Y (CLKXOR2X2M)                    0.26       4.68 f
  ALU_BLOCK/mult_40/FS_1/A[8] (ALU_DW01_add_1)            0.00       4.68 f
  ALU_BLOCK/mult_40/FS_1/U33/Y (NOR2X1M)                  0.13       4.82 r
  ALU_BLOCK/mult_40/FS_1/U18/Y (NAND2BX1M)                0.15       4.96 r
  ALU_BLOCK/mult_40/FS_1/U17/Y (CLKXOR2X2M)               0.20       5.16 f
  ALU_BLOCK/mult_40/FS_1/SUM[8] (ALU_DW01_add_1)          0.00       5.16 f
  ALU_BLOCK/mult_40/PRODUCT[10] (ALU_DW02_mult_0)         0.00       5.16 f
  ALU_BLOCK/U46/Y (OAI2BB1X2M)                            0.17       5.33 f
  ALU_BLOCK/ALU_OUT_reg[10]/D (SDFFRQX2M)                 0.00       5.33 f
  data arrival time                                                  5.33

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[10]/CK (SDFFRQX2M)                0.00      10.00 r
  library setup time                                     -0.41       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -5.33
  --------------------------------------------------------------------------
  slack (MET)                                                        4.26


  Startpoint: register_BLOCK/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][7]/CK (SDFFRHQX2M)       0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][7]/Q (SDFFRHQX2M)        0.30       0.30 r
  register_BLOCK/REG0[7] (register_test_1)                0.00       0.30 r
  ALU_BLOCK/A[7] (ALU_test_1)                             0.00       0.30 r
  ALU_BLOCK/U24/Y (BUFX6M)                                0.11       0.41 r
  ALU_BLOCK/div_43/a[7] (ALU_DW_div_uns_1)                0.00       0.41 r
  ALU_BLOCK/div_43/U36/Y (INVX4M)                         0.04       0.44 f
  ALU_BLOCK/div_43/U35/Y (CLKNAND2X4M)                    0.04       0.49 r
  ALU_BLOCK/div_43/U73/Y (INVX2M)                         0.04       0.52 f
  ALU_BLOCK/div_43/U72/Y (OR3X2M)                         0.20       0.73 f
  ALU_BLOCK/div_43/U71/Y (NAND2BX4M)                      0.15       0.88 f
  ALU_BLOCK/div_43/U32/Y (INVX4M)                         0.06       0.94 r
  ALU_BLOCK/div_43/U41/Y (NAND2X4M)                       0.05       0.99 f
  ALU_BLOCK/div_43/U34/Y (NAND2X4M)                       0.09       1.08 r
  ALU_BLOCK/div_43/U31/Y (INVX5M)                         0.05       1.12 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.33       1.45 f
  ALU_BLOCK/div_43/U74/Y (NOR2BX4M)                       0.13       1.59 f
  ALU_BLOCK/div_43/U40/Y (CLKINVX2M)                      0.05       1.64 r
  ALU_BLOCK/div_43/U39/Y (NAND2X2M)                       0.07       1.71 f
  ALU_BLOCK/div_43/U51/Y (NAND2X4M)                       0.08       1.80 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.37       2.17 r
  ALU_BLOCK/div_43/U42/Y (INVX3M)                         0.03       2.20 f
  ALU_BLOCK/div_43/U64/Y (NOR2X2M)                        0.10       2.30 r
  ALU_BLOCK/div_43/U11/Y (MXI2X1M)                        0.22       2.52 r
  ALU_BLOCK/div_43/U8/Y (NAND2X2M)                        0.11       2.63 f
  ALU_BLOCK/div_43/U10/Y (NAND3X2M)                       0.15       2.78 r
  ALU_BLOCK/div_43/U4/Y (NAND2X2M)                        0.08       2.86 f
  ALU_BLOCK/div_43/U5/Y (NAND3X2M)                        0.10       2.95 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX1M)
                                                          0.19       3.14 r
  ALU_BLOCK/div_43/U52/Y (INVX2M)                         0.05       3.19 f
  ALU_BLOCK/div_43/U120/Y (NAND2BXLM)                     0.20       3.38 f
  ALU_BLOCK/div_43/U119/Y (INVX2M)                        0.12       3.50 r
  ALU_BLOCK/div_43/U15/Y (CLKINVX2M)                      0.06       3.56 f
  ALU_BLOCK/div_43/U12/Y (NAND2XLM)                       0.11       3.68 r
  ALU_BLOCK/div_43/U14/Y (NAND2X3M)                       0.12       3.80 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.36       4.15 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.37 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.22       4.59 f
  ALU_BLOCK/div_43/U29/Y (CLKINVX6M)                      0.05       4.65 r
  ALU_BLOCK/div_43/U88/Y (NOR2X2M)                        0.04       4.69 f
  ALU_BLOCK/div_43/U48/Y (BUFX8M)                         0.13       4.82 f
  ALU_BLOCK/div_43/quotient[3] (ALU_DW_div_uns_1)         0.00       4.82 f
  ALU_BLOCK/U100/Y (AOI22XLM)                             0.26       5.08 r
  ALU_BLOCK/U97/Y (AOI31X2M)                              0.12       5.20 f
  ALU_BLOCK/ALU_OUT_reg[3]/D (SDFFRQX2M)                  0.00       5.20 f
  data arrival time                                                  5.20

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[3]/CK (SDFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.42       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -5.20
  --------------------------------------------------------------------------
  slack (MET)                                                        4.38


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (SDFFRQX2M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (SDFFRQX2M)         0.37       0.37 r
  register_BLOCK/REG0[1] (register_test_1)                0.00       0.37 r
  ALU_BLOCK/A[1] (ALU_test_1)                             0.00       0.37 r
  ALU_BLOCK/U137/Y (BUFX2M)                               0.26       0.62 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.62 r
  ALU_BLOCK/mult_40/U42/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U109/Y (NOR2X1M)                      0.19       0.95 r
  ALU_BLOCK/mult_40/U9/Y (AND2X2M)                        0.16       1.12 r
  ALU_BLOCK/mult_40/S1_2_0/CO (ADDFX2M)                   0.54       1.66 r
  ALU_BLOCK/mult_40/S1_3_0/CO (ADDFX2M)                   0.55       2.21 r
  ALU_BLOCK/mult_40/S1_4_0/CO (ADDFX2M)                   0.55       2.76 r
  ALU_BLOCK/mult_40/S1_5_0/CO (ADDFX2M)                   0.55       3.31 r
  ALU_BLOCK/mult_40/S1_6_0/CO (ADDFX2M)                   0.55       3.86 r
  ALU_BLOCK/mult_40/S4_0/S (ADDFX2M)                      0.56       4.42 f
  ALU_BLOCK/mult_40/FS_1/A[5] (ALU_DW01_add_1)            0.00       4.42 f
  ALU_BLOCK/mult_40/FS_1/U14/Y (BUFX2M)                   0.15       4.56 f
  ALU_BLOCK/mult_40/FS_1/SUM[5] (ALU_DW01_add_1)          0.00       4.56 f
  ALU_BLOCK/mult_40/PRODUCT[7] (ALU_DW02_mult_0)          0.00       4.56 f
  ALU_BLOCK/U173/Y (AOI221XLM)                            0.42       4.98 r
  ALU_BLOCK/U166/Y (AOI31X2M)                             0.14       5.12 f
  ALU_BLOCK/ALU_OUT_reg[7]/D (SDFFRQX2M)                  0.00       5.12 f
  data arrival time                                                  5.12

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[7]/CK (SDFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.42       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -5.12
  --------------------------------------------------------------------------
  slack (MET)                                                        4.46


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (SDFFRQX2M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (SDFFRQX2M)         0.37       0.37 r
  register_BLOCK/REG0[1] (register_test_1)                0.00       0.37 r
  ALU_BLOCK/A[1] (ALU_test_1)                             0.00       0.37 r
  ALU_BLOCK/U137/Y (BUFX2M)                               0.26       0.62 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.62 r
  ALU_BLOCK/mult_40/U42/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U107/Y (NOR2X1M)                      0.17       0.94 r
  ALU_BLOCK/mult_40/U4/Y (AND2X2M)                        0.16       1.10 r
  ALU_BLOCK/mult_40/S2_2_2/CO (ADDFX2M)                   0.54       1.64 r
  ALU_BLOCK/mult_40/S2_3_2/CO (ADDFX2M)                   0.55       2.19 r
  ALU_BLOCK/mult_40/S2_4_2/CO (ADDFX2M)                   0.55       2.74 r
  ALU_BLOCK/mult_40/S2_5_2/CO (ADDFX2M)                   0.55       3.29 r
  ALU_BLOCK/mult_40/S2_6_2/CO (ADDFX2M)                   0.55       3.84 r
  ALU_BLOCK/mult_40/S4_2/S (ADDFX2M)                      0.58       4.42 f
  ALU_BLOCK/mult_40/U22/Y (CLKXOR2X2M)                    0.27       4.70 f
  ALU_BLOCK/mult_40/FS_1/A[7] (ALU_DW01_add_1)            0.00       4.70 f
  ALU_BLOCK/mult_40/FS_1/U5/Y (XNOR2X2M)                  0.13       4.83 f
  ALU_BLOCK/mult_40/FS_1/SUM[7] (ALU_DW01_add_1)          0.00       4.83 f
  ALU_BLOCK/mult_40/PRODUCT[9] (ALU_DW02_mult_0)          0.00       4.83 f
  ALU_BLOCK/U45/Y (OAI2BB1X2M)                            0.17       5.00 f
  ALU_BLOCK/ALU_OUT_reg[9]/D (SDFFRQX2M)                  0.00       5.00 f
  data arrival time                                                  5.00

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[9]/CK (SDFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.41       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -5.00
  --------------------------------------------------------------------------
  slack (MET)                                                        4.60


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (SDFFRQX2M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (SDFFRQX2M)         0.37       0.37 r
  register_BLOCK/REG0[1] (register_test_1)                0.00       0.37 r
  ALU_BLOCK/A[1] (ALU_test_1)                             0.00       0.37 r
  ALU_BLOCK/U137/Y (BUFX2M)                               0.26       0.62 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.62 r
  ALU_BLOCK/mult_40/U42/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U108/Y (NOR2X1M)                      0.17       0.94 r
  ALU_BLOCK/mult_40/U5/Y (AND2X2M)                        0.16       1.10 r
  ALU_BLOCK/mult_40/S2_2_1/CO (ADDFX2M)                   0.54       1.64 r
  ALU_BLOCK/mult_40/S2_3_1/CO (ADDFX2M)                   0.55       2.19 r
  ALU_BLOCK/mult_40/S2_4_1/CO (ADDFX2M)                   0.55       2.74 r
  ALU_BLOCK/mult_40/S2_5_1/CO (ADDFX2M)                   0.55       3.29 r
  ALU_BLOCK/mult_40/S2_6_1/CO (ADDFX2M)                   0.55       3.84 r
  ALU_BLOCK/mult_40/S4_1/S (ADDFX2M)                      0.59       4.43 f
  ALU_BLOCK/mult_40/U32/Y (INVX2M)                        0.08       4.51 r
  ALU_BLOCK/mult_40/U31/Y (XNOR2X2M)                      0.09       4.60 f
  ALU_BLOCK/mult_40/FS_1/A[6] (ALU_DW01_add_1)            0.00       4.60 f
  ALU_BLOCK/mult_40/FS_1/U8/Y (INVX2M)                    0.07       4.67 r
  ALU_BLOCK/mult_40/FS_1/U7/Y (INVX2M)                    0.03       4.70 f
  ALU_BLOCK/mult_40/FS_1/SUM[6] (ALU_DW01_add_1)          0.00       4.70 f
  ALU_BLOCK/mult_40/PRODUCT[8] (ALU_DW02_mult_0)          0.00       4.70 f
  ALU_BLOCK/U67/Y (AOI2BB2XLM)                            0.19       4.89 r
  ALU_BLOCK/U65/Y (AOI21X2M)                              0.09       4.98 f
  ALU_BLOCK/ALU_OUT_reg[8]/D (SDFFRQX2M)                  0.00       4.98 f
  data arrival time                                                  4.98

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[8]/CK (SDFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.41       9.59
  data required time                                                 9.59
  --------------------------------------------------------------------------
  data required time                                                 9.59
  data arrival time                                                 -4.98
  --------------------------------------------------------------------------
  slack (MET)                                                        4.61


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (SDFFRQX2M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (SDFFRQX2M)         0.37       0.37 r
  register_BLOCK/REG0[1] (register_test_1)                0.00       0.37 r
  ALU_BLOCK/A[1] (ALU_test_1)                             0.00       0.37 r
  ALU_BLOCK/U137/Y (BUFX2M)                               0.26       0.62 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.62 r
  ALU_BLOCK/mult_40/U42/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U109/Y (NOR2X1M)                      0.19       0.95 r
  ALU_BLOCK/mult_40/U9/Y (AND2X2M)                        0.16       1.12 r
  ALU_BLOCK/mult_40/S1_2_0/CO (ADDFX2M)                   0.54       1.66 r
  ALU_BLOCK/mult_40/S1_3_0/CO (ADDFX2M)                   0.55       2.21 r
  ALU_BLOCK/mult_40/S1_4_0/CO (ADDFX2M)                   0.55       2.76 r
  ALU_BLOCK/mult_40/S1_5_0/CO (ADDFX2M)                   0.55       3.31 r
  ALU_BLOCK/mult_40/S1_6_0/S (ADDFX2M)                    0.56       3.87 f
  ALU_BLOCK/mult_40/FS_1/A[4] (ALU_DW01_add_1)            0.00       3.87 f
  ALU_BLOCK/mult_40/FS_1/U13/Y (BUFX2M)                   0.15       4.02 f
  ALU_BLOCK/mult_40/FS_1/SUM[4] (ALU_DW01_add_1)          0.00       4.02 f
  ALU_BLOCK/mult_40/PRODUCT[6] (ALU_DW02_mult_0)          0.00       4.02 f
  ALU_BLOCK/U113/Y (AOI211X2M)                            0.23       4.25 r
  ALU_BLOCK/U170/Y (AOI31X2M)                             0.12       4.37 f
  ALU_BLOCK/ALU_OUT_reg[6]/D (SDFFRQX2M)                  0.00       4.37 f
  data arrival time                                                  4.37

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[6]/CK (SDFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.42       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.21


  Startpoint: register_BLOCK/Reg_File_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][7]/CK (SDFFRHQX2M)       0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][7]/Q (SDFFRHQX2M)        0.30       0.30 r
  register_BLOCK/REG0[7] (register_test_1)                0.00       0.30 r
  ALU_BLOCK/A[7] (ALU_test_1)                             0.00       0.30 r
  ALU_BLOCK/U24/Y (BUFX6M)                                0.11       0.41 r
  ALU_BLOCK/div_43/a[7] (ALU_DW_div_uns_1)                0.00       0.41 r
  ALU_BLOCK/div_43/U36/Y (INVX4M)                         0.04       0.44 f
  ALU_BLOCK/div_43/U35/Y (CLKNAND2X4M)                    0.04       0.49 r
  ALU_BLOCK/div_43/U73/Y (INVX2M)                         0.04       0.52 f
  ALU_BLOCK/div_43/U72/Y (OR3X2M)                         0.20       0.73 f
  ALU_BLOCK/div_43/U71/Y (NAND2BX4M)                      0.15       0.88 f
  ALU_BLOCK/div_43/U33/Y (CLKNAND2X2M)                    0.08       0.96 r
  ALU_BLOCK/div_43/U34/Y (NAND2X4M)                       0.06       1.02 f
  ALU_BLOCK/div_43/U31/Y (INVX5M)                         0.07       1.09 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.36       1.45 r
  ALU_BLOCK/div_43/U74/Y (NOR2BX4M)                       0.15       1.60 r
  ALU_BLOCK/div_43/U40/Y (CLKINVX2M)                      0.08       1.68 f
  ALU_BLOCK/div_43/U39/Y (NAND2X2M)                       0.09       1.77 r
  ALU_BLOCK/div_43/U51/Y (NAND2X4M)                       0.08       1.85 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.34       2.19 f
  ALU_BLOCK/div_43/U42/Y (INVX3M)                         0.05       2.24 r
  ALU_BLOCK/div_43/U64/Y (NOR2X2M)                        0.04       2.28 f
  ALU_BLOCK/div_43/U11/Y (MXI2X1M)                        0.20       2.48 f
  ALU_BLOCK/div_43/U8/Y (NAND2X2M)                        0.11       2.59 r
  ALU_BLOCK/div_43/U10/Y (NAND3X2M)                       0.14       2.73 f
  ALU_BLOCK/div_43/U2/Y (NAND2X2M)                        0.10       2.83 r
  ALU_BLOCK/div_43/U5/Y (NAND3X2M)                        0.09       2.92 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX1M)
                                                          0.26       3.18 f
  ALU_BLOCK/div_43/U52/Y (INVX2M)                         0.07       3.25 r
  ALU_BLOCK/div_43/U120/Y (NAND2BXLM)                     0.14       3.39 r
  ALU_BLOCK/div_43/U119/Y (INVX2M)                        0.08       3.47 f
  ALU_BLOCK/div_43/quotient[4] (ALU_DW_div_uns_1)         0.00       3.47 f
  ALU_BLOCK/U181/Y (AOI22XLM)                             0.26       3.73 r
  ALU_BLOCK/U101/Y (AOI31X2M)                             0.12       3.85 f
  ALU_BLOCK/ALU_OUT_reg[4]/D (SDFFRQX2M)                  0.00       3.85 f
  data arrival time                                                  3.85

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[4]/CK (SDFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.42       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -3.85
  --------------------------------------------------------------------------
  slack (MET)                                                        5.73


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (SDFFRQX2M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (SDFFRQX2M)         0.37       0.37 r
  register_BLOCK/REG0[1] (register_test_1)                0.00       0.37 r
  ALU_BLOCK/A[1] (ALU_test_1)                             0.00       0.37 r
  ALU_BLOCK/U137/Y (BUFX2M)                               0.26       0.62 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.62 r
  ALU_BLOCK/mult_40/U42/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U109/Y (NOR2X1M)                      0.19       0.95 r
  ALU_BLOCK/mult_40/U9/Y (AND2X2M)                        0.16       1.12 r
  ALU_BLOCK/mult_40/S1_2_0/CO (ADDFX2M)                   0.54       1.66 r
  ALU_BLOCK/mult_40/S1_3_0/CO (ADDFX2M)                   0.55       2.21 r
  ALU_BLOCK/mult_40/S1_4_0/CO (ADDFX2M)                   0.55       2.76 r
  ALU_BLOCK/mult_40/S1_5_0/S (ADDFX2M)                    0.56       3.32 f
  ALU_BLOCK/mult_40/FS_1/A[3] (ALU_DW01_add_1)            0.00       3.32 f
  ALU_BLOCK/mult_40/FS_1/U12/Y (BUFX2M)                   0.15       3.47 f
  ALU_BLOCK/mult_40/FS_1/SUM[3] (ALU_DW01_add_1)          0.00       3.47 f
  ALU_BLOCK/mult_40/PRODUCT[5] (ALU_DW02_mult_0)          0.00       3.47 f
  ALU_BLOCK/U117/Y (AOI211X2M)                            0.23       3.70 r
  ALU_BLOCK/U114/Y (AOI31X2M)                             0.12       3.82 f
  ALU_BLOCK/ALU_OUT_reg[5]/D (SDFFRQX2M)                  0.00       3.82 f
  data arrival time                                                  3.82

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[5]/CK (SDFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.42       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                        5.77


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[1]/CK (SDFFRQX2M)      0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[1]/Q (SDFFRQX2M)       0.49       0.49 f
  SYS_CTRL_BLOCK/U45/Y (INVX2M)                           0.18       0.67 r
  SYS_CTRL_BLOCK/U20/Y (NAND3X2M)                         0.16       0.83 f
  SYS_CTRL_BLOCK/U18/Y (NOR2X2M)                          0.25       1.07 r
  SYS_CTRL_BLOCK/EN (SYS_CTRL_test_1)                     0.00       1.07 r
  ALU_BLOCK/EN (ALU_test_1)                               0.00       1.07 r
  ALU_BLOCK/OUT_VALID_reg/D (SDFFRQX1M)                   0.00       1.07 r
  data arrival time                                                  1.07

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/OUT_VALID_reg/CK (SDFFRQX1M)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        8.59


  Startpoint: ALU_BLOCK/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_BLOCK/ALU_OUT_reg[4]/CK (SDFFRQX2M)                 0.00       0.00 r
  ALU_BLOCK/ALU_OUT_reg[4]/Q (SDFFRQX2M)                  0.42       0.42 f
  ALU_BLOCK/ALU_OUT_reg[5]/SI (SDFFRQX2M)                 0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[5]/CK (SDFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.52       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        9.06


  Startpoint: ALU_BLOCK/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_BLOCK/ALU_OUT_reg[3]/CK (SDFFRQX2M)                 0.00       0.00 r
  ALU_BLOCK/ALU_OUT_reg[3]/Q (SDFFRQX2M)                  0.42       0.42 f
  ALU_BLOCK/ALU_OUT_reg[4]/SI (SDFFRQX2M)                 0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[4]/CK (SDFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.52       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        9.06


  Startpoint: ALU_BLOCK/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_BLOCK/ALU_OUT_reg[2]/CK (SDFFRQX2M)                 0.00       0.00 r
  ALU_BLOCK/ALU_OUT_reg[2]/Q (SDFFRQX2M)                  0.42       0.42 f
  ALU_BLOCK/ALU_OUT_reg[3]/SI (SDFFRQX2M)                 0.00       0.42 f
  data arrival time                                                  0.42

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[3]/CK (SDFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.52       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        9.06


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (SDFFRQX2M)             0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL_test_1)             0.00       0.36 r
  U5/Y (BUFX2M)                                           0.27       0.63 r
  register_BLOCK/Address[0] (register_test_1)             0.00       0.63 r
  register_BLOCK/U369/Y (INVX2M)                          0.13       0.76 f
  register_BLOCK/U154/Y (INVX2M)                          0.84       1.60 r
  register_BLOCK/U145/Y (MX4XLM)                          0.54       2.14 f
  register_BLOCK/U347/Y (MX4X1M)                          0.32       2.46 f
  register_BLOCK/U346/Y (AO22X1M)                         0.32       2.78 f
  register_BLOCK/RdData_reg[1]/D (SDFFRQX2M)              0.00       2.78 f
  data arrival time                                                  2.78

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[1]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (SDFFRQX2M)             0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL_test_1)             0.00       0.36 r
  U5/Y (BUFX2M)                                           0.27       0.63 r
  register_BLOCK/Address[0] (register_test_1)             0.00       0.63 r
  register_BLOCK/U369/Y (INVX2M)                          0.13       0.76 f
  register_BLOCK/U154/Y (INVX2M)                          0.84       1.60 r
  register_BLOCK/U374/Y (MX4XLM)                          0.54       2.14 f
  register_BLOCK/U324/Y (MX4X1M)                          0.32       2.46 f
  register_BLOCK/U323/Y (AO22X1M)                         0.32       2.78 f
  register_BLOCK/RdData_reg[3]/D (SDFFRQX2M)              0.00       2.78 f
  data arrival time                                                  2.78

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[3]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (SDFFRQX2M)             0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL_test_1)             0.00       0.36 r
  U5/Y (BUFX2M)                                           0.27       0.63 r
  register_BLOCK/Address[0] (register_test_1)             0.00       0.63 r
  register_BLOCK/U369/Y (INVX2M)                          0.13       0.76 f
  register_BLOCK/U154/Y (INVX2M)                          0.84       1.60 r
  register_BLOCK/U146/Y (MX4XLM)                          0.54       2.14 f
  register_BLOCK/U351/Y (MX4X1M)                          0.32       2.46 f
  register_BLOCK/U350/Y (AO22X1M)                         0.32       2.78 f
  register_BLOCK/RdData_reg[2]/D (SDFFRQX2M)              0.00       2.78 f
  data arrival time                                                  2.78

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[2]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (SDFFRQX2M)             0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL_test_1)             0.00       0.36 r
  U5/Y (BUFX2M)                                           0.27       0.63 r
  register_BLOCK/Address[0] (register_test_1)             0.00       0.63 r
  register_BLOCK/U369/Y (INVX2M)                          0.13       0.76 f
  register_BLOCK/U154/Y (INVX2M)                          0.84       1.60 r
  register_BLOCK/U331/Y (MX4X1M)                          0.50       2.10 f
  register_BLOCK/U343/Y (MX4X1M)                          0.34       2.44 f
  register_BLOCK/U342/Y (AO22X1M)                         0.32       2.76 f
  register_BLOCK/RdData_reg[0]/D (SDFFRQX2M)              0.00       2.76 f
  data arrival time                                                  2.76

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[0]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                        6.63


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (SDFFRQX2M)             0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL_test_1)             0.00       0.36 r
  U5/Y (BUFX2M)                                           0.27       0.63 r
  register_BLOCK/Address[0] (register_test_1)             0.00       0.63 r
  register_BLOCK/U369/Y (INVX2M)                          0.13       0.76 f
  register_BLOCK/U154/Y (INVX2M)                          0.84       1.60 r
  register_BLOCK/U334/Y (MX4X1M)                          0.50       2.10 f
  register_BLOCK/U354/Y (MX4X1M)                          0.34       2.44 f
  register_BLOCK/U353/Y (AO22X1M)                         0.32       2.76 f
  register_BLOCK/RdData_reg[4]/D (SDFFRQX2M)              0.00       2.76 f
  data arrival time                                                  2.76

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[4]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                        6.63


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (SDFFRQX2M)      0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (SDFFRQX2M)       0.46       0.46 f
  SYS_CTRL_BLOCK/U44/Y (INVX2M)                           0.10       0.56 r
  SYS_CTRL_BLOCK/U79/Y (AND2X2M)                          0.21       0.77 r
  SYS_CTRL_BLOCK/U77/Y (NAND3X2M)                         0.14       0.91 f
  SYS_CTRL_BLOCK/U37/Y (AND2X2M)                          0.21       1.12 f
  SYS_CTRL_BLOCK/U29/Y (NOR2BX2M)                         0.15       1.27 f
  SYS_CTRL_BLOCK/U27/Y (NOR2X2M)                          0.18       1.45 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL_test_1)                   0.00       1.45 r
  register_BLOCK/WrEn (register_test_1)                   0.00       1.45 r
  register_BLOCK/U167/Y (NOR2BX2M)                        0.20       1.65 r
  register_BLOCK/U317/Y (NOR2BX2M)                        0.17       1.82 r
  register_BLOCK/U182/Y (NOR2BX2M)                        0.28       2.10 r
  register_BLOCK/U168/Y (INVX2M)                          0.07       2.17 f
  register_BLOCK/U140/Y (NOR2X2M)                         0.33       2.50 r
  register_BLOCK/U378/Y (MX2XLM)                          0.33       2.83 f
  register_BLOCK/Reg_File_reg[1][6]/D (SDFFRHQX2M)        0.00       2.83 f
  data arrival time                                                  2.83

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][6]/CK (SDFFRHQX2M)       0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                        6.63


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (SDFFRQX2M)      0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (SDFFRQX2M)       0.46       0.46 f
  SYS_CTRL_BLOCK/U44/Y (INVX2M)                           0.10       0.56 r
  SYS_CTRL_BLOCK/U79/Y (AND2X2M)                          0.21       0.77 r
  SYS_CTRL_BLOCK/U77/Y (NAND3X2M)                         0.14       0.91 f
  SYS_CTRL_BLOCK/U37/Y (AND2X2M)                          0.21       1.12 f
  SYS_CTRL_BLOCK/U29/Y (NOR2BX2M)                         0.15       1.27 f
  SYS_CTRL_BLOCK/U27/Y (NOR2X2M)                          0.18       1.45 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL_test_1)                   0.00       1.45 r
  register_BLOCK/WrEn (register_test_1)                   0.00       1.45 r
  register_BLOCK/U167/Y (NOR2BX2M)                        0.20       1.65 r
  register_BLOCK/U317/Y (NOR2BX2M)                        0.17       1.82 r
  register_BLOCK/U182/Y (NOR2BX2M)                        0.28       2.10 r
  register_BLOCK/U168/Y (INVX2M)                          0.07       2.17 f
  register_BLOCK/U140/Y (NOR2X2M)                         0.33       2.50 r
  register_BLOCK/U339/Y (MX2XLM)                          0.33       2.83 f
  register_BLOCK/Reg_File_reg[1][5]/D (SDFFRHQX2M)        0.00       2.83 f
  data arrival time                                                  2.83

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][5]/CK (SDFFRHQX2M)       0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                        6.63


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (SDFFRQX2M)      0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (SDFFRQX2M)       0.46       0.46 f
  SYS_CTRL_BLOCK/U44/Y (INVX2M)                           0.10       0.56 r
  SYS_CTRL_BLOCK/U79/Y (AND2X2M)                          0.21       0.77 r
  SYS_CTRL_BLOCK/U77/Y (NAND3X2M)                         0.14       0.91 f
  SYS_CTRL_BLOCK/U37/Y (AND2X2M)                          0.21       1.12 f
  SYS_CTRL_BLOCK/U29/Y (NOR2BX2M)                         0.15       1.27 f
  SYS_CTRL_BLOCK/U27/Y (NOR2X2M)                          0.18       1.45 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL_test_1)                   0.00       1.45 r
  register_BLOCK/WrEn (register_test_1)                   0.00       1.45 r
  register_BLOCK/U167/Y (NOR2BX2M)                        0.20       1.65 r
  register_BLOCK/U317/Y (NOR2BX2M)                        0.17       1.82 r
  register_BLOCK/U182/Y (NOR2BX2M)                        0.28       2.10 r
  register_BLOCK/U168/Y (INVX2M)                          0.07       2.17 f
  register_BLOCK/U140/Y (NOR2X2M)                         0.33       2.50 r
  register_BLOCK/U147/Y (MX2XLM)                          0.33       2.83 f
  register_BLOCK/Reg_File_reg[1][1]/D (SDFFRHQX2M)        0.00       2.83 f
  data arrival time                                                  2.83

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][1]/CK (SDFFRHQX2M)       0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                        6.63


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (SDFFRQX2M)      0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (SDFFRQX2M)       0.46       0.46 f
  SYS_CTRL_BLOCK/U44/Y (INVX2M)                           0.10       0.56 r
  SYS_CTRL_BLOCK/U79/Y (AND2X2M)                          0.21       0.77 r
  SYS_CTRL_BLOCK/U77/Y (NAND3X2M)                         0.14       0.91 f
  SYS_CTRL_BLOCK/U37/Y (AND2X2M)                          0.21       1.12 f
  SYS_CTRL_BLOCK/U29/Y (NOR2BX2M)                         0.15       1.27 f
  SYS_CTRL_BLOCK/U27/Y (NOR2X2M)                          0.18       1.45 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL_test_1)                   0.00       1.45 r
  register_BLOCK/WrEn (register_test_1)                   0.00       1.45 r
  register_BLOCK/U167/Y (NOR2BX2M)                        0.20       1.65 r
  register_BLOCK/U317/Y (NOR2BX2M)                        0.17       1.82 r
  register_BLOCK/U182/Y (NOR2BX2M)                        0.28       2.10 r
  register_BLOCK/U168/Y (INVX2M)                          0.07       2.17 f
  register_BLOCK/U140/Y (NOR2X2M)                         0.33       2.50 r
  register_BLOCK/U340/Y (MX2XLM)                          0.33       2.83 f
  register_BLOCK/Reg_File_reg[1][7]/D (SDFFRHQX2M)        0.00       2.83 f
  data arrival time                                                  2.83

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][7]/CK (SDFFRHQX2M)       0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                        6.63


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (SDFFRQX2M)      0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (SDFFRQX2M)       0.46       0.46 f
  SYS_CTRL_BLOCK/U44/Y (INVX2M)                           0.10       0.56 r
  SYS_CTRL_BLOCK/U79/Y (AND2X2M)                          0.21       0.77 r
  SYS_CTRL_BLOCK/U77/Y (NAND3X2M)                         0.14       0.91 f
  SYS_CTRL_BLOCK/U37/Y (AND2X2M)                          0.21       1.12 f
  SYS_CTRL_BLOCK/U29/Y (NOR2BX2M)                         0.15       1.27 f
  SYS_CTRL_BLOCK/U27/Y (NOR2X2M)                          0.18       1.45 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL_test_1)                   0.00       1.45 r
  register_BLOCK/WrEn (register_test_1)                   0.00       1.45 r
  register_BLOCK/U167/Y (NOR2BX2M)                        0.20       1.65 r
  register_BLOCK/U317/Y (NOR2BX2M)                        0.17       1.82 r
  register_BLOCK/U182/Y (NOR2BX2M)                        0.28       2.10 r
  register_BLOCK/U168/Y (INVX2M)                          0.07       2.17 f
  register_BLOCK/U140/Y (NOR2X2M)                         0.33       2.50 r
  register_BLOCK/U373/Y (MX2XLM)                          0.33       2.83 f
  register_BLOCK/Reg_File_reg[1][3]/D (SDFFRHQX2M)        0.00       2.83 f
  data arrival time                                                  2.83

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][3]/CK (SDFFRHQX2M)       0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                        6.63


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (SDFFRQX2M)      0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (SDFFRQX2M)       0.46       0.46 f
  SYS_CTRL_BLOCK/U44/Y (INVX2M)                           0.10       0.56 r
  SYS_CTRL_BLOCK/U79/Y (AND2X2M)                          0.21       0.77 r
  SYS_CTRL_BLOCK/U77/Y (NAND3X2M)                         0.14       0.91 f
  SYS_CTRL_BLOCK/U37/Y (AND2X2M)                          0.21       1.12 f
  SYS_CTRL_BLOCK/U29/Y (NOR2BX2M)                         0.15       1.27 f
  SYS_CTRL_BLOCK/U27/Y (NOR2X2M)                          0.18       1.45 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL_test_1)                   0.00       1.45 r
  register_BLOCK/WrEn (register_test_1)                   0.00       1.45 r
  register_BLOCK/U167/Y (NOR2BX2M)                        0.20       1.65 r
  register_BLOCK/U317/Y (NOR2BX2M)                        0.17       1.82 r
  register_BLOCK/U182/Y (NOR2BX2M)                        0.28       2.10 r
  register_BLOCK/U168/Y (INVX2M)                          0.07       2.17 f
  register_BLOCK/U140/Y (NOR2X2M)                         0.33       2.50 r
  register_BLOCK/U338/Y (MX2XLM)                          0.33       2.83 f
  register_BLOCK/Reg_File_reg[1][4]/D (SDFFRHQX2M)        0.00       2.83 f
  data arrival time                                                  2.83

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][4]/CK (SDFFRHQX2M)       0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                        6.63


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (SDFFRQX2M)      0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (SDFFRQX2M)       0.46       0.46 f
  SYS_CTRL_BLOCK/U44/Y (INVX2M)                           0.10       0.56 r
  SYS_CTRL_BLOCK/U79/Y (AND2X2M)                          0.21       0.77 r
  SYS_CTRL_BLOCK/U77/Y (NAND3X2M)                         0.14       0.91 f
  SYS_CTRL_BLOCK/U37/Y (AND2X2M)                          0.21       1.12 f
  SYS_CTRL_BLOCK/U29/Y (NOR2BX2M)                         0.15       1.27 f
  SYS_CTRL_BLOCK/U27/Y (NOR2X2M)                          0.18       1.45 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL_test_1)                   0.00       1.45 r
  register_BLOCK/WrEn (register_test_1)                   0.00       1.45 r
  register_BLOCK/U167/Y (NOR2BX2M)                        0.20       1.65 r
  register_BLOCK/U317/Y (NOR2BX2M)                        0.17       1.82 r
  register_BLOCK/U182/Y (NOR2BX2M)                        0.28       2.10 r
  register_BLOCK/U168/Y (INVX2M)                          0.07       2.17 f
  register_BLOCK/U140/Y (NOR2X2M)                         0.33       2.50 r
  register_BLOCK/U148/Y (MX2XLM)                          0.33       2.83 f
  register_BLOCK/Reg_File_reg[1][2]/D (SDFFRHQX2M)        0.00       2.83 f
  data arrival time                                                  2.83

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][2]/CK (SDFFRHQX2M)       0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                        6.63


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (SDFFRQX2M)      0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (SDFFRQX2M)       0.46       0.46 f
  SYS_CTRL_BLOCK/U44/Y (INVX2M)                           0.10       0.56 r
  SYS_CTRL_BLOCK/U79/Y (AND2X2M)                          0.21       0.77 r
  SYS_CTRL_BLOCK/U77/Y (NAND3X2M)                         0.14       0.91 f
  SYS_CTRL_BLOCK/U37/Y (AND2X2M)                          0.21       1.12 f
  SYS_CTRL_BLOCK/U29/Y (NOR2BX2M)                         0.15       1.27 f
  SYS_CTRL_BLOCK/U27/Y (NOR2X2M)                          0.18       1.45 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL_test_1)                   0.00       1.45 r
  register_BLOCK/WrEn (register_test_1)                   0.00       1.45 r
  register_BLOCK/U167/Y (NOR2BX2M)                        0.20       1.65 r
  register_BLOCK/U317/Y (NOR2BX2M)                        0.17       1.82 r
  register_BLOCK/U182/Y (NOR2BX2M)                        0.28       2.10 r
  register_BLOCK/U168/Y (INVX2M)                          0.07       2.17 f
  register_BLOCK/U140/Y (NOR2X2M)                         0.33       2.50 r
  register_BLOCK/U379/Y (MX2XLM)                          0.33       2.83 f
  register_BLOCK/Reg_File_reg[1][0]/D (SDFFRHQX2M)        0.00       2.83 f
  data arrival time                                                  2.83

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][0]/CK (SDFFRHQX2M)       0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                        6.63


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (SDFFRQX2M)      0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (SDFFRQX2M)       0.46       0.46 f
  SYS_CTRL_BLOCK/U44/Y (INVX2M)                           0.10       0.56 r
  SYS_CTRL_BLOCK/U79/Y (AND2X2M)                          0.21       0.77 r
  SYS_CTRL_BLOCK/U77/Y (NAND3X2M)                         0.14       0.91 f
  SYS_CTRL_BLOCK/U37/Y (AND2X2M)                          0.21       1.12 f
  SYS_CTRL_BLOCK/U29/Y (NOR2BX2M)                         0.15       1.27 f
  SYS_CTRL_BLOCK/U27/Y (NOR2X2M)                          0.18       1.45 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL_test_1)                   0.00       1.45 r
  register_BLOCK/WrEn (register_test_1)                   0.00       1.45 r
  register_BLOCK/U167/Y (NOR2BX2M)                        0.20       1.65 r
  register_BLOCK/U317/Y (NOR2BX2M)                        0.17       1.82 r
  register_BLOCK/U181/Y (NOR2BX2M)                        0.28       2.10 r
  register_BLOCK/U165/Y (NAND2BX2M)                       0.21       2.31 f
  register_BLOCK/U157/Y (INVX2M)                          0.13       2.44 r
  register_BLOCK/U150/Y (MX2XLM)                          0.24       2.67 f
  register_BLOCK/Reg_File_reg[0][6]/D (SDFFRQX2M)         0.00       2.67 f
  data arrival time                                                  2.67

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[0][6]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                                     -0.42       9.38
  data required time                                                 9.38
  --------------------------------------------------------------------------
  data required time                                                 9.38
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.71


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (SDFFRQX2M)      0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (SDFFRQX2M)       0.46       0.46 f
  SYS_CTRL_BLOCK/U44/Y (INVX2M)                           0.10       0.56 r
  SYS_CTRL_BLOCK/U79/Y (AND2X2M)                          0.21       0.77 r
  SYS_CTRL_BLOCK/U77/Y (NAND3X2M)                         0.14       0.91 f
  SYS_CTRL_BLOCK/U37/Y (AND2X2M)                          0.21       1.12 f
  SYS_CTRL_BLOCK/U29/Y (NOR2BX2M)                         0.15       1.27 f
  SYS_CTRL_BLOCK/U27/Y (NOR2X2M)                          0.18       1.45 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL_test_1)                   0.00       1.45 r
  register_BLOCK/WrEn (register_test_1)                   0.00       1.45 r
  register_BLOCK/U167/Y (NOR2BX2M)                        0.20       1.65 r
  register_BLOCK/U317/Y (NOR2BX2M)                        0.17       1.82 r
  register_BLOCK/U181/Y (NOR2BX2M)                        0.28       2.10 r
  register_BLOCK/U165/Y (NAND2BX2M)                       0.21       2.31 f
  register_BLOCK/U157/Y (INVX2M)                          0.13       2.44 r
  register_BLOCK/U149/Y (MX2XLM)                          0.24       2.67 f
  register_BLOCK/Reg_File_reg[0][5]/D (SDFFRQX2M)         0.00       2.67 f
  data arrival time                                                  2.67

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[0][5]/CK (SDFFRQX2M)        0.00       9.80 r
  library setup time                                     -0.42       9.38
  data required time                                                 9.38
  --------------------------------------------------------------------------
  data required time                                                 9.38
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        6.71


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (SDFFRQX2M)             0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL_test_1)             0.00       0.36 r
  U5/Y (BUFX2M)                                           0.27       0.63 r
  register_BLOCK/Address[0] (register_test_1)             0.00       0.63 r
  register_BLOCK/U369/Y (INVX2M)                          0.13       0.76 f
  register_BLOCK/U155/Y (INVX2M)                          0.73       1.49 r
  register_BLOCK/U359/Y (MX4XLM)                          0.53       2.02 f
  register_BLOCK/U358/Y (MX4X1M)                          0.32       2.34 f
  register_BLOCK/U357/Y (AO22X1M)                         0.32       2.66 f
  register_BLOCK/RdData_reg[5]/D (SDFFRQX2M)              0.00       2.66 f
  data arrival time                                                  2.66

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[5]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        6.73


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (SDFFRQX2M)             0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL_test_1)             0.00       0.36 r
  U5/Y (BUFX2M)                                           0.27       0.63 r
  register_BLOCK/Address[0] (register_test_1)             0.00       0.63 r
  register_BLOCK/U369/Y (INVX2M)                          0.13       0.76 f
  register_BLOCK/U155/Y (INVX2M)                          0.73       1.49 r
  register_BLOCK/U375/Y (MX4XLM)                          0.53       2.02 f
  register_BLOCK/U366/Y (MX4X1M)                          0.32       2.34 f
  register_BLOCK/U365/Y (AO22X1M)                         0.32       2.66 f
  register_BLOCK/RdData_reg[7]/D (SDFFRQX2M)              0.00       2.66 f
  data arrival time                                                  2.66

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[7]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        6.73


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (SDFFRQX2M)             0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL_test_1)             0.00       0.36 r
  U5/Y (BUFX2M)                                           0.27       0.63 r
  register_BLOCK/Address[0] (register_test_1)             0.00       0.63 r
  register_BLOCK/U369/Y (INVX2M)                          0.13       0.76 f
  register_BLOCK/U155/Y (INVX2M)                          0.73       1.49 r
  register_BLOCK/U377/Y (MX4XLM)                          0.53       2.02 f
  register_BLOCK/U362/Y (MX4X1M)                          0.32       2.34 f
  register_BLOCK/U361/Y (AO22X1M)                         0.32       2.66 f
  register_BLOCK/RdData_reg[6]/D (SDFFRQX2M)              0.00       2.66 f
  data arrival time                                                  2.66

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[6]/CK (SDFFRQX2M)             0.00       9.80 r
  library setup time                                     -0.41       9.39
  data required time                                                 9.39
  --------------------------------------------------------------------------
  data required time                                                 9.39
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        6.73


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (SDFFRQX2M)      0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (SDFFRQX2M)       0.46       0.46 f
  SYS_CTRL_BLOCK/U44/Y (INVX2M)                           0.10       0.56 r
  SYS_CTRL_BLOCK/U79/Y (AND2X2M)                          0.21       0.77 r
  SYS_CTRL_BLOCK/U77/Y (NAND3X2M)                         0.14       0.91 f
  SYS_CTRL_BLOCK/U37/Y (AND2X2M)                          0.21       1.12 f
  SYS_CTRL_BLOCK/U29/Y (NOR2BX2M)                         0.15       1.27 f
  SYS_CTRL_BLOCK/U27/Y (NOR2X2M)                          0.18       1.45 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL_test_1)                   0.00       1.45 r
  register_BLOCK/WrEn (register_test_1)                   0.00       1.45 r
  register_BLOCK/U167/Y (NOR2BX2M)                        0.20       1.65 r
  register_BLOCK/U317/Y (NOR2BX2M)                        0.17       1.82 r
  register_BLOCK/U181/Y (NOR2BX2M)                        0.28       2.10 r
  register_BLOCK/U191/Y (NAND2X2M)                        0.24       2.34 f
  register_BLOCK/U315/Y (OAI2BB2X1M)                      0.28       2.62 f
  register_BLOCK/Reg_File_reg[2][7]/D (SDFFSQX1M)         0.00       2.62 f
  data arrival time                                                  2.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[2][7]/CK (SDFFSQX1M)        0.00       9.80 r
  library setup time                                     -0.45       9.35
  data required time                                                 9.35
  --------------------------------------------------------------------------
  data required time                                                 9.35
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        6.73


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (SDFFRQX2M)      0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (SDFFRQX2M)       0.46       0.46 f
  SYS_CTRL_BLOCK/U44/Y (INVX2M)                           0.10       0.56 r
  SYS_CTRL_BLOCK/U79/Y (AND2X2M)                          0.21       0.77 r
  SYS_CTRL_BLOCK/U77/Y (NAND3X2M)                         0.14       0.91 f
  SYS_CTRL_BLOCK/U37/Y (AND2X2M)                          0.21       1.12 f
  SYS_CTRL_BLOCK/U29/Y (NOR2BX2M)                         0.15       1.27 f
  SYS_CTRL_BLOCK/U27/Y (NOR2X2M)                          0.18       1.45 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL_test_1)                   0.00       1.45 r
  register_BLOCK/WrEn (register_test_1)                   0.00       1.45 r
  register_BLOCK/U167/Y (NOR2BX2M)                        0.20       1.65 r
  register_BLOCK/U317/Y (NOR2BX2M)                        0.17       1.82 r
  register_BLOCK/U181/Y (NOR2BX2M)                        0.28       2.10 r
  register_BLOCK/U191/Y (NAND2X2M)                        0.24       2.34 f
  register_BLOCK/U314/Y (OAI2BB2X1M)                      0.28       2.62 f
  register_BLOCK/Reg_File_reg[2][0]/D (SDFFSQX2M)         0.00       2.62 f
  data arrival time                                                  2.62

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[2][0]/CK (SDFFSQX2M)        0.00       9.80 r
  library setup time                                     -0.44       9.36
  data required time                                                 9.36
  --------------------------------------------------------------------------
  data required time                                                 9.36
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        6.73


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/parity_check_BLOCK/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/parity_check_BLOCK/par_err_reg/CK (SDFFRHQX8M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/parity_check_BLOCK/par_err_reg/Q (SDFFRHQX8M)
                                                          1.06       1.06 r
  UART_TOP_BLOCK/UART_RX_BLOCK/parity_check_BLOCK/par_err (parity_check_test_1)
                                                          0.00       1.06 r
  UART_TOP_BLOCK/UART_RX_BLOCK/par_err (UART_RX_test_1)
                                                          0.00       1.06 r
  UART_TOP_BLOCK/parity_error (UART_TOP_test_1)           0.00       1.06 r
  parity_error (out)                                      0.00       1.06 r
  data arrival time                                                  1.06

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                      215.74


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/stop_check_BLOCK/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/stop_check_BLOCK/stp_err_reg/CK (SDFFRHQX8M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/stop_check_BLOCK/stp_err_reg/Q (SDFFRHQX8M)
                                                          1.06       1.06 r
  UART_TOP_BLOCK/UART_RX_BLOCK/stop_check_BLOCK/stp_err (stop_check_test_1)
                                                          0.00       1.06 r
  UART_TOP_BLOCK/UART_RX_BLOCK/stp_err (UART_RX_test_1)
                                                          0.00       1.06 r
  UART_TOP_BLOCK/framing_error (UART_TOP_test_1)          0.00       1.06 r
  framing_error (out)                                     0.00       1.06 r
  data arrival time                                                  1.06

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                      215.75


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.04      54.29 r
  UART_TOP_BLOCK/RX_IN_S (UART_TOP_test_1)                0.00      54.29 r
  UART_TOP_BLOCK/UART_RX_BLOCK/RX_IN (UART_RX_test_1)     0.00      54.29 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/RX_IN (FSM_test_1)
                                                          0.00      54.29 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U15/Y (NOR3X2M)
                                                          0.06      54.35 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U14/Y (AOI31X2M)
                                                          0.14      54.50 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U12/Y (OAI211X2M)
                                                          0.11      54.61 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[0]/D (SDFFRQX2M)
                                                          0.00      54.61 f
  data arrival time                                                 54.61

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[0]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                -54.61
  --------------------------------------------------------------------------
  slack (MET)                                                      216.04


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.28 f
  UART_TOP_BLOCK/RX_IN_S (UART_TOP_test_1)                0.00      54.28 f
  UART_TOP_BLOCK/UART_RX_BLOCK/RX_IN (UART_RX_test_1)     0.00      54.28 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/RX_IN (data_sampling_test_1)
                                                          0.00      54.28 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U56/Y (CLKINVX1M)
                                                          0.08      54.36 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U53/Y (MXI2X1M)
                                                          0.09      54.45 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[0]/D (SDFFRQX2M)
                                                          0.00      54.45 f
  data arrival time                                                 54.45

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[0]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.42     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                      216.19


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.28 f
  UART_TOP_BLOCK/RX_IN_S (UART_TOP_test_1)                0.00      54.28 f
  UART_TOP_BLOCK/UART_RX_BLOCK/RX_IN (UART_RX_test_1)     0.00      54.28 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/RX_IN (data_sampling_test_1)
                                                          0.00      54.28 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U56/Y (CLKINVX1M)
                                                          0.08      54.36 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U43/Y (MXI2X1M)
                                                          0.08      54.45 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[1]/D (SDFFRQX2M)
                                                          0.00      54.45 f
  data arrival time                                                 54.45

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[1]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.42     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                -54.45
  --------------------------------------------------------------------------
  slack (MET)                                                      216.19


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.28 f
  UART_TOP_BLOCK/RX_IN_S (UART_TOP_test_1)                0.00      54.28 f
  UART_TOP_BLOCK/UART_RX_BLOCK/RX_IN (UART_RX_test_1)     0.00      54.28 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/RX_IN (data_sampling_test_1)
                                                          0.00      54.28 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U32/Y (CLKMX2X2M)
                                                          0.18      54.46 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[2]/D (SDFFRQX2M)
                                                          0.00      54.46 f
  data arrival time                                                 54.46

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[2]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                -54.46
  --------------------------------------------------------------------------
  slack (MET)                                                      216.19


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (SDFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U18/CO (ADDHX1M)
                                                          0.23       0.75 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U20/CO (ADDHX1M)
                                                          0.19       0.94 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U19/CO (ADDHX1M)
                                                          0.19       1.13 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U23/CO (ADDHX1M)
                                                          0.20       1.33 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U34/Y (CLKXOR2X2M)
                                                          0.18       1.52 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U39/Y (XNOR2X1M)
                                                          0.10       1.62 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U40/Y (NAND3X1M)
                                                          0.14       1.76 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U44/Y (NOR4X1M)
                                                          0.47       2.23 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U5/Y (NAND2X2M)
                                                          0.14       2.38 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U17/Y (NAND2BX2M)
                                                          0.21       2.58 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U22/Y (NOR2BX2M)
                                                          0.11       2.70 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U21/Y (CLKXOR2X2M)
                                                          0.29       2.98 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[2]/D (SDFFRQX2M)
                                                          0.00       2.98 f
  data arrival time                                                  2.98

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[2]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                      267.67


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (SDFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U18/CO (ADDHX1M)
                                                          0.23       0.75 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U20/CO (ADDHX1M)
                                                          0.19       0.94 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U19/CO (ADDHX1M)
                                                          0.19       1.13 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U23/CO (ADDHX1M)
                                                          0.20       1.33 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U34/Y (CLKXOR2X2M)
                                                          0.18       1.52 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U39/Y (XNOR2X1M)
                                                          0.10       1.62 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U40/Y (NAND3X1M)
                                                          0.14       1.76 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U44/Y (NOR4X1M)
                                                          0.47       2.23 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U5/Y (NAND2X2M)
                                                          0.14       2.38 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U17/Y (NAND2BX2M)
                                                          0.21       2.58 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U28/Y (XNOR2X2M)
                                                          0.16       2.74 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[1]/D (SDFFRQX2M)
                                                          0.00       2.74 f
  data arrival time                                                  2.74

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[1]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      267.90


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (SDFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt[0] (edge_bit_counter_test_1)
                                                          0.00       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/edge_cnt[0] (FSM_test_1)
                                                          0.00       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U23/CO (ADDHX1M)
                                                          0.23       0.75 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U25/CO (ADDHX1M)
                                                          0.19       0.94 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U24/CO (ADDHX1M)
                                                          0.19       1.13 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U26/CO (ADDHX1M)
                                                          0.20       1.33 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U39/Y (CLKXOR2X2M)
                                                          0.19       1.52 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U44/Y (XNOR2X1M)
                                                          0.18       1.70 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U45/Y (NAND3X1M)
                                                          0.14       1.84 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U49/Y (NOR4X1M)
                                                          0.34       2.18 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U17/Y (NAND4X2M)
                                                          0.21       2.39 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U20/Y (OAI21X2M)
                                                          0.17       2.55 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U18/Y (OAI211XLM)
                                                          0.14       2.69 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[1]/D (SDFFRQX2M)
                                                          0.00       2.69 f
  data arrival time                                                  2.69

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[1]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                      267.94


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (SDFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt[0] (edge_bit_counter_test_1)
                                                          0.00       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/edge_cnt[0] (FSM_test_1)
                                                          0.00       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U23/CO (ADDHX1M)
                                                          0.23       0.75 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U25/CO (ADDHX1M)
                                                          0.19       0.94 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U24/CO (ADDHX1M)
                                                          0.19       1.13 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U26/CO (ADDHX1M)
                                                          0.20       1.33 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U39/Y (CLKXOR2X2M)
                                                          0.19       1.52 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U44/Y (XNOR2X1M)
                                                          0.18       1.70 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U45/Y (NAND3X1M)
                                                          0.14       1.84 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U49/Y (NOR4X1M)
                                                          0.34       2.18 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U17/Y (NAND4X2M)
                                                          0.21       2.39 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U10/Y (INVX2M)
                                                          0.11       2.50 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U22/Y (NAND3BX2M)
                                                          0.11       2.61 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U21/Y (OAI211X2M)
                                                          0.08       2.68 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]/D (SDFFRQX2M)
                                                          0.00       2.68 r
  data arrival time                                                  2.68

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                      268.08


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (SDFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U18/CO (ADDHX1M)
                                                          0.23       0.75 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U20/CO (ADDHX1M)
                                                          0.19       0.94 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U19/CO (ADDHX1M)
                                                          0.19       1.13 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U23/CO (ADDHX1M)
                                                          0.20       1.33 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U34/Y (CLKXOR2X2M)
                                                          0.18       1.52 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U39/Y (XNOR2X1M)
                                                          0.10       1.62 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U40/Y (NAND3X1M)
                                                          0.14       1.76 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U44/Y (NOR4X1M)
                                                          0.47       2.23 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U5/Y (NAND2X2M)
                                                          0.14       2.38 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U27/Y (XNOR2X2M)
                                                          0.18       2.56 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[0]/D (SDFFRQX2M)
                                                          0.00       2.56 f
  data arrival time                                                  2.56

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      268.09


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (SDFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U18/CO (ADDHX1M)
                                                          0.23       0.75 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U20/CO (ADDHX1M)
                                                          0.19       0.94 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U19/CO (ADDHX1M)
                                                          0.19       1.13 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U23/CO (ADDHX1M)
                                                          0.20       1.33 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U34/Y (CLKXOR2X2M)
                                                          0.18       1.52 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U39/Y (XNOR2X1M)
                                                          0.10       1.62 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U40/Y (NAND3X1M)
                                                          0.14       1.76 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U44/Y (NOR4X1M)
                                                          0.47       2.23 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U16/Y (NOR2BXLM)
                                                          0.11       2.34 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[4]/D (SDFFRQX2M)
                                                          0.00       2.34 f
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[4]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.29


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (SDFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U18/CO (ADDHX1M)
                                                          0.23       0.75 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U20/CO (ADDHX1M)
                                                          0.19       0.94 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U19/CO (ADDHX1M)
                                                          0.19       1.13 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U23/CO (ADDHX1M)
                                                          0.20       1.33 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U34/Y (CLKXOR2X2M)
                                                          0.18       1.52 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U39/Y (XNOR2X1M)
                                                          0.10       1.62 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U40/Y (NAND3X1M)
                                                          0.14       1.76 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U44/Y (NOR4X1M)
                                                          0.47       2.23 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U15/Y (NOR2BXLM)
                                                          0.11       2.34 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[3]/D (SDFFRQX2M)
                                                          0.00       2.34 f
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[3]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.29


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (SDFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U18/CO (ADDHX1M)
                                                          0.23       0.75 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U20/CO (ADDHX1M)
                                                          0.19       0.94 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U19/CO (ADDHX1M)
                                                          0.19       1.13 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U23/CO (ADDHX1M)
                                                          0.20       1.33 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U34/Y (CLKXOR2X2M)
                                                          0.18       1.52 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U39/Y (XNOR2X1M)
                                                          0.10       1.62 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U40/Y (NAND3X1M)
                                                          0.14       1.76 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U44/Y (NOR4X1M)
                                                          0.47       2.23 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U14/Y (NOR2BXLM)
                                                          0.11       2.34 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[2]/D (SDFFRQX2M)
                                                          0.00       2.34 f
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[2]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.29


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (SDFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U18/CO (ADDHX1M)
                                                          0.23       0.75 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U20/CO (ADDHX1M)
                                                          0.19       0.94 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U19/CO (ADDHX1M)
                                                          0.19       1.13 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U23/CO (ADDHX1M)
                                                          0.20       1.33 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U34/Y (CLKXOR2X2M)
                                                          0.18       1.52 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U39/Y (XNOR2X1M)
                                                          0.10       1.62 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U40/Y (NAND3X1M)
                                                          0.14       1.76 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U44/Y (NOR4X1M)
                                                          0.47       2.23 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U13/Y (NOR2BXLM)
                                                          0.11       2.34 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[1]/D (SDFFRQX2M)
                                                          0.00       2.34 f
  data arrival time                                                  2.34

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[1]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                      268.29


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (SDFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U18/CO (ADDHX1M)
                                                          0.23       0.75 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U20/CO (ADDHX1M)
                                                          0.19       0.94 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U19/CO (ADDHX1M)
                                                          0.19       1.13 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U23/CO (ADDHX1M)
                                                          0.20       1.33 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U34/Y (CLKXOR2X2M)
                                                          0.18       1.52 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U39/Y (XNOR2X1M)
                                                          0.10       1.62 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U40/Y (NAND3X1M)
                                                          0.14       1.76 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U44/Y (NOR4X1M)
                                                          0.47       2.23 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U24/Y (NOR2X2M)
                                                          0.09       2.33 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[5]/D (SDFFRQX2M)
                                                          0.00       2.33 f
  data arrival time                                                  2.33

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[5]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.42     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                      268.31


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (SDFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U18/CO (ADDHX1M)
                                                          0.23       0.75 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U20/CO (ADDHX1M)
                                                          0.19       0.94 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U19/CO (ADDHX1M)
                                                          0.19       1.13 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U23/CO (ADDHX1M)
                                                          0.20       1.33 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U34/Y (CLKXOR2X2M)
                                                          0.18       1.52 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U39/Y (XNOR2X1M)
                                                          0.10       1.62 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U40/Y (NAND3X1M)
                                                          0.14       1.76 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U44/Y (NOR4X1M)
                                                          0.47       2.23 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U26/Y (NOR2X2M)
                                                          0.09       2.33 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/D (SDFFRQX2M)
                                                          0.00       2.33 f
  data arrival time                                                  2.33

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.42     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                      268.31


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (SDFFRQX2M)
                                                          0.52       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt[0] (edge_bit_counter_test_1)
                                                          0.00       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/edge_cnt[0] (data_sampling_test_1)
                                                          0.00       0.52 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U22/Y (NOR2BX1M)
                                                          0.22       0.74 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U23/Y (OAI2B2X1M)
                                                          0.20       0.94 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U24/Y (NAND4BBX1M)
                                                          0.21       1.16 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U28/Y (NOR4X1M)
                                                          0.19       1.35 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U54/Y (CLKNAND2X2M)
                                                          0.18       1.53 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U42/Y (CLKNAND2X2M)
                                                          0.08       1.61 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U33/Y (NAND4BX1M)
                                                          0.17       1.78 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U31/Y (OAI2BB1X1M)
                                                          0.08       1.85 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/valid_reg/D (SDFFRQX2M)
                                                          0.00       1.85 f
  data arrival time                                                  1.85

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/valid_reg/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]/Q (SDFFRQX2M)
                                                          0.47       0.47 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U27/Y (NOR2X2M)
                                                          0.15       0.62 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U37/Y (NOR2BX2M)
                                                          0.30       0.92 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U36/Y (BUFX2M)
                                                          0.15       1.07 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/deser_en (FSM_test_1)
                                                          0.00       1.07 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/deser_en (deserializer_test_1)
                                                          0.00       1.07 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U31/Y (AND2X2M)
                                                          0.15       1.22 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U14/Y (NAND2BX2M)
                                                          0.12       1.34 f
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U11/Y (NAND2BX2M)
                                                          0.24       1.58 f
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U29/Y (OAI21X2M)
                                                          0.16       1.73 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/P_DATA_reg[0]/D (SDFFRQX2M)
                                                          0.00       1.73 r
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/P_DATA_reg[0]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.29     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                      269.04


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]/Q (SDFFRQX2M)
                                                          0.47       0.47 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U27/Y (NOR2X2M)
                                                          0.15       0.62 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U37/Y (NOR2BX2M)
                                                          0.30       0.92 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U36/Y (BUFX2M)
                                                          0.15       1.07 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/deser_en (FSM_test_1)
                                                          0.00       1.07 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/deser_en (deserializer_test_1)
                                                          0.00       1.07 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U31/Y (AND2X2M)
                                                          0.15       1.22 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U14/Y (NAND2BX2M)
                                                          0.12       1.34 f
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U11/Y (NAND2BX2M)
                                                          0.24       1.58 f
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U15/Y (OAI21X2M)
                                                          0.15       1.73 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/P_DATA_reg[1]/D (SDFFRQX2M)
                                                          0.00       1.73 r
  data arrival time                                                  1.73

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/P_DATA_reg[1]/CK (SDFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.29     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (MET)                                                      269.04


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/strt_check_BLOCK/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                             8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  UART_TOP_BLOCK/UART_RX_BLOCK/strt_check_BLOCK/strt_glitch_reg/CK (SDFFRQX1M)
                                                          0.00    8409.06 r
  UART_TOP_BLOCK/UART_RX_BLOCK/strt_check_BLOCK/strt_glitch_reg/Q (SDFFRQX1M)
                                                          0.43    8409.49 f
  UART_TOP_BLOCK/UART_RX_BLOCK/strt_check_BLOCK/strt_glitch (strt_check_test_1)
                                                          0.00    8409.49 f
  UART_TOP_BLOCK/UART_RX_BLOCK/test_so2 (UART_RX_test_1)
                                                          0.00    8409.49 f
  UART_TOP_BLOCK/UART_TX_BLOCK/test_si (UART_TX_test_1)
                                                          0.00    8409.49 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/test_si (fsm_test_1)
                                                          0.00    8409.49 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[0]/SI (SDFFRQX1M)
                                                          0.00    8409.49 f
  data arrival time                                               8409.49

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[0]/CK (SDFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.52    8679.60
  data required time                                              8679.60
  --------------------------------------------------------------------------
  data required time                                              8679.60
  data arrival time                                              -8409.49
  --------------------------------------------------------------------------
  slack (MET)                                                      270.12


  Startpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[6]/Q (SDFFRQX1M)
                                                          0.39       0.39 r
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U15/Y (CLKXOR2X2M)
                                                          0.31       0.70 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U14/Y (XOR3XLM)
                                                          0.24       0.94 r
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U10/Y (XOR3XLM)
                                                          0.47       1.41 r
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/par_bit (parityCalc_test_1)
                                                          0.00       1.41 r
  UART_TOP_BLOCK/UART_TX_BLOCK/MUX_block/inputs[3] (MUX)
                                                          0.00       1.41 r
  UART_TOP_BLOCK/UART_TX_BLOCK/MUX_block/U1/Y (MX4X8M)
                                                          0.98       2.40 r
  UART_TOP_BLOCK/UART_TX_BLOCK/MUX_block/TX_OUT (MUX)     0.00       2.40 r
  UART_TOP_BLOCK/UART_TX_BLOCK/TX_OUT (UART_TX_test_1)
                                                          0.00       2.40 r
  UART_TOP_BLOCK/TX_OUT_S (UART_TOP_test_1)               0.00       2.40 r
  UART_TX_O (out)                                         0.00       2.40 r
  data arrival time                                                  2.40

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  output external delay                                 -54.25    8625.87
  data required time                                              8625.87
  --------------------------------------------------------------------------
  data required time                                              8625.87
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (MET)                                                     8623.47


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U178/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U177/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[5] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[5] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[5] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[5] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[5] (serializer_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U55/Y (AO22X1M)
                                                          0.32       1.99 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[5]/D (SDFFSQX2M)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[5]/CK (SDFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.44    8679.68
  data required time                                              8679.68
  --------------------------------------------------------------------------
  data required time                                              8679.68
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.69


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U166/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U165/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[1] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[1] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[1] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[1] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[1] (serializer_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U51/Y (AO22X1M)
                                                          0.32       1.99 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[1]/D (SDFFSQX2M)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[1]/CK (SDFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.44    8679.68
  data required time                                              8679.68
  --------------------------------------------------------------------------
  data required time                                              8679.68
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.69


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U184/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U183/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[7] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[7] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[7] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[7] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[7] (serializer_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U57/Y (AO22X1M)
                                                          0.32       1.99 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[7]/D (SDFFSQX2M)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[7]/CK (SDFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.44    8679.68
  data required time                                              8679.68
  --------------------------------------------------------------------------
  data required time                                              8679.68
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.69


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U172/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U171/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[3] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[3] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[3] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[3] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[3] (serializer_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U53/Y (AO22X1M)
                                                          0.32       1.99 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[3]/D (SDFFSQX2M)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[3]/CK (SDFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.44    8679.68
  data required time                                              8679.68
  --------------------------------------------------------------------------
  data required time                                              8679.68
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.69


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U181/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U180/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[6] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[6] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[6] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[6] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[6] (serializer_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U56/Y (AO22X1M)
                                                          0.32       1.99 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[6]/D (SDFFSQX2M)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[6]/CK (SDFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.44    8679.68
  data required time                                              8679.68
  --------------------------------------------------------------------------
  data required time                                              8679.68
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.69


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U169/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U168/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[2] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[2] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[2] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[2] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[2] (serializer_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U52/Y (AO22X1M)
                                                          0.32       1.99 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[2]/D (SDFFSQX2M)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[2]/CK (SDFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.44    8679.68
  data required time                                              8679.68
  --------------------------------------------------------------------------
  data required time                                              8679.68
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.69


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U175/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U174/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[4] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[4] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[4] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[4] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[4] (serializer_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U54/Y (AO22X1M)
                                                          0.32       1.99 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[4]/D (SDFFSQX2M)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[4]/CK (SDFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.44    8679.68
  data required time                                              8679.68
  --------------------------------------------------------------------------
  data required time                                              8679.68
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.69


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U163/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U162/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[0] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[0] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[0] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[0] (serializer_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U50/Y (AO22X1M)
                                                          0.32       1.99 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[0]/D (SDFFSQX2M)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[0]/CK (SDFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.44    8679.68
  data required time                                              8679.68
  --------------------------------------------------------------------------
  data required time                                              8679.68
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.69


  Startpoint: UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]/Q (SDFFRQX1M)
                                                          0.51       0.51 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U15/Y (INVX2M)
                                                          0.13       0.64 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U20/Y (NAND3X2M)
                                                          0.10       0.74 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U19/Y (NAND3X2M)
                                                          0.11       0.85 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/busy (fsm_test_1)
                                                          0.00       0.85 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/busy (serializer_test_1)
                                                          0.00       0.85 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U26/Y (NAND2BX2M)
                                                          0.27       1.12 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U32/Y (NAND3X2M)
                                                          0.19       1.31 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U30/Y (NAND2X2M)
                                                          0.14       1.45 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U24/Y (INVX2M)
                                                          0.06       1.51 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U27/Y (AOI21X2M)
                                                          0.15       1.66 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U31/Y (OAI21X2M)
                                                          0.12       1.78 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U29/Y (AOI21X2M)
                                                          0.12       1.90 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U28/Y (OAI22X1M)
                                                          0.11       2.01 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[3]/D (SDFFRQX1M)
                                                          0.00       2.01 f
  data arrival time                                                  2.01

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[3]/CK (SDFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.41    8679.71
  data required time                                              8679.71
  --------------------------------------------------------------------------
  data required time                                              8679.71
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.70


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U184/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U183/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[7] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[7] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[7] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[7] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[7] (parityCalc_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U31/Y (AO2B2X2M)
                                                          0.30       1.97 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[7]/D (SDFFRQX1M)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[7]/CK (SDFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.41    8679.71
  data required time                                              8679.71
  --------------------------------------------------------------------------
  data required time                                              8679.71
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.74


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U181/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U180/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[6] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[6] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[6] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[6] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[6] (parityCalc_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U30/Y (AO2B2X2M)
                                                          0.30       1.97 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[6]/D (SDFFRQX1M)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[6]/CK (SDFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.41    8679.71
  data required time                                              8679.71
  --------------------------------------------------------------------------
  data required time                                              8679.71
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.74


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U178/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U177/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[5] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[5] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[5] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[5] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[5] (parityCalc_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U29/Y (AO2B2X2M)
                                                          0.30       1.97 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[5]/D (SDFFRQX1M)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[5]/CK (SDFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.41    8679.71
  data required time                                              8679.71
  --------------------------------------------------------------------------
  data required time                                              8679.71
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.74


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U175/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U174/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[4] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[4] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[4] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[4] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[4] (parityCalc_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U28/Y (AO2B2X2M)
                                                          0.30       1.97 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[4]/D (SDFFRQX1M)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[4]/CK (SDFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.41    8679.71
  data required time                                              8679.71
  --------------------------------------------------------------------------
  data required time                                              8679.71
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.74


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U172/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U171/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[3] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[3] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[3] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[3] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[3] (parityCalc_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U27/Y (AO2B2X2M)
                                                          0.30       1.97 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[3]/D (SDFFRQX1M)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[3]/CK (SDFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.41    8679.71
  data required time                                              8679.71
  --------------------------------------------------------------------------
  data required time                                              8679.71
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.74


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U169/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U168/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[2] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[2] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[2] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[2] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[2] (parityCalc_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U26/Y (AO2B2X2M)
                                                          0.30       1.97 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[2]/D (SDFFRQX1M)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[2]/CK (SDFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.41    8679.71
  data required time                                              8679.71
  --------------------------------------------------------------------------
  data required time                                              8679.71
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.74


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U166/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U165/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[1] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[1] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[1] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[1] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[1] (parityCalc_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U25/Y (AO2B2X2M)
                                                          0.30       1.97 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[1]/D (SDFFRQX1M)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[1]/CK (SDFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.41    8679.71
  data required time                                              8679.71
  --------------------------------------------------------------------------
  data required time                                              8679.71
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.74


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD_test_1)      0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       0.43 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U187/Y (BUFX2M)         0.55       0.98 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U163/Y (MX4X1M)         0.45       1.43 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U162/Y (MX2X2M)         0.24       1.67 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[0] (FIFO_MEM_CNTRL_test_1)
                                                          0.00       1.67 f
  FIFO_BLOCK/rdata[0] (FIFO_TOP_test_1)                   0.00       1.67 f
  UART_TOP_BLOCK/TX_IN_P[0] (UART_TOP_test_1)             0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[0] (UART_TX_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[0] (parityCalc_test_1)
                                                          0.00       1.67 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U24/Y (AO2B2X2M)
                                                          0.30       1.97 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[0]/D (SDFFRQX1M)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[0]/CK (SDFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.41    8679.71
  data required time                                              8679.71
  --------------------------------------------------------------------------
  data required time                                              8679.71
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.74


  Startpoint: UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]/Q (SDFFRQX1M)
                                                          0.51       0.51 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U15/Y (INVX2M)
                                                          0.13       0.64 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U20/Y (NAND3X2M)
                                                          0.10       0.74 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U19/Y (NAND3X2M)
                                                          0.11       0.85 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/busy (fsm_test_1)
                                                          0.00       0.85 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/busy (serializer_test_1)
                                                          0.00       0.85 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U26/Y (NAND2BX2M)
                                                          0.27       1.12 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U32/Y (NAND3X2M)
                                                          0.19       1.31 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U30/Y (NAND2X2M)
                                                          0.14       1.45 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U24/Y (INVX2M)
                                                          0.06       1.51 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U27/Y (AOI21X2M)
                                                          0.15       1.66 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U31/Y (OAI21X2M)
                                                          0.12       1.78 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U45/Y (INVX2M)
                                                          0.06       1.84 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U44/Y (OAI32X1M)
                                                          0.07       1.92 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[2]/D (SDFFRQX1M)
                                                          0.00       1.92 f
  data arrival time                                                  1.92

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[2]/CK (SDFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.42    8679.71
  data required time                                              8679.71
  --------------------------------------------------------------------------
  data required time                                              8679.71
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.79


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/o_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_TX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_TX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_TX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_TX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_TX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_TX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_TX_BLOCK/U14/Y (INVX2M)                          0.10       1.84 f
  ClkDiv_TX_BLOCK/U29/Y (NAND2X2M)                        0.09       1.92 r
  ClkDiv_TX_BLOCK/U28/Y (CLKXOR2X2M)                      0.19       2.12 f
  ClkDiv_TX_BLOCK/o_clk_reg/D (SDFFRQX2M)                 0.00       2.12 f
  data arrival time                                                  2.12

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/o_clk_reg/CK (SDFFRQX2M)                0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/o_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_RX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_RX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_RX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_RX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_RX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_RX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_RX_BLOCK/U14/Y (INVX2M)                          0.10       1.84 f
  ClkDiv_RX_BLOCK/U29/Y (NAND2X2M)                        0.09       1.92 r
  ClkDiv_RX_BLOCK/U28/Y (CLKXOR2X2M)                      0.19       2.12 f
  ClkDiv_RX_BLOCK/o_clk_reg/D (SDFFRQX2M)                 0.00       2.12 f
  data arrival time                                                  2.12

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/o_clk_reg/CK (SDFFRQX2M)                0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_TX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_TX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_TX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_TX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_TX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_TX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_TX_BLOCK/U14/Y (INVX2M)                          0.10       1.84 f
  ClkDiv_TX_BLOCK/U6/Y (NAND3X2M)                         0.15       1.99 r
  ClkDiv_TX_BLOCK/U25/Y (NOR2X2M)                         0.06       2.06 f
  ClkDiv_TX_BLOCK/counter_reg[4]/D (SDFFRQX2M)            0.00       2.06 f
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/counter_reg[4]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_TX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_TX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_TX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_TX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_TX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_TX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_TX_BLOCK/U14/Y (INVX2M)                          0.10       1.84 f
  ClkDiv_TX_BLOCK/U6/Y (NAND3X2M)                         0.15       1.99 r
  ClkDiv_TX_BLOCK/U27/Y (NOR2X2M)                         0.06       2.06 f
  ClkDiv_TX_BLOCK/counter_reg[0]/D (SDFFRQX2M)            0.00       2.06 f
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_RX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_RX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_RX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_RX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_RX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_RX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_RX_BLOCK/U14/Y (INVX2M)                          0.10       1.84 f
  ClkDiv_RX_BLOCK/U6/Y (NAND3X2M)                         0.15       1.99 r
  ClkDiv_RX_BLOCK/U25/Y (NOR2X2M)                         0.06       2.06 f
  ClkDiv_RX_BLOCK/counter_reg[4]/D (SDFFRQX2M)            0.00       2.06 f
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/counter_reg[4]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_RX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_RX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_RX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_RX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_RX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_RX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_RX_BLOCK/U14/Y (INVX2M)                          0.10       1.84 f
  ClkDiv_RX_BLOCK/U6/Y (NAND3X2M)                         0.15       1.99 r
  ClkDiv_RX_BLOCK/U27/Y (NOR2X2M)                         0.06       2.06 f
  ClkDiv_RX_BLOCK/counter_reg[0]/D (SDFFRQX2M)            0.00       2.06 f
  data arrival time                                                  2.06

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_TX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_TX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_TX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_TX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_TX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_TX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_TX_BLOCK/U14/Y (INVX2M)                          0.10       1.84 f
  ClkDiv_TX_BLOCK/U6/Y (NAND3X2M)                         0.15       1.99 r
  ClkDiv_TX_BLOCK/U17/Y (NOR2BX2M)                        0.06       2.05 f
  ClkDiv_TX_BLOCK/counter_reg[3]/D (SDFFRQX2M)            0.00       2.05 f
  data arrival time                                                  2.05

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/counter_reg[3]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_TX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_TX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_TX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_TX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_TX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_TX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_TX_BLOCK/U14/Y (INVX2M)                          0.10       1.84 f
  ClkDiv_TX_BLOCK/U6/Y (NAND3X2M)                         0.15       1.99 r
  ClkDiv_TX_BLOCK/U16/Y (NOR2BX2M)                        0.06       2.05 f
  ClkDiv_TX_BLOCK/counter_reg[2]/D (SDFFRQX2M)            0.00       2.05 f
  data arrival time                                                  2.05

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/counter_reg[2]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_TX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_TX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_TX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_TX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_TX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_TX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_TX_BLOCK/U14/Y (INVX2M)                          0.10       1.84 f
  ClkDiv_TX_BLOCK/U6/Y (NAND3X2M)                         0.15       1.99 r
  ClkDiv_TX_BLOCK/U15/Y (NOR2BX2M)                        0.06       2.05 f
  ClkDiv_TX_BLOCK/counter_reg[1]/D (SDFFRQX2M)            0.00       2.05 f
  data arrival time                                                  2.05

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/counter_reg[1]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_RX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_RX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_RX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_RX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_RX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_RX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_RX_BLOCK/U14/Y (INVX2M)                          0.10       1.84 f
  ClkDiv_RX_BLOCK/U6/Y (NAND3X2M)                         0.15       1.99 r
  ClkDiv_RX_BLOCK/U17/Y (NOR2BX2M)                        0.06       2.05 f
  ClkDiv_RX_BLOCK/counter_reg[3]/D (SDFFRQX2M)            0.00       2.05 f
  data arrival time                                                  2.05

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/counter_reg[3]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_RX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_RX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_RX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_RX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_RX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_RX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_RX_BLOCK/U14/Y (INVX2M)                          0.10       1.84 f
  ClkDiv_RX_BLOCK/U6/Y (NAND3X2M)                         0.15       1.99 r
  ClkDiv_RX_BLOCK/U16/Y (NOR2BX2M)                        0.06       2.05 f
  ClkDiv_RX_BLOCK/counter_reg[2]/D (SDFFRQX2M)            0.00       2.05 f
  data arrival time                                                  2.05

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/counter_reg[2]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_RX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_RX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_RX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_RX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_RX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_RX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_RX_BLOCK/U14/Y (INVX2M)                          0.10       1.84 f
  ClkDiv_RX_BLOCK/U6/Y (NAND3X2M)                         0.15       1.99 r
  ClkDiv_RX_BLOCK/U15/Y (NOR2BX2M)                        0.06       2.05 f
  ClkDiv_RX_BLOCK/counter_reg[1]/D (SDFFRQX2M)            0.00       2.05 f
  data arrival time                                                  2.05

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/counter_reg[1]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.60


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_TX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_TX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_TX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_TX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_TX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_TX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_TX_BLOCK/U24/Y (OAI2BB2X1M)                      0.11       1.85 f
  ClkDiv_TX_BLOCK/flag_reg/D (SDFFRX1M)                   0.00       1.85 f
  data arrival time                                                  1.85

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/flag_reg/CK (SDFFRX1M)                  0.00     271.06 r
  library setup time                                     -0.44     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.77


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_RX_BLOCK/U50/Y (NOR2BX1M)                        0.20       0.67 f
  ClkDiv_RX_BLOCK/U51/Y (OAI2B2X1M)                       0.21       0.89 r
  ClkDiv_RX_BLOCK/U52/Y (CLKNAND2X2M)                     0.12       1.00 f
  ClkDiv_RX_BLOCK/U55/Y (NOR4X1M)                         0.29       1.30 r
  ClkDiv_RX_BLOCK/U23/Y (AOI22X1M)                        0.19       1.49 f
  ClkDiv_RX_BLOCK/U22/Y (NOR3X2M)                         0.25       1.74 r
  ClkDiv_RX_BLOCK/U24/Y (OAI2BB2X1M)                      0.11       1.85 f
  ClkDiv_RX_BLOCK/flag_reg/D (SDFFRX1M)                   0.00       1.85 f
  data arrival time                                                  1.85

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/flag_reg/CK (SDFFRX1M)                  0.00     271.06 r
  library setup time                                     -0.44     270.62
  data required time                                               270.62
  --------------------------------------------------------------------------
  data required time                                               270.62
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (MET)                                                      268.77


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[4]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[4]/Q (SDFFRQX2M)            0.45       0.45 f
  ClkDiv_TX_BLOCK/flag_reg/SI (SDFFRX1M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/flag_reg/CK (SDFFRX1M)                  0.00     271.06 r
  library setup time                                     -0.56     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                      270.05


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[4]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[4]/Q (SDFFRQX2M)            0.45       0.45 f
  ClkDiv_RX_BLOCK/flag_reg/SI (SDFFRX1M)                  0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/flag_reg/CK (SDFFRX1M)                  0.00     271.06 r
  library setup time                                     -0.56     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                      270.05


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_TX_BLOCK/counter_reg[1]/SI (SDFFRQX2M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/counter_reg[1]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.53     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                      270.06


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (SDFFRQX2M)            0.47       0.47 f
  ClkDiv_RX_BLOCK/counter_reg[1]/SI (SDFFRQX2M)           0.00       0.47 f
  data arrival time                                                  0.47

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/counter_reg[1]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.53     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                      270.06


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[1]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[1]/Q (SDFFRQX2M)            0.46       0.46 f
  ClkDiv_TX_BLOCK/counter_reg[2]/SI (SDFFRQX2M)           0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/counter_reg[2]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.53     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.07


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[1]/CK (SDFFRQX2M)           0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[1]/Q (SDFFRQX2M)            0.46       0.46 f
  ClkDiv_RX_BLOCK/counter_reg[2]/SI (SDFFRQX2M)           0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/counter_reg[2]/CK (SDFFRQX2M)           0.00     271.06 r
  library setup time                                     -0.53     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      270.07


1
