
---------- Begin Simulation Statistics ----------
final_tick                               1352717741500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 654602                       # Simulator instruction rate (inst/s)
host_mem_usage                                4573584                       # Number of bytes of host memory used
host_op_rate                                  1278084                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1985.94                       # Real time elapsed on the host
host_tick_rate                               46938155                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2538198256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093216                       # Number of seconds simulated
sim_ticks                                 93216333250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       103928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        206609                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          236                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3561847                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62195452                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22556644                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29870497                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      7313853                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      72080652                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4839231                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2945626                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       286900151                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      155798618                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3562852                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455029                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30218418                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     99526155                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475175                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    171358505                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.833096                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.947551                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     55541476     32.41%     32.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     23179555     13.53%     45.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17040129      9.94%     55.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21315501     12.44%     68.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8322427      4.86%     73.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7480709      4.37%     77.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5993768      3.50%     81.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2266522      1.32%     82.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30218418     17.63%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    171358505                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606548                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771653                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274108      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564349     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939203     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665499      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475175                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439568                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.745731                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.745731                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     32190954                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    634925757                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       51079873                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        94792433                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3568349                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4420713                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          66488150                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              346048                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          45918066                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               26747                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          72080652                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        49004137                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           127299998                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       919815                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            337802492                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1281                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         7565                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7136698                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.386631                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     55174945                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27395875                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.811928                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    186052329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.520343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.578356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       80264568     43.14%     43.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6590528      3.54%     46.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8082400      4.34%     51.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6740194      3.62%     54.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6478393      3.48%     58.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7472549      4.02%     62.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5492158      2.95%     65.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3689517      1.98%     67.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       61242022     32.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    186052329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14809870                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7894842                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                380337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4677575                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57653591                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.907497                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          112329830                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         45893635                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      11703901                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     72374631                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        50821                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        59294                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     50993232                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    585077567                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     66436195                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      9324818                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    542052509                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        14587                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       200907                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3568349                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       230613                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8140328                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       138042                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         6524                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        65310                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13602969                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      8325316                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6524                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      4513119                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       164456                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       611409378                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           538515751                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.633335                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       387226683                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.888527                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            540119739                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      802805710                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     426911825                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.340967                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.340967                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3647567      0.66%      0.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    423526654     76.81%     77.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       415850      0.08%     77.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721620      0.13%     77.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288546      0.05%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            1      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       146463      0.03%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           60      0.00%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2478770      0.45%     78.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4359580      0.79%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     65113693     11.81%     90.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47057442      8.53%     99.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2998575      0.54%     99.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       622509      0.11%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    551377330                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      11423653                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     22743241                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     10473298                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     16967859                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7280265                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013204                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6509570     89.41%     89.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          170      0.00%     89.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        45752      0.63%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       336638      4.62%     94.67% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       193453      2.66%     97.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         8857      0.12%     97.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       185825      2.55%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    543586375                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1274173929                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    528042453                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    667716461                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        584921633                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       551377330                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       155934                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     99602287                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       829919                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       155770                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    143804105                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    186052329                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.963560                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.532439                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     51943677     27.92%     27.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15897766      8.54%     36.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20785249     11.17%     47.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18561951      9.98%     57.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21071837     11.33%     68.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     18585730      9.99%     78.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19892519     10.69%     89.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12856699      6.91%     96.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6456901      3.47%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    186052329                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.957515                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          49005291                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                1195                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1832047                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       693753                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     72374631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     50993232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     230521491                       # number of misc regfile reads
system.switch_cpus_1.numCycles              186432666                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      13261019                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112573                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       637391                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54085696                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     11014466                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        36952                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1554325778                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    618041051                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    672961880                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        95925758                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6999812                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3568349                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     19208888                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      139849134                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     17923677                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    935983098                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2612                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9908251                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          174                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          726121670                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1184881758                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 93015                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       349166                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1113                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       691427                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1113                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       120489                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         9637                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       235108                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           9637                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              75352                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        50000                       # Transaction distribution
system.membus.trans_dist::CleanEvict            53915                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27329                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27329                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         75352                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       309290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       309290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 309290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      9771584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      9771584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9771584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            102694                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  102694    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              102694                       # Request fanout histogram
system.membus.reqLayer2.occupancy           437225000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          550142750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1352717741500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1352717741500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            313156                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       213104                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          102983                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6910                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29103                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29103                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        313156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       639312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       401282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1040594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     27277248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10571712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37848960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           43027                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2122816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           392194                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002848                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053291                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 391077     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1117      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             392194                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          594846500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197186499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         319657500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       212886                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        14752                       # number of demand (read+write) hits
system.l2.demand_hits::total                   227638                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       212886                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        14752                       # number of overall hits
system.l2.overall_hits::total                  227638                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          217                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       114402                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114619                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          217                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       114402                       # number of overall misses
system.l2.overall_misses::total                114619                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     21264000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  10636373000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10657637000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     21264000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  10636373000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10657637000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       213103                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       129154                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               342257                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       213103                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       129154                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              342257                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001018                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885780                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.334892                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001018                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885780                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.334892                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 97990.783410                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 92973.663048                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92983.161605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 97990.783410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 92973.663048                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92983.161605                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33166                       # number of writebacks
system.l2.writebacks::total                     33166                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       114402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114619                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       114402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114619                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     19094000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   9492353000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9511447000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     19094000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   9492353000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9511447000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.334892                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.334892                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 87990.783410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 82973.663048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82983.161605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 87990.783410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 82973.663048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82983.161605                       # average overall mshr miss latency
system.l2.replacements                          33388                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36029                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36029                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36029                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36029                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       213104                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           213104                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       213104                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       213104                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        81286                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         81286                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1095                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1095                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5815                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5815                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         6910                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6910                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.841534                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.841534                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5815                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5815                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     96221500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     96221500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.841534                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.841534                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16547.119518                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16547.119518                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1771                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1771                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27332                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27332                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2814198000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2814198000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        29103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.939147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 102963.486024                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102963.486024                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2540878000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2540878000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.939147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 92963.486024                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92963.486024                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       212886                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        12981                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             225867                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data        87070                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     21264000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   7822175000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7843439000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       213103                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       100051                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         313154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.870256                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.278735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 97990.783410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 89837.774205                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89858.043008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          217                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data        87070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     19094000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   6951475000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6970569000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.870256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.278735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 87990.783410                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 79837.774205                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79858.043008                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4076.591962                       # Cycle average of tags in use
system.l2.tags.total_refs                      509116                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    253223                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.010544                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4076.591962                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995262                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2306                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1517                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5780533                       # Number of tag accesses
system.l2.tags.data_accesses                  5780533                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           16                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        11922                       # number of demand (read+write) hits
system.l3.demand_hits::total                    11938                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           16                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        11922                       # number of overall hits
system.l3.overall_hits::total                   11938                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          201                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       102480                       # number of demand (read+write) misses
system.l3.demand_misses::total                 102681                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          201                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       102480                       # number of overall misses
system.l3.overall_misses::total                102681                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     17588000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   8656710500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8674298500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     17588000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   8656710500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8674298500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          217                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       114402                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               114619                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          217                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       114402                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              114619                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.926267                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.895789                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.895846                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.926267                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.895789                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.895846                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 87502.487562                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 84472.194575                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 84478.126430                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 87502.487562                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 84472.194575                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 84478.126430                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               50000                       # number of writebacks
system.l3.writebacks::total                     50000                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          201                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       102480                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            102681                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          201                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       102480                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           102681                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     15176000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   7426950500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7442126500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     15176000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   7426950500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7442126500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.926267                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.895789                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.895846                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.926267                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.895789                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.895846                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75502.487562                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72472.194575                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 72478.126430                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75502.487562                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72472.194575                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 72478.126430                       # average overall mshr miss latency
system.l3.replacements                         112561                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33166                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33166                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          990                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           990                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5802                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5802                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           13                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 13                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5815                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5815                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.002236                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.002236                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           13                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            13                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       240500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       240500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.002236                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.002236                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data            3                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        27329                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               27329                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   2376844500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2376844500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27332                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27332                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86971.513777                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86971.513777                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        27329                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          27329                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2048896500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2048896500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74971.513777                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74971.513777                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           16                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        11919                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              11935                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          201                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        75151                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            75352                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     17588000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   6279866000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   6297454000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          217                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data        87070                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total          87287                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.926267                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.863110                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.863267                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87502.487562                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 83563.305877                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 83573.813568                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          201                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        75151                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        75352                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     15176000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   5378054000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   5393230000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.926267                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.863110                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.863267                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75502.487562                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 71563.305877                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 71573.813568                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      386438                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    145329                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.659056                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3229.422593                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.894850                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     13980.006853                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  2094.380632                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    67.705293                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 13395.589779                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.098554                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000027                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.426636                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.063915                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.002066                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.408801                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3362                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        29028                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   3874289                       # Number of tag accesses
system.l3.tags.data_accesses                  3874289                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             87287                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        83166                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          144069                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5815                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5815                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27332                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27332                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq         87287                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       355542                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      9458240                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          112561                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3200000                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           232995                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.041361                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.199125                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 223358     95.86%     95.86% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   9637      4.14%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             232995                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          150720000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         174836000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        12864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6558720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6571584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        12864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3200000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3200000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       102480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              102681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        50000                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50000                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       138002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     70360202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70498203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       138002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           138002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34328748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34328748                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34328748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       138002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     70360202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            104826951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     50000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    102475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004978598500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2944                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              276733                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47135                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      102681                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50000                       # Number of write requests accepted
system.mem_ctrls.readBursts                    102681                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3125                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1289810500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  513380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3214985500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12561.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31311.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63617                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   29663                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                102681                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50000                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        59363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    164.548018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.429163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.894051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        33827     56.98%     56.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14494     24.42%     81.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4619      7.78%     89.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2028      3.42%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1353      2.28%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          896      1.51%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          486      0.82%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          456      0.77%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1204      2.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        59363                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.862432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.451598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    334.286225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2942     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2944                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.973845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.942208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.040627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1538     52.24%     52.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      1.29%     53.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1277     43.38%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               89      3.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2944                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6571264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3198144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6571584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3200000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        70.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   93229811000                       # Total gap between requests
system.mem_ctrls.avgGap                     610618.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        12864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6558400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3198144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 138001.566372489760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 70356768.726472079754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 34308837.180097937584                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       102480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        50000                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      6869250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3208116250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2210174633000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34175.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     31304.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  44203492.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            213393180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            113413575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           370366080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          131570100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7357855440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20643492780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18411078240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47241169395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.790685                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47640567500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3112460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42463305750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            210487200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            111869010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           362740560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          129278520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7357855440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20254504830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18738647040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47165382600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.977665                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  48489638000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3112460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41614235250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48770815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501741288                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48770815                       # number of overall hits
system.cpu.icache.overall_hits::total      1501741288                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       233317                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         567660                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       233317                       # number of overall misses
system.cpu.icache.overall_misses::total        567660                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   3003076500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3210031500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   3003076500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3210031500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     49004132                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1502308948                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     49004132                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1502308948                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004761                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000378                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004761                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000378                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12871.228843                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5654.848853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12871.228843                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5654.848853                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1092                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.655172                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       546935                       # number of writebacks
system.cpu.icache.writebacks::total            546935                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        20212                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20212                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        20212                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20212                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       213105                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       229022                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       213105                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       229022                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2576323000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2767361000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2576323000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2767361000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004349                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004349                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000152                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12089.453556                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12083.385002                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12089.453556                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12083.385002                       # average overall mshr miss latency
system.cpu.icache.replacements                 546935                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48770815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501741288                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       233317                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        567660                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   3003076500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3210031500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     49004132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1502308948                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004761                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12871.228843                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5654.848853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        20212                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20212                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       213105                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       229022                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2576323000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2767361000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12089.453556                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12083.385002                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.952523                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1502288736                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            547448                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2744.167000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.612892                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.327236                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    10.012394                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.019555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999907                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6009783240                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6009783240                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    100219820                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        518385961                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    100219820                       # number of overall hits
system.cpu.dcache.overall_hits::total       518385961                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       413227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         651992                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       413227                       # number of overall misses
system.cpu.dcache.overall_misses::total        651992                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    651754000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  34109529000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34761283000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    651754000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  34109529000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34761283000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    100633047                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    519037953                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    100633047                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    519037953                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.004106                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.004106                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68866.652578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 82544.289216                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53315.505405                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68866.652578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 82544.289216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53315.505405                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          552                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166031                       # number of writebacks
system.cpu.dcache.writebacks::total            166031                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       277249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       277249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       277249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       277249                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       135978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       145442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       135978                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       145442                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    642290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  11163687000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11805977000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    642290000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  11163687000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11805977000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67866.652578                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 82099.214579                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81173.093054                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67866.652578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 82099.214579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81173.093054                       # average overall mshr miss latency
system.cpu.dcache.replacements                 365239                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     57566911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       291247374                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       377214                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        485689                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    160688000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  31019218500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31179906500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     57944125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    291733063                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.006510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34616.113744                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 82232.415817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64197.267181                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       277163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       277163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       100051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    156046000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   8109389500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8265435500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.001727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33616.113744                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 81052.558195                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78949.265949                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42652909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227138587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        36013                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    491066000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   3090310500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3581376500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 101838.656159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 85810.971038                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21535.248913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        35927                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    486244000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   3054297500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3540541500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000842                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100838.656159                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 85013.986695                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86886.586174                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994465                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           518760810                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365751                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1418.344201                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   454.561526                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.352053                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    30.080886                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.887815                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.058752                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2076517563                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2076517563                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352717741500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 183178939500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
