# A Single Cycle CPU by Verilog
![g](https://user-images.githubusercontent.com/52776608/170434033-c4953e67-3c48-4242-acef-249e299542af.png)
# Supported Instructions
![;](https://user-images.githubusercontent.com/52776608/170434170-cb032d07-4c70-44ee-bd55-4dd91af0527e.png)
