Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 19def2b481244d6794ac17109aec23ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot full_adder_tb_behav xil_defaultlib.full_adder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <V> does not exist in entity <full_adder>.  Please compare the definition of block <full_adder> to its component declaration and its instantion to detect the mismatch. [U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/full_adder_sim/new/full_adder_tb.vhd:23]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit full_adder_tb in library work failed.
