2015-01-14T12:30:30 - [Info] - Configuration : OK
2015-01-14T12:30:30 - [Debug] - Elaborating model...
2015-01-14T12:30:38 - [Debug] - Elaboration is done.
2015-01-14T12:30:38 - [Info] - Elaborator : OK
2015-01-14T12:30:38 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2)
2015-01-14T12:30:38 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2)
2015-01-14T12:30:38 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad)
2015-01-14T12:30:38 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D1)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000426">C1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000427">C2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D2)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000042a">C2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000042b">C1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000442">RF</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000449">VCONN</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000043f">MTXD1N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000443">MTXDON</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000445">MRXD1N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000448">MRXDON</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000440">MRXDOP</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000447">MRXD1P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000441">GND</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000044a">DET/WAKE</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000444">MTXD1P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000446">MTXDOP</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout)
2015-01-14T12:30:39 - [Info] - Skipping Component <a href="mga:id-0065-0000063d">Unipro_Breakout</a> (no EDA model)
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC)
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen)
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C4)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000860">P$1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000085f">P$2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C5)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000852">P$1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000853">P$2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/Y1)
2015-01-14T12:30:39 - [Info] - Skipping Component <a href="mga:id-0065-0000088f">Y1</a> (no EDA model)
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C10)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000054d">P$1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000054c">P$2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C11)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000063a">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000063b">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C12)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000787">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000788">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C13)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007e1">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007e2">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C14)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004ab">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004ac">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C15)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000077e">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000077f">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C16)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000052c">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000052d">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C17)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000643">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000644">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C18)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004a3">P$1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004a2">P$2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C19)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000775">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000774">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C20)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004d6">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004d7">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C21)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000812">P$1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000813">P$2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C22)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000568">P$1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000567">P$2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C23)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000611">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000612">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C24)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000523">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000524">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C25)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000600">P$1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000601">P$2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C8)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000825">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000826">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C9)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000079e">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000079f">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D10)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005f6">C2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005f5">C1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D3)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000628">C2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000627">C1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D4)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000647">C1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000648">C2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D5)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000762">C1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000763">C2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D6)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000530">C1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000531">C2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D7)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004f6">C2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004f5">C1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D8)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007e5">C1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007e6">C2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D9)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000078b">C1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000078c">C2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Debug_Breakout)
2015-01-14T12:30:39 - [Info] - Skipping Component <a href="mga:id-0065-00000838">Debug_Breakout</a> (no EDA model)
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/HSIC_Breakout)
2015-01-14T12:30:39 - [Info] - Skipping Component <a href="mga:id-0065-00000679">HSIC_Breakout</a> (no EDA model)
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R10)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000791">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000792">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R11)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007f5">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007f4">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R12)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007a3">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007a4">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R13)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000082e">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000082f">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R14)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000471">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000472">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R15)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000508">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000509">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R16)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000651">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000652">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R17)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000081d">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000081c">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R18)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007b9">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007ba">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R19)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000556">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000555">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R20)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000065a">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000065b">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R21)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007b1">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007b0">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R24)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000465">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000464">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R25)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000045b">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000045c">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R27)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000604">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000605">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R28)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000867">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000868">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R29)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007fe">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007fd">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R30)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005d7">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005d8">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R31)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004c1">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004c0">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R32)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000537">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000536">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R33)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000631">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000632">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R34)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000076c">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000076d">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R35)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000080a">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000080b">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R37)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000687">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000688">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R38)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000051b">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000051a">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R39)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005e0">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005e1">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R40)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004f1">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004f2">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R41)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004df">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004e0">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R42)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004ff">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000500">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R43)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000849">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000848">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R44)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007d8">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007d9">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R45)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007ef">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000007f0">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R46)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000483">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000484">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R47)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000543">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000544">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R6)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000066d">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000066c">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R7)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000055b">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000055a">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R78)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004ca">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004c9">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R79)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000616">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000617">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R8)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000620">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000061f">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R80)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005ed">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005ee">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R81)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000488">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000489">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R82)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000047a">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000047b">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R83)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004e8">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000004e9">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R84)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000663">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000664">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R85)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000676">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000675">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R88)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000067e">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000067f">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R89)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000495">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000496">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R9)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000050d">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000050e">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout)
2015-01-14T12:30:39 - [Info] - Skipping Component <a href="mga:id-0065-000006ff">SDIO_Breakout</a> (no EDA model)
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000577">GND</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000579">IN1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000576">NO2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000057a">NC1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000574">IN2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000575">V+</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000057d">NO1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000578">NC2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000057b">COM1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000057c">COM2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005c0">P00</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005b4">P13</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005b3">P03</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005bc">P07</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005b2">!INT</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005c1">VCCP</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005c2">P11</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005c4">P17</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005ba">P06</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005b1">P04</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005b6">P10</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005af">GND</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005bd">SDA</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005bf">P02</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005c5">P16</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005c3">P12</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005b9">VCCL</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005bb">P05</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005c6">P14</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005be">!RESET</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005b0">P15</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005b5">SCL</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005b7">ADDR</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000005b8">P01</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006d5">VSS9</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006e3">PWM1/GPIO9</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006da">UNIPRO_RXD1P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006de">UNIPRO_RXD0P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006e6">CDSI1_D3N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006ea">I2C0_SDA</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006eb">UNIPRO_RXD1N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006ed">VDD_UNIPRO3</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006f1">VSS10</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006f2">VSS4</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006e4">UNIPRO_TXD1N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006ef">VSS15</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006d8">I2S_SDO/TRACEDATA2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006e1">CDSI1_D3P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006f3">VSS14</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006f4">VSS11</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006e7">VSS30</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006e2">VDD_UNIPRO1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006ec">TEST0</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006f5">VSS7</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006df">ISC0_SCL</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006e5">I2S_AMCLK/TRACECLK</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006ee">VDD_UNIPRO2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006f0">VSS1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006e0">VSS29</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006d7">I2S_LRCK/TRACEDATA1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006db">HSIC_STROBE</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006dd">I2S_SDI/TRACEDATA3</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006e8">VSS28</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006e9">SYS_CLK</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006d9">PWM0</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006d6">VSS5</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006dc">I2S_BCK/TRACEDATA0</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000715">VSS24</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006f8">VSS3</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006f7">VSS13</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006fb">VSS17</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006fd">VDD_UNIPRO</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000703">VDD_SDIO</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000701">GPIO2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000705">VDD_CORE1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000707">VSS19</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000708">VSS20</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000070d">GPIO3</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000070e">VDDIO</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006fc">GPIO4</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000702">VSS25</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000710">VSS21</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000711">VSS22</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000706">VSS18</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000712">VDD_PLL1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000070a">VDD_HSIC</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000070b">VSS23</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000709">VDD_CORE</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000070c">VDDIO1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000713">GND</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000704">VDD_SDIO1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006fa">VSS8</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000700">GPIO1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006f6">VSS6</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006f9">VSS12</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006ff">VSS2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000070f">VDD_PLL2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000714">GPIO0</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000006fe">VSS16</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000719">CDSI1_D0N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000729">SPIB_IO0/GPIO13</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000072a">SPIB_CS_N/GPIO15</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000071f">CDSI0_D1N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000727">CDSI0_D3P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000728">SPIB_IO1/GPIO14</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000720">DBG_TCK</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000072b">DBG_TDO/GPIO10</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000072c">CDSI0_D0N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000717">CDSI1_CP</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000723">CDSI1_CN</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000072d">CDSI1_D2N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000731">CDSI0_D2N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000732">SPIB_CLK/SD_POWER</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000733">VSS31</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000071d">GPIO7</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000721">DBG_TRST_N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000072f">CDSI0_D1P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000734">VSS27</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000726">DBG_TDI/GPIO11</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000724">CDSI0_CP</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000735">UNIPRO_TXD1P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000071c">GPIO5</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000072e">DBG_TMS/GPIO12</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000716">CDSI1_D2P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000071a">CDSI1_D1P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000071e">GPIO8</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000718">CDSI0_D2P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000725">CDSI1_D1N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000730">CDSI0_D3N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000071b">GPIO6</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000722">SPIBOOT_N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000737">UNIPRO_TXD0P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000736">HSIC_DATA</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000073a">CDSI0_CN</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000073c">WDT_RESET_N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000073f">SYS_RESET_N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000073b">CDSI0_D0P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000739">CDSI1_D0P</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000738">VSS26</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000073d">UNIPRO_RXD0N</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000073e">UNIPRO_TXD0N</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000083c">S#</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000083f">VSS</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000840">DQ1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000839">C</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000083b">DQ0</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000083e">VCC</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000083d">HOLD#/DQ3</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000083a">VPP/W#/DQ2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000591">SENSE</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000594">CT</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000595">ENABLE</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000592">VCC</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000593">SENSE_OUT</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000596">GND</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART_Breakout)
2015-01-14T12:30:39 - [Info] - Skipping Component <a href="mga:id-0065-00000729">UART_Breakout</a> (no EDA model)
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout)
2015-01-14T12:30:39 - [Info] - Skipping Component <a href="mga:id-0065-00000687">Unipro_Breakout</a> (no EDA model)
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus_Breakout)
2015-01-14T12:30:39 - [Info] - Skipping Component <a href="mga:id-0065-00000739">WakeBus_Breakout</a> (no EDA model)
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System)
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C30)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000960">P$1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000095f">P$2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C32)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000009a2">P$1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000009a3">P$2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C33)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000985">P$1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000986">P$2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/L6)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000093d">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000093c">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R52)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000094d">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000094c">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R53)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000092a">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000092b">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R54)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000972">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000973">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R55)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000921">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000922">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R92)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000097d">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000097e">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R93)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000948">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000947">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R94)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000918">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000919">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R95)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000096b">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000096c">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R96)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000095a">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000959">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R97)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000990">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000098f">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U15)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000099b">EN</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000998">MODE</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000997">GND</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000999">VIN</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000099a">VOUT</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U16)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000090f">MODE</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000910">VIN</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000090e">GND</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000090c">VOUT</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000090d">EN</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U17)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000933">VOUT</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000934">GND</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000935">MODE</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000937">VIN</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000936">EN</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000009b1">L2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000009b6">VIN</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000009ba">GND</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000009b9">VOUT</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000009b8">L1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000009b4">EN</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000009b3">PFM/PWM</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000009b7">FB</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000009b2">VINA</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000009b5">PGND</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect)
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/C36)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008f1">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008f2">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/C37)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000890">P$2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000891">P$1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D12)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000087a">C</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000879">A</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D13)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000087e">A</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000087f">C</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D14)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000089d">A</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-0000089e">C</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D15)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008cd">A</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008ce">C</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/Q1)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008ad">SOURCE</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008ac">GATE</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008ae">DRAIN</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R58)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008bd">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008be">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R59)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008dd">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008de">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R60)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008a4">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008a5">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R61)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008e4">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008e5">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R62)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008d5">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008d4">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R63)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000887">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000888">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R64)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008c7">1</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008c6">2</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R65)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008b6">2</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008b7">1</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000904">GND</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000900">OUTA</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000906">-INA</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008ff">NC</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000905">+INB</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-000008fe">-INB</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000901">VCC</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000902">OUTB</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000903">+INA</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12)
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000873">VCC</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000874">IN+</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000876">REF</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000872">IN-</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000875">VEE</a>
2015-01-14T12:30:39 - [Debug] - Mapping Port <a href="mga:id-0066-00000871">OUT</a>
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus_Breakout)
2015-01-14T12:30:39 - [Info] - Skipping Component <a href="mga:id-0065-000008b8">WakeBus_Breakout</a> (no EDA model)
2015-01-14T12:30:39 - [Debug] - CyPhyBuildVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/pcb)
2015-01-14T12:30:39 - [Info] - Skipping Component <a href="mga:id-0065-00000655">pcb</a> (no EDA model)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D1)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D2)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout)
2015-01-14T12:30:39 - [Debug] - Placing Node Unipro_Breakout in Assembly Ara_Module_Pad: @ 12.7,40.64
2015-01-14T12:30:39 - [Debug] - Placing Node J1 in Assembly Ara_Module_Pad: @ 30.48,25.4
2015-01-14T12:30:39 - [Debug] - Placing Node D1 in Assembly Ara_Module_Pad: @ 30.48,68.57999
2015-01-14T12:30:39 - [Debug] - Placing Node D2 in Assembly Ara_Module_Pad: @ 43.18,68.57999
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C4)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C5)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/Y1)
2015-01-14T12:30:39 - [Debug] - Placing Node Y1 in Assembly Clk_Gen: @ 20.32,7.62
2015-01-14T12:30:39 - [Debug] - Placing Node C5 in Assembly Clk_Gen: @ 38.1,15.24
2015-01-14T12:30:39 - [Debug] - Placing Node C4 in Assembly Clk_Gen: @ 38.1,33.02
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C10)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C11)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C12)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C13)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C14)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C15)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C16)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C17)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C18)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C19)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C20)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C21)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C22)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C23)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C24)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C25)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C8)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C9)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D10)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D3)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D4)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D5)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D6)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D7)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D8)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D9)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Debug_Breakout)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/HSIC_Breakout)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R10)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R11)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R12)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R13)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R14)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R15)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R16)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R17)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R18)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R19)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R20)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R21)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R24)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R25)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R27)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R28)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R29)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R30)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R31)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R32)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R33)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R34)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R35)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R37)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R38)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R39)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R40)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R41)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R42)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R43)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R44)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R45)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R46)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R47)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R6)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R7)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R78)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R79)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R8)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R80)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R81)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R82)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R83)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R84)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R85)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R88)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R89)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R9)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART_Breakout)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus_Breakout)
2015-01-14T12:30:39 - [Debug] - Placing Node Debug_Breakout in Assembly GP_ASIC: @ 2.54,144.78
2015-01-14T12:30:39 - [Debug] - Placing Node WakeBus_Breakout in Assembly GP_ASIC: @ 10.16,182.88
2015-01-14T12:30:39 - [Debug] - Placing Node Unipro_Breakout$1 in Assembly GP_ASIC: @ 12.7,200.66
2015-01-14T12:30:39 - [Debug] - Placing Node C8 in Assembly GP_ASIC: @ 30.48,200.66
2015-01-14T12:30:39 - [Debug] - Placing Node C9 in Assembly GP_ASIC: @ 30.48,218.44
2015-01-14T12:30:39 - [Debug] - Placing Node C10 in Assembly GP_ASIC: @ 38.1,218.44
2015-01-14T12:30:39 - [Debug] - Placing Node C11 in Assembly GP_ASIC: @ 38.1,236.22
2015-01-14T12:30:39 - [Debug] - Placing Node C12 in Assembly GP_ASIC: @ 45.72,236.22
2015-01-14T12:30:39 - [Debug] - Placing Node C13 in Assembly GP_ASIC: @ 45.72,254
2015-01-14T12:30:39 - [Debug] - Placing Node C14 in Assembly GP_ASIC: @ 53.34,254
2015-01-14T12:30:39 - [Debug] - Placing Node C15 in Assembly GP_ASIC: @ 53.34,271.78
2015-01-14T12:30:39 - [Debug] - Placing Node C16 in Assembly GP_ASIC: @ 60.96,271.78
2015-01-14T12:30:39 - [Debug] - Placing Node C17 in Assembly GP_ASIC: @ 60.96,289.56
2015-01-14T12:30:39 - [Debug] - Placing Node C18 in Assembly GP_ASIC: @ 68.57999,289.56
2015-01-14T12:30:39 - [Debug] - Placing Node C19 in Assembly GP_ASIC: @ 68.57999,307.34
2015-01-14T12:30:39 - [Debug] - Placing Node C20 in Assembly GP_ASIC: @ 76.2,307.34
2015-01-14T12:30:39 - [Debug] - Placing Node C21 in Assembly GP_ASIC: @ 76.2,325.12
2015-01-14T12:30:39 - [Debug] - Placing Node C22 in Assembly GP_ASIC: @ 83.82,325.12
2015-01-14T12:30:39 - [Debug] - Placing Node R88 in Assembly GP_ASIC: @ 83.82,342.9
2015-01-14T12:30:39 - [Debug] - Placing Node R89 in Assembly GP_ASIC: @ 101.6,342.9
2015-01-14T12:30:39 - [Debug] - Placing Node R40 in Assembly GP_ASIC: @ 101.6,350.52
2015-01-14T12:30:39 - [Debug] - Placing Node R39 in Assembly GP_ASIC: @ 119.38,350.52
2015-01-14T12:30:39 - [Debug] - Placing Node R42 in Assembly GP_ASIC: @ 119.38,358.14
2015-01-14T12:30:39 - [Debug] - Placing Node R43 in Assembly GP_ASIC: @ 137.16,358.14
2015-01-14T12:30:39 - [Debug] - Placing Node R44 in Assembly GP_ASIC: @ 137.16,365.76
2015-01-14T12:30:39 - [Debug] - Placing Node R45 in Assembly GP_ASIC: @ 154.94,365.76
2015-01-14T12:30:39 - [Debug] - Placing Node R46 in Assembly GP_ASIC: @ 154.94,373.38
2015-01-14T12:30:39 - [Debug] - Placing Node R47 in Assembly GP_ASIC: @ 172.72,373.38
2015-01-14T12:30:39 - [Debug] - Placing Node U13 in Assembly GP_ASIC: @ 172.72,381
2015-01-14T12:30:39 - [Debug] - Placing Node R41 in Assembly GP_ASIC: @ 210.82,381
2015-01-14T12:30:39 - [Debug] - Placing Node C25 in Assembly GP_ASIC: @ 210.82,388.62
2015-01-14T12:30:39 - [Debug] - Placing Node U3 in Assembly GP_ASIC: @ 218.44,441.96
2015-01-14T12:30:39 - [Debug] - Placing Node D3 in Assembly GP_ASIC: @ 342.9,441.96
2015-01-14T12:30:39 - [Debug] - Placing Node D4 in Assembly GP_ASIC: @ 342.9,459.74
2015-01-14T12:30:39 - [Debug] - Placing Node D5 in Assembly GP_ASIC: @ 355.6,459.74
2015-01-14T12:30:39 - [Debug] - Placing Node D6 in Assembly GP_ASIC: @ 355.6,477.52
2015-01-14T12:30:39 - [Debug] - Placing Node D7 in Assembly GP_ASIC: @ 368.3,477.52
2015-01-14T12:30:39 - [Debug] - Placing Node D8 in Assembly GP_ASIC: @ 368.3,495.3
2015-01-14T12:30:39 - [Debug] - Placing Node D9 in Assembly GP_ASIC: @ 381,495.3
2015-01-14T12:30:39 - [Debug] - Placing Node D10 in Assembly GP_ASIC: @ 381,513.08
2015-01-14T12:30:39 - [Debug] - Placing Node U6 in Assembly GP_ASIC: @ 393.7,513.08
2015-01-14T12:30:39 - [Debug] - Placing Node R10 in Assembly GP_ASIC: @ 393.7,556.2599
2015-01-14T12:30:39 - [Debug] - Placing Node R9 in Assembly GP_ASIC: @ 411.48,556.2599
2015-01-14T12:30:39 - [Debug] - Placing Node R8 in Assembly GP_ASIC: @ 411.48,563.8799
2015-01-14T12:30:39 - [Debug] - Placing Node R7 in Assembly GP_ASIC: @ 429.26,563.8799
2015-01-14T12:30:39 - [Debug] - Placing Node R6 in Assembly GP_ASIC: @ 429.26,571.4999
2015-01-14T12:30:39 - [Debug] - Placing Node C24 in Assembly GP_ASIC: @ 447.04,571.4999
2015-01-14T12:30:39 - [Debug] - Placing Node HSIC_Breakout in Assembly GP_ASIC: @ 447.04,589.28
2015-01-14T12:30:39 - [Debug] - Placing Node R27 in Assembly GP_ASIC: @ 464.82,589.28
2015-01-14T12:30:39 - [Debug] - Placing Node R29 in Assembly GP_ASIC: @ 464.82,596.9
2015-01-14T12:30:39 - [Debug] - Placing Node R31 in Assembly GP_ASIC: @ 482.6,596.9
2015-01-14T12:30:39 - [Debug] - Placing Node R32 in Assembly GP_ASIC: @ 482.6,604.52
2015-01-14T12:30:39 - [Debug] - Placing Node SDIO_Breakout in Assembly GP_ASIC: @ 500.38,604.52
2015-01-14T12:30:39 - [Debug] - Placing Node UART_Breakout in Assembly GP_ASIC: @ 500.38,622.3
2015-01-14T12:30:39 - [Debug] - Placing Node U4 in Assembly GP_ASIC: @ 518.16,622.3
2015-01-14T12:30:39 - [Debug] - Placing Node U14 in Assembly GP_ASIC: @ 518.16,670.56
2015-01-14T12:30:39 - [Debug] - Placing Node C23 in Assembly GP_ASIC: @ 561.34,670.56
2015-01-14T12:30:39 - [Debug] - Placing Node R11 in Assembly GP_ASIC: @ 561.34,688.34
2015-01-14T12:30:39 - [Debug] - Placing Node R12 in Assembly GP_ASIC: @ 579.1201,688.34
2015-01-14T12:30:39 - [Debug] - Placing Node R13 in Assembly GP_ASIC: @ 579.1201,695.96
2015-01-14T12:30:39 - [Debug] - Placing Node R14 in Assembly GP_ASIC: @ 596.9001,695.96
2015-01-14T12:30:39 - [Debug] - Placing Node R18 in Assembly GP_ASIC: @ 596.9001,703.58
2015-01-14T12:30:39 - [Debug] - Placing Node R15 in Assembly GP_ASIC: @ 614.6801,703.58
2015-01-14T12:30:39 - [Debug] - Placing Node R16 in Assembly GP_ASIC: @ 614.6801,711.2
2015-01-14T12:30:39 - [Debug] - Placing Node R19 in Assembly GP_ASIC: @ 632.4601,711.2
2015-01-14T12:30:39 - [Debug] - Placing Node R17 in Assembly GP_ASIC: @ 632.4601,718.82
2015-01-14T12:30:39 - [Debug] - Placing Node R20 in Assembly GP_ASIC: @ 650.2402,718.82
2015-01-14T12:30:39 - [Debug] - Placing Node R21 in Assembly GP_ASIC: @ 650.2402,726.44
2015-01-14T12:30:39 - [Debug] - Placing Node R30 in Assembly GP_ASIC: @ 668.0202,726.44
2015-01-14T12:30:39 - [Debug] - Placing Node R28 in Assembly GP_ASIC: @ 668.0202,734.06
2015-01-14T12:30:39 - [Debug] - Placing Node R24 in Assembly GP_ASIC: @ 685.8002,734.06
2015-01-14T12:30:39 - [Debug] - Placing Node R25 in Assembly GP_ASIC: @ 685.8002,741.68
2015-01-14T12:30:39 - [Debug] - Placing Node R78 in Assembly GP_ASIC: @ 703.5803,741.68
2015-01-14T12:30:39 - [Debug] - Placing Node R79 in Assembly GP_ASIC: @ 703.5803,749.3
2015-01-14T12:30:39 - [Debug] - Placing Node R80 in Assembly GP_ASIC: @ 721.3603,749.3
2015-01-14T12:30:39 - [Debug] - Placing Node R81 in Assembly GP_ASIC: @ 721.3603,756.92
2015-01-14T12:30:39 - [Debug] - Placing Node R33 in Assembly GP_ASIC: @ 739.1403,756.92
2015-01-14T12:30:39 - [Debug] - Placing Node R34 in Assembly GP_ASIC: @ 739.1403,764.54
2015-01-14T12:30:39 - [Debug] - Placing Node R35 in Assembly GP_ASIC: @ 756.9203,764.54
2015-01-14T12:30:39 - [Debug] - Placing Node R37 in Assembly GP_ASIC: @ 756.9203,772.16
2015-01-14T12:30:39 - [Debug] - Placing Node R38 in Assembly GP_ASIC: @ 774.7004,772.16
2015-01-14T12:30:39 - [Debug] - Placing Node R82 in Assembly GP_ASIC: @ 774.7004,779.78
2015-01-14T12:30:39 - [Debug] - Placing Node R83 in Assembly GP_ASIC: @ 792.4804,779.78
2015-01-14T12:30:39 - [Debug] - Placing Node R84 in Assembly GP_ASIC: @ 792.4804,787.4
2015-01-14T12:30:39 - [Debug] - Placing Node R85 in Assembly GP_ASIC: @ 810.2604,787.4
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C30)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C32)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C33)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/L6)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R52)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R53)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R54)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R55)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R92)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R93)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R94)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R95)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R96)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R97)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U15)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U16)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U17)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8)
2015-01-14T12:30:39 - [Debug] - Placing Node C30 in Assembly Power_System: @ 5.08,35.56
2015-01-14T12:30:39 - [Debug] - Placing Node L6 in Assembly Power_System: @ 12.7,71.12
2015-01-14T12:30:39 - [Debug] - Placing Node R97 in Assembly Power_System: @ 20.32,78.74
2015-01-14T12:30:39 - [Debug] - Placing Node R95 in Assembly Power_System: @ 38.1,78.74
2015-01-14T12:30:39 - [Debug] - Placing Node R93 in Assembly Power_System: @ 38.1,86.36
2015-01-14T12:30:39 - [Debug] - Placing Node U8 in Assembly Power_System: @ 55.88,86.36
2015-01-14T12:30:39 - [Debug] - Placing Node U16 in Assembly Power_System: @ 55.88,124.46
2015-01-14T12:30:39 - [Debug] - Placing Node U17 in Assembly Power_System: @ 99.06,124.46
2015-01-14T12:30:39 - [Debug] - Placing Node U15 in Assembly Power_System: @ 99.06,157.48
2015-01-14T12:30:39 - [Debug] - Placing Node R53 in Assembly Power_System: @ 142.24,157.48
2015-01-14T12:30:39 - [Debug] - Placing Node R52 in Assembly Power_System: @ 142.24,165.1
2015-01-14T12:30:39 - [Debug] - Placing Node R54 in Assembly Power_System: @ 160.02,165.1
2015-01-14T12:30:39 - [Debug] - Placing Node R94 in Assembly Power_System: @ 160.02,172.72
2015-01-14T12:30:39 - [Debug] - Placing Node R92 in Assembly Power_System: @ 177.8,172.72
2015-01-14T12:30:39 - [Debug] - Placing Node R96 in Assembly Power_System: @ 177.8,180.34
2015-01-14T12:30:39 - [Debug] - Placing Node R55 in Assembly Power_System: @ 195.58,180.34
2015-01-14T12:30:39 - [Debug] - Placing Node C32 in Assembly Power_System: @ 195.58,187.96
2015-01-14T12:30:39 - [Debug] - Placing Node C33 in Assembly Power_System: @ 203.2,187.96
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/C36)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/C37)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D12)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D13)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D14)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D15)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/Q1)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R58)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R59)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R60)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R61)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R62)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R63)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R64)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R65)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12)
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus_Breakout)
2015-01-14T12:30:39 - [Debug] - Placing Node R61 in Assembly Wake_Detect: @ 12.7,17.78
2015-01-14T12:30:39 - [Debug] - Placing Node R60 in Assembly Wake_Detect: @ 30.48,10.16
2015-01-14T12:30:39 - [Debug] - Placing Node Q1 in Assembly Wake_Detect: @ 30.48,22.86
2015-01-14T12:30:39 - [Debug] - Placing Node R62 in Assembly Wake_Detect: @ 43.18,40.64
2015-01-14T12:30:39 - [Debug] - Placing Node R64 in Assembly Wake_Detect: @ 27.94,48.26
2015-01-14T12:30:39 - [Debug] - Placing Node U11 in Assembly Wake_Detect: @ 45.72,48.26
2015-01-14T12:30:39 - [Debug] - Placing Node U12 in Assembly Wake_Detect: @ 45.72,101.6
2015-01-14T12:30:39 - [Debug] - Placing Node C36 in Assembly Wake_Detect: @ 83.82,101.6
2015-01-14T12:30:39 - [Debug] - Placing Node C37 in Assembly Wake_Detect: @ 83.82,119.38
2015-01-14T12:30:39 - [Debug] - Placing Node R65 in Assembly Wake_Detect: @ 91.44,119.38
2015-01-14T12:30:39 - [Debug] - Placing Node R63 in Assembly Wake_Detect: @ 91.44,127
2015-01-14T12:30:39 - [Debug] - Placing Node R58 in Assembly Wake_Detect: @ 109.22,127
2015-01-14T12:30:39 - [Debug] - Placing Node R59 in Assembly Wake_Detect: @ 109.22,134.62
2015-01-14T12:30:39 - [Debug] - Placing Node D12 in Assembly Wake_Detect: @ 127,134.62
2015-01-14T12:30:39 - [Debug] - Placing Node D13 in Assembly Wake_Detect: @ 127,152.4
2015-01-14T12:30:39 - [Debug] - Placing Node D15 in Assembly Wake_Detect: @ 134.62,152.4
2015-01-14T12:30:39 - [Debug] - Placing Node D14 in Assembly Wake_Detect: @ 134.62,170.18
2015-01-14T12:30:39 - [Debug] - Placing Node WakeBus_Breakout$1 in Assembly Wake_Detect: @ 142.24,170.18
2015-01-14T12:30:39 - [Debug] - CyPhyLayoutVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/pcb)
2015-01-14T12:30:39 - [Debug] - Placing Node pcb in Assembly Template_Module_1x2: @ 292.1,198.12
2015-01-14T12:30:39 - [Debug] - Component D1: Center 246.38,271.78, Size 5.08,10.16
2015-01-14T12:30:39 - [Debug] - Port C1: Location 246.38,276.86 Parent Center: 246.38,271.78
2015-01-14T12:30:39 - [Debug] - Port C2: Location 246.38,266.7 Parent Center: 246.38,271.78
2015-01-14T12:30:39 - [Debug] - Component D2: Center 259.08,271.78, Size 5.08,10.16
2015-01-14T12:30:39 - [Debug] - Port C2: Location 259.08,266.7 Parent Center: 259.08,271.78
2015-01-14T12:30:39 - [Debug] - Port C1: Location 259.08,276.86 Parent Center: 259.08,271.78
2015-01-14T12:30:39 - [Debug] - Component J1: Center 264.16,241.3, Size 40.64,35.56
2015-01-14T12:30:39 - [Debug] - Port RF: Location 243.84,251.46 Parent Center: 264.16,241.3
2015-01-14T12:30:39 - [Debug] - Port VCONN: Location 264.16,259.08 Parent Center: 264.16,241.3
2015-01-14T12:30:39 - [Debug] - Port MTXD1N: Location 284.48,241.3 Parent Center: 264.16,241.3
2015-01-14T12:30:39 - [Debug] - Port MTXDON: Location 243.84,241.3 Parent Center: 264.16,241.3
2015-01-14T12:30:39 - [Debug] - Port MRXD1N: Location 284.48,231.14 Parent Center: 264.16,241.3
2015-01-14T12:30:39 - [Debug] - Port MRXDON: Location 243.84,231.14 Parent Center: 264.16,241.3
2015-01-14T12:30:39 - [Debug] - Port MRXDOP: Location 284.48,251.46 Parent Center: 264.16,241.3
2015-01-14T12:30:39 - [Debug] - Port MRXD1P: Location 284.48,236.22 Parent Center: 264.16,241.3
2015-01-14T12:30:39 - [Debug] - Port GND: Location 264.16,223.52 Parent Center: 264.16,241.3
2015-01-14T12:30:39 - [Debug] - Port DET/WAKE: Location 243.84,246.38 Parent Center: 264.16,241.3
2015-01-14T12:30:39 - [Debug] - Port MTXD1P: Location 284.48,246.38 Parent Center: 264.16,241.3
2015-01-14T12:30:39 - [Debug] - Port MTXDOP: Location 243.84,236.22 Parent Center: 264.16,241.3
2015-01-14T12:30:39 - [Debug] - Component Unipro_Breakout: Center 231.14,243.84, Size 10.16,10.16
2015-01-14T12:30:39 - [Debug] - Component C4: Center 548.64,642.62, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 548.64,642.62 Parent Center: 548.64,642.62
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 548.64,635 Parent Center: 548.64,642.62
2015-01-14T12:30:39 - [Debug] - Component C5: Center 548.64,624.84, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 548.64,624.84 Parent Center: 548.64,624.84
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 548.64,617.22 Parent Center: 548.64,624.84
2015-01-14T12:30:39 - [Debug] - Component Y1: Center 535.94,617.22, Size 10.16,10.16
2015-01-14T12:30:39 - [Debug] - Component C10: Center 330.2,439.42, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 330.2,439.42 Parent Center: 330.2,439.42
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 330.2,431.8 Parent Center: 330.2,439.42
2015-01-14T12:30:39 - [Debug] - Component C11: Center 330.2,457.2, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 330.2,449.58 Parent Center: 330.2,457.2
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 330.2,457.2 Parent Center: 330.2,457.2
2015-01-14T12:30:39 - [Debug] - Component C12: Center 337.82,457.2, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 337.82,449.58 Parent Center: 337.82,457.2
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 337.82,457.2 Parent Center: 337.82,457.2
2015-01-14T12:30:39 - [Debug] - Component C13: Center 337.82,474.98, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 337.82,467.36 Parent Center: 337.82,474.98
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 337.82,474.98 Parent Center: 337.82,474.98
2015-01-14T12:30:39 - [Debug] - Component C14: Center 345.44,474.98, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 345.44,467.36 Parent Center: 345.44,474.98
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 345.44,474.98 Parent Center: 345.44,474.98
2015-01-14T12:30:39 - [Debug] - Component C15: Center 345.44,492.76, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 345.44,485.14 Parent Center: 345.44,492.76
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 345.44,492.76 Parent Center: 345.44,492.76
2015-01-14T12:30:39 - [Debug] - Component C16: Center 353.06,492.76, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 353.06,485.14 Parent Center: 353.06,492.76
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 353.06,492.76 Parent Center: 353.06,492.76
2015-01-14T12:30:39 - [Debug] - Component C17: Center 353.06,510.54, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 353.06,502.92 Parent Center: 353.06,510.54
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 353.06,510.54 Parent Center: 353.06,510.54
2015-01-14T12:30:39 - [Debug] - Component C18: Center 360.68,510.54, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 360.68,510.54 Parent Center: 360.68,510.54
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 360.68,502.92 Parent Center: 360.68,510.54
2015-01-14T12:30:39 - [Debug] - Component C19: Center 360.68,528.32, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 360.68,520.7 Parent Center: 360.68,528.32
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 360.68,528.32 Parent Center: 360.68,528.32
2015-01-14T12:30:39 - [Debug] - Component C20: Center 368.3,528.32, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 368.3,520.7 Parent Center: 368.3,528.32
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 368.3,528.32 Parent Center: 368.3,528.32
2015-01-14T12:30:39 - [Debug] - Component C21: Center 368.3,546.1, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 368.3,546.1 Parent Center: 368.3,546.1
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 368.3,538.48 Parent Center: 368.3,546.1
2015-01-14T12:30:39 - [Debug] - Component C22: Center 375.92,546.1, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 375.92,546.1 Parent Center: 375.92,546.1
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 375.92,538.48 Parent Center: 375.92,546.1
2015-01-14T12:30:39 - [Debug] - Component C23: Center 853.44,891.54, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 853.44,883.92 Parent Center: 853.44,891.54
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 853.44,891.54 Parent Center: 853.44,891.54
2015-01-14T12:30:39 - [Debug] - Component C24: Center 739.14,792.48, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 739.14,784.86 Parent Center: 739.14,792.48
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 739.14,792.48 Parent Center: 739.14,792.48
2015-01-14T12:30:39 - [Debug] - Component C25: Center 502.92,609.6, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 502.92,609.6 Parent Center: 502.92,609.6
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 502.92,601.98 Parent Center: 502.92,609.6
2015-01-14T12:30:39 - [Debug] - Component C8: Center 322.58,421.64, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 322.58,414.02 Parent Center: 322.58,421.64
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 322.58,421.64 Parent Center: 322.58,421.64
2015-01-14T12:30:39 - [Debug] - Component C9: Center 322.58,439.42, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 322.58,431.8 Parent Center: 322.58,439.42
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 322.58,439.42 Parent Center: 322.58,439.42
2015-01-14T12:30:39 - [Debug] - Component D10: Center 675.64,734.06, Size 5.08,10.16
2015-01-14T12:30:39 - [Debug] - Port C2: Location 675.64,728.98 Parent Center: 675.64,734.06
2015-01-14T12:30:39 - [Debug] - Port C1: Location 675.64,739.14 Parent Center: 675.64,734.06
2015-01-14T12:30:39 - [Debug] - Component D3: Center 637.54,662.94, Size 5.08,10.16
2015-01-14T12:30:39 - [Debug] - Port C2: Location 637.54,657.86 Parent Center: 637.54,662.94
2015-01-14T12:30:39 - [Debug] - Port C1: Location 637.54,668.02 Parent Center: 637.54,662.94
2015-01-14T12:30:39 - [Debug] - Component D4: Center 637.54,680.72, Size 5.08,10.16
2015-01-14T12:30:39 - [Debug] - Port C1: Location 637.54,685.8 Parent Center: 637.54,680.72
2015-01-14T12:30:39 - [Debug] - Port C2: Location 637.54,675.64 Parent Center: 637.54,680.72
2015-01-14T12:30:39 - [Debug] - Component D5: Center 650.24,680.72, Size 5.08,10.16
2015-01-14T12:30:39 - [Debug] - Port C1: Location 650.24,685.8 Parent Center: 650.24,680.72
2015-01-14T12:30:39 - [Debug] - Port C2: Location 650.24,675.64 Parent Center: 650.24,680.72
2015-01-14T12:30:39 - [Debug] - Component D6: Center 650.24,698.5, Size 5.08,10.16
2015-01-14T12:30:39 - [Debug] - Port C1: Location 650.24,703.58 Parent Center: 650.24,698.5
2015-01-14T12:30:39 - [Debug] - Port C2: Location 650.24,693.42 Parent Center: 650.24,698.5
2015-01-14T12:30:39 - [Debug] - Component D7: Center 662.94,698.5, Size 5.08,10.16
2015-01-14T12:30:39 - [Debug] - Port C2: Location 662.94,693.42 Parent Center: 662.94,698.5
2015-01-14T12:30:39 - [Debug] - Port C1: Location 662.94,703.58 Parent Center: 662.94,698.5
2015-01-14T12:30:39 - [Debug] - Component D8: Center 662.94,716.28, Size 5.08,10.16
2015-01-14T12:30:39 - [Debug] - Port C1: Location 662.94,721.36 Parent Center: 662.94,716.28
2015-01-14T12:30:39 - [Debug] - Port C2: Location 662.94,711.2 Parent Center: 662.94,716.28
2015-01-14T12:30:39 - [Debug] - Component D9: Center 675.64,716.28, Size 5.08,10.16
2015-01-14T12:30:39 - [Debug] - Port C1: Location 675.64,721.36 Parent Center: 675.64,716.28
2015-01-14T12:30:39 - [Debug] - Port C2: Location 675.64,711.2 Parent Center: 675.64,716.28
2015-01-14T12:30:39 - [Debug] - Component Debug_Breakout: Center 299.72,365.76, Size 10.16,10.16
2015-01-14T12:30:39 - [Debug] - Component HSIC_Breakout: Center 744.22,810.26, Size 10.16,10.16
2015-01-14T12:30:39 - [Debug] - Component R10: Center 690.88,772.16, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 695.96,772.16 Parent Center: 690.88,772.16
2015-01-14T12:30:39 - [Debug] - Port 1: Location 685.8,772.16 Parent Center: 690.88,772.16
2015-01-14T12:30:39 - [Debug] - Component R11: Center 858.52,904.24, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 853.4399,904.24 Parent Center: 858.52,904.24
2015-01-14T12:30:39 - [Debug] - Port 2: Location 863.6,904.24 Parent Center: 858.52,904.24
2015-01-14T12:30:39 - [Debug] - Component R12: Center 876.3,904.24, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 881.38,904.24 Parent Center: 876.3,904.24
2015-01-14T12:30:39 - [Debug] - Port 1: Location 871.22,904.24 Parent Center: 876.3,904.24
2015-01-14T12:30:39 - [Debug] - Component R13: Center 876.3,911.86, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 881.38,911.86 Parent Center: 876.3,911.86
2015-01-14T12:30:39 - [Debug] - Port 1: Location 871.22,911.86 Parent Center: 876.3,911.86
2015-01-14T12:30:39 - [Debug] - Component R14: Center 894.08,911.86, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 899.16,911.86 Parent Center: 894.08,911.86
2015-01-14T12:30:39 - [Debug] - Port 1: Location 888.9999,911.86 Parent Center: 894.08,911.86
2015-01-14T12:30:39 - [Debug] - Component R15: Center 911.86,919.48, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 916.94,919.48 Parent Center: 911.86,919.48
2015-01-14T12:30:39 - [Debug] - Port 1: Location 906.78,919.48 Parent Center: 911.86,919.48
2015-01-14T12:30:39 - [Debug] - Component R16: Center 911.86,927.1, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 916.94,927.1 Parent Center: 911.86,927.1
2015-01-14T12:30:39 - [Debug] - Port 1: Location 906.78,927.1 Parent Center: 911.86,927.1
2015-01-14T12:30:39 - [Debug] - Component R17: Center 929.64,934.72, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 924.56,934.72 Parent Center: 929.64,934.72
2015-01-14T12:30:39 - [Debug] - Port 2: Location 934.72,934.72 Parent Center: 929.64,934.72
2015-01-14T12:30:39 - [Debug] - Component R18: Center 894.08,919.48, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 899.16,919.48 Parent Center: 894.08,919.48
2015-01-14T12:30:39 - [Debug] - Port 1: Location 888.9999,919.48 Parent Center: 894.08,919.48
2015-01-14T12:30:39 - [Debug] - Component R19: Center 929.64,927.1, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 924.56,927.1 Parent Center: 929.64,927.1
2015-01-14T12:30:39 - [Debug] - Port 2: Location 934.72,927.1 Parent Center: 929.64,927.1
2015-01-14T12:30:39 - [Debug] - Component R20: Center 947.42,934.72, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 952.5,934.72 Parent Center: 947.42,934.72
2015-01-14T12:30:39 - [Debug] - Port 1: Location 942.34,934.72 Parent Center: 947.42,934.72
2015-01-14T12:30:39 - [Debug] - Component R21: Center 947.42,942.34, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 942.34,942.34 Parent Center: 947.42,942.34
2015-01-14T12:30:39 - [Debug] - Port 2: Location 952.5,942.34 Parent Center: 947.42,942.34
2015-01-14T12:30:39 - [Debug] - Component R24: Center 982.98,949.96, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 977.9,949.96 Parent Center: 982.98,949.96
2015-01-14T12:30:39 - [Debug] - Port 2: Location 988.06,949.96 Parent Center: 982.98,949.96
2015-01-14T12:30:39 - [Debug] - Component R25: Center 982.98,957.58, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 988.06,957.58 Parent Center: 982.98,957.58
2015-01-14T12:30:39 - [Debug] - Port 1: Location 977.9,957.58 Parent Center: 982.98,957.58
2015-01-14T12:30:39 - [Debug] - Component R27: Center 762,805.18, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 767.08,805.18 Parent Center: 762,805.18
2015-01-14T12:30:39 - [Debug] - Port 1: Location 756.92,805.18 Parent Center: 762,805.18
2015-01-14T12:30:39 - [Debug] - Component R28: Center 965.2,949.96, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 970.28,949.96 Parent Center: 965.2,949.96
2015-01-14T12:30:39 - [Debug] - Port 1: Location 960.12,949.96 Parent Center: 965.2,949.96
2015-01-14T12:30:39 - [Debug] - Component R29: Center 762,812.8, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 756.92,812.8 Parent Center: 762,812.8
2015-01-14T12:30:39 - [Debug] - Port 2: Location 767.08,812.8 Parent Center: 762,812.8
2015-01-14T12:30:39 - [Debug] - Component R30: Center 965.2,942.34, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 970.28,942.34 Parent Center: 965.2,942.34
2015-01-14T12:30:39 - [Debug] - Port 1: Location 960.12,942.34 Parent Center: 965.2,942.34
2015-01-14T12:30:39 - [Debug] - Component R31: Center 779.78,812.8, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 774.7,812.8 Parent Center: 779.78,812.8
2015-01-14T12:30:39 - [Debug] - Port 2: Location 784.86,812.8 Parent Center: 779.78,812.8
2015-01-14T12:30:39 - [Debug] - Component R32: Center 779.78,820.42, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 774.7,820.42 Parent Center: 779.78,820.42
2015-01-14T12:30:39 - [Debug] - Port 2: Location 784.86,820.42 Parent Center: 779.78,820.42
2015-01-14T12:30:39 - [Debug] - Component R33: Center 1036.32,972.82, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 1041.4,972.82 Parent Center: 1036.32,972.82
2015-01-14T12:30:39 - [Debug] - Port 1: Location 1031.24,972.82 Parent Center: 1036.32,972.82
2015-01-14T12:30:39 - [Debug] - Component R34: Center 1036.32,980.44, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 1041.4,980.44 Parent Center: 1036.32,980.44
2015-01-14T12:30:39 - [Debug] - Port 1: Location 1031.24,980.44 Parent Center: 1036.32,980.44
2015-01-14T12:30:39 - [Debug] - Component R35: Center 1054.1,980.44, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 1059.18,980.44 Parent Center: 1054.1,980.44
2015-01-14T12:30:39 - [Debug] - Port 1: Location 1049.02,980.44 Parent Center: 1054.1,980.44
2015-01-14T12:30:39 - [Debug] - Component R37: Center 1054.1,988.06, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 1059.18,988.06 Parent Center: 1054.1,988.06
2015-01-14T12:30:39 - [Debug] - Port 1: Location 1049.02,988.06 Parent Center: 1054.1,988.06
2015-01-14T12:30:39 - [Debug] - Component R38: Center 1071.88,988.06, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 1066.8,988.06 Parent Center: 1071.88,988.06
2015-01-14T12:30:39 - [Debug] - Port 2: Location 1076.96,988.06 Parent Center: 1071.88,988.06
2015-01-14T12:30:39 - [Debug] - Component R39: Center 416.56,566.42, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 421.64,566.42 Parent Center: 416.56,566.42
2015-01-14T12:30:39 - [Debug] - Port 1: Location 411.48,566.42 Parent Center: 416.56,566.42
2015-01-14T12:30:39 - [Debug] - Component R40: Center 398.78,566.42, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 403.86,566.42 Parent Center: 398.78,566.42
2015-01-14T12:30:39 - [Debug] - Port 1: Location 393.7,566.42 Parent Center: 398.78,566.42
2015-01-14T12:30:39 - [Debug] - Component R41: Center 508,596.9, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 513.08,596.9 Parent Center: 508,596.9
2015-01-14T12:30:39 - [Debug] - Port 1: Location 502.92,596.9 Parent Center: 508,596.9
2015-01-14T12:30:39 - [Debug] - Component R42: Center 416.56,574.04, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 421.64,574.04 Parent Center: 416.56,574.04
2015-01-14T12:30:39 - [Debug] - Port 1: Location 411.48,574.04 Parent Center: 416.56,574.04
2015-01-14T12:30:39 - [Debug] - Component R43: Center 434.34,574.04, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 429.26,574.04 Parent Center: 434.34,574.04
2015-01-14T12:30:39 - [Debug] - Port 2: Location 439.42,574.04 Parent Center: 434.34,574.04
2015-01-14T12:30:39 - [Debug] - Component R44: Center 434.34,581.66, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 439.42,581.66 Parent Center: 434.34,581.66
2015-01-14T12:30:39 - [Debug] - Port 1: Location 429.26,581.66 Parent Center: 434.34,581.66
2015-01-14T12:30:39 - [Debug] - Component R45: Center 452.12,581.66, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 457.2,581.66 Parent Center: 452.12,581.66
2015-01-14T12:30:39 - [Debug] - Port 1: Location 447.04,581.66 Parent Center: 452.12,581.66
2015-01-14T12:30:39 - [Debug] - Component R46: Center 452.12,589.28, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 457.2,589.28 Parent Center: 452.12,589.28
2015-01-14T12:30:39 - [Debug] - Port 1: Location 447.04,589.28 Parent Center: 452.12,589.28
2015-01-14T12:30:39 - [Debug] - Component R47: Center 469.9,589.28, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 474.98,589.28 Parent Center: 469.9,589.28
2015-01-14T12:30:39 - [Debug] - Port 1: Location 464.82,589.28 Parent Center: 469.9,589.28
2015-01-14T12:30:39 - [Debug] - Component R6: Center 726.44,787.4, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 721.36,787.4 Parent Center: 726.44,787.4
2015-01-14T12:30:39 - [Debug] - Port 2: Location 731.52,787.4 Parent Center: 726.44,787.4
2015-01-14T12:30:39 - [Debug] - Component R7: Center 726.44,779.78, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 721.36,779.78 Parent Center: 726.44,779.78
2015-01-14T12:30:39 - [Debug] - Port 2: Location 731.52,779.78 Parent Center: 726.44,779.78
2015-01-14T12:30:39 - [Debug] - Component R78: Center 1000.76,957.58, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 995.68,957.58 Parent Center: 1000.76,957.58
2015-01-14T12:30:39 - [Debug] - Port 2: Location 1005.84,957.58 Parent Center: 1000.76,957.58
2015-01-14T12:30:39 - [Debug] - Component R79: Center 1000.76,965.2, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 1005.84,965.2 Parent Center: 1000.76,965.2
2015-01-14T12:30:39 - [Debug] - Port 1: Location 995.68,965.2 Parent Center: 1000.76,965.2
2015-01-14T12:30:39 - [Debug] - Component R8: Center 708.66,779.78, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 703.58,779.78 Parent Center: 708.66,779.78
2015-01-14T12:30:39 - [Debug] - Port 2: Location 713.74,779.78 Parent Center: 708.66,779.78
2015-01-14T12:30:39 - [Debug] - Component R80: Center 1018.54,965.2, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 1023.62,965.2 Parent Center: 1018.54,965.2
2015-01-14T12:30:39 - [Debug] - Port 1: Location 1013.46,965.2 Parent Center: 1018.54,965.2
2015-01-14T12:30:39 - [Debug] - Component R81: Center 1018.54,972.82, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 1023.62,972.82 Parent Center: 1018.54,972.82
2015-01-14T12:30:39 - [Debug] - Port 1: Location 1013.46,972.82 Parent Center: 1018.54,972.82
2015-01-14T12:30:39 - [Debug] - Component R82: Center 1071.88,995.68, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 1076.96,995.68 Parent Center: 1071.88,995.68
2015-01-14T12:30:39 - [Debug] - Port 1: Location 1066.8,995.68 Parent Center: 1071.88,995.68
2015-01-14T12:30:39 - [Debug] - Component R83: Center 1089.66,995.68, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 1094.74,995.68 Parent Center: 1089.66,995.68
2015-01-14T12:30:39 - [Debug] - Port 1: Location 1084.58,995.68 Parent Center: 1089.66,995.68
2015-01-14T12:30:39 - [Debug] - Component R84: Center 1089.66,1003.3, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 1094.74,1003.3 Parent Center: 1089.66,1003.3
2015-01-14T12:30:39 - [Debug] - Port 1: Location 1084.58,1003.3 Parent Center: 1089.66,1003.3
2015-01-14T12:30:39 - [Debug] - Component R85: Center 1107.44,1003.3, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 1102.36,1003.3 Parent Center: 1107.44,1003.3
2015-01-14T12:30:39 - [Debug] - Port 2: Location 1112.52,1003.3 Parent Center: 1107.44,1003.3
2015-01-14T12:30:39 - [Debug] - Component R88: Center 381,558.8, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 386.08,558.8 Parent Center: 381,558.8
2015-01-14T12:30:39 - [Debug] - Port 1: Location 375.92,558.8 Parent Center: 381,558.8
2015-01-14T12:30:39 - [Debug] - Component R89: Center 398.78,558.8, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 403.86,558.8 Parent Center: 398.78,558.8
2015-01-14T12:30:39 - [Debug] - Port 1: Location 393.7,558.8 Parent Center: 398.78,558.8
2015-01-14T12:30:39 - [Debug] - Component R9: Center 708.66,772.16, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 713.74,772.16 Parent Center: 708.66,772.16
2015-01-14T12:30:39 - [Debug] - Port 1: Location 703.58,772.16 Parent Center: 708.66,772.16
2015-01-14T12:30:39 - [Debug] - Component SDIO_Breakout: Center 797.56,825.5, Size 10.16,10.16
2015-01-14T12:30:39 - [Debug] - Component U13: Center 480.06,612.14, Size 30.48,30.48
2015-01-14T12:30:39 - [Debug] - Port GND: Location 480.06,596.9 Parent Center: 480.06,612.14
2015-01-14T12:30:39 - [Debug] - Port IN1: Location 495.3,614.68 Parent Center: 480.06,612.14
2015-01-14T12:30:39 - [Debug] - Port NO2: Location 464.82,604.52 Parent Center: 480.06,612.14
2015-01-14T12:30:39 - [Debug] - Port NC1: Location 464.82,619.76 Parent Center: 480.06,612.14
2015-01-14T12:30:39 - [Debug] - Port IN2: Location 495.3,609.6 Parent Center: 480.06,612.14
2015-01-14T12:30:39 - [Debug] - Port V+: Location 480.06,627.38 Parent Center: 480.06,612.14
2015-01-14T12:30:39 - [Debug] - Port NO1: Location 464.82,614.68 Parent Center: 480.06,612.14
2015-01-14T12:30:39 - [Debug] - Port NC2: Location 464.82,609.6 Parent Center: 480.06,612.14
2015-01-14T12:30:39 - [Debug] - Port COM1: Location 495.3,619.76 Parent Center: 480.06,612.14
2015-01-14T12:30:39 - [Debug] - Port COM2: Location 495.3,604.52 Parent Center: 480.06,612.14
2015-01-14T12:30:39 - [Debug] - Component U14: Center 828.04,909.32, Size 35.56,45.72
2015-01-14T12:30:39 - [Debug] - Port P00: Location 810.2599,911.86 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P13: Location 845.82,911.86 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P03: Location 810.2599,904.24 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P07: Location 810.2599,894.08 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port !INT: Location 810.2599,924.56 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port VCCP: Location 830.58,932.18 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P11: Location 845.82,916.94 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P17: Location 845.82,901.7 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P06: Location 810.2599,896.62 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P04: Location 810.2599,901.7 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P10: Location 845.82,919.48 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port GND: Location 828.04,886.46 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port SDA: Location 810.2599,916.94 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P02: Location 810.2599,906.78 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P16: Location 845.82,904.24 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P12: Location 845.82,914.4 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port VCCL: Location 825.5,932.18 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P05: Location 810.2599,899.16 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P14: Location 845.82,909.32 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port !RESET: Location 810.2599,914.4 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P15: Location 845.82,906.78 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port SCL: Location 810.2599,919.48 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port ADDR: Location 810.2599,922.02 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Port P01: Location 810.2599,909.32 Parent Center: 828.04,909.32
2015-01-14T12:30:39 - [Debug] - Component U3: Center 568.96,728.98, Size 116.84,142.24
2015-01-14T12:30:39 - [Debug] - Port VSS9: Location 551.1799,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port PWM1/GPIO9: Location 627.3799,698.5 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port UNIPRO_RXD1P: Location 627.3799,741.68 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port UNIPRO_RXD0P: Location 627.3799,746.76 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI1_D3N: Location 508,723.9 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port I2C0_SDA: Location 627.3799,723.9 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port UNIPRO_RXD1N: Location 627.3799,739.14 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VDD_UNIPRO3: Location 586.74,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS10: Location 553.72,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS4: Location 538.48,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port UNIPRO_TXD1N: Location 627.3799,749.3 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS15: Location 566.42,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port I2S_SDO/TRACEDATA2: Location 627.3799,708.66 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI1_D3P: Location 508,726.44 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS14: Location 563.8799,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS11: Location 556.2599,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS30: Location 604.52,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VDD_UNIPRO1: Location 581.66,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port TEST0: Location 627.3799,728.98 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS7: Location 546.1,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port ISC0_SCL: Location 627.3799,721.36 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port I2S_AMCLK/TRACECLK: Location 627.3799,711.2 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VDD_UNIPRO2: Location 584.2,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS1: Location 530.86,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS29: Location 601.98,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port I2S_LRCK/TRACEDATA1: Location 627.3799,713.74 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port HSIC_STROBE: Location 627.3799,693.42 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port I2S_SDI/TRACEDATA3: Location 627.3799,706.12 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS28: Location 599.4399,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port SYS_CLK: Location 627.3799,731.52 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port PWM0: Location 627.3799,701.04 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS5: Location 541.02,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port I2S_BCK/TRACEDATA0: Location 627.3799,716.28 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS24: Location 589.28,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS3: Location 535.9399,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS13: Location 561.34,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS17: Location 571.4999,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VDD_UNIPRO: Location 579.1199,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VDD_SDIO: Location 556.2599,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port GPIO2: Location 508,713.74 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VDD_CORE1: Location 566.42,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS19: Location 576.58,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS20: Location 579.1199,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port GPIO3: Location 508,711.2 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VDDIO: Location 551.1799,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port GPIO4: Location 508,708.66 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS25: Location 591.8199,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS21: Location 581.66,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS22: Location 584.2,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS18: Location 574.04,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VDD_PLL1: Location 571.4999,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VDD_HSIC: Location 591.8199,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS23: Location 586.74,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VDD_CORE: Location 563.8799,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VDDIO1: Location 553.72,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port GND: Location 546.1,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VDD_SDIO1: Location 558.8,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS8: Location 548.64,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port GPIO1: Location 508,716.28 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS6: Location 543.5599,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS12: Location 558.8,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS2: Location 533.4,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VDD_PLL2: Location 574.04,802.64 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port GPIO0: Location 508,718.82 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS16: Location 568.96,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI1_D0N: Location 508,739.14 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port SPIB_IO0/GPIO13: Location 627.3799,762 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port SPIB_CS_N/GPIO15: Location 627.3799,769.62 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI0_D1N: Location 508,759.46 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI0_D3P: Location 508,751.84 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port SPIB_IO1/GPIO14: Location 627.3799,764.54 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port DBG_TCK: Location 508,693.42 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port DBG_TDO/GPIO10: Location 508,683.26 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI0_D0N: Location 508,764.54 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI1_CP: Location 508,746.76 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI1_CN: Location 508,744.22 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI1_D2N: Location 508,728.98 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI0_D2N: Location 508,754.38 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port SPIB_CLK/SD_POWER: Location 627.3799,772.16 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS31: Location 607.0599,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port GPIO7: Location 508,701.04 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port DBG_TRST_N: Location 508,685.8 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI0_D1P: Location 508,762 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS27: Location 596.9,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port DBG_TDI/GPIO11: Location 508,690.88 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI0_CP: Location 508,772.16 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port UNIPRO_TXD1P: Location 627.3799,751.84 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port GPIO5: Location 508,706.12 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port DBG_TMS/GPIO12: Location 508,688.34 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI1_D2P: Location 508,731.52 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI1_D1P: Location 508,736.6 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port GPIO8: Location 508,698.5 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI0_D2P: Location 508,756.92 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI1_D1N: Location 508,734.06 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI0_D3N: Location 508,749.3 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port GPIO6: Location 508,703.58 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port SPIBOOT_N: Location 627.3799,767.08 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port UNIPRO_TXD0P: Location 627.3799,756.92 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port HSIC_DATA: Location 627.3799,690.88 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI0_CN: Location 508,769.62 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port WDT_RESET_N: Location 627.3799,685.8 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port SYS_RESET_N: Location 627.3799,734.06 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI0_D0P: Location 508,767.08 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port CDSI1_D0P: Location 508,741.68 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port VSS26: Location 594.36,660.4 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port UNIPRO_RXD0N: Location 627.3799,744.22 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Port UNIPRO_TXD0N: Location 627.3799,754.38 Parent Center: 568.96,728.98
2015-01-14T12:30:39 - [Debug] - Component U4: Center 828.04,858.52, Size 35.56,40.64
2015-01-14T12:30:39 - [Debug] - Port S#: Location 810.2599,858.52 Parent Center: 828.04,858.52
2015-01-14T12:30:39 - [Debug] - Port VSS: Location 828.04,838.2 Parent Center: 828.04,858.52
2015-01-14T12:30:39 - [Debug] - Port DQ1: Location 845.82,858.52 Parent Center: 828.04,858.52
2015-01-14T12:30:39 - [Debug] - Port C: Location 810.2599,861.0599 Parent Center: 828.04,858.52
2015-01-14T12:30:39 - [Debug] - Port DQ0: Location 810.2599,863.6 Parent Center: 828.04,858.52
2015-01-14T12:30:39 - [Debug] - Port VCC: Location 828.04,878.84 Parent Center: 828.04,858.52
2015-01-14T12:30:39 - [Debug] - Port HOLD#/DQ3: Location 810.2599,853.4399 Parent Center: 828.04,858.52
2015-01-14T12:30:39 - [Debug] - Port VPP/W#/DQ2: Location 810.2599,855.98 Parent Center: 828.04,858.52
2015-01-14T12:30:39 - [Debug] - Component U6: Center 706.12,746.76, Size 40.64,35.56
2015-01-14T12:30:39 - [Debug] - Port SENSE: Location 685.8,744.22 Parent Center: 706.12,746.76
2015-01-14T12:30:39 - [Debug] - Port CT: Location 726.44,744.22 Parent Center: 706.12,746.76
2015-01-14T12:30:39 - [Debug] - Port ENABLE: Location 685.8,749.3 Parent Center: 706.12,746.76
2015-01-14T12:30:39 - [Debug] - Port VCC: Location 706.12,764.54 Parent Center: 706.12,746.76
2015-01-14T12:30:39 - [Debug] - Port SENSE_OUT: Location 726.44,749.3 Parent Center: 706.12,746.76
2015-01-14T12:30:39 - [Debug] - Port GND: Location 706.12,731.52 Parent Center: 706.12,746.76
2015-01-14T12:30:39 - [Debug] - Component UART_Breakout: Center 797.56,843.28, Size 10.16,10.16
2015-01-14T12:30:39 - [Debug] - Component Unipro_Breakout$1: Center 309.88,421.64, Size 10.16,10.16
2015-01-14T12:30:39 - [Debug] - Component WakeBus_Breakout: Center 307.34,403.86, Size 10.16,10.16
2015-01-14T12:30:39 - [Debug] - Component C30: Center 7.62,40.64, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 7.62,40.64 Parent Center: 7.62,40.64
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 7.62,33.02 Parent Center: 7.62,40.64
2015-01-14T12:30:39 - [Debug] - Component C32: Center 198.12,193.04, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 198.12,193.04 Parent Center: 198.12,193.04
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 198.12,185.42 Parent Center: 198.12,193.04
2015-01-14T12:30:39 - [Debug] - Component C33: Center 205.74,193.04, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 205.74,193.04 Parent Center: 205.74,193.04
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 205.74,185.42 Parent Center: 205.74,193.04
2015-01-14T12:30:39 - [Debug] - Component L6: Center 22.86,71.12, Size 15.24,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 30.48,71.12 Parent Center: 22.86,71.12
2015-01-14T12:30:39 - [Debug] - Port 1: Location 15.24,71.12 Parent Center: 22.86,71.12
2015-01-14T12:30:39 - [Debug] - Component R52: Center 149.86,165.1, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 144.78,165.1 Parent Center: 149.86,165.1
2015-01-14T12:30:39 - [Debug] - Port 2: Location 154.94,165.1 Parent Center: 149.86,165.1
2015-01-14T12:30:39 - [Debug] - Component R53: Center 149.86,157.48, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 154.94,157.48 Parent Center: 149.86,157.48
2015-01-14T12:30:39 - [Debug] - Port 1: Location 144.78,157.48 Parent Center: 149.86,157.48
2015-01-14T12:30:39 - [Debug] - Component R54: Center 167.64,165.1, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 172.72,165.1 Parent Center: 167.64,165.1
2015-01-14T12:30:39 - [Debug] - Port 1: Location 162.56,165.1 Parent Center: 167.64,165.1
2015-01-14T12:30:39 - [Debug] - Component R55: Center 203.2,180.34, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 208.28,180.34 Parent Center: 203.2,180.34
2015-01-14T12:30:39 - [Debug] - Port 1: Location 198.12,180.34 Parent Center: 203.2,180.34
2015-01-14T12:30:39 - [Debug] - Component R92: Center 185.42,172.72, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 190.5,172.72 Parent Center: 185.42,172.72
2015-01-14T12:30:39 - [Debug] - Port 1: Location 180.34,172.72 Parent Center: 185.42,172.72
2015-01-14T12:30:39 - [Debug] - Component R93: Center 45.72,86.36, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 40.64,86.36 Parent Center: 45.72,86.36
2015-01-14T12:30:39 - [Debug] - Port 2: Location 50.8,86.36 Parent Center: 45.72,86.36
2015-01-14T12:30:39 - [Debug] - Component R94: Center 167.64,172.72, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 172.72,172.72 Parent Center: 167.64,172.72
2015-01-14T12:30:39 - [Debug] - Port 1: Location 162.56,172.72 Parent Center: 167.64,172.72
2015-01-14T12:30:39 - [Debug] - Component R95: Center 45.72,78.74, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 50.8,78.74 Parent Center: 45.72,78.74
2015-01-14T12:30:39 - [Debug] - Port 1: Location 40.64,78.74 Parent Center: 45.72,78.74
2015-01-14T12:30:39 - [Debug] - Component R96: Center 185.42,180.34, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 180.34,180.34 Parent Center: 185.42,180.34
2015-01-14T12:30:39 - [Debug] - Port 2: Location 190.5,180.34 Parent Center: 185.42,180.34
2015-01-14T12:30:39 - [Debug] - Component R97: Center 27.94,78.74, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 22.86,78.74 Parent Center: 27.94,78.74
2015-01-14T12:30:39 - [Debug] - Port 2: Location 33.02,78.74 Parent Center: 27.94,78.74
2015-01-14T12:30:39 - [Debug] - Component U15: Center 119.38,170.18, Size 35.56,25.4
2015-01-14T12:30:39 - [Debug] - Port EN: Location 101.6,167.64 Parent Center: 119.38,170.18
2015-01-14T12:30:39 - [Debug] - Port MODE: Location 137.16,167.64 Parent Center: 119.38,170.18
2015-01-14T12:30:39 - [Debug] - Port GND: Location 119.38,154.94 Parent Center: 119.38,170.18
2015-01-14T12:30:39 - [Debug] - Port VIN: Location 101.6,175.26 Parent Center: 119.38,170.18
2015-01-14T12:30:39 - [Debug] - Port VOUT: Location 137.16,175.26 Parent Center: 119.38,170.18
2015-01-14T12:30:39 - [Debug] - Component U16: Center 76.2,137.16, Size 35.56,25.4
2015-01-14T12:30:39 - [Debug] - Port MODE: Location 93.98,134.62 Parent Center: 76.2,137.16
2015-01-14T12:30:39 - [Debug] - Port VIN: Location 58.42,142.24 Parent Center: 76.2,137.16
2015-01-14T12:30:39 - [Debug] - Port GND: Location 76.2,121.92 Parent Center: 76.2,137.16
2015-01-14T12:30:39 - [Debug] - Port VOUT: Location 93.98,142.24 Parent Center: 76.2,137.16
2015-01-14T12:30:39 - [Debug] - Port EN: Location 58.42,134.62 Parent Center: 76.2,137.16
2015-01-14T12:30:39 - [Debug] - Component U17: Center 119.38,137.16, Size 35.56,25.4
2015-01-14T12:30:39 - [Debug] - Port VOUT: Location 137.16,142.24 Parent Center: 119.38,137.16
2015-01-14T12:30:39 - [Debug] - Port GND: Location 119.38,121.92 Parent Center: 119.38,137.16
2015-01-14T12:30:39 - [Debug] - Port MODE: Location 137.16,134.62 Parent Center: 119.38,137.16
2015-01-14T12:30:39 - [Debug] - Port VIN: Location 101.6,142.24 Parent Center: 119.38,137.16
2015-01-14T12:30:39 - [Debug] - Port EN: Location 101.6,134.62 Parent Center: 119.38,137.16
2015-01-14T12:30:39 - [Debug] - Component U8: Center 78.74,101.6, Size 40.64,30.48
2015-01-14T12:30:39 - [Debug] - Port L2: Location 58.42,91.44 Parent Center: 78.74,101.6
2015-01-14T12:30:39 - [Debug] - Port VIN: Location 76.2,116.84 Parent Center: 78.74,101.6
2015-01-14T12:30:39 - [Debug] - Port GND: Location 76.2,86.36 Parent Center: 78.74,101.6
2015-01-14T12:30:39 - [Debug] - Port VOUT: Location 99.06,101.6 Parent Center: 78.74,101.6
2015-01-14T12:30:39 - [Debug] - Port L1: Location 58.42,111.76 Parent Center: 78.74,101.6
2015-01-14T12:30:39 - [Debug] - Port EN: Location 58.42,106.68 Parent Center: 78.74,101.6
2015-01-14T12:30:39 - [Debug] - Port PFM/PWM: Location 58.42,96.52 Parent Center: 78.74,101.6
2015-01-14T12:30:39 - [Debug] - Port FB: Location 58.42,101.6 Parent Center: 78.74,101.6
2015-01-14T12:30:39 - [Debug] - Port VINA: Location 81.28,116.84 Parent Center: 78.74,101.6
2015-01-14T12:30:39 - [Debug] - Port PGND: Location 81.28,86.36 Parent Center: 78.74,101.6
2015-01-14T12:30:39 - [Debug] - Component C36: Center 297.18,119.38, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 297.18,111.76 Parent Center: 297.18,119.38
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 297.18,119.38 Parent Center: 297.18,119.38
2015-01-14T12:30:39 - [Debug] - Component C37: Center 297.18,137.16, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port P$2: Location 297.18,129.54 Parent Center: 297.18,137.16
2015-01-14T12:30:39 - [Debug] - Port P$1: Location 297.18,137.16 Parent Center: 297.18,137.16
2015-01-14T12:30:39 - [Debug] - Component D12: Center 340.36,152.4, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port C: Location 340.36,147.32 Parent Center: 340.36,152.4
2015-01-14T12:30:39 - [Debug] - Port A: Location 340.36,154.94 Parent Center: 340.36,152.4
2015-01-14T12:30:39 - [Debug] - Component D13: Center 340.36,170.18, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port A: Location 340.36,172.72 Parent Center: 340.36,170.18
2015-01-14T12:30:39 - [Debug] - Port C: Location 340.36,165.1 Parent Center: 340.36,170.18
2015-01-14T12:30:39 - [Debug] - Component D14: Center 347.98,187.96, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port A: Location 347.98,190.5 Parent Center: 347.98,187.96
2015-01-14T12:30:39 - [Debug] - Port C: Location 347.98,182.88 Parent Center: 347.98,187.96
2015-01-14T12:30:39 - [Debug] - Component D15: Center 347.98,170.18, Size 0,10.16
2015-01-14T12:30:39 - [Debug] - Port A: Location 347.98,172.72 Parent Center: 347.98,170.18
2015-01-14T12:30:39 - [Debug] - Port C: Location 347.98,165.1 Parent Center: 347.98,170.18
2015-01-14T12:30:39 - [Debug] - Component Q1: Center 246.38,40.64, Size 5.08,10.16
2015-01-14T12:30:39 - [Debug] - Port SOURCE: Location 246.38,35.56 Parent Center: 246.38,40.64
2015-01-14T12:30:39 - [Debug] - Port GATE: Location 241.3,38.1 Parent Center: 246.38,40.64
2015-01-14T12:30:39 - [Debug] - Port DRAIN: Location 246.38,45.72 Parent Center: 246.38,40.64
2015-01-14T12:30:39 - [Debug] - Component R58: Center 327.66,139.7, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 332.74,139.7 Parent Center: 327.66,139.7
2015-01-14T12:30:39 - [Debug] - Port 1: Location 322.58,139.7 Parent Center: 327.66,139.7
2015-01-14T12:30:39 - [Debug] - Component R59: Center 327.66,147.32, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 332.74,147.32 Parent Center: 327.66,147.32
2015-01-14T12:30:39 - [Debug] - Port 1: Location 322.58,147.32 Parent Center: 327.66,147.32
2015-01-14T12:30:39 - [Debug] - Component R60: Center 248.92,22.86, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 254,22.86 Parent Center: 248.92,22.86
2015-01-14T12:30:39 - [Debug] - Port 1: Location 243.84,22.86 Parent Center: 248.92,22.86
2015-01-14T12:30:39 - [Debug] - Component R61: Center 231.14,30.48, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 226.06,30.48 Parent Center: 231.14,30.48
2015-01-14T12:30:39 - [Debug] - Port 2: Location 236.22,30.48 Parent Center: 231.14,30.48
2015-01-14T12:30:39 - [Debug] - Component R62: Center 261.62,53.34, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 256.54,53.34 Parent Center: 261.62,53.34
2015-01-14T12:30:39 - [Debug] - Port 2: Location 266.7,53.34 Parent Center: 261.62,53.34
2015-01-14T12:30:39 - [Debug] - Component R63: Center 309.88,139.7, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 314.96,139.7 Parent Center: 309.88,139.7
2015-01-14T12:30:39 - [Debug] - Port 1: Location 304.8,139.7 Parent Center: 309.88,139.7
2015-01-14T12:30:39 - [Debug] - Component R64: Center 246.38,60.96, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 1: Location 241.3,60.96 Parent Center: 246.38,60.96
2015-01-14T12:30:39 - [Debug] - Port 2: Location 251.46,60.96 Parent Center: 246.38,60.96
2015-01-14T12:30:39 - [Debug] - Component R65: Center 309.88,132.08, Size 10.16,0
2015-01-14T12:30:39 - [Debug] - Port 2: Location 314.96,132.08 Parent Center: 309.88,132.08
2015-01-14T12:30:39 - [Debug] - Port 1: Location 304.8,132.08 Parent Center: 309.88,132.08
2015-01-14T12:30:39 - [Debug] - Component U11: Center 271.78,83.82, Size 25.4,45.72
2015-01-14T12:30:39 - [Debug] - Port GND: Location 271.78,60.96 Parent Center: 271.78,83.82
2015-01-14T12:30:39 - [Debug] - Port OUTA: Location 284.48,88.9 Parent Center: 271.78,83.82
2015-01-14T12:30:39 - [Debug] - Port -INA: Location 259.08,86.36 Parent Center: 271.78,83.82
2015-01-14T12:30:39 - [Debug] - Port NC: Location 284.48,83.82 Parent Center: 271.78,83.82
2015-01-14T12:30:39 - [Debug] - Port +INB: Location 259.08,81.28 Parent Center: 271.78,83.82
2015-01-14T12:30:39 - [Debug] - Port -INB: Location 259.08,76.2 Parent Center: 271.78,83.82
2015-01-14T12:30:39 - [Debug] - Port VCC: Location 271.78,106.68 Parent Center: 271.78,83.82
2015-01-14T12:30:39 - [Debug] - Port OUTB: Location 284.48,78.74 Parent Center: 271.78,83.82
2015-01-14T12:30:39 - [Debug] - Port +INA: Location 259.08,91.44 Parent Center: 271.78,83.82
2015-01-14T12:30:39 - [Debug] - Component U12: Center 274.32,129.54, Size 30.48,30.48
2015-01-14T12:30:39 - [Debug] - Port VCC: Location 274.32,144.78 Parent Center: 274.32,129.54
2015-01-14T12:30:39 - [Debug] - Port IN+: Location 259.08,134.62 Parent Center: 274.32,129.54
2015-01-14T12:30:39 - [Debug] - Port REF: Location 289.56,124.46 Parent Center: 274.32,129.54
2015-01-14T12:30:39 - [Debug] - Port IN-: Location 259.08,124.46 Parent Center: 274.32,129.54
2015-01-14T12:30:39 - [Debug] - Port VEE: Location 274.32,114.3 Parent Center: 274.32,129.54
2015-01-14T12:30:39 - [Debug] - Port OUT: Location 289.56,134.62 Parent Center: 274.32,129.54
2015-01-14T12:30:39 - [Debug] - Component WakeBus_Breakout$1: Center 360.68,187.96, Size 10.16,10.16
2015-01-14T12:30:39 - [Debug] - Component pcb: Center 297.18,203.2, Size 10.16,10.16
2015-01-14T12:30:39 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D1/EDAModel/C1)
2015-01-14T12:30:39 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D1/EDAModel/C1
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D1/1__C1
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Detect__Pin
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/Detect__Pin
2015-01-14T12:30:39 - [Debug] - Connecting Port C1 to DET/WAKE
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/Module_Det_Wake__Pin
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/_INA_6__+INA
2015-01-14T12:30:39 - [Debug] - Connecting Port C1 to +INA
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/_INB_7__+INB
2015-01-14T12:30:39 - [Debug] - Connecting Port C1 to +INB
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R61/P1__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C1 to 1
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R60/P1__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C1 to 1
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12/IN___IN+
2015-01-14T12:30:39 - [Debug] - Connecting Port C1 to IN+
2015-01-14T12:30:39 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D1/EDAModel/C2)
2015-01-14T12:30:39 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D1/EDAModel/C2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D1/2__C2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/GND__C2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/GND__GND
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Gnd__Pin
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/Gnd__Pin
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/Y1/Gnd__Pin
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C5/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/Y1/NC_Gnd__Pin
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R25/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to 2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C18/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R24/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to 2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D7/2__C2
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to C2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/GND__GND
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to GND
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R40/P1__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to 1
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C24/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D10/2__C2
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to C2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D6/2__C2
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to C2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C16/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C17/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6/GND__GND
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to GND
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/GND__GND
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to GND
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/ADDR__ADDR
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to ADDR
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D3/2__C2
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to C2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C25/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C23/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R6/P1__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to 1
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C19/P2__Sch
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C20/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C15/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C14/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C13/P2__Sch
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C12/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D9/2__C2
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to C2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D4/2__C2
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to C2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D5/2__C2
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to C2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D8/2__C2
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to C2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C8/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C9/P2__Sch
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C10/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C11/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C21/P2__Sch
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C22/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/VSS__VSS
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to VSS
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/GND__GND
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to GND
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R54/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to 2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C32/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C33/P2__Sch
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U15/GND__GND
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to GND
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U16/GND__GND
2015-01-14T12:30:39 - [Debug] - Connecting Port C2 to GND
2015-01-14T12:30:39 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C30/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U17/GND__GND
2015-01-14T12:30:40 - [Debug] - Connecting Port C2 to GND
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/GND__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/GND__GND
2015-01-14T12:30:40 - [Debug] - Connecting Port C2 to GND
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/C36/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12/VEE__VEE
2015-01-14T12:30:40 - [Debug] - Connecting Port C2 to VEE
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R64/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port C2 to 1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R60/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port C2 to 2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/Q1/SOURCE__SOURCE
2015-01-14T12:30:40 - [Debug] - Connecting Port C2 to SOURCE
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/C37/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port C2 to P$2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D2/2__C2
2015-01-14T12:30:40 - [Debug] - Connecting Port C2 to C2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/Gnd__Pin
2015-01-14T12:30:40 - [Debug] - Connecting Port C2 to GND
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D2/EDAModel/C2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D2/EDAModel/C1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D2/EDAModel/C1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/D2/1__C1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Vconn__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/VCONN__VIN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/VConn__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/C36/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/VCC__VCC
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to VCC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/C37/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12/VCC__VCC
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to VCC
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/VINA__VINA
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to VINA
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/VIN__VIN
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to VIN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R96/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to 2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R92/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to 2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R94/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to 2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C30/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U15/VIN__VIN
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to VIN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U16/VIN__VIN
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to VIN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R55/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to 2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U17/VIN__VIN
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to VIN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R53/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to 2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/Power__Pin
2015-01-14T12:30:40 - [Debug] - Connecting Port C1 to VCONN
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/RF)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/RF
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/RF__Pin
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/VCONN)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MTXD1N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MTXD1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/TXD1N__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/MPHY_TXD1N__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/UNIPRO_PHY-M__TXD1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/UNIPRO_PHY-M__TXD1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UNIPRO_PHY-M__TXD1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/UNIPRO_PHY-M__TXD1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/MPHY_TXD1N__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D6/1__C1
2015-01-14T12:30:40 - [Debug] - Connecting Port MTXD1N to C1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MTXDON)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MTXDON
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/TXD0N__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/MPHY_TXD0N__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/UNIPRO_PHY-M__TXD0N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/UNIPRO_PHY-M__TXD0N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UNIPRO_PHY-M__TXD0N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/UNIPRO_PHY-M__TXD0N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/MPHY_TXD0N__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D4/1__C1
2015-01-14T12:30:40 - [Debug] - Connecting Port MTXDON to C1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MRXD1N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MRXD1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/RXD1N__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/MPHY_RXD1N__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/UNIPRO_PHY-M__RXD1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/UNIPRO_PHY-M__RXD1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UNIPRO_PHY-M__RXD1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/UNIPRO_PHY-M__RXD1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/MPHY_RXD1N__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D10/1__C1
2015-01-14T12:30:40 - [Debug] - Connecting Port MRXD1N to C1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MRXDON)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MRXDON
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/RXD0N__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/MPHY_RXD0N__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/UNIPRO_PHY-M__RXD0N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/UNIPRO_PHY-M__RXD0N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UNIPRO_PHY-M__RXD0N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/UNIPRO_PHY-M__RXD0N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/MPHY_RXD0N__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D8/1__C1
2015-01-14T12:30:40 - [Debug] - Connecting Port MRXDON to C1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MRXDOP)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MRXDOP
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/RXD0P__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/MPHY_RXD0P__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/UNIPRO_PHY-M__RXD0P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/UNIPRO_PHY-M__RXD0P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UNIPRO_PHY-M__RXD0P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/UNIPRO_PHY-M__RXD0P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/MPHY_RXD0P__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D7/1__C1
2015-01-14T12:30:40 - [Debug] - Connecting Port MRXDOP to C1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MRXD1P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MRXD1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/RXD1P__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/MPHY_RXD1P__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/UNIPRO_PHY-M__RXD1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/UNIPRO_PHY-M__RXD1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UNIPRO_PHY-M__RXD1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/UNIPRO_PHY-M__RXD1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/MPHY_RXD1P__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D9/1__C1
2015-01-14T12:30:40 - [Debug] - Connecting Port MRXD1P to C1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/GND)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/DET/WAKE)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MTXD1P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MTXD1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/TXD1P__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/MPHY_TXD1P__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/UNIPRO_PHY-M__TXD1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/UNIPRO_PHY-M__TXD1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UNIPRO_PHY-M__TXD1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/UNIPRO_PHY-M__TXD1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/MPHY_TXD1P__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D5/1__C1
2015-01-14T12:30:40 - [Debug] - Connecting Port MTXD1P to C1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MTXDOP)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/EDAModel/MTXDOP
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/J1/TXD0P__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/MPHY_TXD0P__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/Unipro_Breakout/UNIPRO_PHY-M__TXD0P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Ara_Module_Pad/UNIPRO_PHY-M__TXD0P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UNIPRO_PHY-M__TXD0P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/UNIPRO_PHY-M__TXD0P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Unipro_Breakout/MPHY_TXD0P__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D3/1__C1
2015-01-14T12:30:40 - [Debug] - Connecting Port MTXDOP to C1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C4/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C4/EDAModel/P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C4/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/Y1/Output__Pin
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C4/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C4/EDAModel/P$2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C4/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/19p2MHz__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C5/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C5/EDAModel/P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C5/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/Y1/VCC__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/VDC_1V8__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/VDC_1V8__VDC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R41/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R78/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R79/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R80/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R81/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R9/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R7/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6/SENSE__SENSE
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to SENSE
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6/VCC__VCC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C24/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to VCC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/VCCI__VCCL
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to VCCL
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/VCCP__VCCP
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to VCCP
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R27/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R29/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R31/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R32/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R8/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C15/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C14/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C13/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C12/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C19/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C20/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VDDIO1__VDDIO1
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to VDDIO1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VDDIO__VDDIO
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to VDDIO
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R10/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R12/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C21/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C22/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R11/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/VCC__VCC
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to VCC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C23/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/VDC_1V8__VDC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/VReg_1p8__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R59/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R58/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to 2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U15/VOUT__VOUT
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to VOUT
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Clk_Gen/C5/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C10/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C10/EDAModel/P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C10/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C11/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C9/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C8/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/VDC_1V1__VDC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C16/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C17/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/VDC_1V1__VDC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U16/VOUT__VOUT
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to VOUT
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to P$1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C10/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C11/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C11/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C12/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C12/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C13/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C13/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C14/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C14/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C15/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C15/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C16/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C16/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C17/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C17/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C18/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C18/EDAModel/P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C18/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/VDC_1V2__VDC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/VDC_1V2__VDC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U17/VOUT__VOUT
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to VOUT
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C18/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C19/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C19/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C20/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C20/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C21/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C21/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C22/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C22/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C23/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C23/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C24/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C24/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C25/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C25/EDAModel/P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C25/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6/CT__CT
2015-01-14T12:30:40 - [Debug] - Connecting Port P$1 to CT
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C25/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C8/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C8/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C9/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/C9/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D10/EDAModel/C2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D10/EDAModel/C1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D3/EDAModel/C2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D3/EDAModel/C1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D4/EDAModel/C1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D4/EDAModel/C2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D5/EDAModel/C1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D5/EDAModel/C2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D6/EDAModel/C1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D6/EDAModel/C2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D7/EDAModel/C2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D7/EDAModel/C1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D8/EDAModel/C1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D8/EDAModel/C2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D9/EDAModel/C1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/D9/EDAModel/C2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R10/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R10/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R10/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/BT_Host_Wake__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R84/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to 1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R80/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to 2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/BT_Host_Wake__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R63/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to 1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R10/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R11/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R11/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R11/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R11/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/VPP/W_/DQ2__VPP/W#/DQ2
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to VPP/W#/DQ2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R12/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R12/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R12/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/HOLD_/DQ3__HOLD#/DQ3
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to HOLD#/DQ3
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R12/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R13/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R13/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R13/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R13/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R13/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R13/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART_Breakout/UART_CTS__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART_Breakout/UART__CTS
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART__CTS
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R14/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R14/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R14/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R14/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R14/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R14/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART_Breakout/UART_TX__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART_Breakout/UART__TX
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART__TX
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R15/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R15/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R15/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R15/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R15/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R15/P1__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R16/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R16/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R16/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R16/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R16/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R16/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout/SD_Clk__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout/SDIO__Clk
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO__Clk
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R17/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R17/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R17/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout/SD_Data0__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout/SDIO__Data0
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO__Data0
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R17/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R17/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R17/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R18/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R18/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R18/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R18/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R18/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R18/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART_Breakout/UART_RX__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART_Breakout/UART__RX
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART__RX
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R19/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R19/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R19/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout/SD_Cmd__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout/SDIO__Cmd
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO__Cmd
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R19/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R19/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R19/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R20/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R20/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R20/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R20/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R20/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R20/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout/SD_Data1__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout/SDIO__Data1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO__Data1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R21/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R21/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R21/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout/SD_Data2__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout/SDIO__Data2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO__Data2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R21/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R21/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R21/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R24/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R24/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R24/P1__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R24/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R25/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R25/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R25/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R25/P1__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R27/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R27/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R27/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R27/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R28/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R28/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R28/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R28/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R28/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R28/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/COM1__COM1
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to COM1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R29/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R29/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R29/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R29/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R30/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R30/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R30/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R30/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R30/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R30/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/COM2__COM2
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to COM2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R31/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R31/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R31/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R31/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R32/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R32/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R32/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R32/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R33/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R33/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R33/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus_Breakout/DETECT_IN__DETECT_IN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus_Breakout/WakeBus__DETECT_IN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus__DETECT_IN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus__DETECT_IN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus_Breakout/WakeBus__DETECT_IN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus_Breakout/DETECT_IN__DETECT_IN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/OUTA__OUTA
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to OUTA
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R58/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to 1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R33/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R33/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R33/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R78/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to 2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R34/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R34/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R34/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus_Breakout/WAKE_IN__WAKE_IN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus_Breakout/WakeBus__WAKE_IN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus__WAKE_IN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus__WAKE_IN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus_Breakout/WakeBus__WAKE_IN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus_Breakout/WAKE_IN__WAKE_IN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/OUTB__OUTB
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to OUTB
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R59/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to 1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R34/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R34/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R34/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R79/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to 2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R35/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R35/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R35/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R35/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R35/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R35/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus_Breakout/WAKE_OUT__WAKE_OUT
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus_Breakout/WakeBus__WAKE_OUT
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus__WAKE_OUT
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus__WAKE_OUT
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus_Breakout/WakeBus__WAKE_OUT
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus_Breakout/WAKE_OUT__WAKE_OUT
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/Q1/GATE__GATE
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to GATE
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R37/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R37/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R37/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R37/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R37/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R37/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus_Breakout/PS_HOLD__PS_HOLD
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus_Breakout/WakeBus__PS_HOLD
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WakeBus__PS_HOLD
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus__PS_HOLD
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus_Breakout/WakeBus__PS_HOLD
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WakeBus_Breakout/PS_HOLD__PS_HOLD
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D13/Anode__A
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to A
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R38/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R38/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R38/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/BT_Reg_On__Pin
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R38/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R38/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R38/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R39/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R39/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R39/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R39/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R39/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R39/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Debug_Breakout/RST_40us__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Debug_Breakout/DebugBus__RST_40us
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/DebugBus__RST_40us
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6/SENSE_OUT__SENSE_OUT
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to SENSE_OUT
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R40/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R40/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R40/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R40/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R41/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R41/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R41/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6/ENABLE__ENABLE
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to ENABLE
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R41/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R42/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R42/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R42/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout/SD_Data3__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO_Breakout/SDIO__Data3
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/SDIO__Data3
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R42/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R42/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R42/P1__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R43/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R43/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R43/P1__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R43/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R43/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R43/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART_Breakout/UART_RTS__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART_Breakout/UART__RTS
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/UART__RTS
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R44/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R44/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R44/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R44/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R44/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R44/P1__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R45/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R45/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R45/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R45/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R45/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R45/P1__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R46/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R46/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R46/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R46/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R46/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R46/P1__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R47/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R47/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R47/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R47/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R47/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R47/P1__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R6/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R6/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R6/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R6/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/GND__GND
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to GND
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R7/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R7/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R7/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R7/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Debug_Breakout/SPI_CS#__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/S___S#
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to S#
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/IN1__IN1
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to IN1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/IN2__IN2
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to IN2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Debug_Breakout/DebugBus__SPI_CS#
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/DebugBus__SPI_CS#
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R78/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R78/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R79/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R79/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R8/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R8/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R8/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R8/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R80/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R80/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R81/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R81/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R81/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R85/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WL_Host_Wake__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/WL_Host_Wake__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R65/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to 1
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to 1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R81/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R82/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R82/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R82/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R82/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R82/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R82/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/BT_Dev_Wake__Pin
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R83/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R83/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R83/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R83/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R83/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R83/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/WL_Reg_On__Pin
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R84/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R84/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R84/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R84/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R85/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R85/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R85/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R85/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R88/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R88/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R88/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/HSIC_STROBE__HSIC_STROBE
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to HSIC_STROBE
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R88/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R88/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R88/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/HSIC_Breakout/HSIC_STROBE__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/HSIC_Breakout/HSIC__Strobe
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/HSIC__Strobe
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R89/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R89/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R89/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/HSIC_DATA__HSIC_DATA
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to HSIC_DATA
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R89/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R89/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R89/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/HSIC_Breakout/HSIC_DATA__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/HSIC_Breakout/HSIC__Data
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/HSIC__Data
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R9/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R9/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R9/P2__Sch
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/R9/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/GND)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/IN1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/NO2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/NO2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/NO2__NO2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/NC1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/NC1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/NC1__NC1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Debug_Breakout/SPI_DQ0__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Debug_Breakout/DebugBus__SPI_DQ0
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/DebugBus__SPI_DQ0
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/DQ0__DQ0
2015-01-14T12:30:40 - [Debug] - Connecting Port NC1 to DQ0
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/IN2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/V+)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/V+
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/V___V+
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/VDC_3V3__VDC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/VDC_3V3__VDC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C32/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port V+ to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/VOUT__VOUT
2015-01-14T12:30:40 - [Debug] - Connecting Port V+ to VOUT
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C33/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port V+ to P$1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R52/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port V+ to 1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/NO1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/NO1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/NO1__NO1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/NC2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/NC2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/NC2__NC2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Debug_Breakout/SPI_DQ1__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Debug_Breakout/DebugBus__SPI_DQ1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/DebugBus__SPI_DQ1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/DQ1__DQ1
2015-01-14T12:30:40 - [Debug] - Connecting Port NC2 to DQ1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/COM1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U13/EDAModel/COM2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P00)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P00
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P00__P00
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P13)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P13
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P13__P13
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P03)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P03
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P03__P03
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P07)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P07
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P07__P07
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/!INT)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/!INT
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/_INT__!INT
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/VCCP)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P11)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P11
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P11__P11
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P17)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P17
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P17__P17
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P06)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P06
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P06__P06
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P04)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P04
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P04__P04
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P10)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P10
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P10__P10
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/GND)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/SDA)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/SDA
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/SDA__SDA
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P02)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P02
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P02__P02
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P16)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P16
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P16__P16
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P12)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P12
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P12__P12
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/VCCL)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P05)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P05
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P05__P05
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P14)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P14
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P14__P14
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/!RESET)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/!RESET
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/_RESET__!RESET
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P15)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P15
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P15__P15
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/SCL)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/SCL
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/SCL__SCL
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/ADDR)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P01)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/EDAModel/P01
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U14/P01__P01
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS9)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS9
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS9__VSS9
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/PWM1/GPIO9)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/PWM1/GPIO9
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/PWM1/GPIO9__PWM1/GPIO9
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_RXD1P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_RXD1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/UNIPRO_RXD1P__UNIPRO_RXD1P
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_RXD0P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_RXD0P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/UNIPRO_RXD0P__UNIPRO_RXD0P
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D3N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D3N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI1_D3N__CDSI1_D3N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/I2C0_SDA)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/I2C0_SDA
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/I2C__SDA
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/I2C__SDA
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_RXD1N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_RXD1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/UNIPRO_RXD1N__UNIPRO_RXD1N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_UNIPRO3)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_UNIPRO3
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VDD_UNIPRO3__VDD_UNIPRO3
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS10)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS10
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS10__VSS10
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS4)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS4
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS4__VSS4
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_TXD1N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_TXD1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/UNIPRO_TXD1N__UNIPRO_TXD1N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS15)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS15
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS15__VSS15
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/I2S_SDO/TRACEDATA2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/I2S_SDO/TRACEDATA2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/I2S__SDO
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/I2S__SDO
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D3P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D3P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI1_D3P__CDSI1_D3P
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS14)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS14
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS14__VSS14
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS11)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS11
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS11__VSS11
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS30)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS30
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS30__VSS30
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_UNIPRO1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_UNIPRO1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VDD_UNIPRO1__VDD_UNIPRO1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/TEST0)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/TEST0
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/TEST0__TEST0
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS7)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS7
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS7__VSS7
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/ISC0_SCL)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/ISC0_SCL
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/I2C__SCL
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/I2C__SCL
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/I2S_AMCLK/TRACECLK)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/I2S_AMCLK/TRACECLK
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/I2S__AMCLK
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/I2S__AMCLK
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_UNIPRO2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_UNIPRO2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VDD_UNIPRO2__VDD_UNIPRO2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS1__VSS1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS29)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS29
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS29__VSS29
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/I2S_LRCK/TRACEDATA1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/I2S_LRCK/TRACEDATA1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/I2S__LRCLK
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/I2S__LRCLK
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/HSIC_STROBE)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/I2S_SDI/TRACEDATA3)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/I2S_SDI/TRACEDATA3
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/I2S__SDI
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/I2S__SDI
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS28)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS28
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS28__VSS28
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SYS_CLK)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SYS_CLK
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/SYS_CLK__SYS_CLK
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/PWM0)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/PWM0
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/PWM0__PWM0
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS5)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS5
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS5__VSS5
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/I2S_BCK/TRACEDATA0)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/I2S_BCK/TRACEDATA0
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/I2S__BCK
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/I2S__BCK
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS24)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS24
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS24__VSS24
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS3)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS3
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS3__VSS3
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS13)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS13
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS13__VSS13
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS17)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS17
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS17__VSS17
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_UNIPRO)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_UNIPRO
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VDD_UNIPRO__VDD_UNIPRO
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_SDIO)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_SDIO
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VDD_SDIO__VDD_SDIO
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/GPIO2__GPIO2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_CORE1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_CORE1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VDD_CORE1__VDD_CORE1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS19)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS19
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS19__VSS19
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS20)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS20
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS20__VSS20
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO3)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO3
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/GPIO3__GPIO3
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDDIO)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO4)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO4
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/GPIO4__GPIO4
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS25)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS25
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS25__VSS25
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS21)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS21
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS21__VSS21
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS22)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS22
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS22__VSS22
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS18)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS18
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS18__VSS18
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_PLL1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_PLL1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VDD_PLL1__VDD_PLL1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_HSIC)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_HSIC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VDD_HSIC__VDD_HSIC
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS23)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS23
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS23__VSS23
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_CORE)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_CORE
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VDD_CORE__VDD_CORE
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDDIO1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GND)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_SDIO1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_SDIO1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VDD_SDIO1__VDD_SDIO1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS8)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS8
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS8__VSS8
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/GPIO1__GPIO1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS6)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS6
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS6__VSS6
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS12)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS12
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS12__VSS12
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS2__VSS2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_PLL2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VDD_PLL2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VDD_PLL2__VDD_PLL2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO0)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO0
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/GPIO0__GPIO0
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS16)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS16
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS16__VSS16
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D0N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D0N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI1_D0N__CDSI1_D0N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SPIB_IO0/GPIO13)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SPIB_IO0/GPIO13
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/SPIB_IO0/GPIO13__SPIB_IO0/GPIO13
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SPIB_CS_N/GPIO15)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SPIB_CS_N/GPIO15
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/SPIB_CS_N/GPIO15__SPIB_CS_N/GPIO15
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D1N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI0_D1N__CDSI0_D1N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D3P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D3P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI0_D3P__CDSI0_D3P
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SPIB_IO1/GPIO14)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SPIB_IO1/GPIO14
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/SPIB_IO1/GPIO14__SPIB_IO1/GPIO14
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/DBG_TCK)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/DBG_TCK
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/DBG_TCK__DBG_TCK
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/DBG_TDO/GPIO10)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/DBG_TDO/GPIO10
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/DBG_TDO/GPIO10__DBG_TDO/GPIO10
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D0N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D0N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI0_D0N__CDSI0_D0N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_CP)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_CP
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI1_CP__CDSI1_CP
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_CN)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_CN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI1_CN__CDSI1_CN
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D2N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D2N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI1_D2N__CDSI1_D2N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D2N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D2N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI0_D2N__CDSI0_D2N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SPIB_CLK/SD_POWER)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SPIB_CLK/SD_POWER
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/SPIB_CLK/SD_POWER__SPIB_CLK/SD_POWER
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS31)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS31
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS31__VSS31
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO7)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO7
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/GPIO7__GPIO7
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/DBG_TRST_N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/DBG_TRST_N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/DBG_TRST_N__DBG_TRST_N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D1P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI0_D1P__CDSI0_D1P
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS27)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS27
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS27__VSS27
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/DBG_TDI/GPIO11)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/DBG_TDI/GPIO11
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/DBG_TDI/GPIO11__DBG_TDI/GPIO11
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_CP)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_CP
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI0_CP__CDSI0_CP
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_TXD1P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_TXD1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/UNIPRO_TXD1P__UNIPRO_TXD1P
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO5)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO5
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/GPIO5__GPIO5
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/DBG_TMS/GPIO12)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/DBG_TMS/GPIO12
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/DBG_TMS/GPIO12__DBG_TMS/GPIO12
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D2P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D2P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI1_D2P__CDSI1_D2P
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D1P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D1P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI1_D1P__CDSI1_D1P
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO8)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO8
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/GPIO8__GPIO8
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D2P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D2P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI0_D2P__CDSI0_D2P
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D1N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D1N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI1_D1N__CDSI1_D1N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D3N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D3N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI0_D3N__CDSI0_D3N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO6)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/GPIO6
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/GPIO6__GPIO6
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SPIBOOT_N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SPIBOOT_N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/SPIBOOT_N__SPIBOOT_N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_TXD0P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_TXD0P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/UNIPRO_TXD0P__UNIPRO_TXD0P
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/HSIC_DATA)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_CN)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_CN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI0_CN__CDSI0_CN
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/WDT_RESET_N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/WDT_RESET_N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/WDT_RESET_N__WDT_RESET_N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SYS_RESET_N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/SYS_RESET_N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/SYS_RESET_N__SYS_RESET_N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D0P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI0_D0P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI0_D0P__CDSI0_D0P
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D0P)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/CDSI1_D0P
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/CDSI1_D0P__CDSI1_D0P
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS26)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/VSS26
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/VSS26__VSS26
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_RXD0N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_RXD0N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/UNIPRO_RXD0N__UNIPRO_RXD0N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_TXD0N)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/EDAModel/UNIPRO_TXD0N
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U3/UNIPRO_TXD0N__UNIPRO_TXD0N
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/EDAModel/S#)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/EDAModel/VSS)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/EDAModel/DQ1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/EDAModel/C)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/EDAModel/C
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/C__C
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Debug_Breakout/SPI_CLK__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/Debug_Breakout/DebugBus__SPI_CLK
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/DebugBus__SPI_CLK
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/EDAModel/DQ0)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/EDAModel/VCC)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/EDAModel/HOLD#/DQ3)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U4/EDAModel/VPP/W#/DQ2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6/EDAModel/SENSE)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6/EDAModel/CT)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6/EDAModel/ENABLE)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6/EDAModel/VCC)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6/EDAModel/SENSE_OUT)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/GP_ASIC/U6/EDAModel/GND)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C30/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C30/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C32/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C32/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C33/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/C33/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/L6/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/L6/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/L6/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/L2__L2
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to L2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/L6/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/L6/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/L6/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/L1__L1
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to L1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R52/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R52/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R52/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R52/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R54/P1__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to 1
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R53/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R53/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R53/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R53/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/EN__EN
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to EN
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R54/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R54/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R55/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R55/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R55/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R55/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/PFM/PWM__PFM/PWM
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to PFM/PWM
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R92/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R92/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R92/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R92/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U15/MODE__MODE
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to MODE
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R93/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R93/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R93/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U15/EN__EN
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to EN
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R93/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R93/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R93/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/POWER_EN__EN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/Power_En__Pin
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D15/Cathode__C
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to C
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D14/Cathode__C
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to C
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D13/Cathode__C
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to C
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D12/Cathode__C
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to C
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R97/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to 2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R95/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to 2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R94/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R94/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R94/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R94/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U17/MODE__MODE
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to MODE
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R95/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R95/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R95/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R95/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U17/EN__EN
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to EN
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R96/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R96/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R96/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U16/MODE__MODE
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to MODE
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R96/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R97/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R97/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R97/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U16/EN__EN
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to EN
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/R97/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U15/EDAModel/EN)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U15/EDAModel/MODE)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U15/EDAModel/GND)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U15/EDAModel/VIN)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U15/EDAModel/VOUT)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U16/EDAModel/MODE)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U16/EDAModel/VIN)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U16/EDAModel/GND)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U16/EDAModel/VOUT)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U16/EDAModel/EN)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U17/EDAModel/VOUT)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U17/EDAModel/GND)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U17/EDAModel/MODE)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U17/EDAModel/VIN)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U17/EDAModel/EN)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/EDAModel/L2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/EDAModel/VIN)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/EDAModel/GND)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/EDAModel/VOUT)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/EDAModel/L1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/EDAModel/EN)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/EDAModel/PFM/PWM)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/EDAModel/FB)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/EDAModel/FB
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/FB__FB
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/EDAModel/VINA)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/EDAModel/PGND)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/EDAModel/PGND
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Power_System/U8/PGND__PGND
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/C36/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/C36/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/C37/EDAModel/P$2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/C37/EDAModel/P$1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D12/EDAModel/C)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D12/EDAModel/A)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D12/EDAModel/A
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D12/Anode__A
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12/OUT__OUT
2015-01-14T12:30:40 - [Debug] - Connecting Port A to OUT
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D13/EDAModel/A)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D13/EDAModel/C)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D14/EDAModel/A)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D14/EDAModel/A
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D14/Anode__A
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R63/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port A to 2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D14/EDAModel/C)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D15/EDAModel/A)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D15/EDAModel/A
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D15/Anode__A
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R65/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port A to 2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/D15/EDAModel/C)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/Q1/EDAModel/SOURCE)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/Q1/EDAModel/GATE)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/Q1/EDAModel/DRAIN)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/Q1/EDAModel/DRAIN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/Q1/DRAIN__DRAIN
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R61/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port DRAIN to 2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R58/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R58/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R59/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R59/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R60/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R60/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R61/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R61/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R62/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R62/EDAModel/1
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R62/P1__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/_INB__-INB
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12/IN__1__IN-
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to IN-
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12/REF__REF
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to REF
2015-01-14T12:30:40 - [Debug] - Connecting Port 1 to -INB
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R62/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R62/EDAModel/2
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R62/P2__Sch
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/_INA__-INA
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to -INA
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R64/P2__Sch
2015-01-14T12:30:40 - [Debug] - Connecting Port 2 to 2
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R63/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R63/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R64/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R64/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R65/EDAModel/2)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/R65/EDAModel/1)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/EDAModel/GND)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/EDAModel/OUTA)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/EDAModel/-INA)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/EDAModel/NC)
2015-01-14T12:30:40 - [Debug] - Connect Visit: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/EDAModel/NC
2015-01-14T12:30:40 - [Debug] - Traverse Port: port RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/NC__NC
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/EDAModel/+INB)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/EDAModel/-INB)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/EDAModel/VCC)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/EDAModel/OUTB)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U11/EDAModel/+INA)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12/EDAModel/VCC)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12/EDAModel/IN+)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12/EDAModel/REF)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12/EDAModel/IN-)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12/EDAModel/VEE)
2015-01-14T12:30:40 - [Debug] - CyPhyConnectVisitor::visit(RootFolder/Testing/PlaceAndRoute_1x2/Template_Module_1x2/Wake_Detect/U12/EDAModel/OUT)
2015-01-14T12:30:40 - [Info] - Parsed Eagle Library schema version: 6.5.0
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C1, dest connections: 6)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C2, dest connections: 53)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C1, dest connections: 16)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(RF, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VCONN, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(MTXD1N, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(MTXDON, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(MRXD1N, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(MRXDON, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(MRXDOP, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(MRXD1P, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GND, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(DET/WAKE, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(MTXD1P, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(MTXDOP, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 35)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 6)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 3)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 2)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 2)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 3)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 2)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GND, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(IN1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(NO2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(NC1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(IN2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(V+, dest connections: 4)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(NO1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(NC2, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(COM1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(COM2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P00, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P13, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P03, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P07, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(!INT, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VCCP, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P11, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P17, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P06, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P04, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P10, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GND, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(SDA, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P02, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P16, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P12, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VCCL, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P05, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P14, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(!RESET, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P15, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(SCL, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(ADDR, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P01, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS9, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(PWM1/GPIO9, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(UNIPRO_RXD1P, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(UNIPRO_RXD0P, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI1_D3N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(I2C0_SDA, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(UNIPRO_RXD1N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VDD_UNIPRO3, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS10, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS4, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(UNIPRO_TXD1N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS15, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(I2S_SDO/TRACEDATA2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI1_D3P, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS14, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS11, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS30, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VDD_UNIPRO1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(TEST0, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS7, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(ISC0_SCL, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(I2S_AMCLK/TRACECLK, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VDD_UNIPRO2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS29, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(I2S_LRCK/TRACEDATA1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(HSIC_STROBE, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(I2S_SDI/TRACEDATA3, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS28, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(SYS_CLK, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(PWM0, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS5, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(I2S_BCK/TRACEDATA0, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS24, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS3, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS13, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS17, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VDD_UNIPRO, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VDD_SDIO, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GPIO2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VDD_CORE1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS19, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS20, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GPIO3, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VDDIO, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GPIO4, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS25, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS21, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS22, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS18, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VDD_PLL1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VDD_HSIC, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS23, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VDD_CORE, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VDDIO1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GND, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VDD_SDIO1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS8, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GPIO1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS6, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS12, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VDD_PLL2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GPIO0, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS16, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI1_D0N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(SPIB_IO0/GPIO13, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(SPIB_CS_N/GPIO15, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI0_D1N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI0_D3P, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(SPIB_IO1/GPIO14, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(DBG_TCK, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(DBG_TDO/GPIO10, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI0_D0N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI1_CP, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI1_CN, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI1_D2N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI0_D2N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(SPIB_CLK/SD_POWER, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS31, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GPIO7, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(DBG_TRST_N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI0_D1P, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS27, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(DBG_TDI/GPIO11, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI0_CP, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(UNIPRO_TXD1P, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GPIO5, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(DBG_TMS/GPIO12, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI1_D2P, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI1_D1P, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GPIO8, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI0_D2P, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI1_D1N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI0_D3N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GPIO6, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(SPIBOOT_N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(UNIPRO_TXD0P, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(HSIC_DATA, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI0_CN, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(WDT_RESET_N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(SYS_RESET_N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI0_D0P, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CDSI1_D0P, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS26, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(UNIPRO_RXD0N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(UNIPRO_TXD0N, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(S#, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VSS, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(DQ1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(DQ0, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VCC, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(HOLD#/DQ3, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VPP/W#/DQ2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(SENSE, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(CT, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(ENABLE, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VCC, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(SENSE_OUT, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GND, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 6)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(EN, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(MODE, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GND, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VIN, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VOUT, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(MODE, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VIN, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GND, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VOUT, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(EN, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VOUT, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GND, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(MODE, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VIN, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(EN, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(L2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VIN, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GND, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VOUT, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(L1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(EN, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(PFM/PWM, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(FB, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VINA, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(PGND, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(P$1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(A, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(A, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(A, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(A, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(C, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(SOURCE, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GATE, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(DRAIN, dest connections: 1)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 3)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 2)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(2, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(1, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(GND, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(OUTA, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(-INA, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(NC, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(+INB, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(-INB, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VCC, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(OUTB, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(+INA, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VCC, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(IN+, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(REF, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(IN-, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(VEE, dest connections: 0)
2015-01-14T12:30:40 - [Debug] - CyPhySchematicVisitor::visit(OUT, dest connections: 0)
2015-01-14T12:30:41 - [Info] - Schematic translation : OK
2015-01-14T12:30:41 - [Debug] - ======================================================
2015-01-14T12:30:41 - [Debug] - Start time: 1/14/2015 12:30:29 PM
2015-01-14T12:30:41 - [Debug] - Configuration = 00:00:00.1090443
2015-01-14T12:30:41 - [Debug] - Elaborator = 00:00:08.8303745
2015-01-14T12:30:41 - [Debug] - Schematic translation = 00:00:11.3457803
2015-01-14T12:30:41 - [Debug] - ======================================================
2015-01-14T12:30:41 - [Info] - Generated files are here: <a href="file:///c:\executor_worker\executor-temp\f733d91d62560c1cbe2112648dc21f3592d9e3f0\results\lodvecvt" target="_blank">c:\executor_worker\executor-temp\f733d91d62560c1cbe2112648dc21f3592d9e3f0\results\lodvecvt</a>
2015-01-14T12:30:41 - [Info] - Schematic Interpreter has finished. [SUCCESS: True, Labels: Schematic]
