

================================================================
== Vivado HLS Report for 'dct_write_data'
================================================================
* Date:           Mon Aug 10 14:23:07 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.75|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.09ns
ST_1: stg_5 [1/1] 1.09ns
:0  br label %1


 <State 2>: 5.75ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r [1/1] 0.00ns
:1  %r = phi i4 [ 0, %0 ], [ %r_mid2, %.reset ]

ST_2: c [1/1] 0.00ns
:2  %c = phi i4 [ 0, %0 ], [ %c_1, %.reset ]

ST_2: exitcond_flatten [1/1] 1.35ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.34ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_11 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: exitcond4 [1/1] 1.24ns
.reset:2  %exitcond4 = icmp eq i4 %c, -8

ST_2: c_mid2 [1/1] 0.84ns
.reset:3  %c_mid2 = select i1 %exitcond4, i4 0, i4 %c

ST_2: r_s [1/1] 0.48ns
.reset:4  %r_s = add i4 1, %r

ST_2: r_mid2 [1/1] 0.84ns
.reset:5  %r_mid2 = select i1 %exitcond4, i4 %r_s, i4 %r

ST_2: tmp [1/1] 0.00ns
.reset:6  %tmp = trunc i4 %r_mid2 to i3

ST_2: tmp_s [1/1] 0.00ns
.reset:7  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_2: c_cast6 [1/1] 0.00ns
.reset:8  %c_cast6 = zext i4 %c_mid2 to i6

ST_2: tmp_4_trn_cast [1/1] 0.00ns
.reset:12  %tmp_4_trn_cast = zext i4 %c_mid2 to i8

ST_2: tmp_1 [1/1] 0.00ns
.reset:13  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_mid2, i3 0)

ST_2: p_addr_cast [1/1] 0.00ns
.reset:14  %p_addr_cast = zext i7 %tmp_1 to i8

ST_2: p_addr1 [1/1] 1.34ns
.reset:15  %p_addr1 = add i8 %p_addr_cast, %tmp_4_trn_cast

ST_2: tmp_2 [1/1] 0.00ns
.reset:16  %tmp_2 = zext i8 %p_addr1 to i64

ST_2: buf_addr [1/1] 0.00ns
.reset:17  %buf_addr = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_2

ST_2: buf_load [2/2] 2.33ns
.reset:18  %buf_load = load i16* %buf_addr, align 2

ST_2: tmp_5 [1/1] 1.34ns
.reset:19  %tmp_5 = add i6 %c_cast6, %tmp_s

ST_2: c_1 [1/1] 0.48ns
.reset:24  %c_1 = add i4 1, %c_mid2


 <State 3>: 4.66ns
ST_3: stg_28 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_Col_str)

ST_3: empty [1/1] 0.00ns
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_3: stg_30 [1/1] 0.00ns
.reset:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind

ST_3: tmp_8 [1/1] 0.00ns
.reset:10  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

ST_3: stg_32 [1/1] 0.00ns
.reset:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: buf_load [1/2] 2.33ns
.reset:18  %buf_load = load i16* %buf_addr, align 2

ST_3: tmp_6 [1/1] 0.00ns
.reset:20  %tmp_6 = zext i6 %tmp_5 to i64

ST_3: output_addr [1/1] 0.00ns
.reset:21  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_6

ST_3: stg_36 [1/1] 2.33ns
.reset:22  store i16 %buf_load, i16* %output_addr, align 2

ST_3: empty_5 [1/1] 0.00ns
.reset:23  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_8)

ST_3: stg_38 [1/1] 0.00ns
.reset:25  br label %1


 <State 4>: 0.00ns
ST_4: stg_39 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
