
NEAR_ANCHOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aaec  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  0800abac  0800abac  0000bbac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ae0c  0800ae0c  0000c1c0  2**0
                  CONTENTS
  4 .ARM          00000000  0800ae0c  0800ae0c  0000c1c0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ae0c  0800ae0c  0000c1c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ae0c  0800ae0c  0000be0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ae10  0800ae10  0000be10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001c0  20000000  0800ae14  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013e4  200001c0  0800afd4  0000c1c0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200015a4  0800afd4  0000c5a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000c1c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000175fa  00000000  00000000  0000c1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ff2  00000000  00000000  000237e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001458  00000000  00000000  000277d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f5e  00000000  00000000  00028c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000645a  00000000  00000000  00029b8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c711  00000000  00000000  0002ffe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2d55  00000000  00000000  0004c6f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ef44e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004720  00000000  00000000  000ef494  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000f3bb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000144  00000000  00000000  000f3c1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001c0 	.word	0x200001c0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800ab94 	.word	0x0800ab94

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001c4 	.word	0x200001c4
 8000104:	0800ab94 	.word	0x0800ab94

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <dw_main>:
 * @param  none
 *
 * @return none
 */
int dw_main(void)
{
 8000220:	b5b0      	push	{r4, r5, r7, lr}
 8000222:	b08a      	sub	sp, #40	@ 0x28
 8000224:	af00      	add	r7, sp, #0
    // lcd_display_str(APP_NAME);

    /* Reset and initialise DW1000.
     * For initialisation, DW1000 clocks must be temporarily set to crystal speed. After initialisation SPI rate can be increased for optimum
     * performance. */
    reset_DW1000(); /* Target specific drive of RSTn line into DW1000 low for a period. */
 8000226:	f00a fbab 	bl	800a980 <reset_DW1000>
    port_set_dw1000_slowrate();
 800022a:	f00a fc15 	bl	800aa58 <port_set_dw1000_slowrate>
    if (dwt_initialise(DWT_LOADUCODE) == DWT_ERROR)
 800022e:	2001      	movs	r0, #1
 8000230:	f009 fabe 	bl	80097b0 <dwt_initialise>
 8000234:	0003      	movs	r3, r0
 8000236:	3301      	adds	r3, #1
 8000238:	d101      	bne.n	800023e <dw_main+0x1e>
    {
        // lcd_display_str("INIT FAILED");
        while (1)
 800023a:	46c0      	nop			@ (mov r8, r8)
 800023c:	e7fd      	b.n	800023a <dw_main+0x1a>
        { };
    }
    port_set_dw1000_fastrate();
 800023e:	f00a fc19 	bl	800aa74 <port_set_dw1000_fastrate>

    /* Configure DW1000. See NOTE 7 below. */
    dwt_configure(&config);
 8000242:	4b81      	ldr	r3, [pc, #516]	@ (8000448 <dw_main+0x228>)
 8000244:	0018      	movs	r0, r3
 8000246:	f009 fc11 	bl	8009a6c <dwt_configure>

    dwt_setdblrxbuffmode(0);
 800024a:	2000      	movs	r0, #0
 800024c:	f00a f83c 	bl	800a2c8 <dwt_setdblrxbuffmode>

    /* Apply default antenna delay value. See NOTE 1 below. */
    dwt_setrxantennadelay(RX_ANT_DLY);
 8000250:	4b7e      	ldr	r3, [pc, #504]	@ (800044c <dw_main+0x22c>)
 8000252:	0018      	movs	r0, r3
 8000254:	f009 fdae 	bl	8009db4 <dwt_setrxantennadelay>
    dwt_settxantennadelay(TX_ANT_DLY);
 8000258:	4b7c      	ldr	r3, [pc, #496]	@ (800044c <dw_main+0x22c>)
 800025a:	0018      	movs	r0, r3
 800025c:	f009 fdbe 	bl	8009ddc <dwt_settxantennadelay>

    /* Set expected response's delay and timeout. See NOTE 4, 5 and 6 below.
     * As this example only handles one incoming frame with always the same delay and timeout, those values can be set here once for all. */
    dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS);
 8000260:	2396      	movs	r3, #150	@ 0x96
 8000262:	005b      	lsls	r3, r3, #1
 8000264:	0018      	movs	r0, r3
 8000266:	f00a f861 	bl	800a32c <dwt_setrxaftertxdelay>
    dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS);
 800026a:	4b79      	ldr	r3, [pc, #484]	@ (8000450 <dw_main+0x230>)
 800026c:	0018      	movs	r0, r3
 800026e:	f00a f995 	bl	800a59c <dwt_setrxtimeout>
    dwt_setpreambledetecttimeout(PRE_TIMEOUT);
 8000272:	2008      	movs	r0, #8
 8000274:	f00a f9e2 	bl	800a63c <dwt_setpreambledetecttimeout>

    /* Loop forever initiating ranging exchanges. */
    while (1)
    {
        /* Write frame data to DW1000 and prepare transmission. See NOTE 8 below. */
        tx_poll_msg[ALL_MSG_SN_IDX] = frame_seq_nb;
 8000278:	4b76      	ldr	r3, [pc, #472]	@ (8000454 <dw_main+0x234>)
 800027a:	781a      	ldrb	r2, [r3, #0]
 800027c:	4b76      	ldr	r3, [pc, #472]	@ (8000458 <dw_main+0x238>)
 800027e:	709a      	strb	r2, [r3, #2]
        dwt_writetxdata(sizeof(tx_poll_msg), tx_poll_msg, 0); /* Zero offset in TX buffer. */
 8000280:	4b75      	ldr	r3, [pc, #468]	@ (8000458 <dw_main+0x238>)
 8000282:	2200      	movs	r2, #0
 8000284:	0019      	movs	r1, r3
 8000286:	200c      	movs	r0, #12
 8000288:	f009 fdb9 	bl	8009dfe <dwt_writetxdata>
        dwt_writetxfctrl(sizeof(tx_poll_msg), 0, 1); /* Zero offset in TX buffer, ranging. */
 800028c:	2201      	movs	r2, #1
 800028e:	2100      	movs	r1, #0
 8000290:	200c      	movs	r0, #12
 8000292:	f009 fddd 	bl	8009e50 <dwt_writetxfctrl>

        /* Start transmission, indicating that a response is expected so that reception is enabled automatically after the frame is sent and the delay
         * set by dwt_setrxaftertxdelay() has elapsed. */
        dwt_starttx(DWT_START_TX_IMMEDIATE | DWT_RESPONSE_EXPECTED);
 8000296:	2002      	movs	r0, #2
 8000298:	f00a f922 	bl	800a4e0 <dwt_starttx>

        /* We assume that the transmission is achieved correctly, poll for reception of a frame or error/timeout. See NOTE 9 below. */
        while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR)))
 800029c:	46c0      	nop			@ (mov r8, r8)
 800029e:	2100      	movs	r1, #0
 80002a0:	200f      	movs	r0, #15
 80002a2:	f009 feeb 	bl	800a07c <dwt_read32bitoffsetreg>
 80002a6:	0002      	movs	r2, r0
 80002a8:	4b6c      	ldr	r3, [pc, #432]	@ (800045c <dw_main+0x23c>)
 80002aa:	601a      	str	r2, [r3, #0]
 80002ac:	4b6b      	ldr	r3, [pc, #428]	@ (800045c <dw_main+0x23c>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a6b      	ldr	r2, [pc, #428]	@ (8000460 <dw_main+0x240>)
 80002b2:	4013      	ands	r3, r2
 80002b4:	d0f3      	beq.n	800029e <dw_main+0x7e>
        { };

        uint32_t status_reg_error = status_reg & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 80002b6:	4b69      	ldr	r3, [pc, #420]	@ (800045c <dw_main+0x23c>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	4a69      	ldr	r2, [pc, #420]	@ (8000460 <dw_main+0x240>)
 80002bc:	4013      	ands	r3, r2
 80002be:	627b      	str	r3, [r7, #36]	@ 0x24
        CDC_Transmit_FS((uint8_t*) status_reg_error, sizeof(status_reg_error));
 80002c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80002c2:	2104      	movs	r1, #4
 80002c4:	0018      	movs	r0, r3
 80002c6:	f008 fdb9 	bl	8008e3c <CDC_Transmit_FS>

        /* Increment frame sequence number after transmission of the poll message (modulo 256). */
        frame_seq_nb++;
 80002ca:	4b62      	ldr	r3, [pc, #392]	@ (8000454 <dw_main+0x234>)
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	3301      	adds	r3, #1
 80002d0:	b2da      	uxtb	r2, r3
 80002d2:	4b60      	ldr	r3, [pc, #384]	@ (8000454 <dw_main+0x234>)
 80002d4:	701a      	strb	r2, [r3, #0]

        if (status_reg & SYS_STATUS_RXFCG)
 80002d6:	4b61      	ldr	r3, [pc, #388]	@ (800045c <dw_main+0x23c>)
 80002d8:	681a      	ldr	r2, [r3, #0]
 80002da:	2380      	movs	r3, #128	@ 0x80
 80002dc:	01db      	lsls	r3, r3, #7
 80002de:	4013      	ands	r3, r2
 80002e0:	d100      	bne.n	80002e4 <dw_main+0xc4>
 80002e2:	e0a2      	b.n	800042a <dw_main+0x20a>
        {
            uint32 frame_len;

            /* Clear good RX frame event and TX frame sent in the DW1000 status register. */
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG | SYS_STATUS_TXFRS);
 80002e4:	2381      	movs	r3, #129	@ 0x81
 80002e6:	01db      	lsls	r3, r3, #7
 80002e8:	001a      	movs	r2, r3
 80002ea:	2100      	movs	r1, #0
 80002ec:	200f      	movs	r0, #15
 80002ee:	f009 ff56 	bl	800a19e <dwt_write32bitoffsetreg>

            /* A frame has been received, read it into the local buffer. */
            frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFLEN_MASK;
 80002f2:	2100      	movs	r1, #0
 80002f4:	2010      	movs	r0, #16
 80002f6:	f009 fec1 	bl	800a07c <dwt_read32bitoffsetreg>
 80002fa:	0003      	movs	r3, r0
 80002fc:	227f      	movs	r2, #127	@ 0x7f
 80002fe:	4013      	ands	r3, r2
 8000300:	623b      	str	r3, [r7, #32]
            if (frame_len <= RX_BUF_LEN)
 8000302:	6a3b      	ldr	r3, [r7, #32]
 8000304:	2b14      	cmp	r3, #20
 8000306:	d806      	bhi.n	8000316 <dw_main+0xf6>
            {
                dwt_readrxdata(rx_buffer, frame_len, 0);
 8000308:	6a3b      	ldr	r3, [r7, #32]
 800030a:	b299      	uxth	r1, r3
 800030c:	4b55      	ldr	r3, [pc, #340]	@ (8000464 <dw_main+0x244>)
 800030e:	2200      	movs	r2, #0
 8000310:	0018      	movs	r0, r3
 8000312:	f009 fdc1 	bl	8009e98 <dwt_readrxdata>
            }

            /* Check that the frame is the expected response from the companion "DS TWR responder" example.
             * As the sequence number field of the frame is not relevant, it is cleared to simplify the validation of the frame. */
            rx_buffer[ALL_MSG_SN_IDX] = 0;
 8000316:	4b53      	ldr	r3, [pc, #332]	@ (8000464 <dw_main+0x244>)
 8000318:	2200      	movs	r2, #0
 800031a:	709a      	strb	r2, [r3, #2]
            if (memcmp(rx_buffer, rx_resp_msg, ALL_MSG_COMMON_LEN) == 0)
 800031c:	4952      	ldr	r1, [pc, #328]	@ (8000468 <dw_main+0x248>)
 800031e:	4b51      	ldr	r3, [pc, #324]	@ (8000464 <dw_main+0x244>)
 8000320:	220a      	movs	r2, #10
 8000322:	0018      	movs	r0, r3
 8000324:	f00a fbfc 	bl	800ab20 <memcmp>
 8000328:	1e03      	subs	r3, r0, #0
 800032a:	d000      	beq.n	800032e <dw_main+0x10e>
 800032c:	e085      	b.n	800043a <dw_main+0x21a>
            {
                uint32 final_tx_time;
                int ret;

                /* Retrieve poll transmission and response reception timestamp. */
                poll_tx_ts = get_tx_timestamp_u64();
 800032e:	f000 f8af 	bl	8000490 <get_tx_timestamp_u64>
 8000332:	0002      	movs	r2, r0
 8000334:	000b      	movs	r3, r1
 8000336:	494d      	ldr	r1, [pc, #308]	@ (800046c <dw_main+0x24c>)
 8000338:	600a      	str	r2, [r1, #0]
 800033a:	604b      	str	r3, [r1, #4]
                resp_rx_ts = get_rx_timestamp_u64();
 800033c:	f000 f8e2 	bl	8000504 <get_rx_timestamp_u64>
 8000340:	0002      	movs	r2, r0
 8000342:	000b      	movs	r3, r1
 8000344:	494a      	ldr	r1, [pc, #296]	@ (8000470 <dw_main+0x250>)
 8000346:	600a      	str	r2, [r1, #0]
 8000348:	604b      	str	r3, [r1, #4]

                /* Compute final message transmission time. See NOTE 10 below. */
                final_tx_time = (resp_rx_ts + (RESP_RX_TO_FINAL_TX_DLY_UUS * UUS_TO_DWT_TIME)) >> 8;
 800034a:	4b49      	ldr	r3, [pc, #292]	@ (8000470 <dw_main+0x250>)
 800034c:	681a      	ldr	r2, [r3, #0]
 800034e:	685b      	ldr	r3, [r3, #4]
 8000350:	4848      	ldr	r0, [pc, #288]	@ (8000474 <dw_main+0x254>)
 8000352:	2100      	movs	r1, #0
 8000354:	1812      	adds	r2, r2, r0
 8000356:	414b      	adcs	r3, r1
 8000358:	0619      	lsls	r1, r3, #24
 800035a:	0a14      	lsrs	r4, r2, #8
 800035c:	430c      	orrs	r4, r1
 800035e:	0a1d      	lsrs	r5, r3, #8
 8000360:	0023      	movs	r3, r4
 8000362:	61fb      	str	r3, [r7, #28]
                dwt_setdelayedtrxtime(final_tx_time);
 8000364:	69fb      	ldr	r3, [r7, #28]
 8000366:	0018      	movs	r0, r3
 8000368:	f00a f8ab 	bl	800a4c2 <dwt_setdelayedtrxtime>

                /* Final TX timestamp is the transmission time we programmed plus the TX antenna delay. */
                final_tx_ts = (((uint64)(final_tx_time & 0xFFFFFFFEUL)) << 8) + TX_ANT_DLY;
 800036c:	69fb      	ldr	r3, [r7, #28]
 800036e:	613b      	str	r3, [r7, #16]
 8000370:	2300      	movs	r3, #0
 8000372:	617b      	str	r3, [r7, #20]
 8000374:	693a      	ldr	r2, [r7, #16]
 8000376:	697b      	ldr	r3, [r7, #20]
 8000378:	0011      	movs	r1, r2
 800037a:	0e09      	lsrs	r1, r1, #24
 800037c:	60f9      	str	r1, [r7, #12]
 800037e:	0013      	movs	r3, r2
 8000380:	021b      	lsls	r3, r3, #8
 8000382:	60bb      	str	r3, [r7, #8]
 8000384:	68b9      	ldr	r1, [r7, #8]
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	000b      	movs	r3, r1
 800038a:	0a5b      	lsrs	r3, r3, #9
 800038c:	025b      	lsls	r3, r3, #9
 800038e:	603b      	str	r3, [r7, #0]
 8000390:	23ff      	movs	r3, #255	@ 0xff
 8000392:	401a      	ands	r2, r3
 8000394:	607a      	str	r2, [r7, #4]
 8000396:	4a2d      	ldr	r2, [pc, #180]	@ (800044c <dw_main+0x22c>)
 8000398:	2300      	movs	r3, #0
 800039a:	6838      	ldr	r0, [r7, #0]
 800039c:	6879      	ldr	r1, [r7, #4]
 800039e:	1812      	adds	r2, r2, r0
 80003a0:	414b      	adcs	r3, r1
 80003a2:	4935      	ldr	r1, [pc, #212]	@ (8000478 <dw_main+0x258>)
 80003a4:	600a      	str	r2, [r1, #0]
 80003a6:	604b      	str	r3, [r1, #4]

                /* Write all timestamps in the final message. See NOTE 11 below. */
                final_msg_set_ts(&tx_final_msg[FINAL_MSG_POLL_TX_TS_IDX], poll_tx_ts);
 80003a8:	4b30      	ldr	r3, [pc, #192]	@ (800046c <dw_main+0x24c>)
 80003aa:	681a      	ldr	r2, [r3, #0]
 80003ac:	685b      	ldr	r3, [r3, #4]
 80003ae:	4933      	ldr	r1, [pc, #204]	@ (800047c <dw_main+0x25c>)
 80003b0:	0008      	movs	r0, r1
 80003b2:	f000 f8e1 	bl	8000578 <final_msg_set_ts>
                final_msg_set_ts(&tx_final_msg[FINAL_MSG_RESP_RX_TS_IDX], resp_rx_ts);
 80003b6:	4b2e      	ldr	r3, [pc, #184]	@ (8000470 <dw_main+0x250>)
 80003b8:	681a      	ldr	r2, [r3, #0]
 80003ba:	685b      	ldr	r3, [r3, #4]
 80003bc:	4930      	ldr	r1, [pc, #192]	@ (8000480 <dw_main+0x260>)
 80003be:	0008      	movs	r0, r1
 80003c0:	f000 f8da 	bl	8000578 <final_msg_set_ts>
                final_msg_set_ts(&tx_final_msg[FINAL_MSG_FINAL_TX_TS_IDX], final_tx_ts);
 80003c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000478 <dw_main+0x258>)
 80003c6:	681a      	ldr	r2, [r3, #0]
 80003c8:	685b      	ldr	r3, [r3, #4]
 80003ca:	492e      	ldr	r1, [pc, #184]	@ (8000484 <dw_main+0x264>)
 80003cc:	0008      	movs	r0, r1
 80003ce:	f000 f8d3 	bl	8000578 <final_msg_set_ts>

                /* Write and send final message. See NOTE 8 below. */
                tx_final_msg[ALL_MSG_SN_IDX] = frame_seq_nb;
 80003d2:	4b20      	ldr	r3, [pc, #128]	@ (8000454 <dw_main+0x234>)
 80003d4:	781a      	ldrb	r2, [r3, #0]
 80003d6:	4b2c      	ldr	r3, [pc, #176]	@ (8000488 <dw_main+0x268>)
 80003d8:	709a      	strb	r2, [r3, #2]
                dwt_writetxdata(sizeof(tx_final_msg), tx_final_msg, 0); /* Zero offset in TX buffer. */
 80003da:	4b2b      	ldr	r3, [pc, #172]	@ (8000488 <dw_main+0x268>)
 80003dc:	2200      	movs	r2, #0
 80003de:	0019      	movs	r1, r3
 80003e0:	2018      	movs	r0, #24
 80003e2:	f009 fd0c 	bl	8009dfe <dwt_writetxdata>
                dwt_writetxfctrl(sizeof(tx_final_msg), 0, 1); /* Zero offset in TX buffer, ranging. */
 80003e6:	2201      	movs	r2, #1
 80003e8:	2100      	movs	r1, #0
 80003ea:	2018      	movs	r0, #24
 80003ec:	f009 fd30 	bl	8009e50 <dwt_writetxfctrl>
                ret = dwt_starttx(DWT_START_TX_DELAYED);
 80003f0:	2001      	movs	r0, #1
 80003f2:	f00a f875 	bl	800a4e0 <dwt_starttx>
 80003f6:	0003      	movs	r3, r0
 80003f8:	61bb      	str	r3, [r7, #24]

                /* If dwt_starttx() returns an error, abandon this ranging exchange and proceed to the next one. See NOTE 12 below. */
                if (ret == DWT_SUCCESS)
 80003fa:	69bb      	ldr	r3, [r7, #24]
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d11c      	bne.n	800043a <dw_main+0x21a>
                {
                    /* Poll DW1000 until TX frame sent event set. See NOTE 9 below. */
                    while (!(dwt_read32bitreg(SYS_STATUS_ID) & SYS_STATUS_TXFRS))
 8000400:	46c0      	nop			@ (mov r8, r8)
 8000402:	2100      	movs	r1, #0
 8000404:	200f      	movs	r0, #15
 8000406:	f009 fe39 	bl	800a07c <dwt_read32bitoffsetreg>
 800040a:	0003      	movs	r3, r0
 800040c:	2280      	movs	r2, #128	@ 0x80
 800040e:	4013      	ands	r3, r2
 8000410:	d0f7      	beq.n	8000402 <dw_main+0x1e2>
                    { };

                    /* Clear TXFRS event. */
                    dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_TXFRS);
 8000412:	2280      	movs	r2, #128	@ 0x80
 8000414:	2100      	movs	r1, #0
 8000416:	200f      	movs	r0, #15
 8000418:	f009 fec1 	bl	800a19e <dwt_write32bitoffsetreg>

                    /* Increment frame sequence number after transmission of the final message (modulo 256). */
                    frame_seq_nb++;
 800041c:	4b0d      	ldr	r3, [pc, #52]	@ (8000454 <dw_main+0x234>)
 800041e:	781b      	ldrb	r3, [r3, #0]
 8000420:	3301      	adds	r3, #1
 8000422:	b2da      	uxtb	r2, r3
 8000424:	4b0b      	ldr	r3, [pc, #44]	@ (8000454 <dw_main+0x234>)
 8000426:	701a      	strb	r2, [r3, #0]
 8000428:	e007      	b.n	800043a <dw_main+0x21a>
            }
        }
        else
        {
            /* Clear RX error/timeout events in the DW1000 status register. */
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 800042a:	4b18      	ldr	r3, [pc, #96]	@ (800048c <dw_main+0x26c>)
 800042c:	001a      	movs	r2, r3
 800042e:	2100      	movs	r1, #0
 8000430:	200f      	movs	r0, #15
 8000432:	f009 feb4 	bl	800a19e <dwt_write32bitoffsetreg>

            /* Reset RX to properly reinitialise LDE operation. */
            dwt_rxreset();
 8000436:	f00a f912 	bl	800a65e <dwt_rxreset>
        }

        /* Execute a delay between ranging exchanges. */
        Sleep(RNG_DELAY_MS);
 800043a:	23fa      	movs	r3, #250	@ 0xfa
 800043c:	009b      	lsls	r3, r3, #2
 800043e:	0018      	movs	r0, r3
 8000440:	f00a fa77 	bl	800a932 <Sleep>
    {
 8000444:	e718      	b.n	8000278 <dw_main+0x58>
 8000446:	46c0      	nop			@ (mov r8, r8)
 8000448:	20000000 	.word	0x20000000
 800044c:	00004034 	.word	0x00004034
 8000450:	00000a8c 	.word	0x00000a8c
 8000454:	200001dc 	.word	0x200001dc
 8000458:	2000000c 	.word	0x2000000c
 800045c:	200001f4 	.word	0x200001f4
 8000460:	2427d000 	.word	0x2427d000
 8000464:	200001e0 	.word	0x200001e0
 8000468:	20000018 	.word	0x20000018
 800046c:	200001f8 	.word	0x200001f8
 8000470:	20000200 	.word	0x20000200
 8000474:	0c1c0000 	.word	0x0c1c0000
 8000478:	20000208 	.word	0x20000208
 800047c:	20000032 	.word	0x20000032
 8000480:	20000036 	.word	0x20000036
 8000484:	2000003a 	.word	0x2000003a
 8000488:	20000028 	.word	0x20000028
 800048c:	24279000 	.word	0x24279000

08000490 <get_tx_timestamp_u64>:
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
static uint64 get_tx_timestamp_u64(void)
{
 8000490:	b5b0      	push	{r4, r5, r7, lr}
 8000492:	b08a      	sub	sp, #40	@ 0x28
 8000494:	af00      	add	r7, sp, #0
    uint8 ts_tab[5];
    uint64 ts = 0;
 8000496:	2200      	movs	r2, #0
 8000498:	2300      	movs	r3, #0
 800049a:	623a      	str	r2, [r7, #32]
 800049c:	627b      	str	r3, [r7, #36]	@ 0x24
    int i;
    dwt_readtxtimestamp(ts_tab);
 800049e:	2314      	movs	r3, #20
 80004a0:	18fb      	adds	r3, r7, r3
 80004a2:	0018      	movs	r0, r3
 80004a4:	f009 fd11 	bl	8009eca <dwt_readtxtimestamp>
    for (i = 4; i >= 0; i--)
 80004a8:	2304      	movs	r3, #4
 80004aa:	61fb      	str	r3, [r7, #28]
 80004ac:	e020      	b.n	80004f0 <get_tx_timestamp_u64+0x60>
    {
        ts <<= 8;
 80004ae:	6a3b      	ldr	r3, [r7, #32]
 80004b0:	0e1b      	lsrs	r3, r3, #24
 80004b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80004b4:	0215      	lsls	r5, r2, #8
 80004b6:	431d      	orrs	r5, r3
 80004b8:	6a3b      	ldr	r3, [r7, #32]
 80004ba:	021c      	lsls	r4, r3, #8
 80004bc:	623c      	str	r4, [r7, #32]
 80004be:	627d      	str	r5, [r7, #36]	@ 0x24
        ts |= ts_tab[i];
 80004c0:	2314      	movs	r3, #20
 80004c2:	18fa      	adds	r2, r7, r3
 80004c4:	69fb      	ldr	r3, [r7, #28]
 80004c6:	18d3      	adds	r3, r2, r3
 80004c8:	781b      	ldrb	r3, [r3, #0]
 80004ca:	60bb      	str	r3, [r7, #8]
 80004cc:	2300      	movs	r3, #0
 80004ce:	60fb      	str	r3, [r7, #12]
 80004d0:	6a3b      	ldr	r3, [r7, #32]
 80004d2:	68b9      	ldr	r1, [r7, #8]
 80004d4:	68fa      	ldr	r2, [r7, #12]
 80004d6:	0008      	movs	r0, r1
 80004d8:	4318      	orrs	r0, r3
 80004da:	6038      	str	r0, [r7, #0]
 80004dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80004de:	431a      	orrs	r2, r3
 80004e0:	607a      	str	r2, [r7, #4]
 80004e2:	683a      	ldr	r2, [r7, #0]
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	623a      	str	r2, [r7, #32]
 80004e8:	627b      	str	r3, [r7, #36]	@ 0x24
    for (i = 4; i >= 0; i--)
 80004ea:	69fb      	ldr	r3, [r7, #28]
 80004ec:	3b01      	subs	r3, #1
 80004ee:	61fb      	str	r3, [r7, #28]
 80004f0:	69fb      	ldr	r3, [r7, #28]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	dadb      	bge.n	80004ae <get_tx_timestamp_u64+0x1e>
    }
    return ts;
 80004f6:	6a3a      	ldr	r2, [r7, #32]
 80004f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80004fa:	0010      	movs	r0, r2
 80004fc:	0019      	movs	r1, r3
 80004fe:	46bd      	mov	sp, r7
 8000500:	b00a      	add	sp, #40	@ 0x28
 8000502:	bdb0      	pop	{r4, r5, r7, pc}

08000504 <get_rx_timestamp_u64>:
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
static uint64 get_rx_timestamp_u64(void)
{
 8000504:	b5b0      	push	{r4, r5, r7, lr}
 8000506:	b08a      	sub	sp, #40	@ 0x28
 8000508:	af00      	add	r7, sp, #0
    uint8 ts_tab[5];
    uint64 ts = 0;
 800050a:	2200      	movs	r2, #0
 800050c:	2300      	movs	r3, #0
 800050e:	623a      	str	r2, [r7, #32]
 8000510:	627b      	str	r3, [r7, #36]	@ 0x24
    int i;
    dwt_readrxtimestamp(ts_tab);
 8000512:	2314      	movs	r3, #20
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	0018      	movs	r0, r3
 8000518:	f009 fce5 	bl	8009ee6 <dwt_readrxtimestamp>
    for (i = 4; i >= 0; i--)
 800051c:	2304      	movs	r3, #4
 800051e:	61fb      	str	r3, [r7, #28]
 8000520:	e020      	b.n	8000564 <get_rx_timestamp_u64+0x60>
    {
        ts <<= 8;
 8000522:	6a3b      	ldr	r3, [r7, #32]
 8000524:	0e1b      	lsrs	r3, r3, #24
 8000526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000528:	0215      	lsls	r5, r2, #8
 800052a:	431d      	orrs	r5, r3
 800052c:	6a3b      	ldr	r3, [r7, #32]
 800052e:	021c      	lsls	r4, r3, #8
 8000530:	623c      	str	r4, [r7, #32]
 8000532:	627d      	str	r5, [r7, #36]	@ 0x24
        ts |= ts_tab[i];
 8000534:	2314      	movs	r3, #20
 8000536:	18fa      	adds	r2, r7, r3
 8000538:	69fb      	ldr	r3, [r7, #28]
 800053a:	18d3      	adds	r3, r2, r3
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	60bb      	str	r3, [r7, #8]
 8000540:	2300      	movs	r3, #0
 8000542:	60fb      	str	r3, [r7, #12]
 8000544:	6a3b      	ldr	r3, [r7, #32]
 8000546:	68b9      	ldr	r1, [r7, #8]
 8000548:	68fa      	ldr	r2, [r7, #12]
 800054a:	0008      	movs	r0, r1
 800054c:	4318      	orrs	r0, r3
 800054e:	6038      	str	r0, [r7, #0]
 8000550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000552:	431a      	orrs	r2, r3
 8000554:	607a      	str	r2, [r7, #4]
 8000556:	683a      	ldr	r2, [r7, #0]
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	623a      	str	r2, [r7, #32]
 800055c:	627b      	str	r3, [r7, #36]	@ 0x24
    for (i = 4; i >= 0; i--)
 800055e:	69fb      	ldr	r3, [r7, #28]
 8000560:	3b01      	subs	r3, #1
 8000562:	61fb      	str	r3, [r7, #28]
 8000564:	69fb      	ldr	r3, [r7, #28]
 8000566:	2b00      	cmp	r3, #0
 8000568:	dadb      	bge.n	8000522 <get_rx_timestamp_u64+0x1e>
    }
    return ts;
 800056a:	6a3a      	ldr	r2, [r7, #32]
 800056c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800056e:	0010      	movs	r0, r2
 8000570:	0019      	movs	r1, r3
 8000572:	46bd      	mov	sp, r7
 8000574:	b00a      	add	sp, #40	@ 0x28
 8000576:	bdb0      	pop	{r4, r5, r7, pc}

08000578 <final_msg_set_ts>:
 *         ts  timestamp value
 *
 * @return none
 */
static void final_msg_set_ts(uint8 *ts_field, uint64 ts)
{
 8000578:	b5b0      	push	{r4, r5, r7, lr}
 800057a:	b086      	sub	sp, #24
 800057c:	af00      	add	r7, sp, #0
 800057e:	60f8      	str	r0, [r7, #12]
 8000580:	603a      	str	r2, [r7, #0]
 8000582:	607b      	str	r3, [r7, #4]
    int i;
    for (i = 0; i < FINAL_MSG_TS_LEN; i++)
 8000584:	2300      	movs	r3, #0
 8000586:	617b      	str	r3, [r7, #20]
 8000588:	e013      	b.n	80005b2 <final_msg_set_ts+0x3a>
    {
        ts_field[i] = (uint8) ts;
 800058a:	697b      	ldr	r3, [r7, #20]
 800058c:	68fa      	ldr	r2, [r7, #12]
 800058e:	18d1      	adds	r1, r2, r3
 8000590:	683a      	ldr	r2, [r7, #0]
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	1c13      	adds	r3, r2, #0
 8000596:	b2db      	uxtb	r3, r3
 8000598:	700b      	strb	r3, [r1, #0]
        ts >>= 8;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	061b      	lsls	r3, r3, #24
 800059e:	683a      	ldr	r2, [r7, #0]
 80005a0:	0a14      	lsrs	r4, r2, #8
 80005a2:	431c      	orrs	r4, r3
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	0a1d      	lsrs	r5, r3, #8
 80005a8:	603c      	str	r4, [r7, #0]
 80005aa:	607d      	str	r5, [r7, #4]
    for (i = 0; i < FINAL_MSG_TS_LEN; i++)
 80005ac:	697b      	ldr	r3, [r7, #20]
 80005ae:	3301      	adds	r3, #1
 80005b0:	617b      	str	r3, [r7, #20]
 80005b2:	697b      	ldr	r3, [r7, #20]
 80005b4:	2b03      	cmp	r3, #3
 80005b6:	dde8      	ble.n	800058a <final_msg_set_ts+0x12>
    }
}
 80005b8:	46c0      	nop			@ (mov r8, r8)
 80005ba:	46c0      	nop			@ (mov r8, r8)
 80005bc:	46bd      	mov	sp, r7
 80005be:	b006      	add	sp, #24
 80005c0:	bdb0      	pop	{r4, r5, r7, pc}

080005c2 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c2:	b580      	push	{r7, lr}
 80005c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c6:	f000 fc27 	bl	8000e18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ca:	f000 f813 	bl	80005f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ce:	f000 f989 	bl	80008e4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005d2:	f000 f957 	bl	8000884 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80005d6:	f000 f8d9 	bl	800078c <MX_SPI1_Init>
  MX_ADC_Init();
 80005da:	f000 f87b 	bl	80006d4 <MX_ADC_Init>
  MX_SPI2_Init();
 80005de:	f000 f913 	bl	8000808 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 80005e2:	f008 fba7 	bl	8008d34 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  setup_DW1000RSTnIRQ(0);
 80005e6:	2000      	movs	r0, #0
 80005e8:	f00a f9f1 	bl	800a9ce <setup_DW1000RSTnIRQ>

  // initLCD();

  dw_main();
 80005ec:	f7ff fe18 	bl	8000220 <dw_main>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005f0:	46c0      	nop			@ (mov r8, r8)
 80005f2:	e7fd      	b.n	80005f0 <main+0x2e>

080005f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f4:	b590      	push	{r4, r7, lr}
 80005f6:	b099      	sub	sp, #100	@ 0x64
 80005f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fa:	242c      	movs	r4, #44	@ 0x2c
 80005fc:	193b      	adds	r3, r7, r4
 80005fe:	0018      	movs	r0, r3
 8000600:	2334      	movs	r3, #52	@ 0x34
 8000602:	001a      	movs	r2, r3
 8000604:	2100      	movs	r1, #0
 8000606:	f00a fa99 	bl	800ab3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060a:	231c      	movs	r3, #28
 800060c:	18fb      	adds	r3, r7, r3
 800060e:	0018      	movs	r0, r3
 8000610:	2310      	movs	r3, #16
 8000612:	001a      	movs	r2, r3
 8000614:	2100      	movs	r1, #0
 8000616:	f00a fa91 	bl	800ab3c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800061a:	003b      	movs	r3, r7
 800061c:	0018      	movs	r0, r3
 800061e:	231c      	movs	r3, #28
 8000620:	001a      	movs	r2, r3
 8000622:	2100      	movs	r1, #0
 8000624:	f00a fa8a 	bl	800ab3c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8000628:	0021      	movs	r1, r4
 800062a:	187b      	adds	r3, r7, r1
 800062c:	2232      	movs	r2, #50	@ 0x32
 800062e:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000630:	187b      	adds	r3, r7, r1
 8000632:	2201      	movs	r2, #1
 8000634:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000636:	187b      	adds	r3, r7, r1
 8000638:	2201      	movs	r2, #1
 800063a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800063c:	187b      	adds	r3, r7, r1
 800063e:	2201      	movs	r2, #1
 8000640:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000642:	187b      	adds	r3, r7, r1
 8000644:	2210      	movs	r2, #16
 8000646:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000648:	187b      	adds	r3, r7, r1
 800064a:	2210      	movs	r2, #16
 800064c:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064e:	187b      	adds	r3, r7, r1
 8000650:	2202      	movs	r2, #2
 8000652:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000654:	187b      	adds	r3, r7, r1
 8000656:	2280      	movs	r2, #128	@ 0x80
 8000658:	0212      	lsls	r2, r2, #8
 800065a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800065c:	187b      	adds	r3, r7, r1
 800065e:	22e0      	movs	r2, #224	@ 0xe0
 8000660:	0352      	lsls	r2, r2, #13
 8000662:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8000664:	187b      	adds	r3, r7, r1
 8000666:	2201      	movs	r2, #1
 8000668:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066a:	187b      	adds	r3, r7, r1
 800066c:	0018      	movs	r0, r3
 800066e:	f002 ffc9 	bl	8003604 <HAL_RCC_OscConfig>
 8000672:	1e03      	subs	r3, r0, #0
 8000674:	d001      	beq.n	800067a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000676:	f000 f9fd 	bl	8000a74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800067a:	211c      	movs	r1, #28
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2207      	movs	r2, #7
 8000680:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2202      	movs	r2, #2
 8000686:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000688:	187b      	adds	r3, r7, r1
 800068a:	2200      	movs	r2, #0
 800068c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800068e:	187b      	adds	r3, r7, r1
 8000690:	2200      	movs	r2, #0
 8000692:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000694:	187b      	adds	r3, r7, r1
 8000696:	2101      	movs	r1, #1
 8000698:	0018      	movs	r0, r3
 800069a:	f003 fb39 	bl	8003d10 <HAL_RCC_ClockConfig>
 800069e:	1e03      	subs	r3, r0, #0
 80006a0:	d001      	beq.n	80006a6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80006a2:	f000 f9e7 	bl	8000a74 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1;
 80006a6:	003b      	movs	r3, r7
 80006a8:	4a09      	ldr	r2, [pc, #36]	@ (80006d0 <SystemClock_Config+0xdc>)
 80006aa:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80006ac:	003b      	movs	r3, r7
 80006ae:	2200      	movs	r2, #0
 80006b0:	609a      	str	r2, [r3, #8]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80006b2:	003b      	movs	r3, r7
 80006b4:	2200      	movs	r2, #0
 80006b6:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006b8:	003b      	movs	r3, r7
 80006ba:	0018      	movs	r0, r3
 80006bc:	f003 fc94 	bl	8003fe8 <HAL_RCCEx_PeriphCLKConfig>
 80006c0:	1e03      	subs	r3, r0, #0
 80006c2:	d001      	beq.n	80006c8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80006c4:	f000 f9d6 	bl	8000a74 <Error_Handler>
  }
}
 80006c8:	46c0      	nop			@ (mov r8, r8)
 80006ca:	46bd      	mov	sp, r7
 80006cc:	b019      	add	sp, #100	@ 0x64
 80006ce:	bd90      	pop	{r4, r7, pc}
 80006d0:	00020001 	.word	0x00020001

080006d4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b084      	sub	sp, #16
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80006da:	1d3b      	adds	r3, r7, #4
 80006dc:	0018      	movs	r0, r3
 80006de:	230c      	movs	r3, #12
 80006e0:	001a      	movs	r2, r3
 80006e2:	2100      	movs	r1, #0
 80006e4:	f00a fa2a 	bl	800ab3c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80006e8:	4b26      	ldr	r3, [pc, #152]	@ (8000784 <MX_ADC_Init+0xb0>)
 80006ea:	4a27      	ldr	r2, [pc, #156]	@ (8000788 <MX_ADC_Init+0xb4>)
 80006ec:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006ee:	4b25      	ldr	r3, [pc, #148]	@ (8000784 <MX_ADC_Init+0xb0>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80006f4:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <MX_ADC_Init+0xb0>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006fa:	4b22      	ldr	r3, [pc, #136]	@ (8000784 <MX_ADC_Init+0xb0>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000700:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <MX_ADC_Init+0xb0>)
 8000702:	2201      	movs	r2, #1
 8000704:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000706:	4b1f      	ldr	r3, [pc, #124]	@ (8000784 <MX_ADC_Init+0xb0>)
 8000708:	2204      	movs	r2, #4
 800070a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800070c:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <MX_ADC_Init+0xb0>)
 800070e:	2200      	movs	r2, #0
 8000710:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000712:	4b1c      	ldr	r3, [pc, #112]	@ (8000784 <MX_ADC_Init+0xb0>)
 8000714:	2200      	movs	r2, #0
 8000716:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000718:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <MX_ADC_Init+0xb0>)
 800071a:	2200      	movs	r2, #0
 800071c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800071e:	4b19      	ldr	r3, [pc, #100]	@ (8000784 <MX_ADC_Init+0xb0>)
 8000720:	2200      	movs	r2, #0
 8000722:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000724:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <MX_ADC_Init+0xb0>)
 8000726:	22c2      	movs	r2, #194	@ 0xc2
 8000728:	32ff      	adds	r2, #255	@ 0xff
 800072a:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800072c:	4b15      	ldr	r3, [pc, #84]	@ (8000784 <MX_ADC_Init+0xb0>)
 800072e:	2200      	movs	r2, #0
 8000730:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000732:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <MX_ADC_Init+0xb0>)
 8000734:	2224      	movs	r2, #36	@ 0x24
 8000736:	2100      	movs	r1, #0
 8000738:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800073a:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <MX_ADC_Init+0xb0>)
 800073c:	2201      	movs	r2, #1
 800073e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000740:	4b10      	ldr	r3, [pc, #64]	@ (8000784 <MX_ADC_Init+0xb0>)
 8000742:	0018      	movs	r0, r3
 8000744:	f000 fbf0 	bl	8000f28 <HAL_ADC_Init>
 8000748:	1e03      	subs	r3, r0, #0
 800074a:	d001      	beq.n	8000750 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800074c:	f000 f992 	bl	8000a74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	2208      	movs	r2, #8
 8000754:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000756:	1d3b      	adds	r3, r7, #4
 8000758:	2280      	movs	r2, #128	@ 0x80
 800075a:	0152      	lsls	r2, r2, #5
 800075c:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800075e:	1d3b      	adds	r3, r7, #4
 8000760:	2280      	movs	r2, #128	@ 0x80
 8000762:	0552      	lsls	r2, r2, #21
 8000764:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000766:	1d3a      	adds	r2, r7, #4
 8000768:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <MX_ADC_Init+0xb0>)
 800076a:	0011      	movs	r1, r2
 800076c:	0018      	movs	r0, r3
 800076e:	f000 fd1b 	bl	80011a8 <HAL_ADC_ConfigChannel>
 8000772:	1e03      	subs	r3, r0, #0
 8000774:	d001      	beq.n	800077a <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000776:	f000 f97d 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	46bd      	mov	sp, r7
 800077e:	b004      	add	sp, #16
 8000780:	bd80      	pop	{r7, pc}
 8000782:	46c0      	nop			@ (mov r8, r8)
 8000784:	20000210 	.word	0x20000210
 8000788:	40012400 	.word	0x40012400

0800078c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <MX_SPI1_Init+0x74>)
 8000792:	4a1c      	ldr	r2, [pc, #112]	@ (8000804 <MX_SPI1_Init+0x78>)
 8000794:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000796:	4b1a      	ldr	r3, [pc, #104]	@ (8000800 <MX_SPI1_Init+0x74>)
 8000798:	2282      	movs	r2, #130	@ 0x82
 800079a:	0052      	lsls	r2, r2, #1
 800079c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800079e:	4b18      	ldr	r3, [pc, #96]	@ (8000800 <MX_SPI1_Init+0x74>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007a4:	4b16      	ldr	r3, [pc, #88]	@ (8000800 <MX_SPI1_Init+0x74>)
 80007a6:	22e0      	movs	r2, #224	@ 0xe0
 80007a8:	00d2      	lsls	r2, r2, #3
 80007aa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007ac:	4b14      	ldr	r3, [pc, #80]	@ (8000800 <MX_SPI1_Init+0x74>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007b2:	4b13      	ldr	r3, [pc, #76]	@ (8000800 <MX_SPI1_Init+0x74>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007b8:	4b11      	ldr	r3, [pc, #68]	@ (8000800 <MX_SPI1_Init+0x74>)
 80007ba:	2280      	movs	r2, #128	@ 0x80
 80007bc:	0092      	lsls	r2, r2, #2
 80007be:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80007c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000800 <MX_SPI1_Init+0x74>)
 80007c2:	2218      	movs	r2, #24
 80007c4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000800 <MX_SPI1_Init+0x74>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000800 <MX_SPI1_Init+0x74>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007d2:	4b0b      	ldr	r3, [pc, #44]	@ (8000800 <MX_SPI1_Init+0x74>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80007d8:	4b09      	ldr	r3, [pc, #36]	@ (8000800 <MX_SPI1_Init+0x74>)
 80007da:	2207      	movs	r2, #7
 80007dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80007de:	4b08      	ldr	r3, [pc, #32]	@ (8000800 <MX_SPI1_Init+0x74>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80007e4:	4b06      	ldr	r3, [pc, #24]	@ (8000800 <MX_SPI1_Init+0x74>)
 80007e6:	2208      	movs	r2, #8
 80007e8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007ea:	4b05      	ldr	r3, [pc, #20]	@ (8000800 <MX_SPI1_Init+0x74>)
 80007ec:	0018      	movs	r0, r3
 80007ee:	f003 fcf9 	bl	80041e4 <HAL_SPI_Init>
 80007f2:	1e03      	subs	r3, r0, #0
 80007f4:	d001      	beq.n	80007fa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80007f6:	f000 f93d 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007fa:	46c0      	nop			@ (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	20000250 	.word	0x20000250
 8000804:	40013000 	.word	0x40013000

08000808 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800080c:	4b1b      	ldr	r3, [pc, #108]	@ (800087c <MX_SPI2_Init+0x74>)
 800080e:	4a1c      	ldr	r2, [pc, #112]	@ (8000880 <MX_SPI2_Init+0x78>)
 8000810:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000812:	4b1a      	ldr	r3, [pc, #104]	@ (800087c <MX_SPI2_Init+0x74>)
 8000814:	2282      	movs	r2, #130	@ 0x82
 8000816:	0052      	lsls	r2, r2, #1
 8000818:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800081a:	4b18      	ldr	r3, [pc, #96]	@ (800087c <MX_SPI2_Init+0x74>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000820:	4b16      	ldr	r3, [pc, #88]	@ (800087c <MX_SPI2_Init+0x74>)
 8000822:	22c0      	movs	r2, #192	@ 0xc0
 8000824:	0092      	lsls	r2, r2, #2
 8000826:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000828:	4b14      	ldr	r3, [pc, #80]	@ (800087c <MX_SPI2_Init+0x74>)
 800082a:	2200      	movs	r2, #0
 800082c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800082e:	4b13      	ldr	r3, [pc, #76]	@ (800087c <MX_SPI2_Init+0x74>)
 8000830:	2200      	movs	r2, #0
 8000832:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000834:	4b11      	ldr	r3, [pc, #68]	@ (800087c <MX_SPI2_Init+0x74>)
 8000836:	2280      	movs	r2, #128	@ 0x80
 8000838:	02d2      	lsls	r2, r2, #11
 800083a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800083c:	4b0f      	ldr	r3, [pc, #60]	@ (800087c <MX_SPI2_Init+0x74>)
 800083e:	2200      	movs	r2, #0
 8000840:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000842:	4b0e      	ldr	r3, [pc, #56]	@ (800087c <MX_SPI2_Init+0x74>)
 8000844:	2200      	movs	r2, #0
 8000846:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000848:	4b0c      	ldr	r3, [pc, #48]	@ (800087c <MX_SPI2_Init+0x74>)
 800084a:	2200      	movs	r2, #0
 800084c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800084e:	4b0b      	ldr	r3, [pc, #44]	@ (800087c <MX_SPI2_Init+0x74>)
 8000850:	2200      	movs	r2, #0
 8000852:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000854:	4b09      	ldr	r3, [pc, #36]	@ (800087c <MX_SPI2_Init+0x74>)
 8000856:	2207      	movs	r2, #7
 8000858:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800085a:	4b08      	ldr	r3, [pc, #32]	@ (800087c <MX_SPI2_Init+0x74>)
 800085c:	2200      	movs	r2, #0
 800085e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000860:	4b06      	ldr	r3, [pc, #24]	@ (800087c <MX_SPI2_Init+0x74>)
 8000862:	2208      	movs	r2, #8
 8000864:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000866:	4b05      	ldr	r3, [pc, #20]	@ (800087c <MX_SPI2_Init+0x74>)
 8000868:	0018      	movs	r0, r3
 800086a:	f003 fcbb 	bl	80041e4 <HAL_SPI_Init>
 800086e:	1e03      	subs	r3, r0, #0
 8000870:	d001      	beq.n	8000876 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000872:	f000 f8ff 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000876:	46c0      	nop			@ (mov r8, r8)
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	200002b4 	.word	0x200002b4
 8000880:	40003800 	.word	0x40003800

08000884 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000888:	4b14      	ldr	r3, [pc, #80]	@ (80008dc <MX_USART1_UART_Init+0x58>)
 800088a:	4a15      	ldr	r2, [pc, #84]	@ (80008e0 <MX_USART1_UART_Init+0x5c>)
 800088c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800088e:	4b13      	ldr	r3, [pc, #76]	@ (80008dc <MX_USART1_UART_Init+0x58>)
 8000890:	2296      	movs	r2, #150	@ 0x96
 8000892:	0212      	lsls	r2, r2, #8
 8000894:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000896:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <MX_USART1_UART_Init+0x58>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800089c:	4b0f      	ldr	r3, [pc, #60]	@ (80008dc <MX_USART1_UART_Init+0x58>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <MX_USART1_UART_Init+0x58>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008a8:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <MX_USART1_UART_Init+0x58>)
 80008aa:	220c      	movs	r2, #12
 80008ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ae:	4b0b      	ldr	r3, [pc, #44]	@ (80008dc <MX_USART1_UART_Init+0x58>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b4:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <MX_USART1_UART_Init+0x58>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ba:	4b08      	ldr	r3, [pc, #32]	@ (80008dc <MX_USART1_UART_Init+0x58>)
 80008bc:	2200      	movs	r2, #0
 80008be:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008c0:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <MX_USART1_UART_Init+0x58>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008c6:	4b05      	ldr	r3, [pc, #20]	@ (80008dc <MX_USART1_UART_Init+0x58>)
 80008c8:	0018      	movs	r0, r3
 80008ca:	f004 f825 	bl	8004918 <HAL_UART_Init>
 80008ce:	1e03      	subs	r3, r0, #0
 80008d0:	d001      	beq.n	80008d6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80008d2:	f000 f8cf 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008d6:	46c0      	nop			@ (mov r8, r8)
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	20000318 	.word	0x20000318
 80008e0:	40013800 	.word	0x40013800

080008e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008e4:	b590      	push	{r4, r7, lr}
 80008e6:	b089      	sub	sp, #36	@ 0x24
 80008e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ea:	240c      	movs	r4, #12
 80008ec:	193b      	adds	r3, r7, r4
 80008ee:	0018      	movs	r0, r3
 80008f0:	2314      	movs	r3, #20
 80008f2:	001a      	movs	r2, r3
 80008f4:	2100      	movs	r1, #0
 80008f6:	f00a f921 	bl	800ab3c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008fa:	4b5b      	ldr	r3, [pc, #364]	@ (8000a68 <MX_GPIO_Init+0x184>)
 80008fc:	695a      	ldr	r2, [r3, #20]
 80008fe:	4b5a      	ldr	r3, [pc, #360]	@ (8000a68 <MX_GPIO_Init+0x184>)
 8000900:	2180      	movs	r1, #128	@ 0x80
 8000902:	03c9      	lsls	r1, r1, #15
 8000904:	430a      	orrs	r2, r1
 8000906:	615a      	str	r2, [r3, #20]
 8000908:	4b57      	ldr	r3, [pc, #348]	@ (8000a68 <MX_GPIO_Init+0x184>)
 800090a:	695a      	ldr	r2, [r3, #20]
 800090c:	2380      	movs	r3, #128	@ 0x80
 800090e:	03db      	lsls	r3, r3, #15
 8000910:	4013      	ands	r3, r2
 8000912:	60bb      	str	r3, [r7, #8]
 8000914:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000916:	4b54      	ldr	r3, [pc, #336]	@ (8000a68 <MX_GPIO_Init+0x184>)
 8000918:	695a      	ldr	r2, [r3, #20]
 800091a:	4b53      	ldr	r3, [pc, #332]	@ (8000a68 <MX_GPIO_Init+0x184>)
 800091c:	2180      	movs	r1, #128	@ 0x80
 800091e:	0289      	lsls	r1, r1, #10
 8000920:	430a      	orrs	r2, r1
 8000922:	615a      	str	r2, [r3, #20]
 8000924:	4b50      	ldr	r3, [pc, #320]	@ (8000a68 <MX_GPIO_Init+0x184>)
 8000926:	695a      	ldr	r2, [r3, #20]
 8000928:	2380      	movs	r3, #128	@ 0x80
 800092a:	029b      	lsls	r3, r3, #10
 800092c:	4013      	ands	r3, r2
 800092e:	607b      	str	r3, [r7, #4]
 8000930:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000932:	4b4d      	ldr	r3, [pc, #308]	@ (8000a68 <MX_GPIO_Init+0x184>)
 8000934:	695a      	ldr	r2, [r3, #20]
 8000936:	4b4c      	ldr	r3, [pc, #304]	@ (8000a68 <MX_GPIO_Init+0x184>)
 8000938:	2180      	movs	r1, #128	@ 0x80
 800093a:	02c9      	lsls	r1, r1, #11
 800093c:	430a      	orrs	r2, r1
 800093e:	615a      	str	r2, [r3, #20]
 8000940:	4b49      	ldr	r3, [pc, #292]	@ (8000a68 <MX_GPIO_Init+0x184>)
 8000942:	695a      	ldr	r2, [r3, #20]
 8000944:	2380      	movs	r3, #128	@ 0x80
 8000946:	02db      	lsls	r3, r3, #11
 8000948:	4013      	ands	r3, r2
 800094a:	603b      	str	r3, [r7, #0]
 800094c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, E5_NRST_Pin|DW_NSS_Pin, GPIO_PIN_RESET);
 800094e:	2390      	movs	r3, #144	@ 0x90
 8000950:	05db      	lsls	r3, r3, #23
 8000952:	2200      	movs	r2, #0
 8000954:	2111      	movs	r1, #17
 8000956:	0018      	movs	r0, r3
 8000958:	f000 ffd9 	bl	800190e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SCREEN_EN_Pin|SD_CS_Pin|WAKE_Pin|TFT_DC_Pin
 800095c:	4943      	ldr	r1, [pc, #268]	@ (8000a6c <MX_GPIO_Init+0x188>)
 800095e:	4b44      	ldr	r3, [pc, #272]	@ (8000a70 <MX_GPIO_Init+0x18c>)
 8000960:	2200      	movs	r2, #0
 8000962:	0018      	movs	r0, r3
 8000964:	f000 ffd3 	bl	800190e <HAL_GPIO_WritePin>
                          |TFT_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : E5_NRST_Pin */
  GPIO_InitStruct.Pin = E5_NRST_Pin;
 8000968:	193b      	adds	r3, r7, r4
 800096a:	2201      	movs	r2, #1
 800096c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096e:	193b      	adds	r3, r7, r4
 8000970:	2201      	movs	r2, #1
 8000972:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000974:	193b      	adds	r3, r7, r4
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097a:	193b      	adds	r3, r7, r4
 800097c:	2200      	movs	r2, #0
 800097e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(E5_NRST_GPIO_Port, &GPIO_InitStruct);
 8000980:	193a      	adds	r2, r7, r4
 8000982:	2390      	movs	r3, #144	@ 0x90
 8000984:	05db      	lsls	r3, r3, #23
 8000986:	0011      	movs	r1, r2
 8000988:	0018      	movs	r0, r3
 800098a:	f000 fe2b 	bl	80015e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_RESET_Pin */
  GPIO_InitStruct.Pin = DW_RESET_Pin;
 800098e:	193b      	adds	r3, r7, r4
 8000990:	2204      	movs	r2, #4
 8000992:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000994:	193b      	adds	r3, r7, r4
 8000996:	2288      	movs	r2, #136	@ 0x88
 8000998:	0352      	lsls	r2, r2, #13
 800099a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	193b      	adds	r3, r7, r4
 800099e:	2200      	movs	r2, #0
 80009a0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 80009a2:	193a      	adds	r2, r7, r4
 80009a4:	2390      	movs	r3, #144	@ 0x90
 80009a6:	05db      	lsls	r3, r3, #23
 80009a8:	0011      	movs	r1, r2
 80009aa:	0018      	movs	r0, r3
 80009ac:	f000 fe1a 	bl	80015e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_NSS_Pin */
  GPIO_InitStruct.Pin = DW_NSS_Pin;
 80009b0:	193b      	adds	r3, r7, r4
 80009b2:	2210      	movs	r2, #16
 80009b4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b6:	193b      	adds	r3, r7, r4
 80009b8:	2201      	movs	r2, #1
 80009ba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009bc:	193b      	adds	r3, r7, r4
 80009be:	2200      	movs	r2, #0
 80009c0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009c2:	193b      	adds	r3, r7, r4
 80009c4:	2203      	movs	r2, #3
 80009c6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DW_NSS_GPIO_Port, &GPIO_InitStruct);
 80009c8:	193a      	adds	r2, r7, r4
 80009ca:	2390      	movs	r3, #144	@ 0x90
 80009cc:	05db      	lsls	r3, r3, #23
 80009ce:	0011      	movs	r1, r2
 80009d0:	0018      	movs	r0, r3
 80009d2:	f000 fe07 	bl	80015e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SCREEN_EN_Pin SD_CS_Pin WAKE_Pin TFT_DC_Pin
                           TFT_RST_Pin */
  GPIO_InitStruct.Pin = SCREEN_EN_Pin|SD_CS_Pin|WAKE_Pin|TFT_DC_Pin
 80009d6:	193b      	adds	r3, r7, r4
 80009d8:	4a24      	ldr	r2, [pc, #144]	@ (8000a6c <MX_GPIO_Init+0x188>)
 80009da:	601a      	str	r2, [r3, #0]
                          |TFT_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009dc:	193b      	adds	r3, r7, r4
 80009de:	2201      	movs	r2, #1
 80009e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e2:	193b      	adds	r3, r7, r4
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e8:	193b      	adds	r3, r7, r4
 80009ea:	2200      	movs	r2, #0
 80009ec:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ee:	193b      	adds	r3, r7, r4
 80009f0:	4a1f      	ldr	r2, [pc, #124]	@ (8000a70 <MX_GPIO_Init+0x18c>)
 80009f2:	0019      	movs	r1, r3
 80009f4:	0010      	movs	r0, r2
 80009f6:	f000 fdf5 	bl	80015e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_DISP_Pin */
  GPIO_InitStruct.Pin = BTN_DISP_Pin;
 80009fa:	0021      	movs	r1, r4
 80009fc:	187b      	adds	r3, r7, r1
 80009fe:	2280      	movs	r2, #128	@ 0x80
 8000a00:	0192      	lsls	r2, r2, #6
 8000a02:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a04:	000c      	movs	r4, r1
 8000a06:	193b      	adds	r3, r7, r4
 8000a08:	2200      	movs	r2, #0
 8000a0a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	193b      	adds	r3, r7, r4
 8000a0e:	2200      	movs	r2, #0
 8000a10:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_DISP_GPIO_Port, &GPIO_InitStruct);
 8000a12:	193b      	adds	r3, r7, r4
 8000a14:	4a16      	ldr	r2, [pc, #88]	@ (8000a70 <MX_GPIO_Init+0x18c>)
 8000a16:	0019      	movs	r1, r3
 8000a18:	0010      	movs	r0, r2
 8000a1a:	f000 fde3 	bl	80015e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_IRQn_Pin */
  GPIO_InitStruct.Pin = DW_IRQn_Pin;
 8000a1e:	0021      	movs	r1, r4
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	2220      	movs	r2, #32
 8000a24:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	2288      	movs	r2, #136	@ 0x88
 8000a2a:	0352      	lsls	r2, r2, #13
 8000a2c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a2e:	187b      	adds	r3, r7, r1
 8000a30:	2202      	movs	r2, #2
 8000a32:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DW_IRQn_GPIO_Port, &GPIO_InitStruct);
 8000a34:	187b      	adds	r3, r7, r1
 8000a36:	4a0e      	ldr	r2, [pc, #56]	@ (8000a70 <MX_GPIO_Init+0x18c>)
 8000a38:	0019      	movs	r1, r3
 8000a3a:	0010      	movs	r0, r2
 8000a3c:	f000 fdd2 	bl	80015e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000a40:	2200      	movs	r2, #0
 8000a42:	2100      	movs	r1, #0
 8000a44:	2006      	movs	r0, #6
 8000a46:	f000 fd8b 	bl	8001560 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000a4a:	2006      	movs	r0, #6
 8000a4c:	f000 fd9d 	bl	800158a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000a50:	2200      	movs	r2, #0
 8000a52:	2100      	movs	r1, #0
 8000a54:	2007      	movs	r0, #7
 8000a56:	f000 fd83 	bl	8001560 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000a5a:	2007      	movs	r0, #7
 8000a5c:	f000 fd95 	bl	800158a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a60:	46c0      	nop			@ (mov r8, r8)
 8000a62:	46bd      	mov	sp, r7
 8000a64:	b009      	add	sp, #36	@ 0x24
 8000a66:	bd90      	pop	{r4, r7, pc}
 8000a68:	40021000 	.word	0x40021000
 8000a6c:	00000b44 	.word	0x00000b44
 8000a70:	48000400 	.word	0x48000400

08000a74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a78:	b672      	cpsid	i
}
 8000a7a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a7c:	46c0      	nop			@ (mov r8, r8)
 8000a7e:	e7fd      	b.n	8000a7c <Error_Handler+0x8>

08000a80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a86:	4b13      	ldr	r3, [pc, #76]	@ (8000ad4 <HAL_MspInit+0x54>)
 8000a88:	699a      	ldr	r2, [r3, #24]
 8000a8a:	4b12      	ldr	r3, [pc, #72]	@ (8000ad4 <HAL_MspInit+0x54>)
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	430a      	orrs	r2, r1
 8000a90:	619a      	str	r2, [r3, #24]
 8000a92:	4b10      	ldr	r3, [pc, #64]	@ (8000ad4 <HAL_MspInit+0x54>)
 8000a94:	699b      	ldr	r3, [r3, #24]
 8000a96:	2201      	movs	r2, #1
 8000a98:	4013      	ands	r3, r2
 8000a9a:	607b      	str	r3, [r7, #4]
 8000a9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ad4 <HAL_MspInit+0x54>)
 8000aa0:	69da      	ldr	r2, [r3, #28]
 8000aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad4 <HAL_MspInit+0x54>)
 8000aa4:	2180      	movs	r1, #128	@ 0x80
 8000aa6:	0549      	lsls	r1, r1, #21
 8000aa8:	430a      	orrs	r2, r1
 8000aaa:	61da      	str	r2, [r3, #28]
 8000aac:	4b09      	ldr	r3, [pc, #36]	@ (8000ad4 <HAL_MspInit+0x54>)
 8000aae:	69da      	ldr	r2, [r3, #28]
 8000ab0:	2380      	movs	r3, #128	@ 0x80
 8000ab2:	055b      	lsls	r3, r3, #21
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	603b      	str	r3, [r7, #0]
 8000ab8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_CRS_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_CRS_IRQn, 0, 0);
 8000aba:	2200      	movs	r2, #0
 8000abc:	2100      	movs	r1, #0
 8000abe:	2004      	movs	r0, #4
 8000ac0:	f000 fd4e 	bl	8001560 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_CRS_IRQn);
 8000ac4:	2004      	movs	r0, #4
 8000ac6:	f000 fd60 	bl	800158a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aca:	46c0      	nop			@ (mov r8, r8)
 8000acc:	46bd      	mov	sp, r7
 8000ace:	b002      	add	sp, #8
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	46c0      	nop			@ (mov r8, r8)
 8000ad4:	40021000 	.word	0x40021000

08000ad8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ad8:	b590      	push	{r4, r7, lr}
 8000ada:	b08b      	sub	sp, #44	@ 0x2c
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae0:	2414      	movs	r4, #20
 8000ae2:	193b      	adds	r3, r7, r4
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	2314      	movs	r3, #20
 8000ae8:	001a      	movs	r2, r3
 8000aea:	2100      	movs	r1, #0
 8000aec:	f00a f826 	bl	800ab3c <memset>
  if(hadc->Instance==ADC1)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a18      	ldr	r2, [pc, #96]	@ (8000b58 <HAL_ADC_MspInit+0x80>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d12a      	bne.n	8000b50 <HAL_ADC_MspInit+0x78>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000afa:	4b18      	ldr	r3, [pc, #96]	@ (8000b5c <HAL_ADC_MspInit+0x84>)
 8000afc:	699a      	ldr	r2, [r3, #24]
 8000afe:	4b17      	ldr	r3, [pc, #92]	@ (8000b5c <HAL_ADC_MspInit+0x84>)
 8000b00:	2180      	movs	r1, #128	@ 0x80
 8000b02:	0089      	lsls	r1, r1, #2
 8000b04:	430a      	orrs	r2, r1
 8000b06:	619a      	str	r2, [r3, #24]
 8000b08:	4b14      	ldr	r3, [pc, #80]	@ (8000b5c <HAL_ADC_MspInit+0x84>)
 8000b0a:	699a      	ldr	r2, [r3, #24]
 8000b0c:	2380      	movs	r3, #128	@ 0x80
 8000b0e:	009b      	lsls	r3, r3, #2
 8000b10:	4013      	ands	r3, r2
 8000b12:	613b      	str	r3, [r7, #16]
 8000b14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b16:	4b11      	ldr	r3, [pc, #68]	@ (8000b5c <HAL_ADC_MspInit+0x84>)
 8000b18:	695a      	ldr	r2, [r3, #20]
 8000b1a:	4b10      	ldr	r3, [pc, #64]	@ (8000b5c <HAL_ADC_MspInit+0x84>)
 8000b1c:	2180      	movs	r1, #128	@ 0x80
 8000b1e:	02c9      	lsls	r1, r1, #11
 8000b20:	430a      	orrs	r2, r1
 8000b22:	615a      	str	r2, [r3, #20]
 8000b24:	4b0d      	ldr	r3, [pc, #52]	@ (8000b5c <HAL_ADC_MspInit+0x84>)
 8000b26:	695a      	ldr	r2, [r3, #20]
 8000b28:	2380      	movs	r3, #128	@ 0x80
 8000b2a:	02db      	lsls	r3, r3, #11
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = VBATT_ADC_Pin;
 8000b32:	193b      	adds	r3, r7, r4
 8000b34:	2201      	movs	r2, #1
 8000b36:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b38:	193b      	adds	r3, r7, r4
 8000b3a:	2203      	movs	r2, #3
 8000b3c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3e:	193b      	adds	r3, r7, r4
 8000b40:	2200      	movs	r2, #0
 8000b42:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(VBATT_ADC_GPIO_Port, &GPIO_InitStruct);
 8000b44:	193b      	adds	r3, r7, r4
 8000b46:	4a06      	ldr	r2, [pc, #24]	@ (8000b60 <HAL_ADC_MspInit+0x88>)
 8000b48:	0019      	movs	r1, r3
 8000b4a:	0010      	movs	r0, r2
 8000b4c:	f000 fd4a 	bl	80015e4 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000b50:	46c0      	nop			@ (mov r8, r8)
 8000b52:	46bd      	mov	sp, r7
 8000b54:	b00b      	add	sp, #44	@ 0x2c
 8000b56:	bd90      	pop	{r4, r7, pc}
 8000b58:	40012400 	.word	0x40012400
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	48000400 	.word	0x48000400

08000b64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b64:	b590      	push	{r4, r7, lr}
 8000b66:	b08d      	sub	sp, #52	@ 0x34
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6c:	241c      	movs	r4, #28
 8000b6e:	193b      	adds	r3, r7, r4
 8000b70:	0018      	movs	r0, r3
 8000b72:	2314      	movs	r3, #20
 8000b74:	001a      	movs	r2, r3
 8000b76:	2100      	movs	r1, #0
 8000b78:	f009 ffe0 	bl	800ab3c <memset>
  if(hspi->Instance==SPI1)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a45      	ldr	r2, [pc, #276]	@ (8000c98 <HAL_SPI_MspInit+0x134>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d133      	bne.n	8000bee <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b86:	4b45      	ldr	r3, [pc, #276]	@ (8000c9c <HAL_SPI_MspInit+0x138>)
 8000b88:	699a      	ldr	r2, [r3, #24]
 8000b8a:	4b44      	ldr	r3, [pc, #272]	@ (8000c9c <HAL_SPI_MspInit+0x138>)
 8000b8c:	2180      	movs	r1, #128	@ 0x80
 8000b8e:	0149      	lsls	r1, r1, #5
 8000b90:	430a      	orrs	r2, r1
 8000b92:	619a      	str	r2, [r3, #24]
 8000b94:	4b41      	ldr	r3, [pc, #260]	@ (8000c9c <HAL_SPI_MspInit+0x138>)
 8000b96:	699a      	ldr	r2, [r3, #24]
 8000b98:	2380      	movs	r3, #128	@ 0x80
 8000b9a:	015b      	lsls	r3, r3, #5
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	61bb      	str	r3, [r7, #24]
 8000ba0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba2:	4b3e      	ldr	r3, [pc, #248]	@ (8000c9c <HAL_SPI_MspInit+0x138>)
 8000ba4:	695a      	ldr	r2, [r3, #20]
 8000ba6:	4b3d      	ldr	r3, [pc, #244]	@ (8000c9c <HAL_SPI_MspInit+0x138>)
 8000ba8:	2180      	movs	r1, #128	@ 0x80
 8000baa:	0289      	lsls	r1, r1, #10
 8000bac:	430a      	orrs	r2, r1
 8000bae:	615a      	str	r2, [r3, #20]
 8000bb0:	4b3a      	ldr	r3, [pc, #232]	@ (8000c9c <HAL_SPI_MspInit+0x138>)
 8000bb2:	695a      	ldr	r2, [r3, #20]
 8000bb4:	2380      	movs	r3, #128	@ 0x80
 8000bb6:	029b      	lsls	r3, r3, #10
 8000bb8:	4013      	ands	r3, r2
 8000bba:	617b      	str	r3, [r7, #20]
 8000bbc:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = DW_SCK_Pin|DW_MISO_Pin|DW_MOSI_Pin;
 8000bbe:	0021      	movs	r1, r4
 8000bc0:	187b      	adds	r3, r7, r1
 8000bc2:	22e0      	movs	r2, #224	@ 0xe0
 8000bc4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc6:	187b      	adds	r3, r7, r1
 8000bc8:	2202      	movs	r2, #2
 8000bca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bcc:	187b      	adds	r3, r7, r1
 8000bce:	2200      	movs	r2, #0
 8000bd0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bd2:	187b      	adds	r3, r7, r1
 8000bd4:	2203      	movs	r2, #3
 8000bd6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000bd8:	187b      	adds	r3, r7, r1
 8000bda:	2200      	movs	r2, #0
 8000bdc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bde:	187a      	adds	r2, r7, r1
 8000be0:	2390      	movs	r3, #144	@ 0x90
 8000be2:	05db      	lsls	r3, r3, #23
 8000be4:	0011      	movs	r1, r2
 8000be6:	0018      	movs	r0, r3
 8000be8:	f000 fcfc 	bl	80015e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000bec:	e04f      	b.n	8000c8e <HAL_SPI_MspInit+0x12a>
  else if(hspi->Instance==SPI2)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4a2b      	ldr	r2, [pc, #172]	@ (8000ca0 <HAL_SPI_MspInit+0x13c>)
 8000bf4:	4293      	cmp	r3, r2
 8000bf6:	d14a      	bne.n	8000c8e <HAL_SPI_MspInit+0x12a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000bf8:	4b28      	ldr	r3, [pc, #160]	@ (8000c9c <HAL_SPI_MspInit+0x138>)
 8000bfa:	69da      	ldr	r2, [r3, #28]
 8000bfc:	4b27      	ldr	r3, [pc, #156]	@ (8000c9c <HAL_SPI_MspInit+0x138>)
 8000bfe:	2180      	movs	r1, #128	@ 0x80
 8000c00:	01c9      	lsls	r1, r1, #7
 8000c02:	430a      	orrs	r2, r1
 8000c04:	61da      	str	r2, [r3, #28]
 8000c06:	4b25      	ldr	r3, [pc, #148]	@ (8000c9c <HAL_SPI_MspInit+0x138>)
 8000c08:	69da      	ldr	r2, [r3, #28]
 8000c0a:	2380      	movs	r3, #128	@ 0x80
 8000c0c:	01db      	lsls	r3, r3, #7
 8000c0e:	4013      	ands	r3, r2
 8000c10:	613b      	str	r3, [r7, #16]
 8000c12:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c14:	4b21      	ldr	r3, [pc, #132]	@ (8000c9c <HAL_SPI_MspInit+0x138>)
 8000c16:	695a      	ldr	r2, [r3, #20]
 8000c18:	4b20      	ldr	r3, [pc, #128]	@ (8000c9c <HAL_SPI_MspInit+0x138>)
 8000c1a:	2180      	movs	r1, #128	@ 0x80
 8000c1c:	02c9      	lsls	r1, r1, #11
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	615a      	str	r2, [r3, #20]
 8000c22:	4b1e      	ldr	r3, [pc, #120]	@ (8000c9c <HAL_SPI_MspInit+0x138>)
 8000c24:	695a      	ldr	r2, [r3, #20]
 8000c26:	2380      	movs	r3, #128	@ 0x80
 8000c28:	02db      	lsls	r3, r3, #11
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	60fb      	str	r3, [r7, #12]
 8000c2e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c30:	211c      	movs	r1, #28
 8000c32:	187b      	adds	r3, r7, r1
 8000c34:	2280      	movs	r2, #128	@ 0x80
 8000c36:	00d2      	lsls	r2, r2, #3
 8000c38:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	000c      	movs	r4, r1
 8000c3c:	193b      	adds	r3, r7, r4
 8000c3e:	2202      	movs	r2, #2
 8000c40:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c42:	193b      	adds	r3, r7, r4
 8000c44:	2200      	movs	r2, #0
 8000c46:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c48:	193b      	adds	r3, r7, r4
 8000c4a:	2203      	movs	r2, #3
 8000c4c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c4e:	193b      	adds	r3, r7, r4
 8000c50:	2205      	movs	r2, #5
 8000c52:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c54:	193b      	adds	r3, r7, r4
 8000c56:	4a13      	ldr	r2, [pc, #76]	@ (8000ca4 <HAL_SPI_MspInit+0x140>)
 8000c58:	0019      	movs	r1, r3
 8000c5a:	0010      	movs	r0, r2
 8000c5c:	f000 fcc2 	bl	80015e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TFT_CS_Pin|GPIO_PIN_14|GPIO_PIN_15;
 8000c60:	0021      	movs	r1, r4
 8000c62:	187b      	adds	r3, r7, r1
 8000c64:	22d0      	movs	r2, #208	@ 0xd0
 8000c66:	0212      	lsls	r2, r2, #8
 8000c68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c6a:	187b      	adds	r3, r7, r1
 8000c6c:	2202      	movs	r2, #2
 8000c6e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c70:	187b      	adds	r3, r7, r1
 8000c72:	2200      	movs	r2, #0
 8000c74:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c76:	187b      	adds	r3, r7, r1
 8000c78:	2203      	movs	r2, #3
 8000c7a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000c7c:	187b      	adds	r3, r7, r1
 8000c7e:	2200      	movs	r2, #0
 8000c80:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c82:	187b      	adds	r3, r7, r1
 8000c84:	4a07      	ldr	r2, [pc, #28]	@ (8000ca4 <HAL_SPI_MspInit+0x140>)
 8000c86:	0019      	movs	r1, r3
 8000c88:	0010      	movs	r0, r2
 8000c8a:	f000 fcab 	bl	80015e4 <HAL_GPIO_Init>
}
 8000c8e:	46c0      	nop			@ (mov r8, r8)
 8000c90:	46bd      	mov	sp, r7
 8000c92:	b00d      	add	sp, #52	@ 0x34
 8000c94:	bd90      	pop	{r4, r7, pc}
 8000c96:	46c0      	nop			@ (mov r8, r8)
 8000c98:	40013000 	.word	0x40013000
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	40003800 	.word	0x40003800
 8000ca4:	48000400 	.word	0x48000400

08000ca8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ca8:	b590      	push	{r4, r7, lr}
 8000caa:	b08b      	sub	sp, #44	@ 0x2c
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cb0:	2414      	movs	r4, #20
 8000cb2:	193b      	adds	r3, r7, r4
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	2314      	movs	r3, #20
 8000cb8:	001a      	movs	r2, r3
 8000cba:	2100      	movs	r1, #0
 8000cbc:	f009 ff3e 	bl	800ab3c <memset>
  if(huart->Instance==USART1)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a1d      	ldr	r2, [pc, #116]	@ (8000d3c <HAL_UART_MspInit+0x94>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d133      	bne.n	8000d32 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cca:	4b1d      	ldr	r3, [pc, #116]	@ (8000d40 <HAL_UART_MspInit+0x98>)
 8000ccc:	699a      	ldr	r2, [r3, #24]
 8000cce:	4b1c      	ldr	r3, [pc, #112]	@ (8000d40 <HAL_UART_MspInit+0x98>)
 8000cd0:	2180      	movs	r1, #128	@ 0x80
 8000cd2:	01c9      	lsls	r1, r1, #7
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	619a      	str	r2, [r3, #24]
 8000cd8:	4b19      	ldr	r3, [pc, #100]	@ (8000d40 <HAL_UART_MspInit+0x98>)
 8000cda:	699a      	ldr	r2, [r3, #24]
 8000cdc:	2380      	movs	r3, #128	@ 0x80
 8000cde:	01db      	lsls	r3, r3, #7
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
 8000ce4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ce6:	4b16      	ldr	r3, [pc, #88]	@ (8000d40 <HAL_UART_MspInit+0x98>)
 8000ce8:	695a      	ldr	r2, [r3, #20]
 8000cea:	4b15      	ldr	r3, [pc, #84]	@ (8000d40 <HAL_UART_MspInit+0x98>)
 8000cec:	2180      	movs	r1, #128	@ 0x80
 8000cee:	0289      	lsls	r1, r1, #10
 8000cf0:	430a      	orrs	r2, r1
 8000cf2:	615a      	str	r2, [r3, #20]
 8000cf4:	4b12      	ldr	r3, [pc, #72]	@ (8000d40 <HAL_UART_MspInit+0x98>)
 8000cf6:	695a      	ldr	r2, [r3, #20]
 8000cf8:	2380      	movs	r3, #128	@ 0x80
 8000cfa:	029b      	lsls	r3, r3, #10
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d02:	193b      	adds	r3, r7, r4
 8000d04:	22c0      	movs	r2, #192	@ 0xc0
 8000d06:	00d2      	lsls	r2, r2, #3
 8000d08:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0a:	0021      	movs	r1, r4
 8000d0c:	187b      	adds	r3, r7, r1
 8000d0e:	2202      	movs	r2, #2
 8000d10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d12:	187b      	adds	r3, r7, r1
 8000d14:	2200      	movs	r2, #0
 8000d16:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d18:	187b      	adds	r3, r7, r1
 8000d1a:	2203      	movs	r2, #3
 8000d1c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000d1e:	187b      	adds	r3, r7, r1
 8000d20:	2201      	movs	r2, #1
 8000d22:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d24:	187a      	adds	r2, r7, r1
 8000d26:	2390      	movs	r3, #144	@ 0x90
 8000d28:	05db      	lsls	r3, r3, #23
 8000d2a:	0011      	movs	r1, r2
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f000 fc59 	bl	80015e4 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000d32:	46c0      	nop			@ (mov r8, r8)
 8000d34:	46bd      	mov	sp, r7
 8000d36:	b00b      	add	sp, #44	@ 0x2c
 8000d38:	bd90      	pop	{r4, r7, pc}
 8000d3a:	46c0      	nop			@ (mov r8, r8)
 8000d3c:	40013800 	.word	0x40013800
 8000d40:	40021000 	.word	0x40021000

08000d44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d48:	46c0      	nop			@ (mov r8, r8)
 8000d4a:	e7fd      	b.n	8000d48 <NMI_Handler+0x4>

08000d4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d50:	46c0      	nop			@ (mov r8, r8)
 8000d52:	e7fd      	b.n	8000d50 <HardFault_Handler+0x4>

08000d54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d58:	46c0      	nop			@ (mov r8, r8)
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d62:	46c0      	nop			@ (mov r8, r8)
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d6c:	f000 f89c 	bl	8000ea8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d70:	46c0      	nop			@ (mov r8, r8)
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}

08000d76 <RCC_CRS_IRQHandler>:

/**
  * @brief This function handles RCC and CRS global interrupts.
  */
void RCC_CRS_IRQHandler(void)
{
 8000d76:	b580      	push	{r7, lr}
 8000d78:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_CRS_IRQn 0 */
  /* USER CODE BEGIN RCC_CRS_IRQn 1 */

  /* USER CODE END RCC_CRS_IRQn 1 */
}
 8000d7a:	46c0      	nop			@ (mov r8, r8)
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_RESET_Pin);
 8000d84:	2004      	movs	r0, #4
 8000d86:	f000 fddf 	bl	8001948 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8000d8a:	46c0      	nop			@ (mov r8, r8)
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}

08000d90 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_IRQn_Pin);
 8000d94:	2020      	movs	r0, #32
 8000d96:	f000 fdd7 	bl	8001948 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000d9a:	46c0      	nop			@ (mov r8, r8)
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000da4:	4b03      	ldr	r3, [pc, #12]	@ (8000db4 <USB_IRQHandler+0x14>)
 8000da6:	0018      	movs	r0, r3
 8000da8:	f000 ff04 	bl	8001bb4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8000dac:	46c0      	nop			@ (mov r8, r8)
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	46c0      	nop			@ (mov r8, r8)
 8000db4:	2000106c 	.word	0x2000106c

08000db8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000dbc:	46c0      	nop			@ (mov r8, r8)
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
	...

08000dc4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dc4:	480d      	ldr	r0, [pc, #52]	@ (8000dfc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dc6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000dc8:	f7ff fff6 	bl	8000db8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dcc:	480c      	ldr	r0, [pc, #48]	@ (8000e00 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dce:	490d      	ldr	r1, [pc, #52]	@ (8000e04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dd0:	4a0d      	ldr	r2, [pc, #52]	@ (8000e08 <LoopForever+0xe>)
  movs r3, #0
 8000dd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd4:	e002      	b.n	8000ddc <LoopCopyDataInit>

08000dd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dda:	3304      	adds	r3, #4

08000ddc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ddc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000de0:	d3f9      	bcc.n	8000dd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000de2:	4a0a      	ldr	r2, [pc, #40]	@ (8000e0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000de4:	4c0a      	ldr	r4, [pc, #40]	@ (8000e10 <LoopForever+0x16>)
  movs r3, #0
 8000de6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de8:	e001      	b.n	8000dee <LoopFillZerobss>

08000dea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dec:	3204      	adds	r2, #4

08000dee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000df0:	d3fb      	bcc.n	8000dea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000df2:	f009 feab 	bl	800ab4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000df6:	f7ff fbe4 	bl	80005c2 <main>

08000dfa <LoopForever>:

LoopForever:
    b LoopForever
 8000dfa:	e7fe      	b.n	8000dfa <LoopForever>
  ldr   r0, =_estack
 8000dfc:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000e00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e04:	200001c0 	.word	0x200001c0
  ldr r2, =_sidata
 8000e08:	0800ae14 	.word	0x0800ae14
  ldr r2, =_sbss
 8000e0c:	200001c0 	.word	0x200001c0
  ldr r4, =_ebss
 8000e10:	200015a4 	.word	0x200015a4

08000e14 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e14:	e7fe      	b.n	8000e14 <ADC1_COMP_IRQHandler>
	...

08000e18 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e1c:	4b07      	ldr	r3, [pc, #28]	@ (8000e3c <HAL_Init+0x24>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b06      	ldr	r3, [pc, #24]	@ (8000e3c <HAL_Init+0x24>)
 8000e22:	2110      	movs	r1, #16
 8000e24:	430a      	orrs	r2, r1
 8000e26:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000e28:	2003      	movs	r0, #3
 8000e2a:	f000 f809 	bl	8000e40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e2e:	f7ff fe27 	bl	8000a80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e32:	2300      	movs	r3, #0
}
 8000e34:	0018      	movs	r0, r3
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	46c0      	nop			@ (mov r8, r8)
 8000e3c:	40022000 	.word	0x40022000

08000e40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e40:	b590      	push	{r4, r7, lr}
 8000e42:	b083      	sub	sp, #12
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e48:	4b14      	ldr	r3, [pc, #80]	@ (8000e9c <HAL_InitTick+0x5c>)
 8000e4a:	681c      	ldr	r4, [r3, #0]
 8000e4c:	4b14      	ldr	r3, [pc, #80]	@ (8000ea0 <HAL_InitTick+0x60>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	0019      	movs	r1, r3
 8000e52:	23fa      	movs	r3, #250	@ 0xfa
 8000e54:	0098      	lsls	r0, r3, #2
 8000e56:	f7ff f957 	bl	8000108 <__udivsi3>
 8000e5a:	0003      	movs	r3, r0
 8000e5c:	0019      	movs	r1, r3
 8000e5e:	0020      	movs	r0, r4
 8000e60:	f7ff f952 	bl	8000108 <__udivsi3>
 8000e64:	0003      	movs	r3, r0
 8000e66:	0018      	movs	r0, r3
 8000e68:	f000 fbaf 	bl	80015ca <HAL_SYSTICK_Config>
 8000e6c:	1e03      	subs	r3, r0, #0
 8000e6e:	d001      	beq.n	8000e74 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000e70:	2301      	movs	r3, #1
 8000e72:	e00f      	b.n	8000e94 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	2b03      	cmp	r3, #3
 8000e78:	d80b      	bhi.n	8000e92 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e7a:	6879      	ldr	r1, [r7, #4]
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	425b      	negs	r3, r3
 8000e80:	2200      	movs	r2, #0
 8000e82:	0018      	movs	r0, r3
 8000e84:	f000 fb6c 	bl	8001560 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e88:	4b06      	ldr	r3, [pc, #24]	@ (8000ea4 <HAL_InitTick+0x64>)
 8000e8a:	687a      	ldr	r2, [r7, #4]
 8000e8c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	e000      	b.n	8000e94 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
}
 8000e94:	0018      	movs	r0, r3
 8000e96:	46bd      	mov	sp, r7
 8000e98:	b003      	add	sp, #12
 8000e9a:	bd90      	pop	{r4, r7, pc}
 8000e9c:	20000040 	.word	0x20000040
 8000ea0:	20000048 	.word	0x20000048
 8000ea4:	20000044 	.word	0x20000044

08000ea8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eac:	4b05      	ldr	r3, [pc, #20]	@ (8000ec4 <HAL_IncTick+0x1c>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	001a      	movs	r2, r3
 8000eb2:	4b05      	ldr	r3, [pc, #20]	@ (8000ec8 <HAL_IncTick+0x20>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	18d2      	adds	r2, r2, r3
 8000eb8:	4b03      	ldr	r3, [pc, #12]	@ (8000ec8 <HAL_IncTick+0x20>)
 8000eba:	601a      	str	r2, [r3, #0]
}
 8000ebc:	46c0      	nop			@ (mov r8, r8)
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	46c0      	nop			@ (mov r8, r8)
 8000ec4:	20000048 	.word	0x20000048
 8000ec8:	200003a0 	.word	0x200003a0

08000ecc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed0:	4b02      	ldr	r3, [pc, #8]	@ (8000edc <HAL_GetTick+0x10>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
}
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	46c0      	nop			@ (mov r8, r8)
 8000edc:	200003a0 	.word	0x200003a0

08000ee0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ee8:	f7ff fff0 	bl	8000ecc <HAL_GetTick>
 8000eec:	0003      	movs	r3, r0
 8000eee:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	d005      	beq.n	8000f06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000efa:	4b0a      	ldr	r3, [pc, #40]	@ (8000f24 <HAL_Delay+0x44>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	001a      	movs	r2, r3
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	189b      	adds	r3, r3, r2
 8000f04:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000f06:	46c0      	nop			@ (mov r8, r8)
 8000f08:	f7ff ffe0 	bl	8000ecc <HAL_GetTick>
 8000f0c:	0002      	movs	r2, r0
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d8f7      	bhi.n	8000f08 <HAL_Delay+0x28>
  {
  }
}
 8000f18:	46c0      	nop			@ (mov r8, r8)
 8000f1a:	46c0      	nop			@ (mov r8, r8)
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	b004      	add	sp, #16
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	20000048 	.word	0x20000048

08000f28 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f30:	230f      	movs	r3, #15
 8000f32:	18fb      	adds	r3, r7, r3
 8000f34:	2200      	movs	r2, #0
 8000f36:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d101      	bne.n	8000f46 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	e125      	b.n	8001192 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d10a      	bne.n	8000f64 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2200      	movs	r2, #0
 8000f52:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2234      	movs	r2, #52	@ 0x34
 8000f58:	2100      	movs	r1, #0
 8000f5a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f7ff fdba 	bl	8000ad8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f68:	2210      	movs	r2, #16
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	d000      	beq.n	8000f70 <HAL_ADC_Init+0x48>
 8000f6e:	e103      	b.n	8001178 <HAL_ADC_Init+0x250>
 8000f70:	230f      	movs	r3, #15
 8000f72:	18fb      	adds	r3, r7, r3
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d000      	beq.n	8000f7c <HAL_ADC_Init+0x54>
 8000f7a:	e0fd      	b.n	8001178 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	689b      	ldr	r3, [r3, #8]
 8000f82:	2204      	movs	r2, #4
 8000f84:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000f86:	d000      	beq.n	8000f8a <HAL_ADC_Init+0x62>
 8000f88:	e0f6      	b.n	8001178 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f8e:	4a83      	ldr	r2, [pc, #524]	@ (800119c <HAL_ADC_Init+0x274>)
 8000f90:	4013      	ands	r3, r2
 8000f92:	2202      	movs	r2, #2
 8000f94:	431a      	orrs	r2, r3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	2203      	movs	r2, #3
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d112      	bne.n	8000fce <HAL_ADC_Init+0xa6>
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	2201      	movs	r2, #1
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d009      	beq.n	8000fca <HAL_ADC_Init+0xa2>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	68da      	ldr	r2, [r3, #12]
 8000fbc:	2380      	movs	r3, #128	@ 0x80
 8000fbe:	021b      	lsls	r3, r3, #8
 8000fc0:	401a      	ands	r2, r3
 8000fc2:	2380      	movs	r3, #128	@ 0x80
 8000fc4:	021b      	lsls	r3, r3, #8
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d101      	bne.n	8000fce <HAL_ADC_Init+0xa6>
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e000      	b.n	8000fd0 <HAL_ADC_Init+0xa8>
 8000fce:	2300      	movs	r3, #0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d116      	bne.n	8001002 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	68db      	ldr	r3, [r3, #12]
 8000fda:	2218      	movs	r2, #24
 8000fdc:	4393      	bics	r3, r2
 8000fde:	0019      	movs	r1, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	689a      	ldr	r2, [r3, #8]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	691b      	ldr	r3, [r3, #16]
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	0899      	lsrs	r1, r3, #2
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	685a      	ldr	r2, [r3, #4]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	430a      	orrs	r2, r1
 8001000:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	68da      	ldr	r2, [r3, #12]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4964      	ldr	r1, [pc, #400]	@ (80011a0 <HAL_ADC_Init+0x278>)
 800100e:	400a      	ands	r2, r1
 8001010:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	7e1b      	ldrb	r3, [r3, #24]
 8001016:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	7e5b      	ldrb	r3, [r3, #25]
 800101c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800101e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	7e9b      	ldrb	r3, [r3, #26]
 8001024:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001026:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800102c:	2b01      	cmp	r3, #1
 800102e:	d002      	beq.n	8001036 <HAL_ADC_Init+0x10e>
 8001030:	2380      	movs	r3, #128	@ 0x80
 8001032:	015b      	lsls	r3, r3, #5
 8001034:	e000      	b.n	8001038 <HAL_ADC_Init+0x110>
 8001036:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001038:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800103e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	691b      	ldr	r3, [r3, #16]
 8001044:	2b02      	cmp	r3, #2
 8001046:	d101      	bne.n	800104c <HAL_ADC_Init+0x124>
 8001048:	2304      	movs	r3, #4
 800104a:	e000      	b.n	800104e <HAL_ADC_Init+0x126>
 800104c:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 800104e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2124      	movs	r1, #36	@ 0x24
 8001054:	5c5b      	ldrb	r3, [r3, r1]
 8001056:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001058:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800105a:	68ba      	ldr	r2, [r7, #8]
 800105c:	4313      	orrs	r3, r2
 800105e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	7edb      	ldrb	r3, [r3, #27]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d115      	bne.n	8001094 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	7e9b      	ldrb	r3, [r3, #26]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d105      	bne.n	800107c <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	2280      	movs	r2, #128	@ 0x80
 8001074:	0252      	lsls	r2, r2, #9
 8001076:	4313      	orrs	r3, r2
 8001078:	60bb      	str	r3, [r7, #8]
 800107a:	e00b      	b.n	8001094 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001080:	2220      	movs	r2, #32
 8001082:	431a      	orrs	r2, r3
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800108c:	2201      	movs	r2, #1
 800108e:	431a      	orrs	r2, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	69da      	ldr	r2, [r3, #28]
 8001098:	23c2      	movs	r3, #194	@ 0xc2
 800109a:	33ff      	adds	r3, #255	@ 0xff
 800109c:	429a      	cmp	r2, r3
 800109e:	d007      	beq.n	80010b0 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80010a8:	4313      	orrs	r3, r2
 80010aa:	68ba      	ldr	r2, [r7, #8]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	68d9      	ldr	r1, [r3, #12]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	68ba      	ldr	r2, [r7, #8]
 80010bc:	430a      	orrs	r2, r1
 80010be:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80010c4:	2380      	movs	r3, #128	@ 0x80
 80010c6:	055b      	lsls	r3, r3, #21
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d01b      	beq.n	8001104 <HAL_ADC_Init+0x1dc>
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d017      	beq.n	8001104 <HAL_ADC_Init+0x1dc>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010d8:	2b02      	cmp	r3, #2
 80010da:	d013      	beq.n	8001104 <HAL_ADC_Init+0x1dc>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010e0:	2b03      	cmp	r3, #3
 80010e2:	d00f      	beq.n	8001104 <HAL_ADC_Init+0x1dc>
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010e8:	2b04      	cmp	r3, #4
 80010ea:	d00b      	beq.n	8001104 <HAL_ADC_Init+0x1dc>
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010f0:	2b05      	cmp	r3, #5
 80010f2:	d007      	beq.n	8001104 <HAL_ADC_Init+0x1dc>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010f8:	2b06      	cmp	r3, #6
 80010fa:	d003      	beq.n	8001104 <HAL_ADC_Init+0x1dc>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001100:	2b07      	cmp	r3, #7
 8001102:	d112      	bne.n	800112a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	695a      	ldr	r2, [r3, #20]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2107      	movs	r1, #7
 8001110:	438a      	bics	r2, r1
 8001112:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	6959      	ldr	r1, [r3, #20]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800111e:	2207      	movs	r2, #7
 8001120:	401a      	ands	r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	430a      	orrs	r2, r1
 8001128:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	4a1c      	ldr	r2, [pc, #112]	@ (80011a4 <HAL_ADC_Init+0x27c>)
 8001132:	4013      	ands	r3, r2
 8001134:	68ba      	ldr	r2, [r7, #8]
 8001136:	429a      	cmp	r2, r3
 8001138:	d10b      	bne.n	8001152 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2200      	movs	r2, #0
 800113e:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001144:	2203      	movs	r2, #3
 8001146:	4393      	bics	r3, r2
 8001148:	2201      	movs	r2, #1
 800114a:	431a      	orrs	r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001150:	e01c      	b.n	800118c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001156:	2212      	movs	r2, #18
 8001158:	4393      	bics	r3, r2
 800115a:	2210      	movs	r2, #16
 800115c:	431a      	orrs	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001166:	2201      	movs	r2, #1
 8001168:	431a      	orrs	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800116e:	230f      	movs	r3, #15
 8001170:	18fb      	adds	r3, r7, r3
 8001172:	2201      	movs	r2, #1
 8001174:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001176:	e009      	b.n	800118c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800117c:	2210      	movs	r2, #16
 800117e:	431a      	orrs	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001184:	230f      	movs	r3, #15
 8001186:	18fb      	adds	r3, r7, r3
 8001188:	2201      	movs	r2, #1
 800118a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800118c:	230f      	movs	r3, #15
 800118e:	18fb      	adds	r3, r7, r3
 8001190:	781b      	ldrb	r3, [r3, #0]
}
 8001192:	0018      	movs	r0, r3
 8001194:	46bd      	mov	sp, r7
 8001196:	b004      	add	sp, #16
 8001198:	bd80      	pop	{r7, pc}
 800119a:	46c0      	nop			@ (mov r8, r8)
 800119c:	fffffefd 	.word	0xfffffefd
 80011a0:	fffe0219 	.word	0xfffe0219
 80011a4:	833fffe7 	.word	0x833fffe7

080011a8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011b2:	230f      	movs	r3, #15
 80011b4:	18fb      	adds	r3, r7, r3
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80011ba:	2300      	movs	r3, #0
 80011bc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011c2:	2380      	movs	r3, #128	@ 0x80
 80011c4:	055b      	lsls	r3, r3, #21
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d011      	beq.n	80011ee <HAL_ADC_ConfigChannel+0x46>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d00d      	beq.n	80011ee <HAL_ADC_ConfigChannel+0x46>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d009      	beq.n	80011ee <HAL_ADC_ConfigChannel+0x46>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011de:	2b03      	cmp	r3, #3
 80011e0:	d005      	beq.n	80011ee <HAL_ADC_ConfigChannel+0x46>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011e6:	2b04      	cmp	r3, #4
 80011e8:	d001      	beq.n	80011ee <HAL_ADC_ConfigChannel+0x46>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2234      	movs	r2, #52	@ 0x34
 80011f2:	5c9b      	ldrb	r3, [r3, r2]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d101      	bne.n	80011fc <HAL_ADC_ConfigChannel+0x54>
 80011f8:	2302      	movs	r3, #2
 80011fa:	e0d0      	b.n	800139e <HAL_ADC_ConfigChannel+0x1f6>
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2234      	movs	r2, #52	@ 0x34
 8001200:	2101      	movs	r1, #1
 8001202:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	2204      	movs	r2, #4
 800120c:	4013      	ands	r3, r2
 800120e:	d000      	beq.n	8001212 <HAL_ADC_ConfigChannel+0x6a>
 8001210:	e0b4      	b.n	800137c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	4a64      	ldr	r2, [pc, #400]	@ (80013a8 <HAL_ADC_ConfigChannel+0x200>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d100      	bne.n	800121e <HAL_ADC_ConfigChannel+0x76>
 800121c:	e082      	b.n	8001324 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2201      	movs	r2, #1
 800122a:	409a      	lsls	r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	430a      	orrs	r2, r1
 8001232:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001238:	2380      	movs	r3, #128	@ 0x80
 800123a:	055b      	lsls	r3, r3, #21
 800123c:	429a      	cmp	r2, r3
 800123e:	d037      	beq.n	80012b0 <HAL_ADC_ConfigChannel+0x108>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001244:	2b01      	cmp	r3, #1
 8001246:	d033      	beq.n	80012b0 <HAL_ADC_ConfigChannel+0x108>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800124c:	2b02      	cmp	r3, #2
 800124e:	d02f      	beq.n	80012b0 <HAL_ADC_ConfigChannel+0x108>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001254:	2b03      	cmp	r3, #3
 8001256:	d02b      	beq.n	80012b0 <HAL_ADC_ConfigChannel+0x108>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800125c:	2b04      	cmp	r3, #4
 800125e:	d027      	beq.n	80012b0 <HAL_ADC_ConfigChannel+0x108>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001264:	2b05      	cmp	r3, #5
 8001266:	d023      	beq.n	80012b0 <HAL_ADC_ConfigChannel+0x108>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800126c:	2b06      	cmp	r3, #6
 800126e:	d01f      	beq.n	80012b0 <HAL_ADC_ConfigChannel+0x108>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001274:	2b07      	cmp	r3, #7
 8001276:	d01b      	beq.n	80012b0 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	689a      	ldr	r2, [r3, #8]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	695b      	ldr	r3, [r3, #20]
 8001282:	2107      	movs	r1, #7
 8001284:	400b      	ands	r3, r1
 8001286:	429a      	cmp	r2, r3
 8001288:	d012      	beq.n	80012b0 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	695a      	ldr	r2, [r3, #20]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2107      	movs	r1, #7
 8001296:	438a      	bics	r2, r1
 8001298:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	6959      	ldr	r1, [r3, #20]
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	2207      	movs	r2, #7
 80012a6:	401a      	ands	r2, r3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	430a      	orrs	r2, r1
 80012ae:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b10      	cmp	r3, #16
 80012b6:	d007      	beq.n	80012c8 <HAL_ADC_ConfigChannel+0x120>
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b11      	cmp	r3, #17
 80012be:	d003      	beq.n	80012c8 <HAL_ADC_ConfigChannel+0x120>
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b12      	cmp	r3, #18
 80012c6:	d163      	bne.n	8001390 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80012c8:	4b38      	ldr	r3, [pc, #224]	@ (80013ac <HAL_ADC_ConfigChannel+0x204>)
 80012ca:	6819      	ldr	r1, [r3, #0]
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2b10      	cmp	r3, #16
 80012d2:	d009      	beq.n	80012e8 <HAL_ADC_ConfigChannel+0x140>
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2b11      	cmp	r3, #17
 80012da:	d102      	bne.n	80012e2 <HAL_ADC_ConfigChannel+0x13a>
 80012dc:	2380      	movs	r3, #128	@ 0x80
 80012de:	03db      	lsls	r3, r3, #15
 80012e0:	e004      	b.n	80012ec <HAL_ADC_ConfigChannel+0x144>
 80012e2:	2380      	movs	r3, #128	@ 0x80
 80012e4:	045b      	lsls	r3, r3, #17
 80012e6:	e001      	b.n	80012ec <HAL_ADC_ConfigChannel+0x144>
 80012e8:	2380      	movs	r3, #128	@ 0x80
 80012ea:	041b      	lsls	r3, r3, #16
 80012ec:	4a2f      	ldr	r2, [pc, #188]	@ (80013ac <HAL_ADC_ConfigChannel+0x204>)
 80012ee:	430b      	orrs	r3, r1
 80012f0:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2b10      	cmp	r3, #16
 80012f8:	d14a      	bne.n	8001390 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012fa:	4b2d      	ldr	r3, [pc, #180]	@ (80013b0 <HAL_ADC_ConfigChannel+0x208>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	492d      	ldr	r1, [pc, #180]	@ (80013b4 <HAL_ADC_ConfigChannel+0x20c>)
 8001300:	0018      	movs	r0, r3
 8001302:	f7fe ff01 	bl	8000108 <__udivsi3>
 8001306:	0003      	movs	r3, r0
 8001308:	001a      	movs	r2, r3
 800130a:	0013      	movs	r3, r2
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	189b      	adds	r3, r3, r2
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001314:	e002      	b.n	800131c <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	3b01      	subs	r3, #1
 800131a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d1f9      	bne.n	8001316 <HAL_ADC_ConfigChannel+0x16e>
 8001322:	e035      	b.n	8001390 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	2101      	movs	r1, #1
 8001330:	4099      	lsls	r1, r3
 8001332:	000b      	movs	r3, r1
 8001334:	43d9      	mvns	r1, r3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	400a      	ands	r2, r1
 800133c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2b10      	cmp	r3, #16
 8001344:	d007      	beq.n	8001356 <HAL_ADC_ConfigChannel+0x1ae>
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	2b11      	cmp	r3, #17
 800134c:	d003      	beq.n	8001356 <HAL_ADC_ConfigChannel+0x1ae>
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	2b12      	cmp	r3, #18
 8001354:	d11c      	bne.n	8001390 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001356:	4b15      	ldr	r3, [pc, #84]	@ (80013ac <HAL_ADC_ConfigChannel+0x204>)
 8001358:	6819      	ldr	r1, [r3, #0]
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	2b10      	cmp	r3, #16
 8001360:	d007      	beq.n	8001372 <HAL_ADC_ConfigChannel+0x1ca>
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	2b11      	cmp	r3, #17
 8001368:	d101      	bne.n	800136e <HAL_ADC_ConfigChannel+0x1c6>
 800136a:	4b13      	ldr	r3, [pc, #76]	@ (80013b8 <HAL_ADC_ConfigChannel+0x210>)
 800136c:	e002      	b.n	8001374 <HAL_ADC_ConfigChannel+0x1cc>
 800136e:	4b13      	ldr	r3, [pc, #76]	@ (80013bc <HAL_ADC_ConfigChannel+0x214>)
 8001370:	e000      	b.n	8001374 <HAL_ADC_ConfigChannel+0x1cc>
 8001372:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <HAL_ADC_ConfigChannel+0x218>)
 8001374:	4a0d      	ldr	r2, [pc, #52]	@ (80013ac <HAL_ADC_ConfigChannel+0x204>)
 8001376:	400b      	ands	r3, r1
 8001378:	6013      	str	r3, [r2, #0]
 800137a:	e009      	b.n	8001390 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001380:	2220      	movs	r2, #32
 8001382:	431a      	orrs	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001388:	230f      	movs	r3, #15
 800138a:	18fb      	adds	r3, r7, r3
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2234      	movs	r2, #52	@ 0x34
 8001394:	2100      	movs	r1, #0
 8001396:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001398:	230f      	movs	r3, #15
 800139a:	18fb      	adds	r3, r7, r3
 800139c:	781b      	ldrb	r3, [r3, #0]
}
 800139e:	0018      	movs	r0, r3
 80013a0:	46bd      	mov	sp, r7
 80013a2:	b004      	add	sp, #16
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	46c0      	nop			@ (mov r8, r8)
 80013a8:	00001001 	.word	0x00001001
 80013ac:	40012708 	.word	0x40012708
 80013b0:	20000040 	.word	0x20000040
 80013b4:	000f4240 	.word	0x000f4240
 80013b8:	ffbfffff 	.word	0xffbfffff
 80013bc:	feffffff 	.word	0xfeffffff
 80013c0:	ff7fffff 	.word	0xff7fffff

080013c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	0002      	movs	r2, r0
 80013cc:	1dfb      	adds	r3, r7, #7
 80013ce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80013d0:	1dfb      	adds	r3, r7, #7
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	2b7f      	cmp	r3, #127	@ 0x7f
 80013d6:	d809      	bhi.n	80013ec <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013d8:	1dfb      	adds	r3, r7, #7
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	001a      	movs	r2, r3
 80013de:	231f      	movs	r3, #31
 80013e0:	401a      	ands	r2, r3
 80013e2:	4b04      	ldr	r3, [pc, #16]	@ (80013f4 <__NVIC_EnableIRQ+0x30>)
 80013e4:	2101      	movs	r1, #1
 80013e6:	4091      	lsls	r1, r2
 80013e8:	000a      	movs	r2, r1
 80013ea:	601a      	str	r2, [r3, #0]
  }
}
 80013ec:	46c0      	nop			@ (mov r8, r8)
 80013ee:	46bd      	mov	sp, r7
 80013f0:	b002      	add	sp, #8
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	e000e100 	.word	0xe000e100

080013f8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	0002      	movs	r2, r0
 8001400:	1dfb      	adds	r3, r7, #7
 8001402:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001404:	1dfb      	adds	r3, r7, #7
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2b7f      	cmp	r3, #127	@ 0x7f
 800140a:	d810      	bhi.n	800142e <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800140c:	1dfb      	adds	r3, r7, #7
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	001a      	movs	r2, r3
 8001412:	231f      	movs	r3, #31
 8001414:	4013      	ands	r3, r2
 8001416:	4908      	ldr	r1, [pc, #32]	@ (8001438 <__NVIC_DisableIRQ+0x40>)
 8001418:	2201      	movs	r2, #1
 800141a:	409a      	lsls	r2, r3
 800141c:	0013      	movs	r3, r2
 800141e:	2280      	movs	r2, #128	@ 0x80
 8001420:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001422:	f3bf 8f4f 	dsb	sy
}
 8001426:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8001428:	f3bf 8f6f 	isb	sy
}
 800142c:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 800142e:	46c0      	nop			@ (mov r8, r8)
 8001430:	46bd      	mov	sp, r7
 8001432:	b002      	add	sp, #8
 8001434:	bd80      	pop	{r7, pc}
 8001436:	46c0      	nop			@ (mov r8, r8)
 8001438:	e000e100 	.word	0xe000e100

0800143c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800143c:	b590      	push	{r4, r7, lr}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	0002      	movs	r2, r0
 8001444:	6039      	str	r1, [r7, #0]
 8001446:	1dfb      	adds	r3, r7, #7
 8001448:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800144a:	1dfb      	adds	r3, r7, #7
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001450:	d828      	bhi.n	80014a4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001452:	4a2f      	ldr	r2, [pc, #188]	@ (8001510 <__NVIC_SetPriority+0xd4>)
 8001454:	1dfb      	adds	r3, r7, #7
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	b25b      	sxtb	r3, r3
 800145a:	089b      	lsrs	r3, r3, #2
 800145c:	33c0      	adds	r3, #192	@ 0xc0
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	589b      	ldr	r3, [r3, r2]
 8001462:	1dfa      	adds	r2, r7, #7
 8001464:	7812      	ldrb	r2, [r2, #0]
 8001466:	0011      	movs	r1, r2
 8001468:	2203      	movs	r2, #3
 800146a:	400a      	ands	r2, r1
 800146c:	00d2      	lsls	r2, r2, #3
 800146e:	21ff      	movs	r1, #255	@ 0xff
 8001470:	4091      	lsls	r1, r2
 8001472:	000a      	movs	r2, r1
 8001474:	43d2      	mvns	r2, r2
 8001476:	401a      	ands	r2, r3
 8001478:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	019b      	lsls	r3, r3, #6
 800147e:	22ff      	movs	r2, #255	@ 0xff
 8001480:	401a      	ands	r2, r3
 8001482:	1dfb      	adds	r3, r7, #7
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	0018      	movs	r0, r3
 8001488:	2303      	movs	r3, #3
 800148a:	4003      	ands	r3, r0
 800148c:	00db      	lsls	r3, r3, #3
 800148e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001490:	481f      	ldr	r0, [pc, #124]	@ (8001510 <__NVIC_SetPriority+0xd4>)
 8001492:	1dfb      	adds	r3, r7, #7
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	b25b      	sxtb	r3, r3
 8001498:	089b      	lsrs	r3, r3, #2
 800149a:	430a      	orrs	r2, r1
 800149c:	33c0      	adds	r3, #192	@ 0xc0
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80014a2:	e031      	b.n	8001508 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001514 <__NVIC_SetPriority+0xd8>)
 80014a6:	1dfb      	adds	r3, r7, #7
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	0019      	movs	r1, r3
 80014ac:	230f      	movs	r3, #15
 80014ae:	400b      	ands	r3, r1
 80014b0:	3b08      	subs	r3, #8
 80014b2:	089b      	lsrs	r3, r3, #2
 80014b4:	3306      	adds	r3, #6
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	18d3      	adds	r3, r2, r3
 80014ba:	3304      	adds	r3, #4
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	1dfa      	adds	r2, r7, #7
 80014c0:	7812      	ldrb	r2, [r2, #0]
 80014c2:	0011      	movs	r1, r2
 80014c4:	2203      	movs	r2, #3
 80014c6:	400a      	ands	r2, r1
 80014c8:	00d2      	lsls	r2, r2, #3
 80014ca:	21ff      	movs	r1, #255	@ 0xff
 80014cc:	4091      	lsls	r1, r2
 80014ce:	000a      	movs	r2, r1
 80014d0:	43d2      	mvns	r2, r2
 80014d2:	401a      	ands	r2, r3
 80014d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	019b      	lsls	r3, r3, #6
 80014da:	22ff      	movs	r2, #255	@ 0xff
 80014dc:	401a      	ands	r2, r3
 80014de:	1dfb      	adds	r3, r7, #7
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	0018      	movs	r0, r3
 80014e4:	2303      	movs	r3, #3
 80014e6:	4003      	ands	r3, r0
 80014e8:	00db      	lsls	r3, r3, #3
 80014ea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80014ec:	4809      	ldr	r0, [pc, #36]	@ (8001514 <__NVIC_SetPriority+0xd8>)
 80014ee:	1dfb      	adds	r3, r7, #7
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	001c      	movs	r4, r3
 80014f4:	230f      	movs	r3, #15
 80014f6:	4023      	ands	r3, r4
 80014f8:	3b08      	subs	r3, #8
 80014fa:	089b      	lsrs	r3, r3, #2
 80014fc:	430a      	orrs	r2, r1
 80014fe:	3306      	adds	r3, #6
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	18c3      	adds	r3, r0, r3
 8001504:	3304      	adds	r3, #4
 8001506:	601a      	str	r2, [r3, #0]
}
 8001508:	46c0      	nop			@ (mov r8, r8)
 800150a:	46bd      	mov	sp, r7
 800150c:	b003      	add	sp, #12
 800150e:	bd90      	pop	{r4, r7, pc}
 8001510:	e000e100 	.word	0xe000e100
 8001514:	e000ed00 	.word	0xe000ed00

08001518 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	1e5a      	subs	r2, r3, #1
 8001524:	2380      	movs	r3, #128	@ 0x80
 8001526:	045b      	lsls	r3, r3, #17
 8001528:	429a      	cmp	r2, r3
 800152a:	d301      	bcc.n	8001530 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800152c:	2301      	movs	r3, #1
 800152e:	e010      	b.n	8001552 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001530:	4b0a      	ldr	r3, [pc, #40]	@ (800155c <SysTick_Config+0x44>)
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	3a01      	subs	r2, #1
 8001536:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001538:	2301      	movs	r3, #1
 800153a:	425b      	negs	r3, r3
 800153c:	2103      	movs	r1, #3
 800153e:	0018      	movs	r0, r3
 8001540:	f7ff ff7c 	bl	800143c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001544:	4b05      	ldr	r3, [pc, #20]	@ (800155c <SysTick_Config+0x44>)
 8001546:	2200      	movs	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800154a:	4b04      	ldr	r3, [pc, #16]	@ (800155c <SysTick_Config+0x44>)
 800154c:	2207      	movs	r2, #7
 800154e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001550:	2300      	movs	r3, #0
}
 8001552:	0018      	movs	r0, r3
 8001554:	46bd      	mov	sp, r7
 8001556:	b002      	add	sp, #8
 8001558:	bd80      	pop	{r7, pc}
 800155a:	46c0      	nop			@ (mov r8, r8)
 800155c:	e000e010 	.word	0xe000e010

08001560 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	60b9      	str	r1, [r7, #8]
 8001568:	607a      	str	r2, [r7, #4]
 800156a:	210f      	movs	r1, #15
 800156c:	187b      	adds	r3, r7, r1
 800156e:	1c02      	adds	r2, r0, #0
 8001570:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001572:	68ba      	ldr	r2, [r7, #8]
 8001574:	187b      	adds	r3, r7, r1
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	b25b      	sxtb	r3, r3
 800157a:	0011      	movs	r1, r2
 800157c:	0018      	movs	r0, r3
 800157e:	f7ff ff5d 	bl	800143c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001582:	46c0      	nop			@ (mov r8, r8)
 8001584:	46bd      	mov	sp, r7
 8001586:	b004      	add	sp, #16
 8001588:	bd80      	pop	{r7, pc}

0800158a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	b082      	sub	sp, #8
 800158e:	af00      	add	r7, sp, #0
 8001590:	0002      	movs	r2, r0
 8001592:	1dfb      	adds	r3, r7, #7
 8001594:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001596:	1dfb      	adds	r3, r7, #7
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	b25b      	sxtb	r3, r3
 800159c:	0018      	movs	r0, r3
 800159e:	f7ff ff11 	bl	80013c4 <__NVIC_EnableIRQ>
}
 80015a2:	46c0      	nop			@ (mov r8, r8)
 80015a4:	46bd      	mov	sp, r7
 80015a6:	b002      	add	sp, #8
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	0002      	movs	r2, r0
 80015b2:	1dfb      	adds	r3, r7, #7
 80015b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80015b6:	1dfb      	adds	r3, r7, #7
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	b25b      	sxtb	r3, r3
 80015bc:	0018      	movs	r0, r3
 80015be:	f7ff ff1b 	bl	80013f8 <__NVIC_DisableIRQ>
}
 80015c2:	46c0      	nop			@ (mov r8, r8)
 80015c4:	46bd      	mov	sp, r7
 80015c6:	b002      	add	sp, #8
 80015c8:	bd80      	pop	{r7, pc}

080015ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b082      	sub	sp, #8
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	0018      	movs	r0, r3
 80015d6:	f7ff ff9f 	bl	8001518 <SysTick_Config>
 80015da:	0003      	movs	r3, r0
}
 80015dc:	0018      	movs	r0, r3
 80015de:	46bd      	mov	sp, r7
 80015e0:	b002      	add	sp, #8
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015f2:	e155      	b.n	80018a0 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2101      	movs	r1, #1
 80015fa:	697a      	ldr	r2, [r7, #20]
 80015fc:	4091      	lsls	r1, r2
 80015fe:	000a      	movs	r2, r1
 8001600:	4013      	ands	r3, r2
 8001602:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d100      	bne.n	800160c <HAL_GPIO_Init+0x28>
 800160a:	e146      	b.n	800189a <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	2203      	movs	r2, #3
 8001612:	4013      	ands	r3, r2
 8001614:	2b01      	cmp	r3, #1
 8001616:	d005      	beq.n	8001624 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	2203      	movs	r2, #3
 800161e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001620:	2b02      	cmp	r3, #2
 8001622:	d130      	bne.n	8001686 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	2203      	movs	r2, #3
 8001630:	409a      	lsls	r2, r3
 8001632:	0013      	movs	r3, r2
 8001634:	43da      	mvns	r2, r3
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	4013      	ands	r3, r2
 800163a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	68da      	ldr	r2, [r3, #12]
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	409a      	lsls	r2, r3
 8001646:	0013      	movs	r3, r2
 8001648:	693a      	ldr	r2, [r7, #16]
 800164a:	4313      	orrs	r3, r2
 800164c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	693a      	ldr	r2, [r7, #16]
 8001652:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800165a:	2201      	movs	r2, #1
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	409a      	lsls	r2, r3
 8001660:	0013      	movs	r3, r2
 8001662:	43da      	mvns	r2, r3
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	4013      	ands	r3, r2
 8001668:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	091b      	lsrs	r3, r3, #4
 8001670:	2201      	movs	r2, #1
 8001672:	401a      	ands	r2, r3
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	409a      	lsls	r2, r3
 8001678:	0013      	movs	r3, r2
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	4313      	orrs	r3, r2
 800167e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	2203      	movs	r2, #3
 800168c:	4013      	ands	r3, r2
 800168e:	2b03      	cmp	r3, #3
 8001690:	d017      	beq.n	80016c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	2203      	movs	r2, #3
 800169e:	409a      	lsls	r2, r3
 80016a0:	0013      	movs	r3, r2
 80016a2:	43da      	mvns	r2, r3
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	4013      	ands	r3, r2
 80016a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	689a      	ldr	r2, [r3, #8]
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	409a      	lsls	r2, r3
 80016b4:	0013      	movs	r3, r2
 80016b6:	693a      	ldr	r2, [r7, #16]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	693a      	ldr	r2, [r7, #16]
 80016c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2203      	movs	r2, #3
 80016c8:	4013      	ands	r3, r2
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d123      	bne.n	8001716 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	08da      	lsrs	r2, r3, #3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	3208      	adds	r2, #8
 80016d6:	0092      	lsls	r2, r2, #2
 80016d8:	58d3      	ldr	r3, [r2, r3]
 80016da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	2207      	movs	r2, #7
 80016e0:	4013      	ands	r3, r2
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	220f      	movs	r2, #15
 80016e6:	409a      	lsls	r2, r3
 80016e8:	0013      	movs	r3, r2
 80016ea:	43da      	mvns	r2, r3
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	4013      	ands	r3, r2
 80016f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	691a      	ldr	r2, [r3, #16]
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	2107      	movs	r1, #7
 80016fa:	400b      	ands	r3, r1
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	409a      	lsls	r2, r3
 8001700:	0013      	movs	r3, r2
 8001702:	693a      	ldr	r2, [r7, #16]
 8001704:	4313      	orrs	r3, r2
 8001706:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	08da      	lsrs	r2, r3, #3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3208      	adds	r2, #8
 8001710:	0092      	lsls	r2, r2, #2
 8001712:	6939      	ldr	r1, [r7, #16]
 8001714:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	2203      	movs	r2, #3
 8001722:	409a      	lsls	r2, r3
 8001724:	0013      	movs	r3, r2
 8001726:	43da      	mvns	r2, r3
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	4013      	ands	r3, r2
 800172c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	2203      	movs	r2, #3
 8001734:	401a      	ands	r2, r3
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	409a      	lsls	r2, r3
 800173c:	0013      	movs	r3, r2
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	4313      	orrs	r3, r2
 8001742:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	685a      	ldr	r2, [r3, #4]
 800174e:	23c0      	movs	r3, #192	@ 0xc0
 8001750:	029b      	lsls	r3, r3, #10
 8001752:	4013      	ands	r3, r2
 8001754:	d100      	bne.n	8001758 <HAL_GPIO_Init+0x174>
 8001756:	e0a0      	b.n	800189a <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001758:	4b57      	ldr	r3, [pc, #348]	@ (80018b8 <HAL_GPIO_Init+0x2d4>)
 800175a:	699a      	ldr	r2, [r3, #24]
 800175c:	4b56      	ldr	r3, [pc, #344]	@ (80018b8 <HAL_GPIO_Init+0x2d4>)
 800175e:	2101      	movs	r1, #1
 8001760:	430a      	orrs	r2, r1
 8001762:	619a      	str	r2, [r3, #24]
 8001764:	4b54      	ldr	r3, [pc, #336]	@ (80018b8 <HAL_GPIO_Init+0x2d4>)
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	2201      	movs	r2, #1
 800176a:	4013      	ands	r3, r2
 800176c:	60bb      	str	r3, [r7, #8]
 800176e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001770:	4a52      	ldr	r2, [pc, #328]	@ (80018bc <HAL_GPIO_Init+0x2d8>)
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	089b      	lsrs	r3, r3, #2
 8001776:	3302      	adds	r3, #2
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	589b      	ldr	r3, [r3, r2]
 800177c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	2203      	movs	r2, #3
 8001782:	4013      	ands	r3, r2
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	220f      	movs	r2, #15
 8001788:	409a      	lsls	r2, r3
 800178a:	0013      	movs	r3, r2
 800178c:	43da      	mvns	r2, r3
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	4013      	ands	r3, r2
 8001792:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	2390      	movs	r3, #144	@ 0x90
 8001798:	05db      	lsls	r3, r3, #23
 800179a:	429a      	cmp	r2, r3
 800179c:	d019      	beq.n	80017d2 <HAL_GPIO_Init+0x1ee>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a47      	ldr	r2, [pc, #284]	@ (80018c0 <HAL_GPIO_Init+0x2dc>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d013      	beq.n	80017ce <HAL_GPIO_Init+0x1ea>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a46      	ldr	r2, [pc, #280]	@ (80018c4 <HAL_GPIO_Init+0x2e0>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d00d      	beq.n	80017ca <HAL_GPIO_Init+0x1e6>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a45      	ldr	r2, [pc, #276]	@ (80018c8 <HAL_GPIO_Init+0x2e4>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d007      	beq.n	80017c6 <HAL_GPIO_Init+0x1e2>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a44      	ldr	r2, [pc, #272]	@ (80018cc <HAL_GPIO_Init+0x2e8>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d101      	bne.n	80017c2 <HAL_GPIO_Init+0x1de>
 80017be:	2304      	movs	r3, #4
 80017c0:	e008      	b.n	80017d4 <HAL_GPIO_Init+0x1f0>
 80017c2:	2305      	movs	r3, #5
 80017c4:	e006      	b.n	80017d4 <HAL_GPIO_Init+0x1f0>
 80017c6:	2303      	movs	r3, #3
 80017c8:	e004      	b.n	80017d4 <HAL_GPIO_Init+0x1f0>
 80017ca:	2302      	movs	r3, #2
 80017cc:	e002      	b.n	80017d4 <HAL_GPIO_Init+0x1f0>
 80017ce:	2301      	movs	r3, #1
 80017d0:	e000      	b.n	80017d4 <HAL_GPIO_Init+0x1f0>
 80017d2:	2300      	movs	r3, #0
 80017d4:	697a      	ldr	r2, [r7, #20]
 80017d6:	2103      	movs	r1, #3
 80017d8:	400a      	ands	r2, r1
 80017da:	0092      	lsls	r2, r2, #2
 80017dc:	4093      	lsls	r3, r2
 80017de:	693a      	ldr	r2, [r7, #16]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80017e4:	4935      	ldr	r1, [pc, #212]	@ (80018bc <HAL_GPIO_Init+0x2d8>)
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	089b      	lsrs	r3, r3, #2
 80017ea:	3302      	adds	r3, #2
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017f2:	4b37      	ldr	r3, [pc, #220]	@ (80018d0 <HAL_GPIO_Init+0x2ec>)
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	43da      	mvns	r2, r3
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	4013      	ands	r3, r2
 8001800:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	685a      	ldr	r2, [r3, #4]
 8001806:	2380      	movs	r3, #128	@ 0x80
 8001808:	035b      	lsls	r3, r3, #13
 800180a:	4013      	ands	r3, r2
 800180c:	d003      	beq.n	8001816 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	4313      	orrs	r3, r2
 8001814:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001816:	4b2e      	ldr	r3, [pc, #184]	@ (80018d0 <HAL_GPIO_Init+0x2ec>)
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800181c:	4b2c      	ldr	r3, [pc, #176]	@ (80018d0 <HAL_GPIO_Init+0x2ec>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	43da      	mvns	r2, r3
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	4013      	ands	r3, r2
 800182a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	685a      	ldr	r2, [r3, #4]
 8001830:	2380      	movs	r3, #128	@ 0x80
 8001832:	039b      	lsls	r3, r3, #14
 8001834:	4013      	ands	r3, r2
 8001836:	d003      	beq.n	8001840 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	4313      	orrs	r3, r2
 800183e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001840:	4b23      	ldr	r3, [pc, #140]	@ (80018d0 <HAL_GPIO_Init+0x2ec>)
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001846:	4b22      	ldr	r3, [pc, #136]	@ (80018d0 <HAL_GPIO_Init+0x2ec>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	43da      	mvns	r2, r3
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	4013      	ands	r3, r2
 8001854:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685a      	ldr	r2, [r3, #4]
 800185a:	2380      	movs	r3, #128	@ 0x80
 800185c:	029b      	lsls	r3, r3, #10
 800185e:	4013      	ands	r3, r2
 8001860:	d003      	beq.n	800186a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	4313      	orrs	r3, r2
 8001868:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800186a:	4b19      	ldr	r3, [pc, #100]	@ (80018d0 <HAL_GPIO_Init+0x2ec>)
 800186c:	693a      	ldr	r2, [r7, #16]
 800186e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001870:	4b17      	ldr	r3, [pc, #92]	@ (80018d0 <HAL_GPIO_Init+0x2ec>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	43da      	mvns	r2, r3
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	4013      	ands	r3, r2
 800187e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685a      	ldr	r2, [r3, #4]
 8001884:	2380      	movs	r3, #128	@ 0x80
 8001886:	025b      	lsls	r3, r3, #9
 8001888:	4013      	ands	r3, r2
 800188a:	d003      	beq.n	8001894 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800188c:	693a      	ldr	r2, [r7, #16]
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	4313      	orrs	r3, r2
 8001892:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001894:	4b0e      	ldr	r3, [pc, #56]	@ (80018d0 <HAL_GPIO_Init+0x2ec>)
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	3301      	adds	r3, #1
 800189e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	40da      	lsrs	r2, r3
 80018a8:	1e13      	subs	r3, r2, #0
 80018aa:	d000      	beq.n	80018ae <HAL_GPIO_Init+0x2ca>
 80018ac:	e6a2      	b.n	80015f4 <HAL_GPIO_Init+0x10>
  } 
}
 80018ae:	46c0      	nop			@ (mov r8, r8)
 80018b0:	46c0      	nop			@ (mov r8, r8)
 80018b2:	46bd      	mov	sp, r7
 80018b4:	b006      	add	sp, #24
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40021000 	.word	0x40021000
 80018bc:	40010000 	.word	0x40010000
 80018c0:	48000400 	.word	0x48000400
 80018c4:	48000800 	.word	0x48000800
 80018c8:	48000c00 	.word	0x48000c00
 80018cc:	48001000 	.word	0x48001000
 80018d0:	40010400 	.word	0x40010400

080018d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	000a      	movs	r2, r1
 80018de:	1cbb      	adds	r3, r7, #2
 80018e0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	691b      	ldr	r3, [r3, #16]
 80018e6:	1cba      	adds	r2, r7, #2
 80018e8:	8812      	ldrh	r2, [r2, #0]
 80018ea:	4013      	ands	r3, r2
 80018ec:	d004      	beq.n	80018f8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80018ee:	230f      	movs	r3, #15
 80018f0:	18fb      	adds	r3, r7, r3
 80018f2:	2201      	movs	r2, #1
 80018f4:	701a      	strb	r2, [r3, #0]
 80018f6:	e003      	b.n	8001900 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018f8:	230f      	movs	r3, #15
 80018fa:	18fb      	adds	r3, r7, r3
 80018fc:	2200      	movs	r2, #0
 80018fe:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001900:	230f      	movs	r3, #15
 8001902:	18fb      	adds	r3, r7, r3
 8001904:	781b      	ldrb	r3, [r3, #0]
  }
 8001906:	0018      	movs	r0, r3
 8001908:	46bd      	mov	sp, r7
 800190a:	b004      	add	sp, #16
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b082      	sub	sp, #8
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
 8001916:	0008      	movs	r0, r1
 8001918:	0011      	movs	r1, r2
 800191a:	1cbb      	adds	r3, r7, #2
 800191c:	1c02      	adds	r2, r0, #0
 800191e:	801a      	strh	r2, [r3, #0]
 8001920:	1c7b      	adds	r3, r7, #1
 8001922:	1c0a      	adds	r2, r1, #0
 8001924:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001926:	1c7b      	adds	r3, r7, #1
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d004      	beq.n	8001938 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800192e:	1cbb      	adds	r3, r7, #2
 8001930:	881a      	ldrh	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001936:	e003      	b.n	8001940 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001938:	1cbb      	adds	r3, r7, #2
 800193a:	881a      	ldrh	r2, [r3, #0]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001940:	46c0      	nop			@ (mov r8, r8)
 8001942:	46bd      	mov	sp, r7
 8001944:	b002      	add	sp, #8
 8001946:	bd80      	pop	{r7, pc}

08001948 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	0002      	movs	r2, r0
 8001950:	1dbb      	adds	r3, r7, #6
 8001952:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001954:	4b09      	ldr	r3, [pc, #36]	@ (800197c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001956:	695b      	ldr	r3, [r3, #20]
 8001958:	1dba      	adds	r2, r7, #6
 800195a:	8812      	ldrh	r2, [r2, #0]
 800195c:	4013      	ands	r3, r2
 800195e:	d008      	beq.n	8001972 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001960:	4b06      	ldr	r3, [pc, #24]	@ (800197c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001962:	1dba      	adds	r2, r7, #6
 8001964:	8812      	ldrh	r2, [r2, #0]
 8001966:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001968:	1dbb      	adds	r3, r7, #6
 800196a:	881b      	ldrh	r3, [r3, #0]
 800196c:	0018      	movs	r0, r3
 800196e:	f009 f88f 	bl	800aa90 <HAL_GPIO_EXTI_Callback>
  }
}
 8001972:	46c0      	nop			@ (mov r8, r8)
 8001974:	46bd      	mov	sp, r7
 8001976:	b002      	add	sp, #8
 8001978:	bd80      	pop	{r7, pc}
 800197a:	46c0      	nop			@ (mov r8, r8)
 800197c:	40010400 	.word	0x40010400

08001980 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001980:	b590      	push	{r4, r7, lr}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d101      	bne.n	8001992 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e0e4      	b.n	8001b5c <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a73      	ldr	r2, [pc, #460]	@ (8001b64 <HAL_PCD_Init+0x1e4>)
 8001996:	5c9b      	ldrb	r3, [r3, r2]
 8001998:	b2db      	uxtb	r3, r3
 800199a:	2b00      	cmp	r3, #0
 800199c:	d108      	bne.n	80019b0 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	23a4      	movs	r3, #164	@ 0xa4
 80019a2:	009b      	lsls	r3, r3, #2
 80019a4:	2100      	movs	r1, #0
 80019a6:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	0018      	movs	r0, r3
 80019ac:	f007 fba4 	bl	80090f8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4a6c      	ldr	r2, [pc, #432]	@ (8001b64 <HAL_PCD_Init+0x1e4>)
 80019b4:	2103      	movs	r1, #3
 80019b6:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	0018      	movs	r0, r3
 80019be:	f003 fbcd 	bl	800515c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019c2:	230f      	movs	r3, #15
 80019c4:	18fb      	adds	r3, r7, r3
 80019c6:	2200      	movs	r2, #0
 80019c8:	701a      	strb	r2, [r3, #0]
 80019ca:	e047      	b.n	8001a5c <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80019cc:	200f      	movs	r0, #15
 80019ce:	183b      	adds	r3, r7, r0
 80019d0:	781a      	ldrb	r2, [r3, #0]
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	0013      	movs	r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	189b      	adds	r3, r3, r2
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	18cb      	adds	r3, r1, r3
 80019de:	3311      	adds	r3, #17
 80019e0:	2201      	movs	r2, #1
 80019e2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80019e4:	183b      	adds	r3, r7, r0
 80019e6:	781a      	ldrb	r2, [r3, #0]
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	0013      	movs	r3, r2
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	189b      	adds	r3, r3, r2
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	18cb      	adds	r3, r1, r3
 80019f4:	3310      	adds	r3, #16
 80019f6:	183a      	adds	r2, r7, r0
 80019f8:	7812      	ldrb	r2, [r2, #0]
 80019fa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80019fc:	183b      	adds	r3, r7, r0
 80019fe:	781a      	ldrb	r2, [r3, #0]
 8001a00:	6879      	ldr	r1, [r7, #4]
 8001a02:	0013      	movs	r3, r2
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	189b      	adds	r3, r3, r2
 8001a08:	00db      	lsls	r3, r3, #3
 8001a0a:	18cb      	adds	r3, r1, r3
 8001a0c:	3313      	adds	r3, #19
 8001a0e:	2200      	movs	r2, #0
 8001a10:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001a12:	183b      	adds	r3, r7, r0
 8001a14:	781a      	ldrb	r2, [r3, #0]
 8001a16:	6879      	ldr	r1, [r7, #4]
 8001a18:	0013      	movs	r3, r2
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	189b      	adds	r3, r3, r2
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	18cb      	adds	r3, r1, r3
 8001a22:	3320      	adds	r3, #32
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001a28:	183b      	adds	r3, r7, r0
 8001a2a:	781a      	ldrb	r2, [r3, #0]
 8001a2c:	6879      	ldr	r1, [r7, #4]
 8001a2e:	0013      	movs	r3, r2
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	189b      	adds	r3, r3, r2
 8001a34:	00db      	lsls	r3, r3, #3
 8001a36:	18cb      	adds	r3, r1, r3
 8001a38:	3324      	adds	r3, #36	@ 0x24
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001a3e:	183b      	adds	r3, r7, r0
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	6879      	ldr	r1, [r7, #4]
 8001a44:	1c5a      	adds	r2, r3, #1
 8001a46:	0013      	movs	r3, r2
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	189b      	adds	r3, r3, r2
 8001a4c:	00db      	lsls	r3, r3, #3
 8001a4e:	2200      	movs	r2, #0
 8001a50:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a52:	183b      	adds	r3, r7, r0
 8001a54:	781a      	ldrb	r2, [r3, #0]
 8001a56:	183b      	adds	r3, r7, r0
 8001a58:	3201      	adds	r2, #1
 8001a5a:	701a      	strb	r2, [r3, #0]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	791b      	ldrb	r3, [r3, #4]
 8001a60:	210f      	movs	r1, #15
 8001a62:	187a      	adds	r2, r7, r1
 8001a64:	7812      	ldrb	r2, [r2, #0]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d3b0      	bcc.n	80019cc <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a6a:	187b      	adds	r3, r7, r1
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	701a      	strb	r2, [r3, #0]
 8001a70:	e056      	b.n	8001b20 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001a72:	240f      	movs	r4, #15
 8001a74:	193b      	adds	r3, r7, r4
 8001a76:	781a      	ldrb	r2, [r3, #0]
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	2352      	movs	r3, #82	@ 0x52
 8001a7c:	33ff      	adds	r3, #255	@ 0xff
 8001a7e:	0019      	movs	r1, r3
 8001a80:	0013      	movs	r3, r2
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	189b      	adds	r3, r3, r2
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	18c3      	adds	r3, r0, r3
 8001a8a:	185b      	adds	r3, r3, r1
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001a90:	193b      	adds	r3, r7, r4
 8001a92:	781a      	ldrb	r2, [r3, #0]
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	23a8      	movs	r3, #168	@ 0xa8
 8001a98:	0059      	lsls	r1, r3, #1
 8001a9a:	0013      	movs	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	189b      	adds	r3, r3, r2
 8001aa0:	00db      	lsls	r3, r3, #3
 8001aa2:	18c3      	adds	r3, r0, r3
 8001aa4:	185b      	adds	r3, r3, r1
 8001aa6:	193a      	adds	r2, r7, r4
 8001aa8:	7812      	ldrb	r2, [r2, #0]
 8001aaa:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001aac:	193b      	adds	r3, r7, r4
 8001aae:	781a      	ldrb	r2, [r3, #0]
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	2354      	movs	r3, #84	@ 0x54
 8001ab4:	33ff      	adds	r3, #255	@ 0xff
 8001ab6:	0019      	movs	r1, r3
 8001ab8:	0013      	movs	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	189b      	adds	r3, r3, r2
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	18c3      	adds	r3, r0, r3
 8001ac2:	185b      	adds	r3, r3, r1
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001ac8:	193b      	adds	r3, r7, r4
 8001aca:	781a      	ldrb	r2, [r3, #0]
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	23b0      	movs	r3, #176	@ 0xb0
 8001ad0:	0059      	lsls	r1, r3, #1
 8001ad2:	0013      	movs	r3, r2
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	189b      	adds	r3, r3, r2
 8001ad8:	00db      	lsls	r3, r3, #3
 8001ada:	18c3      	adds	r3, r0, r3
 8001adc:	185b      	adds	r3, r3, r1
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001ae2:	193b      	adds	r3, r7, r4
 8001ae4:	781a      	ldrb	r2, [r3, #0]
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	23b2      	movs	r3, #178	@ 0xb2
 8001aea:	0059      	lsls	r1, r3, #1
 8001aec:	0013      	movs	r3, r2
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	189b      	adds	r3, r3, r2
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	18c3      	adds	r3, r0, r3
 8001af6:	185b      	adds	r3, r3, r1
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001afc:	193b      	adds	r3, r7, r4
 8001afe:	781a      	ldrb	r2, [r3, #0]
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	23b4      	movs	r3, #180	@ 0xb4
 8001b04:	0059      	lsls	r1, r3, #1
 8001b06:	0013      	movs	r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	189b      	adds	r3, r3, r2
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	18c3      	adds	r3, r0, r3
 8001b10:	185b      	adds	r3, r3, r1
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b16:	193b      	adds	r3, r7, r4
 8001b18:	781a      	ldrb	r2, [r3, #0]
 8001b1a:	193b      	adds	r3, r7, r4
 8001b1c:	3201      	adds	r2, #1
 8001b1e:	701a      	strb	r2, [r3, #0]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	791b      	ldrb	r3, [r3, #4]
 8001b24:	220f      	movs	r2, #15
 8001b26:	18ba      	adds	r2, r7, r2
 8001b28:	7812      	ldrb	r2, [r2, #0]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d3a1      	bcc.n	8001a72 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6818      	ldr	r0, [r3, #0]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6859      	ldr	r1, [r3, #4]
 8001b36:	689a      	ldr	r2, [r3, #8]
 8001b38:	f003 fb2a 	bl	8005190 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a07      	ldr	r2, [pc, #28]	@ (8001b64 <HAL_PCD_Init+0x1e4>)
 8001b46:	2101      	movs	r1, #1
 8001b48:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	7a9b      	ldrb	r3, [r3, #10]
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d103      	bne.n	8001b5a <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	0018      	movs	r0, r3
 8001b56:	f001 fd1f 	bl	8003598 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001b5a:	2300      	movs	r3, #0
}
 8001b5c:	0018      	movs	r0, r3
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	b005      	add	sp, #20
 8001b62:	bd90      	pop	{r4, r7, pc}
 8001b64:	00000291 	.word	0x00000291

08001b68 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	23a4      	movs	r3, #164	@ 0xa4
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	5cd3      	ldrb	r3, [r2, r3]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d101      	bne.n	8001b80 <HAL_PCD_Start+0x18>
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	e014      	b.n	8001baa <HAL_PCD_Start+0x42>
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	23a4      	movs	r3, #164	@ 0xa4
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	2101      	movs	r1, #1
 8001b88:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f003 face 	bl	8005130 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	0018      	movs	r0, r3
 8001b9a:	f005 fac3 	bl	8007124 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	23a4      	movs	r3, #164	@ 0xa4
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	0018      	movs	r0, r3
 8001bac:	46bd      	mov	sp, r7
 8001bae:	b002      	add	sp, #8
 8001bb0:	bd80      	pop	{r7, pc}
	...

08001bb4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	f005 fac5 	bl	8007150 <USB_ReadInterrupts>
 8001bc6:	0003      	movs	r3, r0
 8001bc8:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	2380      	movs	r3, #128	@ 0x80
 8001bce:	021b      	lsls	r3, r3, #8
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d004      	beq.n	8001bde <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	0018      	movs	r0, r3
 8001bd8:	f000 fb60 	bl	800229c <PCD_EP_ISR_Handler>

    return;
 8001bdc:	e11d      	b.n	8001e1a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	2380      	movs	r3, #128	@ 0x80
 8001be2:	00db      	lsls	r3, r3, #3
 8001be4:	4013      	ands	r3, r2
 8001be6:	d015      	beq.n	8001c14 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2244      	movs	r2, #68	@ 0x44
 8001bee:	5a9b      	ldrh	r3, [r3, r2]
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	498a      	ldr	r1, [pc, #552]	@ (8001e20 <HAL_PCD_IRQHandler+0x26c>)
 8001bf8:	400a      	ands	r2, r1
 8001bfa:	b291      	uxth	r1, r2
 8001bfc:	2244      	movs	r2, #68	@ 0x44
 8001bfe:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	0018      	movs	r0, r3
 8001c04:	f007 fb03 	bl	800920e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	f000 f915 	bl	8001e3c <HAL_PCD_SetAddress>

    return;
 8001c12:	e102      	b.n	8001e1a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001c14:	68fa      	ldr	r2, [r7, #12]
 8001c16:	2380      	movs	r3, #128	@ 0x80
 8001c18:	01db      	lsls	r3, r3, #7
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d00c      	beq.n	8001c38 <HAL_PCD_IRQHandler+0x84>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2244      	movs	r2, #68	@ 0x44
 8001c24:	5a9b      	ldrh	r3, [r3, r2]
 8001c26:	b29a      	uxth	r2, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	497d      	ldr	r1, [pc, #500]	@ (8001e24 <HAL_PCD_IRQHandler+0x270>)
 8001c2e:	400a      	ands	r2, r1
 8001c30:	b291      	uxth	r1, r2
 8001c32:	2244      	movs	r2, #68	@ 0x44
 8001c34:	5299      	strh	r1, [r3, r2]

    return;
 8001c36:	e0f0      	b.n	8001e1a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001c38:	68fa      	ldr	r2, [r7, #12]
 8001c3a:	2380      	movs	r3, #128	@ 0x80
 8001c3c:	019b      	lsls	r3, r3, #6
 8001c3e:	4013      	ands	r3, r2
 8001c40:	d00c      	beq.n	8001c5c <HAL_PCD_IRQHandler+0xa8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2244      	movs	r2, #68	@ 0x44
 8001c48:	5a9b      	ldrh	r3, [r3, r2]
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4975      	ldr	r1, [pc, #468]	@ (8001e28 <HAL_PCD_IRQHandler+0x274>)
 8001c52:	400a      	ands	r2, r1
 8001c54:	b291      	uxth	r1, r2
 8001c56:	2244      	movs	r2, #68	@ 0x44
 8001c58:	5299      	strh	r1, [r3, r2]

    return;
 8001c5a:	e0de      	b.n	8001e1a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001c5c:	68fa      	ldr	r2, [r7, #12]
 8001c5e:	2380      	movs	r3, #128	@ 0x80
 8001c60:	015b      	lsls	r3, r3, #5
 8001c62:	4013      	ands	r3, r2
 8001c64:	d038      	beq.n	8001cd8 <HAL_PCD_IRQHandler+0x124>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2240      	movs	r2, #64	@ 0x40
 8001c6c:	5a9b      	ldrh	r3, [r3, r2]
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2104      	movs	r1, #4
 8001c76:	438a      	bics	r2, r1
 8001c78:	b291      	uxth	r1, r2
 8001c7a:	2240      	movs	r2, #64	@ 0x40
 8001c7c:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2240      	movs	r2, #64	@ 0x40
 8001c84:	5a9b      	ldrh	r3, [r3, r2]
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2108      	movs	r1, #8
 8001c8e:	438a      	bics	r2, r1
 8001c90:	b291      	uxth	r1, r2
 8001c92:	2240      	movs	r2, #64	@ 0x40
 8001c94:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	23b2      	movs	r3, #178	@ 0xb2
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	5cd3      	ldrb	r3, [r2, r3]
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d109      	bne.n	8001cb6 <HAL_PCD_IRQHandler+0x102>
    {
      hpcd->LPM_State = LPM_L0;
 8001ca2:	687a      	ldr	r2, [r7, #4]
 8001ca4:	23b2      	movs	r3, #178	@ 0xb2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	2100      	movs	r1, #0
 8001caa:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2100      	movs	r1, #0
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	f001 fc9b 	bl	80035ec <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	0018      	movs	r0, r3
 8001cba:	f007 fae9 	bl	8009290 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2244      	movs	r2, #68	@ 0x44
 8001cc4:	5a9b      	ldrh	r3, [r3, r2]
 8001cc6:	b29a      	uxth	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4957      	ldr	r1, [pc, #348]	@ (8001e2c <HAL_PCD_IRQHandler+0x278>)
 8001cce:	400a      	ands	r2, r1
 8001cd0:	b291      	uxth	r1, r2
 8001cd2:	2244      	movs	r2, #68	@ 0x44
 8001cd4:	5299      	strh	r1, [r3, r2]

    return;
 8001cd6:	e0a0      	b.n	8001e1a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001cd8:	68fa      	ldr	r2, [r7, #12]
 8001cda:	2380      	movs	r3, #128	@ 0x80
 8001cdc:	011b      	lsls	r3, r3, #4
 8001cde:	4013      	ands	r3, r2
 8001ce0:	d028      	beq.n	8001d34 <HAL_PCD_IRQHandler+0x180>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2240      	movs	r2, #64	@ 0x40
 8001ce8:	5a9b      	ldrh	r3, [r3, r2]
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2108      	movs	r1, #8
 8001cf2:	430a      	orrs	r2, r1
 8001cf4:	b291      	uxth	r1, r2
 8001cf6:	2240      	movs	r2, #64	@ 0x40
 8001cf8:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2244      	movs	r2, #68	@ 0x44
 8001d00:	5a9b      	ldrh	r3, [r3, r2]
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4949      	ldr	r1, [pc, #292]	@ (8001e30 <HAL_PCD_IRQHandler+0x27c>)
 8001d0a:	400a      	ands	r2, r1
 8001d0c:	b291      	uxth	r1, r2
 8001d0e:	2244      	movs	r2, #68	@ 0x44
 8001d10:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2240      	movs	r2, #64	@ 0x40
 8001d18:	5a9b      	ldrh	r3, [r3, r2]
 8001d1a:	b29a      	uxth	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2104      	movs	r1, #4
 8001d22:	430a      	orrs	r2, r1
 8001d24:	b291      	uxth	r1, r2
 8001d26:	2240      	movs	r2, #64	@ 0x40
 8001d28:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	0018      	movs	r0, r3
 8001d2e:	f007 fa93 	bl	8009258 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001d32:	e072      	b.n	8001e1a <HAL_PCD_IRQHandler+0x266>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2280      	movs	r2, #128	@ 0x80
 8001d38:	4013      	ands	r3, r2
 8001d3a:	d046      	beq.n	8001dca <HAL_PCD_IRQHandler+0x216>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2244      	movs	r2, #68	@ 0x44
 8001d42:	5a9b      	ldrh	r3, [r3, r2]
 8001d44:	b29a      	uxth	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2180      	movs	r1, #128	@ 0x80
 8001d4c:	438a      	bics	r2, r1
 8001d4e:	b291      	uxth	r1, r2
 8001d50:	2244      	movs	r2, #68	@ 0x44
 8001d52:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	23b2      	movs	r3, #178	@ 0xb2
 8001d58:	009b      	lsls	r3, r3, #2
 8001d5a:	5cd3      	ldrb	r3, [r2, r3]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d12f      	bne.n	8001dc0 <HAL_PCD_IRQHandler+0x20c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2240      	movs	r2, #64	@ 0x40
 8001d66:	5a9b      	ldrh	r3, [r3, r2]
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2104      	movs	r1, #4
 8001d70:	430a      	orrs	r2, r1
 8001d72:	b291      	uxth	r1, r2
 8001d74:	2240      	movs	r2, #64	@ 0x40
 8001d76:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2240      	movs	r2, #64	@ 0x40
 8001d7e:	5a9b      	ldrh	r3, [r3, r2]
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2108      	movs	r1, #8
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	b291      	uxth	r1, r2
 8001d8c:	2240      	movs	r2, #64	@ 0x40
 8001d8e:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	23b2      	movs	r3, #178	@ 0xb2
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	2101      	movs	r1, #1
 8001d98:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2254      	movs	r2, #84	@ 0x54
 8001da0:	5a9b      	ldrh	r3, [r3, r2]
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	089b      	lsrs	r3, r3, #2
 8001da6:	223c      	movs	r2, #60	@ 0x3c
 8001da8:	4013      	ands	r3, r2
 8001daa:	0019      	movs	r1, r3
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	23b3      	movs	r3, #179	@ 0xb3
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2101      	movs	r1, #1
 8001db8:	0018      	movs	r0, r3
 8001dba:	f001 fc17 	bl	80035ec <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8001dbe:	e02c      	b.n	8001e1a <HAL_PCD_IRQHandler+0x266>
      HAL_PCD_SuspendCallback(hpcd);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	0018      	movs	r0, r3
 8001dc4:	f007 fa48 	bl	8009258 <HAL_PCD_SuspendCallback>
    return;
 8001dc8:	e027      	b.n	8001e1a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	2380      	movs	r3, #128	@ 0x80
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	d010      	beq.n	8001df6 <HAL_PCD_IRQHandler+0x242>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2244      	movs	r2, #68	@ 0x44
 8001dda:	5a9b      	ldrh	r3, [r3, r2]
 8001ddc:	b29a      	uxth	r2, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4914      	ldr	r1, [pc, #80]	@ (8001e34 <HAL_PCD_IRQHandler+0x280>)
 8001de4:	400a      	ands	r2, r1
 8001de6:	b291      	uxth	r1, r2
 8001de8:	2244      	movs	r2, #68	@ 0x44
 8001dea:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	0018      	movs	r0, r3
 8001df0:	f007 f9fe 	bl	80091f0 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001df4:	e011      	b.n	8001e1a <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	2380      	movs	r3, #128	@ 0x80
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	d00c      	beq.n	8001e1a <HAL_PCD_IRQHandler+0x266>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2244      	movs	r2, #68	@ 0x44
 8001e06:	5a9b      	ldrh	r3, [r3, r2]
 8001e08:	b29a      	uxth	r2, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	490a      	ldr	r1, [pc, #40]	@ (8001e38 <HAL_PCD_IRQHandler+0x284>)
 8001e10:	400a      	ands	r2, r1
 8001e12:	b291      	uxth	r1, r2
 8001e14:	2244      	movs	r2, #68	@ 0x44
 8001e16:	5299      	strh	r1, [r3, r2]

    return;
 8001e18:	46c0      	nop			@ (mov r8, r8)
  }
}
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	b004      	add	sp, #16
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	fffffbff 	.word	0xfffffbff
 8001e24:	ffffbfff 	.word	0xffffbfff
 8001e28:	ffffdfff 	.word	0xffffdfff
 8001e2c:	ffffefff 	.word	0xffffefff
 8001e30:	fffff7ff 	.word	0xfffff7ff
 8001e34:	fffffdff 	.word	0xfffffdff
 8001e38:	fffffeff 	.word	0xfffffeff

08001e3c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	000a      	movs	r2, r1
 8001e46:	1cfb      	adds	r3, r7, #3
 8001e48:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	23a4      	movs	r3, #164	@ 0xa4
 8001e4e:	009b      	lsls	r3, r3, #2
 8001e50:	5cd3      	ldrb	r3, [r2, r3]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d101      	bne.n	8001e5a <HAL_PCD_SetAddress+0x1e>
 8001e56:	2302      	movs	r3, #2
 8001e58:	e016      	b.n	8001e88 <HAL_PCD_SetAddress+0x4c>
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	23a4      	movs	r3, #164	@ 0xa4
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	2101      	movs	r1, #1
 8001e62:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	1cfa      	adds	r2, r7, #3
 8001e68:	7812      	ldrb	r2, [r2, #0]
 8001e6a:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	1cfb      	adds	r3, r7, #3
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	0019      	movs	r1, r3
 8001e76:	0010      	movs	r0, r2
 8001e78:	f005 f940 	bl	80070fc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	23a4      	movs	r3, #164	@ 0xa4
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	2100      	movs	r1, #0
 8001e84:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	0018      	movs	r0, r3
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	b002      	add	sp, #8
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001e90:	b590      	push	{r4, r7, lr}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	000c      	movs	r4, r1
 8001e9a:	0010      	movs	r0, r2
 8001e9c:	0019      	movs	r1, r3
 8001e9e:	1cfb      	adds	r3, r7, #3
 8001ea0:	1c22      	adds	r2, r4, #0
 8001ea2:	701a      	strb	r2, [r3, #0]
 8001ea4:	003b      	movs	r3, r7
 8001ea6:	1c02      	adds	r2, r0, #0
 8001ea8:	801a      	strh	r2, [r3, #0]
 8001eaa:	1cbb      	adds	r3, r7, #2
 8001eac:	1c0a      	adds	r2, r1, #0
 8001eae:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001eb0:	230b      	movs	r3, #11
 8001eb2:	18fb      	adds	r3, r7, r3
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001eb8:	1cfb      	adds	r3, r7, #3
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	b25b      	sxtb	r3, r3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	da0f      	bge.n	8001ee2 <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ec2:	1cfb      	adds	r3, r7, #3
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	2207      	movs	r2, #7
 8001ec8:	401a      	ands	r2, r3
 8001eca:	0013      	movs	r3, r2
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	189b      	adds	r3, r3, r2
 8001ed0:	00db      	lsls	r3, r3, #3
 8001ed2:	3310      	adds	r3, #16
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	18d3      	adds	r3, r2, r3
 8001ed8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2201      	movs	r2, #1
 8001ede:	705a      	strb	r2, [r3, #1]
 8001ee0:	e00f      	b.n	8001f02 <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ee2:	1cfb      	adds	r3, r7, #3
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	2207      	movs	r2, #7
 8001ee8:	401a      	ands	r2, r3
 8001eea:	0013      	movs	r3, r2
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	189b      	adds	r3, r3, r2
 8001ef0:	00db      	lsls	r3, r3, #3
 8001ef2:	3351      	adds	r3, #81	@ 0x51
 8001ef4:	33ff      	adds	r3, #255	@ 0xff
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	18d3      	adds	r3, r2, r3
 8001efa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2200      	movs	r2, #0
 8001f00:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001f02:	1cfb      	adds	r3, r7, #3
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	2207      	movs	r2, #7
 8001f08:	4013      	ands	r3, r2
 8001f0a:	b2da      	uxtb	r2, r3
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001f10:	003b      	movs	r3, r7
 8001f12:	881a      	ldrh	r2, [r3, #0]
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	1cba      	adds	r2, r7, #2
 8001f1c:	7812      	ldrb	r2, [r2, #0]
 8001f1e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f20:	1cbb      	adds	r3, r7, #2
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d102      	bne.n	8001f2e <HAL_PCD_EP_Open+0x9e>
  {
    ep->data_pid_start = 0U;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001f2e:	687a      	ldr	r2, [r7, #4]
 8001f30:	23a4      	movs	r3, #164	@ 0xa4
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	5cd3      	ldrb	r3, [r2, r3]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d101      	bne.n	8001f3e <HAL_PCD_EP_Open+0xae>
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	e013      	b.n	8001f66 <HAL_PCD_EP_Open+0xd6>
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	23a4      	movs	r3, #164	@ 0xa4
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	2101      	movs	r1, #1
 8001f46:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68fa      	ldr	r2, [r7, #12]
 8001f4e:	0011      	movs	r1, r2
 8001f50:	0018      	movs	r0, r3
 8001f52:	f003 f939 	bl	80051c8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	23a4      	movs	r3, #164	@ 0xa4
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	54d1      	strb	r1, [r2, r3]

  return ret;
 8001f60:	230b      	movs	r3, #11
 8001f62:	18fb      	adds	r3, r7, r3
 8001f64:	781b      	ldrb	r3, [r3, #0]
}
 8001f66:	0018      	movs	r0, r3
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	b005      	add	sp, #20
 8001f6c:	bd90      	pop	{r4, r7, pc}

08001f6e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b084      	sub	sp, #16
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
 8001f76:	000a      	movs	r2, r1
 8001f78:	1cfb      	adds	r3, r7, #3
 8001f7a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001f7c:	1cfb      	adds	r3, r7, #3
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	b25b      	sxtb	r3, r3
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	da0f      	bge.n	8001fa6 <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f86:	1cfb      	adds	r3, r7, #3
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	2207      	movs	r2, #7
 8001f8c:	401a      	ands	r2, r3
 8001f8e:	0013      	movs	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	189b      	adds	r3, r3, r2
 8001f94:	00db      	lsls	r3, r3, #3
 8001f96:	3310      	adds	r3, #16
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	18d3      	adds	r3, r2, r3
 8001f9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	705a      	strb	r2, [r3, #1]
 8001fa4:	e00f      	b.n	8001fc6 <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fa6:	1cfb      	adds	r3, r7, #3
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	2207      	movs	r2, #7
 8001fac:	401a      	ands	r2, r3
 8001fae:	0013      	movs	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	189b      	adds	r3, r3, r2
 8001fb4:	00db      	lsls	r3, r3, #3
 8001fb6:	3351      	adds	r3, #81	@ 0x51
 8001fb8:	33ff      	adds	r3, #255	@ 0xff
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	18d3      	adds	r3, r2, r3
 8001fbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fc6:	1cfb      	adds	r3, r7, #3
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	2207      	movs	r2, #7
 8001fcc:	4013      	ands	r3, r2
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	23a4      	movs	r3, #164	@ 0xa4
 8001fd8:	009b      	lsls	r3, r3, #2
 8001fda:	5cd3      	ldrb	r3, [r2, r3]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d101      	bne.n	8001fe4 <HAL_PCD_EP_Close+0x76>
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	e011      	b.n	8002008 <HAL_PCD_EP_Close+0x9a>
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	23a4      	movs	r3, #164	@ 0xa4
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	2101      	movs	r1, #1
 8001fec:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	68fa      	ldr	r2, [r7, #12]
 8001ff4:	0011      	movs	r1, r2
 8001ff6:	0018      	movs	r0, r3
 8001ff8:	f003 fc8e 	bl	8005918 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	23a4      	movs	r3, #164	@ 0xa4
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	2100      	movs	r1, #0
 8002004:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8002006:	2300      	movs	r3, #0
}
 8002008:	0018      	movs	r0, r3
 800200a:	46bd      	mov	sp, r7
 800200c:	b004      	add	sp, #16
 800200e:	bd80      	pop	{r7, pc}

08002010 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	607a      	str	r2, [r7, #4]
 800201a:	603b      	str	r3, [r7, #0]
 800201c:	200b      	movs	r0, #11
 800201e:	183b      	adds	r3, r7, r0
 8002020:	1c0a      	adds	r2, r1, #0
 8002022:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002024:	0001      	movs	r1, r0
 8002026:	187b      	adds	r3, r7, r1
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	2207      	movs	r2, #7
 800202c:	401a      	ands	r2, r3
 800202e:	0013      	movs	r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	189b      	adds	r3, r3, r2
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	3351      	adds	r3, #81	@ 0x51
 8002038:	33ff      	adds	r3, #255	@ 0xff
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	18d3      	adds	r3, r2, r3
 800203e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	683a      	ldr	r2, [r7, #0]
 800204a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	2200      	movs	r2, #0
 8002050:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	2200      	movs	r2, #0
 8002056:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002058:	187b      	adds	r3, r7, r1
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2207      	movs	r2, #7
 800205e:	4013      	ands	r3, r2
 8002060:	b2da      	uxtb	r2, r3
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	697a      	ldr	r2, [r7, #20]
 800206c:	0011      	movs	r1, r2
 800206e:	0018      	movs	r0, r3
 8002070:	f003 fe12 	bl	8005c98 <USB_EPStartXfer>

  return HAL_OK;
 8002074:	2300      	movs	r3, #0
}
 8002076:	0018      	movs	r0, r3
 8002078:	46bd      	mov	sp, r7
 800207a:	b006      	add	sp, #24
 800207c:	bd80      	pop	{r7, pc}

0800207e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b082      	sub	sp, #8
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
 8002086:	000a      	movs	r2, r1
 8002088:	1cfb      	adds	r3, r7, #3
 800208a:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800208c:	1cfb      	adds	r3, r7, #3
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	2207      	movs	r2, #7
 8002092:	401a      	ands	r2, r3
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	23b6      	movs	r3, #182	@ 0xb6
 8002098:	0059      	lsls	r1, r3, #1
 800209a:	0013      	movs	r3, r2
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	189b      	adds	r3, r3, r2
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	18c3      	adds	r3, r0, r3
 80020a4:	185b      	adds	r3, r3, r1
 80020a6:	681b      	ldr	r3, [r3, #0]
}
 80020a8:	0018      	movs	r0, r3
 80020aa:	46bd      	mov	sp, r7
 80020ac:	b002      	add	sp, #8
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	607a      	str	r2, [r7, #4]
 80020ba:	603b      	str	r3, [r7, #0]
 80020bc:	200b      	movs	r0, #11
 80020be:	183b      	adds	r3, r7, r0
 80020c0:	1c0a      	adds	r2, r1, #0
 80020c2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020c4:	183b      	adds	r3, r7, r0
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	2207      	movs	r2, #7
 80020ca:	401a      	ands	r2, r3
 80020cc:	0013      	movs	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	189b      	adds	r3, r3, r2
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	3310      	adds	r3, #16
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	18d3      	adds	r3, r2, r3
 80020da:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80020e8:	697b      	ldr	r3, [r7, #20]
 80020ea:	2224      	movs	r2, #36	@ 0x24
 80020ec:	2101      	movs	r1, #1
 80020ee:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	683a      	ldr	r2, [r7, #0]
 80020f4:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	2200      	movs	r2, #0
 80020fa:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	2201      	movs	r2, #1
 8002100:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002102:	183b      	adds	r3, r7, r0
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	2207      	movs	r2, #7
 8002108:	4013      	ands	r3, r2
 800210a:	b2da      	uxtb	r2, r3
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	697a      	ldr	r2, [r7, #20]
 8002116:	0011      	movs	r1, r2
 8002118:	0018      	movs	r0, r3
 800211a:	f003 fdbd 	bl	8005c98 <USB_EPStartXfer>

  return HAL_OK;
 800211e:	2300      	movs	r3, #0
}
 8002120:	0018      	movs	r0, r3
 8002122:	46bd      	mov	sp, r7
 8002124:	b006      	add	sp, #24
 8002126:	bd80      	pop	{r7, pc}

08002128 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	000a      	movs	r2, r1
 8002132:	1cfb      	adds	r3, r7, #3
 8002134:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002136:	1cfb      	adds	r3, r7, #3
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	2207      	movs	r2, #7
 800213c:	4013      	ands	r3, r2
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	7912      	ldrb	r2, [r2, #4]
 8002142:	4293      	cmp	r3, r2
 8002144:	d901      	bls.n	800214a <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e046      	b.n	80021d8 <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800214a:	1cfb      	adds	r3, r7, #3
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	b25b      	sxtb	r3, r3
 8002150:	2b00      	cmp	r3, #0
 8002152:	da0f      	bge.n	8002174 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002154:	1cfb      	adds	r3, r7, #3
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	2207      	movs	r2, #7
 800215a:	401a      	ands	r2, r3
 800215c:	0013      	movs	r3, r2
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	189b      	adds	r3, r3, r2
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	3310      	adds	r3, #16
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	18d3      	adds	r3, r2, r3
 800216a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2201      	movs	r2, #1
 8002170:	705a      	strb	r2, [r3, #1]
 8002172:	e00d      	b.n	8002190 <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002174:	1cfb      	adds	r3, r7, #3
 8002176:	781a      	ldrb	r2, [r3, #0]
 8002178:	0013      	movs	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	189b      	adds	r3, r3, r2
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	3351      	adds	r3, #81	@ 0x51
 8002182:	33ff      	adds	r3, #255	@ 0xff
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	18d3      	adds	r3, r2, r3
 8002188:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2200      	movs	r2, #0
 800218e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2201      	movs	r2, #1
 8002194:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002196:	1cfb      	adds	r3, r7, #3
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2207      	movs	r2, #7
 800219c:	4013      	ands	r3, r2
 800219e:	b2da      	uxtb	r2, r3
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	23a4      	movs	r3, #164	@ 0xa4
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	5cd3      	ldrb	r3, [r2, r3]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d101      	bne.n	80021b4 <HAL_PCD_EP_SetStall+0x8c>
 80021b0:	2302      	movs	r3, #2
 80021b2:	e011      	b.n	80021d8 <HAL_PCD_EP_SetStall+0xb0>
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	23a4      	movs	r3, #164	@ 0xa4
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	2101      	movs	r1, #1
 80021bc:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	68fa      	ldr	r2, [r7, #12]
 80021c4:	0011      	movs	r1, r2
 80021c6:	0018      	movs	r0, r3
 80021c8:	f004 fe96 	bl	8006ef8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	23a4      	movs	r3, #164	@ 0xa4
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	2100      	movs	r1, #0
 80021d4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	0018      	movs	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	b004      	add	sp, #16
 80021de:	bd80      	pop	{r7, pc}

080021e0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	000a      	movs	r2, r1
 80021ea:	1cfb      	adds	r3, r7, #3
 80021ec:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80021ee:	1cfb      	adds	r3, r7, #3
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	220f      	movs	r2, #15
 80021f4:	4013      	ands	r3, r2
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	7912      	ldrb	r2, [r2, #4]
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d901      	bls.n	8002202 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e048      	b.n	8002294 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002202:	1cfb      	adds	r3, r7, #3
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	b25b      	sxtb	r3, r3
 8002208:	2b00      	cmp	r3, #0
 800220a:	da0f      	bge.n	800222c <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800220c:	1cfb      	adds	r3, r7, #3
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	2207      	movs	r2, #7
 8002212:	401a      	ands	r2, r3
 8002214:	0013      	movs	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	189b      	adds	r3, r3, r2
 800221a:	00db      	lsls	r3, r3, #3
 800221c:	3310      	adds	r3, #16
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	18d3      	adds	r3, r2, r3
 8002222:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2201      	movs	r2, #1
 8002228:	705a      	strb	r2, [r3, #1]
 800222a:	e00f      	b.n	800224c <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800222c:	1cfb      	adds	r3, r7, #3
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	2207      	movs	r2, #7
 8002232:	401a      	ands	r2, r3
 8002234:	0013      	movs	r3, r2
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	189b      	adds	r3, r3, r2
 800223a:	00db      	lsls	r3, r3, #3
 800223c:	3351      	adds	r3, #81	@ 0x51
 800223e:	33ff      	adds	r3, #255	@ 0xff
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	18d3      	adds	r3, r2, r3
 8002244:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2200      	movs	r2, #0
 800224a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2200      	movs	r2, #0
 8002250:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002252:	1cfb      	adds	r3, r7, #3
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	2207      	movs	r2, #7
 8002258:	4013      	ands	r3, r2
 800225a:	b2da      	uxtb	r2, r3
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	23a4      	movs	r3, #164	@ 0xa4
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	5cd3      	ldrb	r3, [r2, r3]
 8002268:	2b01      	cmp	r3, #1
 800226a:	d101      	bne.n	8002270 <HAL_PCD_EP_ClrStall+0x90>
 800226c:	2302      	movs	r3, #2
 800226e:	e011      	b.n	8002294 <HAL_PCD_EP_ClrStall+0xb4>
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	23a4      	movs	r3, #164	@ 0xa4
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	2101      	movs	r1, #1
 8002278:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	0011      	movs	r1, r2
 8002282:	0018      	movs	r0, r3
 8002284:	f004 fe88 	bl	8006f98 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	23a4      	movs	r3, #164	@ 0xa4
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	2100      	movs	r1, #0
 8002290:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8002292:	2300      	movs	r3, #0
}
 8002294:	0018      	movs	r0, r3
 8002296:	46bd      	mov	sp, r7
 8002298:	b004      	add	sp, #16
 800229a:	bd80      	pop	{r7, pc}

0800229c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800229c:	b5b0      	push	{r4, r5, r7, lr}
 800229e:	b096      	sub	sp, #88	@ 0x58
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80022a4:	f000 fbea 	bl	8002a7c <PCD_EP_ISR_Handler+0x7e0>
  {
    wIstr = hpcd->Instance->ISTR;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	2048      	movs	r0, #72	@ 0x48
 80022ae:	183b      	adds	r3, r7, r0
 80022b0:	2144      	movs	r1, #68	@ 0x44
 80022b2:	5a52      	ldrh	r2, [r2, r1]
 80022b4:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80022b6:	183b      	adds	r3, r7, r0
 80022b8:	881b      	ldrh	r3, [r3, #0]
 80022ba:	b2da      	uxtb	r2, r3
 80022bc:	244f      	movs	r4, #79	@ 0x4f
 80022be:	193b      	adds	r3, r7, r4
 80022c0:	210f      	movs	r1, #15
 80022c2:	400a      	ands	r2, r1
 80022c4:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 80022c6:	193b      	adds	r3, r7, r4
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d000      	beq.n	80022d0 <PCD_EP_ISR_Handler+0x34>
 80022ce:	e18d      	b.n	80025ec <PCD_EP_ISR_Handler+0x350>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80022d0:	183b      	adds	r3, r7, r0
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	2210      	movs	r2, #16
 80022d6:	4013      	ands	r3, r2
 80022d8:	d152      	bne.n	8002380 <PCD_EP_ISR_Handler+0xe4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	881b      	ldrh	r3, [r3, #0]
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	200e      	movs	r0, #14
 80022e4:	183b      	adds	r3, r7, r0
 80022e6:	49ba      	ldr	r1, [pc, #744]	@ (80025d0 <PCD_EP_ISR_Handler+0x334>)
 80022e8:	400a      	ands	r2, r1
 80022ea:	801a      	strh	r2, [r3, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	183a      	adds	r2, r7, r0
 80022f2:	8812      	ldrh	r2, [r2, #0]
 80022f4:	49b7      	ldr	r1, [pc, #732]	@ (80025d4 <PCD_EP_ISR_Handler+0x338>)
 80022f6:	430a      	orrs	r2, r1
 80022f8:	b292      	uxth	r2, r2
 80022fa:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	3310      	adds	r3, #16
 8002300:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2250      	movs	r2, #80	@ 0x50
 8002308:	5a9b      	ldrh	r3, [r3, r2]
 800230a:	b29b      	uxth	r3, r3
 800230c:	001a      	movs	r2, r3
 800230e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	18d2      	adds	r2, r2, r3
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	18d3      	adds	r3, r2, r3
 800231c:	4aae      	ldr	r2, [pc, #696]	@ (80025d8 <PCD_EP_ISR_Handler+0x33c>)
 800231e:	4694      	mov	ip, r2
 8002320:	4463      	add	r3, ip
 8002322:	881b      	ldrh	r3, [r3, #0]
 8002324:	059b      	lsls	r3, r3, #22
 8002326:	0d9a      	lsrs	r2, r3, #22
 8002328:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800232a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800232c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800232e:	695a      	ldr	r2, [r3, #20]
 8002330:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002332:	69db      	ldr	r3, [r3, #28]
 8002334:	18d2      	adds	r2, r2, r3
 8002336:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002338:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2100      	movs	r1, #0
 800233e:	0018      	movs	r0, r3
 8002340:	f006 ff38 	bl	80091b4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	7b1b      	ldrb	r3, [r3, #12]
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <PCD_EP_ISR_Handler+0xb6>
 800234e:	f000 fb95 	bl	8002a7c <PCD_EP_ISR_Handler+0x7e0>
 8002352:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002354:	699b      	ldr	r3, [r3, #24]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <PCD_EP_ISR_Handler+0xc2>
 800235a:	f000 fb8f 	bl	8002a7c <PCD_EP_ISR_Handler+0x7e0>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	7b1b      	ldrb	r3, [r3, #12]
 8002362:	b2db      	uxtb	r3, r3
 8002364:	2280      	movs	r2, #128	@ 0x80
 8002366:	4252      	negs	r2, r2
 8002368:	4313      	orrs	r3, r2
 800236a:	b2da      	uxtb	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	0011      	movs	r1, r2
 8002372:	224c      	movs	r2, #76	@ 0x4c
 8002374:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	731a      	strb	r2, [r3, #12]
 800237c:	f000 fb7e 	bl	8002a7c <PCD_EP_ISR_Handler+0x7e0>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	3351      	adds	r3, #81	@ 0x51
 8002384:	33ff      	adds	r3, #255	@ 0xff
 8002386:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	214c      	movs	r1, #76	@ 0x4c
 800238e:	187b      	adds	r3, r7, r1
 8002390:	8812      	ldrh	r2, [r2, #0]
 8002392:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002394:	187b      	adds	r3, r7, r1
 8002396:	881a      	ldrh	r2, [r3, #0]
 8002398:	2380      	movs	r3, #128	@ 0x80
 800239a:	011b      	lsls	r3, r3, #4
 800239c:	4013      	ands	r3, r2
 800239e:	d037      	beq.n	8002410 <PCD_EP_ISR_Handler+0x174>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2250      	movs	r2, #80	@ 0x50
 80023a6:	5a9b      	ldrh	r3, [r3, r2]
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	001a      	movs	r2, r3
 80023ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	00db      	lsls	r3, r3, #3
 80023b2:	18d2      	adds	r2, r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	18d3      	adds	r3, r2, r3
 80023ba:	4a88      	ldr	r2, [pc, #544]	@ (80025dc <PCD_EP_ISR_Handler+0x340>)
 80023bc:	4694      	mov	ip, r2
 80023be:	4463      	add	r3, ip
 80023c0:	881b      	ldrh	r3, [r3, #0]
 80023c2:	059b      	lsls	r3, r3, #22
 80023c4:	0d9a      	lsrs	r2, r3, #22
 80023c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023c8:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6818      	ldr	r0, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	22a6      	movs	r2, #166	@ 0xa6
 80023d2:	0092      	lsls	r2, r2, #2
 80023d4:	1899      	adds	r1, r3, r2
 80023d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023d8:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80023da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023dc:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80023de:	b29b      	uxth	r3, r3
 80023e0:	f004 ff0d 	bl	80071fe <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	881b      	ldrh	r3, [r3, #0]
 80023ea:	b29a      	uxth	r2, r3
 80023ec:	2010      	movs	r0, #16
 80023ee:	183b      	adds	r3, r7, r0
 80023f0:	497b      	ldr	r1, [pc, #492]	@ (80025e0 <PCD_EP_ISR_Handler+0x344>)
 80023f2:	400a      	ands	r2, r1
 80023f4:	801a      	strh	r2, [r3, #0]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	183a      	adds	r2, r7, r0
 80023fc:	8812      	ldrh	r2, [r2, #0]
 80023fe:	2180      	movs	r1, #128	@ 0x80
 8002400:	430a      	orrs	r2, r1
 8002402:	b292      	uxth	r2, r2
 8002404:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	0018      	movs	r0, r3
 800240a:	f006 fe9d 	bl	8009148 <HAL_PCD_SetupStageCallback>
 800240e:	e335      	b.n	8002a7c <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002410:	234c      	movs	r3, #76	@ 0x4c
 8002412:	18fb      	adds	r3, r7, r3
 8002414:	2200      	movs	r2, #0
 8002416:	5e9b      	ldrsh	r3, [r3, r2]
 8002418:	2b00      	cmp	r3, #0
 800241a:	db00      	blt.n	800241e <PCD_EP_ISR_Handler+0x182>
 800241c:	e32e      	b.n	8002a7c <PCD_EP_ISR_Handler+0x7e0>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	881b      	ldrh	r3, [r3, #0]
 8002424:	b29a      	uxth	r2, r3
 8002426:	201e      	movs	r0, #30
 8002428:	183b      	adds	r3, r7, r0
 800242a:	496d      	ldr	r1, [pc, #436]	@ (80025e0 <PCD_EP_ISR_Handler+0x344>)
 800242c:	400a      	ands	r2, r1
 800242e:	801a      	strh	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	183a      	adds	r2, r7, r0
 8002436:	8812      	ldrh	r2, [r2, #0]
 8002438:	2180      	movs	r1, #128	@ 0x80
 800243a:	430a      	orrs	r2, r1
 800243c:	b292      	uxth	r2, r2
 800243e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2250      	movs	r2, #80	@ 0x50
 8002446:	5a9b      	ldrh	r3, [r3, r2]
 8002448:	b29b      	uxth	r3, r3
 800244a:	001a      	movs	r2, r3
 800244c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	18d2      	adds	r2, r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	18d3      	adds	r3, r2, r3
 800245a:	4a60      	ldr	r2, [pc, #384]	@ (80025dc <PCD_EP_ISR_Handler+0x340>)
 800245c:	4694      	mov	ip, r2
 800245e:	4463      	add	r3, ip
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	059b      	lsls	r3, r3, #22
 8002464:	0d9a      	lsrs	r2, r3, #22
 8002466:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002468:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800246a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d01a      	beq.n	80024a8 <PCD_EP_ISR_Handler+0x20c>
 8002472:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002474:	695b      	ldr	r3, [r3, #20]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d016      	beq.n	80024a8 <PCD_EP_ISR_Handler+0x20c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6818      	ldr	r0, [r3, #0]
 800247e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002480:	6959      	ldr	r1, [r3, #20]
 8002482:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002484:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002486:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002488:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800248a:	b29b      	uxth	r3, r3
 800248c:	f004 feb7 	bl	80071fe <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002490:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002492:	695a      	ldr	r2, [r3, #20]
 8002494:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002496:	69db      	ldr	r3, [r3, #28]
 8002498:	18d2      	adds	r2, r2, r3
 800249a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800249c:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2100      	movs	r1, #0
 80024a2:	0018      	movs	r0, r3
 80024a4:	f006 fe65 	bl	8009172 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	214c      	movs	r1, #76	@ 0x4c
 80024ae:	187b      	adds	r3, r7, r1
 80024b0:	8812      	ldrh	r2, [r2, #0]
 80024b2:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80024b4:	187b      	adds	r3, r7, r1
 80024b6:	881a      	ldrh	r2, [r3, #0]
 80024b8:	2380      	movs	r3, #128	@ 0x80
 80024ba:	011b      	lsls	r3, r3, #4
 80024bc:	4013      	ands	r3, r2
 80024be:	d000      	beq.n	80024c2 <PCD_EP_ISR_Handler+0x226>
 80024c0:	e2dc      	b.n	8002a7c <PCD_EP_ISR_Handler+0x7e0>
 80024c2:	187b      	adds	r3, r7, r1
 80024c4:	881a      	ldrh	r2, [r3, #0]
 80024c6:	23c0      	movs	r3, #192	@ 0xc0
 80024c8:	019b      	lsls	r3, r3, #6
 80024ca:	401a      	ands	r2, r3
 80024cc:	23c0      	movs	r3, #192	@ 0xc0
 80024ce:	019b      	lsls	r3, r3, #6
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d100      	bne.n	80024d6 <PCD_EP_ISR_Handler+0x23a>
 80024d4:	e2d2      	b.n	8002a7c <PCD_EP_ISR_Handler+0x7e0>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	61bb      	str	r3, [r7, #24]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2250      	movs	r2, #80	@ 0x50
 80024e2:	5a9b      	ldrh	r3, [r3, r2]
 80024e4:	b29b      	uxth	r3, r3
 80024e6:	001a      	movs	r2, r3
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	189b      	adds	r3, r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
 80024ee:	69bb      	ldr	r3, [r7, #24]
 80024f0:	4a3a      	ldr	r2, [pc, #232]	@ (80025dc <PCD_EP_ISR_Handler+0x340>)
 80024f2:	4694      	mov	ip, r2
 80024f4:	4463      	add	r3, ip
 80024f6:	617b      	str	r3, [r7, #20]
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	881b      	ldrh	r3, [r3, #0]
 80024fc:	b29b      	uxth	r3, r3
 80024fe:	059b      	lsls	r3, r3, #22
 8002500:	0d9b      	lsrs	r3, r3, #22
 8002502:	b29a      	uxth	r2, r3
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	801a      	strh	r2, [r3, #0]
 8002508:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800250a:	691b      	ldr	r3, [r3, #16]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d108      	bne.n	8002522 <PCD_EP_ISR_Handler+0x286>
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	881b      	ldrh	r3, [r3, #0]
 8002514:	b29b      	uxth	r3, r3
 8002516:	4a2f      	ldr	r2, [pc, #188]	@ (80025d4 <PCD_EP_ISR_Handler+0x338>)
 8002518:	4313      	orrs	r3, r2
 800251a:	b29a      	uxth	r2, r3
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	801a      	strh	r2, [r3, #0]
 8002520:	e035      	b.n	800258e <PCD_EP_ISR_Handler+0x2f2>
 8002522:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	2b3e      	cmp	r3, #62	@ 0x3e
 8002528:	d817      	bhi.n	800255a <PCD_EP_ISR_Handler+0x2be>
 800252a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800252c:	691b      	ldr	r3, [r3, #16]
 800252e:	085b      	lsrs	r3, r3, #1
 8002530:	647b      	str	r3, [r7, #68]	@ 0x44
 8002532:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	2201      	movs	r2, #1
 8002538:	4013      	ands	r3, r2
 800253a:	d002      	beq.n	8002542 <PCD_EP_ISR_Handler+0x2a6>
 800253c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800253e:	3301      	adds	r3, #1
 8002540:	647b      	str	r3, [r7, #68]	@ 0x44
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	881b      	ldrh	r3, [r3, #0]
 8002546:	b29a      	uxth	r2, r3
 8002548:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800254a:	b29b      	uxth	r3, r3
 800254c:	029b      	lsls	r3, r3, #10
 800254e:	b29b      	uxth	r3, r3
 8002550:	4313      	orrs	r3, r2
 8002552:	b29a      	uxth	r2, r3
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	801a      	strh	r2, [r3, #0]
 8002558:	e019      	b.n	800258e <PCD_EP_ISR_Handler+0x2f2>
 800255a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800255c:	691b      	ldr	r3, [r3, #16]
 800255e:	095b      	lsrs	r3, r3, #5
 8002560:	647b      	str	r3, [r7, #68]	@ 0x44
 8002562:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002564:	691b      	ldr	r3, [r3, #16]
 8002566:	221f      	movs	r2, #31
 8002568:	4013      	ands	r3, r2
 800256a:	d102      	bne.n	8002572 <PCD_EP_ISR_Handler+0x2d6>
 800256c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800256e:	3b01      	subs	r3, #1
 8002570:	647b      	str	r3, [r7, #68]	@ 0x44
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	881b      	ldrh	r3, [r3, #0]
 8002576:	b29a      	uxth	r2, r3
 8002578:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800257a:	b29b      	uxth	r3, r3
 800257c:	029b      	lsls	r3, r3, #10
 800257e:	b29b      	uxth	r3, r3
 8002580:	4313      	orrs	r3, r2
 8002582:	b29b      	uxth	r3, r3
 8002584:	4a13      	ldr	r2, [pc, #76]	@ (80025d4 <PCD_EP_ISR_Handler+0x338>)
 8002586:	4313      	orrs	r3, r2
 8002588:	b29a      	uxth	r2, r3
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	881b      	ldrh	r3, [r3, #0]
 8002594:	b29a      	uxth	r2, r3
 8002596:	2012      	movs	r0, #18
 8002598:	183b      	adds	r3, r7, r0
 800259a:	4912      	ldr	r1, [pc, #72]	@ (80025e4 <PCD_EP_ISR_Handler+0x348>)
 800259c:	400a      	ands	r2, r1
 800259e:	801a      	strh	r2, [r3, #0]
 80025a0:	183b      	adds	r3, r7, r0
 80025a2:	183a      	adds	r2, r7, r0
 80025a4:	8812      	ldrh	r2, [r2, #0]
 80025a6:	2180      	movs	r1, #128	@ 0x80
 80025a8:	0149      	lsls	r1, r1, #5
 80025aa:	404a      	eors	r2, r1
 80025ac:	801a      	strh	r2, [r3, #0]
 80025ae:	183b      	adds	r3, r7, r0
 80025b0:	183a      	adds	r2, r7, r0
 80025b2:	8812      	ldrh	r2, [r2, #0]
 80025b4:	2180      	movs	r1, #128	@ 0x80
 80025b6:	0189      	lsls	r1, r1, #6
 80025b8:	404a      	eors	r2, r1
 80025ba:	801a      	strh	r2, [r3, #0]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	183a      	adds	r2, r7, r0
 80025c2:	8812      	ldrh	r2, [r2, #0]
 80025c4:	4908      	ldr	r1, [pc, #32]	@ (80025e8 <PCD_EP_ISR_Handler+0x34c>)
 80025c6:	430a      	orrs	r2, r1
 80025c8:	b292      	uxth	r2, r2
 80025ca:	801a      	strh	r2, [r3, #0]
 80025cc:	e256      	b.n	8002a7c <PCD_EP_ISR_Handler+0x7e0>
 80025ce:	46c0      	nop			@ (mov r8, r8)
 80025d0:	ffff8f0f 	.word	0xffff8f0f
 80025d4:	ffff8000 	.word	0xffff8000
 80025d8:	00000402 	.word	0x00000402
 80025dc:	00000406 	.word	0x00000406
 80025e0:	00000f8f 	.word	0x00000f8f
 80025e4:	ffffbf8f 	.word	0xffffbf8f
 80025e8:	ffff8080 	.word	0xffff8080
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	001a      	movs	r2, r3
 80025f2:	204f      	movs	r0, #79	@ 0x4f
 80025f4:	183b      	adds	r3, r7, r0
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	18d2      	adds	r2, r2, r3
 80025fc:	214c      	movs	r1, #76	@ 0x4c
 80025fe:	187b      	adds	r3, r7, r1
 8002600:	8812      	ldrh	r2, [r2, #0]
 8002602:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002604:	187b      	adds	r3, r7, r1
 8002606:	2200      	movs	r2, #0
 8002608:	5e9b      	ldrsh	r3, [r3, r2]
 800260a:	2b00      	cmp	r3, #0
 800260c:	db00      	blt.n	8002610 <PCD_EP_ISR_Handler+0x374>
 800260e:	e0fa      	b.n	8002806 <PCD_EP_ISR_Handler+0x56a>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	001a      	movs	r2, r3
 8002616:	183b      	adds	r3, r7, r0
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	18d3      	adds	r3, r2, r3
 800261e:	881b      	ldrh	r3, [r3, #0]
 8002620:	b29a      	uxth	r2, r3
 8002622:	244a      	movs	r4, #74	@ 0x4a
 8002624:	193b      	adds	r3, r7, r4
 8002626:	49d1      	ldr	r1, [pc, #836]	@ (800296c <PCD_EP_ISR_Handler+0x6d0>)
 8002628:	400a      	ands	r2, r1
 800262a:	801a      	strh	r2, [r3, #0]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	001a      	movs	r2, r3
 8002632:	183b      	adds	r3, r7, r0
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	18d3      	adds	r3, r2, r3
 800263a:	193a      	adds	r2, r7, r4
 800263c:	8812      	ldrh	r2, [r2, #0]
 800263e:	2180      	movs	r1, #128	@ 0x80
 8002640:	430a      	orrs	r2, r1
 8002642:	b292      	uxth	r2, r2
 8002644:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002646:	183b      	adds	r3, r7, r0
 8002648:	781a      	ldrb	r2, [r3, #0]
 800264a:	0013      	movs	r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	189b      	adds	r3, r3, r2
 8002650:	00db      	lsls	r3, r3, #3
 8002652:	3351      	adds	r3, #81	@ 0x51
 8002654:	33ff      	adds	r3, #255	@ 0xff
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	18d3      	adds	r3, r2, r3
 800265a:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800265c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800265e:	7b1b      	ldrb	r3, [r3, #12]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d125      	bne.n	80026b0 <PCD_EP_ISR_Handler+0x414>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2250      	movs	r2, #80	@ 0x50
 800266a:	5a9b      	ldrh	r3, [r3, r2]
 800266c:	b29b      	uxth	r3, r3
 800266e:	001a      	movs	r2, r3
 8002670:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	00db      	lsls	r3, r3, #3
 8002676:	18d2      	adds	r2, r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	18d3      	adds	r3, r2, r3
 800267e:	4abc      	ldr	r2, [pc, #752]	@ (8002970 <PCD_EP_ISR_Handler+0x6d4>)
 8002680:	4694      	mov	ip, r2
 8002682:	4463      	add	r3, ip
 8002684:	881a      	ldrh	r2, [r3, #0]
 8002686:	2450      	movs	r4, #80	@ 0x50
 8002688:	193b      	adds	r3, r7, r4
 800268a:	0592      	lsls	r2, r2, #22
 800268c:	0d92      	lsrs	r2, r2, #22
 800268e:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 8002690:	193b      	adds	r3, r7, r4
 8002692:	881b      	ldrh	r3, [r3, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d100      	bne.n	800269a <PCD_EP_ISR_Handler+0x3fe>
 8002698:	e08d      	b.n	80027b6 <PCD_EP_ISR_Handler+0x51a>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6818      	ldr	r0, [r3, #0]
 800269e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026a0:	6959      	ldr	r1, [r3, #20]
 80026a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026a4:	88da      	ldrh	r2, [r3, #6]
 80026a6:	193b      	adds	r3, r7, r4
 80026a8:	881b      	ldrh	r3, [r3, #0]
 80026aa:	f004 fda8 	bl	80071fe <USB_ReadPMA>
 80026ae:	e082      	b.n	80027b6 <PCD_EP_ISR_Handler+0x51a>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80026b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026b2:	78db      	ldrb	r3, [r3, #3]
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d10c      	bne.n	80026d2 <PCD_EP_ISR_Handler+0x436>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80026b8:	2350      	movs	r3, #80	@ 0x50
 80026ba:	18fc      	adds	r4, r7, r3
 80026bc:	234c      	movs	r3, #76	@ 0x4c
 80026be:	18fb      	adds	r3, r7, r3
 80026c0:	881a      	ldrh	r2, [r3, #0]
 80026c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	0018      	movs	r0, r3
 80026c8:	f000 f9ec 	bl	8002aa4 <HAL_PCD_EP_DB_Receive>
 80026cc:	0003      	movs	r3, r0
 80026ce:	8023      	strh	r3, [r4, #0]
 80026d0:	e071      	b.n	80027b6 <PCD_EP_ISR_Handler+0x51a>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	001a      	movs	r2, r3
 80026d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	18d3      	adds	r3, r2, r3
 80026e0:	881b      	ldrh	r3, [r3, #0]
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	2052      	movs	r0, #82	@ 0x52
 80026e6:	183b      	adds	r3, r7, r0
 80026e8:	49a2      	ldr	r1, [pc, #648]	@ (8002974 <PCD_EP_ISR_Handler+0x6d8>)
 80026ea:	400a      	ands	r2, r1
 80026ec:	801a      	strh	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	001a      	movs	r2, r3
 80026f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	18d3      	adds	r3, r2, r3
 80026fc:	183a      	adds	r2, r7, r0
 80026fe:	8812      	ldrh	r2, [r2, #0]
 8002700:	499d      	ldr	r1, [pc, #628]	@ (8002978 <PCD_EP_ISR_Handler+0x6dc>)
 8002702:	430a      	orrs	r2, r1
 8002704:	b292      	uxth	r2, r2
 8002706:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	001a      	movs	r2, r3
 800270e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	18d3      	adds	r3, r2, r3
 8002716:	881b      	ldrh	r3, [r3, #0]
 8002718:	b29b      	uxth	r3, r3
 800271a:	001a      	movs	r2, r3
 800271c:	2380      	movs	r3, #128	@ 0x80
 800271e:	01db      	lsls	r3, r3, #7
 8002720:	4013      	ands	r3, r2
 8002722:	d024      	beq.n	800276e <PCD_EP_ISR_Handler+0x4d2>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2250      	movs	r2, #80	@ 0x50
 800272a:	5a9b      	ldrh	r3, [r3, r2]
 800272c:	b29b      	uxth	r3, r3
 800272e:	001a      	movs	r2, r3
 8002730:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	00db      	lsls	r3, r3, #3
 8002736:	18d2      	adds	r2, r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	18d3      	adds	r3, r2, r3
 800273e:	4a8f      	ldr	r2, [pc, #572]	@ (800297c <PCD_EP_ISR_Handler+0x6e0>)
 8002740:	4694      	mov	ip, r2
 8002742:	4463      	add	r3, ip
 8002744:	881a      	ldrh	r2, [r3, #0]
 8002746:	2450      	movs	r4, #80	@ 0x50
 8002748:	193b      	adds	r3, r7, r4
 800274a:	0592      	lsls	r2, r2, #22
 800274c:	0d92      	lsrs	r2, r2, #22
 800274e:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8002750:	193b      	adds	r3, r7, r4
 8002752:	881b      	ldrh	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d02e      	beq.n	80027b6 <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6818      	ldr	r0, [r3, #0]
 800275c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800275e:	6959      	ldr	r1, [r3, #20]
 8002760:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002762:	891a      	ldrh	r2, [r3, #8]
 8002764:	193b      	adds	r3, r7, r4
 8002766:	881b      	ldrh	r3, [r3, #0]
 8002768:	f004 fd49 	bl	80071fe <USB_ReadPMA>
 800276c:	e023      	b.n	80027b6 <PCD_EP_ISR_Handler+0x51a>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2250      	movs	r2, #80	@ 0x50
 8002774:	5a9b      	ldrh	r3, [r3, r2]
 8002776:	b29b      	uxth	r3, r3
 8002778:	001a      	movs	r2, r3
 800277a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	18d2      	adds	r2, r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	18d3      	adds	r3, r2, r3
 8002788:	4a79      	ldr	r2, [pc, #484]	@ (8002970 <PCD_EP_ISR_Handler+0x6d4>)
 800278a:	4694      	mov	ip, r2
 800278c:	4463      	add	r3, ip
 800278e:	881a      	ldrh	r2, [r3, #0]
 8002790:	2450      	movs	r4, #80	@ 0x50
 8002792:	193b      	adds	r3, r7, r4
 8002794:	0592      	lsls	r2, r2, #22
 8002796:	0d92      	lsrs	r2, r2, #22
 8002798:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 800279a:	193b      	adds	r3, r7, r4
 800279c:	881b      	ldrh	r3, [r3, #0]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d009      	beq.n	80027b6 <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6818      	ldr	r0, [r3, #0]
 80027a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027a8:	6959      	ldr	r1, [r3, #20]
 80027aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ac:	895a      	ldrh	r2, [r3, #10]
 80027ae:	193b      	adds	r3, r7, r4
 80027b0:	881b      	ldrh	r3, [r3, #0]
 80027b2:	f004 fd24 	bl	80071fe <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80027b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027b8:	69da      	ldr	r2, [r3, #28]
 80027ba:	2150      	movs	r1, #80	@ 0x50
 80027bc:	187b      	adds	r3, r7, r1
 80027be:	881b      	ldrh	r3, [r3, #0]
 80027c0:	18d2      	adds	r2, r2, r3
 80027c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027c4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80027c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027c8:	695a      	ldr	r2, [r3, #20]
 80027ca:	187b      	adds	r3, r7, r1
 80027cc:	881b      	ldrh	r3, [r3, #0]
 80027ce:	18d2      	adds	r2, r2, r3
 80027d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027d2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80027d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027d6:	699b      	ldr	r3, [r3, #24]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d005      	beq.n	80027e8 <PCD_EP_ISR_Handler+0x54c>
 80027dc:	187b      	adds	r3, r7, r1
 80027de:	881a      	ldrh	r2, [r3, #0]
 80027e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027e2:	691b      	ldr	r3, [r3, #16]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d207      	bcs.n	80027f8 <PCD_EP_ISR_Handler+0x55c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80027e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ea:	781a      	ldrb	r2, [r3, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	0011      	movs	r1, r2
 80027f0:	0018      	movs	r0, r3
 80027f2:	f006 fcbe 	bl	8009172 <HAL_PCD_DataOutStageCallback>
 80027f6:	e006      	b.n	8002806 <PCD_EP_ISR_Handler+0x56a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80027fe:	0011      	movs	r1, r2
 8002800:	0018      	movs	r0, r3
 8002802:	f003 fa49 	bl	8005c98 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002806:	244c      	movs	r4, #76	@ 0x4c
 8002808:	193b      	adds	r3, r7, r4
 800280a:	881b      	ldrh	r3, [r3, #0]
 800280c:	2280      	movs	r2, #128	@ 0x80
 800280e:	4013      	ands	r3, r2
 8002810:	d100      	bne.n	8002814 <PCD_EP_ISR_Handler+0x578>
 8002812:	e133      	b.n	8002a7c <PCD_EP_ISR_Handler+0x7e0>
      {
        ep = &hpcd->IN_ep[epindex];
 8002814:	204f      	movs	r0, #79	@ 0x4f
 8002816:	183b      	adds	r3, r7, r0
 8002818:	781a      	ldrb	r2, [r3, #0]
 800281a:	0013      	movs	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	189b      	adds	r3, r3, r2
 8002820:	00db      	lsls	r3, r3, #3
 8002822:	3310      	adds	r3, #16
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	18d3      	adds	r3, r2, r3
 8002828:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	001a      	movs	r2, r3
 8002830:	183b      	adds	r3, r7, r0
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	18d3      	adds	r3, r2, r3
 8002838:	881b      	ldrh	r3, [r3, #0]
 800283a:	b29a      	uxth	r2, r3
 800283c:	2542      	movs	r5, #66	@ 0x42
 800283e:	197b      	adds	r3, r7, r5
 8002840:	494f      	ldr	r1, [pc, #316]	@ (8002980 <PCD_EP_ISR_Handler+0x6e4>)
 8002842:	400a      	ands	r2, r1
 8002844:	801a      	strh	r2, [r3, #0]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	001a      	movs	r2, r3
 800284c:	183b      	adds	r3, r7, r0
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	18d3      	adds	r3, r2, r3
 8002854:	197a      	adds	r2, r7, r5
 8002856:	8812      	ldrh	r2, [r2, #0]
 8002858:	494a      	ldr	r1, [pc, #296]	@ (8002984 <PCD_EP_ISR_Handler+0x6e8>)
 800285a:	430a      	orrs	r2, r1
 800285c:	b292      	uxth	r2, r2
 800285e:	801a      	strh	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002860:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002862:	78db      	ldrb	r3, [r3, #3]
 8002864:	2b01      	cmp	r3, #1
 8002866:	d000      	beq.n	800286a <PCD_EP_ISR_Handler+0x5ce>
 8002868:	e0af      	b.n	80029ca <PCD_EP_ISR_Handler+0x72e>
        {
          ep->xfer_len = 0U;
 800286a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800286c:	2200      	movs	r2, #0
 800286e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002870:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002872:	7b1b      	ldrb	r3, [r3, #12]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d100      	bne.n	800287a <PCD_EP_ISR_Handler+0x5de>
 8002878:	e09f      	b.n	80029ba <PCD_EP_ISR_Handler+0x71e>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800287a:	193b      	adds	r3, r7, r4
 800287c:	881b      	ldrh	r3, [r3, #0]
 800287e:	2240      	movs	r2, #64	@ 0x40
 8002880:	4013      	ands	r3, r2
 8002882:	d046      	beq.n	8002912 <PCD_EP_ISR_Handler+0x676>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002884:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002886:	785b      	ldrb	r3, [r3, #1]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d125      	bne.n	80028d8 <PCD_EP_ISR_Handler+0x63c>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	627b      	str	r3, [r7, #36]	@ 0x24
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2250      	movs	r2, #80	@ 0x50
 8002898:	5a9b      	ldrh	r3, [r3, r2]
 800289a:	b29b      	uxth	r3, r3
 800289c:	001a      	movs	r2, r3
 800289e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a0:	189b      	adds	r3, r3, r2
 80028a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80028a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	00da      	lsls	r2, r3, #3
 80028aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ac:	18d3      	adds	r3, r2, r3
 80028ae:	4a33      	ldr	r2, [pc, #204]	@ (800297c <PCD_EP_ISR_Handler+0x6e0>)
 80028b0:	4694      	mov	ip, r2
 80028b2:	4463      	add	r3, ip
 80028b4:	623b      	str	r3, [r7, #32]
 80028b6:	6a3b      	ldr	r3, [r7, #32]
 80028b8:	881b      	ldrh	r3, [r3, #0]
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	059b      	lsls	r3, r3, #22
 80028be:	0d9b      	lsrs	r3, r3, #22
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	6a3b      	ldr	r3, [r7, #32]
 80028c4:	801a      	strh	r2, [r3, #0]
 80028c6:	6a3b      	ldr	r3, [r7, #32]
 80028c8:	881b      	ldrh	r3, [r3, #0]
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	4a2d      	ldr	r2, [pc, #180]	@ (8002984 <PCD_EP_ISR_Handler+0x6e8>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	6a3b      	ldr	r3, [r7, #32]
 80028d4:	801a      	strh	r2, [r3, #0]
 80028d6:	e070      	b.n	80029ba <PCD_EP_ISR_Handler+0x71e>
 80028d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028da:	785b      	ldrb	r3, [r3, #1]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d16c      	bne.n	80029ba <PCD_EP_ISR_Handler+0x71e>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2250      	movs	r2, #80	@ 0x50
 80028ec:	5a9b      	ldrh	r3, [r3, r2]
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	001a      	movs	r2, r3
 80028f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028f4:	189b      	adds	r3, r3, r2
 80028f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	00da      	lsls	r2, r3, #3
 80028fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002900:	18d3      	adds	r3, r2, r3
 8002902:	4a1e      	ldr	r2, [pc, #120]	@ (800297c <PCD_EP_ISR_Handler+0x6e0>)
 8002904:	4694      	mov	ip, r2
 8002906:	4463      	add	r3, ip
 8002908:	62bb      	str	r3, [r7, #40]	@ 0x28
 800290a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800290c:	2200      	movs	r2, #0
 800290e:	801a      	strh	r2, [r3, #0]
 8002910:	e053      	b.n	80029ba <PCD_EP_ISR_Handler+0x71e>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002918:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800291a:	785b      	ldrb	r3, [r3, #1]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d133      	bne.n	8002988 <PCD_EP_ISR_Handler+0x6ec>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	637b      	str	r3, [r7, #52]	@ 0x34
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2250      	movs	r2, #80	@ 0x50
 800292c:	5a9b      	ldrh	r3, [r3, r2]
 800292e:	b29b      	uxth	r3, r3
 8002930:	001a      	movs	r2, r3
 8002932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002934:	189b      	adds	r3, r3, r2
 8002936:	637b      	str	r3, [r7, #52]	@ 0x34
 8002938:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	00da      	lsls	r2, r3, #3
 800293e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002940:	18d3      	adds	r3, r2, r3
 8002942:	4a0b      	ldr	r2, [pc, #44]	@ (8002970 <PCD_EP_ISR_Handler+0x6d4>)
 8002944:	4694      	mov	ip, r2
 8002946:	4463      	add	r3, ip
 8002948:	633b      	str	r3, [r7, #48]	@ 0x30
 800294a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800294c:	881b      	ldrh	r3, [r3, #0]
 800294e:	b29b      	uxth	r3, r3
 8002950:	059b      	lsls	r3, r3, #22
 8002952:	0d9b      	lsrs	r3, r3, #22
 8002954:	b29a      	uxth	r2, r3
 8002956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002958:	801a      	strh	r2, [r3, #0]
 800295a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800295c:	881b      	ldrh	r3, [r3, #0]
 800295e:	b29b      	uxth	r3, r3
 8002960:	4a08      	ldr	r2, [pc, #32]	@ (8002984 <PCD_EP_ISR_Handler+0x6e8>)
 8002962:	4313      	orrs	r3, r2
 8002964:	b29a      	uxth	r2, r3
 8002966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002968:	801a      	strh	r2, [r3, #0]
 800296a:	e026      	b.n	80029ba <PCD_EP_ISR_Handler+0x71e>
 800296c:	00000f8f 	.word	0x00000f8f
 8002970:	00000406 	.word	0x00000406
 8002974:	ffff8f8f 	.word	0xffff8f8f
 8002978:	ffff80c0 	.word	0xffff80c0
 800297c:	00000402 	.word	0x00000402
 8002980:	ffff8f0f 	.word	0xffff8f0f
 8002984:	ffff8000 	.word	0xffff8000
 8002988:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800298a:	785b      	ldrb	r3, [r3, #1]
 800298c:	2b01      	cmp	r3, #1
 800298e:	d114      	bne.n	80029ba <PCD_EP_ISR_Handler+0x71e>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	2250      	movs	r2, #80	@ 0x50
 8002996:	5a9b      	ldrh	r3, [r3, r2]
 8002998:	b29b      	uxth	r3, r3
 800299a:	001a      	movs	r2, r3
 800299c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800299e:	189b      	adds	r3, r3, r2
 80029a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80029a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	00da      	lsls	r2, r3, #3
 80029a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029aa:	18d3      	adds	r3, r2, r3
 80029ac:	4a3b      	ldr	r2, [pc, #236]	@ (8002a9c <PCD_EP_ISR_Handler+0x800>)
 80029ae:	4694      	mov	ip, r2
 80029b0:	4463      	add	r3, ip
 80029b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029b6:	2200      	movs	r2, #0
 80029b8:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80029ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029bc:	781a      	ldrb	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	0011      	movs	r1, r2
 80029c2:	0018      	movs	r0, r3
 80029c4:	f006 fbf6 	bl	80091b4 <HAL_PCD_DataInStageCallback>
 80029c8:	e058      	b.n	8002a7c <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80029ca:	234c      	movs	r3, #76	@ 0x4c
 80029cc:	18fb      	adds	r3, r7, r3
 80029ce:	881a      	ldrh	r2, [r3, #0]
 80029d0:	2380      	movs	r3, #128	@ 0x80
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	4013      	ands	r3, r2
 80029d6:	d149      	bne.n	8002a6c <PCD_EP_ISR_Handler+0x7d0>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2250      	movs	r2, #80	@ 0x50
 80029de:	5a9b      	ldrh	r3, [r3, r2]
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	001a      	movs	r2, r3
 80029e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029e6:	781b      	ldrb	r3, [r3, #0]
 80029e8:	00db      	lsls	r3, r3, #3
 80029ea:	18d2      	adds	r2, r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	18d3      	adds	r3, r2, r3
 80029f2:	4a2b      	ldr	r2, [pc, #172]	@ (8002aa0 <PCD_EP_ISR_Handler+0x804>)
 80029f4:	4694      	mov	ip, r2
 80029f6:	4463      	add	r3, ip
 80029f8:	881a      	ldrh	r2, [r3, #0]
 80029fa:	2140      	movs	r1, #64	@ 0x40
 80029fc:	187b      	adds	r3, r7, r1
 80029fe:	0592      	lsls	r2, r2, #22
 8002a00:	0d92      	lsrs	r2, r2, #22
 8002a02:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8002a04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a06:	699a      	ldr	r2, [r3, #24]
 8002a08:	187b      	adds	r3, r7, r1
 8002a0a:	881b      	ldrh	r3, [r3, #0]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d907      	bls.n	8002a20 <PCD_EP_ISR_Handler+0x784>
            {
              ep->xfer_len -= TxPctSize;
 8002a10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a12:	699a      	ldr	r2, [r3, #24]
 8002a14:	187b      	adds	r3, r7, r1
 8002a16:	881b      	ldrh	r3, [r3, #0]
 8002a18:	1ad2      	subs	r2, r2, r3
 8002a1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a1c:	619a      	str	r2, [r3, #24]
 8002a1e:	e002      	b.n	8002a26 <PCD_EP_ISR_Handler+0x78a>
            }
            else
            {
              ep->xfer_len = 0U;
 8002a20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a22:	2200      	movs	r2, #0
 8002a24:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002a26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d107      	bne.n	8002a3e <PCD_EP_ISR_Handler+0x7a2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002a2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a30:	781a      	ldrb	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	0011      	movs	r1, r2
 8002a36:	0018      	movs	r0, r3
 8002a38:	f006 fbbc 	bl	80091b4 <HAL_PCD_DataInStageCallback>
 8002a3c:	e01e      	b.n	8002a7c <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002a3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a40:	695a      	ldr	r2, [r3, #20]
 8002a42:	2140      	movs	r1, #64	@ 0x40
 8002a44:	187b      	adds	r3, r7, r1
 8002a46:	881b      	ldrh	r3, [r3, #0]
 8002a48:	18d2      	adds	r2, r2, r3
 8002a4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a4c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002a4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a50:	69da      	ldr	r2, [r3, #28]
 8002a52:	187b      	adds	r3, r7, r1
 8002a54:	881b      	ldrh	r3, [r3, #0]
 8002a56:	18d2      	adds	r2, r2, r3
 8002a58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a5a:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002a62:	0011      	movs	r1, r2
 8002a64:	0018      	movs	r0, r3
 8002a66:	f003 f917 	bl	8005c98 <USB_EPStartXfer>
 8002a6a:	e007      	b.n	8002a7c <PCD_EP_ISR_Handler+0x7e0>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002a6c:	234c      	movs	r3, #76	@ 0x4c
 8002a6e:	18fb      	adds	r3, r7, r3
 8002a70:	881a      	ldrh	r2, [r3, #0]
 8002a72:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	0018      	movs	r0, r3
 8002a78:	f000 f930 	bl	8002cdc <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2244      	movs	r2, #68	@ 0x44
 8002a82:	5a9b      	ldrh	r3, [r3, r2]
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	b21b      	sxth	r3, r3
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	da01      	bge.n	8002a90 <PCD_EP_ISR_Handler+0x7f4>
 8002a8c:	f7ff fc0c 	bl	80022a8 <PCD_EP_ISR_Handler+0xc>
        }
      }
    }
  }

  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	0018      	movs	r0, r3
 8002a94:	46bd      	mov	sp, r7
 8002a96:	b016      	add	sp, #88	@ 0x58
 8002a98:	bdb0      	pop	{r4, r5, r7, pc}
 8002a9a:	46c0      	nop			@ (mov r8, r8)
 8002a9c:	00000406 	.word	0x00000406
 8002aa0:	00000402 	.word	0x00000402

08002aa4 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002aa4:	b590      	push	{r4, r7, lr}
 8002aa6:	b089      	sub	sp, #36	@ 0x24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	1dbb      	adds	r3, r7, #6
 8002ab0:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002ab2:	1dbb      	adds	r3, r7, #6
 8002ab4:	881a      	ldrh	r2, [r3, #0]
 8002ab6:	2380      	movs	r3, #128	@ 0x80
 8002ab8:	01db      	lsls	r3, r3, #7
 8002aba:	4013      	ands	r3, r2
 8002abc:	d100      	bne.n	8002ac0 <HAL_PCD_EP_DB_Receive+0x1c>
 8002abe:	e07d      	b.n	8002bbc <HAL_PCD_EP_DB_Receive+0x118>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2250      	movs	r2, #80	@ 0x50
 8002ac6:	5a9b      	ldrh	r3, [r3, r2]
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	001a      	movs	r2, r3
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	00db      	lsls	r3, r3, #3
 8002ad2:	18d2      	adds	r2, r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	18d3      	adds	r3, r2, r3
 8002ada:	4a7a      	ldr	r2, [pc, #488]	@ (8002cc4 <HAL_PCD_EP_DB_Receive+0x220>)
 8002adc:	4694      	mov	ip, r2
 8002ade:	4463      	add	r3, ip
 8002ae0:	881a      	ldrh	r2, [r3, #0]
 8002ae2:	211a      	movs	r1, #26
 8002ae4:	187b      	adds	r3, r7, r1
 8002ae6:	0592      	lsls	r2, r2, #22
 8002ae8:	0d92      	lsrs	r2, r2, #22
 8002aea:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	699a      	ldr	r2, [r3, #24]
 8002af0:	187b      	adds	r3, r7, r1
 8002af2:	881b      	ldrh	r3, [r3, #0]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d307      	bcc.n	8002b08 <HAL_PCD_EP_DB_Receive+0x64>
    {
      ep->xfer_len -= count;
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	699a      	ldr	r2, [r3, #24]
 8002afc:	187b      	adds	r3, r7, r1
 8002afe:	881b      	ldrh	r3, [r3, #0]
 8002b00:	1ad2      	subs	r2, r2, r3
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	619a      	str	r2, [r3, #24]
 8002b06:	e002      	b.n	8002b0e <HAL_PCD_EP_DB_Receive+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d121      	bne.n	8002b5a <HAL_PCD_EP_DB_Receive+0xb6>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	001a      	movs	r2, r3
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	18d3      	adds	r3, r2, r3
 8002b24:	881b      	ldrh	r3, [r3, #0]
 8002b26:	b29a      	uxth	r2, r3
 8002b28:	2018      	movs	r0, #24
 8002b2a:	183b      	adds	r3, r7, r0
 8002b2c:	4966      	ldr	r1, [pc, #408]	@ (8002cc8 <HAL_PCD_EP_DB_Receive+0x224>)
 8002b2e:	400a      	ands	r2, r1
 8002b30:	801a      	strh	r2, [r3, #0]
 8002b32:	183b      	adds	r3, r7, r0
 8002b34:	183a      	adds	r2, r7, r0
 8002b36:	8812      	ldrh	r2, [r2, #0]
 8002b38:	2180      	movs	r1, #128	@ 0x80
 8002b3a:	0189      	lsls	r1, r1, #6
 8002b3c:	404a      	eors	r2, r1
 8002b3e:	801a      	strh	r2, [r3, #0]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	001a      	movs	r2, r3
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	18d3      	adds	r3, r2, r3
 8002b4e:	183a      	adds	r2, r7, r0
 8002b50:	8812      	ldrh	r2, [r2, #0]
 8002b52:	495e      	ldr	r1, [pc, #376]	@ (8002ccc <HAL_PCD_EP_DB_Receive+0x228>)
 8002b54:	430a      	orrs	r2, r1
 8002b56:	b292      	uxth	r2, r2
 8002b58:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002b5a:	1dbb      	adds	r3, r7, #6
 8002b5c:	881b      	ldrh	r3, [r3, #0]
 8002b5e:	2240      	movs	r2, #64	@ 0x40
 8002b60:	4013      	ands	r3, r2
 8002b62:	d01a      	beq.n	8002b9a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	001a      	movs	r2, r3
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	18d3      	adds	r3, r2, r3
 8002b72:	881b      	ldrh	r3, [r3, #0]
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	2016      	movs	r0, #22
 8002b78:	183b      	adds	r3, r7, r0
 8002b7a:	4955      	ldr	r1, [pc, #340]	@ (8002cd0 <HAL_PCD_EP_DB_Receive+0x22c>)
 8002b7c:	400a      	ands	r2, r1
 8002b7e:	801a      	strh	r2, [r3, #0]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	001a      	movs	r2, r3
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	18d3      	adds	r3, r2, r3
 8002b8e:	183a      	adds	r2, r7, r0
 8002b90:	8812      	ldrh	r2, [r2, #0]
 8002b92:	4950      	ldr	r1, [pc, #320]	@ (8002cd4 <HAL_PCD_EP_DB_Receive+0x230>)
 8002b94:	430a      	orrs	r2, r1
 8002b96:	b292      	uxth	r2, r2
 8002b98:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8002b9a:	241a      	movs	r4, #26
 8002b9c:	193b      	adds	r3, r7, r4
 8002b9e:	881b      	ldrh	r3, [r3, #0]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d100      	bne.n	8002ba6 <HAL_PCD_EP_DB_Receive+0x102>
 8002ba4:	e086      	b.n	8002cb4 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	6818      	ldr	r0, [r3, #0]
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	6959      	ldr	r1, [r3, #20]
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	891a      	ldrh	r2, [r3, #8]
 8002bb2:	193b      	adds	r3, r7, r4
 8002bb4:	881b      	ldrh	r3, [r3, #0]
 8002bb6:	f004 fb22 	bl	80071fe <USB_ReadPMA>
 8002bba:	e07b      	b.n	8002cb4 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2250      	movs	r2, #80	@ 0x50
 8002bc2:	5a9b      	ldrh	r3, [r3, r2]
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	001a      	movs	r2, r3
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	18d2      	adds	r2, r2, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	18d3      	adds	r3, r2, r3
 8002bd6:	4a40      	ldr	r2, [pc, #256]	@ (8002cd8 <HAL_PCD_EP_DB_Receive+0x234>)
 8002bd8:	4694      	mov	ip, r2
 8002bda:	4463      	add	r3, ip
 8002bdc:	881a      	ldrh	r2, [r3, #0]
 8002bde:	211a      	movs	r1, #26
 8002be0:	187b      	adds	r3, r7, r1
 8002be2:	0592      	lsls	r2, r2, #22
 8002be4:	0d92      	lsrs	r2, r2, #22
 8002be6:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	699a      	ldr	r2, [r3, #24]
 8002bec:	187b      	adds	r3, r7, r1
 8002bee:	881b      	ldrh	r3, [r3, #0]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d307      	bcc.n	8002c04 <HAL_PCD_EP_DB_Receive+0x160>
    {
      ep->xfer_len -= count;
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	699a      	ldr	r2, [r3, #24]
 8002bf8:	187b      	adds	r3, r7, r1
 8002bfa:	881b      	ldrh	r3, [r3, #0]
 8002bfc:	1ad2      	subs	r2, r2, r3
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	619a      	str	r2, [r3, #24]
 8002c02:	e002      	b.n	8002c0a <HAL_PCD_EP_DB_Receive+0x166>
    }
    else
    {
      ep->xfer_len = 0U;
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	2200      	movs	r2, #0
 8002c08:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	699b      	ldr	r3, [r3, #24]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d121      	bne.n	8002c56 <HAL_PCD_EP_DB_Receive+0x1b2>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	001a      	movs	r2, r3
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	18d3      	adds	r3, r2, r3
 8002c20:	881b      	ldrh	r3, [r3, #0]
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	201e      	movs	r0, #30
 8002c26:	183b      	adds	r3, r7, r0
 8002c28:	4927      	ldr	r1, [pc, #156]	@ (8002cc8 <HAL_PCD_EP_DB_Receive+0x224>)
 8002c2a:	400a      	ands	r2, r1
 8002c2c:	801a      	strh	r2, [r3, #0]
 8002c2e:	183b      	adds	r3, r7, r0
 8002c30:	183a      	adds	r2, r7, r0
 8002c32:	8812      	ldrh	r2, [r2, #0]
 8002c34:	2180      	movs	r1, #128	@ 0x80
 8002c36:	0189      	lsls	r1, r1, #6
 8002c38:	404a      	eors	r2, r1
 8002c3a:	801a      	strh	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	001a      	movs	r2, r3
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	781b      	ldrb	r3, [r3, #0]
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	18d3      	adds	r3, r2, r3
 8002c4a:	183a      	adds	r2, r7, r0
 8002c4c:	8812      	ldrh	r2, [r2, #0]
 8002c4e:	491f      	ldr	r1, [pc, #124]	@ (8002ccc <HAL_PCD_EP_DB_Receive+0x228>)
 8002c50:	430a      	orrs	r2, r1
 8002c52:	b292      	uxth	r2, r2
 8002c54:	801a      	strh	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002c56:	1dbb      	adds	r3, r7, #6
 8002c58:	881b      	ldrh	r3, [r3, #0]
 8002c5a:	2240      	movs	r2, #64	@ 0x40
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	d11a      	bne.n	8002c96 <HAL_PCD_EP_DB_Receive+0x1f2>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	001a      	movs	r2, r3
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	18d3      	adds	r3, r2, r3
 8002c6e:	881b      	ldrh	r3, [r3, #0]
 8002c70:	b29a      	uxth	r2, r3
 8002c72:	201c      	movs	r0, #28
 8002c74:	183b      	adds	r3, r7, r0
 8002c76:	4916      	ldr	r1, [pc, #88]	@ (8002cd0 <HAL_PCD_EP_DB_Receive+0x22c>)
 8002c78:	400a      	ands	r2, r1
 8002c7a:	801a      	strh	r2, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	001a      	movs	r2, r3
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	18d3      	adds	r3, r2, r3
 8002c8a:	183a      	adds	r2, r7, r0
 8002c8c:	8812      	ldrh	r2, [r2, #0]
 8002c8e:	4911      	ldr	r1, [pc, #68]	@ (8002cd4 <HAL_PCD_EP_DB_Receive+0x230>)
 8002c90:	430a      	orrs	r2, r1
 8002c92:	b292      	uxth	r2, r2
 8002c94:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8002c96:	241a      	movs	r4, #26
 8002c98:	193b      	adds	r3, r7, r4
 8002c9a:	881b      	ldrh	r3, [r3, #0]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d009      	beq.n	8002cb4 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6818      	ldr	r0, [r3, #0]
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	6959      	ldr	r1, [r3, #20]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	895a      	ldrh	r2, [r3, #10]
 8002cac:	193b      	adds	r3, r7, r4
 8002cae:	881b      	ldrh	r3, [r3, #0]
 8002cb0:	f004 faa5 	bl	80071fe <USB_ReadPMA>
    }
  }

  return count;
 8002cb4:	231a      	movs	r3, #26
 8002cb6:	18fb      	adds	r3, r7, r3
 8002cb8:	881b      	ldrh	r3, [r3, #0]
}
 8002cba:	0018      	movs	r0, r3
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	b009      	add	sp, #36	@ 0x24
 8002cc0:	bd90      	pop	{r4, r7, pc}
 8002cc2:	46c0      	nop			@ (mov r8, r8)
 8002cc4:	00000402 	.word	0x00000402
 8002cc8:	ffffbf8f 	.word	0xffffbf8f
 8002ccc:	ffff8080 	.word	0xffff8080
 8002cd0:	ffff8f8f 	.word	0xffff8f8f
 8002cd4:	ffff80c0 	.word	0xffff80c0
 8002cd8:	00000406 	.word	0x00000406

08002cdc <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b0a4      	sub	sp, #144	@ 0x90
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	1dbb      	adds	r3, r7, #6
 8002ce8:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002cea:	1dbb      	adds	r3, r7, #6
 8002cec:	881b      	ldrh	r3, [r3, #0]
 8002cee:	2240      	movs	r2, #64	@ 0x40
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	d100      	bne.n	8002cf6 <HAL_PCD_EP_DB_Transmit+0x1a>
 8002cf4:	e1e4      	b.n	80030c0 <HAL_PCD_EP_DB_Transmit+0x3e4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2250      	movs	r2, #80	@ 0x50
 8002cfc:	5a9b      	ldrh	r3, [r3, r2]
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	001a      	movs	r2, r3
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	781b      	ldrb	r3, [r3, #0]
 8002d06:	00db      	lsls	r3, r3, #3
 8002d08:	18d2      	adds	r2, r2, r3
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	18d3      	adds	r3, r2, r3
 8002d10:	4ad0      	ldr	r2, [pc, #832]	@ (8003054 <HAL_PCD_EP_DB_Transmit+0x378>)
 8002d12:	4694      	mov	ip, r2
 8002d14:	4463      	add	r3, ip
 8002d16:	881a      	ldrh	r2, [r3, #0]
 8002d18:	2188      	movs	r1, #136	@ 0x88
 8002d1a:	187b      	adds	r3, r7, r1
 8002d1c:	0592      	lsls	r2, r2, #22
 8002d1e:	0d92      	lsrs	r2, r2, #22
 8002d20:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxPctSize)
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	699a      	ldr	r2, [r3, #24]
 8002d26:	187b      	adds	r3, r7, r1
 8002d28:	881b      	ldrh	r3, [r3, #0]
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d907      	bls.n	8002d3e <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	699a      	ldr	r2, [r3, #24]
 8002d32:	187b      	adds	r3, r7, r1
 8002d34:	881b      	ldrh	r3, [r3, #0]
 8002d36:	1ad2      	subs	r2, r2, r3
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	619a      	str	r2, [r3, #24]
 8002d3c:	e002      	b.n	8002d44 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	2200      	movs	r2, #0
 8002d42:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d000      	beq.n	8002d4e <HAL_PCD_EP_DB_Transmit+0x72>
 8002d4c:	e0b5      	b.n	8002eba <HAL_PCD_EP_DB_Transmit+0x1de>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	785b      	ldrb	r3, [r3, #1]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d125      	bne.n	8002da2 <HAL_PCD_EP_DB_Transmit+0xc6>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2250      	movs	r2, #80	@ 0x50
 8002d62:	5a9b      	ldrh	r3, [r3, r2]
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	001a      	movs	r2, r3
 8002d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d6a:	189b      	adds	r3, r3, r2
 8002d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	00da      	lsls	r2, r3, #3
 8002d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d76:	18d3      	adds	r3, r2, r3
 8002d78:	4ab6      	ldr	r2, [pc, #728]	@ (8003054 <HAL_PCD_EP_DB_Transmit+0x378>)
 8002d7a:	4694      	mov	ip, r2
 8002d7c:	4463      	add	r3, ip
 8002d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d82:	881b      	ldrh	r3, [r3, #0]
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	059b      	lsls	r3, r3, #22
 8002d88:	0d9b      	lsrs	r3, r3, #22
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d8e:	801a      	strh	r2, [r3, #0]
 8002d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d92:	881b      	ldrh	r3, [r3, #0]
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	4ab0      	ldr	r2, [pc, #704]	@ (8003058 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	b29a      	uxth	r2, r3
 8002d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d9e:	801a      	strh	r2, [r3, #0]
 8002da0:	e01b      	b.n	8002dda <HAL_PCD_EP_DB_Transmit+0xfe>
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	785b      	ldrb	r3, [r3, #1]
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d117      	bne.n	8002dda <HAL_PCD_EP_DB_Transmit+0xfe>
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	637b      	str	r3, [r7, #52]	@ 0x34
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	2250      	movs	r2, #80	@ 0x50
 8002db6:	5a9b      	ldrh	r3, [r3, r2]
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	001a      	movs	r2, r3
 8002dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dbe:	189b      	adds	r3, r3, r2
 8002dc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	00da      	lsls	r2, r3, #3
 8002dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dca:	18d3      	adds	r3, r2, r3
 8002dcc:	4aa1      	ldr	r2, [pc, #644]	@ (8003054 <HAL_PCD_EP_DB_Transmit+0x378>)
 8002dce:	4694      	mov	ip, r2
 8002dd0:	4463      	add	r3, ip
 8002dd2:	633b      	str	r3, [r7, #48]	@ 0x30
 8002dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	627b      	str	r3, [r7, #36]	@ 0x24
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	785b      	ldrb	r3, [r3, #1]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d125      	bne.n	8002e34 <HAL_PCD_EP_DB_Transmit+0x158>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	61fb      	str	r3, [r7, #28]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2250      	movs	r2, #80	@ 0x50
 8002df4:	5a9b      	ldrh	r3, [r3, r2]
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	001a      	movs	r2, r3
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	189b      	adds	r3, r3, r2
 8002dfe:	61fb      	str	r3, [r7, #28]
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	00da      	lsls	r2, r3, #3
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	18d3      	adds	r3, r2, r3
 8002e0a:	4a94      	ldr	r2, [pc, #592]	@ (800305c <HAL_PCD_EP_DB_Transmit+0x380>)
 8002e0c:	4694      	mov	ip, r2
 8002e0e:	4463      	add	r3, ip
 8002e10:	61bb      	str	r3, [r7, #24]
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	881b      	ldrh	r3, [r3, #0]
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	059b      	lsls	r3, r3, #22
 8002e1a:	0d9b      	lsrs	r3, r3, #22
 8002e1c:	b29a      	uxth	r2, r3
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	801a      	strh	r2, [r3, #0]
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	881b      	ldrh	r3, [r3, #0]
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	4a8b      	ldr	r2, [pc, #556]	@ (8003058 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	801a      	strh	r2, [r3, #0]
 8002e32:	e018      	b.n	8002e66 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	785b      	ldrb	r3, [r3, #1]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d114      	bne.n	8002e66 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2250      	movs	r2, #80	@ 0x50
 8002e42:	5a9b      	ldrh	r3, [r3, r2]
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	001a      	movs	r2, r3
 8002e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4a:	189b      	adds	r3, r3, r2
 8002e4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	00da      	lsls	r2, r3, #3
 8002e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e56:	18d3      	adds	r3, r2, r3
 8002e58:	4a80      	ldr	r2, [pc, #512]	@ (800305c <HAL_PCD_EP_DB_Transmit+0x380>)
 8002e5a:	4694      	mov	ip, r2
 8002e5c:	4463      	add	r3, ip
 8002e5e:	623b      	str	r3, [r7, #32]
 8002e60:	6a3b      	ldr	r3, [r7, #32]
 8002e62:	2200      	movs	r2, #0
 8002e64:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	781a      	ldrb	r2, [r3, #0]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	0011      	movs	r1, r2
 8002e6e:	0018      	movs	r0, r3
 8002e70:	f006 f9a0 	bl	80091b4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002e74:	1dbb      	adds	r3, r7, #6
 8002e76:	881a      	ldrh	r2, [r3, #0]
 8002e78:	2380      	movs	r3, #128	@ 0x80
 8002e7a:	01db      	lsls	r3, r3, #7
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	d100      	bne.n	8002e82 <HAL_PCD_EP_DB_Transmit+0x1a6>
 8002e80:	e308      	b.n	8003494 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	001a      	movs	r2, r3
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	18d3      	adds	r3, r2, r3
 8002e90:	881b      	ldrh	r3, [r3, #0]
 8002e92:	b29a      	uxth	r2, r3
 8002e94:	2016      	movs	r0, #22
 8002e96:	183b      	adds	r3, r7, r0
 8002e98:	4971      	ldr	r1, [pc, #452]	@ (8003060 <HAL_PCD_EP_DB_Transmit+0x384>)
 8002e9a:	400a      	ands	r2, r1
 8002e9c:	801a      	strh	r2, [r3, #0]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	001a      	movs	r2, r3
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	18d3      	adds	r3, r2, r3
 8002eac:	183a      	adds	r2, r7, r0
 8002eae:	8812      	ldrh	r2, [r2, #0]
 8002eb0:	496c      	ldr	r1, [pc, #432]	@ (8003064 <HAL_PCD_EP_DB_Transmit+0x388>)
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	b292      	uxth	r2, r2
 8002eb6:	801a      	strh	r2, [r3, #0]
 8002eb8:	e2ec      	b.n	8003494 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002eba:	1dbb      	adds	r3, r7, #6
 8002ebc:	881a      	ldrh	r2, [r3, #0]
 8002ebe:	2380      	movs	r3, #128	@ 0x80
 8002ec0:	01db      	lsls	r3, r3, #7
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	d01a      	beq.n	8002efc <HAL_PCD_EP_DB_Transmit+0x220>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	001a      	movs	r2, r3
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	18d3      	adds	r3, r2, r3
 8002ed4:	881b      	ldrh	r3, [r3, #0]
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	208a      	movs	r0, #138	@ 0x8a
 8002eda:	183b      	adds	r3, r7, r0
 8002edc:	4960      	ldr	r1, [pc, #384]	@ (8003060 <HAL_PCD_EP_DB_Transmit+0x384>)
 8002ede:	400a      	ands	r2, r1
 8002ee0:	801a      	strh	r2, [r3, #0]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	001a      	movs	r2, r3
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	18d3      	adds	r3, r2, r3
 8002ef0:	183a      	adds	r2, r7, r0
 8002ef2:	8812      	ldrh	r2, [r2, #0]
 8002ef4:	495b      	ldr	r1, [pc, #364]	@ (8003064 <HAL_PCD_EP_DB_Transmit+0x388>)
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	b292      	uxth	r2, r2
 8002efa:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	2224      	movs	r2, #36	@ 0x24
 8002f00:	5c9b      	ldrb	r3, [r3, r2]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d000      	beq.n	8002f08 <HAL_PCD_EP_DB_Transmit+0x22c>
 8002f06:	e2c5      	b.n	8003494 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	695a      	ldr	r2, [r3, #20]
 8002f0c:	2188      	movs	r1, #136	@ 0x88
 8002f0e:	187b      	adds	r3, r7, r1
 8002f10:	881b      	ldrh	r3, [r3, #0]
 8002f12:	18d2      	adds	r2, r2, r3
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	69da      	ldr	r2, [r3, #28]
 8002f1c:	187b      	adds	r3, r7, r1
 8002f1e:	881b      	ldrh	r3, [r3, #0]
 8002f20:	18d2      	adds	r2, r2, r3
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	6a1a      	ldr	r2, [r3, #32]
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d30c      	bcc.n	8002f4c <HAL_PCD_EP_DB_Transmit+0x270>
        {
          len = ep->maxpacket;
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	691b      	ldr	r3, [r3, #16]
 8002f36:	218c      	movs	r1, #140	@ 0x8c
 8002f38:	187a      	adds	r2, r7, r1
 8002f3a:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	6a1a      	ldr	r2, [r3, #32]
 8002f40:	187b      	adds	r3, r7, r1
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	1ad2      	subs	r2, r2, r3
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	621a      	str	r2, [r3, #32]
 8002f4a:	e01a      	b.n	8002f82 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d10a      	bne.n	8002f6a <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 8002f54:	2388      	movs	r3, #136	@ 0x88
 8002f56:	18fb      	adds	r3, r7, r3
 8002f58:	881b      	ldrh	r3, [r3, #0]
 8002f5a:	228c      	movs	r2, #140	@ 0x8c
 8002f5c:	18ba      	adds	r2, r7, r2
 8002f5e:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	2224      	movs	r2, #36	@ 0x24
 8002f64:	2100      	movs	r1, #0
 8002f66:	5499      	strb	r1, [r3, r2]
 8002f68:	e00b      	b.n	8002f82 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	2224      	movs	r2, #36	@ 0x24
 8002f6e:	2100      	movs	r1, #0
 8002f70:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	6a1b      	ldr	r3, [r3, #32]
 8002f76:	228c      	movs	r2, #140	@ 0x8c
 8002f78:	18ba      	adds	r2, r7, r2
 8002f7a:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	785b      	ldrb	r3, [r3, #1]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d000      	beq.n	8002f8c <HAL_PCD_EP_DB_Transmit+0x2b0>
 8002f8a:	e06d      	b.n	8003068 <HAL_PCD_EP_DB_Transmit+0x38c>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2250      	movs	r2, #80	@ 0x50
 8002f98:	5a9b      	ldrh	r3, [r3, r2]
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	001a      	movs	r2, r3
 8002f9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fa0:	189b      	adds	r3, r3, r2
 8002fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	00da      	lsls	r2, r3, #3
 8002faa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fac:	18d3      	adds	r3, r2, r3
 8002fae:	4a29      	ldr	r2, [pc, #164]	@ (8003054 <HAL_PCD_EP_DB_Transmit+0x378>)
 8002fb0:	4694      	mov	ip, r2
 8002fb2:	4463      	add	r3, ip
 8002fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb8:	881b      	ldrh	r3, [r3, #0]
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	059b      	lsls	r3, r3, #22
 8002fbe:	0d9b      	lsrs	r3, r3, #22
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fc4:	801a      	strh	r2, [r3, #0]
 8002fc6:	238c      	movs	r3, #140	@ 0x8c
 8002fc8:	18fb      	adds	r3, r7, r3
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d108      	bne.n	8002fe2 <HAL_PCD_EP_DB_Transmit+0x306>
 8002fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fd2:	881b      	ldrh	r3, [r3, #0]
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	4a20      	ldr	r2, [pc, #128]	@ (8003058 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fde:	801a      	strh	r2, [r3, #0]
 8002fe0:	e061      	b.n	80030a6 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8002fe2:	228c      	movs	r2, #140	@ 0x8c
 8002fe4:	18bb      	adds	r3, r7, r2
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2b3e      	cmp	r3, #62	@ 0x3e
 8002fea:	d817      	bhi.n	800301c <HAL_PCD_EP_DB_Transmit+0x340>
 8002fec:	18bb      	adds	r3, r7, r2
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	085b      	lsrs	r3, r3, #1
 8002ff2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ff4:	18bb      	adds	r3, r7, r2
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	d002      	beq.n	8003004 <HAL_PCD_EP_DB_Transmit+0x328>
 8002ffe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003000:	3301      	adds	r3, #1
 8003002:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003006:	881b      	ldrh	r3, [r3, #0]
 8003008:	b29a      	uxth	r2, r3
 800300a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800300c:	b29b      	uxth	r3, r3
 800300e:	029b      	lsls	r3, r3, #10
 8003010:	b29b      	uxth	r3, r3
 8003012:	4313      	orrs	r3, r2
 8003014:	b29a      	uxth	r2, r3
 8003016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003018:	801a      	strh	r2, [r3, #0]
 800301a:	e044      	b.n	80030a6 <HAL_PCD_EP_DB_Transmit+0x3ca>
 800301c:	228c      	movs	r2, #140	@ 0x8c
 800301e:	18bb      	adds	r3, r7, r2
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	095b      	lsrs	r3, r3, #5
 8003024:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003026:	18bb      	adds	r3, r7, r2
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	221f      	movs	r2, #31
 800302c:	4013      	ands	r3, r2
 800302e:	d102      	bne.n	8003036 <HAL_PCD_EP_DB_Transmit+0x35a>
 8003030:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003032:	3b01      	subs	r3, #1
 8003034:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003038:	881b      	ldrh	r3, [r3, #0]
 800303a:	b29a      	uxth	r2, r3
 800303c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800303e:	b29b      	uxth	r3, r3
 8003040:	029b      	lsls	r3, r3, #10
 8003042:	b29b      	uxth	r3, r3
 8003044:	4313      	orrs	r3, r2
 8003046:	b29b      	uxth	r3, r3
 8003048:	4a03      	ldr	r2, [pc, #12]	@ (8003058 <HAL_PCD_EP_DB_Transmit+0x37c>)
 800304a:	4313      	orrs	r3, r2
 800304c:	b29a      	uxth	r2, r3
 800304e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003050:	801a      	strh	r2, [r3, #0]
 8003052:	e028      	b.n	80030a6 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8003054:	00000402 	.word	0x00000402
 8003058:	ffff8000 	.word	0xffff8000
 800305c:	00000406 	.word	0x00000406
 8003060:	ffff8f8f 	.word	0xffff8f8f
 8003064:	ffffc080 	.word	0xffffc080
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	785b      	ldrb	r3, [r3, #1]
 800306c:	2b01      	cmp	r3, #1
 800306e:	d11a      	bne.n	80030a6 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	647b      	str	r3, [r7, #68]	@ 0x44
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2250      	movs	r2, #80	@ 0x50
 800307c:	5a9b      	ldrh	r3, [r3, r2]
 800307e:	b29b      	uxth	r3, r3
 8003080:	001a      	movs	r2, r3
 8003082:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003084:	189b      	adds	r3, r3, r2
 8003086:	647b      	str	r3, [r7, #68]	@ 0x44
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	00da      	lsls	r2, r3, #3
 800308e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003090:	18d3      	adds	r3, r2, r3
 8003092:	4ad9      	ldr	r2, [pc, #868]	@ (80033f8 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8003094:	4694      	mov	ip, r2
 8003096:	4463      	add	r3, ip
 8003098:	643b      	str	r3, [r7, #64]	@ 0x40
 800309a:	238c      	movs	r3, #140	@ 0x8c
 800309c:	18fb      	adds	r3, r7, r3
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80030a4:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6818      	ldr	r0, [r3, #0]
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	6959      	ldr	r1, [r3, #20]
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	891a      	ldrh	r2, [r3, #8]
 80030b2:	238c      	movs	r3, #140	@ 0x8c
 80030b4:	18fb      	adds	r3, r7, r3
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	f004 f857 	bl	800716c <USB_WritePMA>
 80030be:	e1e9      	b.n	8003494 <HAL_PCD_EP_DB_Transmit+0x7b8>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2250      	movs	r2, #80	@ 0x50
 80030c6:	5a9b      	ldrh	r3, [r3, r2]
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	001a      	movs	r2, r3
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	781b      	ldrb	r3, [r3, #0]
 80030d0:	00db      	lsls	r3, r3, #3
 80030d2:	18d2      	adds	r2, r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	18d3      	adds	r3, r2, r3
 80030da:	4ac8      	ldr	r2, [pc, #800]	@ (80033fc <HAL_PCD_EP_DB_Transmit+0x720>)
 80030dc:	4694      	mov	ip, r2
 80030de:	4463      	add	r3, ip
 80030e0:	881a      	ldrh	r2, [r3, #0]
 80030e2:	2188      	movs	r1, #136	@ 0x88
 80030e4:	187b      	adds	r3, r7, r1
 80030e6:	0592      	lsls	r2, r2, #22
 80030e8:	0d92      	lsrs	r2, r2, #22
 80030ea:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxPctSize)
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	699a      	ldr	r2, [r3, #24]
 80030f0:	187b      	adds	r3, r7, r1
 80030f2:	881b      	ldrh	r3, [r3, #0]
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d307      	bcc.n	8003108 <HAL_PCD_EP_DB_Transmit+0x42c>
    {
      ep->xfer_len -= TxPctSize;
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	699a      	ldr	r2, [r3, #24]
 80030fc:	187b      	adds	r3, r7, r1
 80030fe:	881b      	ldrh	r3, [r3, #0]
 8003100:	1ad2      	subs	r2, r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	619a      	str	r2, [r3, #24]
 8003106:	e002      	b.n	800310e <HAL_PCD_EP_DB_Transmit+0x432>
    }
    else
    {
      ep->xfer_len = 0U;
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2200      	movs	r2, #0
 800310c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d000      	beq.n	8003118 <HAL_PCD_EP_DB_Transmit+0x43c>
 8003116:	e0bb      	b.n	8003290 <HAL_PCD_EP_DB_Transmit+0x5b4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	785b      	ldrb	r3, [r3, #1]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d125      	bne.n	800316c <HAL_PCD_EP_DB_Transmit+0x490>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	2250      	movs	r2, #80	@ 0x50
 800312c:	5a9b      	ldrh	r3, [r3, r2]
 800312e:	b29b      	uxth	r3, r3
 8003130:	001a      	movs	r2, r3
 8003132:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003134:	189b      	adds	r3, r3, r2
 8003136:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	00da      	lsls	r2, r3, #3
 800313e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003140:	18d3      	adds	r3, r2, r3
 8003142:	4aad      	ldr	r2, [pc, #692]	@ (80033f8 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8003144:	4694      	mov	ip, r2
 8003146:	4463      	add	r3, ip
 8003148:	67bb      	str	r3, [r7, #120]	@ 0x78
 800314a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800314c:	881b      	ldrh	r3, [r3, #0]
 800314e:	b29b      	uxth	r3, r3
 8003150:	059b      	lsls	r3, r3, #22
 8003152:	0d9b      	lsrs	r3, r3, #22
 8003154:	b29a      	uxth	r2, r3
 8003156:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003158:	801a      	strh	r2, [r3, #0]
 800315a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800315c:	881b      	ldrh	r3, [r3, #0]
 800315e:	b29b      	uxth	r3, r3
 8003160:	4aa7      	ldr	r2, [pc, #668]	@ (8003400 <HAL_PCD_EP_DB_Transmit+0x724>)
 8003162:	4313      	orrs	r3, r2
 8003164:	b29a      	uxth	r2, r3
 8003166:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003168:	801a      	strh	r2, [r3, #0]
 800316a:	e01b      	b.n	80031a4 <HAL_PCD_EP_DB_Transmit+0x4c8>
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	785b      	ldrb	r3, [r3, #1]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d117      	bne.n	80031a4 <HAL_PCD_EP_DB_Transmit+0x4c8>
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	667b      	str	r3, [r7, #100]	@ 0x64
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2250      	movs	r2, #80	@ 0x50
 8003180:	5a9b      	ldrh	r3, [r3, r2]
 8003182:	b29b      	uxth	r3, r3
 8003184:	001a      	movs	r2, r3
 8003186:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003188:	189b      	adds	r3, r3, r2
 800318a:	667b      	str	r3, [r7, #100]	@ 0x64
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	00da      	lsls	r2, r3, #3
 8003192:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003194:	18d3      	adds	r3, r2, r3
 8003196:	4a98      	ldr	r2, [pc, #608]	@ (80033f8 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8003198:	4694      	mov	ip, r2
 800319a:	4463      	add	r3, ip
 800319c:	663b      	str	r3, [r7, #96]	@ 0x60
 800319e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80031a0:	2200      	movs	r2, #0
 80031a2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	677b      	str	r3, [r7, #116]	@ 0x74
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	785b      	ldrb	r3, [r3, #1]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d12b      	bne.n	800320a <HAL_PCD_EP_DB_Transmit+0x52e>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2250      	movs	r2, #80	@ 0x50
 80031be:	5a9b      	ldrh	r3, [r3, r2]
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	001a      	movs	r2, r3
 80031c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031c6:	189b      	adds	r3, r3, r2
 80031c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	00da      	lsls	r2, r3, #3
 80031d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031d2:	18d3      	adds	r3, r2, r3
 80031d4:	4a89      	ldr	r2, [pc, #548]	@ (80033fc <HAL_PCD_EP_DB_Transmit+0x720>)
 80031d6:	4694      	mov	ip, r2
 80031d8:	4463      	add	r3, ip
 80031da:	2184      	movs	r1, #132	@ 0x84
 80031dc:	187a      	adds	r2, r7, r1
 80031de:	6013      	str	r3, [r2, #0]
 80031e0:	187b      	adds	r3, r7, r1
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	881b      	ldrh	r3, [r3, #0]
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	059b      	lsls	r3, r3, #22
 80031ea:	0d9b      	lsrs	r3, r3, #22
 80031ec:	b29a      	uxth	r2, r3
 80031ee:	187b      	adds	r3, r7, r1
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	801a      	strh	r2, [r3, #0]
 80031f4:	187b      	adds	r3, r7, r1
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	881b      	ldrh	r3, [r3, #0]
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	4a80      	ldr	r2, [pc, #512]	@ (8003400 <HAL_PCD_EP_DB_Transmit+0x724>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	b29a      	uxth	r2, r3
 8003202:	187b      	adds	r3, r7, r1
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	801a      	strh	r2, [r3, #0]
 8003208:	e018      	b.n	800323c <HAL_PCD_EP_DB_Transmit+0x560>
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	785b      	ldrb	r3, [r3, #1]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d114      	bne.n	800323c <HAL_PCD_EP_DB_Transmit+0x560>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2250      	movs	r2, #80	@ 0x50
 8003218:	5a9b      	ldrh	r3, [r3, r2]
 800321a:	b29b      	uxth	r3, r3
 800321c:	001a      	movs	r2, r3
 800321e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003220:	189b      	adds	r3, r3, r2
 8003222:	677b      	str	r3, [r7, #116]	@ 0x74
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	00da      	lsls	r2, r3, #3
 800322a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800322c:	18d3      	adds	r3, r2, r3
 800322e:	4a73      	ldr	r2, [pc, #460]	@ (80033fc <HAL_PCD_EP_DB_Transmit+0x720>)
 8003230:	4694      	mov	ip, r2
 8003232:	4463      	add	r3, ip
 8003234:	673b      	str	r3, [r7, #112]	@ 0x70
 8003236:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003238:	2200      	movs	r2, #0
 800323a:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	781a      	ldrb	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	0011      	movs	r1, r2
 8003244:	0018      	movs	r0, r3
 8003246:	f005 ffb5 	bl	80091b4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800324a:	1dbb      	adds	r3, r7, #6
 800324c:	881a      	ldrh	r2, [r3, #0]
 800324e:	2380      	movs	r3, #128	@ 0x80
 8003250:	01db      	lsls	r3, r3, #7
 8003252:	4013      	ands	r3, r2
 8003254:	d000      	beq.n	8003258 <HAL_PCD_EP_DB_Transmit+0x57c>
 8003256:	e11d      	b.n	8003494 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	001a      	movs	r2, r3
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	18d3      	adds	r3, r2, r3
 8003266:	881b      	ldrh	r3, [r3, #0]
 8003268:	b29a      	uxth	r2, r3
 800326a:	2082      	movs	r0, #130	@ 0x82
 800326c:	183b      	adds	r3, r7, r0
 800326e:	4965      	ldr	r1, [pc, #404]	@ (8003404 <HAL_PCD_EP_DB_Transmit+0x728>)
 8003270:	400a      	ands	r2, r1
 8003272:	801a      	strh	r2, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	001a      	movs	r2, r3
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	18d3      	adds	r3, r2, r3
 8003282:	183a      	adds	r2, r7, r0
 8003284:	8812      	ldrh	r2, [r2, #0]
 8003286:	4960      	ldr	r1, [pc, #384]	@ (8003408 <HAL_PCD_EP_DB_Transmit+0x72c>)
 8003288:	430a      	orrs	r2, r1
 800328a:	b292      	uxth	r2, r2
 800328c:	801a      	strh	r2, [r3, #0]
 800328e:	e101      	b.n	8003494 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003290:	1dbb      	adds	r3, r7, #6
 8003292:	881a      	ldrh	r2, [r3, #0]
 8003294:	2380      	movs	r3, #128	@ 0x80
 8003296:	01db      	lsls	r3, r3, #7
 8003298:	4013      	ands	r3, r2
 800329a:	d11a      	bne.n	80032d2 <HAL_PCD_EP_DB_Transmit+0x5f6>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	001a      	movs	r2, r3
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	009b      	lsls	r3, r3, #2
 80032a8:	18d3      	adds	r3, r2, r3
 80032aa:	881b      	ldrh	r3, [r3, #0]
 80032ac:	b29a      	uxth	r2, r3
 80032ae:	204e      	movs	r0, #78	@ 0x4e
 80032b0:	183b      	adds	r3, r7, r0
 80032b2:	4954      	ldr	r1, [pc, #336]	@ (8003404 <HAL_PCD_EP_DB_Transmit+0x728>)
 80032b4:	400a      	ands	r2, r1
 80032b6:	801a      	strh	r2, [r3, #0]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	001a      	movs	r2, r3
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	18d3      	adds	r3, r2, r3
 80032c6:	183a      	adds	r2, r7, r0
 80032c8:	8812      	ldrh	r2, [r2, #0]
 80032ca:	494f      	ldr	r1, [pc, #316]	@ (8003408 <HAL_PCD_EP_DB_Transmit+0x72c>)
 80032cc:	430a      	orrs	r2, r1
 80032ce:	b292      	uxth	r2, r2
 80032d0:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	2224      	movs	r2, #36	@ 0x24
 80032d6:	5c9b      	ldrb	r3, [r3, r2]
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d000      	beq.n	80032de <HAL_PCD_EP_DB_Transmit+0x602>
 80032dc:	e0da      	b.n	8003494 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	695a      	ldr	r2, [r3, #20]
 80032e2:	2188      	movs	r1, #136	@ 0x88
 80032e4:	187b      	adds	r3, r7, r1
 80032e6:	881b      	ldrh	r3, [r3, #0]
 80032e8:	18d2      	adds	r2, r2, r3
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	69da      	ldr	r2, [r3, #28]
 80032f2:	187b      	adds	r3, r7, r1
 80032f4:	881b      	ldrh	r3, [r3, #0]
 80032f6:	18d2      	adds	r2, r2, r3
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	6a1a      	ldr	r2, [r3, #32]
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	691b      	ldr	r3, [r3, #16]
 8003304:	429a      	cmp	r2, r3
 8003306:	d30c      	bcc.n	8003322 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	218c      	movs	r1, #140	@ 0x8c
 800330e:	187a      	adds	r2, r7, r1
 8003310:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	6a1a      	ldr	r2, [r3, #32]
 8003316:	187b      	adds	r3, r7, r1
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	1ad2      	subs	r2, r2, r3
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	621a      	str	r2, [r3, #32]
 8003320:	e01a      	b.n	8003358 <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else if (ep->xfer_len_db == 0U)
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	6a1b      	ldr	r3, [r3, #32]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d10a      	bne.n	8003340 <HAL_PCD_EP_DB_Transmit+0x664>
        {
          len = TxPctSize;
 800332a:	2388      	movs	r3, #136	@ 0x88
 800332c:	18fb      	adds	r3, r7, r3
 800332e:	881b      	ldrh	r3, [r3, #0]
 8003330:	228c      	movs	r2, #140	@ 0x8c
 8003332:	18ba      	adds	r2, r7, r2
 8003334:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	2224      	movs	r2, #36	@ 0x24
 800333a:	2100      	movs	r1, #0
 800333c:	5499      	strb	r1, [r3, r2]
 800333e:	e00b      	b.n	8003358 <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else
        {
          len = ep->xfer_len_db;
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	228c      	movs	r2, #140	@ 0x8c
 8003346:	18ba      	adds	r2, r7, r2
 8003348:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	2200      	movs	r2, #0
 800334e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	2224      	movs	r2, #36	@ 0x24
 8003354:	2100      	movs	r1, #0
 8003356:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	657b      	str	r3, [r7, #84]	@ 0x54
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	785b      	ldrb	r3, [r3, #1]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d000      	beq.n	8003368 <HAL_PCD_EP_DB_Transmit+0x68c>
 8003366:	e06d      	b.n	8003444 <HAL_PCD_EP_DB_Transmit+0x768>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2250      	movs	r2, #80	@ 0x50
 8003374:	5a9b      	ldrh	r3, [r3, r2]
 8003376:	b29b      	uxth	r3, r3
 8003378:	001a      	movs	r2, r3
 800337a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800337c:	189b      	adds	r3, r3, r2
 800337e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003380:	68bb      	ldr	r3, [r7, #8]
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	00da      	lsls	r2, r3, #3
 8003386:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003388:	18d3      	adds	r3, r2, r3
 800338a:	4a1c      	ldr	r2, [pc, #112]	@ (80033fc <HAL_PCD_EP_DB_Transmit+0x720>)
 800338c:	4694      	mov	ip, r2
 800338e:	4463      	add	r3, ip
 8003390:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003392:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003394:	881b      	ldrh	r3, [r3, #0]
 8003396:	b29b      	uxth	r3, r3
 8003398:	059b      	lsls	r3, r3, #22
 800339a:	0d9b      	lsrs	r3, r3, #22
 800339c:	b29a      	uxth	r2, r3
 800339e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033a0:	801a      	strh	r2, [r3, #0]
 80033a2:	238c      	movs	r3, #140	@ 0x8c
 80033a4:	18fb      	adds	r3, r7, r3
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d108      	bne.n	80033be <HAL_PCD_EP_DB_Transmit+0x6e2>
 80033ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033ae:	881b      	ldrh	r3, [r3, #0]
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	4a13      	ldr	r2, [pc, #76]	@ (8003400 <HAL_PCD_EP_DB_Transmit+0x724>)
 80033b4:	4313      	orrs	r3, r2
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033ba:	801a      	strh	r2, [r3, #0]
 80033bc:	e05e      	b.n	800347c <HAL_PCD_EP_DB_Transmit+0x7a0>
 80033be:	228c      	movs	r2, #140	@ 0x8c
 80033c0:	18bb      	adds	r3, r7, r2
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2b3e      	cmp	r3, #62	@ 0x3e
 80033c6:	d821      	bhi.n	800340c <HAL_PCD_EP_DB_Transmit+0x730>
 80033c8:	18bb      	adds	r3, r7, r2
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	085b      	lsrs	r3, r3, #1
 80033ce:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033d0:	18bb      	adds	r3, r7, r2
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2201      	movs	r2, #1
 80033d6:	4013      	ands	r3, r2
 80033d8:	d002      	beq.n	80033e0 <HAL_PCD_EP_DB_Transmit+0x704>
 80033da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033dc:	3301      	adds	r3, #1
 80033de:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033e2:	881b      	ldrh	r3, [r3, #0]
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	029b      	lsls	r3, r3, #10
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	4313      	orrs	r3, r2
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033f4:	801a      	strh	r2, [r3, #0]
 80033f6:	e041      	b.n	800347c <HAL_PCD_EP_DB_Transmit+0x7a0>
 80033f8:	00000402 	.word	0x00000402
 80033fc:	00000406 	.word	0x00000406
 8003400:	ffff8000 	.word	0xffff8000
 8003404:	ffff8f8f 	.word	0xffff8f8f
 8003408:	ffffc080 	.word	0xffffc080
 800340c:	228c      	movs	r2, #140	@ 0x8c
 800340e:	18bb      	adds	r3, r7, r2
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	095b      	lsrs	r3, r3, #5
 8003414:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003416:	18bb      	adds	r3, r7, r2
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	221f      	movs	r2, #31
 800341c:	4013      	ands	r3, r2
 800341e:	d102      	bne.n	8003426 <HAL_PCD_EP_DB_Transmit+0x74a>
 8003420:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003422:	3b01      	subs	r3, #1
 8003424:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003426:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003428:	881b      	ldrh	r3, [r3, #0]
 800342a:	b29a      	uxth	r2, r3
 800342c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800342e:	b29b      	uxth	r3, r3
 8003430:	029b      	lsls	r3, r3, #10
 8003432:	b29b      	uxth	r3, r3
 8003434:	4313      	orrs	r3, r2
 8003436:	b29b      	uxth	r3, r3
 8003438:	4a2c      	ldr	r2, [pc, #176]	@ (80034ec <HAL_PCD_EP_DB_Transmit+0x810>)
 800343a:	4313      	orrs	r3, r2
 800343c:	b29a      	uxth	r2, r3
 800343e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003440:	801a      	strh	r2, [r3, #0]
 8003442:	e01b      	b.n	800347c <HAL_PCD_EP_DB_Transmit+0x7a0>
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	785b      	ldrb	r3, [r3, #1]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d117      	bne.n	800347c <HAL_PCD_EP_DB_Transmit+0x7a0>
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2250      	movs	r2, #80	@ 0x50
 8003452:	5a9b      	ldrh	r3, [r3, r2]
 8003454:	b29b      	uxth	r3, r3
 8003456:	001a      	movs	r2, r3
 8003458:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800345a:	189b      	adds	r3, r3, r2
 800345c:	657b      	str	r3, [r7, #84]	@ 0x54
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	00da      	lsls	r2, r3, #3
 8003464:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003466:	18d3      	adds	r3, r2, r3
 8003468:	4a21      	ldr	r2, [pc, #132]	@ (80034f0 <HAL_PCD_EP_DB_Transmit+0x814>)
 800346a:	4694      	mov	ip, r2
 800346c:	4463      	add	r3, ip
 800346e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003470:	238c      	movs	r3, #140	@ 0x8c
 8003472:	18fb      	adds	r3, r7, r3
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	b29a      	uxth	r2, r3
 8003478:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800347a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6818      	ldr	r0, [r3, #0]
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	6959      	ldr	r1, [r3, #20]
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	895a      	ldrh	r2, [r3, #10]
 8003488:	238c      	movs	r3, #140	@ 0x8c
 800348a:	18fb      	adds	r3, r7, r3
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	b29b      	uxth	r3, r3
 8003490:	f003 fe6c 	bl	800716c <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	001a      	movs	r2, r3
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	18d3      	adds	r3, r2, r3
 80034a2:	881b      	ldrh	r3, [r3, #0]
 80034a4:	b29a      	uxth	r2, r3
 80034a6:	2014      	movs	r0, #20
 80034a8:	183b      	adds	r3, r7, r0
 80034aa:	4912      	ldr	r1, [pc, #72]	@ (80034f4 <HAL_PCD_EP_DB_Transmit+0x818>)
 80034ac:	400a      	ands	r2, r1
 80034ae:	801a      	strh	r2, [r3, #0]
 80034b0:	183b      	adds	r3, r7, r0
 80034b2:	183a      	adds	r2, r7, r0
 80034b4:	8812      	ldrh	r2, [r2, #0]
 80034b6:	2110      	movs	r1, #16
 80034b8:	404a      	eors	r2, r1
 80034ba:	801a      	strh	r2, [r3, #0]
 80034bc:	183b      	adds	r3, r7, r0
 80034be:	183a      	adds	r2, r7, r0
 80034c0:	8812      	ldrh	r2, [r2, #0]
 80034c2:	2120      	movs	r1, #32
 80034c4:	404a      	eors	r2, r1
 80034c6:	801a      	strh	r2, [r3, #0]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	001a      	movs	r2, r3
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	18d3      	adds	r3, r2, r3
 80034d6:	183a      	adds	r2, r7, r0
 80034d8:	8812      	ldrh	r2, [r2, #0]
 80034da:	4907      	ldr	r1, [pc, #28]	@ (80034f8 <HAL_PCD_EP_DB_Transmit+0x81c>)
 80034dc:	430a      	orrs	r2, r1
 80034de:	b292      	uxth	r2, r2
 80034e0:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	0018      	movs	r0, r3
 80034e6:	46bd      	mov	sp, r7
 80034e8:	b024      	add	sp, #144	@ 0x90
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	ffff8000 	.word	0xffff8000
 80034f0:	00000406 	.word	0x00000406
 80034f4:	ffff8fbf 	.word	0xffff8fbf
 80034f8:	ffff8080 	.word	0xffff8080

080034fc <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80034fc:	b590      	push	{r4, r7, lr}
 80034fe:	b087      	sub	sp, #28
 8003500:	af00      	add	r7, sp, #0
 8003502:	60f8      	str	r0, [r7, #12]
 8003504:	0008      	movs	r0, r1
 8003506:	0011      	movs	r1, r2
 8003508:	607b      	str	r3, [r7, #4]
 800350a:	240a      	movs	r4, #10
 800350c:	193b      	adds	r3, r7, r4
 800350e:	1c02      	adds	r2, r0, #0
 8003510:	801a      	strh	r2, [r3, #0]
 8003512:	2308      	movs	r3, #8
 8003514:	18fb      	adds	r3, r7, r3
 8003516:	1c0a      	adds	r2, r1, #0
 8003518:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800351a:	0021      	movs	r1, r4
 800351c:	187b      	adds	r3, r7, r1
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	2280      	movs	r2, #128	@ 0x80
 8003522:	4013      	ands	r3, r2
 8003524:	b29b      	uxth	r3, r3
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00c      	beq.n	8003544 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800352a:	187b      	adds	r3, r7, r1
 800352c:	881b      	ldrh	r3, [r3, #0]
 800352e:	2207      	movs	r2, #7
 8003530:	401a      	ands	r2, r3
 8003532:	0013      	movs	r3, r2
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	189b      	adds	r3, r3, r2
 8003538:	00db      	lsls	r3, r3, #3
 800353a:	3310      	adds	r3, #16
 800353c:	68fa      	ldr	r2, [r7, #12]
 800353e:	18d3      	adds	r3, r2, r3
 8003540:	617b      	str	r3, [r7, #20]
 8003542:	e00b      	b.n	800355c <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003544:	230a      	movs	r3, #10
 8003546:	18fb      	adds	r3, r7, r3
 8003548:	881a      	ldrh	r2, [r3, #0]
 800354a:	0013      	movs	r3, r2
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	189b      	adds	r3, r3, r2
 8003550:	00db      	lsls	r3, r3, #3
 8003552:	3351      	adds	r3, #81	@ 0x51
 8003554:	33ff      	adds	r3, #255	@ 0xff
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	18d3      	adds	r3, r2, r3
 800355a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800355c:	2308      	movs	r3, #8
 800355e:	18fb      	adds	r3, r7, r3
 8003560:	881b      	ldrh	r3, [r3, #0]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d107      	bne.n	8003576 <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	2200      	movs	r2, #0
 800356a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	b29a      	uxth	r2, r3
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	80da      	strh	r2, [r3, #6]
 8003574:	e00b      	b.n	800358e <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	2201      	movs	r2, #1
 800357a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	b29a      	uxth	r2, r3
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	0c1b      	lsrs	r3, r3, #16
 8003588:	b29a      	uxth	r2, r3
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	0018      	movs	r0, r3
 8003592:	46bd      	mov	sp, r7
 8003594:	b007      	add	sp, #28
 8003596:	bd90      	pop	{r4, r7, pc}

08003598 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	23b4      	movs	r3, #180	@ 0xb4
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	2101      	movs	r1, #1
 80035ae:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	23b2      	movs	r3, #178	@ 0xb2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	2100      	movs	r1, #0
 80035b8:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2254      	movs	r2, #84	@ 0x54
 80035be:	5a9b      	ldrh	r3, [r3, r2]
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	2201      	movs	r2, #1
 80035c4:	4313      	orrs	r3, r2
 80035c6:	b299      	uxth	r1, r3
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2254      	movs	r2, #84	@ 0x54
 80035cc:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2254      	movs	r2, #84	@ 0x54
 80035d2:	5a9b      	ldrh	r3, [r3, r2]
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	2202      	movs	r2, #2
 80035d8:	4313      	orrs	r3, r2
 80035da:	b299      	uxth	r1, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2254      	movs	r2, #84	@ 0x54
 80035e0:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80035e2:	2300      	movs	r3, #0
}
 80035e4:	0018      	movs	r0, r3
 80035e6:	46bd      	mov	sp, r7
 80035e8:	b004      	add	sp, #16
 80035ea:	bd80      	pop	{r7, pc}

080035ec <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	000a      	movs	r2, r1
 80035f6:	1cfb      	adds	r3, r7, #3
 80035f8:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80035fa:	46c0      	nop			@ (mov r8, r8)
 80035fc:	46bd      	mov	sp, r7
 80035fe:	b002      	add	sp, #8
 8003600:	bd80      	pop	{r7, pc}
	...

08003604 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b088      	sub	sp, #32
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d102      	bne.n	8003618 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	f000 fb76 	bl	8003d04 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2201      	movs	r2, #1
 800361e:	4013      	ands	r3, r2
 8003620:	d100      	bne.n	8003624 <HAL_RCC_OscConfig+0x20>
 8003622:	e08e      	b.n	8003742 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003624:	4bc5      	ldr	r3, [pc, #788]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	220c      	movs	r2, #12
 800362a:	4013      	ands	r3, r2
 800362c:	2b04      	cmp	r3, #4
 800362e:	d00e      	beq.n	800364e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003630:	4bc2      	ldr	r3, [pc, #776]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	220c      	movs	r2, #12
 8003636:	4013      	ands	r3, r2
 8003638:	2b08      	cmp	r3, #8
 800363a:	d117      	bne.n	800366c <HAL_RCC_OscConfig+0x68>
 800363c:	4bbf      	ldr	r3, [pc, #764]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 800363e:	685a      	ldr	r2, [r3, #4]
 8003640:	23c0      	movs	r3, #192	@ 0xc0
 8003642:	025b      	lsls	r3, r3, #9
 8003644:	401a      	ands	r2, r3
 8003646:	2380      	movs	r3, #128	@ 0x80
 8003648:	025b      	lsls	r3, r3, #9
 800364a:	429a      	cmp	r2, r3
 800364c:	d10e      	bne.n	800366c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800364e:	4bbb      	ldr	r3, [pc, #748]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	2380      	movs	r3, #128	@ 0x80
 8003654:	029b      	lsls	r3, r3, #10
 8003656:	4013      	ands	r3, r2
 8003658:	d100      	bne.n	800365c <HAL_RCC_OscConfig+0x58>
 800365a:	e071      	b.n	8003740 <HAL_RCC_OscConfig+0x13c>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d000      	beq.n	8003666 <HAL_RCC_OscConfig+0x62>
 8003664:	e06c      	b.n	8003740 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	f000 fb4c 	bl	8003d04 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	2b01      	cmp	r3, #1
 8003672:	d107      	bne.n	8003684 <HAL_RCC_OscConfig+0x80>
 8003674:	4bb1      	ldr	r3, [pc, #708]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	4bb0      	ldr	r3, [pc, #704]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 800367a:	2180      	movs	r1, #128	@ 0x80
 800367c:	0249      	lsls	r1, r1, #9
 800367e:	430a      	orrs	r2, r1
 8003680:	601a      	str	r2, [r3, #0]
 8003682:	e02f      	b.n	80036e4 <HAL_RCC_OscConfig+0xe0>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d10c      	bne.n	80036a6 <HAL_RCC_OscConfig+0xa2>
 800368c:	4bab      	ldr	r3, [pc, #684]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	4baa      	ldr	r3, [pc, #680]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003692:	49ab      	ldr	r1, [pc, #684]	@ (8003940 <HAL_RCC_OscConfig+0x33c>)
 8003694:	400a      	ands	r2, r1
 8003696:	601a      	str	r2, [r3, #0]
 8003698:	4ba8      	ldr	r3, [pc, #672]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	4ba7      	ldr	r3, [pc, #668]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 800369e:	49a9      	ldr	r1, [pc, #676]	@ (8003944 <HAL_RCC_OscConfig+0x340>)
 80036a0:	400a      	ands	r2, r1
 80036a2:	601a      	str	r2, [r3, #0]
 80036a4:	e01e      	b.n	80036e4 <HAL_RCC_OscConfig+0xe0>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	2b05      	cmp	r3, #5
 80036ac:	d10e      	bne.n	80036cc <HAL_RCC_OscConfig+0xc8>
 80036ae:	4ba3      	ldr	r3, [pc, #652]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	4ba2      	ldr	r3, [pc, #648]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80036b4:	2180      	movs	r1, #128	@ 0x80
 80036b6:	02c9      	lsls	r1, r1, #11
 80036b8:	430a      	orrs	r2, r1
 80036ba:	601a      	str	r2, [r3, #0]
 80036bc:	4b9f      	ldr	r3, [pc, #636]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	4b9e      	ldr	r3, [pc, #632]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80036c2:	2180      	movs	r1, #128	@ 0x80
 80036c4:	0249      	lsls	r1, r1, #9
 80036c6:	430a      	orrs	r2, r1
 80036c8:	601a      	str	r2, [r3, #0]
 80036ca:	e00b      	b.n	80036e4 <HAL_RCC_OscConfig+0xe0>
 80036cc:	4b9b      	ldr	r3, [pc, #620]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	4b9a      	ldr	r3, [pc, #616]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80036d2:	499b      	ldr	r1, [pc, #620]	@ (8003940 <HAL_RCC_OscConfig+0x33c>)
 80036d4:	400a      	ands	r2, r1
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	4b98      	ldr	r3, [pc, #608]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	4b97      	ldr	r3, [pc, #604]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80036de:	4999      	ldr	r1, [pc, #612]	@ (8003944 <HAL_RCC_OscConfig+0x340>)
 80036e0:	400a      	ands	r2, r1
 80036e2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d014      	beq.n	8003716 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ec:	f7fd fbee 	bl	8000ecc <HAL_GetTick>
 80036f0:	0003      	movs	r3, r0
 80036f2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036f4:	e008      	b.n	8003708 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036f6:	f7fd fbe9 	bl	8000ecc <HAL_GetTick>
 80036fa:	0002      	movs	r2, r0
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	2b64      	cmp	r3, #100	@ 0x64
 8003702:	d901      	bls.n	8003708 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e2fd      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003708:	4b8c      	ldr	r3, [pc, #560]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	2380      	movs	r3, #128	@ 0x80
 800370e:	029b      	lsls	r3, r3, #10
 8003710:	4013      	ands	r3, r2
 8003712:	d0f0      	beq.n	80036f6 <HAL_RCC_OscConfig+0xf2>
 8003714:	e015      	b.n	8003742 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003716:	f7fd fbd9 	bl	8000ecc <HAL_GetTick>
 800371a:	0003      	movs	r3, r0
 800371c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800371e:	e008      	b.n	8003732 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003720:	f7fd fbd4 	bl	8000ecc <HAL_GetTick>
 8003724:	0002      	movs	r2, r0
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b64      	cmp	r3, #100	@ 0x64
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e2e8      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003732:	4b82      	ldr	r3, [pc, #520]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	2380      	movs	r3, #128	@ 0x80
 8003738:	029b      	lsls	r3, r3, #10
 800373a:	4013      	ands	r3, r2
 800373c:	d1f0      	bne.n	8003720 <HAL_RCC_OscConfig+0x11c>
 800373e:	e000      	b.n	8003742 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003740:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2202      	movs	r2, #2
 8003748:	4013      	ands	r3, r2
 800374a:	d100      	bne.n	800374e <HAL_RCC_OscConfig+0x14a>
 800374c:	e06c      	b.n	8003828 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800374e:	4b7b      	ldr	r3, [pc, #492]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	220c      	movs	r2, #12
 8003754:	4013      	ands	r3, r2
 8003756:	d00e      	beq.n	8003776 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003758:	4b78      	ldr	r3, [pc, #480]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	220c      	movs	r2, #12
 800375e:	4013      	ands	r3, r2
 8003760:	2b08      	cmp	r3, #8
 8003762:	d11f      	bne.n	80037a4 <HAL_RCC_OscConfig+0x1a0>
 8003764:	4b75      	ldr	r3, [pc, #468]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003766:	685a      	ldr	r2, [r3, #4]
 8003768:	23c0      	movs	r3, #192	@ 0xc0
 800376a:	025b      	lsls	r3, r3, #9
 800376c:	401a      	ands	r2, r3
 800376e:	2380      	movs	r3, #128	@ 0x80
 8003770:	021b      	lsls	r3, r3, #8
 8003772:	429a      	cmp	r2, r3
 8003774:	d116      	bne.n	80037a4 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003776:	4b71      	ldr	r3, [pc, #452]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	2202      	movs	r2, #2
 800377c:	4013      	ands	r3, r2
 800377e:	d005      	beq.n	800378c <HAL_RCC_OscConfig+0x188>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	2b01      	cmp	r3, #1
 8003786:	d001      	beq.n	800378c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003788:	2301      	movs	r3, #1
 800378a:	e2bb      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800378c:	4b6b      	ldr	r3, [pc, #428]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	22f8      	movs	r2, #248	@ 0xf8
 8003792:	4393      	bics	r3, r2
 8003794:	0019      	movs	r1, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	691b      	ldr	r3, [r3, #16]
 800379a:	00da      	lsls	r2, r3, #3
 800379c:	4b67      	ldr	r3, [pc, #412]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 800379e:	430a      	orrs	r2, r1
 80037a0:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037a2:	e041      	b.n	8003828 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d024      	beq.n	80037f6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037ac:	4b63      	ldr	r3, [pc, #396]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	4b62      	ldr	r3, [pc, #392]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80037b2:	2101      	movs	r1, #1
 80037b4:	430a      	orrs	r2, r1
 80037b6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b8:	f7fd fb88 	bl	8000ecc <HAL_GetTick>
 80037bc:	0003      	movs	r3, r0
 80037be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037c0:	e008      	b.n	80037d4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037c2:	f7fd fb83 	bl	8000ecc <HAL_GetTick>
 80037c6:	0002      	movs	r2, r0
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d901      	bls.n	80037d4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e297      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037d4:	4b59      	ldr	r3, [pc, #356]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2202      	movs	r2, #2
 80037da:	4013      	ands	r3, r2
 80037dc:	d0f1      	beq.n	80037c2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037de:	4b57      	ldr	r3, [pc, #348]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	22f8      	movs	r2, #248	@ 0xf8
 80037e4:	4393      	bics	r3, r2
 80037e6:	0019      	movs	r1, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	691b      	ldr	r3, [r3, #16]
 80037ec:	00da      	lsls	r2, r3, #3
 80037ee:	4b53      	ldr	r3, [pc, #332]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80037f0:	430a      	orrs	r2, r1
 80037f2:	601a      	str	r2, [r3, #0]
 80037f4:	e018      	b.n	8003828 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037f6:	4b51      	ldr	r3, [pc, #324]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	4b50      	ldr	r3, [pc, #320]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80037fc:	2101      	movs	r1, #1
 80037fe:	438a      	bics	r2, r1
 8003800:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003802:	f7fd fb63 	bl	8000ecc <HAL_GetTick>
 8003806:	0003      	movs	r3, r0
 8003808:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800380a:	e008      	b.n	800381e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800380c:	f7fd fb5e 	bl	8000ecc <HAL_GetTick>
 8003810:	0002      	movs	r2, r0
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b02      	cmp	r3, #2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e272      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800381e:	4b47      	ldr	r3, [pc, #284]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2202      	movs	r2, #2
 8003824:	4013      	ands	r3, r2
 8003826:	d1f1      	bne.n	800380c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2208      	movs	r2, #8
 800382e:	4013      	ands	r3, r2
 8003830:	d036      	beq.n	80038a0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	69db      	ldr	r3, [r3, #28]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d019      	beq.n	800386e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800383a:	4b40      	ldr	r3, [pc, #256]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 800383c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800383e:	4b3f      	ldr	r3, [pc, #252]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003840:	2101      	movs	r1, #1
 8003842:	430a      	orrs	r2, r1
 8003844:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003846:	f7fd fb41 	bl	8000ecc <HAL_GetTick>
 800384a:	0003      	movs	r3, r0
 800384c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800384e:	e008      	b.n	8003862 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003850:	f7fd fb3c 	bl	8000ecc <HAL_GetTick>
 8003854:	0002      	movs	r2, r0
 8003856:	69bb      	ldr	r3, [r7, #24]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e250      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003862:	4b36      	ldr	r3, [pc, #216]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003866:	2202      	movs	r2, #2
 8003868:	4013      	ands	r3, r2
 800386a:	d0f1      	beq.n	8003850 <HAL_RCC_OscConfig+0x24c>
 800386c:	e018      	b.n	80038a0 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800386e:	4b33      	ldr	r3, [pc, #204]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003870:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003872:	4b32      	ldr	r3, [pc, #200]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003874:	2101      	movs	r1, #1
 8003876:	438a      	bics	r2, r1
 8003878:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800387a:	f7fd fb27 	bl	8000ecc <HAL_GetTick>
 800387e:	0003      	movs	r3, r0
 8003880:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003882:	e008      	b.n	8003896 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003884:	f7fd fb22 	bl	8000ecc <HAL_GetTick>
 8003888:	0002      	movs	r2, r0
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	2b02      	cmp	r3, #2
 8003890:	d901      	bls.n	8003896 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e236      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003896:	4b29      	ldr	r3, [pc, #164]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800389a:	2202      	movs	r2, #2
 800389c:	4013      	ands	r3, r2
 800389e:	d1f1      	bne.n	8003884 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2204      	movs	r2, #4
 80038a6:	4013      	ands	r3, r2
 80038a8:	d100      	bne.n	80038ac <HAL_RCC_OscConfig+0x2a8>
 80038aa:	e0b5      	b.n	8003a18 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ac:	201f      	movs	r0, #31
 80038ae:	183b      	adds	r3, r7, r0
 80038b0:	2200      	movs	r2, #0
 80038b2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038b4:	4b21      	ldr	r3, [pc, #132]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80038b6:	69da      	ldr	r2, [r3, #28]
 80038b8:	2380      	movs	r3, #128	@ 0x80
 80038ba:	055b      	lsls	r3, r3, #21
 80038bc:	4013      	ands	r3, r2
 80038be:	d110      	bne.n	80038e2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038c0:	4b1e      	ldr	r3, [pc, #120]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80038c2:	69da      	ldr	r2, [r3, #28]
 80038c4:	4b1d      	ldr	r3, [pc, #116]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80038c6:	2180      	movs	r1, #128	@ 0x80
 80038c8:	0549      	lsls	r1, r1, #21
 80038ca:	430a      	orrs	r2, r1
 80038cc:	61da      	str	r2, [r3, #28]
 80038ce:	4b1b      	ldr	r3, [pc, #108]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 80038d0:	69da      	ldr	r2, [r3, #28]
 80038d2:	2380      	movs	r3, #128	@ 0x80
 80038d4:	055b      	lsls	r3, r3, #21
 80038d6:	4013      	ands	r3, r2
 80038d8:	60fb      	str	r3, [r7, #12]
 80038da:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80038dc:	183b      	adds	r3, r7, r0
 80038de:	2201      	movs	r2, #1
 80038e0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e2:	4b19      	ldr	r3, [pc, #100]	@ (8003948 <HAL_RCC_OscConfig+0x344>)
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	2380      	movs	r3, #128	@ 0x80
 80038e8:	005b      	lsls	r3, r3, #1
 80038ea:	4013      	ands	r3, r2
 80038ec:	d11a      	bne.n	8003924 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038ee:	4b16      	ldr	r3, [pc, #88]	@ (8003948 <HAL_RCC_OscConfig+0x344>)
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	4b15      	ldr	r3, [pc, #84]	@ (8003948 <HAL_RCC_OscConfig+0x344>)
 80038f4:	2180      	movs	r1, #128	@ 0x80
 80038f6:	0049      	lsls	r1, r1, #1
 80038f8:	430a      	orrs	r2, r1
 80038fa:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038fc:	f7fd fae6 	bl	8000ecc <HAL_GetTick>
 8003900:	0003      	movs	r3, r0
 8003902:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003904:	e008      	b.n	8003918 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003906:	f7fd fae1 	bl	8000ecc <HAL_GetTick>
 800390a:	0002      	movs	r2, r0
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b64      	cmp	r3, #100	@ 0x64
 8003912:	d901      	bls.n	8003918 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e1f5      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003918:	4b0b      	ldr	r3, [pc, #44]	@ (8003948 <HAL_RCC_OscConfig+0x344>)
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	2380      	movs	r3, #128	@ 0x80
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	4013      	ands	r3, r2
 8003922:	d0f0      	beq.n	8003906 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	2b01      	cmp	r3, #1
 800392a:	d10f      	bne.n	800394c <HAL_RCC_OscConfig+0x348>
 800392c:	4b03      	ldr	r3, [pc, #12]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 800392e:	6a1a      	ldr	r2, [r3, #32]
 8003930:	4b02      	ldr	r3, [pc, #8]	@ (800393c <HAL_RCC_OscConfig+0x338>)
 8003932:	2101      	movs	r1, #1
 8003934:	430a      	orrs	r2, r1
 8003936:	621a      	str	r2, [r3, #32]
 8003938:	e036      	b.n	80039a8 <HAL_RCC_OscConfig+0x3a4>
 800393a:	46c0      	nop			@ (mov r8, r8)
 800393c:	40021000 	.word	0x40021000
 8003940:	fffeffff 	.word	0xfffeffff
 8003944:	fffbffff 	.word	0xfffbffff
 8003948:	40007000 	.word	0x40007000
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d10c      	bne.n	800396e <HAL_RCC_OscConfig+0x36a>
 8003954:	4bca      	ldr	r3, [pc, #808]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003956:	6a1a      	ldr	r2, [r3, #32]
 8003958:	4bc9      	ldr	r3, [pc, #804]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 800395a:	2101      	movs	r1, #1
 800395c:	438a      	bics	r2, r1
 800395e:	621a      	str	r2, [r3, #32]
 8003960:	4bc7      	ldr	r3, [pc, #796]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003962:	6a1a      	ldr	r2, [r3, #32]
 8003964:	4bc6      	ldr	r3, [pc, #792]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003966:	2104      	movs	r1, #4
 8003968:	438a      	bics	r2, r1
 800396a:	621a      	str	r2, [r3, #32]
 800396c:	e01c      	b.n	80039a8 <HAL_RCC_OscConfig+0x3a4>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	2b05      	cmp	r3, #5
 8003974:	d10c      	bne.n	8003990 <HAL_RCC_OscConfig+0x38c>
 8003976:	4bc2      	ldr	r3, [pc, #776]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003978:	6a1a      	ldr	r2, [r3, #32]
 800397a:	4bc1      	ldr	r3, [pc, #772]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 800397c:	2104      	movs	r1, #4
 800397e:	430a      	orrs	r2, r1
 8003980:	621a      	str	r2, [r3, #32]
 8003982:	4bbf      	ldr	r3, [pc, #764]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003984:	6a1a      	ldr	r2, [r3, #32]
 8003986:	4bbe      	ldr	r3, [pc, #760]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003988:	2101      	movs	r1, #1
 800398a:	430a      	orrs	r2, r1
 800398c:	621a      	str	r2, [r3, #32]
 800398e:	e00b      	b.n	80039a8 <HAL_RCC_OscConfig+0x3a4>
 8003990:	4bbb      	ldr	r3, [pc, #748]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003992:	6a1a      	ldr	r2, [r3, #32]
 8003994:	4bba      	ldr	r3, [pc, #744]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003996:	2101      	movs	r1, #1
 8003998:	438a      	bics	r2, r1
 800399a:	621a      	str	r2, [r3, #32]
 800399c:	4bb8      	ldr	r3, [pc, #736]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 800399e:	6a1a      	ldr	r2, [r3, #32]
 80039a0:	4bb7      	ldr	r3, [pc, #732]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 80039a2:	2104      	movs	r1, #4
 80039a4:	438a      	bics	r2, r1
 80039a6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d014      	beq.n	80039da <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039b0:	f7fd fa8c 	bl	8000ecc <HAL_GetTick>
 80039b4:	0003      	movs	r3, r0
 80039b6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039b8:	e009      	b.n	80039ce <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039ba:	f7fd fa87 	bl	8000ecc <HAL_GetTick>
 80039be:	0002      	movs	r2, r0
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	4aaf      	ldr	r2, [pc, #700]	@ (8003c84 <HAL_RCC_OscConfig+0x680>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d901      	bls.n	80039ce <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e19a      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ce:	4bac      	ldr	r3, [pc, #688]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	2202      	movs	r2, #2
 80039d4:	4013      	ands	r3, r2
 80039d6:	d0f0      	beq.n	80039ba <HAL_RCC_OscConfig+0x3b6>
 80039d8:	e013      	b.n	8003a02 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039da:	f7fd fa77 	bl	8000ecc <HAL_GetTick>
 80039de:	0003      	movs	r3, r0
 80039e0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039e2:	e009      	b.n	80039f8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039e4:	f7fd fa72 	bl	8000ecc <HAL_GetTick>
 80039e8:	0002      	movs	r2, r0
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	4aa5      	ldr	r2, [pc, #660]	@ (8003c84 <HAL_RCC_OscConfig+0x680>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e185      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039f8:	4ba1      	ldr	r3, [pc, #644]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 80039fa:	6a1b      	ldr	r3, [r3, #32]
 80039fc:	2202      	movs	r2, #2
 80039fe:	4013      	ands	r3, r2
 8003a00:	d1f0      	bne.n	80039e4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a02:	231f      	movs	r3, #31
 8003a04:	18fb      	adds	r3, r7, r3
 8003a06:	781b      	ldrb	r3, [r3, #0]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d105      	bne.n	8003a18 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a0c:	4b9c      	ldr	r3, [pc, #624]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003a0e:	69da      	ldr	r2, [r3, #28]
 8003a10:	4b9b      	ldr	r3, [pc, #620]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003a12:	499d      	ldr	r1, [pc, #628]	@ (8003c88 <HAL_RCC_OscConfig+0x684>)
 8003a14:	400a      	ands	r2, r1
 8003a16:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2210      	movs	r2, #16
 8003a1e:	4013      	ands	r3, r2
 8003a20:	d063      	beq.n	8003aea <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d12a      	bne.n	8003a80 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003a2a:	4b95      	ldr	r3, [pc, #596]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003a2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a2e:	4b94      	ldr	r3, [pc, #592]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003a30:	2104      	movs	r1, #4
 8003a32:	430a      	orrs	r2, r1
 8003a34:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003a36:	4b92      	ldr	r3, [pc, #584]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003a38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a3a:	4b91      	ldr	r3, [pc, #580]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003a3c:	2101      	movs	r1, #1
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a42:	f7fd fa43 	bl	8000ecc <HAL_GetTick>
 8003a46:	0003      	movs	r3, r0
 8003a48:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003a4a:	e008      	b.n	8003a5e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003a4c:	f7fd fa3e 	bl	8000ecc <HAL_GetTick>
 8003a50:	0002      	movs	r2, r0
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d901      	bls.n	8003a5e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e152      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003a5e:	4b88      	ldr	r3, [pc, #544]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003a60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a62:	2202      	movs	r2, #2
 8003a64:	4013      	ands	r3, r2
 8003a66:	d0f1      	beq.n	8003a4c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003a68:	4b85      	ldr	r3, [pc, #532]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003a6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a6c:	22f8      	movs	r2, #248	@ 0xf8
 8003a6e:	4393      	bics	r3, r2
 8003a70:	0019      	movs	r1, r3
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	00da      	lsls	r2, r3, #3
 8003a78:	4b81      	ldr	r3, [pc, #516]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a7e:	e034      	b.n	8003aea <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	695b      	ldr	r3, [r3, #20]
 8003a84:	3305      	adds	r3, #5
 8003a86:	d111      	bne.n	8003aac <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003a88:	4b7d      	ldr	r3, [pc, #500]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003a8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a8c:	4b7c      	ldr	r3, [pc, #496]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003a8e:	2104      	movs	r1, #4
 8003a90:	438a      	bics	r2, r1
 8003a92:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003a94:	4b7a      	ldr	r3, [pc, #488]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003a96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a98:	22f8      	movs	r2, #248	@ 0xf8
 8003a9a:	4393      	bics	r3, r2
 8003a9c:	0019      	movs	r1, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	00da      	lsls	r2, r3, #3
 8003aa4:	4b76      	ldr	r3, [pc, #472]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	635a      	str	r2, [r3, #52]	@ 0x34
 8003aaa:	e01e      	b.n	8003aea <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003aac:	4b74      	ldr	r3, [pc, #464]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003aae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ab0:	4b73      	ldr	r3, [pc, #460]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003ab2:	2104      	movs	r1, #4
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003ab8:	4b71      	ldr	r3, [pc, #452]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003aba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003abc:	4b70      	ldr	r3, [pc, #448]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003abe:	2101      	movs	r1, #1
 8003ac0:	438a      	bics	r2, r1
 8003ac2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ac4:	f7fd fa02 	bl	8000ecc <HAL_GetTick>
 8003ac8:	0003      	movs	r3, r0
 8003aca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003acc:	e008      	b.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003ace:	f7fd f9fd 	bl	8000ecc <HAL_GetTick>
 8003ad2:	0002      	movs	r2, r0
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d901      	bls.n	8003ae0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8003adc:	2303      	movs	r3, #3
 8003ade:	e111      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003ae0:	4b67      	ldr	r3, [pc, #412]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003ae2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ae4:	2202      	movs	r2, #2
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	d1f1      	bne.n	8003ace <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2220      	movs	r2, #32
 8003af0:	4013      	ands	r3, r2
 8003af2:	d05c      	beq.n	8003bae <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003af4:	4b62      	ldr	r3, [pc, #392]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	220c      	movs	r2, #12
 8003afa:	4013      	ands	r3, r2
 8003afc:	2b0c      	cmp	r3, #12
 8003afe:	d00e      	beq.n	8003b1e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003b00:	4b5f      	ldr	r3, [pc, #380]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	220c      	movs	r2, #12
 8003b06:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8003b08:	2b08      	cmp	r3, #8
 8003b0a:	d114      	bne.n	8003b36 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8003b0c:	4b5c      	ldr	r3, [pc, #368]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003b0e:	685a      	ldr	r2, [r3, #4]
 8003b10:	23c0      	movs	r3, #192	@ 0xc0
 8003b12:	025b      	lsls	r3, r3, #9
 8003b14:	401a      	ands	r2, r3
 8003b16:	23c0      	movs	r3, #192	@ 0xc0
 8003b18:	025b      	lsls	r3, r3, #9
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d10b      	bne.n	8003b36 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003b1e:	4b58      	ldr	r3, [pc, #352]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003b20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b22:	2380      	movs	r3, #128	@ 0x80
 8003b24:	029b      	lsls	r3, r3, #10
 8003b26:	4013      	ands	r3, r2
 8003b28:	d040      	beq.n	8003bac <HAL_RCC_OscConfig+0x5a8>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d03c      	beq.n	8003bac <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e0e6      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a1b      	ldr	r3, [r3, #32]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d01b      	beq.n	8003b76 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003b3e:	4b50      	ldr	r3, [pc, #320]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003b40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b42:	4b4f      	ldr	r3, [pc, #316]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003b44:	2180      	movs	r1, #128	@ 0x80
 8003b46:	0249      	lsls	r1, r1, #9
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b4c:	f7fd f9be 	bl	8000ecc <HAL_GetTick>
 8003b50:	0003      	movs	r3, r0
 8003b52:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003b54:	e008      	b.n	8003b68 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b56:	f7fd f9b9 	bl	8000ecc <HAL_GetTick>
 8003b5a:	0002      	movs	r2, r0
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d901      	bls.n	8003b68 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e0cd      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003b68:	4b45      	ldr	r3, [pc, #276]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003b6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b6c:	2380      	movs	r3, #128	@ 0x80
 8003b6e:	029b      	lsls	r3, r3, #10
 8003b70:	4013      	ands	r3, r2
 8003b72:	d0f0      	beq.n	8003b56 <HAL_RCC_OscConfig+0x552>
 8003b74:	e01b      	b.n	8003bae <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003b76:	4b42      	ldr	r3, [pc, #264]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003b78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b7a:	4b41      	ldr	r3, [pc, #260]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003b7c:	4943      	ldr	r1, [pc, #268]	@ (8003c8c <HAL_RCC_OscConfig+0x688>)
 8003b7e:	400a      	ands	r2, r1
 8003b80:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b82:	f7fd f9a3 	bl	8000ecc <HAL_GetTick>
 8003b86:	0003      	movs	r3, r0
 8003b88:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003b8a:	e008      	b.n	8003b9e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b8c:	f7fd f99e 	bl	8000ecc <HAL_GetTick>
 8003b90:	0002      	movs	r2, r0
 8003b92:	69bb      	ldr	r3, [r7, #24]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e0b2      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8003b9e:	4b38      	ldr	r3, [pc, #224]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003ba0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ba2:	2380      	movs	r3, #128	@ 0x80
 8003ba4:	029b      	lsls	r3, r3, #10
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	d1f0      	bne.n	8003b8c <HAL_RCC_OscConfig+0x588>
 8003baa:	e000      	b.n	8003bae <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8003bac:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d100      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x5b4>
 8003bb6:	e0a4      	b.n	8003d02 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bb8:	4b31      	ldr	r3, [pc, #196]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	220c      	movs	r2, #12
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d100      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x5c2>
 8003bc4:	e078      	b.n	8003cb8 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d14c      	bne.n	8003c68 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bce:	4b2c      	ldr	r3, [pc, #176]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	4b2b      	ldr	r3, [pc, #172]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003bd4:	492e      	ldr	r1, [pc, #184]	@ (8003c90 <HAL_RCC_OscConfig+0x68c>)
 8003bd6:	400a      	ands	r2, r1
 8003bd8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bda:	f7fd f977 	bl	8000ecc <HAL_GetTick>
 8003bde:	0003      	movs	r3, r0
 8003be0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003be4:	f7fd f972 	bl	8000ecc <HAL_GetTick>
 8003be8:	0002      	movs	r2, r0
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e086      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bf6:	4b22      	ldr	r3, [pc, #136]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	2380      	movs	r3, #128	@ 0x80
 8003bfc:	049b      	lsls	r3, r3, #18
 8003bfe:	4013      	ands	r3, r2
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c02:	4b1f      	ldr	r3, [pc, #124]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c06:	220f      	movs	r2, #15
 8003c08:	4393      	bics	r3, r2
 8003c0a:	0019      	movs	r1, r3
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c10:	4b1b      	ldr	r3, [pc, #108]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003c12:	430a      	orrs	r2, r1
 8003c14:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003c16:	4b1a      	ldr	r3, [pc, #104]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	4a1e      	ldr	r2, [pc, #120]	@ (8003c94 <HAL_RCC_OscConfig+0x690>)
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	0019      	movs	r1, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c28:	431a      	orrs	r2, r3
 8003c2a:	4b15      	ldr	r3, [pc, #84]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003c2c:	430a      	orrs	r2, r1
 8003c2e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c30:	4b13      	ldr	r3, [pc, #76]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	4b12      	ldr	r3, [pc, #72]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003c36:	2180      	movs	r1, #128	@ 0x80
 8003c38:	0449      	lsls	r1, r1, #17
 8003c3a:	430a      	orrs	r2, r1
 8003c3c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c3e:	f7fd f945 	bl	8000ecc <HAL_GetTick>
 8003c42:	0003      	movs	r3, r0
 8003c44:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c46:	e008      	b.n	8003c5a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c48:	f7fd f940 	bl	8000ecc <HAL_GetTick>
 8003c4c:	0002      	movs	r2, r0
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d901      	bls.n	8003c5a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e054      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c5a:	4b09      	ldr	r3, [pc, #36]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	2380      	movs	r3, #128	@ 0x80
 8003c60:	049b      	lsls	r3, r3, #18
 8003c62:	4013      	ands	r3, r2
 8003c64:	d0f0      	beq.n	8003c48 <HAL_RCC_OscConfig+0x644>
 8003c66:	e04c      	b.n	8003d02 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c68:	4b05      	ldr	r3, [pc, #20]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	4b04      	ldr	r3, [pc, #16]	@ (8003c80 <HAL_RCC_OscConfig+0x67c>)
 8003c6e:	4908      	ldr	r1, [pc, #32]	@ (8003c90 <HAL_RCC_OscConfig+0x68c>)
 8003c70:	400a      	ands	r2, r1
 8003c72:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c74:	f7fd f92a 	bl	8000ecc <HAL_GetTick>
 8003c78:	0003      	movs	r3, r0
 8003c7a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c7c:	e015      	b.n	8003caa <HAL_RCC_OscConfig+0x6a6>
 8003c7e:	46c0      	nop			@ (mov r8, r8)
 8003c80:	40021000 	.word	0x40021000
 8003c84:	00001388 	.word	0x00001388
 8003c88:	efffffff 	.word	0xefffffff
 8003c8c:	fffeffff 	.word	0xfffeffff
 8003c90:	feffffff 	.word	0xfeffffff
 8003c94:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c98:	f7fd f918 	bl	8000ecc <HAL_GetTick>
 8003c9c:	0002      	movs	r2, r0
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e02c      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003caa:	4b18      	ldr	r3, [pc, #96]	@ (8003d0c <HAL_RCC_OscConfig+0x708>)
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	2380      	movs	r3, #128	@ 0x80
 8003cb0:	049b      	lsls	r3, r3, #18
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	d1f0      	bne.n	8003c98 <HAL_RCC_OscConfig+0x694>
 8003cb6:	e024      	b.n	8003d02 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d101      	bne.n	8003cc4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e01f      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003cc4:	4b11      	ldr	r3, [pc, #68]	@ (8003d0c <HAL_RCC_OscConfig+0x708>)
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003cca:	4b10      	ldr	r3, [pc, #64]	@ (8003d0c <HAL_RCC_OscConfig+0x708>)
 8003ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cce:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cd0:	697a      	ldr	r2, [r7, #20]
 8003cd2:	23c0      	movs	r3, #192	@ 0xc0
 8003cd4:	025b      	lsls	r3, r3, #9
 8003cd6:	401a      	ands	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d10e      	bne.n	8003cfe <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	220f      	movs	r2, #15
 8003ce4:	401a      	ands	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d107      	bne.n	8003cfe <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003cee:	697a      	ldr	r2, [r7, #20]
 8003cf0:	23f0      	movs	r3, #240	@ 0xf0
 8003cf2:	039b      	lsls	r3, r3, #14
 8003cf4:	401a      	ands	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d001      	beq.n	8003d02 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e000      	b.n	8003d04 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	0018      	movs	r0, r3
 8003d06:	46bd      	mov	sp, r7
 8003d08:	b008      	add	sp, #32
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	40021000 	.word	0x40021000

08003d10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
 8003d18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d101      	bne.n	8003d24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e0bf      	b.n	8003ea4 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d24:	4b61      	ldr	r3, [pc, #388]	@ (8003eac <HAL_RCC_ClockConfig+0x19c>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	683a      	ldr	r2, [r7, #0]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d911      	bls.n	8003d56 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d32:	4b5e      	ldr	r3, [pc, #376]	@ (8003eac <HAL_RCC_ClockConfig+0x19c>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2201      	movs	r2, #1
 8003d38:	4393      	bics	r3, r2
 8003d3a:	0019      	movs	r1, r3
 8003d3c:	4b5b      	ldr	r3, [pc, #364]	@ (8003eac <HAL_RCC_ClockConfig+0x19c>)
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	430a      	orrs	r2, r1
 8003d42:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d44:	4b59      	ldr	r3, [pc, #356]	@ (8003eac <HAL_RCC_ClockConfig+0x19c>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	683a      	ldr	r2, [r7, #0]
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d001      	beq.n	8003d56 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e0a6      	b.n	8003ea4 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	d015      	beq.n	8003d8c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2204      	movs	r2, #4
 8003d66:	4013      	ands	r3, r2
 8003d68:	d006      	beq.n	8003d78 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003d6a:	4b51      	ldr	r3, [pc, #324]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003d6c:	685a      	ldr	r2, [r3, #4]
 8003d6e:	4b50      	ldr	r3, [pc, #320]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003d70:	21e0      	movs	r1, #224	@ 0xe0
 8003d72:	00c9      	lsls	r1, r1, #3
 8003d74:	430a      	orrs	r2, r1
 8003d76:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d78:	4b4d      	ldr	r3, [pc, #308]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	22f0      	movs	r2, #240	@ 0xf0
 8003d7e:	4393      	bics	r3, r2
 8003d80:	0019      	movs	r1, r3
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	689a      	ldr	r2, [r3, #8]
 8003d86:	4b4a      	ldr	r3, [pc, #296]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003d88:	430a      	orrs	r2, r1
 8003d8a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2201      	movs	r2, #1
 8003d92:	4013      	ands	r3, r2
 8003d94:	d04c      	beq.n	8003e30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d107      	bne.n	8003dae <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d9e:	4b44      	ldr	r3, [pc, #272]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	2380      	movs	r3, #128	@ 0x80
 8003da4:	029b      	lsls	r3, r3, #10
 8003da6:	4013      	ands	r3, r2
 8003da8:	d120      	bne.n	8003dec <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e07a      	b.n	8003ea4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d107      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003db6:	4b3e      	ldr	r3, [pc, #248]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	2380      	movs	r3, #128	@ 0x80
 8003dbc:	049b      	lsls	r3, r3, #18
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	d114      	bne.n	8003dec <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e06e      	b.n	8003ea4 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	2b03      	cmp	r3, #3
 8003dcc:	d107      	bne.n	8003dde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8003dce:	4b38      	ldr	r3, [pc, #224]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003dd0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dd2:	2380      	movs	r3, #128	@ 0x80
 8003dd4:	029b      	lsls	r3, r3, #10
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	d108      	bne.n	8003dec <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e062      	b.n	8003ea4 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dde:	4b34      	ldr	r3, [pc, #208]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2202      	movs	r2, #2
 8003de4:	4013      	ands	r3, r2
 8003de6:	d101      	bne.n	8003dec <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e05b      	b.n	8003ea4 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dec:	4b30      	ldr	r3, [pc, #192]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	2203      	movs	r2, #3
 8003df2:	4393      	bics	r3, r2
 8003df4:	0019      	movs	r1, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685a      	ldr	r2, [r3, #4]
 8003dfa:	4b2d      	ldr	r3, [pc, #180]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e00:	f7fd f864 	bl	8000ecc <HAL_GetTick>
 8003e04:	0003      	movs	r3, r0
 8003e06:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e08:	e009      	b.n	8003e1e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e0a:	f7fd f85f 	bl	8000ecc <HAL_GetTick>
 8003e0e:	0002      	movs	r2, r0
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	4a27      	ldr	r2, [pc, #156]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1a4>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e042      	b.n	8003ea4 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e1e:	4b24      	ldr	r3, [pc, #144]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	220c      	movs	r2, #12
 8003e24:	401a      	ands	r2, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d1ec      	bne.n	8003e0a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e30:	4b1e      	ldr	r3, [pc, #120]	@ (8003eac <HAL_RCC_ClockConfig+0x19c>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2201      	movs	r2, #1
 8003e36:	4013      	ands	r3, r2
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d211      	bcs.n	8003e62 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e3e:	4b1b      	ldr	r3, [pc, #108]	@ (8003eac <HAL_RCC_ClockConfig+0x19c>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	2201      	movs	r2, #1
 8003e44:	4393      	bics	r3, r2
 8003e46:	0019      	movs	r1, r3
 8003e48:	4b18      	ldr	r3, [pc, #96]	@ (8003eac <HAL_RCC_ClockConfig+0x19c>)
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	430a      	orrs	r2, r1
 8003e4e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e50:	4b16      	ldr	r3, [pc, #88]	@ (8003eac <HAL_RCC_ClockConfig+0x19c>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2201      	movs	r2, #1
 8003e56:	4013      	ands	r3, r2
 8003e58:	683a      	ldr	r2, [r7, #0]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d001      	beq.n	8003e62 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e020      	b.n	8003ea4 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	2204      	movs	r2, #4
 8003e68:	4013      	ands	r3, r2
 8003e6a:	d009      	beq.n	8003e80 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003e6c:	4b10      	ldr	r3, [pc, #64]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	4a11      	ldr	r2, [pc, #68]	@ (8003eb8 <HAL_RCC_ClockConfig+0x1a8>)
 8003e72:	4013      	ands	r3, r2
 8003e74:	0019      	movs	r1, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	68da      	ldr	r2, [r3, #12]
 8003e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003e80:	f000 f820 	bl	8003ec4 <HAL_RCC_GetSysClockFreq>
 8003e84:	0001      	movs	r1, r0
 8003e86:	4b0a      	ldr	r3, [pc, #40]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1a0>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	091b      	lsrs	r3, r3, #4
 8003e8c:	220f      	movs	r2, #15
 8003e8e:	4013      	ands	r3, r2
 8003e90:	4a0a      	ldr	r2, [pc, #40]	@ (8003ebc <HAL_RCC_ClockConfig+0x1ac>)
 8003e92:	5cd3      	ldrb	r3, [r2, r3]
 8003e94:	000a      	movs	r2, r1
 8003e96:	40da      	lsrs	r2, r3
 8003e98:	4b09      	ldr	r3, [pc, #36]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1b0>)
 8003e9a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003e9c:	2003      	movs	r0, #3
 8003e9e:	f7fc ffcf 	bl	8000e40 <HAL_InitTick>
  
  return HAL_OK;
 8003ea2:	2300      	movs	r3, #0
}
 8003ea4:	0018      	movs	r0, r3
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	b004      	add	sp, #16
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	40022000 	.word	0x40022000
 8003eb0:	40021000 	.word	0x40021000
 8003eb4:	00001388 	.word	0x00001388
 8003eb8:	fffff8ff 	.word	0xfffff8ff
 8003ebc:	0800abf4 	.word	0x0800abf4
 8003ec0:	20000040 	.word	0x20000040

08003ec4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b086      	sub	sp, #24
 8003ec8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	60fb      	str	r3, [r7, #12]
 8003ece:	2300      	movs	r3, #0
 8003ed0:	60bb      	str	r3, [r7, #8]
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	617b      	str	r3, [r7, #20]
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003eda:	2300      	movs	r3, #0
 8003edc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003ede:	4b2d      	ldr	r3, [pc, #180]	@ (8003f94 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	220c      	movs	r2, #12
 8003ee8:	4013      	ands	r3, r2
 8003eea:	2b0c      	cmp	r3, #12
 8003eec:	d046      	beq.n	8003f7c <HAL_RCC_GetSysClockFreq+0xb8>
 8003eee:	d848      	bhi.n	8003f82 <HAL_RCC_GetSysClockFreq+0xbe>
 8003ef0:	2b04      	cmp	r3, #4
 8003ef2:	d002      	beq.n	8003efa <HAL_RCC_GetSysClockFreq+0x36>
 8003ef4:	2b08      	cmp	r3, #8
 8003ef6:	d003      	beq.n	8003f00 <HAL_RCC_GetSysClockFreq+0x3c>
 8003ef8:	e043      	b.n	8003f82 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003efa:	4b27      	ldr	r3, [pc, #156]	@ (8003f98 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003efc:	613b      	str	r3, [r7, #16]
      break;
 8003efe:	e043      	b.n	8003f88 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	0c9b      	lsrs	r3, r3, #18
 8003f04:	220f      	movs	r2, #15
 8003f06:	4013      	ands	r3, r2
 8003f08:	4a24      	ldr	r2, [pc, #144]	@ (8003f9c <HAL_RCC_GetSysClockFreq+0xd8>)
 8003f0a:	5cd3      	ldrb	r3, [r2, r3]
 8003f0c:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003f0e:	4b21      	ldr	r3, [pc, #132]	@ (8003f94 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f12:	220f      	movs	r2, #15
 8003f14:	4013      	ands	r3, r2
 8003f16:	4a22      	ldr	r2, [pc, #136]	@ (8003fa0 <HAL_RCC_GetSysClockFreq+0xdc>)
 8003f18:	5cd3      	ldrb	r3, [r2, r3]
 8003f1a:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	23c0      	movs	r3, #192	@ 0xc0
 8003f20:	025b      	lsls	r3, r3, #9
 8003f22:	401a      	ands	r2, r3
 8003f24:	2380      	movs	r3, #128	@ 0x80
 8003f26:	025b      	lsls	r3, r3, #9
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d109      	bne.n	8003f40 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003f2c:	68b9      	ldr	r1, [r7, #8]
 8003f2e:	481a      	ldr	r0, [pc, #104]	@ (8003f98 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003f30:	f7fc f8ea 	bl	8000108 <__udivsi3>
 8003f34:	0003      	movs	r3, r0
 8003f36:	001a      	movs	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4353      	muls	r3, r2
 8003f3c:	617b      	str	r3, [r7, #20]
 8003f3e:	e01a      	b.n	8003f76 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8003f40:	68fa      	ldr	r2, [r7, #12]
 8003f42:	23c0      	movs	r3, #192	@ 0xc0
 8003f44:	025b      	lsls	r3, r3, #9
 8003f46:	401a      	ands	r2, r3
 8003f48:	23c0      	movs	r3, #192	@ 0xc0
 8003f4a:	025b      	lsls	r3, r3, #9
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d109      	bne.n	8003f64 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003f50:	68b9      	ldr	r1, [r7, #8]
 8003f52:	4814      	ldr	r0, [pc, #80]	@ (8003fa4 <HAL_RCC_GetSysClockFreq+0xe0>)
 8003f54:	f7fc f8d8 	bl	8000108 <__udivsi3>
 8003f58:	0003      	movs	r3, r0
 8003f5a:	001a      	movs	r2, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4353      	muls	r3, r2
 8003f60:	617b      	str	r3, [r7, #20]
 8003f62:	e008      	b.n	8003f76 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003f64:	68b9      	ldr	r1, [r7, #8]
 8003f66:	480c      	ldr	r0, [pc, #48]	@ (8003f98 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003f68:	f7fc f8ce 	bl	8000108 <__udivsi3>
 8003f6c:	0003      	movs	r3, r0
 8003f6e:	001a      	movs	r2, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	4353      	muls	r3, r2
 8003f74:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	613b      	str	r3, [r7, #16]
      break;
 8003f7a:	e005      	b.n	8003f88 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8003f7c:	4b09      	ldr	r3, [pc, #36]	@ (8003fa4 <HAL_RCC_GetSysClockFreq+0xe0>)
 8003f7e:	613b      	str	r3, [r7, #16]
      break;
 8003f80:	e002      	b.n	8003f88 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f82:	4b05      	ldr	r3, [pc, #20]	@ (8003f98 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003f84:	613b      	str	r3, [r7, #16]
      break;
 8003f86:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003f88:	693b      	ldr	r3, [r7, #16]
}
 8003f8a:	0018      	movs	r0, r3
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	b006      	add	sp, #24
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	46c0      	nop			@ (mov r8, r8)
 8003f94:	40021000 	.word	0x40021000
 8003f98:	007a1200 	.word	0x007a1200
 8003f9c:	0800ac0c 	.word	0x0800ac0c
 8003fa0:	0800ac1c 	.word	0x0800ac1c
 8003fa4:	02dc6c00 	.word	0x02dc6c00

08003fa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fac:	4b02      	ldr	r3, [pc, #8]	@ (8003fb8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003fae:	681b      	ldr	r3, [r3, #0]
}
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	46c0      	nop			@ (mov r8, r8)
 8003fb8:	20000040 	.word	0x20000040

08003fbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003fc0:	f7ff fff2 	bl	8003fa8 <HAL_RCC_GetHCLKFreq>
 8003fc4:	0001      	movs	r1, r0
 8003fc6:	4b06      	ldr	r3, [pc, #24]	@ (8003fe0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	0a1b      	lsrs	r3, r3, #8
 8003fcc:	2207      	movs	r2, #7
 8003fce:	4013      	ands	r3, r2
 8003fd0:	4a04      	ldr	r2, [pc, #16]	@ (8003fe4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003fd2:	5cd3      	ldrb	r3, [r2, r3]
 8003fd4:	40d9      	lsrs	r1, r3
 8003fd6:	000b      	movs	r3, r1
}    
 8003fd8:	0018      	movs	r0, r3
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	46c0      	nop			@ (mov r8, r8)
 8003fe0:	40021000 	.word	0x40021000
 8003fe4:	0800ac04 	.word	0x0800ac04

08003fe8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b086      	sub	sp, #24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	2380      	movs	r3, #128	@ 0x80
 8003ffe:	025b      	lsls	r3, r3, #9
 8004000:	4013      	ands	r3, r2
 8004002:	d100      	bne.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004004:	e08e      	b.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8004006:	2017      	movs	r0, #23
 8004008:	183b      	adds	r3, r7, r0
 800400a:	2200      	movs	r2, #0
 800400c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800400e:	4b6e      	ldr	r3, [pc, #440]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004010:	69da      	ldr	r2, [r3, #28]
 8004012:	2380      	movs	r3, #128	@ 0x80
 8004014:	055b      	lsls	r3, r3, #21
 8004016:	4013      	ands	r3, r2
 8004018:	d110      	bne.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800401a:	4b6b      	ldr	r3, [pc, #428]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800401c:	69da      	ldr	r2, [r3, #28]
 800401e:	4b6a      	ldr	r3, [pc, #424]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004020:	2180      	movs	r1, #128	@ 0x80
 8004022:	0549      	lsls	r1, r1, #21
 8004024:	430a      	orrs	r2, r1
 8004026:	61da      	str	r2, [r3, #28]
 8004028:	4b67      	ldr	r3, [pc, #412]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800402a:	69da      	ldr	r2, [r3, #28]
 800402c:	2380      	movs	r3, #128	@ 0x80
 800402e:	055b      	lsls	r3, r3, #21
 8004030:	4013      	ands	r3, r2
 8004032:	60bb      	str	r3, [r7, #8]
 8004034:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004036:	183b      	adds	r3, r7, r0
 8004038:	2201      	movs	r2, #1
 800403a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800403c:	4b63      	ldr	r3, [pc, #396]	@ (80041cc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	2380      	movs	r3, #128	@ 0x80
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	4013      	ands	r3, r2
 8004046:	d11a      	bne.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004048:	4b60      	ldr	r3, [pc, #384]	@ (80041cc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	4b5f      	ldr	r3, [pc, #380]	@ (80041cc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800404e:	2180      	movs	r1, #128	@ 0x80
 8004050:	0049      	lsls	r1, r1, #1
 8004052:	430a      	orrs	r2, r1
 8004054:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004056:	f7fc ff39 	bl	8000ecc <HAL_GetTick>
 800405a:	0003      	movs	r3, r0
 800405c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800405e:	e008      	b.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004060:	f7fc ff34 	bl	8000ecc <HAL_GetTick>
 8004064:	0002      	movs	r2, r0
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	2b64      	cmp	r3, #100	@ 0x64
 800406c:	d901      	bls.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e0a6      	b.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004072:	4b56      	ldr	r3, [pc, #344]	@ (80041cc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	2380      	movs	r3, #128	@ 0x80
 8004078:	005b      	lsls	r3, r3, #1
 800407a:	4013      	ands	r3, r2
 800407c:	d0f0      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800407e:	4b52      	ldr	r3, [pc, #328]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004080:	6a1a      	ldr	r2, [r3, #32]
 8004082:	23c0      	movs	r3, #192	@ 0xc0
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	4013      	ands	r3, r2
 8004088:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d034      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685a      	ldr	r2, [r3, #4]
 8004094:	23c0      	movs	r3, #192	@ 0xc0
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	4013      	ands	r3, r2
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	429a      	cmp	r2, r3
 800409e:	d02c      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040a0:	4b49      	ldr	r3, [pc, #292]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80040a2:	6a1b      	ldr	r3, [r3, #32]
 80040a4:	4a4a      	ldr	r2, [pc, #296]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80040a6:	4013      	ands	r3, r2
 80040a8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040aa:	4b47      	ldr	r3, [pc, #284]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80040ac:	6a1a      	ldr	r2, [r3, #32]
 80040ae:	4b46      	ldr	r3, [pc, #280]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80040b0:	2180      	movs	r1, #128	@ 0x80
 80040b2:	0249      	lsls	r1, r1, #9
 80040b4:	430a      	orrs	r2, r1
 80040b6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040b8:	4b43      	ldr	r3, [pc, #268]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80040ba:	6a1a      	ldr	r2, [r3, #32]
 80040bc:	4b42      	ldr	r3, [pc, #264]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80040be:	4945      	ldr	r1, [pc, #276]	@ (80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80040c0:	400a      	ands	r2, r1
 80040c2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80040c4:	4b40      	ldr	r3, [pc, #256]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2201      	movs	r2, #1
 80040ce:	4013      	ands	r3, r2
 80040d0:	d013      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d2:	f7fc fefb 	bl	8000ecc <HAL_GetTick>
 80040d6:	0003      	movs	r3, r0
 80040d8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040da:	e009      	b.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040dc:	f7fc fef6 	bl	8000ecc <HAL_GetTick>
 80040e0:	0002      	movs	r2, r0
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	4a3c      	ldr	r2, [pc, #240]	@ (80041d8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d901      	bls.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e067      	b.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f0:	4b35      	ldr	r3, [pc, #212]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	2202      	movs	r2, #2
 80040f6:	4013      	ands	r3, r2
 80040f8:	d0f0      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80040fa:	4b33      	ldr	r3, [pc, #204]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80040fc:	6a1b      	ldr	r3, [r3, #32]
 80040fe:	4a34      	ldr	r2, [pc, #208]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004100:	4013      	ands	r3, r2
 8004102:	0019      	movs	r1, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	4b2f      	ldr	r3, [pc, #188]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800410a:	430a      	orrs	r2, r1
 800410c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800410e:	2317      	movs	r3, #23
 8004110:	18fb      	adds	r3, r7, r3
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	2b01      	cmp	r3, #1
 8004116:	d105      	bne.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004118:	4b2b      	ldr	r3, [pc, #172]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800411a:	69da      	ldr	r2, [r3, #28]
 800411c:	4b2a      	ldr	r3, [pc, #168]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800411e:	492f      	ldr	r1, [pc, #188]	@ (80041dc <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8004120:	400a      	ands	r2, r1
 8004122:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2201      	movs	r2, #1
 800412a:	4013      	ands	r3, r2
 800412c:	d009      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800412e:	4b26      	ldr	r3, [pc, #152]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8004130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004132:	2203      	movs	r2, #3
 8004134:	4393      	bics	r3, r2
 8004136:	0019      	movs	r1, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	689a      	ldr	r2, [r3, #8]
 800413c:	4b22      	ldr	r3, [pc, #136]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800413e:	430a      	orrs	r2, r1
 8004140:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2202      	movs	r2, #2
 8004148:	4013      	ands	r3, r2
 800414a:	d009      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800414c:	4b1e      	ldr	r3, [pc, #120]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800414e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004150:	4a23      	ldr	r2, [pc, #140]	@ (80041e0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004152:	4013      	ands	r3, r2
 8004154:	0019      	movs	r1, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	68da      	ldr	r2, [r3, #12]
 800415a:	4b1b      	ldr	r3, [pc, #108]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800415c:	430a      	orrs	r2, r1
 800415e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2220      	movs	r2, #32
 8004166:	4013      	ands	r3, r2
 8004168:	d009      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800416a:	4b17      	ldr	r3, [pc, #92]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800416c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800416e:	2210      	movs	r2, #16
 8004170:	4393      	bics	r3, r2
 8004172:	0019      	movs	r1, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	691a      	ldr	r2, [r3, #16]
 8004178:	4b13      	ldr	r3, [pc, #76]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800417a:	430a      	orrs	r2, r1
 800417c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	2380      	movs	r3, #128	@ 0x80
 8004184:	029b      	lsls	r3, r3, #10
 8004186:	4013      	ands	r3, r2
 8004188:	d009      	beq.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800418a:	4b0f      	ldr	r3, [pc, #60]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800418c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800418e:	2280      	movs	r2, #128	@ 0x80
 8004190:	4393      	bics	r3, r2
 8004192:	0019      	movs	r1, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	699a      	ldr	r2, [r3, #24]
 8004198:	4b0b      	ldr	r3, [pc, #44]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800419a:	430a      	orrs	r2, r1
 800419c:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	2380      	movs	r3, #128	@ 0x80
 80041a4:	00db      	lsls	r3, r3, #3
 80041a6:	4013      	ands	r3, r2
 80041a8:	d009      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80041aa:	4b07      	ldr	r3, [pc, #28]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80041ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ae:	2240      	movs	r2, #64	@ 0x40
 80041b0:	4393      	bics	r3, r2
 80041b2:	0019      	movs	r1, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	695a      	ldr	r2, [r3, #20]
 80041b8:	4b03      	ldr	r3, [pc, #12]	@ (80041c8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80041ba:	430a      	orrs	r2, r1
 80041bc:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	0018      	movs	r0, r3
 80041c2:	46bd      	mov	sp, r7
 80041c4:	b006      	add	sp, #24
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	40021000 	.word	0x40021000
 80041cc:	40007000 	.word	0x40007000
 80041d0:	fffffcff 	.word	0xfffffcff
 80041d4:	fffeffff 	.word	0xfffeffff
 80041d8:	00001388 	.word	0x00001388
 80041dc:	efffffff 	.word	0xefffffff
 80041e0:	fffcffff 	.word	0xfffcffff

080041e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d101      	bne.n	80041f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e0a8      	b.n	8004348 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d109      	bne.n	8004212 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	2382      	movs	r3, #130	@ 0x82
 8004204:	005b      	lsls	r3, r3, #1
 8004206:	429a      	cmp	r2, r3
 8004208:	d009      	beq.n	800421e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	61da      	str	r2, [r3, #28]
 8004210:	e005      	b.n	800421e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	225d      	movs	r2, #93	@ 0x5d
 8004228:	5c9b      	ldrb	r3, [r3, r2]
 800422a:	b2db      	uxtb	r3, r3
 800422c:	2b00      	cmp	r3, #0
 800422e:	d107      	bne.n	8004240 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	225c      	movs	r2, #92	@ 0x5c
 8004234:	2100      	movs	r1, #0
 8004236:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	0018      	movs	r0, r3
 800423c:	f7fc fc92 	bl	8000b64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	225d      	movs	r2, #93	@ 0x5d
 8004244:	2102      	movs	r1, #2
 8004246:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2140      	movs	r1, #64	@ 0x40
 8004254:	438a      	bics	r2, r1
 8004256:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	68da      	ldr	r2, [r3, #12]
 800425c:	23e0      	movs	r3, #224	@ 0xe0
 800425e:	00db      	lsls	r3, r3, #3
 8004260:	429a      	cmp	r2, r3
 8004262:	d902      	bls.n	800426a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004264:	2300      	movs	r3, #0
 8004266:	60fb      	str	r3, [r7, #12]
 8004268:	e002      	b.n	8004270 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800426a:	2380      	movs	r3, #128	@ 0x80
 800426c:	015b      	lsls	r3, r3, #5
 800426e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	68da      	ldr	r2, [r3, #12]
 8004274:	23f0      	movs	r3, #240	@ 0xf0
 8004276:	011b      	lsls	r3, r3, #4
 8004278:	429a      	cmp	r2, r3
 800427a:	d008      	beq.n	800428e <HAL_SPI_Init+0xaa>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68da      	ldr	r2, [r3, #12]
 8004280:	23e0      	movs	r3, #224	@ 0xe0
 8004282:	00db      	lsls	r3, r3, #3
 8004284:	429a      	cmp	r2, r3
 8004286:	d002      	beq.n	800428e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685a      	ldr	r2, [r3, #4]
 8004292:	2382      	movs	r3, #130	@ 0x82
 8004294:	005b      	lsls	r3, r3, #1
 8004296:	401a      	ands	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6899      	ldr	r1, [r3, #8]
 800429c:	2384      	movs	r3, #132	@ 0x84
 800429e:	021b      	lsls	r3, r3, #8
 80042a0:	400b      	ands	r3, r1
 80042a2:	431a      	orrs	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	691b      	ldr	r3, [r3, #16]
 80042a8:	2102      	movs	r1, #2
 80042aa:	400b      	ands	r3, r1
 80042ac:	431a      	orrs	r2, r3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	2101      	movs	r1, #1
 80042b4:	400b      	ands	r3, r1
 80042b6:	431a      	orrs	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6999      	ldr	r1, [r3, #24]
 80042bc:	2380      	movs	r3, #128	@ 0x80
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	400b      	ands	r3, r1
 80042c2:	431a      	orrs	r2, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	69db      	ldr	r3, [r3, #28]
 80042c8:	2138      	movs	r1, #56	@ 0x38
 80042ca:	400b      	ands	r3, r1
 80042cc:	431a      	orrs	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a1b      	ldr	r3, [r3, #32]
 80042d2:	2180      	movs	r1, #128	@ 0x80
 80042d4:	400b      	ands	r3, r1
 80042d6:	431a      	orrs	r2, r3
 80042d8:	0011      	movs	r1, r2
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80042de:	2380      	movs	r3, #128	@ 0x80
 80042e0:	019b      	lsls	r3, r3, #6
 80042e2:	401a      	ands	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	430a      	orrs	r2, r1
 80042ea:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	699b      	ldr	r3, [r3, #24]
 80042f0:	0c1b      	lsrs	r3, r3, #16
 80042f2:	2204      	movs	r2, #4
 80042f4:	401a      	ands	r2, r3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042fa:	2110      	movs	r1, #16
 80042fc:	400b      	ands	r3, r1
 80042fe:	431a      	orrs	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004304:	2108      	movs	r1, #8
 8004306:	400b      	ands	r3, r1
 8004308:	431a      	orrs	r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	68d9      	ldr	r1, [r3, #12]
 800430e:	23f0      	movs	r3, #240	@ 0xf0
 8004310:	011b      	lsls	r3, r3, #4
 8004312:	400b      	ands	r3, r1
 8004314:	431a      	orrs	r2, r3
 8004316:	0011      	movs	r1, r2
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	2380      	movs	r3, #128	@ 0x80
 800431c:	015b      	lsls	r3, r3, #5
 800431e:	401a      	ands	r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	430a      	orrs	r2, r1
 8004326:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	69da      	ldr	r2, [r3, #28]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4907      	ldr	r1, [pc, #28]	@ (8004350 <HAL_SPI_Init+0x16c>)
 8004334:	400a      	ands	r2, r1
 8004336:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	225d      	movs	r2, #93	@ 0x5d
 8004342:	2101      	movs	r1, #1
 8004344:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	0018      	movs	r0, r3
 800434a:	46bd      	mov	sp, r7
 800434c:	b004      	add	sp, #16
 800434e:	bd80      	pop	{r7, pc}
 8004350:	fffff7ff 	.word	0xfffff7ff

08004354 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b088      	sub	sp, #32
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	60b9      	str	r1, [r7, #8]
 800435e:	603b      	str	r3, [r7, #0]
 8004360:	1dbb      	adds	r3, r7, #6
 8004362:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004364:	231f      	movs	r3, #31
 8004366:	18fb      	adds	r3, r7, r3
 8004368:	2200      	movs	r2, #0
 800436a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	225c      	movs	r2, #92	@ 0x5c
 8004370:	5c9b      	ldrb	r3, [r3, r2]
 8004372:	2b01      	cmp	r3, #1
 8004374:	d101      	bne.n	800437a <HAL_SPI_Transmit+0x26>
 8004376:	2302      	movs	r3, #2
 8004378:	e147      	b.n	800460a <HAL_SPI_Transmit+0x2b6>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	225c      	movs	r2, #92	@ 0x5c
 800437e:	2101      	movs	r1, #1
 8004380:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004382:	f7fc fda3 	bl	8000ecc <HAL_GetTick>
 8004386:	0003      	movs	r3, r0
 8004388:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800438a:	2316      	movs	r3, #22
 800438c:	18fb      	adds	r3, r7, r3
 800438e:	1dba      	adds	r2, r7, #6
 8004390:	8812      	ldrh	r2, [r2, #0]
 8004392:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	225d      	movs	r2, #93	@ 0x5d
 8004398:	5c9b      	ldrb	r3, [r3, r2]
 800439a:	b2db      	uxtb	r3, r3
 800439c:	2b01      	cmp	r3, #1
 800439e:	d004      	beq.n	80043aa <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80043a0:	231f      	movs	r3, #31
 80043a2:	18fb      	adds	r3, r7, r3
 80043a4:	2202      	movs	r2, #2
 80043a6:	701a      	strb	r2, [r3, #0]
    goto error;
 80043a8:	e128      	b.n	80045fc <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d003      	beq.n	80043b8 <HAL_SPI_Transmit+0x64>
 80043b0:	1dbb      	adds	r3, r7, #6
 80043b2:	881b      	ldrh	r3, [r3, #0]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d104      	bne.n	80043c2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80043b8:	231f      	movs	r3, #31
 80043ba:	18fb      	adds	r3, r7, r3
 80043bc:	2201      	movs	r2, #1
 80043be:	701a      	strb	r2, [r3, #0]
    goto error;
 80043c0:	e11c      	b.n	80045fc <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	225d      	movs	r2, #93	@ 0x5d
 80043c6:	2103      	movs	r1, #3
 80043c8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	68ba      	ldr	r2, [r7, #8]
 80043d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	1dba      	adds	r2, r7, #6
 80043da:	8812      	ldrh	r2, [r2, #0]
 80043dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	1dba      	adds	r2, r7, #6
 80043e2:	8812      	ldrh	r2, [r2, #0]
 80043e4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2200      	movs	r2, #0
 80043ea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2244      	movs	r2, #68	@ 0x44
 80043f0:	2100      	movs	r1, #0
 80043f2:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2246      	movs	r2, #70	@ 0x46
 80043f8:	2100      	movs	r1, #0
 80043fa:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	689a      	ldr	r2, [r3, #8]
 800440c:	2380      	movs	r3, #128	@ 0x80
 800440e:	021b      	lsls	r3, r3, #8
 8004410:	429a      	cmp	r2, r3
 8004412:	d110      	bne.n	8004436 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2140      	movs	r1, #64	@ 0x40
 8004420:	438a      	bics	r2, r1
 8004422:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2180      	movs	r1, #128	@ 0x80
 8004430:	01c9      	lsls	r1, r1, #7
 8004432:	430a      	orrs	r2, r1
 8004434:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2240      	movs	r2, #64	@ 0x40
 800443e:	4013      	ands	r3, r2
 8004440:	2b40      	cmp	r3, #64	@ 0x40
 8004442:	d007      	beq.n	8004454 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2140      	movs	r1, #64	@ 0x40
 8004450:	430a      	orrs	r2, r1
 8004452:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	68da      	ldr	r2, [r3, #12]
 8004458:	23e0      	movs	r3, #224	@ 0xe0
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	429a      	cmp	r2, r3
 800445e:	d952      	bls.n	8004506 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d004      	beq.n	8004472 <HAL_SPI_Transmit+0x11e>
 8004468:	2316      	movs	r3, #22
 800446a:	18fb      	adds	r3, r7, r3
 800446c:	881b      	ldrh	r3, [r3, #0]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d143      	bne.n	80044fa <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004476:	881a      	ldrh	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004482:	1c9a      	adds	r2, r3, #2
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800448c:	b29b      	uxth	r3, r3
 800448e:	3b01      	subs	r3, #1
 8004490:	b29a      	uxth	r2, r3
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004496:	e030      	b.n	80044fa <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	2202      	movs	r2, #2
 80044a0:	4013      	ands	r3, r2
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d112      	bne.n	80044cc <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044aa:	881a      	ldrh	r2, [r3, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b6:	1c9a      	adds	r2, r3, #2
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	3b01      	subs	r3, #1
 80044c4:	b29a      	uxth	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80044ca:	e016      	b.n	80044fa <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044cc:	f7fc fcfe 	bl	8000ecc <HAL_GetTick>
 80044d0:	0002      	movs	r2, r0
 80044d2:	69bb      	ldr	r3, [r7, #24]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d802      	bhi.n	80044e2 <HAL_SPI_Transmit+0x18e>
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	3301      	adds	r3, #1
 80044e0:	d102      	bne.n	80044e8 <HAL_SPI_Transmit+0x194>
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d108      	bne.n	80044fa <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 80044e8:	231f      	movs	r3, #31
 80044ea:	18fb      	adds	r3, r7, r3
 80044ec:	2203      	movs	r2, #3
 80044ee:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	225d      	movs	r2, #93	@ 0x5d
 80044f4:	2101      	movs	r1, #1
 80044f6:	5499      	strb	r1, [r3, r2]
          goto error;
 80044f8:	e080      	b.n	80045fc <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044fe:	b29b      	uxth	r3, r3
 8004500:	2b00      	cmp	r3, #0
 8004502:	d1c9      	bne.n	8004498 <HAL_SPI_Transmit+0x144>
 8004504:	e053      	b.n	80045ae <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d004      	beq.n	8004518 <HAL_SPI_Transmit+0x1c4>
 800450e:	2316      	movs	r3, #22
 8004510:	18fb      	adds	r3, r7, r3
 8004512:	881b      	ldrh	r3, [r3, #0]
 8004514:	2b01      	cmp	r3, #1
 8004516:	d145      	bne.n	80045a4 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	330c      	adds	r3, #12
 8004522:	7812      	ldrb	r2, [r2, #0]
 8004524:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800452a:	1c5a      	adds	r2, r3, #1
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004534:	b29b      	uxth	r3, r3
 8004536:	3b01      	subs	r3, #1
 8004538:	b29a      	uxth	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800453e:	e031      	b.n	80045a4 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	2202      	movs	r2, #2
 8004548:	4013      	ands	r3, r2
 800454a:	2b02      	cmp	r3, #2
 800454c:	d113      	bne.n	8004576 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	330c      	adds	r3, #12
 8004558:	7812      	ldrb	r2, [r2, #0]
 800455a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004560:	1c5a      	adds	r2, r3, #1
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800456a:	b29b      	uxth	r3, r3
 800456c:	3b01      	subs	r3, #1
 800456e:	b29a      	uxth	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004574:	e016      	b.n	80045a4 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004576:	f7fc fca9 	bl	8000ecc <HAL_GetTick>
 800457a:	0002      	movs	r2, r0
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	683a      	ldr	r2, [r7, #0]
 8004582:	429a      	cmp	r2, r3
 8004584:	d802      	bhi.n	800458c <HAL_SPI_Transmit+0x238>
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	3301      	adds	r3, #1
 800458a:	d102      	bne.n	8004592 <HAL_SPI_Transmit+0x23e>
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d108      	bne.n	80045a4 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8004592:	231f      	movs	r3, #31
 8004594:	18fb      	adds	r3, r7, r3
 8004596:	2203      	movs	r2, #3
 8004598:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	225d      	movs	r2, #93	@ 0x5d
 800459e:	2101      	movs	r1, #1
 80045a0:	5499      	strb	r1, [r3, r2]
          goto error;
 80045a2:	e02b      	b.n	80045fc <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d1c8      	bne.n	8004540 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045ae:	69ba      	ldr	r2, [r7, #24]
 80045b0:	6839      	ldr	r1, [r7, #0]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	0018      	movs	r0, r3
 80045b6:	f000 f969 	bl	800488c <SPI_EndRxTxTransaction>
 80045ba:	1e03      	subs	r3, r0, #0
 80045bc:	d002      	beq.n	80045c4 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2220      	movs	r2, #32
 80045c2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d10a      	bne.n	80045e2 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045cc:	2300      	movs	r3, #0
 80045ce:	613b      	str	r3, [r7, #16]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68db      	ldr	r3, [r3, #12]
 80045d6:	613b      	str	r3, [r7, #16]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	613b      	str	r3, [r7, #16]
 80045e0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d004      	beq.n	80045f4 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80045ea:	231f      	movs	r3, #31
 80045ec:	18fb      	adds	r3, r7, r3
 80045ee:	2201      	movs	r2, #1
 80045f0:	701a      	strb	r2, [r3, #0]
 80045f2:	e003      	b.n	80045fc <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	225d      	movs	r2, #93	@ 0x5d
 80045f8:	2101      	movs	r1, #1
 80045fa:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	225c      	movs	r2, #92	@ 0x5c
 8004600:	2100      	movs	r1, #0
 8004602:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004604:	231f      	movs	r3, #31
 8004606:	18fb      	adds	r3, r7, r3
 8004608:	781b      	ldrb	r3, [r3, #0]
}
 800460a:	0018      	movs	r0, r3
 800460c:	46bd      	mov	sp, r7
 800460e:	b008      	add	sp, #32
 8004610:	bd80      	pop	{r7, pc}

08004612 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004612:	b580      	push	{r7, lr}
 8004614:	b082      	sub	sp, #8
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	225d      	movs	r2, #93	@ 0x5d
 800461e:	5c9b      	ldrb	r3, [r3, r2]
 8004620:	b2db      	uxtb	r3, r3
}
 8004622:	0018      	movs	r0, r3
 8004624:	46bd      	mov	sp, r7
 8004626:	b002      	add	sp, #8
 8004628:	bd80      	pop	{r7, pc}
	...

0800462c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b088      	sub	sp, #32
 8004630:	af00      	add	r7, sp, #0
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	603b      	str	r3, [r7, #0]
 8004638:	1dfb      	adds	r3, r7, #7
 800463a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800463c:	f7fc fc46 	bl	8000ecc <HAL_GetTick>
 8004640:	0002      	movs	r2, r0
 8004642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004644:	1a9b      	subs	r3, r3, r2
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	18d3      	adds	r3, r2, r3
 800464a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800464c:	f7fc fc3e 	bl	8000ecc <HAL_GetTick>
 8004650:	0003      	movs	r3, r0
 8004652:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004654:	4b3a      	ldr	r3, [pc, #232]	@ (8004740 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	015b      	lsls	r3, r3, #5
 800465a:	0d1b      	lsrs	r3, r3, #20
 800465c:	69fa      	ldr	r2, [r7, #28]
 800465e:	4353      	muls	r3, r2
 8004660:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004662:	e058      	b.n	8004716 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	3301      	adds	r3, #1
 8004668:	d055      	beq.n	8004716 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800466a:	f7fc fc2f 	bl	8000ecc <HAL_GetTick>
 800466e:	0002      	movs	r2, r0
 8004670:	69bb      	ldr	r3, [r7, #24]
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	69fa      	ldr	r2, [r7, #28]
 8004676:	429a      	cmp	r2, r3
 8004678:	d902      	bls.n	8004680 <SPI_WaitFlagStateUntilTimeout+0x54>
 800467a:	69fb      	ldr	r3, [r7, #28]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d142      	bne.n	8004706 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	685a      	ldr	r2, [r3, #4]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	21e0      	movs	r1, #224	@ 0xe0
 800468c:	438a      	bics	r2, r1
 800468e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	685a      	ldr	r2, [r3, #4]
 8004694:	2382      	movs	r3, #130	@ 0x82
 8004696:	005b      	lsls	r3, r3, #1
 8004698:	429a      	cmp	r2, r3
 800469a:	d113      	bne.n	80046c4 <SPI_WaitFlagStateUntilTimeout+0x98>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	689a      	ldr	r2, [r3, #8]
 80046a0:	2380      	movs	r3, #128	@ 0x80
 80046a2:	021b      	lsls	r3, r3, #8
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d005      	beq.n	80046b4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	689a      	ldr	r2, [r3, #8]
 80046ac:	2380      	movs	r3, #128	@ 0x80
 80046ae:	00db      	lsls	r3, r3, #3
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d107      	bne.n	80046c4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2140      	movs	r1, #64	@ 0x40
 80046c0:	438a      	bics	r2, r1
 80046c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80046c8:	2380      	movs	r3, #128	@ 0x80
 80046ca:	019b      	lsls	r3, r3, #6
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d110      	bne.n	80046f2 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	491a      	ldr	r1, [pc, #104]	@ (8004744 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80046dc:	400a      	ands	r2, r1
 80046de:	601a      	str	r2, [r3, #0]
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2180      	movs	r1, #128	@ 0x80
 80046ec:	0189      	lsls	r1, r1, #6
 80046ee:	430a      	orrs	r2, r1
 80046f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	225d      	movs	r2, #93	@ 0x5d
 80046f6:	2101      	movs	r1, #1
 80046f8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	225c      	movs	r2, #92	@ 0x5c
 80046fe:	2100      	movs	r1, #0
 8004700:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e017      	b.n	8004736 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d101      	bne.n	8004710 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800470c:	2300      	movs	r3, #0
 800470e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	3b01      	subs	r3, #1
 8004714:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	68ba      	ldr	r2, [r7, #8]
 800471e:	4013      	ands	r3, r2
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	425a      	negs	r2, r3
 8004726:	4153      	adcs	r3, r2
 8004728:	b2db      	uxtb	r3, r3
 800472a:	001a      	movs	r2, r3
 800472c:	1dfb      	adds	r3, r7, #7
 800472e:	781b      	ldrb	r3, [r3, #0]
 8004730:	429a      	cmp	r2, r3
 8004732:	d197      	bne.n	8004664 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	0018      	movs	r0, r3
 8004738:	46bd      	mov	sp, r7
 800473a:	b008      	add	sp, #32
 800473c:	bd80      	pop	{r7, pc}
 800473e:	46c0      	nop			@ (mov r8, r8)
 8004740:	20000040 	.word	0x20000040
 8004744:	ffffdfff 	.word	0xffffdfff

08004748 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b08a      	sub	sp, #40	@ 0x28
 800474c:	af00      	add	r7, sp, #0
 800474e:	60f8      	str	r0, [r7, #12]
 8004750:	60b9      	str	r1, [r7, #8]
 8004752:	607a      	str	r2, [r7, #4]
 8004754:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004756:	2317      	movs	r3, #23
 8004758:	18fb      	adds	r3, r7, r3
 800475a:	2200      	movs	r2, #0
 800475c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800475e:	f7fc fbb5 	bl	8000ecc <HAL_GetTick>
 8004762:	0002      	movs	r2, r0
 8004764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004766:	1a9b      	subs	r3, r3, r2
 8004768:	683a      	ldr	r2, [r7, #0]
 800476a:	18d3      	adds	r3, r2, r3
 800476c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800476e:	f7fc fbad 	bl	8000ecc <HAL_GetTick>
 8004772:	0003      	movs	r3, r0
 8004774:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	330c      	adds	r3, #12
 800477c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800477e:	4b41      	ldr	r3, [pc, #260]	@ (8004884 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	0013      	movs	r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	189b      	adds	r3, r3, r2
 8004788:	00da      	lsls	r2, r3, #3
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	0d1b      	lsrs	r3, r3, #20
 800478e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004790:	4353      	muls	r3, r2
 8004792:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004794:	e068      	b.n	8004868 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004796:	68ba      	ldr	r2, [r7, #8]
 8004798:	23c0      	movs	r3, #192	@ 0xc0
 800479a:	00db      	lsls	r3, r3, #3
 800479c:	429a      	cmp	r2, r3
 800479e:	d10a      	bne.n	80047b6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d107      	bne.n	80047b6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	b2da      	uxtb	r2, r3
 80047ac:	2117      	movs	r1, #23
 80047ae:	187b      	adds	r3, r7, r1
 80047b0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80047b2:	187b      	adds	r3, r7, r1
 80047b4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	3301      	adds	r3, #1
 80047ba:	d055      	beq.n	8004868 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047bc:	f7fc fb86 	bl	8000ecc <HAL_GetTick>
 80047c0:	0002      	movs	r2, r0
 80047c2:	6a3b      	ldr	r3, [r7, #32]
 80047c4:	1ad3      	subs	r3, r2, r3
 80047c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d902      	bls.n	80047d2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80047cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d142      	bne.n	8004858 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	685a      	ldr	r2, [r3, #4]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	21e0      	movs	r1, #224	@ 0xe0
 80047de:	438a      	bics	r2, r1
 80047e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	2382      	movs	r3, #130	@ 0x82
 80047e8:	005b      	lsls	r3, r3, #1
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d113      	bne.n	8004816 <SPI_WaitFifoStateUntilTimeout+0xce>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	689a      	ldr	r2, [r3, #8]
 80047f2:	2380      	movs	r3, #128	@ 0x80
 80047f4:	021b      	lsls	r3, r3, #8
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d005      	beq.n	8004806 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	689a      	ldr	r2, [r3, #8]
 80047fe:	2380      	movs	r3, #128	@ 0x80
 8004800:	00db      	lsls	r3, r3, #3
 8004802:	429a      	cmp	r2, r3
 8004804:	d107      	bne.n	8004816 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2140      	movs	r1, #64	@ 0x40
 8004812:	438a      	bics	r2, r1
 8004814:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800481a:	2380      	movs	r3, #128	@ 0x80
 800481c:	019b      	lsls	r3, r3, #6
 800481e:	429a      	cmp	r2, r3
 8004820:	d110      	bne.n	8004844 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4916      	ldr	r1, [pc, #88]	@ (8004888 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800482e:	400a      	ands	r2, r1
 8004830:	601a      	str	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2180      	movs	r1, #128	@ 0x80
 800483e:	0189      	lsls	r1, r1, #6
 8004840:	430a      	orrs	r2, r1
 8004842:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	225d      	movs	r2, #93	@ 0x5d
 8004848:	2101      	movs	r1, #1
 800484a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	225c      	movs	r2, #92	@ 0x5c
 8004850:	2100      	movs	r1, #0
 8004852:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e010      	b.n	800487a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d101      	bne.n	8004862 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800485e:	2300      	movs	r3, #0
 8004860:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004862:	69bb      	ldr	r3, [r7, #24]
 8004864:	3b01      	subs	r3, #1
 8004866:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	68ba      	ldr	r2, [r7, #8]
 8004870:	4013      	ands	r3, r2
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	429a      	cmp	r2, r3
 8004876:	d18e      	bne.n	8004796 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	0018      	movs	r0, r3
 800487c:	46bd      	mov	sp, r7
 800487e:	b00a      	add	sp, #40	@ 0x28
 8004880:	bd80      	pop	{r7, pc}
 8004882:	46c0      	nop			@ (mov r8, r8)
 8004884:	20000040 	.word	0x20000040
 8004888:	ffffdfff 	.word	0xffffdfff

0800488c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b086      	sub	sp, #24
 8004890:	af02      	add	r7, sp, #8
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004898:	68ba      	ldr	r2, [r7, #8]
 800489a:	23c0      	movs	r3, #192	@ 0xc0
 800489c:	0159      	lsls	r1, r3, #5
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	9300      	str	r3, [sp, #0]
 80048a4:	0013      	movs	r3, r2
 80048a6:	2200      	movs	r2, #0
 80048a8:	f7ff ff4e 	bl	8004748 <SPI_WaitFifoStateUntilTimeout>
 80048ac:	1e03      	subs	r3, r0, #0
 80048ae:	d007      	beq.n	80048c0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048b4:	2220      	movs	r2, #32
 80048b6:	431a      	orrs	r2, r3
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e027      	b.n	8004910 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80048c0:	68ba      	ldr	r2, [r7, #8]
 80048c2:	68f8      	ldr	r0, [r7, #12]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	9300      	str	r3, [sp, #0]
 80048c8:	0013      	movs	r3, r2
 80048ca:	2200      	movs	r2, #0
 80048cc:	2180      	movs	r1, #128	@ 0x80
 80048ce:	f7ff fead 	bl	800462c <SPI_WaitFlagStateUntilTimeout>
 80048d2:	1e03      	subs	r3, r0, #0
 80048d4:	d007      	beq.n	80048e6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048da:	2220      	movs	r2, #32
 80048dc:	431a      	orrs	r2, r3
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e014      	b.n	8004910 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	23c0      	movs	r3, #192	@ 0xc0
 80048ea:	00d9      	lsls	r1, r3, #3
 80048ec:	68f8      	ldr	r0, [r7, #12]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	9300      	str	r3, [sp, #0]
 80048f2:	0013      	movs	r3, r2
 80048f4:	2200      	movs	r2, #0
 80048f6:	f7ff ff27 	bl	8004748 <SPI_WaitFifoStateUntilTimeout>
 80048fa:	1e03      	subs	r3, r0, #0
 80048fc:	d007      	beq.n	800490e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004902:	2220      	movs	r2, #32
 8004904:	431a      	orrs	r2, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e000      	b.n	8004910 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	0018      	movs	r0, r3
 8004912:	46bd      	mov	sp, r7
 8004914:	b004      	add	sp, #16
 8004916:	bd80      	pop	{r7, pc}

08004918 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d101      	bne.n	800492a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e044      	b.n	80049b4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800492e:	2b00      	cmp	r3, #0
 8004930:	d107      	bne.n	8004942 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2278      	movs	r2, #120	@ 0x78
 8004936:	2100      	movs	r1, #0
 8004938:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	0018      	movs	r0, r3
 800493e:	f7fc f9b3 	bl	8000ca8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2224      	movs	r2, #36	@ 0x24
 8004946:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2101      	movs	r1, #1
 8004954:	438a      	bics	r2, r1
 8004956:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495c:	2b00      	cmp	r3, #0
 800495e:	d003      	beq.n	8004968 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	0018      	movs	r0, r3
 8004964:	f000 f9b4 	bl	8004cd0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	0018      	movs	r0, r3
 800496c:	f000 f828 	bl	80049c0 <UART_SetConfig>
 8004970:	0003      	movs	r3, r0
 8004972:	2b01      	cmp	r3, #1
 8004974:	d101      	bne.n	800497a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e01c      	b.n	80049b4 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	685a      	ldr	r2, [r3, #4]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	490d      	ldr	r1, [pc, #52]	@ (80049bc <HAL_UART_Init+0xa4>)
 8004986:	400a      	ands	r2, r1
 8004988:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	689a      	ldr	r2, [r3, #8]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	212a      	movs	r1, #42	@ 0x2a
 8004996:	438a      	bics	r2, r1
 8004998:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2101      	movs	r1, #1
 80049a6:	430a      	orrs	r2, r1
 80049a8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	0018      	movs	r0, r3
 80049ae:	f000 fa43 	bl	8004e38 <UART_CheckIdleState>
 80049b2:	0003      	movs	r3, r0
}
 80049b4:	0018      	movs	r0, r3
 80049b6:	46bd      	mov	sp, r7
 80049b8:	b002      	add	sp, #8
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	ffffb7ff 	.word	0xffffb7ff

080049c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b088      	sub	sp, #32
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049c8:	231e      	movs	r3, #30
 80049ca:	18fb      	adds	r3, r7, r3
 80049cc:	2200      	movs	r2, #0
 80049ce:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	689a      	ldr	r2, [r3, #8]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	691b      	ldr	r3, [r3, #16]
 80049d8:	431a      	orrs	r2, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	695b      	ldr	r3, [r3, #20]
 80049de:	431a      	orrs	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	69db      	ldr	r3, [r3, #28]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4aaf      	ldr	r2, [pc, #700]	@ (8004cac <UART_SetConfig+0x2ec>)
 80049f0:	4013      	ands	r3, r2
 80049f2:	0019      	movs	r1, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	430a      	orrs	r2, r1
 80049fc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	4aaa      	ldr	r2, [pc, #680]	@ (8004cb0 <UART_SetConfig+0x2f0>)
 8004a06:	4013      	ands	r3, r2
 8004a08:	0019      	movs	r1, r3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	68da      	ldr	r2, [r3, #12]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	430a      	orrs	r2, r1
 8004a14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	699b      	ldr	r3, [r3, #24]
 8004a1a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a1b      	ldr	r3, [r3, #32]
 8004a20:	697a      	ldr	r2, [r7, #20]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	4aa1      	ldr	r2, [pc, #644]	@ (8004cb4 <UART_SetConfig+0x2f4>)
 8004a2e:	4013      	ands	r3, r2
 8004a30:	0019      	movs	r1, r3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	697a      	ldr	r2, [r7, #20]
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a9d      	ldr	r2, [pc, #628]	@ (8004cb8 <UART_SetConfig+0x2f8>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d127      	bne.n	8004a96 <UART_SetConfig+0xd6>
 8004a46:	4b9d      	ldr	r3, [pc, #628]	@ (8004cbc <UART_SetConfig+0x2fc>)
 8004a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a4a:	2203      	movs	r2, #3
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	2b03      	cmp	r3, #3
 8004a50:	d00d      	beq.n	8004a6e <UART_SetConfig+0xae>
 8004a52:	d81b      	bhi.n	8004a8c <UART_SetConfig+0xcc>
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d014      	beq.n	8004a82 <UART_SetConfig+0xc2>
 8004a58:	d818      	bhi.n	8004a8c <UART_SetConfig+0xcc>
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d002      	beq.n	8004a64 <UART_SetConfig+0xa4>
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d00a      	beq.n	8004a78 <UART_SetConfig+0xb8>
 8004a62:	e013      	b.n	8004a8c <UART_SetConfig+0xcc>
 8004a64:	231f      	movs	r3, #31
 8004a66:	18fb      	adds	r3, r7, r3
 8004a68:	2200      	movs	r2, #0
 8004a6a:	701a      	strb	r2, [r3, #0]
 8004a6c:	e065      	b.n	8004b3a <UART_SetConfig+0x17a>
 8004a6e:	231f      	movs	r3, #31
 8004a70:	18fb      	adds	r3, r7, r3
 8004a72:	2202      	movs	r2, #2
 8004a74:	701a      	strb	r2, [r3, #0]
 8004a76:	e060      	b.n	8004b3a <UART_SetConfig+0x17a>
 8004a78:	231f      	movs	r3, #31
 8004a7a:	18fb      	adds	r3, r7, r3
 8004a7c:	2204      	movs	r2, #4
 8004a7e:	701a      	strb	r2, [r3, #0]
 8004a80:	e05b      	b.n	8004b3a <UART_SetConfig+0x17a>
 8004a82:	231f      	movs	r3, #31
 8004a84:	18fb      	adds	r3, r7, r3
 8004a86:	2208      	movs	r2, #8
 8004a88:	701a      	strb	r2, [r3, #0]
 8004a8a:	e056      	b.n	8004b3a <UART_SetConfig+0x17a>
 8004a8c:	231f      	movs	r3, #31
 8004a8e:	18fb      	adds	r3, r7, r3
 8004a90:	2210      	movs	r2, #16
 8004a92:	701a      	strb	r2, [r3, #0]
 8004a94:	e051      	b.n	8004b3a <UART_SetConfig+0x17a>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a89      	ldr	r2, [pc, #548]	@ (8004cc0 <UART_SetConfig+0x300>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d134      	bne.n	8004b0a <UART_SetConfig+0x14a>
 8004aa0:	4b86      	ldr	r3, [pc, #536]	@ (8004cbc <UART_SetConfig+0x2fc>)
 8004aa2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004aa4:	23c0      	movs	r3, #192	@ 0xc0
 8004aa6:	029b      	lsls	r3, r3, #10
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	22c0      	movs	r2, #192	@ 0xc0
 8004aac:	0292      	lsls	r2, r2, #10
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d017      	beq.n	8004ae2 <UART_SetConfig+0x122>
 8004ab2:	22c0      	movs	r2, #192	@ 0xc0
 8004ab4:	0292      	lsls	r2, r2, #10
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d822      	bhi.n	8004b00 <UART_SetConfig+0x140>
 8004aba:	2280      	movs	r2, #128	@ 0x80
 8004abc:	0292      	lsls	r2, r2, #10
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d019      	beq.n	8004af6 <UART_SetConfig+0x136>
 8004ac2:	2280      	movs	r2, #128	@ 0x80
 8004ac4:	0292      	lsls	r2, r2, #10
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d81a      	bhi.n	8004b00 <UART_SetConfig+0x140>
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d004      	beq.n	8004ad8 <UART_SetConfig+0x118>
 8004ace:	2280      	movs	r2, #128	@ 0x80
 8004ad0:	0252      	lsls	r2, r2, #9
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d00a      	beq.n	8004aec <UART_SetConfig+0x12c>
 8004ad6:	e013      	b.n	8004b00 <UART_SetConfig+0x140>
 8004ad8:	231f      	movs	r3, #31
 8004ada:	18fb      	adds	r3, r7, r3
 8004adc:	2200      	movs	r2, #0
 8004ade:	701a      	strb	r2, [r3, #0]
 8004ae0:	e02b      	b.n	8004b3a <UART_SetConfig+0x17a>
 8004ae2:	231f      	movs	r3, #31
 8004ae4:	18fb      	adds	r3, r7, r3
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	701a      	strb	r2, [r3, #0]
 8004aea:	e026      	b.n	8004b3a <UART_SetConfig+0x17a>
 8004aec:	231f      	movs	r3, #31
 8004aee:	18fb      	adds	r3, r7, r3
 8004af0:	2204      	movs	r2, #4
 8004af2:	701a      	strb	r2, [r3, #0]
 8004af4:	e021      	b.n	8004b3a <UART_SetConfig+0x17a>
 8004af6:	231f      	movs	r3, #31
 8004af8:	18fb      	adds	r3, r7, r3
 8004afa:	2208      	movs	r2, #8
 8004afc:	701a      	strb	r2, [r3, #0]
 8004afe:	e01c      	b.n	8004b3a <UART_SetConfig+0x17a>
 8004b00:	231f      	movs	r3, #31
 8004b02:	18fb      	adds	r3, r7, r3
 8004b04:	2210      	movs	r2, #16
 8004b06:	701a      	strb	r2, [r3, #0]
 8004b08:	e017      	b.n	8004b3a <UART_SetConfig+0x17a>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a6d      	ldr	r2, [pc, #436]	@ (8004cc4 <UART_SetConfig+0x304>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d104      	bne.n	8004b1e <UART_SetConfig+0x15e>
 8004b14:	231f      	movs	r3, #31
 8004b16:	18fb      	adds	r3, r7, r3
 8004b18:	2200      	movs	r2, #0
 8004b1a:	701a      	strb	r2, [r3, #0]
 8004b1c:	e00d      	b.n	8004b3a <UART_SetConfig+0x17a>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a69      	ldr	r2, [pc, #420]	@ (8004cc8 <UART_SetConfig+0x308>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d104      	bne.n	8004b32 <UART_SetConfig+0x172>
 8004b28:	231f      	movs	r3, #31
 8004b2a:	18fb      	adds	r3, r7, r3
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	701a      	strb	r2, [r3, #0]
 8004b30:	e003      	b.n	8004b3a <UART_SetConfig+0x17a>
 8004b32:	231f      	movs	r3, #31
 8004b34:	18fb      	adds	r3, r7, r3
 8004b36:	2210      	movs	r2, #16
 8004b38:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	69da      	ldr	r2, [r3, #28]
 8004b3e:	2380      	movs	r3, #128	@ 0x80
 8004b40:	021b      	lsls	r3, r3, #8
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d15c      	bne.n	8004c00 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 8004b46:	231f      	movs	r3, #31
 8004b48:	18fb      	adds	r3, r7, r3
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	2b08      	cmp	r3, #8
 8004b4e:	d015      	beq.n	8004b7c <UART_SetConfig+0x1bc>
 8004b50:	dc18      	bgt.n	8004b84 <UART_SetConfig+0x1c4>
 8004b52:	2b04      	cmp	r3, #4
 8004b54:	d00d      	beq.n	8004b72 <UART_SetConfig+0x1b2>
 8004b56:	dc15      	bgt.n	8004b84 <UART_SetConfig+0x1c4>
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d002      	beq.n	8004b62 <UART_SetConfig+0x1a2>
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d005      	beq.n	8004b6c <UART_SetConfig+0x1ac>
 8004b60:	e010      	b.n	8004b84 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b62:	f7ff fa2b 	bl	8003fbc <HAL_RCC_GetPCLK1Freq>
 8004b66:	0003      	movs	r3, r0
 8004b68:	61bb      	str	r3, [r7, #24]
        break;
 8004b6a:	e012      	b.n	8004b92 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b6c:	4b57      	ldr	r3, [pc, #348]	@ (8004ccc <UART_SetConfig+0x30c>)
 8004b6e:	61bb      	str	r3, [r7, #24]
        break;
 8004b70:	e00f      	b.n	8004b92 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b72:	f7ff f9a7 	bl	8003ec4 <HAL_RCC_GetSysClockFreq>
 8004b76:	0003      	movs	r3, r0
 8004b78:	61bb      	str	r3, [r7, #24]
        break;
 8004b7a:	e00a      	b.n	8004b92 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b7c:	2380      	movs	r3, #128	@ 0x80
 8004b7e:	021b      	lsls	r3, r3, #8
 8004b80:	61bb      	str	r3, [r7, #24]
        break;
 8004b82:	e006      	b.n	8004b92 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8004b84:	2300      	movs	r3, #0
 8004b86:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004b88:	231e      	movs	r3, #30
 8004b8a:	18fb      	adds	r3, r7, r3
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	701a      	strb	r2, [r3, #0]
        break;
 8004b90:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b92:	69bb      	ldr	r3, [r7, #24]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d100      	bne.n	8004b9a <UART_SetConfig+0x1da>
 8004b98:	e07a      	b.n	8004c90 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b9a:	69bb      	ldr	r3, [r7, #24]
 8004b9c:	005a      	lsls	r2, r3, #1
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	085b      	lsrs	r3, r3, #1
 8004ba4:	18d2      	adds	r2, r2, r3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	0019      	movs	r1, r3
 8004bac:	0010      	movs	r0, r2
 8004bae:	f7fb faab 	bl	8000108 <__udivsi3>
 8004bb2:	0003      	movs	r3, r0
 8004bb4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	2b0f      	cmp	r3, #15
 8004bba:	d91c      	bls.n	8004bf6 <UART_SetConfig+0x236>
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	2380      	movs	r3, #128	@ 0x80
 8004bc0:	025b      	lsls	r3, r3, #9
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d217      	bcs.n	8004bf6 <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	200e      	movs	r0, #14
 8004bcc:	183b      	adds	r3, r7, r0
 8004bce:	210f      	movs	r1, #15
 8004bd0:	438a      	bics	r2, r1
 8004bd2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	085b      	lsrs	r3, r3, #1
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	2207      	movs	r2, #7
 8004bdc:	4013      	ands	r3, r2
 8004bde:	b299      	uxth	r1, r3
 8004be0:	183b      	adds	r3, r7, r0
 8004be2:	183a      	adds	r2, r7, r0
 8004be4:	8812      	ldrh	r2, [r2, #0]
 8004be6:	430a      	orrs	r2, r1
 8004be8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	183a      	adds	r2, r7, r0
 8004bf0:	8812      	ldrh	r2, [r2, #0]
 8004bf2:	60da      	str	r2, [r3, #12]
 8004bf4:	e04c      	b.n	8004c90 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8004bf6:	231e      	movs	r3, #30
 8004bf8:	18fb      	adds	r3, r7, r3
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	701a      	strb	r2, [r3, #0]
 8004bfe:	e047      	b.n	8004c90 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004c00:	231f      	movs	r3, #31
 8004c02:	18fb      	adds	r3, r7, r3
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	2b08      	cmp	r3, #8
 8004c08:	d015      	beq.n	8004c36 <UART_SetConfig+0x276>
 8004c0a:	dc18      	bgt.n	8004c3e <UART_SetConfig+0x27e>
 8004c0c:	2b04      	cmp	r3, #4
 8004c0e:	d00d      	beq.n	8004c2c <UART_SetConfig+0x26c>
 8004c10:	dc15      	bgt.n	8004c3e <UART_SetConfig+0x27e>
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d002      	beq.n	8004c1c <UART_SetConfig+0x25c>
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d005      	beq.n	8004c26 <UART_SetConfig+0x266>
 8004c1a:	e010      	b.n	8004c3e <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c1c:	f7ff f9ce 	bl	8003fbc <HAL_RCC_GetPCLK1Freq>
 8004c20:	0003      	movs	r3, r0
 8004c22:	61bb      	str	r3, [r7, #24]
        break;
 8004c24:	e012      	b.n	8004c4c <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c26:	4b29      	ldr	r3, [pc, #164]	@ (8004ccc <UART_SetConfig+0x30c>)
 8004c28:	61bb      	str	r3, [r7, #24]
        break;
 8004c2a:	e00f      	b.n	8004c4c <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c2c:	f7ff f94a 	bl	8003ec4 <HAL_RCC_GetSysClockFreq>
 8004c30:	0003      	movs	r3, r0
 8004c32:	61bb      	str	r3, [r7, #24]
        break;
 8004c34:	e00a      	b.n	8004c4c <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c36:	2380      	movs	r3, #128	@ 0x80
 8004c38:	021b      	lsls	r3, r3, #8
 8004c3a:	61bb      	str	r3, [r7, #24]
        break;
 8004c3c:	e006      	b.n	8004c4c <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004c42:	231e      	movs	r3, #30
 8004c44:	18fb      	adds	r3, r7, r3
 8004c46:	2201      	movs	r2, #1
 8004c48:	701a      	strb	r2, [r3, #0]
        break;
 8004c4a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d01e      	beq.n	8004c90 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	085a      	lsrs	r2, r3, #1
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	18d2      	adds	r2, r2, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	0019      	movs	r1, r3
 8004c62:	0010      	movs	r0, r2
 8004c64:	f7fb fa50 	bl	8000108 <__udivsi3>
 8004c68:	0003      	movs	r3, r0
 8004c6a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	2b0f      	cmp	r3, #15
 8004c70:	d90a      	bls.n	8004c88 <UART_SetConfig+0x2c8>
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	2380      	movs	r3, #128	@ 0x80
 8004c76:	025b      	lsls	r3, r3, #9
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d205      	bcs.n	8004c88 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	60da      	str	r2, [r3, #12]
 8004c86:	e003      	b.n	8004c90 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8004c88:	231e      	movs	r3, #30
 8004c8a:	18fb      	adds	r3, r7, r3
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2200      	movs	r2, #0
 8004c94:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004c9c:	231e      	movs	r3, #30
 8004c9e:	18fb      	adds	r3, r7, r3
 8004ca0:	781b      	ldrb	r3, [r3, #0]
}
 8004ca2:	0018      	movs	r0, r3
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	b008      	add	sp, #32
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	46c0      	nop			@ (mov r8, r8)
 8004cac:	efff69f3 	.word	0xefff69f3
 8004cb0:	ffffcfff 	.word	0xffffcfff
 8004cb4:	fffff4ff 	.word	0xfffff4ff
 8004cb8:	40013800 	.word	0x40013800
 8004cbc:	40021000 	.word	0x40021000
 8004cc0:	40004400 	.word	0x40004400
 8004cc4:	40004800 	.word	0x40004800
 8004cc8:	40004c00 	.word	0x40004c00
 8004ccc:	007a1200 	.word	0x007a1200

08004cd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cdc:	2208      	movs	r2, #8
 8004cde:	4013      	ands	r3, r2
 8004ce0:	d00b      	beq.n	8004cfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	4a4a      	ldr	r2, [pc, #296]	@ (8004e14 <UART_AdvFeatureConfig+0x144>)
 8004cea:	4013      	ands	r3, r2
 8004cec:	0019      	movs	r1, r3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfe:	2201      	movs	r2, #1
 8004d00:	4013      	ands	r3, r2
 8004d02:	d00b      	beq.n	8004d1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	4a43      	ldr	r2, [pc, #268]	@ (8004e18 <UART_AdvFeatureConfig+0x148>)
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	0019      	movs	r1, r3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d20:	2202      	movs	r2, #2
 8004d22:	4013      	ands	r3, r2
 8004d24:	d00b      	beq.n	8004d3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	4a3b      	ldr	r2, [pc, #236]	@ (8004e1c <UART_AdvFeatureConfig+0x14c>)
 8004d2e:	4013      	ands	r3, r2
 8004d30:	0019      	movs	r1, r3
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	430a      	orrs	r2, r1
 8004d3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d42:	2204      	movs	r2, #4
 8004d44:	4013      	ands	r3, r2
 8004d46:	d00b      	beq.n	8004d60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	4a34      	ldr	r2, [pc, #208]	@ (8004e20 <UART_AdvFeatureConfig+0x150>)
 8004d50:	4013      	ands	r3, r2
 8004d52:	0019      	movs	r1, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	430a      	orrs	r2, r1
 8004d5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d64:	2210      	movs	r2, #16
 8004d66:	4013      	ands	r3, r2
 8004d68:	d00b      	beq.n	8004d82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	4a2c      	ldr	r2, [pc, #176]	@ (8004e24 <UART_AdvFeatureConfig+0x154>)
 8004d72:	4013      	ands	r3, r2
 8004d74:	0019      	movs	r1, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	430a      	orrs	r2, r1
 8004d80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d86:	2220      	movs	r2, #32
 8004d88:	4013      	ands	r3, r2
 8004d8a:	d00b      	beq.n	8004da4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	4a25      	ldr	r2, [pc, #148]	@ (8004e28 <UART_AdvFeatureConfig+0x158>)
 8004d94:	4013      	ands	r3, r2
 8004d96:	0019      	movs	r1, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	430a      	orrs	r2, r1
 8004da2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da8:	2240      	movs	r2, #64	@ 0x40
 8004daa:	4013      	ands	r3, r2
 8004dac:	d01d      	beq.n	8004dea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	4a1d      	ldr	r2, [pc, #116]	@ (8004e2c <UART_AdvFeatureConfig+0x15c>)
 8004db6:	4013      	ands	r3, r2
 8004db8:	0019      	movs	r1, r3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004dca:	2380      	movs	r3, #128	@ 0x80
 8004dcc:	035b      	lsls	r3, r3, #13
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d10b      	bne.n	8004dea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	4a15      	ldr	r2, [pc, #84]	@ (8004e30 <UART_AdvFeatureConfig+0x160>)
 8004dda:	4013      	ands	r3, r2
 8004ddc:	0019      	movs	r1, r3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	430a      	orrs	r2, r1
 8004de8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dee:	2280      	movs	r2, #128	@ 0x80
 8004df0:	4013      	ands	r3, r2
 8004df2:	d00b      	beq.n	8004e0c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	4a0e      	ldr	r2, [pc, #56]	@ (8004e34 <UART_AdvFeatureConfig+0x164>)
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	0019      	movs	r1, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	430a      	orrs	r2, r1
 8004e0a:	605a      	str	r2, [r3, #4]
  }
}
 8004e0c:	46c0      	nop			@ (mov r8, r8)
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	b002      	add	sp, #8
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	ffff7fff 	.word	0xffff7fff
 8004e18:	fffdffff 	.word	0xfffdffff
 8004e1c:	fffeffff 	.word	0xfffeffff
 8004e20:	fffbffff 	.word	0xfffbffff
 8004e24:	ffffefff 	.word	0xffffefff
 8004e28:	ffffdfff 	.word	0xffffdfff
 8004e2c:	ffefffff 	.word	0xffefffff
 8004e30:	ff9fffff 	.word	0xff9fffff
 8004e34:	fff7ffff 	.word	0xfff7ffff

08004e38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b092      	sub	sp, #72	@ 0x48
 8004e3c:	af02      	add	r7, sp, #8
 8004e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2284      	movs	r2, #132	@ 0x84
 8004e44:	2100      	movs	r1, #0
 8004e46:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004e48:	f7fc f840 	bl	8000ecc <HAL_GetTick>
 8004e4c:	0003      	movs	r3, r0
 8004e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2208      	movs	r2, #8
 8004e58:	4013      	ands	r3, r2
 8004e5a:	2b08      	cmp	r3, #8
 8004e5c:	d12c      	bne.n	8004eb8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e60:	2280      	movs	r2, #128	@ 0x80
 8004e62:	0391      	lsls	r1, r2, #14
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	4a46      	ldr	r2, [pc, #280]	@ (8004f80 <UART_CheckIdleState+0x148>)
 8004e68:	9200      	str	r2, [sp, #0]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f000 f88c 	bl	8004f88 <UART_WaitOnFlagUntilTimeout>
 8004e70:	1e03      	subs	r3, r0, #0
 8004e72:	d021      	beq.n	8004eb8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e74:	f3ef 8310 	mrs	r3, PRIMASK
 8004e78:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004e7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e7e:	2301      	movs	r3, #1
 8004e80:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e84:	f383 8810 	msr	PRIMASK, r3
}
 8004e88:	46c0      	nop			@ (mov r8, r8)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2180      	movs	r1, #128	@ 0x80
 8004e96:	438a      	bics	r2, r1
 8004e98:	601a      	str	r2, [r3, #0]
 8004e9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ea0:	f383 8810 	msr	PRIMASK, r3
}
 8004ea4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2220      	movs	r2, #32
 8004eaa:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2278      	movs	r2, #120	@ 0x78
 8004eb0:	2100      	movs	r1, #0
 8004eb2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e05f      	b.n	8004f78 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2204      	movs	r2, #4
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	2b04      	cmp	r3, #4
 8004ec4:	d146      	bne.n	8004f54 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ec6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ec8:	2280      	movs	r2, #128	@ 0x80
 8004eca:	03d1      	lsls	r1, r2, #15
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	4a2c      	ldr	r2, [pc, #176]	@ (8004f80 <UART_CheckIdleState+0x148>)
 8004ed0:	9200      	str	r2, [sp, #0]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	f000 f858 	bl	8004f88 <UART_WaitOnFlagUntilTimeout>
 8004ed8:	1e03      	subs	r3, r0, #0
 8004eda:	d03b      	beq.n	8004f54 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004edc:	f3ef 8310 	mrs	r3, PRIMASK
 8004ee0:	60fb      	str	r3, [r7, #12]
  return(result);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ee4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	f383 8810 	msr	PRIMASK, r3
}
 8004ef0:	46c0      	nop			@ (mov r8, r8)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4921      	ldr	r1, [pc, #132]	@ (8004f84 <UART_CheckIdleState+0x14c>)
 8004efe:	400a      	ands	r2, r1
 8004f00:	601a      	str	r2, [r3, #0]
 8004f02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f04:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	f383 8810 	msr	PRIMASK, r3
}
 8004f0c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f0e:	f3ef 8310 	mrs	r3, PRIMASK
 8004f12:	61bb      	str	r3, [r7, #24]
  return(result);
 8004f14:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f16:	633b      	str	r3, [r7, #48]	@ 0x30
 8004f18:	2301      	movs	r3, #1
 8004f1a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	f383 8810 	msr	PRIMASK, r3
}
 8004f22:	46c0      	nop			@ (mov r8, r8)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689a      	ldr	r2, [r3, #8]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2101      	movs	r1, #1
 8004f30:	438a      	bics	r2, r1
 8004f32:	609a      	str	r2, [r3, #8]
 8004f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f36:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f38:	6a3b      	ldr	r3, [r7, #32]
 8004f3a:	f383 8810 	msr	PRIMASK, r3
}
 8004f3e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2280      	movs	r2, #128	@ 0x80
 8004f44:	2120      	movs	r1, #32
 8004f46:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2278      	movs	r2, #120	@ 0x78
 8004f4c:	2100      	movs	r1, #0
 8004f4e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e011      	b.n	8004f78 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2220      	movs	r2, #32
 8004f58:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2280      	movs	r2, #128	@ 0x80
 8004f5e:	2120      	movs	r1, #32
 8004f60:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2278      	movs	r2, #120	@ 0x78
 8004f72:	2100      	movs	r1, #0
 8004f74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f76:	2300      	movs	r3, #0
}
 8004f78:	0018      	movs	r0, r3
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	b010      	add	sp, #64	@ 0x40
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	01ffffff 	.word	0x01ffffff
 8004f84:	fffffedf 	.word	0xfffffedf

08004f88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	603b      	str	r3, [r7, #0]
 8004f94:	1dfb      	adds	r3, r7, #7
 8004f96:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f98:	e051      	b.n	800503e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	d04e      	beq.n	800503e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fa0:	f7fb ff94 	bl	8000ecc <HAL_GetTick>
 8004fa4:	0002      	movs	r2, r0
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	69ba      	ldr	r2, [r7, #24]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d302      	bcc.n	8004fb6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004fb0:	69bb      	ldr	r3, [r7, #24]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d101      	bne.n	8004fba <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e051      	b.n	800505e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	2204      	movs	r2, #4
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	d03b      	beq.n	800503e <UART_WaitOnFlagUntilTimeout+0xb6>
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	2b80      	cmp	r3, #128	@ 0x80
 8004fca:	d038      	beq.n	800503e <UART_WaitOnFlagUntilTimeout+0xb6>
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	2b40      	cmp	r3, #64	@ 0x40
 8004fd0:	d035      	beq.n	800503e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	69db      	ldr	r3, [r3, #28]
 8004fd8:	2208      	movs	r2, #8
 8004fda:	4013      	ands	r3, r2
 8004fdc:	2b08      	cmp	r3, #8
 8004fde:	d111      	bne.n	8005004 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2208      	movs	r2, #8
 8004fe6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	0018      	movs	r0, r3
 8004fec:	f000 f83c 	bl	8005068 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2284      	movs	r2, #132	@ 0x84
 8004ff4:	2108      	movs	r1, #8
 8004ff6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2278      	movs	r2, #120	@ 0x78
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e02c      	b.n	800505e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	69da      	ldr	r2, [r3, #28]
 800500a:	2380      	movs	r3, #128	@ 0x80
 800500c:	011b      	lsls	r3, r3, #4
 800500e:	401a      	ands	r2, r3
 8005010:	2380      	movs	r3, #128	@ 0x80
 8005012:	011b      	lsls	r3, r3, #4
 8005014:	429a      	cmp	r2, r3
 8005016:	d112      	bne.n	800503e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2280      	movs	r2, #128	@ 0x80
 800501e:	0112      	lsls	r2, r2, #4
 8005020:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	0018      	movs	r0, r3
 8005026:	f000 f81f 	bl	8005068 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2284      	movs	r2, #132	@ 0x84
 800502e:	2120      	movs	r1, #32
 8005030:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2278      	movs	r2, #120	@ 0x78
 8005036:	2100      	movs	r1, #0
 8005038:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e00f      	b.n	800505e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	69db      	ldr	r3, [r3, #28]
 8005044:	68ba      	ldr	r2, [r7, #8]
 8005046:	4013      	ands	r3, r2
 8005048:	68ba      	ldr	r2, [r7, #8]
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	425a      	negs	r2, r3
 800504e:	4153      	adcs	r3, r2
 8005050:	b2db      	uxtb	r3, r3
 8005052:	001a      	movs	r2, r3
 8005054:	1dfb      	adds	r3, r7, #7
 8005056:	781b      	ldrb	r3, [r3, #0]
 8005058:	429a      	cmp	r2, r3
 800505a:	d09e      	beq.n	8004f9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800505c:	2300      	movs	r3, #0
}
 800505e:	0018      	movs	r0, r3
 8005060:	46bd      	mov	sp, r7
 8005062:	b004      	add	sp, #16
 8005064:	bd80      	pop	{r7, pc}
	...

08005068 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b08e      	sub	sp, #56	@ 0x38
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005070:	f3ef 8310 	mrs	r3, PRIMASK
 8005074:	617b      	str	r3, [r7, #20]
  return(result);
 8005076:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005078:	637b      	str	r3, [r7, #52]	@ 0x34
 800507a:	2301      	movs	r3, #1
 800507c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	f383 8810 	msr	PRIMASK, r3
}
 8005084:	46c0      	nop			@ (mov r8, r8)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4926      	ldr	r1, [pc, #152]	@ (800512c <UART_EndRxTransfer+0xc4>)
 8005092:	400a      	ands	r2, r1
 8005094:	601a      	str	r2, [r3, #0]
 8005096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005098:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	f383 8810 	msr	PRIMASK, r3
}
 80050a0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050a2:	f3ef 8310 	mrs	r3, PRIMASK
 80050a6:	623b      	str	r3, [r7, #32]
  return(result);
 80050a8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80050ac:	2301      	movs	r3, #1
 80050ae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b2:	f383 8810 	msr	PRIMASK, r3
}
 80050b6:	46c0      	nop			@ (mov r8, r8)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	689a      	ldr	r2, [r3, #8]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2101      	movs	r1, #1
 80050c4:	438a      	bics	r2, r1
 80050c6:	609a      	str	r2, [r3, #8]
 80050c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ce:	f383 8810 	msr	PRIMASK, r3
}
 80050d2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d118      	bne.n	800510e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050dc:	f3ef 8310 	mrs	r3, PRIMASK
 80050e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80050e2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050e6:	2301      	movs	r3, #1
 80050e8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	f383 8810 	msr	PRIMASK, r3
}
 80050f0:	46c0      	nop			@ (mov r8, r8)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2110      	movs	r1, #16
 80050fe:	438a      	bics	r2, r1
 8005100:	601a      	str	r2, [r3, #0]
 8005102:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005104:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	f383 8810 	msr	PRIMASK, r3
}
 800510c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2280      	movs	r2, #128	@ 0x80
 8005112:	2120      	movs	r1, #32
 8005114:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005122:	46c0      	nop			@ (mov r8, r8)
 8005124:	46bd      	mov	sp, r7
 8005126:	b00e      	add	sp, #56	@ 0x38
 8005128:	bd80      	pop	{r7, pc}
 800512a:	46c0      	nop			@ (mov r8, r8)
 800512c:	fffffedf 	.word	0xfffffedf

08005130 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b084      	sub	sp, #16
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2244      	movs	r2, #68	@ 0x44
 800513c:	2100      	movs	r1, #0
 800513e:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005140:	4b05      	ldr	r3, [pc, #20]	@ (8005158 <USB_EnableGlobalInt+0x28>)
 8005142:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	b299      	uxth	r1, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2240      	movs	r2, #64	@ 0x40
 800514c:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	0018      	movs	r0, r3
 8005152:	46bd      	mov	sp, r7
 8005154:	b004      	add	sp, #16
 8005156:	bd80      	pop	{r7, pc}
 8005158:	0000bf80 	.word	0x0000bf80

0800515c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005164:	4b09      	ldr	r3, [pc, #36]	@ (800518c <USB_DisableGlobalInt+0x30>)
 8005166:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2240      	movs	r2, #64	@ 0x40
 800516c:	5a9b      	ldrh	r3, [r3, r2]
 800516e:	b29b      	uxth	r3, r3
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	b292      	uxth	r2, r2
 8005174:	43d2      	mvns	r2, r2
 8005176:	b292      	uxth	r2, r2
 8005178:	4013      	ands	r3, r2
 800517a:	b299      	uxth	r1, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2240      	movs	r2, #64	@ 0x40
 8005180:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005182:	2300      	movs	r3, #0
}
 8005184:	0018      	movs	r0, r3
 8005186:	46bd      	mov	sp, r7
 8005188:	b004      	add	sp, #16
 800518a:	bd80      	pop	{r7, pc}
 800518c:	0000bf80 	.word	0x0000bf80

08005190 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	1d3b      	adds	r3, r7, #4
 800519a:	6019      	str	r1, [r3, #0]
 800519c:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2240      	movs	r2, #64	@ 0x40
 80051a2:	2101      	movs	r1, #1
 80051a4:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2240      	movs	r2, #64	@ 0x40
 80051aa:	2100      	movs	r1, #0
 80051ac:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2244      	movs	r2, #68	@ 0x44
 80051b2:	2100      	movs	r1, #0
 80051b4:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2250      	movs	r2, #80	@ 0x50
 80051ba:	2100      	movs	r1, #0
 80051bc:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80051be:	2300      	movs	r3, #0
}
 80051c0:	0018      	movs	r0, r3
 80051c2:	46bd      	mov	sp, r7
 80051c4:	b004      	add	sp, #16
 80051c6:	bd80      	pop	{r7, pc}

080051c8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b09c      	sub	sp, #112	@ 0x70
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80051d2:	236f      	movs	r3, #111	@ 0x6f
 80051d4:	18fb      	adds	r3, r7, r3
 80051d6:	2200      	movs	r2, #0
 80051d8:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	18d3      	adds	r3, r2, r3
 80051e4:	881b      	ldrh	r3, [r3, #0]
 80051e6:	b29a      	uxth	r2, r3
 80051e8:	236c      	movs	r3, #108	@ 0x6c
 80051ea:	18fb      	adds	r3, r7, r3
 80051ec:	49a1      	ldr	r1, [pc, #644]	@ (8005474 <USB_ActivateEndpoint+0x2ac>)
 80051ee:	400a      	ands	r2, r1
 80051f0:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	78db      	ldrb	r3, [r3, #3]
 80051f6:	2b03      	cmp	r3, #3
 80051f8:	d017      	beq.n	800522a <USB_ActivateEndpoint+0x62>
 80051fa:	dc28      	bgt.n	800524e <USB_ActivateEndpoint+0x86>
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d00e      	beq.n	800521e <USB_ActivateEndpoint+0x56>
 8005200:	dc25      	bgt.n	800524e <USB_ActivateEndpoint+0x86>
 8005202:	2b00      	cmp	r3, #0
 8005204:	d002      	beq.n	800520c <USB_ActivateEndpoint+0x44>
 8005206:	2b01      	cmp	r3, #1
 8005208:	d018      	beq.n	800523c <USB_ActivateEndpoint+0x74>
 800520a:	e020      	b.n	800524e <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800520c:	226c      	movs	r2, #108	@ 0x6c
 800520e:	18bb      	adds	r3, r7, r2
 8005210:	18ba      	adds	r2, r7, r2
 8005212:	8812      	ldrh	r2, [r2, #0]
 8005214:	2180      	movs	r1, #128	@ 0x80
 8005216:	0089      	lsls	r1, r1, #2
 8005218:	430a      	orrs	r2, r1
 800521a:	801a      	strh	r2, [r3, #0]
      break;
 800521c:	e01c      	b.n	8005258 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 800521e:	226c      	movs	r2, #108	@ 0x6c
 8005220:	18bb      	adds	r3, r7, r2
 8005222:	18ba      	adds	r2, r7, r2
 8005224:	8812      	ldrh	r2, [r2, #0]
 8005226:	801a      	strh	r2, [r3, #0]
      break;
 8005228:	e016      	b.n	8005258 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800522a:	226c      	movs	r2, #108	@ 0x6c
 800522c:	18bb      	adds	r3, r7, r2
 800522e:	18ba      	adds	r2, r7, r2
 8005230:	8812      	ldrh	r2, [r2, #0]
 8005232:	21c0      	movs	r1, #192	@ 0xc0
 8005234:	00c9      	lsls	r1, r1, #3
 8005236:	430a      	orrs	r2, r1
 8005238:	801a      	strh	r2, [r3, #0]
      break;
 800523a:	e00d      	b.n	8005258 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800523c:	226c      	movs	r2, #108	@ 0x6c
 800523e:	18bb      	adds	r3, r7, r2
 8005240:	18ba      	adds	r2, r7, r2
 8005242:	8812      	ldrh	r2, [r2, #0]
 8005244:	2180      	movs	r1, #128	@ 0x80
 8005246:	00c9      	lsls	r1, r1, #3
 8005248:	430a      	orrs	r2, r1
 800524a:	801a      	strh	r2, [r3, #0]
      break;
 800524c:	e004      	b.n	8005258 <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 800524e:	236f      	movs	r3, #111	@ 0x6f
 8005250:	18fb      	adds	r3, r7, r3
 8005252:	2201      	movs	r2, #1
 8005254:	701a      	strb	r2, [r3, #0]
      break;
 8005256:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	781b      	ldrb	r3, [r3, #0]
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	18d3      	adds	r3, r2, r3
 8005262:	226c      	movs	r2, #108	@ 0x6c
 8005264:	18ba      	adds	r2, r7, r2
 8005266:	8812      	ldrh	r2, [r2, #0]
 8005268:	4983      	ldr	r1, [pc, #524]	@ (8005478 <USB_ActivateEndpoint+0x2b0>)
 800526a:	430a      	orrs	r2, r1
 800526c:	b292      	uxth	r2, r2
 800526e:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	18d3      	adds	r3, r2, r3
 800527a:	881b      	ldrh	r3, [r3, #0]
 800527c:	b29b      	uxth	r3, r3
 800527e:	b21b      	sxth	r3, r3
 8005280:	4a7e      	ldr	r2, [pc, #504]	@ (800547c <USB_ActivateEndpoint+0x2b4>)
 8005282:	4013      	ands	r3, r2
 8005284:	b21a      	sxth	r2, r3
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	b21b      	sxth	r3, r3
 800528c:	4313      	orrs	r3, r2
 800528e:	b21a      	sxth	r2, r3
 8005290:	2166      	movs	r1, #102	@ 0x66
 8005292:	187b      	adds	r3, r7, r1
 8005294:	801a      	strh	r2, [r3, #0]
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	781b      	ldrb	r3, [r3, #0]
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	18d3      	adds	r3, r2, r3
 80052a0:	187a      	adds	r2, r7, r1
 80052a2:	8812      	ldrh	r2, [r2, #0]
 80052a4:	4974      	ldr	r1, [pc, #464]	@ (8005478 <USB_ActivateEndpoint+0x2b0>)
 80052a6:	430a      	orrs	r2, r1
 80052a8:	b292      	uxth	r2, r2
 80052aa:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	7b1b      	ldrb	r3, [r3, #12]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d000      	beq.n	80052b6 <USB_ActivateEndpoint+0xee>
 80052b4:	e177      	b.n	80055a6 <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	785b      	ldrb	r3, [r3, #1]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d100      	bne.n	80052c0 <USB_ActivateEndpoint+0xf8>
 80052be:	e07a      	b.n	80053b6 <USB_ActivateEndpoint+0x1ee>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	61bb      	str	r3, [r7, #24]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2250      	movs	r2, #80	@ 0x50
 80052c8:	5a9b      	ldrh	r3, [r3, r2]
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	001a      	movs	r2, r3
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	189b      	adds	r3, r3, r2
 80052d2:	61bb      	str	r3, [r7, #24]
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	781b      	ldrb	r3, [r3, #0]
 80052d8:	00da      	lsls	r2, r3, #3
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	18d3      	adds	r3, r2, r3
 80052de:	2280      	movs	r2, #128	@ 0x80
 80052e0:	00d2      	lsls	r2, r2, #3
 80052e2:	4694      	mov	ip, r2
 80052e4:	4463      	add	r3, ip
 80052e6:	617b      	str	r3, [r7, #20]
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	88db      	ldrh	r3, [r3, #6]
 80052ec:	085b      	lsrs	r3, r3, #1
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	18db      	adds	r3, r3, r3
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	781b      	ldrb	r3, [r3, #0]
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	18d2      	adds	r2, r2, r3
 8005302:	2112      	movs	r1, #18
 8005304:	187b      	adds	r3, r7, r1
 8005306:	8812      	ldrh	r2, [r2, #0]
 8005308:	801a      	strh	r2, [r3, #0]
 800530a:	187b      	adds	r3, r7, r1
 800530c:	881b      	ldrh	r3, [r3, #0]
 800530e:	2240      	movs	r2, #64	@ 0x40
 8005310:	4013      	ands	r3, r2
 8005312:	d016      	beq.n	8005342 <USB_ActivateEndpoint+0x17a>
 8005314:	687a      	ldr	r2, [r7, #4]
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	009b      	lsls	r3, r3, #2
 800531c:	18d3      	adds	r3, r2, r3
 800531e:	881b      	ldrh	r3, [r3, #0]
 8005320:	b29a      	uxth	r2, r3
 8005322:	2010      	movs	r0, #16
 8005324:	183b      	adds	r3, r7, r0
 8005326:	4955      	ldr	r1, [pc, #340]	@ (800547c <USB_ActivateEndpoint+0x2b4>)
 8005328:	400a      	ands	r2, r1
 800532a:	801a      	strh	r2, [r3, #0]
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	781b      	ldrb	r3, [r3, #0]
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	18d3      	adds	r3, r2, r3
 8005336:	183a      	adds	r2, r7, r0
 8005338:	8812      	ldrh	r2, [r2, #0]
 800533a:	4951      	ldr	r1, [pc, #324]	@ (8005480 <USB_ActivateEndpoint+0x2b8>)
 800533c:	430a      	orrs	r2, r1
 800533e:	b292      	uxth	r2, r2
 8005340:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	78db      	ldrb	r3, [r3, #3]
 8005346:	2b01      	cmp	r3, #1
 8005348:	d01d      	beq.n	8005386 <USB_ActivateEndpoint+0x1be>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	781b      	ldrb	r3, [r3, #0]
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	18d3      	adds	r3, r2, r3
 8005354:	881b      	ldrh	r3, [r3, #0]
 8005356:	b29a      	uxth	r2, r3
 8005358:	200c      	movs	r0, #12
 800535a:	183b      	adds	r3, r7, r0
 800535c:	4949      	ldr	r1, [pc, #292]	@ (8005484 <USB_ActivateEndpoint+0x2bc>)
 800535e:	400a      	ands	r2, r1
 8005360:	801a      	strh	r2, [r3, #0]
 8005362:	183b      	adds	r3, r7, r0
 8005364:	183a      	adds	r2, r7, r0
 8005366:	8812      	ldrh	r2, [r2, #0]
 8005368:	2120      	movs	r1, #32
 800536a:	404a      	eors	r2, r1
 800536c:	801a      	strh	r2, [r3, #0]
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	781b      	ldrb	r3, [r3, #0]
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	18d3      	adds	r3, r2, r3
 8005378:	183a      	adds	r2, r7, r0
 800537a:	8812      	ldrh	r2, [r2, #0]
 800537c:	493e      	ldr	r1, [pc, #248]	@ (8005478 <USB_ActivateEndpoint+0x2b0>)
 800537e:	430a      	orrs	r2, r1
 8005380:	b292      	uxth	r2, r2
 8005382:	801a      	strh	r2, [r3, #0]
 8005384:	e2b5      	b.n	80058f2 <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005386:	687a      	ldr	r2, [r7, #4]
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	781b      	ldrb	r3, [r3, #0]
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	18d3      	adds	r3, r2, r3
 8005390:	881b      	ldrh	r3, [r3, #0]
 8005392:	b29a      	uxth	r2, r3
 8005394:	200e      	movs	r0, #14
 8005396:	183b      	adds	r3, r7, r0
 8005398:	493a      	ldr	r1, [pc, #232]	@ (8005484 <USB_ActivateEndpoint+0x2bc>)
 800539a:	400a      	ands	r2, r1
 800539c:	801a      	strh	r2, [r3, #0]
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	18d3      	adds	r3, r2, r3
 80053a8:	183a      	adds	r2, r7, r0
 80053aa:	8812      	ldrh	r2, [r2, #0]
 80053ac:	4932      	ldr	r1, [pc, #200]	@ (8005478 <USB_ActivateEndpoint+0x2b0>)
 80053ae:	430a      	orrs	r2, r1
 80053b0:	b292      	uxth	r2, r2
 80053b2:	801a      	strh	r2, [r3, #0]
 80053b4:	e29d      	b.n	80058f2 <USB_ActivateEndpoint+0x72a>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2250      	movs	r2, #80	@ 0x50
 80053be:	5a9b      	ldrh	r3, [r3, r2]
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	001a      	movs	r2, r3
 80053c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053c6:	189b      	adds	r3, r3, r2
 80053c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	00da      	lsls	r2, r3, #3
 80053d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d2:	18d3      	adds	r3, r2, r3
 80053d4:	4a2c      	ldr	r2, [pc, #176]	@ (8005488 <USB_ActivateEndpoint+0x2c0>)
 80053d6:	4694      	mov	ip, r2
 80053d8:	4463      	add	r3, ip
 80053da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	88db      	ldrh	r3, [r3, #6]
 80053e0:	085b      	lsrs	r3, r3, #1
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	18db      	adds	r3, r3, r3
 80053e6:	b29a      	uxth	r2, r3
 80053e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ea:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2250      	movs	r2, #80	@ 0x50
 80053f4:	5a9b      	ldrh	r3, [r3, r2]
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	001a      	movs	r2, r3
 80053fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053fc:	189b      	adds	r3, r3, r2
 80053fe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	781b      	ldrb	r3, [r3, #0]
 8005404:	00da      	lsls	r2, r3, #3
 8005406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005408:	18d3      	adds	r3, r2, r3
 800540a:	4a20      	ldr	r2, [pc, #128]	@ (800548c <USB_ActivateEndpoint+0x2c4>)
 800540c:	4694      	mov	ip, r2
 800540e:	4463      	add	r3, ip
 8005410:	627b      	str	r3, [r7, #36]	@ 0x24
 8005412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005414:	881b      	ldrh	r3, [r3, #0]
 8005416:	b29b      	uxth	r3, r3
 8005418:	059b      	lsls	r3, r3, #22
 800541a:	0d9b      	lsrs	r3, r3, #22
 800541c:	b29a      	uxth	r2, r3
 800541e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005420:	801a      	strh	r2, [r3, #0]
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	691b      	ldr	r3, [r3, #16]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d108      	bne.n	800543c <USB_ActivateEndpoint+0x274>
 800542a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542c:	881b      	ldrh	r3, [r3, #0]
 800542e:	b29b      	uxth	r3, r3
 8005430:	4a17      	ldr	r2, [pc, #92]	@ (8005490 <USB_ActivateEndpoint+0x2c8>)
 8005432:	4313      	orrs	r3, r2
 8005434:	b29a      	uxth	r2, r3
 8005436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005438:	801a      	strh	r2, [r3, #0]
 800543a:	e045      	b.n	80054c8 <USB_ActivateEndpoint+0x300>
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	691b      	ldr	r3, [r3, #16]
 8005440:	2b3e      	cmp	r3, #62	@ 0x3e
 8005442:	d827      	bhi.n	8005494 <USB_ActivateEndpoint+0x2cc>
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	691b      	ldr	r3, [r3, #16]
 8005448:	085b      	lsrs	r3, r3, #1
 800544a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	691b      	ldr	r3, [r3, #16]
 8005450:	2201      	movs	r2, #1
 8005452:	4013      	ands	r3, r2
 8005454:	d002      	beq.n	800545c <USB_ActivateEndpoint+0x294>
 8005456:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005458:	3301      	adds	r3, #1
 800545a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800545c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800545e:	881b      	ldrh	r3, [r3, #0]
 8005460:	b29a      	uxth	r2, r3
 8005462:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005464:	b29b      	uxth	r3, r3
 8005466:	029b      	lsls	r3, r3, #10
 8005468:	b29b      	uxth	r3, r3
 800546a:	4313      	orrs	r3, r2
 800546c:	b29a      	uxth	r2, r3
 800546e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005470:	801a      	strh	r2, [r3, #0]
 8005472:	e029      	b.n	80054c8 <USB_ActivateEndpoint+0x300>
 8005474:	ffff898f 	.word	0xffff898f
 8005478:	ffff8080 	.word	0xffff8080
 800547c:	ffff8f8f 	.word	0xffff8f8f
 8005480:	ffff80c0 	.word	0xffff80c0
 8005484:	ffff8fbf 	.word	0xffff8fbf
 8005488:	00000404 	.word	0x00000404
 800548c:	00000406 	.word	0x00000406
 8005490:	ffff8000 	.word	0xffff8000
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	691b      	ldr	r3, [r3, #16]
 8005498:	095b      	lsrs	r3, r3, #5
 800549a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	691b      	ldr	r3, [r3, #16]
 80054a0:	221f      	movs	r2, #31
 80054a2:	4013      	ands	r3, r2
 80054a4:	d102      	bne.n	80054ac <USB_ActivateEndpoint+0x2e4>
 80054a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054a8:	3b01      	subs	r3, #1
 80054aa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ae:	881b      	ldrh	r3, [r3, #0]
 80054b0:	b29a      	uxth	r2, r3
 80054b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	029b      	lsls	r3, r3, #10
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	4313      	orrs	r3, r2
 80054bc:	b29b      	uxth	r3, r3
 80054be:	4ab5      	ldr	r2, [pc, #724]	@ (8005794 <USB_ActivateEndpoint+0x5cc>)
 80054c0:	4313      	orrs	r3, r2
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	18d2      	adds	r2, r2, r3
 80054d2:	2122      	movs	r1, #34	@ 0x22
 80054d4:	187b      	adds	r3, r7, r1
 80054d6:	8812      	ldrh	r2, [r2, #0]
 80054d8:	801a      	strh	r2, [r3, #0]
 80054da:	187b      	adds	r3, r7, r1
 80054dc:	881a      	ldrh	r2, [r3, #0]
 80054de:	2380      	movs	r3, #128	@ 0x80
 80054e0:	01db      	lsls	r3, r3, #7
 80054e2:	4013      	ands	r3, r2
 80054e4:	d016      	beq.n	8005514 <USB_ActivateEndpoint+0x34c>
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	781b      	ldrb	r3, [r3, #0]
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	18d3      	adds	r3, r2, r3
 80054f0:	881b      	ldrh	r3, [r3, #0]
 80054f2:	b29a      	uxth	r2, r3
 80054f4:	2020      	movs	r0, #32
 80054f6:	183b      	adds	r3, r7, r0
 80054f8:	49a7      	ldr	r1, [pc, #668]	@ (8005798 <USB_ActivateEndpoint+0x5d0>)
 80054fa:	400a      	ands	r2, r1
 80054fc:	801a      	strh	r2, [r3, #0]
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	009b      	lsls	r3, r3, #2
 8005506:	18d3      	adds	r3, r2, r3
 8005508:	183a      	adds	r2, r7, r0
 800550a:	8812      	ldrh	r2, [r2, #0]
 800550c:	49a3      	ldr	r1, [pc, #652]	@ (800579c <USB_ActivateEndpoint+0x5d4>)
 800550e:	430a      	orrs	r2, r1
 8005510:	b292      	uxth	r2, r2
 8005512:	801a      	strh	r2, [r3, #0]

      if (ep->num == 0U)
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	781b      	ldrb	r3, [r3, #0]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d125      	bne.n	8005568 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	781b      	ldrb	r3, [r3, #0]
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	18d3      	adds	r3, r2, r3
 8005526:	881b      	ldrh	r3, [r3, #0]
 8005528:	b29a      	uxth	r2, r3
 800552a:	201c      	movs	r0, #28
 800552c:	183b      	adds	r3, r7, r0
 800552e:	499c      	ldr	r1, [pc, #624]	@ (80057a0 <USB_ActivateEndpoint+0x5d8>)
 8005530:	400a      	ands	r2, r1
 8005532:	801a      	strh	r2, [r3, #0]
 8005534:	183b      	adds	r3, r7, r0
 8005536:	183a      	adds	r2, r7, r0
 8005538:	8812      	ldrh	r2, [r2, #0]
 800553a:	2180      	movs	r1, #128	@ 0x80
 800553c:	0149      	lsls	r1, r1, #5
 800553e:	404a      	eors	r2, r1
 8005540:	801a      	strh	r2, [r3, #0]
 8005542:	183b      	adds	r3, r7, r0
 8005544:	183a      	adds	r2, r7, r0
 8005546:	8812      	ldrh	r2, [r2, #0]
 8005548:	2180      	movs	r1, #128	@ 0x80
 800554a:	0189      	lsls	r1, r1, #6
 800554c:	404a      	eors	r2, r1
 800554e:	801a      	strh	r2, [r3, #0]
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	781b      	ldrb	r3, [r3, #0]
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	18d3      	adds	r3, r2, r3
 800555a:	183a      	adds	r2, r7, r0
 800555c:	8812      	ldrh	r2, [r2, #0]
 800555e:	4991      	ldr	r1, [pc, #580]	@ (80057a4 <USB_ActivateEndpoint+0x5dc>)
 8005560:	430a      	orrs	r2, r1
 8005562:	b292      	uxth	r2, r2
 8005564:	801a      	strh	r2, [r3, #0]
 8005566:	e1c4      	b.n	80058f2 <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005568:	687a      	ldr	r2, [r7, #4]
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	781b      	ldrb	r3, [r3, #0]
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	18d3      	adds	r3, r2, r3
 8005572:	881b      	ldrh	r3, [r3, #0]
 8005574:	b29a      	uxth	r2, r3
 8005576:	201e      	movs	r0, #30
 8005578:	183b      	adds	r3, r7, r0
 800557a:	4989      	ldr	r1, [pc, #548]	@ (80057a0 <USB_ActivateEndpoint+0x5d8>)
 800557c:	400a      	ands	r2, r1
 800557e:	801a      	strh	r2, [r3, #0]
 8005580:	183b      	adds	r3, r7, r0
 8005582:	183a      	adds	r2, r7, r0
 8005584:	8812      	ldrh	r2, [r2, #0]
 8005586:	2180      	movs	r1, #128	@ 0x80
 8005588:	0189      	lsls	r1, r1, #6
 800558a:	404a      	eors	r2, r1
 800558c:	801a      	strh	r2, [r3, #0]
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	781b      	ldrb	r3, [r3, #0]
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	18d3      	adds	r3, r2, r3
 8005598:	183a      	adds	r2, r7, r0
 800559a:	8812      	ldrh	r2, [r2, #0]
 800559c:	4981      	ldr	r1, [pc, #516]	@ (80057a4 <USB_ActivateEndpoint+0x5dc>)
 800559e:	430a      	orrs	r2, r1
 80055a0:	b292      	uxth	r2, r2
 80055a2:	801a      	strh	r2, [r3, #0]
 80055a4:	e1a5      	b.n	80058f2 <USB_ActivateEndpoint+0x72a>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	78db      	ldrb	r3, [r3, #3]
 80055aa:	2b02      	cmp	r3, #2
 80055ac:	d117      	bne.n	80055de <USB_ActivateEndpoint+0x416>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	781b      	ldrb	r3, [r3, #0]
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	18d3      	adds	r3, r2, r3
 80055b8:	881b      	ldrh	r3, [r3, #0]
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	2062      	movs	r0, #98	@ 0x62
 80055be:	183b      	adds	r3, r7, r0
 80055c0:	4975      	ldr	r1, [pc, #468]	@ (8005798 <USB_ActivateEndpoint+0x5d0>)
 80055c2:	400a      	ands	r2, r1
 80055c4:	801a      	strh	r2, [r3, #0]
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	781b      	ldrb	r3, [r3, #0]
 80055cc:	009b      	lsls	r3, r3, #2
 80055ce:	18d3      	adds	r3, r2, r3
 80055d0:	183a      	adds	r2, r7, r0
 80055d2:	8812      	ldrh	r2, [r2, #0]
 80055d4:	4974      	ldr	r1, [pc, #464]	@ (80057a8 <USB_ActivateEndpoint+0x5e0>)
 80055d6:	430a      	orrs	r2, r1
 80055d8:	b292      	uxth	r2, r2
 80055da:	801a      	strh	r2, [r3, #0]
 80055dc:	e016      	b.n	800560c <USB_ActivateEndpoint+0x444>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	781b      	ldrb	r3, [r3, #0]
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	18d3      	adds	r3, r2, r3
 80055e8:	881b      	ldrh	r3, [r3, #0]
 80055ea:	b29a      	uxth	r2, r3
 80055ec:	2064      	movs	r0, #100	@ 0x64
 80055ee:	183b      	adds	r3, r7, r0
 80055f0:	496e      	ldr	r1, [pc, #440]	@ (80057ac <USB_ActivateEndpoint+0x5e4>)
 80055f2:	400a      	ands	r2, r1
 80055f4:	801a      	strh	r2, [r3, #0]
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	781b      	ldrb	r3, [r3, #0]
 80055fc:	009b      	lsls	r3, r3, #2
 80055fe:	18d3      	adds	r3, r2, r3
 8005600:	183a      	adds	r2, r7, r0
 8005602:	8812      	ldrh	r2, [r2, #0]
 8005604:	4967      	ldr	r1, [pc, #412]	@ (80057a4 <USB_ActivateEndpoint+0x5dc>)
 8005606:	430a      	orrs	r2, r1
 8005608:	b292      	uxth	r2, r2
 800560a:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2250      	movs	r2, #80	@ 0x50
 8005614:	5a9b      	ldrh	r3, [r3, r2]
 8005616:	b29b      	uxth	r3, r3
 8005618:	001a      	movs	r2, r3
 800561a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800561c:	189b      	adds	r3, r3, r2
 800561e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	00da      	lsls	r2, r3, #3
 8005626:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005628:	18d3      	adds	r3, r2, r3
 800562a:	2280      	movs	r2, #128	@ 0x80
 800562c:	00d2      	lsls	r2, r2, #3
 800562e:	4694      	mov	ip, r2
 8005630:	4463      	add	r3, ip
 8005632:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	891b      	ldrh	r3, [r3, #8]
 8005638:	085b      	lsrs	r3, r3, #1
 800563a:	b29b      	uxth	r3, r3
 800563c:	18db      	adds	r3, r3, r3
 800563e:	b29a      	uxth	r2, r3
 8005640:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005642:	801a      	strh	r2, [r3, #0]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	657b      	str	r3, [r7, #84]	@ 0x54
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2250      	movs	r2, #80	@ 0x50
 800564c:	5a9b      	ldrh	r3, [r3, r2]
 800564e:	b29b      	uxth	r3, r3
 8005650:	001a      	movs	r2, r3
 8005652:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005654:	189b      	adds	r3, r3, r2
 8005656:	657b      	str	r3, [r7, #84]	@ 0x54
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	00da      	lsls	r2, r3, #3
 800565e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005660:	18d3      	adds	r3, r2, r3
 8005662:	4a53      	ldr	r2, [pc, #332]	@ (80057b0 <USB_ActivateEndpoint+0x5e8>)
 8005664:	4694      	mov	ip, r2
 8005666:	4463      	add	r3, ip
 8005668:	653b      	str	r3, [r7, #80]	@ 0x50
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	895b      	ldrh	r3, [r3, #10]
 800566e:	085b      	lsrs	r3, r3, #1
 8005670:	b29b      	uxth	r3, r3
 8005672:	18db      	adds	r3, r3, r3
 8005674:	b29a      	uxth	r2, r3
 8005676:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005678:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	785b      	ldrb	r3, [r3, #1]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d000      	beq.n	8005684 <USB_ActivateEndpoint+0x4bc>
 8005682:	e09b      	b.n	80057bc <USB_ActivateEndpoint+0x5f4>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	781b      	ldrb	r3, [r3, #0]
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	18d2      	adds	r2, r2, r3
 800568e:	2140      	movs	r1, #64	@ 0x40
 8005690:	187b      	adds	r3, r7, r1
 8005692:	8812      	ldrh	r2, [r2, #0]
 8005694:	801a      	strh	r2, [r3, #0]
 8005696:	187b      	adds	r3, r7, r1
 8005698:	881a      	ldrh	r2, [r3, #0]
 800569a:	2380      	movs	r3, #128	@ 0x80
 800569c:	01db      	lsls	r3, r3, #7
 800569e:	4013      	ands	r3, r2
 80056a0:	d016      	beq.n	80056d0 <USB_ActivateEndpoint+0x508>
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	781b      	ldrb	r3, [r3, #0]
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	18d3      	adds	r3, r2, r3
 80056ac:	881b      	ldrh	r3, [r3, #0]
 80056ae:	b29a      	uxth	r2, r3
 80056b0:	203e      	movs	r0, #62	@ 0x3e
 80056b2:	183b      	adds	r3, r7, r0
 80056b4:	4938      	ldr	r1, [pc, #224]	@ (8005798 <USB_ActivateEndpoint+0x5d0>)
 80056b6:	400a      	ands	r2, r1
 80056b8:	801a      	strh	r2, [r3, #0]
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	781b      	ldrb	r3, [r3, #0]
 80056c0:	009b      	lsls	r3, r3, #2
 80056c2:	18d3      	adds	r3, r2, r3
 80056c4:	183a      	adds	r2, r7, r0
 80056c6:	8812      	ldrh	r2, [r2, #0]
 80056c8:	4934      	ldr	r1, [pc, #208]	@ (800579c <USB_ActivateEndpoint+0x5d4>)
 80056ca:	430a      	orrs	r2, r1
 80056cc:	b292      	uxth	r2, r2
 80056ce:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	009b      	lsls	r3, r3, #2
 80056d8:	18d2      	adds	r2, r2, r3
 80056da:	213c      	movs	r1, #60	@ 0x3c
 80056dc:	187b      	adds	r3, r7, r1
 80056de:	8812      	ldrh	r2, [r2, #0]
 80056e0:	801a      	strh	r2, [r3, #0]
 80056e2:	187b      	adds	r3, r7, r1
 80056e4:	881b      	ldrh	r3, [r3, #0]
 80056e6:	2240      	movs	r2, #64	@ 0x40
 80056e8:	4013      	ands	r3, r2
 80056ea:	d016      	beq.n	800571a <USB_ActivateEndpoint+0x552>
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	18d3      	adds	r3, r2, r3
 80056f6:	881b      	ldrh	r3, [r3, #0]
 80056f8:	b29a      	uxth	r2, r3
 80056fa:	203a      	movs	r0, #58	@ 0x3a
 80056fc:	183b      	adds	r3, r7, r0
 80056fe:	4926      	ldr	r1, [pc, #152]	@ (8005798 <USB_ActivateEndpoint+0x5d0>)
 8005700:	400a      	ands	r2, r1
 8005702:	801a      	strh	r2, [r3, #0]
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	781b      	ldrb	r3, [r3, #0]
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	18d3      	adds	r3, r2, r3
 800570e:	183a      	adds	r2, r7, r0
 8005710:	8812      	ldrh	r2, [r2, #0]
 8005712:	4928      	ldr	r1, [pc, #160]	@ (80057b4 <USB_ActivateEndpoint+0x5ec>)
 8005714:	430a      	orrs	r2, r1
 8005716:	b292      	uxth	r2, r2
 8005718:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800571a:	687a      	ldr	r2, [r7, #4]
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	18d3      	adds	r3, r2, r3
 8005724:	881b      	ldrh	r3, [r3, #0]
 8005726:	b29a      	uxth	r2, r3
 8005728:	2038      	movs	r0, #56	@ 0x38
 800572a:	183b      	adds	r3, r7, r0
 800572c:	491c      	ldr	r1, [pc, #112]	@ (80057a0 <USB_ActivateEndpoint+0x5d8>)
 800572e:	400a      	ands	r2, r1
 8005730:	801a      	strh	r2, [r3, #0]
 8005732:	183b      	adds	r3, r7, r0
 8005734:	183a      	adds	r2, r7, r0
 8005736:	8812      	ldrh	r2, [r2, #0]
 8005738:	2180      	movs	r1, #128	@ 0x80
 800573a:	0149      	lsls	r1, r1, #5
 800573c:	404a      	eors	r2, r1
 800573e:	801a      	strh	r2, [r3, #0]
 8005740:	183b      	adds	r3, r7, r0
 8005742:	183a      	adds	r2, r7, r0
 8005744:	8812      	ldrh	r2, [r2, #0]
 8005746:	2180      	movs	r1, #128	@ 0x80
 8005748:	0189      	lsls	r1, r1, #6
 800574a:	404a      	eors	r2, r1
 800574c:	801a      	strh	r2, [r3, #0]
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	18d3      	adds	r3, r2, r3
 8005758:	183a      	adds	r2, r7, r0
 800575a:	8812      	ldrh	r2, [r2, #0]
 800575c:	4911      	ldr	r1, [pc, #68]	@ (80057a4 <USB_ActivateEndpoint+0x5dc>)
 800575e:	430a      	orrs	r2, r1
 8005760:	b292      	uxth	r2, r2
 8005762:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	18d3      	adds	r3, r2, r3
 800576e:	881b      	ldrh	r3, [r3, #0]
 8005770:	b29a      	uxth	r2, r3
 8005772:	2036      	movs	r0, #54	@ 0x36
 8005774:	183b      	adds	r3, r7, r0
 8005776:	4910      	ldr	r1, [pc, #64]	@ (80057b8 <USB_ActivateEndpoint+0x5f0>)
 8005778:	400a      	ands	r2, r1
 800577a:	801a      	strh	r2, [r3, #0]
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	781b      	ldrb	r3, [r3, #0]
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	18d3      	adds	r3, r2, r3
 8005786:	183a      	adds	r2, r7, r0
 8005788:	8812      	ldrh	r2, [r2, #0]
 800578a:	4906      	ldr	r1, [pc, #24]	@ (80057a4 <USB_ActivateEndpoint+0x5dc>)
 800578c:	430a      	orrs	r2, r1
 800578e:	b292      	uxth	r2, r2
 8005790:	801a      	strh	r2, [r3, #0]
 8005792:	e0ae      	b.n	80058f2 <USB_ActivateEndpoint+0x72a>
 8005794:	ffff8000 	.word	0xffff8000
 8005798:	ffff8f8f 	.word	0xffff8f8f
 800579c:	ffffc080 	.word	0xffffc080
 80057a0:	ffffbf8f 	.word	0xffffbf8f
 80057a4:	ffff8080 	.word	0xffff8080
 80057a8:	ffff8180 	.word	0xffff8180
 80057ac:	ffff8e8f 	.word	0xffff8e8f
 80057b0:	00000404 	.word	0x00000404
 80057b4:	ffff80c0 	.word	0xffff80c0
 80057b8:	ffff8fbf 	.word	0xffff8fbf
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	781b      	ldrb	r3, [r3, #0]
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	18d2      	adds	r2, r2, r3
 80057c6:	214e      	movs	r1, #78	@ 0x4e
 80057c8:	187b      	adds	r3, r7, r1
 80057ca:	8812      	ldrh	r2, [r2, #0]
 80057cc:	801a      	strh	r2, [r3, #0]
 80057ce:	187b      	adds	r3, r7, r1
 80057d0:	881a      	ldrh	r2, [r3, #0]
 80057d2:	2380      	movs	r3, #128	@ 0x80
 80057d4:	01db      	lsls	r3, r3, #7
 80057d6:	4013      	ands	r3, r2
 80057d8:	d016      	beq.n	8005808 <USB_ActivateEndpoint+0x640>
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	18d3      	adds	r3, r2, r3
 80057e4:	881b      	ldrh	r3, [r3, #0]
 80057e6:	b29a      	uxth	r2, r3
 80057e8:	204c      	movs	r0, #76	@ 0x4c
 80057ea:	183b      	adds	r3, r7, r0
 80057ec:	4944      	ldr	r1, [pc, #272]	@ (8005900 <USB_ActivateEndpoint+0x738>)
 80057ee:	400a      	ands	r2, r1
 80057f0:	801a      	strh	r2, [r3, #0]
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	009b      	lsls	r3, r3, #2
 80057fa:	18d3      	adds	r3, r2, r3
 80057fc:	183a      	adds	r2, r7, r0
 80057fe:	8812      	ldrh	r2, [r2, #0]
 8005800:	4940      	ldr	r1, [pc, #256]	@ (8005904 <USB_ActivateEndpoint+0x73c>)
 8005802:	430a      	orrs	r2, r1
 8005804:	b292      	uxth	r2, r2
 8005806:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	781b      	ldrb	r3, [r3, #0]
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	18d2      	adds	r2, r2, r3
 8005812:	214a      	movs	r1, #74	@ 0x4a
 8005814:	187b      	adds	r3, r7, r1
 8005816:	8812      	ldrh	r2, [r2, #0]
 8005818:	801a      	strh	r2, [r3, #0]
 800581a:	187b      	adds	r3, r7, r1
 800581c:	881b      	ldrh	r3, [r3, #0]
 800581e:	2240      	movs	r2, #64	@ 0x40
 8005820:	4013      	ands	r3, r2
 8005822:	d016      	beq.n	8005852 <USB_ActivateEndpoint+0x68a>
 8005824:	687a      	ldr	r2, [r7, #4]
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	781b      	ldrb	r3, [r3, #0]
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	18d3      	adds	r3, r2, r3
 800582e:	881b      	ldrh	r3, [r3, #0]
 8005830:	b29a      	uxth	r2, r3
 8005832:	2048      	movs	r0, #72	@ 0x48
 8005834:	183b      	adds	r3, r7, r0
 8005836:	4932      	ldr	r1, [pc, #200]	@ (8005900 <USB_ActivateEndpoint+0x738>)
 8005838:	400a      	ands	r2, r1
 800583a:	801a      	strh	r2, [r3, #0]
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	781b      	ldrb	r3, [r3, #0]
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	18d3      	adds	r3, r2, r3
 8005846:	183a      	adds	r2, r7, r0
 8005848:	8812      	ldrh	r2, [r2, #0]
 800584a:	492f      	ldr	r1, [pc, #188]	@ (8005908 <USB_ActivateEndpoint+0x740>)
 800584c:	430a      	orrs	r2, r1
 800584e:	b292      	uxth	r2, r2
 8005850:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	78db      	ldrb	r3, [r3, #3]
 8005856:	2b01      	cmp	r3, #1
 8005858:	d01d      	beq.n	8005896 <USB_ActivateEndpoint+0x6ce>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	18d3      	adds	r3, r2, r3
 8005864:	881b      	ldrh	r3, [r3, #0]
 8005866:	b29a      	uxth	r2, r3
 8005868:	2044      	movs	r0, #68	@ 0x44
 800586a:	183b      	adds	r3, r7, r0
 800586c:	4927      	ldr	r1, [pc, #156]	@ (800590c <USB_ActivateEndpoint+0x744>)
 800586e:	400a      	ands	r2, r1
 8005870:	801a      	strh	r2, [r3, #0]
 8005872:	183b      	adds	r3, r7, r0
 8005874:	183a      	adds	r2, r7, r0
 8005876:	8812      	ldrh	r2, [r2, #0]
 8005878:	2120      	movs	r1, #32
 800587a:	404a      	eors	r2, r1
 800587c:	801a      	strh	r2, [r3, #0]
 800587e:	687a      	ldr	r2, [r7, #4]
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	18d3      	adds	r3, r2, r3
 8005888:	183a      	adds	r2, r7, r0
 800588a:	8812      	ldrh	r2, [r2, #0]
 800588c:	4920      	ldr	r1, [pc, #128]	@ (8005910 <USB_ActivateEndpoint+0x748>)
 800588e:	430a      	orrs	r2, r1
 8005890:	b292      	uxth	r2, r2
 8005892:	801a      	strh	r2, [r3, #0]
 8005894:	e016      	b.n	80058c4 <USB_ActivateEndpoint+0x6fc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	18d3      	adds	r3, r2, r3
 80058a0:	881b      	ldrh	r3, [r3, #0]
 80058a2:	b29a      	uxth	r2, r3
 80058a4:	2046      	movs	r0, #70	@ 0x46
 80058a6:	183b      	adds	r3, r7, r0
 80058a8:	4918      	ldr	r1, [pc, #96]	@ (800590c <USB_ActivateEndpoint+0x744>)
 80058aa:	400a      	ands	r2, r1
 80058ac:	801a      	strh	r2, [r3, #0]
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	781b      	ldrb	r3, [r3, #0]
 80058b4:	009b      	lsls	r3, r3, #2
 80058b6:	18d3      	adds	r3, r2, r3
 80058b8:	183a      	adds	r2, r7, r0
 80058ba:	8812      	ldrh	r2, [r2, #0]
 80058bc:	4914      	ldr	r1, [pc, #80]	@ (8005910 <USB_ActivateEndpoint+0x748>)
 80058be:	430a      	orrs	r2, r1
 80058c0:	b292      	uxth	r2, r2
 80058c2:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80058c4:	687a      	ldr	r2, [r7, #4]
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	781b      	ldrb	r3, [r3, #0]
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	18d3      	adds	r3, r2, r3
 80058ce:	881b      	ldrh	r3, [r3, #0]
 80058d0:	b29a      	uxth	r2, r3
 80058d2:	2042      	movs	r0, #66	@ 0x42
 80058d4:	183b      	adds	r3, r7, r0
 80058d6:	490f      	ldr	r1, [pc, #60]	@ (8005914 <USB_ActivateEndpoint+0x74c>)
 80058d8:	400a      	ands	r2, r1
 80058da:	801a      	strh	r2, [r3, #0]
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	18d3      	adds	r3, r2, r3
 80058e6:	183a      	adds	r2, r7, r0
 80058e8:	8812      	ldrh	r2, [r2, #0]
 80058ea:	4909      	ldr	r1, [pc, #36]	@ (8005910 <USB_ActivateEndpoint+0x748>)
 80058ec:	430a      	orrs	r2, r1
 80058ee:	b292      	uxth	r2, r2
 80058f0:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80058f2:	236f      	movs	r3, #111	@ 0x6f
 80058f4:	18fb      	adds	r3, r7, r3
 80058f6:	781b      	ldrb	r3, [r3, #0]
}
 80058f8:	0018      	movs	r0, r3
 80058fa:	46bd      	mov	sp, r7
 80058fc:	b01c      	add	sp, #112	@ 0x70
 80058fe:	bd80      	pop	{r7, pc}
 8005900:	ffff8f8f 	.word	0xffff8f8f
 8005904:	ffffc080 	.word	0xffffc080
 8005908:	ffff80c0 	.word	0xffff80c0
 800590c:	ffff8fbf 	.word	0xffff8fbf
 8005910:	ffff8080 	.word	0xffff8080
 8005914:	ffffbf8f 	.word	0xffffbf8f

08005918 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b08c      	sub	sp, #48	@ 0x30
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	7b1b      	ldrb	r3, [r3, #12]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d000      	beq.n	800592c <USB_DeactivateEndpoint+0x14>
 800592a:	e07e      	b.n	8005a2a <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	785b      	ldrb	r3, [r3, #1]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d03c      	beq.n	80059ae <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	18d2      	adds	r2, r2, r3
 800593e:	210c      	movs	r1, #12
 8005940:	187b      	adds	r3, r7, r1
 8005942:	8812      	ldrh	r2, [r2, #0]
 8005944:	801a      	strh	r2, [r3, #0]
 8005946:	187b      	adds	r3, r7, r1
 8005948:	881b      	ldrh	r3, [r3, #0]
 800594a:	2240      	movs	r2, #64	@ 0x40
 800594c:	4013      	ands	r3, r2
 800594e:	d016      	beq.n	800597e <USB_DeactivateEndpoint+0x66>
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	18d3      	adds	r3, r2, r3
 800595a:	881b      	ldrh	r3, [r3, #0]
 800595c:	b29a      	uxth	r2, r3
 800595e:	200a      	movs	r0, #10
 8005960:	183b      	adds	r3, r7, r0
 8005962:	49c7      	ldr	r1, [pc, #796]	@ (8005c80 <USB_DeactivateEndpoint+0x368>)
 8005964:	400a      	ands	r2, r1
 8005966:	801a      	strh	r2, [r3, #0]
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	18d3      	adds	r3, r2, r3
 8005972:	183a      	adds	r2, r7, r0
 8005974:	8812      	ldrh	r2, [r2, #0]
 8005976:	49c3      	ldr	r1, [pc, #780]	@ (8005c84 <USB_DeactivateEndpoint+0x36c>)
 8005978:	430a      	orrs	r2, r1
 800597a:	b292      	uxth	r2, r2
 800597c:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	18d3      	adds	r3, r2, r3
 8005988:	881b      	ldrh	r3, [r3, #0]
 800598a:	b29a      	uxth	r2, r3
 800598c:	2008      	movs	r0, #8
 800598e:	183b      	adds	r3, r7, r0
 8005990:	49bd      	ldr	r1, [pc, #756]	@ (8005c88 <USB_DeactivateEndpoint+0x370>)
 8005992:	400a      	ands	r2, r1
 8005994:	801a      	strh	r2, [r3, #0]
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	18d3      	adds	r3, r2, r3
 80059a0:	183a      	adds	r2, r7, r0
 80059a2:	8812      	ldrh	r2, [r2, #0]
 80059a4:	49b9      	ldr	r1, [pc, #740]	@ (8005c8c <USB_DeactivateEndpoint+0x374>)
 80059a6:	430a      	orrs	r2, r1
 80059a8:	b292      	uxth	r2, r2
 80059aa:	801a      	strh	r2, [r3, #0]
 80059ac:	e163      	b.n	8005c76 <USB_DeactivateEndpoint+0x35e>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	781b      	ldrb	r3, [r3, #0]
 80059b4:	009b      	lsls	r3, r3, #2
 80059b6:	18d2      	adds	r2, r2, r3
 80059b8:	2112      	movs	r1, #18
 80059ba:	187b      	adds	r3, r7, r1
 80059bc:	8812      	ldrh	r2, [r2, #0]
 80059be:	801a      	strh	r2, [r3, #0]
 80059c0:	187b      	adds	r3, r7, r1
 80059c2:	881a      	ldrh	r2, [r3, #0]
 80059c4:	2380      	movs	r3, #128	@ 0x80
 80059c6:	01db      	lsls	r3, r3, #7
 80059c8:	4013      	ands	r3, r2
 80059ca:	d016      	beq.n	80059fa <USB_DeactivateEndpoint+0xe2>
 80059cc:	687a      	ldr	r2, [r7, #4]
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	781b      	ldrb	r3, [r3, #0]
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	18d3      	adds	r3, r2, r3
 80059d6:	881b      	ldrh	r3, [r3, #0]
 80059d8:	b29a      	uxth	r2, r3
 80059da:	2010      	movs	r0, #16
 80059dc:	183b      	adds	r3, r7, r0
 80059de:	49a8      	ldr	r1, [pc, #672]	@ (8005c80 <USB_DeactivateEndpoint+0x368>)
 80059e0:	400a      	ands	r2, r1
 80059e2:	801a      	strh	r2, [r3, #0]
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	18d3      	adds	r3, r2, r3
 80059ee:	183a      	adds	r2, r7, r0
 80059f0:	8812      	ldrh	r2, [r2, #0]
 80059f2:	49a7      	ldr	r1, [pc, #668]	@ (8005c90 <USB_DeactivateEndpoint+0x378>)
 80059f4:	430a      	orrs	r2, r1
 80059f6:	b292      	uxth	r2, r2
 80059f8:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80059fa:	687a      	ldr	r2, [r7, #4]
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	18d3      	adds	r3, r2, r3
 8005a04:	881b      	ldrh	r3, [r3, #0]
 8005a06:	b29a      	uxth	r2, r3
 8005a08:	200e      	movs	r0, #14
 8005a0a:	183b      	adds	r3, r7, r0
 8005a0c:	49a1      	ldr	r1, [pc, #644]	@ (8005c94 <USB_DeactivateEndpoint+0x37c>)
 8005a0e:	400a      	ands	r2, r1
 8005a10:	801a      	strh	r2, [r3, #0]
 8005a12:	687a      	ldr	r2, [r7, #4]
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	18d3      	adds	r3, r2, r3
 8005a1c:	183a      	adds	r2, r7, r0
 8005a1e:	8812      	ldrh	r2, [r2, #0]
 8005a20:	499a      	ldr	r1, [pc, #616]	@ (8005c8c <USB_DeactivateEndpoint+0x374>)
 8005a22:	430a      	orrs	r2, r1
 8005a24:	b292      	uxth	r2, r2
 8005a26:	801a      	strh	r2, [r3, #0]
 8005a28:	e125      	b.n	8005c76 <USB_DeactivateEndpoint+0x35e>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	785b      	ldrb	r3, [r3, #1]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d000      	beq.n	8005a34 <USB_DeactivateEndpoint+0x11c>
 8005a32:	e090      	b.n	8005b56 <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	18d2      	adds	r2, r2, r3
 8005a3e:	2120      	movs	r1, #32
 8005a40:	187b      	adds	r3, r7, r1
 8005a42:	8812      	ldrh	r2, [r2, #0]
 8005a44:	801a      	strh	r2, [r3, #0]
 8005a46:	187b      	adds	r3, r7, r1
 8005a48:	881a      	ldrh	r2, [r3, #0]
 8005a4a:	2380      	movs	r3, #128	@ 0x80
 8005a4c:	01db      	lsls	r3, r3, #7
 8005a4e:	4013      	ands	r3, r2
 8005a50:	d016      	beq.n	8005a80 <USB_DeactivateEndpoint+0x168>
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	781b      	ldrb	r3, [r3, #0]
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	18d3      	adds	r3, r2, r3
 8005a5c:	881b      	ldrh	r3, [r3, #0]
 8005a5e:	b29a      	uxth	r2, r3
 8005a60:	201e      	movs	r0, #30
 8005a62:	183b      	adds	r3, r7, r0
 8005a64:	4986      	ldr	r1, [pc, #536]	@ (8005c80 <USB_DeactivateEndpoint+0x368>)
 8005a66:	400a      	ands	r2, r1
 8005a68:	801a      	strh	r2, [r3, #0]
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	781b      	ldrb	r3, [r3, #0]
 8005a70:	009b      	lsls	r3, r3, #2
 8005a72:	18d3      	adds	r3, r2, r3
 8005a74:	183a      	adds	r2, r7, r0
 8005a76:	8812      	ldrh	r2, [r2, #0]
 8005a78:	4985      	ldr	r1, [pc, #532]	@ (8005c90 <USB_DeactivateEndpoint+0x378>)
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	b292      	uxth	r2, r2
 8005a7e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005a80:	687a      	ldr	r2, [r7, #4]
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	781b      	ldrb	r3, [r3, #0]
 8005a86:	009b      	lsls	r3, r3, #2
 8005a88:	18d2      	adds	r2, r2, r3
 8005a8a:	211c      	movs	r1, #28
 8005a8c:	187b      	adds	r3, r7, r1
 8005a8e:	8812      	ldrh	r2, [r2, #0]
 8005a90:	801a      	strh	r2, [r3, #0]
 8005a92:	187b      	adds	r3, r7, r1
 8005a94:	881b      	ldrh	r3, [r3, #0]
 8005a96:	2240      	movs	r2, #64	@ 0x40
 8005a98:	4013      	ands	r3, r2
 8005a9a:	d016      	beq.n	8005aca <USB_DeactivateEndpoint+0x1b2>
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	781b      	ldrb	r3, [r3, #0]
 8005aa2:	009b      	lsls	r3, r3, #2
 8005aa4:	18d3      	adds	r3, r2, r3
 8005aa6:	881b      	ldrh	r3, [r3, #0]
 8005aa8:	b29a      	uxth	r2, r3
 8005aaa:	201a      	movs	r0, #26
 8005aac:	183b      	adds	r3, r7, r0
 8005aae:	4974      	ldr	r1, [pc, #464]	@ (8005c80 <USB_DeactivateEndpoint+0x368>)
 8005ab0:	400a      	ands	r2, r1
 8005ab2:	801a      	strh	r2, [r3, #0]
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	18d3      	adds	r3, r2, r3
 8005abe:	183a      	adds	r2, r7, r0
 8005ac0:	8812      	ldrh	r2, [r2, #0]
 8005ac2:	4970      	ldr	r1, [pc, #448]	@ (8005c84 <USB_DeactivateEndpoint+0x36c>)
 8005ac4:	430a      	orrs	r2, r1
 8005ac6:	b292      	uxth	r2, r2
 8005ac8:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	781b      	ldrb	r3, [r3, #0]
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	18d3      	adds	r3, r2, r3
 8005ad4:	881b      	ldrh	r3, [r3, #0]
 8005ad6:	b29a      	uxth	r2, r3
 8005ad8:	2018      	movs	r0, #24
 8005ada:	183b      	adds	r3, r7, r0
 8005adc:	4968      	ldr	r1, [pc, #416]	@ (8005c80 <USB_DeactivateEndpoint+0x368>)
 8005ade:	400a      	ands	r2, r1
 8005ae0:	801a      	strh	r2, [r3, #0]
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	781b      	ldrb	r3, [r3, #0]
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	18d3      	adds	r3, r2, r3
 8005aec:	183a      	adds	r2, r7, r0
 8005aee:	8812      	ldrh	r2, [r2, #0]
 8005af0:	4964      	ldr	r1, [pc, #400]	@ (8005c84 <USB_DeactivateEndpoint+0x36c>)
 8005af2:	430a      	orrs	r2, r1
 8005af4:	b292      	uxth	r2, r2
 8005af6:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005af8:	687a      	ldr	r2, [r7, #4]
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	781b      	ldrb	r3, [r3, #0]
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	18d3      	adds	r3, r2, r3
 8005b02:	881b      	ldrh	r3, [r3, #0]
 8005b04:	b29a      	uxth	r2, r3
 8005b06:	2016      	movs	r0, #22
 8005b08:	183b      	adds	r3, r7, r0
 8005b0a:	4962      	ldr	r1, [pc, #392]	@ (8005c94 <USB_DeactivateEndpoint+0x37c>)
 8005b0c:	400a      	ands	r2, r1
 8005b0e:	801a      	strh	r2, [r3, #0]
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	781b      	ldrb	r3, [r3, #0]
 8005b16:	009b      	lsls	r3, r3, #2
 8005b18:	18d3      	adds	r3, r2, r3
 8005b1a:	183a      	adds	r2, r7, r0
 8005b1c:	8812      	ldrh	r2, [r2, #0]
 8005b1e:	495b      	ldr	r1, [pc, #364]	@ (8005c8c <USB_DeactivateEndpoint+0x374>)
 8005b20:	430a      	orrs	r2, r1
 8005b22:	b292      	uxth	r2, r2
 8005b24:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	781b      	ldrb	r3, [r3, #0]
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	18d3      	adds	r3, r2, r3
 8005b30:	881b      	ldrh	r3, [r3, #0]
 8005b32:	b29a      	uxth	r2, r3
 8005b34:	2014      	movs	r0, #20
 8005b36:	183b      	adds	r3, r7, r0
 8005b38:	4953      	ldr	r1, [pc, #332]	@ (8005c88 <USB_DeactivateEndpoint+0x370>)
 8005b3a:	400a      	ands	r2, r1
 8005b3c:	801a      	strh	r2, [r3, #0]
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	781b      	ldrb	r3, [r3, #0]
 8005b44:	009b      	lsls	r3, r3, #2
 8005b46:	18d3      	adds	r3, r2, r3
 8005b48:	183a      	adds	r2, r7, r0
 8005b4a:	8812      	ldrh	r2, [r2, #0]
 8005b4c:	494f      	ldr	r1, [pc, #316]	@ (8005c8c <USB_DeactivateEndpoint+0x374>)
 8005b4e:	430a      	orrs	r2, r1
 8005b50:	b292      	uxth	r2, r2
 8005b52:	801a      	strh	r2, [r3, #0]
 8005b54:	e08f      	b.n	8005c76 <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	781b      	ldrb	r3, [r3, #0]
 8005b5c:	009b      	lsls	r3, r3, #2
 8005b5e:	18d2      	adds	r2, r2, r3
 8005b60:	212e      	movs	r1, #46	@ 0x2e
 8005b62:	187b      	adds	r3, r7, r1
 8005b64:	8812      	ldrh	r2, [r2, #0]
 8005b66:	801a      	strh	r2, [r3, #0]
 8005b68:	187b      	adds	r3, r7, r1
 8005b6a:	881a      	ldrh	r2, [r3, #0]
 8005b6c:	2380      	movs	r3, #128	@ 0x80
 8005b6e:	01db      	lsls	r3, r3, #7
 8005b70:	4013      	ands	r3, r2
 8005b72:	d016      	beq.n	8005ba2 <USB_DeactivateEndpoint+0x28a>
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	781b      	ldrb	r3, [r3, #0]
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	18d3      	adds	r3, r2, r3
 8005b7e:	881b      	ldrh	r3, [r3, #0]
 8005b80:	b29a      	uxth	r2, r3
 8005b82:	202c      	movs	r0, #44	@ 0x2c
 8005b84:	183b      	adds	r3, r7, r0
 8005b86:	493e      	ldr	r1, [pc, #248]	@ (8005c80 <USB_DeactivateEndpoint+0x368>)
 8005b88:	400a      	ands	r2, r1
 8005b8a:	801a      	strh	r2, [r3, #0]
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	781b      	ldrb	r3, [r3, #0]
 8005b92:	009b      	lsls	r3, r3, #2
 8005b94:	18d3      	adds	r3, r2, r3
 8005b96:	183a      	adds	r2, r7, r0
 8005b98:	8812      	ldrh	r2, [r2, #0]
 8005b9a:	493d      	ldr	r1, [pc, #244]	@ (8005c90 <USB_DeactivateEndpoint+0x378>)
 8005b9c:	430a      	orrs	r2, r1
 8005b9e:	b292      	uxth	r2, r2
 8005ba0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	781b      	ldrb	r3, [r3, #0]
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	18d2      	adds	r2, r2, r3
 8005bac:	212a      	movs	r1, #42	@ 0x2a
 8005bae:	187b      	adds	r3, r7, r1
 8005bb0:	8812      	ldrh	r2, [r2, #0]
 8005bb2:	801a      	strh	r2, [r3, #0]
 8005bb4:	187b      	adds	r3, r7, r1
 8005bb6:	881b      	ldrh	r3, [r3, #0]
 8005bb8:	2240      	movs	r2, #64	@ 0x40
 8005bba:	4013      	ands	r3, r2
 8005bbc:	d016      	beq.n	8005bec <USB_DeactivateEndpoint+0x2d4>
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	781b      	ldrb	r3, [r3, #0]
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	18d3      	adds	r3, r2, r3
 8005bc8:	881b      	ldrh	r3, [r3, #0]
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	2028      	movs	r0, #40	@ 0x28
 8005bce:	183b      	adds	r3, r7, r0
 8005bd0:	492b      	ldr	r1, [pc, #172]	@ (8005c80 <USB_DeactivateEndpoint+0x368>)
 8005bd2:	400a      	ands	r2, r1
 8005bd4:	801a      	strh	r2, [r3, #0]
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	781b      	ldrb	r3, [r3, #0]
 8005bdc:	009b      	lsls	r3, r3, #2
 8005bde:	18d3      	adds	r3, r2, r3
 8005be0:	183a      	adds	r2, r7, r0
 8005be2:	8812      	ldrh	r2, [r2, #0]
 8005be4:	4927      	ldr	r1, [pc, #156]	@ (8005c84 <USB_DeactivateEndpoint+0x36c>)
 8005be6:	430a      	orrs	r2, r1
 8005be8:	b292      	uxth	r2, r2
 8005bea:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	781b      	ldrb	r3, [r3, #0]
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	18d3      	adds	r3, r2, r3
 8005bf6:	881b      	ldrh	r3, [r3, #0]
 8005bf8:	b29a      	uxth	r2, r3
 8005bfa:	2026      	movs	r0, #38	@ 0x26
 8005bfc:	183b      	adds	r3, r7, r0
 8005bfe:	4920      	ldr	r1, [pc, #128]	@ (8005c80 <USB_DeactivateEndpoint+0x368>)
 8005c00:	400a      	ands	r2, r1
 8005c02:	801a      	strh	r2, [r3, #0]
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	18d3      	adds	r3, r2, r3
 8005c0e:	183a      	adds	r2, r7, r0
 8005c10:	8812      	ldrh	r2, [r2, #0]
 8005c12:	491f      	ldr	r1, [pc, #124]	@ (8005c90 <USB_DeactivateEndpoint+0x378>)
 8005c14:	430a      	orrs	r2, r1
 8005c16:	b292      	uxth	r2, r2
 8005c18:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005c1a:	687a      	ldr	r2, [r7, #4]
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	781b      	ldrb	r3, [r3, #0]
 8005c20:	009b      	lsls	r3, r3, #2
 8005c22:	18d3      	adds	r3, r2, r3
 8005c24:	881b      	ldrh	r3, [r3, #0]
 8005c26:	b29a      	uxth	r2, r3
 8005c28:	2024      	movs	r0, #36	@ 0x24
 8005c2a:	183b      	adds	r3, r7, r0
 8005c2c:	4916      	ldr	r1, [pc, #88]	@ (8005c88 <USB_DeactivateEndpoint+0x370>)
 8005c2e:	400a      	ands	r2, r1
 8005c30:	801a      	strh	r2, [r3, #0]
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	781b      	ldrb	r3, [r3, #0]
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	18d3      	adds	r3, r2, r3
 8005c3c:	183a      	adds	r2, r7, r0
 8005c3e:	8812      	ldrh	r2, [r2, #0]
 8005c40:	4912      	ldr	r1, [pc, #72]	@ (8005c8c <USB_DeactivateEndpoint+0x374>)
 8005c42:	430a      	orrs	r2, r1
 8005c44:	b292      	uxth	r2, r2
 8005c46:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	781b      	ldrb	r3, [r3, #0]
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	18d3      	adds	r3, r2, r3
 8005c52:	881b      	ldrh	r3, [r3, #0]
 8005c54:	b29a      	uxth	r2, r3
 8005c56:	2022      	movs	r0, #34	@ 0x22
 8005c58:	183b      	adds	r3, r7, r0
 8005c5a:	490e      	ldr	r1, [pc, #56]	@ (8005c94 <USB_DeactivateEndpoint+0x37c>)
 8005c5c:	400a      	ands	r2, r1
 8005c5e:	801a      	strh	r2, [r3, #0]
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	781b      	ldrb	r3, [r3, #0]
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	18d3      	adds	r3, r2, r3
 8005c6a:	183a      	adds	r2, r7, r0
 8005c6c:	8812      	ldrh	r2, [r2, #0]
 8005c6e:	4907      	ldr	r1, [pc, #28]	@ (8005c8c <USB_DeactivateEndpoint+0x374>)
 8005c70:	430a      	orrs	r2, r1
 8005c72:	b292      	uxth	r2, r2
 8005c74:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005c76:	2300      	movs	r3, #0
}
 8005c78:	0018      	movs	r0, r3
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	b00c      	add	sp, #48	@ 0x30
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	ffff8f8f 	.word	0xffff8f8f
 8005c84:	ffff80c0 	.word	0xffff80c0
 8005c88:	ffff8fbf 	.word	0xffff8fbf
 8005c8c:	ffff8080 	.word	0xffff8080
 8005c90:	ffffc080 	.word	0xffffc080
 8005c94:	ffffbf8f 	.word	0xffffbf8f

08005c98 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005c98:	b590      	push	{r4, r7, lr}
 8005c9a:	b0c3      	sub	sp, #268	@ 0x10c
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	785b      	ldrb	r3, [r3, #1]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d001      	beq.n	8005cae <USB_EPStartXfer+0x16>
 8005caa:	f000 fd2d 	bl	8006708 <USB_EPStartXfer+0xa70>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	699a      	ldr	r2, [r3, #24]
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	691b      	ldr	r3, [r3, #16]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d905      	bls.n	8005cc6 <USB_EPStartXfer+0x2e>
    {
      len = ep->maxpacket;
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	1d7a      	adds	r2, r7, #5
 8005cc0:	32ff      	adds	r2, #255	@ 0xff
 8005cc2:	6013      	str	r3, [r2, #0]
 8005cc4:	e004      	b.n	8005cd0 <USB_EPStartXfer+0x38>
    }
    else
    {
      len = ep->xfer_len;
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	699b      	ldr	r3, [r3, #24]
 8005cca:	1d7a      	adds	r2, r7, #5
 8005ccc:	32ff      	adds	r2, #255	@ 0xff
 8005cce:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	7b1b      	ldrb	r3, [r3, #12]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d125      	bne.n	8005d24 <USB_EPStartXfer+0x8c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	6959      	ldr	r1, [r3, #20]
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	88da      	ldrh	r2, [r3, #6]
 8005ce0:	1d7b      	adds	r3, r7, #5
 8005ce2:	33ff      	adds	r3, #255	@ 0xff
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f001 fa3f 	bl	800716c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	613b      	str	r3, [r7, #16]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2250      	movs	r2, #80	@ 0x50
 8005cf6:	5a9b      	ldrh	r3, [r3, r2]
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	001a      	movs	r2, r3
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	189b      	adds	r3, r3, r2
 8005d00:	613b      	str	r3, [r7, #16]
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	00da      	lsls	r2, r3, #3
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	18d3      	adds	r3, r2, r3
 8005d0c:	4ad7      	ldr	r2, [pc, #860]	@ (800606c <USB_EPStartXfer+0x3d4>)
 8005d0e:	4694      	mov	ip, r2
 8005d10:	4463      	add	r3, ip
 8005d12:	60fb      	str	r3, [r7, #12]
 8005d14:	1d7b      	adds	r3, r7, #5
 8005d16:	33ff      	adds	r3, #255	@ 0xff
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	b29a      	uxth	r2, r3
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	801a      	strh	r2, [r3, #0]
 8005d20:	f000 fccd 	bl	80066be <USB_EPStartXfer+0xa26>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	78db      	ldrb	r3, [r3, #3]
 8005d28:	2b02      	cmp	r3, #2
 8005d2a:	d000      	beq.n	8005d2e <USB_EPStartXfer+0x96>
 8005d2c:	e362      	b.n	80063f4 <USB_EPStartXfer+0x75c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	6a1a      	ldr	r2, [r3, #32]
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	691b      	ldr	r3, [r3, #16]
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d800      	bhi.n	8005d3c <USB_EPStartXfer+0xa4>
 8005d3a:	e309      	b.n	8006350 <USB_EPStartXfer+0x6b8>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	781b      	ldrb	r3, [r3, #0]
 8005d42:	009b      	lsls	r3, r3, #2
 8005d44:	18d3      	adds	r3, r2, r3
 8005d46:	881b      	ldrh	r3, [r3, #0]
 8005d48:	b29a      	uxth	r2, r3
 8005d4a:	2056      	movs	r0, #86	@ 0x56
 8005d4c:	183b      	adds	r3, r7, r0
 8005d4e:	49c8      	ldr	r1, [pc, #800]	@ (8006070 <USB_EPStartXfer+0x3d8>)
 8005d50:	400a      	ands	r2, r1
 8005d52:	801a      	strh	r2, [r3, #0]
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	781b      	ldrb	r3, [r3, #0]
 8005d5a:	009b      	lsls	r3, r3, #2
 8005d5c:	18d3      	adds	r3, r2, r3
 8005d5e:	183a      	adds	r2, r7, r0
 8005d60:	8812      	ldrh	r2, [r2, #0]
 8005d62:	49c4      	ldr	r1, [pc, #784]	@ (8006074 <USB_EPStartXfer+0x3dc>)
 8005d64:	430a      	orrs	r2, r1
 8005d66:	b292      	uxth	r2, r2
 8005d68:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	6a1a      	ldr	r2, [r3, #32]
 8005d6e:	1d7b      	adds	r3, r7, #5
 8005d70:	33ff      	adds	r3, #255	@ 0xff
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	1ad2      	subs	r2, r2, r3
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	18d3      	adds	r3, r2, r3
 8005d84:	881b      	ldrh	r3, [r3, #0]
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	001a      	movs	r2, r3
 8005d8a:	2340      	movs	r3, #64	@ 0x40
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	d100      	bne.n	8005d92 <USB_EPStartXfer+0xfa>
 8005d90:	e176      	b.n	8006080 <USB_EPStartXfer+0x3e8>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	785b      	ldrb	r3, [r3, #1]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d000      	beq.n	8005da0 <USB_EPStartXfer+0x108>
 8005d9e:	e074      	b.n	8005e8a <USB_EPStartXfer+0x1f2>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2250      	movs	r2, #80	@ 0x50
 8005da8:	5a9b      	ldrh	r3, [r3, r2]
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	001a      	movs	r2, r3
 8005dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db0:	189b      	adds	r3, r3, r2
 8005db2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	00da      	lsls	r2, r3, #3
 8005dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dbc:	18d3      	adds	r3, r2, r3
 8005dbe:	4aae      	ldr	r2, [pc, #696]	@ (8006078 <USB_EPStartXfer+0x3e0>)
 8005dc0:	4694      	mov	ip, r2
 8005dc2:	4463      	add	r3, ip
 8005dc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc8:	881b      	ldrh	r3, [r3, #0]
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	059b      	lsls	r3, r3, #22
 8005dce:	0d9b      	lsrs	r3, r3, #22
 8005dd0:	b29a      	uxth	r2, r3
 8005dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd4:	801a      	strh	r2, [r3, #0]
 8005dd6:	1d7b      	adds	r3, r7, #5
 8005dd8:	33ff      	adds	r3, #255	@ 0xff
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d108      	bne.n	8005df2 <USB_EPStartXfer+0x15a>
 8005de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de2:	881b      	ldrh	r3, [r3, #0]
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	4aa5      	ldr	r2, [pc, #660]	@ (800607c <USB_EPStartXfer+0x3e4>)
 8005de8:	4313      	orrs	r3, r2
 8005dea:	b29a      	uxth	r2, r3
 8005dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dee:	801a      	strh	r2, [r3, #0]
 8005df0:	e066      	b.n	8005ec0 <USB_EPStartXfer+0x228>
 8005df2:	1d7b      	adds	r3, r7, #5
 8005df4:	33ff      	adds	r3, #255	@ 0xff
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2b3e      	cmp	r3, #62	@ 0x3e
 8005dfa:	d821      	bhi.n	8005e40 <USB_EPStartXfer+0x1a8>
 8005dfc:	1d7b      	adds	r3, r7, #5
 8005dfe:	33ff      	adds	r3, #255	@ 0xff
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	085b      	lsrs	r3, r3, #1
 8005e04:	1c7a      	adds	r2, r7, #1
 8005e06:	32ff      	adds	r2, #255	@ 0xff
 8005e08:	6013      	str	r3, [r2, #0]
 8005e0a:	1d7b      	adds	r3, r7, #5
 8005e0c:	33ff      	adds	r3, #255	@ 0xff
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	2201      	movs	r2, #1
 8005e12:	4013      	ands	r3, r2
 8005e14:	d006      	beq.n	8005e24 <USB_EPStartXfer+0x18c>
 8005e16:	1c7b      	adds	r3, r7, #1
 8005e18:	33ff      	adds	r3, #255	@ 0xff
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	3301      	adds	r3, #1
 8005e1e:	1c7a      	adds	r2, r7, #1
 8005e20:	32ff      	adds	r2, #255	@ 0xff
 8005e22:	6013      	str	r3, [r2, #0]
 8005e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e26:	881b      	ldrh	r3, [r3, #0]
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	1c7b      	adds	r3, r7, #1
 8005e2c:	33ff      	adds	r3, #255	@ 0xff
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	029b      	lsls	r3, r3, #10
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	4313      	orrs	r3, r2
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3c:	801a      	strh	r2, [r3, #0]
 8005e3e:	e03f      	b.n	8005ec0 <USB_EPStartXfer+0x228>
 8005e40:	1d7b      	adds	r3, r7, #5
 8005e42:	33ff      	adds	r3, #255	@ 0xff
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	095b      	lsrs	r3, r3, #5
 8005e48:	1c7a      	adds	r2, r7, #1
 8005e4a:	32ff      	adds	r2, #255	@ 0xff
 8005e4c:	6013      	str	r3, [r2, #0]
 8005e4e:	1d7b      	adds	r3, r7, #5
 8005e50:	33ff      	adds	r3, #255	@ 0xff
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	221f      	movs	r2, #31
 8005e56:	4013      	ands	r3, r2
 8005e58:	d106      	bne.n	8005e68 <USB_EPStartXfer+0x1d0>
 8005e5a:	1c7b      	adds	r3, r7, #1
 8005e5c:	33ff      	adds	r3, #255	@ 0xff
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	3b01      	subs	r3, #1
 8005e62:	1c7a      	adds	r2, r7, #1
 8005e64:	32ff      	adds	r2, #255	@ 0xff
 8005e66:	6013      	str	r3, [r2, #0]
 8005e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6a:	881b      	ldrh	r3, [r3, #0]
 8005e6c:	b29a      	uxth	r2, r3
 8005e6e:	1c7b      	adds	r3, r7, #1
 8005e70:	33ff      	adds	r3, #255	@ 0xff
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	029b      	lsls	r3, r3, #10
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	4a7f      	ldr	r2, [pc, #508]	@ (800607c <USB_EPStartXfer+0x3e4>)
 8005e80:	4313      	orrs	r3, r2
 8005e82:	b29a      	uxth	r2, r3
 8005e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e86:	801a      	strh	r2, [r3, #0]
 8005e88:	e01a      	b.n	8005ec0 <USB_EPStartXfer+0x228>
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	785b      	ldrb	r3, [r3, #1]
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d116      	bne.n	8005ec0 <USB_EPStartXfer+0x228>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2250      	movs	r2, #80	@ 0x50
 8005e96:	5a9b      	ldrh	r3, [r3, r2]
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	001a      	movs	r2, r3
 8005e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e9e:	189b      	adds	r3, r3, r2
 8005ea0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	781b      	ldrb	r3, [r3, #0]
 8005ea6:	00da      	lsls	r2, r3, #3
 8005ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eaa:	18d3      	adds	r3, r2, r3
 8005eac:	4a72      	ldr	r2, [pc, #456]	@ (8006078 <USB_EPStartXfer+0x3e0>)
 8005eae:	4694      	mov	ip, r2
 8005eb0:	4463      	add	r3, ip
 8005eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005eb4:	1d7b      	adds	r3, r7, #5
 8005eb6:	33ff      	adds	r3, #255	@ 0xff
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	b29a      	uxth	r2, r3
 8005ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ebe:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005ec0:	2076      	movs	r0, #118	@ 0x76
 8005ec2:	183b      	adds	r3, r7, r0
 8005ec4:	683a      	ldr	r2, [r7, #0]
 8005ec6:	8952      	ldrh	r2, [r2, #10]
 8005ec8:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	6959      	ldr	r1, [r3, #20]
 8005ece:	1d7b      	adds	r3, r7, #5
 8005ed0:	33ff      	adds	r3, #255	@ 0xff
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	b29c      	uxth	r4, r3
 8005ed6:	183b      	adds	r3, r7, r0
 8005ed8:	881a      	ldrh	r2, [r3, #0]
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	0023      	movs	r3, r4
 8005ede:	f001 f945 	bl	800716c <USB_WritePMA>
            ep->xfer_buff += len;
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	695a      	ldr	r2, [r3, #20]
 8005ee6:	1d7b      	adds	r3, r7, #5
 8005ee8:	33ff      	adds	r3, #255	@ 0xff
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	18d2      	adds	r2, r2, r3
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	6a1a      	ldr	r2, [r3, #32]
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d908      	bls.n	8005f10 <USB_EPStartXfer+0x278>
            {
              ep->xfer_len_db -= len;
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	6a1a      	ldr	r2, [r3, #32]
 8005f02:	1d7b      	adds	r3, r7, #5
 8005f04:	33ff      	adds	r3, #255	@ 0xff
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	1ad2      	subs	r2, r2, r3
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	621a      	str	r2, [r3, #32]
 8005f0e:	e007      	b.n	8005f20 <USB_EPStartXfer+0x288>
            }
            else
            {
              len = ep->xfer_len_db;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	6a1b      	ldr	r3, [r3, #32]
 8005f14:	1d7a      	adds	r2, r7, #5
 8005f16:	32ff      	adds	r2, #255	@ 0xff
 8005f18:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	785b      	ldrb	r3, [r3, #1]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d000      	beq.n	8005f2a <USB_EPStartXfer+0x292>
 8005f28:	e070      	b.n	800600c <USB_EPStartXfer+0x374>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	61bb      	str	r3, [r7, #24]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2250      	movs	r2, #80	@ 0x50
 8005f32:	5a9b      	ldrh	r3, [r3, r2]
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	001a      	movs	r2, r3
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	189b      	adds	r3, r3, r2
 8005f3c:	61bb      	str	r3, [r7, #24]
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	781b      	ldrb	r3, [r3, #0]
 8005f42:	00da      	lsls	r2, r3, #3
 8005f44:	69bb      	ldr	r3, [r7, #24]
 8005f46:	18d3      	adds	r3, r2, r3
 8005f48:	4a48      	ldr	r2, [pc, #288]	@ (800606c <USB_EPStartXfer+0x3d4>)
 8005f4a:	4694      	mov	ip, r2
 8005f4c:	4463      	add	r3, ip
 8005f4e:	617b      	str	r3, [r7, #20]
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	881b      	ldrh	r3, [r3, #0]
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	059b      	lsls	r3, r3, #22
 8005f58:	0d9b      	lsrs	r3, r3, #22
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	801a      	strh	r2, [r3, #0]
 8005f60:	1d7b      	adds	r3, r7, #5
 8005f62:	33ff      	adds	r3, #255	@ 0xff
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d108      	bne.n	8005f7c <USB_EPStartXfer+0x2e4>
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	881b      	ldrh	r3, [r3, #0]
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	4a42      	ldr	r2, [pc, #264]	@ (800607c <USB_EPStartXfer+0x3e4>)
 8005f72:	4313      	orrs	r3, r2
 8005f74:	b29a      	uxth	r2, r3
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	801a      	strh	r2, [r3, #0]
 8005f7a:	e064      	b.n	8006046 <USB_EPStartXfer+0x3ae>
 8005f7c:	1d7b      	adds	r3, r7, #5
 8005f7e:	33ff      	adds	r3, #255	@ 0xff
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	2b3e      	cmp	r3, #62	@ 0x3e
 8005f84:	d81f      	bhi.n	8005fc6 <USB_EPStartXfer+0x32e>
 8005f86:	1d7b      	adds	r3, r7, #5
 8005f88:	33ff      	adds	r3, #255	@ 0xff
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	085b      	lsrs	r3, r3, #1
 8005f8e:	21fc      	movs	r1, #252	@ 0xfc
 8005f90:	187a      	adds	r2, r7, r1
 8005f92:	6013      	str	r3, [r2, #0]
 8005f94:	1d7b      	adds	r3, r7, #5
 8005f96:	33ff      	adds	r3, #255	@ 0xff
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	4013      	ands	r3, r2
 8005f9e:	d004      	beq.n	8005faa <USB_EPStartXfer+0x312>
 8005fa0:	187b      	adds	r3, r7, r1
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	3301      	adds	r3, #1
 8005fa6:	187a      	adds	r2, r7, r1
 8005fa8:	6013      	str	r3, [r2, #0]
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	881b      	ldrh	r3, [r3, #0]
 8005fae:	b29a      	uxth	r2, r3
 8005fb0:	23fc      	movs	r3, #252	@ 0xfc
 8005fb2:	18fb      	adds	r3, r7, r3
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	029b      	lsls	r3, r3, #10
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	801a      	strh	r2, [r3, #0]
 8005fc4:	e03f      	b.n	8006046 <USB_EPStartXfer+0x3ae>
 8005fc6:	1d7b      	adds	r3, r7, #5
 8005fc8:	33ff      	adds	r3, #255	@ 0xff
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	095b      	lsrs	r3, r3, #5
 8005fce:	21fc      	movs	r1, #252	@ 0xfc
 8005fd0:	187a      	adds	r2, r7, r1
 8005fd2:	6013      	str	r3, [r2, #0]
 8005fd4:	1d7b      	adds	r3, r7, #5
 8005fd6:	33ff      	adds	r3, #255	@ 0xff
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	221f      	movs	r2, #31
 8005fdc:	4013      	ands	r3, r2
 8005fde:	d104      	bne.n	8005fea <USB_EPStartXfer+0x352>
 8005fe0:	187b      	adds	r3, r7, r1
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	3b01      	subs	r3, #1
 8005fe6:	187a      	adds	r2, r7, r1
 8005fe8:	6013      	str	r3, [r2, #0]
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	881b      	ldrh	r3, [r3, #0]
 8005fee:	b29a      	uxth	r2, r3
 8005ff0:	23fc      	movs	r3, #252	@ 0xfc
 8005ff2:	18fb      	adds	r3, r7, r3
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	029b      	lsls	r3, r3, #10
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	4a1e      	ldr	r2, [pc, #120]	@ (800607c <USB_EPStartXfer+0x3e4>)
 8006002:	4313      	orrs	r3, r2
 8006004:	b29a      	uxth	r2, r3
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	801a      	strh	r2, [r3, #0]
 800600a:	e01c      	b.n	8006046 <USB_EPStartXfer+0x3ae>
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	785b      	ldrb	r3, [r3, #1]
 8006010:	2b01      	cmp	r3, #1
 8006012:	d118      	bne.n	8006046 <USB_EPStartXfer+0x3ae>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	623b      	str	r3, [r7, #32]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2250      	movs	r2, #80	@ 0x50
 800601c:	5a9b      	ldrh	r3, [r3, r2]
 800601e:	b29b      	uxth	r3, r3
 8006020:	001a      	movs	r2, r3
 8006022:	6a3b      	ldr	r3, [r7, #32]
 8006024:	189b      	adds	r3, r3, r2
 8006026:	623b      	str	r3, [r7, #32]
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	781b      	ldrb	r3, [r3, #0]
 800602c:	00da      	lsls	r2, r3, #3
 800602e:	6a3b      	ldr	r3, [r7, #32]
 8006030:	18d3      	adds	r3, r2, r3
 8006032:	4a0e      	ldr	r2, [pc, #56]	@ (800606c <USB_EPStartXfer+0x3d4>)
 8006034:	4694      	mov	ip, r2
 8006036:	4463      	add	r3, ip
 8006038:	61fb      	str	r3, [r7, #28]
 800603a:	1d7b      	adds	r3, r7, #5
 800603c:	33ff      	adds	r3, #255	@ 0xff
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	b29a      	uxth	r2, r3
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006046:	2076      	movs	r0, #118	@ 0x76
 8006048:	183b      	adds	r3, r7, r0
 800604a:	683a      	ldr	r2, [r7, #0]
 800604c:	8912      	ldrh	r2, [r2, #8]
 800604e:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	6959      	ldr	r1, [r3, #20]
 8006054:	1d7b      	adds	r3, r7, #5
 8006056:	33ff      	adds	r3, #255	@ 0xff
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	b29c      	uxth	r4, r3
 800605c:	183b      	adds	r3, r7, r0
 800605e:	881a      	ldrh	r2, [r3, #0]
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	0023      	movs	r3, r4
 8006064:	f001 f882 	bl	800716c <USB_WritePMA>
 8006068:	e329      	b.n	80066be <USB_EPStartXfer+0xa26>
 800606a:	46c0      	nop			@ (mov r8, r8)
 800606c:	00000402 	.word	0x00000402
 8006070:	ffff8f8f 	.word	0xffff8f8f
 8006074:	ffff8180 	.word	0xffff8180
 8006078:	00000406 	.word	0x00000406
 800607c:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	785b      	ldrb	r3, [r3, #1]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d000      	beq.n	800608a <USB_EPStartXfer+0x3f2>
 8006088:	e070      	b.n	800616c <USB_EPStartXfer+0x4d4>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2250      	movs	r2, #80	@ 0x50
 8006092:	5a9b      	ldrh	r3, [r3, r2]
 8006094:	b29b      	uxth	r3, r3
 8006096:	001a      	movs	r2, r3
 8006098:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800609a:	189b      	adds	r3, r3, r2
 800609c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	00da      	lsls	r2, r3, #3
 80060a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060a6:	18d3      	adds	r3, r2, r3
 80060a8:	4acd      	ldr	r2, [pc, #820]	@ (80063e0 <USB_EPStartXfer+0x748>)
 80060aa:	4694      	mov	ip, r2
 80060ac:	4463      	add	r3, ip
 80060ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80060b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060b2:	881b      	ldrh	r3, [r3, #0]
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	059b      	lsls	r3, r3, #22
 80060b8:	0d9b      	lsrs	r3, r3, #22
 80060ba:	b29a      	uxth	r2, r3
 80060bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060be:	801a      	strh	r2, [r3, #0]
 80060c0:	1d7b      	adds	r3, r7, #5
 80060c2:	33ff      	adds	r3, #255	@ 0xff
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d108      	bne.n	80060dc <USB_EPStartXfer+0x444>
 80060ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060cc:	881b      	ldrh	r3, [r3, #0]
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	4ac4      	ldr	r2, [pc, #784]	@ (80063e4 <USB_EPStartXfer+0x74c>)
 80060d2:	4313      	orrs	r3, r2
 80060d4:	b29a      	uxth	r2, r3
 80060d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060d8:	801a      	strh	r2, [r3, #0]
 80060da:	e064      	b.n	80061a6 <USB_EPStartXfer+0x50e>
 80060dc:	1d7b      	adds	r3, r7, #5
 80060de:	33ff      	adds	r3, #255	@ 0xff
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	2b3e      	cmp	r3, #62	@ 0x3e
 80060e4:	d81f      	bhi.n	8006126 <USB_EPStartXfer+0x48e>
 80060e6:	1d7b      	adds	r3, r7, #5
 80060e8:	33ff      	adds	r3, #255	@ 0xff
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	085b      	lsrs	r3, r3, #1
 80060ee:	21f8      	movs	r1, #248	@ 0xf8
 80060f0:	187a      	adds	r2, r7, r1
 80060f2:	6013      	str	r3, [r2, #0]
 80060f4:	1d7b      	adds	r3, r7, #5
 80060f6:	33ff      	adds	r3, #255	@ 0xff
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2201      	movs	r2, #1
 80060fc:	4013      	ands	r3, r2
 80060fe:	d004      	beq.n	800610a <USB_EPStartXfer+0x472>
 8006100:	187b      	adds	r3, r7, r1
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	3301      	adds	r3, #1
 8006106:	187a      	adds	r2, r7, r1
 8006108:	6013      	str	r3, [r2, #0]
 800610a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800610c:	881b      	ldrh	r3, [r3, #0]
 800610e:	b29a      	uxth	r2, r3
 8006110:	23f8      	movs	r3, #248	@ 0xf8
 8006112:	18fb      	adds	r3, r7, r3
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	b29b      	uxth	r3, r3
 8006118:	029b      	lsls	r3, r3, #10
 800611a:	b29b      	uxth	r3, r3
 800611c:	4313      	orrs	r3, r2
 800611e:	b29a      	uxth	r2, r3
 8006120:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006122:	801a      	strh	r2, [r3, #0]
 8006124:	e03f      	b.n	80061a6 <USB_EPStartXfer+0x50e>
 8006126:	1d7b      	adds	r3, r7, #5
 8006128:	33ff      	adds	r3, #255	@ 0xff
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	095b      	lsrs	r3, r3, #5
 800612e:	21f8      	movs	r1, #248	@ 0xf8
 8006130:	187a      	adds	r2, r7, r1
 8006132:	6013      	str	r3, [r2, #0]
 8006134:	1d7b      	adds	r3, r7, #5
 8006136:	33ff      	adds	r3, #255	@ 0xff
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	221f      	movs	r2, #31
 800613c:	4013      	ands	r3, r2
 800613e:	d104      	bne.n	800614a <USB_EPStartXfer+0x4b2>
 8006140:	187b      	adds	r3, r7, r1
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	3b01      	subs	r3, #1
 8006146:	187a      	adds	r2, r7, r1
 8006148:	6013      	str	r3, [r2, #0]
 800614a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800614c:	881b      	ldrh	r3, [r3, #0]
 800614e:	b29a      	uxth	r2, r3
 8006150:	23f8      	movs	r3, #248	@ 0xf8
 8006152:	18fb      	adds	r3, r7, r3
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	b29b      	uxth	r3, r3
 8006158:	029b      	lsls	r3, r3, #10
 800615a:	b29b      	uxth	r3, r3
 800615c:	4313      	orrs	r3, r2
 800615e:	b29b      	uxth	r3, r3
 8006160:	4aa0      	ldr	r2, [pc, #640]	@ (80063e4 <USB_EPStartXfer+0x74c>)
 8006162:	4313      	orrs	r3, r2
 8006164:	b29a      	uxth	r2, r3
 8006166:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006168:	801a      	strh	r2, [r3, #0]
 800616a:	e01c      	b.n	80061a6 <USB_EPStartXfer+0x50e>
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	785b      	ldrb	r3, [r3, #1]
 8006170:	2b01      	cmp	r3, #1
 8006172:	d118      	bne.n	80061a6 <USB_EPStartXfer+0x50e>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	653b      	str	r3, [r7, #80]	@ 0x50
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2250      	movs	r2, #80	@ 0x50
 800617c:	5a9b      	ldrh	r3, [r3, r2]
 800617e:	b29b      	uxth	r3, r3
 8006180:	001a      	movs	r2, r3
 8006182:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006184:	189b      	adds	r3, r3, r2
 8006186:	653b      	str	r3, [r7, #80]	@ 0x50
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	00da      	lsls	r2, r3, #3
 800618e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006190:	18d3      	adds	r3, r2, r3
 8006192:	4a93      	ldr	r2, [pc, #588]	@ (80063e0 <USB_EPStartXfer+0x748>)
 8006194:	4694      	mov	ip, r2
 8006196:	4463      	add	r3, ip
 8006198:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800619a:	1d7b      	adds	r3, r7, #5
 800619c:	33ff      	adds	r3, #255	@ 0xff
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	b29a      	uxth	r2, r3
 80061a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061a4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80061a6:	2076      	movs	r0, #118	@ 0x76
 80061a8:	183b      	adds	r3, r7, r0
 80061aa:	683a      	ldr	r2, [r7, #0]
 80061ac:	8912      	ldrh	r2, [r2, #8]
 80061ae:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	6959      	ldr	r1, [r3, #20]
 80061b4:	1d7b      	adds	r3, r7, #5
 80061b6:	33ff      	adds	r3, #255	@ 0xff
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	b29c      	uxth	r4, r3
 80061bc:	183b      	adds	r3, r7, r0
 80061be:	881a      	ldrh	r2, [r3, #0]
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	0023      	movs	r3, r4
 80061c4:	f000 ffd2 	bl	800716c <USB_WritePMA>
            ep->xfer_buff += len;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	695a      	ldr	r2, [r3, #20]
 80061cc:	1d7b      	adds	r3, r7, #5
 80061ce:	33ff      	adds	r3, #255	@ 0xff
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	18d2      	adds	r2, r2, r3
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	6a1a      	ldr	r2, [r3, #32]
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	691b      	ldr	r3, [r3, #16]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d908      	bls.n	80061f6 <USB_EPStartXfer+0x55e>
            {
              ep->xfer_len_db -= len;
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	6a1a      	ldr	r2, [r3, #32]
 80061e8:	1d7b      	adds	r3, r7, #5
 80061ea:	33ff      	adds	r3, #255	@ 0xff
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	1ad2      	subs	r2, r2, r3
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	621a      	str	r2, [r3, #32]
 80061f4:	e007      	b.n	8006206 <USB_EPStartXfer+0x56e>
            }
            else
            {
              len = ep->xfer_len_db;
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	1d7a      	adds	r2, r7, #5
 80061fc:	32ff      	adds	r2, #255	@ 0xff
 80061fe:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	2200      	movs	r2, #0
 8006204:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	643b      	str	r3, [r7, #64]	@ 0x40
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	785b      	ldrb	r3, [r3, #1]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d000      	beq.n	8006214 <USB_EPStartXfer+0x57c>
 8006212:	e070      	b.n	80062f6 <USB_EPStartXfer+0x65e>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2250      	movs	r2, #80	@ 0x50
 800621c:	5a9b      	ldrh	r3, [r3, r2]
 800621e:	b29b      	uxth	r3, r3
 8006220:	001a      	movs	r2, r3
 8006222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006224:	189b      	adds	r3, r3, r2
 8006226:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	781b      	ldrb	r3, [r3, #0]
 800622c:	00da      	lsls	r2, r3, #3
 800622e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006230:	18d3      	adds	r3, r2, r3
 8006232:	4a6d      	ldr	r2, [pc, #436]	@ (80063e8 <USB_EPStartXfer+0x750>)
 8006234:	4694      	mov	ip, r2
 8006236:	4463      	add	r3, ip
 8006238:	637b      	str	r3, [r7, #52]	@ 0x34
 800623a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800623c:	881b      	ldrh	r3, [r3, #0]
 800623e:	b29b      	uxth	r3, r3
 8006240:	059b      	lsls	r3, r3, #22
 8006242:	0d9b      	lsrs	r3, r3, #22
 8006244:	b29a      	uxth	r2, r3
 8006246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006248:	801a      	strh	r2, [r3, #0]
 800624a:	1d7b      	adds	r3, r7, #5
 800624c:	33ff      	adds	r3, #255	@ 0xff
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d108      	bne.n	8006266 <USB_EPStartXfer+0x5ce>
 8006254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006256:	881b      	ldrh	r3, [r3, #0]
 8006258:	b29b      	uxth	r3, r3
 800625a:	4a62      	ldr	r2, [pc, #392]	@ (80063e4 <USB_EPStartXfer+0x74c>)
 800625c:	4313      	orrs	r3, r2
 800625e:	b29a      	uxth	r2, r3
 8006260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006262:	801a      	strh	r2, [r3, #0]
 8006264:	e062      	b.n	800632c <USB_EPStartXfer+0x694>
 8006266:	1d7b      	adds	r3, r7, #5
 8006268:	33ff      	adds	r3, #255	@ 0xff
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2b3e      	cmp	r3, #62	@ 0x3e
 800626e:	d81f      	bhi.n	80062b0 <USB_EPStartXfer+0x618>
 8006270:	1d7b      	adds	r3, r7, #5
 8006272:	33ff      	adds	r3, #255	@ 0xff
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	085b      	lsrs	r3, r3, #1
 8006278:	21f4      	movs	r1, #244	@ 0xf4
 800627a:	187a      	adds	r2, r7, r1
 800627c:	6013      	str	r3, [r2, #0]
 800627e:	1d7b      	adds	r3, r7, #5
 8006280:	33ff      	adds	r3, #255	@ 0xff
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2201      	movs	r2, #1
 8006286:	4013      	ands	r3, r2
 8006288:	d004      	beq.n	8006294 <USB_EPStartXfer+0x5fc>
 800628a:	187b      	adds	r3, r7, r1
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	3301      	adds	r3, #1
 8006290:	187a      	adds	r2, r7, r1
 8006292:	6013      	str	r3, [r2, #0]
 8006294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006296:	881b      	ldrh	r3, [r3, #0]
 8006298:	b29a      	uxth	r2, r3
 800629a:	23f4      	movs	r3, #244	@ 0xf4
 800629c:	18fb      	adds	r3, r7, r3
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	029b      	lsls	r3, r3, #10
 80062a4:	b29b      	uxth	r3, r3
 80062a6:	4313      	orrs	r3, r2
 80062a8:	b29a      	uxth	r2, r3
 80062aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062ac:	801a      	strh	r2, [r3, #0]
 80062ae:	e03d      	b.n	800632c <USB_EPStartXfer+0x694>
 80062b0:	1d7b      	adds	r3, r7, #5
 80062b2:	33ff      	adds	r3, #255	@ 0xff
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	095b      	lsrs	r3, r3, #5
 80062b8:	21f4      	movs	r1, #244	@ 0xf4
 80062ba:	187a      	adds	r2, r7, r1
 80062bc:	6013      	str	r3, [r2, #0]
 80062be:	1d7b      	adds	r3, r7, #5
 80062c0:	33ff      	adds	r3, #255	@ 0xff
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	221f      	movs	r2, #31
 80062c6:	4013      	ands	r3, r2
 80062c8:	d104      	bne.n	80062d4 <USB_EPStartXfer+0x63c>
 80062ca:	187b      	adds	r3, r7, r1
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	3b01      	subs	r3, #1
 80062d0:	187a      	adds	r2, r7, r1
 80062d2:	6013      	str	r3, [r2, #0]
 80062d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062d6:	881b      	ldrh	r3, [r3, #0]
 80062d8:	b29a      	uxth	r2, r3
 80062da:	23f4      	movs	r3, #244	@ 0xf4
 80062dc:	18fb      	adds	r3, r7, r3
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	029b      	lsls	r3, r3, #10
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	4313      	orrs	r3, r2
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	4a3e      	ldr	r2, [pc, #248]	@ (80063e4 <USB_EPStartXfer+0x74c>)
 80062ec:	4313      	orrs	r3, r2
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062f2:	801a      	strh	r2, [r3, #0]
 80062f4:	e01a      	b.n	800632c <USB_EPStartXfer+0x694>
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	785b      	ldrb	r3, [r3, #1]
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d116      	bne.n	800632c <USB_EPStartXfer+0x694>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2250      	movs	r2, #80	@ 0x50
 8006302:	5a9b      	ldrh	r3, [r3, r2]
 8006304:	b29b      	uxth	r3, r3
 8006306:	001a      	movs	r2, r3
 8006308:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800630a:	189b      	adds	r3, r3, r2
 800630c:	643b      	str	r3, [r7, #64]	@ 0x40
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	781b      	ldrb	r3, [r3, #0]
 8006312:	00da      	lsls	r2, r3, #3
 8006314:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006316:	18d3      	adds	r3, r2, r3
 8006318:	4a33      	ldr	r2, [pc, #204]	@ (80063e8 <USB_EPStartXfer+0x750>)
 800631a:	4694      	mov	ip, r2
 800631c:	4463      	add	r3, ip
 800631e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006320:	1d7b      	adds	r3, r7, #5
 8006322:	33ff      	adds	r3, #255	@ 0xff
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	b29a      	uxth	r2, r3
 8006328:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800632a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800632c:	2076      	movs	r0, #118	@ 0x76
 800632e:	183b      	adds	r3, r7, r0
 8006330:	683a      	ldr	r2, [r7, #0]
 8006332:	8952      	ldrh	r2, [r2, #10]
 8006334:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	6959      	ldr	r1, [r3, #20]
 800633a:	1d7b      	adds	r3, r7, #5
 800633c:	33ff      	adds	r3, #255	@ 0xff
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	b29c      	uxth	r4, r3
 8006342:	183b      	adds	r3, r7, r0
 8006344:	881a      	ldrh	r2, [r3, #0]
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	0023      	movs	r3, r4
 800634a:	f000 ff0f 	bl	800716c <USB_WritePMA>
 800634e:	e1b6      	b.n	80066be <USB_EPStartXfer+0xa26>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	6a1b      	ldr	r3, [r3, #32]
 8006354:	1d7a      	adds	r2, r7, #5
 8006356:	32ff      	adds	r2, #255	@ 0xff
 8006358:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800635a:	687a      	ldr	r2, [r7, #4]
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	781b      	ldrb	r3, [r3, #0]
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	18d3      	adds	r3, r2, r3
 8006364:	881b      	ldrh	r3, [r3, #0]
 8006366:	b29a      	uxth	r2, r3
 8006368:	2062      	movs	r0, #98	@ 0x62
 800636a:	183b      	adds	r3, r7, r0
 800636c:	491f      	ldr	r1, [pc, #124]	@ (80063ec <USB_EPStartXfer+0x754>)
 800636e:	400a      	ands	r2, r1
 8006370:	801a      	strh	r2, [r3, #0]
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	781b      	ldrb	r3, [r3, #0]
 8006378:	009b      	lsls	r3, r3, #2
 800637a:	18d3      	adds	r3, r2, r3
 800637c:	183a      	adds	r2, r7, r0
 800637e:	8812      	ldrh	r2, [r2, #0]
 8006380:	491b      	ldr	r1, [pc, #108]	@ (80063f0 <USB_EPStartXfer+0x758>)
 8006382:	430a      	orrs	r2, r1
 8006384:	b292      	uxth	r2, r2
 8006386:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2250      	movs	r2, #80	@ 0x50
 8006390:	5a9b      	ldrh	r3, [r3, r2]
 8006392:	b29b      	uxth	r3, r3
 8006394:	001a      	movs	r2, r3
 8006396:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006398:	189b      	adds	r3, r3, r2
 800639a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	00da      	lsls	r2, r3, #3
 80063a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80063a4:	18d3      	adds	r3, r2, r3
 80063a6:	4a0e      	ldr	r2, [pc, #56]	@ (80063e0 <USB_EPStartXfer+0x748>)
 80063a8:	4694      	mov	ip, r2
 80063aa:	4463      	add	r3, ip
 80063ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 80063ae:	1d7b      	adds	r3, r7, #5
 80063b0:	33ff      	adds	r3, #255	@ 0xff
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	b29a      	uxth	r2, r3
 80063b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80063b8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80063ba:	2076      	movs	r0, #118	@ 0x76
 80063bc:	183b      	adds	r3, r7, r0
 80063be:	683a      	ldr	r2, [r7, #0]
 80063c0:	8912      	ldrh	r2, [r2, #8]
 80063c2:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	6959      	ldr	r1, [r3, #20]
 80063c8:	1d7b      	adds	r3, r7, #5
 80063ca:	33ff      	adds	r3, #255	@ 0xff
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	b29c      	uxth	r4, r3
 80063d0:	183b      	adds	r3, r7, r0
 80063d2:	881a      	ldrh	r2, [r3, #0]
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	0023      	movs	r3, r4
 80063d8:	f000 fec8 	bl	800716c <USB_WritePMA>
 80063dc:	e16f      	b.n	80066be <USB_EPStartXfer+0xa26>
 80063de:	46c0      	nop			@ (mov r8, r8)
 80063e0:	00000402 	.word	0x00000402
 80063e4:	ffff8000 	.word	0xffff8000
 80063e8:	00000406 	.word	0x00000406
 80063ec:	ffff8e8f 	.word	0xffff8e8f
 80063f0:	ffff8080 	.word	0xffff8080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	6a1a      	ldr	r2, [r3, #32]
 80063f8:	1d7b      	adds	r3, r7, #5
 80063fa:	33ff      	adds	r3, #255	@ 0xff
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	1ad2      	subs	r2, r2, r3
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	18d3      	adds	r3, r2, r3
 800640e:	881b      	ldrh	r3, [r3, #0]
 8006410:	b29b      	uxth	r3, r3
 8006412:	001a      	movs	r2, r3
 8006414:	2340      	movs	r3, #64	@ 0x40
 8006416:	4013      	ands	r3, r2
 8006418:	d100      	bne.n	800641c <USB_EPStartXfer+0x784>
 800641a:	e0a4      	b.n	8006566 <USB_EPStartXfer+0x8ce>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	785b      	ldrb	r3, [r3, #1]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d000      	beq.n	800642a <USB_EPStartXfer+0x792>
 8006428:	e070      	b.n	800650c <USB_EPStartXfer+0x874>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2250      	movs	r2, #80	@ 0x50
 8006432:	5a9b      	ldrh	r3, [r3, r2]
 8006434:	b29b      	uxth	r3, r3
 8006436:	001a      	movs	r2, r3
 8006438:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800643a:	189b      	adds	r3, r3, r2
 800643c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	00da      	lsls	r2, r3, #3
 8006444:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006446:	18d3      	adds	r3, r2, r3
 8006448:	4ada      	ldr	r2, [pc, #872]	@ (80067b4 <USB_EPStartXfer+0xb1c>)
 800644a:	4694      	mov	ip, r2
 800644c:	4463      	add	r3, ip
 800644e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006450:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006452:	881b      	ldrh	r3, [r3, #0]
 8006454:	b29b      	uxth	r3, r3
 8006456:	059b      	lsls	r3, r3, #22
 8006458:	0d9b      	lsrs	r3, r3, #22
 800645a:	b29a      	uxth	r2, r3
 800645c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800645e:	801a      	strh	r2, [r3, #0]
 8006460:	1d7b      	adds	r3, r7, #5
 8006462:	33ff      	adds	r3, #255	@ 0xff
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d108      	bne.n	800647c <USB_EPStartXfer+0x7e4>
 800646a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800646c:	881b      	ldrh	r3, [r3, #0]
 800646e:	b29b      	uxth	r3, r3
 8006470:	4ad1      	ldr	r2, [pc, #836]	@ (80067b8 <USB_EPStartXfer+0xb20>)
 8006472:	4313      	orrs	r3, r2
 8006474:	b29a      	uxth	r2, r3
 8006476:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006478:	801a      	strh	r2, [r3, #0]
 800647a:	e062      	b.n	8006542 <USB_EPStartXfer+0x8aa>
 800647c:	1d7b      	adds	r3, r7, #5
 800647e:	33ff      	adds	r3, #255	@ 0xff
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	2b3e      	cmp	r3, #62	@ 0x3e
 8006484:	d81f      	bhi.n	80064c6 <USB_EPStartXfer+0x82e>
 8006486:	1d7b      	adds	r3, r7, #5
 8006488:	33ff      	adds	r3, #255	@ 0xff
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	085b      	lsrs	r3, r3, #1
 800648e:	21f0      	movs	r1, #240	@ 0xf0
 8006490:	187a      	adds	r2, r7, r1
 8006492:	6013      	str	r3, [r2, #0]
 8006494:	1d7b      	adds	r3, r7, #5
 8006496:	33ff      	adds	r3, #255	@ 0xff
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	2201      	movs	r2, #1
 800649c:	4013      	ands	r3, r2
 800649e:	d004      	beq.n	80064aa <USB_EPStartXfer+0x812>
 80064a0:	187b      	adds	r3, r7, r1
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	3301      	adds	r3, #1
 80064a6:	187a      	adds	r2, r7, r1
 80064a8:	6013      	str	r3, [r2, #0]
 80064aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064ac:	881b      	ldrh	r3, [r3, #0]
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	23f0      	movs	r3, #240	@ 0xf0
 80064b2:	18fb      	adds	r3, r7, r3
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	029b      	lsls	r3, r3, #10
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	4313      	orrs	r3, r2
 80064be:	b29a      	uxth	r2, r3
 80064c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064c2:	801a      	strh	r2, [r3, #0]
 80064c4:	e03d      	b.n	8006542 <USB_EPStartXfer+0x8aa>
 80064c6:	1d7b      	adds	r3, r7, #5
 80064c8:	33ff      	adds	r3, #255	@ 0xff
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	095b      	lsrs	r3, r3, #5
 80064ce:	21f0      	movs	r1, #240	@ 0xf0
 80064d0:	187a      	adds	r2, r7, r1
 80064d2:	6013      	str	r3, [r2, #0]
 80064d4:	1d7b      	adds	r3, r7, #5
 80064d6:	33ff      	adds	r3, #255	@ 0xff
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	221f      	movs	r2, #31
 80064dc:	4013      	ands	r3, r2
 80064de:	d104      	bne.n	80064ea <USB_EPStartXfer+0x852>
 80064e0:	187b      	adds	r3, r7, r1
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	3b01      	subs	r3, #1
 80064e6:	187a      	adds	r2, r7, r1
 80064e8:	6013      	str	r3, [r2, #0]
 80064ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064ec:	881b      	ldrh	r3, [r3, #0]
 80064ee:	b29a      	uxth	r2, r3
 80064f0:	23f0      	movs	r3, #240	@ 0xf0
 80064f2:	18fb      	adds	r3, r7, r3
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	b29b      	uxth	r3, r3
 80064f8:	029b      	lsls	r3, r3, #10
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	4313      	orrs	r3, r2
 80064fe:	b29b      	uxth	r3, r3
 8006500:	4aad      	ldr	r2, [pc, #692]	@ (80067b8 <USB_EPStartXfer+0xb20>)
 8006502:	4313      	orrs	r3, r2
 8006504:	b29a      	uxth	r2, r3
 8006506:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006508:	801a      	strh	r2, [r3, #0]
 800650a:	e01a      	b.n	8006542 <USB_EPStartXfer+0x8aa>
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	785b      	ldrb	r3, [r3, #1]
 8006510:	2b01      	cmp	r3, #1
 8006512:	d116      	bne.n	8006542 <USB_EPStartXfer+0x8aa>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2250      	movs	r2, #80	@ 0x50
 8006518:	5a9b      	ldrh	r3, [r3, r2]
 800651a:	b29b      	uxth	r3, r3
 800651c:	001a      	movs	r2, r3
 800651e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006520:	189b      	adds	r3, r3, r2
 8006522:	673b      	str	r3, [r7, #112]	@ 0x70
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	00da      	lsls	r2, r3, #3
 800652a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800652c:	18d3      	adds	r3, r2, r3
 800652e:	4aa1      	ldr	r2, [pc, #644]	@ (80067b4 <USB_EPStartXfer+0xb1c>)
 8006530:	4694      	mov	ip, r2
 8006532:	4463      	add	r3, ip
 8006534:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006536:	1d7b      	adds	r3, r7, #5
 8006538:	33ff      	adds	r3, #255	@ 0xff
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	b29a      	uxth	r2, r3
 800653e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006540:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006542:	2076      	movs	r0, #118	@ 0x76
 8006544:	183b      	adds	r3, r7, r0
 8006546:	683a      	ldr	r2, [r7, #0]
 8006548:	8952      	ldrh	r2, [r2, #10]
 800654a:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	6959      	ldr	r1, [r3, #20]
 8006550:	1d7b      	adds	r3, r7, #5
 8006552:	33ff      	adds	r3, #255	@ 0xff
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	b29c      	uxth	r4, r3
 8006558:	183b      	adds	r3, r7, r0
 800655a:	881a      	ldrh	r2, [r3, #0]
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	0023      	movs	r3, r4
 8006560:	f000 fe04 	bl	800716c <USB_WritePMA>
 8006564:	e0ab      	b.n	80066be <USB_EPStartXfer+0xa26>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	785b      	ldrb	r3, [r3, #1]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d000      	beq.n	8006570 <USB_EPStartXfer+0x8d8>
 800656e:	e070      	b.n	8006652 <USB_EPStartXfer+0x9ba>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2250      	movs	r2, #80	@ 0x50
 8006578:	5a9b      	ldrh	r3, [r3, r2]
 800657a:	b29b      	uxth	r3, r3
 800657c:	001a      	movs	r2, r3
 800657e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006580:	189b      	adds	r3, r3, r2
 8006582:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	781b      	ldrb	r3, [r3, #0]
 8006588:	00da      	lsls	r2, r3, #3
 800658a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800658c:	18d3      	adds	r3, r2, r3
 800658e:	4a8b      	ldr	r2, [pc, #556]	@ (80067bc <USB_EPStartXfer+0xb24>)
 8006590:	4694      	mov	ip, r2
 8006592:	4463      	add	r3, ip
 8006594:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006596:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006598:	881b      	ldrh	r3, [r3, #0]
 800659a:	b29b      	uxth	r3, r3
 800659c:	059b      	lsls	r3, r3, #22
 800659e:	0d9b      	lsrs	r3, r3, #22
 80065a0:	b29a      	uxth	r2, r3
 80065a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065a4:	801a      	strh	r2, [r3, #0]
 80065a6:	1d7b      	adds	r3, r7, #5
 80065a8:	33ff      	adds	r3, #255	@ 0xff
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d108      	bne.n	80065c2 <USB_EPStartXfer+0x92a>
 80065b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065b2:	881b      	ldrh	r3, [r3, #0]
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	4a80      	ldr	r2, [pc, #512]	@ (80067b8 <USB_EPStartXfer+0xb20>)
 80065b8:	4313      	orrs	r3, r2
 80065ba:	b29a      	uxth	r2, r3
 80065bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065be:	801a      	strh	r2, [r3, #0]
 80065c0:	e06c      	b.n	800669c <USB_EPStartXfer+0xa04>
 80065c2:	1d7b      	adds	r3, r7, #5
 80065c4:	33ff      	adds	r3, #255	@ 0xff
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2b3e      	cmp	r3, #62	@ 0x3e
 80065ca:	d81f      	bhi.n	800660c <USB_EPStartXfer+0x974>
 80065cc:	1d7b      	adds	r3, r7, #5
 80065ce:	33ff      	adds	r3, #255	@ 0xff
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	085b      	lsrs	r3, r3, #1
 80065d4:	21ec      	movs	r1, #236	@ 0xec
 80065d6:	187a      	adds	r2, r7, r1
 80065d8:	6013      	str	r3, [r2, #0]
 80065da:	1d7b      	adds	r3, r7, #5
 80065dc:	33ff      	adds	r3, #255	@ 0xff
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	2201      	movs	r2, #1
 80065e2:	4013      	ands	r3, r2
 80065e4:	d004      	beq.n	80065f0 <USB_EPStartXfer+0x958>
 80065e6:	187b      	adds	r3, r7, r1
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	3301      	adds	r3, #1
 80065ec:	187a      	adds	r2, r7, r1
 80065ee:	6013      	str	r3, [r2, #0]
 80065f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80065f2:	881b      	ldrh	r3, [r3, #0]
 80065f4:	b29a      	uxth	r2, r3
 80065f6:	23ec      	movs	r3, #236	@ 0xec
 80065f8:	18fb      	adds	r3, r7, r3
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	029b      	lsls	r3, r3, #10
 8006600:	b29b      	uxth	r3, r3
 8006602:	4313      	orrs	r3, r2
 8006604:	b29a      	uxth	r2, r3
 8006606:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006608:	801a      	strh	r2, [r3, #0]
 800660a:	e047      	b.n	800669c <USB_EPStartXfer+0xa04>
 800660c:	1d7b      	adds	r3, r7, #5
 800660e:	33ff      	adds	r3, #255	@ 0xff
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	095b      	lsrs	r3, r3, #5
 8006614:	21ec      	movs	r1, #236	@ 0xec
 8006616:	187a      	adds	r2, r7, r1
 8006618:	6013      	str	r3, [r2, #0]
 800661a:	1d7b      	adds	r3, r7, #5
 800661c:	33ff      	adds	r3, #255	@ 0xff
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	221f      	movs	r2, #31
 8006622:	4013      	ands	r3, r2
 8006624:	d104      	bne.n	8006630 <USB_EPStartXfer+0x998>
 8006626:	187b      	adds	r3, r7, r1
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	3b01      	subs	r3, #1
 800662c:	187a      	adds	r2, r7, r1
 800662e:	6013      	str	r3, [r2, #0]
 8006630:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006632:	881b      	ldrh	r3, [r3, #0]
 8006634:	b29a      	uxth	r2, r3
 8006636:	23ec      	movs	r3, #236	@ 0xec
 8006638:	18fb      	adds	r3, r7, r3
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	b29b      	uxth	r3, r3
 800663e:	029b      	lsls	r3, r3, #10
 8006640:	b29b      	uxth	r3, r3
 8006642:	4313      	orrs	r3, r2
 8006644:	b29b      	uxth	r3, r3
 8006646:	4a5c      	ldr	r2, [pc, #368]	@ (80067b8 <USB_EPStartXfer+0xb20>)
 8006648:	4313      	orrs	r3, r2
 800664a:	b29a      	uxth	r2, r3
 800664c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800664e:	801a      	strh	r2, [r3, #0]
 8006650:	e024      	b.n	800669c <USB_EPStartXfer+0xa04>
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	785b      	ldrb	r3, [r3, #1]
 8006656:	2b01      	cmp	r3, #1
 8006658:	d120      	bne.n	800669c <USB_EPStartXfer+0xa04>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2184      	movs	r1, #132	@ 0x84
 800665e:	187a      	adds	r2, r7, r1
 8006660:	6013      	str	r3, [r2, #0]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2250      	movs	r2, #80	@ 0x50
 8006666:	5a9b      	ldrh	r3, [r3, r2]
 8006668:	b29b      	uxth	r3, r3
 800666a:	001a      	movs	r2, r3
 800666c:	187b      	adds	r3, r7, r1
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	189b      	adds	r3, r3, r2
 8006672:	187a      	adds	r2, r7, r1
 8006674:	6013      	str	r3, [r2, #0]
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	00da      	lsls	r2, r3, #3
 800667c:	187b      	adds	r3, r7, r1
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	18d3      	adds	r3, r2, r3
 8006682:	4a4e      	ldr	r2, [pc, #312]	@ (80067bc <USB_EPStartXfer+0xb24>)
 8006684:	4694      	mov	ip, r2
 8006686:	4463      	add	r3, ip
 8006688:	2180      	movs	r1, #128	@ 0x80
 800668a:	187a      	adds	r2, r7, r1
 800668c:	6013      	str	r3, [r2, #0]
 800668e:	1d7b      	adds	r3, r7, #5
 8006690:	33ff      	adds	r3, #255	@ 0xff
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	b29a      	uxth	r2, r3
 8006696:	187b      	adds	r3, r7, r1
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800669c:	2076      	movs	r0, #118	@ 0x76
 800669e:	183b      	adds	r3, r7, r0
 80066a0:	683a      	ldr	r2, [r7, #0]
 80066a2:	8912      	ldrh	r2, [r2, #8]
 80066a4:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	6959      	ldr	r1, [r3, #20]
 80066aa:	1d7b      	adds	r3, r7, #5
 80066ac:	33ff      	adds	r3, #255	@ 0xff
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	b29c      	uxth	r4, r3
 80066b2:	183b      	adds	r3, r7, r0
 80066b4:	881a      	ldrh	r2, [r3, #0]
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	0023      	movs	r3, r4
 80066ba:	f000 fd57 	bl	800716c <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80066be:	687a      	ldr	r2, [r7, #4]
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	781b      	ldrb	r3, [r3, #0]
 80066c4:	009b      	lsls	r3, r3, #2
 80066c6:	18d3      	adds	r3, r2, r3
 80066c8:	881b      	ldrh	r3, [r3, #0]
 80066ca:	b29a      	uxth	r2, r3
 80066cc:	200a      	movs	r0, #10
 80066ce:	183b      	adds	r3, r7, r0
 80066d0:	493b      	ldr	r1, [pc, #236]	@ (80067c0 <USB_EPStartXfer+0xb28>)
 80066d2:	400a      	ands	r2, r1
 80066d4:	801a      	strh	r2, [r3, #0]
 80066d6:	183b      	adds	r3, r7, r0
 80066d8:	183a      	adds	r2, r7, r0
 80066da:	8812      	ldrh	r2, [r2, #0]
 80066dc:	2110      	movs	r1, #16
 80066de:	404a      	eors	r2, r1
 80066e0:	801a      	strh	r2, [r3, #0]
 80066e2:	183b      	adds	r3, r7, r0
 80066e4:	183a      	adds	r2, r7, r0
 80066e6:	8812      	ldrh	r2, [r2, #0]
 80066e8:	2120      	movs	r1, #32
 80066ea:	404a      	eors	r2, r1
 80066ec:	801a      	strh	r2, [r3, #0]
 80066ee:	687a      	ldr	r2, [r7, #4]
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	781b      	ldrb	r3, [r3, #0]
 80066f4:	009b      	lsls	r3, r3, #2
 80066f6:	18d3      	adds	r3, r2, r3
 80066f8:	183a      	adds	r2, r7, r0
 80066fa:	8812      	ldrh	r2, [r2, #0]
 80066fc:	4931      	ldr	r1, [pc, #196]	@ (80067c4 <USB_EPStartXfer+0xb2c>)
 80066fe:	430a      	orrs	r2, r1
 8006700:	b292      	uxth	r2, r2
 8006702:	801a      	strh	r2, [r3, #0]
 8006704:	f000 fbe9 	bl	8006eda <USB_EPStartXfer+0x1242>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	7b1b      	ldrb	r3, [r3, #12]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d000      	beq.n	8006712 <USB_EPStartXfer+0xa7a>
 8006710:	e0a8      	b.n	8006864 <USB_EPStartXfer+0xbcc>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	699a      	ldr	r2, [r3, #24]
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	429a      	cmp	r2, r3
 800671c:	d90d      	bls.n	800673a <USB_EPStartXfer+0xaa2>
      {
        len = ep->maxpacket;
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	691b      	ldr	r3, [r3, #16]
 8006722:	1d7a      	adds	r2, r7, #5
 8006724:	32ff      	adds	r2, #255	@ 0xff
 8006726:	6013      	str	r3, [r2, #0]
        ep->xfer_len -= len;
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	699a      	ldr	r2, [r3, #24]
 800672c:	1d7b      	adds	r3, r7, #5
 800672e:	33ff      	adds	r3, #255	@ 0xff
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	1ad2      	subs	r2, r2, r3
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	619a      	str	r2, [r3, #24]
 8006738:	e007      	b.n	800674a <USB_EPStartXfer+0xab2>
      }
      else
      {
        len = ep->xfer_len;
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	699b      	ldr	r3, [r3, #24]
 800673e:	1d7a      	adds	r2, r7, #5
 8006740:	32ff      	adds	r2, #255	@ 0xff
 8006742:	6013      	str	r3, [r2, #0]
        ep->xfer_len = 0U;
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	2200      	movs	r2, #0
 8006748:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2190      	movs	r1, #144	@ 0x90
 800674e:	187a      	adds	r2, r7, r1
 8006750:	6013      	str	r3, [r2, #0]
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2250      	movs	r2, #80	@ 0x50
 8006756:	5a9b      	ldrh	r3, [r3, r2]
 8006758:	b29b      	uxth	r3, r3
 800675a:	001a      	movs	r2, r3
 800675c:	187b      	adds	r3, r7, r1
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	189b      	adds	r3, r3, r2
 8006762:	187a      	adds	r2, r7, r1
 8006764:	6013      	str	r3, [r2, #0]
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	00da      	lsls	r2, r3, #3
 800676c:	187b      	adds	r3, r7, r1
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	18d3      	adds	r3, r2, r3
 8006772:	4a10      	ldr	r2, [pc, #64]	@ (80067b4 <USB_EPStartXfer+0xb1c>)
 8006774:	4694      	mov	ip, r2
 8006776:	4463      	add	r3, ip
 8006778:	218c      	movs	r1, #140	@ 0x8c
 800677a:	187a      	adds	r2, r7, r1
 800677c:	6013      	str	r3, [r2, #0]
 800677e:	187b      	adds	r3, r7, r1
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	881b      	ldrh	r3, [r3, #0]
 8006784:	b29b      	uxth	r3, r3
 8006786:	059b      	lsls	r3, r3, #22
 8006788:	0d9b      	lsrs	r3, r3, #22
 800678a:	b29a      	uxth	r2, r3
 800678c:	187b      	adds	r3, r7, r1
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	801a      	strh	r2, [r3, #0]
 8006792:	1d7b      	adds	r3, r7, #5
 8006794:	33ff      	adds	r3, #255	@ 0xff
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d115      	bne.n	80067c8 <USB_EPStartXfer+0xb30>
 800679c:	187b      	adds	r3, r7, r1
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	881b      	ldrh	r3, [r3, #0]
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	4a04      	ldr	r2, [pc, #16]	@ (80067b8 <USB_EPStartXfer+0xb20>)
 80067a6:	4313      	orrs	r3, r2
 80067a8:	b29a      	uxth	r2, r3
 80067aa:	187b      	adds	r3, r7, r1
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	801a      	strh	r2, [r3, #0]
 80067b0:	e36e      	b.n	8006e90 <USB_EPStartXfer+0x11f8>
 80067b2:	46c0      	nop			@ (mov r8, r8)
 80067b4:	00000406 	.word	0x00000406
 80067b8:	ffff8000 	.word	0xffff8000
 80067bc:	00000402 	.word	0x00000402
 80067c0:	ffff8fbf 	.word	0xffff8fbf
 80067c4:	ffff8080 	.word	0xffff8080
 80067c8:	1d7b      	adds	r3, r7, #5
 80067ca:	33ff      	adds	r3, #255	@ 0xff
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2b3e      	cmp	r3, #62	@ 0x3e
 80067d0:	d822      	bhi.n	8006818 <USB_EPStartXfer+0xb80>
 80067d2:	1d7b      	adds	r3, r7, #5
 80067d4:	33ff      	adds	r3, #255	@ 0xff
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	085b      	lsrs	r3, r3, #1
 80067da:	21e8      	movs	r1, #232	@ 0xe8
 80067dc:	187a      	adds	r2, r7, r1
 80067de:	6013      	str	r3, [r2, #0]
 80067e0:	1d7b      	adds	r3, r7, #5
 80067e2:	33ff      	adds	r3, #255	@ 0xff
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2201      	movs	r2, #1
 80067e8:	4013      	ands	r3, r2
 80067ea:	d004      	beq.n	80067f6 <USB_EPStartXfer+0xb5e>
 80067ec:	187b      	adds	r3, r7, r1
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	3301      	adds	r3, #1
 80067f2:	187a      	adds	r2, r7, r1
 80067f4:	6013      	str	r3, [r2, #0]
 80067f6:	218c      	movs	r1, #140	@ 0x8c
 80067f8:	187b      	adds	r3, r7, r1
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	881b      	ldrh	r3, [r3, #0]
 80067fe:	b29a      	uxth	r2, r3
 8006800:	23e8      	movs	r3, #232	@ 0xe8
 8006802:	18fb      	adds	r3, r7, r3
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	b29b      	uxth	r3, r3
 8006808:	029b      	lsls	r3, r3, #10
 800680a:	b29b      	uxth	r3, r3
 800680c:	4313      	orrs	r3, r2
 800680e:	b29a      	uxth	r2, r3
 8006810:	187b      	adds	r3, r7, r1
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	801a      	strh	r2, [r3, #0]
 8006816:	e33b      	b.n	8006e90 <USB_EPStartXfer+0x11f8>
 8006818:	1d7b      	adds	r3, r7, #5
 800681a:	33ff      	adds	r3, #255	@ 0xff
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	095b      	lsrs	r3, r3, #5
 8006820:	21e8      	movs	r1, #232	@ 0xe8
 8006822:	187a      	adds	r2, r7, r1
 8006824:	6013      	str	r3, [r2, #0]
 8006826:	1d7b      	adds	r3, r7, #5
 8006828:	33ff      	adds	r3, #255	@ 0xff
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	221f      	movs	r2, #31
 800682e:	4013      	ands	r3, r2
 8006830:	d104      	bne.n	800683c <USB_EPStartXfer+0xba4>
 8006832:	187b      	adds	r3, r7, r1
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	3b01      	subs	r3, #1
 8006838:	187a      	adds	r2, r7, r1
 800683a:	6013      	str	r3, [r2, #0]
 800683c:	218c      	movs	r1, #140	@ 0x8c
 800683e:	187b      	adds	r3, r7, r1
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	881b      	ldrh	r3, [r3, #0]
 8006844:	b29a      	uxth	r2, r3
 8006846:	23e8      	movs	r3, #232	@ 0xe8
 8006848:	18fb      	adds	r3, r7, r3
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	b29b      	uxth	r3, r3
 800684e:	029b      	lsls	r3, r3, #10
 8006850:	b29b      	uxth	r3, r3
 8006852:	4313      	orrs	r3, r2
 8006854:	b29b      	uxth	r3, r3
 8006856:	4ad7      	ldr	r2, [pc, #860]	@ (8006bb4 <USB_EPStartXfer+0xf1c>)
 8006858:	4313      	orrs	r3, r2
 800685a:	b29a      	uxth	r2, r3
 800685c:	187b      	adds	r3, r7, r1
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	801a      	strh	r2, [r3, #0]
 8006862:	e315      	b.n	8006e90 <USB_EPStartXfer+0x11f8>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	78db      	ldrb	r3, [r3, #3]
 8006868:	2b02      	cmp	r3, #2
 800686a:	d000      	beq.n	800686e <USB_EPStartXfer+0xbd6>
 800686c:	e189      	b.n	8006b82 <USB_EPStartXfer+0xeea>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	785b      	ldrb	r3, [r3, #1]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d000      	beq.n	8006878 <USB_EPStartXfer+0xbe0>
 8006876:	e07b      	b.n	8006970 <USB_EPStartXfer+0xcd8>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	21ac      	movs	r1, #172	@ 0xac
 800687c:	187a      	adds	r2, r7, r1
 800687e:	6013      	str	r3, [r2, #0]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2250      	movs	r2, #80	@ 0x50
 8006884:	5a9b      	ldrh	r3, [r3, r2]
 8006886:	b29b      	uxth	r3, r3
 8006888:	001a      	movs	r2, r3
 800688a:	187b      	adds	r3, r7, r1
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	189b      	adds	r3, r3, r2
 8006890:	187a      	adds	r2, r7, r1
 8006892:	6013      	str	r3, [r2, #0]
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	00da      	lsls	r2, r3, #3
 800689a:	187b      	adds	r3, r7, r1
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	18d3      	adds	r3, r2, r3
 80068a0:	4ac5      	ldr	r2, [pc, #788]	@ (8006bb8 <USB_EPStartXfer+0xf20>)
 80068a2:	4694      	mov	ip, r2
 80068a4:	4463      	add	r3, ip
 80068a6:	21a8      	movs	r1, #168	@ 0xa8
 80068a8:	187a      	adds	r2, r7, r1
 80068aa:	6013      	str	r3, [r2, #0]
 80068ac:	187b      	adds	r3, r7, r1
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	881b      	ldrh	r3, [r3, #0]
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	059b      	lsls	r3, r3, #22
 80068b6:	0d9b      	lsrs	r3, r3, #22
 80068b8:	b29a      	uxth	r2, r3
 80068ba:	187b      	adds	r3, r7, r1
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	801a      	strh	r2, [r3, #0]
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	691b      	ldr	r3, [r3, #16]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d10a      	bne.n	80068de <USB_EPStartXfer+0xc46>
 80068c8:	187b      	adds	r3, r7, r1
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	881b      	ldrh	r3, [r3, #0]
 80068ce:	b29b      	uxth	r3, r3
 80068d0:	4ab8      	ldr	r2, [pc, #736]	@ (8006bb4 <USB_EPStartXfer+0xf1c>)
 80068d2:	4313      	orrs	r3, r2
 80068d4:	b29a      	uxth	r2, r3
 80068d6:	187b      	adds	r3, r7, r1
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	801a      	strh	r2, [r3, #0]
 80068dc:	e06c      	b.n	80069b8 <USB_EPStartXfer+0xd20>
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	691b      	ldr	r3, [r3, #16]
 80068e2:	2b3e      	cmp	r3, #62	@ 0x3e
 80068e4:	d820      	bhi.n	8006928 <USB_EPStartXfer+0xc90>
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	691b      	ldr	r3, [r3, #16]
 80068ea:	085b      	lsrs	r3, r3, #1
 80068ec:	21e4      	movs	r1, #228	@ 0xe4
 80068ee:	187a      	adds	r2, r7, r1
 80068f0:	6013      	str	r3, [r2, #0]
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	2201      	movs	r2, #1
 80068f8:	4013      	ands	r3, r2
 80068fa:	d004      	beq.n	8006906 <USB_EPStartXfer+0xc6e>
 80068fc:	187b      	adds	r3, r7, r1
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	3301      	adds	r3, #1
 8006902:	187a      	adds	r2, r7, r1
 8006904:	6013      	str	r3, [r2, #0]
 8006906:	21a8      	movs	r1, #168	@ 0xa8
 8006908:	187b      	adds	r3, r7, r1
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	881b      	ldrh	r3, [r3, #0]
 800690e:	b29a      	uxth	r2, r3
 8006910:	23e4      	movs	r3, #228	@ 0xe4
 8006912:	18fb      	adds	r3, r7, r3
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	b29b      	uxth	r3, r3
 8006918:	029b      	lsls	r3, r3, #10
 800691a:	b29b      	uxth	r3, r3
 800691c:	4313      	orrs	r3, r2
 800691e:	b29a      	uxth	r2, r3
 8006920:	187b      	adds	r3, r7, r1
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	801a      	strh	r2, [r3, #0]
 8006926:	e047      	b.n	80069b8 <USB_EPStartXfer+0xd20>
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	691b      	ldr	r3, [r3, #16]
 800692c:	095b      	lsrs	r3, r3, #5
 800692e:	21e4      	movs	r1, #228	@ 0xe4
 8006930:	187a      	adds	r2, r7, r1
 8006932:	6013      	str	r3, [r2, #0]
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	691b      	ldr	r3, [r3, #16]
 8006938:	221f      	movs	r2, #31
 800693a:	4013      	ands	r3, r2
 800693c:	d104      	bne.n	8006948 <USB_EPStartXfer+0xcb0>
 800693e:	187b      	adds	r3, r7, r1
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	3b01      	subs	r3, #1
 8006944:	187a      	adds	r2, r7, r1
 8006946:	6013      	str	r3, [r2, #0]
 8006948:	21a8      	movs	r1, #168	@ 0xa8
 800694a:	187b      	adds	r3, r7, r1
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	881b      	ldrh	r3, [r3, #0]
 8006950:	b29a      	uxth	r2, r3
 8006952:	23e4      	movs	r3, #228	@ 0xe4
 8006954:	18fb      	adds	r3, r7, r3
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	b29b      	uxth	r3, r3
 800695a:	029b      	lsls	r3, r3, #10
 800695c:	b29b      	uxth	r3, r3
 800695e:	4313      	orrs	r3, r2
 8006960:	b29b      	uxth	r3, r3
 8006962:	4a94      	ldr	r2, [pc, #592]	@ (8006bb4 <USB_EPStartXfer+0xf1c>)
 8006964:	4313      	orrs	r3, r2
 8006966:	b29a      	uxth	r2, r3
 8006968:	187b      	adds	r3, r7, r1
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	801a      	strh	r2, [r3, #0]
 800696e:	e023      	b.n	80069b8 <USB_EPStartXfer+0xd20>
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	785b      	ldrb	r3, [r3, #1]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d11f      	bne.n	80069b8 <USB_EPStartXfer+0xd20>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	21b4      	movs	r1, #180	@ 0xb4
 800697c:	187a      	adds	r2, r7, r1
 800697e:	6013      	str	r3, [r2, #0]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2250      	movs	r2, #80	@ 0x50
 8006984:	5a9b      	ldrh	r3, [r3, r2]
 8006986:	b29b      	uxth	r3, r3
 8006988:	001a      	movs	r2, r3
 800698a:	187b      	adds	r3, r7, r1
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	189b      	adds	r3, r3, r2
 8006990:	187a      	adds	r2, r7, r1
 8006992:	6013      	str	r3, [r2, #0]
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	781b      	ldrb	r3, [r3, #0]
 8006998:	00da      	lsls	r2, r3, #3
 800699a:	187b      	adds	r3, r7, r1
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	18d3      	adds	r3, r2, r3
 80069a0:	4a85      	ldr	r2, [pc, #532]	@ (8006bb8 <USB_EPStartXfer+0xf20>)
 80069a2:	4694      	mov	ip, r2
 80069a4:	4463      	add	r3, ip
 80069a6:	21b0      	movs	r1, #176	@ 0xb0
 80069a8:	187a      	adds	r2, r7, r1
 80069aa:	6013      	str	r3, [r2, #0]
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	b29a      	uxth	r2, r3
 80069b2:	187b      	adds	r3, r7, r1
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	801a      	strh	r2, [r3, #0]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	22a4      	movs	r2, #164	@ 0xa4
 80069bc:	18ba      	adds	r2, r7, r2
 80069be:	6013      	str	r3, [r2, #0]
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	785b      	ldrb	r3, [r3, #1]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d000      	beq.n	80069ca <USB_EPStartXfer+0xd32>
 80069c8:	e07b      	b.n	8006ac2 <USB_EPStartXfer+0xe2a>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	219c      	movs	r1, #156	@ 0x9c
 80069ce:	187a      	adds	r2, r7, r1
 80069d0:	6013      	str	r3, [r2, #0]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2250      	movs	r2, #80	@ 0x50
 80069d6:	5a9b      	ldrh	r3, [r3, r2]
 80069d8:	b29b      	uxth	r3, r3
 80069da:	001a      	movs	r2, r3
 80069dc:	187b      	adds	r3, r7, r1
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	189b      	adds	r3, r3, r2
 80069e2:	187a      	adds	r2, r7, r1
 80069e4:	6013      	str	r3, [r2, #0]
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	781b      	ldrb	r3, [r3, #0]
 80069ea:	00da      	lsls	r2, r3, #3
 80069ec:	187b      	adds	r3, r7, r1
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	18d3      	adds	r3, r2, r3
 80069f2:	4a72      	ldr	r2, [pc, #456]	@ (8006bbc <USB_EPStartXfer+0xf24>)
 80069f4:	4694      	mov	ip, r2
 80069f6:	4463      	add	r3, ip
 80069f8:	2198      	movs	r1, #152	@ 0x98
 80069fa:	187a      	adds	r2, r7, r1
 80069fc:	6013      	str	r3, [r2, #0]
 80069fe:	187b      	adds	r3, r7, r1
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	881b      	ldrh	r3, [r3, #0]
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	059b      	lsls	r3, r3, #22
 8006a08:	0d9b      	lsrs	r3, r3, #22
 8006a0a:	b29a      	uxth	r2, r3
 8006a0c:	187b      	adds	r3, r7, r1
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	801a      	strh	r2, [r3, #0]
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d10a      	bne.n	8006a30 <USB_EPStartXfer+0xd98>
 8006a1a:	187b      	adds	r3, r7, r1
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	881b      	ldrh	r3, [r3, #0]
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	4a64      	ldr	r2, [pc, #400]	@ (8006bb4 <USB_EPStartXfer+0xf1c>)
 8006a24:	4313      	orrs	r3, r2
 8006a26:	b29a      	uxth	r2, r3
 8006a28:	187b      	adds	r3, r7, r1
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	801a      	strh	r2, [r3, #0]
 8006a2e:	e069      	b.n	8006b04 <USB_EPStartXfer+0xe6c>
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	691b      	ldr	r3, [r3, #16]
 8006a34:	2b3e      	cmp	r3, #62	@ 0x3e
 8006a36:	d820      	bhi.n	8006a7a <USB_EPStartXfer+0xde2>
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	691b      	ldr	r3, [r3, #16]
 8006a3c:	085b      	lsrs	r3, r3, #1
 8006a3e:	21e0      	movs	r1, #224	@ 0xe0
 8006a40:	187a      	adds	r2, r7, r1
 8006a42:	6013      	str	r3, [r2, #0]
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	691b      	ldr	r3, [r3, #16]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	4013      	ands	r3, r2
 8006a4c:	d004      	beq.n	8006a58 <USB_EPStartXfer+0xdc0>
 8006a4e:	187b      	adds	r3, r7, r1
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	3301      	adds	r3, #1
 8006a54:	187a      	adds	r2, r7, r1
 8006a56:	6013      	str	r3, [r2, #0]
 8006a58:	2198      	movs	r1, #152	@ 0x98
 8006a5a:	187b      	adds	r3, r7, r1
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	881b      	ldrh	r3, [r3, #0]
 8006a60:	b29a      	uxth	r2, r3
 8006a62:	23e0      	movs	r3, #224	@ 0xe0
 8006a64:	18fb      	adds	r3, r7, r3
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	029b      	lsls	r3, r3, #10
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	b29a      	uxth	r2, r3
 8006a72:	187b      	adds	r3, r7, r1
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	801a      	strh	r2, [r3, #0]
 8006a78:	e044      	b.n	8006b04 <USB_EPStartXfer+0xe6c>
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	691b      	ldr	r3, [r3, #16]
 8006a7e:	095b      	lsrs	r3, r3, #5
 8006a80:	21e0      	movs	r1, #224	@ 0xe0
 8006a82:	187a      	adds	r2, r7, r1
 8006a84:	6013      	str	r3, [r2, #0]
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	691b      	ldr	r3, [r3, #16]
 8006a8a:	221f      	movs	r2, #31
 8006a8c:	4013      	ands	r3, r2
 8006a8e:	d104      	bne.n	8006a9a <USB_EPStartXfer+0xe02>
 8006a90:	187b      	adds	r3, r7, r1
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	3b01      	subs	r3, #1
 8006a96:	187a      	adds	r2, r7, r1
 8006a98:	6013      	str	r3, [r2, #0]
 8006a9a:	2198      	movs	r1, #152	@ 0x98
 8006a9c:	187b      	adds	r3, r7, r1
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	881b      	ldrh	r3, [r3, #0]
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	23e0      	movs	r3, #224	@ 0xe0
 8006aa6:	18fb      	adds	r3, r7, r3
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	029b      	lsls	r3, r3, #10
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	4a3f      	ldr	r2, [pc, #252]	@ (8006bb4 <USB_EPStartXfer+0xf1c>)
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	b29a      	uxth	r2, r3
 8006aba:	187b      	adds	r3, r7, r1
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	801a      	strh	r2, [r3, #0]
 8006ac0:	e020      	b.n	8006b04 <USB_EPStartXfer+0xe6c>
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	785b      	ldrb	r3, [r3, #1]
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d11c      	bne.n	8006b04 <USB_EPStartXfer+0xe6c>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2250      	movs	r2, #80	@ 0x50
 8006ace:	5a9b      	ldrh	r3, [r3, r2]
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	001a      	movs	r2, r3
 8006ad4:	21a4      	movs	r1, #164	@ 0xa4
 8006ad6:	187b      	adds	r3, r7, r1
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	189b      	adds	r3, r3, r2
 8006adc:	187a      	adds	r2, r7, r1
 8006ade:	6013      	str	r3, [r2, #0]
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	781b      	ldrb	r3, [r3, #0]
 8006ae4:	00da      	lsls	r2, r3, #3
 8006ae6:	187b      	adds	r3, r7, r1
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	18d3      	adds	r3, r2, r3
 8006aec:	4a33      	ldr	r2, [pc, #204]	@ (8006bbc <USB_EPStartXfer+0xf24>)
 8006aee:	4694      	mov	ip, r2
 8006af0:	4463      	add	r3, ip
 8006af2:	21a0      	movs	r1, #160	@ 0xa0
 8006af4:	187a      	adds	r2, r7, r1
 8006af6:	6013      	str	r3, [r2, #0]
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	691b      	ldr	r3, [r3, #16]
 8006afc:	b29a      	uxth	r2, r3
 8006afe:	187b      	adds	r3, r7, r1
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	69db      	ldr	r3, [r3, #28]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d100      	bne.n	8006b0e <USB_EPStartXfer+0xe76>
 8006b0c:	e1c0      	b.n	8006e90 <USB_EPStartXfer+0x11f8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006b0e:	687a      	ldr	r2, [r7, #4]
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	18d2      	adds	r2, r2, r3
 8006b18:	2196      	movs	r1, #150	@ 0x96
 8006b1a:	187b      	adds	r3, r7, r1
 8006b1c:	8812      	ldrh	r2, [r2, #0]
 8006b1e:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006b20:	187b      	adds	r3, r7, r1
 8006b22:	881a      	ldrh	r2, [r3, #0]
 8006b24:	2380      	movs	r3, #128	@ 0x80
 8006b26:	01db      	lsls	r3, r3, #7
 8006b28:	4013      	ands	r3, r2
 8006b2a:	d004      	beq.n	8006b36 <USB_EPStartXfer+0xe9e>
 8006b2c:	187b      	adds	r3, r7, r1
 8006b2e:	881b      	ldrh	r3, [r3, #0]
 8006b30:	2240      	movs	r2, #64	@ 0x40
 8006b32:	4013      	ands	r3, r2
 8006b34:	d10d      	bne.n	8006b52 <USB_EPStartXfer+0xeba>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006b36:	2196      	movs	r1, #150	@ 0x96
 8006b38:	187b      	adds	r3, r7, r1
 8006b3a:	881a      	ldrh	r2, [r3, #0]
 8006b3c:	2380      	movs	r3, #128	@ 0x80
 8006b3e:	01db      	lsls	r3, r3, #7
 8006b40:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006b42:	d000      	beq.n	8006b46 <USB_EPStartXfer+0xeae>
 8006b44:	e1a4      	b.n	8006e90 <USB_EPStartXfer+0x11f8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006b46:	187b      	adds	r3, r7, r1
 8006b48:	881b      	ldrh	r3, [r3, #0]
 8006b4a:	2240      	movs	r2, #64	@ 0x40
 8006b4c:	4013      	ands	r3, r2
 8006b4e:	d000      	beq.n	8006b52 <USB_EPStartXfer+0xeba>
 8006b50:	e19e      	b.n	8006e90 <USB_EPStartXfer+0x11f8>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	18d3      	adds	r3, r2, r3
 8006b5c:	881b      	ldrh	r3, [r3, #0]
 8006b5e:	b29a      	uxth	r2, r3
 8006b60:	2094      	movs	r0, #148	@ 0x94
 8006b62:	183b      	adds	r3, r7, r0
 8006b64:	4916      	ldr	r1, [pc, #88]	@ (8006bc0 <USB_EPStartXfer+0xf28>)
 8006b66:	400a      	ands	r2, r1
 8006b68:	801a      	strh	r2, [r3, #0]
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	009b      	lsls	r3, r3, #2
 8006b72:	18d3      	adds	r3, r2, r3
 8006b74:	183a      	adds	r2, r7, r0
 8006b76:	8812      	ldrh	r2, [r2, #0]
 8006b78:	4912      	ldr	r1, [pc, #72]	@ (8006bc4 <USB_EPStartXfer+0xf2c>)
 8006b7a:	430a      	orrs	r2, r1
 8006b7c:	b292      	uxth	r2, r2
 8006b7e:	801a      	strh	r2, [r3, #0]
 8006b80:	e186      	b.n	8006e90 <USB_EPStartXfer+0x11f8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	78db      	ldrb	r3, [r3, #3]
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	d000      	beq.n	8006b8c <USB_EPStartXfer+0xef4>
 8006b8a:	e17f      	b.n	8006e8c <USB_EPStartXfer+0x11f4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	699a      	ldr	r2, [r3, #24]
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	691b      	ldr	r3, [r3, #16]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d917      	bls.n	8006bc8 <USB_EPStartXfer+0xf30>
        {
          len = ep->maxpacket;
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	691b      	ldr	r3, [r3, #16]
 8006b9c:	1d7a      	adds	r2, r7, #5
 8006b9e:	32ff      	adds	r2, #255	@ 0xff
 8006ba0:	6013      	str	r3, [r2, #0]
          ep->xfer_len -= len;
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	699a      	ldr	r2, [r3, #24]
 8006ba6:	1d7b      	adds	r3, r7, #5
 8006ba8:	33ff      	adds	r3, #255	@ 0xff
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	1ad2      	subs	r2, r2, r3
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	619a      	str	r2, [r3, #24]
 8006bb2:	e011      	b.n	8006bd8 <USB_EPStartXfer+0xf40>
 8006bb4:	ffff8000 	.word	0xffff8000
 8006bb8:	00000402 	.word	0x00000402
 8006bbc:	00000406 	.word	0x00000406
 8006bc0:	ffff8f8f 	.word	0xffff8f8f
 8006bc4:	ffff80c0 	.word	0xffff80c0
        }
        else
        {
          len = ep->xfer_len;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	699b      	ldr	r3, [r3, #24]
 8006bcc:	1d7a      	adds	r2, r7, #5
 8006bce:	32ff      	adds	r2, #255	@ 0xff
 8006bd0:	6013      	str	r3, [r2, #0]
          ep->xfer_len = 0U;
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	785b      	ldrb	r3, [r3, #1]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d000      	beq.n	8006be2 <USB_EPStartXfer+0xf4a>
 8006be0:	e081      	b.n	8006ce6 <USB_EPStartXfer+0x104e>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	21cc      	movs	r1, #204	@ 0xcc
 8006be6:	187a      	adds	r2, r7, r1
 8006be8:	6013      	str	r3, [r2, #0]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2250      	movs	r2, #80	@ 0x50
 8006bee:	5a9b      	ldrh	r3, [r3, r2]
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	001a      	movs	r2, r3
 8006bf4:	187b      	adds	r3, r7, r1
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	189b      	adds	r3, r3, r2
 8006bfa:	187a      	adds	r2, r7, r1
 8006bfc:	6013      	str	r3, [r2, #0]
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	781b      	ldrb	r3, [r3, #0]
 8006c02:	00da      	lsls	r2, r3, #3
 8006c04:	187b      	adds	r3, r7, r1
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	18d3      	adds	r3, r2, r3
 8006c0a:	4ab6      	ldr	r2, [pc, #728]	@ (8006ee4 <USB_EPStartXfer+0x124c>)
 8006c0c:	4694      	mov	ip, r2
 8006c0e:	4463      	add	r3, ip
 8006c10:	21c8      	movs	r1, #200	@ 0xc8
 8006c12:	187a      	adds	r2, r7, r1
 8006c14:	6013      	str	r3, [r2, #0]
 8006c16:	187b      	adds	r3, r7, r1
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	881b      	ldrh	r3, [r3, #0]
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	059b      	lsls	r3, r3, #22
 8006c20:	0d9b      	lsrs	r3, r3, #22
 8006c22:	b29a      	uxth	r2, r3
 8006c24:	187b      	adds	r3, r7, r1
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	801a      	strh	r2, [r3, #0]
 8006c2a:	1d7b      	adds	r3, r7, #5
 8006c2c:	33ff      	adds	r3, #255	@ 0xff
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d10a      	bne.n	8006c4a <USB_EPStartXfer+0xfb2>
 8006c34:	187b      	adds	r3, r7, r1
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	881b      	ldrh	r3, [r3, #0]
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	4aaa      	ldr	r2, [pc, #680]	@ (8006ee8 <USB_EPStartXfer+0x1250>)
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	b29a      	uxth	r2, r3
 8006c42:	187b      	adds	r3, r7, r1
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	801a      	strh	r2, [r3, #0]
 8006c48:	e072      	b.n	8006d30 <USB_EPStartXfer+0x1098>
 8006c4a:	1d7b      	adds	r3, r7, #5
 8006c4c:	33ff      	adds	r3, #255	@ 0xff
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c52:	d822      	bhi.n	8006c9a <USB_EPStartXfer+0x1002>
 8006c54:	1d7b      	adds	r3, r7, #5
 8006c56:	33ff      	adds	r3, #255	@ 0xff
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	085b      	lsrs	r3, r3, #1
 8006c5c:	21dc      	movs	r1, #220	@ 0xdc
 8006c5e:	187a      	adds	r2, r7, r1
 8006c60:	6013      	str	r3, [r2, #0]
 8006c62:	1d7b      	adds	r3, r7, #5
 8006c64:	33ff      	adds	r3, #255	@ 0xff
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	2201      	movs	r2, #1
 8006c6a:	4013      	ands	r3, r2
 8006c6c:	d004      	beq.n	8006c78 <USB_EPStartXfer+0xfe0>
 8006c6e:	187b      	adds	r3, r7, r1
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	3301      	adds	r3, #1
 8006c74:	187a      	adds	r2, r7, r1
 8006c76:	6013      	str	r3, [r2, #0]
 8006c78:	21c8      	movs	r1, #200	@ 0xc8
 8006c7a:	187b      	adds	r3, r7, r1
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	881b      	ldrh	r3, [r3, #0]
 8006c80:	b29a      	uxth	r2, r3
 8006c82:	23dc      	movs	r3, #220	@ 0xdc
 8006c84:	18fb      	adds	r3, r7, r3
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	029b      	lsls	r3, r3, #10
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	b29a      	uxth	r2, r3
 8006c92:	187b      	adds	r3, r7, r1
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	801a      	strh	r2, [r3, #0]
 8006c98:	e04a      	b.n	8006d30 <USB_EPStartXfer+0x1098>
 8006c9a:	1d7b      	adds	r3, r7, #5
 8006c9c:	33ff      	adds	r3, #255	@ 0xff
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	095b      	lsrs	r3, r3, #5
 8006ca2:	21dc      	movs	r1, #220	@ 0xdc
 8006ca4:	187a      	adds	r2, r7, r1
 8006ca6:	6013      	str	r3, [r2, #0]
 8006ca8:	1d7b      	adds	r3, r7, #5
 8006caa:	33ff      	adds	r3, #255	@ 0xff
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	221f      	movs	r2, #31
 8006cb0:	4013      	ands	r3, r2
 8006cb2:	d104      	bne.n	8006cbe <USB_EPStartXfer+0x1026>
 8006cb4:	187b      	adds	r3, r7, r1
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	3b01      	subs	r3, #1
 8006cba:	187a      	adds	r2, r7, r1
 8006cbc:	6013      	str	r3, [r2, #0]
 8006cbe:	21c8      	movs	r1, #200	@ 0xc8
 8006cc0:	187b      	adds	r3, r7, r1
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	881b      	ldrh	r3, [r3, #0]
 8006cc6:	b29a      	uxth	r2, r3
 8006cc8:	23dc      	movs	r3, #220	@ 0xdc
 8006cca:	18fb      	adds	r3, r7, r3
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	029b      	lsls	r3, r3, #10
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	b29b      	uxth	r3, r3
 8006cd8:	4a83      	ldr	r2, [pc, #524]	@ (8006ee8 <USB_EPStartXfer+0x1250>)
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	b29a      	uxth	r2, r3
 8006cde:	187b      	adds	r3, r7, r1
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	801a      	strh	r2, [r3, #0]
 8006ce4:	e024      	b.n	8006d30 <USB_EPStartXfer+0x1098>
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	785b      	ldrb	r3, [r3, #1]
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d120      	bne.n	8006d30 <USB_EPStartXfer+0x1098>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	21d4      	movs	r1, #212	@ 0xd4
 8006cf2:	187a      	adds	r2, r7, r1
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2250      	movs	r2, #80	@ 0x50
 8006cfa:	5a9b      	ldrh	r3, [r3, r2]
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	001a      	movs	r2, r3
 8006d00:	187b      	adds	r3, r7, r1
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	189b      	adds	r3, r3, r2
 8006d06:	187a      	adds	r2, r7, r1
 8006d08:	6013      	str	r3, [r2, #0]
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	00da      	lsls	r2, r3, #3
 8006d10:	187b      	adds	r3, r7, r1
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	18d3      	adds	r3, r2, r3
 8006d16:	4a73      	ldr	r2, [pc, #460]	@ (8006ee4 <USB_EPStartXfer+0x124c>)
 8006d18:	4694      	mov	ip, r2
 8006d1a:	4463      	add	r3, ip
 8006d1c:	21d0      	movs	r1, #208	@ 0xd0
 8006d1e:	187a      	adds	r2, r7, r1
 8006d20:	6013      	str	r3, [r2, #0]
 8006d22:	1d7b      	adds	r3, r7, #5
 8006d24:	33ff      	adds	r3, #255	@ 0xff
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	b29a      	uxth	r2, r3
 8006d2a:	187b      	adds	r3, r7, r1
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	801a      	strh	r2, [r3, #0]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	22c4      	movs	r2, #196	@ 0xc4
 8006d34:	18ba      	adds	r2, r7, r2
 8006d36:	6013      	str	r3, [r2, #0]
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	785b      	ldrb	r3, [r3, #1]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d000      	beq.n	8006d42 <USB_EPStartXfer+0x10aa>
 8006d40:	e081      	b.n	8006e46 <USB_EPStartXfer+0x11ae>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	21bc      	movs	r1, #188	@ 0xbc
 8006d46:	187a      	adds	r2, r7, r1
 8006d48:	6013      	str	r3, [r2, #0]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2250      	movs	r2, #80	@ 0x50
 8006d4e:	5a9b      	ldrh	r3, [r3, r2]
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	001a      	movs	r2, r3
 8006d54:	187b      	adds	r3, r7, r1
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	189b      	adds	r3, r3, r2
 8006d5a:	187a      	adds	r2, r7, r1
 8006d5c:	6013      	str	r3, [r2, #0]
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	781b      	ldrb	r3, [r3, #0]
 8006d62:	00da      	lsls	r2, r3, #3
 8006d64:	187b      	adds	r3, r7, r1
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	18d3      	adds	r3, r2, r3
 8006d6a:	4a60      	ldr	r2, [pc, #384]	@ (8006eec <USB_EPStartXfer+0x1254>)
 8006d6c:	4694      	mov	ip, r2
 8006d6e:	4463      	add	r3, ip
 8006d70:	21b8      	movs	r1, #184	@ 0xb8
 8006d72:	187a      	adds	r2, r7, r1
 8006d74:	6013      	str	r3, [r2, #0]
 8006d76:	187b      	adds	r3, r7, r1
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	881b      	ldrh	r3, [r3, #0]
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	059b      	lsls	r3, r3, #22
 8006d80:	0d9b      	lsrs	r3, r3, #22
 8006d82:	b29a      	uxth	r2, r3
 8006d84:	187b      	adds	r3, r7, r1
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	801a      	strh	r2, [r3, #0]
 8006d8a:	1d7b      	adds	r3, r7, #5
 8006d8c:	33ff      	adds	r3, #255	@ 0xff
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d10a      	bne.n	8006daa <USB_EPStartXfer+0x1112>
 8006d94:	187b      	adds	r3, r7, r1
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	881b      	ldrh	r3, [r3, #0]
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	4a52      	ldr	r2, [pc, #328]	@ (8006ee8 <USB_EPStartXfer+0x1250>)
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	b29a      	uxth	r2, r3
 8006da2:	187b      	adds	r3, r7, r1
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	801a      	strh	r2, [r3, #0]
 8006da8:	e072      	b.n	8006e90 <USB_EPStartXfer+0x11f8>
 8006daa:	1d7b      	adds	r3, r7, #5
 8006dac:	33ff      	adds	r3, #255	@ 0xff
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	2b3e      	cmp	r3, #62	@ 0x3e
 8006db2:	d822      	bhi.n	8006dfa <USB_EPStartXfer+0x1162>
 8006db4:	1d7b      	adds	r3, r7, #5
 8006db6:	33ff      	adds	r3, #255	@ 0xff
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	085b      	lsrs	r3, r3, #1
 8006dbc:	21d8      	movs	r1, #216	@ 0xd8
 8006dbe:	187a      	adds	r2, r7, r1
 8006dc0:	6013      	str	r3, [r2, #0]
 8006dc2:	1d7b      	adds	r3, r7, #5
 8006dc4:	33ff      	adds	r3, #255	@ 0xff
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	2201      	movs	r2, #1
 8006dca:	4013      	ands	r3, r2
 8006dcc:	d004      	beq.n	8006dd8 <USB_EPStartXfer+0x1140>
 8006dce:	187b      	adds	r3, r7, r1
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	187a      	adds	r2, r7, r1
 8006dd6:	6013      	str	r3, [r2, #0]
 8006dd8:	21b8      	movs	r1, #184	@ 0xb8
 8006dda:	187b      	adds	r3, r7, r1
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	881b      	ldrh	r3, [r3, #0]
 8006de0:	b29a      	uxth	r2, r3
 8006de2:	23d8      	movs	r3, #216	@ 0xd8
 8006de4:	18fb      	adds	r3, r7, r3
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	b29b      	uxth	r3, r3
 8006dea:	029b      	lsls	r3, r3, #10
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	4313      	orrs	r3, r2
 8006df0:	b29a      	uxth	r2, r3
 8006df2:	187b      	adds	r3, r7, r1
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	801a      	strh	r2, [r3, #0]
 8006df8:	e04a      	b.n	8006e90 <USB_EPStartXfer+0x11f8>
 8006dfa:	1d7b      	adds	r3, r7, #5
 8006dfc:	33ff      	adds	r3, #255	@ 0xff
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	095b      	lsrs	r3, r3, #5
 8006e02:	21d8      	movs	r1, #216	@ 0xd8
 8006e04:	187a      	adds	r2, r7, r1
 8006e06:	6013      	str	r3, [r2, #0]
 8006e08:	1d7b      	adds	r3, r7, #5
 8006e0a:	33ff      	adds	r3, #255	@ 0xff
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	221f      	movs	r2, #31
 8006e10:	4013      	ands	r3, r2
 8006e12:	d104      	bne.n	8006e1e <USB_EPStartXfer+0x1186>
 8006e14:	187b      	adds	r3, r7, r1
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	3b01      	subs	r3, #1
 8006e1a:	187a      	adds	r2, r7, r1
 8006e1c:	6013      	str	r3, [r2, #0]
 8006e1e:	21b8      	movs	r1, #184	@ 0xb8
 8006e20:	187b      	adds	r3, r7, r1
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	881b      	ldrh	r3, [r3, #0]
 8006e26:	b29a      	uxth	r2, r3
 8006e28:	23d8      	movs	r3, #216	@ 0xd8
 8006e2a:	18fb      	adds	r3, r7, r3
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	029b      	lsls	r3, r3, #10
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	4313      	orrs	r3, r2
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	4a2b      	ldr	r2, [pc, #172]	@ (8006ee8 <USB_EPStartXfer+0x1250>)
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	b29a      	uxth	r2, r3
 8006e3e:	187b      	adds	r3, r7, r1
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	801a      	strh	r2, [r3, #0]
 8006e44:	e024      	b.n	8006e90 <USB_EPStartXfer+0x11f8>
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	785b      	ldrb	r3, [r3, #1]
 8006e4a:	2b01      	cmp	r3, #1
 8006e4c:	d120      	bne.n	8006e90 <USB_EPStartXfer+0x11f8>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2250      	movs	r2, #80	@ 0x50
 8006e52:	5a9b      	ldrh	r3, [r3, r2]
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	001a      	movs	r2, r3
 8006e58:	21c4      	movs	r1, #196	@ 0xc4
 8006e5a:	187b      	adds	r3, r7, r1
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	189b      	adds	r3, r3, r2
 8006e60:	187a      	adds	r2, r7, r1
 8006e62:	6013      	str	r3, [r2, #0]
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	00da      	lsls	r2, r3, #3
 8006e6a:	187b      	adds	r3, r7, r1
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	18d3      	adds	r3, r2, r3
 8006e70:	4a1e      	ldr	r2, [pc, #120]	@ (8006eec <USB_EPStartXfer+0x1254>)
 8006e72:	4694      	mov	ip, r2
 8006e74:	4463      	add	r3, ip
 8006e76:	21c0      	movs	r1, #192	@ 0xc0
 8006e78:	187a      	adds	r2, r7, r1
 8006e7a:	6013      	str	r3, [r2, #0]
 8006e7c:	1d7b      	adds	r3, r7, #5
 8006e7e:	33ff      	adds	r3, #255	@ 0xff
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	b29a      	uxth	r2, r3
 8006e84:	187b      	adds	r3, r7, r1
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	801a      	strh	r2, [r3, #0]
 8006e8a:	e001      	b.n	8006e90 <USB_EPStartXfer+0x11f8>
      }
      else
      {
        return HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e025      	b.n	8006edc <USB_EPStartXfer+0x1244>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	781b      	ldrb	r3, [r3, #0]
 8006e96:	009b      	lsls	r3, r3, #2
 8006e98:	18d3      	adds	r3, r2, r3
 8006e9a:	881b      	ldrh	r3, [r3, #0]
 8006e9c:	b29a      	uxth	r2, r3
 8006e9e:	208a      	movs	r0, #138	@ 0x8a
 8006ea0:	183b      	adds	r3, r7, r0
 8006ea2:	4913      	ldr	r1, [pc, #76]	@ (8006ef0 <USB_EPStartXfer+0x1258>)
 8006ea4:	400a      	ands	r2, r1
 8006ea6:	801a      	strh	r2, [r3, #0]
 8006ea8:	183b      	adds	r3, r7, r0
 8006eaa:	183a      	adds	r2, r7, r0
 8006eac:	8812      	ldrh	r2, [r2, #0]
 8006eae:	2180      	movs	r1, #128	@ 0x80
 8006eb0:	0149      	lsls	r1, r1, #5
 8006eb2:	404a      	eors	r2, r1
 8006eb4:	801a      	strh	r2, [r3, #0]
 8006eb6:	183b      	adds	r3, r7, r0
 8006eb8:	183a      	adds	r2, r7, r0
 8006eba:	8812      	ldrh	r2, [r2, #0]
 8006ebc:	2180      	movs	r1, #128	@ 0x80
 8006ebe:	0189      	lsls	r1, r1, #6
 8006ec0:	404a      	eors	r2, r1
 8006ec2:	801a      	strh	r2, [r3, #0]
 8006ec4:	687a      	ldr	r2, [r7, #4]
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	781b      	ldrb	r3, [r3, #0]
 8006eca:	009b      	lsls	r3, r3, #2
 8006ecc:	18d3      	adds	r3, r2, r3
 8006ece:	183a      	adds	r2, r7, r0
 8006ed0:	8812      	ldrh	r2, [r2, #0]
 8006ed2:	4908      	ldr	r1, [pc, #32]	@ (8006ef4 <USB_EPStartXfer+0x125c>)
 8006ed4:	430a      	orrs	r2, r1
 8006ed6:	b292      	uxth	r2, r2
 8006ed8:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8006eda:	2300      	movs	r3, #0
}
 8006edc:	0018      	movs	r0, r3
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	b043      	add	sp, #268	@ 0x10c
 8006ee2:	bd90      	pop	{r4, r7, pc}
 8006ee4:	00000402 	.word	0x00000402
 8006ee8:	ffff8000 	.word	0xffff8000
 8006eec:	00000406 	.word	0x00000406
 8006ef0:	ffffbf8f 	.word	0xffffbf8f
 8006ef4:	ffff8080 	.word	0xffff8080

08006ef8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b084      	sub	sp, #16
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
 8006f00:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	785b      	ldrb	r3, [r3, #1]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d01d      	beq.n	8006f46 <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	781b      	ldrb	r3, [r3, #0]
 8006f10:	009b      	lsls	r3, r3, #2
 8006f12:	18d3      	adds	r3, r2, r3
 8006f14:	881b      	ldrh	r3, [r3, #0]
 8006f16:	b29a      	uxth	r2, r3
 8006f18:	200c      	movs	r0, #12
 8006f1a:	183b      	adds	r3, r7, r0
 8006f1c:	491b      	ldr	r1, [pc, #108]	@ (8006f8c <USB_EPSetStall+0x94>)
 8006f1e:	400a      	ands	r2, r1
 8006f20:	801a      	strh	r2, [r3, #0]
 8006f22:	183b      	adds	r3, r7, r0
 8006f24:	183a      	adds	r2, r7, r0
 8006f26:	8812      	ldrh	r2, [r2, #0]
 8006f28:	2110      	movs	r1, #16
 8006f2a:	404a      	eors	r2, r1
 8006f2c:	801a      	strh	r2, [r3, #0]
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	781b      	ldrb	r3, [r3, #0]
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	18d3      	adds	r3, r2, r3
 8006f38:	183a      	adds	r2, r7, r0
 8006f3a:	8812      	ldrh	r2, [r2, #0]
 8006f3c:	4914      	ldr	r1, [pc, #80]	@ (8006f90 <USB_EPSetStall+0x98>)
 8006f3e:	430a      	orrs	r2, r1
 8006f40:	b292      	uxth	r2, r2
 8006f42:	801a      	strh	r2, [r3, #0]
 8006f44:	e01d      	b.n	8006f82 <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	781b      	ldrb	r3, [r3, #0]
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	18d3      	adds	r3, r2, r3
 8006f50:	881b      	ldrh	r3, [r3, #0]
 8006f52:	b29a      	uxth	r2, r3
 8006f54:	200e      	movs	r0, #14
 8006f56:	183b      	adds	r3, r7, r0
 8006f58:	490e      	ldr	r1, [pc, #56]	@ (8006f94 <USB_EPSetStall+0x9c>)
 8006f5a:	400a      	ands	r2, r1
 8006f5c:	801a      	strh	r2, [r3, #0]
 8006f5e:	183b      	adds	r3, r7, r0
 8006f60:	183a      	adds	r2, r7, r0
 8006f62:	8812      	ldrh	r2, [r2, #0]
 8006f64:	2180      	movs	r1, #128	@ 0x80
 8006f66:	0149      	lsls	r1, r1, #5
 8006f68:	404a      	eors	r2, r1
 8006f6a:	801a      	strh	r2, [r3, #0]
 8006f6c:	687a      	ldr	r2, [r7, #4]
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	18d3      	adds	r3, r2, r3
 8006f76:	183a      	adds	r2, r7, r0
 8006f78:	8812      	ldrh	r2, [r2, #0]
 8006f7a:	4905      	ldr	r1, [pc, #20]	@ (8006f90 <USB_EPSetStall+0x98>)
 8006f7c:	430a      	orrs	r2, r1
 8006f7e:	b292      	uxth	r2, r2
 8006f80:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8006f82:	2300      	movs	r3, #0
}
 8006f84:	0018      	movs	r0, r3
 8006f86:	46bd      	mov	sp, r7
 8006f88:	b004      	add	sp, #16
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	ffff8fbf 	.word	0xffff8fbf
 8006f90:	ffff8080 	.word	0xffff8080
 8006f94:	ffffbf8f 	.word	0xffffbf8f

08006f98 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b086      	sub	sp, #24
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	7b1b      	ldrb	r3, [r3, #12]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d000      	beq.n	8006fac <USB_EPClearStall+0x14>
 8006faa:	e095      	b.n	80070d8 <USB_EPClearStall+0x140>
  {
    if (ep->is_in != 0U)
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	785b      	ldrb	r3, [r3, #1]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d046      	beq.n	8007042 <USB_EPClearStall+0xaa>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	18d2      	adds	r2, r2, r3
 8006fbe:	2110      	movs	r1, #16
 8006fc0:	187b      	adds	r3, r7, r1
 8006fc2:	8812      	ldrh	r2, [r2, #0]
 8006fc4:	801a      	strh	r2, [r3, #0]
 8006fc6:	187b      	adds	r3, r7, r1
 8006fc8:	881b      	ldrh	r3, [r3, #0]
 8006fca:	2240      	movs	r2, #64	@ 0x40
 8006fcc:	4013      	ands	r3, r2
 8006fce:	d016      	beq.n	8006ffe <USB_EPClearStall+0x66>
 8006fd0:	687a      	ldr	r2, [r7, #4]
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	781b      	ldrb	r3, [r3, #0]
 8006fd6:	009b      	lsls	r3, r3, #2
 8006fd8:	18d3      	adds	r3, r2, r3
 8006fda:	881b      	ldrh	r3, [r3, #0]
 8006fdc:	b29a      	uxth	r2, r3
 8006fde:	200e      	movs	r0, #14
 8006fe0:	183b      	adds	r3, r7, r0
 8006fe2:	4940      	ldr	r1, [pc, #256]	@ (80070e4 <USB_EPClearStall+0x14c>)
 8006fe4:	400a      	ands	r2, r1
 8006fe6:	801a      	strh	r2, [r3, #0]
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	781b      	ldrb	r3, [r3, #0]
 8006fee:	009b      	lsls	r3, r3, #2
 8006ff0:	18d3      	adds	r3, r2, r3
 8006ff2:	183a      	adds	r2, r7, r0
 8006ff4:	8812      	ldrh	r2, [r2, #0]
 8006ff6:	493c      	ldr	r1, [pc, #240]	@ (80070e8 <USB_EPClearStall+0x150>)
 8006ff8:	430a      	orrs	r2, r1
 8006ffa:	b292      	uxth	r2, r2
 8006ffc:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	78db      	ldrb	r3, [r3, #3]
 8007002:	2b01      	cmp	r3, #1
 8007004:	d068      	beq.n	80070d8 <USB_EPClearStall+0x140>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	781b      	ldrb	r3, [r3, #0]
 800700c:	009b      	lsls	r3, r3, #2
 800700e:	18d3      	adds	r3, r2, r3
 8007010:	881b      	ldrh	r3, [r3, #0]
 8007012:	b29a      	uxth	r2, r3
 8007014:	200c      	movs	r0, #12
 8007016:	183b      	adds	r3, r7, r0
 8007018:	4934      	ldr	r1, [pc, #208]	@ (80070ec <USB_EPClearStall+0x154>)
 800701a:	400a      	ands	r2, r1
 800701c:	801a      	strh	r2, [r3, #0]
 800701e:	183b      	adds	r3, r7, r0
 8007020:	183a      	adds	r2, r7, r0
 8007022:	8812      	ldrh	r2, [r2, #0]
 8007024:	2120      	movs	r1, #32
 8007026:	404a      	eors	r2, r1
 8007028:	801a      	strh	r2, [r3, #0]
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	009b      	lsls	r3, r3, #2
 8007032:	18d3      	adds	r3, r2, r3
 8007034:	183a      	adds	r2, r7, r0
 8007036:	8812      	ldrh	r2, [r2, #0]
 8007038:	492d      	ldr	r1, [pc, #180]	@ (80070f0 <USB_EPClearStall+0x158>)
 800703a:	430a      	orrs	r2, r1
 800703c:	b292      	uxth	r2, r2
 800703e:	801a      	strh	r2, [r3, #0]
 8007040:	e04a      	b.n	80070d8 <USB_EPClearStall+0x140>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007042:	687a      	ldr	r2, [r7, #4]
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	781b      	ldrb	r3, [r3, #0]
 8007048:	009b      	lsls	r3, r3, #2
 800704a:	18d2      	adds	r2, r2, r3
 800704c:	2116      	movs	r1, #22
 800704e:	187b      	adds	r3, r7, r1
 8007050:	8812      	ldrh	r2, [r2, #0]
 8007052:	801a      	strh	r2, [r3, #0]
 8007054:	187b      	adds	r3, r7, r1
 8007056:	881a      	ldrh	r2, [r3, #0]
 8007058:	2380      	movs	r3, #128	@ 0x80
 800705a:	01db      	lsls	r3, r3, #7
 800705c:	4013      	ands	r3, r2
 800705e:	d016      	beq.n	800708e <USB_EPClearStall+0xf6>
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	18d3      	adds	r3, r2, r3
 800706a:	881b      	ldrh	r3, [r3, #0]
 800706c:	b29a      	uxth	r2, r3
 800706e:	2014      	movs	r0, #20
 8007070:	183b      	adds	r3, r7, r0
 8007072:	491c      	ldr	r1, [pc, #112]	@ (80070e4 <USB_EPClearStall+0x14c>)
 8007074:	400a      	ands	r2, r1
 8007076:	801a      	strh	r2, [r3, #0]
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	781b      	ldrb	r3, [r3, #0]
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	18d3      	adds	r3, r2, r3
 8007082:	183a      	adds	r2, r7, r0
 8007084:	8812      	ldrh	r2, [r2, #0]
 8007086:	491b      	ldr	r1, [pc, #108]	@ (80070f4 <USB_EPClearStall+0x15c>)
 8007088:	430a      	orrs	r2, r1
 800708a:	b292      	uxth	r2, r2
 800708c:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800708e:	687a      	ldr	r2, [r7, #4]
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	781b      	ldrb	r3, [r3, #0]
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	18d3      	adds	r3, r2, r3
 8007098:	881b      	ldrh	r3, [r3, #0]
 800709a:	b29a      	uxth	r2, r3
 800709c:	2012      	movs	r0, #18
 800709e:	183b      	adds	r3, r7, r0
 80070a0:	4915      	ldr	r1, [pc, #84]	@ (80070f8 <USB_EPClearStall+0x160>)
 80070a2:	400a      	ands	r2, r1
 80070a4:	801a      	strh	r2, [r3, #0]
 80070a6:	183b      	adds	r3, r7, r0
 80070a8:	183a      	adds	r2, r7, r0
 80070aa:	8812      	ldrh	r2, [r2, #0]
 80070ac:	2180      	movs	r1, #128	@ 0x80
 80070ae:	0149      	lsls	r1, r1, #5
 80070b0:	404a      	eors	r2, r1
 80070b2:	801a      	strh	r2, [r3, #0]
 80070b4:	183b      	adds	r3, r7, r0
 80070b6:	183a      	adds	r2, r7, r0
 80070b8:	8812      	ldrh	r2, [r2, #0]
 80070ba:	2180      	movs	r1, #128	@ 0x80
 80070bc:	0189      	lsls	r1, r1, #6
 80070be:	404a      	eors	r2, r1
 80070c0:	801a      	strh	r2, [r3, #0]
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	009b      	lsls	r3, r3, #2
 80070ca:	18d3      	adds	r3, r2, r3
 80070cc:	183a      	adds	r2, r7, r0
 80070ce:	8812      	ldrh	r2, [r2, #0]
 80070d0:	4907      	ldr	r1, [pc, #28]	@ (80070f0 <USB_EPClearStall+0x158>)
 80070d2:	430a      	orrs	r2, r1
 80070d4:	b292      	uxth	r2, r2
 80070d6:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 80070d8:	2300      	movs	r3, #0
}
 80070da:	0018      	movs	r0, r3
 80070dc:	46bd      	mov	sp, r7
 80070de:	b006      	add	sp, #24
 80070e0:	bd80      	pop	{r7, pc}
 80070e2:	46c0      	nop			@ (mov r8, r8)
 80070e4:	ffff8f8f 	.word	0xffff8f8f
 80070e8:	ffff80c0 	.word	0xffff80c0
 80070ec:	ffff8fbf 	.word	0xffff8fbf
 80070f0:	ffff8080 	.word	0xffff8080
 80070f4:	ffffc080 	.word	0xffffc080
 80070f8:	ffffbf8f 	.word	0xffffbf8f

080070fc <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b082      	sub	sp, #8
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	000a      	movs	r2, r1
 8007106:	1cfb      	adds	r3, r7, #3
 8007108:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800710a:	1cfb      	adds	r3, r7, #3
 800710c:	781b      	ldrb	r3, [r3, #0]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d103      	bne.n	800711a <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	224c      	movs	r2, #76	@ 0x4c
 8007116:	2180      	movs	r1, #128	@ 0x80
 8007118:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 800711a:	2300      	movs	r3, #0
}
 800711c:	0018      	movs	r0, r3
 800711e:	46bd      	mov	sp, r7
 8007120:	b002      	add	sp, #8
 8007122:	bd80      	pop	{r7, pc}

08007124 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b082      	sub	sp, #8
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2258      	movs	r2, #88	@ 0x58
 8007130:	5a9b      	ldrh	r3, [r3, r2]
 8007132:	b29b      	uxth	r3, r3
 8007134:	4a05      	ldr	r2, [pc, #20]	@ (800714c <USB_DevConnect+0x28>)
 8007136:	4313      	orrs	r3, r2
 8007138:	b299      	uxth	r1, r3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2258      	movs	r2, #88	@ 0x58
 800713e:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8007140:	2300      	movs	r3, #0
}
 8007142:	0018      	movs	r0, r3
 8007144:	46bd      	mov	sp, r7
 8007146:	b002      	add	sp, #8
 8007148:	bd80      	pop	{r7, pc}
 800714a:	46c0      	nop			@ (mov r8, r8)
 800714c:	ffff8000 	.word	0xffff8000

08007150 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b084      	sub	sp, #16
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2244      	movs	r2, #68	@ 0x44
 800715c:	5a9b      	ldrh	r3, [r3, r2]
 800715e:	b29b      	uxth	r3, r3
 8007160:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007162:	68fb      	ldr	r3, [r7, #12]
}
 8007164:	0018      	movs	r0, r3
 8007166:	46bd      	mov	sp, r7
 8007168:	b004      	add	sp, #16
 800716a:	bd80      	pop	{r7, pc}

0800716c <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b08a      	sub	sp, #40	@ 0x28
 8007170:	af00      	add	r7, sp, #0
 8007172:	60f8      	str	r0, [r7, #12]
 8007174:	60b9      	str	r1, [r7, #8]
 8007176:	0019      	movs	r1, r3
 8007178:	1dbb      	adds	r3, r7, #6
 800717a:	801a      	strh	r2, [r3, #0]
 800717c:	1d3b      	adds	r3, r7, #4
 800717e:	1c0a      	adds	r2, r1, #0
 8007180:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007182:	1d3b      	adds	r3, r7, #4
 8007184:	881b      	ldrh	r3, [r3, #0]
 8007186:	3301      	adds	r3, #1
 8007188:	085b      	lsrs	r3, r3, #1
 800718a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007194:	1dbb      	adds	r3, r7, #6
 8007196:	881a      	ldrh	r2, [r3, #0]
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	18d3      	adds	r3, r2, r3
 800719c:	2280      	movs	r2, #128	@ 0x80
 800719e:	00d2      	lsls	r2, r2, #3
 80071a0:	4694      	mov	ip, r2
 80071a2:	4463      	add	r3, ip
 80071a4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80071a6:	69bb      	ldr	r3, [r7, #24]
 80071a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80071aa:	e020      	b.n	80071ee <USB_WritePMA+0x82>
  {
    WrVal = pBuf[0];
 80071ac:	69fb      	ldr	r3, [r7, #28]
 80071ae:	781a      	ldrb	r2, [r3, #0]
 80071b0:	2112      	movs	r1, #18
 80071b2:	187b      	adds	r3, r7, r1
 80071b4:	801a      	strh	r2, [r3, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	3301      	adds	r3, #1
 80071ba:	781b      	ldrb	r3, [r3, #0]
 80071bc:	021b      	lsls	r3, r3, #8
 80071be:	b21a      	sxth	r2, r3
 80071c0:	187b      	adds	r3, r7, r1
 80071c2:	2000      	movs	r0, #0
 80071c4:	5e1b      	ldrsh	r3, [r3, r0]
 80071c6:	4313      	orrs	r3, r2
 80071c8:	b21a      	sxth	r2, r3
 80071ca:	187b      	adds	r3, r7, r1
 80071cc:	801a      	strh	r2, [r3, #0]
    *pdwVal = (WrVal & 0xFFFFU);
 80071ce:	6a3b      	ldr	r3, [r7, #32]
 80071d0:	187a      	adds	r2, r7, r1
 80071d2:	8812      	ldrh	r2, [r2, #0]
 80071d4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80071d6:	6a3b      	ldr	r3, [r7, #32]
 80071d8:	3302      	adds	r3, #2
 80071da:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 80071dc:	69fb      	ldr	r3, [r7, #28]
 80071de:	3301      	adds	r3, #1
 80071e0:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80071e2:	69fb      	ldr	r3, [r7, #28]
 80071e4:	3301      	adds	r3, #1
 80071e6:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80071e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ea:	3b01      	subs	r3, #1
 80071ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80071ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d1db      	bne.n	80071ac <USB_WritePMA+0x40>
  }
}
 80071f4:	46c0      	nop			@ (mov r8, r8)
 80071f6:	46c0      	nop			@ (mov r8, r8)
 80071f8:	46bd      	mov	sp, r7
 80071fa:	b00a      	add	sp, #40	@ 0x28
 80071fc:	bd80      	pop	{r7, pc}

080071fe <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80071fe:	b580      	push	{r7, lr}
 8007200:	b08a      	sub	sp, #40	@ 0x28
 8007202:	af00      	add	r7, sp, #0
 8007204:	60f8      	str	r0, [r7, #12]
 8007206:	60b9      	str	r1, [r7, #8]
 8007208:	0019      	movs	r1, r3
 800720a:	1dbb      	adds	r3, r7, #6
 800720c:	801a      	strh	r2, [r3, #0]
 800720e:	1d3b      	adds	r3, r7, #4
 8007210:	1c0a      	adds	r2, r1, #0
 8007212:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007214:	1d3b      	adds	r3, r7, #4
 8007216:	881b      	ldrh	r3, [r3, #0]
 8007218:	085b      	lsrs	r3, r3, #1
 800721a:	b29b      	uxth	r3, r3
 800721c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007226:	1dbb      	adds	r3, r7, #6
 8007228:	881a      	ldrh	r2, [r3, #0]
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	18d3      	adds	r3, r2, r3
 800722e:	2280      	movs	r2, #128	@ 0x80
 8007230:	00d2      	lsls	r2, r2, #3
 8007232:	4694      	mov	ip, r2
 8007234:	4463      	add	r3, ip
 8007236:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007238:	69bb      	ldr	r3, [r7, #24]
 800723a:	627b      	str	r3, [r7, #36]	@ 0x24
 800723c:	e018      	b.n	8007270 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800723e:	6a3b      	ldr	r3, [r7, #32]
 8007240:	881b      	ldrh	r3, [r3, #0]
 8007242:	b29b      	uxth	r3, r3
 8007244:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007246:	6a3b      	ldr	r3, [r7, #32]
 8007248:	3302      	adds	r3, #2
 800724a:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	b2da      	uxtb	r2, r3
 8007250:	69fb      	ldr	r3, [r7, #28]
 8007252:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007254:	69fb      	ldr	r3, [r7, #28]
 8007256:	3301      	adds	r3, #1
 8007258:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	0a1b      	lsrs	r3, r3, #8
 800725e:	b2da      	uxtb	r2, r3
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	3301      	adds	r3, #1
 8007268:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800726a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800726c:	3b01      	subs	r3, #1
 800726e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007272:	2b00      	cmp	r3, #0
 8007274:	d1e3      	bne.n	800723e <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007276:	1d3b      	adds	r3, r7, #4
 8007278:	881b      	ldrh	r3, [r3, #0]
 800727a:	2201      	movs	r2, #1
 800727c:	4013      	ands	r3, r2
 800727e:	b29b      	uxth	r3, r3
 8007280:	2b00      	cmp	r3, #0
 8007282:	d007      	beq.n	8007294 <USB_ReadPMA+0x96>
  {
    RdVal = *pdwVal;
 8007284:	6a3b      	ldr	r3, [r7, #32]
 8007286:	881b      	ldrh	r3, [r3, #0]
 8007288:	b29b      	uxth	r3, r3
 800728a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	b2da      	uxtb	r2, r3
 8007290:	69fb      	ldr	r3, [r7, #28]
 8007292:	701a      	strb	r2, [r3, #0]
  }
}
 8007294:	46c0      	nop			@ (mov r8, r8)
 8007296:	46bd      	mov	sp, r7
 8007298:	b00a      	add	sp, #40	@ 0x28
 800729a:	bd80      	pop	{r7, pc}

0800729c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b084      	sub	sp, #16
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	000a      	movs	r2, r1
 80072a6:	1cfb      	adds	r3, r7, #3
 80072a8:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 80072aa:	230f      	movs	r3, #15
 80072ac:	18fb      	adds	r3, r7, r3
 80072ae:	2200      	movs	r2, #0
 80072b0:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	7c1b      	ldrb	r3, [r3, #16]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d116      	bne.n	80072e8 <USBD_CDC_Init+0x4c>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80072ba:	2380      	movs	r3, #128	@ 0x80
 80072bc:	009b      	lsls	r3, r3, #2
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	2202      	movs	r2, #2
 80072c2:	2181      	movs	r1, #129	@ 0x81
 80072c4:	f002 f88b 	bl	80093de <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80072ce:	2380      	movs	r3, #128	@ 0x80
 80072d0:	009b      	lsls	r3, r3, #2
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	2202      	movs	r2, #2
 80072d6:	2101      	movs	r1, #1
 80072d8:	f002 f881 	bl	80093de <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	23b6      	movs	r3, #182	@ 0xb6
 80072e0:	005b      	lsls	r3, r3, #1
 80072e2:	2101      	movs	r1, #1
 80072e4:	50d1      	str	r1, [r2, r3]
 80072e6:	e013      	b.n	8007310 <USBD_CDC_Init+0x74>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80072e8:	6878      	ldr	r0, [r7, #4]
 80072ea:	2340      	movs	r3, #64	@ 0x40
 80072ec:	2202      	movs	r2, #2
 80072ee:	2181      	movs	r1, #129	@ 0x81
 80072f0:	f002 f875 	bl	80093de <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2201      	movs	r2, #1
 80072f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	2340      	movs	r3, #64	@ 0x40
 80072fe:	2202      	movs	r2, #2
 8007300:	2101      	movs	r1, #1
 8007302:	f002 f86c 	bl	80093de <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	23b6      	movs	r3, #182	@ 0xb6
 800730a:	005b      	lsls	r3, r3, #1
 800730c:	2101      	movs	r1, #1
 800730e:	50d1      	str	r1, [r2, r3]
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	2308      	movs	r3, #8
 8007314:	2203      	movs	r2, #3
 8007316:	2182      	movs	r1, #130	@ 0x82
 8007318:	f002 f861 	bl	80093de <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2201      	movs	r2, #1
 8007320:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007322:	2387      	movs	r3, #135	@ 0x87
 8007324:	009b      	lsls	r3, r3, #2
 8007326:	0018      	movs	r0, r3
 8007328:	f002 f9f0 	bl	800970c <USBD_static_malloc>
 800732c:	0001      	movs	r1, r0
 800732e:	687a      	ldr	r2, [r7, #4]
 8007330:	23ae      	movs	r3, #174	@ 0xae
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	23ae      	movs	r3, #174	@ 0xae
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	58d3      	ldr	r3, [r2, r3]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d104      	bne.n	800734c <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 8007342:	230f      	movs	r3, #15
 8007344:	18fb      	adds	r3, r7, r3
 8007346:	2201      	movs	r2, #1
 8007348:	701a      	strb	r2, [r3, #0]
 800734a:	e02c      	b.n	80073a6 <USBD_CDC_Init+0x10a>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	23ae      	movs	r3, #174	@ 0xae
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	58d3      	ldr	r3, [r2, r3]
 8007354:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	23af      	movs	r3, #175	@ 0xaf
 800735a:	009b      	lsls	r3, r3, #2
 800735c:	58d3      	ldr	r3, [r2, r3]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007362:	68ba      	ldr	r2, [r7, #8]
 8007364:	2385      	movs	r3, #133	@ 0x85
 8007366:	009b      	lsls	r3, r3, #2
 8007368:	2100      	movs	r1, #0
 800736a:	50d1      	str	r1, [r2, r3]
    hcdc->RxState = 0U;
 800736c:	68ba      	ldr	r2, [r7, #8]
 800736e:	2386      	movs	r3, #134	@ 0x86
 8007370:	009b      	lsls	r3, r3, #2
 8007372:	2100      	movs	r1, #0
 8007374:	50d1      	str	r1, [r2, r3]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	7c1b      	ldrb	r3, [r3, #16]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d10a      	bne.n	8007394 <USBD_CDC_Init+0xf8>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800737e:	68ba      	ldr	r2, [r7, #8]
 8007380:	2381      	movs	r3, #129	@ 0x81
 8007382:	009b      	lsls	r3, r3, #2
 8007384:	58d2      	ldr	r2, [r2, r3]
 8007386:	2380      	movs	r3, #128	@ 0x80
 8007388:	009b      	lsls	r3, r3, #2
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	2101      	movs	r1, #1
 800738e:	f002 f970 	bl	8009672 <USBD_LL_PrepareReceive>
 8007392:	e008      	b.n	80073a6 <USBD_CDC_Init+0x10a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007394:	68ba      	ldr	r2, [r7, #8]
 8007396:	2381      	movs	r3, #129	@ 0x81
 8007398:	009b      	lsls	r3, r3, #2
 800739a:	58d2      	ldr	r2, [r2, r3]
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	2340      	movs	r3, #64	@ 0x40
 80073a0:	2101      	movs	r1, #1
 80073a2:	f002 f966 	bl	8009672 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80073a6:	230f      	movs	r3, #15
 80073a8:	18fb      	adds	r3, r7, r3
 80073aa:	781b      	ldrb	r3, [r3, #0]
}
 80073ac:	0018      	movs	r0, r3
 80073ae:	46bd      	mov	sp, r7
 80073b0:	b004      	add	sp, #16
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b084      	sub	sp, #16
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	000a      	movs	r2, r1
 80073be:	1cfb      	adds	r3, r7, #3
 80073c0:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 80073c2:	230f      	movs	r3, #15
 80073c4:	18fb      	adds	r3, r7, r3
 80073c6:	2200      	movs	r2, #0
 80073c8:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2181      	movs	r1, #129	@ 0x81
 80073ce:	0018      	movs	r0, r3
 80073d0:	f002 f83c 	bl	800944c <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2101      	movs	r1, #1
 80073de:	0018      	movs	r0, r3
 80073e0:	f002 f834 	bl	800944c <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	23b6      	movs	r3, #182	@ 0xb6
 80073e8:	005b      	lsls	r3, r3, #1
 80073ea:	2100      	movs	r1, #0
 80073ec:	50d1      	str	r1, [r2, r3]

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2182      	movs	r1, #130	@ 0x82
 80073f2:	0018      	movs	r0, r3
 80073f4:	f002 f82a 	bl	800944c <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2200      	movs	r2, #0
 80073fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80073fe:	687a      	ldr	r2, [r7, #4]
 8007400:	23ae      	movs	r3, #174	@ 0xae
 8007402:	009b      	lsls	r3, r3, #2
 8007404:	58d3      	ldr	r3, [r2, r3]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d011      	beq.n	800742e <USBD_CDC_DeInit+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	23af      	movs	r3, #175	@ 0xaf
 800740e:	009b      	lsls	r3, r3, #2
 8007410:	58d3      	ldr	r3, [r2, r3]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	23ae      	movs	r3, #174	@ 0xae
 800741a:	009b      	lsls	r3, r3, #2
 800741c:	58d3      	ldr	r3, [r2, r3]
 800741e:	0018      	movs	r0, r3
 8007420:	f002 f980 	bl	8009724 <USBD_static_free>
    pdev->pClassData = NULL;
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	23ae      	movs	r3, #174	@ 0xae
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	2100      	movs	r1, #0
 800742c:	50d1      	str	r1, [r2, r3]
  }

  return ret;
 800742e:	230f      	movs	r3, #15
 8007430:	18fb      	adds	r3, r7, r3
 8007432:	781b      	ldrb	r3, [r3, #0]
}
 8007434:	0018      	movs	r0, r3
 8007436:	46bd      	mov	sp, r7
 8007438:	b004      	add	sp, #16
 800743a:	bd80      	pop	{r7, pc}

0800743c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b086      	sub	sp, #24
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007446:	687a      	ldr	r2, [r7, #4]
 8007448:	23ae      	movs	r3, #174	@ 0xae
 800744a:	009b      	lsls	r3, r3, #2
 800744c:	58d3      	ldr	r3, [r2, r3]
 800744e:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007450:	230f      	movs	r3, #15
 8007452:	18fb      	adds	r3, r7, r3
 8007454:	2200      	movs	r2, #0
 8007456:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 8007458:	230c      	movs	r3, #12
 800745a:	18fb      	adds	r3, r7, r3
 800745c:	2200      	movs	r2, #0
 800745e:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 8007460:	2317      	movs	r3, #23
 8007462:	18fb      	adds	r3, r7, r3
 8007464:	2200      	movs	r2, #0
 8007466:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	781b      	ldrb	r3, [r3, #0]
 800746c:	001a      	movs	r2, r3
 800746e:	2360      	movs	r3, #96	@ 0x60
 8007470:	4013      	ands	r3, r2
 8007472:	d03d      	beq.n	80074f0 <USBD_CDC_Setup+0xb4>
 8007474:	2b20      	cmp	r3, #32
 8007476:	d000      	beq.n	800747a <USBD_CDC_Setup+0x3e>
 8007478:	e094      	b.n	80075a4 <USBD_CDC_Setup+0x168>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	88db      	ldrh	r3, [r3, #6]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d02b      	beq.n	80074da <USBD_CDC_Setup+0x9e>
      {
        if (req->bmRequest & 0x80U)
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	781b      	ldrb	r3, [r3, #0]
 8007486:	b25b      	sxtb	r3, r3
 8007488:	2b00      	cmp	r3, #0
 800748a:	da12      	bge.n	80074b2 <USBD_CDC_Setup+0x76>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800748c:	687a      	ldr	r2, [r7, #4]
 800748e:	23af      	movs	r3, #175	@ 0xaf
 8007490:	009b      	lsls	r3, r3, #2
 8007492:	58d3      	ldr	r3, [r2, r3]
 8007494:	689b      	ldr	r3, [r3, #8]
 8007496:	683a      	ldr	r2, [r7, #0]
 8007498:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800749a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800749c:	683a      	ldr	r2, [r7, #0]
 800749e:	88d2      	ldrh	r2, [r2, #6]
 80074a0:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80074a2:	6939      	ldr	r1, [r7, #16]
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	88da      	ldrh	r2, [r3, #6]
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	0018      	movs	r0, r3
 80074ac:	f001 fbaf 	bl	8008c0e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80074b0:	e083      	b.n	80075ba <USBD_CDC_Setup+0x17e>
          hcdc->CmdOpCode = req->bRequest;
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	7859      	ldrb	r1, [r3, #1]
 80074b6:	693a      	ldr	r2, [r7, #16]
 80074b8:	2380      	movs	r3, #128	@ 0x80
 80074ba:	009b      	lsls	r3, r3, #2
 80074bc:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	88db      	ldrh	r3, [r3, #6]
 80074c2:	b2d9      	uxtb	r1, r3
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	4a40      	ldr	r2, [pc, #256]	@ (80075c8 <USBD_CDC_Setup+0x18c>)
 80074c8:	5499      	strb	r1, [r3, r2]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80074ca:	6939      	ldr	r1, [r7, #16]
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	88da      	ldrh	r2, [r3, #6]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	0018      	movs	r0, r3
 80074d4:	f001 fbce 	bl	8008c74 <USBD_CtlPrepareRx>
      break;
 80074d8:	e06f      	b.n	80075ba <USBD_CDC_Setup+0x17e>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	23af      	movs	r3, #175	@ 0xaf
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	58d3      	ldr	r3, [r2, r3]
 80074e2:	689b      	ldr	r3, [r3, #8]
 80074e4:	683a      	ldr	r2, [r7, #0]
 80074e6:	7850      	ldrb	r0, [r2, #1]
 80074e8:	6839      	ldr	r1, [r7, #0]
 80074ea:	2200      	movs	r2, #0
 80074ec:	4798      	blx	r3
      break;
 80074ee:	e064      	b.n	80075ba <USBD_CDC_Setup+0x17e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	785b      	ldrb	r3, [r3, #1]
 80074f4:	2b0b      	cmp	r3, #11
 80074f6:	d037      	beq.n	8007568 <USBD_CDC_Setup+0x12c>
 80074f8:	dc47      	bgt.n	800758a <USBD_CDC_Setup+0x14e>
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d002      	beq.n	8007504 <USBD_CDC_Setup+0xc8>
 80074fe:	2b0a      	cmp	r3, #10
 8007500:	d019      	beq.n	8007536 <USBD_CDC_Setup+0xfa>
 8007502:	e042      	b.n	800758a <USBD_CDC_Setup+0x14e>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007504:	687a      	ldr	r2, [r7, #4]
 8007506:	23a7      	movs	r3, #167	@ 0xa7
 8007508:	009b      	lsls	r3, r3, #2
 800750a:	5cd3      	ldrb	r3, [r2, r3]
 800750c:	2b03      	cmp	r3, #3
 800750e:	d107      	bne.n	8007520 <USBD_CDC_Setup+0xe4>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007510:	230c      	movs	r3, #12
 8007512:	18f9      	adds	r1, r7, r3
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2202      	movs	r2, #2
 8007518:	0018      	movs	r0, r3
 800751a:	f001 fb78 	bl	8008c0e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800751e:	e040      	b.n	80075a2 <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 8007520:	683a      	ldr	r2, [r7, #0]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	0011      	movs	r1, r2
 8007526:	0018      	movs	r0, r3
 8007528:	f001 faf3 	bl	8008b12 <USBD_CtlError>
            ret = USBD_FAIL;
 800752c:	2317      	movs	r3, #23
 800752e:	18fb      	adds	r3, r7, r3
 8007530:	2202      	movs	r2, #2
 8007532:	701a      	strb	r2, [r3, #0]
          break;
 8007534:	e035      	b.n	80075a2 <USBD_CDC_Setup+0x166>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	23a7      	movs	r3, #167	@ 0xa7
 800753a:	009b      	lsls	r3, r3, #2
 800753c:	5cd3      	ldrb	r3, [r2, r3]
 800753e:	2b03      	cmp	r3, #3
 8007540:	d107      	bne.n	8007552 <USBD_CDC_Setup+0x116>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007542:	230f      	movs	r3, #15
 8007544:	18f9      	adds	r1, r7, r3
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2201      	movs	r2, #1
 800754a:	0018      	movs	r0, r3
 800754c:	f001 fb5f 	bl	8008c0e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007550:	e027      	b.n	80075a2 <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 8007552:	683a      	ldr	r2, [r7, #0]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	0011      	movs	r1, r2
 8007558:	0018      	movs	r0, r3
 800755a:	f001 fada 	bl	8008b12 <USBD_CtlError>
            ret = USBD_FAIL;
 800755e:	2317      	movs	r3, #23
 8007560:	18fb      	adds	r3, r7, r3
 8007562:	2202      	movs	r2, #2
 8007564:	701a      	strb	r2, [r3, #0]
          break;
 8007566:	e01c      	b.n	80075a2 <USBD_CDC_Setup+0x166>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007568:	687a      	ldr	r2, [r7, #4]
 800756a:	23a7      	movs	r3, #167	@ 0xa7
 800756c:	009b      	lsls	r3, r3, #2
 800756e:	5cd3      	ldrb	r3, [r2, r3]
 8007570:	2b03      	cmp	r3, #3
 8007572:	d015      	beq.n	80075a0 <USBD_CDC_Setup+0x164>
          {
            USBD_CtlError(pdev, req);
 8007574:	683a      	ldr	r2, [r7, #0]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	0011      	movs	r1, r2
 800757a:	0018      	movs	r0, r3
 800757c:	f001 fac9 	bl	8008b12 <USBD_CtlError>
            ret = USBD_FAIL;
 8007580:	2317      	movs	r3, #23
 8007582:	18fb      	adds	r3, r7, r3
 8007584:	2202      	movs	r2, #2
 8007586:	701a      	strb	r2, [r3, #0]
          }
          break;
 8007588:	e00a      	b.n	80075a0 <USBD_CDC_Setup+0x164>

        default:
          USBD_CtlError(pdev, req);
 800758a:	683a      	ldr	r2, [r7, #0]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	0011      	movs	r1, r2
 8007590:	0018      	movs	r0, r3
 8007592:	f001 fabe 	bl	8008b12 <USBD_CtlError>
          ret = USBD_FAIL;
 8007596:	2317      	movs	r3, #23
 8007598:	18fb      	adds	r3, r7, r3
 800759a:	2202      	movs	r2, #2
 800759c:	701a      	strb	r2, [r3, #0]
          break;
 800759e:	e000      	b.n	80075a2 <USBD_CDC_Setup+0x166>
          break;
 80075a0:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 80075a2:	e00a      	b.n	80075ba <USBD_CDC_Setup+0x17e>

    default:
      USBD_CtlError(pdev, req);
 80075a4:	683a      	ldr	r2, [r7, #0]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	0011      	movs	r1, r2
 80075aa:	0018      	movs	r0, r3
 80075ac:	f001 fab1 	bl	8008b12 <USBD_CtlError>
      ret = USBD_FAIL;
 80075b0:	2317      	movs	r3, #23
 80075b2:	18fb      	adds	r3, r7, r3
 80075b4:	2202      	movs	r2, #2
 80075b6:	701a      	strb	r2, [r3, #0]
      break;
 80075b8:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 80075ba:	2317      	movs	r3, #23
 80075bc:	18fb      	adds	r3, r7, r3
 80075be:	781b      	ldrb	r3, [r3, #0]
}
 80075c0:	0018      	movs	r0, r3
 80075c2:	46bd      	mov	sp, r7
 80075c4:	b006      	add	sp, #24
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	00000201 	.word	0x00000201

080075cc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	000a      	movs	r2, r1
 80075d6:	1cfb      	adds	r3, r7, #3
 80075d8:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80075da:	687a      	ldr	r2, [r7, #4]
 80075dc:	23ae      	movs	r3, #174	@ 0xae
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	58d3      	ldr	r3, [r2, r3]
 80075e2:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	23b0      	movs	r3, #176	@ 0xb0
 80075e8:	009b      	lsls	r3, r3, #2
 80075ea:	58d3      	ldr	r3, [r2, r3]
 80075ec:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	23ae      	movs	r3, #174	@ 0xae
 80075f2:	009b      	lsls	r3, r3, #2
 80075f4:	58d3      	ldr	r3, [r2, r3]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d03e      	beq.n	8007678 <USBD_CDC_DataIn+0xac>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80075fa:	1cfb      	adds	r3, r7, #3
 80075fc:	781a      	ldrb	r2, [r3, #0]
 80075fe:	6879      	ldr	r1, [r7, #4]
 8007600:	0013      	movs	r3, r2
 8007602:	009b      	lsls	r3, r3, #2
 8007604:	189b      	adds	r3, r3, r2
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	18cb      	adds	r3, r1, r3
 800760a:	331c      	adds	r3, #28
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d02b      	beq.n	800766a <USBD_CDC_DataIn+0x9e>
 8007612:	1cfb      	adds	r3, r7, #3
 8007614:	781a      	ldrb	r2, [r3, #0]
 8007616:	6879      	ldr	r1, [r7, #4]
 8007618:	0013      	movs	r3, r2
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	189b      	adds	r3, r3, r2
 800761e:	009b      	lsls	r3, r3, #2
 8007620:	18cb      	adds	r3, r1, r3
 8007622:	331c      	adds	r3, #28
 8007624:	6818      	ldr	r0, [r3, #0]
 8007626:	1cfb      	adds	r3, r7, #3
 8007628:	781a      	ldrb	r2, [r3, #0]
 800762a:	68b9      	ldr	r1, [r7, #8]
 800762c:	0013      	movs	r3, r2
 800762e:	009b      	lsls	r3, r3, #2
 8007630:	189b      	adds	r3, r3, r2
 8007632:	00db      	lsls	r3, r3, #3
 8007634:	18cb      	adds	r3, r1, r3
 8007636:	3320      	adds	r3, #32
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	0019      	movs	r1, r3
 800763c:	f7f8 fdea 	bl	8000214 <__aeabi_uidivmod>
 8007640:	1e0b      	subs	r3, r1, #0
 8007642:	d112      	bne.n	800766a <USBD_CDC_DataIn+0x9e>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007644:	1cfb      	adds	r3, r7, #3
 8007646:	781a      	ldrb	r2, [r3, #0]
 8007648:	6879      	ldr	r1, [r7, #4]
 800764a:	0013      	movs	r3, r2
 800764c:	009b      	lsls	r3, r3, #2
 800764e:	189b      	adds	r3, r3, r2
 8007650:	009b      	lsls	r3, r3, #2
 8007652:	18cb      	adds	r3, r1, r3
 8007654:	331c      	adds	r3, #28
 8007656:	2200      	movs	r2, #0
 8007658:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800765a:	1cfb      	adds	r3, r7, #3
 800765c:	7819      	ldrb	r1, [r3, #0]
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	2300      	movs	r3, #0
 8007662:	2200      	movs	r2, #0
 8007664:	f001 ffce 	bl	8009604 <USBD_LL_Transmit>
 8007668:	e004      	b.n	8007674 <USBD_CDC_DataIn+0xa8>
    }
    else
    {
      hcdc->TxState = 0U;
 800766a:	68fa      	ldr	r2, [r7, #12]
 800766c:	2385      	movs	r3, #133	@ 0x85
 800766e:	009b      	lsls	r3, r3, #2
 8007670:	2100      	movs	r1, #0
 8007672:	50d1      	str	r1, [r2, r3]
    }
    return USBD_OK;
 8007674:	2300      	movs	r3, #0
 8007676:	e000      	b.n	800767a <USBD_CDC_DataIn+0xae>
  }
  else
  {
    return USBD_FAIL;
 8007678:	2302      	movs	r3, #2
  }
}
 800767a:	0018      	movs	r0, r3
 800767c:	46bd      	mov	sp, r7
 800767e:	b004      	add	sp, #16
 8007680:	bd80      	pop	{r7, pc}

08007682 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b084      	sub	sp, #16
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
 800768a:	000a      	movs	r2, r1
 800768c:	1cfb      	adds	r3, r7, #3
 800768e:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	23ae      	movs	r3, #174	@ 0xae
 8007694:	009b      	lsls	r3, r3, #2
 8007696:	58d3      	ldr	r3, [r2, r3]
 8007698:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800769a:	1cfb      	adds	r3, r7, #3
 800769c:	781a      	ldrb	r2, [r3, #0]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	0011      	movs	r1, r2
 80076a2:	0018      	movs	r0, r3
 80076a4:	f002 f81c 	bl	80096e0 <USBD_LL_GetRxDataSize>
 80076a8:	0001      	movs	r1, r0
 80076aa:	68fa      	ldr	r2, [r7, #12]
 80076ac:	2383      	movs	r3, #131	@ 0x83
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80076b2:	687a      	ldr	r2, [r7, #4]
 80076b4:	23ae      	movs	r3, #174	@ 0xae
 80076b6:	009b      	lsls	r3, r3, #2
 80076b8:	58d3      	ldr	r3, [r2, r3]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d011      	beq.n	80076e2 <USBD_CDC_DataOut+0x60>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80076be:	687a      	ldr	r2, [r7, #4]
 80076c0:	23af      	movs	r3, #175	@ 0xaf
 80076c2:	009b      	lsls	r3, r3, #2
 80076c4:	58d3      	ldr	r3, [r2, r3]
 80076c6:	68da      	ldr	r2, [r3, #12]
 80076c8:	68f9      	ldr	r1, [r7, #12]
 80076ca:	2381      	movs	r3, #129	@ 0x81
 80076cc:	009b      	lsls	r3, r3, #2
 80076ce:	58c8      	ldr	r0, [r1, r3]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2183      	movs	r1, #131	@ 0x83
 80076d4:	0089      	lsls	r1, r1, #2
 80076d6:	468c      	mov	ip, r1
 80076d8:	4463      	add	r3, ip
 80076da:	0019      	movs	r1, r3
 80076dc:	4790      	blx	r2

    return USBD_OK;
 80076de:	2300      	movs	r3, #0
 80076e0:	e000      	b.n	80076e4 <USBD_CDC_DataOut+0x62>
  }
  else
  {
    return USBD_FAIL;
 80076e2:	2302      	movs	r3, #2
  }
}
 80076e4:	0018      	movs	r0, r3
 80076e6:	46bd      	mov	sp, r7
 80076e8:	b004      	add	sp, #16
 80076ea:	bd80      	pop	{r7, pc}

080076ec <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80076ec:	b590      	push	{r4, r7, lr}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	23ae      	movs	r3, #174	@ 0xae
 80076f8:	009b      	lsls	r3, r3, #2
 80076fa:	58d3      	ldr	r3, [r2, r3]
 80076fc:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	23af      	movs	r3, #175	@ 0xaf
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	58d3      	ldr	r3, [r2, r3]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d018      	beq.n	800773c <USBD_CDC_EP0_RxReady+0x50>
 800770a:	68fa      	ldr	r2, [r7, #12]
 800770c:	2380      	movs	r3, #128	@ 0x80
 800770e:	009b      	lsls	r3, r3, #2
 8007710:	5cd3      	ldrb	r3, [r2, r3]
 8007712:	2bff      	cmp	r3, #255	@ 0xff
 8007714:	d012      	beq.n	800773c <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	23af      	movs	r3, #175	@ 0xaf
 800771a:	009b      	lsls	r3, r3, #2
 800771c:	58d3      	ldr	r3, [r2, r3]
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	68f9      	ldr	r1, [r7, #12]
 8007722:	2280      	movs	r2, #128	@ 0x80
 8007724:	0092      	lsls	r2, r2, #2
 8007726:	5c88      	ldrb	r0, [r1, r2]
                                                      (uint8_t *)(void *)hcdc->data,
 8007728:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800772a:	68fa      	ldr	r2, [r7, #12]
 800772c:	4c06      	ldr	r4, [pc, #24]	@ (8007748 <USBD_CDC_EP0_RxReady+0x5c>)
 800772e:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007730:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007732:	68fa      	ldr	r2, [r7, #12]
 8007734:	2380      	movs	r3, #128	@ 0x80
 8007736:	009b      	lsls	r3, r3, #2
 8007738:	21ff      	movs	r1, #255	@ 0xff
 800773a:	54d1      	strb	r1, [r2, r3]

  }
  return USBD_OK;
 800773c:	2300      	movs	r3, #0
}
 800773e:	0018      	movs	r0, r3
 8007740:	46bd      	mov	sp, r7
 8007742:	b005      	add	sp, #20
 8007744:	bd90      	pop	{r4, r7, pc}
 8007746:	46c0      	nop			@ (mov r8, r8)
 8007748:	00000201 	.word	0x00000201

0800774c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b082      	sub	sp, #8
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2243      	movs	r2, #67	@ 0x43
 8007758:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800775a:	4b02      	ldr	r3, [pc, #8]	@ (8007764 <USBD_CDC_GetFSCfgDesc+0x18>)
}
 800775c:	0018      	movs	r0, r3
 800775e:	46bd      	mov	sp, r7
 8007760:	b002      	add	sp, #8
 8007762:	bd80      	pop	{r7, pc}
 8007764:	200000d4 	.word	0x200000d4

08007768 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b082      	sub	sp, #8
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2243      	movs	r2, #67	@ 0x43
 8007774:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007776:	4b02      	ldr	r3, [pc, #8]	@ (8007780 <USBD_CDC_GetHSCfgDesc+0x18>)
}
 8007778:	0018      	movs	r0, r3
 800777a:	46bd      	mov	sp, r7
 800777c:	b002      	add	sp, #8
 800777e:	bd80      	pop	{r7, pc}
 8007780:	20000090 	.word	0x20000090

08007784 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b082      	sub	sp, #8
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2243      	movs	r2, #67	@ 0x43
 8007790:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007792:	4b02      	ldr	r3, [pc, #8]	@ (800779c <USBD_CDC_GetOtherSpeedCfgDesc+0x18>)
}
 8007794:	0018      	movs	r0, r3
 8007796:	46bd      	mov	sp, r7
 8007798:	b002      	add	sp, #8
 800779a:	bd80      	pop	{r7, pc}
 800779c:	20000118 	.word	0x20000118

080077a0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b082      	sub	sp, #8
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	220a      	movs	r2, #10
 80077ac:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80077ae:	4b02      	ldr	r3, [pc, #8]	@ (80077b8 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 80077b0:	0018      	movs	r0, r3
 80077b2:	46bd      	mov	sp, r7
 80077b4:	b002      	add	sp, #8
 80077b6:	bd80      	pop	{r7, pc}
 80077b8:	2000004c 	.word	0x2000004c

080077bc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80077c6:	200f      	movs	r0, #15
 80077c8:	183b      	adds	r3, r7, r0
 80077ca:	2202      	movs	r2, #2
 80077cc:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d007      	beq.n	80077e4 <USBD_CDC_RegisterInterface+0x28>
  {
    pdev->pUserData = fops;
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	23af      	movs	r3, #175	@ 0xaf
 80077d8:	009b      	lsls	r3, r3, #2
 80077da:	6839      	ldr	r1, [r7, #0]
 80077dc:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 80077de:	183b      	adds	r3, r7, r0
 80077e0:	2200      	movs	r2, #0
 80077e2:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 80077e4:	230f      	movs	r3, #15
 80077e6:	18fb      	adds	r3, r7, r3
 80077e8:	781b      	ldrb	r3, [r3, #0]
}
 80077ea:	0018      	movs	r0, r3
 80077ec:	46bd      	mov	sp, r7
 80077ee:	b004      	add	sp, #16
 80077f0:	bd80      	pop	{r7, pc}

080077f2 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 80077f2:	b580      	push	{r7, lr}
 80077f4:	b086      	sub	sp, #24
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	60f8      	str	r0, [r7, #12]
 80077fa:	60b9      	str	r1, [r7, #8]
 80077fc:	1dbb      	adds	r3, r7, #6
 80077fe:	801a      	strh	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007800:	68fa      	ldr	r2, [r7, #12]
 8007802:	23ae      	movs	r3, #174	@ 0xae
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	58d3      	ldr	r3, [r2, r3]
 8007808:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800780a:	697a      	ldr	r2, [r7, #20]
 800780c:	2382      	movs	r3, #130	@ 0x82
 800780e:	009b      	lsls	r3, r3, #2
 8007810:	68b9      	ldr	r1, [r7, #8]
 8007812:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 8007814:	1dbb      	adds	r3, r7, #6
 8007816:	8819      	ldrh	r1, [r3, #0]
 8007818:	697a      	ldr	r2, [r7, #20]
 800781a:	2384      	movs	r3, #132	@ 0x84
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 8007820:	2300      	movs	r3, #0
}
 8007822:	0018      	movs	r0, r3
 8007824:	46bd      	mov	sp, r7
 8007826:	b006      	add	sp, #24
 8007828:	bd80      	pop	{r7, pc}

0800782a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800782a:	b580      	push	{r7, lr}
 800782c:	b084      	sub	sp, #16
 800782e:	af00      	add	r7, sp, #0
 8007830:	6078      	str	r0, [r7, #4]
 8007832:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007834:	687a      	ldr	r2, [r7, #4]
 8007836:	23ae      	movs	r3, #174	@ 0xae
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	58d3      	ldr	r3, [r2, r3]
 800783c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	2381      	movs	r3, #129	@ 0x81
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	6839      	ldr	r1, [r7, #0]
 8007846:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 8007848:	2300      	movs	r3, #0
}
 800784a:	0018      	movs	r0, r3
 800784c:	46bd      	mov	sp, r7
 800784e:	b004      	add	sp, #16
 8007850:	bd80      	pop	{r7, pc}

08007852 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007852:	b580      	push	{r7, lr}
 8007854:	b084      	sub	sp, #16
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800785a:	687a      	ldr	r2, [r7, #4]
 800785c:	23ae      	movs	r3, #174	@ 0xae
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	58d3      	ldr	r3, [r2, r3]
 8007862:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8007864:	687a      	ldr	r2, [r7, #4]
 8007866:	23ae      	movs	r3, #174	@ 0xae
 8007868:	009b      	lsls	r3, r3, #2
 800786a:	58d3      	ldr	r3, [r2, r3]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d022      	beq.n	80078b6 <USBD_CDC_TransmitPacket+0x64>
  {
    if (hcdc->TxState == 0U)
 8007870:	68fa      	ldr	r2, [r7, #12]
 8007872:	2385      	movs	r3, #133	@ 0x85
 8007874:	009b      	lsls	r3, r3, #2
 8007876:	58d3      	ldr	r3, [r2, r3]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d11a      	bne.n	80078b2 <USBD_CDC_TransmitPacket+0x60>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800787c:	68fa      	ldr	r2, [r7, #12]
 800787e:	2385      	movs	r3, #133	@ 0x85
 8007880:	009b      	lsls	r3, r3, #2
 8007882:	2101      	movs	r1, #1
 8007884:	50d1      	str	r1, [r2, r3]

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	2384      	movs	r3, #132	@ 0x84
 800788a:	009b      	lsls	r3, r3, #2
 800788c:	58d2      	ldr	r2, [r2, r3]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007892:	68fa      	ldr	r2, [r7, #12]
 8007894:	2382      	movs	r3, #130	@ 0x82
 8007896:	009b      	lsls	r3, r3, #2
 8007898:	58d1      	ldr	r1, [r2, r3]
                       (uint16_t)hcdc->TxLength);
 800789a:	68fa      	ldr	r2, [r7, #12]
 800789c:	2384      	movs	r3, #132	@ 0x84
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	58d3      	ldr	r3, [r2, r3]
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	000a      	movs	r2, r1
 80078a8:	2181      	movs	r1, #129	@ 0x81
 80078aa:	f001 feab 	bl	8009604 <USBD_LL_Transmit>

      return USBD_OK;
 80078ae:	2300      	movs	r3, #0
 80078b0:	e002      	b.n	80078b8 <USBD_CDC_TransmitPacket+0x66>
    }
    else
    {
      return USBD_BUSY;
 80078b2:	2301      	movs	r3, #1
 80078b4:	e000      	b.n	80078b8 <USBD_CDC_TransmitPacket+0x66>
    }
  }
  else
  {
    return USBD_FAIL;
 80078b6:	2302      	movs	r3, #2
  }
}
 80078b8:	0018      	movs	r0, r3
 80078ba:	46bd      	mov	sp, r7
 80078bc:	b004      	add	sp, #16
 80078be:	bd80      	pop	{r7, pc}

080078c0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b084      	sub	sp, #16
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80078c8:	687a      	ldr	r2, [r7, #4]
 80078ca:	23ae      	movs	r3, #174	@ 0xae
 80078cc:	009b      	lsls	r3, r3, #2
 80078ce:	58d3      	ldr	r3, [r2, r3]
 80078d0:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80078d2:	687a      	ldr	r2, [r7, #4]
 80078d4:	23ae      	movs	r3, #174	@ 0xae
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	58d3      	ldr	r3, [r2, r3]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d019      	beq.n	8007912 <USBD_CDC_ReceivePacket+0x52>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	7c1b      	ldrb	r3, [r3, #16]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d10a      	bne.n	80078fc <USBD_CDC_ReceivePacket+0x3c>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	2381      	movs	r3, #129	@ 0x81
 80078ea:	009b      	lsls	r3, r3, #2
 80078ec:	58d2      	ldr	r2, [r2, r3]
 80078ee:	2380      	movs	r3, #128	@ 0x80
 80078f0:	009b      	lsls	r3, r3, #2
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	2101      	movs	r1, #1
 80078f6:	f001 febc 	bl	8009672 <USBD_LL_PrepareReceive>
 80078fa:	e008      	b.n	800790e <USBD_CDC_ReceivePacket+0x4e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80078fc:	68fa      	ldr	r2, [r7, #12]
 80078fe:	2381      	movs	r3, #129	@ 0x81
 8007900:	009b      	lsls	r3, r3, #2
 8007902:	58d2      	ldr	r2, [r2, r3]
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	2340      	movs	r3, #64	@ 0x40
 8007908:	2101      	movs	r1, #1
 800790a:	f001 feb2 	bl	8009672 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800790e:	2300      	movs	r3, #0
 8007910:	e000      	b.n	8007914 <USBD_CDC_ReceivePacket+0x54>
  }
  else
  {
    return USBD_FAIL;
 8007912:	2302      	movs	r3, #2
  }
}
 8007914:	0018      	movs	r0, r3
 8007916:	46bd      	mov	sp, r7
 8007918:	b004      	add	sp, #16
 800791a:	bd80      	pop	{r7, pc}

0800791c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b084      	sub	sp, #16
 8007920:	af00      	add	r7, sp, #0
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	1dfb      	adds	r3, r7, #7
 8007928:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d101      	bne.n	8007934 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007930:	2302      	movs	r3, #2
 8007932:	e020      	b.n	8007976 <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007934:	68fa      	ldr	r2, [r7, #12]
 8007936:	23ad      	movs	r3, #173	@ 0xad
 8007938:	009b      	lsls	r3, r3, #2
 800793a:	58d3      	ldr	r3, [r2, r3]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d004      	beq.n	800794a <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 8007940:	68fa      	ldr	r2, [r7, #12]
 8007942:	23ad      	movs	r3, #173	@ 0xad
 8007944:	009b      	lsls	r3, r3, #2
 8007946:	2100      	movs	r1, #0
 8007948:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d004      	beq.n	800795a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007950:	68fa      	ldr	r2, [r7, #12]
 8007952:	23ac      	movs	r3, #172	@ 0xac
 8007954:	009b      	lsls	r3, r3, #2
 8007956:	68b9      	ldr	r1, [r7, #8]
 8007958:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800795a:	68fa      	ldr	r2, [r7, #12]
 800795c:	23a7      	movs	r3, #167	@ 0xa7
 800795e:	009b      	lsls	r3, r3, #2
 8007960:	2101      	movs	r1, #1
 8007962:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	1dfa      	adds	r2, r7, #7
 8007968:	7812      	ldrb	r2, [r2, #0]
 800796a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	0018      	movs	r0, r3
 8007970:	f001 fcac 	bl	80092cc <USBD_LL_Init>

  return USBD_OK;
 8007974:	2300      	movs	r3, #0
}
 8007976:	0018      	movs	r0, r3
 8007978:	46bd      	mov	sp, r7
 800797a:	b004      	add	sp, #16
 800797c:	bd80      	pop	{r7, pc}

0800797e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800797e:	b580      	push	{r7, lr}
 8007980:	b084      	sub	sp, #16
 8007982:	af00      	add	r7, sp, #0
 8007984:	6078      	str	r0, [r7, #4]
 8007986:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007988:	200f      	movs	r0, #15
 800798a:	183b      	adds	r3, r7, r0
 800798c:	2200      	movs	r2, #0
 800798e:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d008      	beq.n	80079a8 <USBD_RegisterClass+0x2a>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007996:	687a      	ldr	r2, [r7, #4]
 8007998:	23ad      	movs	r3, #173	@ 0xad
 800799a:	009b      	lsls	r3, r3, #2
 800799c:	6839      	ldr	r1, [r7, #0]
 800799e:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 80079a0:	183b      	adds	r3, r7, r0
 80079a2:	2200      	movs	r2, #0
 80079a4:	701a      	strb	r2, [r3, #0]
 80079a6:	e003      	b.n	80079b0 <USBD_RegisterClass+0x32>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80079a8:	230f      	movs	r3, #15
 80079aa:	18fb      	adds	r3, r7, r3
 80079ac:	2202      	movs	r2, #2
 80079ae:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80079b0:	230f      	movs	r3, #15
 80079b2:	18fb      	adds	r3, r7, r3
 80079b4:	781b      	ldrb	r3, [r3, #0]
}
 80079b6:	0018      	movs	r0, r3
 80079b8:	46bd      	mov	sp, r7
 80079ba:	b004      	add	sp, #16
 80079bc:	bd80      	pop	{r7, pc}

080079be <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80079be:	b580      	push	{r7, lr}
 80079c0:	b082      	sub	sp, #8
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	0018      	movs	r0, r3
 80079ca:	f001 fce3 	bl	8009394 <USBD_LL_Start>

  return USBD_OK;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	0018      	movs	r0, r3
 80079d2:	46bd      	mov	sp, r7
 80079d4:	b002      	add	sp, #8
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b082      	sub	sp, #8
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80079e0:	2300      	movs	r3, #0
}
 80079e2:	0018      	movs	r0, r3
 80079e4:	46bd      	mov	sp, r7
 80079e6:	b002      	add	sp, #8
 80079e8:	bd80      	pop	{r7, pc}

080079ea <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80079ea:	b590      	push	{r4, r7, lr}
 80079ec:	b085      	sub	sp, #20
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	6078      	str	r0, [r7, #4]
 80079f2:	000a      	movs	r2, r1
 80079f4:	1cfb      	adds	r3, r7, #3
 80079f6:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80079f8:	240f      	movs	r4, #15
 80079fa:	193b      	adds	r3, r7, r4
 80079fc:	2202      	movs	r2, #2
 80079fe:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	23ad      	movs	r3, #173	@ 0xad
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	58d3      	ldr	r3, [r2, r3]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d00e      	beq.n	8007a2a <USBD_SetClassConfig+0x40>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007a0c:	687a      	ldr	r2, [r7, #4]
 8007a0e:	23ad      	movs	r3, #173	@ 0xad
 8007a10:	009b      	lsls	r3, r3, #2
 8007a12:	58d3      	ldr	r3, [r2, r3]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	1cfa      	adds	r2, r7, #3
 8007a18:	7811      	ldrb	r1, [r2, #0]
 8007a1a:	687a      	ldr	r2, [r7, #4]
 8007a1c:	0010      	movs	r0, r2
 8007a1e:	4798      	blx	r3
 8007a20:	1e03      	subs	r3, r0, #0
 8007a22:	d102      	bne.n	8007a2a <USBD_SetClassConfig+0x40>
    {
      ret = USBD_OK;
 8007a24:	193b      	adds	r3, r7, r4
 8007a26:	2200      	movs	r2, #0
 8007a28:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 8007a2a:	230f      	movs	r3, #15
 8007a2c:	18fb      	adds	r3, r7, r3
 8007a2e:	781b      	ldrb	r3, [r3, #0]
}
 8007a30:	0018      	movs	r0, r3
 8007a32:	46bd      	mov	sp, r7
 8007a34:	b005      	add	sp, #20
 8007a36:	bd90      	pop	{r4, r7, pc}

08007a38 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b082      	sub	sp, #8
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	000a      	movs	r2, r1
 8007a42:	1cfb      	adds	r3, r7, #3
 8007a44:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	23ad      	movs	r3, #173	@ 0xad
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	58d3      	ldr	r3, [r2, r3]
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	1cfa      	adds	r2, r7, #3
 8007a52:	7811      	ldrb	r1, [r2, #0]
 8007a54:	687a      	ldr	r2, [r7, #4]
 8007a56:	0010      	movs	r0, r2
 8007a58:	4798      	blx	r3

  return USBD_OK;
 8007a5a:	2300      	movs	r3, #0
}
 8007a5c:	0018      	movs	r0, r3
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	b002      	add	sp, #8
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b082      	sub	sp, #8
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	22aa      	movs	r2, #170	@ 0xaa
 8007a72:	0092      	lsls	r2, r2, #2
 8007a74:	4694      	mov	ip, r2
 8007a76:	4463      	add	r3, ip
 8007a78:	683a      	ldr	r2, [r7, #0]
 8007a7a:	0011      	movs	r1, r2
 8007a7c:	0018      	movs	r0, r3
 8007a7e:	f001 f810 	bl	8008aa2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007a82:	687a      	ldr	r2, [r7, #4]
 8007a84:	23a5      	movs	r3, #165	@ 0xa5
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	2101      	movs	r1, #1
 8007a8a:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	4a23      	ldr	r2, [pc, #140]	@ (8007b1c <USBD_LL_SetupStage+0xb8>)
 8007a90:	5a9b      	ldrh	r3, [r3, r2]
 8007a92:	0019      	movs	r1, r3
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	23a6      	movs	r3, #166	@ 0xa6
 8007a98:	009b      	lsls	r3, r3, #2
 8007a9a:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 8007a9c:	687a      	ldr	r2, [r7, #4]
 8007a9e:	23aa      	movs	r3, #170	@ 0xaa
 8007aa0:	009b      	lsls	r3, r3, #2
 8007aa2:	5cd3      	ldrb	r3, [r2, r3]
 8007aa4:	001a      	movs	r2, r3
 8007aa6:	231f      	movs	r3, #31
 8007aa8:	4013      	ands	r3, r2
 8007aaa:	2b02      	cmp	r3, #2
 8007aac:	d019      	beq.n	8007ae2 <USBD_LL_SetupStage+0x7e>
 8007aae:	d822      	bhi.n	8007af6 <USBD_LL_SetupStage+0x92>
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d002      	beq.n	8007aba <USBD_LL_SetupStage+0x56>
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d00a      	beq.n	8007ace <USBD_LL_SetupStage+0x6a>
 8007ab8:	e01d      	b.n	8007af6 <USBD_LL_SetupStage+0x92>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	22aa      	movs	r2, #170	@ 0xaa
 8007abe:	0092      	lsls	r2, r2, #2
 8007ac0:	189a      	adds	r2, r3, r2
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	0011      	movs	r1, r2
 8007ac6:	0018      	movs	r0, r3
 8007ac8:	f000 fa10 	bl	8007eec <USBD_StdDevReq>
      break;
 8007acc:	e020      	b.n	8007b10 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	22aa      	movs	r2, #170	@ 0xaa
 8007ad2:	0092      	lsls	r2, r2, #2
 8007ad4:	189a      	adds	r2, r3, r2
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	0011      	movs	r1, r2
 8007ada:	0018      	movs	r0, r3
 8007adc:	f000 fa78 	bl	8007fd0 <USBD_StdItfReq>
      break;
 8007ae0:	e016      	b.n	8007b10 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	22aa      	movs	r2, #170	@ 0xaa
 8007ae6:	0092      	lsls	r2, r2, #2
 8007ae8:	189a      	adds	r2, r3, r2
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	0011      	movs	r1, r2
 8007aee:	0018      	movs	r0, r3
 8007af0:	f000 fac5 	bl	800807e <USBD_StdEPReq>
      break;
 8007af4:	e00c      	b.n	8007b10 <USBD_LL_SetupStage+0xac>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007af6:	687a      	ldr	r2, [r7, #4]
 8007af8:	23aa      	movs	r3, #170	@ 0xaa
 8007afa:	009b      	lsls	r3, r3, #2
 8007afc:	5cd3      	ldrb	r3, [r2, r3]
 8007afe:	227f      	movs	r2, #127	@ 0x7f
 8007b00:	4393      	bics	r3, r2
 8007b02:	b2da      	uxtb	r2, r3
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	0011      	movs	r1, r2
 8007b08:	0018      	movs	r0, r3
 8007b0a:	f001 fcca 	bl	80094a2 <USBD_LL_StallEP>
      break;
 8007b0e:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 8007b10:	2300      	movs	r3, #0
}
 8007b12:	0018      	movs	r0, r3
 8007b14:	46bd      	mov	sp, r7
 8007b16:	b002      	add	sp, #8
 8007b18:	bd80      	pop	{r7, pc}
 8007b1a:	46c0      	nop			@ (mov r8, r8)
 8007b1c:	000002ae 	.word	0x000002ae

08007b20 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b086      	sub	sp, #24
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	607a      	str	r2, [r7, #4]
 8007b2a:	200b      	movs	r0, #11
 8007b2c:	183b      	adds	r3, r7, r0
 8007b2e:	1c0a      	adds	r2, r1, #0
 8007b30:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007b32:	183b      	adds	r3, r7, r0
 8007b34:	781b      	ldrb	r3, [r3, #0]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d154      	bne.n	8007be4 <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	3355      	adds	r3, #85	@ 0x55
 8007b3e:	33ff      	adds	r3, #255	@ 0xff
 8007b40:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007b42:	68fa      	ldr	r2, [r7, #12]
 8007b44:	23a5      	movs	r3, #165	@ 0xa5
 8007b46:	009b      	lsls	r3, r3, #2
 8007b48:	58d3      	ldr	r3, [r2, r3]
 8007b4a:	2b03      	cmp	r3, #3
 8007b4c:	d139      	bne.n	8007bc2 <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	68da      	ldr	r2, [r3, #12]
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	691b      	ldr	r3, [r3, #16]
 8007b56:	429a      	cmp	r2, r3
 8007b58:	d919      	bls.n	8007b8e <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	68da      	ldr	r2, [r3, #12]
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	691b      	ldr	r3, [r3, #16]
 8007b62:	1ad2      	subs	r2, r2, r3
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	68da      	ldr	r2, [r3, #12]
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007b70:	429a      	cmp	r2, r3
 8007b72:	d203      	bcs.n	8007b7c <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	e002      	b.n	8007b82 <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007b80:	b29b      	uxth	r3, r3
 8007b82:	6879      	ldr	r1, [r7, #4]
 8007b84:	68f8      	ldr	r0, [r7, #12]
 8007b86:	001a      	movs	r2, r3
 8007b88:	f001 f898 	bl	8008cbc <USBD_CtlContinueRx>
 8007b8c:	e045      	b.n	8007c1a <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007b8e:	68fa      	ldr	r2, [r7, #12]
 8007b90:	23ad      	movs	r3, #173	@ 0xad
 8007b92:	009b      	lsls	r3, r3, #2
 8007b94:	58d3      	ldr	r3, [r2, r3]
 8007b96:	691b      	ldr	r3, [r3, #16]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d00d      	beq.n	8007bb8 <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007b9c:	68fa      	ldr	r2, [r7, #12]
 8007b9e:	23a7      	movs	r3, #167	@ 0xa7
 8007ba0:	009b      	lsls	r3, r3, #2
 8007ba2:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007ba4:	2b03      	cmp	r3, #3
 8007ba6:	d107      	bne.n	8007bb8 <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007ba8:	68fa      	ldr	r2, [r7, #12]
 8007baa:	23ad      	movs	r3, #173	@ 0xad
 8007bac:	009b      	lsls	r3, r3, #2
 8007bae:	58d3      	ldr	r3, [r2, r3]
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	68fa      	ldr	r2, [r7, #12]
 8007bb4:	0010      	movs	r0, r2
 8007bb6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	0018      	movs	r0, r3
 8007bbc:	f001 f891 	bl	8008ce2 <USBD_CtlSendStatus>
 8007bc0:	e02b      	b.n	8007c1a <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007bc2:	68fa      	ldr	r2, [r7, #12]
 8007bc4:	23a5      	movs	r3, #165	@ 0xa5
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	58d3      	ldr	r3, [r2, r3]
 8007bca:	2b05      	cmp	r3, #5
 8007bcc:	d125      	bne.n	8007c1a <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007bce:	68fa      	ldr	r2, [r7, #12]
 8007bd0:	23a5      	movs	r3, #165	@ 0xa5
 8007bd2:	009b      	lsls	r3, r3, #2
 8007bd4:	2100      	movs	r1, #0
 8007bd6:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2100      	movs	r1, #0
 8007bdc:	0018      	movs	r0, r3
 8007bde:	f001 fc60 	bl	80094a2 <USBD_LL_StallEP>
 8007be2:	e01a      	b.n	8007c1a <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007be4:	68fa      	ldr	r2, [r7, #12]
 8007be6:	23ad      	movs	r3, #173	@ 0xad
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	58d3      	ldr	r3, [r2, r3]
 8007bec:	699b      	ldr	r3, [r3, #24]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d011      	beq.n	8007c16 <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007bf2:	68fa      	ldr	r2, [r7, #12]
 8007bf4:	23a7      	movs	r3, #167	@ 0xa7
 8007bf6:	009b      	lsls	r3, r3, #2
 8007bf8:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 8007bfa:	2b03      	cmp	r3, #3
 8007bfc:	d10b      	bne.n	8007c16 <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007bfe:	68fa      	ldr	r2, [r7, #12]
 8007c00:	23ad      	movs	r3, #173	@ 0xad
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	58d3      	ldr	r3, [r2, r3]
 8007c06:	699b      	ldr	r3, [r3, #24]
 8007c08:	220b      	movs	r2, #11
 8007c0a:	18ba      	adds	r2, r7, r2
 8007c0c:	7811      	ldrb	r1, [r2, #0]
 8007c0e:	68fa      	ldr	r2, [r7, #12]
 8007c10:	0010      	movs	r0, r2
 8007c12:	4798      	blx	r3
 8007c14:	e001      	b.n	8007c1a <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007c16:	2302      	movs	r3, #2
 8007c18:	e000      	b.n	8007c1c <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 8007c1a:	2300      	movs	r3, #0
}
 8007c1c:	0018      	movs	r0, r3
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	b006      	add	sp, #24
 8007c22:	bd80      	pop	{r7, pc}

08007c24 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b086      	sub	sp, #24
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	60f8      	str	r0, [r7, #12]
 8007c2c:	607a      	str	r2, [r7, #4]
 8007c2e:	200b      	movs	r0, #11
 8007c30:	183b      	adds	r3, r7, r0
 8007c32:	1c0a      	adds	r2, r1, #0
 8007c34:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007c36:	183b      	adds	r3, r7, r0
 8007c38:	781b      	ldrb	r3, [r3, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d000      	beq.n	8007c40 <USBD_LL_DataInStage+0x1c>
 8007c3e:	e08e      	b.n	8007d5e <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	3314      	adds	r3, #20
 8007c44:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007c46:	68fa      	ldr	r2, [r7, #12]
 8007c48:	23a5      	movs	r3, #165	@ 0xa5
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	58d3      	ldr	r3, [r2, r3]
 8007c4e:	2b02      	cmp	r3, #2
 8007c50:	d164      	bne.n	8007d1c <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	68da      	ldr	r2, [r3, #12]
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	691b      	ldr	r3, [r3, #16]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d915      	bls.n	8007c8a <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	68da      	ldr	r2, [r3, #12]
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	1ad2      	subs	r2, r2, r3
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	68db      	ldr	r3, [r3, #12]
 8007c70:	b29a      	uxth	r2, r3
 8007c72:	6879      	ldr	r1, [r7, #4]
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	0018      	movs	r0, r3
 8007c78:	f000 ffe9 	bl	8008c4e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c7c:	68f8      	ldr	r0, [r7, #12]
 8007c7e:	2300      	movs	r3, #0
 8007c80:	2200      	movs	r2, #0
 8007c82:	2100      	movs	r1, #0
 8007c84:	f001 fcf5 	bl	8009672 <USBD_LL_PrepareReceive>
 8007c88:	e059      	b.n	8007d3e <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	689a      	ldr	r2, [r3, #8]
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	691b      	ldr	r3, [r3, #16]
 8007c92:	0019      	movs	r1, r3
 8007c94:	0010      	movs	r0, r2
 8007c96:	f7f8 fabd 	bl	8000214 <__aeabi_uidivmod>
 8007c9a:	1e0b      	subs	r3, r1, #0
 8007c9c:	d11f      	bne.n	8007cde <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	689a      	ldr	r2, [r3, #8]
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d319      	bcc.n	8007cde <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	689a      	ldr	r2, [r3, #8]
 8007cae:	68f9      	ldr	r1, [r7, #12]
 8007cb0:	23a6      	movs	r3, #166	@ 0xa6
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 8007cb6:	429a      	cmp	r2, r3
 8007cb8:	d211      	bcs.n	8007cde <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	2100      	movs	r1, #0
 8007cc0:	0018      	movs	r0, r3
 8007cc2:	f000 ffc4 	bl	8008c4e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007cc6:	68fa      	ldr	r2, [r7, #12]
 8007cc8:	23a6      	movs	r3, #166	@ 0xa6
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	2100      	movs	r1, #0
 8007cce:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007cd0:	68f8      	ldr	r0, [r7, #12]
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	2100      	movs	r1, #0
 8007cd8:	f001 fccb 	bl	8009672 <USBD_LL_PrepareReceive>
 8007cdc:	e02f      	b.n	8007d3e <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007cde:	68fa      	ldr	r2, [r7, #12]
 8007ce0:	23ad      	movs	r3, #173	@ 0xad
 8007ce2:	009b      	lsls	r3, r3, #2
 8007ce4:	58d3      	ldr	r3, [r2, r3]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00d      	beq.n	8007d08 <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007cec:	68fa      	ldr	r2, [r7, #12]
 8007cee:	23a7      	movs	r3, #167	@ 0xa7
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007cf4:	2b03      	cmp	r3, #3
 8007cf6:	d107      	bne.n	8007d08 <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007cf8:	68fa      	ldr	r2, [r7, #12]
 8007cfa:	23ad      	movs	r3, #173	@ 0xad
 8007cfc:	009b      	lsls	r3, r3, #2
 8007cfe:	58d3      	ldr	r3, [r2, r3]
 8007d00:	68db      	ldr	r3, [r3, #12]
 8007d02:	68fa      	ldr	r2, [r7, #12]
 8007d04:	0010      	movs	r0, r2
 8007d06:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2180      	movs	r1, #128	@ 0x80
 8007d0c:	0018      	movs	r0, r3
 8007d0e:	f001 fbc8 	bl	80094a2 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	0018      	movs	r0, r3
 8007d16:	f000 fff8 	bl	8008d0a <USBD_CtlReceiveStatus>
 8007d1a:	e010      	b.n	8007d3e <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	23a5      	movs	r3, #165	@ 0xa5
 8007d20:	009b      	lsls	r3, r3, #2
 8007d22:	58d3      	ldr	r3, [r2, r3]
 8007d24:	2b04      	cmp	r3, #4
 8007d26:	d005      	beq.n	8007d34 <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007d28:	68fa      	ldr	r2, [r7, #12]
 8007d2a:	23a5      	movs	r3, #165	@ 0xa5
 8007d2c:	009b      	lsls	r3, r3, #2
 8007d2e:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d104      	bne.n	8007d3e <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2180      	movs	r1, #128	@ 0x80
 8007d38:	0018      	movs	r0, r3
 8007d3a:	f001 fbb2 	bl	80094a2 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007d3e:	68fa      	ldr	r2, [r7, #12]
 8007d40:	23a8      	movs	r3, #168	@ 0xa8
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	5cd3      	ldrb	r3, [r2, r3]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d124      	bne.n	8007d94 <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	0018      	movs	r0, r3
 8007d4e:	f7ff fe43 	bl	80079d8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007d52:	68fa      	ldr	r2, [r7, #12]
 8007d54:	23a8      	movs	r3, #168	@ 0xa8
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	2100      	movs	r1, #0
 8007d5a:	54d1      	strb	r1, [r2, r3]
 8007d5c:	e01a      	b.n	8007d94 <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007d5e:	68fa      	ldr	r2, [r7, #12]
 8007d60:	23ad      	movs	r3, #173	@ 0xad
 8007d62:	009b      	lsls	r3, r3, #2
 8007d64:	58d3      	ldr	r3, [r2, r3]
 8007d66:	695b      	ldr	r3, [r3, #20]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d011      	beq.n	8007d90 <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007d6c:	68fa      	ldr	r2, [r7, #12]
 8007d6e:	23a7      	movs	r3, #167	@ 0xa7
 8007d70:	009b      	lsls	r3, r3, #2
 8007d72:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 8007d74:	2b03      	cmp	r3, #3
 8007d76:	d10b      	bne.n	8007d90 <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007d78:	68fa      	ldr	r2, [r7, #12]
 8007d7a:	23ad      	movs	r3, #173	@ 0xad
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	58d3      	ldr	r3, [r2, r3]
 8007d80:	695b      	ldr	r3, [r3, #20]
 8007d82:	220b      	movs	r2, #11
 8007d84:	18ba      	adds	r2, r7, r2
 8007d86:	7811      	ldrb	r1, [r2, #0]
 8007d88:	68fa      	ldr	r2, [r7, #12]
 8007d8a:	0010      	movs	r0, r2
 8007d8c:	4798      	blx	r3
 8007d8e:	e001      	b.n	8007d94 <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007d90:	2302      	movs	r3, #2
 8007d92:	e000      	b.n	8007d96 <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 8007d94:	2300      	movs	r3, #0
}
 8007d96:	0018      	movs	r0, r3
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	b006      	add	sp, #24
 8007d9c:	bd80      	pop	{r7, pc}

08007d9e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007d9e:	b580      	push	{r7, lr}
 8007da0:	b082      	sub	sp, #8
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	2340      	movs	r3, #64	@ 0x40
 8007daa:	2200      	movs	r2, #0
 8007dac:	2100      	movs	r1, #0
 8007dae:	f001 fb16 	bl	80093de <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007db2:	687a      	ldr	r2, [r7, #4]
 8007db4:	23ac      	movs	r3, #172	@ 0xac
 8007db6:	005b      	lsls	r3, r3, #1
 8007db8:	2101      	movs	r1, #1
 8007dba:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	23b2      	movs	r3, #178	@ 0xb2
 8007dc0:	005b      	lsls	r3, r3, #1
 8007dc2:	2140      	movs	r1, #64	@ 0x40
 8007dc4:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	2340      	movs	r3, #64	@ 0x40
 8007dca:	2200      	movs	r2, #0
 8007dcc:	2180      	movs	r1, #128	@ 0x80
 8007dce:	f001 fb06 	bl	80093de <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2240      	movs	r2, #64	@ 0x40
 8007ddc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007dde:	687a      	ldr	r2, [r7, #4]
 8007de0:	23a7      	movs	r3, #167	@ 0xa7
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	2101      	movs	r1, #1
 8007de6:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 8007de8:	687a      	ldr	r2, [r7, #4]
 8007dea:	23a5      	movs	r3, #165	@ 0xa5
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	2100      	movs	r1, #0
 8007df0:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007df8:	687a      	ldr	r2, [r7, #4]
 8007dfa:	23a9      	movs	r3, #169	@ 0xa9
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	2100      	movs	r1, #0
 8007e00:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 8007e02:	687a      	ldr	r2, [r7, #4]
 8007e04:	23ae      	movs	r3, #174	@ 0xae
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	58d3      	ldr	r3, [r2, r3]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d00a      	beq.n	8007e24 <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007e0e:	687a      	ldr	r2, [r7, #4]
 8007e10:	23ad      	movs	r3, #173	@ 0xad
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	58d3      	ldr	r3, [r2, r3]
 8007e16:	685a      	ldr	r2, [r3, #4]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	685b      	ldr	r3, [r3, #4]
 8007e1c:	b2d9      	uxtb	r1, r3
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	0018      	movs	r0, r3
 8007e22:	4790      	blx	r2
  }

  return USBD_OK;
 8007e24:	2300      	movs	r3, #0
}
 8007e26:	0018      	movs	r0, r3
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	b002      	add	sp, #8
 8007e2c:	bd80      	pop	{r7, pc}

08007e2e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007e2e:	b580      	push	{r7, lr}
 8007e30:	b082      	sub	sp, #8
 8007e32:	af00      	add	r7, sp, #0
 8007e34:	6078      	str	r0, [r7, #4]
 8007e36:	000a      	movs	r2, r1
 8007e38:	1cfb      	adds	r3, r7, #3
 8007e3a:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	1cfa      	adds	r2, r7, #3
 8007e40:	7812      	ldrb	r2, [r2, #0]
 8007e42:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007e44:	2300      	movs	r3, #0
}
 8007e46:	0018      	movs	r0, r3
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	b002      	add	sp, #8
 8007e4c:	bd80      	pop	{r7, pc}
	...

08007e50 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b082      	sub	sp, #8
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007e58:	687a      	ldr	r2, [r7, #4]
 8007e5a:	23a7      	movs	r3, #167	@ 0xa7
 8007e5c:	009b      	lsls	r3, r3, #2
 8007e5e:	5cd1      	ldrb	r1, [r2, r3]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	4a06      	ldr	r2, [pc, #24]	@ (8007e7c <USBD_LL_Suspend+0x2c>)
 8007e64:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007e66:	687a      	ldr	r2, [r7, #4]
 8007e68:	23a7      	movs	r3, #167	@ 0xa7
 8007e6a:	009b      	lsls	r3, r3, #2
 8007e6c:	2104      	movs	r1, #4
 8007e6e:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 8007e70:	2300      	movs	r3, #0
}
 8007e72:	0018      	movs	r0, r3
 8007e74:	46bd      	mov	sp, r7
 8007e76:	b002      	add	sp, #8
 8007e78:	bd80      	pop	{r7, pc}
 8007e7a:	46c0      	nop			@ (mov r8, r8)
 8007e7c:	0000029d 	.word	0x0000029d

08007e80 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b082      	sub	sp, #8
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007e88:	687a      	ldr	r2, [r7, #4]
 8007e8a:	23a7      	movs	r3, #167	@ 0xa7
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	5cd3      	ldrb	r3, [r2, r3]
 8007e90:	2b04      	cmp	r3, #4
 8007e92:	d106      	bne.n	8007ea2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	4a05      	ldr	r2, [pc, #20]	@ (8007eac <USBD_LL_Resume+0x2c>)
 8007e98:	5c99      	ldrb	r1, [r3, r2]
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	23a7      	movs	r3, #167	@ 0xa7
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 8007ea2:	2300      	movs	r3, #0
}
 8007ea4:	0018      	movs	r0, r3
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	b002      	add	sp, #8
 8007eaa:	bd80      	pop	{r7, pc}
 8007eac:	0000029d 	.word	0x0000029d

08007eb0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b082      	sub	sp, #8
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007eb8:	687a      	ldr	r2, [r7, #4]
 8007eba:	23a7      	movs	r3, #167	@ 0xa7
 8007ebc:	009b      	lsls	r3, r3, #2
 8007ebe:	5cd3      	ldrb	r3, [r2, r3]
 8007ec0:	2b03      	cmp	r3, #3
 8007ec2:	d10e      	bne.n	8007ee2 <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	23ad      	movs	r3, #173	@ 0xad
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	58d3      	ldr	r3, [r2, r3]
 8007ecc:	69db      	ldr	r3, [r3, #28]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d007      	beq.n	8007ee2 <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 8007ed2:	687a      	ldr	r2, [r7, #4]
 8007ed4:	23ad      	movs	r3, #173	@ 0xad
 8007ed6:	009b      	lsls	r3, r3, #2
 8007ed8:	58d3      	ldr	r3, [r2, r3]
 8007eda:	69db      	ldr	r3, [r3, #28]
 8007edc:	687a      	ldr	r2, [r7, #4]
 8007ede:	0010      	movs	r0, r2
 8007ee0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	0018      	movs	r0, r3
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	b002      	add	sp, #8
 8007eea:	bd80      	pop	{r7, pc}

08007eec <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b084      	sub	sp, #16
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
 8007ef4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ef6:	230f      	movs	r3, #15
 8007ef8:	18fb      	adds	r3, r7, r3
 8007efa:	2200      	movs	r2, #0
 8007efc:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	001a      	movs	r2, r3
 8007f04:	2360      	movs	r3, #96	@ 0x60
 8007f06:	4013      	ands	r3, r2
 8007f08:	2b40      	cmp	r3, #64	@ 0x40
 8007f0a:	d004      	beq.n	8007f16 <USBD_StdDevReq+0x2a>
 8007f0c:	d84f      	bhi.n	8007fae <USBD_StdDevReq+0xc2>
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d00b      	beq.n	8007f2a <USBD_StdDevReq+0x3e>
 8007f12:	2b20      	cmp	r3, #32
 8007f14:	d14b      	bne.n	8007fae <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007f16:	687a      	ldr	r2, [r7, #4]
 8007f18:	23ad      	movs	r3, #173	@ 0xad
 8007f1a:	009b      	lsls	r3, r3, #2
 8007f1c:	58d3      	ldr	r3, [r2, r3]
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	6839      	ldr	r1, [r7, #0]
 8007f22:	687a      	ldr	r2, [r7, #4]
 8007f24:	0010      	movs	r0, r2
 8007f26:	4798      	blx	r3
      break;
 8007f28:	e048      	b.n	8007fbc <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	785b      	ldrb	r3, [r3, #1]
 8007f2e:	2b09      	cmp	r3, #9
 8007f30:	d835      	bhi.n	8007f9e <USBD_StdDevReq+0xb2>
 8007f32:	009a      	lsls	r2, r3, #2
 8007f34:	4b25      	ldr	r3, [pc, #148]	@ (8007fcc <USBD_StdDevReq+0xe0>)
 8007f36:	18d3      	adds	r3, r2, r3
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007f3c:	683a      	ldr	r2, [r7, #0]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	0011      	movs	r1, r2
 8007f42:	0018      	movs	r0, r3
 8007f44:	f000 fa52 	bl	80083ec <USBD_GetDescriptor>
          break;
 8007f48:	e030      	b.n	8007fac <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007f4a:	683a      	ldr	r2, [r7, #0]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	0011      	movs	r1, r2
 8007f50:	0018      	movs	r0, r3
 8007f52:	f000 fbfd 	bl	8008750 <USBD_SetAddress>
          break;
 8007f56:	e029      	b.n	8007fac <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007f58:	683a      	ldr	r2, [r7, #0]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	0011      	movs	r1, r2
 8007f5e:	0018      	movs	r0, r3
 8007f60:	f000 fc4a 	bl	80087f8 <USBD_SetConfig>
          break;
 8007f64:	e022      	b.n	8007fac <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007f66:	683a      	ldr	r2, [r7, #0]
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	0011      	movs	r1, r2
 8007f6c:	0018      	movs	r0, r3
 8007f6e:	f000 fce7 	bl	8008940 <USBD_GetConfig>
          break;
 8007f72:	e01b      	b.n	8007fac <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007f74:	683a      	ldr	r2, [r7, #0]
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	0011      	movs	r1, r2
 8007f7a:	0018      	movs	r0, r3
 8007f7c:	f000 fd1b 	bl	80089b6 <USBD_GetStatus>
          break;
 8007f80:	e014      	b.n	8007fac <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007f82:	683a      	ldr	r2, [r7, #0]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	0011      	movs	r1, r2
 8007f88:	0018      	movs	r0, r3
 8007f8a:	f000 fd4e 	bl	8008a2a <USBD_SetFeature>
          break;
 8007f8e:	e00d      	b.n	8007fac <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007f90:	683a      	ldr	r2, [r7, #0]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	0011      	movs	r1, r2
 8007f96:	0018      	movs	r0, r3
 8007f98:	f000 fd5d 	bl	8008a56 <USBD_ClrFeature>
          break;
 8007f9c:	e006      	b.n	8007fac <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007f9e:	683a      	ldr	r2, [r7, #0]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	0011      	movs	r1, r2
 8007fa4:	0018      	movs	r0, r3
 8007fa6:	f000 fdb4 	bl	8008b12 <USBD_CtlError>
          break;
 8007faa:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8007fac:	e006      	b.n	8007fbc <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8007fae:	683a      	ldr	r2, [r7, #0]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	0011      	movs	r1, r2
 8007fb4:	0018      	movs	r0, r3
 8007fb6:	f000 fdac 	bl	8008b12 <USBD_CtlError>
      break;
 8007fba:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 8007fbc:	230f      	movs	r3, #15
 8007fbe:	18fb      	adds	r3, r7, r3
 8007fc0:	781b      	ldrb	r3, [r3, #0]
}
 8007fc2:	0018      	movs	r0, r3
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	b004      	add	sp, #16
 8007fc8:	bd80      	pop	{r7, pc}
 8007fca:	46c0      	nop			@ (mov r8, r8)
 8007fcc:	0800ac2c 	.word	0x0800ac2c

08007fd0 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007fd0:	b5b0      	push	{r4, r5, r7, lr}
 8007fd2:	b084      	sub	sp, #16
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007fda:	230f      	movs	r3, #15
 8007fdc:	18fb      	adds	r3, r7, r3
 8007fde:	2200      	movs	r2, #0
 8007fe0:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	001a      	movs	r2, r3
 8007fe8:	2360      	movs	r3, #96	@ 0x60
 8007fea:	4013      	ands	r3, r2
 8007fec:	2b40      	cmp	r3, #64	@ 0x40
 8007fee:	d004      	beq.n	8007ffa <USBD_StdItfReq+0x2a>
 8007ff0:	d839      	bhi.n	8008066 <USBD_StdItfReq+0x96>
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d001      	beq.n	8007ffa <USBD_StdItfReq+0x2a>
 8007ff6:	2b20      	cmp	r3, #32
 8007ff8:	d135      	bne.n	8008066 <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	23a7      	movs	r3, #167	@ 0xa7
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	5cd3      	ldrb	r3, [r2, r3]
 8008002:	3b01      	subs	r3, #1
 8008004:	2b02      	cmp	r3, #2
 8008006:	d825      	bhi.n	8008054 <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	889b      	ldrh	r3, [r3, #4]
 800800c:	b2db      	uxtb	r3, r3
 800800e:	2b01      	cmp	r3, #1
 8008010:	d819      	bhi.n	8008046 <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	23ad      	movs	r3, #173	@ 0xad
 8008016:	009b      	lsls	r3, r3, #2
 8008018:	58d3      	ldr	r3, [r2, r3]
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	250f      	movs	r5, #15
 800801e:	197c      	adds	r4, r7, r5
 8008020:	6839      	ldr	r1, [r7, #0]
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	0010      	movs	r0, r2
 8008026:	4798      	blx	r3
 8008028:	0003      	movs	r3, r0
 800802a:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	88db      	ldrh	r3, [r3, #6]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d116      	bne.n	8008062 <USBD_StdItfReq+0x92>
 8008034:	197b      	adds	r3, r7, r5
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d112      	bne.n	8008062 <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	0018      	movs	r0, r3
 8008040:	f000 fe4f 	bl	8008ce2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008044:	e00d      	b.n	8008062 <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 8008046:	683a      	ldr	r2, [r7, #0]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	0011      	movs	r1, r2
 800804c:	0018      	movs	r0, r3
 800804e:	f000 fd60 	bl	8008b12 <USBD_CtlError>
          break;
 8008052:	e006      	b.n	8008062 <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 8008054:	683a      	ldr	r2, [r7, #0]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	0011      	movs	r1, r2
 800805a:	0018      	movs	r0, r3
 800805c:	f000 fd59 	bl	8008b12 <USBD_CtlError>
          break;
 8008060:	e000      	b.n	8008064 <USBD_StdItfReq+0x94>
          break;
 8008062:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 8008064:	e006      	b.n	8008074 <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 8008066:	683a      	ldr	r2, [r7, #0]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	0011      	movs	r1, r2
 800806c:	0018      	movs	r0, r3
 800806e:	f000 fd50 	bl	8008b12 <USBD_CtlError>
      break;
 8008072:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 8008074:	2300      	movs	r3, #0
}
 8008076:	0018      	movs	r0, r3
 8008078:	46bd      	mov	sp, r7
 800807a:	b004      	add	sp, #16
 800807c:	bdb0      	pop	{r4, r5, r7, pc}

0800807e <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800807e:	b5b0      	push	{r4, r5, r7, lr}
 8008080:	b084      	sub	sp, #16
 8008082:	af00      	add	r7, sp, #0
 8008084:	6078      	str	r0, [r7, #4]
 8008086:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008088:	230f      	movs	r3, #15
 800808a:	18fb      	adds	r3, r7, r3
 800808c:	2200      	movs	r2, #0
 800808e:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	889a      	ldrh	r2, [r3, #4]
 8008094:	230e      	movs	r3, #14
 8008096:	18fb      	adds	r3, r7, r3
 8008098:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	001a      	movs	r2, r3
 80080a0:	2360      	movs	r3, #96	@ 0x60
 80080a2:	4013      	ands	r3, r2
 80080a4:	2b40      	cmp	r3, #64	@ 0x40
 80080a6:	d006      	beq.n	80080b6 <USBD_StdEPReq+0x38>
 80080a8:	d900      	bls.n	80080ac <USBD_StdEPReq+0x2e>
 80080aa:	e190      	b.n	80083ce <USBD_StdEPReq+0x350>
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d00c      	beq.n	80080ca <USBD_StdEPReq+0x4c>
 80080b0:	2b20      	cmp	r3, #32
 80080b2:	d000      	beq.n	80080b6 <USBD_StdEPReq+0x38>
 80080b4:	e18b      	b.n	80083ce <USBD_StdEPReq+0x350>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	23ad      	movs	r3, #173	@ 0xad
 80080ba:	009b      	lsls	r3, r3, #2
 80080bc:	58d3      	ldr	r3, [r2, r3]
 80080be:	689b      	ldr	r3, [r3, #8]
 80080c0:	6839      	ldr	r1, [r7, #0]
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	0010      	movs	r0, r2
 80080c6:	4798      	blx	r3
      break;
 80080c8:	e188      	b.n	80083dc <USBD_StdEPReq+0x35e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	001a      	movs	r2, r3
 80080d0:	2360      	movs	r3, #96	@ 0x60
 80080d2:	4013      	ands	r3, r2
 80080d4:	2b20      	cmp	r3, #32
 80080d6:	d10f      	bne.n	80080f8 <USBD_StdEPReq+0x7a>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80080d8:	687a      	ldr	r2, [r7, #4]
 80080da:	23ad      	movs	r3, #173	@ 0xad
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	58d3      	ldr	r3, [r2, r3]
 80080e0:	689b      	ldr	r3, [r3, #8]
 80080e2:	250f      	movs	r5, #15
 80080e4:	197c      	adds	r4, r7, r5
 80080e6:	6839      	ldr	r1, [r7, #0]
 80080e8:	687a      	ldr	r2, [r7, #4]
 80080ea:	0010      	movs	r0, r2
 80080ec:	4798      	blx	r3
 80080ee:	0003      	movs	r3, r0
 80080f0:	7023      	strb	r3, [r4, #0]

        return ret;
 80080f2:	197b      	adds	r3, r7, r5
 80080f4:	781b      	ldrb	r3, [r3, #0]
 80080f6:	e174      	b.n	80083e2 <USBD_StdEPReq+0x364>
      }

      switch (req->bRequest)
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	785b      	ldrb	r3, [r3, #1]
 80080fc:	2b03      	cmp	r3, #3
 80080fe:	d007      	beq.n	8008110 <USBD_StdEPReq+0x92>
 8008100:	dd00      	ble.n	8008104 <USBD_StdEPReq+0x86>
 8008102:	e15c      	b.n	80083be <USBD_StdEPReq+0x340>
 8008104:	2b00      	cmp	r3, #0
 8008106:	d100      	bne.n	800810a <USBD_StdEPReq+0x8c>
 8008108:	e092      	b.n	8008230 <USBD_StdEPReq+0x1b2>
 800810a:	2b01      	cmp	r3, #1
 800810c:	d04b      	beq.n	80081a6 <USBD_StdEPReq+0x128>
 800810e:	e156      	b.n	80083be <USBD_StdEPReq+0x340>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008110:	687a      	ldr	r2, [r7, #4]
 8008112:	23a7      	movs	r3, #167	@ 0xa7
 8008114:	009b      	lsls	r3, r3, #2
 8008116:	5cd3      	ldrb	r3, [r2, r3]
 8008118:	2b02      	cmp	r3, #2
 800811a:	d002      	beq.n	8008122 <USBD_StdEPReq+0xa4>
 800811c:	2b03      	cmp	r3, #3
 800811e:	d01d      	beq.n	800815c <USBD_StdEPReq+0xde>
 8008120:	e039      	b.n	8008196 <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008122:	220e      	movs	r2, #14
 8008124:	18bb      	adds	r3, r7, r2
 8008126:	781b      	ldrb	r3, [r3, #0]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d010      	beq.n	800814e <USBD_StdEPReq+0xd0>
 800812c:	18bb      	adds	r3, r7, r2
 800812e:	781b      	ldrb	r3, [r3, #0]
 8008130:	2b80      	cmp	r3, #128	@ 0x80
 8008132:	d00c      	beq.n	800814e <USBD_StdEPReq+0xd0>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008134:	18bb      	adds	r3, r7, r2
 8008136:	781a      	ldrb	r2, [r3, #0]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	0011      	movs	r1, r2
 800813c:	0018      	movs	r0, r3
 800813e:	f001 f9b0 	bl	80094a2 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2180      	movs	r1, #128	@ 0x80
 8008146:	0018      	movs	r0, r3
 8008148:	f001 f9ab 	bl	80094a2 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800814c:	e02a      	b.n	80081a4 <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 800814e:	683a      	ldr	r2, [r7, #0]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	0011      	movs	r1, r2
 8008154:	0018      	movs	r0, r3
 8008156:	f000 fcdc 	bl	8008b12 <USBD_CtlError>
              break;
 800815a:	e023      	b.n	80081a4 <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	885b      	ldrh	r3, [r3, #2]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d113      	bne.n	800818c <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 8008164:	220e      	movs	r2, #14
 8008166:	18bb      	adds	r3, r7, r2
 8008168:	781b      	ldrb	r3, [r3, #0]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d00e      	beq.n	800818c <USBD_StdEPReq+0x10e>
 800816e:	18bb      	adds	r3, r7, r2
 8008170:	781b      	ldrb	r3, [r3, #0]
 8008172:	2b80      	cmp	r3, #128	@ 0x80
 8008174:	d00a      	beq.n	800818c <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	88db      	ldrh	r3, [r3, #6]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d106      	bne.n	800818c <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800817e:	18bb      	adds	r3, r7, r2
 8008180:	781a      	ldrb	r2, [r3, #0]
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	0011      	movs	r1, r2
 8008186:	0018      	movs	r0, r3
 8008188:	f001 f98b 	bl	80094a2 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	0018      	movs	r0, r3
 8008190:	f000 fda7 	bl	8008ce2 <USBD_CtlSendStatus>

              break;
 8008194:	e006      	b.n	80081a4 <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 8008196:	683a      	ldr	r2, [r7, #0]
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	0011      	movs	r1, r2
 800819c:	0018      	movs	r0, r3
 800819e:	f000 fcb8 	bl	8008b12 <USBD_CtlError>
              break;
 80081a2:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 80081a4:	e112      	b.n	80083cc <USBD_StdEPReq+0x34e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	23a7      	movs	r3, #167	@ 0xa7
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	5cd3      	ldrb	r3, [r2, r3]
 80081ae:	2b02      	cmp	r3, #2
 80081b0:	d002      	beq.n	80081b8 <USBD_StdEPReq+0x13a>
 80081b2:	2b03      	cmp	r3, #3
 80081b4:	d01d      	beq.n	80081f2 <USBD_StdEPReq+0x174>
 80081b6:	e032      	b.n	800821e <USBD_StdEPReq+0x1a0>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80081b8:	220e      	movs	r2, #14
 80081ba:	18bb      	adds	r3, r7, r2
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d010      	beq.n	80081e4 <USBD_StdEPReq+0x166>
 80081c2:	18bb      	adds	r3, r7, r2
 80081c4:	781b      	ldrb	r3, [r3, #0]
 80081c6:	2b80      	cmp	r3, #128	@ 0x80
 80081c8:	d00c      	beq.n	80081e4 <USBD_StdEPReq+0x166>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80081ca:	18bb      	adds	r3, r7, r2
 80081cc:	781a      	ldrb	r2, [r3, #0]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	0011      	movs	r1, r2
 80081d2:	0018      	movs	r0, r3
 80081d4:	f001 f965 	bl	80094a2 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2180      	movs	r1, #128	@ 0x80
 80081dc:	0018      	movs	r0, r3
 80081de:	f001 f960 	bl	80094a2 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80081e2:	e024      	b.n	800822e <USBD_StdEPReq+0x1b0>
                USBD_CtlError(pdev, req);
 80081e4:	683a      	ldr	r2, [r7, #0]
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	0011      	movs	r1, r2
 80081ea:	0018      	movs	r0, r3
 80081ec:	f000 fc91 	bl	8008b12 <USBD_CtlError>
              break;
 80081f0:	e01d      	b.n	800822e <USBD_StdEPReq+0x1b0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	885b      	ldrh	r3, [r3, #2]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d118      	bne.n	800822c <USBD_StdEPReq+0x1ae>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80081fa:	210e      	movs	r1, #14
 80081fc:	187b      	adds	r3, r7, r1
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	227f      	movs	r2, #127	@ 0x7f
 8008202:	4013      	ands	r3, r2
 8008204:	d006      	beq.n	8008214 <USBD_StdEPReq+0x196>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008206:	187b      	adds	r3, r7, r1
 8008208:	781a      	ldrb	r2, [r3, #0]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	0011      	movs	r1, r2
 800820e:	0018      	movs	r0, r3
 8008210:	f001 f972 	bl	80094f8 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	0018      	movs	r0, r3
 8008218:	f000 fd63 	bl	8008ce2 <USBD_CtlSendStatus>
              }
              break;
 800821c:	e006      	b.n	800822c <USBD_StdEPReq+0x1ae>

            default:
              USBD_CtlError(pdev, req);
 800821e:	683a      	ldr	r2, [r7, #0]
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	0011      	movs	r1, r2
 8008224:	0018      	movs	r0, r3
 8008226:	f000 fc74 	bl	8008b12 <USBD_CtlError>
              break;
 800822a:	e000      	b.n	800822e <USBD_StdEPReq+0x1b0>
              break;
 800822c:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800822e:	e0cd      	b.n	80083cc <USBD_StdEPReq+0x34e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008230:	687a      	ldr	r2, [r7, #4]
 8008232:	23a7      	movs	r3, #167	@ 0xa7
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	5cd3      	ldrb	r3, [r2, r3]
 8008238:	2b02      	cmp	r3, #2
 800823a:	d002      	beq.n	8008242 <USBD_StdEPReq+0x1c4>
 800823c:	2b03      	cmp	r3, #3
 800823e:	d03c      	beq.n	80082ba <USBD_StdEPReq+0x23c>
 8008240:	e0b5      	b.n	80083ae <USBD_StdEPReq+0x330>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008242:	220e      	movs	r2, #14
 8008244:	18bb      	adds	r3, r7, r2
 8008246:	781b      	ldrb	r3, [r3, #0]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d00a      	beq.n	8008262 <USBD_StdEPReq+0x1e4>
 800824c:	18bb      	adds	r3, r7, r2
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	2b80      	cmp	r3, #128	@ 0x80
 8008252:	d006      	beq.n	8008262 <USBD_StdEPReq+0x1e4>
              {
                USBD_CtlError(pdev, req);
 8008254:	683a      	ldr	r2, [r7, #0]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	0011      	movs	r1, r2
 800825a:	0018      	movs	r0, r3
 800825c:	f000 fc59 	bl	8008b12 <USBD_CtlError>
                break;
 8008260:	e0ac      	b.n	80083bc <USBD_StdEPReq+0x33e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008262:	220e      	movs	r2, #14
 8008264:	18bb      	adds	r3, r7, r2
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	b25b      	sxtb	r3, r3
 800826a:	2b00      	cmp	r3, #0
 800826c:	da0c      	bge.n	8008288 <USBD_StdEPReq+0x20a>
 800826e:	18bb      	adds	r3, r7, r2
 8008270:	781b      	ldrb	r3, [r3, #0]
 8008272:	227f      	movs	r2, #127	@ 0x7f
 8008274:	401a      	ands	r2, r3
 8008276:	0013      	movs	r3, r2
 8008278:	009b      	lsls	r3, r3, #2
 800827a:	189b      	adds	r3, r3, r2
 800827c:	009b      	lsls	r3, r3, #2
 800827e:	3310      	adds	r3, #16
 8008280:	687a      	ldr	r2, [r7, #4]
 8008282:	18d3      	adds	r3, r2, r3
 8008284:	3304      	adds	r3, #4
 8008286:	e00d      	b.n	80082a4 <USBD_StdEPReq+0x226>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008288:	230e      	movs	r3, #14
 800828a:	18fb      	adds	r3, r7, r3
 800828c:	781b      	ldrb	r3, [r3, #0]
 800828e:	227f      	movs	r2, #127	@ 0x7f
 8008290:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008292:	0013      	movs	r3, r2
 8008294:	009b      	lsls	r3, r3, #2
 8008296:	189b      	adds	r3, r3, r2
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	3351      	adds	r3, #81	@ 0x51
 800829c:	33ff      	adds	r3, #255	@ 0xff
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	18d3      	adds	r3, r2, r3
 80082a2:	3304      	adds	r3, #4
 80082a4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	2200      	movs	r2, #0
 80082aa:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80082ac:	68b9      	ldr	r1, [r7, #8]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2202      	movs	r2, #2
 80082b2:	0018      	movs	r0, r3
 80082b4:	f000 fcab 	bl	8008c0e <USBD_CtlSendData>
              break;
 80082b8:	e080      	b.n	80083bc <USBD_StdEPReq+0x33e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80082ba:	220e      	movs	r2, #14
 80082bc:	18bb      	adds	r3, r7, r2
 80082be:	781b      	ldrb	r3, [r3, #0]
 80082c0:	b25b      	sxtb	r3, r3
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	da14      	bge.n	80082f0 <USBD_StdEPReq+0x272>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80082c6:	18bb      	adds	r3, r7, r2
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	220f      	movs	r2, #15
 80082cc:	401a      	ands	r2, r3
 80082ce:	6879      	ldr	r1, [r7, #4]
 80082d0:	0013      	movs	r3, r2
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	189b      	adds	r3, r3, r2
 80082d6:	009b      	lsls	r3, r3, #2
 80082d8:	18cb      	adds	r3, r1, r3
 80082da:	3318      	adds	r3, #24
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d11e      	bne.n	8008320 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 80082e2:	683a      	ldr	r2, [r7, #0]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	0011      	movs	r1, r2
 80082e8:	0018      	movs	r0, r3
 80082ea:	f000 fc12 	bl	8008b12 <USBD_CtlError>
                  break;
 80082ee:	e065      	b.n	80083bc <USBD_StdEPReq+0x33e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80082f0:	230e      	movs	r3, #14
 80082f2:	18fb      	adds	r3, r7, r3
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	220f      	movs	r2, #15
 80082f8:	401a      	ands	r2, r3
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	23ac      	movs	r3, #172	@ 0xac
 80082fe:	0059      	lsls	r1, r3, #1
 8008300:	0013      	movs	r3, r2
 8008302:	009b      	lsls	r3, r3, #2
 8008304:	189b      	adds	r3, r3, r2
 8008306:	009b      	lsls	r3, r3, #2
 8008308:	18c3      	adds	r3, r0, r3
 800830a:	185b      	adds	r3, r3, r1
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d106      	bne.n	8008320 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 8008312:	683a      	ldr	r2, [r7, #0]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	0011      	movs	r1, r2
 8008318:	0018      	movs	r0, r3
 800831a:	f000 fbfa 	bl	8008b12 <USBD_CtlError>
                  break;
 800831e:	e04d      	b.n	80083bc <USBD_StdEPReq+0x33e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008320:	220e      	movs	r2, #14
 8008322:	18bb      	adds	r3, r7, r2
 8008324:	781b      	ldrb	r3, [r3, #0]
 8008326:	b25b      	sxtb	r3, r3
 8008328:	2b00      	cmp	r3, #0
 800832a:	da0c      	bge.n	8008346 <USBD_StdEPReq+0x2c8>
 800832c:	18bb      	adds	r3, r7, r2
 800832e:	781b      	ldrb	r3, [r3, #0]
 8008330:	227f      	movs	r2, #127	@ 0x7f
 8008332:	401a      	ands	r2, r3
 8008334:	0013      	movs	r3, r2
 8008336:	009b      	lsls	r3, r3, #2
 8008338:	189b      	adds	r3, r3, r2
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	3310      	adds	r3, #16
 800833e:	687a      	ldr	r2, [r7, #4]
 8008340:	18d3      	adds	r3, r2, r3
 8008342:	3304      	adds	r3, #4
 8008344:	e00d      	b.n	8008362 <USBD_StdEPReq+0x2e4>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008346:	230e      	movs	r3, #14
 8008348:	18fb      	adds	r3, r7, r3
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	227f      	movs	r2, #127	@ 0x7f
 800834e:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008350:	0013      	movs	r3, r2
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	189b      	adds	r3, r3, r2
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	3351      	adds	r3, #81	@ 0x51
 800835a:	33ff      	adds	r3, #255	@ 0xff
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	18d3      	adds	r3, r2, r3
 8008360:	3304      	adds	r3, #4
 8008362:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008364:	220e      	movs	r2, #14
 8008366:	18bb      	adds	r3, r7, r2
 8008368:	781b      	ldrb	r3, [r3, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d003      	beq.n	8008376 <USBD_StdEPReq+0x2f8>
 800836e:	18bb      	adds	r3, r7, r2
 8008370:	781b      	ldrb	r3, [r3, #0]
 8008372:	2b80      	cmp	r3, #128	@ 0x80
 8008374:	d103      	bne.n	800837e <USBD_StdEPReq+0x300>
              {
                pep->status = 0x0000U;
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	2200      	movs	r2, #0
 800837a:	601a      	str	r2, [r3, #0]
 800837c:	e010      	b.n	80083a0 <USBD_StdEPReq+0x322>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800837e:	230e      	movs	r3, #14
 8008380:	18fb      	adds	r3, r7, r3
 8008382:	781a      	ldrb	r2, [r3, #0]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	0011      	movs	r1, r2
 8008388:	0018      	movs	r0, r3
 800838a:	f001 f8e0 	bl	800954e <USBD_LL_IsStallEP>
 800838e:	1e03      	subs	r3, r0, #0
 8008390:	d003      	beq.n	800839a <USBD_StdEPReq+0x31c>
              {
                pep->status = 0x0001U;
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	2201      	movs	r2, #1
 8008396:	601a      	str	r2, [r3, #0]
 8008398:	e002      	b.n	80083a0 <USBD_StdEPReq+0x322>
              }
              else
              {
                pep->status = 0x0000U;
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	2200      	movs	r2, #0
 800839e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80083a0:	68b9      	ldr	r1, [r7, #8]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2202      	movs	r2, #2
 80083a6:	0018      	movs	r0, r3
 80083a8:	f000 fc31 	bl	8008c0e <USBD_CtlSendData>
              break;
 80083ac:	e006      	b.n	80083bc <USBD_StdEPReq+0x33e>

            default:
              USBD_CtlError(pdev, req);
 80083ae:	683a      	ldr	r2, [r7, #0]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	0011      	movs	r1, r2
 80083b4:	0018      	movs	r0, r3
 80083b6:	f000 fbac 	bl	8008b12 <USBD_CtlError>
              break;
 80083ba:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 80083bc:	e006      	b.n	80083cc <USBD_StdEPReq+0x34e>

        default:
          USBD_CtlError(pdev, req);
 80083be:	683a      	ldr	r2, [r7, #0]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	0011      	movs	r1, r2
 80083c4:	0018      	movs	r0, r3
 80083c6:	f000 fba4 	bl	8008b12 <USBD_CtlError>
          break;
 80083ca:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 80083cc:	e006      	b.n	80083dc <USBD_StdEPReq+0x35e>

    default:
      USBD_CtlError(pdev, req);
 80083ce:	683a      	ldr	r2, [r7, #0]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	0011      	movs	r1, r2
 80083d4:	0018      	movs	r0, r3
 80083d6:	f000 fb9c 	bl	8008b12 <USBD_CtlError>
      break;
 80083da:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 80083dc:	230f      	movs	r3, #15
 80083de:	18fb      	adds	r3, r7, r3
 80083e0:	781b      	ldrb	r3, [r3, #0]
}
 80083e2:	0018      	movs	r0, r3
 80083e4:	46bd      	mov	sp, r7
 80083e6:	b004      	add	sp, #16
 80083e8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080083ec <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b084      	sub	sp, #16
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80083f6:	2308      	movs	r3, #8
 80083f8:	18fb      	adds	r3, r7, r3
 80083fa:	2200      	movs	r2, #0
 80083fc:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 80083fe:	2300      	movs	r3, #0
 8008400:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008402:	230b      	movs	r3, #11
 8008404:	18fb      	adds	r3, r7, r3
 8008406:	2200      	movs	r2, #0
 8008408:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	885b      	ldrh	r3, [r3, #2]
 800840e:	0a1b      	lsrs	r3, r3, #8
 8008410:	b29b      	uxth	r3, r3
 8008412:	2b07      	cmp	r3, #7
 8008414:	d900      	bls.n	8008418 <USBD_GetDescriptor+0x2c>
 8008416:	e159      	b.n	80086cc <USBD_GetDescriptor+0x2e0>
 8008418:	009a      	lsls	r2, r3, #2
 800841a:	4bcb      	ldr	r3, [pc, #812]	@ (8008748 <USBD_GetDescriptor+0x35c>)
 800841c:	18d3      	adds	r3, r2, r3
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008422:	687a      	ldr	r2, [r7, #4]
 8008424:	23ac      	movs	r3, #172	@ 0xac
 8008426:	009b      	lsls	r3, r3, #2
 8008428:	58d3      	ldr	r3, [r2, r3]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	687a      	ldr	r2, [r7, #4]
 800842e:	7c12      	ldrb	r2, [r2, #16]
 8008430:	2108      	movs	r1, #8
 8008432:	1879      	adds	r1, r7, r1
 8008434:	0010      	movs	r0, r2
 8008436:	4798      	blx	r3
 8008438:	0003      	movs	r3, r0
 800843a:	60fb      	str	r3, [r7, #12]
      break;
 800843c:	e153      	b.n	80086e6 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	7c1b      	ldrb	r3, [r3, #16]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d10f      	bne.n	8008466 <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	23ad      	movs	r3, #173	@ 0xad
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	58d3      	ldr	r3, [r2, r3]
 800844e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008450:	2208      	movs	r2, #8
 8008452:	18ba      	adds	r2, r7, r2
 8008454:	0010      	movs	r0, r2
 8008456:	4798      	blx	r3
 8008458:	0003      	movs	r3, r0
 800845a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	3301      	adds	r3, #1
 8008460:	2202      	movs	r2, #2
 8008462:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008464:	e13f      	b.n	80086e6 <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008466:	687a      	ldr	r2, [r7, #4]
 8008468:	23ad      	movs	r3, #173	@ 0xad
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	58d3      	ldr	r3, [r2, r3]
 800846e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008470:	2208      	movs	r2, #8
 8008472:	18ba      	adds	r2, r7, r2
 8008474:	0010      	movs	r0, r2
 8008476:	4798      	blx	r3
 8008478:	0003      	movs	r3, r0
 800847a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	3301      	adds	r3, #1
 8008480:	2202      	movs	r2, #2
 8008482:	701a      	strb	r2, [r3, #0]
      break;
 8008484:	e12f      	b.n	80086e6 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	885b      	ldrh	r3, [r3, #2]
 800848a:	b2db      	uxtb	r3, r3
 800848c:	2b05      	cmp	r3, #5
 800848e:	d900      	bls.n	8008492 <USBD_GetDescriptor+0xa6>
 8008490:	e0d0      	b.n	8008634 <USBD_GetDescriptor+0x248>
 8008492:	009a      	lsls	r2, r3, #2
 8008494:	4bad      	ldr	r3, [pc, #692]	@ (800874c <USBD_GetDescriptor+0x360>)
 8008496:	18d3      	adds	r3, r2, r3
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800849c:	687a      	ldr	r2, [r7, #4]
 800849e:	23ac      	movs	r3, #172	@ 0xac
 80084a0:	009b      	lsls	r3, r3, #2
 80084a2:	58d3      	ldr	r3, [r2, r3]
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d00d      	beq.n	80084c6 <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80084aa:	687a      	ldr	r2, [r7, #4]
 80084ac:	23ac      	movs	r3, #172	@ 0xac
 80084ae:	009b      	lsls	r3, r3, #2
 80084b0:	58d3      	ldr	r3, [r2, r3]
 80084b2:	685b      	ldr	r3, [r3, #4]
 80084b4:	687a      	ldr	r2, [r7, #4]
 80084b6:	7c12      	ldrb	r2, [r2, #16]
 80084b8:	2108      	movs	r1, #8
 80084ba:	1879      	adds	r1, r7, r1
 80084bc:	0010      	movs	r0, r2
 80084be:	4798      	blx	r3
 80084c0:	0003      	movs	r3, r0
 80084c2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084c4:	e0c3      	b.n	800864e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 80084c6:	683a      	ldr	r2, [r7, #0]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	0011      	movs	r1, r2
 80084cc:	0018      	movs	r0, r3
 80084ce:	f000 fb20 	bl	8008b12 <USBD_CtlError>
            err++;
 80084d2:	210b      	movs	r1, #11
 80084d4:	187b      	adds	r3, r7, r1
 80084d6:	781a      	ldrb	r2, [r3, #0]
 80084d8:	187b      	adds	r3, r7, r1
 80084da:	3201      	adds	r2, #1
 80084dc:	701a      	strb	r2, [r3, #0]
          break;
 80084de:	e0b6      	b.n	800864e <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80084e0:	687a      	ldr	r2, [r7, #4]
 80084e2:	23ac      	movs	r3, #172	@ 0xac
 80084e4:	009b      	lsls	r3, r3, #2
 80084e6:	58d3      	ldr	r3, [r2, r3]
 80084e8:	689b      	ldr	r3, [r3, #8]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d00d      	beq.n	800850a <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	23ac      	movs	r3, #172	@ 0xac
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	58d3      	ldr	r3, [r2, r3]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	687a      	ldr	r2, [r7, #4]
 80084fa:	7c12      	ldrb	r2, [r2, #16]
 80084fc:	2108      	movs	r1, #8
 80084fe:	1879      	adds	r1, r7, r1
 8008500:	0010      	movs	r0, r2
 8008502:	4798      	blx	r3
 8008504:	0003      	movs	r3, r0
 8008506:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008508:	e0a1      	b.n	800864e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800850a:	683a      	ldr	r2, [r7, #0]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	0011      	movs	r1, r2
 8008510:	0018      	movs	r0, r3
 8008512:	f000 fafe 	bl	8008b12 <USBD_CtlError>
            err++;
 8008516:	210b      	movs	r1, #11
 8008518:	187b      	adds	r3, r7, r1
 800851a:	781a      	ldrb	r2, [r3, #0]
 800851c:	187b      	adds	r3, r7, r1
 800851e:	3201      	adds	r2, #1
 8008520:	701a      	strb	r2, [r3, #0]
          break;
 8008522:	e094      	b.n	800864e <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008524:	687a      	ldr	r2, [r7, #4]
 8008526:	23ac      	movs	r3, #172	@ 0xac
 8008528:	009b      	lsls	r3, r3, #2
 800852a:	58d3      	ldr	r3, [r2, r3]
 800852c:	68db      	ldr	r3, [r3, #12]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d00d      	beq.n	800854e <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	23ac      	movs	r3, #172	@ 0xac
 8008536:	009b      	lsls	r3, r3, #2
 8008538:	58d3      	ldr	r3, [r2, r3]
 800853a:	68db      	ldr	r3, [r3, #12]
 800853c:	687a      	ldr	r2, [r7, #4]
 800853e:	7c12      	ldrb	r2, [r2, #16]
 8008540:	2108      	movs	r1, #8
 8008542:	1879      	adds	r1, r7, r1
 8008544:	0010      	movs	r0, r2
 8008546:	4798      	blx	r3
 8008548:	0003      	movs	r3, r0
 800854a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800854c:	e07f      	b.n	800864e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800854e:	683a      	ldr	r2, [r7, #0]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	0011      	movs	r1, r2
 8008554:	0018      	movs	r0, r3
 8008556:	f000 fadc 	bl	8008b12 <USBD_CtlError>
            err++;
 800855a:	210b      	movs	r1, #11
 800855c:	187b      	adds	r3, r7, r1
 800855e:	781a      	ldrb	r2, [r3, #0]
 8008560:	187b      	adds	r3, r7, r1
 8008562:	3201      	adds	r2, #1
 8008564:	701a      	strb	r2, [r3, #0]
          break;
 8008566:	e072      	b.n	800864e <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008568:	687a      	ldr	r2, [r7, #4]
 800856a:	23ac      	movs	r3, #172	@ 0xac
 800856c:	009b      	lsls	r3, r3, #2
 800856e:	58d3      	ldr	r3, [r2, r3]
 8008570:	691b      	ldr	r3, [r3, #16]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d00d      	beq.n	8008592 <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008576:	687a      	ldr	r2, [r7, #4]
 8008578:	23ac      	movs	r3, #172	@ 0xac
 800857a:	009b      	lsls	r3, r3, #2
 800857c:	58d3      	ldr	r3, [r2, r3]
 800857e:	691b      	ldr	r3, [r3, #16]
 8008580:	687a      	ldr	r2, [r7, #4]
 8008582:	7c12      	ldrb	r2, [r2, #16]
 8008584:	2108      	movs	r1, #8
 8008586:	1879      	adds	r1, r7, r1
 8008588:	0010      	movs	r0, r2
 800858a:	4798      	blx	r3
 800858c:	0003      	movs	r3, r0
 800858e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008590:	e05d      	b.n	800864e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8008592:	683a      	ldr	r2, [r7, #0]
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	0011      	movs	r1, r2
 8008598:	0018      	movs	r0, r3
 800859a:	f000 faba 	bl	8008b12 <USBD_CtlError>
            err++;
 800859e:	210b      	movs	r1, #11
 80085a0:	187b      	adds	r3, r7, r1
 80085a2:	781a      	ldrb	r2, [r3, #0]
 80085a4:	187b      	adds	r3, r7, r1
 80085a6:	3201      	adds	r2, #1
 80085a8:	701a      	strb	r2, [r3, #0]
          break;
 80085aa:	e050      	b.n	800864e <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80085ac:	687a      	ldr	r2, [r7, #4]
 80085ae:	23ac      	movs	r3, #172	@ 0xac
 80085b0:	009b      	lsls	r3, r3, #2
 80085b2:	58d3      	ldr	r3, [r2, r3]
 80085b4:	695b      	ldr	r3, [r3, #20]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d00d      	beq.n	80085d6 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80085ba:	687a      	ldr	r2, [r7, #4]
 80085bc:	23ac      	movs	r3, #172	@ 0xac
 80085be:	009b      	lsls	r3, r3, #2
 80085c0:	58d3      	ldr	r3, [r2, r3]
 80085c2:	695b      	ldr	r3, [r3, #20]
 80085c4:	687a      	ldr	r2, [r7, #4]
 80085c6:	7c12      	ldrb	r2, [r2, #16]
 80085c8:	2108      	movs	r1, #8
 80085ca:	1879      	adds	r1, r7, r1
 80085cc:	0010      	movs	r0, r2
 80085ce:	4798      	blx	r3
 80085d0:	0003      	movs	r3, r0
 80085d2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80085d4:	e03b      	b.n	800864e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 80085d6:	683a      	ldr	r2, [r7, #0]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	0011      	movs	r1, r2
 80085dc:	0018      	movs	r0, r3
 80085de:	f000 fa98 	bl	8008b12 <USBD_CtlError>
            err++;
 80085e2:	210b      	movs	r1, #11
 80085e4:	187b      	adds	r3, r7, r1
 80085e6:	781a      	ldrb	r2, [r3, #0]
 80085e8:	187b      	adds	r3, r7, r1
 80085ea:	3201      	adds	r2, #1
 80085ec:	701a      	strb	r2, [r3, #0]
          break;
 80085ee:	e02e      	b.n	800864e <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80085f0:	687a      	ldr	r2, [r7, #4]
 80085f2:	23ac      	movs	r3, #172	@ 0xac
 80085f4:	009b      	lsls	r3, r3, #2
 80085f6:	58d3      	ldr	r3, [r2, r3]
 80085f8:	699b      	ldr	r3, [r3, #24]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d00d      	beq.n	800861a <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80085fe:	687a      	ldr	r2, [r7, #4]
 8008600:	23ac      	movs	r3, #172	@ 0xac
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	58d3      	ldr	r3, [r2, r3]
 8008606:	699b      	ldr	r3, [r3, #24]
 8008608:	687a      	ldr	r2, [r7, #4]
 800860a:	7c12      	ldrb	r2, [r2, #16]
 800860c:	2108      	movs	r1, #8
 800860e:	1879      	adds	r1, r7, r1
 8008610:	0010      	movs	r0, r2
 8008612:	4798      	blx	r3
 8008614:	0003      	movs	r3, r0
 8008616:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008618:	e019      	b.n	800864e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800861a:	683a      	ldr	r2, [r7, #0]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	0011      	movs	r1, r2
 8008620:	0018      	movs	r0, r3
 8008622:	f000 fa76 	bl	8008b12 <USBD_CtlError>
            err++;
 8008626:	210b      	movs	r1, #11
 8008628:	187b      	adds	r3, r7, r1
 800862a:	781a      	ldrb	r2, [r3, #0]
 800862c:	187b      	adds	r3, r7, r1
 800862e:	3201      	adds	r2, #1
 8008630:	701a      	strb	r2, [r3, #0]
          break;
 8008632:	e00c      	b.n	800864e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008634:	683a      	ldr	r2, [r7, #0]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	0011      	movs	r1, r2
 800863a:	0018      	movs	r0, r3
 800863c:	f000 fa69 	bl	8008b12 <USBD_CtlError>
          err++;
 8008640:	210b      	movs	r1, #11
 8008642:	187b      	adds	r3, r7, r1
 8008644:	781a      	ldrb	r2, [r3, #0]
 8008646:	187b      	adds	r3, r7, r1
 8008648:	3201      	adds	r2, #1
 800864a:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 800864c:	e04b      	b.n	80086e6 <USBD_GetDescriptor+0x2fa>
 800864e:	e04a      	b.n	80086e6 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	7c1b      	ldrb	r3, [r3, #16]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d10b      	bne.n	8008670 <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008658:	687a      	ldr	r2, [r7, #4]
 800865a:	23ad      	movs	r3, #173	@ 0xad
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	58d3      	ldr	r3, [r2, r3]
 8008660:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008662:	2208      	movs	r2, #8
 8008664:	18ba      	adds	r2, r7, r2
 8008666:	0010      	movs	r0, r2
 8008668:	4798      	blx	r3
 800866a:	0003      	movs	r3, r0
 800866c:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800866e:	e03a      	b.n	80086e6 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 8008670:	683a      	ldr	r2, [r7, #0]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	0011      	movs	r1, r2
 8008676:	0018      	movs	r0, r3
 8008678:	f000 fa4b 	bl	8008b12 <USBD_CtlError>
        err++;
 800867c:	210b      	movs	r1, #11
 800867e:	187b      	adds	r3, r7, r1
 8008680:	781a      	ldrb	r2, [r3, #0]
 8008682:	187b      	adds	r3, r7, r1
 8008684:	3201      	adds	r2, #1
 8008686:	701a      	strb	r2, [r3, #0]
      break;
 8008688:	e02d      	b.n	80086e6 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	7c1b      	ldrb	r3, [r3, #16]
 800868e:	2b00      	cmp	r3, #0
 8008690:	d10f      	bne.n	80086b2 <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008692:	687a      	ldr	r2, [r7, #4]
 8008694:	23ad      	movs	r3, #173	@ 0xad
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	58d3      	ldr	r3, [r2, r3]
 800869a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800869c:	2208      	movs	r2, #8
 800869e:	18ba      	adds	r2, r7, r2
 80086a0:	0010      	movs	r0, r2
 80086a2:	4798      	blx	r3
 80086a4:	0003      	movs	r3, r0
 80086a6:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	3301      	adds	r3, #1
 80086ac:	2207      	movs	r2, #7
 80086ae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80086b0:	e019      	b.n	80086e6 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 80086b2:	683a      	ldr	r2, [r7, #0]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	0011      	movs	r1, r2
 80086b8:	0018      	movs	r0, r3
 80086ba:	f000 fa2a 	bl	8008b12 <USBD_CtlError>
        err++;
 80086be:	210b      	movs	r1, #11
 80086c0:	187b      	adds	r3, r7, r1
 80086c2:	781a      	ldrb	r2, [r3, #0]
 80086c4:	187b      	adds	r3, r7, r1
 80086c6:	3201      	adds	r2, #1
 80086c8:	701a      	strb	r2, [r3, #0]
      break;
 80086ca:	e00c      	b.n	80086e6 <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 80086cc:	683a      	ldr	r2, [r7, #0]
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	0011      	movs	r1, r2
 80086d2:	0018      	movs	r0, r3
 80086d4:	f000 fa1d 	bl	8008b12 <USBD_CtlError>
      err++;
 80086d8:	210b      	movs	r1, #11
 80086da:	187b      	adds	r3, r7, r1
 80086dc:	781a      	ldrb	r2, [r3, #0]
 80086de:	187b      	adds	r3, r7, r1
 80086e0:	3201      	adds	r2, #1
 80086e2:	701a      	strb	r2, [r3, #0]
      break;
 80086e4:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 80086e6:	230b      	movs	r3, #11
 80086e8:	18fb      	adds	r3, r7, r3
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d127      	bne.n	8008740 <USBD_GetDescriptor+0x354>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80086f0:	2108      	movs	r1, #8
 80086f2:	187b      	adds	r3, r7, r1
 80086f4:	881b      	ldrh	r3, [r3, #0]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d019      	beq.n	800872e <USBD_GetDescriptor+0x342>
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	88db      	ldrh	r3, [r3, #6]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d015      	beq.n	800872e <USBD_GetDescriptor+0x342>
    {
      len = MIN(len, req->wLength);
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	88da      	ldrh	r2, [r3, #6]
 8008706:	187b      	adds	r3, r7, r1
 8008708:	881b      	ldrh	r3, [r3, #0]
 800870a:	1c18      	adds	r0, r3, #0
 800870c:	1c11      	adds	r1, r2, #0
 800870e:	b28a      	uxth	r2, r1
 8008710:	b283      	uxth	r3, r0
 8008712:	429a      	cmp	r2, r3
 8008714:	d900      	bls.n	8008718 <USBD_GetDescriptor+0x32c>
 8008716:	1c01      	adds	r1, r0, #0
 8008718:	b28a      	uxth	r2, r1
 800871a:	2108      	movs	r1, #8
 800871c:	187b      	adds	r3, r7, r1
 800871e:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008720:	187b      	adds	r3, r7, r1
 8008722:	881a      	ldrh	r2, [r3, #0]
 8008724:	68f9      	ldr	r1, [r7, #12]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	0018      	movs	r0, r3
 800872a:	f000 fa70 	bl	8008c0e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	88db      	ldrh	r3, [r3, #6]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d105      	bne.n	8008742 <USBD_GetDescriptor+0x356>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	0018      	movs	r0, r3
 800873a:	f000 fad2 	bl	8008ce2 <USBD_CtlSendStatus>
 800873e:	e000      	b.n	8008742 <USBD_GetDescriptor+0x356>
    return;
 8008740:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 8008742:	46bd      	mov	sp, r7
 8008744:	b004      	add	sp, #16
 8008746:	bd80      	pop	{r7, pc}
 8008748:	0800ac54 	.word	0x0800ac54
 800874c:	0800ac74 	.word	0x0800ac74

08008750 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008750:	b590      	push	{r4, r7, lr}
 8008752:	b085      	sub	sp, #20
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
 8008758:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	889b      	ldrh	r3, [r3, #4]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d13d      	bne.n	80087de <USBD_SetAddress+0x8e>
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	88db      	ldrh	r3, [r3, #6]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d139      	bne.n	80087de <USBD_SetAddress+0x8e>
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	885b      	ldrh	r3, [r3, #2]
 800876e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008770:	d835      	bhi.n	80087de <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	885b      	ldrh	r3, [r3, #2]
 8008776:	b2da      	uxtb	r2, r3
 8008778:	230f      	movs	r3, #15
 800877a:	18fb      	adds	r3, r7, r3
 800877c:	217f      	movs	r1, #127	@ 0x7f
 800877e:	400a      	ands	r2, r1
 8008780:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008782:	687a      	ldr	r2, [r7, #4]
 8008784:	23a7      	movs	r3, #167	@ 0xa7
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	5cd3      	ldrb	r3, [r2, r3]
 800878a:	2b03      	cmp	r3, #3
 800878c:	d106      	bne.n	800879c <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 800878e:	683a      	ldr	r2, [r7, #0]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	0011      	movs	r1, r2
 8008794:	0018      	movs	r0, r3
 8008796:	f000 f9bc 	bl	8008b12 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800879a:	e027      	b.n	80087ec <USBD_SetAddress+0x9c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	240f      	movs	r4, #15
 80087a0:	193a      	adds	r2, r7, r4
 80087a2:	4914      	ldr	r1, [pc, #80]	@ (80087f4 <USBD_SetAddress+0xa4>)
 80087a4:	7812      	ldrb	r2, [r2, #0]
 80087a6:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80087a8:	193b      	adds	r3, r7, r4
 80087aa:	781a      	ldrb	r2, [r3, #0]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	0011      	movs	r1, r2
 80087b0:	0018      	movs	r0, r3
 80087b2:	f000 fefc 	bl	80095ae <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	0018      	movs	r0, r3
 80087ba:	f000 fa92 	bl	8008ce2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80087be:	193b      	adds	r3, r7, r4
 80087c0:	781b      	ldrb	r3, [r3, #0]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d005      	beq.n	80087d2 <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80087c6:	687a      	ldr	r2, [r7, #4]
 80087c8:	23a7      	movs	r3, #167	@ 0xa7
 80087ca:	009b      	lsls	r3, r3, #2
 80087cc:	2102      	movs	r1, #2
 80087ce:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087d0:	e00c      	b.n	80087ec <USBD_SetAddress+0x9c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80087d2:	687a      	ldr	r2, [r7, #4]
 80087d4:	23a7      	movs	r3, #167	@ 0xa7
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	2101      	movs	r1, #1
 80087da:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087dc:	e006      	b.n	80087ec <USBD_SetAddress+0x9c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80087de:	683a      	ldr	r2, [r7, #0]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	0011      	movs	r1, r2
 80087e4:	0018      	movs	r0, r3
 80087e6:	f000 f994 	bl	8008b12 <USBD_CtlError>
  }
}
 80087ea:	46c0      	nop			@ (mov r8, r8)
 80087ec:	46c0      	nop			@ (mov r8, r8)
 80087ee:	46bd      	mov	sp, r7
 80087f0:	b005      	add	sp, #20
 80087f2:	bd90      	pop	{r4, r7, pc}
 80087f4:	0000029e 	.word	0x0000029e

080087f8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b082      	sub	sp, #8
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
 8008800:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	885b      	ldrh	r3, [r3, #2]
 8008806:	b2da      	uxtb	r2, r3
 8008808:	4b4c      	ldr	r3, [pc, #304]	@ (800893c <USBD_SetConfig+0x144>)
 800880a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800880c:	4b4b      	ldr	r3, [pc, #300]	@ (800893c <USBD_SetConfig+0x144>)
 800880e:	781b      	ldrb	r3, [r3, #0]
 8008810:	2b01      	cmp	r3, #1
 8008812:	d906      	bls.n	8008822 <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 8008814:	683a      	ldr	r2, [r7, #0]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	0011      	movs	r1, r2
 800881a:	0018      	movs	r0, r3
 800881c:	f000 f979 	bl	8008b12 <USBD_CtlError>
 8008820:	e088      	b.n	8008934 <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 8008822:	687a      	ldr	r2, [r7, #4]
 8008824:	23a7      	movs	r3, #167	@ 0xa7
 8008826:	009b      	lsls	r3, r3, #2
 8008828:	5cd3      	ldrb	r3, [r2, r3]
 800882a:	2b02      	cmp	r3, #2
 800882c:	d002      	beq.n	8008834 <USBD_SetConfig+0x3c>
 800882e:	2b03      	cmp	r3, #3
 8008830:	d029      	beq.n	8008886 <USBD_SetConfig+0x8e>
 8008832:	e071      	b.n	8008918 <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008834:	4b41      	ldr	r3, [pc, #260]	@ (800893c <USBD_SetConfig+0x144>)
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d01f      	beq.n	800887c <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 800883c:	4b3f      	ldr	r3, [pc, #252]	@ (800893c <USBD_SetConfig+0x144>)
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	001a      	movs	r2, r3
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008846:	687a      	ldr	r2, [r7, #4]
 8008848:	23a7      	movs	r3, #167	@ 0xa7
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	2103      	movs	r1, #3
 800884e:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008850:	4b3a      	ldr	r3, [pc, #232]	@ (800893c <USBD_SetConfig+0x144>)
 8008852:	781a      	ldrb	r2, [r3, #0]
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	0011      	movs	r1, r2
 8008858:	0018      	movs	r0, r3
 800885a:	f7ff f8c6 	bl	80079ea <USBD_SetClassConfig>
 800885e:	0003      	movs	r3, r0
 8008860:	2b02      	cmp	r3, #2
 8008862:	d106      	bne.n	8008872 <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 8008864:	683a      	ldr	r2, [r7, #0]
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	0011      	movs	r1, r2
 800886a:	0018      	movs	r0, r3
 800886c:	f000 f951 	bl	8008b12 <USBD_CtlError>
            return;
 8008870:	e060      	b.n	8008934 <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	0018      	movs	r0, r3
 8008876:	f000 fa34 	bl	8008ce2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800887a:	e05b      	b.n	8008934 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	0018      	movs	r0, r3
 8008880:	f000 fa2f 	bl	8008ce2 <USBD_CtlSendStatus>
        break;
 8008884:	e056      	b.n	8008934 <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008886:	4b2d      	ldr	r3, [pc, #180]	@ (800893c <USBD_SetConfig+0x144>)
 8008888:	781b      	ldrb	r3, [r3, #0]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d115      	bne.n	80088ba <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800888e:	687a      	ldr	r2, [r7, #4]
 8008890:	23a7      	movs	r3, #167	@ 0xa7
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	2102      	movs	r1, #2
 8008896:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 8008898:	4b28      	ldr	r3, [pc, #160]	@ (800893c <USBD_SetConfig+0x144>)
 800889a:	781b      	ldrb	r3, [r3, #0]
 800889c:	001a      	movs	r2, r3
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80088a2:	4b26      	ldr	r3, [pc, #152]	@ (800893c <USBD_SetConfig+0x144>)
 80088a4:	781a      	ldrb	r2, [r3, #0]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	0011      	movs	r1, r2
 80088aa:	0018      	movs	r0, r3
 80088ac:	f7ff f8c4 	bl	8007a38 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	0018      	movs	r0, r3
 80088b4:	f000 fa15 	bl	8008ce2 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80088b8:	e03c      	b.n	8008934 <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 80088ba:	4b20      	ldr	r3, [pc, #128]	@ (800893c <USBD_SetConfig+0x144>)
 80088bc:	781b      	ldrb	r3, [r3, #0]
 80088be:	001a      	movs	r2, r3
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	429a      	cmp	r2, r3
 80088c6:	d022      	beq.n	800890e <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	b2da      	uxtb	r2, r3
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	0011      	movs	r1, r2
 80088d2:	0018      	movs	r0, r3
 80088d4:	f7ff f8b0 	bl	8007a38 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80088d8:	4b18      	ldr	r3, [pc, #96]	@ (800893c <USBD_SetConfig+0x144>)
 80088da:	781b      	ldrb	r3, [r3, #0]
 80088dc:	001a      	movs	r2, r3
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80088e2:	4b16      	ldr	r3, [pc, #88]	@ (800893c <USBD_SetConfig+0x144>)
 80088e4:	781a      	ldrb	r2, [r3, #0]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	0011      	movs	r1, r2
 80088ea:	0018      	movs	r0, r3
 80088ec:	f7ff f87d 	bl	80079ea <USBD_SetClassConfig>
 80088f0:	0003      	movs	r3, r0
 80088f2:	2b02      	cmp	r3, #2
 80088f4:	d106      	bne.n	8008904 <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 80088f6:	683a      	ldr	r2, [r7, #0]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	0011      	movs	r1, r2
 80088fc:	0018      	movs	r0, r3
 80088fe:	f000 f908 	bl	8008b12 <USBD_CtlError>
            return;
 8008902:	e017      	b.n	8008934 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	0018      	movs	r0, r3
 8008908:	f000 f9eb 	bl	8008ce2 <USBD_CtlSendStatus>
        break;
 800890c:	e012      	b.n	8008934 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	0018      	movs	r0, r3
 8008912:	f000 f9e6 	bl	8008ce2 <USBD_CtlSendStatus>
        break;
 8008916:	e00d      	b.n	8008934 <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 8008918:	683a      	ldr	r2, [r7, #0]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	0011      	movs	r1, r2
 800891e:	0018      	movs	r0, r3
 8008920:	f000 f8f7 	bl	8008b12 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008924:	4b05      	ldr	r3, [pc, #20]	@ (800893c <USBD_SetConfig+0x144>)
 8008926:	781a      	ldrb	r2, [r3, #0]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	0011      	movs	r1, r2
 800892c:	0018      	movs	r0, r3
 800892e:	f7ff f883 	bl	8007a38 <USBD_ClrClassConfig>
        break;
 8008932:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 8008934:	46bd      	mov	sp, r7
 8008936:	b002      	add	sp, #8
 8008938:	bd80      	pop	{r7, pc}
 800893a:	46c0      	nop			@ (mov r8, r8)
 800893c:	200003a4 	.word	0x200003a4

08008940 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b082      	sub	sp, #8
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
 8008948:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	88db      	ldrh	r3, [r3, #6]
 800894e:	2b01      	cmp	r3, #1
 8008950:	d006      	beq.n	8008960 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 8008952:	683a      	ldr	r2, [r7, #0]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	0011      	movs	r1, r2
 8008958:	0018      	movs	r0, r3
 800895a:	f000 f8da 	bl	8008b12 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800895e:	e026      	b.n	80089ae <USBD_GetConfig+0x6e>
    switch (pdev->dev_state)
 8008960:	687a      	ldr	r2, [r7, #4]
 8008962:	23a7      	movs	r3, #167	@ 0xa7
 8008964:	009b      	lsls	r3, r3, #2
 8008966:	5cd3      	ldrb	r3, [r2, r3]
 8008968:	2b02      	cmp	r3, #2
 800896a:	dc02      	bgt.n	8008972 <USBD_GetConfig+0x32>
 800896c:	2b00      	cmp	r3, #0
 800896e:	dc03      	bgt.n	8008978 <USBD_GetConfig+0x38>
 8008970:	e016      	b.n	80089a0 <USBD_GetConfig+0x60>
 8008972:	2b03      	cmp	r3, #3
 8008974:	d00c      	beq.n	8008990 <USBD_GetConfig+0x50>
 8008976:	e013      	b.n	80089a0 <USBD_GetConfig+0x60>
        pdev->dev_default_config = 0U;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2200      	movs	r2, #0
 800897c:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	3308      	adds	r3, #8
 8008982:	0019      	movs	r1, r3
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2201      	movs	r2, #1
 8008988:	0018      	movs	r0, r3
 800898a:	f000 f940 	bl	8008c0e <USBD_CtlSendData>
        break;
 800898e:	e00e      	b.n	80089ae <USBD_GetConfig+0x6e>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	1d19      	adds	r1, r3, #4
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2201      	movs	r2, #1
 8008998:	0018      	movs	r0, r3
 800899a:	f000 f938 	bl	8008c0e <USBD_CtlSendData>
        break;
 800899e:	e006      	b.n	80089ae <USBD_GetConfig+0x6e>
        USBD_CtlError(pdev, req);
 80089a0:	683a      	ldr	r2, [r7, #0]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	0011      	movs	r1, r2
 80089a6:	0018      	movs	r0, r3
 80089a8:	f000 f8b3 	bl	8008b12 <USBD_CtlError>
        break;
 80089ac:	46c0      	nop			@ (mov r8, r8)
}
 80089ae:	46c0      	nop			@ (mov r8, r8)
 80089b0:	46bd      	mov	sp, r7
 80089b2:	b002      	add	sp, #8
 80089b4:	bd80      	pop	{r7, pc}

080089b6 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089b6:	b580      	push	{r7, lr}
 80089b8:	b082      	sub	sp, #8
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	6078      	str	r0, [r7, #4]
 80089be:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80089c0:	687a      	ldr	r2, [r7, #4]
 80089c2:	23a7      	movs	r3, #167	@ 0xa7
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	5cd3      	ldrb	r3, [r2, r3]
 80089c8:	3b01      	subs	r3, #1
 80089ca:	2b02      	cmp	r3, #2
 80089cc:	d822      	bhi.n	8008a14 <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	88db      	ldrh	r3, [r3, #6]
 80089d2:	2b02      	cmp	r3, #2
 80089d4:	d006      	beq.n	80089e4 <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 80089d6:	683a      	ldr	r2, [r7, #0]
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	0011      	movs	r1, r2
 80089dc:	0018      	movs	r0, r3
 80089de:	f000 f898 	bl	8008b12 <USBD_CtlError>
        break;
 80089e2:	e01e      	b.n	8008a22 <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2201      	movs	r2, #1
 80089e8:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80089ea:	687a      	ldr	r2, [r7, #4]
 80089ec:	23a9      	movs	r3, #169	@ 0xa9
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	58d3      	ldr	r3, [r2, r3]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d005      	beq.n	8008a02 <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	68db      	ldr	r3, [r3, #12]
 80089fa:	2202      	movs	r2, #2
 80089fc:	431a      	orrs	r2, r3
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	330c      	adds	r3, #12
 8008a06:	0019      	movs	r1, r3
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2202      	movs	r2, #2
 8008a0c:	0018      	movs	r0, r3
 8008a0e:	f000 f8fe 	bl	8008c0e <USBD_CtlSendData>
      break;
 8008a12:	e006      	b.n	8008a22 <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 8008a14:	683a      	ldr	r2, [r7, #0]
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	0011      	movs	r1, r2
 8008a1a:	0018      	movs	r0, r3
 8008a1c:	f000 f879 	bl	8008b12 <USBD_CtlError>
      break;
 8008a20:	46c0      	nop			@ (mov r8, r8)
  }
}
 8008a22:	46c0      	nop			@ (mov r8, r8)
 8008a24:	46bd      	mov	sp, r7
 8008a26:	b002      	add	sp, #8
 8008a28:	bd80      	pop	{r7, pc}

08008a2a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008a2a:	b580      	push	{r7, lr}
 8008a2c:	b082      	sub	sp, #8
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
 8008a32:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	885b      	ldrh	r3, [r3, #2]
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d108      	bne.n	8008a4e <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 8008a3c:	687a      	ldr	r2, [r7, #4]
 8008a3e:	23a9      	movs	r3, #169	@ 0xa9
 8008a40:	009b      	lsls	r3, r3, #2
 8008a42:	2101      	movs	r1, #1
 8008a44:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	0018      	movs	r0, r3
 8008a4a:	f000 f94a 	bl	8008ce2 <USBD_CtlSendStatus>
  }
}
 8008a4e:	46c0      	nop			@ (mov r8, r8)
 8008a50:	46bd      	mov	sp, r7
 8008a52:	b002      	add	sp, #8
 8008a54:	bd80      	pop	{r7, pc}

08008a56 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008a56:	b580      	push	{r7, lr}
 8008a58:	b082      	sub	sp, #8
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	6078      	str	r0, [r7, #4]
 8008a5e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008a60:	687a      	ldr	r2, [r7, #4]
 8008a62:	23a7      	movs	r3, #167	@ 0xa7
 8008a64:	009b      	lsls	r3, r3, #2
 8008a66:	5cd3      	ldrb	r3, [r2, r3]
 8008a68:	3b01      	subs	r3, #1
 8008a6a:	2b02      	cmp	r3, #2
 8008a6c:	d80d      	bhi.n	8008a8a <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	885b      	ldrh	r3, [r3, #2]
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d110      	bne.n	8008a98 <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 8008a76:	687a      	ldr	r2, [r7, #4]
 8008a78:	23a9      	movs	r3, #169	@ 0xa9
 8008a7a:	009b      	lsls	r3, r3, #2
 8008a7c:	2100      	movs	r1, #0
 8008a7e:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	0018      	movs	r0, r3
 8008a84:	f000 f92d 	bl	8008ce2 <USBD_CtlSendStatus>
      }
      break;
 8008a88:	e006      	b.n	8008a98 <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 8008a8a:	683a      	ldr	r2, [r7, #0]
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	0011      	movs	r1, r2
 8008a90:	0018      	movs	r0, r3
 8008a92:	f000 f83e 	bl	8008b12 <USBD_CtlError>
      break;
 8008a96:	e000      	b.n	8008a9a <USBD_ClrFeature+0x44>
      break;
 8008a98:	46c0      	nop			@ (mov r8, r8)
  }
}
 8008a9a:	46c0      	nop			@ (mov r8, r8)
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	b002      	add	sp, #8
 8008aa0:	bd80      	pop	{r7, pc}

08008aa2 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008aa2:	b580      	push	{r7, lr}
 8008aa4:	b082      	sub	sp, #8
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	6078      	str	r0, [r7, #4]
 8008aaa:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	781a      	ldrb	r2, [r3, #0]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	785a      	ldrb	r2, [r3, #1]
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	3302      	adds	r3, #2
 8008ac0:	781b      	ldrb	r3, [r3, #0]
 8008ac2:	001a      	movs	r2, r3
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	3303      	adds	r3, #3
 8008ac8:	781b      	ldrb	r3, [r3, #0]
 8008aca:	021b      	lsls	r3, r3, #8
 8008acc:	b29b      	uxth	r3, r3
 8008ace:	18d3      	adds	r3, r2, r3
 8008ad0:	b29a      	uxth	r2, r3
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	3304      	adds	r3, #4
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	001a      	movs	r2, r3
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	3305      	adds	r3, #5
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	021b      	lsls	r3, r3, #8
 8008ae6:	b29b      	uxth	r3, r3
 8008ae8:	18d3      	adds	r3, r2, r3
 8008aea:	b29a      	uxth	r2, r3
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	3306      	adds	r3, #6
 8008af4:	781b      	ldrb	r3, [r3, #0]
 8008af6:	001a      	movs	r2, r3
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	3307      	adds	r3, #7
 8008afc:	781b      	ldrb	r3, [r3, #0]
 8008afe:	021b      	lsls	r3, r3, #8
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	18d3      	adds	r3, r2, r3
 8008b04:	b29a      	uxth	r2, r3
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	80da      	strh	r2, [r3, #6]

}
 8008b0a:	46c0      	nop			@ (mov r8, r8)
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	b002      	add	sp, #8
 8008b10:	bd80      	pop	{r7, pc}

08008b12 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008b12:	b580      	push	{r7, lr}
 8008b14:	b082      	sub	sp, #8
 8008b16:	af00      	add	r7, sp, #0
 8008b18:	6078      	str	r0, [r7, #4]
 8008b1a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2180      	movs	r1, #128	@ 0x80
 8008b20:	0018      	movs	r0, r3
 8008b22:	f000 fcbe 	bl	80094a2 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2100      	movs	r1, #0
 8008b2a:	0018      	movs	r0, r3
 8008b2c:	f000 fcb9 	bl	80094a2 <USBD_LL_StallEP>
}
 8008b30:	46c0      	nop			@ (mov r8, r8)
 8008b32:	46bd      	mov	sp, r7
 8008b34:	b002      	add	sp, #8
 8008b36:	bd80      	pop	{r7, pc}

08008b38 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008b38:	b590      	push	{r4, r7, lr}
 8008b3a:	b087      	sub	sp, #28
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	60f8      	str	r0, [r7, #12]
 8008b40:	60b9      	str	r1, [r7, #8]
 8008b42:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008b44:	2417      	movs	r4, #23
 8008b46:	193b      	adds	r3, r7, r4
 8008b48:	2200      	movs	r2, #0
 8008b4a:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d03c      	beq.n	8008bcc <USBD_GetString+0x94>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	0018      	movs	r0, r3
 8008b56:	f000 f83d 	bl	8008bd4 <USBD_GetLen>
 8008b5a:	0003      	movs	r3, r0
 8008b5c:	3301      	adds	r3, #1
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	18db      	adds	r3, r3, r3
 8008b62:	b29a      	uxth	r2, r3
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008b68:	193b      	adds	r3, r7, r4
 8008b6a:	781b      	ldrb	r3, [r3, #0]
 8008b6c:	193a      	adds	r2, r7, r4
 8008b6e:	1c59      	adds	r1, r3, #1
 8008b70:	7011      	strb	r1, [r2, #0]
 8008b72:	001a      	movs	r2, r3
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	189b      	adds	r3, r3, r2
 8008b78:	687a      	ldr	r2, [r7, #4]
 8008b7a:	7812      	ldrb	r2, [r2, #0]
 8008b7c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008b7e:	193b      	adds	r3, r7, r4
 8008b80:	781b      	ldrb	r3, [r3, #0]
 8008b82:	193a      	adds	r2, r7, r4
 8008b84:	1c59      	adds	r1, r3, #1
 8008b86:	7011      	strb	r1, [r2, #0]
 8008b88:	001a      	movs	r2, r3
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	189b      	adds	r3, r3, r2
 8008b8e:	2203      	movs	r2, #3
 8008b90:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008b92:	e017      	b.n	8008bc4 <USBD_GetString+0x8c>
    {
      unicode[idx++] = *desc++;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	1c5a      	adds	r2, r3, #1
 8008b98:	60fa      	str	r2, [r7, #12]
 8008b9a:	2417      	movs	r4, #23
 8008b9c:	193a      	adds	r2, r7, r4
 8008b9e:	7812      	ldrb	r2, [r2, #0]
 8008ba0:	1939      	adds	r1, r7, r4
 8008ba2:	1c50      	adds	r0, r2, #1
 8008ba4:	7008      	strb	r0, [r1, #0]
 8008ba6:	0011      	movs	r1, r2
 8008ba8:	68ba      	ldr	r2, [r7, #8]
 8008baa:	1852      	adds	r2, r2, r1
 8008bac:	781b      	ldrb	r3, [r3, #0]
 8008bae:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008bb0:	193b      	adds	r3, r7, r4
 8008bb2:	781b      	ldrb	r3, [r3, #0]
 8008bb4:	193a      	adds	r2, r7, r4
 8008bb6:	1c59      	adds	r1, r3, #1
 8008bb8:	7011      	strb	r1, [r2, #0]
 8008bba:	001a      	movs	r2, r3
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	189b      	adds	r3, r3, r2
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d1e3      	bne.n	8008b94 <USBD_GetString+0x5c>
    }
  }
}
 8008bcc:	46c0      	nop			@ (mov r8, r8)
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	b007      	add	sp, #28
 8008bd2:	bd90      	pop	{r4, r7, pc}

08008bd4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008bdc:	230f      	movs	r3, #15
 8008bde:	18fb      	adds	r3, r7, r3
 8008be0:	2200      	movs	r2, #0
 8008be2:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 8008be4:	e008      	b.n	8008bf8 <USBD_GetLen+0x24>
  {
    len++;
 8008be6:	210f      	movs	r1, #15
 8008be8:	187b      	adds	r3, r7, r1
 8008bea:	781a      	ldrb	r2, [r3, #0]
 8008bec:	187b      	adds	r3, r7, r1
 8008bee:	3201      	adds	r2, #1
 8008bf0:	701a      	strb	r2, [r3, #0]
    buf++;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	3301      	adds	r3, #1
 8008bf6:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d1f2      	bne.n	8008be6 <USBD_GetLen+0x12>
  }

  return len;
 8008c00:	230f      	movs	r3, #15
 8008c02:	18fb      	adds	r3, r7, r3
 8008c04:	781b      	ldrb	r3, [r3, #0]
}
 8008c06:	0018      	movs	r0, r3
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	b004      	add	sp, #16
 8008c0c:	bd80      	pop	{r7, pc}

08008c0e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008c0e:	b580      	push	{r7, lr}
 8008c10:	b084      	sub	sp, #16
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	60f8      	str	r0, [r7, #12]
 8008c16:	60b9      	str	r1, [r7, #8]
 8008c18:	1dbb      	adds	r3, r7, #6
 8008c1a:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008c1c:	68fa      	ldr	r2, [r7, #12]
 8008c1e:	23a5      	movs	r3, #165	@ 0xa5
 8008c20:	009b      	lsls	r3, r3, #2
 8008c22:	2102      	movs	r1, #2
 8008c24:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 8008c26:	1dbb      	adds	r3, r7, #6
 8008c28:	881a      	ldrh	r2, [r3, #0]
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008c2e:	1dbb      	adds	r3, r7, #6
 8008c30:	881a      	ldrh	r2, [r3, #0]
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008c36:	1dbb      	adds	r3, r7, #6
 8008c38:	881b      	ldrh	r3, [r3, #0]
 8008c3a:	68ba      	ldr	r2, [r7, #8]
 8008c3c:	68f8      	ldr	r0, [r7, #12]
 8008c3e:	2100      	movs	r1, #0
 8008c40:	f000 fce0 	bl	8009604 <USBD_LL_Transmit>

  return USBD_OK;
 8008c44:	2300      	movs	r3, #0
}
 8008c46:	0018      	movs	r0, r3
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	b004      	add	sp, #16
 8008c4c:	bd80      	pop	{r7, pc}

08008c4e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008c4e:	b580      	push	{r7, lr}
 8008c50:	b084      	sub	sp, #16
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	60f8      	str	r0, [r7, #12]
 8008c56:	60b9      	str	r1, [r7, #8]
 8008c58:	1dbb      	adds	r3, r7, #6
 8008c5a:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008c5c:	1dbb      	adds	r3, r7, #6
 8008c5e:	881b      	ldrh	r3, [r3, #0]
 8008c60:	68ba      	ldr	r2, [r7, #8]
 8008c62:	68f8      	ldr	r0, [r7, #12]
 8008c64:	2100      	movs	r1, #0
 8008c66:	f000 fccd 	bl	8009604 <USBD_LL_Transmit>

  return USBD_OK;
 8008c6a:	2300      	movs	r3, #0
}
 8008c6c:	0018      	movs	r0, r3
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	b004      	add	sp, #16
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b084      	sub	sp, #16
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	60f8      	str	r0, [r7, #12]
 8008c7c:	60b9      	str	r1, [r7, #8]
 8008c7e:	1dbb      	adds	r3, r7, #6
 8008c80:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008c82:	68fa      	ldr	r2, [r7, #12]
 8008c84:	23a5      	movs	r3, #165	@ 0xa5
 8008c86:	009b      	lsls	r3, r3, #2
 8008c88:	2103      	movs	r1, #3
 8008c8a:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 8008c8c:	1dbb      	adds	r3, r7, #6
 8008c8e:	8819      	ldrh	r1, [r3, #0]
 8008c90:	68fa      	ldr	r2, [r7, #12]
 8008c92:	23ae      	movs	r3, #174	@ 0xae
 8008c94:	005b      	lsls	r3, r3, #1
 8008c96:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 8008c98:	1dbb      	adds	r3, r7, #6
 8008c9a:	8819      	ldrh	r1, [r3, #0]
 8008c9c:	68fa      	ldr	r2, [r7, #12]
 8008c9e:	23b0      	movs	r3, #176	@ 0xb0
 8008ca0:	005b      	lsls	r3, r3, #1
 8008ca2:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008ca4:	1dbb      	adds	r3, r7, #6
 8008ca6:	881b      	ldrh	r3, [r3, #0]
 8008ca8:	68ba      	ldr	r2, [r7, #8]
 8008caa:	68f8      	ldr	r0, [r7, #12]
 8008cac:	2100      	movs	r1, #0
 8008cae:	f000 fce0 	bl	8009672 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008cb2:	2300      	movs	r3, #0
}
 8008cb4:	0018      	movs	r0, r3
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	b004      	add	sp, #16
 8008cba:	bd80      	pop	{r7, pc}

08008cbc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b084      	sub	sp, #16
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	60f8      	str	r0, [r7, #12]
 8008cc4:	60b9      	str	r1, [r7, #8]
 8008cc6:	1dbb      	adds	r3, r7, #6
 8008cc8:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008cca:	1dbb      	adds	r3, r7, #6
 8008ccc:	881b      	ldrh	r3, [r3, #0]
 8008cce:	68ba      	ldr	r2, [r7, #8]
 8008cd0:	68f8      	ldr	r0, [r7, #12]
 8008cd2:	2100      	movs	r1, #0
 8008cd4:	f000 fccd 	bl	8009672 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008cd8:	2300      	movs	r3, #0
}
 8008cda:	0018      	movs	r0, r3
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	b004      	add	sp, #16
 8008ce0:	bd80      	pop	{r7, pc}

08008ce2 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008ce2:	b580      	push	{r7, lr}
 8008ce4:	b082      	sub	sp, #8
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008cea:	687a      	ldr	r2, [r7, #4]
 8008cec:	23a5      	movs	r3, #165	@ 0xa5
 8008cee:	009b      	lsls	r3, r3, #2
 8008cf0:	2104      	movs	r1, #4
 8008cf2:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	2100      	movs	r1, #0
 8008cfc:	f000 fc82 	bl	8009604 <USBD_LL_Transmit>

  return USBD_OK;
 8008d00:	2300      	movs	r3, #0
}
 8008d02:	0018      	movs	r0, r3
 8008d04:	46bd      	mov	sp, r7
 8008d06:	b002      	add	sp, #8
 8008d08:	bd80      	pop	{r7, pc}

08008d0a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008d0a:	b580      	push	{r7, lr}
 8008d0c:	b082      	sub	sp, #8
 8008d0e:	af00      	add	r7, sp, #0
 8008d10:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008d12:	687a      	ldr	r2, [r7, #4]
 8008d14:	23a5      	movs	r3, #165	@ 0xa5
 8008d16:	009b      	lsls	r3, r3, #2
 8008d18:	2105      	movs	r1, #5
 8008d1a:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	2300      	movs	r3, #0
 8008d20:	2200      	movs	r2, #0
 8008d22:	2100      	movs	r1, #0
 8008d24:	f000 fca5 	bl	8009672 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008d28:	2300      	movs	r3, #0
}
 8008d2a:	0018      	movs	r0, r3
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	b002      	add	sp, #8
 8008d30:	bd80      	pop	{r7, pc}
	...

08008d34 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008d38:	4914      	ldr	r1, [pc, #80]	@ (8008d8c <MX_USB_DEVICE_Init+0x58>)
 8008d3a:	4b15      	ldr	r3, [pc, #84]	@ (8008d90 <MX_USB_DEVICE_Init+0x5c>)
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	0018      	movs	r0, r3
 8008d40:	f7fe fdec 	bl	800791c <USBD_Init>
 8008d44:	1e03      	subs	r3, r0, #0
 8008d46:	d001      	beq.n	8008d4c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008d48:	f7f7 fe94 	bl	8000a74 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008d4c:	4a11      	ldr	r2, [pc, #68]	@ (8008d94 <MX_USB_DEVICE_Init+0x60>)
 8008d4e:	4b10      	ldr	r3, [pc, #64]	@ (8008d90 <MX_USB_DEVICE_Init+0x5c>)
 8008d50:	0011      	movs	r1, r2
 8008d52:	0018      	movs	r0, r3
 8008d54:	f7fe fe13 	bl	800797e <USBD_RegisterClass>
 8008d58:	1e03      	subs	r3, r0, #0
 8008d5a:	d001      	beq.n	8008d60 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 8008d5c:	f7f7 fe8a 	bl	8000a74 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008d60:	4a0d      	ldr	r2, [pc, #52]	@ (8008d98 <MX_USB_DEVICE_Init+0x64>)
 8008d62:	4b0b      	ldr	r3, [pc, #44]	@ (8008d90 <MX_USB_DEVICE_Init+0x5c>)
 8008d64:	0011      	movs	r1, r2
 8008d66:	0018      	movs	r0, r3
 8008d68:	f7fe fd28 	bl	80077bc <USBD_CDC_RegisterInterface>
 8008d6c:	1e03      	subs	r3, r0, #0
 8008d6e:	d001      	beq.n	8008d74 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 8008d70:	f7f7 fe80 	bl	8000a74 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008d74:	4b06      	ldr	r3, [pc, #24]	@ (8008d90 <MX_USB_DEVICE_Init+0x5c>)
 8008d76:	0018      	movs	r0, r3
 8008d78:	f7fe fe21 	bl	80079be <USBD_Start>
 8008d7c:	1e03      	subs	r3, r0, #0
 8008d7e:	d001      	beq.n	8008d84 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 8008d80:	f7f7 fe78 	bl	8000a74 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008d84:	46c0      	nop			@ (mov r8, r8)
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}
 8008d8a:	46c0      	nop			@ (mov r8, r8)
 8008d8c:	2000016c 	.word	0x2000016c
 8008d90:	200003a8 	.word	0x200003a8
 8008d94:	20000058 	.word	0x20000058
 8008d98:	2000015c 	.word	0x2000015c

08008d9c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008da0:	4907      	ldr	r1, [pc, #28]	@ (8008dc0 <CDC_Init_FS+0x24>)
 8008da2:	4b08      	ldr	r3, [pc, #32]	@ (8008dc4 <CDC_Init_FS+0x28>)
 8008da4:	2200      	movs	r2, #0
 8008da6:	0018      	movs	r0, r3
 8008da8:	f7fe fd23 	bl	80077f2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008dac:	4a06      	ldr	r2, [pc, #24]	@ (8008dc8 <CDC_Init_FS+0x2c>)
 8008dae:	4b05      	ldr	r3, [pc, #20]	@ (8008dc4 <CDC_Init_FS+0x28>)
 8008db0:	0011      	movs	r1, r2
 8008db2:	0018      	movs	r0, r3
 8008db4:	f7fe fd39 	bl	800782a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008db8:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008dba:	0018      	movs	r0, r3
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	bd80      	pop	{r7, pc}
 8008dc0:	20000a6c 	.word	0x20000a6c
 8008dc4:	200003a8 	.word	0x200003a8
 8008dc8:	2000066c 	.word	0x2000066c

08008dcc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008dd0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008dd2:	0018      	movs	r0, r3
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}

08008dd8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6039      	str	r1, [r7, #0]
 8008de0:	0011      	movs	r1, r2
 8008de2:	1dfb      	adds	r3, r7, #7
 8008de4:	1c02      	adds	r2, r0, #0
 8008de6:	701a      	strb	r2, [r3, #0]
 8008de8:	1d3b      	adds	r3, r7, #4
 8008dea:	1c0a      	adds	r2, r1, #0
 8008dec:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008dee:	1dfb      	adds	r3, r7, #7
 8008df0:	781b      	ldrb	r3, [r3, #0]
 8008df2:	2b23      	cmp	r3, #35	@ 0x23
 8008df4:	d804      	bhi.n	8008e00 <CDC_Control_FS+0x28>
 8008df6:	009a      	lsls	r2, r3, #2
 8008df8:	4b04      	ldr	r3, [pc, #16]	@ (8008e0c <CDC_Control_FS+0x34>)
 8008dfa:	18d3      	adds	r3, r2, r3
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008e00:	46c0      	nop			@ (mov r8, r8)
  }

  return (USBD_OK);
 8008e02:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008e04:	0018      	movs	r0, r3
 8008e06:	46bd      	mov	sp, r7
 8008e08:	b002      	add	sp, #8
 8008e0a:	bd80      	pop	{r7, pc}
 8008e0c:	0800ac8c 	.word	0x0800ac8c

08008e10 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b082      	sub	sp, #8
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008e1a:	687a      	ldr	r2, [r7, #4]
 8008e1c:	4b06      	ldr	r3, [pc, #24]	@ (8008e38 <CDC_Receive_FS+0x28>)
 8008e1e:	0011      	movs	r1, r2
 8008e20:	0018      	movs	r0, r3
 8008e22:	f7fe fd02 	bl	800782a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008e26:	4b04      	ldr	r3, [pc, #16]	@ (8008e38 <CDC_Receive_FS+0x28>)
 8008e28:	0018      	movs	r0, r3
 8008e2a:	f7fe fd49 	bl	80078c0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008e2e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008e30:	0018      	movs	r0, r3
 8008e32:	46bd      	mov	sp, r7
 8008e34:	b002      	add	sp, #8
 8008e36:	bd80      	pop	{r7, pc}
 8008e38:	200003a8 	.word	0x200003a8

08008e3c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008e3c:	b5b0      	push	{r4, r5, r7, lr}
 8008e3e:	b084      	sub	sp, #16
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	000a      	movs	r2, r1
 8008e46:	1cbb      	adds	r3, r7, #2
 8008e48:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 8008e4a:	230f      	movs	r3, #15
 8008e4c:	18fb      	adds	r3, r7, r3
 8008e4e:	2200      	movs	r2, #0
 8008e50:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008e52:	4a11      	ldr	r2, [pc, #68]	@ (8008e98 <CDC_Transmit_FS+0x5c>)
 8008e54:	23ae      	movs	r3, #174	@ 0xae
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	58d3      	ldr	r3, [r2, r3]
 8008e5a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008e5c:	68ba      	ldr	r2, [r7, #8]
 8008e5e:	2385      	movs	r3, #133	@ 0x85
 8008e60:	009b      	lsls	r3, r3, #2
 8008e62:	58d3      	ldr	r3, [r2, r3]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d001      	beq.n	8008e6c <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 8008e68:	2301      	movs	r3, #1
 8008e6a:	e010      	b.n	8008e8e <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008e6c:	1cbb      	adds	r3, r7, #2
 8008e6e:	881a      	ldrh	r2, [r3, #0]
 8008e70:	6879      	ldr	r1, [r7, #4]
 8008e72:	4b09      	ldr	r3, [pc, #36]	@ (8008e98 <CDC_Transmit_FS+0x5c>)
 8008e74:	0018      	movs	r0, r3
 8008e76:	f7fe fcbc 	bl	80077f2 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008e7a:	250f      	movs	r5, #15
 8008e7c:	197c      	adds	r4, r7, r5
 8008e7e:	4b06      	ldr	r3, [pc, #24]	@ (8008e98 <CDC_Transmit_FS+0x5c>)
 8008e80:	0018      	movs	r0, r3
 8008e82:	f7fe fce6 	bl	8007852 <USBD_CDC_TransmitPacket>
 8008e86:	0003      	movs	r3, r0
 8008e88:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 8008e8a:	197b      	adds	r3, r7, r5
 8008e8c:	781b      	ldrb	r3, [r3, #0]
}
 8008e8e:	0018      	movs	r0, r3
 8008e90:	46bd      	mov	sp, r7
 8008e92:	b004      	add	sp, #16
 8008e94:	bdb0      	pop	{r4, r5, r7, pc}
 8008e96:	46c0      	nop			@ (mov r8, r8)
 8008e98:	200003a8 	.word	0x200003a8

08008e9c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b082      	sub	sp, #8
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	0002      	movs	r2, r0
 8008ea4:	6039      	str	r1, [r7, #0]
 8008ea6:	1dfb      	adds	r3, r7, #7
 8008ea8:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	2212      	movs	r2, #18
 8008eae:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008eb0:	4b02      	ldr	r3, [pc, #8]	@ (8008ebc <USBD_FS_DeviceDescriptor+0x20>)
}
 8008eb2:	0018      	movs	r0, r3
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	b002      	add	sp, #8
 8008eb8:	bd80      	pop	{r7, pc}
 8008eba:	46c0      	nop			@ (mov r8, r8)
 8008ebc:	20000188 	.word	0x20000188

08008ec0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b082      	sub	sp, #8
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	0002      	movs	r2, r0
 8008ec8:	6039      	str	r1, [r7, #0]
 8008eca:	1dfb      	adds	r3, r7, #7
 8008ecc:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	2204      	movs	r2, #4
 8008ed2:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008ed4:	4b02      	ldr	r3, [pc, #8]	@ (8008ee0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008ed6:	0018      	movs	r0, r3
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	b002      	add	sp, #8
 8008edc:	bd80      	pop	{r7, pc}
 8008ede:	46c0      	nop			@ (mov r8, r8)
 8008ee0:	2000019c 	.word	0x2000019c

08008ee4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b082      	sub	sp, #8
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	0002      	movs	r2, r0
 8008eec:	6039      	str	r1, [r7, #0]
 8008eee:	1dfb      	adds	r3, r7, #7
 8008ef0:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8008ef2:	1dfb      	adds	r3, r7, #7
 8008ef4:	781b      	ldrb	r3, [r3, #0]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d106      	bne.n	8008f08 <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008efa:	683a      	ldr	r2, [r7, #0]
 8008efc:	4908      	ldr	r1, [pc, #32]	@ (8008f20 <USBD_FS_ProductStrDescriptor+0x3c>)
 8008efe:	4b09      	ldr	r3, [pc, #36]	@ (8008f24 <USBD_FS_ProductStrDescriptor+0x40>)
 8008f00:	0018      	movs	r0, r3
 8008f02:	f7ff fe19 	bl	8008b38 <USBD_GetString>
 8008f06:	e005      	b.n	8008f14 <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008f08:	683a      	ldr	r2, [r7, #0]
 8008f0a:	4905      	ldr	r1, [pc, #20]	@ (8008f20 <USBD_FS_ProductStrDescriptor+0x3c>)
 8008f0c:	4b05      	ldr	r3, [pc, #20]	@ (8008f24 <USBD_FS_ProductStrDescriptor+0x40>)
 8008f0e:	0018      	movs	r0, r3
 8008f10:	f7ff fe12 	bl	8008b38 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f14:	4b02      	ldr	r3, [pc, #8]	@ (8008f20 <USBD_FS_ProductStrDescriptor+0x3c>)
}
 8008f16:	0018      	movs	r0, r3
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	b002      	add	sp, #8
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	46c0      	nop			@ (mov r8, r8)
 8008f20:	20000e6c 	.word	0x20000e6c
 8008f24:	0800abac 	.word	0x0800abac

08008f28 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b082      	sub	sp, #8
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	0002      	movs	r2, r0
 8008f30:	6039      	str	r1, [r7, #0]
 8008f32:	1dfb      	adds	r3, r7, #7
 8008f34:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008f36:	683a      	ldr	r2, [r7, #0]
 8008f38:	4904      	ldr	r1, [pc, #16]	@ (8008f4c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008f3a:	4b05      	ldr	r3, [pc, #20]	@ (8008f50 <USBD_FS_ManufacturerStrDescriptor+0x28>)
 8008f3c:	0018      	movs	r0, r3
 8008f3e:	f7ff fdfb 	bl	8008b38 <USBD_GetString>
  return USBD_StrDesc;
 8008f42:	4b02      	ldr	r3, [pc, #8]	@ (8008f4c <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 8008f44:	0018      	movs	r0, r3
 8008f46:	46bd      	mov	sp, r7
 8008f48:	b002      	add	sp, #8
 8008f4a:	bd80      	pop	{r7, pc}
 8008f4c:	20000e6c 	.word	0x20000e6c
 8008f50:	0800abc4 	.word	0x0800abc4

08008f54 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b082      	sub	sp, #8
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	0002      	movs	r2, r0
 8008f5c:	6039      	str	r1, [r7, #0]
 8008f5e:	1dfb      	adds	r3, r7, #7
 8008f60:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	221a      	movs	r2, #26
 8008f66:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008f68:	f000 f84c 	bl	8009004 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008f6c:	4b02      	ldr	r3, [pc, #8]	@ (8008f78 <USBD_FS_SerialStrDescriptor+0x24>)
}
 8008f6e:	0018      	movs	r0, r3
 8008f70:	46bd      	mov	sp, r7
 8008f72:	b002      	add	sp, #8
 8008f74:	bd80      	pop	{r7, pc}
 8008f76:	46c0      	nop			@ (mov r8, r8)
 8008f78:	200001a0 	.word	0x200001a0

08008f7c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b082      	sub	sp, #8
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	0002      	movs	r2, r0
 8008f84:	6039      	str	r1, [r7, #0]
 8008f86:	1dfb      	adds	r3, r7, #7
 8008f88:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 8008f8a:	1dfb      	adds	r3, r7, #7
 8008f8c:	781b      	ldrb	r3, [r3, #0]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d106      	bne.n	8008fa0 <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008f92:	683a      	ldr	r2, [r7, #0]
 8008f94:	4908      	ldr	r1, [pc, #32]	@ (8008fb8 <USBD_FS_ConfigStrDescriptor+0x3c>)
 8008f96:	4b09      	ldr	r3, [pc, #36]	@ (8008fbc <USBD_FS_ConfigStrDescriptor+0x40>)
 8008f98:	0018      	movs	r0, r3
 8008f9a:	f7ff fdcd 	bl	8008b38 <USBD_GetString>
 8008f9e:	e005      	b.n	8008fac <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008fa0:	683a      	ldr	r2, [r7, #0]
 8008fa2:	4905      	ldr	r1, [pc, #20]	@ (8008fb8 <USBD_FS_ConfigStrDescriptor+0x3c>)
 8008fa4:	4b05      	ldr	r3, [pc, #20]	@ (8008fbc <USBD_FS_ConfigStrDescriptor+0x40>)
 8008fa6:	0018      	movs	r0, r3
 8008fa8:	f7ff fdc6 	bl	8008b38 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008fac:	4b02      	ldr	r3, [pc, #8]	@ (8008fb8 <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 8008fae:	0018      	movs	r0, r3
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	b002      	add	sp, #8
 8008fb4:	bd80      	pop	{r7, pc}
 8008fb6:	46c0      	nop			@ (mov r8, r8)
 8008fb8:	20000e6c 	.word	0x20000e6c
 8008fbc:	0800abd8 	.word	0x0800abd8

08008fc0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b082      	sub	sp, #8
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	0002      	movs	r2, r0
 8008fc8:	6039      	str	r1, [r7, #0]
 8008fca:	1dfb      	adds	r3, r7, #7
 8008fcc:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8008fce:	1dfb      	adds	r3, r7, #7
 8008fd0:	781b      	ldrb	r3, [r3, #0]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d106      	bne.n	8008fe4 <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008fd6:	683a      	ldr	r2, [r7, #0]
 8008fd8:	4908      	ldr	r1, [pc, #32]	@ (8008ffc <USBD_FS_InterfaceStrDescriptor+0x3c>)
 8008fda:	4b09      	ldr	r3, [pc, #36]	@ (8009000 <USBD_FS_InterfaceStrDescriptor+0x40>)
 8008fdc:	0018      	movs	r0, r3
 8008fde:	f7ff fdab 	bl	8008b38 <USBD_GetString>
 8008fe2:	e005      	b.n	8008ff0 <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008fe4:	683a      	ldr	r2, [r7, #0]
 8008fe6:	4905      	ldr	r1, [pc, #20]	@ (8008ffc <USBD_FS_InterfaceStrDescriptor+0x3c>)
 8008fe8:	4b05      	ldr	r3, [pc, #20]	@ (8009000 <USBD_FS_InterfaceStrDescriptor+0x40>)
 8008fea:	0018      	movs	r0, r3
 8008fec:	f7ff fda4 	bl	8008b38 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008ff0:	4b02      	ldr	r3, [pc, #8]	@ (8008ffc <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 8008ff2:	0018      	movs	r0, r3
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	b002      	add	sp, #8
 8008ff8:	bd80      	pop	{r7, pc}
 8008ffa:	46c0      	nop			@ (mov r8, r8)
 8008ffc:	20000e6c 	.word	0x20000e6c
 8009000:	0800abe4 	.word	0x0800abe4

08009004 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b084      	sub	sp, #16
 8009008:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800900a:	4b10      	ldr	r3, [pc, #64]	@ (800904c <Get_SerialNum+0x48>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009010:	4b0f      	ldr	r3, [pc, #60]	@ (8009050 <Get_SerialNum+0x4c>)
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009016:	4b0f      	ldr	r3, [pc, #60]	@ (8009054 <Get_SerialNum+0x50>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800901c:	68fa      	ldr	r2, [r7, #12]
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	18d3      	adds	r3, r2, r3
 8009022:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d00b      	beq.n	8009042 <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800902a:	490b      	ldr	r1, [pc, #44]	@ (8009058 <Get_SerialNum+0x54>)
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2208      	movs	r2, #8
 8009030:	0018      	movs	r0, r3
 8009032:	f000 f815 	bl	8009060 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009036:	4909      	ldr	r1, [pc, #36]	@ (800905c <Get_SerialNum+0x58>)
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	2204      	movs	r2, #4
 800903c:	0018      	movs	r0, r3
 800903e:	f000 f80f 	bl	8009060 <IntToUnicode>
  }
}
 8009042:	46c0      	nop			@ (mov r8, r8)
 8009044:	46bd      	mov	sp, r7
 8009046:	b004      	add	sp, #16
 8009048:	bd80      	pop	{r7, pc}
 800904a:	46c0      	nop			@ (mov r8, r8)
 800904c:	1ffff7ac 	.word	0x1ffff7ac
 8009050:	1ffff7b0 	.word	0x1ffff7b0
 8009054:	1ffff7b4 	.word	0x1ffff7b4
 8009058:	200001a2 	.word	0x200001a2
 800905c:	200001b2 	.word	0x200001b2

08009060 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b086      	sub	sp, #24
 8009064:	af00      	add	r7, sp, #0
 8009066:	60f8      	str	r0, [r7, #12]
 8009068:	60b9      	str	r1, [r7, #8]
 800906a:	1dfb      	adds	r3, r7, #7
 800906c:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800906e:	2117      	movs	r1, #23
 8009070:	187b      	adds	r3, r7, r1
 8009072:	2200      	movs	r2, #0
 8009074:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 8009076:	187b      	adds	r3, r7, r1
 8009078:	2200      	movs	r2, #0
 800907a:	701a      	strb	r2, [r3, #0]
 800907c:	e02f      	b.n	80090de <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	0f1b      	lsrs	r3, r3, #28
 8009082:	2b09      	cmp	r3, #9
 8009084:	d80d      	bhi.n	80090a2 <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	0f1b      	lsrs	r3, r3, #28
 800908a:	b2da      	uxtb	r2, r3
 800908c:	2317      	movs	r3, #23
 800908e:	18fb      	adds	r3, r7, r3
 8009090:	781b      	ldrb	r3, [r3, #0]
 8009092:	005b      	lsls	r3, r3, #1
 8009094:	0019      	movs	r1, r3
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	185b      	adds	r3, r3, r1
 800909a:	3230      	adds	r2, #48	@ 0x30
 800909c:	b2d2      	uxtb	r2, r2
 800909e:	701a      	strb	r2, [r3, #0]
 80090a0:	e00c      	b.n	80090bc <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	0f1b      	lsrs	r3, r3, #28
 80090a6:	b2da      	uxtb	r2, r3
 80090a8:	2317      	movs	r3, #23
 80090aa:	18fb      	adds	r3, r7, r3
 80090ac:	781b      	ldrb	r3, [r3, #0]
 80090ae:	005b      	lsls	r3, r3, #1
 80090b0:	0019      	movs	r1, r3
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	185b      	adds	r3, r3, r1
 80090b6:	3237      	adds	r2, #55	@ 0x37
 80090b8:	b2d2      	uxtb	r2, r2
 80090ba:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	011b      	lsls	r3, r3, #4
 80090c0:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80090c2:	2117      	movs	r1, #23
 80090c4:	187b      	adds	r3, r7, r1
 80090c6:	781b      	ldrb	r3, [r3, #0]
 80090c8:	005b      	lsls	r3, r3, #1
 80090ca:	3301      	adds	r3, #1
 80090cc:	68ba      	ldr	r2, [r7, #8]
 80090ce:	18d3      	adds	r3, r2, r3
 80090d0:	2200      	movs	r2, #0
 80090d2:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80090d4:	187b      	adds	r3, r7, r1
 80090d6:	781a      	ldrb	r2, [r3, #0]
 80090d8:	187b      	adds	r3, r7, r1
 80090da:	3201      	adds	r2, #1
 80090dc:	701a      	strb	r2, [r3, #0]
 80090de:	2317      	movs	r3, #23
 80090e0:	18fa      	adds	r2, r7, r3
 80090e2:	1dfb      	adds	r3, r7, #7
 80090e4:	7812      	ldrb	r2, [r2, #0]
 80090e6:	781b      	ldrb	r3, [r3, #0]
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d3c8      	bcc.n	800907e <IntToUnicode+0x1e>
  }
}
 80090ec:	46c0      	nop			@ (mov r8, r8)
 80090ee:	46c0      	nop			@ (mov r8, r8)
 80090f0:	46bd      	mov	sp, r7
 80090f2:	b006      	add	sp, #24
 80090f4:	bd80      	pop	{r7, pc}
	...

080090f8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b084      	sub	sp, #16
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a0e      	ldr	r2, [pc, #56]	@ (8009140 <HAL_PCD_MspInit+0x48>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d115      	bne.n	8009136 <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800910a:	4b0e      	ldr	r3, [pc, #56]	@ (8009144 <HAL_PCD_MspInit+0x4c>)
 800910c:	69da      	ldr	r2, [r3, #28]
 800910e:	4b0d      	ldr	r3, [pc, #52]	@ (8009144 <HAL_PCD_MspInit+0x4c>)
 8009110:	2180      	movs	r1, #128	@ 0x80
 8009112:	0409      	lsls	r1, r1, #16
 8009114:	430a      	orrs	r2, r1
 8009116:	61da      	str	r2, [r3, #28]
 8009118:	4b0a      	ldr	r3, [pc, #40]	@ (8009144 <HAL_PCD_MspInit+0x4c>)
 800911a:	69da      	ldr	r2, [r3, #28]
 800911c:	2380      	movs	r3, #128	@ 0x80
 800911e:	041b      	lsls	r3, r3, #16
 8009120:	4013      	ands	r3, r2
 8009122:	60fb      	str	r3, [r7, #12]
 8009124:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8009126:	2200      	movs	r2, #0
 8009128:	2100      	movs	r1, #0
 800912a:	201f      	movs	r0, #31
 800912c:	f7f8 fa18 	bl	8001560 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8009130:	201f      	movs	r0, #31
 8009132:	f7f8 fa2a 	bl	800158a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009136:	46c0      	nop			@ (mov r8, r8)
 8009138:	46bd      	mov	sp, r7
 800913a:	b004      	add	sp, #16
 800913c:	bd80      	pop	{r7, pc}
 800913e:	46c0      	nop			@ (mov r8, r8)
 8009140:	40005c00 	.word	0x40005c00
 8009144:	40021000 	.word	0x40021000

08009148 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009150:	687a      	ldr	r2, [r7, #4]
 8009152:	23b6      	movs	r3, #182	@ 0xb6
 8009154:	009b      	lsls	r3, r3, #2
 8009156:	58d2      	ldr	r2, [r2, r3]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	21a6      	movs	r1, #166	@ 0xa6
 800915c:	0089      	lsls	r1, r1, #2
 800915e:	468c      	mov	ip, r1
 8009160:	4463      	add	r3, ip
 8009162:	0019      	movs	r1, r3
 8009164:	0010      	movs	r0, r2
 8009166:	f7fe fc7d 	bl	8007a64 <USBD_LL_SetupStage>
}
 800916a:	46c0      	nop			@ (mov r8, r8)
 800916c:	46bd      	mov	sp, r7
 800916e:	b002      	add	sp, #8
 8009170:	bd80      	pop	{r7, pc}

08009172 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009172:	b590      	push	{r4, r7, lr}
 8009174:	b083      	sub	sp, #12
 8009176:	af00      	add	r7, sp, #0
 8009178:	6078      	str	r0, [r7, #4]
 800917a:	000a      	movs	r2, r1
 800917c:	1cfb      	adds	r3, r7, #3
 800917e:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009180:	687a      	ldr	r2, [r7, #4]
 8009182:	23b6      	movs	r3, #182	@ 0xb6
 8009184:	009b      	lsls	r3, r3, #2
 8009186:	58d4      	ldr	r4, [r2, r3]
 8009188:	1cfb      	adds	r3, r7, #3
 800918a:	781a      	ldrb	r2, [r3, #0]
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	23b2      	movs	r3, #178	@ 0xb2
 8009190:	0059      	lsls	r1, r3, #1
 8009192:	0013      	movs	r3, r2
 8009194:	009b      	lsls	r3, r3, #2
 8009196:	189b      	adds	r3, r3, r2
 8009198:	00db      	lsls	r3, r3, #3
 800919a:	18c3      	adds	r3, r0, r3
 800919c:	185b      	adds	r3, r3, r1
 800919e:	681a      	ldr	r2, [r3, #0]
 80091a0:	1cfb      	adds	r3, r7, #3
 80091a2:	781b      	ldrb	r3, [r3, #0]
 80091a4:	0019      	movs	r1, r3
 80091a6:	0020      	movs	r0, r4
 80091a8:	f7fe fcba 	bl	8007b20 <USBD_LL_DataOutStage>
}
 80091ac:	46c0      	nop			@ (mov r8, r8)
 80091ae:	46bd      	mov	sp, r7
 80091b0:	b003      	add	sp, #12
 80091b2:	bd90      	pop	{r4, r7, pc}

080091b4 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b082      	sub	sp, #8
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	000a      	movs	r2, r1
 80091be:	1cfb      	adds	r3, r7, #3
 80091c0:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80091c2:	687a      	ldr	r2, [r7, #4]
 80091c4:	23b6      	movs	r3, #182	@ 0xb6
 80091c6:	009b      	lsls	r3, r3, #2
 80091c8:	58d0      	ldr	r0, [r2, r3]
 80091ca:	1cfb      	adds	r3, r7, #3
 80091cc:	781a      	ldrb	r2, [r3, #0]
 80091ce:	6879      	ldr	r1, [r7, #4]
 80091d0:	0013      	movs	r3, r2
 80091d2:	009b      	lsls	r3, r3, #2
 80091d4:	189b      	adds	r3, r3, r2
 80091d6:	00db      	lsls	r3, r3, #3
 80091d8:	18cb      	adds	r3, r1, r3
 80091da:	3324      	adds	r3, #36	@ 0x24
 80091dc:	681a      	ldr	r2, [r3, #0]
 80091de:	1cfb      	adds	r3, r7, #3
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	0019      	movs	r1, r3
 80091e4:	f7fe fd1e 	bl	8007c24 <USBD_LL_DataInStage>
}
 80091e8:	46c0      	nop			@ (mov r8, r8)
 80091ea:	46bd      	mov	sp, r7
 80091ec:	b002      	add	sp, #8
 80091ee:	bd80      	pop	{r7, pc}

080091f0 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b082      	sub	sp, #8
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80091f8:	687a      	ldr	r2, [r7, #4]
 80091fa:	23b6      	movs	r3, #182	@ 0xb6
 80091fc:	009b      	lsls	r3, r3, #2
 80091fe:	58d3      	ldr	r3, [r2, r3]
 8009200:	0018      	movs	r0, r3
 8009202:	f7fe fe55 	bl	8007eb0 <USBD_LL_SOF>
}
 8009206:	46c0      	nop			@ (mov r8, r8)
 8009208:	46bd      	mov	sp, r7
 800920a:	b002      	add	sp, #8
 800920c:	bd80      	pop	{r7, pc}

0800920e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800920e:	b580      	push	{r7, lr}
 8009210:	b084      	sub	sp, #16
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009216:	230f      	movs	r3, #15
 8009218:	18fb      	adds	r3, r7, r3
 800921a:	2201      	movs	r2, #1
 800921c:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	795b      	ldrb	r3, [r3, #5]
 8009222:	2b02      	cmp	r3, #2
 8009224:	d001      	beq.n	800922a <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 8009226:	f7f7 fc25 	bl	8000a74 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	23b6      	movs	r3, #182	@ 0xb6
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	58d2      	ldr	r2, [r2, r3]
 8009232:	230f      	movs	r3, #15
 8009234:	18fb      	adds	r3, r7, r3
 8009236:	781b      	ldrb	r3, [r3, #0]
 8009238:	0019      	movs	r1, r3
 800923a:	0010      	movs	r0, r2
 800923c:	f7fe fdf7 	bl	8007e2e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009240:	687a      	ldr	r2, [r7, #4]
 8009242:	23b6      	movs	r3, #182	@ 0xb6
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	58d3      	ldr	r3, [r2, r3]
 8009248:	0018      	movs	r0, r3
 800924a:	f7fe fda8 	bl	8007d9e <USBD_LL_Reset>
}
 800924e:	46c0      	nop			@ (mov r8, r8)
 8009250:	46bd      	mov	sp, r7
 8009252:	b004      	add	sp, #16
 8009254:	bd80      	pop	{r7, pc}
	...

08009258 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b082      	sub	sp, #8
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009260:	687a      	ldr	r2, [r7, #4]
 8009262:	23b6      	movs	r3, #182	@ 0xb6
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	58d3      	ldr	r3, [r2, r3]
 8009268:	0018      	movs	r0, r3
 800926a:	f7fe fdf1 	bl	8007e50 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	7a5b      	ldrb	r3, [r3, #9]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d005      	beq.n	8009282 <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009276:	4b05      	ldr	r3, [pc, #20]	@ (800928c <HAL_PCD_SuspendCallback+0x34>)
 8009278:	691a      	ldr	r2, [r3, #16]
 800927a:	4b04      	ldr	r3, [pc, #16]	@ (800928c <HAL_PCD_SuspendCallback+0x34>)
 800927c:	2106      	movs	r1, #6
 800927e:	430a      	orrs	r2, r1
 8009280:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 8009282:	46c0      	nop			@ (mov r8, r8)
 8009284:	46bd      	mov	sp, r7
 8009286:	b002      	add	sp, #8
 8009288:	bd80      	pop	{r7, pc}
 800928a:	46c0      	nop			@ (mov r8, r8)
 800928c:	e000ed00 	.word	0xe000ed00

08009290 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b082      	sub	sp, #8
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	7a5b      	ldrb	r3, [r3, #9]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d007      	beq.n	80092b0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80092a0:	4b09      	ldr	r3, [pc, #36]	@ (80092c8 <HAL_PCD_ResumeCallback+0x38>)
 80092a2:	691a      	ldr	r2, [r3, #16]
 80092a4:	4b08      	ldr	r3, [pc, #32]	@ (80092c8 <HAL_PCD_ResumeCallback+0x38>)
 80092a6:	2106      	movs	r1, #6
 80092a8:	438a      	bics	r2, r1
 80092aa:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 80092ac:	f000 fa42 	bl	8009734 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80092b0:	687a      	ldr	r2, [r7, #4]
 80092b2:	23b6      	movs	r3, #182	@ 0xb6
 80092b4:	009b      	lsls	r3, r3, #2
 80092b6:	58d3      	ldr	r3, [r2, r3]
 80092b8:	0018      	movs	r0, r3
 80092ba:	f7fe fde1 	bl	8007e80 <USBD_LL_Resume>
}
 80092be:	46c0      	nop			@ (mov r8, r8)
 80092c0:	46bd      	mov	sp, r7
 80092c2:	b002      	add	sp, #8
 80092c4:	bd80      	pop	{r7, pc}
 80092c6:	46c0      	nop			@ (mov r8, r8)
 80092c8:	e000ed00 	.word	0xe000ed00

080092cc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b082      	sub	sp, #8
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80092d4:	4a2d      	ldr	r2, [pc, #180]	@ (800938c <USBD_LL_Init+0xc0>)
 80092d6:	23b6      	movs	r3, #182	@ 0xb6
 80092d8:	009b      	lsls	r3, r3, #2
 80092da:	6879      	ldr	r1, [r7, #4]
 80092dc:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	23b0      	movs	r3, #176	@ 0xb0
 80092e2:	009b      	lsls	r3, r3, #2
 80092e4:	4929      	ldr	r1, [pc, #164]	@ (800938c <USBD_LL_Init+0xc0>)
 80092e6:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 80092e8:	4b28      	ldr	r3, [pc, #160]	@ (800938c <USBD_LL_Init+0xc0>)
 80092ea:	4a29      	ldr	r2, [pc, #164]	@ (8009390 <USBD_LL_Init+0xc4>)
 80092ec:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80092ee:	4b27      	ldr	r3, [pc, #156]	@ (800938c <USBD_LL_Init+0xc0>)
 80092f0:	2208      	movs	r2, #8
 80092f2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80092f4:	4b25      	ldr	r3, [pc, #148]	@ (800938c <USBD_LL_Init+0xc0>)
 80092f6:	2202      	movs	r2, #2
 80092f8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80092fa:	4b24      	ldr	r3, [pc, #144]	@ (800938c <USBD_LL_Init+0xc0>)
 80092fc:	2202      	movs	r2, #2
 80092fe:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009300:	4b22      	ldr	r3, [pc, #136]	@ (800938c <USBD_LL_Init+0xc0>)
 8009302:	2200      	movs	r2, #0
 8009304:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009306:	4b21      	ldr	r3, [pc, #132]	@ (800938c <USBD_LL_Init+0xc0>)
 8009308:	2200      	movs	r2, #0
 800930a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800930c:	4b1f      	ldr	r3, [pc, #124]	@ (800938c <USBD_LL_Init+0xc0>)
 800930e:	2200      	movs	r2, #0
 8009310:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009312:	4b1e      	ldr	r3, [pc, #120]	@ (800938c <USBD_LL_Init+0xc0>)
 8009314:	0018      	movs	r0, r3
 8009316:	f7f8 fb33 	bl	8001980 <HAL_PCD_Init>
 800931a:	1e03      	subs	r3, r0, #0
 800931c:	d001      	beq.n	8009322 <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 800931e:	f7f7 fba9 	bl	8000a74 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009322:	687a      	ldr	r2, [r7, #4]
 8009324:	23b0      	movs	r3, #176	@ 0xb0
 8009326:	009b      	lsls	r3, r3, #2
 8009328:	58d0      	ldr	r0, [r2, r3]
 800932a:	2318      	movs	r3, #24
 800932c:	2200      	movs	r2, #0
 800932e:	2100      	movs	r1, #0
 8009330:	f7fa f8e4 	bl	80034fc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009334:	687a      	ldr	r2, [r7, #4]
 8009336:	23b0      	movs	r3, #176	@ 0xb0
 8009338:	009b      	lsls	r3, r3, #2
 800933a:	58d0      	ldr	r0, [r2, r3]
 800933c:	2358      	movs	r3, #88	@ 0x58
 800933e:	2200      	movs	r2, #0
 8009340:	2180      	movs	r1, #128	@ 0x80
 8009342:	f7fa f8db 	bl	80034fc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009346:	687a      	ldr	r2, [r7, #4]
 8009348:	23b0      	movs	r3, #176	@ 0xb0
 800934a:	009b      	lsls	r3, r3, #2
 800934c:	58d0      	ldr	r0, [r2, r3]
 800934e:	23c0      	movs	r3, #192	@ 0xc0
 8009350:	2200      	movs	r2, #0
 8009352:	2181      	movs	r1, #129	@ 0x81
 8009354:	f7fa f8d2 	bl	80034fc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009358:	687a      	ldr	r2, [r7, #4]
 800935a:	23b0      	movs	r3, #176	@ 0xb0
 800935c:	009b      	lsls	r3, r3, #2
 800935e:	58d0      	ldr	r0, [r2, r3]
 8009360:	2388      	movs	r3, #136	@ 0x88
 8009362:	005b      	lsls	r3, r3, #1
 8009364:	2200      	movs	r2, #0
 8009366:	2101      	movs	r1, #1
 8009368:	f7fa f8c8 	bl	80034fc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800936c:	687a      	ldr	r2, [r7, #4]
 800936e:	23b0      	movs	r3, #176	@ 0xb0
 8009370:	009b      	lsls	r3, r3, #2
 8009372:	58d0      	ldr	r0, [r2, r3]
 8009374:	2380      	movs	r3, #128	@ 0x80
 8009376:	005b      	lsls	r3, r3, #1
 8009378:	2200      	movs	r2, #0
 800937a:	2182      	movs	r1, #130	@ 0x82
 800937c:	f7fa f8be 	bl	80034fc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009380:	2300      	movs	r3, #0
}
 8009382:	0018      	movs	r0, r3
 8009384:	46bd      	mov	sp, r7
 8009386:	b002      	add	sp, #8
 8009388:	bd80      	pop	{r7, pc}
 800938a:	46c0      	nop			@ (mov r8, r8)
 800938c:	2000106c 	.word	0x2000106c
 8009390:	40005c00 	.word	0x40005c00

08009394 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009396:	b085      	sub	sp, #20
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800939c:	210f      	movs	r1, #15
 800939e:	187b      	adds	r3, r7, r1
 80093a0:	2200      	movs	r2, #0
 80093a2:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093a4:	260e      	movs	r6, #14
 80093a6:	19bb      	adds	r3, r7, r6
 80093a8:	2200      	movs	r2, #0
 80093aa:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 80093ac:	687a      	ldr	r2, [r7, #4]
 80093ae:	23b0      	movs	r3, #176	@ 0xb0
 80093b0:	009b      	lsls	r3, r3, #2
 80093b2:	58d3      	ldr	r3, [r2, r3]
 80093b4:	000d      	movs	r5, r1
 80093b6:	187c      	adds	r4, r7, r1
 80093b8:	0018      	movs	r0, r3
 80093ba:	f7f8 fbd5 	bl	8001b68 <HAL_PCD_Start>
 80093be:	0003      	movs	r3, r0
 80093c0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80093c2:	19bc      	adds	r4, r7, r6
 80093c4:	197b      	adds	r3, r7, r5
 80093c6:	781b      	ldrb	r3, [r3, #0]
 80093c8:	0018      	movs	r0, r3
 80093ca:	f000 f9ba 	bl	8009742 <USBD_Get_USB_Status>
 80093ce:	0003      	movs	r3, r0
 80093d0:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80093d2:	19bb      	adds	r3, r7, r6
 80093d4:	781b      	ldrb	r3, [r3, #0]
}
 80093d6:	0018      	movs	r0, r3
 80093d8:	46bd      	mov	sp, r7
 80093da:	b005      	add	sp, #20
 80093dc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080093de <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80093de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80093e0:	b085      	sub	sp, #20
 80093e2:	af00      	add	r7, sp, #0
 80093e4:	6078      	str	r0, [r7, #4]
 80093e6:	000c      	movs	r4, r1
 80093e8:	0010      	movs	r0, r2
 80093ea:	0019      	movs	r1, r3
 80093ec:	1cfb      	adds	r3, r7, #3
 80093ee:	1c22      	adds	r2, r4, #0
 80093f0:	701a      	strb	r2, [r3, #0]
 80093f2:	1cbb      	adds	r3, r7, #2
 80093f4:	1c02      	adds	r2, r0, #0
 80093f6:	701a      	strb	r2, [r3, #0]
 80093f8:	003b      	movs	r3, r7
 80093fa:	1c0a      	adds	r2, r1, #0
 80093fc:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80093fe:	260f      	movs	r6, #15
 8009400:	19bb      	adds	r3, r7, r6
 8009402:	2200      	movs	r2, #0
 8009404:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009406:	250e      	movs	r5, #14
 8009408:	197b      	adds	r3, r7, r5
 800940a:	2200      	movs	r2, #0
 800940c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800940e:	687a      	ldr	r2, [r7, #4]
 8009410:	23b0      	movs	r3, #176	@ 0xb0
 8009412:	009b      	lsls	r3, r3, #2
 8009414:	58d0      	ldr	r0, [r2, r3]
 8009416:	19bc      	adds	r4, r7, r6
 8009418:	1cbb      	adds	r3, r7, #2
 800941a:	781d      	ldrb	r5, [r3, #0]
 800941c:	003b      	movs	r3, r7
 800941e:	881a      	ldrh	r2, [r3, #0]
 8009420:	1cfb      	adds	r3, r7, #3
 8009422:	7819      	ldrb	r1, [r3, #0]
 8009424:	002b      	movs	r3, r5
 8009426:	f7f8 fd33 	bl	8001e90 <HAL_PCD_EP_Open>
 800942a:	0003      	movs	r3, r0
 800942c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800942e:	250e      	movs	r5, #14
 8009430:	197c      	adds	r4, r7, r5
 8009432:	19bb      	adds	r3, r7, r6
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	0018      	movs	r0, r3
 8009438:	f000 f983 	bl	8009742 <USBD_Get_USB_Status>
 800943c:	0003      	movs	r3, r0
 800943e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009440:	197b      	adds	r3, r7, r5
 8009442:	781b      	ldrb	r3, [r3, #0]
}
 8009444:	0018      	movs	r0, r3
 8009446:	46bd      	mov	sp, r7
 8009448:	b005      	add	sp, #20
 800944a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800944c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800944c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800944e:	b085      	sub	sp, #20
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	000a      	movs	r2, r1
 8009456:	1cfb      	adds	r3, r7, #3
 8009458:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800945a:	210f      	movs	r1, #15
 800945c:	187b      	adds	r3, r7, r1
 800945e:	2200      	movs	r2, #0
 8009460:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009462:	260e      	movs	r6, #14
 8009464:	19bb      	adds	r3, r7, r6
 8009466:	2200      	movs	r2, #0
 8009468:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800946a:	687a      	ldr	r2, [r7, #4]
 800946c:	23b0      	movs	r3, #176	@ 0xb0
 800946e:	009b      	lsls	r3, r3, #2
 8009470:	58d2      	ldr	r2, [r2, r3]
 8009472:	000d      	movs	r5, r1
 8009474:	187c      	adds	r4, r7, r1
 8009476:	1cfb      	adds	r3, r7, #3
 8009478:	781b      	ldrb	r3, [r3, #0]
 800947a:	0019      	movs	r1, r3
 800947c:	0010      	movs	r0, r2
 800947e:	f7f8 fd76 	bl	8001f6e <HAL_PCD_EP_Close>
 8009482:	0003      	movs	r3, r0
 8009484:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009486:	19bc      	adds	r4, r7, r6
 8009488:	197b      	adds	r3, r7, r5
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	0018      	movs	r0, r3
 800948e:	f000 f958 	bl	8009742 <USBD_Get_USB_Status>
 8009492:	0003      	movs	r3, r0
 8009494:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009496:	19bb      	adds	r3, r7, r6
 8009498:	781b      	ldrb	r3, [r3, #0]
}
 800949a:	0018      	movs	r0, r3
 800949c:	46bd      	mov	sp, r7
 800949e:	b005      	add	sp, #20
 80094a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080094a2 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80094a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094a4:	b085      	sub	sp, #20
 80094a6:	af00      	add	r7, sp, #0
 80094a8:	6078      	str	r0, [r7, #4]
 80094aa:	000a      	movs	r2, r1
 80094ac:	1cfb      	adds	r3, r7, #3
 80094ae:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094b0:	210f      	movs	r1, #15
 80094b2:	187b      	adds	r3, r7, r1
 80094b4:	2200      	movs	r2, #0
 80094b6:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094b8:	260e      	movs	r6, #14
 80094ba:	19bb      	adds	r3, r7, r6
 80094bc:	2200      	movs	r2, #0
 80094be:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80094c0:	687a      	ldr	r2, [r7, #4]
 80094c2:	23b0      	movs	r3, #176	@ 0xb0
 80094c4:	009b      	lsls	r3, r3, #2
 80094c6:	58d2      	ldr	r2, [r2, r3]
 80094c8:	000d      	movs	r5, r1
 80094ca:	187c      	adds	r4, r7, r1
 80094cc:	1cfb      	adds	r3, r7, #3
 80094ce:	781b      	ldrb	r3, [r3, #0]
 80094d0:	0019      	movs	r1, r3
 80094d2:	0010      	movs	r0, r2
 80094d4:	f7f8 fe28 	bl	8002128 <HAL_PCD_EP_SetStall>
 80094d8:	0003      	movs	r3, r0
 80094da:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094dc:	19bc      	adds	r4, r7, r6
 80094de:	197b      	adds	r3, r7, r5
 80094e0:	781b      	ldrb	r3, [r3, #0]
 80094e2:	0018      	movs	r0, r3
 80094e4:	f000 f92d 	bl	8009742 <USBD_Get_USB_Status>
 80094e8:	0003      	movs	r3, r0
 80094ea:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80094ec:	19bb      	adds	r3, r7, r6
 80094ee:	781b      	ldrb	r3, [r3, #0]
}
 80094f0:	0018      	movs	r0, r3
 80094f2:	46bd      	mov	sp, r7
 80094f4:	b005      	add	sp, #20
 80094f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080094f8 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80094f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094fa:	b085      	sub	sp, #20
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	000a      	movs	r2, r1
 8009502:	1cfb      	adds	r3, r7, #3
 8009504:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009506:	210f      	movs	r1, #15
 8009508:	187b      	adds	r3, r7, r1
 800950a:	2200      	movs	r2, #0
 800950c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800950e:	260e      	movs	r6, #14
 8009510:	19bb      	adds	r3, r7, r6
 8009512:	2200      	movs	r2, #0
 8009514:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009516:	687a      	ldr	r2, [r7, #4]
 8009518:	23b0      	movs	r3, #176	@ 0xb0
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	58d2      	ldr	r2, [r2, r3]
 800951e:	000d      	movs	r5, r1
 8009520:	187c      	adds	r4, r7, r1
 8009522:	1cfb      	adds	r3, r7, #3
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	0019      	movs	r1, r3
 8009528:	0010      	movs	r0, r2
 800952a:	f7f8 fe59 	bl	80021e0 <HAL_PCD_EP_ClrStall>
 800952e:	0003      	movs	r3, r0
 8009530:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009532:	19bc      	adds	r4, r7, r6
 8009534:	197b      	adds	r3, r7, r5
 8009536:	781b      	ldrb	r3, [r3, #0]
 8009538:	0018      	movs	r0, r3
 800953a:	f000 f902 	bl	8009742 <USBD_Get_USB_Status>
 800953e:	0003      	movs	r3, r0
 8009540:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009542:	19bb      	adds	r3, r7, r6
 8009544:	781b      	ldrb	r3, [r3, #0]
}
 8009546:	0018      	movs	r0, r3
 8009548:	46bd      	mov	sp, r7
 800954a:	b005      	add	sp, #20
 800954c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800954e <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800954e:	b580      	push	{r7, lr}
 8009550:	b084      	sub	sp, #16
 8009552:	af00      	add	r7, sp, #0
 8009554:	6078      	str	r0, [r7, #4]
 8009556:	000a      	movs	r2, r1
 8009558:	1cfb      	adds	r3, r7, #3
 800955a:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800955c:	687a      	ldr	r2, [r7, #4]
 800955e:	23b0      	movs	r3, #176	@ 0xb0
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	58d3      	ldr	r3, [r2, r3]
 8009564:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009566:	1cfb      	adds	r3, r7, #3
 8009568:	781b      	ldrb	r3, [r3, #0]
 800956a:	b25b      	sxtb	r3, r3
 800956c:	2b00      	cmp	r3, #0
 800956e:	da0c      	bge.n	800958a <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009570:	1cfb      	adds	r3, r7, #3
 8009572:	781b      	ldrb	r3, [r3, #0]
 8009574:	227f      	movs	r2, #127	@ 0x7f
 8009576:	401a      	ands	r2, r3
 8009578:	68f9      	ldr	r1, [r7, #12]
 800957a:	0013      	movs	r3, r2
 800957c:	009b      	lsls	r3, r3, #2
 800957e:	189b      	adds	r3, r3, r2
 8009580:	00db      	lsls	r3, r3, #3
 8009582:	18cb      	adds	r3, r1, r3
 8009584:	3312      	adds	r3, #18
 8009586:	781b      	ldrb	r3, [r3, #0]
 8009588:	e00d      	b.n	80095a6 <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800958a:	1cfb      	adds	r3, r7, #3
 800958c:	781b      	ldrb	r3, [r3, #0]
 800958e:	227f      	movs	r2, #127	@ 0x7f
 8009590:	401a      	ands	r2, r3
 8009592:	68f8      	ldr	r0, [r7, #12]
 8009594:	23a9      	movs	r3, #169	@ 0xa9
 8009596:	0059      	lsls	r1, r3, #1
 8009598:	0013      	movs	r3, r2
 800959a:	009b      	lsls	r3, r3, #2
 800959c:	189b      	adds	r3, r3, r2
 800959e:	00db      	lsls	r3, r3, #3
 80095a0:	18c3      	adds	r3, r0, r3
 80095a2:	185b      	adds	r3, r3, r1
 80095a4:	781b      	ldrb	r3, [r3, #0]
  }
}
 80095a6:	0018      	movs	r0, r3
 80095a8:	46bd      	mov	sp, r7
 80095aa:	b004      	add	sp, #16
 80095ac:	bd80      	pop	{r7, pc}

080095ae <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80095ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095b0:	b085      	sub	sp, #20
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
 80095b6:	000a      	movs	r2, r1
 80095b8:	1cfb      	adds	r3, r7, #3
 80095ba:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095bc:	210f      	movs	r1, #15
 80095be:	187b      	adds	r3, r7, r1
 80095c0:	2200      	movs	r2, #0
 80095c2:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095c4:	260e      	movs	r6, #14
 80095c6:	19bb      	adds	r3, r7, r6
 80095c8:	2200      	movs	r2, #0
 80095ca:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80095cc:	687a      	ldr	r2, [r7, #4]
 80095ce:	23b0      	movs	r3, #176	@ 0xb0
 80095d0:	009b      	lsls	r3, r3, #2
 80095d2:	58d2      	ldr	r2, [r2, r3]
 80095d4:	000d      	movs	r5, r1
 80095d6:	187c      	adds	r4, r7, r1
 80095d8:	1cfb      	adds	r3, r7, #3
 80095da:	781b      	ldrb	r3, [r3, #0]
 80095dc:	0019      	movs	r1, r3
 80095de:	0010      	movs	r0, r2
 80095e0:	f7f8 fc2c 	bl	8001e3c <HAL_PCD_SetAddress>
 80095e4:	0003      	movs	r3, r0
 80095e6:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095e8:	19bc      	adds	r4, r7, r6
 80095ea:	197b      	adds	r3, r7, r5
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	0018      	movs	r0, r3
 80095f0:	f000 f8a7 	bl	8009742 <USBD_Get_USB_Status>
 80095f4:	0003      	movs	r3, r0
 80095f6:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80095f8:	19bb      	adds	r3, r7, r6
 80095fa:	781b      	ldrb	r3, [r3, #0]
}
 80095fc:	0018      	movs	r0, r3
 80095fe:	46bd      	mov	sp, r7
 8009600:	b005      	add	sp, #20
 8009602:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009604 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009606:	b087      	sub	sp, #28
 8009608:	af00      	add	r7, sp, #0
 800960a:	60f8      	str	r0, [r7, #12]
 800960c:	0008      	movs	r0, r1
 800960e:	607a      	str	r2, [r7, #4]
 8009610:	0019      	movs	r1, r3
 8009612:	230b      	movs	r3, #11
 8009614:	18fb      	adds	r3, r7, r3
 8009616:	1c02      	adds	r2, r0, #0
 8009618:	701a      	strb	r2, [r3, #0]
 800961a:	2408      	movs	r4, #8
 800961c:	193b      	adds	r3, r7, r4
 800961e:	1c0a      	adds	r2, r1, #0
 8009620:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009622:	2117      	movs	r1, #23
 8009624:	187b      	adds	r3, r7, r1
 8009626:	2200      	movs	r2, #0
 8009628:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800962a:	2516      	movs	r5, #22
 800962c:	197b      	adds	r3, r7, r5
 800962e:	2200      	movs	r2, #0
 8009630:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009632:	68fa      	ldr	r2, [r7, #12]
 8009634:	23b0      	movs	r3, #176	@ 0xb0
 8009636:	009b      	lsls	r3, r3, #2
 8009638:	58d0      	ldr	r0, [r2, r3]
 800963a:	193b      	adds	r3, r7, r4
 800963c:	881d      	ldrh	r5, [r3, #0]
 800963e:	000e      	movs	r6, r1
 8009640:	187c      	adds	r4, r7, r1
 8009642:	687a      	ldr	r2, [r7, #4]
 8009644:	230b      	movs	r3, #11
 8009646:	18fb      	adds	r3, r7, r3
 8009648:	7819      	ldrb	r1, [r3, #0]
 800964a:	002b      	movs	r3, r5
 800964c:	f7f8 fd30 	bl	80020b0 <HAL_PCD_EP_Transmit>
 8009650:	0003      	movs	r3, r0
 8009652:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009654:	2516      	movs	r5, #22
 8009656:	197c      	adds	r4, r7, r5
 8009658:	19bb      	adds	r3, r7, r6
 800965a:	781b      	ldrb	r3, [r3, #0]
 800965c:	0018      	movs	r0, r3
 800965e:	f000 f870 	bl	8009742 <USBD_Get_USB_Status>
 8009662:	0003      	movs	r3, r0
 8009664:	7023      	strb	r3, [r4, #0]

  return usb_status;
 8009666:	197b      	adds	r3, r7, r5
 8009668:	781b      	ldrb	r3, [r3, #0]
}
 800966a:	0018      	movs	r0, r3
 800966c:	46bd      	mov	sp, r7
 800966e:	b007      	add	sp, #28
 8009670:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009672 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009672:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009674:	b087      	sub	sp, #28
 8009676:	af00      	add	r7, sp, #0
 8009678:	60f8      	str	r0, [r7, #12]
 800967a:	0008      	movs	r0, r1
 800967c:	607a      	str	r2, [r7, #4]
 800967e:	0019      	movs	r1, r3
 8009680:	230b      	movs	r3, #11
 8009682:	18fb      	adds	r3, r7, r3
 8009684:	1c02      	adds	r2, r0, #0
 8009686:	701a      	strb	r2, [r3, #0]
 8009688:	2408      	movs	r4, #8
 800968a:	193b      	adds	r3, r7, r4
 800968c:	1c0a      	adds	r2, r1, #0
 800968e:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009690:	2117      	movs	r1, #23
 8009692:	187b      	adds	r3, r7, r1
 8009694:	2200      	movs	r2, #0
 8009696:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009698:	2516      	movs	r5, #22
 800969a:	197b      	adds	r3, r7, r5
 800969c:	2200      	movs	r2, #0
 800969e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80096a0:	68fa      	ldr	r2, [r7, #12]
 80096a2:	23b0      	movs	r3, #176	@ 0xb0
 80096a4:	009b      	lsls	r3, r3, #2
 80096a6:	58d0      	ldr	r0, [r2, r3]
 80096a8:	193b      	adds	r3, r7, r4
 80096aa:	881d      	ldrh	r5, [r3, #0]
 80096ac:	000e      	movs	r6, r1
 80096ae:	187c      	adds	r4, r7, r1
 80096b0:	687a      	ldr	r2, [r7, #4]
 80096b2:	230b      	movs	r3, #11
 80096b4:	18fb      	adds	r3, r7, r3
 80096b6:	7819      	ldrb	r1, [r3, #0]
 80096b8:	002b      	movs	r3, r5
 80096ba:	f7f8 fca9 	bl	8002010 <HAL_PCD_EP_Receive>
 80096be:	0003      	movs	r3, r0
 80096c0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096c2:	2516      	movs	r5, #22
 80096c4:	197c      	adds	r4, r7, r5
 80096c6:	19bb      	adds	r3, r7, r6
 80096c8:	781b      	ldrb	r3, [r3, #0]
 80096ca:	0018      	movs	r0, r3
 80096cc:	f000 f839 	bl	8009742 <USBD_Get_USB_Status>
 80096d0:	0003      	movs	r3, r0
 80096d2:	7023      	strb	r3, [r4, #0]

  return usb_status;
 80096d4:	197b      	adds	r3, r7, r5
 80096d6:	781b      	ldrb	r3, [r3, #0]
}
 80096d8:	0018      	movs	r0, r3
 80096da:	46bd      	mov	sp, r7
 80096dc:	b007      	add	sp, #28
 80096de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080096e0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b082      	sub	sp, #8
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
 80096e8:	000a      	movs	r2, r1
 80096ea:	1cfb      	adds	r3, r7, #3
 80096ec:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80096ee:	687a      	ldr	r2, [r7, #4]
 80096f0:	23b0      	movs	r3, #176	@ 0xb0
 80096f2:	009b      	lsls	r3, r3, #2
 80096f4:	58d2      	ldr	r2, [r2, r3]
 80096f6:	1cfb      	adds	r3, r7, #3
 80096f8:	781b      	ldrb	r3, [r3, #0]
 80096fa:	0019      	movs	r1, r3
 80096fc:	0010      	movs	r0, r2
 80096fe:	f7f8 fcbe 	bl	800207e <HAL_PCD_EP_GetRxCount>
 8009702:	0003      	movs	r3, r0
}
 8009704:	0018      	movs	r0, r3
 8009706:	46bd      	mov	sp, r7
 8009708:	b002      	add	sp, #8
 800970a:	bd80      	pop	{r7, pc}

0800970c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b082      	sub	sp, #8
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009714:	4b02      	ldr	r3, [pc, #8]	@ (8009720 <USBD_static_malloc+0x14>)
}
 8009716:	0018      	movs	r0, r3
 8009718:	46bd      	mov	sp, r7
 800971a:	b002      	add	sp, #8
 800971c:	bd80      	pop	{r7, pc}
 800971e:	46c0      	nop			@ (mov r8, r8)
 8009720:	20001348 	.word	0x20001348

08009724 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b082      	sub	sp, #8
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]

}
 800972c:	46c0      	nop			@ (mov r8, r8)
 800972e:	46bd      	mov	sp, r7
 8009730:	b002      	add	sp, #8
 8009732:	bd80      	pop	{r7, pc}

08009734 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009738:	f7f6 ff5c 	bl	80005f4 <SystemClock_Config>
}
 800973c:	46c0      	nop			@ (mov r8, r8)
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}

08009742 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009742:	b580      	push	{r7, lr}
 8009744:	b084      	sub	sp, #16
 8009746:	af00      	add	r7, sp, #0
 8009748:	0002      	movs	r2, r0
 800974a:	1dfb      	adds	r3, r7, #7
 800974c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800974e:	230f      	movs	r3, #15
 8009750:	18fb      	adds	r3, r7, r3
 8009752:	2200      	movs	r2, #0
 8009754:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 8009756:	1dfb      	adds	r3, r7, #7
 8009758:	781b      	ldrb	r3, [r3, #0]
 800975a:	2b03      	cmp	r3, #3
 800975c:	d017      	beq.n	800978e <USBD_Get_USB_Status+0x4c>
 800975e:	dc1b      	bgt.n	8009798 <USBD_Get_USB_Status+0x56>
 8009760:	2b02      	cmp	r3, #2
 8009762:	d00f      	beq.n	8009784 <USBD_Get_USB_Status+0x42>
 8009764:	dc18      	bgt.n	8009798 <USBD_Get_USB_Status+0x56>
 8009766:	2b00      	cmp	r3, #0
 8009768:	d002      	beq.n	8009770 <USBD_Get_USB_Status+0x2e>
 800976a:	2b01      	cmp	r3, #1
 800976c:	d005      	beq.n	800977a <USBD_Get_USB_Status+0x38>
 800976e:	e013      	b.n	8009798 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009770:	230f      	movs	r3, #15
 8009772:	18fb      	adds	r3, r7, r3
 8009774:	2200      	movs	r2, #0
 8009776:	701a      	strb	r2, [r3, #0]
    break;
 8009778:	e013      	b.n	80097a2 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800977a:	230f      	movs	r3, #15
 800977c:	18fb      	adds	r3, r7, r3
 800977e:	2202      	movs	r2, #2
 8009780:	701a      	strb	r2, [r3, #0]
    break;
 8009782:	e00e      	b.n	80097a2 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009784:	230f      	movs	r3, #15
 8009786:	18fb      	adds	r3, r7, r3
 8009788:	2201      	movs	r2, #1
 800978a:	701a      	strb	r2, [r3, #0]
    break;
 800978c:	e009      	b.n	80097a2 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800978e:	230f      	movs	r3, #15
 8009790:	18fb      	adds	r3, r7, r3
 8009792:	2202      	movs	r2, #2
 8009794:	701a      	strb	r2, [r3, #0]
    break;
 8009796:	e004      	b.n	80097a2 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 8009798:	230f      	movs	r3, #15
 800979a:	18fb      	adds	r3, r7, r3
 800979c:	2202      	movs	r2, #2
 800979e:	701a      	strb	r2, [r3, #0]
    break;
 80097a0:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 80097a2:	230f      	movs	r3, #15
 80097a4:	18fb      	adds	r3, r7, r3
 80097a6:	781b      	ldrb	r3, [r3, #0]
}
 80097a8:	0018      	movs	r0, r3
 80097aa:	46bd      	mov	sp, r7
 80097ac:	b004      	add	sp, #16
 80097ae:	bd80      	pop	{r7, pc}

080097b0 <dwt_initialise>:
#define VBAT_ADDRESS   (0x08)
#define VTEMP_ADDRESS  (0x09)
#define XTRIM_ADDRESS  (0x1E)

int dwt_initialise(int config)
{
 80097b0:	b5b0      	push	{r4, r5, r7, lr}
 80097b2:	b086      	sub	sp, #24
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
    uint16 otp_xtaltrim_and_rev = 0;
 80097b8:	2316      	movs	r3, #22
 80097ba:	18fb      	adds	r3, r7, r3
 80097bc:	2200      	movs	r2, #0
 80097be:	801a      	strh	r2, [r3, #0]
    uint32 ldo_tune = 0;
 80097c0:	2300      	movs	r3, #0
 80097c2:	613b      	str	r3, [r7, #16]

    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 80097c4:	4ba0      	ldr	r3, [pc, #640]	@ (8009a48 <dwt_initialise+0x298>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	2200      	movs	r2, #0
 80097ca:	751a      	strb	r2, [r3, #20]
    pdw1000local->wait4resp = 0; // - set to 0 - meaning wait for response not active
 80097cc:	4b9e      	ldr	r3, [pc, #632]	@ (8009a48 <dwt_initialise+0x298>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	2200      	movs	r2, #0
 80097d2:	755a      	strb	r2, [r3, #21]
    pdw1000local->sleep_mode = 0; // - set to 0 - meaning sleep mode has not been configured
 80097d4:	4b9c      	ldr	r3, [pc, #624]	@ (8009a48 <dwt_initialise+0x298>)
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	2200      	movs	r2, #0
 80097da:	82da      	strh	r2, [r3, #22]

    pdw1000local->cbTxDone = NULL;
 80097dc:	4b9a      	ldr	r3, [pc, #616]	@ (8009a48 <dwt_initialise+0x298>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	2200      	movs	r2, #0
 80097e2:	629a      	str	r2, [r3, #40]	@ 0x28
    pdw1000local->cbRxOk = NULL;
 80097e4:	4b98      	ldr	r3, [pc, #608]	@ (8009a48 <dwt_initialise+0x298>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	2200      	movs	r2, #0
 80097ea:	62da      	str	r2, [r3, #44]	@ 0x2c
    pdw1000local->cbRxTo = NULL;
 80097ec:	4b96      	ldr	r3, [pc, #600]	@ (8009a48 <dwt_initialise+0x298>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	2200      	movs	r2, #0
 80097f2:	631a      	str	r2, [r3, #48]	@ 0x30
    pdw1000local->cbRxErr = NULL;
 80097f4:	4b94      	ldr	r3, [pc, #592]	@ (8009a48 <dwt_initialise+0x298>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	2200      	movs	r2, #0
 80097fa:	635a      	str	r2, [r3, #52]	@ 0x34
#if DWT_API_ERROR_CHECK
    pdw1000local->otp_mask = config ; // Save the READ_OTP config mask
#endif

    // Read and validate device ID, return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
 80097fc:	f000 f92c 	bl	8009a58 <dwt_readdevid>
 8009800:	0003      	movs	r3, r0
 8009802:	4a92      	ldr	r2, [pc, #584]	@ (8009a4c <dwt_initialise+0x29c>)
 8009804:	4293      	cmp	r3, r2
 8009806:	d002      	beq.n	800980e <dwt_initialise+0x5e>
    {
        return DWT_ERROR ;
 8009808:	2301      	movs	r3, #1
 800980a:	425b      	negs	r3, r3
 800980c:	e118      	b.n	8009a40 <dwt_initialise+0x290>
    }

    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2202      	movs	r2, #2
 8009812:	4013      	ands	r3, r2
 8009814:	d101      	bne.n	800981a <dwt_initialise+0x6a>
    {
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
 8009816:	f000 ff31 	bl	800a67c <dwt_softreset>
    }

    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2202      	movs	r2, #2
 800981e:	4013      	ands	r3, r2
 8009820:	d003      	beq.n	800982a <dwt_initialise+0x7a>
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	22f8      	movs	r2, #248	@ 0xf8
 8009826:	4013      	ands	r3, r2
 8009828:	d102      	bne.n	8009830 <dwt_initialise+0x80>
    {
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 800982a:	2000      	movs	r0, #0
 800982c:	f000 fd9c 	bl	800a368 <_dwt_enableclocks>
    }                                  // when not reading from OTP, clocks don't need to change.

    // Configure the CPLL lock detect
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
 8009830:	2204      	movs	r2, #4
 8009832:	2100      	movs	r1, #0
 8009834:	2024      	movs	r0, #36	@ 0x24
 8009836:	f000 fc7f 	bl	800a138 <dwt_write8bitoffsetreg>

    // When DW1000 IC is initialised from power up, then the LDO value should be kicked from OTP, otherwise if this API is called after
    // DW1000 IC has been woken up (DWT_DW_WAKE_UP bit is set) this can be skipped as LDO would have already been automatically
    // kicked/loaded on wake up
    if(!(DWT_DW_WAKE_UP & config))
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2202      	movs	r2, #2
 800983e:	4013      	ands	r3, r2
 8009840:	d118      	bne.n	8009874 <dwt_initialise+0xc4>
    {
        // Load LDO tune from OTP and kick it if there is a value actually programmed.
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
 8009842:	2004      	movs	r0, #4
 8009844:	f000 fcd2 	bl	800a1ec <_dwt_otpread>
 8009848:	0003      	movs	r3, r0
 800984a:	613b      	str	r3, [r7, #16]
        if((ldo_tune & 0xFF) != 0)
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	22ff      	movs	r2, #255	@ 0xff
 8009850:	4013      	ands	r3, r2
 8009852:	d021      	beq.n	8009898 <dwt_initialise+0xe8>
        {
            // Kick LDO tune
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
 8009854:	2202      	movs	r2, #2
 8009856:	2112      	movs	r1, #18
 8009858:	202d      	movs	r0, #45	@ 0x2d
 800985a:	f000 fc6d 	bl	800a138 <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
 800985e:	4b7a      	ldr	r3, [pc, #488]	@ (8009a48 <dwt_initialise+0x298>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	8ada      	ldrh	r2, [r3, #22]
 8009864:	4b78      	ldr	r3, [pc, #480]	@ (8009a48 <dwt_initialise+0x298>)
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	2180      	movs	r1, #128	@ 0x80
 800986a:	0149      	lsls	r1, r1, #5
 800986c:	430a      	orrs	r2, r1
 800986e:	b292      	uxth	r2, r2
 8009870:	82da      	strh	r2, [r3, #22]
 8009872:	e011      	b.n	8009898 <dwt_initialise+0xe8>
        }
    }
    else
    {   //if LDOTUNE reg contains value different from default it means it was kicked from OTP and thus set AON_WCFG_ONW_LLDO.
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
 8009874:	2130      	movs	r1, #48	@ 0x30
 8009876:	2028      	movs	r0, #40	@ 0x28
 8009878:	f000 fc00 	bl	800a07c <dwt_read32bitoffsetreg>
 800987c:	0003      	movs	r3, r0
 800987e:	4a74      	ldr	r2, [pc, #464]	@ (8009a50 <dwt_initialise+0x2a0>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d009      	beq.n	8009898 <dwt_initialise+0xe8>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
 8009884:	4b70      	ldr	r3, [pc, #448]	@ (8009a48 <dwt_initialise+0x298>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	8ada      	ldrh	r2, [r3, #22]
 800988a:	4b6f      	ldr	r3, [pc, #444]	@ (8009a48 <dwt_initialise+0x298>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	2180      	movs	r1, #128	@ 0x80
 8009890:	0149      	lsls	r1, r1, #5
 8009892:	430a      	orrs	r2, r1
 8009894:	b292      	uxth	r2, r2
 8009896:	82da      	strh	r2, [r3, #22]
    }

    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2202      	movs	r2, #2
 800989c:	4013      	ands	r3, r2
 800989e:	d007      	beq.n	80098b0 <dwt_initialise+0x100>
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2202      	movs	r2, #2
 80098a4:	4013      	ands	r3, r2
 80098a6:	d013      	beq.n	80098d0 <dwt_initialise+0x120>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2208      	movs	r2, #8
 80098ac:	4013      	ands	r3, r2
 80098ae:	d00f      	beq.n	80098d0 <dwt_initialise+0x120>
    {
        // Read OTP revision number
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 80098b0:	201e      	movs	r0, #30
 80098b2:	f000 fc9b 	bl	800a1ec <_dwt_otpread>
 80098b6:	0002      	movs	r2, r0
 80098b8:	2116      	movs	r1, #22
 80098ba:	187b      	adds	r3, r7, r1
 80098bc:	801a      	strh	r2, [r3, #0]
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 80098be:	187b      	adds	r3, r7, r1
 80098c0:	881b      	ldrh	r3, [r3, #0]
 80098c2:	0a1b      	lsrs	r3, r3, #8
 80098c4:	b29a      	uxth	r2, r3
 80098c6:	4b60      	ldr	r3, [pc, #384]	@ (8009a48 <dwt_initialise+0x298>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	b2d2      	uxtb	r2, r2
 80098cc:	72da      	strb	r2, [r3, #11]
 80098ce:	e003      	b.n	80098d8 <dwt_initialise+0x128>
    }
    else
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
 80098d0:	4b5d      	ldr	r3, [pc, #372]	@ (8009a48 <dwt_initialise+0x298>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	2200      	movs	r2, #0
 80098d6:	72da      	strb	r2, [r3, #11]
                                  // (DWT_DW_WAKE_UP bit is set), set otprev to 0

    if(!(DWT_DW_WAKE_UP & config))
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2202      	movs	r2, #2
 80098dc:	4013      	ands	r3, r2
 80098de:	d10f      	bne.n	8009900 <dwt_initialise+0x150>
    {
        // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
        if ((otp_xtaltrim_and_rev & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
 80098e0:	2116      	movs	r1, #22
 80098e2:	187b      	adds	r3, r7, r1
 80098e4:	881b      	ldrh	r3, [r3, #0]
 80098e6:	221f      	movs	r2, #31
 80098e8:	4013      	ands	r3, r2
 80098ea:	d102      	bne.n	80098f2 <dwt_initialise+0x142>
        {
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
 80098ec:	187b      	adds	r3, r7, r1
 80098ee:	2210      	movs	r2, #16
 80098f0:	801a      	strh	r2, [r3, #0]
        }
        // Configure XTAL trim
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
 80098f2:	2316      	movs	r3, #22
 80098f4:	18fb      	adds	r3, r7, r3
 80098f6:	881b      	ldrh	r3, [r3, #0]
 80098f8:	b2db      	uxtb	r3, r3
 80098fa:	0018      	movs	r0, r3
 80098fc:	f000 fee4 	bl	800a6c8 <dwt_setxtaltrim>
    }

    if(DWT_READ_OTP_PID & config)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2210      	movs	r2, #16
 8009904:	4013      	ands	r3, r2
 8009906:	d007      	beq.n	8009918 <dwt_initialise+0x168>
    {
        // Load Part from OTP
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 8009908:	4b4f      	ldr	r3, [pc, #316]	@ (8009a48 <dwt_initialise+0x298>)
 800990a:	681c      	ldr	r4, [r3, #0]
 800990c:	2006      	movs	r0, #6
 800990e:	f000 fc6d 	bl	800a1ec <_dwt_otpread>
 8009912:	0003      	movs	r3, r0
 8009914:	6023      	str	r3, [r4, #0]
 8009916:	e003      	b.n	8009920 <dwt_initialise+0x170>
    }
    else
    {
        pdw1000local->partID = 0;
 8009918:	4b4b      	ldr	r3, [pc, #300]	@ (8009a48 <dwt_initialise+0x298>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	2200      	movs	r2, #0
 800991e:	601a      	str	r2, [r3, #0]
    }

    if(DWT_READ_OTP_LID & config)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2220      	movs	r2, #32
 8009924:	4013      	ands	r3, r2
 8009926:	d007      	beq.n	8009938 <dwt_initialise+0x188>
    {
        // Load Lot ID from OTP
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 8009928:	4b47      	ldr	r3, [pc, #284]	@ (8009a48 <dwt_initialise+0x298>)
 800992a:	681c      	ldr	r4, [r3, #0]
 800992c:	2007      	movs	r0, #7
 800992e:	f000 fc5d 	bl	800a1ec <_dwt_otpread>
 8009932:	0003      	movs	r3, r0
 8009934:	6063      	str	r3, [r4, #4]
 8009936:	e003      	b.n	8009940 <dwt_initialise+0x190>
    }
    else
    {
        pdw1000local->lotID = 0;
 8009938:	4b43      	ldr	r3, [pc, #268]	@ (8009a48 <dwt_initialise+0x298>)
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	2200      	movs	r2, #0
 800993e:	605a      	str	r2, [r3, #4]
    }

    if(DWT_READ_OTP_BAT & config)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2240      	movs	r2, #64	@ 0x40
 8009944:	4013      	ands	r3, r2
 8009946:	d008      	beq.n	800995a <dwt_initialise+0x1aa>
    {
        // Load VBAT from OTP
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
 8009948:	2008      	movs	r0, #8
 800994a:	f000 fc4f 	bl	800a1ec <_dwt_otpread>
 800994e:	0002      	movs	r2, r0
 8009950:	4b3d      	ldr	r3, [pc, #244]	@ (8009a48 <dwt_initialise+0x298>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	b2d2      	uxtb	r2, r2
 8009956:	721a      	strb	r2, [r3, #8]
 8009958:	e003      	b.n	8009962 <dwt_initialise+0x1b2>
    }
    else
    {
        pdw1000local->vBatP = 0;
 800995a:	4b3b      	ldr	r3, [pc, #236]	@ (8009a48 <dwt_initialise+0x298>)
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	2200      	movs	r2, #0
 8009960:	721a      	strb	r2, [r3, #8]
    }

    if(DWT_READ_OTP_TMP & config)
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2280      	movs	r2, #128	@ 0x80
 8009966:	4013      	ands	r3, r2
 8009968:	d008      	beq.n	800997c <dwt_initialise+0x1cc>
    {
        // Load TEMP from OTP
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
 800996a:	2009      	movs	r0, #9
 800996c:	f000 fc3e 	bl	800a1ec <_dwt_otpread>
 8009970:	0002      	movs	r2, r0
 8009972:	4b35      	ldr	r3, [pc, #212]	@ (8009a48 <dwt_initialise+0x298>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	b2d2      	uxtb	r2, r2
 8009978:	725a      	strb	r2, [r3, #9]
 800997a:	e003      	b.n	8009984 <dwt_initialise+0x1d4>
    }
    else
    {
        pdw1000local->tempP = 0;
 800997c:	4b32      	ldr	r3, [pc, #200]	@ (8009a48 <dwt_initialise+0x298>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	2200      	movs	r2, #0
 8009982:	725a      	strb	r2, [r3, #9]
    }

    // Load leading edge detect code (LDE/microcode)
    if(!(DWT_DW_WAKE_UP & config))
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2202      	movs	r2, #2
 8009988:	4013      	ands	r3, r2
 800998a:	d127      	bne.n	80099dc <dwt_initialise+0x22c>
    {
        if(DWT_LOADUCODE & config)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2201      	movs	r2, #1
 8009990:	4013      	ands	r3, r2
 8009992:	d00c      	beq.n	80099ae <dwt_initialise+0x1fe>
        {
            _dwt_loaducodefromrom();
 8009994:	f000 fc82 	bl	800a29c <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up if loaded on initialisation
 8009998:	4b2b      	ldr	r3, [pc, #172]	@ (8009a48 <dwt_initialise+0x298>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	8ada      	ldrh	r2, [r3, #22]
 800999e:	4b2a      	ldr	r3, [pc, #168]	@ (8009a48 <dwt_initialise+0x298>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	2180      	movs	r1, #128	@ 0x80
 80099a4:	0109      	lsls	r1, r1, #4
 80099a6:	430a      	orrs	r2, r1
 80099a8:	b292      	uxth	r2, r2
 80099aa:	82da      	strh	r2, [r3, #22]
 80099ac:	e024      	b.n	80099f8 <dwt_initialise+0x248>
        }
        else // Should disable the LDERUN bit enable if LDE has not been loaded
        {
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
 80099ae:	250e      	movs	r5, #14
 80099b0:	197c      	adds	r4, r7, r5
 80099b2:	2105      	movs	r1, #5
 80099b4:	2036      	movs	r0, #54	@ 0x36
 80099b6:	f000 fb88 	bl	800a0ca <dwt_read16bitoffsetreg>
 80099ba:	0003      	movs	r3, r0
 80099bc:	8023      	strh	r3, [r4, #0]
            rega &= 0xFDFF ; // Clear LDERUN bit
 80099be:	0028      	movs	r0, r5
 80099c0:	183b      	adds	r3, r7, r0
 80099c2:	183a      	adds	r2, r7, r0
 80099c4:	8812      	ldrh	r2, [r2, #0]
 80099c6:	4923      	ldr	r1, [pc, #140]	@ (8009a54 <dwt_initialise+0x2a4>)
 80099c8:	400a      	ands	r2, r1
 80099ca:	801a      	strh	r2, [r3, #0]
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
 80099cc:	183b      	adds	r3, r7, r0
 80099ce:	881b      	ldrh	r3, [r3, #0]
 80099d0:	001a      	movs	r2, r3
 80099d2:	2105      	movs	r1, #5
 80099d4:	2036      	movs	r0, #54	@ 0x36
 80099d6:	f000 fbc2 	bl	800a15e <dwt_write16bitoffsetreg>
 80099da:	e00d      	b.n	80099f8 <dwt_initialise+0x248>
        }
    }
    else //if DWT_DW_WUP_NO_UCODE is set then assume that the UCODE was loaded from ROM (i.e. DWT_LOADUCODE was set on power up),
    {     //thus set AON_WCFG_ONW_LLDE, otherwise don't set the AON_WCFG_ONW_LLDE bit in the sleep_mode configuration
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2204      	movs	r2, #4
 80099e0:	4013      	ands	r3, r2
 80099e2:	d109      	bne.n	80099f8 <dwt_initialise+0x248>
        {
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
 80099e4:	4b18      	ldr	r3, [pc, #96]	@ (8009a48 <dwt_initialise+0x298>)
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	8ada      	ldrh	r2, [r3, #22]
 80099ea:	4b17      	ldr	r3, [pc, #92]	@ (8009a48 <dwt_initialise+0x298>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	2180      	movs	r1, #128	@ 0x80
 80099f0:	0109      	lsls	r1, r1, #4
 80099f2:	430a      	orrs	r2, r1
 80099f4:	b292      	uxth	r2, r2
 80099f6:	82da      	strh	r2, [r3, #22]
        }
    }

    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 80099f8:	2001      	movs	r0, #1
 80099fa:	f000 fcb5 	bl	800a368 <_dwt_enableclocks>

    // The 3 bits in AON CFG1 register must be cleared to ensure proper operation of the DW1000 in DEEPSLEEP mode.
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
 80099fe:	2200      	movs	r2, #0
 8009a00:	210a      	movs	r1, #10
 8009a02:	202c      	movs	r0, #44	@ 0x2c
 8009a04:	f000 fb98 	bl	800a138 <dwt_write8bitoffsetreg>

    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 8009a08:	4b0f      	ldr	r3, [pc, #60]	@ (8009a48 <dwt_initialise+0x298>)
 8009a0a:	681c      	ldr	r4, [r3, #0]
 8009a0c:	2100      	movs	r1, #0
 8009a0e:	2004      	movs	r0, #4
 8009a10:	f000 fb34 	bl	800a07c <dwt_read32bitoffsetreg>
 8009a14:	0003      	movs	r3, r0
 8009a16:	6123      	str	r3, [r4, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 8009a18:	4b0b      	ldr	r3, [pc, #44]	@ (8009a48 <dwt_initialise+0x298>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	691b      	ldr	r3, [r3, #16]
 8009a1e:	0c1b      	lsrs	r3, r3, #16
 8009a20:	b2da      	uxtb	r2, r3
 8009a22:	4b09      	ldr	r3, [pc, #36]	@ (8009a48 <dwt_initialise+0x298>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	2103      	movs	r1, #3
 8009a28:	400a      	ands	r2, r1
 8009a2a:	b2d2      	uxtb	r2, r2
 8009a2c:	729a      	strb	r2, [r3, #10]

    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 8009a2e:	4b06      	ldr	r3, [pc, #24]	@ (8009a48 <dwt_initialise+0x298>)
 8009a30:	681c      	ldr	r4, [r3, #0]
 8009a32:	2100      	movs	r1, #0
 8009a34:	2008      	movs	r0, #8
 8009a36:	f000 fb21 	bl	800a07c <dwt_read32bitoffsetreg>
 8009a3a:	0003      	movs	r3, r0
 8009a3c:	60e3      	str	r3, [r4, #12]

    return DWT_SUCCESS ;
 8009a3e:	2300      	movs	r3, #0

} // end dwt_initialise()
 8009a40:	0018      	movs	r0, r3
 8009a42:	46bd      	mov	sp, r7
 8009a44:	b006      	add	sp, #24
 8009a46:	bdb0      	pop	{r4, r5, r7, pc}
 8009a48:	200001bc 	.word	0x200001bc
 8009a4c:	deca0130 	.word	0xdeca0130
 8009a50:	88888888 	.word	0x88888888
 8009a54:	fffffdff 	.word	0xfffffdff

08009a58 <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW1000 is 0xDECA0130
 */
uint32 dwt_readdevid(void)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	af00      	add	r7, sp, #0
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
 8009a5c:	2100      	movs	r1, #0
 8009a5e:	2000      	movs	r0, #0
 8009a60:	f000 fb0c 	bl	800a07c <dwt_read32bitoffsetreg>
 8009a64:	0003      	movs	r3, r0
}
 8009a66:	0018      	movs	r0, r3
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	bd80      	pop	{r7, pc}

08009a6c <dwt_configure>:
 * output parameters
 *
 * no return value
 */
void dwt_configure(dwt_config_t *config)
{
 8009a6c:	b5b0      	push	{r4, r5, r7, lr}
 8009a6e:	b086      	sub	sp, #24
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
    uint8 nsSfd_result  = 0;
 8009a74:	2317      	movs	r3, #23
 8009a76:	18fb      	adds	r3, r7, r3
 8009a78:	2200      	movs	r2, #0
 8009a7a:	701a      	strb	r2, [r3, #0]
    uint8 useDWnsSFD = 0;
 8009a7c:	2316      	movs	r3, #22
 8009a7e:	18fb      	adds	r3, r7, r3
 8009a80:	2200      	movs	r2, #0
 8009a82:	701a      	strb	r2, [r3, #0]
    uint8 chan = config->chan ;
 8009a84:	2013      	movs	r0, #19
 8009a86:	183b      	adds	r3, r7, r0
 8009a88:	687a      	ldr	r2, [r7, #4]
 8009a8a:	7812      	ldrb	r2, [r2, #0]
 8009a8c:	701a      	strb	r2, [r3, #0]
    uint32 regval ;
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	795b      	ldrb	r3, [r3, #5]
 8009a92:	0019      	movs	r1, r3
 8009a94:	2314      	movs	r3, #20
 8009a96:	18fb      	adds	r3, r7, r3
 8009a98:	4ab6      	ldr	r2, [pc, #728]	@ (8009d74 <dwt_configure+0x308>)
 8009a9a:	0049      	lsls	r1, r1, #1
 8009a9c:	5a8a      	ldrh	r2, [r1, r2]
 8009a9e:	801a      	strh	r2, [r3, #0]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	785a      	ldrb	r2, [r3, #1]
 8009aa4:	2312      	movs	r3, #18
 8009aa6:	18fb      	adds	r3, r7, r3
 8009aa8:	3a01      	subs	r2, #1
 8009aaa:	701a      	strb	r2, [r3, #0]
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 8009aac:	183b      	adds	r3, r7, r0
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	2b04      	cmp	r3, #4
 8009ab2:	d003      	beq.n	8009abc <dwt_configure+0x50>
 8009ab4:	183b      	adds	r3, r7, r0
 8009ab6:	781b      	ldrb	r3, [r3, #0]
 8009ab8:	2b07      	cmp	r3, #7
 8009aba:	d101      	bne.n	8009ac0 <dwt_configure+0x54>
 8009abc:	2201      	movs	r2, #1
 8009abe:	e000      	b.n	8009ac2 <dwt_configure+0x56>
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	2311      	movs	r3, #17
 8009ac4:	18fb      	adds	r3, r7, r3
 8009ac6:	701a      	strb	r2, [r3, #0]
           || (config->txPreambLength == DWT_PLEN_2048) || (config->txPreambLength == DWT_PLEN_4096));
    assert((config->phrMode == DWT_PHRMODE_STD) || (config->phrMode == DWT_PHRMODE_EXT));
#endif

    // For 110 kbps we need a special setup
    if(DWT_BR_110K == config->dataRate)
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	79db      	ldrb	r3, [r3, #7]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d10f      	bne.n	8009af0 <dwt_configure+0x84>
    {
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 8009ad0:	4ba9      	ldr	r3, [pc, #676]	@ (8009d78 <dwt_configure+0x30c>)
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	691a      	ldr	r2, [r3, #16]
 8009ad6:	4ba8      	ldr	r3, [pc, #672]	@ (8009d78 <dwt_configure+0x30c>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	2180      	movs	r1, #128	@ 0x80
 8009adc:	03c9      	lsls	r1, r1, #15
 8009ade:	430a      	orrs	r2, r1
 8009ae0:	611a      	str	r2, [r3, #16]
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
 8009ae2:	2214      	movs	r2, #20
 8009ae4:	18bb      	adds	r3, r7, r2
 8009ae6:	18ba      	adds	r2, r7, r2
 8009ae8:	8812      	ldrh	r2, [r2, #0]
 8009aea:	08d2      	lsrs	r2, r2, #3
 8009aec:	801a      	strh	r2, [r3, #0]
 8009aee:	e007      	b.n	8009b00 <dwt_configure+0x94>
    }
    else
    {
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
 8009af0:	4ba1      	ldr	r3, [pc, #644]	@ (8009d78 <dwt_configure+0x30c>)
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	691a      	ldr	r2, [r3, #16]
 8009af6:	4ba0      	ldr	r3, [pc, #640]	@ (8009d78 <dwt_configure+0x30c>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	49a0      	ldr	r1, [pc, #640]	@ (8009d7c <dwt_configure+0x310>)
 8009afc:	400a      	ands	r2, r1
 8009afe:	611a      	str	r2, [r3, #16]
    }

    pdw1000local->longFrames = config->phrMode ;
 8009b00:	4b9d      	ldr	r3, [pc, #628]	@ (8009d78 <dwt_configure+0x30c>)
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	687a      	ldr	r2, [r7, #4]
 8009b06:	7a12      	ldrb	r2, [r2, #8]
 8009b08:	729a      	strb	r2, [r3, #10]

    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
 8009b0a:	4b9b      	ldr	r3, [pc, #620]	@ (8009d78 <dwt_configure+0x30c>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	691a      	ldr	r2, [r3, #16]
 8009b10:	4b99      	ldr	r3, [pc, #612]	@ (8009d78 <dwt_configure+0x30c>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	499a      	ldr	r1, [pc, #616]	@ (8009d80 <dwt_configure+0x314>)
 8009b16:	400a      	ands	r2, r1
 8009b18:	611a      	str	r2, [r3, #16]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
 8009b1a:	4b97      	ldr	r3, [pc, #604]	@ (8009d78 <dwt_configure+0x30c>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	6919      	ldr	r1, [r3, #16]
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	7a1b      	ldrb	r3, [r3, #8]
 8009b24:	041a      	lsls	r2, r3, #16
 8009b26:	23c0      	movs	r3, #192	@ 0xc0
 8009b28:	029b      	lsls	r3, r3, #10
 8009b2a:	401a      	ands	r2, r3
 8009b2c:	4b92      	ldr	r3, [pc, #584]	@ (8009d78 <dwt_configure+0x30c>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	430a      	orrs	r2, r1
 8009b32:	611a      	str	r2, [r3, #16]

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 8009b34:	4b90      	ldr	r3, [pc, #576]	@ (8009d78 <dwt_configure+0x30c>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	691b      	ldr	r3, [r3, #16]
 8009b3a:	001a      	movs	r2, r3
 8009b3c:	2100      	movs	r1, #0
 8009b3e:	2004      	movs	r0, #4
 8009b40:	f000 fb2d 	bl	800a19e <dwt_write32bitoffsetreg>
    // Set the lde_replicaCoeff
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
 8009b44:	2314      	movs	r3, #20
 8009b46:	18fb      	adds	r3, r7, r3
 8009b48:	881b      	ldrh	r3, [r3, #0]
 8009b4a:	498e      	ldr	r1, [pc, #568]	@ (8009d84 <dwt_configure+0x318>)
 8009b4c:	001a      	movs	r2, r3
 8009b4e:	202e      	movs	r0, #46	@ 0x2e
 8009b50:	f000 fb05 	bl	800a15e <dwt_write16bitoffsetreg>

    _dwt_configlde(prfIndex);
 8009b54:	2512      	movs	r5, #18
 8009b56:	197b      	adds	r3, r7, r5
 8009b58:	781b      	ldrb	r3, [r3, #0]
 8009b5a:	0018      	movs	r0, r3
 8009b5c:	f000 fb78 	bl	800a250 <_dwt_configlde>

    // Configure PLL2/RF PLL block CFG/TUNE (for a given channel)
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
 8009b60:	2413      	movs	r4, #19
 8009b62:	193b      	adds	r3, r7, r4
 8009b64:	781b      	ldrb	r3, [r3, #0]
 8009b66:	4a88      	ldr	r2, [pc, #544]	@ (8009d88 <dwt_configure+0x31c>)
 8009b68:	5cd3      	ldrb	r3, [r2, r3]
 8009b6a:	001a      	movs	r2, r3
 8009b6c:	4b87      	ldr	r3, [pc, #540]	@ (8009d8c <dwt_configure+0x320>)
 8009b6e:	0092      	lsls	r2, r2, #2
 8009b70:	58d3      	ldr	r3, [r2, r3]
 8009b72:	001a      	movs	r2, r3
 8009b74:	2107      	movs	r1, #7
 8009b76:	202b      	movs	r0, #43	@ 0x2b
 8009b78:	f000 fb11 	bl	800a19e <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
 8009b7c:	193b      	adds	r3, r7, r4
 8009b7e:	781b      	ldrb	r3, [r3, #0]
 8009b80:	4a81      	ldr	r2, [pc, #516]	@ (8009d88 <dwt_configure+0x31c>)
 8009b82:	5cd3      	ldrb	r3, [r2, r3]
 8009b84:	001a      	movs	r2, r3
 8009b86:	4b82      	ldr	r3, [pc, #520]	@ (8009d90 <dwt_configure+0x324>)
 8009b88:	5c9b      	ldrb	r3, [r3, r2]
 8009b8a:	001a      	movs	r2, r3
 8009b8c:	210b      	movs	r1, #11
 8009b8e:	202b      	movs	r0, #43	@ 0x2b
 8009b90:	f000 fad2 	bl	800a138 <dwt_write8bitoffsetreg>

    // Configure RF RX blocks (for specified channel/bandwidth)
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
 8009b94:	2311      	movs	r3, #17
 8009b96:	18fb      	adds	r3, r7, r3
 8009b98:	781b      	ldrb	r3, [r3, #0]
 8009b9a:	4a7e      	ldr	r2, [pc, #504]	@ (8009d94 <dwt_configure+0x328>)
 8009b9c:	5cd3      	ldrb	r3, [r2, r3]
 8009b9e:	001a      	movs	r2, r3
 8009ba0:	210b      	movs	r1, #11
 8009ba2:	2028      	movs	r0, #40	@ 0x28
 8009ba4:	f000 fac8 	bl	800a138 <dwt_write8bitoffsetreg>

    // Configure RF TX blocks (for specified channel and PRF)
    // Configure RF TX control
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
 8009ba8:	193b      	adds	r3, r7, r4
 8009baa:	781b      	ldrb	r3, [r3, #0]
 8009bac:	4a76      	ldr	r2, [pc, #472]	@ (8009d88 <dwt_configure+0x31c>)
 8009bae:	5cd3      	ldrb	r3, [r2, r3]
 8009bb0:	001a      	movs	r2, r3
 8009bb2:	4b79      	ldr	r3, [pc, #484]	@ (8009d98 <dwt_configure+0x32c>)
 8009bb4:	0092      	lsls	r2, r2, #2
 8009bb6:	58d3      	ldr	r3, [r2, r3]
 8009bb8:	001a      	movs	r2, r3
 8009bba:	210c      	movs	r1, #12
 8009bbc:	2028      	movs	r0, #40	@ 0x28
 8009bbe:	f000 faee 	bl	800a19e <dwt_write32bitoffsetreg>

    // Configure the baseband parameters (for specified PRF, bit rate, PAC, and SFD settings)
    // DTUNE0
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	79db      	ldrb	r3, [r3, #7]
 8009bc6:	001a      	movs	r2, r3
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	799b      	ldrb	r3, [r3, #6]
 8009bcc:	0019      	movs	r1, r3
 8009bce:	4b73      	ldr	r3, [pc, #460]	@ (8009d9c <dwt_configure+0x330>)
 8009bd0:	0052      	lsls	r2, r2, #1
 8009bd2:	1852      	adds	r2, r2, r1
 8009bd4:	0052      	lsls	r2, r2, #1
 8009bd6:	5ad3      	ldrh	r3, [r2, r3]
 8009bd8:	001a      	movs	r2, r3
 8009bda:	2102      	movs	r1, #2
 8009bdc:	2027      	movs	r0, #39	@ 0x27
 8009bde:	f000 fabe 	bl	800a15e <dwt_write16bitoffsetreg>

    // DTUNE1
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 8009be2:	197b      	adds	r3, r7, r5
 8009be4:	781a      	ldrb	r2, [r3, #0]
 8009be6:	4b6e      	ldr	r3, [pc, #440]	@ (8009da0 <dwt_configure+0x334>)
 8009be8:	0052      	lsls	r2, r2, #1
 8009bea:	5ad3      	ldrh	r3, [r2, r3]
 8009bec:	001a      	movs	r2, r3
 8009bee:	2104      	movs	r1, #4
 8009bf0:	2027      	movs	r0, #39	@ 0x27
 8009bf2:	f000 fab4 	bl	800a15e <dwt_write16bitoffsetreg>

    if(config->dataRate == DWT_BR_110K)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	79db      	ldrb	r3, [r3, #7]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d105      	bne.n	8009c0a <dwt_configure+0x19e>
    {
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
 8009bfe:	2264      	movs	r2, #100	@ 0x64
 8009c00:	2106      	movs	r1, #6
 8009c02:	2027      	movs	r0, #39	@ 0x27
 8009c04:	f000 faab 	bl	800a15e <dwt_write16bitoffsetreg>
 8009c08:	e018      	b.n	8009c3c <dwt_configure+0x1d0>
    }
    else
    {
        if(config->txPreambLength == DWT_PLEN_64)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	789b      	ldrb	r3, [r3, #2]
 8009c0e:	2b04      	cmp	r3, #4
 8009c10:	d10a      	bne.n	8009c28 <dwt_configure+0x1bc>
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
 8009c12:	2210      	movs	r2, #16
 8009c14:	2106      	movs	r1, #6
 8009c16:	2027      	movs	r0, #39	@ 0x27
 8009c18:	f000 faa1 	bl	800a15e <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
 8009c1c:	2210      	movs	r2, #16
 8009c1e:	2126      	movs	r1, #38	@ 0x26
 8009c20:	2027      	movs	r0, #39	@ 0x27
 8009c22:	f000 fa89 	bl	800a138 <dwt_write8bitoffsetreg>
 8009c26:	e009      	b.n	8009c3c <dwt_configure+0x1d0>
        }
        else
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
 8009c28:	2220      	movs	r2, #32
 8009c2a:	2106      	movs	r1, #6
 8009c2c:	2027      	movs	r0, #39	@ 0x27
 8009c2e:	f000 fa96 	bl	800a15e <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
 8009c32:	2228      	movs	r2, #40	@ 0x28
 8009c34:	2126      	movs	r1, #38	@ 0x26
 8009c36:	2027      	movs	r0, #39	@ 0x27
 8009c38:	f000 fa7e 	bl	800a138 <dwt_write8bitoffsetreg>
        }
    }

    // DTUNE2
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
 8009c3c:	2312      	movs	r3, #18
 8009c3e:	18fb      	adds	r3, r7, r3
 8009c40:	781a      	ldrb	r2, [r3, #0]
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	78db      	ldrb	r3, [r3, #3]
 8009c46:	0019      	movs	r1, r3
 8009c48:	4b56      	ldr	r3, [pc, #344]	@ (8009da4 <dwt_configure+0x338>)
 8009c4a:	0092      	lsls	r2, r2, #2
 8009c4c:	1852      	adds	r2, r2, r1
 8009c4e:	0092      	lsls	r2, r2, #2
 8009c50:	58d3      	ldr	r3, [r2, r3]
 8009c52:	001a      	movs	r2, r3
 8009c54:	2108      	movs	r1, #8
 8009c56:	2027      	movs	r0, #39	@ 0x27
 8009c58:	f000 faa1 	bl	800a19e <dwt_write32bitoffsetreg>

    // DTUNE3 (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if(config->sfdTO == 0)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	895b      	ldrh	r3, [r3, #10]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d102      	bne.n	8009c6a <dwt_configure+0x1fe>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	4a50      	ldr	r2, [pc, #320]	@ (8009da8 <dwt_configure+0x33c>)
 8009c68:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	895b      	ldrh	r3, [r3, #10]
 8009c6e:	001a      	movs	r2, r3
 8009c70:	2120      	movs	r1, #32
 8009c72:	2027      	movs	r0, #39	@ 0x27
 8009c74:	f000 fa73 	bl	800a15e <dwt_write16bitoffsetreg>

    // Configure AGC parameters
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 8009c78:	4b4c      	ldr	r3, [pc, #304]	@ (8009dac <dwt_configure+0x340>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	001a      	movs	r2, r3
 8009c7e:	210c      	movs	r1, #12
 8009c80:	2023      	movs	r0, #35	@ 0x23
 8009c82:	f000 fa8c 	bl	800a19e <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 8009c86:	2312      	movs	r3, #18
 8009c88:	18fb      	adds	r3, r7, r3
 8009c8a:	781b      	ldrb	r3, [r3, #0]
 8009c8c:	4a47      	ldr	r2, [pc, #284]	@ (8009dac <dwt_configure+0x340>)
 8009c8e:	005b      	lsls	r3, r3, #1
 8009c90:	18d3      	adds	r3, r2, r3
 8009c92:	3304      	adds	r3, #4
 8009c94:	881b      	ldrh	r3, [r3, #0]
 8009c96:	001a      	movs	r2, r3
 8009c98:	2104      	movs	r1, #4
 8009c9a:	2023      	movs	r0, #35	@ 0x23
 8009c9c:	f000 fa5f 	bl	800a15e <dwt_write16bitoffsetreg>

    // Set (non-standard) user SFD for improved performance,
    if(config->nsSFD)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	799b      	ldrb	r3, [r3, #6]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d011      	beq.n	8009ccc <dwt_configure+0x260>
    {
        // Write non standard (DW) SFD length
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	79db      	ldrb	r3, [r3, #7]
 8009cac:	001a      	movs	r2, r3
 8009cae:	4b40      	ldr	r3, [pc, #256]	@ (8009db0 <dwt_configure+0x344>)
 8009cb0:	5c9b      	ldrb	r3, [r3, r2]
 8009cb2:	001a      	movs	r2, r3
 8009cb4:	2100      	movs	r1, #0
 8009cb6:	2021      	movs	r0, #33	@ 0x21
 8009cb8:	f000 fa3e 	bl	800a138 <dwt_write8bitoffsetreg>
        nsSfd_result = 3 ;
 8009cbc:	2317      	movs	r3, #23
 8009cbe:	18fb      	adds	r3, r7, r3
 8009cc0:	2203      	movs	r2, #3
 8009cc2:	701a      	strb	r2, [r3, #0]
        useDWnsSFD = 1 ;
 8009cc4:	2316      	movs	r3, #22
 8009cc6:	18fb      	adds	r3, r7, r3
 8009cc8:	2201      	movs	r2, #1
 8009cca:	701a      	strb	r2, [r3, #0]
    }
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8009ccc:	2113      	movs	r1, #19
 8009cce:	187b      	adds	r3, r7, r1
 8009cd0:	781b      	ldrb	r3, [r3, #0]
 8009cd2:	220f      	movs	r2, #15
 8009cd4:	401a      	ands	r2, r3
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 8009cd6:	187b      	adds	r3, r7, r1
 8009cd8:	781b      	ldrb	r3, [r3, #0]
 8009cda:	011b      	lsls	r3, r3, #4
 8009cdc:	21ff      	movs	r1, #255	@ 0xff
 8009cde:	400b      	ands	r3, r1
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8009ce0:	431a      	orrs	r2, r3
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	785b      	ldrb	r3, [r3, #1]
 8009ce6:	0499      	lsls	r1, r3, #18
 8009ce8:	23c0      	movs	r3, #192	@ 0xc0
 8009cea:	031b      	lsls	r3, r3, #12
 8009cec:	400b      	ands	r3, r1
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 8009cee:	431a      	orrs	r2, r3
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 8009cf0:	2317      	movs	r3, #23
 8009cf2:	18fb      	adds	r3, r7, r3
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	0519      	lsls	r1, r3, #20
 8009cf8:	23c0      	movs	r3, #192	@ 0xc0
 8009cfa:	039b      	lsls	r3, r3, #14
 8009cfc:	400b      	ands	r3, r1
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 8009cfe:	431a      	orrs	r2, r3
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 8009d00:	2316      	movs	r3, #22
 8009d02:	18fb      	adds	r3, r7, r3
 8009d04:	781b      	ldrb	r3, [r3, #0]
 8009d06:	0459      	lsls	r1, r3, #17
 8009d08:	2380      	movs	r3, #128	@ 0x80
 8009d0a:	029b      	lsls	r3, r3, #10
 8009d0c:	400b      	ands	r3, r1
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 8009d0e:	431a      	orrs	r2, r3
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	791b      	ldrb	r3, [r3, #4]
 8009d14:	0599      	lsls	r1, r3, #22
 8009d16:	23f8      	movs	r3, #248	@ 0xf8
 8009d18:	04db      	lsls	r3, r3, #19
 8009d1a:	400b      	ands	r3, r1
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 8009d1c:	431a      	orrs	r2, r3
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	795b      	ldrb	r3, [r3, #5]
 8009d22:	06db      	lsls	r3, r3, #27
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 8009d24:	4313      	orrs	r3, r2
 8009d26:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	001a      	movs	r2, r3
 8009d2c:	2100      	movs	r1, #0
 8009d2e:	201f      	movs	r0, #31
 8009d30:	f000 fa35 	bl	800a19e <dwt_write32bitoffsetreg>

    // Set up TX Preamble Size, PRF and Data Rate
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	789a      	ldrb	r2, [r3, #2]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	785b      	ldrb	r3, [r3, #1]
 8009d3c:	4313      	orrs	r3, r2
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	0419      	lsls	r1, r3, #16
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	79db      	ldrb	r3, [r3, #7]
 8009d46:	035a      	lsls	r2, r3, #13
 8009d48:	4b0b      	ldr	r3, [pc, #44]	@ (8009d78 <dwt_configure+0x30c>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	430a      	orrs	r2, r1
 8009d4e:	60da      	str	r2, [r3, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
 8009d50:	4b09      	ldr	r3, [pc, #36]	@ (8009d78 <dwt_configure+0x30c>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	68db      	ldr	r3, [r3, #12]
 8009d56:	001a      	movs	r2, r3
 8009d58:	2100      	movs	r1, #0
 8009d5a:	2008      	movs	r0, #8
 8009d5c:	f000 fa1f 	bl	800a19e <dwt_write32bitoffsetreg>

    // The SFD transmit pattern is initialised by the DW1000 upon a user TX request, but (due to an IC issue) it is not done for an auto-ACK TX. The
    // SYS_CTRL write below works around this issue, by simultaneously initiating and aborting a transmission, which correctly initialises the SFD
    // after its configuration or reconfiguration.
    // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
 8009d60:	2242      	movs	r2, #66	@ 0x42
 8009d62:	2100      	movs	r1, #0
 8009d64:	200d      	movs	r0, #13
 8009d66:	f000 f9e7 	bl	800a138 <dwt_write8bitoffsetreg>
} // end dwt_configure()
 8009d6a:	46c0      	nop			@ (mov r8, r8)
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	b006      	add	sp, #24
 8009d70:	bdb0      	pop	{r4, r5, r7, pc}
 8009d72:	46c0      	nop			@ (mov r8, r8)
 8009d74:	0800add8 	.word	0x0800add8
 8009d78:	200001bc 	.word	0x200001bc
 8009d7c:	ffbfffff 	.word	0xffbfffff
 8009d80:	fffcffff 	.word	0xfffcffff
 8009d84:	00002804 	.word	0x00002804
 8009d88:	0800ad58 	.word	0x0800ad58
 8009d8c:	0800ad78 	.word	0x0800ad78
 8009d90:	0800ad90 	.word	0x0800ad90
 8009d94:	0800ad98 	.word	0x0800ad98
 8009d98:	0800ad60 	.word	0x0800ad60
 8009d9c:	0800ada8 	.word	0x0800ada8
 8009da0:	0800adb4 	.word	0x0800adb4
 8009da4:	0800adb8 	.word	0x0800adb8
 8009da8:	00001041 	.word	0x00001041
 8009dac:	0800ad9c 	.word	0x0800ad9c
 8009db0:	0800ada4 	.word	0x0800ada4

08009db4 <dwt_setrxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16 rxDelay)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b082      	sub	sp, #8
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	0002      	movs	r2, r0
 8009dbc:	1dbb      	adds	r3, r7, #6
 8009dbe:	801a      	strh	r2, [r3, #0]
    // Set the RX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_RXANTD_OFFSET, rxDelay);
 8009dc0:	1dbb      	adds	r3, r7, #6
 8009dc2:	881b      	ldrh	r3, [r3, #0]
 8009dc4:	4904      	ldr	r1, [pc, #16]	@ (8009dd8 <dwt_setrxantennadelay+0x24>)
 8009dc6:	001a      	movs	r2, r3
 8009dc8:	202e      	movs	r0, #46	@ 0x2e
 8009dca:	f000 f9c8 	bl	800a15e <dwt_write16bitoffsetreg>
}
 8009dce:	46c0      	nop			@ (mov r8, r8)
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	b002      	add	sp, #8
 8009dd4:	bd80      	pop	{r7, pc}
 8009dd6:	46c0      	nop			@ (mov r8, r8)
 8009dd8:	00001804 	.word	0x00001804

08009ddc <dwt_settxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_settxantennadelay(uint16 txDelay)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b082      	sub	sp, #8
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	0002      	movs	r2, r0
 8009de4:	1dbb      	adds	r3, r7, #6
 8009de6:	801a      	strh	r2, [r3, #0]
    // Set the TX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(TX_ANTD_ID, TX_ANTD_OFFSET, txDelay);
 8009de8:	1dbb      	adds	r3, r7, #6
 8009dea:	881b      	ldrh	r3, [r3, #0]
 8009dec:	001a      	movs	r2, r3
 8009dee:	2100      	movs	r1, #0
 8009df0:	2018      	movs	r0, #24
 8009df2:	f000 f9b4 	bl	800a15e <dwt_write16bitoffsetreg>
}
 8009df6:	46c0      	nop			@ (mov r8, r8)
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	b002      	add	sp, #8
 8009dfc:	bd80      	pop	{r7, pc}

08009dfe <dwt_writetxdata>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16 txFrameLength, uint8 *txFrameBytes, uint16 txBufferOffset)
{
 8009dfe:	b580      	push	{r7, lr}
 8009e00:	b082      	sub	sp, #8
 8009e02:	af00      	add	r7, sp, #0
 8009e04:	6039      	str	r1, [r7, #0]
 8009e06:	0011      	movs	r1, r2
 8009e08:	1dbb      	adds	r3, r7, #6
 8009e0a:	1c02      	adds	r2, r0, #0
 8009e0c:	801a      	strh	r2, [r3, #0]
 8009e0e:	1d3b      	adds	r3, r7, #4
 8009e10:	1c0a      	adds	r2, r1, #0
 8009e12:	801a      	strh	r2, [r3, #0]
    assert(txFrameLength >= 2);
    assert((pdw1000local->longFrames && (txFrameLength <= 1023)) || (txFrameLength <= 127));
    assert((txBufferOffset + txFrameLength) <= 1024);
#endif

    if ((txBufferOffset + txFrameLength) <= 1024)
 8009e14:	1d3b      	adds	r3, r7, #4
 8009e16:	881a      	ldrh	r2, [r3, #0]
 8009e18:	1dbb      	adds	r3, r7, #6
 8009e1a:	881b      	ldrh	r3, [r3, #0]
 8009e1c:	18d2      	adds	r2, r2, r3
 8009e1e:	2380      	movs	r3, #128	@ 0x80
 8009e20:	00db      	lsls	r3, r3, #3
 8009e22:	429a      	cmp	r2, r3
 8009e24:	dc0d      	bgt.n	8009e42 <dwt_writetxdata+0x44>
    {
        // Write the data to the IC TX buffer, (-2 bytes for auto generated CRC)
        dwt_writetodevice( TX_BUFFER_ID, txBufferOffset, txFrameLength-2, txFrameBytes);
 8009e26:	1dbb      	adds	r3, r7, #6
 8009e28:	881b      	ldrh	r3, [r3, #0]
 8009e2a:	3b02      	subs	r3, #2
 8009e2c:	0018      	movs	r0, r3
 8009e2e:	683a      	ldr	r2, [r7, #0]
 8009e30:	1d3b      	adds	r3, r7, #4
 8009e32:	8819      	ldrh	r1, [r3, #0]
 8009e34:	0013      	movs	r3, r2
 8009e36:	0002      	movs	r2, r0
 8009e38:	2009      	movs	r0, #9
 8009e3a:	f000 f862 	bl	8009f02 <dwt_writetodevice>
        return DWT_SUCCESS;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	e001      	b.n	8009e46 <dwt_writetxdata+0x48>
    }
    else
    {
        return DWT_ERROR;
 8009e42:	2301      	movs	r3, #1
 8009e44:	425b      	negs	r3, r3
    }
} // end dwt_writetxdata()
 8009e46:	0018      	movs	r0, r3
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	b002      	add	sp, #8
 8009e4c:	bd80      	pop	{r7, pc}
	...

08009e50 <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16 txFrameLength, uint16 txBufferOffset, int ranging)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b084      	sub	sp, #16
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	603a      	str	r2, [r7, #0]
 8009e58:	1dbb      	adds	r3, r7, #6
 8009e5a:	1c02      	adds	r2, r0, #0
 8009e5c:	801a      	strh	r2, [r3, #0]
 8009e5e:	1d3b      	adds	r3, r7, #4
 8009e60:	1c0a      	adds	r2, r1, #0
 8009e62:	801a      	strh	r2, [r3, #0]
    assert((ranging == 0) || (ranging == 1))
#endif

    // Write the frame length to the TX frame control register
    // pdw1000local->txFCTRL has kept configured bit rate information
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
 8009e64:	4b0b      	ldr	r3, [pc, #44]	@ (8009e94 <dwt_writetxfctrl+0x44>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	68da      	ldr	r2, [r3, #12]
 8009e6a:	1dbb      	adds	r3, r7, #6
 8009e6c:	881b      	ldrh	r3, [r3, #0]
 8009e6e:	431a      	orrs	r2, r3
 8009e70:	1d3b      	adds	r3, r7, #4
 8009e72:	881b      	ldrh	r3, [r3, #0]
 8009e74:	059b      	lsls	r3, r3, #22
 8009e76:	431a      	orrs	r2, r3
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	03db      	lsls	r3, r3, #15
 8009e7c:	4313      	orrs	r3, r2
 8009e7e:	60fb      	str	r3, [r7, #12]
    dwt_write32bitreg(TX_FCTRL_ID, reg32);
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	001a      	movs	r2, r3
 8009e84:	2100      	movs	r1, #0
 8009e86:	2008      	movs	r0, #8
 8009e88:	f000 f989 	bl	800a19e <dwt_write32bitoffsetreg>
} // end dwt_writetxfctrl()
 8009e8c:	46c0      	nop			@ (mov r8, r8)
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	b004      	add	sp, #16
 8009e92:	bd80      	pop	{r7, pc}
 8009e94:	200001bc 	.word	0x200001bc

08009e98 <dwt_readrxdata>:
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8 *buffer, uint16 length, uint16 rxBufferOffset)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b082      	sub	sp, #8
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
 8009ea0:	0008      	movs	r0, r1
 8009ea2:	0011      	movs	r1, r2
 8009ea4:	1cbb      	adds	r3, r7, #2
 8009ea6:	1c02      	adds	r2, r0, #0
 8009ea8:	801a      	strh	r2, [r3, #0]
 8009eaa:	003b      	movs	r3, r7
 8009eac:	1c0a      	adds	r2, r1, #0
 8009eae:	801a      	strh	r2, [r3, #0]
    dwt_readfromdevice(RX_BUFFER_ID,rxBufferOffset,length,buffer) ;
 8009eb0:	1cbb      	adds	r3, r7, #2
 8009eb2:	881a      	ldrh	r2, [r3, #0]
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	003b      	movs	r3, r7
 8009eb8:	8819      	ldrh	r1, [r3, #0]
 8009eba:	0003      	movs	r3, r0
 8009ebc:	2011      	movs	r0, #17
 8009ebe:	f000 f881 	bl	8009fc4 <dwt_readfromdevice>
}
 8009ec2:	46c0      	nop			@ (mov r8, r8)
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	b002      	add	sp, #8
 8009ec8:	bd80      	pop	{r7, pc}

08009eca <dwt_readtxtimestamp>:
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readtxtimestamp(uint8 * timestamp)
{
 8009eca:	b580      	push	{r7, lr}
 8009ecc:	b082      	sub	sp, #8
 8009ece:	af00      	add	r7, sp, #0
 8009ed0:	6078      	str	r0, [r7, #4]
    dwt_readfromdevice(TX_TIME_ID, TX_TIME_TX_STAMP_OFFSET, TX_TIME_TX_STAMP_LEN, timestamp) ; // Read bytes directly into buffer
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2205      	movs	r2, #5
 8009ed6:	2100      	movs	r1, #0
 8009ed8:	2017      	movs	r0, #23
 8009eda:	f000 f873 	bl	8009fc4 <dwt_readfromdevice>
}
 8009ede:	46c0      	nop			@ (mov r8, r8)
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	b002      	add	sp, #8
 8009ee4:	bd80      	pop	{r7, pc}

08009ee6 <dwt_readrxtimestamp>:
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readrxtimestamp(uint8 * timestamp)
{
 8009ee6:	b580      	push	{r7, lr}
 8009ee8:	b082      	sub	sp, #8
 8009eea:	af00      	add	r7, sp, #0
 8009eec:	6078      	str	r0, [r7, #4]
    dwt_readfromdevice(RX_TIME_ID, RX_TIME_RX_STAMP_OFFSET, RX_TIME_RX_STAMP_LEN, timestamp) ; // Get the adjusted time of arrival
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2205      	movs	r2, #5
 8009ef2:	2100      	movs	r1, #0
 8009ef4:	2015      	movs	r0, #21
 8009ef6:	f000 f865 	bl	8009fc4 <dwt_readfromdevice>
}
 8009efa:	46c0      	nop			@ (mov r8, r8)
 8009efc:	46bd      	mov	sp, r7
 8009efe:	b002      	add	sp, #8
 8009f00:	bd80      	pop	{r7, pc}

08009f02 <dwt_writetodevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    const uint8   *buffer
)
{
 8009f02:	b590      	push	{r4, r7, lr}
 8009f04:	b087      	sub	sp, #28
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	60ba      	str	r2, [r7, #8]
 8009f0a:	607b      	str	r3, [r7, #4]
 8009f0c:	240e      	movs	r4, #14
 8009f0e:	193b      	adds	r3, r7, r4
 8009f10:	1c02      	adds	r2, r0, #0
 8009f12:	801a      	strh	r2, [r3, #0]
 8009f14:	200c      	movs	r0, #12
 8009f16:	183b      	adds	r3, r7, r0
 8009f18:	1c0a      	adds	r2, r1, #0
 8009f1a:	801a      	strh	r2, [r3, #0]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting WRITE operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 8009f20:	183b      	adds	r3, r7, r0
 8009f22:	881b      	ldrh	r3, [r3, #0]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d10d      	bne.n	8009f44 <dwt_writetodevice+0x42>
    {
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009f28:	193b      	adds	r3, r7, r4
 8009f2a:	881b      	ldrh	r3, [r3, #0]
 8009f2c:	b2da      	uxtb	r2, r3
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	1c59      	adds	r1, r3, #1
 8009f32:	6179      	str	r1, [r7, #20]
 8009f34:	2180      	movs	r1, #128	@ 0x80
 8009f36:	4249      	negs	r1, r1
 8009f38:	430a      	orrs	r2, r1
 8009f3a:	b2d1      	uxtb	r1, r2
 8009f3c:	2210      	movs	r2, #16
 8009f3e:	18ba      	adds	r2, r7, r2
 8009f40:	54d1      	strb	r1, [r2, r3]
 8009f42:	e033      	b.n	8009fac <dwt_writetodevice+0xaa>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009f44:	230e      	movs	r3, #14
 8009f46:	18fb      	adds	r3, r7, r3
 8009f48:	881b      	ldrh	r3, [r3, #0]
 8009f4a:	b2da      	uxtb	r2, r3
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	1c59      	adds	r1, r3, #1
 8009f50:	6179      	str	r1, [r7, #20]
 8009f52:	2140      	movs	r1, #64	@ 0x40
 8009f54:	4249      	negs	r1, r1
 8009f56:	430a      	orrs	r2, r1
 8009f58:	b2d1      	uxtb	r1, r2
 8009f5a:	2010      	movs	r0, #16
 8009f5c:	183a      	adds	r2, r7, r0
 8009f5e:	54d1      	strb	r1, [r2, r3]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 8009f60:	210c      	movs	r1, #12
 8009f62:	187b      	adds	r3, r7, r1
 8009f64:	881b      	ldrh	r3, [r3, #0]
 8009f66:	2b7f      	cmp	r3, #127	@ 0x7f
 8009f68:	d808      	bhi.n	8009f7c <dwt_writetodevice+0x7a>
        {
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	1c5a      	adds	r2, r3, #1
 8009f6e:	617a      	str	r2, [r7, #20]
 8009f70:	187a      	adds	r2, r7, r1
 8009f72:	8812      	ldrh	r2, [r2, #0]
 8009f74:	b2d1      	uxtb	r1, r2
 8009f76:	183a      	adds	r2, r7, r0
 8009f78:	54d1      	strb	r1, [r2, r3]
 8009f7a:	e017      	b.n	8009fac <dwt_writetodevice+0xaa>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 8009f7c:	200c      	movs	r0, #12
 8009f7e:	183b      	adds	r3, r7, r0
 8009f80:	881b      	ldrh	r3, [r3, #0]
 8009f82:	b2da      	uxtb	r2, r3
 8009f84:	697b      	ldr	r3, [r7, #20]
 8009f86:	1c59      	adds	r1, r3, #1
 8009f88:	6179      	str	r1, [r7, #20]
 8009f8a:	2180      	movs	r1, #128	@ 0x80
 8009f8c:	4249      	negs	r1, r1
 8009f8e:	430a      	orrs	r2, r1
 8009f90:	b2d1      	uxtb	r1, r2
 8009f92:	2410      	movs	r4, #16
 8009f94:	193a      	adds	r2, r7, r4
 8009f96:	54d1      	strb	r1, [r2, r3]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 8009f98:	183b      	adds	r3, r7, r0
 8009f9a:	881b      	ldrh	r3, [r3, #0]
 8009f9c:	09db      	lsrs	r3, r3, #7
 8009f9e:	b299      	uxth	r1, r3
 8009fa0:	697b      	ldr	r3, [r7, #20]
 8009fa2:	1c5a      	adds	r2, r3, #1
 8009fa4:	617a      	str	r2, [r7, #20]
 8009fa6:	b2c9      	uxtb	r1, r1
 8009fa8:	193a      	adds	r2, r7, r4
 8009faa:	54d1      	strb	r1, [r2, r3]
        }
    }

    // Write it to the SPI
    writetospi(cnt,header,length,buffer);
 8009fac:	697b      	ldr	r3, [r7, #20]
 8009fae:	b298      	uxth	r0, r3
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	68ba      	ldr	r2, [r7, #8]
 8009fb4:	2110      	movs	r1, #16
 8009fb6:	1879      	adds	r1, r7, r1
 8009fb8:	f000 fbce 	bl	800a758 <writetospi>
} // end dwt_writetodevice()
 8009fbc:	46c0      	nop			@ (mov r8, r8)
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	b007      	add	sp, #28
 8009fc2:	bd90      	pop	{r4, r7, pc}

08009fc4 <dwt_readfromdevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    uint8         *buffer
)
{
 8009fc4:	b590      	push	{r4, r7, lr}
 8009fc6:	b087      	sub	sp, #28
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	60ba      	str	r2, [r7, #8]
 8009fcc:	607b      	str	r3, [r7, #4]
 8009fce:	240e      	movs	r4, #14
 8009fd0:	193b      	adds	r3, r7, r4
 8009fd2:	1c02      	adds	r2, r0, #0
 8009fd4:	801a      	strh	r2, [r3, #0]
 8009fd6:	200c      	movs	r0, #12
 8009fd8:	183b      	adds	r3, r7, r0
 8009fda:	1c0a      	adds	r2, r1, #0
 8009fdc:	801a      	strh	r2, [r3, #0]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 8009fde:	2300      	movs	r3, #0
 8009fe0:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting READ operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 8009fe2:	183b      	adds	r3, r7, r0
 8009fe4:	881b      	ldrh	r3, [r3, #0]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d109      	bne.n	8009ffe <dwt_readfromdevice+0x3a>
    {
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 8009fea:	697b      	ldr	r3, [r7, #20]
 8009fec:	1c5a      	adds	r2, r3, #1
 8009fee:	617a      	str	r2, [r7, #20]
 8009ff0:	193a      	adds	r2, r7, r4
 8009ff2:	8812      	ldrh	r2, [r2, #0]
 8009ff4:	b2d1      	uxtb	r1, r2
 8009ff6:	2210      	movs	r2, #16
 8009ff8:	18ba      	adds	r2, r7, r2
 8009ffa:	54d1      	strb	r1, [r2, r3]
 8009ffc:	e032      	b.n	800a064 <dwt_readfromdevice+0xa0>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 8009ffe:	230e      	movs	r3, #14
 800a000:	18fb      	adds	r3, r7, r3
 800a002:	881b      	ldrh	r3, [r3, #0]
 800a004:	b2da      	uxtb	r2, r3
 800a006:	697b      	ldr	r3, [r7, #20]
 800a008:	1c59      	adds	r1, r3, #1
 800a00a:	6179      	str	r1, [r7, #20]
 800a00c:	2140      	movs	r1, #64	@ 0x40
 800a00e:	430a      	orrs	r2, r1
 800a010:	b2d1      	uxtb	r1, r2
 800a012:	2010      	movs	r0, #16
 800a014:	183a      	adds	r2, r7, r0
 800a016:	54d1      	strb	r1, [r2, r3]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 800a018:	210c      	movs	r1, #12
 800a01a:	187b      	adds	r3, r7, r1
 800a01c:	881b      	ldrh	r3, [r3, #0]
 800a01e:	2b7f      	cmp	r3, #127	@ 0x7f
 800a020:	d808      	bhi.n	800a034 <dwt_readfromdevice+0x70>
        {
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800a022:	697b      	ldr	r3, [r7, #20]
 800a024:	1c5a      	adds	r2, r3, #1
 800a026:	617a      	str	r2, [r7, #20]
 800a028:	187a      	adds	r2, r7, r1
 800a02a:	8812      	ldrh	r2, [r2, #0]
 800a02c:	b2d1      	uxtb	r1, r2
 800a02e:	183a      	adds	r2, r7, r0
 800a030:	54d1      	strb	r1, [r2, r3]
 800a032:	e017      	b.n	800a064 <dwt_readfromdevice+0xa0>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 800a034:	200c      	movs	r0, #12
 800a036:	183b      	adds	r3, r7, r0
 800a038:	881b      	ldrh	r3, [r3, #0]
 800a03a:	b2da      	uxtb	r2, r3
 800a03c:	697b      	ldr	r3, [r7, #20]
 800a03e:	1c59      	adds	r1, r3, #1
 800a040:	6179      	str	r1, [r7, #20]
 800a042:	2180      	movs	r1, #128	@ 0x80
 800a044:	4249      	negs	r1, r1
 800a046:	430a      	orrs	r2, r1
 800a048:	b2d1      	uxtb	r1, r2
 800a04a:	2410      	movs	r4, #16
 800a04c:	193a      	adds	r2, r7, r4
 800a04e:	54d1      	strb	r1, [r2, r3]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800a050:	183b      	adds	r3, r7, r0
 800a052:	881b      	ldrh	r3, [r3, #0]
 800a054:	09db      	lsrs	r3, r3, #7
 800a056:	b299      	uxth	r1, r3
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	1c5a      	adds	r2, r3, #1
 800a05c:	617a      	str	r2, [r7, #20]
 800a05e:	b2c9      	uxtb	r1, r1
 800a060:	193a      	adds	r2, r7, r4
 800a062:	54d1      	strb	r1, [r2, r3]
        }
    }

    // Do the read from the SPI
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	b298      	uxth	r0, r3
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	68ba      	ldr	r2, [r7, #8]
 800a06c:	2110      	movs	r1, #16
 800a06e:	1879      	adds	r1, r7, r1
 800a070:	f000 fbaa 	bl	800a7c8 <readfromspi>
} // end dwt_readfromdevice()
 800a074:	46c0      	nop			@ (mov r8, r8)
 800a076:	46bd      	mov	sp, r7
 800a078:	b007      	add	sp, #28
 800a07a:	bd90      	pop	{r4, r7, pc}

0800a07c <dwt_read32bitoffsetreg>:
 * output parameters
 *
 * returns 32 bit register value
 */
uint32 dwt_read32bitoffsetreg(int regFileID, int regOffset)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b086      	sub	sp, #24
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
 800a084:	6039      	str	r1, [r7, #0]
    uint32  regval = 0 ;
 800a086:	2300      	movs	r3, #0
 800a088:	617b      	str	r3, [r7, #20]
    int     j ;
    uint8   buffer[4] ;

    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	b298      	uxth	r0, r3
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	b299      	uxth	r1, r3
 800a092:	230c      	movs	r3, #12
 800a094:	18fb      	adds	r3, r7, r3
 800a096:	2204      	movs	r2, #4
 800a098:	f7ff ff94 	bl	8009fc4 <dwt_readfromdevice>

    for (j = 3 ; j >= 0 ; j --)
 800a09c:	2303      	movs	r3, #3
 800a09e:	613b      	str	r3, [r7, #16]
 800a0a0:	e00b      	b.n	800a0ba <dwt_read32bitoffsetreg+0x3e>
    {
        regval = (regval << 8) + buffer[j] ;
 800a0a2:	697b      	ldr	r3, [r7, #20]
 800a0a4:	021b      	lsls	r3, r3, #8
 800a0a6:	220c      	movs	r2, #12
 800a0a8:	18b9      	adds	r1, r7, r2
 800a0aa:	693a      	ldr	r2, [r7, #16]
 800a0ac:	188a      	adds	r2, r1, r2
 800a0ae:	7812      	ldrb	r2, [r2, #0]
 800a0b0:	189b      	adds	r3, r3, r2
 800a0b2:	617b      	str	r3, [r7, #20]
    for (j = 3 ; j >= 0 ; j --)
 800a0b4:	693b      	ldr	r3, [r7, #16]
 800a0b6:	3b01      	subs	r3, #1
 800a0b8:	613b      	str	r3, [r7, #16]
 800a0ba:	693b      	ldr	r3, [r7, #16]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	daf0      	bge.n	800a0a2 <dwt_read32bitoffsetreg+0x26>
    }
    return regval ;
 800a0c0:	697b      	ldr	r3, [r7, #20]

} // end dwt_read32bitoffsetreg()
 800a0c2:	0018      	movs	r0, r3
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	b006      	add	sp, #24
 800a0c8:	bd80      	pop	{r7, pc}

0800a0ca <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16 dwt_read16bitoffsetreg(int regFileID, int regOffset)
{
 800a0ca:	b5b0      	push	{r4, r5, r7, lr}
 800a0cc:	b084      	sub	sp, #16
 800a0ce:	af00      	add	r7, sp, #0
 800a0d0:	6078      	str	r0, [r7, #4]
 800a0d2:	6039      	str	r1, [r7, #0]
    uint16  regval = 0 ;
 800a0d4:	240e      	movs	r4, #14
 800a0d6:	193b      	adds	r3, r7, r4
 800a0d8:	2200      	movs	r2, #0
 800a0da:	801a      	strh	r2, [r3, #0]
    uint8   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	b298      	uxth	r0, r3
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	b299      	uxth	r1, r3
 800a0e4:	250c      	movs	r5, #12
 800a0e6:	197b      	adds	r3, r7, r5
 800a0e8:	2202      	movs	r2, #2
 800a0ea:	f7ff ff6b 	bl	8009fc4 <dwt_readfromdevice>

    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 800a0ee:	0029      	movs	r1, r5
 800a0f0:	187b      	adds	r3, r7, r1
 800a0f2:	785b      	ldrb	r3, [r3, #1]
 800a0f4:	021b      	lsls	r3, r3, #8
 800a0f6:	b29a      	uxth	r2, r3
 800a0f8:	187b      	adds	r3, r7, r1
 800a0fa:	781b      	ldrb	r3, [r3, #0]
 800a0fc:	0019      	movs	r1, r3
 800a0fe:	193b      	adds	r3, r7, r4
 800a100:	1852      	adds	r2, r2, r1
 800a102:	801a      	strh	r2, [r3, #0]
    return regval ;
 800a104:	193b      	adds	r3, r7, r4
 800a106:	881b      	ldrh	r3, [r3, #0]

} // end dwt_read16bitoffsetreg()
 800a108:	0018      	movs	r0, r3
 800a10a:	46bd      	mov	sp, r7
 800a10c:	b004      	add	sp, #16
 800a10e:	bdb0      	pop	{r4, r5, r7, pc}

0800a110 <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8 dwt_read8bitoffsetreg(int regFileID, int regOffset)
{
 800a110:	b590      	push	{r4, r7, lr}
 800a112:	b085      	sub	sp, #20
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
 800a118:	6039      	str	r1, [r7, #0]
    uint8 regval;

    dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	b298      	uxth	r0, r3
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	b299      	uxth	r1, r3
 800a122:	240f      	movs	r4, #15
 800a124:	193b      	adds	r3, r7, r4
 800a126:	2201      	movs	r2, #1
 800a128:	f7ff ff4c 	bl	8009fc4 <dwt_readfromdevice>

    return regval ;
 800a12c:	193b      	adds	r3, r7, r4
 800a12e:	781b      	ldrb	r3, [r3, #0]
}
 800a130:	0018      	movs	r0, r3
 800a132:	46bd      	mov	sp, r7
 800a134:	b005      	add	sp, #20
 800a136:	bd90      	pop	{r4, r7, pc}

0800a138 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(int regFileID, int regOffset, uint8 regval)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b084      	sub	sp, #16
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	60f8      	str	r0, [r7, #12]
 800a140:	60b9      	str	r1, [r7, #8]
 800a142:	1dfb      	adds	r3, r7, #7
 800a144:	701a      	strb	r2, [r3, #0]
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	b298      	uxth	r0, r3
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	b299      	uxth	r1, r3
 800a14e:	1dfb      	adds	r3, r7, #7
 800a150:	2201      	movs	r2, #1
 800a152:	f7ff fed6 	bl	8009f02 <dwt_writetodevice>
}
 800a156:	46c0      	nop			@ (mov r8, r8)
 800a158:	46bd      	mov	sp, r7
 800a15a:	b004      	add	sp, #16
 800a15c:	bd80      	pop	{r7, pc}

0800a15e <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(int regFileID, int regOffset, uint16 regval)
{
 800a15e:	b590      	push	{r4, r7, lr}
 800a160:	b087      	sub	sp, #28
 800a162:	af00      	add	r7, sp, #0
 800a164:	60f8      	str	r0, [r7, #12]
 800a166:	60b9      	str	r1, [r7, #8]
 800a168:	1dbb      	adds	r3, r7, #6
 800a16a:	801a      	strh	r2, [r3, #0]
    uint8   buffer[2] ;

    buffer[0] = regval & 0xFF;
 800a16c:	1dbb      	adds	r3, r7, #6
 800a16e:	881b      	ldrh	r3, [r3, #0]
 800a170:	b2da      	uxtb	r2, r3
 800a172:	2414      	movs	r4, #20
 800a174:	193b      	adds	r3, r7, r4
 800a176:	701a      	strb	r2, [r3, #0]
    buffer[1] = regval >> 8 ;
 800a178:	1dbb      	adds	r3, r7, #6
 800a17a:	881b      	ldrh	r3, [r3, #0]
 800a17c:	0a1b      	lsrs	r3, r3, #8
 800a17e:	b29b      	uxth	r3, r3
 800a180:	b2da      	uxtb	r2, r3
 800a182:	193b      	adds	r3, r7, r4
 800a184:	705a      	strb	r2, [r3, #1]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	b298      	uxth	r0, r3
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	b299      	uxth	r1, r3
 800a18e:	193b      	adds	r3, r7, r4
 800a190:	2202      	movs	r2, #2
 800a192:	f7ff feb6 	bl	8009f02 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 800a196:	46c0      	nop			@ (mov r8, r8)
 800a198:	46bd      	mov	sp, r7
 800a19a:	b007      	add	sp, #28
 800a19c:	bd90      	pop	{r4, r7, pc}

0800a19e <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(int regFileID, int regOffset, uint32 regval)
{
 800a19e:	b580      	push	{r7, lr}
 800a1a0:	b086      	sub	sp, #24
 800a1a2:	af00      	add	r7, sp, #0
 800a1a4:	60f8      	str	r0, [r7, #12]
 800a1a6:	60b9      	str	r1, [r7, #8]
 800a1a8:	607a      	str	r2, [r7, #4]
    int     j ;
    uint8   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	617b      	str	r3, [r7, #20]
 800a1ae:	e00d      	b.n	800a1cc <dwt_write32bitoffsetreg+0x2e>
    {
        buffer[j] = regval & 0xff ;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	b2d9      	uxtb	r1, r3
 800a1b4:	2310      	movs	r3, #16
 800a1b6:	18fa      	adds	r2, r7, r3
 800a1b8:	697b      	ldr	r3, [r7, #20]
 800a1ba:	18d3      	adds	r3, r2, r3
 800a1bc:	1c0a      	adds	r2, r1, #0
 800a1be:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	0a1b      	lsrs	r3, r3, #8
 800a1c4:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 800a1c6:	697b      	ldr	r3, [r7, #20]
 800a1c8:	3301      	adds	r3, #1
 800a1ca:	617b      	str	r3, [r7, #20]
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	2b03      	cmp	r3, #3
 800a1d0:	ddee      	ble.n	800a1b0 <dwt_write32bitoffsetreg+0x12>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	b298      	uxth	r0, r3
 800a1d6:	68bb      	ldr	r3, [r7, #8]
 800a1d8:	b299      	uxth	r1, r3
 800a1da:	2310      	movs	r3, #16
 800a1dc:	18fb      	adds	r3, r7, r3
 800a1de:	2204      	movs	r2, #4
 800a1e0:	f7ff fe8f 	bl	8009f02 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 800a1e4:	46c0      	nop			@ (mov r8, r8)
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	b006      	add	sp, #24
 800a1ea:	bd80      	pop	{r7, pc}

0800a1ec <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32 _dwt_otpread(uint16 address)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b084      	sub	sp, #16
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	0002      	movs	r2, r0
 800a1f4:	1dbb      	adds	r3, r7, #6
 800a1f6:	801a      	strh	r2, [r3, #0]
    uint32 ret_data;

    // Write the address
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
 800a1f8:	1dbb      	adds	r3, r7, #6
 800a1fa:	881b      	ldrh	r3, [r3, #0]
 800a1fc:	001a      	movs	r2, r3
 800a1fe:	2104      	movs	r1, #4
 800a200:	202d      	movs	r0, #45	@ 0x2d
 800a202:	f7ff ffac 	bl	800a15e <dwt_write16bitoffsetreg>

    // Perform OTP Read - Manual read mode has to be set
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
 800a206:	2203      	movs	r2, #3
 800a208:	2106      	movs	r1, #6
 800a20a:	202d      	movs	r0, #45	@ 0x2d
 800a20c:	f7ff ff94 	bl	800a138 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
 800a210:	2200      	movs	r2, #0
 800a212:	2106      	movs	r1, #6
 800a214:	202d      	movs	r0, #45	@ 0x2d
 800a216:	f7ff ff8f 	bl	800a138 <dwt_write8bitoffsetreg>

    // Read read data, available 40ns after rising edge of OTP_READ
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 800a21a:	210a      	movs	r1, #10
 800a21c:	202d      	movs	r0, #45	@ 0x2d
 800a21e:	f7ff ff2d 	bl	800a07c <dwt_read32bitoffsetreg>
 800a222:	0003      	movs	r3, r0
 800a224:	60fb      	str	r3, [r7, #12]

    // Return the 32bit of read data
    return ret_data;
 800a226:	68fb      	ldr	r3, [r7, #12]
}
 800a228:	0018      	movs	r0, r3
 800a22a:	46bd      	mov	sp, r7
 800a22c:	b004      	add	sp, #16
 800a22e:	bd80      	pop	{r7, pc}

0800a230 <_dwt_aonarrayupload>:
 * output parameters
 *
 * no return value
 */
void _dwt_aonarrayupload(void)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	af00      	add	r7, sp, #0
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
 800a234:	2200      	movs	r2, #0
 800a236:	2102      	movs	r1, #2
 800a238:	202c      	movs	r0, #44	@ 0x2c
 800a23a:	f7ff ff7d 	bl	800a138 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
 800a23e:	2202      	movs	r2, #2
 800a240:	2102      	movs	r1, #2
 800a242:	202c      	movs	r0, #44	@ 0x2c
 800a244:	f7ff ff78 	bl	800a138 <dwt_write8bitoffsetreg>
}
 800a248:	46c0      	nop			@ (mov r8, r8)
 800a24a:	46bd      	mov	sp, r7
 800a24c:	bd80      	pop	{r7, pc}
	...

0800a250 <_dwt_configlde>:
 * output parameters
 *
 * no return value
 */
void _dwt_configlde(int prfIndex)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b082      	sub	sp, #8
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
 800a258:	4b0c      	ldr	r3, [pc, #48]	@ (800a28c <_dwt_configlde+0x3c>)
 800a25a:	226d      	movs	r2, #109	@ 0x6d
 800a25c:	0019      	movs	r1, r3
 800a25e:	202e      	movs	r0, #46	@ 0x2e
 800a260:	f7ff ff6a 	bl	800a138 <dwt_write8bitoffsetreg>

    if(prfIndex)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d006      	beq.n	800a278 <_dwt_configlde+0x28>
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
 800a26a:	4a09      	ldr	r2, [pc, #36]	@ (800a290 <_dwt_configlde+0x40>)
 800a26c:	4b09      	ldr	r3, [pc, #36]	@ (800a294 <_dwt_configlde+0x44>)
 800a26e:	0019      	movs	r1, r3
 800a270:	202e      	movs	r0, #46	@ 0x2e
 800a272:	f7ff ff74 	bl	800a15e <dwt_write16bitoffsetreg>
    }
    else
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    }
}
 800a276:	e005      	b.n	800a284 <_dwt_configlde+0x34>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
 800a278:	4a07      	ldr	r2, [pc, #28]	@ (800a298 <_dwt_configlde+0x48>)
 800a27a:	4b06      	ldr	r3, [pc, #24]	@ (800a294 <_dwt_configlde+0x44>)
 800a27c:	0019      	movs	r1, r3
 800a27e:	202e      	movs	r0, #46	@ 0x2e
 800a280:	f7ff ff6d 	bl	800a15e <dwt_write16bitoffsetreg>
}
 800a284:	46c0      	nop			@ (mov r8, r8)
 800a286:	46bd      	mov	sp, r7
 800a288:	b002      	add	sp, #8
 800a28a:	bd80      	pop	{r7, pc}
 800a28c:	00000806 	.word	0x00000806
 800a290:	00000607 	.word	0x00000607
 800a294:	00001806 	.word	0x00001806
 800a298:	00001607 	.word	0x00001607

0800a29c <_dwt_loaducodefromrom>:
 * output parameters
 *
 * no return value
 */
void _dwt_loaducodefromrom(void)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	af00      	add	r7, sp, #0
    // Set up clocks
    _dwt_enableclocks(FORCE_LDE);
 800a2a0:	200e      	movs	r0, #14
 800a2a2:	f000 f861 	bl	800a368 <_dwt_enableclocks>

    // Kick off the LDE load
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
 800a2a6:	2380      	movs	r3, #128	@ 0x80
 800a2a8:	021b      	lsls	r3, r3, #8
 800a2aa:	001a      	movs	r2, r3
 800a2ac:	2106      	movs	r1, #6
 800a2ae:	202d      	movs	r0, #45	@ 0x2d
 800a2b0:	f7ff ff55 	bl	800a15e <dwt_write16bitoffsetreg>

    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
 800a2b4:	2001      	movs	r0, #1
 800a2b6:	f000 fa42 	bl	800a73e <deca_sleep>

    // Default clocks (ENABLE_ALL_SEQ)
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 800a2ba:	2001      	movs	r0, #1
 800a2bc:	f000 f854 	bl	800a368 <_dwt_enableclocks>
}
 800a2c0:	46c0      	nop			@ (mov r8, r8)
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
	...

0800a2c8 <dwt_setdblrxbuffmode>:
 * output parameters
 *
 * no return value
 */
void dwt_setdblrxbuffmode(int enable)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b082      	sub	sp, #8
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
    if(enable)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d00c      	beq.n	800a2f0 <dwt_setdblrxbuffmode+0x28>
    {
        // Enable double RX buffer mode
        pdw1000local->sysCFGreg &= ~SYS_CFG_DIS_DRXB;
 800a2d6:	4b13      	ldr	r3, [pc, #76]	@ (800a324 <dwt_setdblrxbuffmode+0x5c>)
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	691a      	ldr	r2, [r3, #16]
 800a2dc:	4b11      	ldr	r3, [pc, #68]	@ (800a324 <dwt_setdblrxbuffmode+0x5c>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	4911      	ldr	r1, [pc, #68]	@ (800a328 <dwt_setdblrxbuffmode+0x60>)
 800a2e2:	400a      	ands	r2, r1
 800a2e4:	611a      	str	r2, [r3, #16]
        pdw1000local->dblbuffon = 1;
 800a2e6:	4b0f      	ldr	r3, [pc, #60]	@ (800a324 <dwt_setdblrxbuffmode+0x5c>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	2201      	movs	r2, #1
 800a2ec:	751a      	strb	r2, [r3, #20]
 800a2ee:	e00c      	b.n	800a30a <dwt_setdblrxbuffmode+0x42>
    }
    else
    {
        // Disable double RX buffer mode
        pdw1000local->sysCFGreg |= SYS_CFG_DIS_DRXB;
 800a2f0:	4b0c      	ldr	r3, [pc, #48]	@ (800a324 <dwt_setdblrxbuffmode+0x5c>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	691a      	ldr	r2, [r3, #16]
 800a2f6:	4b0b      	ldr	r3, [pc, #44]	@ (800a324 <dwt_setdblrxbuffmode+0x5c>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	2180      	movs	r1, #128	@ 0x80
 800a2fc:	0149      	lsls	r1, r1, #5
 800a2fe:	430a      	orrs	r2, r1
 800a300:	611a      	str	r2, [r3, #16]
        pdw1000local->dblbuffon = 0;
 800a302:	4b08      	ldr	r3, [pc, #32]	@ (800a324 <dwt_setdblrxbuffmode+0x5c>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	2200      	movs	r2, #0
 800a308:	751a      	strb	r2, [r3, #20]
    }

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 800a30a:	4b06      	ldr	r3, [pc, #24]	@ (800a324 <dwt_setdblrxbuffmode+0x5c>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	691b      	ldr	r3, [r3, #16]
 800a310:	001a      	movs	r2, r3
 800a312:	2100      	movs	r1, #0
 800a314:	2004      	movs	r0, #4
 800a316:	f7ff ff42 	bl	800a19e <dwt_write32bitoffsetreg>
}
 800a31a:	46c0      	nop			@ (mov r8, r8)
 800a31c:	46bd      	mov	sp, r7
 800a31e:	b002      	add	sp, #8
 800a320:	bd80      	pop	{r7, pc}
 800a322:	46c0      	nop			@ (mov r8, r8)
 800a324:	200001bc 	.word	0x200001bc
 800a328:	ffffefff 	.word	0xffffefff

0800a32c <dwt_setrxaftertxdelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxaftertxdelay(uint32 rxDelayTime)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
    uint32 val = dwt_read32bitreg(ACK_RESP_T_ID) ; // Read ACK_RESP_T_ID register
 800a334:	2100      	movs	r1, #0
 800a336:	201a      	movs	r0, #26
 800a338:	f7ff fea0 	bl	800a07c <dwt_read32bitoffsetreg>
 800a33c:	0003      	movs	r3, r0
 800a33e:	60fb      	str	r3, [r7, #12]

    val &= ~(ACK_RESP_T_W4R_TIM_MASK) ; // Clear the timer (19:0)
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	0d1b      	lsrs	r3, r3, #20
 800a344:	051b      	lsls	r3, r3, #20
 800a346:	60fb      	str	r3, [r7, #12]

    val |= (rxDelayTime & ACK_RESP_T_W4R_TIM_MASK) ; // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	031b      	lsls	r3, r3, #12
 800a34c:	0b1b      	lsrs	r3, r3, #12
 800a34e:	68fa      	ldr	r2, [r7, #12]
 800a350:	4313      	orrs	r3, r2
 800a352:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(ACK_RESP_T_ID, val) ;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	001a      	movs	r2, r3
 800a358:	2100      	movs	r1, #0
 800a35a:	201a      	movs	r0, #26
 800a35c:	f7ff ff1f 	bl	800a19e <dwt_write32bitoffsetreg>
}
 800a360:	46c0      	nop			@ (mov r8, r8)
 800a362:	46bd      	mov	sp, r7
 800a364:	b004      	add	sp, #16
 800a366:	bd80      	pop	{r7, pc}

0800a368 <_dwt_enableclocks>:
 * output parameters none
 *
 * no return value
 */
void _dwt_enableclocks(int clocks)
{
 800a368:	b590      	push	{r4, r7, lr}
 800a36a:	b085      	sub	sp, #20
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
    uint8 reg[2];

    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
 800a370:	230c      	movs	r3, #12
 800a372:	18fb      	adds	r3, r7, r3
 800a374:	2202      	movs	r2, #2
 800a376:	2100      	movs	r1, #0
 800a378:	2036      	movs	r0, #54	@ 0x36
 800a37a:	f7ff fe23 	bl	8009fc4 <dwt_readfromdevice>
    switch(clocks)
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2b0e      	cmp	r3, #14
 800a382:	d900      	bls.n	800a386 <_dwt_enableclocks+0x1e>
 800a384:	e07b      	b.n	800a47e <_dwt_enableclocks+0x116>
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	009a      	lsls	r2, r3, #2
 800a38a:	4b46      	ldr	r3, [pc, #280]	@ (800a4a4 <_dwt_enableclocks+0x13c>)
 800a38c:	18d3      	adds	r3, r2, r3
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	469f      	mov	pc, r3
    {
        case ENABLE_ALL_SEQ:
        {
            reg[0] = 0x00 ;
 800a392:	210c      	movs	r1, #12
 800a394:	187b      	adds	r3, r7, r1
 800a396:	2200      	movs	r2, #0
 800a398:	701a      	strb	r2, [r3, #0]
            reg[1] = reg[1] & 0xfe;
 800a39a:	187b      	adds	r3, r7, r1
 800a39c:	785b      	ldrb	r3, [r3, #1]
 800a39e:	2201      	movs	r2, #1
 800a3a0:	4393      	bics	r3, r2
 800a3a2:	b2da      	uxtb	r2, r3
 800a3a4:	187b      	adds	r3, r7, r1
 800a3a6:	705a      	strb	r2, [r3, #1]
        }
        break;
 800a3a8:	e06a      	b.n	800a480 <_dwt_enableclocks+0x118>
        case FORCE_SYS_XTI:
        {
            // System and RX
            reg[0] = 0x01 | (reg[0] & 0xfc);
 800a3aa:	210c      	movs	r1, #12
 800a3ac:	187b      	adds	r3, r7, r1
 800a3ae:	781b      	ldrb	r3, [r3, #0]
 800a3b0:	b25b      	sxtb	r3, r3
 800a3b2:	2203      	movs	r2, #3
 800a3b4:	4393      	bics	r3, r2
 800a3b6:	b25b      	sxtb	r3, r3
 800a3b8:	2201      	movs	r2, #1
 800a3ba:	4313      	orrs	r3, r2
 800a3bc:	b25b      	sxtb	r3, r3
 800a3be:	b2da      	uxtb	r2, r3
 800a3c0:	187b      	adds	r3, r7, r1
 800a3c2:	701a      	strb	r2, [r3, #0]
        }
        break;
 800a3c4:	e05c      	b.n	800a480 <_dwt_enableclocks+0x118>
        case FORCE_SYS_PLL:
        {
            // System
            reg[0] = 0x02 | (reg[0] & 0xfc);
 800a3c6:	210c      	movs	r1, #12
 800a3c8:	187b      	adds	r3, r7, r1
 800a3ca:	781b      	ldrb	r3, [r3, #0]
 800a3cc:	b25b      	sxtb	r3, r3
 800a3ce:	2203      	movs	r2, #3
 800a3d0:	4393      	bics	r3, r2
 800a3d2:	b25b      	sxtb	r3, r3
 800a3d4:	2202      	movs	r2, #2
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	b25b      	sxtb	r3, r3
 800a3da:	b2da      	uxtb	r2, r3
 800a3dc:	187b      	adds	r3, r7, r1
 800a3de:	701a      	strb	r2, [r3, #0]
        }
        break;
 800a3e0:	e04e      	b.n	800a480 <_dwt_enableclocks+0x118>
        case READ_ACC_ON:
        {
            reg[0] = 0x48 | (reg[0] & 0xb3);
 800a3e2:	210c      	movs	r1, #12
 800a3e4:	187b      	adds	r3, r7, r1
 800a3e6:	781b      	ldrb	r3, [r3, #0]
 800a3e8:	b25b      	sxtb	r3, r3
 800a3ea:	224c      	movs	r2, #76	@ 0x4c
 800a3ec:	4393      	bics	r3, r2
 800a3ee:	b25b      	sxtb	r3, r3
 800a3f0:	2248      	movs	r2, #72	@ 0x48
 800a3f2:	4313      	orrs	r3, r2
 800a3f4:	b25b      	sxtb	r3, r3
 800a3f6:	b2da      	uxtb	r2, r3
 800a3f8:	187b      	adds	r3, r7, r1
 800a3fa:	701a      	strb	r2, [r3, #0]
            reg[1] = 0x80 | reg[1];
 800a3fc:	187b      	adds	r3, r7, r1
 800a3fe:	785b      	ldrb	r3, [r3, #1]
 800a400:	2280      	movs	r2, #128	@ 0x80
 800a402:	4252      	negs	r2, r2
 800a404:	4313      	orrs	r3, r2
 800a406:	b2da      	uxtb	r2, r3
 800a408:	187b      	adds	r3, r7, r1
 800a40a:	705a      	strb	r2, [r3, #1]
        }
        break;
 800a40c:	e038      	b.n	800a480 <_dwt_enableclocks+0x118>
        case READ_ACC_OFF:
        {
            reg[0] = reg[0] & 0xb3;
 800a40e:	210c      	movs	r1, #12
 800a410:	187b      	adds	r3, r7, r1
 800a412:	781b      	ldrb	r3, [r3, #0]
 800a414:	224c      	movs	r2, #76	@ 0x4c
 800a416:	4393      	bics	r3, r2
 800a418:	b2da      	uxtb	r2, r3
 800a41a:	187b      	adds	r3, r7, r1
 800a41c:	701a      	strb	r2, [r3, #0]
            reg[1] = 0x7f & reg[1];
 800a41e:	187b      	adds	r3, r7, r1
 800a420:	785b      	ldrb	r3, [r3, #1]
 800a422:	227f      	movs	r2, #127	@ 0x7f
 800a424:	4013      	ands	r3, r2
 800a426:	b2da      	uxtb	r2, r3
 800a428:	187b      	adds	r3, r7, r1
 800a42a:	705a      	strb	r2, [r3, #1]
        }
        break;
 800a42c:	e028      	b.n	800a480 <_dwt_enableclocks+0x118>
        case FORCE_OTP_ON:
        {
            reg[1] = 0x02 | reg[1];
 800a42e:	210c      	movs	r1, #12
 800a430:	187b      	adds	r3, r7, r1
 800a432:	785b      	ldrb	r3, [r3, #1]
 800a434:	2202      	movs	r2, #2
 800a436:	4313      	orrs	r3, r2
 800a438:	b2da      	uxtb	r2, r3
 800a43a:	187b      	adds	r3, r7, r1
 800a43c:	705a      	strb	r2, [r3, #1]
        }
        break;
 800a43e:	e01f      	b.n	800a480 <_dwt_enableclocks+0x118>
        case FORCE_OTP_OFF:
        {
            reg[1] = reg[1] & 0xfd;
 800a440:	210c      	movs	r1, #12
 800a442:	187b      	adds	r3, r7, r1
 800a444:	785b      	ldrb	r3, [r3, #1]
 800a446:	2202      	movs	r2, #2
 800a448:	4393      	bics	r3, r2
 800a44a:	b2da      	uxtb	r2, r3
 800a44c:	187b      	adds	r3, r7, r1
 800a44e:	705a      	strb	r2, [r3, #1]
        }
        break;
 800a450:	e016      	b.n	800a480 <_dwt_enableclocks+0x118>
        case FORCE_TX_PLL:
        {
            reg[0] = 0x20 | (reg[0] & 0xcf);
 800a452:	210c      	movs	r1, #12
 800a454:	187b      	adds	r3, r7, r1
 800a456:	781b      	ldrb	r3, [r3, #0]
 800a458:	b25b      	sxtb	r3, r3
 800a45a:	2230      	movs	r2, #48	@ 0x30
 800a45c:	4393      	bics	r3, r2
 800a45e:	b25b      	sxtb	r3, r3
 800a460:	2220      	movs	r2, #32
 800a462:	4313      	orrs	r3, r2
 800a464:	b25b      	sxtb	r3, r3
 800a466:	b2da      	uxtb	r2, r3
 800a468:	187b      	adds	r3, r7, r1
 800a46a:	701a      	strb	r2, [r3, #0]
        }
        break;
 800a46c:	e008      	b.n	800a480 <_dwt_enableclocks+0x118>
        case FORCE_LDE:
        {
            reg[0] = 0x01;
 800a46e:	210c      	movs	r1, #12
 800a470:	187b      	adds	r3, r7, r1
 800a472:	2201      	movs	r2, #1
 800a474:	701a      	strb	r2, [r3, #0]
            reg[1] = 0x03;
 800a476:	187b      	adds	r3, r7, r1
 800a478:	2203      	movs	r2, #3
 800a47a:	705a      	strb	r2, [r3, #1]
        }
        break;
 800a47c:	e000      	b.n	800a480 <_dwt_enableclocks+0x118>
        default:
        break;
 800a47e:	46c0      	nop			@ (mov r8, r8)
    }


    // Need to write lower byte separately before setting the higher byte(s)
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
 800a480:	240c      	movs	r4, #12
 800a482:	193b      	adds	r3, r7, r4
 800a484:	2201      	movs	r2, #1
 800a486:	2100      	movs	r1, #0
 800a488:	2036      	movs	r0, #54	@ 0x36
 800a48a:	f7ff fd3a 	bl	8009f02 <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
 800a48e:	193b      	adds	r3, r7, r4
 800a490:	3301      	adds	r3, #1
 800a492:	2201      	movs	r2, #1
 800a494:	2101      	movs	r1, #1
 800a496:	2036      	movs	r0, #54	@ 0x36
 800a498:	f7ff fd33 	bl	8009f02 <dwt_writetodevice>

} // end _dwt_enableclocks()
 800a49c:	46c0      	nop			@ (mov r8, r8)
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	b005      	add	sp, #20
 800a4a2:	bd90      	pop	{r4, r7, pc}
 800a4a4:	0800ad1c 	.word	0x0800ad1c

0800a4a8 <_dwt_disablesequencing>:
 * output parameters none
 *
 * no return value
 */
void _dwt_disablesequencing(void) // Disable sequencing and go to state "INIT"
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	af00      	add	r7, sp, #0
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 800a4ac:	2000      	movs	r0, #0
 800a4ae:	f7ff ff5b 	bl	800a368 <_dwt_enableclocks>

    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	2104      	movs	r1, #4
 800a4b6:	2036      	movs	r0, #54	@ 0x36
 800a4b8:	f7ff fe51 	bl	800a15e <dwt_write16bitoffsetreg>
}
 800a4bc:	46c0      	nop			@ (mov r8, r8)
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}

0800a4c2 <dwt_setdelayedtrxtime>:
 * output parameters none
 *
 * no return value
 */
void dwt_setdelayedtrxtime(uint32 starttime)
{
 800a4c2:	b580      	push	{r7, lr}
 800a4c4:	b082      	sub	sp, #8
 800a4c6:	af00      	add	r7, sp, #0
 800a4c8:	6078      	str	r0, [r7, #4]
    dwt_write32bitoffsetreg(DX_TIME_ID, 1, starttime); // Write at offset 1 as the lower 9 bits of this register are ignored
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	001a      	movs	r2, r3
 800a4ce:	2101      	movs	r1, #1
 800a4d0:	200a      	movs	r0, #10
 800a4d2:	f7ff fe64 	bl	800a19e <dwt_write32bitoffsetreg>

} // end dwt_setdelayedtrxtime()
 800a4d6:	46c0      	nop			@ (mov r8, r8)
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	b002      	add	sp, #8
 800a4dc:	bd80      	pop	{r7, pc}
	...

0800a4e0 <dwt_starttx>:
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */

int dwt_starttx(uint8 mode)
{
 800a4e0:	b5b0      	push	{r4, r5, r7, lr}
 800a4e2:	b084      	sub	sp, #16
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	0002      	movs	r2, r0
 800a4e8:	1dfb      	adds	r3, r7, #7
 800a4ea:	701a      	strb	r2, [r3, #0]
    int retval = DWT_SUCCESS ;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	60fb      	str	r3, [r7, #12]
    uint8 temp  = 0x00;
 800a4f0:	210b      	movs	r1, #11
 800a4f2:	187b      	adds	r3, r7, r1
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	701a      	strb	r2, [r3, #0]
    uint16 checkTxOK = 0 ;
 800a4f8:	2308      	movs	r3, #8
 800a4fa:	18fb      	adds	r3, r7, r3
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	801a      	strh	r2, [r3, #0]

    if(mode & DWT_RESPONSE_EXPECTED)
 800a500:	1dfb      	adds	r3, r7, #7
 800a502:	781b      	ldrb	r3, [r3, #0]
 800a504:	2202      	movs	r2, #2
 800a506:	4013      	ands	r3, r2
 800a508:	d006      	beq.n	800a518 <dwt_starttx+0x38>
    {
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
 800a50a:	187b      	adds	r3, r7, r1
 800a50c:	2280      	movs	r2, #128	@ 0x80
 800a50e:	701a      	strb	r2, [r3, #0]
        pdw1000local->wait4resp = 1;
 800a510:	4b21      	ldr	r3, [pc, #132]	@ (800a598 <dwt_starttx+0xb8>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	2201      	movs	r2, #1
 800a516:	755a      	strb	r2, [r3, #21]
    }

    if (mode & DWT_START_TX_DELAYED)
 800a518:	1dfb      	adds	r3, r7, #7
 800a51a:	781b      	ldrb	r3, [r3, #0]
 800a51c:	2201      	movs	r2, #1
 800a51e:	4013      	ands	r3, r2
 800a520:	d027      	beq.n	800a572 <dwt_starttx+0x92>
    {
        // Both SYS_CTRL_TXSTRT and SYS_CTRL_TXDLYS to correctly enable TX
        temp |= (uint8)(SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT) ;
 800a522:	200b      	movs	r0, #11
 800a524:	183b      	adds	r3, r7, r0
 800a526:	183a      	adds	r2, r7, r0
 800a528:	7812      	ldrb	r2, [r2, #0]
 800a52a:	2106      	movs	r1, #6
 800a52c:	430a      	orrs	r2, r1
 800a52e:	701a      	strb	r2, [r3, #0]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 800a530:	183b      	adds	r3, r7, r0
 800a532:	781b      	ldrb	r3, [r3, #0]
 800a534:	001a      	movs	r2, r3
 800a536:	2100      	movs	r1, #0
 800a538:	200d      	movs	r0, #13
 800a53a:	f7ff fdfd 	bl	800a138 <dwt_write8bitoffsetreg>
        checkTxOK = dwt_read16bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 800a53e:	2508      	movs	r5, #8
 800a540:	197c      	adds	r4, r7, r5
 800a542:	2103      	movs	r1, #3
 800a544:	200f      	movs	r0, #15
 800a546:	f7ff fdc0 	bl	800a0ca <dwt_read16bitoffsetreg>
 800a54a:	0003      	movs	r3, r0
 800a54c:	8023      	strh	r3, [r4, #0]
        if ((checkTxOK & SYS_STATUS_TXERR) == 0) // Transmit Delayed Send set over Half a Period away or Power Up error (there is enough time to send but not to power up individual blocks).
 800a54e:	197b      	adds	r3, r7, r5
 800a550:	881a      	ldrh	r2, [r3, #0]
 800a552:	2381      	movs	r3, #129	@ 0x81
 800a554:	00db      	lsls	r3, r3, #3
 800a556:	4013      	ands	r3, r2
 800a558:	d102      	bne.n	800a560 <dwt_starttx+0x80>
        {
            retval = DWT_SUCCESS ; // All okay
 800a55a:	2300      	movs	r3, #0
 800a55c:	60fb      	str	r3, [r7, #12]
 800a55e:	e016      	b.n	800a58e <dwt_starttx+0xae>
        }
        else
        {
            // If HPDWARN or TXPUTE are set this indicates that the TXDLYS was set too late for the specified DX_TIME.
            // remedial action is to cancel delayed send and report error
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF);
 800a560:	2240      	movs	r2, #64	@ 0x40
 800a562:	2100      	movs	r1, #0
 800a564:	200d      	movs	r0, #13
 800a566:	f7ff fde7 	bl	800a138 <dwt_write8bitoffsetreg>
            retval = DWT_ERROR ; // Failed !
 800a56a:	2301      	movs	r3, #1
 800a56c:	425b      	negs	r3, r3
 800a56e:	60fb      	str	r3, [r7, #12]
 800a570:	e00d      	b.n	800a58e <dwt_starttx+0xae>
        }
    }
    else
    {
        temp |= (uint8)SYS_CTRL_TXSTRT ;
 800a572:	200b      	movs	r0, #11
 800a574:	183b      	adds	r3, r7, r0
 800a576:	183a      	adds	r2, r7, r0
 800a578:	7812      	ldrb	r2, [r2, #0]
 800a57a:	2102      	movs	r1, #2
 800a57c:	430a      	orrs	r2, r1
 800a57e:	701a      	strb	r2, [r3, #0]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 800a580:	183b      	adds	r3, r7, r0
 800a582:	781b      	ldrb	r3, [r3, #0]
 800a584:	001a      	movs	r2, r3
 800a586:	2100      	movs	r1, #0
 800a588:	200d      	movs	r0, #13
 800a58a:	f7ff fdd5 	bl	800a138 <dwt_write8bitoffsetreg>
    }

    return retval;
 800a58e:	68fb      	ldr	r3, [r7, #12]

} // end dwt_starttx()
 800a590:	0018      	movs	r0, r3
 800a592:	46bd      	mov	sp, r7
 800a594:	b004      	add	sp, #16
 800a596:	bdb0      	pop	{r4, r5, r7, pc}
 800a598:	200001bc 	.word	0x200001bc

0800a59c <dwt_setrxtimeout>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint16 time)
{
 800a59c:	b5b0      	push	{r4, r5, r7, lr}
 800a59e:	b084      	sub	sp, #16
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	0002      	movs	r2, r0
 800a5a4:	1dbb      	adds	r3, r7, #6
 800a5a6:	801a      	strh	r2, [r3, #0]
    uint8 temp ;

    temp = dwt_read8bitoffsetreg(SYS_CFG_ID, 3); // Read at offset 3 to get the upper byte only
 800a5a8:	250f      	movs	r5, #15
 800a5aa:	197c      	adds	r4, r7, r5
 800a5ac:	2103      	movs	r1, #3
 800a5ae:	2004      	movs	r0, #4
 800a5b0:	f7ff fdae 	bl	800a110 <dwt_read8bitoffsetreg>
 800a5b4:	0003      	movs	r3, r0
 800a5b6:	7023      	strb	r3, [r4, #0]

    if(time > 0)
 800a5b8:	1dbb      	adds	r3, r7, #6
 800a5ba:	881b      	ldrh	r3, [r3, #0]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d01e      	beq.n	800a5fe <dwt_setrxtimeout+0x62>
    {
        dwt_write16bitoffsetreg(RX_FWTO_ID, RX_FWTO_OFFSET, time) ;
 800a5c0:	1dbb      	adds	r3, r7, #6
 800a5c2:	881b      	ldrh	r3, [r3, #0]
 800a5c4:	001a      	movs	r2, r3
 800a5c6:	2100      	movs	r1, #0
 800a5c8:	200c      	movs	r0, #12
 800a5ca:	f7ff fdc8 	bl	800a15e <dwt_write16bitoffsetreg>

        temp |= (uint8)(SYS_CFG_RXWTOE>>24); // Shift RXWTOE mask as we read the upper byte only
 800a5ce:	0028      	movs	r0, r5
 800a5d0:	183b      	adds	r3, r7, r0
 800a5d2:	183a      	adds	r2, r7, r0
 800a5d4:	7812      	ldrb	r2, [r2, #0]
 800a5d6:	2110      	movs	r1, #16
 800a5d8:	430a      	orrs	r2, r1
 800a5da:	701a      	strb	r2, [r3, #0]
        // OR in 32bit value (1 bit set), I know this is in high byte.
        pdw1000local->sysCFGreg |= SYS_CFG_RXWTOE;
 800a5dc:	4b15      	ldr	r3, [pc, #84]	@ (800a634 <dwt_setrxtimeout+0x98>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	691a      	ldr	r2, [r3, #16]
 800a5e2:	4b14      	ldr	r3, [pc, #80]	@ (800a634 <dwt_setrxtimeout+0x98>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	2180      	movs	r1, #128	@ 0x80
 800a5e8:	0549      	lsls	r1, r1, #21
 800a5ea:	430a      	orrs	r2, r1
 800a5ec:	611a      	str	r2, [r3, #16]

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 800a5ee:	183b      	adds	r3, r7, r0
 800a5f0:	781b      	ldrb	r3, [r3, #0]
 800a5f2:	001a      	movs	r2, r3
 800a5f4:	2103      	movs	r1, #3
 800a5f6:	2004      	movs	r0, #4
 800a5f8:	f7ff fd9e 	bl	800a138 <dwt_write8bitoffsetreg>
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
    }

} // end dwt_setrxtimeout()
 800a5fc:	e015      	b.n	800a62a <dwt_setrxtimeout+0x8e>
        temp &= ~((uint8)(SYS_CFG_RXWTOE>>24)); // Shift RXWTOE mask as we read the upper byte only
 800a5fe:	200f      	movs	r0, #15
 800a600:	183b      	adds	r3, r7, r0
 800a602:	183a      	adds	r2, r7, r0
 800a604:	7812      	ldrb	r2, [r2, #0]
 800a606:	2110      	movs	r1, #16
 800a608:	438a      	bics	r2, r1
 800a60a:	701a      	strb	r2, [r3, #0]
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);
 800a60c:	4b09      	ldr	r3, [pc, #36]	@ (800a634 <dwt_setrxtimeout+0x98>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	691a      	ldr	r2, [r3, #16]
 800a612:	4b08      	ldr	r3, [pc, #32]	@ (800a634 <dwt_setrxtimeout+0x98>)
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	4908      	ldr	r1, [pc, #32]	@ (800a638 <dwt_setrxtimeout+0x9c>)
 800a618:	400a      	ands	r2, r1
 800a61a:	611a      	str	r2, [r3, #16]
        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 800a61c:	183b      	adds	r3, r7, r0
 800a61e:	781b      	ldrb	r3, [r3, #0]
 800a620:	001a      	movs	r2, r3
 800a622:	2103      	movs	r1, #3
 800a624:	2004      	movs	r0, #4
 800a626:	f7ff fd87 	bl	800a138 <dwt_write8bitoffsetreg>
} // end dwt_setrxtimeout()
 800a62a:	46c0      	nop			@ (mov r8, r8)
 800a62c:	46bd      	mov	sp, r7
 800a62e:	b004      	add	sp, #16
 800a630:	bdb0      	pop	{r4, r5, r7, pc}
 800a632:	46c0      	nop			@ (mov r8, r8)
 800a634:	200001bc 	.word	0x200001bc
 800a638:	efffffff 	.word	0xefffffff

0800a63c <dwt_setpreambledetecttimeout>:
 * output parameters
 *
 * no return value
 */
void dwt_setpreambledetecttimeout(uint16 timeout)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b082      	sub	sp, #8
 800a640:	af00      	add	r7, sp, #0
 800a642:	0002      	movs	r2, r0
 800a644:	1dbb      	adds	r3, r7, #6
 800a646:	801a      	strh	r2, [r3, #0]
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_PRETOC_OFFSET, timeout);
 800a648:	1dbb      	adds	r3, r7, #6
 800a64a:	881b      	ldrh	r3, [r3, #0]
 800a64c:	001a      	movs	r2, r3
 800a64e:	2124      	movs	r1, #36	@ 0x24
 800a650:	2027      	movs	r0, #39	@ 0x27
 800a652:	f7ff fd84 	bl	800a15e <dwt_write16bitoffsetreg>
}
 800a656:	46c0      	nop			@ (mov r8, r8)
 800a658:	46bd      	mov	sp, r7
 800a65a:	b002      	add	sp, #8
 800a65c:	bd80      	pop	{r7, pc}

0800a65e <dwt_rxreset>:
 * output parameters
 *
 * no return value
 */
void dwt_rxreset(void)
{
 800a65e:	b580      	push	{r7, lr}
 800a660:	af00      	add	r7, sp, #0
    // Set RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_RX);
 800a662:	22e0      	movs	r2, #224	@ 0xe0
 800a664:	2103      	movs	r1, #3
 800a666:	2036      	movs	r0, #54	@ 0x36
 800a668:	f7ff fd66 	bl	800a138 <dwt_write8bitoffsetreg>

    // Clear RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 800a66c:	22f0      	movs	r2, #240	@ 0xf0
 800a66e:	2103      	movs	r1, #3
 800a670:	2036      	movs	r0, #54	@ 0x36
 800a672:	f7ff fd61 	bl	800a138 <dwt_write8bitoffsetreg>
}
 800a676:	46c0      	nop			@ (mov r8, r8)
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}

0800a67c <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	af00      	add	r7, sp, #0
    _dwt_disablesequencing();
 800a680:	f7ff ff12 	bl	800a4a8 <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
 800a684:	2200      	movs	r2, #0
 800a686:	2100      	movs	r1, #0
 800a688:	202c      	movs	r0, #44	@ 0x2c
 800a68a:	f7ff fd68 	bl	800a15e <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
 800a68e:	2200      	movs	r2, #0
 800a690:	2106      	movs	r1, #6
 800a692:	202c      	movs	r0, #44	@ 0x2c
 800a694:	f7ff fd50 	bl	800a138 <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
 800a698:	f7ff fdca 	bl	800a230 <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
 800a69c:	2200      	movs	r2, #0
 800a69e:	2103      	movs	r1, #3
 800a6a0:	2036      	movs	r0, #54	@ 0x36
 800a6a2:	f7ff fd49 	bl	800a138 <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
 800a6a6:	2001      	movs	r0, #1
 800a6a8:	f000 f849 	bl	800a73e <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 800a6ac:	22f0      	movs	r2, #240	@ 0xf0
 800a6ae:	2103      	movs	r1, #3
 800a6b0:	2036      	movs	r0, #54	@ 0x36
 800a6b2:	f7ff fd41 	bl	800a138 <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
 800a6b6:	4b03      	ldr	r3, [pc, #12]	@ (800a6c4 <dwt_softreset+0x48>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	755a      	strb	r2, [r3, #21]
}
 800a6be:	46c0      	nop			@ (mov r8, r8)
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}
 800a6c4:	200001bc 	.word	0x200001bc

0800a6c8 <dwt_setxtaltrim>:
 * output parameters
 *
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b084      	sub	sp, #16
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	0002      	movs	r2, r0
 800a6d0:	1dfb      	adds	r3, r7, #7
 800a6d2:	701a      	strb	r2, [r3, #0]
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
 800a6d4:	1dfb      	adds	r3, r7, #7
 800a6d6:	781b      	ldrb	r3, [r3, #0]
 800a6d8:	b25b      	sxtb	r3, r3
 800a6da:	221f      	movs	r2, #31
 800a6dc:	4013      	ands	r3, r2
 800a6de:	b25b      	sxtb	r3, r3
 800a6e0:	2260      	movs	r2, #96	@ 0x60
 800a6e2:	4313      	orrs	r3, r2
 800a6e4:	b25a      	sxtb	r2, r3
 800a6e6:	210f      	movs	r1, #15
 800a6e8:	187b      	adds	r3, r7, r1
 800a6ea:	701a      	strb	r2, [r3, #0]
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
 800a6ec:	187b      	adds	r3, r7, r1
 800a6ee:	781b      	ldrb	r3, [r3, #0]
 800a6f0:	001a      	movs	r2, r3
 800a6f2:	210e      	movs	r1, #14
 800a6f4:	202b      	movs	r0, #43	@ 0x2b
 800a6f6:	f7ff fd1f 	bl	800a138 <dwt_write8bitoffsetreg>
}
 800a6fa:	46c0      	nop			@ (mov r8, r8)
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	b004      	add	sp, #16
 800a700:	bd80      	pop	{r7, pc}

0800a702 <decamutexon>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
 800a702:	b580      	push	{r7, lr}
 800a704:	b082      	sub	sp, #8
 800a706:	af00      	add	r7, sp, #0
	decaIrqStatus_t s = port_GetEXT_IRQStatus();
 800a708:	f000 f9f2 	bl	800aaf0 <port_GetEXT_IRQStatus>
 800a70c:	0003      	movs	r3, r0
 800a70e:	607b      	str	r3, [r7, #4]

	if(s) {
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d001      	beq.n	800a71a <decamutexon+0x18>
		port_DisableEXT_IRQ(); //disable the external interrupt line
 800a716:	f000 f9db 	bl	800aad0 <port_DisableEXT_IRQ>
	}
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
 800a71a:	687b      	ldr	r3, [r7, #4]
}
 800a71c:	0018      	movs	r0, r3
 800a71e:	46bd      	mov	sp, r7
 800a720:	b002      	add	sp, #8
 800a722:	bd80      	pop	{r7, pc}

0800a724 <decamutexoff>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b082      	sub	sp, #8
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
	if(s) { //need to check the port state as we can't use level sensitive interrupt on the STM ARM
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d001      	beq.n	800a736 <decamutexoff+0x12>
		port_EnableEXT_IRQ();
 800a732:	f000 f9d5 	bl	800aae0 <port_EnableEXT_IRQ>
	}
}
 800a736:	46c0      	nop			@ (mov r8, r8)
 800a738:	46bd      	mov	sp, r7
 800a73a:	b002      	add	sp, #8
 800a73c:	bd80      	pop	{r7, pc}

0800a73e <deca_sleep>:
#include "sleep.h"
#include "port.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
__INLINE void deca_sleep(unsigned int time_ms)
{
 800a73e:	b580      	push	{r7, lr}
 800a740:	b082      	sub	sp, #8
 800a742:	af00      	add	r7, sp, #0
 800a744:	6078      	str	r0, [r7, #4]
	Sleep(time_ms);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	0018      	movs	r0, r3
 800a74a:	f000 f8f2 	bl	800a932 <Sleep>
}
 800a74e:	46c0      	nop			@ (mov r8, r8)
 800a750:	46bd      	mov	sp, r7
 800a752:	b002      	add	sp, #8
 800a754:	bd80      	pop	{r7, pc}
	...

0800a758 <writetospi>:
#pragma GCC optimize ("O3")
int writetospi(uint16_t headerLength,
               const    uint8_t *headerBuffer,
               uint32_t bodyLength,
               const    uint8_t *bodyBuffer)
{
 800a758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a75a:	46d6      	mov	lr, sl
 800a75c:	4646      	mov	r6, r8
 800a75e:	464f      	mov	r7, r9
 800a760:	b5c0      	push	{r6, r7, lr}
 800a762:	4682      	mov	sl, r0
 800a764:	4689      	mov	r9, r1
 800a766:	0015      	movs	r5, r2
 800a768:	4698      	mov	r8, r3
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 800a76a:	f7ff ffca 	bl	800a702 <decamutexon>
 800a76e:	0006      	movs	r6, r0

    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800a770:	4c14      	ldr	r4, [pc, #80]	@ (800a7c4 <writetospi+0x6c>)
 800a772:	0020      	movs	r0, r4
 800a774:	f7f9 ff4d 	bl	8004612 <HAL_SPI_GetState>
 800a778:	2801      	cmp	r0, #1
 800a77a:	d1fa      	bne.n	800a772 <writetospi+0x1a>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 800a77c:	308f      	adds	r0, #143	@ 0x8f
 800a77e:	2200      	movs	r2, #0
 800a780:	2110      	movs	r1, #16
 800a782:	05c0      	lsls	r0, r0, #23
 800a784:	f7f7 f8c3 	bl	800190e <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&headerBuffer[0], headerLength, HAL_MAX_DELAY);    /* Send header in polling mode */
 800a788:	2301      	movs	r3, #1
 800a78a:	4652      	mov	r2, sl
 800a78c:	4649      	mov	r1, r9
 800a78e:	0020      	movs	r0, r4
 800a790:	425b      	negs	r3, r3
 800a792:	f7f9 fddf 	bl	8004354 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)&bodyBuffer[0], bodyLength, HAL_MAX_DELAY);        /* Send data in polling mode */
 800a796:	2301      	movs	r3, #1
 800a798:	4641      	mov	r1, r8
 800a79a:	b2aa      	uxth	r2, r5
 800a79c:	425b      	negs	r3, r3
 800a79e:	0020      	movs	r0, r4
 800a7a0:	f7f9 fdd8 	bl	8004354 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 800a7a4:	2090      	movs	r0, #144	@ 0x90
 800a7a6:	2201      	movs	r2, #1
 800a7a8:	2110      	movs	r1, #16
 800a7aa:	05c0      	lsls	r0, r0, #23
 800a7ac:	f7f7 f8af 	bl	800190e <HAL_GPIO_WritePin>

    decamutexoff(stat);
 800a7b0:	0030      	movs	r0, r6
 800a7b2:	f7ff ffb7 	bl	800a724 <decamutexoff>

    return 0;
} // end writetospi()
 800a7b6:	2000      	movs	r0, #0
 800a7b8:	bce0      	pop	{r5, r6, r7}
 800a7ba:	46ba      	mov	sl, r7
 800a7bc:	46b1      	mov	r9, r6
 800a7be:	46a8      	mov	r8, r5
 800a7c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7c2:	46c0      	nop			@ (mov r8, r8)
 800a7c4:	20000250 	.word	0x20000250

0800a7c8 <readfromspi>:
#pragma GCC optimize ("O3")
int readfromspi(uint16_t headerLength,
                const uint8_t *headerBuffer,
                uint32_t readlength,
                uint8_t *readBuffer)
{
 800a7c8:	b570      	push	{r4, r5, r6, lr}
 800a7ca:	46de      	mov	lr, fp
 800a7cc:	464d      	mov	r5, r9
 800a7ce:	4644      	mov	r4, r8
 800a7d0:	4656      	mov	r6, sl
 800a7d2:	b570      	push	{r4, r5, r6, lr}
 800a7d4:	468b      	mov	fp, r1
 800a7d6:	0004      	movs	r4, r0
 800a7d8:	4692      	mov	sl, r2
 800a7da:	4698      	mov	r8, r3
    int i;
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 800a7dc:	f7ff ff91 	bl	800a702 <decamutexon>
 800a7e0:	4681      	mov	r9, r0

    /* Blocking: Check whether previous transfer has been finished */
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800a7e2:	4d20      	ldr	r5, [pc, #128]	@ (800a864 <readfromspi+0x9c>)
 800a7e4:	0028      	movs	r0, r5
 800a7e6:	f7f9 ff14 	bl	8004612 <HAL_SPI_GetState>
 800a7ea:	2801      	cmp	r0, #1
 800a7ec:	d1fa      	bne.n	800a7e4 <readfromspi+0x1c>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 800a7ee:	308f      	adds	r0, #143	@ 0x8f
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	2110      	movs	r1, #16
 800a7f4:	05c0      	lsls	r0, r0, #23
 800a7f6:	f7f7 f88a 	bl	800190e <HAL_GPIO_WritePin>

    /* Send header */
    for(i=0; i<headerLength; i++)
 800a7fa:	2c00      	cmp	r4, #0
 800a7fc:	d00b      	beq.n	800a816 <readfromspi+0x4e>
 800a7fe:	2600      	movs	r6, #0
    {
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 800a800:	465a      	mov	r2, fp
 800a802:	2301      	movs	r3, #1
 800a804:	1991      	adds	r1, r2, r6
 800a806:	0028      	movs	r0, r5
    for(i=0; i<headerLength; i++)
 800a808:	3601      	adds	r6, #1
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 800a80a:	2201      	movs	r2, #1
 800a80c:	425b      	negs	r3, r3
 800a80e:	f7f9 fda1 	bl	8004354 <HAL_SPI_Transmit>
    for(i=0; i<headerLength; i++)
 800a812:	42a6      	cmp	r6, r4
 800a814:	dbf4      	blt.n	800a800 <readfromspi+0x38>
    }

    /* for the data buffer use LL functions directly as the HAL SPI read function
     * has issue reading single bytes */
    while(readlength-- > 0)
 800a816:	4653      	mov	r3, sl
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d013      	beq.n	800a844 <readfromspi+0x7c>
 800a81c:	4640      	mov	r0, r8
 800a81e:	18c6      	adds	r6, r0, r3
        /* Wait until TXE flag is set to send data */
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
        {
        }

        hspi1.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 800a820:	2300      	movs	r3, #0
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
 800a822:	2202      	movs	r2, #2
        hspi1.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 800a824:	469c      	mov	ip, r3
        e.g. when waking up DW1000 from DEEPSLEEP via dwt_spicswakeup() function.
        */

        /* Wait until RXNE flag is set to read data */
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 800a826:	2401      	movs	r4, #1
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_TXE) == RESET)
 800a828:	6829      	ldr	r1, [r5, #0]
 800a82a:	688b      	ldr	r3, [r1, #8]
 800a82c:	421a      	tst	r2, r3
 800a82e:	d0fc      	beq.n	800a82a <readfromspi+0x62>
        hspi1.Instance->DR = 0; /* set output to 0 (MOSI), this is necessary for
 800a830:	4663      	mov	r3, ip
 800a832:	60cb      	str	r3, [r1, #12]
        while(__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_RXNE) == RESET)
 800a834:	688b      	ldr	r3, [r1, #8]
 800a836:	421c      	tst	r4, r3
 800a838:	d0fc      	beq.n	800a834 <readfromspi+0x6c>
        {
        }

        (*readBuffer++) = hspi1.Instance->DR;  //copy data read form (MISO)
 800a83a:	68cb      	ldr	r3, [r1, #12]
 800a83c:	7003      	strb	r3, [r0, #0]
    while(readlength-- > 0)
 800a83e:	3001      	adds	r0, #1
 800a840:	4286      	cmp	r6, r0
 800a842:	d1f1      	bne.n	800a828 <readfromspi+0x60>
    }

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 800a844:	2090      	movs	r0, #144	@ 0x90
 800a846:	2201      	movs	r2, #1
 800a848:	2110      	movs	r1, #16
 800a84a:	05c0      	lsls	r0, r0, #23
 800a84c:	f7f7 f85f 	bl	800190e <HAL_GPIO_WritePin>

    decamutexoff(stat);
 800a850:	4648      	mov	r0, r9
 800a852:	f7ff ff67 	bl	800a724 <decamutexoff>

    return 0;
} // end readfromspi()
 800a856:	2000      	movs	r0, #0
 800a858:	bc78      	pop	{r3, r4, r5, r6}
 800a85a:	46b3      	mov	fp, r6
 800a85c:	46aa      	mov	sl, r5
 800a85e:	46a1      	mov	r9, r4
 800a860:	4698      	mov	r8, r3
 800a862:	bd70      	pop	{r4, r5, r6, pc}
 800a864:	20000250 	.word	0x20000250

0800a868 <__NVIC_EnableIRQ>:
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b082      	sub	sp, #8
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	0002      	movs	r2, r0
 800a870:	1dfb      	adds	r3, r7, #7
 800a872:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800a874:	1dfb      	adds	r3, r7, #7
 800a876:	781b      	ldrb	r3, [r3, #0]
 800a878:	2b7f      	cmp	r3, #127	@ 0x7f
 800a87a:	d809      	bhi.n	800a890 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a87c:	1dfb      	adds	r3, r7, #7
 800a87e:	781b      	ldrb	r3, [r3, #0]
 800a880:	001a      	movs	r2, r3
 800a882:	231f      	movs	r3, #31
 800a884:	401a      	ands	r2, r3
 800a886:	4b04      	ldr	r3, [pc, #16]	@ (800a898 <__NVIC_EnableIRQ+0x30>)
 800a888:	2101      	movs	r1, #1
 800a88a:	4091      	lsls	r1, r2
 800a88c:	000a      	movs	r2, r1
 800a88e:	601a      	str	r2, [r3, #0]
}
 800a890:	46c0      	nop			@ (mov r8, r8)
 800a892:	46bd      	mov	sp, r7
 800a894:	b002      	add	sp, #8
 800a896:	bd80      	pop	{r7, pc}
 800a898:	e000e100 	.word	0xe000e100

0800a89c <__NVIC_DisableIRQ>:
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b082      	sub	sp, #8
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	0002      	movs	r2, r0
 800a8a4:	1dfb      	adds	r3, r7, #7
 800a8a6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800a8a8:	1dfb      	adds	r3, r7, #7
 800a8aa:	781b      	ldrb	r3, [r3, #0]
 800a8ac:	2b7f      	cmp	r3, #127	@ 0x7f
 800a8ae:	d810      	bhi.n	800a8d2 <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a8b0:	1dfb      	adds	r3, r7, #7
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	001a      	movs	r2, r3
 800a8b6:	231f      	movs	r3, #31
 800a8b8:	4013      	ands	r3, r2
 800a8ba:	4908      	ldr	r1, [pc, #32]	@ (800a8dc <__NVIC_DisableIRQ+0x40>)
 800a8bc:	2201      	movs	r2, #1
 800a8be:	409a      	lsls	r2, r3
 800a8c0:	0013      	movs	r3, r2
 800a8c2:	2280      	movs	r2, #128	@ 0x80
 800a8c4:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 800a8c6:	f3bf 8f4f 	dsb	sy
}
 800a8ca:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 800a8cc:	f3bf 8f6f 	isb	sy
}
 800a8d0:	46c0      	nop			@ (mov r8, r8)
}
 800a8d2:	46c0      	nop			@ (mov r8, r8)
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	b002      	add	sp, #8
 800a8d8:	bd80      	pop	{r7, pc}
 800a8da:	46c0      	nop			@ (mov r8, r8)
 800a8dc:	e000e100 	.word	0xe000e100

0800a8e0 <usleep>:
/* @fn    usleep
 * @brief precise usleep() delay
 * */
#pragma GCC optimize ("O0")
int usleep(useconds_t usec)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b084      	sub	sp, #16
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
    int i,j;
#pragma GCC ivdep
    for(i=0;i<usec;i++)
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	60fb      	str	r3, [r7, #12]
 800a8ec:	e014      	b.n	800a918 <usleep+0x38>
    {
#pragma GCC ivdep
        for(j=0;j<2;j++)
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	60bb      	str	r3, [r7, #8]
 800a8f2:	e004      	b.n	800a8fe <usleep+0x1e>
        {
            __NOP();
 800a8f4:	46c0      	nop			@ (mov r8, r8)
            __NOP();
 800a8f6:	46c0      	nop			@ (mov r8, r8)
        for(j=0;j<2;j++)
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	3301      	adds	r3, #1
 800a8fc:	60bb      	str	r3, [r7, #8]
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	2201      	movs	r2, #1
 800a902:	0fd8      	lsrs	r0, r3, #31
 800a904:	17d1      	asrs	r1, r2, #31
 800a906:	429a      	cmp	r2, r3
 800a908:	4148      	adcs	r0, r1
 800a90a:	0003      	movs	r3, r0
 800a90c:	b2db      	uxtb	r3, r3
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d1f0      	bne.n	800a8f4 <usleep+0x14>
    for(i=0;i<usec;i++)
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	3301      	adds	r3, #1
 800a916:	60fb      	str	r3, [r7, #12]
 800a918:	68fa      	ldr	r2, [r7, #12]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	429a      	cmp	r2, r3
 800a91e:	419b      	sbcs	r3, r3
 800a920:	425b      	negs	r3, r3
 800a922:	b2db      	uxtb	r3, r3
 800a924:	2b00      	cmp	r3, #0
 800a926:	d1e2      	bne.n	800a8ee <usleep+0xe>
        }
    }
    return 0;
 800a928:	2300      	movs	r3, #0
}
 800a92a:	0018      	movs	r0, r3
 800a92c:	46bd      	mov	sp, r7
 800a92e:	b004      	add	sp, #16
 800a930:	bd80      	pop	{r7, pc}

0800a932 <Sleep>:
/* @fn    Sleep
 * @brief Sleep delay in ms using SysTick timer
 * */
__INLINE void
Sleep(uint32_t x)
{
 800a932:	b580      	push	{r7, lr}
 800a934:	b082      	sub	sp, #8
 800a936:	af00      	add	r7, sp, #0
 800a938:	6078      	str	r0, [r7, #4]
    HAL_Delay(x);
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	0018      	movs	r0, r3
 800a93e:	f7f6 facf 	bl	8000ee0 <HAL_Delay>
}
 800a942:	46c0      	nop			@ (mov r8, r8)
 800a944:	46bd      	mov	sp, r7
 800a946:	b002      	add	sp, #8
 800a948:	bd80      	pop	{r7, pc}
	...

0800a94c <EXTI_GetITEnStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The "enable" state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITEnStatus(uint32_t x)
{
 800a94c:	b580      	push	{r7, lr}
 800a94e:	b082      	sub	sp, #8
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
    return ((NVIC->ISER[(((uint32_t)x) >> 5UL)] &\
 800a954:	4a09      	ldr	r2, [pc, #36]	@ (800a97c <EXTI_GetITEnStatus+0x30>)
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	095b      	lsrs	r3, r3, #5
 800a95a:	009b      	lsls	r3, r3, #2
 800a95c:	589a      	ldr	r2, [r3, r2]
            (uint32_t)(1UL << (((uint32_t)x) & 0x1FUL)) ) == (uint32_t)RESET)?(RESET):(SET);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	211f      	movs	r1, #31
 800a962:	400b      	ands	r3, r1
 800a964:	40da      	lsrs	r2, r3
 800a966:	0013      	movs	r3, r2
 800a968:	2201      	movs	r2, #1
 800a96a:	4013      	ands	r3, r2
 800a96c:	1e5a      	subs	r2, r3, #1
 800a96e:	4193      	sbcs	r3, r2
 800a970:	b2db      	uxtb	r3, r3
}
 800a972:	0018      	movs	r0, r3
 800a974:	46bd      	mov	sp, r7
 800a976:	b002      	add	sp, #8
 800a978:	bd80      	pop	{r7, pc}
 800a97a:	46c0      	nop			@ (mov r8, r8)
 800a97c:	e000e100 	.word	0xe000e100

0800a980 <reset_DW1000>:
 *          In general it is output, but it also can be used to reset the digital
 *          part of DW1000 by driving this pin low.
 *          Note, the DW_RESET pin should not be driven high externally.
 * */
void reset_DW1000(void)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b086      	sub	sp, #24
 800a984:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef    GPIO_InitStruct;

    // Enable GPIO used for DW1000 reset as open collector output
    GPIO_InitStruct.Pin = DW_RESET_Pin;
 800a986:	1d3b      	adds	r3, r7, #4
 800a988:	2204      	movs	r2, #4
 800a98a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800a98c:	1d3b      	adds	r3, r7, #4
 800a98e:	2211      	movs	r2, #17
 800a990:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a992:	1d3b      	adds	r3, r7, #4
 800a994:	2200      	movs	r2, #0
 800a996:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 800a998:	1d3a      	adds	r2, r7, #4
 800a99a:	2390      	movs	r3, #144	@ 0x90
 800a99c:	05db      	lsls	r3, r3, #23
 800a99e:	0011      	movs	r1, r2
 800a9a0:	0018      	movs	r0, r3
 800a9a2:	f7f6 fe1f 	bl	80015e4 <HAL_GPIO_Init>

    //drive the RSTn pin low
    HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_RESET);
 800a9a6:	2390      	movs	r3, #144	@ 0x90
 800a9a8:	05db      	lsls	r3, r3, #23
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	2104      	movs	r1, #4
 800a9ae:	0018      	movs	r0, r3
 800a9b0:	f7f6 ffad 	bl	800190e <HAL_GPIO_WritePin>

    usleep(1);
 800a9b4:	2001      	movs	r0, #1
 800a9b6:	f7ff ff93 	bl	800a8e0 <usleep>

    //put the pin back to output open-drain (not active)
    setup_DW1000RSTnIRQ(0);
 800a9ba:	2000      	movs	r0, #0
 800a9bc:	f000 f807 	bl	800a9ce <setup_DW1000RSTnIRQ>



    Sleep(2);
 800a9c0:	2002      	movs	r0, #2
 800a9c2:	f7ff ffb6 	bl	800a932 <Sleep>
}
 800a9c6:	46c0      	nop			@ (mov r8, r8)
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	b006      	add	sp, #24
 800a9cc:	bd80      	pop	{r7, pc}

0800a9ce <setup_DW1000RSTnIRQ>:
 * @brief   setup the DW_RESET pin mode
 *          0 - output Open collector mode
 *          !0 - input mode with connected EXTI2 IRQ
 * */
void setup_DW1000RSTnIRQ(int enable)
{
 800a9ce:	b580      	push	{r7, lr}
 800a9d0:	b088      	sub	sp, #32
 800a9d2:	af00      	add	r7, sp, #0
 800a9d4:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;

    if(enable)
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d01a      	beq.n	800aa12 <setup_DW1000RSTnIRQ+0x44>
    {
        // Enable GPIO used as DECA RESET for interrupt
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 800a9dc:	210c      	movs	r1, #12
 800a9de:	187b      	adds	r3, r7, r1
 800a9e0:	2204      	movs	r2, #4
 800a9e2:	601a      	str	r2, [r3, #0]
        GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800a9e4:	187b      	adds	r3, r7, r1
 800a9e6:	2288      	movs	r2, #136	@ 0x88
 800a9e8:	0352      	lsls	r2, r2, #13
 800a9ea:	605a      	str	r2, [r3, #4]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9ec:	187b      	adds	r3, r7, r1
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	609a      	str	r2, [r3, #8]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 800a9f2:	187a      	adds	r2, r7, r1
 800a9f4:	2390      	movs	r3, #144	@ 0x90
 800a9f6:	05db      	lsls	r3, r3, #23
 800a9f8:	0011      	movs	r1, r2
 800a9fa:	0018      	movs	r0, r3
 800a9fc:	f7f6 fdf2 	bl	80015e4 <HAL_GPIO_Init>

        HAL_NVIC_EnableIRQ(EXTI2_IRQn);     //pin #0 -> EXTI #0
 800aa00:	2006      	movs	r0, #6
 800aa02:	f7f6 fdc2 	bl	800158a <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 800aa06:	2200      	movs	r2, #0
 800aa08:	2105      	movs	r1, #5
 800aa0a:	2006      	movs	r0, #6
 800aa0c:	f7f6 fda8 	bl	8001560 <HAL_NVIC_SetPriority>
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
    }
}
 800aa10:	e01d      	b.n	800aa4e <setup_DW1000RSTnIRQ+0x80>
        HAL_NVIC_DisableIRQ(EXTI2_IRQn);    //pin #0 -> EXTI #0
 800aa12:	2006      	movs	r0, #6
 800aa14:	f7f6 fdc9 	bl	80015aa <HAL_NVIC_DisableIRQ>
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 800aa18:	210c      	movs	r1, #12
 800aa1a:	187b      	adds	r3, r7, r1
 800aa1c:	2204      	movs	r2, #4
 800aa1e:	601a      	str	r2, [r3, #0]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800aa20:	187b      	adds	r3, r7, r1
 800aa22:	2211      	movs	r2, #17
 800aa24:	605a      	str	r2, [r3, #4]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa26:	187b      	adds	r3, r7, r1
 800aa28:	2200      	movs	r2, #0
 800aa2a:	609a      	str	r2, [r3, #8]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800aa2c:	187b      	adds	r3, r7, r1
 800aa2e:	2203      	movs	r2, #3
 800aa30:	60da      	str	r2, [r3, #12]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 800aa32:	187a      	adds	r2, r7, r1
 800aa34:	2390      	movs	r3, #144	@ 0x90
 800aa36:	05db      	lsls	r3, r3, #23
 800aa38:	0011      	movs	r1, r2
 800aa3a:	0018      	movs	r0, r3
 800aa3c:	f7f6 fdd2 	bl	80015e4 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
 800aa40:	2390      	movs	r3, #144	@ 0x90
 800aa42:	05db      	lsls	r3, r3, #23
 800aa44:	2201      	movs	r2, #1
 800aa46:	2104      	movs	r1, #4
 800aa48:	0018      	movs	r0, r3
 800aa4a:	f7f6 ff60 	bl	800190e <HAL_GPIO_WritePin>
}
 800aa4e:	46c0      	nop			@ (mov r8, r8)
 800aa50:	46bd      	mov	sp, r7
 800aa52:	b008      	add	sp, #32
 800aa54:	bd80      	pop	{r7, pc}
	...

0800aa58 <port_set_dw1000_slowrate>:
/* @fn      port_set_dw1000_slowrate
 * @brief   set 2.25MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_slowrate(void)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800aa5c:	4b04      	ldr	r3, [pc, #16]	@ (800aa70 <port_set_dw1000_slowrate+0x18>)
 800aa5e:	2218      	movs	r2, #24
 800aa60:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 800aa62:	4b03      	ldr	r3, [pc, #12]	@ (800aa70 <port_set_dw1000_slowrate+0x18>)
 800aa64:	0018      	movs	r0, r3
 800aa66:	f7f9 fbbd 	bl	80041e4 <HAL_SPI_Init>
}
 800aa6a:	46c0      	nop			@ (mov r8, r8)
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}
 800aa70:	20000250 	.word	0x20000250

0800aa74 <port_set_dw1000_fastrate>:
/* @fn      port_set_dw1000_fastrate
 * @brief   set 18MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_fastrate(void)
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800aa78:	4b04      	ldr	r3, [pc, #16]	@ (800aa8c <port_set_dw1000_fastrate+0x18>)
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 800aa7e:	4b03      	ldr	r3, [pc, #12]	@ (800aa8c <port_set_dw1000_fastrate+0x18>)
 800aa80:	0018      	movs	r0, r3
 800aa82:	f7f9 fbaf 	bl	80041e4 <HAL_SPI_Init>
}
 800aa86:	46c0      	nop			@ (mov r8, r8)
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	bd80      	pop	{r7, pc}
 800aa8c:	20000250 	.word	0x20000250

0800aa90 <HAL_GPIO_EXTI_Callback>:
/* @fn      HAL_GPIO_EXTI_Callback
 * @brief   IRQ HAL call-back for all EXTI configured lines
 *          i.e. DW_RESET_Pin and DW_IRQn_Pin
 * */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b082      	sub	sp, #8
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	0002      	movs	r2, r0
 800aa98:	1dbb      	adds	r3, r7, #6
 800aa9a:	801a      	strh	r2, [r3, #0]
    if (GPIO_Pin == DW_IRQn_Pin)
 800aa9c:	1dbb      	adds	r3, r7, #6
 800aa9e:	881b      	ldrh	r3, [r3, #0]
 800aaa0:	2b20      	cmp	r3, #32
 800aaa2:	d101      	bne.n	800aaa8 <HAL_GPIO_EXTI_Callback+0x18>
    {
        process_deca_irq();
 800aaa4:	f000 f804 	bl	800aab0 <process_deca_irq>
    }
}
 800aaa8:	46c0      	nop			@ (mov r8, r8)
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	b002      	add	sp, #8
 800aaae:	bd80      	pop	{r7, pc}

0800aab0 <process_deca_irq>:
 * @brief   main call-back for processing of DW1000 IRQ
 *          it re-enters the IRQ routing and processes all events.
 *          After processing of all events, DW1000 will clear the IRQ line.
 * */
__INLINE void process_deca_irq(void)
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	af00      	add	r7, sp, #0
    while(port_CheckEXT_IRQ() != 0)
 800aab4:	e002      	b.n	800aabc <process_deca_irq+0xc>
    {

        port_deca_isr();
 800aab6:	4b05      	ldr	r3, [pc, #20]	@ (800aacc <process_deca_irq+0x1c>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	4798      	blx	r3
    while(port_CheckEXT_IRQ() != 0)
 800aabc:	f000 f822 	bl	800ab04 <port_CheckEXT_IRQ>
 800aac0:	1e03      	subs	r3, r0, #0
 800aac2:	d1f8      	bne.n	800aab6 <process_deca_irq+0x6>

    } //while DW1000 IRQ line active
}
 800aac4:	46c0      	nop			@ (mov r8, r8)
 800aac6:	46c0      	nop			@ (mov r8, r8)
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}
 800aacc:	200015a0 	.word	0x200015a0

0800aad0 <port_DisableEXT_IRQ>:
/* @fn      port_DisableEXT_IRQ
 * @brief   wrapper to disable DW_IRQ pin IRQ
 *          in current implementation it disables all IRQ from lines 5:9
 * */
__INLINE void port_DisableEXT_IRQ(void)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	af00      	add	r7, sp, #0
    NVIC_DisableIRQ(DECAIRQ_EXTI_IRQn);
 800aad4:	2007      	movs	r0, #7
 800aad6:	f7ff fee1 	bl	800a89c <__NVIC_DisableIRQ>
}
 800aada:	46c0      	nop			@ (mov r8, r8)
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}

0800aae0 <port_EnableEXT_IRQ>:
/* @fn      port_EnableEXT_IRQ
 * @brief   wrapper to enable DW_IRQ pin IRQ
 *          in current implementation it enables all IRQ from lines 5:9
 * */
__INLINE void port_EnableEXT_IRQ(void)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	af00      	add	r7, sp, #0
    NVIC_EnableIRQ(DECAIRQ_EXTI_IRQn);
 800aae4:	2007      	movs	r0, #7
 800aae6:	f7ff febf 	bl	800a868 <__NVIC_EnableIRQ>
}
 800aaea:	46c0      	nop			@ (mov r8, r8)
 800aaec:	46bd      	mov	sp, r7
 800aaee:	bd80      	pop	{r7, pc}

0800aaf0 <port_GetEXT_IRQStatus>:

/* @fn      port_GetEXT_IRQStatus
 * @brief   wrapper to read a DW_IRQ pin IRQ status
 * */
__INLINE uint32_t port_GetEXT_IRQStatus(void)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	af00      	add	r7, sp, #0
    return EXTI_GetITEnStatus(DECAIRQ_EXTI_IRQn);
 800aaf4:	2007      	movs	r0, #7
 800aaf6:	f7ff ff29 	bl	800a94c <EXTI_GetITEnStatus>
 800aafa:	0003      	movs	r3, r0
}
 800aafc:	0018      	movs	r0, r3
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}
	...

0800ab04 <port_CheckEXT_IRQ>:

/* @fn      port_CheckEXT_IRQ
 * @brief   wrapper to read DW_IRQ input pin state
 * */
__INLINE uint32_t port_CheckEXT_IRQ(void)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(DECAIRQ_GPIO, DW_IRQn_Pin);
 800ab08:	4b04      	ldr	r3, [pc, #16]	@ (800ab1c <port_CheckEXT_IRQ+0x18>)
 800ab0a:	2120      	movs	r1, #32
 800ab0c:	0018      	movs	r0, r3
 800ab0e:	f7f6 fee1 	bl	80018d4 <HAL_GPIO_ReadPin>
 800ab12:	0003      	movs	r3, r0
}
 800ab14:	0018      	movs	r0, r3
 800ab16:	46bd      	mov	sp, r7
 800ab18:	bd80      	pop	{r7, pc}
 800ab1a:	46c0      	nop			@ (mov r8, r8)
 800ab1c:	48000400 	.word	0x48000400

0800ab20 <memcmp>:
 800ab20:	b530      	push	{r4, r5, lr}
 800ab22:	2400      	movs	r4, #0
 800ab24:	3901      	subs	r1, #1
 800ab26:	42a2      	cmp	r2, r4
 800ab28:	d101      	bne.n	800ab2e <memcmp+0xe>
 800ab2a:	2000      	movs	r0, #0
 800ab2c:	e005      	b.n	800ab3a <memcmp+0x1a>
 800ab2e:	5d03      	ldrb	r3, [r0, r4]
 800ab30:	3401      	adds	r4, #1
 800ab32:	5d0d      	ldrb	r5, [r1, r4]
 800ab34:	42ab      	cmp	r3, r5
 800ab36:	d0f6      	beq.n	800ab26 <memcmp+0x6>
 800ab38:	1b58      	subs	r0, r3, r5
 800ab3a:	bd30      	pop	{r4, r5, pc}

0800ab3c <memset>:
 800ab3c:	0003      	movs	r3, r0
 800ab3e:	1882      	adds	r2, r0, r2
 800ab40:	4293      	cmp	r3, r2
 800ab42:	d100      	bne.n	800ab46 <memset+0xa>
 800ab44:	4770      	bx	lr
 800ab46:	7019      	strb	r1, [r3, #0]
 800ab48:	3301      	adds	r3, #1
 800ab4a:	e7f9      	b.n	800ab40 <memset+0x4>

0800ab4c <__libc_init_array>:
 800ab4c:	b570      	push	{r4, r5, r6, lr}
 800ab4e:	2600      	movs	r6, #0
 800ab50:	4c0c      	ldr	r4, [pc, #48]	@ (800ab84 <__libc_init_array+0x38>)
 800ab52:	4d0d      	ldr	r5, [pc, #52]	@ (800ab88 <__libc_init_array+0x3c>)
 800ab54:	1b64      	subs	r4, r4, r5
 800ab56:	10a4      	asrs	r4, r4, #2
 800ab58:	42a6      	cmp	r6, r4
 800ab5a:	d109      	bne.n	800ab70 <__libc_init_array+0x24>
 800ab5c:	2600      	movs	r6, #0
 800ab5e:	f000 f819 	bl	800ab94 <_init>
 800ab62:	4c0a      	ldr	r4, [pc, #40]	@ (800ab8c <__libc_init_array+0x40>)
 800ab64:	4d0a      	ldr	r5, [pc, #40]	@ (800ab90 <__libc_init_array+0x44>)
 800ab66:	1b64      	subs	r4, r4, r5
 800ab68:	10a4      	asrs	r4, r4, #2
 800ab6a:	42a6      	cmp	r6, r4
 800ab6c:	d105      	bne.n	800ab7a <__libc_init_array+0x2e>
 800ab6e:	bd70      	pop	{r4, r5, r6, pc}
 800ab70:	00b3      	lsls	r3, r6, #2
 800ab72:	58eb      	ldr	r3, [r5, r3]
 800ab74:	4798      	blx	r3
 800ab76:	3601      	adds	r6, #1
 800ab78:	e7ee      	b.n	800ab58 <__libc_init_array+0xc>
 800ab7a:	00b3      	lsls	r3, r6, #2
 800ab7c:	58eb      	ldr	r3, [r5, r3]
 800ab7e:	4798      	blx	r3
 800ab80:	3601      	adds	r6, #1
 800ab82:	e7f2      	b.n	800ab6a <__libc_init_array+0x1e>
 800ab84:	0800ae0c 	.word	0x0800ae0c
 800ab88:	0800ae0c 	.word	0x0800ae0c
 800ab8c:	0800ae10 	.word	0x0800ae10
 800ab90:	0800ae0c 	.word	0x0800ae0c

0800ab94 <_init>:
 800ab94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab96:	46c0      	nop			@ (mov r8, r8)
 800ab98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab9a:	bc08      	pop	{r3}
 800ab9c:	469e      	mov	lr, r3
 800ab9e:	4770      	bx	lr

0800aba0 <_fini>:
 800aba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aba2:	46c0      	nop			@ (mov r8, r8)
 800aba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aba6:	bc08      	pop	{r3}
 800aba8:	469e      	mov	lr, r3
 800abaa:	4770      	bx	lr
