#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x13867c0 .scope module, "ALU_4bit" "ALU_4bit" 2 31;
 .timescale -9 -12;
L_0x1b15230 .functor NOT 1, L_0x1b15810, C4<0>, C4<0>, C4<0>;
L_0x1b17ce0/d .functor NOR 1, L_0x1b17d80, L_0x1b17c20, L_0x1b17f40, L_0x1b17e20;
L_0x1b17ce0 .delay (40000,40000,40000) L_0x1b17ce0/d;
v0x13a4f70_0 .net *"_s31", 0 0, L_0x1b15810; 1 drivers
v0x13af090_0 .net *"_s41", 0 0, L_0x1b17d80; 1 drivers
v0x13af110_0 .net *"_s43", 0 0, L_0x1b17c20; 1 drivers
v0x13aee30_0 .net *"_s45", 0 0, L_0x1b17f40; 1 drivers
v0x13aeeb0_0 .net *"_s47", 0 0, L_0x1b17e20; 1 drivers
v0x13aeba0_0 .net "carryout", 0 0, L_0x1b10cc0; 1 drivers
v0x13aec20_0 .net "command", 2 0, C4<zzz>; 0 drivers
RS_0x7f5a7234f638 .resolv tri, L_0x1b03bd0, L_0x1b097e0, L_0x1b0f220, C4<zzz>;
v0x13b8b00_0 .net8 "int_carryout", 2 0, RS_0x7f5a7234f638; 3 drivers
v0x13b8b80_0 .net "invertB", 0 0, v0x14d4d10_0; 1 drivers
v0x13b8870_0 .net "muxIndex", 2 0, v0x14cb7c0_0; 1 drivers
v0x13b88f0_0 .net "operandA", 3 0, C4<zzzz>; 0 drivers
v0x13c2700_0 .net "operandB", 3 0, C4<zzzz>; 0 drivers
v0x13c2470_0 .net "othercontrolsignal", 0 0, v0x13a4ef0_0; 1 drivers
v0x13c24f0_0 .net "overflow", 0 0, L_0x1b155c0; 1 drivers
RS_0x7f5a7234f6c8 .resolv tri, L_0x1b03aa0, L_0x1b09670, L_0x1b14e20, L_0x1b17af0;
v0x13cc4a0_0 .net8 "result", 3 0, RS_0x7f5a7234f6c8; 4 drivers
v0x13cc520_0 .net "resultFirst", 0 0, L_0x1b0edd0; 1 drivers
v0x13c2780_0 .net "sltValue", 0 0, L_0x1b17210; 1 drivers
v0x13cbfb0_0 .net "sub_b", 0 0, L_0x1b15230; 1 drivers
v0x13cc240_0 .net "sub_carryout", 0 0, L_0x1b16a20; 1 drivers
v0x13d6150_0 .net "sub_sumleft", 0 0, L_0x1b16350; 1 drivers
v0x13d61d0_0 .net "zero", 0 0, L_0x1b17ce0; 1 drivers
L_0x1b03aa0 .part/pv L_0x1b03540, 1, 1, 4;
L_0x1b03bd0 .part/pv L_0x1affa50, 1, 1, 3;
L_0x1b03c70 .part C4<zzzz>, 1, 1;
L_0x1b03d10 .part C4<zzzz>, 1, 1;
L_0x1b03db0 .part RS_0x7f5a7234f638, 0, 1;
L_0x1b09670 .part/pv L_0x1b091e0, 2, 1, 4;
L_0x1b097e0 .part/pv L_0x1b05720, 2, 1, 3;
L_0x1b09880 .part C4<zzzz>, 2, 1;
L_0x1b09920 .part C4<zzzz>, 2, 1;
L_0x1b099c0 .part RS_0x7f5a7234f638, 1, 1;
L_0x1b0f220 .part/pv L_0x1b0b3e0, 0, 1, 3;
L_0x1b0f2c0 .part C4<zzzz>, 0, 1;
L_0x1b0f3d0 .part C4<zzzz>, 0, 1;
L_0x1b14e20 .part/pv L_0x1b14860, 3, 1, 4;
L_0x1b14fd0 .part C4<zzzz>, 3, 1;
L_0x1b15100 .part C4<zzzz>, 3, 1;
L_0x1b152c0 .part RS_0x7f5a7234f638, 2, 1;
L_0x1b156d0 .part RS_0x7f5a7234f638, 2, 1;
L_0x1b15810 .part C4<zzzz>, 3, 1;
L_0x1b16be0 .part C4<zzzz>, 3, 1;
L_0x1b15770 .part RS_0x7f5a7234f638, 2, 1;
L_0x1b17af0 .part/pv L_0x1b179e0, 0, 1, 4;
L_0x1b16c80 .part v0x14cb7c0_0, 2, 1;
L_0x1b17d80 .part RS_0x7f5a7234f6c8, 0, 1;
L_0x1b17c20 .part RS_0x7f5a7234f6c8, 1, 1;
L_0x1b17f40 .part RS_0x7f5a7234f6c8, 2, 1;
L_0x1b17e20 .part RS_0x7f5a7234f6c8, 3, 1;
S_0x14d51a0 .scope module, "controlLUT" "ALUcontrolLUT" 2 45, 2 144, S_0x13867c0;
 .timescale -9 -12;
v0x14d4c90_0 .alias "ALUcommand", 2 0, v0x13aec20_0;
v0x14d4d10_0 .var "invertB", 0 0;
v0x14cb7c0_0 .var "muxindex", 2 0;
v0x13a4ef0_0 .var "othercontrolsignal", 0 0;
E_0x13e8fd0 .event edge, v0x14d4c90_0;
S_0x138f6d0 .scope module, "aluFirst" "ALU_1bit" 2 50, 2 3, S_0x13867c0;
 .timescale -9 -12;
L_0x1b09b50/d .functor NOT 1, L_0x1b0f3d0, C4<0>, C4<0>, C4<0>;
L_0x1b09b50 .delay (10000,10000,10000) L_0x1b09b50/d;
v0x1396bf0_0 .alias "carryin", 0 0, v0x13b8b80_0;
v0x1391470_0 .net "carryout", 0 0, L_0x1b0b3e0; 1 drivers
v0x13914f0_0 .alias "invertB", 0 0, v0x13b8b80_0;
v0x1390270_0 .alias "muxIndex", 2 0, v0x13b8870_0;
v0x13902f0_0 .net "notB", 0 0, L_0x1b09b50; 1 drivers
v0x1391170_0 .net "operandA", 0 0, L_0x1b0f2c0; 1 drivers
v0x13911f0_0 .net "operandB", 0 0, L_0x1b0f3d0; 1 drivers
v0x1390f00_0 .alias "othercontrolsignal", 0 0, v0x13c2470_0;
v0x1390b70_0 .alias "result", 0 0, v0x13cc520_0;
v0x1390bf0_0 .net "trueB", 0 0, L_0x1b0a260; 1 drivers
v0x1399720_0 .net "wAddSub", 0 0, L_0x1b0ad40; 1 drivers
v0x14d9dd0_0 .net "wNandAnd", 0 0, L_0x1b0c4a0; 1 drivers
v0x14d8390_0 .net "wNorOr", 0 0, L_0x1b0ce70; 1 drivers
v0x14d5db0_0 .net "wXor", 0 0, L_0x1b0ba40; 1 drivers
L_0x1b0ef00 .part v0x14cb7c0_0, 0, 1;
L_0x1b0efc0 .part v0x14cb7c0_0, 1, 1;
L_0x1b0f0f0 .part v0x14cb7c0_0, 2, 1;
S_0x1392970 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x138f6d0;
 .timescale -9 -12;
L_0x1b09c10/d .functor NAND 1, L_0x1b09b50, v0x14d4d10_0, C4<1>, C4<1>;
L_0x1b09c10 .delay (20000,20000,20000) L_0x1b09c10/d;
L_0x1b09cf0/d .functor NOT 1, L_0x1b09c10, C4<0>, C4<0>, C4<0>;
L_0x1b09cf0 .delay (10000,10000,10000) L_0x1b09cf0/d;
L_0x1b09e00/d .functor NOT 1, v0x14d4d10_0, C4<0>, C4<0>, C4<0>;
L_0x1b09e00 .delay (10000,10000,10000) L_0x1b09e00/d;
L_0x1b09ec0/d .functor NAND 1, L_0x1b0f3d0, L_0x1b09e00, C4<1>, C4<1>;
L_0x1b09ec0 .delay (20000,20000,20000) L_0x1b09ec0/d;
L_0x1b09fd0/d .functor NOT 1, L_0x1b09ec0, C4<0>, C4<0>, C4<0>;
L_0x1b09fd0 .delay (10000,10000,10000) L_0x1b09fd0/d;
L_0x1b0a0c0/d .functor NOR 1, L_0x1b09fd0, L_0x1b09cf0, C4<0>, C4<0>;
L_0x1b0a0c0 .delay (20000,20000,20000) L_0x1b0a0c0/d;
L_0x1b0a260/d .functor NOT 1, L_0x1b0a0c0, C4<0>, C4<0>, C4<0>;
L_0x1b0a260 .delay (10000,10000,10000) L_0x1b0a260/d;
v0x1392cf0_0 .net "and_in0ncom", 0 0, L_0x1b09fd0; 1 drivers
v0x1392670_0 .net "and_in1com", 0 0, L_0x1b09cf0; 1 drivers
v0x13926f0_0 .alias "in0", 0 0, v0x13911f0_0;
v0x1392370_0 .alias "in1", 0 0, v0x13902f0_0;
v0x13923f0_0 .net "nand_in0ncom", 0 0, L_0x1b09ec0; 1 drivers
v0x1392070_0 .net "nand_in1com", 0 0, L_0x1b09c10; 1 drivers
v0x13920f0_0 .net "ncom", 0 0, L_0x1b09e00; 1 drivers
v0x1391d70_0 .net "nor_wire", 0 0, L_0x1b0a0c0; 1 drivers
v0x1391a70_0 .alias "result", 0 0, v0x1390bf0_0;
v0x1391af0_0 .alias "sel0", 0 0, v0x13b8b80_0;
S_0x1395370 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x138f6d0;
 .timescale -9 -12;
L_0x1b0ae50/d .functor NAND 1, L_0x1b0f2c0, L_0x1b0a260, C4<1>, C4<1>;
L_0x1b0ae50 .delay (20000,20000,20000) L_0x1b0ae50/d;
L_0x1b0afe0/d .functor NOT 1, L_0x1b0ae50, C4<0>, C4<0>, C4<0>;
L_0x1b0afe0 .delay (10000,10000,10000) L_0x1b0afe0/d;
L_0x1b0b0d0/d .functor NAND 1, v0x14d4d10_0, L_0x1b0a7e0, C4<1>, C4<1>;
L_0x1b0b0d0 .delay (20000,20000,20000) L_0x1b0b0d0/d;
L_0x1b0b190/d .functor NOT 1, L_0x1b0b0d0, C4<0>, C4<0>, C4<0>;
L_0x1b0b190 .delay (10000,10000,10000) L_0x1b0b190/d;
L_0x1b0b2a0/d .functor NOR 1, L_0x1b0b190, L_0x1b0afe0, C4<0>, C4<0>;
L_0x1b0b2a0 .delay (20000,20000,20000) L_0x1b0b2a0/d;
L_0x1b0b3e0/d .functor NOT 1, L_0x1b0b2a0, C4<0>, C4<0>, C4<0>;
L_0x1b0b3e0 .delay (10000,10000,10000) L_0x1b0b3e0/d;
v0x1393bf0_0 .alias "a", 0 0, v0x1391170_0;
v0x1393900_0 .net "and_ab", 0 0, L_0x1b0afe0; 1 drivers
v0x1393570_0 .net "and_xor_ab_c", 0 0, L_0x1b0b190; 1 drivers
v0x13935f0_0 .alias "b", 0 0, v0x1390bf0_0;
v0x1393270_0 .alias "carryin", 0 0, v0x13b8b80_0;
v0x13932f0_0 .alias "carryout", 0 0, v0x1391470_0;
v0x1390570_0 .net "nand_ab", 0 0, L_0x1b0ae50; 1 drivers
v0x13905f0_0 .net "nand_xor_ab_c", 0 0, L_0x1b0b0d0; 1 drivers
v0x1392f70_0 .net "nco", 0 0, L_0x1b0b2a0; 1 drivers
v0x1392ff0_0 .alias "sum", 0 0, v0x1399720_0;
v0x1392c70_0 .net "xor_ab", 0 0, L_0x1b0a7e0; 1 drivers
S_0x1394770 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1395370;
 .timescale -9 -12;
L_0x1b0a3d0/d .functor NAND 1, L_0x1b0f2c0, L_0x1b0a260, C4<1>, C4<1>;
L_0x1b0a3d0 .delay (20000,20000,20000) L_0x1b0a3d0/d;
L_0x1b0a4b0/d .functor NOR 1, L_0x1b0f2c0, L_0x1b0a260, C4<0>, C4<0>;
L_0x1b0a4b0 .delay (20000,20000,20000) L_0x1b0a4b0/d;
L_0x1b0a570/d .functor NOT 1, L_0x1b0a4b0, C4<0>, C4<0>, C4<0>;
L_0x1b0a570 .delay (10000,10000,10000) L_0x1b0a570/d;
L_0x1b0a680/d .functor NAND 1, L_0x1b0a570, L_0x1b0a3d0, C4<1>, C4<1>;
L_0x1b0a680 .delay (20000,20000,20000) L_0x1b0a680/d;
L_0x1b0a7e0/d .functor NOT 1, L_0x1b0a680, C4<0>, C4<0>, C4<0>;
L_0x1b0a7e0 .delay (10000,10000,10000) L_0x1b0a7e0/d;
v0x1394470_0 .alias "a", 0 0, v0x1391170_0;
v0x13944f0_0 .alias "b", 0 0, v0x1390bf0_0;
v0x1394170_0 .net "nand_ab", 0 0, L_0x1b0a3d0; 1 drivers
v0x13941f0_0 .net "nor_ab", 0 0, L_0x1b0a4b0; 1 drivers
v0x1393e70_0 .net "nxor_ab", 0 0, L_0x1b0a680; 1 drivers
v0x1393ef0_0 .net "or_ab", 0 0, L_0x1b0a570; 1 drivers
v0x1393b70_0 .alias "result", 0 0, v0x1392c70_0;
S_0x1395070 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1395370;
 .timescale -9 -12;
L_0x1b0a8f0/d .functor NAND 1, L_0x1b0a7e0, v0x14d4d10_0, C4<1>, C4<1>;
L_0x1b0a8f0 .delay (20000,20000,20000) L_0x1b0a8f0/d;
L_0x1b0aa60/d .functor NOR 1, L_0x1b0a7e0, v0x14d4d10_0, C4<0>, C4<0>;
L_0x1b0aa60 .delay (20000,20000,20000) L_0x1b0aa60/d;
L_0x1b0ab20/d .functor NOT 1, L_0x1b0aa60, C4<0>, C4<0>, C4<0>;
L_0x1b0ab20 .delay (10000,10000,10000) L_0x1b0ab20/d;
L_0x1b0abe0/d .functor NAND 1, L_0x1b0ab20, L_0x1b0a8f0, C4<1>, C4<1>;
L_0x1b0abe0 .delay (20000,20000,20000) L_0x1b0abe0/d;
L_0x1b0ad40/d .functor NOT 1, L_0x1b0abe0, C4<0>, C4<0>, C4<0>;
L_0x1b0ad40 .delay (10000,10000,10000) L_0x1b0ad40/d;
v0x13956f0_0 .alias "a", 0 0, v0x1392c70_0;
v0x1390870_0 .alias "b", 0 0, v0x13b8b80_0;
v0x13908f0_0 .net "nand_ab", 0 0, L_0x1b0a8f0; 1 drivers
v0x1394d70_0 .net "nor_ab", 0 0, L_0x1b0aa60; 1 drivers
v0x1394df0_0 .net "nxor_ab", 0 0, L_0x1b0abe0; 1 drivers
v0x1394a70_0 .net "or_ab", 0 0, L_0x1b0ab20; 1 drivers
v0x1394af0_0 .alias "result", 0 0, v0x1399720_0;
S_0x13879c0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x138f6d0;
 .timescale -9 -12;
L_0x1b0b5a0/d .functor NAND 1, L_0x1b0f2c0, L_0x1b0f3d0, C4<1>, C4<1>;
L_0x1b0b5a0 .delay (20000,20000,20000) L_0x1b0b5a0/d;
L_0x1b0b680/d .functor NOR 1, L_0x1b0f2c0, L_0x1b0f3d0, C4<0>, C4<0>;
L_0x1b0b680 .delay (20000,20000,20000) L_0x1b0b680/d;
L_0x1b0b810/d .functor NOT 1, L_0x1b0b680, C4<0>, C4<0>, C4<0>;
L_0x1b0b810 .delay (10000,10000,10000) L_0x1b0b810/d;
L_0x1b0b900/d .functor NAND 1, L_0x1b0b810, L_0x1b0b5a0, C4<1>, C4<1>;
L_0x1b0b900 .delay (20000,20000,20000) L_0x1b0b900/d;
L_0x1b0ba40/d .functor NOT 1, L_0x1b0b900, C4<0>, C4<0>, C4<0>;
L_0x1b0ba40 .delay (10000,10000,10000) L_0x1b0ba40/d;
v0x1387d40_0 .alias "a", 0 0, v0x1391170_0;
v0x1395f70_0 .alias "b", 0 0, v0x13911f0_0;
v0x1395c70_0 .net "nand_ab", 0 0, L_0x1b0b5a0; 1 drivers
v0x1395cf0_0 .net "nor_ab", 0 0, L_0x1b0b680; 1 drivers
v0x1395970_0 .net "nxor_ab", 0 0, L_0x1b0b900; 1 drivers
v0x13959f0_0 .net "or_ab", 0 0, L_0x1b0b810; 1 drivers
v0x1395670_0 .alias "result", 0 0, v0x14d5db0_0;
S_0x13897c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x138f6d0;
 .timescale -9 -12;
L_0x1b0bb90/d .functor NAND 1, L_0x1b0f2c0, L_0x1b0f3d0, C4<1>, C4<1>;
L_0x1b0bb90 .delay (20000,20000,20000) L_0x1b0bb90/d;
L_0x1b0bce0/d .functor NOT 1, L_0x1b0bb90, C4<0>, C4<0>, C4<0>;
L_0x1b0bce0 .delay (10000,10000,10000) L_0x1b0bce0/d;
v0x1388640_0 .alias "a", 0 0, v0x1391170_0;
v0x13882c0_0 .net "and_ab", 0 0, L_0x1b0bce0; 1 drivers
v0x1388340_0 .alias "b", 0 0, v0x13911f0_0;
v0x1387fc0_0 .net "nand_ab", 0 0, L_0x1b0bb90; 1 drivers
v0x1388040_0 .alias "othercontrolsignal", 0 0, v0x13c2470_0;
v0x1387cc0_0 .alias "result", 0 0, v0x14d9dd0_0;
S_0x13894c0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x13897c0;
 .timescale -9 -12;
L_0x1b0be10/d .functor NAND 1, L_0x1b0bce0, v0x13a4ef0_0, C4<1>, C4<1>;
L_0x1b0be10 .delay (20000,20000,20000) L_0x1b0be10/d;
L_0x1b0bef0/d .functor NOT 1, L_0x1b0be10, C4<0>, C4<0>, C4<0>;
L_0x1b0bef0 .delay (10000,10000,10000) L_0x1b0bef0/d;
L_0x1b0c000/d .functor NOT 1, v0x13a4ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b0c000 .delay (10000,10000,10000) L_0x1b0c000/d;
L_0x1b0c0c0/d .functor NAND 1, L_0x1b0bb90, L_0x1b0c000, C4<1>, C4<1>;
L_0x1b0c0c0 .delay (20000,20000,20000) L_0x1b0c0c0/d;
L_0x1b0c210/d .functor NOT 1, L_0x1b0c0c0, C4<0>, C4<0>, C4<0>;
L_0x1b0c210 .delay (10000,10000,10000) L_0x1b0c210/d;
L_0x1b0c300/d .functor NOR 1, L_0x1b0c210, L_0x1b0bef0, C4<0>, C4<0>;
L_0x1b0c300 .delay (20000,20000,20000) L_0x1b0c300/d;
L_0x1b0c4a0/d .functor NOT 1, L_0x1b0c300, C4<0>, C4<0>, C4<0>;
L_0x1b0c4a0 .delay (10000,10000,10000) L_0x1b0c4a0/d;
v0x1389b40_0 .net "and_in0ncom", 0 0, L_0x1b0c210; 1 drivers
v0x13891c0_0 .net "and_in1com", 0 0, L_0x1b0bef0; 1 drivers
v0x1389240_0 .alias "in0", 0 0, v0x1387fc0_0;
v0x1388ec0_0 .alias "in1", 0 0, v0x13882c0_0;
v0x1388f40_0 .net "nand_in0ncom", 0 0, L_0x1b0c0c0; 1 drivers
v0x1388bc0_0 .net "nand_in1com", 0 0, L_0x1b0be10; 1 drivers
v0x1388c40_0 .net "ncom", 0 0, L_0x1b0c000; 1 drivers
v0x13888c0_0 .net "nor_wire", 0 0, L_0x1b0c300; 1 drivers
v0x1388940_0 .alias "result", 0 0, v0x14d9dd0_0;
v0x13885c0_0 .alias "sel0", 0 0, v0x13c2470_0;
S_0x138b5c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x138f6d0;
 .timescale -9 -12;
L_0x1b0c5d0/d .functor NOR 1, L_0x1b0f2c0, L_0x1b0f3d0, C4<0>, C4<0>;
L_0x1b0c5d0 .delay (20000,20000,20000) L_0x1b0c5d0/d;
L_0x1b0c720/d .functor NOT 1, L_0x1b0c5d0, C4<0>, C4<0>, C4<0>;
L_0x1b0c720 .delay (10000,10000,10000) L_0x1b0c720/d;
v0x138a140_0 .alias "a", 0 0, v0x1391170_0;
v0x13873c0_0 .alias "b", 0 0, v0x13911f0_0;
v0x1387440_0 .net "nor_ab", 0 0, L_0x1b0c5d0; 1 drivers
v0x1389dc0_0 .net "or_ab", 0 0, L_0x1b0c720; 1 drivers
v0x1389e40_0 .alias "othercontrolsignal", 0 0, v0x13c2470_0;
v0x1389ac0_0 .alias "result", 0 0, v0x14d8390_0;
S_0x138b2c0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x138b5c0;
 .timescale -9 -12;
L_0x1b0c850/d .functor NAND 1, L_0x1b0c720, v0x13a4ef0_0, C4<1>, C4<1>;
L_0x1b0c850 .delay (20000,20000,20000) L_0x1b0c850/d;
L_0x136fde0/d .functor NOT 1, L_0x1b0c850, C4<0>, C4<0>, C4<0>;
L_0x136fde0 .delay (10000,10000,10000) L_0x136fde0/d;
L_0x13e9490/d .functor NOT 1, v0x13a4ef0_0, C4<0>, C4<0>, C4<0>;
L_0x13e9490 .delay (10000,10000,10000) L_0x13e9490/d;
L_0x136df00/d .functor NAND 1, L_0x1b0c5d0, L_0x13e9490, C4<1>, C4<1>;
L_0x136df00 .delay (20000,20000,20000) L_0x136df00/d;
L_0x136e030/d .functor NOT 1, L_0x136df00, C4<0>, C4<0>, C4<0>;
L_0x136e030 .delay (10000,10000,10000) L_0x136e030/d;
L_0x1b0cd30/d .functor NOR 1, L_0x136e030, L_0x136fde0, C4<0>, C4<0>;
L_0x1b0cd30 .delay (20000,20000,20000) L_0x1b0cd30/d;
L_0x1b0ce70/d .functor NOT 1, L_0x1b0cd30, C4<0>, C4<0>, C4<0>;
L_0x1b0ce70 .delay (10000,10000,10000) L_0x1b0ce70/d;
v0x138afc0_0 .net "and_in0ncom", 0 0, L_0x136e030; 1 drivers
v0x138b040_0 .net "and_in1com", 0 0, L_0x136fde0; 1 drivers
v0x138acc0_0 .alias "in0", 0 0, v0x1387440_0;
v0x138ad40_0 .alias "in1", 0 0, v0x1389dc0_0;
v0x138a9c0_0 .net "nand_in0ncom", 0 0, L_0x136df00; 1 drivers
v0x138aa40_0 .net "nand_in1com", 0 0, L_0x1b0c850; 1 drivers
v0x138a6c0_0 .net "ncom", 0 0, L_0x13e9490; 1 drivers
v0x138a740_0 .net "nor_wire", 0 0, L_0x1b0cd30; 1 drivers
v0x138a3c0_0 .alias "result", 0 0, v0x14d8390_0;
v0x138a0c0_0 .alias "sel0", 0 0, v0x13c2470_0;
S_0x138f570 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x138f6d0;
 .timescale -9 -12;
v0x138c4c0_0 .alias "in0", 0 0, v0x1399720_0;
v0x138c540_0 .alias "in1", 0 0, v0x14d5db0_0;
v0x138c1c0_0 .alias "in2", 0 0, v0x14d9dd0_0;
v0x138c240_0 .alias "in3", 0 0, v0x14d8390_0;
v0x138bec0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x138bf40_0 .alias "result", 0 0, v0x13cc520_0;
v0x13876c0_0 .net "sel0", 0 0, L_0x1b0ef00; 1 drivers
v0x1387740_0 .net "sel1", 0 0, L_0x1b0efc0; 1 drivers
v0x138bbc0_0 .net "sel2", 0 0, L_0x1b0f0f0; 1 drivers
v0x138bc40_0 .net "w0", 0 0, L_0x1b0d5b0; 1 drivers
v0x138b8c0_0 .net "w1", 0 0, L_0x1b0dd30; 1 drivers
v0x138b940_0 .net "w2", 0 0, L_0x1b0e580; 1 drivers
S_0x138dc80 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x138f570;
 .timescale -9 -12;
L_0x1b0cf60/d .functor NAND 1, L_0x1b0ba40, L_0x1b0ef00, C4<1>, C4<1>;
L_0x1b0cf60 .delay (20000,20000,20000) L_0x1b0cf60/d;
L_0x1b0d000/d .functor NOT 1, L_0x1b0cf60, C4<0>, C4<0>, C4<0>;
L_0x1b0d000 .delay (10000,10000,10000) L_0x1b0d000/d;
L_0x1b0d0f0/d .functor NOT 1, L_0x1b0ef00, C4<0>, C4<0>, C4<0>;
L_0x1b0d0f0 .delay (10000,10000,10000) L_0x1b0d0f0/d;
L_0x1b0d240/d .functor NAND 1, L_0x1b0ad40, L_0x1b0d0f0, C4<1>, C4<1>;
L_0x1b0d240 .delay (20000,20000,20000) L_0x1b0d240/d;
L_0x1b0d300/d .functor NOT 1, L_0x1b0d240, C4<0>, C4<0>, C4<0>;
L_0x1b0d300 .delay (10000,10000,10000) L_0x1b0d300/d;
L_0x1b0d410/d .functor NOR 1, L_0x1b0d300, L_0x1b0d000, C4<0>, C4<0>;
L_0x1b0d410 .delay (20000,20000,20000) L_0x1b0d410/d;
L_0x1b0d5b0/d .functor NOT 1, L_0x1b0d410, C4<0>, C4<0>, C4<0>;
L_0x1b0d5b0 .delay (10000,10000,10000) L_0x1b0d5b0/d;
v0x138db20_0 .net "and_in0ncom", 0 0, L_0x1b0d300; 1 drivers
v0x138dba0_0 .net "and_in1com", 0 0, L_0x1b0d000; 1 drivers
v0x138d9c0_0 .alias "in0", 0 0, v0x1399720_0;
v0x138da40_0 .alias "in1", 0 0, v0x14d5db0_0;
v0x138cdc0_0 .net "nand_in0ncom", 0 0, L_0x1b0d240; 1 drivers
v0x138ce40_0 .net "nand_in1com", 0 0, L_0x1b0cf60; 1 drivers
v0x138cac0_0 .net "ncom", 0 0, L_0x1b0d0f0; 1 drivers
v0x138cb40_0 .net "nor_wire", 0 0, L_0x1b0d410; 1 drivers
v0x138c7c0_0 .alias "result", 0 0, v0x138bc40_0;
v0x138c840_0 .alias "sel0", 0 0, v0x13876c0_0;
S_0x138e4f0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x138f570;
 .timescale -9 -12;
L_0x1b0d6e0/d .functor NAND 1, L_0x1b0ce70, L_0x1b0ef00, C4<1>, C4<1>;
L_0x1b0d6e0 .delay (20000,20000,20000) L_0x1b0d6e0/d;
L_0x1b0d7c0/d .functor NOT 1, L_0x1b0d6e0, C4<0>, C4<0>, C4<0>;
L_0x1b0d7c0 .delay (10000,10000,10000) L_0x1b0d7c0/d;
L_0x1b0d8d0/d .functor NOT 1, L_0x1b0ef00, C4<0>, C4<0>, C4<0>;
L_0x1b0d8d0 .delay (10000,10000,10000) L_0x1b0d8d0/d;
L_0x1b0d990/d .functor NAND 1, L_0x1b0c4a0, L_0x1b0d8d0, C4<1>, C4<1>;
L_0x1b0d990 .delay (20000,20000,20000) L_0x1b0d990/d;
L_0x1b0daa0/d .functor NOT 1, L_0x1b0d990, C4<0>, C4<0>, C4<0>;
L_0x1b0daa0 .delay (10000,10000,10000) L_0x1b0daa0/d;
L_0x1b0db90/d .functor NOR 1, L_0x1b0daa0, L_0x1b0d7c0, C4<0>, C4<0>;
L_0x1b0db90 .delay (20000,20000,20000) L_0x1b0db90/d;
L_0x1b0dd30/d .functor NOT 1, L_0x1b0db90, C4<0>, C4<0>, C4<0>;
L_0x1b0dd30 .delay (10000,10000,10000) L_0x1b0dd30/d;
v0x138e390_0 .net "and_in0ncom", 0 0, L_0x1b0daa0; 1 drivers
v0x138e410_0 .net "and_in1com", 0 0, L_0x1b0d7c0; 1 drivers
v0x138e200_0 .alias "in0", 0 0, v0x14d9dd0_0;
v0x138e280_0 .alias "in1", 0 0, v0x14d8390_0;
v0x138e0a0_0 .net "nand_in0ncom", 0 0, L_0x1b0d990; 1 drivers
v0x138e120_0 .net "nand_in1com", 0 0, L_0x1b0d6e0; 1 drivers
v0x138df40_0 .net "ncom", 0 0, L_0x1b0d8d0; 1 drivers
v0x138dfc0_0 .net "nor_wire", 0 0, L_0x1b0db90; 1 drivers
v0x138dde0_0 .alias "result", 0 0, v0x138b8c0_0;
v0x138de60_0 .alias "sel0", 0 0, v0x13876c0_0;
S_0x138ebd0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x138f570;
 .timescale -9 -12;
L_0x1b0de60/d .functor NAND 1, L_0x1b0dd30, L_0x1b0efc0, C4<1>, C4<1>;
L_0x1b0de60 .delay (20000,20000,20000) L_0x1b0de60/d;
L_0x1b0dfd0/d .functor NOT 1, L_0x1b0de60, C4<0>, C4<0>, C4<0>;
L_0x1b0dfd0 .delay (10000,10000,10000) L_0x1b0dfd0/d;
L_0x1b0e0e0/d .functor NOT 1, L_0x1b0efc0, C4<0>, C4<0>, C4<0>;
L_0x1b0e0e0 .delay (10000,10000,10000) L_0x1b0e0e0/d;
L_0x1b0e1a0/d .functor NAND 1, L_0x1b0d5b0, L_0x1b0e0e0, C4<1>, C4<1>;
L_0x1b0e1a0 .delay (20000,20000,20000) L_0x1b0e1a0/d;
L_0x1b0e2f0/d .functor NOT 1, L_0x1b0e1a0, C4<0>, C4<0>, C4<0>;
L_0x1b0e2f0 .delay (10000,10000,10000) L_0x1b0e2f0/d;
L_0x1b0e3e0/d .functor NOR 1, L_0x1b0e2f0, L_0x1b0dfd0, C4<0>, C4<0>;
L_0x1b0e3e0 .delay (20000,20000,20000) L_0x1b0e3e0/d;
L_0x1b0e580/d .functor NOT 1, L_0x1b0e3e0, C4<0>, C4<0>, C4<0>;
L_0x1b0e580 .delay (10000,10000,10000) L_0x1b0e580/d;
v0x138ea70_0 .net "and_in0ncom", 0 0, L_0x1b0e2f0; 1 drivers
v0x138eaf0_0 .net "and_in1com", 0 0, L_0x1b0dfd0; 1 drivers
v0x138e910_0 .alias "in0", 0 0, v0x138bc40_0;
v0x138e990_0 .alias "in1", 0 0, v0x138b8c0_0;
v0x138e7b0_0 .net "nand_in0ncom", 0 0, L_0x1b0e1a0; 1 drivers
v0x138e830_0 .net "nand_in1com", 0 0, L_0x1b0de60; 1 drivers
v0x1378470_0 .net "ncom", 0 0, L_0x1b0e0e0; 1 drivers
v0x13784f0_0 .net "nor_wire", 0 0, L_0x1b0e3e0; 1 drivers
v0x138e650_0 .alias "result", 0 0, v0x138b940_0;
v0x138e6d0_0 .alias "sel0", 0 0, v0x1387740_0;
S_0x138f410 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x138f570;
 .timescale -9 -12;
L_0x1b0e6b0/d .functor NAND 1, C4<0>, L_0x1b0f0f0, C4<1>, C4<1>;
L_0x1b0e6b0 .delay (20000,20000,20000) L_0x1b0e6b0/d;
L_0x1b0e830/d .functor NOT 1, L_0x1b0e6b0, C4<0>, C4<0>, C4<0>;
L_0x1b0e830 .delay (10000,10000,10000) L_0x1b0e830/d;
L_0x1b0e940/d .functor NOT 1, L_0x1b0f0f0, C4<0>, C4<0>, C4<0>;
L_0x1b0e940 .delay (10000,10000,10000) L_0x1b0e940/d;
L_0x1b0ea00/d .functor NAND 1, L_0x1b0e580, L_0x1b0e940, C4<1>, C4<1>;
L_0x1b0ea00 .delay (20000,20000,20000) L_0x1b0ea00/d;
L_0x1498b70/d .functor NOT 1, L_0x1b0ea00, C4<0>, C4<0>, C4<0>;
L_0x1498b70 .delay (10000,10000,10000) L_0x1498b70/d;
L_0x1b0ec30/d .functor NOR 1, L_0x1498b70, L_0x1b0e830, C4<0>, C4<0>;
L_0x1b0ec30 .delay (20000,20000,20000) L_0x1b0ec30/d;
L_0x1b0edd0/d .functor NOT 1, L_0x1b0ec30, C4<0>, C4<0>, C4<0>;
L_0x1b0edd0 .delay (10000,10000,10000) L_0x1b0edd0/d;
v0x138f2b0_0 .net "and_in0ncom", 0 0, L_0x1498b70; 1 drivers
v0x138f330_0 .net "and_in1com", 0 0, L_0x1b0e830; 1 drivers
v0x138f150_0 .alias "in0", 0 0, v0x138b940_0;
v0x138f1d0_0 .alias "in1", 0 0, v0x138bec0_0;
v0x138eff0_0 .net "nand_in0ncom", 0 0, L_0x1b0ea00; 1 drivers
v0x138f070_0 .net "nand_in1com", 0 0, L_0x1b0e6b0; 1 drivers
v0x138ee90_0 .net "ncom", 0 0, L_0x1b0e940; 1 drivers
v0x138ef10_0 .net "nor_wire", 0 0, L_0x1b0ec30; 1 drivers
v0x138ed30_0 .alias "result", 0 0, v0x13cc520_0;
v0x138edb0_0 .alias "sel0", 0 0, v0x138bbc0_0;
S_0x1312090 .scope module, "aluLast" "ALU_1bit" 2 62, 2 3, S_0x13867c0;
 .timescale -9 -12;
L_0x1b09af0/d .functor NOT 1, L_0x1b15100, C4<0>, C4<0>, C4<0>;
L_0x1b09af0 .delay (10000,10000,10000) L_0x1b09af0/d;
v0x1396a10_0 .net "carryin", 0 0, L_0x1b152c0; 1 drivers
v0x1396a90_0 .alias "carryout", 0 0, v0x13aeba0_0;
v0x13968b0_0 .alias "invertB", 0 0, v0x13b8b80_0;
v0x1396930_0 .alias "muxIndex", 2 0, v0x13b8870_0;
v0x1396750_0 .net "notB", 0 0, L_0x1b09af0; 1 drivers
v0x13967d0_0 .net "operandA", 0 0, L_0x1b14fd0; 1 drivers
v0x13965f0_0 .net "operandB", 0 0, L_0x1b15100; 1 drivers
v0x138ff10_0 .alias "othercontrolsignal", 0 0, v0x13c2470_0;
v0x138ff90_0 .net "result", 0 0, L_0x1b14860; 1 drivers
v0x138fdb0_0 .net "trueB", 0 0, L_0x1b0fab0; 1 drivers
v0x138fe30_0 .net "wAddSub", 0 0, L_0x1b105c0; 1 drivers
v0x138fce0_0 .net "wNandAnd", 0 0, L_0x1b11d40; 1 drivers
v0x138f990_0 .net "wNorOr", 0 0, L_0x1b12780; 1 drivers
v0x138f830_0 .net "wXor", 0 0, L_0x1b112f0; 1 drivers
L_0x1b14990 .part v0x14cb7c0_0, 0, 1;
L_0x1b14a50 .part v0x14cb7c0_0, 1, 1;
L_0x1b03990 .part v0x14cb7c0_0, 2, 1;
S_0x1397250 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1312090;
 .timescale -9 -12;
L_0x1b0f470/d .functor NAND 1, L_0x1b09af0, v0x14d4d10_0, C4<1>, C4<1>;
L_0x1b0f470 .delay (20000,20000,20000) L_0x1b0f470/d;
L_0x1b0f510/d .functor NOT 1, L_0x1b0f470, C4<0>, C4<0>, C4<0>;
L_0x1b0f510 .delay (10000,10000,10000) L_0x1b0f510/d;
L_0x1b0f600/d .functor NOT 1, v0x14d4d10_0, C4<0>, C4<0>, C4<0>;
L_0x1b0f600 .delay (10000,10000,10000) L_0x1b0f600/d;
L_0x1b0f6c0/d .functor NAND 1, L_0x1b15100, L_0x1b0f600, C4<1>, C4<1>;
L_0x1b0f6c0 .delay (20000,20000,20000) L_0x1b0f6c0/d;
L_0x1b0f800/d .functor NOT 1, L_0x1b0f6c0, C4<0>, C4<0>, C4<0>;
L_0x1b0f800 .delay (10000,10000,10000) L_0x1b0f800/d;
L_0x1b0f910/d .functor NOR 1, L_0x1b0f800, L_0x1b0f510, C4<0>, C4<0>;
L_0x1b0f910 .delay (20000,20000,20000) L_0x1b0f910/d;
L_0x1b0fab0/d .functor NOT 1, L_0x1b0f910, C4<0>, C4<0>, C4<0>;
L_0x1b0fab0 .delay (10000,10000,10000) L_0x1b0fab0/d;
v0x1397430_0 .net "and_in0ncom", 0 0, L_0x1b0f800; 1 drivers
v0x13970f0_0 .net "and_in1com", 0 0, L_0x1b0f510; 1 drivers
v0x1397170_0 .alias "in0", 0 0, v0x13965f0_0;
v0x1396f90_0 .alias "in1", 0 0, v0x1396750_0;
v0x1397010_0 .net "nand_in0ncom", 0 0, L_0x1b0f6c0; 1 drivers
v0x1396e30_0 .net "nand_in1com", 0 0, L_0x1b0f470; 1 drivers
v0x1396eb0_0 .net "ncom", 0 0, L_0x1b0f600; 1 drivers
v0x1396cd0_0 .net "nor_wire", 0 0, L_0x1b0f910; 1 drivers
v0x1396d50_0 .alias "result", 0 0, v0x138fdb0_0;
v0x1396b70_0 .alias "sel0", 0 0, v0x13b8b80_0;
S_0x1398850 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1312090;
 .timescale -9 -12;
L_0x1b106d0/d .functor NAND 1, L_0x1b14fd0, L_0x1b0fab0, C4<1>, C4<1>;
L_0x1b106d0 .delay (20000,20000,20000) L_0x1b106d0/d;
L_0x1b10860/d .functor NOT 1, L_0x1b106d0, C4<0>, C4<0>, C4<0>;
L_0x1b10860 .delay (10000,10000,10000) L_0x1b10860/d;
L_0x1b10950/d .functor NAND 1, L_0x1b152c0, L_0x1b10020, C4<1>, C4<1>;
L_0x1b10950 .delay (20000,20000,20000) L_0x1b10950/d;
L_0x1b10a10/d .functor NOT 1, L_0x1b10950, C4<0>, C4<0>, C4<0>;
L_0x1b10a10 .delay (10000,10000,10000) L_0x1b10a10/d;
L_0x1b10b50/d .functor NOR 1, L_0x1b10a10, L_0x1b10860, C4<0>, C4<0>;
L_0x1b10b50 .delay (20000,20000,20000) L_0x1b10b50/d;
L_0x1b10cc0/d .functor NOT 1, L_0x1b10b50, C4<0>, C4<0>, C4<0>;
L_0x1b10cc0 .delay (10000,10000,10000) L_0x1b10cc0/d;
v0x1397b10_0 .alias "a", 0 0, v0x13967d0_0;
v0x13979c0_0 .net "and_ab", 0 0, L_0x1b10860; 1 drivers
v0x13977d0_0 .net "and_xor_ab_c", 0 0, L_0x1b10a10; 1 drivers
v0x1397850_0 .alias "b", 0 0, v0x138fdb0_0;
v0x1397670_0 .alias "carryin", 0 0, v0x1396a10_0;
v0x13976f0_0 .alias "carryout", 0 0, v0x13aeba0_0;
v0x1378cc0_0 .net "nand_ab", 0 0, L_0x1b106d0; 1 drivers
v0x1378d40_0 .net "nand_xor_ab_c", 0 0, L_0x1b10950; 1 drivers
v0x1397510_0 .net "nco", 0 0, L_0x1b10b50; 1 drivers
v0x1397590_0 .alias "sum", 0 0, v0x138fe30_0;
v0x13973b0_0 .net "xor_ab", 0 0, L_0x1b10020; 1 drivers
S_0x1398010 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1398850;
 .timescale -9 -12;
L_0x1467d50/d .functor NAND 1, L_0x1b14fd0, L_0x1b0fab0, C4<1>, C4<1>;
L_0x1467d50 .delay (20000,20000,20000) L_0x1467d50/d;
L_0x1b0fcf0/d .functor NOR 1, L_0x1b14fd0, L_0x1b0fab0, C4<0>, C4<0>;
L_0x1b0fcf0 .delay (20000,20000,20000) L_0x1b0fcf0/d;
L_0x1b0fdb0/d .functor NOT 1, L_0x1b0fcf0, C4<0>, C4<0>, C4<0>;
L_0x1b0fdb0 .delay (10000,10000,10000) L_0x1b0fdb0/d;
L_0x1b0fec0/d .functor NAND 1, L_0x1b0fdb0, L_0x1467d50, C4<1>, C4<1>;
L_0x1b0fec0 .delay (20000,20000,20000) L_0x1b0fec0/d;
L_0x1b10020/d .functor NOT 1, L_0x1b0fec0, C4<0>, C4<0>, C4<0>;
L_0x1b10020 .delay (10000,10000,10000) L_0x1b10020/d;
v0x1397eb0_0 .alias "a", 0 0, v0x13967d0_0;
v0x1397f30_0 .alias "b", 0 0, v0x138fdb0_0;
v0x1397d50_0 .net "nand_ab", 0 0, L_0x1467d50; 1 drivers
v0x1397dd0_0 .net "nor_ab", 0 0, L_0x1b0fcf0; 1 drivers
v0x1397bf0_0 .net "nxor_ab", 0 0, L_0x1b0fec0; 1 drivers
v0x1397c70_0 .net "or_ab", 0 0, L_0x1b0fdb0; 1 drivers
v0x1397a90_0 .alias "result", 0 0, v0x13973b0_0;
S_0x13986f0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1398850;
 .timescale -9 -12;
L_0x1b10130/d .functor NAND 1, L_0x1b10020, L_0x1b152c0, C4<1>, C4<1>;
L_0x1b10130 .delay (20000,20000,20000) L_0x1b10130/d;
L_0x1b102a0/d .functor NOR 1, L_0x1b10020, L_0x1b152c0, C4<0>, C4<0>;
L_0x1b102a0 .delay (20000,20000,20000) L_0x1b102a0/d;
L_0x1b103f0/d .functor NOT 1, L_0x1b102a0, C4<0>, C4<0>, C4<0>;
L_0x1b103f0 .delay (10000,10000,10000) L_0x1b103f0/d;
L_0x1b104b0/d .functor NAND 1, L_0x1b103f0, L_0x1b10130, C4<1>, C4<1>;
L_0x1b104b0 .delay (20000,20000,20000) L_0x1b104b0/d;
L_0x1b105c0/d .functor NOT 1, L_0x1b104b0, C4<0>, C4<0>, C4<0>;
L_0x1b105c0 .delay (10000,10000,10000) L_0x1b105c0/d;
v0x1398590_0 .alias "a", 0 0, v0x13973b0_0;
v0x1398610_0 .alias "b", 0 0, v0x1396a10_0;
v0x1398430_0 .net "nand_ab", 0 0, L_0x1b10130; 1 drivers
v0x13984b0_0 .net "nor_ab", 0 0, L_0x1b102a0; 1 drivers
v0x13982d0_0 .net "nxor_ab", 0 0, L_0x1b104b0; 1 drivers
v0x1398350_0 .net "or_ab", 0 0, L_0x1b103f0; 1 drivers
v0x1398170_0 .alias "result", 0 0, v0x138fe30_0;
S_0x1398dd0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1312090;
 .timescale -9 -12;
L_0x1b10e70/d .functor NAND 1, L_0x1b14fd0, L_0x1b15100, C4<1>, C4<1>;
L_0x1b10e70 .delay (20000,20000,20000) L_0x1b10e70/d;
L_0x1b10f50/d .functor NOR 1, L_0x1b14fd0, L_0x1b15100, C4<0>, C4<0>;
L_0x1b10f50 .delay (20000,20000,20000) L_0x1b10f50/d;
L_0x13966b0/d .functor NOT 1, L_0x1b10f50, C4<0>, C4<0>, C4<0>;
L_0x13966b0 .delay (10000,10000,10000) L_0x13966b0/d;
L_0x1b11190/d .functor NAND 1, L_0x13966b0, L_0x1b10e70, C4<1>, C4<1>;
L_0x1b11190 .delay (20000,20000,20000) L_0x1b11190/d;
L_0x1b112f0/d .functor NOT 1, L_0x1b11190, C4<0>, C4<0>, C4<0>;
L_0x1b112f0 .delay (10000,10000,10000) L_0x1b112f0/d;
v0x1398fb0_0 .alias "a", 0 0, v0x13967d0_0;
v0x1398c70_0 .alias "b", 0 0, v0x13965f0_0;
v0x1398cf0_0 .net "nand_ab", 0 0, L_0x1b10e70; 1 drivers
v0x1398b10_0 .net "nor_ab", 0 0, L_0x1b10f50; 1 drivers
v0x1398b90_0 .net "nxor_ab", 0 0, L_0x1b11190; 1 drivers
v0x13989b0_0 .net "or_ab", 0 0, L_0x13966b0; 1 drivers
v0x1398a30_0 .alias "result", 0 0, v0x138f830_0;
S_0x137d790 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1312090;
 .timescale -9 -12;
L_0x1454670/d .functor NAND 1, L_0x1b14fd0, L_0x1b15100, C4<1>, C4<1>;
L_0x1454670 .delay (20000,20000,20000) L_0x1454670/d;
L_0x1b11580/d .functor NOT 1, L_0x1454670, C4<0>, C4<0>, C4<0>;
L_0x1b11580 .delay (10000,10000,10000) L_0x1b11580/d;
v0x1379de0_0 .alias "a", 0 0, v0x13967d0_0;
v0x1379510_0 .net "and_ab", 0 0, L_0x1b11580; 1 drivers
v0x1379590_0 .alias "b", 0 0, v0x13965f0_0;
v0x1399090_0 .net "nand_ab", 0 0, L_0x1454670; 1 drivers
v0x1399110_0 .alias "othercontrolsignal", 0 0, v0x13c2470_0;
v0x1398f30_0 .alias "result", 0 0, v0x138fce0_0;
S_0x137cf40 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x137d790;
 .timescale -9 -12;
L_0x1b116b0/d .functor NAND 1, L_0x1b11580, v0x13a4ef0_0, C4<1>, C4<1>;
L_0x1b116b0 .delay (20000,20000,20000) L_0x1b116b0/d;
L_0x1b11790/d .functor NOT 1, L_0x1b116b0, C4<0>, C4<0>, C4<0>;
L_0x1b11790 .delay (10000,10000,10000) L_0x1b11790/d;
L_0x1b118a0/d .functor NOT 1, v0x13a4ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b118a0 .delay (10000,10000,10000) L_0x1b118a0/d;
L_0x1b11960/d .functor NAND 1, L_0x1454670, L_0x1b118a0, C4<1>, C4<1>;
L_0x1b11960 .delay (20000,20000,20000) L_0x1b11960/d;
L_0x1b11ab0/d .functor NOT 1, L_0x1b11960, C4<0>, C4<0>, C4<0>;
L_0x1b11ab0 .delay (10000,10000,10000) L_0x1b11ab0/d;
L_0x1b11ba0/d .functor NOR 1, L_0x1b11ab0, L_0x1b11790, C4<0>, C4<0>;
L_0x1b11ba0 .delay (20000,20000,20000) L_0x1b11ba0/d;
L_0x1b11d40/d .functor NOT 1, L_0x1b11ba0, C4<0>, C4<0>, C4<0>;
L_0x1b11d40 .delay (10000,10000,10000) L_0x1b11d40/d;
v0x137c6f0_0 .net "and_in0ncom", 0 0, L_0x1b11ab0; 1 drivers
v0x137c770_0 .net "and_in1com", 0 0, L_0x1b11790; 1 drivers
v0x137bea0_0 .alias "in0", 0 0, v0x1399090_0;
v0x137bf20_0 .alias "in1", 0 0, v0x1379510_0;
v0x137b650_0 .net "nand_in0ncom", 0 0, L_0x1b11960; 1 drivers
v0x137b6d0_0 .net "nand_in1com", 0 0, L_0x1b116b0; 1 drivers
v0x137ae00_0 .net "ncom", 0 0, L_0x1b118a0; 1 drivers
v0x137ae80_0 .net "nor_wire", 0 0, L_0x1b11ba0; 1 drivers
v0x137a5b0_0 .alias "result", 0 0, v0x138fce0_0;
v0x1379d60_0 .alias "sel0", 0 0, v0x13c2470_0;
S_0x1382230 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1312090;
 .timescale -9 -12;
L_0x1b11e70/d .functor NOR 1, L_0x1b14fd0, L_0x1b15100, C4<0>, C4<0>;
L_0x1b11e70 .delay (20000,20000,20000) L_0x1b11e70/d;
L_0x1b11fc0/d .functor NOT 1, L_0x1b11e70, C4<0>, C4<0>, C4<0>;
L_0x1b11fc0 .delay (10000,10000,10000) L_0x1b11fc0/d;
v0x13773d0_0 .alias "a", 0 0, v0x13967d0_0;
v0x1377450_0 .alias "b", 0 0, v0x13965f0_0;
v0x137e830_0 .net "nor_ab", 0 0, L_0x1b11e70; 1 drivers
v0x137e8b0_0 .net "or_ab", 0 0, L_0x1b11fc0; 1 drivers
v0x137dfe0_0 .alias "othercontrolsignal", 0 0, v0x13c2470_0;
v0x137e060_0 .alias "result", 0 0, v0x138f990_0;
S_0x13819e0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1382230;
 .timescale -9 -12;
L_0x1b120f0/d .functor NAND 1, L_0x1b11fc0, v0x13a4ef0_0, C4<1>, C4<1>;
L_0x1b120f0 .delay (20000,20000,20000) L_0x1b120f0/d;
L_0x1b121d0/d .functor NOT 1, L_0x1b120f0, C4<0>, C4<0>, C4<0>;
L_0x1b121d0 .delay (10000,10000,10000) L_0x1b121d0/d;
L_0x1b122e0/d .functor NOT 1, v0x13a4ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b122e0 .delay (10000,10000,10000) L_0x1b122e0/d;
L_0x1b123a0/d .functor NAND 1, L_0x1b11e70, L_0x1b122e0, C4<1>, C4<1>;
L_0x1b123a0 .delay (20000,20000,20000) L_0x1b123a0/d;
L_0x1b124f0/d .functor NOT 1, L_0x1b123a0, C4<0>, C4<0>, C4<0>;
L_0x1b124f0 .delay (10000,10000,10000) L_0x1b124f0/d;
L_0x1b125e0/d .functor NOR 1, L_0x1b124f0, L_0x1b121d0, C4<0>, C4<0>;
L_0x1b125e0 .delay (20000,20000,20000) L_0x1b125e0/d;
L_0x1b12780/d .functor NOT 1, L_0x1b125e0, C4<0>, C4<0>, C4<0>;
L_0x1b12780 .delay (10000,10000,10000) L_0x1b12780/d;
v0x1382b00_0 .net "and_in0ncom", 0 0, L_0x1b124f0; 1 drivers
v0x1381190_0 .net "and_in1com", 0 0, L_0x1b121d0; 1 drivers
v0x1381210_0 .alias "in0", 0 0, v0x137e830_0;
v0x1380940_0 .alias "in1", 0 0, v0x137e8b0_0;
v0x13809c0_0 .net "nand_in0ncom", 0 0, L_0x1b123a0; 1 drivers
v0x1380120_0 .net "nand_in1com", 0 0, L_0x1b120f0; 1 drivers
v0x13801a0_0 .net "ncom", 0 0, L_0x1b122e0; 1 drivers
v0x137f8d0_0 .net "nor_wire", 0 0, L_0x1b125e0; 1 drivers
v0x137f080_0 .alias "result", 0 0, v0x138f990_0;
v0x137f100_0 .alias "sel0", 0 0, v0x13c2470_0;
S_0x131bf80 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1312090;
 .timescale -9 -12;
v0x1385ce0_0 .alias "in0", 0 0, v0x138fe30_0;
v0x1385410_0 .alias "in1", 0 0, v0x138f830_0;
v0x1385490_0 .alias "in2", 0 0, v0x138fce0_0;
v0x1384bc0_0 .alias "in3", 0 0, v0x138f990_0;
v0x1384c40_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1384370_0 .alias "result", 0 0, v0x138ff90_0;
v0x13843f0_0 .net "sel0", 0 0, L_0x1b14990; 1 drivers
v0x1377c20_0 .net "sel1", 0 0, L_0x1b14a50; 1 drivers
v0x1383b20_0 .net "sel2", 0 0, L_0x1b03990; 1 drivers
v0x1383ba0_0 .net "w0", 0 0, L_0x1b12f80; 1 drivers
v0x13832d0_0 .net "w1", 0 0, L_0x1b13740; 1 drivers
v0x1382a80_0 .net "w2", 0 0, L_0x1b13fe0; 1 drivers
S_0x138d700 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x131bf80;
 .timescale -9 -12;
L_0x1b128b0/d .functor NAND 1, L_0x1b112f0, L_0x1b14990, C4<1>, C4<1>;
L_0x1b128b0 .delay (20000,20000,20000) L_0x1b128b0/d;
L_0x1b12990/d .functor NOT 1, L_0x1b128b0, C4<0>, C4<0>, C4<0>;
L_0x1b12990 .delay (10000,10000,10000) L_0x1b12990/d;
L_0x1b12aa0/d .functor NOT 1, L_0x1b14990, C4<0>, C4<0>, C4<0>;
L_0x1b12aa0 .delay (10000,10000,10000) L_0x1b12aa0/d;
L_0x1b12c10/d .functor NAND 1, L_0x1b105c0, L_0x1b12aa0, C4<1>, C4<1>;
L_0x1b12c10 .delay (20000,20000,20000) L_0x1b12c10/d;
L_0x1b12cd0/d .functor NOT 1, L_0x1b12c10, C4<0>, C4<0>, C4<0>;
L_0x1b12cd0 .delay (10000,10000,10000) L_0x1b12cd0/d;
L_0x1b12de0/d .functor NOR 1, L_0x1b12cd0, L_0x1b12990, C4<0>, C4<0>;
L_0x1b12de0 .delay (20000,20000,20000) L_0x1b12de0/d;
L_0x1b12f80/d .functor NOT 1, L_0x1b12de0, C4<0>, C4<0>, C4<0>;
L_0x1b12f80 .delay (10000,10000,10000) L_0x1b12f80/d;
v0x138d8e0_0 .net "and_in0ncom", 0 0, L_0x1b12cd0; 1 drivers
v0x138d5a0_0 .net "and_in1com", 0 0, L_0x1b12990; 1 drivers
v0x138d640_0 .alias "in0", 0 0, v0x138fe30_0;
v0x138d440_0 .alias "in1", 0 0, v0x138f830_0;
v0x138d4c0_0 .net "nand_in0ncom", 0 0, L_0x1b12c10; 1 drivers
v0x1386d00_0 .net "nand_in1com", 0 0, L_0x1b128b0; 1 drivers
v0x1386da0_0 .net "ncom", 0 0, L_0x1b12aa0; 1 drivers
v0x13864b0_0 .net "nor_wire", 0 0, L_0x1b12de0; 1 drivers
v0x1386550_0 .alias "result", 0 0, v0x1383ba0_0;
v0x1385c60_0 .alias "sel0", 0 0, v0x13843f0_0;
S_0x134c8e0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x131bf80;
 .timescale -9 -12;
L_0x1b130b0/d .functor NAND 1, L_0x1b12780, L_0x1b14990, C4<1>, C4<1>;
L_0x1b130b0 .delay (20000,20000,20000) L_0x1b130b0/d;
L_0x1b13190/d .functor NOT 1, L_0x1b130b0, C4<0>, C4<0>, C4<0>;
L_0x1b13190 .delay (10000,10000,10000) L_0x1b13190/d;
L_0x1b132a0/d .functor NOT 1, L_0x1b14990, C4<0>, C4<0>, C4<0>;
L_0x1b132a0 .delay (10000,10000,10000) L_0x1b132a0/d;
L_0x1b13380/d .functor NAND 1, L_0x1b11d40, L_0x1b132a0, C4<1>, C4<1>;
L_0x1b13380 .delay (20000,20000,20000) L_0x1b13380/d;
L_0x1b13490/d .functor NOT 1, L_0x1b13380, C4<0>, C4<0>, C4<0>;
L_0x1b13490 .delay (10000,10000,10000) L_0x1b13490/d;
L_0x1b135a0/d .functor NOR 1, L_0x1b13490, L_0x1b13190, C4<0>, C4<0>;
L_0x1b135a0 .delay (20000,20000,20000) L_0x1b135a0/d;
L_0x1b13740/d .functor NOT 1, L_0x1b135a0, C4<0>, C4<0>, C4<0>;
L_0x1b13740 .delay (10000,10000,10000) L_0x1b13740/d;
v0x134cbf0_0 .net "and_in0ncom", 0 0, L_0x1b13490; 1 drivers
v0x136dc80_0 .net "and_in1com", 0 0, L_0x1b13190; 1 drivers
v0x136dd20_0 .alias "in0", 0 0, v0x138fce0_0;
v0x136f7f0_0 .alias "in1", 0 0, v0x138f990_0;
v0x136f870_0 .net "nand_in0ncom", 0 0, L_0x1b13380; 1 drivers
v0x1372530_0 .net "nand_in1com", 0 0, L_0x1b130b0; 1 drivers
v0x13725d0_0 .net "ncom", 0 0, L_0x1b132a0; 1 drivers
v0x13740a0_0 .net "nor_wire", 0 0, L_0x1b135a0; 1 drivers
v0x1374140_0 .alias "result", 0 0, v0x13832d0_0;
v0x138d860_0 .alias "sel0", 0 0, v0x13843f0_0;
S_0x1339440 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x131bf80;
 .timescale -9 -12;
L_0x1b13870/d .functor NAND 1, L_0x1b13740, L_0x1b14a50, C4<1>, C4<1>;
L_0x1b13870 .delay (20000,20000,20000) L_0x1b13870/d;
L_0x1b139e0/d .functor NOT 1, L_0x1b13870, C4<0>, C4<0>, C4<0>;
L_0x1b139e0 .delay (10000,10000,10000) L_0x1b139e0/d;
L_0x1b13af0/d .functor NOT 1, L_0x1b14a50, C4<0>, C4<0>, C4<0>;
L_0x1b13af0 .delay (10000,10000,10000) L_0x1b13af0/d;
L_0x1b13bd0/d .functor NAND 1, L_0x1b12f80, L_0x1b13af0, C4<1>, C4<1>;
L_0x1b13bd0 .delay (20000,20000,20000) L_0x1b13bd0/d;
L_0x144a9a0/d .functor NOT 1, L_0x1b13bd0, C4<0>, C4<0>, C4<0>;
L_0x144a9a0 .delay (10000,10000,10000) L_0x144a9a0/d;
L_0x1b13e40/d .functor NOR 1, L_0x144a9a0, L_0x1b139e0, C4<0>, C4<0>;
L_0x1b13e40 .delay (20000,20000,20000) L_0x1b13e40/d;
L_0x1b13fe0/d .functor NOT 1, L_0x1b13e40, C4<0>, C4<0>, C4<0>;
L_0x1b13fe0 .delay (10000,10000,10000) L_0x1b13fe0/d;
v0x132f560_0 .net "and_in0ncom", 0 0, L_0x144a9a0; 1 drivers
v0x13391b0_0 .net "and_in1com", 0 0, L_0x1b139e0; 1 drivers
v0x1339250_0 .alias "in0", 0 0, v0x1383ba0_0;
v0x1343040_0 .alias "in1", 0 0, v0x13832d0_0;
v0x13430e0_0 .net "nand_in0ncom", 0 0, L_0x1b13bd0; 1 drivers
v0x1342db0_0 .net "nand_in1com", 0 0, L_0x1b13870; 1 drivers
v0x1342e50_0 .net "ncom", 0 0, L_0x1b13af0; 1 drivers
v0x134cdd0_0 .net "nor_wire", 0 0, L_0x1b13e40; 1 drivers
v0x134ce70_0 .alias "result", 0 0, v0x1382a80_0;
v0x134cb70_0 .alias "sel0", 0 0, v0x1377c20_0;
S_0x131bcf0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x131bf80;
 .timescale -9 -12;
L_0x1b14110/d .functor NAND 1, C4<0>, L_0x1b03990, C4<1>, C4<1>;
L_0x1b14110 .delay (20000,20000,20000) L_0x1b14110/d;
L_0x1b14290/d .functor NOT 1, L_0x1b14110, C4<0>, C4<0>, C4<0>;
L_0x1b14290 .delay (10000,10000,10000) L_0x1b14290/d;
L_0x1b143a0/d .functor NOT 1, L_0x1b03990, C4<0>, C4<0>, C4<0>;
L_0x1b143a0 .delay (10000,10000,10000) L_0x1b143a0/d;
L_0x1b14480/d .functor NAND 1, L_0x1b13fe0, L_0x1b143a0, C4<1>, C4<1>;
L_0x1b14480 .delay (20000,20000,20000) L_0x1b14480/d;
L_0x1b145d0/d .functor NOT 1, L_0x1b14480, C4<0>, C4<0>, C4<0>;
L_0x1b145d0 .delay (10000,10000,10000) L_0x1b145d0/d;
L_0x1b146c0/d .functor NOR 1, L_0x1b145d0, L_0x1b14290, C4<0>, C4<0>;
L_0x1b146c0 .delay (20000,20000,20000) L_0x1b146c0/d;
L_0x1b14860/d .functor NOT 1, L_0x1b146c0, C4<0>, C4<0>, C4<0>;
L_0x1b14860 .delay (10000,10000,10000) L_0x1b14860/d;
v0x13123a0_0 .net "and_in0ncom", 0 0, L_0x1b145d0; 1 drivers
v0x1325b80_0 .net "and_in1com", 0 0, L_0x1b14290; 1 drivers
v0x1325c00_0 .alias "in0", 0 0, v0x1382a80_0;
v0x13258f0_0 .alias "in1", 0 0, v0x1384c40_0;
v0x1325970_0 .net "nand_in0ncom", 0 0, L_0x1b14480; 1 drivers
v0x132f9b0_0 .net "nand_in1com", 0 0, L_0x1b14110; 1 drivers
v0x132fa50_0 .net "ncom", 0 0, L_0x1b143a0; 1 drivers
v0x132f750_0 .net "nor_wire", 0 0, L_0x1b146c0; 1 drivers
v0x132f7f0_0 .alias "result", 0 0, v0x138ff90_0;
v0x132f4c0_0 .alias "sel0", 0 0, v0x1383b20_0;
S_0x13088d0 .scope module, "xor_overflow" "xor_1bit" 2 65, 2 224, S_0x13867c0;
 .timescale -9 -12;
L_0x1471aa0/d .functor NAND 1, L_0x1b156d0, L_0x1b10cc0, C4<1>, C4<1>;
L_0x1471aa0 .delay (20000,20000,20000) L_0x1471aa0/d;
L_0x1b153a0/d .functor NOR 1, L_0x1b156d0, L_0x1b10cc0, C4<0>, C4<0>;
L_0x1b153a0 .delay (20000,20000,20000) L_0x1b153a0/d;
L_0x1b15440/d .functor NOT 1, L_0x1b153a0, C4<0>, C4<0>, C4<0>;
L_0x1b15440 .delay (10000,10000,10000) L_0x1b15440/d;
L_0x1b15500/d .functor NAND 1, L_0x1b15440, L_0x1471aa0, C4<1>, C4<1>;
L_0x1b15500 .delay (20000,20000,20000) L_0x1b15500/d;
L_0x1b155c0/d .functor NOT 1, L_0x1b15500, C4<0>, C4<0>, C4<0>;
L_0x1b155c0 .delay (10000,10000,10000) L_0x1b155c0/d;
v0x1308670_0 .net "a", 0 0, L_0x1b156d0; 1 drivers
v0x13086f0_0 .alias "b", 0 0, v0x13aeba0_0;
v0x13083e0_0 .net "nand_ab", 0 0, L_0x1471aa0; 1 drivers
v0x1308460_0 .net "nor_ab", 0 0, L_0x1b153a0; 1 drivers
v0x1312580_0 .net "nxor_ab", 0 0, L_0x1b15500; 1 drivers
v0x1312600_0 .net "or_ab", 0 0, L_0x1b15440; 1 drivers
v0x1312320_0 .alias "result", 0 0, v0x13c24f0_0;
S_0x12ce0f0 .scope module, "aluSub" "adder_1bit" 2 70, 2 167, S_0x13867c0;
 .timescale -9 -12;
L_0x1b164a0/d .functor NAND 1, L_0x1b16be0, L_0x1b15230, C4<1>, C4<1>;
L_0x1b164a0 .delay (20000,20000,20000) L_0x1b164a0/d;
L_0x1b16610/d .functor NOT 1, L_0x1b164a0, C4<0>, C4<0>, C4<0>;
L_0x1b16610 .delay (10000,10000,10000) L_0x1b16610/d;
L_0x1b166d0/d .functor NAND 1, L_0x1b15770, L_0x1b15da0, C4<1>, C4<1>;
L_0x1b166d0 .delay (20000,20000,20000) L_0x1b166d0/d;
L_0x1b16820/d .functor NOT 1, L_0x1b166d0, C4<0>, C4<0>, C4<0>;
L_0x1b16820 .delay (10000,10000,10000) L_0x1b16820/d;
L_0x1b168e0/d .functor NOR 1, L_0x1b16820, L_0x1b16610, C4<0>, C4<0>;
L_0x1b168e0 .delay (20000,20000,20000) L_0x1b168e0/d;
L_0x1b16a20/d .functor NOT 1, L_0x1b168e0, C4<0>, C4<0>, C4<0>;
L_0x1b16a20 .delay (10000,10000,10000) L_0x1b16a20/d;
v0x12eb0c0_0 .net "a", 0 0, L_0x1b16be0; 1 drivers
v0x12f51e0_0 .net "and_ab", 0 0, L_0x1b16610; 1 drivers
v0x12f5260_0 .net "and_xor_ab_c", 0 0, L_0x1b16820; 1 drivers
v0x12f4f80_0 .alias "b", 0 0, v0x13cbfb0_0;
v0x12f5000_0 .net "carryin", 0 0, L_0x1b15770; 1 drivers
v0x12f4cf0_0 .alias "carryout", 0 0, v0x13cc240_0;
v0x12f4d70_0 .net "nand_ab", 0 0, L_0x1b164a0; 1 drivers
v0x12feba0_0 .net "nand_xor_ab_c", 0 0, L_0x1b166d0; 1 drivers
v0x12fec20_0 .net "nco", 0 0, L_0x1b168e0; 1 drivers
v0x12fe910_0 .alias "sum", 0 0, v0x13d6150_0;
v0x12fe990_0 .net "xor_ab", 0 0, L_0x1b15da0; 1 drivers
S_0x12e1780 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x12ce0f0;
 .timescale -9 -12;
L_0x1b158b0/d .functor NAND 1, L_0x1b16be0, L_0x1b15230, C4<1>, C4<1>;
L_0x1b158b0 .delay (20000,20000,20000) L_0x1b158b0/d;
L_0x1b15a70/d .functor NOR 1, L_0x1b16be0, L_0x1b15230, C4<0>, C4<0>;
L_0x1b15a70 .delay (20000,20000,20000) L_0x1b15a70/d;
L_0x1b15b30/d .functor NOT 1, L_0x1b15a70, C4<0>, C4<0>, C4<0>;
L_0x1b15b30 .delay (10000,10000,10000) L_0x1b15b30/d;
L_0x1b15c40/d .functor NAND 1, L_0x1b15b30, L_0x1b158b0, C4<1>, C4<1>;
L_0x1b15c40 .delay (20000,20000,20000) L_0x1b15c40/d;
L_0x1b15da0/d .functor NOT 1, L_0x1b15c40, C4<0>, C4<0>, C4<0>;
L_0x1b15da0 .delay (10000,10000,10000) L_0x1b15da0/d;
v0x12e14f0_0 .alias "a", 0 0, v0x12eb0c0_0;
v0x12e1570_0 .alias "b", 0 0, v0x13cbfb0_0;
v0x12eb530_0 .net "nand_ab", 0 0, L_0x1b158b0; 1 drivers
v0x12eb5b0_0 .net "nor_ab", 0 0, L_0x1b15a70; 1 drivers
v0x12eb2d0_0 .net "nxor_ab", 0 0, L_0x1b15c40; 1 drivers
v0x12eb350_0 .net "or_ab", 0 0, L_0x1b15b30; 1 drivers
v0x12eb040_0 .alias "result", 0 0, v0x12fe990_0;
S_0x12cde90 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x12ce0f0;
 .timescale -9 -12;
L_0x1b15eb0/d .functor NAND 1, L_0x1b15da0, L_0x1b15770, C4<1>, C4<1>;
L_0x1b15eb0 .delay (20000,20000,20000) L_0x1b15eb0/d;
L_0x1b16020/d .functor NOR 1, L_0x1b15da0, L_0x1b15770, C4<0>, C4<0>;
L_0x1b16020 .delay (20000,20000,20000) L_0x1b16020/d;
L_0x1b160e0/d .functor NOT 1, L_0x1b16020, C4<0>, C4<0>, C4<0>;
L_0x1b160e0 .delay (10000,10000,10000) L_0x1b160e0/d;
L_0x1b161f0/d .functor NAND 1, L_0x1b160e0, L_0x1b15eb0, C4<1>, C4<1>;
L_0x1b161f0 .delay (20000,20000,20000) L_0x1b161f0/d;
L_0x1b16350/d .functor NOT 1, L_0x1b161f0, C4<0>, C4<0>, C4<0>;
L_0x1b16350 .delay (10000,10000,10000) L_0x1b16350/d;
v0x12c40a0_0 .alias "a", 0 0, v0x12fe990_0;
v0x12cdc00_0 .alias "b", 0 0, v0x12f5000_0;
v0x12cdc80_0 .net "nand_ab", 0 0, L_0x1b15eb0; 1 drivers
v0x12d7b80_0 .net "nor_ab", 0 0, L_0x1b16020; 1 drivers
v0x12d7c00_0 .net "nxor_ab", 0 0, L_0x1b161f0; 1 drivers
v0x12d78f0_0 .net "or_ab", 0 0, L_0x1b160e0; 1 drivers
v0x12d7970_0 .alias "result", 0 0, v0x13d6150_0;
S_0x12b07e0 .scope module, "xor_slt" "xor_1bit" 2 74, 2 224, S_0x13867c0;
 .timescale -9 -12;
L_0x1b09a60/d .functor NAND 1, L_0x1b16350, L_0x1b155c0, C4<1>, C4<1>;
L_0x1b09a60 .delay (20000,20000,20000) L_0x1b09a60/d;
L_0x1b16f30/d .functor NOR 1, L_0x1b16350, L_0x1b155c0, C4<0>, C4<0>;
L_0x1b16f30 .delay (20000,20000,20000) L_0x1b16f30/d;
L_0x1b16ff0/d .functor NOT 1, L_0x1b16f30, C4<0>, C4<0>, C4<0>;
L_0x1b16ff0 .delay (10000,10000,10000) L_0x1b16ff0/d;
L_0x1b170b0/d .functor NAND 1, L_0x1b16ff0, L_0x1b09a60, C4<1>, C4<1>;
L_0x1b170b0 .delay (20000,20000,20000) L_0x1b170b0/d;
L_0x1b17210/d .functor NOT 1, L_0x1b170b0, C4<0>, C4<0>, C4<0>;
L_0x1b17210 .delay (10000,10000,10000) L_0x1b17210/d;
v0x12ba6b0_0 .alias "a", 0 0, v0x13d6150_0;
v0x12ba730_0 .alias "b", 0 0, v0x13c24f0_0;
v0x12ba420_0 .net "nand_ab", 0 0, L_0x1b09a60; 1 drivers
v0x12ba4a0_0 .net "nor_ab", 0 0, L_0x1b16f30; 1 drivers
v0x12c42b0_0 .net "nxor_ab", 0 0, L_0x1b170b0; 1 drivers
v0x12c4330_0 .net "or_ab", 0 0, L_0x1b16ff0; 1 drivers
v0x12c4020_0 .alias "result", 0 0, v0x13c2780_0;
S_0x129d020 .scope module, "sltOut" "mux_1bit" 2 75, 3 2, S_0x13867c0;
 .timescale -9 -12;
L_0x1b17320/d .functor NAND 1, L_0x1b17210, L_0x1b16c80, C4<1>, C4<1>;
L_0x1b17320 .delay (20000,20000,20000) L_0x1b17320/d;
L_0x1b17470/d .functor NOT 1, L_0x1b17320, C4<0>, C4<0>, C4<0>;
L_0x1b17470 .delay (10000,10000,10000) L_0x1b17470/d;
L_0x1b17530/d .functor NOT 1, L_0x1b16c80, C4<0>, C4<0>, C4<0>;
L_0x1b17530 .delay (10000,10000,10000) L_0x1b17530/d;
L_0x1b17640/d .functor NAND 1, L_0x1b0edd0, L_0x1b17530, C4<1>, C4<1>;
L_0x1b17640 .delay (20000,20000,20000) L_0x1b17640/d;
L_0x1b17750/d .functor NOT 1, L_0x1b17640, C4<0>, C4<0>, C4<0>;
L_0x1b17750 .delay (10000,10000,10000) L_0x1b17750/d;
L_0x1b17840/d .functor NOR 1, L_0x1b17750, L_0x1b17470, C4<0>, C4<0>;
L_0x1b17840 .delay (20000,20000,20000) L_0x1b17840/d;
L_0x1b179e0/d .functor NOT 1, L_0x1b17840, C4<0>, C4<0>, C4<0>;
L_0x1b179e0 .delay (10000,10000,10000) L_0x1b179e0/d;
v0x12a7020_0 .net "and_in0ncom", 0 0, L_0x1b17750; 1 drivers
v0x12a70a0_0 .net "and_in1com", 0 0, L_0x1b17470; 1 drivers
v0x12a6dc0_0 .alias "in0", 0 0, v0x13cc520_0;
v0x12a6e40_0 .alias "in1", 0 0, v0x13c2780_0;
v0x12a6b30_0 .net "nand_in0ncom", 0 0, L_0x1b17640; 1 drivers
v0x12a6bb0_0 .net "nand_in1com", 0 0, L_0x1b17320; 1 drivers
v0x12b0cd0_0 .net "ncom", 0 0, L_0x1b17530; 1 drivers
v0x12b0d50_0 .net "nor_wire", 0 0, L_0x1b17840; 1 drivers
v0x12b0a70_0 .net "result", 0 0, L_0x1b179e0; 1 drivers
v0x12b0af0_0 .net "sel0", 0 0, L_0x1b16c80; 1 drivers
S_0x137b960 .scope generate, "ALU4[1]" "ALU4[1]" 2 55, 2 55, S_0x13867c0;
 .timescale -9 -12;
P_0x1549c48 .param/l "i" 2 55, +C4<01>;
S_0x137b110 .scope module, "_alu" "ALU_1bit" 2 56, 2 3, S_0x137b960;
 .timescale -9 -12;
L_0x1afc910/d .functor NOT 1, L_0x1b03d10, C4<0>, C4<0>, C4<0>;
L_0x1afc910 .delay (10000,10000,10000) L_0x1afc910/d;
v0x1276330_0 .net "carryin", 0 0, L_0x1b03db0; 1 drivers
v0x1276020_0 .net "carryout", 0 0, L_0x1affa50; 1 drivers
v0x12760a0_0 .alias "invertB", 0 0, v0x13b8b80_0;
v0x127feb0_0 .alias "muxIndex", 2 0, v0x13b8870_0;
v0x127ff30_0 .net "notB", 0 0, L_0x1afc910; 1 drivers
v0x127fc20_0 .net "operandA", 0 0, L_0x1b03c70; 1 drivers
v0x127fca0_0 .net "operandB", 0 0, L_0x1b03d10; 1 drivers
v0x1289cd0_0 .alias "othercontrolsignal", 0 0, v0x13c2470_0;
v0x12899e0_0 .net "result", 0 0, L_0x1b03540; 1 drivers
v0x1289750_0 .net "trueB", 0 0, L_0x1afe860; 1 drivers
v0x12897d0_0 .net "wAddSub", 0 0, L_0x1aff370; 1 drivers
v0x1293980_0 .net "wNandAnd", 0 0, L_0x1b00b10; 1 drivers
v0x1293400_0 .net "wNorOr", 0 0, L_0x1b01550; 1 drivers
v0x129d2b0_0 .net "wXor", 0 0, L_0x1b000b0; 1 drivers
L_0x1b03670 .part v0x14cb7c0_0, 0, 1;
L_0x1b03730 .part v0x14cb7c0_0, 1, 1;
L_0x1b03860 .part v0x14cb7c0_0, 2, 1;
S_0x1258b40 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x137b110;
 .timescale -9 -12;
L_0x1afe0b0/d .functor NAND 1, L_0x1afc910, v0x14d4d10_0, C4<1>, C4<1>;
L_0x1afe0b0 .delay (20000,20000,20000) L_0x1afe0b0/d;
L_0x1afe210/d .functor NOT 1, L_0x1afe0b0, C4<0>, C4<0>, C4<0>;
L_0x1afe210 .delay (10000,10000,10000) L_0x1afe210/d;
L_0x1afd540/d .functor NOT 1, v0x14d4d10_0, C4<0>, C4<0>, C4<0>;
L_0x1afd540 .delay (10000,10000,10000) L_0x1afd540/d;
L_0x1afe520/d .functor NAND 1, L_0x1b03d10, L_0x1afd540, C4<1>, C4<1>;
L_0x1afe520 .delay (20000,20000,20000) L_0x1afe520/d;
L_0x1afe5c0/d .functor NOT 1, L_0x1afe520, C4<0>, C4<0>, C4<0>;
L_0x1afe5c0 .delay (10000,10000,10000) L_0x1afe5c0/d;
L_0x1afe6e0/d .functor NOR 1, L_0x1afe5c0, L_0x1afe210, C4<0>, C4<0>;
L_0x1afe6e0 .delay (20000,20000,20000) L_0x1afe6e0/d;
L_0x1afe860/d .functor NOT 1, L_0x1afe6e0, C4<0>, C4<0>, C4<0>;
L_0x1afe860 .delay (10000,10000,10000) L_0x1afe860/d;
v0x12629d0_0 .net "and_in0ncom", 0 0, L_0x1afe5c0; 1 drivers
v0x1262a50_0 .net "and_in1com", 0 0, L_0x1afe210; 1 drivers
v0x1262740_0 .alias "in0", 0 0, v0x127fca0_0;
v0x12627c0_0 .alias "in1", 0 0, v0x127ff30_0;
v0x126c840_0 .net "nand_in0ncom", 0 0, L_0x1afe520; 1 drivers
v0x126c8c0_0 .net "nand_in1com", 0 0, L_0x1afe0b0; 1 drivers
v0x126c5e0_0 .net "ncom", 0 0, L_0x1afd540; 1 drivers
v0x126c660_0 .net "nor_wire", 0 0, L_0x1afe6e0; 1 drivers
v0x126c350_0 .alias "result", 0 0, v0x1289750_0;
v0x12762b0_0 .alias "sel0", 0 0, v0x13b8b80_0;
S_0x13626c0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x137b110;
 .timescale -9 -12;
L_0x1aff480/d .functor NAND 1, L_0x1b03c70, L_0x1afe860, C4<1>, C4<1>;
L_0x1aff480 .delay (20000,20000,20000) L_0x1aff480/d;
L_0x1aff610/d .functor NOT 1, L_0x1aff480, C4<0>, C4<0>, C4<0>;
L_0x1aff610 .delay (10000,10000,10000) L_0x1aff610/d;
L_0x1aff700/d .functor NAND 1, L_0x1b03db0, L_0x1afede0, C4<1>, C4<1>;
L_0x1aff700 .delay (20000,20000,20000) L_0x1aff700/d;
L_0x1aff7a0/d .functor NOT 1, L_0x1aff700, C4<0>, C4<0>, C4<0>;
L_0x1aff7a0 .delay (10000,10000,10000) L_0x1aff7a0/d;
L_0x1aff8e0/d .functor NOR 1, L_0x1aff7a0, L_0x1aff610, C4<0>, C4<0>;
L_0x1aff8e0 .delay (20000,20000,20000) L_0x1aff8e0/d;
L_0x1affa50/d .functor NOT 1, L_0x1aff8e0, C4<0>, C4<0>, C4<0>;
L_0x1affa50 .delay (10000,10000,10000) L_0x1affa50/d;
v0x1245520_0 .alias "a", 0 0, v0x127fc20_0;
v0x1245290_0 .net "and_ab", 0 0, L_0x1aff610; 1 drivers
v0x1245310_0 .net "and_xor_ab_c", 0 0, L_0x1aff7a0; 1 drivers
v0x124f410_0 .alias "b", 0 0, v0x1289750_0;
v0x124f490_0 .alias "carryin", 0 0, v0x1276330_0;
v0x124f1b0_0 .alias "carryout", 0 0, v0x1276020_0;
v0x124f230_0 .net "nand_ab", 0 0, L_0x1aff480; 1 drivers
v0x124ef20_0 .net "nand_xor_ab_c", 0 0, L_0x1aff700; 1 drivers
v0x124efa0_0 .net "nco", 0 0, L_0x1aff8e0; 1 drivers
v0x1258dd0_0 .alias "sum", 0 0, v0x12897d0_0;
v0x1258e50_0 .net "xor_ab", 0 0, L_0x1afede0; 1 drivers
S_0x1231a90 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x13626c0;
 .timescale -9 -12;
L_0x1afe9d0/d .functor NAND 1, L_0x1b03c70, L_0x1afe860, C4<1>, C4<1>;
L_0x1afe9d0 .delay (20000,20000,20000) L_0x1afe9d0/d;
L_0x1afeab0/d .functor NOR 1, L_0x1b03c70, L_0x1afe860, C4<0>, C4<0>;
L_0x1afeab0 .delay (20000,20000,20000) L_0x1afeab0/d;
L_0x1afeb70/d .functor NOT 1, L_0x1afeab0, C4<0>, C4<0>, C4<0>;
L_0x1afeb70 .delay (10000,10000,10000) L_0x1afeb70/d;
L_0x1afec80/d .functor NAND 1, L_0x1afeb70, L_0x1afe9d0, C4<1>, C4<1>;
L_0x1afec80 .delay (20000,20000,20000) L_0x1afec80/d;
L_0x1afede0/d .functor NOT 1, L_0x1afec80, C4<0>, C4<0>, C4<0>;
L_0x1afede0 .delay (10000,10000,10000) L_0x1afede0/d;
v0x1231dd0_0 .alias "a", 0 0, v0x127fc20_0;
v0x123ba60_0 .alias "b", 0 0, v0x1289750_0;
v0x123bae0_0 .net "nand_ab", 0 0, L_0x1afe9d0; 1 drivers
v0x123b7d0_0 .net "nor_ab", 0 0, L_0x1afeab0; 1 drivers
v0x123b850_0 .net "nxor_ab", 0 0, L_0x1afec80; 1 drivers
v0x1245730_0 .net "or_ab", 0 0, L_0x1afeb70; 1 drivers
v0x12457b0_0 .alias "result", 0 0, v0x1258e50_0;
S_0x1361b60 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x13626c0;
 .timescale -9 -12;
L_0x1afeef0/d .functor NAND 1, L_0x1afede0, L_0x1b03db0, C4<1>, C4<1>;
L_0x1afeef0 .delay (20000,20000,20000) L_0x1afeef0/d;
L_0x1aff060/d .functor NOR 1, L_0x1afede0, L_0x1b03db0, C4<0>, C4<0>;
L_0x1aff060 .delay (20000,20000,20000) L_0x1aff060/d;
L_0x1437250/d .functor NOT 1, L_0x1aff060, C4<0>, C4<0>, C4<0>;
L_0x1437250 .delay (10000,10000,10000) L_0x1437250/d;
L_0x1aff210/d .functor NAND 1, L_0x1437250, L_0x1afeef0, C4<1>, C4<1>;
L_0x1aff210 .delay (20000,20000,20000) L_0x1aff210/d;
L_0x1aff370/d .functor NOT 1, L_0x1aff210, C4<0>, C4<0>, C4<0>;
L_0x1aff370 .delay (10000,10000,10000) L_0x1aff370/d;
v0x1361910_0 .alias "a", 0 0, v0x1258e50_0;
v0x1361990_0 .alias "b", 0 0, v0x1276330_0;
v0x1361690_0 .net "nand_ab", 0 0, L_0x1afeef0; 1 drivers
v0x1361710_0 .net "nor_ab", 0 0, L_0x1aff060; 1 drivers
v0x1358220_0 .net "nxor_ab", 0 0, L_0x1aff210; 1 drivers
v0x13582a0_0 .net "or_ab", 0 0, L_0x1437250; 1 drivers
v0x1231d50_0 .alias "result", 0 0, v0x12897d0_0;
S_0x1399200 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x137b110;
 .timescale -9 -12;
L_0x1affc10/d .functor NAND 1, L_0x1b03c70, L_0x1b03d10, C4<1>, C4<1>;
L_0x1affc10 .delay (20000,20000,20000) L_0x1affc10/d;
L_0x1affcf0/d .functor NOR 1, L_0x1b03c70, L_0x1b03d10, C4<0>, C4<0>;
L_0x1affcf0 .delay (20000,20000,20000) L_0x1affcf0/d;
L_0x1affe80/d .functor NOT 1, L_0x1affcf0, C4<0>, C4<0>, C4<0>;
L_0x1affe80 .delay (10000,10000,10000) L_0x1affe80/d;
L_0x1afff70/d .functor NAND 1, L_0x1affe80, L_0x1affc10, C4<1>, C4<1>;
L_0x1afff70 .delay (20000,20000,20000) L_0x1afff70/d;
L_0x1b000b0/d .functor NOT 1, L_0x1afff70, C4<0>, C4<0>, C4<0>;
L_0x1b000b0 .delay (10000,10000,10000) L_0x1b000b0/d;
v0x1227fb0_0 .alias "a", 0 0, v0x127fc20_0;
v0x1228030_0 .alias "b", 0 0, v0x127fca0_0;
v0x1366730_0 .net "nand_ab", 0 0, L_0x1affc10; 1 drivers
v0x13667b0_0 .net "nor_ab", 0 0, L_0x1affcf0; 1 drivers
v0x1364cc0_0 .net "nxor_ab", 0 0, L_0x1afff70; 1 drivers
v0x1364d40_0 .net "or_ab", 0 0, L_0x1affe80; 1 drivers
v0x1364a70_0 .alias "result", 0 0, v0x129d2b0_0;
S_0x1374ef0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x137b110;
 .timescale -9 -12;
L_0x1b00200/d .functor NAND 1, L_0x1b03c70, L_0x1b03d10, C4<1>, C4<1>;
L_0x1b00200 .delay (20000,20000,20000) L_0x1b00200/d;
L_0x1b00350/d .functor NOT 1, L_0x1b00200, C4<0>, C4<0>, C4<0>;
L_0x1b00350 .delay (10000,10000,10000) L_0x1b00350/d;
v0x139b550_0 .alias "a", 0 0, v0x127fc20_0;
v0x1399e90_0 .net "and_ab", 0 0, L_0x1b00350; 1 drivers
v0x1399f10_0 .alias "b", 0 0, v0x127fca0_0;
v0x1399c50_0 .net "nand_ab", 0 0, L_0x1b00200; 1 drivers
v0x1399cd0_0 .alias "othercontrolsignal", 0 0, v0x13c2470_0;
v0x1231490_0 .alias "result", 0 0, v0x1293980_0;
S_0x14e0710 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1374ef0;
 .timescale -9 -12;
L_0x1b00480/d .functor NAND 1, L_0x1b00350, v0x13a4ef0_0, C4<1>, C4<1>;
L_0x1b00480 .delay (20000,20000,20000) L_0x1b00480/d;
L_0x1b00560/d .functor NOT 1, L_0x1b00480, C4<0>, C4<0>, C4<0>;
L_0x1b00560 .delay (10000,10000,10000) L_0x1b00560/d;
L_0x1b00670/d .functor NOT 1, v0x13a4ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b00670 .delay (10000,10000,10000) L_0x1b00670/d;
L_0x1b00730/d .functor NAND 1, L_0x1b00200, L_0x1b00670, C4<1>, C4<1>;
L_0x1b00730 .delay (20000,20000,20000) L_0x1b00730/d;
L_0x1b00880/d .functor NOT 1, L_0x1b00730, C4<0>, C4<0>, C4<0>;
L_0x1b00880 .delay (10000,10000,10000) L_0x1b00880/d;
L_0x1b00970/d .functor NOR 1, L_0x1b00880, L_0x1b00560, C4<0>, C4<0>;
L_0x1b00970 .delay (20000,20000,20000) L_0x1b00970/d;
L_0x1b00b10/d .functor NOT 1, L_0x1b00970, C4<0>, C4<0>, C4<0>;
L_0x1b00b10 .delay (10000,10000,10000) L_0x1b00b10/d;
v0x14eae60_0 .net "and_in0ncom", 0 0, L_0x1b00880; 1 drivers
v0x14eaee0_0 .net "and_in1com", 0 0, L_0x1b00560; 1 drivers
v0x1787bd0_0 .alias "in0", 0 0, v0x1399c50_0;
v0x1787c50_0 .alias "in1", 0 0, v0x1399e90_0;
v0x17879c0_0 .net "nand_in0ncom", 0 0, L_0x1b00730; 1 drivers
v0x1787a40_0 .net "nand_in1com", 0 0, L_0x1b00480; 1 drivers
v0x14e2200_0 .net "ncom", 0 0, L_0x1b00670; 1 drivers
v0x14e22a0_0 .net "nor_wire", 0 0, L_0x1b00970; 1 drivers
v0x14e0b70_0 .alias "result", 0 0, v0x1293980_0;
v0x139b4d0_0 .alias "sel0", 0 0, v0x13c2470_0;
S_0x1778e60 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x137b110;
 .timescale -9 -12;
L_0x1b00c40/d .functor NOR 1, L_0x1b03c70, L_0x1b03d10, C4<0>, C4<0>;
L_0x1b00c40 .delay (20000,20000,20000) L_0x1b00c40/d;
L_0x1b00d90/d .functor NOT 1, L_0x1b00c40, C4<0>, C4<0>, C4<0>;
L_0x1b00d90 .delay (10000,10000,10000) L_0x1b00d90/d;
v0x1376e60_0 .alias "a", 0 0, v0x127fc20_0;
v0x14abcf0_0 .alias "b", 0 0, v0x127fca0_0;
v0x15ef350_0 .net "nor_ab", 0 0, L_0x1b00c40; 1 drivers
v0x1691e10_0 .net "or_ab", 0 0, L_0x1b00d90; 1 drivers
v0x13756d0_0 .alias "othercontrolsignal", 0 0, v0x13c2470_0;
v0x1375750_0 .alias "result", 0 0, v0x1293400_0;
S_0x14dfcf0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1778e60;
 .timescale -9 -12;
L_0x1b00ec0/d .functor NAND 1, L_0x1b00d90, v0x13a4ef0_0, C4<1>, C4<1>;
L_0x1b00ec0 .delay (20000,20000,20000) L_0x1b00ec0/d;
L_0x1b00fa0/d .functor NOT 1, L_0x1b00ec0, C4<0>, C4<0>, C4<0>;
L_0x1b00fa0 .delay (10000,10000,10000) L_0x1b00fa0/d;
L_0x1b010b0/d .functor NOT 1, v0x13a4ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b010b0 .delay (10000,10000,10000) L_0x1b010b0/d;
L_0x1b01170/d .functor NAND 1, L_0x1b00c40, L_0x1b010b0, C4<1>, C4<1>;
L_0x1b01170 .delay (20000,20000,20000) L_0x1b01170/d;
L_0x1b012c0/d .functor NOT 1, L_0x1b01170, C4<0>, C4<0>, C4<0>;
L_0x1b012c0 .delay (10000,10000,10000) L_0x1b012c0/d;
L_0x1b013b0/d .functor NOR 1, L_0x1b012c0, L_0x1b00fa0, C4<0>, C4<0>;
L_0x1b013b0 .delay (20000,20000,20000) L_0x1b013b0/d;
L_0x1b01550/d .functor NOT 1, L_0x1b013b0, C4<0>, C4<0>, C4<0>;
L_0x1b01550 .delay (10000,10000,10000) L_0x1b01550/d;
v0xc0ee70_0 .net "and_in0ncom", 0 0, L_0x1b012c0; 1 drivers
v0x136c630_0 .net "and_in1com", 0 0, L_0x1b00fa0; 1 drivers
v0x13759a0_0 .alias "in0", 0 0, v0x15ef350_0;
v0x14dfb70_0 .alias "in1", 0 0, v0x1691e10_0;
v0x136c7a0_0 .net "nand_in0ncom", 0 0, L_0x1b01170; 1 drivers
v0x177f2e0_0 .net "nand_in1com", 0 0, L_0x1b00ec0; 1 drivers
v0x1787110_0 .net "ncom", 0 0, L_0x1b010b0; 1 drivers
v0x1787510_0 .net "nor_wire", 0 0, L_0x1b013b0; 1 drivers
v0xc0db30_0 .alias "result", 0 0, v0x1293400_0;
v0xc0dcf0_0 .alias "sel0", 0 0, v0x13c2470_0;
S_0x137a8c0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x137b110;
 .timescale -9 -12;
v0x1289370_0 .alias "in0", 0 0, v0x12897d0_0;
v0x123b250_0 .alias "in1", 0 0, v0x129d2b0_0;
v0x1292ea0_0 .alias "in2", 0 0, v0x1293980_0;
v0x1293020_0 .alias "in3", 0 0, v0x1293400_0;
v0x129caa0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x129cc20_0 .alias "result", 0 0, v0x12899e0_0;
v0x12a65b0_0 .net "sel0", 0 0, L_0x1b03670; 1 drivers
v0x12a6730_0 .net "sel1", 0 0, L_0x1b03730; 1 drivers
v0x123b3d0_0 .net "sel2", 0 0, L_0x1b03860; 1 drivers
v0x12b0280_0 .net "w0", 0 0, L_0x1b01d10; 1 drivers
v0x12b0400_0 .net "w1", 0 0, L_0x1b02490; 1 drivers
v0x12b9ea0_0 .net "w2", 0 0, L_0x1b02ce0; 1 drivers
S_0x1378780 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x137a8c0;
 .timescale -9 -12;
L_0x1b01680/d .functor NAND 1, L_0x1b000b0, L_0x1b03670, C4<1>, C4<1>;
L_0x1b01680 .delay (20000,20000,20000) L_0x1b01680/d;
L_0x1b01760/d .functor NOT 1, L_0x1b01680, C4<0>, C4<0>, C4<0>;
L_0x1b01760 .delay (10000,10000,10000) L_0x1b01760/d;
L_0x1b01870/d .functor NOT 1, L_0x1b03670, C4<0>, C4<0>, C4<0>;
L_0x1b01870 .delay (10000,10000,10000) L_0x1b01870/d;
L_0x1b019c0/d .functor NAND 1, L_0x1aff370, L_0x1b01870, C4<1>, C4<1>;
L_0x1b019c0 .delay (20000,20000,20000) L_0x1b019c0/d;
L_0x1b01a80/d .functor NOT 1, L_0x1b019c0, C4<0>, C4<0>, C4<0>;
L_0x1b01a80 .delay (10000,10000,10000) L_0x1b01a80/d;
L_0x1b01b70/d .functor NOR 1, L_0x1b01a80, L_0x1b01760, C4<0>, C4<0>;
L_0x1b01b70 .delay (20000,20000,20000) L_0x1b01b70/d;
L_0x1b01d10/d .functor NOT 1, L_0x1b01b70, C4<0>, C4<0>, C4<0>;
L_0x1b01d10 .delay (10000,10000,10000) L_0x1b01d10/d;
v0x1258740_0 .net "and_in0ncom", 0 0, L_0x1b01a80; 1 drivers
v0x12621c0_0 .net "and_in1com", 0 0, L_0x1b01760; 1 drivers
v0x1262340_0 .alias "in0", 0 0, v0x12897d0_0;
v0x126bdf0_0 .alias "in1", 0 0, v0x129d2b0_0;
v0x126bf70_0 .net "nand_in0ncom", 0 0, L_0x1b019c0; 1 drivers
v0x1275aa0_0 .net "nand_in1com", 0 0, L_0x1b01680; 1 drivers
v0x1275c20_0 .net "ncom", 0 0, L_0x1b01870; 1 drivers
v0x127f6a0_0 .net "nor_wire", 0 0, L_0x1b01b70; 1 drivers
v0x127f820_0 .alias "result", 0 0, v0x12b0280_0;
v0x12891f0_0 .alias "sel0", 0 0, v0x12a65b0_0;
S_0x1378fd0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x137a8c0;
 .timescale -9 -12;
L_0x1b01e40/d .functor NAND 1, L_0x1b01550, L_0x1b03670, C4<1>, C4<1>;
L_0x1b01e40 .delay (20000,20000,20000) L_0x1b01e40/d;
L_0x1b01f20/d .functor NOT 1, L_0x1b01e40, C4<0>, C4<0>, C4<0>;
L_0x1b01f20 .delay (10000,10000,10000) L_0x1b01f20/d;
L_0x1b02030/d .functor NOT 1, L_0x1b03670, C4<0>, C4<0>, C4<0>;
L_0x1b02030 .delay (10000,10000,10000) L_0x1b02030/d;
L_0x1b020f0/d .functor NAND 1, L_0x1b00b10, L_0x1b02030, C4<1>, C4<1>;
L_0x1b020f0 .delay (20000,20000,20000) L_0x1b020f0/d;
L_0x1b02200/d .functor NOT 1, L_0x1b020f0, C4<0>, C4<0>, C4<0>;
L_0x1b02200 .delay (10000,10000,10000) L_0x1b02200/d;
L_0x1b022f0/d .functor NOR 1, L_0x1b02200, L_0x1b01f20, C4<0>, C4<0>;
L_0x1b022f0 .delay (20000,20000,20000) L_0x1b022f0/d;
L_0x1b02490/d .functor NOT 1, L_0x1b022f0, C4<0>, C4<0>, C4<0>;
L_0x1b02490 .delay (10000,10000,10000) L_0x1b02490/d;
v0x13429b0_0 .net "and_in0ncom", 0 0, L_0x1b02200; 1 drivers
v0x1231610_0 .net "and_in1com", 0 0, L_0x1b01f20; 1 drivers
v0x134c360_0 .alias "in0", 0 0, v0x1293980_0;
v0x134c4e0_0 .alias "in1", 0 0, v0x1293400_0;
v0x124e9c0_0 .net "nand_in0ncom", 0 0, L_0x1b020f0; 1 drivers
v0x1357c90_0 .net "nand_in1com", 0 0, L_0x1b01e40; 1 drivers
v0x1361360_0 .net "ncom", 0 0, L_0x1b02030; 1 drivers
v0x124eb40_0 .net "nor_wire", 0 0, L_0x1b022f0; 1 drivers
v0x1366390_0 .alias "result", 0 0, v0x12b0400_0;
v0x12585c0_0 .alias "sel0", 0 0, v0x12a65b0_0;
S_0x1379820 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x137a8c0;
 .timescale -9 -12;
L_0x1b025c0/d .functor NAND 1, L_0x1b02490, L_0x1b03730, C4<1>, C4<1>;
L_0x1b025c0 .delay (20000,20000,20000) L_0x1b025c0/d;
L_0x1b02730/d .functor NOT 1, L_0x1b025c0, C4<0>, C4<0>, C4<0>;
L_0x1b02730 .delay (10000,10000,10000) L_0x1b02730/d;
L_0x1b02840/d .functor NOT 1, L_0x1b03730, C4<0>, C4<0>, C4<0>;
L_0x1b02840 .delay (10000,10000,10000) L_0x1b02840/d;
L_0x1b02900/d .functor NAND 1, L_0x1b01d10, L_0x1b02840, C4<1>, C4<1>;
L_0x1b02900 .delay (20000,20000,20000) L_0x1b02900/d;
L_0x1b02a50/d .functor NOT 1, L_0x1b02900, C4<0>, C4<0>, C4<0>;
L_0x1b02a50 .delay (10000,10000,10000) L_0x1b02a50/d;
L_0x1b02b40/d .functor NOR 1, L_0x1b02a50, L_0x1b02730, C4<0>, C4<0>;
L_0x1b02b40 .delay (20000,20000,20000) L_0x1b02b40/d;
L_0x1b02ce0/d .functor NOT 1, L_0x1b02b40, C4<0>, C4<0>, C4<0>;
L_0x1b02ce0 .delay (10000,10000,10000) L_0x1b02ce0/d;
v0x1311cb0_0 .net "and_in0ncom", 0 0, L_0x1b02a50; 1 drivers
v0x131b770_0 .net "and_in1com", 0 0, L_0x1b02730; 1 drivers
v0x131b8f0_0 .alias "in0", 0 0, v0x12b0280_0;
v0x1325370_0 .alias "in1", 0 0, v0x12b0400_0;
v0x13254f0_0 .net "nand_in0ncom", 0 0, L_0x1b02900; 1 drivers
v0x132ef60_0 .net "nand_in1com", 0 0, L_0x1b025c0; 1 drivers
v0x132f0e0_0 .net "ncom", 0 0, L_0x1b02840; 1 drivers
v0x1338c30_0 .net "nor_wire", 0 0, L_0x1b02b40; 1 drivers
v0x1338db0_0 .alias "result", 0 0, v0x12b9ea0_0;
v0x1342830_0 .alias "sel0", 0 0, v0x12a6730_0;
S_0x137a070 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x137a8c0;
 .timescale -9 -12;
L_0x1b02e10/d .functor NAND 1, C4<0>, L_0x1b03860, C4<1>, C4<1>;
L_0x1b02e10 .delay (20000,20000,20000) L_0x1b02e10/d;
L_0x1b02f90/d .functor NOT 1, L_0x1b02e10, C4<0>, C4<0>, C4<0>;
L_0x1b02f90 .delay (10000,10000,10000) L_0x1b02f90/d;
L_0x1b030a0/d .functor NOT 1, L_0x1b03860, C4<0>, C4<0>, C4<0>;
L_0x1b030a0 .delay (10000,10000,10000) L_0x1b030a0/d;
L_0x1b03160/d .functor NAND 1, L_0x1b02ce0, L_0x1b030a0, C4<1>, C4<1>;
L_0x1b03160 .delay (20000,20000,20000) L_0x1b03160/d;
L_0x1b032b0/d .functor NOT 1, L_0x1b03160, C4<0>, C4<0>, C4<0>;
L_0x1b032b0 .delay (10000,10000,10000) L_0x1b032b0/d;
L_0x1b033a0/d .functor NOR 1, L_0x1b032b0, L_0x1b02f90, C4<0>, C4<0>;
L_0x1b033a0 .delay (20000,20000,20000) L_0x1b033a0/d;
L_0x1b03540/d .functor NOT 1, L_0x1b033a0, C4<0>, C4<0>, C4<0>;
L_0x1b03540 .delay (10000,10000,10000) L_0x1b03540/d;
v0x12eac60_0 .net "and_in0ncom", 0 0, L_0x1b032b0; 1 drivers
v0x1244d10_0 .net "and_in1com", 0 0, L_0x1b02f90; 1 drivers
v0x12f4790_0 .alias "in0", 0 0, v0x12b9ea0_0;
v0x12f4910_0 .alias "in1", 0 0, v0x129caa0_0;
v0x12fe390_0 .net "nand_in0ncom", 0 0, L_0x1b03160; 1 drivers
v0x12fe510_0 .net "nand_in1com", 0 0, L_0x1b02e10; 1 drivers
v0x1307e60_0 .net "ncom", 0 0, L_0x1b030a0; 1 drivers
v0x1307fe0_0 .net "nor_wire", 0 0, L_0x1b033a0; 1 drivers
v0x1244e90_0 .alias "result", 0 0, v0x12899e0_0;
v0x1311b30_0 .alias "sel0", 0 0, v0x123b3d0_0;
S_0x1383e30 .scope generate, "ALU4[2]" "ALU4[2]" 2 55, 2 55, S_0x13867c0;
 .timescale -9 -12;
P_0xa3f6b8 .param/l "i" 2 55, +C4<010>;
S_0x13835e0 .scope module, "_alu" "ALU_1bit" 2 56, 2 3, S_0x1383e30;
 .timescale -9 -12;
L_0x1b03e50/d .functor NOT 1, L_0x1b09920, C4<0>, C4<0>, C4<0>;
L_0x1b03e50 .delay (10000,10000,10000) L_0x1b03e50/d;
v0x12d7ea0_0 .net "carryin", 0 0, L_0x1b099c0; 1 drivers
v0x12c45d0_0 .net "carryout", 0 0, L_0x1b05720; 1 drivers
v0x12ba9d0_0 .alias "invertB", 0 0, v0x13b8b80_0;
v0x129d5d0_0 .alias "muxIndex", 2 0, v0x13b8870_0;
v0x12801d0_0 .net "notB", 0 0, L_0x1b03e50; 1 drivers
v0x12765d0_0 .net "operandA", 0 0, L_0x1b09880; 1 drivers
v0x1262cf0_0 .net "operandB", 0 0, L_0x1b09920; 1 drivers
v0x123bd80_0 .alias "othercontrolsignal", 0 0, v0x13c2470_0;
v0x12ba020_0 .net "result", 0 0, L_0x1b091e0; 1 drivers
v0x12c3aa0_0 .net "trueB", 0 0, L_0x1b04580; 1 drivers
v0x12c3c20_0 .net "wAddSub", 0 0, L_0x1b05080; 1 drivers
v0x12cd820_0 .net "wNandAnd", 0 0, L_0x1b067f0; 1 drivers
v0x12d74f0_0 .net "wNorOr", 0 0, L_0x1b07230; 1 drivers
v0x12e10f0_0 .net "wXor", 0 0, L_0x1b05d80; 1 drivers
L_0x1b09310 .part v0x14cb7c0_0, 0, 1;
L_0x1b093d0 .part v0x14cb7c0_0, 1, 1;
L_0x1b09500 .part v0x14cb7c0_0, 2, 1;
S_0x137c1b0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x13835e0;
 .timescale -9 -12;
L_0x1b03eb0/d .functor NAND 1, L_0x1b03e50, v0x14d4d10_0, C4<1>, C4<1>;
L_0x1b03eb0 .delay (20000,20000,20000) L_0x1b03eb0/d;
L_0x1b03f70/d .functor NOT 1, L_0x1b03eb0, C4<0>, C4<0>, C4<0>;
L_0x1b03f70 .delay (10000,10000,10000) L_0x1b03f70/d;
L_0x1b04030/d .functor NOT 1, v0x14d4d10_0, C4<0>, C4<0>, C4<0>;
L_0x1b04030 .delay (10000,10000,10000) L_0x1b04030/d;
L_0x13917b0/d .functor NAND 1, L_0x1b09920, L_0x1b04030, C4<1>, C4<1>;
L_0x13917b0 .delay (20000,20000,20000) L_0x13917b0/d;
L_0x1b04310/d .functor NOT 1, L_0x13917b0, C4<0>, C4<0>, C4<0>;
L_0x1b04310 .delay (10000,10000,10000) L_0x1b04310/d;
L_0x1b04400/d .functor NOR 1, L_0x1b04310, L_0x1b03f70, C4<0>, C4<0>;
L_0x1b04400 .delay (20000,20000,20000) L_0x1b04400/d;
L_0x1b04580/d .functor NOT 1, L_0x1b04400, C4<0>, C4<0>, C4<0>;
L_0x1b04580 .delay (10000,10000,10000) L_0x1b04580/d;
v0x13805e0_0 .net "and_in0ncom", 0 0, L_0x1b04310; 1 drivers
v0x1386970_0 .net "and_in1com", 0 0, L_0x1b03f70; 1 drivers
v0x1374610_0 .alias "in0", 0 0, v0x1262cf0_0;
v0x136fd60_0 .alias "in1", 0 0, v0x12801d0_0;
v0x1343360_0 .net "nand_in0ncom", 0 0, L_0x13917b0; 1 drivers
v0x1339760_0 .net "nand_in1com", 0 0, L_0x1b03eb0; 1 drivers
v0x1325ea0_0 .net "ncom", 0 0, L_0x1b04030; 1 drivers
v0x131c2a0_0 .net "nor_wire", 0 0, L_0x1b04400; 1 drivers
v0x12feec0_0 .alias "result", 0 0, v0x12c3aa0_0;
v0x12e1aa0_0 .alias "sel0", 0 0, v0x13b8b80_0;
S_0x137daa0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x13835e0;
 .timescale -9 -12;
L_0x1b05190/d .functor NAND 1, L_0x1b09880, L_0x1b04580, C4<1>, C4<1>;
L_0x1b05190 .delay (20000,20000,20000) L_0x1b05190/d;
L_0x1b05320/d .functor NOT 1, L_0x1b05190, C4<0>, C4<0>, C4<0>;
L_0x1b05320 .delay (10000,10000,10000) L_0x1b05320/d;
L_0x1b05410/d .functor NAND 1, L_0x1b099c0, L_0x1b04af0, C4<1>, C4<1>;
L_0x1b05410 .delay (20000,20000,20000) L_0x1b05410/d;
L_0x1b054d0/d .functor NOT 1, L_0x1b05410, C4<0>, C4<0>, C4<0>;
L_0x1b054d0 .delay (10000,10000,10000) L_0x1b054d0/d;
L_0x1b055e0/d .functor NOR 1, L_0x1b054d0, L_0x1b05320, C4<0>, C4<0>;
L_0x1b055e0 .delay (20000,20000,20000) L_0x1b055e0/d;
L_0x1b05720/d .functor NOT 1, L_0x1b055e0, C4<0>, C4<0>, C4<0>;
L_0x1b05720 .delay (10000,10000,10000) L_0x1b05720/d;
v0x14063b0_0 .alias "a", 0 0, v0x12765d0_0;
v0x140ff80_0 .net "and_ab", 0 0, L_0x1b05320; 1 drivers
v0x1410100_0 .net "and_xor_ab_c", 0 0, L_0x1b054d0; 1 drivers
v0x1419c50_0 .alias "b", 0 0, v0x12c3aa0_0;
v0x1419dd0_0 .alias "carryin", 0 0, v0x12d7ea0_0;
v0x13ae7c0_0 .alias "carryout", 0 0, v0x12c45d0_0;
v0x1423850_0 .net "nand_ab", 0 0, L_0x1b05190; 1 drivers
v0x14239d0_0 .net "nand_xor_ab_c", 0 0, L_0x1b05410; 1 drivers
v0x142d380_0 .net "nco", 0 0, L_0x1b055e0; 1 drivers
v0x1387110_0 .alias "sum", 0 0, v0x12c3c20_0;
v0x13762c0_0 .net "xor_ab", 0 0, L_0x1b04af0; 1 drivers
S_0x137ca00 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x137daa0;
 .timescale -9 -12;
L_0x13fd360/d .functor NAND 1, L_0x1b09880, L_0x1b04580, C4<1>, C4<1>;
L_0x13fd360 .delay (20000,20000,20000) L_0x13fd360/d;
L_0x1b047c0/d .functor NOR 1, L_0x1b09880, L_0x1b04580, C4<0>, C4<0>;
L_0x1b047c0 .delay (20000,20000,20000) L_0x1b047c0/d;
L_0x1b04880/d .functor NOT 1, L_0x1b047c0, C4<0>, C4<0>, C4<0>;
L_0x1b04880 .delay (10000,10000,10000) L_0x1b04880/d;
L_0x1b04990/d .functor NAND 1, L_0x1b04880, L_0x13fd360, C4<1>, C4<1>;
L_0x1b04990 .delay (20000,20000,20000) L_0x1b04990/d;
L_0x1b04af0/d .functor NOT 1, L_0x1b04990, C4<0>, C4<0>, C4<0>;
L_0x1b04af0 .delay (10000,10000,10000) L_0x1b04af0/d;
v0x13e8f50_0 .alias "a", 0 0, v0x12765d0_0;
v0x13e90d0_0 .alias "b", 0 0, v0x12c3aa0_0;
v0x13f2b50_0 .net "nand_ab", 0 0, L_0x13fd360; 1 drivers
v0x13f2cd0_0 .net "nor_ab", 0 0, L_0x1b047c0; 1 drivers
v0x13fc7b0_0 .net "nxor_ab", 0 0, L_0x1b04990; 1 drivers
v0x13fc930_0 .net "or_ab", 0 0, L_0x1b04880; 1 drivers
v0x13ae640_0 .alias "result", 0 0, v0x13762c0_0;
S_0x137d250 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x137daa0;
 .timescale -9 -12;
L_0x1b04c00/d .functor NAND 1, L_0x1b04af0, L_0x1b099c0, C4<1>, C4<1>;
L_0x1b04c00 .delay (20000,20000,20000) L_0x1b04c00/d;
L_0x1b04d70/d .functor NOR 1, L_0x1b04af0, L_0x1b099c0, C4<0>, C4<0>;
L_0x1b04d70 .delay (20000,20000,20000) L_0x1b04d70/d;
L_0x13dff00/d .functor NOT 1, L_0x1b04d70, C4<0>, C4<0>, C4<0>;
L_0x13dff00 .delay (10000,10000,10000) L_0x13dff00/d;
L_0x1b04f20/d .functor NAND 1, L_0x13dff00, L_0x1b04c00, C4<1>, C4<1>;
L_0x1b04f20 .delay (20000,20000,20000) L_0x1b04f20/d;
L_0x1b05080/d .functor NOT 1, L_0x1b04f20, C4<0>, C4<0>, C4<0>;
L_0x1b05080 .delay (10000,10000,10000) L_0x1b05080/d;
v0x14d9830_0 .alias "a", 0 0, v0x13762c0_0;
v0x13cba30_0 .alias "b", 0 0, v0x12d7ea0_0;
v0x13cbbb0_0 .net "nand_ab", 0 0, L_0x1b04c00; 1 drivers
v0x13d5700_0 .net "nor_ab", 0 0, L_0x1b04d70; 1 drivers
v0x13d5880_0 .net "nxor_ab", 0 0, L_0x1b04f20; 1 drivers
v0x13df350_0 .net "or_ab", 0 0, L_0x13dff00; 1 drivers
v0x13df4d0_0 .alias "result", 0 0, v0x12c3c20_0;
S_0x137e2f0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x13835e0;
 .timescale -9 -12;
L_0x1b058e0/d .functor NAND 1, L_0x1b09880, L_0x1b09920, C4<1>, C4<1>;
L_0x1b058e0 .delay (20000,20000,20000) L_0x1b058e0/d;
L_0x1b059c0/d .functor NOR 1, L_0x1b09880, L_0x1b09920, C4<0>, C4<0>;
L_0x1b059c0 .delay (20000,20000,20000) L_0x1b059c0/d;
L_0x1b05b50/d .functor NOT 1, L_0x1b059c0, C4<0>, C4<0>, C4<0>;
L_0x1b05b50 .delay (10000,10000,10000) L_0x1b05b50/d;
L_0x1b05c40/d .functor NAND 1, L_0x1b05b50, L_0x1b058e0, C4<1>, C4<1>;
L_0x1b05c40 .delay (20000,20000,20000) L_0x1b05c40/d;
L_0x1b05d80/d .functor NOT 1, L_0x1b05c40, C4<0>, C4<0>, C4<0>;
L_0x1b05d80 .delay (10000,10000,10000) L_0x1b05d80/d;
v0x13a4ac0_0 .alias "a", 0 0, v0x12765d0_0;
v0x14bfa30_0 .alias "b", 0 0, v0x1262cf0_0;
v0x14bfbb0_0 .net "nand_ab", 0 0, L_0x1b058e0; 1 drivers
v0x13c1ef0_0 .net "nor_ab", 0 0, L_0x1b059c0; 1 drivers
v0x14cb210_0 .net "nxor_ab", 0 0, L_0x1b05c40; 1 drivers
v0x14d49b0_0 .net "or_ab", 0 0, L_0x1b05b50; 1 drivers
v0x13c2070_0 .alias "result", 0 0, v0x12e10f0_0;
S_0x137f390 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x13835e0;
 .timescale -9 -12;
L_0x1424400/d .functor NAND 1, L_0x1b09880, L_0x1b09920, C4<1>, C4<1>;
L_0x1424400 .delay (20000,20000,20000) L_0x1424400/d;
L_0x1b06010/d .functor NOT 1, L_0x1424400, C4<0>, C4<0>, C4<0>;
L_0x1b06010 .delay (10000,10000,10000) L_0x1b06010/d;
v0x14a2600_0 .alias "a", 0 0, v0x12765d0_0;
v0x14a2780_0 .net "and_ab", 0 0, L_0x1b06010; 1 drivers
v0x14ac0d0_0 .alias "b", 0 0, v0x1262cf0_0;
v0x14ac250_0 .net "nand_ab", 0 0, L_0x1424400; 1 drivers
v0x14b5df0_0 .alias "othercontrolsignal", 0 0, v0x13c2470_0;
v0x14b5f70_0 .alias "result", 0 0, v0x12cd820_0;
S_0x137eb40 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x137f390;
 .timescale -9 -12;
L_0x1b06140/d .functor NAND 1, L_0x1b06010, v0x13a4ef0_0, C4<1>, C4<1>;
L_0x1b06140 .delay (20000,20000,20000) L_0x1b06140/d;
L_0x1b06220/d .functor NOT 1, L_0x1b06140, C4<0>, C4<0>, C4<0>;
L_0x1b06220 .delay (10000,10000,10000) L_0x1b06220/d;
L_0x1b06330/d .functor NOT 1, v0x13a4ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b06330 .delay (10000,10000,10000) L_0x1b06330/d;
L_0x1b063f0/d .functor NAND 1, L_0x1424400, L_0x1b06330, C4<1>, C4<1>;
L_0x1b063f0 .delay (20000,20000,20000) L_0x1b063f0/d;
L_0x1b06540/d .functor NOT 1, L_0x1b063f0, C4<0>, C4<0>, C4<0>;
L_0x1b06540 .delay (10000,10000,10000) L_0x1b06540/d;
L_0x1b06630/d .functor NOR 1, L_0x1b06540, L_0x1b06220, C4<0>, C4<0>;
L_0x1b06630 .delay (20000,20000,20000) L_0x1b06630/d;
L_0x1b067f0/d .functor NOT 1, L_0x1b06630, C4<0>, C4<0>, C4<0>;
L_0x1b067f0 .delay (10000,10000,10000) L_0x1b067f0/d;
v0x1471a20_0 .net "and_in0ncom", 0 0, L_0x1b06540; 1 drivers
v0x147b550_0 .net "and_in1com", 0 0, L_0x1b06220; 1 drivers
v0x147b6d0_0 .alias "in0", 0 0, v0x14ac250_0;
v0x13b8470_0 .alias "in1", 0 0, v0x14a2780_0;
v0x1485150_0 .net "nand_in0ncom", 0 0, L_0x1b063f0; 1 drivers
v0x14852d0_0 .net "nand_in1com", 0 0, L_0x1b06140; 1 drivers
v0x148eca0_0 .net "ncom", 0 0, L_0x1b06330; 1 drivers
v0x148ee20_0 .net "nor_wire", 0 0, L_0x1b06630; 1 drivers
v0x1498970_0 .alias "result", 0 0, v0x12cd820_0;
v0x1498af0_0 .alias "sel0", 0 0, v0x13c2470_0;
S_0x1380430 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x13835e0;
 .timescale -9 -12;
L_0x1b06920/d .functor NOR 1, L_0x1b09880, L_0x1b09920, C4<0>, C4<0>;
L_0x1b06920 .delay (20000,20000,20000) L_0x1b06920/d;
L_0x1b06a70/d .functor NOT 1, L_0x1b06920, C4<0>, C4<0>, C4<0>;
L_0x1b06a70 .delay (10000,10000,10000) L_0x1b06a70/d;
v0x145e0d0_0 .alias "a", 0 0, v0x12765d0_0;
v0x145e250_0 .alias "b", 0 0, v0x1262cf0_0;
v0x13b82f0_0 .net "nor_ab", 0 0, L_0x1b06920; 1 drivers
v0x1467cd0_0 .net "or_ab", 0 0, L_0x1b06a70; 1 drivers
v0x1467e50_0 .alias "othercontrolsignal", 0 0, v0x13c2470_0;
v0x14718a0_0 .alias "result", 0 0, v0x12d74f0_0;
S_0x137fbe0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1380430;
 .timescale -9 -12;
L_0x1b06ba0/d .functor NAND 1, L_0x1b06a70, v0x13a4ef0_0, C4<1>, C4<1>;
L_0x1b06ba0 .delay (20000,20000,20000) L_0x1b06ba0/d;
L_0x1b06c80/d .functor NOT 1, L_0x1b06ba0, C4<0>, C4<0>, C4<0>;
L_0x1b06c80 .delay (10000,10000,10000) L_0x1b06c80/d;
L_0x1b06d90/d .functor NOT 1, v0x13a4ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b06d90 .delay (10000,10000,10000) L_0x1b06d90/d;
L_0x1b06e50/d .functor NAND 1, L_0x1b06920, L_0x1b06d90, C4<1>, C4<1>;
L_0x1b06e50 .delay (20000,20000,20000) L_0x1b06e50/d;
L_0x1b06fa0/d .functor NOT 1, L_0x1b06e50, C4<0>, C4<0>, C4<0>;
L_0x1b06fa0 .delay (10000,10000,10000) L_0x1b06fa0/d;
L_0x1b07090/d .functor NOR 1, L_0x1b06fa0, L_0x1b06c80, C4<0>, C4<0>;
L_0x1b07090 .delay (20000,20000,20000) L_0x1b07090/d;
L_0x1b07230/d .functor NOT 1, L_0x1b07090, C4<0>, C4<0>, C4<0>;
L_0x1b07230 .delay (10000,10000,10000) L_0x1b07230/d;
v0x13a4910_0 .net "and_in0ncom", 0 0, L_0x1b06fa0; 1 drivers
v0x142d500_0 .net "and_in1com", 0 0, L_0x1b06c80; 1 drivers
v0x1437050_0 .alias "in0", 0 0, v0x13b82f0_0;
v0x14371d0_0 .alias "in1", 0 0, v0x1467cd0_0;
v0x1440ce0_0 .net "nand_in0ncom", 0 0, L_0x1b06e50; 1 drivers
v0x1440e60_0 .net "nand_in1com", 0 0, L_0x1b06ba0; 1 drivers
v0x144a7a0_0 .net "ncom", 0 0, L_0x1b06d90; 1 drivers
v0x144a920_0 .net "nor_wire", 0 0, L_0x1b07090; 1 drivers
v0x1454470_0 .alias "result", 0 0, v0x12d74f0_0;
v0x14545f0_0 .alias "sel0", 0 0, v0x13c2470_0;
S_0x1382d90 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x13835e0;
 .timescale -9 -12;
v0x147c080_0 .alias "in0", 0 0, v0x12c3c20_0;
v0x1468800_0 .alias "in1", 0 0, v0x12e10f0_0;
v0x145ec00_0 .alias "in2", 0 0, v0x12cd820_0;
v0x1441810_0 .alias "in3", 0 0, v0x12d74f0_0;
v0x1424380_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x141a780_0 .alias "result", 0 0, v0x12ba020_0;
v0x1406ee0_0 .net "sel0", 0 0, L_0x1b09310; 1 drivers
v0x13fd2e0_0 .net "sel1", 0 0, L_0x1b093d0; 1 drivers
v0x13e9410_0 .net "sel2", 0 0, L_0x1b09500; 1 drivers
v0x13dfe80_0 .net "w0", 0 0, L_0x1b079e0; 1 drivers
v0x13c2a20_0 .net "w1", 0 0, L_0x1b08160; 1 drivers
v0x13b8e20_0 .net "w2", 0 0, L_0x1b08990; 1 drivers
S_0x1380c50 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1382d90;
 .timescale -9 -12;
L_0x1b07360/d .functor NAND 1, L_0x1b05d80, L_0x1b09310, C4<1>, C4<1>;
L_0x1b07360 .delay (20000,20000,20000) L_0x1b07360/d;
L_0x1b07440/d .functor NOT 1, L_0x1b07360, C4<0>, C4<0>, C4<0>;
L_0x1b07440 .delay (10000,10000,10000) L_0x1b07440/d;
L_0x1b07550/d .functor NOT 1, L_0x1b09310, C4<0>, C4<0>, C4<0>;
L_0x1b07550 .delay (10000,10000,10000) L_0x1b07550/d;
L_0x15363c0/d .functor NAND 1, L_0x1b05080, L_0x1b07550, C4<1>, C4<1>;
L_0x15363c0 .delay (20000,20000,20000) L_0x15363c0/d;
L_0x1b07750/d .functor NOT 1, L_0x15363c0, C4<0>, C4<0>, C4<0>;
L_0x1b07750 .delay (10000,10000,10000) L_0x1b07750/d;
L_0x1b07840/d .functor NOR 1, L_0x1b07750, L_0x1b07440, C4<0>, C4<0>;
L_0x1b07840 .delay (20000,20000,20000) L_0x1b07840/d;
L_0x1b079e0/d .functor NOT 1, L_0x1b07840, C4<0>, C4<0>, C4<0>;
L_0x1b079e0 .delay (10000,10000,10000) L_0x1b079e0/d;
v0x1570b80_0 .net "and_in0ncom", 0 0, L_0x1b07750; 1 drivers
v0x14f5560_0 .net "and_in1com", 0 0, L_0x1b07440; 1 drivers
v0x157a6b0_0 .alias "in0", 0 0, v0x12c3c20_0;
v0x157a830_0 .alias "in1", 0 0, v0x12e10f0_0;
v0x1584340_0 .net "nand_in0ncom", 0 0, L_0x15363c0; 1 drivers
v0x14c0560_0 .net "nand_in1com", 0 0, L_0x1b07360; 1 drivers
v0x14ac6d0_0 .net "ncom", 0 0, L_0x1b07550; 1 drivers
v0x14ac950_0 .net "nor_wire", 0 0, L_0x1b07840; 1 drivers
v0x14a3130_0 .alias "result", 0 0, v0x13dfe80_0;
v0x1485c80_0 .alias "sel0", 0 0, v0x1406ee0_0;
S_0x13814a0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1382d90;
 .timescale -9 -12;
L_0x1b07b10/d .functor NAND 1, L_0x1b07230, L_0x1b09310, C4<1>, C4<1>;
L_0x1b07b10 .delay (20000,20000,20000) L_0x1b07b10/d;
L_0x1b07bf0/d .functor NOT 1, L_0x1b07b10, C4<0>, C4<0>, C4<0>;
L_0x1b07bf0 .delay (10000,10000,10000) L_0x1b07bf0/d;
L_0x1b07d00/d .functor NOT 1, L_0x1b09310, C4<0>, C4<0>, C4<0>;
L_0x1b07d00 .delay (10000,10000,10000) L_0x1b07d00/d;
L_0x1b07dc0/d .functor NAND 1, L_0x1b067f0, L_0x1b07d00, C4<1>, C4<1>;
L_0x1b07dc0 .delay (20000,20000,20000) L_0x1b07dc0/d;
L_0x1b07ed0/d .functor NOT 1, L_0x1b07dc0, C4<0>, C4<0>, C4<0>;
L_0x1b07ed0 .delay (10000,10000,10000) L_0x1b07ed0/d;
L_0x1b07fc0/d .functor NOR 1, L_0x1b07ed0, L_0x1b07bf0, C4<0>, C4<0>;
L_0x1b07fc0 .delay (20000,20000,20000) L_0x1b07fc0/d;
L_0x1b08160/d .functor NOT 1, L_0x1b07fc0, C4<0>, C4<0>, C4<0>;
L_0x1b08160 .delay (10000,10000,10000) L_0x1b08160/d;
v0x1549a20_0 .net "and_in0ncom", 0 0, L_0x1b07ed0; 1 drivers
v0x1549ba0_0 .net "and_in1com", 0 0, L_0x1b07bf0; 1 drivers
v0x15535c0_0 .alias "in0", 0 0, v0x12cd820_0;
v0x1553740_0 .alias "in1", 0 0, v0x12d74f0_0;
v0x14f53e0_0 .net "nand_in0ncom", 0 0, L_0x1b07dc0; 1 drivers
v0x155d290_0 .net "nand_in1com", 0 0, L_0x1b07b10; 1 drivers
v0x155d410_0 .net "ncom", 0 0, L_0x1b07d00; 1 drivers
v0x1566e90_0 .net "nor_wire", 0 0, L_0x1b07fc0; 1 drivers
v0x1567010_0 .alias "result", 0 0, v0x13c2a20_0;
v0x1570a00_0 .alias "sel0", 0 0, v0x1406ee0_0;
S_0x1381cf0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1382d90;
 .timescale -9 -12;
L_0x1b08290/d .functor NAND 1, L_0x1b08160, L_0x1b093d0, C4<1>, C4<1>;
L_0x1b08290 .delay (20000,20000,20000) L_0x1b08290/d;
L_0x15537c0/d .functor NOT 1, L_0x1b08290, C4<0>, C4<0>, C4<0>;
L_0x15537c0 .delay (10000,10000,10000) L_0x15537c0/d;
L_0x1b08500/d .functor NOT 1, L_0x1b093d0, C4<0>, C4<0>, C4<0>;
L_0x1b08500 .delay (10000,10000,10000) L_0x1b08500/d;
L_0x1b085c0/d .functor NAND 1, L_0x1b079e0, L_0x1b08500, C4<1>, C4<1>;
L_0x1b085c0 .delay (20000,20000,20000) L_0x1b085c0/d;
L_0x1540020/d .functor NOT 1, L_0x1b085c0, C4<0>, C4<0>, C4<0>;
L_0x1540020 .delay (10000,10000,10000) L_0x1540020/d;
L_0x1b087f0/d .functor NOR 1, L_0x1540020, L_0x15537c0, C4<0>, C4<0>;
L_0x1b087f0 .delay (20000,20000,20000) L_0x1b087f0/d;
L_0x1b08990/d .functor NOT 1, L_0x1b087f0, C4<0>, C4<0>, C4<0>;
L_0x1b08990 .delay (10000,10000,10000) L_0x1b08990/d;
v0x1508dc0_0 .net "and_in0ncom", 0 0, L_0x1540020; 1 drivers
v0x16307b0_0 .net "and_in1com", 0 0, L_0x15537c0; 1 drivers
v0x1512810_0 .alias "in0", 0 0, v0x13dfe80_0;
v0x1512990_0 .alias "in1", 0 0, v0x13c2a20_0;
v0x152c4f0_0 .net "nand_in0ncom", 0 0, L_0x1b085c0; 1 drivers
v0x152c670_0 .net "nand_in1com", 0 0, L_0x1b08290; 1 drivers
v0x15361c0_0 .net "ncom", 0 0, L_0x1b08500; 1 drivers
v0x1536340_0 .net "nor_wire", 0 0, L_0x1b087f0; 1 drivers
v0x153fe20_0 .alias "result", 0 0, v0x13b8e20_0;
v0x153ffa0_0 .alias "sel0", 0 0, v0x13fd2e0_0;
S_0x1382540 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1382d90;
 .timescale -9 -12;
L_0x1b08ac0/d .functor NAND 1, C4<0>, L_0x1b09500, C4<1>, C4<1>;
L_0x1b08ac0 .delay (20000,20000,20000) L_0x1b08ac0/d;
L_0x1b08c40/d .functor NOT 1, L_0x1b08ac0, C4<0>, C4<0>, C4<0>;
L_0x1b08c40 .delay (10000,10000,10000) L_0x1b08c40/d;
L_0x1b08d50/d .functor NOT 1, L_0x1b09500, C4<0>, C4<0>, C4<0>;
L_0x1b08d50 .delay (10000,10000,10000) L_0x1b08d50/d;
L_0x1b08e10/d .functor NAND 1, L_0x1b08990, L_0x1b08d50, C4<1>, C4<1>;
L_0x1b08e10 .delay (20000,20000,20000) L_0x1b08e10/d;
L_0x1566f10/d .functor NOT 1, L_0x1b08e10, C4<0>, C4<0>, C4<0>;
L_0x1566f10 .delay (10000,10000,10000) L_0x1566f10/d;
L_0x1b09040/d .functor NOR 1, L_0x1566f10, L_0x1b08c40, C4<0>, C4<0>;
L_0x1b09040 .delay (20000,20000,20000) L_0x1b09040/d;
L_0x1b091e0/d .functor NOT 1, L_0x1b09040, C4<0>, C4<0>, C4<0>;
L_0x1b091e0 .delay (10000,10000,10000) L_0x1b091e0/d;
v0x1375810_0 .net "and_in0ncom", 0 0, L_0x1566f10; 1 drivers
v0x1603270_0 .net "and_in1com", 0 0, L_0x1b08c40; 1 drivers
v0x160ccb0_0 .alias "in0", 0 0, v0x13b8e20_0;
v0x160ce30_0 .alias "in1", 0 0, v0x1424380_0;
v0x14eb730_0 .net "nand_in0ncom", 0 0, L_0x1b08e10; 1 drivers
v0x1616880_0 .net "nand_in1com", 0 0, L_0x1b08ac0; 1 drivers
v0x1616a00_0 .net "ncom", 0 0, L_0x1b08d50; 1 drivers
v0x1508c40_0 .net "nor_wire", 0 0, L_0x1b09040; 1 drivers
v0x1622170_0 .alias "result", 0 0, v0x12ba020_0;
v0x162b860_0 .alias "sel0", 0 0, v0x13e9410_0;
S_0x1385f70 .scope module, "mux32to1by1" "mux32to1by1" 3 58;
 .timescale -9 -12;
v0x13cc030_0 .net "address", 4 0, C4<zzzzz>; 0 drivers
v0x13d5c60_0 .net "inputs", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x13d5ce0_0 .net "out", 0 0, L_0x1b18270; 1 drivers
L_0x1b18270 .part/v C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzz>, 1;
S_0x1385720 .scope module, "register" "register" 4 73;
 .timescale -9 -12;
v0x13dfb60_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x13dfbe0_0 .net "d", 0 0, C4<z>; 0 drivers
v0x13df8d0_0 .var "q", 0 0;
v0x13df950_0 .net "wrenable", 0 0, C4<z>; 0 drivers
E_0x13253f0 .event posedge, v0x13dfb60_0;
S_0x1384ed0 .scope module, "shifter" "shifter" 5 20;
 .timescale -9 -12;
v0x13e98f0_0 .net *"_s2", 29 0, L_0x1b18310; 1 drivers
v0x13e9970_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x13e9690_0 .net "extended_imm", 31 0, L_0x1b183b0; 1 drivers
v0x13e9710_0 .net "in", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
L_0x1b18310 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 30;
L_0x1b183b0 .concat [ 2 30 0 0], C4<00>, L_0x1b18310;
S_0x1384680 .scope module, "testcpu" "testcpu" 6 17;
 .timescale -9 -12;
v0x1afe190_0 .var "clk", 0 0;
S_0x13e8a30 .scope module, "dut" "cpu" 6 22, 7 1, S_0x1384680;
 .timescale -9 -12;
L_0x1e1cd90 .functor NOT 1, L_0x1d59d70, C4<0>, C4<0>, C4<0>;
L_0x1e1b9d0 .functor AND 1, L_0x1e1cd90, v0x1437aa0_0, C4<1>, C4<1>;
RS_0x7f5a7236fd98/0/0 .resolv tri, L_0x1ca49b0, L_0x1c9ef10, L_0x1cb02d0, L_0x1caa600;
RS_0x7f5a7236fd98/0/4 .resolv tri, L_0x1cbbb90, L_0x1cb5f20, L_0x1cc6f00, L_0x1cc11d0;
RS_0x7f5a7236fd98/0/8 .resolv tri, L_0x1cd2840, L_0x1cccad0, L_0x19175c0, L_0x1cd8410;
RS_0x7f5a7236fd98/0/12 .resolv tri, L_0x1ce9760, L_0x1ce3b60, L_0x1cf5150, L_0x1cef330;
RS_0x7f5a7236fd98/0/16 .resolv tri, L_0x1d00620, L_0x1cfad10, L_0x1d0bdf0, L_0x1d061f0;
RS_0x7f5a7236fd98/0/20 .resolv tri, L_0x1d17590, L_0x1d119b0, L_0x1d22850, L_0x1d1d1e0;
RS_0x7f5a7236fd98/0/24 .resolv tri, L_0x1d2eea0, L_0x1d292c0, L_0x1d3a480, L_0x1d34a90;
RS_0x7f5a7236fd98/0/28 .resolv tri, L_0x1d45c60, L_0x1d400e0, L_0x1cddee0, L_0x1d5ae80;
RS_0x7f5a7236fd98/1/0 .resolv tri, RS_0x7f5a7236fd98/0/0, RS_0x7f5a7236fd98/0/4, RS_0x7f5a7236fd98/0/8, RS_0x7f5a7236fd98/0/12;
RS_0x7f5a7236fd98/1/4 .resolv tri, RS_0x7f5a7236fd98/0/16, RS_0x7f5a7236fd98/0/20, RS_0x7f5a7236fd98/0/24, RS_0x7f5a7236fd98/0/28;
RS_0x7f5a7236fd98 .resolv tri, RS_0x7f5a7236fd98/1/0, RS_0x7f5a7236fd98/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1afc1a0_0 .net8 "AluOutput", 31 0, RS_0x7f5a7236fd98; 32 drivers
v0x1afc270_0 .net "DataMemOut", 31 0, L_0x1d4c3f0; 1 drivers
v0x1afc340_0 .net "DataMuxtoReg", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1afc3c0_0 .net "IMout", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
RS_0x7f5a7236fdf8/0/0 .resolv tri, L_0x1bdff30, L_0x1beb4b0, L_0x1be58c0, L_0x1bf6a20;
RS_0x7f5a7236fdf8/0/4 .resolv tri, L_0x1bf1180, L_0x1c02230, L_0x1bfc640, L_0x1c0daa0;
RS_0x7f5a7236fdf8/0/8 .resolv tri, L_0x1c07ec0, L_0x1c18e60, L_0x1a11580, L_0x1c248d0;
RS_0x7f5a7236fdf8/0/12 .resolv tri, L_0x1c1efc0, L_0x1c300b0, L_0x1c2a4c0, L_0x1c3b5b0;
RS_0x7f5a7236fdf8/0/16 .resolv tri, L_0x1c35dc0, L_0x1c47050, L_0x1c41460, L_0x1c52820;
RS_0x7f5a7236fdf8/0/20 .resolv tri, L_0x1c4cc30, L_0x1c5db50, L_0x1c583f0, L_0x1c6a0f0;
RS_0x7f5a7236fdf8/0/24 .resolv tri, L_0x1c63730, L_0x1c75910, L_0x1c6fd00, L_0x1c80da0;
RS_0x7f5a7236fdf8/0/28 .resolv tri, L_0x1c7b1c0, L_0x1c8cbf0, L_0x1c1e920, L_0x1c9bad0;
RS_0x7f5a7236fdf8/1/0 .resolv tri, RS_0x7f5a7236fdf8/0/0, RS_0x7f5a7236fdf8/0/4, RS_0x7f5a7236fdf8/0/8, RS_0x7f5a7236fdf8/0/12;
RS_0x7f5a7236fdf8/1/4 .resolv tri, RS_0x7f5a7236fdf8/0/16, RS_0x7f5a7236fdf8/0/20, RS_0x7f5a7236fdf8/0/24, RS_0x7f5a7236fdf8/0/28;
RS_0x7f5a7236fdf8 .resolv tri, RS_0x7f5a7236fdf8/1/0, RS_0x7f5a7236fdf8/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1afc440_0 .net8 "JalAluOut", 31 0, RS_0x7f5a7236fdf8; 32 drivers
v0x1afc510_0 .net "JumpData", 31 0, L_0x1bd9fc0; 1 drivers
v0x1afc590_0 .net "Jump_R", 0 0, v0x14378c0_0; 1 drivers
v0x1afc660_0 .net "MuxtoPc", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
RS_0x7f5a7236f8e8/0/0 .resolv tri, L_0x1b1dcf0, L_0x1b238e0, L_0x1b29580, L_0x1b2f120;
RS_0x7f5a7236f8e8/0/4 .resolv tri, L_0x1b349b0, L_0x1b3a680, L_0x1b40230, L_0x1b45e80;
RS_0x7f5a7236f8e8/0/8 .resolv tri, L_0x1b4bc00, L_0x1b51600, L_0x1af9fa0, L_0x1b5cde0;
RS_0x7f5a7236f8e8/0/12 .resolv tri, L_0x1b62a50, L_0x1b5cd40, L_0x1b6e370, L_0x1b68730;
RS_0x7f5a7236f8e8/0/16 .resolv tri, L_0x1b79a20, L_0x1b73b50, L_0x1b851e0, L_0x1b7f5f0;
RS_0x7f5a7236f8e8/0/20 .resolv tri, L_0x1b909f0, L_0x1b8ae00, L_0x1b9bcc0, L_0x1b960d0;
RS_0x7f5a7236f8e8/0/24 .resolv tri, L_0x1ba82e0, L_0x1ba2690, L_0x1bb3830, L_0x1baded0;
RS_0x7f5a7236f8e8/0/28 .resolv tri, L_0x1bbf0a0, L_0x1bb9350, L_0x1b56f00, L_0x1bd42b0;
RS_0x7f5a7236f8e8/1/0 .resolv tri, RS_0x7f5a7236f8e8/0/0, RS_0x7f5a7236f8e8/0/4, RS_0x7f5a7236f8e8/0/8, RS_0x7f5a7236f8e8/0/12;
RS_0x7f5a7236f8e8/1/4 .resolv tri, RS_0x7f5a7236f8e8/0/16, RS_0x7f5a7236f8e8/0/20, RS_0x7f5a7236f8e8/0/24, RS_0x7f5a7236f8e8/0/28;
RS_0x7f5a7236f8e8 .resolv tri, RS_0x7f5a7236f8e8/1/0, RS_0x7f5a7236f8e8/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1afc780_0 .net8 "PCplus4", 31 0, RS_0x7f5a7236f8e8; 32 drivers
RS_0x7f5a722efdf8 .resolv tri, L_0x1e1b930, L_0x1e1d530, C4<zz>, C4<zz>;
v0x1afc890_0 .net8 "PcMuxCmd", 1 0, RS_0x7f5a722efdf8; 2 drivers
RS_0x7f5a722ef8e8 .resolv tri, v0x1afc0a0_0, L_0x1bd82a0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1afc970_0 .net8 "PctoIM", 31 0, RS_0x7f5a722ef8e8; 2 drivers
v0x1afc9f0_0 .net "ReadData1", 31 0, L_0x1bde560; 1 drivers
v0x1afca70_0 .net "ReadData2", 31 0, L_0x1bdfb80; 1 drivers
v0x1afcaf0_0 .net "RegDataSrcMux", 31 0, L_0x1e06370; 1 drivers
v0x1afcbf0_0 .net "WrAddressRegMux", 1 0, v0x144b030_0; 1 drivers
v0x1afcc70_0 .net "WrEn_DM", 0 0, v0x144b290_0; 1 drivers
v0x1afcb70_0 .net "WrEn_Reg", 0 0, v0x1454ec0_0; 1 drivers
v0x1afcd80_0 .net "WriteRegAddress", 4 0, C4<zzzzz>; 0 drivers
v0x1afcea0_0 .net *"_s11", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1afcf20_0 .net *"_s14", 4 0, L_0x1bd8ba0; 1 drivers
v0x1afce00_0 .net *"_s18", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x1afd050_0 .net *"_s33", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1afcfa0_0 .net *"_s48", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1afd190_0 .net *"_s60", 0 0, L_0x1e1b9d0; 1 drivers
v0x1afd0d0_0 .net *"_s65", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1afd2e0_0 .net *"_s7", 4 0, L_0x1bd9a40; 1 drivers
v0x1afd210_0 .net "alu_com", 2 0, v0x142dc10_0; 1 drivers
v0x1afd440_0 .net "alu_input", 0 0, v0x142ddf0_0; 1 drivers
v0x1afd360_0 .net "branch_com", 0 0, v0x1437aa0_0; 1 drivers
RS_0x7f5a7236f918/0/0 .resolv tri, L_0x1d64530, L_0x1d5e940, L_0x1d6fdd0, L_0x1d6a180;
RS_0x7f5a7236f918/0/4 .resolv tri, L_0x1d7b7d0, L_0x1d75aa0, L_0x1d86990, L_0x1d81420;
RS_0x7f5a7236f918/0/8 .resolv tri, L_0x1d921b0, L_0x1d8c550, L_0x181c570, L_0x1d97cf0;
RS_0x7f5a7236f918/0/12 .resolv tri, L_0x1da9310, L_0x1da3720, L_0x1db4a90, L_0x1daef50;
RS_0x7f5a7236f918/0/16 .resolv tri, L_0x1dc0470, L_0x1dba6d0, L_0x1dcbb40, L_0x1dc5f70;
RS_0x7f5a7236f918/0/20 .resolv tri, L_0x1dd7120, L_0x1dd1650, L_0x1de26f0, L_0x1ddcb70;
RS_0x7f5a7236f918/0/24 .resolv tri, L_0x1deedb0, L_0x1de9180, L_0x1dfadb0, L_0x1df5120;
RS_0x7f5a7236f918/0/28 .resolv tri, L_0x1e061a0, L_0x1e006e0, L_0x1d9dbd0, L_0x1e1b390;
RS_0x7f5a7236f918/1/0 .resolv tri, RS_0x7f5a7236f918/0/0, RS_0x7f5a7236f918/0/4, RS_0x7f5a7236f918/0/8, RS_0x7f5a7236f918/0/12;
RS_0x7f5a7236f918/1/4 .resolv tri, RS_0x7f5a7236f918/0/16, RS_0x7f5a7236f918/0/20, RS_0x7f5a7236f918/0/24, RS_0x7f5a7236f918/0/28;
RS_0x7f5a7236f918 .resolv tri, RS_0x7f5a7236f918/1/0, RS_0x7f5a7236f918/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1afd5b0_0 .net8 "branch_signal", 31 0, RS_0x7f5a7236f918; 32 drivers
v0x1afd4c0_0 .net "clk", 0 0, v0x1afe190_0; 1 drivers
v0x1afd730_0 .net "extended", 31 0, L_0x1c928f0; 1 drivers
v0x1afd630_0 .net "jump_signal", 31 0, L_0x1be06f0; 1 drivers
v0x1afd6b0_0 .net "muxtoalu", 31 0, L_0x1c9ed90; 1 drivers
v0x1afd8d0_0 .net "nzero", 0 0, L_0x1e1cd90; 1 drivers
v0x1afd950_0 .net "shifted_imm", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1afd7b0_0 .net "unused1", 0 0, L_0x1bccaa0; 1 drivers
v0x1afdb00_0 .net "unused10", 0 0, L_0x1c92e30; 1 drivers
v0x1afd9d0_0 .net "unused11", 0 0, L_0x1e13dd0; 1 drivers
v0x1afdcc0_0 .net "unused12", 0 0, L_0x1e1a280; 1 drivers
v0x1afdb80_0 .net "unused13", 0 0, L_0x1e0cb10; 1 drivers
v0x1afdc00_0 .net "unused2", 0 0, L_0x1bd3190; 1 drivers
v0x1afdea0_0 .net "unused3", 0 0, L_0x1b57160; 1 drivers
v0x1afdf20_0 .net "unused5", 0 0, L_0x1d538c0; 1 drivers
v0x1afddd0_0 .net "unused7", 0 0, L_0x1d4c2e0; 1 drivers
v0x1afe110_0 .net "unused8", 0 0, L_0x1c94320; 1 drivers
v0x1afe030_0 .net "unused9", 0 0, L_0x1c9a9c0; 1 drivers
v0x1afe310_0 .net "zero", 0 0, L_0x1d59d70; 1 drivers
L_0x1bd9a40 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 16, 5;
L_0x1bd9ae0 .concat [ 5 27 0 0], L_0x1bd9a40, C4<000000000000000000000000000>;
L_0x1bd8ba0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 11, 5;
L_0x1bd9df0 .concat [ 5 27 0 0], L_0x1bd8ba0, C4<000000000000000000000000000>;
L_0x1bdfdb0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 21, 5;
L_0x1bdfe50 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 16, 5;
L_0x1bda060 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 26;
L_0x1be00d0 .part RS_0x7f5a7236f8e8, 28, 4;
L_0x1be06f0 .concat [ 1 31 0 0], L_0x1be0650, C4<0000000000000000000000000000000>;
L_0x1be07d0 .part L_0x1bde560, 0, 1;
L_0x1be08d0 .part L_0x1bd9fc0, 0, 1;
L_0x1c929e0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 16;
L_0x1c9ed90 .concat [ 1 31 0 0], L_0x1c9eca0, C4<0000000000000000000000000000000>;
L_0x1c8cc90 .part L_0x1bdfb80, 0, 1;
L_0x1c8ce00 .part L_0x1c928f0, 0, 1;
L_0x1d4c4a0 .part RS_0x7f5a7236fd98, 0, 10;
L_0x1d5ed10 .part L_0x1e06370, 0, 2;
L_0x1e1b930 .part/pv L_0x1e1b9d0, 0, 1, 2;
L_0x1e06370 .concat [ 2 30 0 0], v0x144b210_0, C4<000000000000000000000000000000>;
L_0x1e1d530 .part/pv v0x14414f0_0, 1, 1, 2;
L_0x1e062d0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 26, 6;
L_0x1e06560 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 6;
S_0x1afbeb0 .scope module, "ProgramCounter" "register32" 7 63, 4 91, S_0x13e8a30;
 .timescale -9 -12;
v0x1afbfa0_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1afc020_0 .alias "d", 31 0, v0x1afc660_0;
v0x1afc0a0_0 .var "q", 31 0;
v0x1afc120_0 .net "wrenable", 0 0, C4<1>; 1 drivers
S_0x1a229f0 .scope module, "plus4" "ALU" 7 65, 2 81, S_0x13e8a30;
 .timescale -9 -12;
L_0x1b57350 .functor NOT 1, L_0x1bd1d90, C4<0>, C4<0>, C4<0>;
L_0x1bd3190/0/0 .functor OR 1, L_0x1bd4a00, L_0x1bd4350, L_0x1bd4440, L_0x1bd4530;
L_0x1bd3190/0/4 .functor OR 1, L_0x1bd4620, L_0x1bd4710, L_0x1bd5040, L_0x1bd4af0;
L_0x1bd3190/0/8 .functor OR 1, L_0x1bd4b90, L_0x1bd4c80, L_0x1bd4d70, L_0x1bd4e60;
L_0x1bd3190/0/12 .functor OR 1, L_0x1bd4f50, L_0x1bd5670, L_0x1bd5710, L_0x1bd3350;
L_0x1bd3190/0/16 .functor OR 1, L_0x1bd50e0, L_0x1bd5180, L_0x1bd5220, L_0x1bd52c0;
L_0x1bd3190/0/20 .functor OR 1, L_0x1bd53b0, L_0x1bd54a0, L_0x1bd5590, L_0x1bd5d90;
L_0x1bd3190/0/24 .functor OR 1, L_0x1bd5e80, L_0x1bd3440, L_0x1bd57b0, L_0x1bd58a0;
L_0x1bd3190/0/28 .functor OR 1, L_0x1bd3530, L_0x1bd5990, L_0x1bd5a80, L_0x1bd5b70;
L_0x1bd3190/1/0 .functor OR 1, L_0x1bd3190/0/0, L_0x1bd3190/0/4, L_0x1bd3190/0/8, L_0x1bd3190/0/12;
L_0x1bd3190/1/4 .functor OR 1, L_0x1bd3190/0/16, L_0x1bd3190/0/20, L_0x1bd3190/0/24, L_0x1bd3190/0/28;
L_0x1bd3190/d .functor NOR 1, L_0x1bd3190/1/0, L_0x1bd3190/1/4, C4<0>, C4<0>;
L_0x1bd3190 .delay (320000,320000,320000) L_0x1bd3190/d;
v0x1a93520_0 .net *"_s227", 0 0, L_0x1bd1d90; 1 drivers
v0x1a935c0_0 .net *"_s237", 0 0, L_0x1bd4a00; 1 drivers
v0x1afa110_0 .net *"_s239", 0 0, L_0x1bd4350; 1 drivers
v0x1afa190_0 .net *"_s241", 0 0, L_0x1bd4440; 1 drivers
v0x1afa210_0 .net *"_s243", 0 0, L_0x1bd4530; 1 drivers
v0x1afa290_0 .net *"_s245", 0 0, L_0x1bd4620; 1 drivers
v0x1afa310_0 .net *"_s247", 0 0, L_0x1bd4710; 1 drivers
v0x1afa390_0 .net *"_s249", 0 0, L_0x1bd5040; 1 drivers
v0x1afa410_0 .net *"_s251", 0 0, L_0x1bd4af0; 1 drivers
v0x1afa490_0 .net *"_s253", 0 0, L_0x1bd4b90; 1 drivers
v0x1afa510_0 .net *"_s255", 0 0, L_0x1bd4c80; 1 drivers
v0x1afa590_0 .net *"_s257", 0 0, L_0x1bd4d70; 1 drivers
v0x1afa610_0 .net *"_s259", 0 0, L_0x1bd4e60; 1 drivers
v0x1afa690_0 .net *"_s261", 0 0, L_0x1bd4f50; 1 drivers
v0x1afa790_0 .net *"_s263", 0 0, L_0x1bd5670; 1 drivers
v0x1afa810_0 .net *"_s265", 0 0, L_0x1bd5710; 1 drivers
v0x1afa710_0 .net *"_s267", 0 0, L_0x1bd3350; 1 drivers
v0x1afa960_0 .net *"_s269", 0 0, L_0x1bd50e0; 1 drivers
v0x1afaa80_0 .net *"_s271", 0 0, L_0x1bd5180; 1 drivers
v0x1afab00_0 .net *"_s273", 0 0, L_0x1bd5220; 1 drivers
v0x1afa9e0_0 .net *"_s275", 0 0, L_0x1bd52c0; 1 drivers
v0x1afac30_0 .net *"_s277", 0 0, L_0x1bd53b0; 1 drivers
v0x1afab80_0 .net *"_s279", 0 0, L_0x1bd54a0; 1 drivers
v0x1afad70_0 .net *"_s281", 0 0, L_0x1bd5590; 1 drivers
v0x1afacd0_0 .net *"_s283", 0 0, L_0x1bd5d90; 1 drivers
v0x1afaec0_0 .net *"_s285", 0 0, L_0x1bd5e80; 1 drivers
v0x1afae10_0 .net *"_s287", 0 0, L_0x1bd3440; 1 drivers
v0x1afb020_0 .net *"_s289", 0 0, L_0x1bd57b0; 1 drivers
v0x1afaf60_0 .net *"_s291", 0 0, L_0x1bd58a0; 1 drivers
v0x1afb190_0 .net *"_s293", 0 0, L_0x1bd3530; 1 drivers
v0x1afb0a0_0 .net *"_s295", 0 0, L_0x1bd5990; 1 drivers
v0x1afb310_0 .net *"_s297", 0 0, L_0x1bd5a80; 1 drivers
v0x1afb210_0 .net *"_s299", 0 0, L_0x1bd5b70; 1 drivers
v0x1afb4a0_0 .alias "carryout", 0 0, v0x1afd7b0_0;
v0x1afb390_0 .net "command", 2 0, C4<000>; 1 drivers
RS_0x7f5a7230f808/0/0 .resolv tri, L_0x1b1de40, L_0x1b23a10, L_0x1b296b0, L_0x1b2f360;
RS_0x7f5a7230f808/0/4 .resolv tri, L_0x1b34ae0, L_0x1b34df0, L_0x1b40360, L_0x1b405b0;
RS_0x7f5a7230f808/0/8 .resolv tri, L_0x1b4bd30, L_0x1b4bdd0, L_0x1b57460, L_0x1b2f1c0;
RS_0x7f5a7230f808/0/12 .resolv tri, L_0x1b62b80, L_0x1b63030, L_0x1b6e4a0, L_0x1b6e540;
RS_0x7f5a7230f808/0/16 .resolv tri, L_0x1b79b50, L_0x1b79bf0, L_0x1b85310, L_0x1b853b0;
RS_0x7f5a7230f808/0/20 .resolv tri, L_0x1b90b20, L_0x1b90bc0, L_0x1b9bdf0, L_0x1b9be90;
RS_0x7f5a7230f808/0/24 .resolv tri, L_0x1ba8410, L_0x1ba84b0, L_0x1bb3960, L_0x1b5cf10;
RS_0x7f5a7230f808/0/28 .resolv tri, L_0x1bbf1d0, L_0x1bbfb00, L_0x1bcb0a0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f5a7230f808/1/0 .resolv tri, RS_0x7f5a7230f808/0/0, RS_0x7f5a7230f808/0/4, RS_0x7f5a7230f808/0/8, RS_0x7f5a7230f808/0/12;
RS_0x7f5a7230f808/1/4 .resolv tri, RS_0x7f5a7230f808/0/16, RS_0x7f5a7230f808/0/20, RS_0x7f5a7230f808/0/24, RS_0x7f5a7230f808/0/28;
RS_0x7f5a7230f808 .resolv tri, RS_0x7f5a7230f808/1/0, RS_0x7f5a7230f808/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1afb410_0 .net8 "int_carryout", 30 0, RS_0x7f5a7230f808; 31 drivers
v0x1afb650_0 .net "invertB", 0 0, v0x1af9c00_0; 1 drivers
v0x1afb6d0_0 .net "muxIndex", 2 0, v0x1af9c80_0; 1 drivers
v0x1afb520_0 .alias "operandA", 31 0, v0x1afc970_0;
v0x1afb5a0_0 .net "operandB", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1afb8a0_0 .net "othercontrolsignal", 0 0, v0x1a934a0_0; 1 drivers
v0x1afb920_0 .alias "overflow", 0 0, v0x1afdea0_0;
v0x1afb750_0 .alias "result", 31 0, v0x1afc780_0;
v0x1afb7d0_0 .net "resultFirst", 0 0, L_0x1bcac10; 1 drivers
v0x1afbba0_0 .net "sltValue", 0 0, L_0x1bd1930; 1 drivers
v0x1afbc20_0 .net "sub_b", 0 0, L_0x1b57350; 1 drivers
v0x1afb9a0_0 .net "sub_carryout", 0 0, L_0x1bd2e90; 1 drivers
v0x1afba20_0 .net "sub_sumleft", 0 0, L_0x1bd2790; 1 drivers
v0x1afbe30_0 .alias "zero", 0 0, v0x1afdc00_0;
L_0x1b1dcf0 .part/pv L_0x1b1d860, 1, 1, 32;
L_0x1b1de40 .part/pv L_0x1b19d70, 1, 1, 31;
L_0x1b1dee0 .part RS_0x7f5a722ef8e8, 1, 1;
L_0x1b1e010 .part C4<00000000000000000000000000000100>, 1, 1;
L_0x1b1e0b0 .part RS_0x7f5a7230f808, 0, 1;
L_0x1b238e0 .part/pv L_0x1b23450, 2, 1, 32;
L_0x1b23a10 .part/pv L_0x1b1f960, 2, 1, 31;
L_0x1b23ab0 .part RS_0x7f5a722ef8e8, 2, 1;
L_0x1b23b50 .part C4<00000000000000000000000000000100>, 2, 1;
L_0x1b23bf0 .part RS_0x7f5a7230f808, 1, 1;
L_0x1b29580 .part/pv L_0x1b290f0, 3, 1, 32;
L_0x1b296b0 .part/pv L_0x1b25600, 3, 1, 31;
L_0x1b29750 .part RS_0x7f5a722ef8e8, 3, 1;
L_0x1b297f0 .part C4<00000000000000000000000000000100>, 3, 1;
L_0x1b29890 .part RS_0x7f5a7230f808, 2, 1;
L_0x1b2f120 .part/pv L_0x1b2ec30, 4, 1, 32;
L_0x1b2f360 .part/pv L_0x1b2b140, 4, 1, 31;
L_0x1b2f400 .part RS_0x7f5a722ef8e8, 4, 1;
L_0x1b2f540 .part C4<00000000000000000000000000000100>, 4, 1;
L_0x1b2f5e0 .part RS_0x7f5a7230f808, 3, 1;
L_0x1b349b0 .part/pv L_0x1b34520, 5, 1, 32;
L_0x1b34ae0 .part/pv L_0x1b30b30, 5, 1, 31;
L_0x1b2f790 .part RS_0x7f5a722ef8e8, 5, 1;
L_0x1b34d50 .part C4<00000000000000000000000000000100>, 5, 1;
L_0x1b34b80 .part RS_0x7f5a7230f808, 4, 1;
L_0x1b3a680 .part/pv L_0x1b3a180, 6, 1, 32;
L_0x1b34df0 .part/pv L_0x1b36690, 6, 1, 31;
L_0x1b3a890 .part RS_0x7f5a722ef8e8, 6, 1;
L_0x1b3a7b0 .part C4<00000000000000000000000000000100>, 6, 1;
L_0x1b3aa20 .part RS_0x7f5a7230f808, 5, 1;
L_0x1b40230 .part/pv L_0x1b3fda0, 7, 1, 32;
L_0x1b40360 .part/pv L_0x1b3c2b0, 7, 1, 31;
L_0x1b3aac0 .part RS_0x7f5a722ef8e8, 7, 1;
L_0x1b40510 .part C4<00000000000000000000000000000100>, 7, 1;
L_0x1b40400 .part RS_0x7f5a7230f808, 6, 1;
L_0x1b45e80 .part/pv L_0x1b45970, 8, 1, 32;
L_0x1b405b0 .part/pv L_0x1b41e80, 8, 1, 31;
L_0x1b460e0 .part RS_0x7f5a722ef8e8, 8, 1;
L_0x1b45fb0 .part C4<00000000000000000000000000000100>, 8, 1;
L_0x1b463d0 .part RS_0x7f5a7230f808, 7, 1;
L_0x1b4bc00 .part/pv L_0x1b4b770, 9, 1, 32;
L_0x1b4bd30 .part/pv L_0x1b47c80, 9, 1, 31;
L_0x1b46680 .part RS_0x7f5a722ef8e8, 9, 1;
L_0x1b46720 .part C4<00000000000000000000000000000100>, 9, 1;
L_0x1b4bf40 .part RS_0x7f5a7230f808, 8, 1;
L_0x1b51600 .part/pv L_0x1b51140, 10, 1, 32;
L_0x1b4bdd0 .part/pv L_0x1b4d870, 10, 1, 31;
L_0x1b4be70 .part RS_0x7f5a722ef8e8, 10, 1;
L_0x1b518c0 .part C4<00000000000000000000000000000100>, 10, 1;
L_0x1b51960 .part RS_0x7f5a7230f808, 9, 1;
L_0x1af9fa0 .part/pv L_0x1b56a80, 11, 1, 32;
L_0x1b57460 .part/pv L_0x1b52fd0, 11, 1, 31;
L_0x1b51a00 .part RS_0x7f5a722ef8e8, 11, 1;
L_0x1b51aa0 .part C4<00000000000000000000000000000100>, 11, 1;
L_0x1b576c0 .part RS_0x7f5a7230f808, 10, 1;
L_0x1b5cde0 .part/pv L_0x1b5c8b0, 12, 1, 32;
L_0x1b2f1c0 .part/pv L_0x1b58dc0, 12, 1, 31;
L_0x1b57500 .part RS_0x7f5a722ef8e8, 12, 1;
L_0x1b575a0 .part C4<00000000000000000000000000000100>, 12, 1;
L_0x1b5d270 .part RS_0x7f5a7230f808, 11, 1;
L_0x1b62a50 .part/pv L_0x1b625c0, 13, 1, 32;
L_0x1b62b80 .part/pv L_0x1b5eab0, 13, 1, 31;
L_0x1b5d310 .part RS_0x7f5a722ef8e8, 13, 1;
L_0x1b34c40 .part C4<00000000000000000000000000000100>, 13, 1;
L_0x1b5d3b0 .part RS_0x7f5a7230f808, 12, 1;
L_0x1b5cd40 .part/pv L_0x1b682a0, 14, 1, 32;
L_0x1b63030 .part/pv L_0x1b647b0, 14, 1, 31;
L_0x1b630d0 .part RS_0x7f5a722ef8e8, 14, 1;
L_0x1b63170 .part C4<00000000000000000000000000000100>, 14, 1;
L_0x1b68aa0 .part RS_0x7f5a7230f808, 13, 1;
L_0x1b6e370 .part/pv L_0x1b6dee0, 15, 1, 32;
L_0x1b6e4a0 .part/pv L_0x1b6a3f0, 15, 1, 31;
L_0x1b68b40 .part RS_0x7f5a722ef8e8, 15, 1;
L_0x1b68be0 .part C4<00000000000000000000000000000100>, 15, 1;
L_0x1b68c80 .part RS_0x7f5a7230f808, 14, 1;
L_0x1b68730 .part/pv L_0x1b736c0, 16, 1, 32;
L_0x1b6e540 .part/pv L_0x1b6ffb0, 16, 1, 31;
L_0x1b6e5e0 .part RS_0x7f5a722ef8e8, 16, 1;
L_0x1b6e680 .part C4<00000000000000000000000000000100>, 16, 1;
L_0x1b462c0 .part RS_0x7f5a7230f808, 15, 1;
L_0x1b79a20 .part/pv L_0x1b79590, 17, 1, 32;
L_0x1b79b50 .part/pv L_0x1b75a60, 17, 1, 31;
L_0x1b74540 .part RS_0x7f5a722ef8e8, 17, 1;
L_0x1b745e0 .part C4<00000000000000000000000000000100>, 17, 1;
L_0x1b74680 .part RS_0x7f5a7230f808, 16, 1;
L_0x1b73b50 .part/pv L_0x1b7f160, 18, 1, 32;
L_0x1b79bf0 .part/pv L_0x1b7b670, 18, 1, 31;
L_0x1b79c90 .part RS_0x7f5a722ef8e8, 18, 1;
L_0x1b79d30 .part C4<00000000000000000000000000000100>, 18, 1;
L_0x1b79dd0 .part RS_0x7f5a7230f808, 17, 1;
L_0x1b851e0 .part/pv L_0x1b84d50, 19, 1, 32;
L_0x1b85310 .part/pv L_0x1b81260, 19, 1, 31;
L_0x1b7f750 .part RS_0x7f5a722ef8e8, 19, 1;
L_0x1b7f7f0 .part C4<00000000000000000000000000000100>, 19, 1;
L_0x1b7f890 .part RS_0x7f5a7230f808, 18, 1;
L_0x1b7f5f0 .part/pv L_0x1b8a970, 20, 1, 32;
L_0x1b853b0 .part/pv L_0x1b86e80, 20, 1, 31;
L_0x1b85450 .part RS_0x7f5a722ef8e8, 20, 1;
L_0x1b854f0 .part C4<00000000000000000000000000000100>, 20, 1;
L_0x1b85590 .part RS_0x7f5a7230f808, 19, 1;
L_0x1b909f0 .part/pv L_0x1b90560, 21, 1, 32;
L_0x1b90b20 .part/pv L_0x1b8ca70, 21, 1, 31;
L_0x1b8af70 .part RS_0x7f5a722ef8e8, 21, 1;
L_0x1b8b010 .part C4<00000000000000000000000000000100>, 21, 1;
L_0x1b8b0b0 .part RS_0x7f5a7230f808, 20, 1;
L_0x1b8ae00 .part/pv L_0x1b95c40, 22, 1, 32;
L_0x1b90bc0 .part/pv L_0x1b92660, 22, 1, 31;
L_0x1b90c60 .part RS_0x7f5a722ef8e8, 22, 1;
L_0x1b90d00 .part C4<00000000000000000000000000000100>, 22, 1;
L_0x1b90da0 .part RS_0x7f5a7230f808, 21, 1;
L_0x1b9bcc0 .part/pv L_0x1b9b830, 23, 1, 32;
L_0x1b9bdf0 .part/pv L_0x1b97d40, 23, 1, 31;
L_0x1b96250 .part RS_0x7f5a722ef8e8, 23, 1;
L_0x1b962f0 .part C4<00000000000000000000000000000100>, 23, 1;
L_0x1b96390 .part RS_0x7f5a7230f808, 22, 1;
L_0x1b960d0 .part/pv L_0x1ba2200, 24, 1, 32;
L_0x1b9be90 .part/pv L_0x1b9d900, 24, 1, 31;
L_0x1b9bf30 .part RS_0x7f5a722ef8e8, 24, 1;
L_0x1b9bfd0 .part C4<00000000000000000000000000000100>, 24, 1;
L_0x1b9c070 .part RS_0x7f5a7230f808, 23, 1;
L_0x1ba82e0 .part/pv L_0x1ba7e50, 25, 1, 32;
L_0x1ba8410 .part/pv L_0x1ba4360, 25, 1, 31;
L_0x1ba2820 .part RS_0x7f5a722ef8e8, 25, 1;
L_0x1ba28c0 .part C4<00000000000000000000000000000100>, 25, 1;
L_0x1ba2960 .part RS_0x7f5a7230f808, 24, 1;
L_0x1ba2690 .part/pv L_0x1bada40, 26, 1, 32;
L_0x1ba84b0 .part/pv L_0x1ba9f50, 26, 1, 31;
L_0x1ba8550 .part RS_0x7f5a722ef8e8, 26, 1;
L_0x1ba85f0 .part C4<00000000000000000000000000000100>, 26, 1;
L_0x1ba8690 .part RS_0x7f5a7230f808, 25, 1;
L_0x1bb3830 .part/pv L_0x1bb33a0, 27, 1, 32;
L_0x1bb3960 .part/pv L_0x1baf8b0, 27, 1, 31;
L_0x1bae070 .part RS_0x7f5a722ef8e8, 27, 1;
L_0x1bae110 .part C4<00000000000000000000000000000100>, 27, 1;
L_0x1bae1b0 .part RS_0x7f5a7230f808, 26, 1;
L_0x1baded0 .part/pv L_0x1bb8ec0, 28, 1, 32;
L_0x1b5cf10 .part/pv L_0x1bb53d0, 28, 1, 31;
L_0x1b5cfb0 .part RS_0x7f5a722ef8e8, 28, 1;
L_0x1bb3a00 .part C4<00000000000000000000000000000100>, 28, 1;
L_0x1bb3aa0 .part RS_0x7f5a7230f808, 27, 1;
L_0x1bbf0a0 .part/pv L_0x1bbec10, 29, 1, 32;
L_0x1bbf1d0 .part/pv L_0x1bbb120, 29, 1, 31;
L_0x1bb9880 .part RS_0x7f5a722ef8e8, 29, 1;
L_0x1b62e20 .part C4<00000000000000000000000000000100>, 29, 1;
L_0x1b62ec0 .part RS_0x7f5a7230f808, 28, 1;
L_0x1bb9350 .part/pv L_0x1bc5140, 30, 1, 32;
L_0x1bbfb00 .part/pv L_0x1bc1650, 30, 1, 31;
L_0x1bbfba0 .part RS_0x7f5a722ef8e8, 30, 1;
L_0x1bbfc40 .part C4<00000000000000000000000000000100>, 30, 1;
L_0x1bbfce0 .part RS_0x7f5a7230f808, 29, 1;
L_0x1bcb0a0 .part/pv L_0x1bc7120, 0, 1, 31;
L_0x1bcb140 .part RS_0x7f5a722ef8e8, 0, 1;
L_0x1bc5790 .part C4<00000000000000000000000000000100>, 0, 1;
L_0x1b56f00 .part/pv L_0x1bd0560, 31, 1, 32;
L_0x1bc55d0 .part RS_0x7f5a722ef8e8, 31, 1;
L_0x1b57030 .part C4<00000000000000000000000000000100>, 31, 1;
L_0x1bcb5f0 .part RS_0x7f5a7230f808, 30, 1;
L_0x1b572b0 .part RS_0x7f5a7230f808, 30, 1;
L_0x1bd1d90 .part C4<00000000000000000000000000000100>, 31, 1;
L_0x1bd3050 .part RS_0x7f5a722ef8e8, 31, 1;
L_0x1bd1890 .part RS_0x7f5a7230f808, 30, 1;
L_0x1bd42b0 .part/pv L_0x1bd41a0, 0, 1, 32;
L_0x1bd30f0 .part v0x1af9c80_0, 2, 1;
L_0x1bd4a00 .part RS_0x7f5a7236f8e8, 0, 1;
L_0x1bd4350 .part RS_0x7f5a7236f8e8, 1, 1;
L_0x1bd4440 .part RS_0x7f5a7236f8e8, 2, 1;
L_0x1bd4530 .part RS_0x7f5a7236f8e8, 3, 1;
L_0x1bd4620 .part RS_0x7f5a7236f8e8, 4, 1;
L_0x1bd4710 .part RS_0x7f5a7236f8e8, 5, 1;
L_0x1bd5040 .part RS_0x7f5a7236f8e8, 6, 1;
L_0x1bd4af0 .part RS_0x7f5a7236f8e8, 7, 1;
L_0x1bd4b90 .part RS_0x7f5a7236f8e8, 8, 1;
L_0x1bd4c80 .part RS_0x7f5a7236f8e8, 9, 1;
L_0x1bd4d70 .part RS_0x7f5a7236f8e8, 10, 1;
L_0x1bd4e60 .part RS_0x7f5a7236f8e8, 11, 1;
L_0x1bd4f50 .part RS_0x7f5a7236f8e8, 12, 1;
L_0x1bd5670 .part RS_0x7f5a7236f8e8, 13, 1;
L_0x1bd5710 .part RS_0x7f5a7236f8e8, 14, 1;
L_0x1bd3350 .part RS_0x7f5a7236f8e8, 15, 1;
L_0x1bd50e0 .part RS_0x7f5a7236f8e8, 16, 1;
L_0x1bd5180 .part RS_0x7f5a7236f8e8, 17, 1;
L_0x1bd5220 .part RS_0x7f5a7236f8e8, 18, 1;
L_0x1bd52c0 .part RS_0x7f5a7236f8e8, 19, 1;
L_0x1bd53b0 .part RS_0x7f5a7236f8e8, 20, 1;
L_0x1bd54a0 .part RS_0x7f5a7236f8e8, 21, 1;
L_0x1bd5590 .part RS_0x7f5a7236f8e8, 22, 1;
L_0x1bd5d90 .part RS_0x7f5a7236f8e8, 23, 1;
L_0x1bd5e80 .part RS_0x7f5a7236f8e8, 24, 1;
L_0x1bd3440 .part RS_0x7f5a7236f8e8, 25, 1;
L_0x1bd57b0 .part RS_0x7f5a7236f8e8, 26, 1;
L_0x1bd58a0 .part RS_0x7f5a7236f8e8, 27, 1;
L_0x1bd3530 .part RS_0x7f5a7236f8e8, 28, 1;
L_0x1bd5990 .part RS_0x7f5a7236f8e8, 29, 1;
L_0x1bd5a80 .part RS_0x7f5a7236f8e8, 30, 1;
L_0x1bd5b70 .part RS_0x7f5a7236f8e8, 31, 1;
S_0x1af9a90 .scope module, "controlLUT" "ALUcontrolLUT" 2 95, 2 144, S_0x1a229f0;
 .timescale -9 -12;
v0x1af9b80_0 .alias "ALUcommand", 2 0, v0x1afb390_0;
v0x1af9c00_0 .var "invertB", 0 0;
v0x1af9c80_0 .var "muxindex", 2 0;
v0x1a934a0_0 .var "othercontrolsignal", 0 0;
E_0x1af4e60 .event edge, v0x1af9b80_0;
S_0x1af2f60 .scope module, "aluFirst" "ALU_1bit" 2 100, 2 3, S_0x1a229f0;
 .timescale -9 -12;
L_0x1a26a80/d .functor NOT 1, L_0x1bc5790, C4<0>, C4<0>, C4<0>;
L_0x1a26a80 .delay (10000,10000,10000) L_0x1a26a80/d;
v0x1a93010_0 .alias "carryin", 0 0, v0x1afb650_0;
v0x1a930b0_0 .net "carryout", 0 0, L_0x1bc7120; 1 drivers
v0x1a93130_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a931b0_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a93230_0 .net "notB", 0 0, L_0x1a26a80; 1 drivers
v0x1a932b0_0 .net "operandA", 0 0, L_0x1bcb140; 1 drivers
v0x1a93330_0 .net "operandB", 0 0, L_0x1bc5790; 1 drivers
v0x1af94e0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1af9560_0 .alias "result", 0 0, v0x1afb7d0_0;
v0x1af95e0_0 .net "trueB", 0 0, L_0x1bc5ff0; 1 drivers
v0x1af9660_0 .net "wAddSub", 0 0, L_0x1bc6a50; 1 drivers
v0x1af9770_0 .net "wNandAnd", 0 0, L_0x1bc81e0; 1 drivers
v0x1af9880_0 .net "wNorOr", 0 0, L_0x1bc8c20; 1 drivers
v0x1af9990_0 .net "wXor", 0 0, L_0x1bc7780; 1 drivers
L_0x1bcad40 .part v0x1af9c80_0, 0, 1;
L_0x1bcae00 .part v0x1af9c80_0, 1, 1;
L_0x1bcaf30 .part v0x1af9c80_0, 2, 1;
S_0x1af8470 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1af2f60;
 .timescale -9 -12;
L_0x1bbfe20/d .functor NAND 1, L_0x1a26a80, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1bbfe20 .delay (20000,20000,20000) L_0x1bbfe20/d;
L_0x1bbff00/d .functor NOT 1, L_0x1bbfe20, C4<0>, C4<0>, C4<0>;
L_0x1bbff00 .delay (10000,10000,10000) L_0x1bbff00/d;
L_0x1bb93f0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1bb93f0 .delay (10000,10000,10000) L_0x1bb93f0/d;
L_0x1bc5c90/d .functor NAND 1, L_0x1bc5790, L_0x1bb93f0, C4<1>, C4<1>;
L_0x1bc5c90 .delay (20000,20000,20000) L_0x1bc5c90/d;
L_0x1bc5d80/d .functor NOT 1, L_0x1bc5c90, C4<0>, C4<0>, C4<0>;
L_0x1bc5d80 .delay (10000,10000,10000) L_0x1bc5d80/d;
L_0x1bc5e70/d .functor NOR 1, L_0x1bc5d80, L_0x1bbff00, C4<0>, C4<0>;
L_0x1bc5e70 .delay (20000,20000,20000) L_0x1bc5e70/d;
L_0x1bc5ff0/d .functor NOT 1, L_0x1bc5e70, C4<0>, C4<0>, C4<0>;
L_0x1bc5ff0 .delay (10000,10000,10000) L_0x1bc5ff0/d;
v0x1af8560_0 .net "and_in0ncom", 0 0, L_0x1bc5d80; 1 drivers
v0x1af8620_0 .net "and_in1com", 0 0, L_0x1bbff00; 1 drivers
v0x1af86c0_0 .alias "in0", 0 0, v0x1a93330_0;
v0x1af8740_0 .alias "in1", 0 0, v0x1a93230_0;
v0x1af87c0_0 .net "nand_in0ncom", 0 0, L_0x1bc5c90; 1 drivers
v0x1af8860_0 .net "nand_in1com", 0 0, L_0x1bbfe20; 1 drivers
v0x1af8900_0 .net "ncom", 0 0, L_0x1bb93f0; 1 drivers
v0x1af89a0_0 .net "nor_wire", 0 0, L_0x1bc5e70; 1 drivers
v0x1af8a90_0 .alias "result", 0 0, v0x1af95e0_0;
v0x1af8b60_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1af7180 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1af2f60;
 .timescale -9 -12;
L_0x1bc6b60/d .functor NAND 1, L_0x1bcb140, L_0x1bc5ff0, C4<1>, C4<1>;
L_0x1bc6b60 .delay (20000,20000,20000) L_0x1bc6b60/d;
L_0x1bc6cf0/d .functor NOT 1, L_0x1bc6b60, C4<0>, C4<0>, C4<0>;
L_0x1bc6cf0 .delay (10000,10000,10000) L_0x1bc6cf0/d;
L_0x1bc6de0/d .functor NAND 1, v0x1af9c00_0, L_0x1bc64d0, C4<1>, C4<1>;
L_0x1bc6de0 .delay (20000,20000,20000) L_0x1bc6de0/d;
L_0x1bc6ea0/d .functor NOT 1, L_0x1bc6de0, C4<0>, C4<0>, C4<0>;
L_0x1bc6ea0 .delay (10000,10000,10000) L_0x1bc6ea0/d;
L_0x1bc6fb0/d .functor NOR 1, L_0x1bc6ea0, L_0x1bc6cf0, C4<0>, C4<0>;
L_0x1bc6fb0 .delay (20000,20000,20000) L_0x1bc6fb0/d;
L_0x1bc7120/d .functor NOT 1, L_0x1bc6fb0, C4<0>, C4<0>, C4<0>;
L_0x1bc7120 .delay (10000,10000,10000) L_0x1bc7120/d;
v0x1af7d40_0 .alias "a", 0 0, v0x1a932b0_0;
v0x1af7e50_0 .net "and_ab", 0 0, L_0x1bc6cf0; 1 drivers
v0x1af7ef0_0 .net "and_xor_ab_c", 0 0, L_0x1bc6ea0; 1 drivers
v0x1af7f90_0 .alias "b", 0 0, v0x1af95e0_0;
v0x1af8010_0 .alias "carryin", 0 0, v0x1afb650_0;
v0x1af8090_0 .alias "carryout", 0 0, v0x1a930b0_0;
v0x1af8150_0 .net "nand_ab", 0 0, L_0x1bc6b60; 1 drivers
v0x1af81d0_0 .net "nand_xor_ab_c", 0 0, L_0x1bc6de0; 1 drivers
v0x1af8270_0 .net "nco", 0 0, L_0x1bc6fb0; 1 drivers
v0x1af8310_0 .alias "sum", 0 0, v0x1af9660_0;
v0x1af83f0_0 .net "xor_ab", 0 0, L_0x1bc64d0; 1 drivers
S_0x1af77f0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1af7180;
 .timescale -9 -12;
L_0x1bc6120/d .functor NAND 1, L_0x1bcb140, L_0x1bc5ff0, C4<1>, C4<1>;
L_0x1bc6120 .delay (20000,20000,20000) L_0x1bc6120/d;
L_0x1bc61c0/d .functor NOR 1, L_0x1bcb140, L_0x1bc5ff0, C4<0>, C4<0>;
L_0x1bc61c0 .delay (20000,20000,20000) L_0x1bc61c0/d;
L_0x1bc6260/d .functor NOT 1, L_0x1bc61c0, C4<0>, C4<0>, C4<0>;
L_0x1bc6260 .delay (10000,10000,10000) L_0x1bc6260/d;
L_0x1bc6370/d .functor NAND 1, L_0x1bc6260, L_0x1bc6120, C4<1>, C4<1>;
L_0x1bc6370 .delay (20000,20000,20000) L_0x1bc6370/d;
L_0x1bc64d0/d .functor NOT 1, L_0x1bc6370, C4<0>, C4<0>, C4<0>;
L_0x1bc64d0 .delay (10000,10000,10000) L_0x1bc64d0/d;
v0x1af78e0_0 .alias "a", 0 0, v0x1a932b0_0;
v0x1af7980_0 .alias "b", 0 0, v0x1af95e0_0;
v0x1af7a20_0 .net "nand_ab", 0 0, L_0x1bc6120; 1 drivers
v0x1af7ac0_0 .net "nor_ab", 0 0, L_0x1bc61c0; 1 drivers
v0x1af7b40_0 .net "nxor_ab", 0 0, L_0x1bc6370; 1 drivers
v0x1af7be0_0 .net "or_ab", 0 0, L_0x1bc6260; 1 drivers
v0x1af7cc0_0 .alias "result", 0 0, v0x1af83f0_0;
S_0x1af7270 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1af7180;
 .timescale -9 -12;
L_0x1bc6600/d .functor NAND 1, L_0x1bc64d0, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1bc6600 .delay (20000,20000,20000) L_0x1bc6600/d;
L_0x1bc6770/d .functor NOR 1, L_0x1bc64d0, v0x1af9c00_0, C4<0>, C4<0>;
L_0x1bc6770 .delay (20000,20000,20000) L_0x1bc6770/d;
L_0x1bc6830/d .functor NOT 1, L_0x1bc6770, C4<0>, C4<0>, C4<0>;
L_0x1bc6830 .delay (10000,10000,10000) L_0x1bc6830/d;
L_0x1bc68f0/d .functor NAND 1, L_0x1bc6830, L_0x1bc6600, C4<1>, C4<1>;
L_0x1bc68f0 .delay (20000,20000,20000) L_0x1bc68f0/d;
L_0x1bc6a50/d .functor NOT 1, L_0x1bc68f0, C4<0>, C4<0>, C4<0>;
L_0x1bc6a50 .delay (10000,10000,10000) L_0x1bc6a50/d;
v0x1af7360_0 .alias "a", 0 0, v0x1af83f0_0;
v0x1af7400_0 .alias "b", 0 0, v0x1afb650_0;
v0x1af7480_0 .net "nand_ab", 0 0, L_0x1bc6600; 1 drivers
v0x1af7520_0 .net "nor_ab", 0 0, L_0x1bc6770; 1 drivers
v0x1af75a0_0 .net "nxor_ab", 0 0, L_0x1bc68f0; 1 drivers
v0x1af7640_0 .net "or_ab", 0 0, L_0x1bc6830; 1 drivers
v0x1af7720_0 .alias "result", 0 0, v0x1af9660_0;
S_0x1af6c30 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1af2f60;
 .timescale -9 -12;
L_0x1bc72e0/d .functor NAND 1, L_0x1bcb140, L_0x1bc5790, C4<1>, C4<1>;
L_0x1bc72e0 .delay (20000,20000,20000) L_0x1bc72e0/d;
L_0x1bc73c0/d .functor NOR 1, L_0x1bcb140, L_0x1bc5790, C4<0>, C4<0>;
L_0x1bc73c0 .delay (20000,20000,20000) L_0x1bc73c0/d;
L_0x1bc7550/d .functor NOT 1, L_0x1bc73c0, C4<0>, C4<0>, C4<0>;
L_0x1bc7550 .delay (10000,10000,10000) L_0x1bc7550/d;
L_0x1bc7640/d .functor NAND 1, L_0x1bc7550, L_0x1bc72e0, C4<1>, C4<1>;
L_0x1bc7640 .delay (20000,20000,20000) L_0x1bc7640/d;
L_0x1bc7780/d .functor NOT 1, L_0x1bc7640, C4<0>, C4<0>, C4<0>;
L_0x1bc7780 .delay (10000,10000,10000) L_0x1bc7780/d;
v0x1af6d20_0 .alias "a", 0 0, v0x1a932b0_0;
v0x1af6da0_0 .alias "b", 0 0, v0x1a93330_0;
v0x1af6e70_0 .net "nand_ab", 0 0, L_0x1bc72e0; 1 drivers
v0x1af6ef0_0 .net "nor_ab", 0 0, L_0x1bc73c0; 1 drivers
v0x1af6f70_0 .net "nxor_ab", 0 0, L_0x1bc7640; 1 drivers
v0x1af6ff0_0 .net "or_ab", 0 0, L_0x1bc7550; 1 drivers
v0x1af70b0_0 .alias "result", 0 0, v0x1af9990_0;
S_0x1af6070 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1af2f60;
 .timescale -9 -12;
L_0x1bc78d0/d .functor NAND 1, L_0x1bcb140, L_0x1bc5790, C4<1>, C4<1>;
L_0x1bc78d0 .delay (20000,20000,20000) L_0x1bc78d0/d;
L_0x1bc7a20/d .functor NOT 1, L_0x1bc78d0, C4<0>, C4<0>, C4<0>;
L_0x1bc7a20 .delay (10000,10000,10000) L_0x1bc7a20/d;
v0x1af68e0_0 .alias "a", 0 0, v0x1a932b0_0;
v0x1af6980_0 .net "and_ab", 0 0, L_0x1bc7a20; 1 drivers
v0x1af6a00_0 .alias "b", 0 0, v0x1a93330_0;
v0x1af6a80_0 .net "nand_ab", 0 0, L_0x1bc78d0; 1 drivers
v0x1af6b30_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1af6bb0_0 .alias "result", 0 0, v0x1af9770_0;
S_0x1af6160 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1af6070;
 .timescale -9 -12;
L_0x1bc7b50/d .functor NAND 1, L_0x1bc7a20, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1bc7b50 .delay (20000,20000,20000) L_0x1bc7b50/d;
L_0x1bc7c30/d .functor NOT 1, L_0x1bc7b50, C4<0>, C4<0>, C4<0>;
L_0x1bc7c30 .delay (10000,10000,10000) L_0x1bc7c30/d;
L_0x1bc7d40/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc7d40 .delay (10000,10000,10000) L_0x1bc7d40/d;
L_0x1bc7e00/d .functor NAND 1, L_0x1bc78d0, L_0x1bc7d40, C4<1>, C4<1>;
L_0x1bc7e00 .delay (20000,20000,20000) L_0x1bc7e00/d;
L_0x1bc7f50/d .functor NOT 1, L_0x1bc7e00, C4<0>, C4<0>, C4<0>;
L_0x1bc7f50 .delay (10000,10000,10000) L_0x1bc7f50/d;
L_0x1bc8040/d .functor NOR 1, L_0x1bc7f50, L_0x1bc7c30, C4<0>, C4<0>;
L_0x1bc8040 .delay (20000,20000,20000) L_0x1bc8040/d;
L_0x1bc81e0/d .functor NOT 1, L_0x1bc8040, C4<0>, C4<0>, C4<0>;
L_0x1bc81e0 .delay (10000,10000,10000) L_0x1bc81e0/d;
v0x1af6250_0 .net "and_in0ncom", 0 0, L_0x1bc7f50; 1 drivers
v0x1af62d0_0 .net "and_in1com", 0 0, L_0x1bc7c30; 1 drivers
v0x1af6350_0 .alias "in0", 0 0, v0x1af6a80_0;
v0x1af63f0_0 .alias "in1", 0 0, v0x1af6980_0;
v0x1af6470_0 .net "nand_in0ncom", 0 0, L_0x1bc7e00; 1 drivers
v0x1af6510_0 .net "nand_in1com", 0 0, L_0x1bc7b50; 1 drivers
v0x1af65f0_0 .net "ncom", 0 0, L_0x1bc7d40; 1 drivers
v0x1af6690_0 .net "nor_wire", 0 0, L_0x1bc8040; 1 drivers
v0x1af6730_0 .alias "result", 0 0, v0x1af9770_0;
v0x1af6800_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1af55b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1af2f60;
 .timescale -9 -12;
L_0x1bc8310/d .functor NOR 1, L_0x1bcb140, L_0x1bc5790, C4<0>, C4<0>;
L_0x1bc8310 .delay (20000,20000,20000) L_0x1bc8310/d;
L_0x1bc8460/d .functor NOT 1, L_0x1bc8310, C4<0>, C4<0>, C4<0>;
L_0x1bc8460 .delay (10000,10000,10000) L_0x1bc8460/d;
v0x1af5d30_0 .alias "a", 0 0, v0x1a932b0_0;
v0x1af5dd0_0 .alias "b", 0 0, v0x1a93330_0;
v0x1af5e70_0 .net "nor_ab", 0 0, L_0x1bc8310; 1 drivers
v0x1af5ef0_0 .net "or_ab", 0 0, L_0x1bc8460; 1 drivers
v0x1af5f70_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1af5ff0_0 .alias "result", 0 0, v0x1af9880_0;
S_0x1af56a0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1af55b0;
 .timescale -9 -12;
L_0x1bc8590/d .functor NAND 1, L_0x1bc8460, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1bc8590 .delay (20000,20000,20000) L_0x1bc8590/d;
L_0x1bc8670/d .functor NOT 1, L_0x1bc8590, C4<0>, C4<0>, C4<0>;
L_0x1bc8670 .delay (10000,10000,10000) L_0x1bc8670/d;
L_0x1bc8780/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc8780 .delay (10000,10000,10000) L_0x1bc8780/d;
L_0x1bc8840/d .functor NAND 1, L_0x1bc8310, L_0x1bc8780, C4<1>, C4<1>;
L_0x1bc8840 .delay (20000,20000,20000) L_0x1bc8840/d;
L_0x1bc8990/d .functor NOT 1, L_0x1bc8840, C4<0>, C4<0>, C4<0>;
L_0x1bc8990 .delay (10000,10000,10000) L_0x1bc8990/d;
L_0x1bc8a80/d .functor NOR 1, L_0x1bc8990, L_0x1bc8670, C4<0>, C4<0>;
L_0x1bc8a80 .delay (20000,20000,20000) L_0x1bc8a80/d;
L_0x1bc8c20/d .functor NOT 1, L_0x1bc8a80, C4<0>, C4<0>, C4<0>;
L_0x1bc8c20 .delay (10000,10000,10000) L_0x1bc8c20/d;
v0x1af5790_0 .net "and_in0ncom", 0 0, L_0x1bc8990; 1 drivers
v0x1af5810_0 .net "and_in1com", 0 0, L_0x1bc8670; 1 drivers
v0x1af5890_0 .alias "in0", 0 0, v0x1af5e70_0;
v0x1af5910_0 .alias "in1", 0 0, v0x1af5ef0_0;
v0x1af5990_0 .net "nand_in0ncom", 0 0, L_0x1bc8840; 1 drivers
v0x1af5a10_0 .net "nand_in1com", 0 0, L_0x1bc8590; 1 drivers
v0x1af5a90_0 .net "ncom", 0 0, L_0x1bc8780; 1 drivers
v0x1af5b10_0 .net "nor_wire", 0 0, L_0x1bc8a80; 1 drivers
v0x1af5be0_0 .alias "result", 0 0, v0x1af9880_0;
v0x1af5cb0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1af3050 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1af2f60;
 .timescale -9 -12;
v0x1af4de0_0 .alias "in0", 0 0, v0x1af9660_0;
v0x1af4e90_0 .alias "in1", 0 0, v0x1af9990_0;
v0x1af4f40_0 .alias "in2", 0 0, v0x1af9770_0;
v0x1af4ff0_0 .alias "in3", 0 0, v0x1af9880_0;
v0x1af50d0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1af5180_0 .alias "result", 0 0, v0x1afb7d0_0;
v0x1af5200_0 .net "sel0", 0 0, L_0x1bcad40; 1 drivers
v0x1af5280_0 .net "sel1", 0 0, L_0x1bcae00; 1 drivers
v0x1af5300_0 .net "sel2", 0 0, L_0x1bcaf30; 1 drivers
v0x1af5380_0 .net "w0", 0 0, L_0x1bc93e0; 1 drivers
v0x1af5460_0 .net "w1", 0 0, L_0x1bc9b60; 1 drivers
v0x1af54e0_0 .net "w2", 0 0, L_0x1bca3b0; 1 drivers
S_0x1af4690 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1af3050;
 .timescale -9 -12;
L_0x1bc8d50/d .functor NAND 1, L_0x1bc7780, L_0x1bcad40, C4<1>, C4<1>;
L_0x1bc8d50 .delay (20000,20000,20000) L_0x1bc8d50/d;
L_0x1bc8e30/d .functor NOT 1, L_0x1bc8d50, C4<0>, C4<0>, C4<0>;
L_0x1bc8e30 .delay (10000,10000,10000) L_0x1bc8e30/d;
L_0x1bc8f40/d .functor NOT 1, L_0x1bcad40, C4<0>, C4<0>, C4<0>;
L_0x1bc8f40 .delay (10000,10000,10000) L_0x1bc8f40/d;
L_0x1bc9090/d .functor NAND 1, L_0x1bc6a50, L_0x1bc8f40, C4<1>, C4<1>;
L_0x1bc9090 .delay (20000,20000,20000) L_0x1bc9090/d;
L_0x1bc9150/d .functor NOT 1, L_0x1bc9090, C4<0>, C4<0>, C4<0>;
L_0x1bc9150 .delay (10000,10000,10000) L_0x1bc9150/d;
L_0x1bc9240/d .functor NOR 1, L_0x1bc9150, L_0x1bc8e30, C4<0>, C4<0>;
L_0x1bc9240 .delay (20000,20000,20000) L_0x1bc9240/d;
L_0x1bc93e0/d .functor NOT 1, L_0x1bc9240, C4<0>, C4<0>, C4<0>;
L_0x1bc93e0 .delay (10000,10000,10000) L_0x1bc93e0/d;
v0x1af4780_0 .net "and_in0ncom", 0 0, L_0x1bc9150; 1 drivers
v0x1af4840_0 .net "and_in1com", 0 0, L_0x1bc8e30; 1 drivers
v0x1af48e0_0 .alias "in0", 0 0, v0x1af9660_0;
v0x1af4980_0 .alias "in1", 0 0, v0x1af9990_0;
v0x1af4a00_0 .net "nand_in0ncom", 0 0, L_0x1bc9090; 1 drivers
v0x1af4aa0_0 .net "nand_in1com", 0 0, L_0x1bc8d50; 1 drivers
v0x1af4b40_0 .net "ncom", 0 0, L_0x1bc8f40; 1 drivers
v0x1af4be0_0 .net "nor_wire", 0 0, L_0x1bc9240; 1 drivers
v0x1af4c80_0 .alias "result", 0 0, v0x1af5380_0;
v0x1af4d00_0 .alias "sel0", 0 0, v0x1af5200_0;
S_0x1af3f40 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1af3050;
 .timescale -9 -12;
L_0x1bc9510/d .functor NAND 1, L_0x1bc8c20, L_0x1bcad40, C4<1>, C4<1>;
L_0x1bc9510 .delay (20000,20000,20000) L_0x1bc9510/d;
L_0x1bc95f0/d .functor NOT 1, L_0x1bc9510, C4<0>, C4<0>, C4<0>;
L_0x1bc95f0 .delay (10000,10000,10000) L_0x1bc95f0/d;
L_0x1bc9700/d .functor NOT 1, L_0x1bcad40, C4<0>, C4<0>, C4<0>;
L_0x1bc9700 .delay (10000,10000,10000) L_0x1bc9700/d;
L_0x1bc97c0/d .functor NAND 1, L_0x1bc81e0, L_0x1bc9700, C4<1>, C4<1>;
L_0x1bc97c0 .delay (20000,20000,20000) L_0x1bc97c0/d;
L_0x1bc98d0/d .functor NOT 1, L_0x1bc97c0, C4<0>, C4<0>, C4<0>;
L_0x1bc98d0 .delay (10000,10000,10000) L_0x1bc98d0/d;
L_0x1bc99c0/d .functor NOR 1, L_0x1bc98d0, L_0x1bc95f0, C4<0>, C4<0>;
L_0x1bc99c0 .delay (20000,20000,20000) L_0x1bc99c0/d;
L_0x1bc9b60/d .functor NOT 1, L_0x1bc99c0, C4<0>, C4<0>, C4<0>;
L_0x1bc9b60 .delay (10000,10000,10000) L_0x1bc9b60/d;
v0x1af4030_0 .net "and_in0ncom", 0 0, L_0x1bc98d0; 1 drivers
v0x1af40f0_0 .net "and_in1com", 0 0, L_0x1bc95f0; 1 drivers
v0x1af4190_0 .alias "in0", 0 0, v0x1af9770_0;
v0x1af4230_0 .alias "in1", 0 0, v0x1af9880_0;
v0x1af42b0_0 .net "nand_in0ncom", 0 0, L_0x1bc97c0; 1 drivers
v0x1af4350_0 .net "nand_in1com", 0 0, L_0x1bc9510; 1 drivers
v0x1af43f0_0 .net "ncom", 0 0, L_0x1bc9700; 1 drivers
v0x1af4490_0 .net "nor_wire", 0 0, L_0x1bc99c0; 1 drivers
v0x1af4530_0 .alias "result", 0 0, v0x1af5460_0;
v0x1af45b0_0 .alias "sel0", 0 0, v0x1af5200_0;
S_0x1af37f0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1af3050;
 .timescale -9 -12;
L_0x1bc9c90/d .functor NAND 1, L_0x1bc9b60, L_0x1bcae00, C4<1>, C4<1>;
L_0x1bc9c90 .delay (20000,20000,20000) L_0x1bc9c90/d;
L_0x1bc9e00/d .functor NOT 1, L_0x1bc9c90, C4<0>, C4<0>, C4<0>;
L_0x1bc9e00 .delay (10000,10000,10000) L_0x1bc9e00/d;
L_0x1bc9f10/d .functor NOT 1, L_0x1bcae00, C4<0>, C4<0>, C4<0>;
L_0x1bc9f10 .delay (10000,10000,10000) L_0x1bc9f10/d;
L_0x1bc9fd0/d .functor NAND 1, L_0x1bc93e0, L_0x1bc9f10, C4<1>, C4<1>;
L_0x1bc9fd0 .delay (20000,20000,20000) L_0x1bc9fd0/d;
L_0x1bca120/d .functor NOT 1, L_0x1bc9fd0, C4<0>, C4<0>, C4<0>;
L_0x1bca120 .delay (10000,10000,10000) L_0x1bca120/d;
L_0x1bca210/d .functor NOR 1, L_0x1bca120, L_0x1bc9e00, C4<0>, C4<0>;
L_0x1bca210 .delay (20000,20000,20000) L_0x1bca210/d;
L_0x1bca3b0/d .functor NOT 1, L_0x1bca210, C4<0>, C4<0>, C4<0>;
L_0x1bca3b0 .delay (10000,10000,10000) L_0x1bca3b0/d;
v0x1af38e0_0 .net "and_in0ncom", 0 0, L_0x1bca120; 1 drivers
v0x1af39a0_0 .net "and_in1com", 0 0, L_0x1bc9e00; 1 drivers
v0x1af3a40_0 .alias "in0", 0 0, v0x1af5380_0;
v0x1af3ae0_0 .alias "in1", 0 0, v0x1af5460_0;
v0x1af3b60_0 .net "nand_in0ncom", 0 0, L_0x1bc9fd0; 1 drivers
v0x1af3c00_0 .net "nand_in1com", 0 0, L_0x1bc9c90; 1 drivers
v0x1af3ca0_0 .net "ncom", 0 0, L_0x1bc9f10; 1 drivers
v0x1af3d40_0 .net "nor_wire", 0 0, L_0x1bca210; 1 drivers
v0x1af3de0_0 .alias "result", 0 0, v0x1af54e0_0;
v0x1af3e60_0 .alias "sel0", 0 0, v0x1af5280_0;
S_0x1af3140 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1af3050;
 .timescale -9 -12;
L_0x1bca4e0/d .functor NAND 1, C4<0>, L_0x1bcaf30, C4<1>, C4<1>;
L_0x1bca4e0 .delay (20000,20000,20000) L_0x1bca4e0/d;
L_0x1bca660/d .functor NOT 1, L_0x1bca4e0, C4<0>, C4<0>, C4<0>;
L_0x1bca660 .delay (10000,10000,10000) L_0x1bca660/d;
L_0x1bca770/d .functor NOT 1, L_0x1bcaf30, C4<0>, C4<0>, C4<0>;
L_0x1bca770 .delay (10000,10000,10000) L_0x1bca770/d;
L_0x1bca830/d .functor NAND 1, L_0x1bca3b0, L_0x1bca770, C4<1>, C4<1>;
L_0x1bca830 .delay (20000,20000,20000) L_0x1bca830/d;
L_0x1bca980/d .functor NOT 1, L_0x1bca830, C4<0>, C4<0>, C4<0>;
L_0x1bca980 .delay (10000,10000,10000) L_0x1bca980/d;
L_0x1bcaa70/d .functor NOR 1, L_0x1bca980, L_0x1bca660, C4<0>, C4<0>;
L_0x1bcaa70 .delay (20000,20000,20000) L_0x1bcaa70/d;
L_0x1bcac10/d .functor NOT 1, L_0x1bcaa70, C4<0>, C4<0>, C4<0>;
L_0x1bcac10 .delay (10000,10000,10000) L_0x1bcac10/d;
v0x1af3230_0 .net "and_in0ncom", 0 0, L_0x1bca980; 1 drivers
v0x1af32b0_0 .net "and_in1com", 0 0, L_0x1bca660; 1 drivers
v0x1af3350_0 .alias "in0", 0 0, v0x1af54e0_0;
v0x1af33f0_0 .alias "in1", 0 0, v0x1af50d0_0;
v0x1af3470_0 .net "nand_in0ncom", 0 0, L_0x1bca830; 1 drivers
v0x1af3510_0 .net "nand_in1com", 0 0, L_0x1bca4e0; 1 drivers
v0x1af35b0_0 .net "ncom", 0 0, L_0x1bca770; 1 drivers
v0x1af3650_0 .net "nor_wire", 0 0, L_0x1bcaa70; 1 drivers
v0x1af36f0_0 .alias "result", 0 0, v0x1afb7d0_0;
v0x1af3770_0 .alias "sel0", 0 0, v0x1af5300_0;
S_0x1aec570 .scope module, "aluLast" "ALU_1bit" 2 112, 2 3, S_0x1a229f0;
 .timescale -9 -12;
L_0x1bc5830/d .functor NOT 1, L_0x1b57030, C4<0>, C4<0>, C4<0>;
L_0x1bc5830 .delay (10000,10000,10000) L_0x1bc5830/d;
v0x1af2410_0 .net "carryin", 0 0, L_0x1bcb5f0; 1 drivers
v0x1af24b0_0 .alias "carryout", 0 0, v0x1afd7b0_0;
v0x1af2580_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1af2600_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1af2680_0 .net "notB", 0 0, L_0x1bc5830; 1 drivers
v0x1af2700_0 .net "operandA", 0 0, L_0x1bc55d0; 1 drivers
v0x1af2780_0 .net "operandB", 0 0, L_0x1b57030; 1 drivers
v0x1af2890_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1af2910_0 .net "result", 0 0, L_0x1bd0560; 1 drivers
v0x1af29e0_0 .net "trueB", 0 0, L_0x1bcb970; 1 drivers
v0x1af2ac0_0 .net "wAddSub", 0 0, L_0x1bcc3d0; 1 drivers
v0x1af2bd0_0 .net "wNandAnd", 0 0, L_0x1bcdb10; 1 drivers
v0x1af2d50_0 .net "wNorOr", 0 0, L_0x1bce550; 1 drivers
v0x1af2e60_0 .net "wXor", 0 0, L_0x1bcd0b0; 1 drivers
L_0x1bd0690 .part v0x1af9c80_0, 0, 1;
L_0x1bd0750 .part v0x1af9c80_0, 1, 1;
L_0x1b56c50 .part v0x1af9c80_0, 2, 1;
S_0x1af1c60 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1aec570;
 .timescale -9 -12;
L_0x1bc5930/d .functor NAND 1, L_0x1bc5830, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1bc5930 .delay (20000,20000,20000) L_0x1bc5930/d;
L_0x1bc5a10/d .functor NOT 1, L_0x1bc5930, C4<0>, C4<0>, C4<0>;
L_0x1bc5a10 .delay (10000,10000,10000) L_0x1bc5a10/d;
L_0x1bc5ad0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1bc5ad0 .delay (10000,10000,10000) L_0x1bc5ad0/d;
L_0x1bc5b90/d .functor NAND 1, L_0x1b57030, L_0x1bc5ad0, C4<1>, C4<1>;
L_0x1bc5b90 .delay (20000,20000,20000) L_0x1bc5b90/d;
L_0x1bcb700/d .functor NOT 1, L_0x1bc5b90, C4<0>, C4<0>, C4<0>;
L_0x1bcb700 .delay (10000,10000,10000) L_0x1bcb700/d;
L_0x1bcb7f0/d .functor NOR 1, L_0x1bcb700, L_0x1bc5a10, C4<0>, C4<0>;
L_0x1bcb7f0 .delay (20000,20000,20000) L_0x1bcb7f0/d;
L_0x1bcb970/d .functor NOT 1, L_0x1bcb7f0, C4<0>, C4<0>, C4<0>;
L_0x1bcb970 .delay (10000,10000,10000) L_0x1bcb970/d;
v0x1af1d50_0 .net "and_in0ncom", 0 0, L_0x1bcb700; 1 drivers
v0x1af1df0_0 .net "and_in1com", 0 0, L_0x1bc5a10; 1 drivers
v0x1af1e90_0 .alias "in0", 0 0, v0x1af2780_0;
v0x1af1f10_0 .alias "in1", 0 0, v0x1af2680_0;
v0x1af1f90_0 .net "nand_in0ncom", 0 0, L_0x1bc5b90; 1 drivers
v0x1af2030_0 .net "nand_in1com", 0 0, L_0x1bc5930; 1 drivers
v0x1af20d0_0 .net "ncom", 0 0, L_0x1bc5ad0; 1 drivers
v0x1af2170_0 .net "nor_wire", 0 0, L_0x1bcb7f0; 1 drivers
v0x1af2260_0 .alias "result", 0 0, v0x1af29e0_0;
v0x1af2330_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1af0990 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1aec570;
 .timescale -9 -12;
L_0x1bcc4e0/d .functor NAND 1, L_0x1bc55d0, L_0x1bcb970, C4<1>, C4<1>;
L_0x1bcc4e0 .delay (20000,20000,20000) L_0x1bcc4e0/d;
L_0x1bcc670/d .functor NOT 1, L_0x1bcc4e0, C4<0>, C4<0>, C4<0>;
L_0x1bcc670 .delay (10000,10000,10000) L_0x1bcc670/d;
L_0x1bcc760/d .functor NAND 1, L_0x1bcb5f0, L_0x1bcbe10, C4<1>, C4<1>;
L_0x1bcc760 .delay (20000,20000,20000) L_0x1bcc760/d;
L_0x1bcc820/d .functor NOT 1, L_0x1bcc760, C4<0>, C4<0>, C4<0>;
L_0x1bcc820 .delay (10000,10000,10000) L_0x1bcc820/d;
L_0x1bcc930/d .functor NOR 1, L_0x1bcc820, L_0x1bcc670, C4<0>, C4<0>;
L_0x1bcc930 .delay (20000,20000,20000) L_0x1bcc930/d;
L_0x1bccaa0/d .functor NOT 1, L_0x1bcc930, C4<0>, C4<0>, C4<0>;
L_0x1bccaa0 .delay (10000,10000,10000) L_0x1bccaa0/d;
v0x1af1570_0 .alias "a", 0 0, v0x1af2700_0;
v0x1af1680_0 .net "and_ab", 0 0, L_0x1bcc670; 1 drivers
v0x1af1720_0 .net "and_xor_ab_c", 0 0, L_0x1bcc820; 1 drivers
v0x1af17c0_0 .alias "b", 0 0, v0x1af29e0_0;
v0x1af1840_0 .alias "carryin", 0 0, v0x1af2410_0;
v0x1af18c0_0 .alias "carryout", 0 0, v0x1afd7b0_0;
v0x1af1980_0 .net "nand_ab", 0 0, L_0x1bcc4e0; 1 drivers
v0x1af1a00_0 .net "nand_xor_ab_c", 0 0, L_0x1bcc760; 1 drivers
v0x1af1a80_0 .net "nco", 0 0, L_0x1bcc930; 1 drivers
v0x1af1b00_0 .alias "sum", 0 0, v0x1af2ac0_0;
v0x1af1be0_0 .net "xor_ab", 0 0, L_0x1bcbe10; 1 drivers
S_0x1af1020 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1af0990;
 .timescale -9 -12;
L_0x1bcbaa0/d .functor NAND 1, L_0x1bc55d0, L_0x1bcb970, C4<1>, C4<1>;
L_0x1bcbaa0 .delay (20000,20000,20000) L_0x1bcbaa0/d;
L_0x1bcbb40/d .functor NOR 1, L_0x1bc55d0, L_0x1bcb970, C4<0>, C4<0>;
L_0x1bcbb40 .delay (20000,20000,20000) L_0x1bcbb40/d;
L_0x1bcbbe0/d .functor NOT 1, L_0x1bcbb40, C4<0>, C4<0>, C4<0>;
L_0x1bcbbe0 .delay (10000,10000,10000) L_0x1bcbbe0/d;
L_0x1bcbcd0/d .functor NAND 1, L_0x1bcbbe0, L_0x1bcbaa0, C4<1>, C4<1>;
L_0x1bcbcd0 .delay (20000,20000,20000) L_0x1bcbcd0/d;
L_0x1bcbe10/d .functor NOT 1, L_0x1bcbcd0, C4<0>, C4<0>, C4<0>;
L_0x1bcbe10 .delay (10000,10000,10000) L_0x1bcbe10/d;
v0x1af1110_0 .alias "a", 0 0, v0x1af2700_0;
v0x1af11b0_0 .alias "b", 0 0, v0x1af29e0_0;
v0x1af1250_0 .net "nand_ab", 0 0, L_0x1bcbaa0; 1 drivers
v0x1af12f0_0 .net "nor_ab", 0 0, L_0x1bcbb40; 1 drivers
v0x1af1370_0 .net "nxor_ab", 0 0, L_0x1bcbcd0; 1 drivers
v0x1af1410_0 .net "or_ab", 0 0, L_0x1bcbbe0; 1 drivers
v0x1af14f0_0 .alias "result", 0 0, v0x1af1be0_0;
S_0x1af0a80 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1af0990;
 .timescale -9 -12;
L_0x1bcbf40/d .functor NAND 1, L_0x1bcbe10, L_0x1bcb5f0, C4<1>, C4<1>;
L_0x1bcbf40 .delay (20000,20000,20000) L_0x1bcbf40/d;
L_0x1bcc0b0/d .functor NOR 1, L_0x1bcbe10, L_0x1bcb5f0, C4<0>, C4<0>;
L_0x1bcc0b0 .delay (20000,20000,20000) L_0x1bcc0b0/d;
L_0x1bcc200/d .functor NOT 1, L_0x1bcc0b0, C4<0>, C4<0>, C4<0>;
L_0x1bcc200 .delay (10000,10000,10000) L_0x1bcc200/d;
L_0x1bcc2c0/d .functor NAND 1, L_0x1bcc200, L_0x1bcbf40, C4<1>, C4<1>;
L_0x1bcc2c0 .delay (20000,20000,20000) L_0x1bcc2c0/d;
L_0x1bcc3d0/d .functor NOT 1, L_0x1bcc2c0, C4<0>, C4<0>, C4<0>;
L_0x1bcc3d0 .delay (10000,10000,10000) L_0x1bcc3d0/d;
v0x1af0b70_0 .alias "a", 0 0, v0x1af1be0_0;
v0x1af0c10_0 .alias "b", 0 0, v0x1af2410_0;
v0x1af0cb0_0 .net "nand_ab", 0 0, L_0x1bcbf40; 1 drivers
v0x1af0d50_0 .net "nor_ab", 0 0, L_0x1bcc0b0; 1 drivers
v0x1af0dd0_0 .net "nxor_ab", 0 0, L_0x1bcc2c0; 1 drivers
v0x1af0e70_0 .net "or_ab", 0 0, L_0x1bcc200; 1 drivers
v0x1af0f50_0 .alias "result", 0 0, v0x1af2ac0_0;
S_0x1af0440 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1aec570;
 .timescale -9 -12;
L_0x1bccc10/d .functor NAND 1, L_0x1bc55d0, L_0x1b57030, C4<1>, C4<1>;
L_0x1bccc10 .delay (20000,20000,20000) L_0x1bccc10/d;
L_0x1bcccf0/d .functor NOR 1, L_0x1bc55d0, L_0x1b57030, C4<0>, C4<0>;
L_0x1bcccf0 .delay (20000,20000,20000) L_0x1bcccf0/d;
L_0x1bcce80/d .functor NOT 1, L_0x1bcccf0, C4<0>, C4<0>, C4<0>;
L_0x1bcce80 .delay (10000,10000,10000) L_0x1bcce80/d;
L_0x1bccf70/d .functor NAND 1, L_0x1bcce80, L_0x1bccc10, C4<1>, C4<1>;
L_0x1bccf70 .delay (20000,20000,20000) L_0x1bccf70/d;
L_0x1bcd0b0/d .functor NOT 1, L_0x1bccf70, C4<0>, C4<0>, C4<0>;
L_0x1bcd0b0 .delay (10000,10000,10000) L_0x1bcd0b0/d;
v0x1af0530_0 .alias "a", 0 0, v0x1af2700_0;
v0x1af05b0_0 .alias "b", 0 0, v0x1af2780_0;
v0x1af0680_0 .net "nand_ab", 0 0, L_0x1bccc10; 1 drivers
v0x1af0700_0 .net "nor_ab", 0 0, L_0x1bcccf0; 1 drivers
v0x1af0780_0 .net "nxor_ab", 0 0, L_0x1bccf70; 1 drivers
v0x1af0800_0 .net "or_ab", 0 0, L_0x1bcce80; 1 drivers
v0x1af08c0_0 .alias "result", 0 0, v0x1af2e60_0;
S_0x1aef850 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1aec570;
 .timescale -9 -12;
L_0x1bcd200/d .functor NAND 1, L_0x1bc55d0, L_0x1b57030, C4<1>, C4<1>;
L_0x1bcd200 .delay (20000,20000,20000) L_0x1bcd200/d;
L_0x1bcd350/d .functor NOT 1, L_0x1bcd200, C4<0>, C4<0>, C4<0>;
L_0x1bcd350 .delay (10000,10000,10000) L_0x1bcd350/d;
v0x1af00c0_0 .alias "a", 0 0, v0x1af2700_0;
v0x1af0160_0 .net "and_ab", 0 0, L_0x1bcd350; 1 drivers
v0x1af01e0_0 .alias "b", 0 0, v0x1af2780_0;
v0x1af0260_0 .net "nand_ab", 0 0, L_0x1bcd200; 1 drivers
v0x1af0340_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1af03c0_0 .alias "result", 0 0, v0x1af2bd0_0;
S_0x1aef940 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1aef850;
 .timescale -9 -12;
L_0x1bcd480/d .functor NAND 1, L_0x1bcd350, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1bcd480 .delay (20000,20000,20000) L_0x1bcd480/d;
L_0x1bcd560/d .functor NOT 1, L_0x1bcd480, C4<0>, C4<0>, C4<0>;
L_0x1bcd560 .delay (10000,10000,10000) L_0x1bcd560/d;
L_0x1bcd670/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bcd670 .delay (10000,10000,10000) L_0x1bcd670/d;
L_0x1bcd730/d .functor NAND 1, L_0x1bcd200, L_0x1bcd670, C4<1>, C4<1>;
L_0x1bcd730 .delay (20000,20000,20000) L_0x1bcd730/d;
L_0x1bcd880/d .functor NOT 1, L_0x1bcd730, C4<0>, C4<0>, C4<0>;
L_0x1bcd880 .delay (10000,10000,10000) L_0x1bcd880/d;
L_0x1bcd970/d .functor NOR 1, L_0x1bcd880, L_0x1bcd560, C4<0>, C4<0>;
L_0x1bcd970 .delay (20000,20000,20000) L_0x1bcd970/d;
L_0x1bcdb10/d .functor NOT 1, L_0x1bcd970, C4<0>, C4<0>, C4<0>;
L_0x1bcdb10 .delay (10000,10000,10000) L_0x1bcdb10/d;
v0x1aefa30_0 .net "and_in0ncom", 0 0, L_0x1bcd880; 1 drivers
v0x1aefab0_0 .net "and_in1com", 0 0, L_0x1bcd560; 1 drivers
v0x1aefb30_0 .alias "in0", 0 0, v0x1af0260_0;
v0x1aefbd0_0 .alias "in1", 0 0, v0x1af0160_0;
v0x1aefc50_0 .net "nand_in0ncom", 0 0, L_0x1bcd730; 1 drivers
v0x1aefcf0_0 .net "nand_in1com", 0 0, L_0x1bcd480; 1 drivers
v0x1aefdd0_0 .net "ncom", 0 0, L_0x1bcd670; 1 drivers
v0x1aefe70_0 .net "nor_wire", 0 0, L_0x1bcd970; 1 drivers
v0x1aeff10_0 .alias "result", 0 0, v0x1af2bd0_0;
v0x1aeffe0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1aeedd0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1aec570;
 .timescale -9 -12;
L_0x1bcdc40/d .functor NOR 1, L_0x1bc55d0, L_0x1b57030, C4<0>, C4<0>;
L_0x1bcdc40 .delay (20000,20000,20000) L_0x1bcdc40/d;
L_0x1bcdd90/d .functor NOT 1, L_0x1bcdc40, C4<0>, C4<0>, C4<0>;
L_0x1bcdd90 .delay (10000,10000,10000) L_0x1bcdd90/d;
v0x1aef550_0 .alias "a", 0 0, v0x1af2700_0;
v0x1aef5d0_0 .alias "b", 0 0, v0x1af2780_0;
v0x1aef650_0 .net "nor_ab", 0 0, L_0x1bcdc40; 1 drivers
v0x1aef6d0_0 .net "or_ab", 0 0, L_0x1bcdd90; 1 drivers
v0x1aef750_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1aef7d0_0 .alias "result", 0 0, v0x1af2d50_0;
S_0x1aeeec0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1aeedd0;
 .timescale -9 -12;
L_0x1bcdec0/d .functor NAND 1, L_0x1bcdd90, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1bcdec0 .delay (20000,20000,20000) L_0x1bcdec0/d;
L_0x1bcdfa0/d .functor NOT 1, L_0x1bcdec0, C4<0>, C4<0>, C4<0>;
L_0x1bcdfa0 .delay (10000,10000,10000) L_0x1bcdfa0/d;
L_0x1bce0b0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bce0b0 .delay (10000,10000,10000) L_0x1bce0b0/d;
L_0x1bce170/d .functor NAND 1, L_0x1bcdc40, L_0x1bce0b0, C4<1>, C4<1>;
L_0x1bce170 .delay (20000,20000,20000) L_0x1bce170/d;
L_0x1bce2c0/d .functor NOT 1, L_0x1bce170, C4<0>, C4<0>, C4<0>;
L_0x1bce2c0 .delay (10000,10000,10000) L_0x1bce2c0/d;
L_0x1bce3b0/d .functor NOR 1, L_0x1bce2c0, L_0x1bcdfa0, C4<0>, C4<0>;
L_0x1bce3b0 .delay (20000,20000,20000) L_0x1bce3b0/d;
L_0x1bce550/d .functor NOT 1, L_0x1bce3b0, C4<0>, C4<0>, C4<0>;
L_0x1bce550 .delay (10000,10000,10000) L_0x1bce550/d;
v0x1aeefb0_0 .net "and_in0ncom", 0 0, L_0x1bce2c0; 1 drivers
v0x1aef030_0 .net "and_in1com", 0 0, L_0x1bcdfa0; 1 drivers
v0x1aef0b0_0 .alias "in0", 0 0, v0x1aef650_0;
v0x1aef130_0 .alias "in1", 0 0, v0x1aef6d0_0;
v0x1aef1b0_0 .net "nand_in0ncom", 0 0, L_0x1bce170; 1 drivers
v0x1aef230_0 .net "nand_in1com", 0 0, L_0x1bcdec0; 1 drivers
v0x1aef2b0_0 .net "ncom", 0 0, L_0x1bce0b0; 1 drivers
v0x1aef330_0 .net "nor_wire", 0 0, L_0x1bce3b0; 1 drivers
v0x1aef400_0 .alias "result", 0 0, v0x1af2d50_0;
v0x1aef4d0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1aec660 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1aec570;
 .timescale -9 -12;
v0x1aee480_0 .alias "in0", 0 0, v0x1af2ac0_0;
v0x1aee530_0 .alias "in1", 0 0, v0x1af2e60_0;
v0x1aee5e0_0 .alias "in2", 0 0, v0x1af2bd0_0;
v0x1aee690_0 .alias "in3", 0 0, v0x1af2d50_0;
v0x1aee770_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1aee820_0 .alias "result", 0 0, v0x1af2910_0;
v0x1aee8e0_0 .net "sel0", 0 0, L_0x1bd0690; 1 drivers
v0x1aee960_0 .net "sel1", 0 0, L_0x1bd0750; 1 drivers
v0x1aeea30_0 .net "sel2", 0 0, L_0x1b56c50; 1 drivers
v0x1aeeae0_0 .net "w0", 0 0, L_0x1bced30; 1 drivers
v0x1aeebc0_0 .net "w1", 0 0, L_0x1bcf4b0; 1 drivers
v0x1aeec90_0 .net "w2", 0 0, L_0x1bcfd00; 1 drivers
S_0x1aedda0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1aec660;
 .timescale -9 -12;
L_0x1bce680/d .functor NAND 1, L_0x1bcd0b0, L_0x1bd0690, C4<1>, C4<1>;
L_0x1bce680 .delay (20000,20000,20000) L_0x1bce680/d;
L_0x1bce760/d .functor NOT 1, L_0x1bce680, C4<0>, C4<0>, C4<0>;
L_0x1bce760 .delay (10000,10000,10000) L_0x1bce760/d;
L_0x1bce870/d .functor NOT 1, L_0x1bd0690, C4<0>, C4<0>, C4<0>;
L_0x1bce870 .delay (10000,10000,10000) L_0x1bce870/d;
L_0x1bce9e0/d .functor NAND 1, L_0x1bcc3d0, L_0x1bce870, C4<1>, C4<1>;
L_0x1bce9e0 .delay (20000,20000,20000) L_0x1bce9e0/d;
L_0x1bceaa0/d .functor NOT 1, L_0x1bce9e0, C4<0>, C4<0>, C4<0>;
L_0x1bceaa0 .delay (10000,10000,10000) L_0x1bceaa0/d;
L_0x1bceb90/d .functor NOR 1, L_0x1bceaa0, L_0x1bce760, C4<0>, C4<0>;
L_0x1bceb90 .delay (20000,20000,20000) L_0x1bceb90/d;
L_0x1bced30/d .functor NOT 1, L_0x1bceb90, C4<0>, C4<0>, C4<0>;
L_0x1bced30 .delay (10000,10000,10000) L_0x1bced30/d;
v0x1aede90_0 .net "and_in0ncom", 0 0, L_0x1bceaa0; 1 drivers
v0x1aedf50_0 .net "and_in1com", 0 0, L_0x1bce760; 1 drivers
v0x1aedff0_0 .alias "in0", 0 0, v0x1af2ac0_0;
v0x1aee070_0 .alias "in1", 0 0, v0x1af2e60_0;
v0x1aee0f0_0 .net "nand_in0ncom", 0 0, L_0x1bce9e0; 1 drivers
v0x1aee170_0 .net "nand_in1com", 0 0, L_0x1bce680; 1 drivers
v0x1aee1f0_0 .net "ncom", 0 0, L_0x1bce870; 1 drivers
v0x1aee270_0 .net "nor_wire", 0 0, L_0x1bceb90; 1 drivers
v0x1aee2f0_0 .alias "result", 0 0, v0x1aeeae0_0;
v0x1aee370_0 .alias "sel0", 0 0, v0x1aee8e0_0;
S_0x1aed650 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1aec660;
 .timescale -9 -12;
L_0x1bcee60/d .functor NAND 1, L_0x1bce550, L_0x1bd0690, C4<1>, C4<1>;
L_0x1bcee60 .delay (20000,20000,20000) L_0x1bcee60/d;
L_0x1bcef40/d .functor NOT 1, L_0x1bcee60, C4<0>, C4<0>, C4<0>;
L_0x1bcef40 .delay (10000,10000,10000) L_0x1bcef40/d;
L_0x1bcf050/d .functor NOT 1, L_0x1bd0690, C4<0>, C4<0>, C4<0>;
L_0x1bcf050 .delay (10000,10000,10000) L_0x1bcf050/d;
L_0x1bcf110/d .functor NAND 1, L_0x1bcdb10, L_0x1bcf050, C4<1>, C4<1>;
L_0x1bcf110 .delay (20000,20000,20000) L_0x1bcf110/d;
L_0x1bcf220/d .functor NOT 1, L_0x1bcf110, C4<0>, C4<0>, C4<0>;
L_0x1bcf220 .delay (10000,10000,10000) L_0x1bcf220/d;
L_0x1bcf310/d .functor NOR 1, L_0x1bcf220, L_0x1bcef40, C4<0>, C4<0>;
L_0x1bcf310 .delay (20000,20000,20000) L_0x1bcf310/d;
L_0x1bcf4b0/d .functor NOT 1, L_0x1bcf310, C4<0>, C4<0>, C4<0>;
L_0x1bcf4b0 .delay (10000,10000,10000) L_0x1bcf4b0/d;
v0x1aed740_0 .net "and_in0ncom", 0 0, L_0x1bcf220; 1 drivers
v0x1aed800_0 .net "and_in1com", 0 0, L_0x1bcef40; 1 drivers
v0x1aed8a0_0 .alias "in0", 0 0, v0x1af2bd0_0;
v0x1aed940_0 .alias "in1", 0 0, v0x1af2d50_0;
v0x1aed9c0_0 .net "nand_in0ncom", 0 0, L_0x1bcf110; 1 drivers
v0x1aeda60_0 .net "nand_in1com", 0 0, L_0x1bcee60; 1 drivers
v0x1aedb00_0 .net "ncom", 0 0, L_0x1bcf050; 1 drivers
v0x1aedba0_0 .net "nor_wire", 0 0, L_0x1bcf310; 1 drivers
v0x1aedc40_0 .alias "result", 0 0, v0x1aeebc0_0;
v0x1aedcc0_0 .alias "sel0", 0 0, v0x1aee8e0_0;
S_0x1aecf00 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1aec660;
 .timescale -9 -12;
L_0x1bcf5e0/d .functor NAND 1, L_0x1bcf4b0, L_0x1bd0750, C4<1>, C4<1>;
L_0x1bcf5e0 .delay (20000,20000,20000) L_0x1bcf5e0/d;
L_0x1bcf750/d .functor NOT 1, L_0x1bcf5e0, C4<0>, C4<0>, C4<0>;
L_0x1bcf750 .delay (10000,10000,10000) L_0x1bcf750/d;
L_0x1bcf860/d .functor NOT 1, L_0x1bd0750, C4<0>, C4<0>, C4<0>;
L_0x1bcf860 .delay (10000,10000,10000) L_0x1bcf860/d;
L_0x1bcf920/d .functor NAND 1, L_0x1bced30, L_0x1bcf860, C4<1>, C4<1>;
L_0x1bcf920 .delay (20000,20000,20000) L_0x1bcf920/d;
L_0x1bcfa70/d .functor NOT 1, L_0x1bcf920, C4<0>, C4<0>, C4<0>;
L_0x1bcfa70 .delay (10000,10000,10000) L_0x1bcfa70/d;
L_0x1bcfb60/d .functor NOR 1, L_0x1bcfa70, L_0x1bcf750, C4<0>, C4<0>;
L_0x1bcfb60 .delay (20000,20000,20000) L_0x1bcfb60/d;
L_0x1bcfd00/d .functor NOT 1, L_0x1bcfb60, C4<0>, C4<0>, C4<0>;
L_0x1bcfd00 .delay (10000,10000,10000) L_0x1bcfd00/d;
v0x1aecff0_0 .net "and_in0ncom", 0 0, L_0x1bcfa70; 1 drivers
v0x1aed0b0_0 .net "and_in1com", 0 0, L_0x1bcf750; 1 drivers
v0x1aed150_0 .alias "in0", 0 0, v0x1aeeae0_0;
v0x1aed1f0_0 .alias "in1", 0 0, v0x1aeebc0_0;
v0x1aed270_0 .net "nand_in0ncom", 0 0, L_0x1bcf920; 1 drivers
v0x1aed310_0 .net "nand_in1com", 0 0, L_0x1bcf5e0; 1 drivers
v0x1aed3b0_0 .net "ncom", 0 0, L_0x1bcf860; 1 drivers
v0x1aed450_0 .net "nor_wire", 0 0, L_0x1bcfb60; 1 drivers
v0x1aed4f0_0 .alias "result", 0 0, v0x1aeec90_0;
v0x1aed570_0 .alias "sel0", 0 0, v0x1aee960_0;
S_0x1aec750 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1aec660;
 .timescale -9 -12;
L_0x1bcfe30/d .functor NAND 1, C4<0>, L_0x1b56c50, C4<1>, C4<1>;
L_0x1bcfe30 .delay (20000,20000,20000) L_0x1bcfe30/d;
L_0x1bcffb0/d .functor NOT 1, L_0x1bcfe30, C4<0>, C4<0>, C4<0>;
L_0x1bcffb0 .delay (10000,10000,10000) L_0x1bcffb0/d;
L_0x1bd00c0/d .functor NOT 1, L_0x1b56c50, C4<0>, C4<0>, C4<0>;
L_0x1bd00c0 .delay (10000,10000,10000) L_0x1bd00c0/d;
L_0x1bd0180/d .functor NAND 1, L_0x1bcfd00, L_0x1bd00c0, C4<1>, C4<1>;
L_0x1bd0180 .delay (20000,20000,20000) L_0x1bd0180/d;
L_0x1bd02d0/d .functor NOT 1, L_0x1bd0180, C4<0>, C4<0>, C4<0>;
L_0x1bd02d0 .delay (10000,10000,10000) L_0x1bd02d0/d;
L_0x1bd03c0/d .functor NOR 1, L_0x1bd02d0, L_0x1bcffb0, C4<0>, C4<0>;
L_0x1bd03c0 .delay (20000,20000,20000) L_0x1bd03c0/d;
L_0x1bd0560/d .functor NOT 1, L_0x1bd03c0, C4<0>, C4<0>, C4<0>;
L_0x1bd0560 .delay (10000,10000,10000) L_0x1bd0560/d;
v0x1aec840_0 .net "and_in0ncom", 0 0, L_0x1bd02d0; 1 drivers
v0x1aec8e0_0 .net "and_in1com", 0 0, L_0x1bcffb0; 1 drivers
v0x1aec980_0 .alias "in0", 0 0, v0x1aeec90_0;
v0x1aeca20_0 .alias "in1", 0 0, v0x1aee770_0;
v0x1aecaa0_0 .net "nand_in0ncom", 0 0, L_0x1bd0180; 1 drivers
v0x1aecb40_0 .net "nand_in1com", 0 0, L_0x1bcfe30; 1 drivers
v0x1aecc20_0 .net "ncom", 0 0, L_0x1bd00c0; 1 drivers
v0x1aeccc0_0 .net "nor_wire", 0 0, L_0x1bd03c0; 1 drivers
v0x1aecd60_0 .alias "result", 0 0, v0x1af2910_0;
v0x1aece00_0 .alias "sel0", 0 0, v0x1aeea30_0;
S_0x1aec040 .scope module, "xor_overflow" "xor_1bit" 2 115, 2 224, S_0x1a229f0;
 .timescale -9 -12;
L_0x1aee710/d .functor NAND 1, L_0x1b572b0, L_0x1bccaa0, C4<1>, C4<1>;
L_0x1aee710 .delay (20000,20000,20000) L_0x1aee710/d;
L_0x1bc5670/d .functor NOR 1, L_0x1b572b0, L_0x1bccaa0, C4<0>, C4<0>;
L_0x1bc5670 .delay (20000,20000,20000) L_0x1bc5670/d;
L_0x1b73f20/d .functor NOT 1, L_0x1bc5670, C4<0>, C4<0>, C4<0>;
L_0x1b73f20 .delay (10000,10000,10000) L_0x1b73f20/d;
L_0x1b74030/d .functor NAND 1, L_0x1b73f20, L_0x1aee710, C4<1>, C4<1>;
L_0x1b74030 .delay (20000,20000,20000) L_0x1b74030/d;
L_0x1b57160/d .functor NOT 1, L_0x1b74030, C4<0>, C4<0>, C4<0>;
L_0x1b57160 .delay (10000,10000,10000) L_0x1b57160/d;
v0x1aec130_0 .net "a", 0 0, L_0x1b572b0; 1 drivers
v0x1aec1f0_0 .alias "b", 0 0, v0x1afd7b0_0;
v0x1aec290_0 .net "nand_ab", 0 0, L_0x1aee710; 1 drivers
v0x1aec330_0 .net "nor_ab", 0 0, L_0x1bc5670; 1 drivers
v0x1aec3b0_0 .net "nxor_ab", 0 0, L_0x1b74030; 1 drivers
v0x1aec450_0 .net "or_ab", 0 0, L_0x1b73f20; 1 drivers
v0x1aec4f0_0 .alias "result", 0 0, v0x1afdea0_0;
S_0x1aeadc0 .scope module, "aluSub" "adder_1bit" 2 120, 2 167, S_0x1a229f0;
 .timescale -9 -12;
L_0x1bd28e0/d .functor NAND 1, L_0x1bd3050, L_0x1b57350, C4<1>, C4<1>;
L_0x1bd28e0 .delay (20000,20000,20000) L_0x1bd28e0/d;
L_0x1bd2a50/d .functor NOT 1, L_0x1bd28e0, C4<0>, C4<0>, C4<0>;
L_0x1bd2a50 .delay (10000,10000,10000) L_0x1bd2a50/d;
L_0x1bd2b10/d .functor NAND 1, L_0x1bd1890, L_0x1bd2220, C4<1>, C4<1>;
L_0x1bd2b10 .delay (20000,20000,20000) L_0x1bd2b10/d;
L_0x1bd2c60/d .functor NOT 1, L_0x1bd2b10, C4<0>, C4<0>, C4<0>;
L_0x1bd2c60 .delay (10000,10000,10000) L_0x1bd2c60/d;
L_0x1bd2d20/d .functor NOR 1, L_0x1bd2c60, L_0x1bd2a50, C4<0>, C4<0>;
L_0x1bd2d20 .delay (20000,20000,20000) L_0x1bd2d20/d;
L_0x1bd2e90/d .functor NOT 1, L_0x1bd2d20, C4<0>, C4<0>, C4<0>;
L_0x1bd2e90 .delay (10000,10000,10000) L_0x1bd2e90/d;
v0x1aeb950_0 .net "a", 0 0, L_0x1bd3050; 1 drivers
v0x1aeb9d0_0 .net "and_ab", 0 0, L_0x1bd2a50; 1 drivers
v0x1aeba50_0 .net "and_xor_ab_c", 0 0, L_0x1bd2c60; 1 drivers
v0x1aebaf0_0 .alias "b", 0 0, v0x1afbc20_0;
v0x1aebbd0_0 .net "carryin", 0 0, L_0x1bd1890; 1 drivers
v0x1aebc80_0 .alias "carryout", 0 0, v0x1afb9a0_0;
v0x1aebd40_0 .net "nand_ab", 0 0, L_0x1bd28e0; 1 drivers
v0x1aebdc0_0 .net "nand_xor_ab_c", 0 0, L_0x1bd2b10; 1 drivers
v0x1aebe40_0 .net "nco", 0 0, L_0x1bd2d20; 1 drivers
v0x1aebee0_0 .alias "sum", 0 0, v0x1afba20_0;
v0x1aebfc0_0 .net "xor_ab", 0 0, L_0x1bd2220; 1 drivers
S_0x1aeb400 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1aeadc0;
 .timescale -9 -12;
L_0x1b573d0/d .functor NAND 1, L_0x1bd3050, L_0x1b57350, C4<1>, C4<1>;
L_0x1b573d0 .delay (20000,20000,20000) L_0x1b573d0/d;
L_0x1bd1f50/d .functor NOR 1, L_0x1bd3050, L_0x1b57350, C4<0>, C4<0>;
L_0x1bd1f50 .delay (20000,20000,20000) L_0x1bd1f50/d;
L_0x1bd1ff0/d .functor NOT 1, L_0x1bd1f50, C4<0>, C4<0>, C4<0>;
L_0x1bd1ff0 .delay (10000,10000,10000) L_0x1bd1ff0/d;
L_0x1bd20e0/d .functor NAND 1, L_0x1bd1ff0, L_0x1b573d0, C4<1>, C4<1>;
L_0x1bd20e0 .delay (20000,20000,20000) L_0x1bd20e0/d;
L_0x1bd2220/d .functor NOT 1, L_0x1bd20e0, C4<0>, C4<0>, C4<0>;
L_0x1bd2220 .delay (10000,10000,10000) L_0x1bd2220/d;
v0x1aeb4f0_0 .alias "a", 0 0, v0x1aeb950_0;
v0x1aeb590_0 .alias "b", 0 0, v0x1afbc20_0;
v0x1aeb630_0 .net "nand_ab", 0 0, L_0x1b573d0; 1 drivers
v0x1aeb6d0_0 .net "nor_ab", 0 0, L_0x1bd1f50; 1 drivers
v0x1aeb750_0 .net "nxor_ab", 0 0, L_0x1bd20e0; 1 drivers
v0x1aeb7f0_0 .net "or_ab", 0 0, L_0x1bd1ff0; 1 drivers
v0x1aeb8d0_0 .alias "result", 0 0, v0x1aebfc0_0;
S_0x1aeaeb0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1aeadc0;
 .timescale -9 -12;
L_0x1bd2310/d .functor NAND 1, L_0x1bd2220, L_0x1bd1890, C4<1>, C4<1>;
L_0x1bd2310 .delay (20000,20000,20000) L_0x1bd2310/d;
L_0x1bd2460/d .functor NOR 1, L_0x1bd2220, L_0x1bd1890, C4<0>, C4<0>;
L_0x1bd2460 .delay (20000,20000,20000) L_0x1bd2460/d;
L_0x1bd2520/d .functor NOT 1, L_0x1bd2460, C4<0>, C4<0>, C4<0>;
L_0x1bd2520 .delay (10000,10000,10000) L_0x1bd2520/d;
L_0x1bd2630/d .functor NAND 1, L_0x1bd2520, L_0x1bd2310, C4<1>, C4<1>;
L_0x1bd2630 .delay (20000,20000,20000) L_0x1bd2630/d;
L_0x1bd2790/d .functor NOT 1, L_0x1bd2630, C4<0>, C4<0>, C4<0>;
L_0x1bd2790 .delay (10000,10000,10000) L_0x1bd2790/d;
v0x1aeafa0_0 .alias "a", 0 0, v0x1aebfc0_0;
v0x1aeb040_0 .alias "b", 0 0, v0x1aebbd0_0;
v0x1aeb0e0_0 .net "nand_ab", 0 0, L_0x1bd2310; 1 drivers
v0x1aeb180_0 .net "nor_ab", 0 0, L_0x1bd2460; 1 drivers
v0x1aeb200_0 .net "nxor_ab", 0 0, L_0x1bd2630; 1 drivers
v0x1aeb2a0_0 .net "or_ab", 0 0, L_0x1bd2520; 1 drivers
v0x1aeb380_0 .alias "result", 0 0, v0x1afba20_0;
S_0x1aea890 .scope module, "xor_slt" "xor_1bit" 2 124, 2 224, S_0x1a229f0;
 .timescale -9 -12;
L_0x1aebb70/d .functor NAND 1, L_0x1bd2790, L_0x1b57160, C4<1>, C4<1>;
L_0x1aebb70 .delay (20000,20000,20000) L_0x1aebb70/d;
L_0x1b741a0/d .functor NOR 1, L_0x1bd2790, L_0x1b57160, C4<0>, C4<0>;
L_0x1b741a0 .delay (20000,20000,20000) L_0x1b741a0/d;
L_0x1b74260/d .functor NOT 1, L_0x1b741a0, C4<0>, C4<0>, C4<0>;
L_0x1b74260 .delay (10000,10000,10000) L_0x1b74260/d;
L_0x1b743a0/d .functor NAND 1, L_0x1b74260, L_0x1aebb70, C4<1>, C4<1>;
L_0x1b743a0 .delay (20000,20000,20000) L_0x1b743a0/d;
L_0x1bd1930/d .functor NOT 1, L_0x1b743a0, C4<0>, C4<0>, C4<0>;
L_0x1bd1930 .delay (10000,10000,10000) L_0x1bd1930/d;
v0x1aea980_0 .alias "a", 0 0, v0x1afba20_0;
v0x1aeaa40_0 .alias "b", 0 0, v0x1afdea0_0;
v0x1aeaae0_0 .net "nand_ab", 0 0, L_0x1aebb70; 1 drivers
v0x1aeab80_0 .net "nor_ab", 0 0, L_0x1b741a0; 1 drivers
v0x1aeac00_0 .net "nxor_ab", 0 0, L_0x1b743a0; 1 drivers
v0x1aeaca0_0 .net "or_ab", 0 0, L_0x1b74260; 1 drivers
v0x1aead40_0 .alias "result", 0 0, v0x1afbba0_0;
S_0x1aea1c0 .scope module, "sltOut" "mux_1bit" 2 125, 3 2, S_0x1a229f0;
 .timescale -9 -12;
L_0x1bd1a00/d .functor NAND 1, L_0x1bd1930, L_0x1bd30f0, C4<1>, C4<1>;
L_0x1bd1a00 .delay (20000,20000,20000) L_0x1bd1a00/d;
L_0x1bd1b50/d .functor NOT 1, L_0x1bd1a00, C4<0>, C4<0>, C4<0>;
L_0x1bd1b50 .delay (10000,10000,10000) L_0x1bd1b50/d;
L_0x1bd1c40/d .functor NOT 1, L_0x1bd30f0, C4<0>, C4<0>, C4<0>;
L_0x1bd1c40 .delay (10000,10000,10000) L_0x1bd1c40/d;
L_0x1bd3e10/d .functor NAND 1, L_0x1bcac10, L_0x1bd1c40, C4<1>, C4<1>;
L_0x1bd3e10 .delay (20000,20000,20000) L_0x1bd3e10/d;
L_0x1bd3f00/d .functor NOT 1, L_0x1bd3e10, C4<0>, C4<0>, C4<0>;
L_0x1bd3f00 .delay (10000,10000,10000) L_0x1bd3f00/d;
L_0x1bd4020/d .functor NOR 1, L_0x1bd3f00, L_0x1bd1b50, C4<0>, C4<0>;
L_0x1bd4020 .delay (20000,20000,20000) L_0x1bd4020/d;
L_0x1bd41a0/d .functor NOT 1, L_0x1bd4020, C4<0>, C4<0>, C4<0>;
L_0x1bd41a0 .delay (10000,10000,10000) L_0x1bd41a0/d;
v0x1aea2b0_0 .net "and_in0ncom", 0 0, L_0x1bd3f00; 1 drivers
v0x1aea330_0 .net "and_in1com", 0 0, L_0x1bd1b50; 1 drivers
v0x1aea3b0_0 .alias "in0", 0 0, v0x1afb7d0_0;
v0x1aea450_0 .alias "in1", 0 0, v0x1afbba0_0;
v0x1aea4d0_0 .net "nand_in0ncom", 0 0, L_0x1bd3e10; 1 drivers
v0x1aea570_0 .net "nand_in1com", 0 0, L_0x1bd1a00; 1 drivers
v0x1aea610_0 .net "ncom", 0 0, L_0x1bd1c40; 1 drivers
v0x1aea6b0_0 .net "nor_wire", 0 0, L_0x1bd4020; 1 drivers
v0x1aea750_0 .net "result", 0 0, L_0x1bd41a0; 1 drivers
v0x1aea7f0_0 .net "sel0", 0 0, L_0x1bd30f0; 1 drivers
S_0x1ae3840 .scope generate, "ALU32[1]" "ALU32[1]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1ae2238 .param/l "i" 2 105, +C4<01>;
S_0x1ae3970 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1ae3840;
 .timescale -9 -12;
L_0x1b18520/d .functor NOT 1, L_0x1b1e010, C4<0>, C4<0>, C4<0>;
L_0x1b18520 .delay (10000,10000,10000) L_0x1b18520/d;
v0x1ae96c0_0 .net "carryin", 0 0, L_0x1b1e0b0; 1 drivers
v0x1ae9760_0 .net "carryout", 0 0, L_0x1b19d70; 1 drivers
v0x1ae97e0_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1ae9860_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1ae98e0_0 .net "notB", 0 0, L_0x1b18520; 1 drivers
v0x1ae9960_0 .net "operandA", 0 0, L_0x1b1dee0; 1 drivers
v0x1ae99e0_0 .net "operandB", 0 0, L_0x1b1e010; 1 drivers
v0x1ae9af0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ae9b70_0 .net "result", 0 0, L_0x1b1d860; 1 drivers
v0x1ae9c40_0 .net "trueB", 0 0, L_0x1b18bf0; 1 drivers
v0x1ae9d20_0 .net "wAddSub", 0 0, L_0x1b196d0; 1 drivers
v0x1ae9e30_0 .net "wNandAnd", 0 0, L_0x1b1ae30; 1 drivers
v0x1ae9fb0_0 .net "wNorOr", 0 0, L_0x1b1b870; 1 drivers
v0x1aea0c0_0 .net "wXor", 0 0, L_0x1b1a3d0; 1 drivers
L_0x1b1d990 .part v0x1af9c80_0, 0, 1;
L_0x1b1da50 .part v0x1af9c80_0, 1, 1;
L_0x1b1db80 .part v0x1af9c80_0, 2, 1;
S_0x1ae8ef0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1ae3970;
 .timescale -9 -12;
L_0x1b18660/d .functor NAND 1, L_0x1b18520, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b18660 .delay (20000,20000,20000) L_0x1b18660/d;
L_0x1b18700/d .functor NOT 1, L_0x1b18660, C4<0>, C4<0>, C4<0>;
L_0x1b18700 .delay (10000,10000,10000) L_0x1b18700/d;
L_0x1b187f0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b187f0 .delay (10000,10000,10000) L_0x1b187f0/d;
L_0x1b18890/d .functor NAND 1, L_0x1b1e010, L_0x1b187f0, C4<1>, C4<1>;
L_0x1b18890 .delay (20000,20000,20000) L_0x1b18890/d;
L_0x1b18980/d .functor NOT 1, L_0x1b18890, C4<0>, C4<0>, C4<0>;
L_0x1b18980 .delay (10000,10000,10000) L_0x1b18980/d;
L_0x1b18a70/d .functor NOR 1, L_0x1b18980, L_0x1b18700, C4<0>, C4<0>;
L_0x1b18a70 .delay (20000,20000,20000) L_0x1b18a70/d;
L_0x1b18bf0/d .functor NOT 1, L_0x1b18a70, C4<0>, C4<0>, C4<0>;
L_0x1b18bf0 .delay (10000,10000,10000) L_0x1b18bf0/d;
v0x1ae8fe0_0 .net "and_in0ncom", 0 0, L_0x1b18980; 1 drivers
v0x1ae90a0_0 .net "and_in1com", 0 0, L_0x1b18700; 1 drivers
v0x1ae9140_0 .alias "in0", 0 0, v0x1ae99e0_0;
v0x1ae91c0_0 .alias "in1", 0 0, v0x1ae98e0_0;
v0x1ae9240_0 .net "nand_in0ncom", 0 0, L_0x1b18890; 1 drivers
v0x1ae92e0_0 .net "nand_in1com", 0 0, L_0x1b18660; 1 drivers
v0x1ae9380_0 .net "ncom", 0 0, L_0x1b187f0; 1 drivers
v0x1ae9420_0 .net "nor_wire", 0 0, L_0x1b18a70; 1 drivers
v0x1ae9510_0 .alias "result", 0 0, v0x1ae9c40_0;
v0x1ae95e0_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1ae7c00 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1ae3970;
 .timescale -9 -12;
L_0x1b197e0/d .functor NAND 1, L_0x1b1dee0, L_0x1b18bf0, C4<1>, C4<1>;
L_0x1b197e0 .delay (20000,20000,20000) L_0x1b197e0/d;
L_0x1b19970/d .functor NOT 1, L_0x1b197e0, C4<0>, C4<0>, C4<0>;
L_0x1b19970 .delay (10000,10000,10000) L_0x1b19970/d;
L_0x1b19a60/d .functor NAND 1, L_0x1b1e0b0, L_0x1b19130, C4<1>, C4<1>;
L_0x1b19a60 .delay (20000,20000,20000) L_0x1b19a60/d;
L_0x1b19b20/d .functor NOT 1, L_0x1b19a60, C4<0>, C4<0>, C4<0>;
L_0x1b19b20 .delay (10000,10000,10000) L_0x1b19b20/d;
L_0x1b19c30/d .functor NOR 1, L_0x1b19b20, L_0x1b19970, C4<0>, C4<0>;
L_0x1b19c30 .delay (20000,20000,20000) L_0x1b19c30/d;
L_0x1b19d70/d .functor NOT 1, L_0x1b19c30, C4<0>, C4<0>, C4<0>;
L_0x1b19d70 .delay (10000,10000,10000) L_0x1b19d70/d;
v0x1ae87e0_0 .alias "a", 0 0, v0x1ae9960_0;
v0x1ae88f0_0 .net "and_ab", 0 0, L_0x1b19970; 1 drivers
v0x1ae8990_0 .net "and_xor_ab_c", 0 0, L_0x1b19b20; 1 drivers
v0x1ae8a30_0 .alias "b", 0 0, v0x1ae9c40_0;
v0x1ae8ab0_0 .alias "carryin", 0 0, v0x1ae96c0_0;
v0x1ae8b30_0 .alias "carryout", 0 0, v0x1ae9760_0;
v0x1ae8bf0_0 .net "nand_ab", 0 0, L_0x1b197e0; 1 drivers
v0x1ae8c70_0 .net "nand_xor_ab_c", 0 0, L_0x1b19a60; 1 drivers
v0x1ae8cf0_0 .net "nco", 0 0, L_0x1b19c30; 1 drivers
v0x1ae8d90_0 .alias "sum", 0 0, v0x1ae9d20_0;
v0x1ae8e70_0 .net "xor_ab", 0 0, L_0x1b19130; 1 drivers
S_0x1ae8290 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1ae7c00;
 .timescale -9 -12;
L_0x1b18d20/d .functor NAND 1, L_0x1b1dee0, L_0x1b18bf0, C4<1>, C4<1>;
L_0x1b18d20 .delay (20000,20000,20000) L_0x1b18d20/d;
L_0x1b18e00/d .functor NOR 1, L_0x1b1dee0, L_0x1b18bf0, C4<0>, C4<0>;
L_0x1b18e00 .delay (20000,20000,20000) L_0x1b18e00/d;
L_0x1b18ec0/d .functor NOT 1, L_0x1b18e00, C4<0>, C4<0>, C4<0>;
L_0x1b18ec0 .delay (10000,10000,10000) L_0x1b18ec0/d;
L_0x1b18fd0/d .functor NAND 1, L_0x1b18ec0, L_0x1b18d20, C4<1>, C4<1>;
L_0x1b18fd0 .delay (20000,20000,20000) L_0x1b18fd0/d;
L_0x1b19130/d .functor NOT 1, L_0x1b18fd0, C4<0>, C4<0>, C4<0>;
L_0x1b19130 .delay (10000,10000,10000) L_0x1b19130/d;
v0x1ae8380_0 .alias "a", 0 0, v0x1ae9960_0;
v0x1ae8420_0 .alias "b", 0 0, v0x1ae9c40_0;
v0x1ae84c0_0 .net "nand_ab", 0 0, L_0x1b18d20; 1 drivers
v0x1ae8560_0 .net "nor_ab", 0 0, L_0x1b18e00; 1 drivers
v0x1ae85e0_0 .net "nxor_ab", 0 0, L_0x1b18fd0; 1 drivers
v0x1ae8680_0 .net "or_ab", 0 0, L_0x1b18ec0; 1 drivers
v0x1ae8760_0 .alias "result", 0 0, v0x1ae8e70_0;
S_0x1ae7cf0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1ae7c00;
 .timescale -9 -12;
L_0x1b19240/d .functor NAND 1, L_0x1b19130, L_0x1b1e0b0, C4<1>, C4<1>;
L_0x1b19240 .delay (20000,20000,20000) L_0x1b19240/d;
L_0x1b193b0/d .functor NOR 1, L_0x1b19130, L_0x1b1e0b0, C4<0>, C4<0>;
L_0x1b193b0 .delay (20000,20000,20000) L_0x1b193b0/d;
L_0x1b19500/d .functor NOT 1, L_0x1b193b0, C4<0>, C4<0>, C4<0>;
L_0x1b19500 .delay (10000,10000,10000) L_0x1b19500/d;
L_0x1b195c0/d .functor NAND 1, L_0x1b19500, L_0x1b19240, C4<1>, C4<1>;
L_0x1b195c0 .delay (20000,20000,20000) L_0x1b195c0/d;
L_0x1b196d0/d .functor NOT 1, L_0x1b195c0, C4<0>, C4<0>, C4<0>;
L_0x1b196d0 .delay (10000,10000,10000) L_0x1b196d0/d;
v0x1ae7de0_0 .alias "a", 0 0, v0x1ae8e70_0;
v0x1ae7e80_0 .alias "b", 0 0, v0x1ae96c0_0;
v0x1ae7f20_0 .net "nand_ab", 0 0, L_0x1b19240; 1 drivers
v0x1ae7fc0_0 .net "nor_ab", 0 0, L_0x1b193b0; 1 drivers
v0x1ae8040_0 .net "nxor_ab", 0 0, L_0x1b195c0; 1 drivers
v0x1ae80e0_0 .net "or_ab", 0 0, L_0x1b19500; 1 drivers
v0x1ae81c0_0 .alias "result", 0 0, v0x1ae9d20_0;
S_0x1ae76b0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1ae3970;
 .timescale -9 -12;
L_0x1b19f30/d .functor NAND 1, L_0x1b1dee0, L_0x1b1e010, C4<1>, C4<1>;
L_0x1b19f30 .delay (20000,20000,20000) L_0x1b19f30/d;
L_0x1b1a010/d .functor NOR 1, L_0x1b1dee0, L_0x1b1e010, C4<0>, C4<0>;
L_0x1b1a010 .delay (20000,20000,20000) L_0x1b1a010/d;
L_0x1b1a1a0/d .functor NOT 1, L_0x1b1a010, C4<0>, C4<0>, C4<0>;
L_0x1b1a1a0 .delay (10000,10000,10000) L_0x1b1a1a0/d;
L_0x1b1a290/d .functor NAND 1, L_0x1b1a1a0, L_0x1b19f30, C4<1>, C4<1>;
L_0x1b1a290 .delay (20000,20000,20000) L_0x1b1a290/d;
L_0x1b1a3d0/d .functor NOT 1, L_0x1b1a290, C4<0>, C4<0>, C4<0>;
L_0x1b1a3d0 .delay (10000,10000,10000) L_0x1b1a3d0/d;
v0x1ae77a0_0 .alias "a", 0 0, v0x1ae9960_0;
v0x1ae7820_0 .alias "b", 0 0, v0x1ae99e0_0;
v0x1ae78f0_0 .net "nand_ab", 0 0, L_0x1b19f30; 1 drivers
v0x1ae7970_0 .net "nor_ab", 0 0, L_0x1b1a010; 1 drivers
v0x1ae79f0_0 .net "nxor_ab", 0 0, L_0x1b1a290; 1 drivers
v0x1ae7a70_0 .net "or_ab", 0 0, L_0x1b1a1a0; 1 drivers
v0x1ae7b30_0 .alias "result", 0 0, v0x1aea0c0_0;
S_0x1ae6ac0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1ae3970;
 .timescale -9 -12;
L_0x1b1a520/d .functor NAND 1, L_0x1b1dee0, L_0x1b1e010, C4<1>, C4<1>;
L_0x1b1a520 .delay (20000,20000,20000) L_0x1b1a520/d;
L_0x1b1a670/d .functor NOT 1, L_0x1b1a520, C4<0>, C4<0>, C4<0>;
L_0x1b1a670 .delay (10000,10000,10000) L_0x1b1a670/d;
v0x1ae7330_0 .alias "a", 0 0, v0x1ae9960_0;
v0x1ae73d0_0 .net "and_ab", 0 0, L_0x1b1a670; 1 drivers
v0x1ae7450_0 .alias "b", 0 0, v0x1ae99e0_0;
v0x1ae74d0_0 .net "nand_ab", 0 0, L_0x1b1a520; 1 drivers
v0x1ae75b0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ae7630_0 .alias "result", 0 0, v0x1ae9e30_0;
S_0x1ae6bb0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1ae6ac0;
 .timescale -9 -12;
L_0x1b1a7a0/d .functor NAND 1, L_0x1b1a670, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b1a7a0 .delay (20000,20000,20000) L_0x1b1a7a0/d;
L_0x1b1a880/d .functor NOT 1, L_0x1b1a7a0, C4<0>, C4<0>, C4<0>;
L_0x1b1a880 .delay (10000,10000,10000) L_0x1b1a880/d;
L_0x1b1a990/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b1a990 .delay (10000,10000,10000) L_0x1b1a990/d;
L_0x1b1aa50/d .functor NAND 1, L_0x1b1a520, L_0x1b1a990, C4<1>, C4<1>;
L_0x1b1aa50 .delay (20000,20000,20000) L_0x1b1aa50/d;
L_0x1b1aba0/d .functor NOT 1, L_0x1b1aa50, C4<0>, C4<0>, C4<0>;
L_0x1b1aba0 .delay (10000,10000,10000) L_0x1b1aba0/d;
L_0x1b1ac90/d .functor NOR 1, L_0x1b1aba0, L_0x1b1a880, C4<0>, C4<0>;
L_0x1b1ac90 .delay (20000,20000,20000) L_0x1b1ac90/d;
L_0x1b1ae30/d .functor NOT 1, L_0x1b1ac90, C4<0>, C4<0>, C4<0>;
L_0x1b1ae30 .delay (10000,10000,10000) L_0x1b1ae30/d;
v0x1ae6ca0_0 .net "and_in0ncom", 0 0, L_0x1b1aba0; 1 drivers
v0x1ae6d20_0 .net "and_in1com", 0 0, L_0x1b1a880; 1 drivers
v0x1ae6da0_0 .alias "in0", 0 0, v0x1ae74d0_0;
v0x1ae6e40_0 .alias "in1", 0 0, v0x1ae73d0_0;
v0x1ae6ec0_0 .net "nand_in0ncom", 0 0, L_0x1b1aa50; 1 drivers
v0x1ae6f60_0 .net "nand_in1com", 0 0, L_0x1b1a7a0; 1 drivers
v0x1ae7040_0 .net "ncom", 0 0, L_0x1b1a990; 1 drivers
v0x1ae70e0_0 .net "nor_wire", 0 0, L_0x1b1ac90; 1 drivers
v0x1ae7180_0 .alias "result", 0 0, v0x1ae9e30_0;
v0x1ae7250_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1ae6020 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1ae3970;
 .timescale -9 -12;
L_0x1b1af60/d .functor NOR 1, L_0x1b1dee0, L_0x1b1e010, C4<0>, C4<0>;
L_0x1b1af60 .delay (20000,20000,20000) L_0x1b1af60/d;
L_0x1b1b0b0/d .functor NOT 1, L_0x1b1af60, C4<0>, C4<0>, C4<0>;
L_0x1b1b0b0 .delay (10000,10000,10000) L_0x1b1b0b0/d;
v0x1ae67a0_0 .alias "a", 0 0, v0x1ae9960_0;
v0x1ae6820_0 .alias "b", 0 0, v0x1ae99e0_0;
v0x1ae68c0_0 .net "nor_ab", 0 0, L_0x1b1af60; 1 drivers
v0x1ae6940_0 .net "or_ab", 0 0, L_0x1b1b0b0; 1 drivers
v0x1ae69c0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ae6a40_0 .alias "result", 0 0, v0x1ae9fb0_0;
S_0x1ae6110 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1ae6020;
 .timescale -9 -12;
L_0x1b1b1e0/d .functor NAND 1, L_0x1b1b0b0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b1b1e0 .delay (20000,20000,20000) L_0x1b1b1e0/d;
L_0x1b1b2c0/d .functor NOT 1, L_0x1b1b1e0, C4<0>, C4<0>, C4<0>;
L_0x1b1b2c0 .delay (10000,10000,10000) L_0x1b1b2c0/d;
L_0x1b1b3d0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b1b3d0 .delay (10000,10000,10000) L_0x1b1b3d0/d;
L_0x1b1b490/d .functor NAND 1, L_0x1b1af60, L_0x1b1b3d0, C4<1>, C4<1>;
L_0x1b1b490 .delay (20000,20000,20000) L_0x1b1b490/d;
L_0x1b1b5e0/d .functor NOT 1, L_0x1b1b490, C4<0>, C4<0>, C4<0>;
L_0x1b1b5e0 .delay (10000,10000,10000) L_0x1b1b5e0/d;
L_0x1b1b6d0/d .functor NOR 1, L_0x1b1b5e0, L_0x1b1b2c0, C4<0>, C4<0>;
L_0x1b1b6d0 .delay (20000,20000,20000) L_0x1b1b6d0/d;
L_0x1b1b870/d .functor NOT 1, L_0x1b1b6d0, C4<0>, C4<0>, C4<0>;
L_0x1b1b870 .delay (10000,10000,10000) L_0x1b1b870/d;
v0x1ae6200_0 .net "and_in0ncom", 0 0, L_0x1b1b5e0; 1 drivers
v0x1ae6280_0 .net "and_in1com", 0 0, L_0x1b1b2c0; 1 drivers
v0x1ae6300_0 .alias "in0", 0 0, v0x1ae68c0_0;
v0x1ae6380_0 .alias "in1", 0 0, v0x1ae6940_0;
v0x1ae6400_0 .net "nand_in0ncom", 0 0, L_0x1b1b490; 1 drivers
v0x1ae6480_0 .net "nand_in1com", 0 0, L_0x1b1b1e0; 1 drivers
v0x1ae6500_0 .net "ncom", 0 0, L_0x1b1b3d0; 1 drivers
v0x1ae6580_0 .net "nor_wire", 0 0, L_0x1b1b6d0; 1 drivers
v0x1ae6650_0 .alias "result", 0 0, v0x1ae9fb0_0;
v0x1ae6720_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1ae3a60 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1ae3970;
 .timescale -9 -12;
v0x1ae5870_0 .alias "in0", 0 0, v0x1ae9d20_0;
v0x1ae5920_0 .alias "in1", 0 0, v0x1aea0c0_0;
v0x1ae59d0_0 .alias "in2", 0 0, v0x1ae9e30_0;
v0x1ae5a80_0 .alias "in3", 0 0, v0x1ae9fb0_0;
v0x1ae5b60_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ae5c10_0 .alias "result", 0 0, v0x1ae9b70_0;
v0x1ae5c90_0 .net "sel0", 0 0, L_0x1b1d990; 1 drivers
v0x1ae5d10_0 .net "sel1", 0 0, L_0x1b1da50; 1 drivers
v0x1ae5d90_0 .net "sel2", 0 0, L_0x1b1db80; 1 drivers
v0x1ae5e40_0 .net "w0", 0 0, L_0x1b1c030; 1 drivers
v0x1ae5f20_0 .net "w1", 0 0, L_0x1b1c7b0; 1 drivers
v0x1ae5fa0_0 .net "w2", 0 0, L_0x1b1d000; 1 drivers
S_0x1ae5120 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1ae3a60;
 .timescale -9 -12;
L_0x1b1b9a0/d .functor NAND 1, L_0x1b1a3d0, L_0x1b1d990, C4<1>, C4<1>;
L_0x1b1b9a0 .delay (20000,20000,20000) L_0x1b1b9a0/d;
L_0x1b1ba80/d .functor NOT 1, L_0x1b1b9a0, C4<0>, C4<0>, C4<0>;
L_0x1b1ba80 .delay (10000,10000,10000) L_0x1b1ba80/d;
L_0x1b1bb90/d .functor NOT 1, L_0x1b1d990, C4<0>, C4<0>, C4<0>;
L_0x1b1bb90 .delay (10000,10000,10000) L_0x1b1bb90/d;
L_0x1b1bce0/d .functor NAND 1, L_0x1b196d0, L_0x1b1bb90, C4<1>, C4<1>;
L_0x1b1bce0 .delay (20000,20000,20000) L_0x1b1bce0/d;
L_0x1b1bda0/d .functor NOT 1, L_0x1b1bce0, C4<0>, C4<0>, C4<0>;
L_0x1b1bda0 .delay (10000,10000,10000) L_0x1b1bda0/d;
L_0x1b1be90/d .functor NOR 1, L_0x1b1bda0, L_0x1b1ba80, C4<0>, C4<0>;
L_0x1b1be90 .delay (20000,20000,20000) L_0x1b1be90/d;
L_0x1b1c030/d .functor NOT 1, L_0x1b1be90, C4<0>, C4<0>, C4<0>;
L_0x1b1c030 .delay (10000,10000,10000) L_0x1b1c030/d;
v0x1ae5210_0 .net "and_in0ncom", 0 0, L_0x1b1bda0; 1 drivers
v0x1ae52d0_0 .net "and_in1com", 0 0, L_0x1b1ba80; 1 drivers
v0x1ae5370_0 .alias "in0", 0 0, v0x1ae9d20_0;
v0x1ae5410_0 .alias "in1", 0 0, v0x1aea0c0_0;
v0x1ae5490_0 .net "nand_in0ncom", 0 0, L_0x1b1bce0; 1 drivers
v0x1ae5530_0 .net "nand_in1com", 0 0, L_0x1b1b9a0; 1 drivers
v0x1ae55d0_0 .net "ncom", 0 0, L_0x1b1bb90; 1 drivers
v0x1ae5670_0 .net "nor_wire", 0 0, L_0x1b1be90; 1 drivers
v0x1ae5710_0 .alias "result", 0 0, v0x1ae5e40_0;
v0x1ae5790_0 .alias "sel0", 0 0, v0x1ae5c90_0;
S_0x1ae49d0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1ae3a60;
 .timescale -9 -12;
L_0x1b1c160/d .functor NAND 1, L_0x1b1b870, L_0x1b1d990, C4<1>, C4<1>;
L_0x1b1c160 .delay (20000,20000,20000) L_0x1b1c160/d;
L_0x1b1c240/d .functor NOT 1, L_0x1b1c160, C4<0>, C4<0>, C4<0>;
L_0x1b1c240 .delay (10000,10000,10000) L_0x1b1c240/d;
L_0x1b1c350/d .functor NOT 1, L_0x1b1d990, C4<0>, C4<0>, C4<0>;
L_0x1b1c350 .delay (10000,10000,10000) L_0x1b1c350/d;
L_0x1b1c410/d .functor NAND 1, L_0x1b1ae30, L_0x1b1c350, C4<1>, C4<1>;
L_0x1b1c410 .delay (20000,20000,20000) L_0x1b1c410/d;
L_0x1b1c520/d .functor NOT 1, L_0x1b1c410, C4<0>, C4<0>, C4<0>;
L_0x1b1c520 .delay (10000,10000,10000) L_0x1b1c520/d;
L_0x1b1c610/d .functor NOR 1, L_0x1b1c520, L_0x1b1c240, C4<0>, C4<0>;
L_0x1b1c610 .delay (20000,20000,20000) L_0x1b1c610/d;
L_0x1b1c7b0/d .functor NOT 1, L_0x1b1c610, C4<0>, C4<0>, C4<0>;
L_0x1b1c7b0 .delay (10000,10000,10000) L_0x1b1c7b0/d;
v0x1ae4ac0_0 .net "and_in0ncom", 0 0, L_0x1b1c520; 1 drivers
v0x1ae4b80_0 .net "and_in1com", 0 0, L_0x1b1c240; 1 drivers
v0x1ae4c20_0 .alias "in0", 0 0, v0x1ae9e30_0;
v0x1ae4cc0_0 .alias "in1", 0 0, v0x1ae9fb0_0;
v0x1ae4d40_0 .net "nand_in0ncom", 0 0, L_0x1b1c410; 1 drivers
v0x1ae4de0_0 .net "nand_in1com", 0 0, L_0x1b1c160; 1 drivers
v0x1ae4e80_0 .net "ncom", 0 0, L_0x1b1c350; 1 drivers
v0x1ae4f20_0 .net "nor_wire", 0 0, L_0x1b1c610; 1 drivers
v0x1ae4fc0_0 .alias "result", 0 0, v0x1ae5f20_0;
v0x1ae5040_0 .alias "sel0", 0 0, v0x1ae5c90_0;
S_0x1ae4280 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1ae3a60;
 .timescale -9 -12;
L_0x1b1c8e0/d .functor NAND 1, L_0x1b1c7b0, L_0x1b1da50, C4<1>, C4<1>;
L_0x1b1c8e0 .delay (20000,20000,20000) L_0x1b1c8e0/d;
L_0x1b1ca50/d .functor NOT 1, L_0x1b1c8e0, C4<0>, C4<0>, C4<0>;
L_0x1b1ca50 .delay (10000,10000,10000) L_0x1b1ca50/d;
L_0x1b1cb60/d .functor NOT 1, L_0x1b1da50, C4<0>, C4<0>, C4<0>;
L_0x1b1cb60 .delay (10000,10000,10000) L_0x1b1cb60/d;
L_0x1b1cc20/d .functor NAND 1, L_0x1b1c030, L_0x1b1cb60, C4<1>, C4<1>;
L_0x1b1cc20 .delay (20000,20000,20000) L_0x1b1cc20/d;
L_0x1b1cd70/d .functor NOT 1, L_0x1b1cc20, C4<0>, C4<0>, C4<0>;
L_0x1b1cd70 .delay (10000,10000,10000) L_0x1b1cd70/d;
L_0x1b1ce60/d .functor NOR 1, L_0x1b1cd70, L_0x1b1ca50, C4<0>, C4<0>;
L_0x1b1ce60 .delay (20000,20000,20000) L_0x1b1ce60/d;
L_0x1b1d000/d .functor NOT 1, L_0x1b1ce60, C4<0>, C4<0>, C4<0>;
L_0x1b1d000 .delay (10000,10000,10000) L_0x1b1d000/d;
v0x1ae4370_0 .net "and_in0ncom", 0 0, L_0x1b1cd70; 1 drivers
v0x1ae4430_0 .net "and_in1com", 0 0, L_0x1b1ca50; 1 drivers
v0x1ae44d0_0 .alias "in0", 0 0, v0x1ae5e40_0;
v0x1ae4570_0 .alias "in1", 0 0, v0x1ae5f20_0;
v0x1ae45f0_0 .net "nand_in0ncom", 0 0, L_0x1b1cc20; 1 drivers
v0x1ae4690_0 .net "nand_in1com", 0 0, L_0x1b1c8e0; 1 drivers
v0x1ae4730_0 .net "ncom", 0 0, L_0x1b1cb60; 1 drivers
v0x1ae47d0_0 .net "nor_wire", 0 0, L_0x1b1ce60; 1 drivers
v0x1ae4870_0 .alias "result", 0 0, v0x1ae5fa0_0;
v0x1ae48f0_0 .alias "sel0", 0 0, v0x1ae5d10_0;
S_0x1ae3b50 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1ae3a60;
 .timescale -9 -12;
L_0x1b1d130/d .functor NAND 1, C4<0>, L_0x1b1db80, C4<1>, C4<1>;
L_0x1b1d130 .delay (20000,20000,20000) L_0x1b1d130/d;
L_0x1b1d2b0/d .functor NOT 1, L_0x1b1d130, C4<0>, C4<0>, C4<0>;
L_0x1b1d2b0 .delay (10000,10000,10000) L_0x1b1d2b0/d;
L_0x1b1d3c0/d .functor NOT 1, L_0x1b1db80, C4<0>, C4<0>, C4<0>;
L_0x1b1d3c0 .delay (10000,10000,10000) L_0x1b1d3c0/d;
L_0x1b1d480/d .functor NAND 1, L_0x1b1d000, L_0x1b1d3c0, C4<1>, C4<1>;
L_0x1b1d480 .delay (20000,20000,20000) L_0x1b1d480/d;
L_0x1b1d5d0/d .functor NOT 1, L_0x1b1d480, C4<0>, C4<0>, C4<0>;
L_0x1b1d5d0 .delay (10000,10000,10000) L_0x1b1d5d0/d;
L_0x1b1d6c0/d .functor NOR 1, L_0x1b1d5d0, L_0x1b1d2b0, C4<0>, C4<0>;
L_0x1b1d6c0 .delay (20000,20000,20000) L_0x1b1d6c0/d;
L_0x1b1d860/d .functor NOT 1, L_0x1b1d6c0, C4<0>, C4<0>, C4<0>;
L_0x1b1d860 .delay (10000,10000,10000) L_0x1b1d860/d;
v0x1ae3c40_0 .net "and_in0ncom", 0 0, L_0x1b1d5d0; 1 drivers
v0x1ae3cc0_0 .net "and_in1com", 0 0, L_0x1b1d2b0; 1 drivers
v0x1ae3d60_0 .alias "in0", 0 0, v0x1ae5fa0_0;
v0x1ae3e00_0 .alias "in1", 0 0, v0x1ae5b60_0;
v0x1ae3e80_0 .net "nand_in0ncom", 0 0, L_0x1b1d480; 1 drivers
v0x1ae3f20_0 .net "nand_in1com", 0 0, L_0x1b1d130; 1 drivers
v0x1ae4000_0 .net "ncom", 0 0, L_0x1b1d3c0; 1 drivers
v0x1ae40a0_0 .net "nor_wire", 0 0, L_0x1b1d6c0; 1 drivers
v0x1ae4140_0 .alias "result", 0 0, v0x1ae9b70_0;
v0x1ae41e0_0 .alias "sel0", 0 0, v0x1ae5d90_0;
S_0x1adcec0 .scope generate, "ALU32[2]" "ALU32[2]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1adb8b8 .param/l "i" 2 105, +C4<010>;
S_0x1adcff0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1adcec0;
 .timescale -9 -12;
L_0x1b1e150/d .functor NOT 1, L_0x1b23b50, C4<0>, C4<0>, C4<0>;
L_0x1b1e150 .delay (10000,10000,10000) L_0x1b1e150/d;
v0x1ae2d40_0 .net "carryin", 0 0, L_0x1b23bf0; 1 drivers
v0x1ae2de0_0 .net "carryout", 0 0, L_0x1b1f960; 1 drivers
v0x1ae2e60_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1ae2ee0_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1ae2f60_0 .net "notB", 0 0, L_0x1b1e150; 1 drivers
v0x1ae2fe0_0 .net "operandA", 0 0, L_0x1b23ab0; 1 drivers
v0x1ae3060_0 .net "operandB", 0 0, L_0x1b23b50; 1 drivers
v0x1ae3170_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ae31f0_0 .net "result", 0 0, L_0x1b23450; 1 drivers
v0x1ae32c0_0 .net "trueB", 0 0, L_0x1b1e7a0; 1 drivers
v0x1ae33a0_0 .net "wAddSub", 0 0, L_0x1b1f2c0; 1 drivers
v0x1ae34b0_0 .net "wNandAnd", 0 0, L_0x1b20a20; 1 drivers
v0x1ae3630_0 .net "wNorOr", 0 0, L_0x1b21460; 1 drivers
v0x1ae3740_0 .net "wXor", 0 0, L_0x1b1ffc0; 1 drivers
L_0x1b23580 .part v0x1af9c80_0, 0, 1;
L_0x1b23640 .part v0x1af9c80_0, 1, 1;
L_0x1b23770 .part v0x1af9c80_0, 2, 1;
S_0x1ae2570 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1adcff0;
 .timescale -9 -12;
L_0x1b1e1f0/d .functor NAND 1, L_0x1b1e150, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b1e1f0 .delay (20000,20000,20000) L_0x1b1e1f0/d;
L_0x1b1e2d0/d .functor NOT 1, L_0x1b1e1f0, C4<0>, C4<0>, C4<0>;
L_0x1b1e2d0 .delay (10000,10000,10000) L_0x1b1e2d0/d;
L_0x1b1e390/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b1e390 .delay (10000,10000,10000) L_0x1b1e390/d;
L_0x1b1e450/d .functor NAND 1, L_0x1b23b50, L_0x1b1e390, C4<1>, C4<1>;
L_0x1b1e450 .delay (20000,20000,20000) L_0x1b1e450/d;
L_0x1b1e510/d .functor NOT 1, L_0x1b1e450, C4<0>, C4<0>, C4<0>;
L_0x1b1e510 .delay (10000,10000,10000) L_0x1b1e510/d;
L_0x1b1e600/d .functor NOR 1, L_0x1b1e510, L_0x1b1e2d0, C4<0>, C4<0>;
L_0x1b1e600 .delay (20000,20000,20000) L_0x1b1e600/d;
L_0x1b1e7a0/d .functor NOT 1, L_0x1b1e600, C4<0>, C4<0>, C4<0>;
L_0x1b1e7a0 .delay (10000,10000,10000) L_0x1b1e7a0/d;
v0x1ae2660_0 .net "and_in0ncom", 0 0, L_0x1b1e510; 1 drivers
v0x1ae2720_0 .net "and_in1com", 0 0, L_0x1b1e2d0; 1 drivers
v0x1ae27c0_0 .alias "in0", 0 0, v0x1ae3060_0;
v0x1ae2840_0 .alias "in1", 0 0, v0x1ae2f60_0;
v0x1ae28c0_0 .net "nand_in0ncom", 0 0, L_0x1b1e450; 1 drivers
v0x1ae2960_0 .net "nand_in1com", 0 0, L_0x1b1e1f0; 1 drivers
v0x1ae2a00_0 .net "ncom", 0 0, L_0x1b1e390; 1 drivers
v0x1ae2aa0_0 .net "nor_wire", 0 0, L_0x1b1e600; 1 drivers
v0x1ae2b90_0 .alias "result", 0 0, v0x1ae32c0_0;
v0x1ae2c60_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1ae1280 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1adcff0;
 .timescale -9 -12;
L_0x1b1f3d0/d .functor NAND 1, L_0x1b23ab0, L_0x1b1e7a0, C4<1>, C4<1>;
L_0x1b1f3d0 .delay (20000,20000,20000) L_0x1b1f3d0/d;
L_0x1b1f560/d .functor NOT 1, L_0x1b1f3d0, C4<0>, C4<0>, C4<0>;
L_0x1b1f560 .delay (10000,10000,10000) L_0x1b1f560/d;
L_0x1b1f650/d .functor NAND 1, L_0x1b23bf0, L_0x1b1ed20, C4<1>, C4<1>;
L_0x1b1f650 .delay (20000,20000,20000) L_0x1b1f650/d;
L_0x1b1f710/d .functor NOT 1, L_0x1b1f650, C4<0>, C4<0>, C4<0>;
L_0x1b1f710 .delay (10000,10000,10000) L_0x1b1f710/d;
L_0x1b1f820/d .functor NOR 1, L_0x1b1f710, L_0x1b1f560, C4<0>, C4<0>;
L_0x1b1f820 .delay (20000,20000,20000) L_0x1b1f820/d;
L_0x1b1f960/d .functor NOT 1, L_0x1b1f820, C4<0>, C4<0>, C4<0>;
L_0x1b1f960 .delay (10000,10000,10000) L_0x1b1f960/d;
v0x1ae1e60_0 .alias "a", 0 0, v0x1ae2fe0_0;
v0x1ae1f70_0 .net "and_ab", 0 0, L_0x1b1f560; 1 drivers
v0x1ae2010_0 .net "and_xor_ab_c", 0 0, L_0x1b1f710; 1 drivers
v0x1ae20b0_0 .alias "b", 0 0, v0x1ae32c0_0;
v0x1ae2130_0 .alias "carryin", 0 0, v0x1ae2d40_0;
v0x1ae21b0_0 .alias "carryout", 0 0, v0x1ae2de0_0;
v0x1ae2270_0 .net "nand_ab", 0 0, L_0x1b1f3d0; 1 drivers
v0x1ae22f0_0 .net "nand_xor_ab_c", 0 0, L_0x1b1f650; 1 drivers
v0x1ae2370_0 .net "nco", 0 0, L_0x1b1f820; 1 drivers
v0x1ae2410_0 .alias "sum", 0 0, v0x1ae33a0_0;
v0x1ae24f0_0 .net "xor_ab", 0 0, L_0x1b1ed20; 1 drivers
S_0x1ae1910 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1ae1280;
 .timescale -9 -12;
L_0x1b1e910/d .functor NAND 1, L_0x1b23ab0, L_0x1b1e7a0, C4<1>, C4<1>;
L_0x1b1e910 .delay (20000,20000,20000) L_0x1b1e910/d;
L_0x1b1e9f0/d .functor NOR 1, L_0x1b23ab0, L_0x1b1e7a0, C4<0>, C4<0>;
L_0x1b1e9f0 .delay (20000,20000,20000) L_0x1b1e9f0/d;
L_0x1b1eab0/d .functor NOT 1, L_0x1b1e9f0, C4<0>, C4<0>, C4<0>;
L_0x1b1eab0 .delay (10000,10000,10000) L_0x1b1eab0/d;
L_0x1b1ebc0/d .functor NAND 1, L_0x1b1eab0, L_0x1b1e910, C4<1>, C4<1>;
L_0x1b1ebc0 .delay (20000,20000,20000) L_0x1b1ebc0/d;
L_0x1b1ed20/d .functor NOT 1, L_0x1b1ebc0, C4<0>, C4<0>, C4<0>;
L_0x1b1ed20 .delay (10000,10000,10000) L_0x1b1ed20/d;
v0x1ae1a00_0 .alias "a", 0 0, v0x1ae2fe0_0;
v0x1ae1aa0_0 .alias "b", 0 0, v0x1ae32c0_0;
v0x1ae1b40_0 .net "nand_ab", 0 0, L_0x1b1e910; 1 drivers
v0x1ae1be0_0 .net "nor_ab", 0 0, L_0x1b1e9f0; 1 drivers
v0x1ae1c60_0 .net "nxor_ab", 0 0, L_0x1b1ebc0; 1 drivers
v0x1ae1d00_0 .net "or_ab", 0 0, L_0x1b1eab0; 1 drivers
v0x1ae1de0_0 .alias "result", 0 0, v0x1ae24f0_0;
S_0x1ae1370 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1ae1280;
 .timescale -9 -12;
L_0x1b1ee30/d .functor NAND 1, L_0x1b1ed20, L_0x1b23bf0, C4<1>, C4<1>;
L_0x1b1ee30 .delay (20000,20000,20000) L_0x1b1ee30/d;
L_0x1b1efa0/d .functor NOR 1, L_0x1b1ed20, L_0x1b23bf0, C4<0>, C4<0>;
L_0x1b1efa0 .delay (20000,20000,20000) L_0x1b1efa0/d;
L_0x1b1f0f0/d .functor NOT 1, L_0x1b1efa0, C4<0>, C4<0>, C4<0>;
L_0x1b1f0f0 .delay (10000,10000,10000) L_0x1b1f0f0/d;
L_0x1b1f1b0/d .functor NAND 1, L_0x1b1f0f0, L_0x1b1ee30, C4<1>, C4<1>;
L_0x1b1f1b0 .delay (20000,20000,20000) L_0x1b1f1b0/d;
L_0x1b1f2c0/d .functor NOT 1, L_0x1b1f1b0, C4<0>, C4<0>, C4<0>;
L_0x1b1f2c0 .delay (10000,10000,10000) L_0x1b1f2c0/d;
v0x1ae1460_0 .alias "a", 0 0, v0x1ae24f0_0;
v0x1ae1500_0 .alias "b", 0 0, v0x1ae2d40_0;
v0x1ae15a0_0 .net "nand_ab", 0 0, L_0x1b1ee30; 1 drivers
v0x1ae1640_0 .net "nor_ab", 0 0, L_0x1b1efa0; 1 drivers
v0x1ae16c0_0 .net "nxor_ab", 0 0, L_0x1b1f1b0; 1 drivers
v0x1ae1760_0 .net "or_ab", 0 0, L_0x1b1f0f0; 1 drivers
v0x1ae1840_0 .alias "result", 0 0, v0x1ae33a0_0;
S_0x1ae0d30 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1adcff0;
 .timescale -9 -12;
L_0x1b1fb20/d .functor NAND 1, L_0x1b23ab0, L_0x1b23b50, C4<1>, C4<1>;
L_0x1b1fb20 .delay (20000,20000,20000) L_0x1b1fb20/d;
L_0x1b1fc00/d .functor NOR 1, L_0x1b23ab0, L_0x1b23b50, C4<0>, C4<0>;
L_0x1b1fc00 .delay (20000,20000,20000) L_0x1b1fc00/d;
L_0x1b1fd90/d .functor NOT 1, L_0x1b1fc00, C4<0>, C4<0>, C4<0>;
L_0x1b1fd90 .delay (10000,10000,10000) L_0x1b1fd90/d;
L_0x1b1fe80/d .functor NAND 1, L_0x1b1fd90, L_0x1b1fb20, C4<1>, C4<1>;
L_0x1b1fe80 .delay (20000,20000,20000) L_0x1b1fe80/d;
L_0x1b1ffc0/d .functor NOT 1, L_0x1b1fe80, C4<0>, C4<0>, C4<0>;
L_0x1b1ffc0 .delay (10000,10000,10000) L_0x1b1ffc0/d;
v0x1ae0e20_0 .alias "a", 0 0, v0x1ae2fe0_0;
v0x1ae0ea0_0 .alias "b", 0 0, v0x1ae3060_0;
v0x1ae0f70_0 .net "nand_ab", 0 0, L_0x1b1fb20; 1 drivers
v0x1ae0ff0_0 .net "nor_ab", 0 0, L_0x1b1fc00; 1 drivers
v0x1ae1070_0 .net "nxor_ab", 0 0, L_0x1b1fe80; 1 drivers
v0x1ae10f0_0 .net "or_ab", 0 0, L_0x1b1fd90; 1 drivers
v0x1ae11b0_0 .alias "result", 0 0, v0x1ae3740_0;
S_0x1ae0140 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1adcff0;
 .timescale -9 -12;
L_0x1b20110/d .functor NAND 1, L_0x1b23ab0, L_0x1b23b50, C4<1>, C4<1>;
L_0x1b20110 .delay (20000,20000,20000) L_0x1b20110/d;
L_0x1b20260/d .functor NOT 1, L_0x1b20110, C4<0>, C4<0>, C4<0>;
L_0x1b20260 .delay (10000,10000,10000) L_0x1b20260/d;
v0x1ae09b0_0 .alias "a", 0 0, v0x1ae2fe0_0;
v0x1ae0a50_0 .net "and_ab", 0 0, L_0x1b20260; 1 drivers
v0x1ae0ad0_0 .alias "b", 0 0, v0x1ae3060_0;
v0x1ae0b50_0 .net "nand_ab", 0 0, L_0x1b20110; 1 drivers
v0x1ae0c30_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ae0cb0_0 .alias "result", 0 0, v0x1ae34b0_0;
S_0x1ae0230 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1ae0140;
 .timescale -9 -12;
L_0x1b20390/d .functor NAND 1, L_0x1b20260, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b20390 .delay (20000,20000,20000) L_0x1b20390/d;
L_0x1b20470/d .functor NOT 1, L_0x1b20390, C4<0>, C4<0>, C4<0>;
L_0x1b20470 .delay (10000,10000,10000) L_0x1b20470/d;
L_0x1b20580/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b20580 .delay (10000,10000,10000) L_0x1b20580/d;
L_0x1b20640/d .functor NAND 1, L_0x1b20110, L_0x1b20580, C4<1>, C4<1>;
L_0x1b20640 .delay (20000,20000,20000) L_0x1b20640/d;
L_0x1b20790/d .functor NOT 1, L_0x1b20640, C4<0>, C4<0>, C4<0>;
L_0x1b20790 .delay (10000,10000,10000) L_0x1b20790/d;
L_0x1b20880/d .functor NOR 1, L_0x1b20790, L_0x1b20470, C4<0>, C4<0>;
L_0x1b20880 .delay (20000,20000,20000) L_0x1b20880/d;
L_0x1b20a20/d .functor NOT 1, L_0x1b20880, C4<0>, C4<0>, C4<0>;
L_0x1b20a20 .delay (10000,10000,10000) L_0x1b20a20/d;
v0x1ae0320_0 .net "and_in0ncom", 0 0, L_0x1b20790; 1 drivers
v0x1ae03a0_0 .net "and_in1com", 0 0, L_0x1b20470; 1 drivers
v0x1ae0420_0 .alias "in0", 0 0, v0x1ae0b50_0;
v0x1ae04c0_0 .alias "in1", 0 0, v0x1ae0a50_0;
v0x1ae0540_0 .net "nand_in0ncom", 0 0, L_0x1b20640; 1 drivers
v0x1ae05e0_0 .net "nand_in1com", 0 0, L_0x1b20390; 1 drivers
v0x1ae06c0_0 .net "ncom", 0 0, L_0x1b20580; 1 drivers
v0x1ae0760_0 .net "nor_wire", 0 0, L_0x1b20880; 1 drivers
v0x1ae0800_0 .alias "result", 0 0, v0x1ae34b0_0;
v0x1ae08d0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1adf6a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1adcff0;
 .timescale -9 -12;
L_0x1b20b50/d .functor NOR 1, L_0x1b23ab0, L_0x1b23b50, C4<0>, C4<0>;
L_0x1b20b50 .delay (20000,20000,20000) L_0x1b20b50/d;
L_0x1b20ca0/d .functor NOT 1, L_0x1b20b50, C4<0>, C4<0>, C4<0>;
L_0x1b20ca0 .delay (10000,10000,10000) L_0x1b20ca0/d;
v0x1adfe20_0 .alias "a", 0 0, v0x1ae2fe0_0;
v0x1adfea0_0 .alias "b", 0 0, v0x1ae3060_0;
v0x1adff40_0 .net "nor_ab", 0 0, L_0x1b20b50; 1 drivers
v0x1adffc0_0 .net "or_ab", 0 0, L_0x1b20ca0; 1 drivers
v0x1ae0040_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ae00c0_0 .alias "result", 0 0, v0x1ae3630_0;
S_0x1adf790 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1adf6a0;
 .timescale -9 -12;
L_0x1b20dd0/d .functor NAND 1, L_0x1b20ca0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b20dd0 .delay (20000,20000,20000) L_0x1b20dd0/d;
L_0x1b20eb0/d .functor NOT 1, L_0x1b20dd0, C4<0>, C4<0>, C4<0>;
L_0x1b20eb0 .delay (10000,10000,10000) L_0x1b20eb0/d;
L_0x1b20fc0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b20fc0 .delay (10000,10000,10000) L_0x1b20fc0/d;
L_0x1b21080/d .functor NAND 1, L_0x1b20b50, L_0x1b20fc0, C4<1>, C4<1>;
L_0x1b21080 .delay (20000,20000,20000) L_0x1b21080/d;
L_0x1b211d0/d .functor NOT 1, L_0x1b21080, C4<0>, C4<0>, C4<0>;
L_0x1b211d0 .delay (10000,10000,10000) L_0x1b211d0/d;
L_0x1b212c0/d .functor NOR 1, L_0x1b211d0, L_0x1b20eb0, C4<0>, C4<0>;
L_0x1b212c0 .delay (20000,20000,20000) L_0x1b212c0/d;
L_0x1b21460/d .functor NOT 1, L_0x1b212c0, C4<0>, C4<0>, C4<0>;
L_0x1b21460 .delay (10000,10000,10000) L_0x1b21460/d;
v0x1adf880_0 .net "and_in0ncom", 0 0, L_0x1b211d0; 1 drivers
v0x1adf900_0 .net "and_in1com", 0 0, L_0x1b20eb0; 1 drivers
v0x1adf980_0 .alias "in0", 0 0, v0x1adff40_0;
v0x1adfa00_0 .alias "in1", 0 0, v0x1adffc0_0;
v0x1adfa80_0 .net "nand_in0ncom", 0 0, L_0x1b21080; 1 drivers
v0x1adfb00_0 .net "nand_in1com", 0 0, L_0x1b20dd0; 1 drivers
v0x1adfb80_0 .net "ncom", 0 0, L_0x1b20fc0; 1 drivers
v0x1adfc00_0 .net "nor_wire", 0 0, L_0x1b212c0; 1 drivers
v0x1adfcd0_0 .alias "result", 0 0, v0x1ae3630_0;
v0x1adfda0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1add0e0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1adcff0;
 .timescale -9 -12;
v0x1adeef0_0 .alias "in0", 0 0, v0x1ae33a0_0;
v0x1adefa0_0 .alias "in1", 0 0, v0x1ae3740_0;
v0x1adf050_0 .alias "in2", 0 0, v0x1ae34b0_0;
v0x1adf100_0 .alias "in3", 0 0, v0x1ae3630_0;
v0x1adf1e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1adf290_0 .alias "result", 0 0, v0x1ae31f0_0;
v0x1adf310_0 .net "sel0", 0 0, L_0x1b23580; 1 drivers
v0x1adf390_0 .net "sel1", 0 0, L_0x1b23640; 1 drivers
v0x1adf410_0 .net "sel2", 0 0, L_0x1b23770; 1 drivers
v0x1adf4c0_0 .net "w0", 0 0, L_0x1b21c20; 1 drivers
v0x1adf5a0_0 .net "w1", 0 0, L_0x1b223a0; 1 drivers
v0x1adf620_0 .net "w2", 0 0, L_0x1b22bf0; 1 drivers
S_0x1ade7a0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1add0e0;
 .timescale -9 -12;
L_0x1b21590/d .functor NAND 1, L_0x1b1ffc0, L_0x1b23580, C4<1>, C4<1>;
L_0x1b21590 .delay (20000,20000,20000) L_0x1b21590/d;
L_0x1b21670/d .functor NOT 1, L_0x1b21590, C4<0>, C4<0>, C4<0>;
L_0x1b21670 .delay (10000,10000,10000) L_0x1b21670/d;
L_0x1b21780/d .functor NOT 1, L_0x1b23580, C4<0>, C4<0>, C4<0>;
L_0x1b21780 .delay (10000,10000,10000) L_0x1b21780/d;
L_0x1b218d0/d .functor NAND 1, L_0x1b1f2c0, L_0x1b21780, C4<1>, C4<1>;
L_0x1b218d0 .delay (20000,20000,20000) L_0x1b218d0/d;
L_0x1b21990/d .functor NOT 1, L_0x1b218d0, C4<0>, C4<0>, C4<0>;
L_0x1b21990 .delay (10000,10000,10000) L_0x1b21990/d;
L_0x1b21a80/d .functor NOR 1, L_0x1b21990, L_0x1b21670, C4<0>, C4<0>;
L_0x1b21a80 .delay (20000,20000,20000) L_0x1b21a80/d;
L_0x1b21c20/d .functor NOT 1, L_0x1b21a80, C4<0>, C4<0>, C4<0>;
L_0x1b21c20 .delay (10000,10000,10000) L_0x1b21c20/d;
v0x1ade890_0 .net "and_in0ncom", 0 0, L_0x1b21990; 1 drivers
v0x1ade950_0 .net "and_in1com", 0 0, L_0x1b21670; 1 drivers
v0x1ade9f0_0 .alias "in0", 0 0, v0x1ae33a0_0;
v0x1adea90_0 .alias "in1", 0 0, v0x1ae3740_0;
v0x1adeb10_0 .net "nand_in0ncom", 0 0, L_0x1b218d0; 1 drivers
v0x1adebb0_0 .net "nand_in1com", 0 0, L_0x1b21590; 1 drivers
v0x1adec50_0 .net "ncom", 0 0, L_0x1b21780; 1 drivers
v0x1adecf0_0 .net "nor_wire", 0 0, L_0x1b21a80; 1 drivers
v0x1aded90_0 .alias "result", 0 0, v0x1adf4c0_0;
v0x1adee10_0 .alias "sel0", 0 0, v0x1adf310_0;
S_0x1ade050 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1add0e0;
 .timescale -9 -12;
L_0x1b21d50/d .functor NAND 1, L_0x1b21460, L_0x1b23580, C4<1>, C4<1>;
L_0x1b21d50 .delay (20000,20000,20000) L_0x1b21d50/d;
L_0x1b21e30/d .functor NOT 1, L_0x1b21d50, C4<0>, C4<0>, C4<0>;
L_0x1b21e30 .delay (10000,10000,10000) L_0x1b21e30/d;
L_0x1b21f40/d .functor NOT 1, L_0x1b23580, C4<0>, C4<0>, C4<0>;
L_0x1b21f40 .delay (10000,10000,10000) L_0x1b21f40/d;
L_0x1b22000/d .functor NAND 1, L_0x1b20a20, L_0x1b21f40, C4<1>, C4<1>;
L_0x1b22000 .delay (20000,20000,20000) L_0x1b22000/d;
L_0x1b22110/d .functor NOT 1, L_0x1b22000, C4<0>, C4<0>, C4<0>;
L_0x1b22110 .delay (10000,10000,10000) L_0x1b22110/d;
L_0x1b22200/d .functor NOR 1, L_0x1b22110, L_0x1b21e30, C4<0>, C4<0>;
L_0x1b22200 .delay (20000,20000,20000) L_0x1b22200/d;
L_0x1b223a0/d .functor NOT 1, L_0x1b22200, C4<0>, C4<0>, C4<0>;
L_0x1b223a0 .delay (10000,10000,10000) L_0x1b223a0/d;
v0x1ade140_0 .net "and_in0ncom", 0 0, L_0x1b22110; 1 drivers
v0x1ade200_0 .net "and_in1com", 0 0, L_0x1b21e30; 1 drivers
v0x1ade2a0_0 .alias "in0", 0 0, v0x1ae34b0_0;
v0x1ade340_0 .alias "in1", 0 0, v0x1ae3630_0;
v0x1ade3c0_0 .net "nand_in0ncom", 0 0, L_0x1b22000; 1 drivers
v0x1ade460_0 .net "nand_in1com", 0 0, L_0x1b21d50; 1 drivers
v0x1ade500_0 .net "ncom", 0 0, L_0x1b21f40; 1 drivers
v0x1ade5a0_0 .net "nor_wire", 0 0, L_0x1b22200; 1 drivers
v0x1ade640_0 .alias "result", 0 0, v0x1adf5a0_0;
v0x1ade6c0_0 .alias "sel0", 0 0, v0x1adf310_0;
S_0x1add900 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1add0e0;
 .timescale -9 -12;
L_0x1b224d0/d .functor NAND 1, L_0x1b223a0, L_0x1b23640, C4<1>, C4<1>;
L_0x1b224d0 .delay (20000,20000,20000) L_0x1b224d0/d;
L_0x1b22640/d .functor NOT 1, L_0x1b224d0, C4<0>, C4<0>, C4<0>;
L_0x1b22640 .delay (10000,10000,10000) L_0x1b22640/d;
L_0x1b22750/d .functor NOT 1, L_0x1b23640, C4<0>, C4<0>, C4<0>;
L_0x1b22750 .delay (10000,10000,10000) L_0x1b22750/d;
L_0x1b22810/d .functor NAND 1, L_0x1b21c20, L_0x1b22750, C4<1>, C4<1>;
L_0x1b22810 .delay (20000,20000,20000) L_0x1b22810/d;
L_0x1b22960/d .functor NOT 1, L_0x1b22810, C4<0>, C4<0>, C4<0>;
L_0x1b22960 .delay (10000,10000,10000) L_0x1b22960/d;
L_0x1b22a50/d .functor NOR 1, L_0x1b22960, L_0x1b22640, C4<0>, C4<0>;
L_0x1b22a50 .delay (20000,20000,20000) L_0x1b22a50/d;
L_0x1b22bf0/d .functor NOT 1, L_0x1b22a50, C4<0>, C4<0>, C4<0>;
L_0x1b22bf0 .delay (10000,10000,10000) L_0x1b22bf0/d;
v0x1add9f0_0 .net "and_in0ncom", 0 0, L_0x1b22960; 1 drivers
v0x1addab0_0 .net "and_in1com", 0 0, L_0x1b22640; 1 drivers
v0x1addb50_0 .alias "in0", 0 0, v0x1adf4c0_0;
v0x1addbf0_0 .alias "in1", 0 0, v0x1adf5a0_0;
v0x1addc70_0 .net "nand_in0ncom", 0 0, L_0x1b22810; 1 drivers
v0x1addd10_0 .net "nand_in1com", 0 0, L_0x1b224d0; 1 drivers
v0x1adddb0_0 .net "ncom", 0 0, L_0x1b22750; 1 drivers
v0x1adde50_0 .net "nor_wire", 0 0, L_0x1b22a50; 1 drivers
v0x1addef0_0 .alias "result", 0 0, v0x1adf620_0;
v0x1addf70_0 .alias "sel0", 0 0, v0x1adf390_0;
S_0x1add1d0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1add0e0;
 .timescale -9 -12;
L_0x1b22d20/d .functor NAND 1, C4<0>, L_0x1b23770, C4<1>, C4<1>;
L_0x1b22d20 .delay (20000,20000,20000) L_0x1b22d20/d;
L_0x1b22ea0/d .functor NOT 1, L_0x1b22d20, C4<0>, C4<0>, C4<0>;
L_0x1b22ea0 .delay (10000,10000,10000) L_0x1b22ea0/d;
L_0x1b22fb0/d .functor NOT 1, L_0x1b23770, C4<0>, C4<0>, C4<0>;
L_0x1b22fb0 .delay (10000,10000,10000) L_0x1b22fb0/d;
L_0x1b23070/d .functor NAND 1, L_0x1b22bf0, L_0x1b22fb0, C4<1>, C4<1>;
L_0x1b23070 .delay (20000,20000,20000) L_0x1b23070/d;
L_0x1b231c0/d .functor NOT 1, L_0x1b23070, C4<0>, C4<0>, C4<0>;
L_0x1b231c0 .delay (10000,10000,10000) L_0x1b231c0/d;
L_0x1b232b0/d .functor NOR 1, L_0x1b231c0, L_0x1b22ea0, C4<0>, C4<0>;
L_0x1b232b0 .delay (20000,20000,20000) L_0x1b232b0/d;
L_0x1b23450/d .functor NOT 1, L_0x1b232b0, C4<0>, C4<0>, C4<0>;
L_0x1b23450 .delay (10000,10000,10000) L_0x1b23450/d;
v0x1add2c0_0 .net "and_in0ncom", 0 0, L_0x1b231c0; 1 drivers
v0x1add340_0 .net "and_in1com", 0 0, L_0x1b22ea0; 1 drivers
v0x1add3e0_0 .alias "in0", 0 0, v0x1adf620_0;
v0x1add480_0 .alias "in1", 0 0, v0x1adf1e0_0;
v0x1add500_0 .net "nand_in0ncom", 0 0, L_0x1b23070; 1 drivers
v0x1add5a0_0 .net "nand_in1com", 0 0, L_0x1b22d20; 1 drivers
v0x1add680_0 .net "ncom", 0 0, L_0x1b22fb0; 1 drivers
v0x1add720_0 .net "nor_wire", 0 0, L_0x1b232b0; 1 drivers
v0x1add7c0_0 .alias "result", 0 0, v0x1ae31f0_0;
v0x1add860_0 .alias "sel0", 0 0, v0x1adf410_0;
S_0x1ad6540 .scope generate, "ALU32[3]" "ALU32[3]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1ad4f38 .param/l "i" 2 105, +C4<011>;
S_0x1ad6670 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1ad6540;
 .timescale -9 -12;
L_0x1b23d80/d .functor NOT 1, L_0x1b297f0, C4<0>, C4<0>, C4<0>;
L_0x1b23d80 .delay (10000,10000,10000) L_0x1b23d80/d;
v0x1adc3c0_0 .net "carryin", 0 0, L_0x1b29890; 1 drivers
v0x1adc460_0 .net "carryout", 0 0, L_0x1b25600; 1 drivers
v0x1adc4e0_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1adc560_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1adc5e0_0 .net "notB", 0 0, L_0x1b23d80; 1 drivers
v0x1adc660_0 .net "operandA", 0 0, L_0x1b29750; 1 drivers
v0x1adc6e0_0 .net "operandB", 0 0, L_0x1b297f0; 1 drivers
v0x1adc7f0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1adc870_0 .net "result", 0 0, L_0x1b290f0; 1 drivers
v0x1adc940_0 .net "trueB", 0 0, L_0x1b24440; 1 drivers
v0x1adca20_0 .net "wAddSub", 0 0, L_0x1b24f60; 1 drivers
v0x1adcb30_0 .net "wNandAnd", 0 0, L_0x1b266c0; 1 drivers
v0x1adccb0_0 .net "wNorOr", 0 0, L_0x1b27100; 1 drivers
v0x1adcdc0_0 .net "wXor", 0 0, L_0x1b25c60; 1 drivers
L_0x1b29220 .part v0x1af9c80_0, 0, 1;
L_0x1b292e0 .part v0x1af9c80_0, 1, 1;
L_0x1b29410 .part v0x1af9c80_0, 2, 1;
S_0x1adbbf0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1ad6670;
 .timescale -9 -12;
L_0x1b23e40/d .functor NAND 1, L_0x1b23d80, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b23e40 .delay (20000,20000,20000) L_0x1b23e40/d;
L_0x1b23f20/d .functor NOT 1, L_0x1b23e40, C4<0>, C4<0>, C4<0>;
L_0x1b23f20 .delay (10000,10000,10000) L_0x1b23f20/d;
L_0x1b23fe0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b23fe0 .delay (10000,10000,10000) L_0x1b23fe0/d;
L_0x1b240a0/d .functor NAND 1, L_0x1b297f0, L_0x1b23fe0, C4<1>, C4<1>;
L_0x1b240a0 .delay (20000,20000,20000) L_0x1b240a0/d;
L_0x1b241b0/d .functor NOT 1, L_0x1b240a0, C4<0>, C4<0>, C4<0>;
L_0x1b241b0 .delay (10000,10000,10000) L_0x1b241b0/d;
L_0x1b242a0/d .functor NOR 1, L_0x1b241b0, L_0x1b23f20, C4<0>, C4<0>;
L_0x1b242a0 .delay (20000,20000,20000) L_0x1b242a0/d;
L_0x1b24440/d .functor NOT 1, L_0x1b242a0, C4<0>, C4<0>, C4<0>;
L_0x1b24440 .delay (10000,10000,10000) L_0x1b24440/d;
v0x1adbce0_0 .net "and_in0ncom", 0 0, L_0x1b241b0; 1 drivers
v0x1adbda0_0 .net "and_in1com", 0 0, L_0x1b23f20; 1 drivers
v0x1adbe40_0 .alias "in0", 0 0, v0x1adc6e0_0;
v0x1adbec0_0 .alias "in1", 0 0, v0x1adc5e0_0;
v0x1adbf40_0 .net "nand_in0ncom", 0 0, L_0x1b240a0; 1 drivers
v0x1adbfe0_0 .net "nand_in1com", 0 0, L_0x1b23e40; 1 drivers
v0x1adc080_0 .net "ncom", 0 0, L_0x1b23fe0; 1 drivers
v0x1adc120_0 .net "nor_wire", 0 0, L_0x1b242a0; 1 drivers
v0x1adc210_0 .alias "result", 0 0, v0x1adc940_0;
v0x1adc2e0_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1ada900 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1ad6670;
 .timescale -9 -12;
L_0x1b25070/d .functor NAND 1, L_0x1b29750, L_0x1b24440, C4<1>, C4<1>;
L_0x1b25070 .delay (20000,20000,20000) L_0x1b25070/d;
L_0x1b25200/d .functor NOT 1, L_0x1b25070, C4<0>, C4<0>, C4<0>;
L_0x1b25200 .delay (10000,10000,10000) L_0x1b25200/d;
L_0x1b252f0/d .functor NAND 1, L_0x1b29890, L_0x1b249c0, C4<1>, C4<1>;
L_0x1b252f0 .delay (20000,20000,20000) L_0x1b252f0/d;
L_0x1b253b0/d .functor NOT 1, L_0x1b252f0, C4<0>, C4<0>, C4<0>;
L_0x1b253b0 .delay (10000,10000,10000) L_0x1b253b0/d;
L_0x1b254c0/d .functor NOR 1, L_0x1b253b0, L_0x1b25200, C4<0>, C4<0>;
L_0x1b254c0 .delay (20000,20000,20000) L_0x1b254c0/d;
L_0x1b25600/d .functor NOT 1, L_0x1b254c0, C4<0>, C4<0>, C4<0>;
L_0x1b25600 .delay (10000,10000,10000) L_0x1b25600/d;
v0x1adb4e0_0 .alias "a", 0 0, v0x1adc660_0;
v0x1adb5f0_0 .net "and_ab", 0 0, L_0x1b25200; 1 drivers
v0x1adb690_0 .net "and_xor_ab_c", 0 0, L_0x1b253b0; 1 drivers
v0x1adb730_0 .alias "b", 0 0, v0x1adc940_0;
v0x1adb7b0_0 .alias "carryin", 0 0, v0x1adc3c0_0;
v0x1adb830_0 .alias "carryout", 0 0, v0x1adc460_0;
v0x1adb8f0_0 .net "nand_ab", 0 0, L_0x1b25070; 1 drivers
v0x1adb970_0 .net "nand_xor_ab_c", 0 0, L_0x1b252f0; 1 drivers
v0x1adb9f0_0 .net "nco", 0 0, L_0x1b254c0; 1 drivers
v0x1adba90_0 .alias "sum", 0 0, v0x1adca20_0;
v0x1adbb70_0 .net "xor_ab", 0 0, L_0x1b249c0; 1 drivers
S_0x1adaf90 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1ada900;
 .timescale -9 -12;
L_0x1b245b0/d .functor NAND 1, L_0x1b29750, L_0x1b24440, C4<1>, C4<1>;
L_0x1b245b0 .delay (20000,20000,20000) L_0x1b245b0/d;
L_0x1b24690/d .functor NOR 1, L_0x1b29750, L_0x1b24440, C4<0>, C4<0>;
L_0x1b24690 .delay (20000,20000,20000) L_0x1b24690/d;
L_0x1b24750/d .functor NOT 1, L_0x1b24690, C4<0>, C4<0>, C4<0>;
L_0x1b24750 .delay (10000,10000,10000) L_0x1b24750/d;
L_0x1b24860/d .functor NAND 1, L_0x1b24750, L_0x1b245b0, C4<1>, C4<1>;
L_0x1b24860 .delay (20000,20000,20000) L_0x1b24860/d;
L_0x1b249c0/d .functor NOT 1, L_0x1b24860, C4<0>, C4<0>, C4<0>;
L_0x1b249c0 .delay (10000,10000,10000) L_0x1b249c0/d;
v0x1adb080_0 .alias "a", 0 0, v0x1adc660_0;
v0x1adb120_0 .alias "b", 0 0, v0x1adc940_0;
v0x1adb1c0_0 .net "nand_ab", 0 0, L_0x1b245b0; 1 drivers
v0x1adb260_0 .net "nor_ab", 0 0, L_0x1b24690; 1 drivers
v0x1adb2e0_0 .net "nxor_ab", 0 0, L_0x1b24860; 1 drivers
v0x1adb380_0 .net "or_ab", 0 0, L_0x1b24750; 1 drivers
v0x1adb460_0 .alias "result", 0 0, v0x1adbb70_0;
S_0x1ada9f0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1ada900;
 .timescale -9 -12;
L_0x1b24ad0/d .functor NAND 1, L_0x1b249c0, L_0x1b29890, C4<1>, C4<1>;
L_0x1b24ad0 .delay (20000,20000,20000) L_0x1b24ad0/d;
L_0x1b24c40/d .functor NOR 1, L_0x1b249c0, L_0x1b29890, C4<0>, C4<0>;
L_0x1b24c40 .delay (20000,20000,20000) L_0x1b24c40/d;
L_0x1b24d90/d .functor NOT 1, L_0x1b24c40, C4<0>, C4<0>, C4<0>;
L_0x1b24d90 .delay (10000,10000,10000) L_0x1b24d90/d;
L_0x1b24e50/d .functor NAND 1, L_0x1b24d90, L_0x1b24ad0, C4<1>, C4<1>;
L_0x1b24e50 .delay (20000,20000,20000) L_0x1b24e50/d;
L_0x1b24f60/d .functor NOT 1, L_0x1b24e50, C4<0>, C4<0>, C4<0>;
L_0x1b24f60 .delay (10000,10000,10000) L_0x1b24f60/d;
v0x1adaae0_0 .alias "a", 0 0, v0x1adbb70_0;
v0x1adab80_0 .alias "b", 0 0, v0x1adc3c0_0;
v0x1adac20_0 .net "nand_ab", 0 0, L_0x1b24ad0; 1 drivers
v0x1adacc0_0 .net "nor_ab", 0 0, L_0x1b24c40; 1 drivers
v0x1adad40_0 .net "nxor_ab", 0 0, L_0x1b24e50; 1 drivers
v0x1adade0_0 .net "or_ab", 0 0, L_0x1b24d90; 1 drivers
v0x1adaec0_0 .alias "result", 0 0, v0x1adca20_0;
S_0x1ada3b0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1ad6670;
 .timescale -9 -12;
L_0x1b257c0/d .functor NAND 1, L_0x1b29750, L_0x1b297f0, C4<1>, C4<1>;
L_0x1b257c0 .delay (20000,20000,20000) L_0x1b257c0/d;
L_0x1b258a0/d .functor NOR 1, L_0x1b29750, L_0x1b297f0, C4<0>, C4<0>;
L_0x1b258a0 .delay (20000,20000,20000) L_0x1b258a0/d;
L_0x1b25a30/d .functor NOT 1, L_0x1b258a0, C4<0>, C4<0>, C4<0>;
L_0x1b25a30 .delay (10000,10000,10000) L_0x1b25a30/d;
L_0x1b25b20/d .functor NAND 1, L_0x1b25a30, L_0x1b257c0, C4<1>, C4<1>;
L_0x1b25b20 .delay (20000,20000,20000) L_0x1b25b20/d;
L_0x1b25c60/d .functor NOT 1, L_0x1b25b20, C4<0>, C4<0>, C4<0>;
L_0x1b25c60 .delay (10000,10000,10000) L_0x1b25c60/d;
v0x1ada4a0_0 .alias "a", 0 0, v0x1adc660_0;
v0x1ada520_0 .alias "b", 0 0, v0x1adc6e0_0;
v0x1ada5f0_0 .net "nand_ab", 0 0, L_0x1b257c0; 1 drivers
v0x1ada670_0 .net "nor_ab", 0 0, L_0x1b258a0; 1 drivers
v0x1ada6f0_0 .net "nxor_ab", 0 0, L_0x1b25b20; 1 drivers
v0x1ada770_0 .net "or_ab", 0 0, L_0x1b25a30; 1 drivers
v0x1ada830_0 .alias "result", 0 0, v0x1adcdc0_0;
S_0x1ad97c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1ad6670;
 .timescale -9 -12;
L_0x1b25db0/d .functor NAND 1, L_0x1b29750, L_0x1b297f0, C4<1>, C4<1>;
L_0x1b25db0 .delay (20000,20000,20000) L_0x1b25db0/d;
L_0x1b25f00/d .functor NOT 1, L_0x1b25db0, C4<0>, C4<0>, C4<0>;
L_0x1b25f00 .delay (10000,10000,10000) L_0x1b25f00/d;
v0x1ada030_0 .alias "a", 0 0, v0x1adc660_0;
v0x1ada0d0_0 .net "and_ab", 0 0, L_0x1b25f00; 1 drivers
v0x1ada150_0 .alias "b", 0 0, v0x1adc6e0_0;
v0x1ada1d0_0 .net "nand_ab", 0 0, L_0x1b25db0; 1 drivers
v0x1ada2b0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ada330_0 .alias "result", 0 0, v0x1adcb30_0;
S_0x1ad98b0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1ad97c0;
 .timescale -9 -12;
L_0x1b26030/d .functor NAND 1, L_0x1b25f00, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b26030 .delay (20000,20000,20000) L_0x1b26030/d;
L_0x1b26110/d .functor NOT 1, L_0x1b26030, C4<0>, C4<0>, C4<0>;
L_0x1b26110 .delay (10000,10000,10000) L_0x1b26110/d;
L_0x1b26220/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b26220 .delay (10000,10000,10000) L_0x1b26220/d;
L_0x1b262e0/d .functor NAND 1, L_0x1b25db0, L_0x1b26220, C4<1>, C4<1>;
L_0x1b262e0 .delay (20000,20000,20000) L_0x1b262e0/d;
L_0x1b26430/d .functor NOT 1, L_0x1b262e0, C4<0>, C4<0>, C4<0>;
L_0x1b26430 .delay (10000,10000,10000) L_0x1b26430/d;
L_0x1b26520/d .functor NOR 1, L_0x1b26430, L_0x1b26110, C4<0>, C4<0>;
L_0x1b26520 .delay (20000,20000,20000) L_0x1b26520/d;
L_0x1b266c0/d .functor NOT 1, L_0x1b26520, C4<0>, C4<0>, C4<0>;
L_0x1b266c0 .delay (10000,10000,10000) L_0x1b266c0/d;
v0x1ad99a0_0 .net "and_in0ncom", 0 0, L_0x1b26430; 1 drivers
v0x1ad9a20_0 .net "and_in1com", 0 0, L_0x1b26110; 1 drivers
v0x1ad9aa0_0 .alias "in0", 0 0, v0x1ada1d0_0;
v0x1ad9b40_0 .alias "in1", 0 0, v0x1ada0d0_0;
v0x1ad9bc0_0 .net "nand_in0ncom", 0 0, L_0x1b262e0; 1 drivers
v0x1ad9c60_0 .net "nand_in1com", 0 0, L_0x1b26030; 1 drivers
v0x1ad9d40_0 .net "ncom", 0 0, L_0x1b26220; 1 drivers
v0x1ad9de0_0 .net "nor_wire", 0 0, L_0x1b26520; 1 drivers
v0x1ad9e80_0 .alias "result", 0 0, v0x1adcb30_0;
v0x1ad9f50_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1ad8d20 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1ad6670;
 .timescale -9 -12;
L_0x1b267f0/d .functor NOR 1, L_0x1b29750, L_0x1b297f0, C4<0>, C4<0>;
L_0x1b267f0 .delay (20000,20000,20000) L_0x1b267f0/d;
L_0x1b26940/d .functor NOT 1, L_0x1b267f0, C4<0>, C4<0>, C4<0>;
L_0x1b26940 .delay (10000,10000,10000) L_0x1b26940/d;
v0x1ad94a0_0 .alias "a", 0 0, v0x1adc660_0;
v0x1ad9520_0 .alias "b", 0 0, v0x1adc6e0_0;
v0x1ad95c0_0 .net "nor_ab", 0 0, L_0x1b267f0; 1 drivers
v0x1ad9640_0 .net "or_ab", 0 0, L_0x1b26940; 1 drivers
v0x1ad96c0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ad9740_0 .alias "result", 0 0, v0x1adccb0_0;
S_0x1ad8e10 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1ad8d20;
 .timescale -9 -12;
L_0x1b26a70/d .functor NAND 1, L_0x1b26940, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b26a70 .delay (20000,20000,20000) L_0x1b26a70/d;
L_0x1b26b50/d .functor NOT 1, L_0x1b26a70, C4<0>, C4<0>, C4<0>;
L_0x1b26b50 .delay (10000,10000,10000) L_0x1b26b50/d;
L_0x1b26c60/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b26c60 .delay (10000,10000,10000) L_0x1b26c60/d;
L_0x1b26d20/d .functor NAND 1, L_0x1b267f0, L_0x1b26c60, C4<1>, C4<1>;
L_0x1b26d20 .delay (20000,20000,20000) L_0x1b26d20/d;
L_0x1b26e70/d .functor NOT 1, L_0x1b26d20, C4<0>, C4<0>, C4<0>;
L_0x1b26e70 .delay (10000,10000,10000) L_0x1b26e70/d;
L_0x1b26f60/d .functor NOR 1, L_0x1b26e70, L_0x1b26b50, C4<0>, C4<0>;
L_0x1b26f60 .delay (20000,20000,20000) L_0x1b26f60/d;
L_0x1b27100/d .functor NOT 1, L_0x1b26f60, C4<0>, C4<0>, C4<0>;
L_0x1b27100 .delay (10000,10000,10000) L_0x1b27100/d;
v0x1ad8f00_0 .net "and_in0ncom", 0 0, L_0x1b26e70; 1 drivers
v0x1ad8f80_0 .net "and_in1com", 0 0, L_0x1b26b50; 1 drivers
v0x1ad9000_0 .alias "in0", 0 0, v0x1ad95c0_0;
v0x1ad9080_0 .alias "in1", 0 0, v0x1ad9640_0;
v0x1ad9100_0 .net "nand_in0ncom", 0 0, L_0x1b26d20; 1 drivers
v0x1ad9180_0 .net "nand_in1com", 0 0, L_0x1b26a70; 1 drivers
v0x1ad9200_0 .net "ncom", 0 0, L_0x1b26c60; 1 drivers
v0x1ad9280_0 .net "nor_wire", 0 0, L_0x1b26f60; 1 drivers
v0x1ad9350_0 .alias "result", 0 0, v0x1adccb0_0;
v0x1ad9420_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1ad6760 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1ad6670;
 .timescale -9 -12;
v0x1ad8570_0 .alias "in0", 0 0, v0x1adca20_0;
v0x1ad8620_0 .alias "in1", 0 0, v0x1adcdc0_0;
v0x1ad86d0_0 .alias "in2", 0 0, v0x1adcb30_0;
v0x1ad8780_0 .alias "in3", 0 0, v0x1adccb0_0;
v0x1ad8860_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ad8910_0 .alias "result", 0 0, v0x1adc870_0;
v0x1ad8990_0 .net "sel0", 0 0, L_0x1b29220; 1 drivers
v0x1ad8a10_0 .net "sel1", 0 0, L_0x1b292e0; 1 drivers
v0x1ad8a90_0 .net "sel2", 0 0, L_0x1b29410; 1 drivers
v0x1ad8b40_0 .net "w0", 0 0, L_0x1b278c0; 1 drivers
v0x1ad8c20_0 .net "w1", 0 0, L_0x1b28040; 1 drivers
v0x1ad8ca0_0 .net "w2", 0 0, L_0x1b28890; 1 drivers
S_0x1ad7e20 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1ad6760;
 .timescale -9 -12;
L_0x1b27230/d .functor NAND 1, L_0x1b25c60, L_0x1b29220, C4<1>, C4<1>;
L_0x1b27230 .delay (20000,20000,20000) L_0x1b27230/d;
L_0x1b27310/d .functor NOT 1, L_0x1b27230, C4<0>, C4<0>, C4<0>;
L_0x1b27310 .delay (10000,10000,10000) L_0x1b27310/d;
L_0x1b27420/d .functor NOT 1, L_0x1b29220, C4<0>, C4<0>, C4<0>;
L_0x1b27420 .delay (10000,10000,10000) L_0x1b27420/d;
L_0x1b27570/d .functor NAND 1, L_0x1b24f60, L_0x1b27420, C4<1>, C4<1>;
L_0x1b27570 .delay (20000,20000,20000) L_0x1b27570/d;
L_0x1b27630/d .functor NOT 1, L_0x1b27570, C4<0>, C4<0>, C4<0>;
L_0x1b27630 .delay (10000,10000,10000) L_0x1b27630/d;
L_0x1b27720/d .functor NOR 1, L_0x1b27630, L_0x1b27310, C4<0>, C4<0>;
L_0x1b27720 .delay (20000,20000,20000) L_0x1b27720/d;
L_0x1b278c0/d .functor NOT 1, L_0x1b27720, C4<0>, C4<0>, C4<0>;
L_0x1b278c0 .delay (10000,10000,10000) L_0x1b278c0/d;
v0x1ad7f10_0 .net "and_in0ncom", 0 0, L_0x1b27630; 1 drivers
v0x1ad7fd0_0 .net "and_in1com", 0 0, L_0x1b27310; 1 drivers
v0x1ad8070_0 .alias "in0", 0 0, v0x1adca20_0;
v0x1ad8110_0 .alias "in1", 0 0, v0x1adcdc0_0;
v0x1ad8190_0 .net "nand_in0ncom", 0 0, L_0x1b27570; 1 drivers
v0x1ad8230_0 .net "nand_in1com", 0 0, L_0x1b27230; 1 drivers
v0x1ad82d0_0 .net "ncom", 0 0, L_0x1b27420; 1 drivers
v0x1ad8370_0 .net "nor_wire", 0 0, L_0x1b27720; 1 drivers
v0x1ad8410_0 .alias "result", 0 0, v0x1ad8b40_0;
v0x1ad8490_0 .alias "sel0", 0 0, v0x1ad8990_0;
S_0x1ad76d0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1ad6760;
 .timescale -9 -12;
L_0x1b279f0/d .functor NAND 1, L_0x1b27100, L_0x1b29220, C4<1>, C4<1>;
L_0x1b279f0 .delay (20000,20000,20000) L_0x1b279f0/d;
L_0x1b27ad0/d .functor NOT 1, L_0x1b279f0, C4<0>, C4<0>, C4<0>;
L_0x1b27ad0 .delay (10000,10000,10000) L_0x1b27ad0/d;
L_0x1b27be0/d .functor NOT 1, L_0x1b29220, C4<0>, C4<0>, C4<0>;
L_0x1b27be0 .delay (10000,10000,10000) L_0x1b27be0/d;
L_0x1b27ca0/d .functor NAND 1, L_0x1b266c0, L_0x1b27be0, C4<1>, C4<1>;
L_0x1b27ca0 .delay (20000,20000,20000) L_0x1b27ca0/d;
L_0x1b27db0/d .functor NOT 1, L_0x1b27ca0, C4<0>, C4<0>, C4<0>;
L_0x1b27db0 .delay (10000,10000,10000) L_0x1b27db0/d;
L_0x1b27ea0/d .functor NOR 1, L_0x1b27db0, L_0x1b27ad0, C4<0>, C4<0>;
L_0x1b27ea0 .delay (20000,20000,20000) L_0x1b27ea0/d;
L_0x1b28040/d .functor NOT 1, L_0x1b27ea0, C4<0>, C4<0>, C4<0>;
L_0x1b28040 .delay (10000,10000,10000) L_0x1b28040/d;
v0x1ad77c0_0 .net "and_in0ncom", 0 0, L_0x1b27db0; 1 drivers
v0x1ad7880_0 .net "and_in1com", 0 0, L_0x1b27ad0; 1 drivers
v0x1ad7920_0 .alias "in0", 0 0, v0x1adcb30_0;
v0x1ad79c0_0 .alias "in1", 0 0, v0x1adccb0_0;
v0x1ad7a40_0 .net "nand_in0ncom", 0 0, L_0x1b27ca0; 1 drivers
v0x1ad7ae0_0 .net "nand_in1com", 0 0, L_0x1b279f0; 1 drivers
v0x1ad7b80_0 .net "ncom", 0 0, L_0x1b27be0; 1 drivers
v0x1ad7c20_0 .net "nor_wire", 0 0, L_0x1b27ea0; 1 drivers
v0x1ad7cc0_0 .alias "result", 0 0, v0x1ad8c20_0;
v0x1ad7d40_0 .alias "sel0", 0 0, v0x1ad8990_0;
S_0x1ad6f80 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1ad6760;
 .timescale -9 -12;
L_0x1b28170/d .functor NAND 1, L_0x1b28040, L_0x1b292e0, C4<1>, C4<1>;
L_0x1b28170 .delay (20000,20000,20000) L_0x1b28170/d;
L_0x1b282e0/d .functor NOT 1, L_0x1b28170, C4<0>, C4<0>, C4<0>;
L_0x1b282e0 .delay (10000,10000,10000) L_0x1b282e0/d;
L_0x1b283f0/d .functor NOT 1, L_0x1b292e0, C4<0>, C4<0>, C4<0>;
L_0x1b283f0 .delay (10000,10000,10000) L_0x1b283f0/d;
L_0x1b284b0/d .functor NAND 1, L_0x1b278c0, L_0x1b283f0, C4<1>, C4<1>;
L_0x1b284b0 .delay (20000,20000,20000) L_0x1b284b0/d;
L_0x1b28600/d .functor NOT 1, L_0x1b284b0, C4<0>, C4<0>, C4<0>;
L_0x1b28600 .delay (10000,10000,10000) L_0x1b28600/d;
L_0x1b286f0/d .functor NOR 1, L_0x1b28600, L_0x1b282e0, C4<0>, C4<0>;
L_0x1b286f0 .delay (20000,20000,20000) L_0x1b286f0/d;
L_0x1b28890/d .functor NOT 1, L_0x1b286f0, C4<0>, C4<0>, C4<0>;
L_0x1b28890 .delay (10000,10000,10000) L_0x1b28890/d;
v0x1ad7070_0 .net "and_in0ncom", 0 0, L_0x1b28600; 1 drivers
v0x1ad7130_0 .net "and_in1com", 0 0, L_0x1b282e0; 1 drivers
v0x1ad71d0_0 .alias "in0", 0 0, v0x1ad8b40_0;
v0x1ad7270_0 .alias "in1", 0 0, v0x1ad8c20_0;
v0x1ad72f0_0 .net "nand_in0ncom", 0 0, L_0x1b284b0; 1 drivers
v0x1ad7390_0 .net "nand_in1com", 0 0, L_0x1b28170; 1 drivers
v0x1ad7430_0 .net "ncom", 0 0, L_0x1b283f0; 1 drivers
v0x1ad74d0_0 .net "nor_wire", 0 0, L_0x1b286f0; 1 drivers
v0x1ad7570_0 .alias "result", 0 0, v0x1ad8ca0_0;
v0x1ad75f0_0 .alias "sel0", 0 0, v0x1ad8a10_0;
S_0x1ad6850 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1ad6760;
 .timescale -9 -12;
L_0x1b289c0/d .functor NAND 1, C4<0>, L_0x1b29410, C4<1>, C4<1>;
L_0x1b289c0 .delay (20000,20000,20000) L_0x1b289c0/d;
L_0x1b28b40/d .functor NOT 1, L_0x1b289c0, C4<0>, C4<0>, C4<0>;
L_0x1b28b40 .delay (10000,10000,10000) L_0x1b28b40/d;
L_0x1b28c50/d .functor NOT 1, L_0x1b29410, C4<0>, C4<0>, C4<0>;
L_0x1b28c50 .delay (10000,10000,10000) L_0x1b28c50/d;
L_0x1b28d10/d .functor NAND 1, L_0x1b28890, L_0x1b28c50, C4<1>, C4<1>;
L_0x1b28d10 .delay (20000,20000,20000) L_0x1b28d10/d;
L_0x1b28e60/d .functor NOT 1, L_0x1b28d10, C4<0>, C4<0>, C4<0>;
L_0x1b28e60 .delay (10000,10000,10000) L_0x1b28e60/d;
L_0x1b28f50/d .functor NOR 1, L_0x1b28e60, L_0x1b28b40, C4<0>, C4<0>;
L_0x1b28f50 .delay (20000,20000,20000) L_0x1b28f50/d;
L_0x1b290f0/d .functor NOT 1, L_0x1b28f50, C4<0>, C4<0>, C4<0>;
L_0x1b290f0 .delay (10000,10000,10000) L_0x1b290f0/d;
v0x1ad6940_0 .net "and_in0ncom", 0 0, L_0x1b28e60; 1 drivers
v0x1ad69c0_0 .net "and_in1com", 0 0, L_0x1b28b40; 1 drivers
v0x1ad6a60_0 .alias "in0", 0 0, v0x1ad8ca0_0;
v0x1ad6b00_0 .alias "in1", 0 0, v0x1ad8860_0;
v0x1ad6b80_0 .net "nand_in0ncom", 0 0, L_0x1b28d10; 1 drivers
v0x1ad6c20_0 .net "nand_in1com", 0 0, L_0x1b289c0; 1 drivers
v0x1ad6d00_0 .net "ncom", 0 0, L_0x1b28c50; 1 drivers
v0x1ad6da0_0 .net "nor_wire", 0 0, L_0x1b28f50; 1 drivers
v0x1ad6e40_0 .alias "result", 0 0, v0x1adc870_0;
v0x1ad6ee0_0 .alias "sel0", 0 0, v0x1ad8a90_0;
S_0x1acfbc0 .scope generate, "ALU32[4]" "ALU32[4]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1ace5b8 .param/l "i" 2 105, +C4<0100>;
S_0x1acfcf0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1acfbc0;
 .timescale -9 -12;
L_0x1b23d20/d .functor NOT 1, L_0x1b2f540, C4<0>, C4<0>, C4<0>;
L_0x1b23d20 .delay (10000,10000,10000) L_0x1b23d20/d;
v0x1ad5a40_0 .net "carryin", 0 0, L_0x1b2f5e0; 1 drivers
v0x1ad5ae0_0 .net "carryout", 0 0, L_0x1b2b140; 1 drivers
v0x1ad5b60_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1ad5be0_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1ad5c60_0 .net "notB", 0 0, L_0x1b23d20; 1 drivers
v0x1ad5ce0_0 .net "operandA", 0 0, L_0x1b2f400; 1 drivers
v0x1ad5d60_0 .net "operandB", 0 0, L_0x1b2f540; 1 drivers
v0x1ad5e70_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ad5ef0_0 .net "result", 0 0, L_0x1b2ec30; 1 drivers
v0x1ad5fc0_0 .net "trueB", 0 0, L_0x1b29f80; 1 drivers
v0x1ad60a0_0 .net "wAddSub", 0 0, L_0x1b2aaa0; 1 drivers
v0x1ad61b0_0 .net "wNandAnd", 0 0, L_0x1b2c200; 1 drivers
v0x1ad6330_0 .net "wNorOr", 0 0, L_0x1b2cc40; 1 drivers
v0x1ad6440_0 .net "wXor", 0 0, L_0x1b2b7a0; 1 drivers
L_0x1b2ed60 .part v0x1af9c80_0, 0, 1;
L_0x1b2ee20 .part v0x1af9c80_0, 1, 1;
L_0x1b2ef50 .part v0x1af9c80_0, 2, 1;
S_0x1ad5270 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1acfcf0;
 .timescale -9 -12;
L_0x1b299d0/d .functor NAND 1, L_0x1b23d20, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b299d0 .delay (20000,20000,20000) L_0x1b299d0/d;
L_0x1b29ab0/d .functor NOT 1, L_0x1b299d0, C4<0>, C4<0>, C4<0>;
L_0x1b29ab0 .delay (10000,10000,10000) L_0x1b29ab0/d;
L_0x1b29b70/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b29b70 .delay (10000,10000,10000) L_0x1b29b70/d;
L_0x1b29c30/d .functor NAND 1, L_0x1b2f540, L_0x1b29b70, C4<1>, C4<1>;
L_0x1b29c30 .delay (20000,20000,20000) L_0x1b29c30/d;
L_0x1b29cf0/d .functor NOT 1, L_0x1b29c30, C4<0>, C4<0>, C4<0>;
L_0x1b29cf0 .delay (10000,10000,10000) L_0x1b29cf0/d;
L_0x1b29de0/d .functor NOR 1, L_0x1b29cf0, L_0x1b29ab0, C4<0>, C4<0>;
L_0x1b29de0 .delay (20000,20000,20000) L_0x1b29de0/d;
L_0x1b29f80/d .functor NOT 1, L_0x1b29de0, C4<0>, C4<0>, C4<0>;
L_0x1b29f80 .delay (10000,10000,10000) L_0x1b29f80/d;
v0x1ad5360_0 .net "and_in0ncom", 0 0, L_0x1b29cf0; 1 drivers
v0x1ad5420_0 .net "and_in1com", 0 0, L_0x1b29ab0; 1 drivers
v0x1ad54c0_0 .alias "in0", 0 0, v0x1ad5d60_0;
v0x1ad5540_0 .alias "in1", 0 0, v0x1ad5c60_0;
v0x1ad55c0_0 .net "nand_in0ncom", 0 0, L_0x1b29c30; 1 drivers
v0x1ad5660_0 .net "nand_in1com", 0 0, L_0x1b299d0; 1 drivers
v0x1ad5700_0 .net "ncom", 0 0, L_0x1b29b70; 1 drivers
v0x1ad57a0_0 .net "nor_wire", 0 0, L_0x1b29de0; 1 drivers
v0x1ad5890_0 .alias "result", 0 0, v0x1ad5fc0_0;
v0x1ad5960_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1ad3f80 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1acfcf0;
 .timescale -9 -12;
L_0x1b2abb0/d .functor NAND 1, L_0x1b2f400, L_0x1b29f80, C4<1>, C4<1>;
L_0x1b2abb0 .delay (20000,20000,20000) L_0x1b2abb0/d;
L_0x1b2ad40/d .functor NOT 1, L_0x1b2abb0, C4<0>, C4<0>, C4<0>;
L_0x1b2ad40 .delay (10000,10000,10000) L_0x1b2ad40/d;
L_0x1b2ae30/d .functor NAND 1, L_0x1b2f5e0, L_0x1b2a500, C4<1>, C4<1>;
L_0x1b2ae30 .delay (20000,20000,20000) L_0x1b2ae30/d;
L_0x1b2aef0/d .functor NOT 1, L_0x1b2ae30, C4<0>, C4<0>, C4<0>;
L_0x1b2aef0 .delay (10000,10000,10000) L_0x1b2aef0/d;
L_0x1b2b000/d .functor NOR 1, L_0x1b2aef0, L_0x1b2ad40, C4<0>, C4<0>;
L_0x1b2b000 .delay (20000,20000,20000) L_0x1b2b000/d;
L_0x1b2b140/d .functor NOT 1, L_0x1b2b000, C4<0>, C4<0>, C4<0>;
L_0x1b2b140 .delay (10000,10000,10000) L_0x1b2b140/d;
v0x1ad4b60_0 .alias "a", 0 0, v0x1ad5ce0_0;
v0x1ad4c70_0 .net "and_ab", 0 0, L_0x1b2ad40; 1 drivers
v0x1ad4d10_0 .net "and_xor_ab_c", 0 0, L_0x1b2aef0; 1 drivers
v0x1ad4db0_0 .alias "b", 0 0, v0x1ad5fc0_0;
v0x1ad4e30_0 .alias "carryin", 0 0, v0x1ad5a40_0;
v0x1ad4eb0_0 .alias "carryout", 0 0, v0x1ad5ae0_0;
v0x1ad4f70_0 .net "nand_ab", 0 0, L_0x1b2abb0; 1 drivers
v0x1ad4ff0_0 .net "nand_xor_ab_c", 0 0, L_0x1b2ae30; 1 drivers
v0x1ad5070_0 .net "nco", 0 0, L_0x1b2b000; 1 drivers
v0x1ad5110_0 .alias "sum", 0 0, v0x1ad60a0_0;
v0x1ad51f0_0 .net "xor_ab", 0 0, L_0x1b2a500; 1 drivers
S_0x1ad4610 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1ad3f80;
 .timescale -9 -12;
L_0x1b2a0f0/d .functor NAND 1, L_0x1b2f400, L_0x1b29f80, C4<1>, C4<1>;
L_0x1b2a0f0 .delay (20000,20000,20000) L_0x1b2a0f0/d;
L_0x1b2a1d0/d .functor NOR 1, L_0x1b2f400, L_0x1b29f80, C4<0>, C4<0>;
L_0x1b2a1d0 .delay (20000,20000,20000) L_0x1b2a1d0/d;
L_0x1b2a290/d .functor NOT 1, L_0x1b2a1d0, C4<0>, C4<0>, C4<0>;
L_0x1b2a290 .delay (10000,10000,10000) L_0x1b2a290/d;
L_0x1b2a3a0/d .functor NAND 1, L_0x1b2a290, L_0x1b2a0f0, C4<1>, C4<1>;
L_0x1b2a3a0 .delay (20000,20000,20000) L_0x1b2a3a0/d;
L_0x1b2a500/d .functor NOT 1, L_0x1b2a3a0, C4<0>, C4<0>, C4<0>;
L_0x1b2a500 .delay (10000,10000,10000) L_0x1b2a500/d;
v0x1ad4700_0 .alias "a", 0 0, v0x1ad5ce0_0;
v0x1ad47a0_0 .alias "b", 0 0, v0x1ad5fc0_0;
v0x1ad4840_0 .net "nand_ab", 0 0, L_0x1b2a0f0; 1 drivers
v0x1ad48e0_0 .net "nor_ab", 0 0, L_0x1b2a1d0; 1 drivers
v0x1ad4960_0 .net "nxor_ab", 0 0, L_0x1b2a3a0; 1 drivers
v0x1ad4a00_0 .net "or_ab", 0 0, L_0x1b2a290; 1 drivers
v0x1ad4ae0_0 .alias "result", 0 0, v0x1ad51f0_0;
S_0x1ad4070 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1ad3f80;
 .timescale -9 -12;
L_0x1b2a610/d .functor NAND 1, L_0x1b2a500, L_0x1b2f5e0, C4<1>, C4<1>;
L_0x1b2a610 .delay (20000,20000,20000) L_0x1b2a610/d;
L_0x1b2a780/d .functor NOR 1, L_0x1b2a500, L_0x1b2f5e0, C4<0>, C4<0>;
L_0x1b2a780 .delay (20000,20000,20000) L_0x1b2a780/d;
L_0x1b2a8d0/d .functor NOT 1, L_0x1b2a780, C4<0>, C4<0>, C4<0>;
L_0x1b2a8d0 .delay (10000,10000,10000) L_0x1b2a8d0/d;
L_0x1b2a990/d .functor NAND 1, L_0x1b2a8d0, L_0x1b2a610, C4<1>, C4<1>;
L_0x1b2a990 .delay (20000,20000,20000) L_0x1b2a990/d;
L_0x1b2aaa0/d .functor NOT 1, L_0x1b2a990, C4<0>, C4<0>, C4<0>;
L_0x1b2aaa0 .delay (10000,10000,10000) L_0x1b2aaa0/d;
v0x1ad4160_0 .alias "a", 0 0, v0x1ad51f0_0;
v0x1ad4200_0 .alias "b", 0 0, v0x1ad5a40_0;
v0x1ad42a0_0 .net "nand_ab", 0 0, L_0x1b2a610; 1 drivers
v0x1ad4340_0 .net "nor_ab", 0 0, L_0x1b2a780; 1 drivers
v0x1ad43c0_0 .net "nxor_ab", 0 0, L_0x1b2a990; 1 drivers
v0x1ad4460_0 .net "or_ab", 0 0, L_0x1b2a8d0; 1 drivers
v0x1ad4540_0 .alias "result", 0 0, v0x1ad60a0_0;
S_0x1ad3a30 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1acfcf0;
 .timescale -9 -12;
L_0x1b2b300/d .functor NAND 1, L_0x1b2f400, L_0x1b2f540, C4<1>, C4<1>;
L_0x1b2b300 .delay (20000,20000,20000) L_0x1b2b300/d;
L_0x1b2b3e0/d .functor NOR 1, L_0x1b2f400, L_0x1b2f540, C4<0>, C4<0>;
L_0x1b2b3e0 .delay (20000,20000,20000) L_0x1b2b3e0/d;
L_0x1b2b570/d .functor NOT 1, L_0x1b2b3e0, C4<0>, C4<0>, C4<0>;
L_0x1b2b570 .delay (10000,10000,10000) L_0x1b2b570/d;
L_0x1b2b660/d .functor NAND 1, L_0x1b2b570, L_0x1b2b300, C4<1>, C4<1>;
L_0x1b2b660 .delay (20000,20000,20000) L_0x1b2b660/d;
L_0x1b2b7a0/d .functor NOT 1, L_0x1b2b660, C4<0>, C4<0>, C4<0>;
L_0x1b2b7a0 .delay (10000,10000,10000) L_0x1b2b7a0/d;
v0x1ad3b20_0 .alias "a", 0 0, v0x1ad5ce0_0;
v0x1ad3ba0_0 .alias "b", 0 0, v0x1ad5d60_0;
v0x1ad3c70_0 .net "nand_ab", 0 0, L_0x1b2b300; 1 drivers
v0x1ad3cf0_0 .net "nor_ab", 0 0, L_0x1b2b3e0; 1 drivers
v0x1ad3d70_0 .net "nxor_ab", 0 0, L_0x1b2b660; 1 drivers
v0x1ad3df0_0 .net "or_ab", 0 0, L_0x1b2b570; 1 drivers
v0x1ad3eb0_0 .alias "result", 0 0, v0x1ad6440_0;
S_0x1ad2e40 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1acfcf0;
 .timescale -9 -12;
L_0x1b2b8f0/d .functor NAND 1, L_0x1b2f400, L_0x1b2f540, C4<1>, C4<1>;
L_0x1b2b8f0 .delay (20000,20000,20000) L_0x1b2b8f0/d;
L_0x1b2ba40/d .functor NOT 1, L_0x1b2b8f0, C4<0>, C4<0>, C4<0>;
L_0x1b2ba40 .delay (10000,10000,10000) L_0x1b2ba40/d;
v0x1ad36b0_0 .alias "a", 0 0, v0x1ad5ce0_0;
v0x1ad3750_0 .net "and_ab", 0 0, L_0x1b2ba40; 1 drivers
v0x1ad37d0_0 .alias "b", 0 0, v0x1ad5d60_0;
v0x1ad3850_0 .net "nand_ab", 0 0, L_0x1b2b8f0; 1 drivers
v0x1ad3930_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ad39b0_0 .alias "result", 0 0, v0x1ad61b0_0;
S_0x1ad2f30 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1ad2e40;
 .timescale -9 -12;
L_0x1b2bb70/d .functor NAND 1, L_0x1b2ba40, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b2bb70 .delay (20000,20000,20000) L_0x1b2bb70/d;
L_0x1b2bc50/d .functor NOT 1, L_0x1b2bb70, C4<0>, C4<0>, C4<0>;
L_0x1b2bc50 .delay (10000,10000,10000) L_0x1b2bc50/d;
L_0x1b2bd60/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b2bd60 .delay (10000,10000,10000) L_0x1b2bd60/d;
L_0x1b2be20/d .functor NAND 1, L_0x1b2b8f0, L_0x1b2bd60, C4<1>, C4<1>;
L_0x1b2be20 .delay (20000,20000,20000) L_0x1b2be20/d;
L_0x1b2bf70/d .functor NOT 1, L_0x1b2be20, C4<0>, C4<0>, C4<0>;
L_0x1b2bf70 .delay (10000,10000,10000) L_0x1b2bf70/d;
L_0x1b2c060/d .functor NOR 1, L_0x1b2bf70, L_0x1b2bc50, C4<0>, C4<0>;
L_0x1b2c060 .delay (20000,20000,20000) L_0x1b2c060/d;
L_0x1b2c200/d .functor NOT 1, L_0x1b2c060, C4<0>, C4<0>, C4<0>;
L_0x1b2c200 .delay (10000,10000,10000) L_0x1b2c200/d;
v0x1ad3020_0 .net "and_in0ncom", 0 0, L_0x1b2bf70; 1 drivers
v0x1ad30a0_0 .net "and_in1com", 0 0, L_0x1b2bc50; 1 drivers
v0x1ad3120_0 .alias "in0", 0 0, v0x1ad3850_0;
v0x1ad31c0_0 .alias "in1", 0 0, v0x1ad3750_0;
v0x1ad3240_0 .net "nand_in0ncom", 0 0, L_0x1b2be20; 1 drivers
v0x1ad32e0_0 .net "nand_in1com", 0 0, L_0x1b2bb70; 1 drivers
v0x1ad33c0_0 .net "ncom", 0 0, L_0x1b2bd60; 1 drivers
v0x1ad3460_0 .net "nor_wire", 0 0, L_0x1b2c060; 1 drivers
v0x1ad3500_0 .alias "result", 0 0, v0x1ad61b0_0;
v0x1ad35d0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1ad23a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1acfcf0;
 .timescale -9 -12;
L_0x1b2c330/d .functor NOR 1, L_0x1b2f400, L_0x1b2f540, C4<0>, C4<0>;
L_0x1b2c330 .delay (20000,20000,20000) L_0x1b2c330/d;
L_0x1b2c480/d .functor NOT 1, L_0x1b2c330, C4<0>, C4<0>, C4<0>;
L_0x1b2c480 .delay (10000,10000,10000) L_0x1b2c480/d;
v0x1ad2b20_0 .alias "a", 0 0, v0x1ad5ce0_0;
v0x1ad2ba0_0 .alias "b", 0 0, v0x1ad5d60_0;
v0x1ad2c40_0 .net "nor_ab", 0 0, L_0x1b2c330; 1 drivers
v0x1ad2cc0_0 .net "or_ab", 0 0, L_0x1b2c480; 1 drivers
v0x1ad2d40_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ad2dc0_0 .alias "result", 0 0, v0x1ad6330_0;
S_0x1ad2490 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1ad23a0;
 .timescale -9 -12;
L_0x1b2c5b0/d .functor NAND 1, L_0x1b2c480, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b2c5b0 .delay (20000,20000,20000) L_0x1b2c5b0/d;
L_0x1b2c690/d .functor NOT 1, L_0x1b2c5b0, C4<0>, C4<0>, C4<0>;
L_0x1b2c690 .delay (10000,10000,10000) L_0x1b2c690/d;
L_0x1b2c7a0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b2c7a0 .delay (10000,10000,10000) L_0x1b2c7a0/d;
L_0x1b2c860/d .functor NAND 1, L_0x1b2c330, L_0x1b2c7a0, C4<1>, C4<1>;
L_0x1b2c860 .delay (20000,20000,20000) L_0x1b2c860/d;
L_0x1b2c9b0/d .functor NOT 1, L_0x1b2c860, C4<0>, C4<0>, C4<0>;
L_0x1b2c9b0 .delay (10000,10000,10000) L_0x1b2c9b0/d;
L_0x1b2caa0/d .functor NOR 1, L_0x1b2c9b0, L_0x1b2c690, C4<0>, C4<0>;
L_0x1b2caa0 .delay (20000,20000,20000) L_0x1b2caa0/d;
L_0x1b2cc40/d .functor NOT 1, L_0x1b2caa0, C4<0>, C4<0>, C4<0>;
L_0x1b2cc40 .delay (10000,10000,10000) L_0x1b2cc40/d;
v0x1ad2580_0 .net "and_in0ncom", 0 0, L_0x1b2c9b0; 1 drivers
v0x1ad2600_0 .net "and_in1com", 0 0, L_0x1b2c690; 1 drivers
v0x1ad2680_0 .alias "in0", 0 0, v0x1ad2c40_0;
v0x1ad2700_0 .alias "in1", 0 0, v0x1ad2cc0_0;
v0x1ad2780_0 .net "nand_in0ncom", 0 0, L_0x1b2c860; 1 drivers
v0x1ad2800_0 .net "nand_in1com", 0 0, L_0x1b2c5b0; 1 drivers
v0x1ad2880_0 .net "ncom", 0 0, L_0x1b2c7a0; 1 drivers
v0x1ad2900_0 .net "nor_wire", 0 0, L_0x1b2caa0; 1 drivers
v0x1ad29d0_0 .alias "result", 0 0, v0x1ad6330_0;
v0x1ad2aa0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1acfde0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1acfcf0;
 .timescale -9 -12;
v0x1ad1bf0_0 .alias "in0", 0 0, v0x1ad60a0_0;
v0x1ad1ca0_0 .alias "in1", 0 0, v0x1ad6440_0;
v0x1ad1d50_0 .alias "in2", 0 0, v0x1ad61b0_0;
v0x1ad1e00_0 .alias "in3", 0 0, v0x1ad6330_0;
v0x1ad1ee0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ad1f90_0 .alias "result", 0 0, v0x1ad5ef0_0;
v0x1ad2010_0 .net "sel0", 0 0, L_0x1b2ed60; 1 drivers
v0x1ad2090_0 .net "sel1", 0 0, L_0x1b2ee20; 1 drivers
v0x1ad2110_0 .net "sel2", 0 0, L_0x1b2ef50; 1 drivers
v0x1ad21c0_0 .net "w0", 0 0, L_0x1b2d400; 1 drivers
v0x1ad22a0_0 .net "w1", 0 0, L_0x1b2db80; 1 drivers
v0x1ad2320_0 .net "w2", 0 0, L_0x1b2e3d0; 1 drivers
S_0x1ad14a0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1acfde0;
 .timescale -9 -12;
L_0x1b2cd70/d .functor NAND 1, L_0x1b2b7a0, L_0x1b2ed60, C4<1>, C4<1>;
L_0x1b2cd70 .delay (20000,20000,20000) L_0x1b2cd70/d;
L_0x1b2ce50/d .functor NOT 1, L_0x1b2cd70, C4<0>, C4<0>, C4<0>;
L_0x1b2ce50 .delay (10000,10000,10000) L_0x1b2ce50/d;
L_0x1b2cf60/d .functor NOT 1, L_0x1b2ed60, C4<0>, C4<0>, C4<0>;
L_0x1b2cf60 .delay (10000,10000,10000) L_0x1b2cf60/d;
L_0x1b2d0b0/d .functor NAND 1, L_0x1b2aaa0, L_0x1b2cf60, C4<1>, C4<1>;
L_0x1b2d0b0 .delay (20000,20000,20000) L_0x1b2d0b0/d;
L_0x1b2d170/d .functor NOT 1, L_0x1b2d0b0, C4<0>, C4<0>, C4<0>;
L_0x1b2d170 .delay (10000,10000,10000) L_0x1b2d170/d;
L_0x1b2d260/d .functor NOR 1, L_0x1b2d170, L_0x1b2ce50, C4<0>, C4<0>;
L_0x1b2d260 .delay (20000,20000,20000) L_0x1b2d260/d;
L_0x1b2d400/d .functor NOT 1, L_0x1b2d260, C4<0>, C4<0>, C4<0>;
L_0x1b2d400 .delay (10000,10000,10000) L_0x1b2d400/d;
v0x1ad1590_0 .net "and_in0ncom", 0 0, L_0x1b2d170; 1 drivers
v0x1ad1650_0 .net "and_in1com", 0 0, L_0x1b2ce50; 1 drivers
v0x1ad16f0_0 .alias "in0", 0 0, v0x1ad60a0_0;
v0x1ad1790_0 .alias "in1", 0 0, v0x1ad6440_0;
v0x1ad1810_0 .net "nand_in0ncom", 0 0, L_0x1b2d0b0; 1 drivers
v0x1ad18b0_0 .net "nand_in1com", 0 0, L_0x1b2cd70; 1 drivers
v0x1ad1950_0 .net "ncom", 0 0, L_0x1b2cf60; 1 drivers
v0x1ad19f0_0 .net "nor_wire", 0 0, L_0x1b2d260; 1 drivers
v0x1ad1a90_0 .alias "result", 0 0, v0x1ad21c0_0;
v0x1ad1b10_0 .alias "sel0", 0 0, v0x1ad2010_0;
S_0x1ad0d50 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1acfde0;
 .timescale -9 -12;
L_0x1b2d530/d .functor NAND 1, L_0x1b2cc40, L_0x1b2ed60, C4<1>, C4<1>;
L_0x1b2d530 .delay (20000,20000,20000) L_0x1b2d530/d;
L_0x1b2d610/d .functor NOT 1, L_0x1b2d530, C4<0>, C4<0>, C4<0>;
L_0x1b2d610 .delay (10000,10000,10000) L_0x1b2d610/d;
L_0x1b2d720/d .functor NOT 1, L_0x1b2ed60, C4<0>, C4<0>, C4<0>;
L_0x1b2d720 .delay (10000,10000,10000) L_0x1b2d720/d;
L_0x1b2d7e0/d .functor NAND 1, L_0x1b2c200, L_0x1b2d720, C4<1>, C4<1>;
L_0x1b2d7e0 .delay (20000,20000,20000) L_0x1b2d7e0/d;
L_0x1b2d8f0/d .functor NOT 1, L_0x1b2d7e0, C4<0>, C4<0>, C4<0>;
L_0x1b2d8f0 .delay (10000,10000,10000) L_0x1b2d8f0/d;
L_0x1b2d9e0/d .functor NOR 1, L_0x1b2d8f0, L_0x1b2d610, C4<0>, C4<0>;
L_0x1b2d9e0 .delay (20000,20000,20000) L_0x1b2d9e0/d;
L_0x1b2db80/d .functor NOT 1, L_0x1b2d9e0, C4<0>, C4<0>, C4<0>;
L_0x1b2db80 .delay (10000,10000,10000) L_0x1b2db80/d;
v0x1ad0e40_0 .net "and_in0ncom", 0 0, L_0x1b2d8f0; 1 drivers
v0x1ad0f00_0 .net "and_in1com", 0 0, L_0x1b2d610; 1 drivers
v0x1ad0fa0_0 .alias "in0", 0 0, v0x1ad61b0_0;
v0x1ad1040_0 .alias "in1", 0 0, v0x1ad6330_0;
v0x1ad10c0_0 .net "nand_in0ncom", 0 0, L_0x1b2d7e0; 1 drivers
v0x1ad1160_0 .net "nand_in1com", 0 0, L_0x1b2d530; 1 drivers
v0x1ad1200_0 .net "ncom", 0 0, L_0x1b2d720; 1 drivers
v0x1ad12a0_0 .net "nor_wire", 0 0, L_0x1b2d9e0; 1 drivers
v0x1ad1340_0 .alias "result", 0 0, v0x1ad22a0_0;
v0x1ad13c0_0 .alias "sel0", 0 0, v0x1ad2010_0;
S_0x1ad0600 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1acfde0;
 .timescale -9 -12;
L_0x1b2dcb0/d .functor NAND 1, L_0x1b2db80, L_0x1b2ee20, C4<1>, C4<1>;
L_0x1b2dcb0 .delay (20000,20000,20000) L_0x1b2dcb0/d;
L_0x1b2de20/d .functor NOT 1, L_0x1b2dcb0, C4<0>, C4<0>, C4<0>;
L_0x1b2de20 .delay (10000,10000,10000) L_0x1b2de20/d;
L_0x1b2df30/d .functor NOT 1, L_0x1b2ee20, C4<0>, C4<0>, C4<0>;
L_0x1b2df30 .delay (10000,10000,10000) L_0x1b2df30/d;
L_0x1b2dff0/d .functor NAND 1, L_0x1b2d400, L_0x1b2df30, C4<1>, C4<1>;
L_0x1b2dff0 .delay (20000,20000,20000) L_0x1b2dff0/d;
L_0x1b2e140/d .functor NOT 1, L_0x1b2dff0, C4<0>, C4<0>, C4<0>;
L_0x1b2e140 .delay (10000,10000,10000) L_0x1b2e140/d;
L_0x1b2e230/d .functor NOR 1, L_0x1b2e140, L_0x1b2de20, C4<0>, C4<0>;
L_0x1b2e230 .delay (20000,20000,20000) L_0x1b2e230/d;
L_0x1b2e3d0/d .functor NOT 1, L_0x1b2e230, C4<0>, C4<0>, C4<0>;
L_0x1b2e3d0 .delay (10000,10000,10000) L_0x1b2e3d0/d;
v0x1ad06f0_0 .net "and_in0ncom", 0 0, L_0x1b2e140; 1 drivers
v0x1ad07b0_0 .net "and_in1com", 0 0, L_0x1b2de20; 1 drivers
v0x1ad0850_0 .alias "in0", 0 0, v0x1ad21c0_0;
v0x1ad08f0_0 .alias "in1", 0 0, v0x1ad22a0_0;
v0x1ad0970_0 .net "nand_in0ncom", 0 0, L_0x1b2dff0; 1 drivers
v0x1ad0a10_0 .net "nand_in1com", 0 0, L_0x1b2dcb0; 1 drivers
v0x1ad0ab0_0 .net "ncom", 0 0, L_0x1b2df30; 1 drivers
v0x1ad0b50_0 .net "nor_wire", 0 0, L_0x1b2e230; 1 drivers
v0x1ad0bf0_0 .alias "result", 0 0, v0x1ad2320_0;
v0x1ad0c70_0 .alias "sel0", 0 0, v0x1ad2090_0;
S_0x1acfed0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1acfde0;
 .timescale -9 -12;
L_0x1b2e500/d .functor NAND 1, C4<0>, L_0x1b2ef50, C4<1>, C4<1>;
L_0x1b2e500 .delay (20000,20000,20000) L_0x1b2e500/d;
L_0x1b2e680/d .functor NOT 1, L_0x1b2e500, C4<0>, C4<0>, C4<0>;
L_0x1b2e680 .delay (10000,10000,10000) L_0x1b2e680/d;
L_0x1b2e790/d .functor NOT 1, L_0x1b2ef50, C4<0>, C4<0>, C4<0>;
L_0x1b2e790 .delay (10000,10000,10000) L_0x1b2e790/d;
L_0x1b2e850/d .functor NAND 1, L_0x1b2e3d0, L_0x1b2e790, C4<1>, C4<1>;
L_0x1b2e850 .delay (20000,20000,20000) L_0x1b2e850/d;
L_0x1b2e9a0/d .functor NOT 1, L_0x1b2e850, C4<0>, C4<0>, C4<0>;
L_0x1b2e9a0 .delay (10000,10000,10000) L_0x1b2e9a0/d;
L_0x1b2ea90/d .functor NOR 1, L_0x1b2e9a0, L_0x1b2e680, C4<0>, C4<0>;
L_0x1b2ea90 .delay (20000,20000,20000) L_0x1b2ea90/d;
L_0x1b2ec30/d .functor NOT 1, L_0x1b2ea90, C4<0>, C4<0>, C4<0>;
L_0x1b2ec30 .delay (10000,10000,10000) L_0x1b2ec30/d;
v0x1acffc0_0 .net "and_in0ncom", 0 0, L_0x1b2e9a0; 1 drivers
v0x1ad0040_0 .net "and_in1com", 0 0, L_0x1b2e680; 1 drivers
v0x1ad00e0_0 .alias "in0", 0 0, v0x1ad2320_0;
v0x1ad0180_0 .alias "in1", 0 0, v0x1ad1ee0_0;
v0x1ad0200_0 .net "nand_in0ncom", 0 0, L_0x1b2e850; 1 drivers
v0x1ad02a0_0 .net "nand_in1com", 0 0, L_0x1b2e500; 1 drivers
v0x1ad0380_0 .net "ncom", 0 0, L_0x1b2e790; 1 drivers
v0x1ad0420_0 .net "nor_wire", 0 0, L_0x1b2ea90; 1 drivers
v0x1ad04c0_0 .alias "result", 0 0, v0x1ad5ef0_0;
v0x1ad0560_0 .alias "sel0", 0 0, v0x1ad2110_0;
S_0x1ac8a40 .scope generate, "ALU32[5]" "ALU32[5]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1ac7438 .param/l "i" 2 105, +C4<0101>;
S_0x1ac8b70 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1ac8a40;
 .timescale -9 -12;
L_0x1b23c90/d .functor NOT 1, L_0x1b34d50, C4<0>, C4<0>, C4<0>;
L_0x1b23c90 .delay (10000,10000,10000) L_0x1b23c90/d;
v0x1acf0c0_0 .net "carryin", 0 0, L_0x1b34b80; 1 drivers
v0x1acf160_0 .net "carryout", 0 0, L_0x1b30b30; 1 drivers
v0x1acf1e0_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1acf260_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1acf2e0_0 .net "notB", 0 0, L_0x1b23c90; 1 drivers
v0x1acf360_0 .net "operandA", 0 0, L_0x1b2f790; 1 drivers
v0x1acf3e0_0 .net "operandB", 0 0, L_0x1b34d50; 1 drivers
v0x1acf4f0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1acf570_0 .net "result", 0 0, L_0x1b34520; 1 drivers
v0x1acf640_0 .net "trueB", 0 0, L_0x1b2fd30; 1 drivers
v0x1acf720_0 .net "wAddSub", 0 0, L_0x1b30510; 1 drivers
v0x1acf830_0 .net "wNandAnd", 0 0, L_0x1b31af0; 1 drivers
v0x1acf9b0_0 .net "wNorOr", 0 0, L_0x1b32530; 1 drivers
v0x1acfac0_0 .net "wXor", 0 0, L_0x1b310b0; 1 drivers
L_0x1b34650 .part v0x1af9c80_0, 0, 1;
L_0x1b34710 .part v0x1af9c80_0, 1, 1;
L_0x1b34840 .part v0x1af9c80_0, 2, 1;
S_0x1ace8f0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1ac8b70;
 .timescale -9 -12;
L_0x1b2f840/d .functor NAND 1, L_0x1b23c90, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b2f840 .delay (20000,20000,20000) L_0x1b2f840/d;
L_0x1b2f900/d .functor NOT 1, L_0x1b2f840, C4<0>, C4<0>, C4<0>;
L_0x1b2f900 .delay (10000,10000,10000) L_0x1b2f900/d;
L_0x1b2f9c0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b2f9c0 .delay (10000,10000,10000) L_0x1b2f9c0/d;
L_0x1b2fa80/d .functor NAND 1, L_0x1b34d50, L_0x1b2f9c0, C4<1>, C4<1>;
L_0x1b2fa80 .delay (20000,20000,20000) L_0x1b2fa80/d;
L_0x1b2fb40/d .functor NOT 1, L_0x1b2fa80, C4<0>, C4<0>, C4<0>;
L_0x1b2fb40 .delay (10000,10000,10000) L_0x1b2fb40/d;
L_0x1b2fbe0/d .functor NOR 1, L_0x1b2fb40, L_0x1b2f900, C4<0>, C4<0>;
L_0x1b2fbe0 .delay (20000,20000,20000) L_0x1b2fbe0/d;
L_0x1b2fd30/d .functor NOT 1, L_0x1b2fbe0, C4<0>, C4<0>, C4<0>;
L_0x1b2fd30 .delay (10000,10000,10000) L_0x1b2fd30/d;
v0x1ace9e0_0 .net "and_in0ncom", 0 0, L_0x1b2fb40; 1 drivers
v0x1aceaa0_0 .net "and_in1com", 0 0, L_0x1b2f900; 1 drivers
v0x1aceb40_0 .alias "in0", 0 0, v0x1acf3e0_0;
v0x1acebc0_0 .alias "in1", 0 0, v0x1acf2e0_0;
v0x1acec40_0 .net "nand_in0ncom", 0 0, L_0x1b2fa80; 1 drivers
v0x1acece0_0 .net "nand_in1com", 0 0, L_0x1b2f840; 1 drivers
v0x1aced80_0 .net "ncom", 0 0, L_0x1b2f9c0; 1 drivers
v0x1acee20_0 .net "nor_wire", 0 0, L_0x1b2fbe0; 1 drivers
v0x1acef10_0 .alias "result", 0 0, v0x1acf640_0;
v0x1acefe0_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a79050 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1ac8b70;
 .timescale -9 -12;
L_0x1b30600/d .functor NAND 1, L_0x1b2f790, L_0x1b2fd30, C4<1>, C4<1>;
L_0x1b30600 .delay (20000,20000,20000) L_0x1b30600/d;
L_0x1b30770/d .functor NOT 1, L_0x1b30600, C4<0>, C4<0>, C4<0>;
L_0x1b30770 .delay (10000,10000,10000) L_0x1b30770/d;
L_0x1b30860/d .functor NAND 1, L_0x1b34b80, L_0x1b30030, C4<1>, C4<1>;
L_0x1b30860 .delay (20000,20000,20000) L_0x1b30860/d;
L_0x1b30900/d .functor NOT 1, L_0x1b30860, C4<0>, C4<0>, C4<0>;
L_0x1b30900 .delay (10000,10000,10000) L_0x1b30900/d;
L_0x1b309f0/d .functor NOR 1, L_0x1b30900, L_0x1b30770, C4<0>, C4<0>;
L_0x1b309f0 .delay (20000,20000,20000) L_0x1b309f0/d;
L_0x1b30b30/d .functor NOT 1, L_0x1b309f0, C4<0>, C4<0>, C4<0>;
L_0x1b30b30 .delay (10000,10000,10000) L_0x1b30b30/d;
v0x1ace1e0_0 .alias "a", 0 0, v0x1acf360_0;
v0x1ace2f0_0 .net "and_ab", 0 0, L_0x1b30770; 1 drivers
v0x1ace390_0 .net "and_xor_ab_c", 0 0, L_0x1b30900; 1 drivers
v0x1ace430_0 .alias "b", 0 0, v0x1acf640_0;
v0x1ace4b0_0 .alias "carryin", 0 0, v0x1acf0c0_0;
v0x1ace530_0 .alias "carryout", 0 0, v0x1acf160_0;
v0x1ace5f0_0 .net "nand_ab", 0 0, L_0x1b30600; 1 drivers
v0x1ace670_0 .net "nand_xor_ab_c", 0 0, L_0x1b30860; 1 drivers
v0x1ace6f0_0 .net "nco", 0 0, L_0x1b309f0; 1 drivers
v0x1ace790_0 .alias "sum", 0 0, v0x1acf720_0;
v0x1ace870_0 .net "xor_ab", 0 0, L_0x1b30030; 1 drivers
S_0x1acdc90 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a79050;
 .timescale -9 -12;
L_0x1b2fea0/d .functor NAND 1, L_0x1b2f790, L_0x1b2fd30, C4<1>, C4<1>;
L_0x1b2fea0 .delay (20000,20000,20000) L_0x1b2fea0/d;
L_0x1b2ff80/d .functor NOR 1, L_0x1b2f790, L_0x1b2fd30, C4<0>, C4<0>;
L_0x1b2ff80 .delay (20000,20000,20000) L_0x1b2ff80/d;
L_0x1ad38d0/d .functor NOT 1, L_0x1b2ff80, C4<0>, C4<0>, C4<0>;
L_0x1ad38d0 .delay (10000,10000,10000) L_0x1ad38d0/d;
L_0x1ae0bd0/d .functor NAND 1, L_0x1ad38d0, L_0x1b2fea0, C4<1>, C4<1>;
L_0x1ae0bd0 .delay (20000,20000,20000) L_0x1ae0bd0/d;
L_0x1b30030/d .functor NOT 1, L_0x1ae0bd0, C4<0>, C4<0>, C4<0>;
L_0x1b30030 .delay (10000,10000,10000) L_0x1b30030/d;
v0x1acdd80_0 .alias "a", 0 0, v0x1acf360_0;
v0x1acde20_0 .alias "b", 0 0, v0x1acf640_0;
v0x1acdec0_0 .net "nand_ab", 0 0, L_0x1b2fea0; 1 drivers
v0x1acdf60_0 .net "nor_ab", 0 0, L_0x1b2ff80; 1 drivers
v0x1acdfe0_0 .net "nxor_ab", 0 0, L_0x1ae0bd0; 1 drivers
v0x1ace080_0 .net "or_ab", 0 0, L_0x1ad38d0; 1 drivers
v0x1ace160_0 .alias "result", 0 0, v0x1ace870_0;
S_0x1a79140 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a79050;
 .timescale -9 -12;
L_0x1b30120/d .functor NAND 1, L_0x1b30030, L_0x1b34b80, C4<1>, C4<1>;
L_0x1b30120 .delay (20000,20000,20000) L_0x1b30120/d;
L_0x1b30250/d .functor NOR 1, L_0x1b30030, L_0x1b34b80, C4<0>, C4<0>;
L_0x1b30250 .delay (20000,20000,20000) L_0x1b30250/d;
L_0x1b30380/d .functor NOT 1, L_0x1b30250, C4<0>, C4<0>, C4<0>;
L_0x1b30380 .delay (10000,10000,10000) L_0x1b30380/d;
L_0x1b30420/d .functor NAND 1, L_0x1b30380, L_0x1b30120, C4<1>, C4<1>;
L_0x1b30420 .delay (20000,20000,20000) L_0x1b30420/d;
L_0x1b30510/d .functor NOT 1, L_0x1b30420, C4<0>, C4<0>, C4<0>;
L_0x1b30510 .delay (10000,10000,10000) L_0x1b30510/d;
v0x1acd840_0 .alias "a", 0 0, v0x1ace870_0;
v0x1acd8c0_0 .alias "b", 0 0, v0x1acf0c0_0;
v0x1acd940_0 .net "nand_ab", 0 0, L_0x1b30120; 1 drivers
v0x1acd9c0_0 .net "nor_ab", 0 0, L_0x1b30250; 1 drivers
v0x1acda40_0 .net "nxor_ab", 0 0, L_0x1b30420; 1 drivers
v0x1acdae0_0 .net "or_ab", 0 0, L_0x1b30380; 1 drivers
v0x1acdbc0_0 .alias "result", 0 0, v0x1acf720_0;
S_0x1a78b00 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1ac8b70;
 .timescale -9 -12;
L_0x1b30cb0/d .functor NAND 1, L_0x1b2f790, L_0x1b34d50, C4<1>, C4<1>;
L_0x1b30cb0 .delay (20000,20000,20000) L_0x1b30cb0/d;
L_0x1b30d50/d .functor NOR 1, L_0x1b2f790, L_0x1b34d50, C4<0>, C4<0>;
L_0x1b30d50 .delay (20000,20000,20000) L_0x1b30d50/d;
L_0x1b30ec0/d .functor NOT 1, L_0x1b30d50, C4<0>, C4<0>, C4<0>;
L_0x1b30ec0 .delay (10000,10000,10000) L_0x1b30ec0/d;
L_0x1b30f70/d .functor NAND 1, L_0x1b30ec0, L_0x1b30cb0, C4<1>, C4<1>;
L_0x1b30f70 .delay (20000,20000,20000) L_0x1b30f70/d;
L_0x1b310b0/d .functor NOT 1, L_0x1b30f70, C4<0>, C4<0>, C4<0>;
L_0x1b310b0 .delay (10000,10000,10000) L_0x1b310b0/d;
v0x1a78bf0_0 .alias "a", 0 0, v0x1acf360_0;
v0x1a78c70_0 .alias "b", 0 0, v0x1acf3e0_0;
v0x1a78d40_0 .net "nand_ab", 0 0, L_0x1b30cb0; 1 drivers
v0x1a78dc0_0 .net "nor_ab", 0 0, L_0x1b30d50; 1 drivers
v0x1a78e40_0 .net "nxor_ab", 0 0, L_0x1b30f70; 1 drivers
v0x1a78ec0_0 .net "or_ab", 0 0, L_0x1b30ec0; 1 drivers
v0x1a78f80_0 .alias "result", 0 0, v0x1acfac0_0;
S_0x1acbcc0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1ac8b70;
 .timescale -9 -12;
L_0x1b311e0/d .functor NAND 1, L_0x1b2f790, L_0x1b34d50, C4<1>, C4<1>;
L_0x1b311e0 .delay (20000,20000,20000) L_0x1b311e0/d;
L_0x1b31330/d .functor NOT 1, L_0x1b311e0, C4<0>, C4<0>, C4<0>;
L_0x1b31330 .delay (10000,10000,10000) L_0x1b31330/d;
v0x1acc530_0 .alias "a", 0 0, v0x1acf360_0;
v0x1acc5d0_0 .net "and_ab", 0 0, L_0x1b31330; 1 drivers
v0x1acc650_0 .alias "b", 0 0, v0x1acf3e0_0;
v0x1acc6d0_0 .net "nand_ab", 0 0, L_0x1b311e0; 1 drivers
v0x1acc7b0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a78a80_0 .alias "result", 0 0, v0x1acf830_0;
S_0x1acbdb0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1acbcc0;
 .timescale -9 -12;
L_0x1b31460/d .functor NAND 1, L_0x1b31330, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b31460 .delay (20000,20000,20000) L_0x1b31460/d;
L_0x1b31540/d .functor NOT 1, L_0x1b31460, C4<0>, C4<0>, C4<0>;
L_0x1b31540 .delay (10000,10000,10000) L_0x1b31540/d;
L_0x1b31650/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b31650 .delay (10000,10000,10000) L_0x1b31650/d;
L_0x1b31710/d .functor NAND 1, L_0x1b311e0, L_0x1b31650, C4<1>, C4<1>;
L_0x1b31710 .delay (20000,20000,20000) L_0x1b31710/d;
L_0x1b31860/d .functor NOT 1, L_0x1b31710, C4<0>, C4<0>, C4<0>;
L_0x1b31860 .delay (10000,10000,10000) L_0x1b31860/d;
L_0x1b31950/d .functor NOR 1, L_0x1b31860, L_0x1b31540, C4<0>, C4<0>;
L_0x1b31950 .delay (20000,20000,20000) L_0x1b31950/d;
L_0x1b31af0/d .functor NOT 1, L_0x1b31950, C4<0>, C4<0>, C4<0>;
L_0x1b31af0 .delay (10000,10000,10000) L_0x1b31af0/d;
v0x1acbea0_0 .net "and_in0ncom", 0 0, L_0x1b31860; 1 drivers
v0x1acbf20_0 .net "and_in1com", 0 0, L_0x1b31540; 1 drivers
v0x1acbfa0_0 .alias "in0", 0 0, v0x1acc6d0_0;
v0x1acc040_0 .alias "in1", 0 0, v0x1acc5d0_0;
v0x1acc0c0_0 .net "nand_in0ncom", 0 0, L_0x1b31710; 1 drivers
v0x1acc160_0 .net "nand_in1com", 0 0, L_0x1b31460; 1 drivers
v0x1acc240_0 .net "ncom", 0 0, L_0x1b31650; 1 drivers
v0x1acc2e0_0 .net "nor_wire", 0 0, L_0x1b31950; 1 drivers
v0x1acc380_0 .alias "result", 0 0, v0x1acf830_0;
v0x1acc450_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1acb220 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1ac8b70;
 .timescale -9 -12;
L_0x1b31c20/d .functor NOR 1, L_0x1b2f790, L_0x1b34d50, C4<0>, C4<0>;
L_0x1b31c20 .delay (20000,20000,20000) L_0x1b31c20/d;
L_0x1b31d70/d .functor NOT 1, L_0x1b31c20, C4<0>, C4<0>, C4<0>;
L_0x1b31d70 .delay (10000,10000,10000) L_0x1b31d70/d;
v0x1acb9a0_0 .alias "a", 0 0, v0x1acf360_0;
v0x1acba20_0 .alias "b", 0 0, v0x1acf3e0_0;
v0x1acbac0_0 .net "nor_ab", 0 0, L_0x1b31c20; 1 drivers
v0x1acbb40_0 .net "or_ab", 0 0, L_0x1b31d70; 1 drivers
v0x1acbbc0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1acbc40_0 .alias "result", 0 0, v0x1acf9b0_0;
S_0x1acb310 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1acb220;
 .timescale -9 -12;
L_0x1b31ea0/d .functor NAND 1, L_0x1b31d70, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b31ea0 .delay (20000,20000,20000) L_0x1b31ea0/d;
L_0x1b31f80/d .functor NOT 1, L_0x1b31ea0, C4<0>, C4<0>, C4<0>;
L_0x1b31f80 .delay (10000,10000,10000) L_0x1b31f80/d;
L_0x1b32090/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b32090 .delay (10000,10000,10000) L_0x1b32090/d;
L_0x1b32150/d .functor NAND 1, L_0x1b31c20, L_0x1b32090, C4<1>, C4<1>;
L_0x1b32150 .delay (20000,20000,20000) L_0x1b32150/d;
L_0x1b322a0/d .functor NOT 1, L_0x1b32150, C4<0>, C4<0>, C4<0>;
L_0x1b322a0 .delay (10000,10000,10000) L_0x1b322a0/d;
L_0x1b32390/d .functor NOR 1, L_0x1b322a0, L_0x1b31f80, C4<0>, C4<0>;
L_0x1b32390 .delay (20000,20000,20000) L_0x1b32390/d;
L_0x1b32530/d .functor NOT 1, L_0x1b32390, C4<0>, C4<0>, C4<0>;
L_0x1b32530 .delay (10000,10000,10000) L_0x1b32530/d;
v0x1acb400_0 .net "and_in0ncom", 0 0, L_0x1b322a0; 1 drivers
v0x1acb480_0 .net "and_in1com", 0 0, L_0x1b31f80; 1 drivers
v0x1acb500_0 .alias "in0", 0 0, v0x1acbac0_0;
v0x1acb580_0 .alias "in1", 0 0, v0x1acbb40_0;
v0x1acb600_0 .net "nand_in0ncom", 0 0, L_0x1b32150; 1 drivers
v0x1acb680_0 .net "nand_in1com", 0 0, L_0x1b31ea0; 1 drivers
v0x1acb700_0 .net "ncom", 0 0, L_0x1b32090; 1 drivers
v0x1acb780_0 .net "nor_wire", 0 0, L_0x1b32390; 1 drivers
v0x1acb850_0 .alias "result", 0 0, v0x1acf9b0_0;
v0x1acb920_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1ac8c60 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1ac8b70;
 .timescale -9 -12;
v0x1acaa70_0 .alias "in0", 0 0, v0x1acf720_0;
v0x1acab20_0 .alias "in1", 0 0, v0x1acfac0_0;
v0x1acabd0_0 .alias "in2", 0 0, v0x1acf830_0;
v0x1acac80_0 .alias "in3", 0 0, v0x1acf9b0_0;
v0x1acad60_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1acae10_0 .alias "result", 0 0, v0x1acf570_0;
v0x1acae90_0 .net "sel0", 0 0, L_0x1b34650; 1 drivers
v0x1acaf10_0 .net "sel1", 0 0, L_0x1b34710; 1 drivers
v0x1acaf90_0 .net "sel2", 0 0, L_0x1b34840; 1 drivers
v0x1acb040_0 .net "w0", 0 0, L_0x1b32cf0; 1 drivers
v0x1acb120_0 .net "w1", 0 0, L_0x1b33470; 1 drivers
v0x1acb1a0_0 .net "w2", 0 0, L_0x1b33cc0; 1 drivers
S_0x1aca320 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1ac8c60;
 .timescale -9 -12;
L_0x1b32660/d .functor NAND 1, L_0x1b310b0, L_0x1b34650, C4<1>, C4<1>;
L_0x1b32660 .delay (20000,20000,20000) L_0x1b32660/d;
L_0x1b32740/d .functor NOT 1, L_0x1b32660, C4<0>, C4<0>, C4<0>;
L_0x1b32740 .delay (10000,10000,10000) L_0x1b32740/d;
L_0x1b32850/d .functor NOT 1, L_0x1b34650, C4<0>, C4<0>, C4<0>;
L_0x1b32850 .delay (10000,10000,10000) L_0x1b32850/d;
L_0x1b329a0/d .functor NAND 1, L_0x1b30510, L_0x1b32850, C4<1>, C4<1>;
L_0x1b329a0 .delay (20000,20000,20000) L_0x1b329a0/d;
L_0x1b32a60/d .functor NOT 1, L_0x1b329a0, C4<0>, C4<0>, C4<0>;
L_0x1b32a60 .delay (10000,10000,10000) L_0x1b32a60/d;
L_0x1b32b50/d .functor NOR 1, L_0x1b32a60, L_0x1b32740, C4<0>, C4<0>;
L_0x1b32b50 .delay (20000,20000,20000) L_0x1b32b50/d;
L_0x1b32cf0/d .functor NOT 1, L_0x1b32b50, C4<0>, C4<0>, C4<0>;
L_0x1b32cf0 .delay (10000,10000,10000) L_0x1b32cf0/d;
v0x1aca410_0 .net "and_in0ncom", 0 0, L_0x1b32a60; 1 drivers
v0x1aca4d0_0 .net "and_in1com", 0 0, L_0x1b32740; 1 drivers
v0x1aca570_0 .alias "in0", 0 0, v0x1acf720_0;
v0x1aca610_0 .alias "in1", 0 0, v0x1acfac0_0;
v0x1aca690_0 .net "nand_in0ncom", 0 0, L_0x1b329a0; 1 drivers
v0x1aca730_0 .net "nand_in1com", 0 0, L_0x1b32660; 1 drivers
v0x1aca7d0_0 .net "ncom", 0 0, L_0x1b32850; 1 drivers
v0x1aca870_0 .net "nor_wire", 0 0, L_0x1b32b50; 1 drivers
v0x1aca910_0 .alias "result", 0 0, v0x1acb040_0;
v0x1aca990_0 .alias "sel0", 0 0, v0x1acae90_0;
S_0x1ac9bd0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1ac8c60;
 .timescale -9 -12;
L_0x1b32e20/d .functor NAND 1, L_0x1b32530, L_0x1b34650, C4<1>, C4<1>;
L_0x1b32e20 .delay (20000,20000,20000) L_0x1b32e20/d;
L_0x1b32f00/d .functor NOT 1, L_0x1b32e20, C4<0>, C4<0>, C4<0>;
L_0x1b32f00 .delay (10000,10000,10000) L_0x1b32f00/d;
L_0x1b33010/d .functor NOT 1, L_0x1b34650, C4<0>, C4<0>, C4<0>;
L_0x1b33010 .delay (10000,10000,10000) L_0x1b33010/d;
L_0x1b330d0/d .functor NAND 1, L_0x1b31af0, L_0x1b33010, C4<1>, C4<1>;
L_0x1b330d0 .delay (20000,20000,20000) L_0x1b330d0/d;
L_0x1b331e0/d .functor NOT 1, L_0x1b330d0, C4<0>, C4<0>, C4<0>;
L_0x1b331e0 .delay (10000,10000,10000) L_0x1b331e0/d;
L_0x1b332d0/d .functor NOR 1, L_0x1b331e0, L_0x1b32f00, C4<0>, C4<0>;
L_0x1b332d0 .delay (20000,20000,20000) L_0x1b332d0/d;
L_0x1b33470/d .functor NOT 1, L_0x1b332d0, C4<0>, C4<0>, C4<0>;
L_0x1b33470 .delay (10000,10000,10000) L_0x1b33470/d;
v0x1ac9cc0_0 .net "and_in0ncom", 0 0, L_0x1b331e0; 1 drivers
v0x1ac9d80_0 .net "and_in1com", 0 0, L_0x1b32f00; 1 drivers
v0x1ac9e20_0 .alias "in0", 0 0, v0x1acf830_0;
v0x1ac9ec0_0 .alias "in1", 0 0, v0x1acf9b0_0;
v0x1ac9f40_0 .net "nand_in0ncom", 0 0, L_0x1b330d0; 1 drivers
v0x1ac9fe0_0 .net "nand_in1com", 0 0, L_0x1b32e20; 1 drivers
v0x1aca080_0 .net "ncom", 0 0, L_0x1b33010; 1 drivers
v0x1aca120_0 .net "nor_wire", 0 0, L_0x1b332d0; 1 drivers
v0x1aca1c0_0 .alias "result", 0 0, v0x1acb120_0;
v0x1aca240_0 .alias "sel0", 0 0, v0x1acae90_0;
S_0x1ac9480 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1ac8c60;
 .timescale -9 -12;
L_0x1b335a0/d .functor NAND 1, L_0x1b33470, L_0x1b34710, C4<1>, C4<1>;
L_0x1b335a0 .delay (20000,20000,20000) L_0x1b335a0/d;
L_0x1b33710/d .functor NOT 1, L_0x1b335a0, C4<0>, C4<0>, C4<0>;
L_0x1b33710 .delay (10000,10000,10000) L_0x1b33710/d;
L_0x1b33820/d .functor NOT 1, L_0x1b34710, C4<0>, C4<0>, C4<0>;
L_0x1b33820 .delay (10000,10000,10000) L_0x1b33820/d;
L_0x1b338e0/d .functor NAND 1, L_0x1b32cf0, L_0x1b33820, C4<1>, C4<1>;
L_0x1b338e0 .delay (20000,20000,20000) L_0x1b338e0/d;
L_0x1b33a30/d .functor NOT 1, L_0x1b338e0, C4<0>, C4<0>, C4<0>;
L_0x1b33a30 .delay (10000,10000,10000) L_0x1b33a30/d;
L_0x1b33b20/d .functor NOR 1, L_0x1b33a30, L_0x1b33710, C4<0>, C4<0>;
L_0x1b33b20 .delay (20000,20000,20000) L_0x1b33b20/d;
L_0x1b33cc0/d .functor NOT 1, L_0x1b33b20, C4<0>, C4<0>, C4<0>;
L_0x1b33cc0 .delay (10000,10000,10000) L_0x1b33cc0/d;
v0x1ac9570_0 .net "and_in0ncom", 0 0, L_0x1b33a30; 1 drivers
v0x1ac9630_0 .net "and_in1com", 0 0, L_0x1b33710; 1 drivers
v0x1ac96d0_0 .alias "in0", 0 0, v0x1acb040_0;
v0x1ac9770_0 .alias "in1", 0 0, v0x1acb120_0;
v0x1ac97f0_0 .net "nand_in0ncom", 0 0, L_0x1b338e0; 1 drivers
v0x1ac9890_0 .net "nand_in1com", 0 0, L_0x1b335a0; 1 drivers
v0x1ac9930_0 .net "ncom", 0 0, L_0x1b33820; 1 drivers
v0x1ac99d0_0 .net "nor_wire", 0 0, L_0x1b33b20; 1 drivers
v0x1ac9a70_0 .alias "result", 0 0, v0x1acb1a0_0;
v0x1ac9af0_0 .alias "sel0", 0 0, v0x1acaf10_0;
S_0x1ac8d50 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1ac8c60;
 .timescale -9 -12;
L_0x1b33df0/d .functor NAND 1, C4<0>, L_0x1b34840, C4<1>, C4<1>;
L_0x1b33df0 .delay (20000,20000,20000) L_0x1b33df0/d;
L_0x1b33f70/d .functor NOT 1, L_0x1b33df0, C4<0>, C4<0>, C4<0>;
L_0x1b33f70 .delay (10000,10000,10000) L_0x1b33f70/d;
L_0x1b34080/d .functor NOT 1, L_0x1b34840, C4<0>, C4<0>, C4<0>;
L_0x1b34080 .delay (10000,10000,10000) L_0x1b34080/d;
L_0x1b34140/d .functor NAND 1, L_0x1b33cc0, L_0x1b34080, C4<1>, C4<1>;
L_0x1b34140 .delay (20000,20000,20000) L_0x1b34140/d;
L_0x1b34290/d .functor NOT 1, L_0x1b34140, C4<0>, C4<0>, C4<0>;
L_0x1b34290 .delay (10000,10000,10000) L_0x1b34290/d;
L_0x1b34380/d .functor NOR 1, L_0x1b34290, L_0x1b33f70, C4<0>, C4<0>;
L_0x1b34380 .delay (20000,20000,20000) L_0x1b34380/d;
L_0x1b34520/d .functor NOT 1, L_0x1b34380, C4<0>, C4<0>, C4<0>;
L_0x1b34520 .delay (10000,10000,10000) L_0x1b34520/d;
v0x1ac8e40_0 .net "and_in0ncom", 0 0, L_0x1b34290; 1 drivers
v0x1ac8ec0_0 .net "and_in1com", 0 0, L_0x1b33f70; 1 drivers
v0x1ac8f60_0 .alias "in0", 0 0, v0x1acb1a0_0;
v0x1ac9000_0 .alias "in1", 0 0, v0x1acad60_0;
v0x1ac9080_0 .net "nand_in0ncom", 0 0, L_0x1b34140; 1 drivers
v0x1ac9120_0 .net "nand_in1com", 0 0, L_0x1b33df0; 1 drivers
v0x1ac9200_0 .net "ncom", 0 0, L_0x1b34080; 1 drivers
v0x1ac92a0_0 .net "nor_wire", 0 0, L_0x1b34380; 1 drivers
v0x1ac9340_0 .alias "result", 0 0, v0x1acf570_0;
v0x1ac93e0_0 .alias "sel0", 0 0, v0x1acaf90_0;
S_0x1ac20c0 .scope generate, "ALU32[6]" "ALU32[6]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1ac0ab8 .param/l "i" 2 105, +C4<0110>;
S_0x1ac21f0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1ac20c0;
 .timescale -9 -12;
L_0x1b1df80/d .functor NOT 1, L_0x1b3a7b0, C4<0>, C4<0>, C4<0>;
L_0x1b1df80 .delay (10000,10000,10000) L_0x1b1df80/d;
v0x1ac7f40_0 .net "carryin", 0 0, L_0x1b3aa20; 1 drivers
v0x1ac7fe0_0 .net "carryout", 0 0, L_0x1b36690; 1 drivers
v0x1ac8060_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1ac80e0_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1ac8160_0 .net "notB", 0 0, L_0x1b1df80; 1 drivers
v0x1ac81e0_0 .net "operandA", 0 0, L_0x1b3a890; 1 drivers
v0x1ac8260_0 .net "operandB", 0 0, L_0x1b3a7b0; 1 drivers
v0x1ac8370_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ac83f0_0 .net "result", 0 0, L_0x1b3a180; 1 drivers
v0x1ac84c0_0 .net "trueB", 0 0, L_0x1b354d0; 1 drivers
v0x1ac85a0_0 .net "wAddSub", 0 0, L_0x1b35ff0; 1 drivers
v0x1ac86b0_0 .net "wNandAnd", 0 0, L_0x1b37750; 1 drivers
v0x1ac8830_0 .net "wNorOr", 0 0, L_0x1b38190; 1 drivers
v0x1ac8940_0 .net "wXor", 0 0, L_0x1b36cf0; 1 drivers
L_0x1b3a2b0 .part v0x1af9c80_0, 0, 1;
L_0x1b3a370 .part v0x1af9c80_0, 1, 1;
L_0x1b3a4a0 .part v0x1af9c80_0, 2, 1;
S_0x1ac7770 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1ac21f0;
 .timescale -9 -12;
L_0x1b34f20/d .functor NAND 1, L_0x1b1df80, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b34f20 .delay (20000,20000,20000) L_0x1b34f20/d;
L_0x1b35000/d .functor NOT 1, L_0x1b34f20, C4<0>, C4<0>, C4<0>;
L_0x1b35000 .delay (10000,10000,10000) L_0x1b35000/d;
L_0x1b350c0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b350c0 .delay (10000,10000,10000) L_0x1b350c0/d;
L_0x1b35180/d .functor NAND 1, L_0x1b3a7b0, L_0x1b350c0, C4<1>, C4<1>;
L_0x1b35180 .delay (20000,20000,20000) L_0x1b35180/d;
L_0x1b35240/d .functor NOT 1, L_0x1b35180, C4<0>, C4<0>, C4<0>;
L_0x1b35240 .delay (10000,10000,10000) L_0x1b35240/d;
L_0x1b35330/d .functor NOR 1, L_0x1b35240, L_0x1b35000, C4<0>, C4<0>;
L_0x1b35330 .delay (20000,20000,20000) L_0x1b35330/d;
L_0x1b354d0/d .functor NOT 1, L_0x1b35330, C4<0>, C4<0>, C4<0>;
L_0x1b354d0 .delay (10000,10000,10000) L_0x1b354d0/d;
v0x1ac7860_0 .net "and_in0ncom", 0 0, L_0x1b35240; 1 drivers
v0x1ac7920_0 .net "and_in1com", 0 0, L_0x1b35000; 1 drivers
v0x1ac79c0_0 .alias "in0", 0 0, v0x1ac8260_0;
v0x1ac7a40_0 .alias "in1", 0 0, v0x1ac8160_0;
v0x1ac7ac0_0 .net "nand_in0ncom", 0 0, L_0x1b35180; 1 drivers
v0x1ac7b60_0 .net "nand_in1com", 0 0, L_0x1b34f20; 1 drivers
v0x1ac7c00_0 .net "ncom", 0 0, L_0x1b350c0; 1 drivers
v0x1ac7ca0_0 .net "nor_wire", 0 0, L_0x1b35330; 1 drivers
v0x1ac7d90_0 .alias "result", 0 0, v0x1ac84c0_0;
v0x1ac7e60_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1ac6480 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1ac21f0;
 .timescale -9 -12;
L_0x1b36100/d .functor NAND 1, L_0x1b3a890, L_0x1b354d0, C4<1>, C4<1>;
L_0x1b36100 .delay (20000,20000,20000) L_0x1b36100/d;
L_0x1b36290/d .functor NOT 1, L_0x1b36100, C4<0>, C4<0>, C4<0>;
L_0x1b36290 .delay (10000,10000,10000) L_0x1b36290/d;
L_0x1b36380/d .functor NAND 1, L_0x1b3aa20, L_0x1b35a50, C4<1>, C4<1>;
L_0x1b36380 .delay (20000,20000,20000) L_0x1b36380/d;
L_0x1b36440/d .functor NOT 1, L_0x1b36380, C4<0>, C4<0>, C4<0>;
L_0x1b36440 .delay (10000,10000,10000) L_0x1b36440/d;
L_0x1b36550/d .functor NOR 1, L_0x1b36440, L_0x1b36290, C4<0>, C4<0>;
L_0x1b36550 .delay (20000,20000,20000) L_0x1b36550/d;
L_0x1b36690/d .functor NOT 1, L_0x1b36550, C4<0>, C4<0>, C4<0>;
L_0x1b36690 .delay (10000,10000,10000) L_0x1b36690/d;
v0x1ac7060_0 .alias "a", 0 0, v0x1ac81e0_0;
v0x1ac7170_0 .net "and_ab", 0 0, L_0x1b36290; 1 drivers
v0x1ac7210_0 .net "and_xor_ab_c", 0 0, L_0x1b36440; 1 drivers
v0x1ac72b0_0 .alias "b", 0 0, v0x1ac84c0_0;
v0x1ac7330_0 .alias "carryin", 0 0, v0x1ac7f40_0;
v0x1ac73b0_0 .alias "carryout", 0 0, v0x1ac7fe0_0;
v0x1ac7470_0 .net "nand_ab", 0 0, L_0x1b36100; 1 drivers
v0x1ac74f0_0 .net "nand_xor_ab_c", 0 0, L_0x1b36380; 1 drivers
v0x1ac7570_0 .net "nco", 0 0, L_0x1b36550; 1 drivers
v0x1ac7610_0 .alias "sum", 0 0, v0x1ac85a0_0;
v0x1ac76f0_0 .net "xor_ab", 0 0, L_0x1b35a50; 1 drivers
S_0x1ac6b10 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1ac6480;
 .timescale -9 -12;
L_0x1b35640/d .functor NAND 1, L_0x1b3a890, L_0x1b354d0, C4<1>, C4<1>;
L_0x1b35640 .delay (20000,20000,20000) L_0x1b35640/d;
L_0x1b35720/d .functor NOR 1, L_0x1b3a890, L_0x1b354d0, C4<0>, C4<0>;
L_0x1b35720 .delay (20000,20000,20000) L_0x1b35720/d;
L_0x1b357e0/d .functor NOT 1, L_0x1b35720, C4<0>, C4<0>, C4<0>;
L_0x1b357e0 .delay (10000,10000,10000) L_0x1b357e0/d;
L_0x1b358f0/d .functor NAND 1, L_0x1b357e0, L_0x1b35640, C4<1>, C4<1>;
L_0x1b358f0 .delay (20000,20000,20000) L_0x1b358f0/d;
L_0x1b35a50/d .functor NOT 1, L_0x1b358f0, C4<0>, C4<0>, C4<0>;
L_0x1b35a50 .delay (10000,10000,10000) L_0x1b35a50/d;
v0x1ac6c00_0 .alias "a", 0 0, v0x1ac81e0_0;
v0x1ac6ca0_0 .alias "b", 0 0, v0x1ac84c0_0;
v0x1ac6d40_0 .net "nand_ab", 0 0, L_0x1b35640; 1 drivers
v0x1ac6de0_0 .net "nor_ab", 0 0, L_0x1b35720; 1 drivers
v0x1ac6e60_0 .net "nxor_ab", 0 0, L_0x1b358f0; 1 drivers
v0x1ac6f00_0 .net "or_ab", 0 0, L_0x1b357e0; 1 drivers
v0x1ac6fe0_0 .alias "result", 0 0, v0x1ac76f0_0;
S_0x1ac6570 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1ac6480;
 .timescale -9 -12;
L_0x1b35b60/d .functor NAND 1, L_0x1b35a50, L_0x1b3aa20, C4<1>, C4<1>;
L_0x1b35b60 .delay (20000,20000,20000) L_0x1b35b60/d;
L_0x1b35cd0/d .functor NOR 1, L_0x1b35a50, L_0x1b3aa20, C4<0>, C4<0>;
L_0x1b35cd0 .delay (20000,20000,20000) L_0x1b35cd0/d;
L_0x1b35e20/d .functor NOT 1, L_0x1b35cd0, C4<0>, C4<0>, C4<0>;
L_0x1b35e20 .delay (10000,10000,10000) L_0x1b35e20/d;
L_0x1b35ee0/d .functor NAND 1, L_0x1b35e20, L_0x1b35b60, C4<1>, C4<1>;
L_0x1b35ee0 .delay (20000,20000,20000) L_0x1b35ee0/d;
L_0x1b35ff0/d .functor NOT 1, L_0x1b35ee0, C4<0>, C4<0>, C4<0>;
L_0x1b35ff0 .delay (10000,10000,10000) L_0x1b35ff0/d;
v0x1ac6660_0 .alias "a", 0 0, v0x1ac76f0_0;
v0x1ac6700_0 .alias "b", 0 0, v0x1ac7f40_0;
v0x1ac67a0_0 .net "nand_ab", 0 0, L_0x1b35b60; 1 drivers
v0x1ac6840_0 .net "nor_ab", 0 0, L_0x1b35cd0; 1 drivers
v0x1ac68c0_0 .net "nxor_ab", 0 0, L_0x1b35ee0; 1 drivers
v0x1ac6960_0 .net "or_ab", 0 0, L_0x1b35e20; 1 drivers
v0x1ac6a40_0 .alias "result", 0 0, v0x1ac85a0_0;
S_0x1ac5f30 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1ac21f0;
 .timescale -9 -12;
L_0x1b36850/d .functor NAND 1, L_0x1b3a890, L_0x1b3a7b0, C4<1>, C4<1>;
L_0x1b36850 .delay (20000,20000,20000) L_0x1b36850/d;
L_0x1b36930/d .functor NOR 1, L_0x1b3a890, L_0x1b3a7b0, C4<0>, C4<0>;
L_0x1b36930 .delay (20000,20000,20000) L_0x1b36930/d;
L_0x1b36ac0/d .functor NOT 1, L_0x1b36930, C4<0>, C4<0>, C4<0>;
L_0x1b36ac0 .delay (10000,10000,10000) L_0x1b36ac0/d;
L_0x1b36bb0/d .functor NAND 1, L_0x1b36ac0, L_0x1b36850, C4<1>, C4<1>;
L_0x1b36bb0 .delay (20000,20000,20000) L_0x1b36bb0/d;
L_0x1b36cf0/d .functor NOT 1, L_0x1b36bb0, C4<0>, C4<0>, C4<0>;
L_0x1b36cf0 .delay (10000,10000,10000) L_0x1b36cf0/d;
v0x1ac6020_0 .alias "a", 0 0, v0x1ac81e0_0;
v0x1ac60a0_0 .alias "b", 0 0, v0x1ac8260_0;
v0x1ac6170_0 .net "nand_ab", 0 0, L_0x1b36850; 1 drivers
v0x1ac61f0_0 .net "nor_ab", 0 0, L_0x1b36930; 1 drivers
v0x1ac6270_0 .net "nxor_ab", 0 0, L_0x1b36bb0; 1 drivers
v0x1ac62f0_0 .net "or_ab", 0 0, L_0x1b36ac0; 1 drivers
v0x1ac63b0_0 .alias "result", 0 0, v0x1ac8940_0;
S_0x1ac5340 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1ac21f0;
 .timescale -9 -12;
L_0x1b36e40/d .functor NAND 1, L_0x1b3a890, L_0x1b3a7b0, C4<1>, C4<1>;
L_0x1b36e40 .delay (20000,20000,20000) L_0x1b36e40/d;
L_0x1b36f90/d .functor NOT 1, L_0x1b36e40, C4<0>, C4<0>, C4<0>;
L_0x1b36f90 .delay (10000,10000,10000) L_0x1b36f90/d;
v0x1ac5bb0_0 .alias "a", 0 0, v0x1ac81e0_0;
v0x1ac5c50_0 .net "and_ab", 0 0, L_0x1b36f90; 1 drivers
v0x1ac5cd0_0 .alias "b", 0 0, v0x1ac8260_0;
v0x1ac5d50_0 .net "nand_ab", 0 0, L_0x1b36e40; 1 drivers
v0x1ac5e30_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ac5eb0_0 .alias "result", 0 0, v0x1ac86b0_0;
S_0x1ac5430 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1ac5340;
 .timescale -9 -12;
L_0x1b370c0/d .functor NAND 1, L_0x1b36f90, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b370c0 .delay (20000,20000,20000) L_0x1b370c0/d;
L_0x1b371a0/d .functor NOT 1, L_0x1b370c0, C4<0>, C4<0>, C4<0>;
L_0x1b371a0 .delay (10000,10000,10000) L_0x1b371a0/d;
L_0x1b372b0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b372b0 .delay (10000,10000,10000) L_0x1b372b0/d;
L_0x1b37370/d .functor NAND 1, L_0x1b36e40, L_0x1b372b0, C4<1>, C4<1>;
L_0x1b37370 .delay (20000,20000,20000) L_0x1b37370/d;
L_0x1b374c0/d .functor NOT 1, L_0x1b37370, C4<0>, C4<0>, C4<0>;
L_0x1b374c0 .delay (10000,10000,10000) L_0x1b374c0/d;
L_0x1b375b0/d .functor NOR 1, L_0x1b374c0, L_0x1b371a0, C4<0>, C4<0>;
L_0x1b375b0 .delay (20000,20000,20000) L_0x1b375b0/d;
L_0x1b37750/d .functor NOT 1, L_0x1b375b0, C4<0>, C4<0>, C4<0>;
L_0x1b37750 .delay (10000,10000,10000) L_0x1b37750/d;
v0x1ac5520_0 .net "and_in0ncom", 0 0, L_0x1b374c0; 1 drivers
v0x1ac55a0_0 .net "and_in1com", 0 0, L_0x1b371a0; 1 drivers
v0x1ac5620_0 .alias "in0", 0 0, v0x1ac5d50_0;
v0x1ac56c0_0 .alias "in1", 0 0, v0x1ac5c50_0;
v0x1ac5740_0 .net "nand_in0ncom", 0 0, L_0x1b37370; 1 drivers
v0x1ac57e0_0 .net "nand_in1com", 0 0, L_0x1b370c0; 1 drivers
v0x1ac58c0_0 .net "ncom", 0 0, L_0x1b372b0; 1 drivers
v0x1ac5960_0 .net "nor_wire", 0 0, L_0x1b375b0; 1 drivers
v0x1ac5a00_0 .alias "result", 0 0, v0x1ac86b0_0;
v0x1ac5ad0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1ac48a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1ac21f0;
 .timescale -9 -12;
L_0x1b37880/d .functor NOR 1, L_0x1b3a890, L_0x1b3a7b0, C4<0>, C4<0>;
L_0x1b37880 .delay (20000,20000,20000) L_0x1b37880/d;
L_0x1b379d0/d .functor NOT 1, L_0x1b37880, C4<0>, C4<0>, C4<0>;
L_0x1b379d0 .delay (10000,10000,10000) L_0x1b379d0/d;
v0x1ac5020_0 .alias "a", 0 0, v0x1ac81e0_0;
v0x1ac50a0_0 .alias "b", 0 0, v0x1ac8260_0;
v0x1ac5140_0 .net "nor_ab", 0 0, L_0x1b37880; 1 drivers
v0x1ac51c0_0 .net "or_ab", 0 0, L_0x1b379d0; 1 drivers
v0x1ac5240_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ac52c0_0 .alias "result", 0 0, v0x1ac8830_0;
S_0x1ac4990 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1ac48a0;
 .timescale -9 -12;
L_0x1b37b00/d .functor NAND 1, L_0x1b379d0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b37b00 .delay (20000,20000,20000) L_0x1b37b00/d;
L_0x1b37be0/d .functor NOT 1, L_0x1b37b00, C4<0>, C4<0>, C4<0>;
L_0x1b37be0 .delay (10000,10000,10000) L_0x1b37be0/d;
L_0x1b37cf0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b37cf0 .delay (10000,10000,10000) L_0x1b37cf0/d;
L_0x1b37db0/d .functor NAND 1, L_0x1b37880, L_0x1b37cf0, C4<1>, C4<1>;
L_0x1b37db0 .delay (20000,20000,20000) L_0x1b37db0/d;
L_0x1b37f00/d .functor NOT 1, L_0x1b37db0, C4<0>, C4<0>, C4<0>;
L_0x1b37f00 .delay (10000,10000,10000) L_0x1b37f00/d;
L_0x1b37ff0/d .functor NOR 1, L_0x1b37f00, L_0x1b37be0, C4<0>, C4<0>;
L_0x1b37ff0 .delay (20000,20000,20000) L_0x1b37ff0/d;
L_0x1b38190/d .functor NOT 1, L_0x1b37ff0, C4<0>, C4<0>, C4<0>;
L_0x1b38190 .delay (10000,10000,10000) L_0x1b38190/d;
v0x1ac4a80_0 .net "and_in0ncom", 0 0, L_0x1b37f00; 1 drivers
v0x1ac4b00_0 .net "and_in1com", 0 0, L_0x1b37be0; 1 drivers
v0x1ac4b80_0 .alias "in0", 0 0, v0x1ac5140_0;
v0x1ac4c00_0 .alias "in1", 0 0, v0x1ac51c0_0;
v0x1ac4c80_0 .net "nand_in0ncom", 0 0, L_0x1b37db0; 1 drivers
v0x1ac4d00_0 .net "nand_in1com", 0 0, L_0x1b37b00; 1 drivers
v0x1ac4d80_0 .net "ncom", 0 0, L_0x1b37cf0; 1 drivers
v0x1ac4e00_0 .net "nor_wire", 0 0, L_0x1b37ff0; 1 drivers
v0x1ac4ed0_0 .alias "result", 0 0, v0x1ac8830_0;
v0x1ac4fa0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1ac22e0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1ac21f0;
 .timescale -9 -12;
v0x1ac40f0_0 .alias "in0", 0 0, v0x1ac85a0_0;
v0x1ac41a0_0 .alias "in1", 0 0, v0x1ac8940_0;
v0x1ac4250_0 .alias "in2", 0 0, v0x1ac86b0_0;
v0x1ac4300_0 .alias "in3", 0 0, v0x1ac8830_0;
v0x1ac43e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ac4490_0 .alias "result", 0 0, v0x1ac83f0_0;
v0x1ac4510_0 .net "sel0", 0 0, L_0x1b3a2b0; 1 drivers
v0x1ac4590_0 .net "sel1", 0 0, L_0x1b3a370; 1 drivers
v0x1ac4610_0 .net "sel2", 0 0, L_0x1b3a4a0; 1 drivers
v0x1ac46c0_0 .net "w0", 0 0, L_0x1b38950; 1 drivers
v0x1ac47a0_0 .net "w1", 0 0, L_0x1b390d0; 1 drivers
v0x1ac4820_0 .net "w2", 0 0, L_0x1b39920; 1 drivers
S_0x1ac39a0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1ac22e0;
 .timescale -9 -12;
L_0x1b382c0/d .functor NAND 1, L_0x1b36cf0, L_0x1b3a2b0, C4<1>, C4<1>;
L_0x1b382c0 .delay (20000,20000,20000) L_0x1b382c0/d;
L_0x1b383a0/d .functor NOT 1, L_0x1b382c0, C4<0>, C4<0>, C4<0>;
L_0x1b383a0 .delay (10000,10000,10000) L_0x1b383a0/d;
L_0x1b384b0/d .functor NOT 1, L_0x1b3a2b0, C4<0>, C4<0>, C4<0>;
L_0x1b384b0 .delay (10000,10000,10000) L_0x1b384b0/d;
L_0x1b38600/d .functor NAND 1, L_0x1b35ff0, L_0x1b384b0, C4<1>, C4<1>;
L_0x1b38600 .delay (20000,20000,20000) L_0x1b38600/d;
L_0x1b386c0/d .functor NOT 1, L_0x1b38600, C4<0>, C4<0>, C4<0>;
L_0x1b386c0 .delay (10000,10000,10000) L_0x1b386c0/d;
L_0x1b387b0/d .functor NOR 1, L_0x1b386c0, L_0x1b383a0, C4<0>, C4<0>;
L_0x1b387b0 .delay (20000,20000,20000) L_0x1b387b0/d;
L_0x1b38950/d .functor NOT 1, L_0x1b387b0, C4<0>, C4<0>, C4<0>;
L_0x1b38950 .delay (10000,10000,10000) L_0x1b38950/d;
v0x1ac3a90_0 .net "and_in0ncom", 0 0, L_0x1b386c0; 1 drivers
v0x1ac3b50_0 .net "and_in1com", 0 0, L_0x1b383a0; 1 drivers
v0x1ac3bf0_0 .alias "in0", 0 0, v0x1ac85a0_0;
v0x1ac3c90_0 .alias "in1", 0 0, v0x1ac8940_0;
v0x1ac3d10_0 .net "nand_in0ncom", 0 0, L_0x1b38600; 1 drivers
v0x1ac3db0_0 .net "nand_in1com", 0 0, L_0x1b382c0; 1 drivers
v0x1ac3e50_0 .net "ncom", 0 0, L_0x1b384b0; 1 drivers
v0x1ac3ef0_0 .net "nor_wire", 0 0, L_0x1b387b0; 1 drivers
v0x1ac3f90_0 .alias "result", 0 0, v0x1ac46c0_0;
v0x1ac4010_0 .alias "sel0", 0 0, v0x1ac4510_0;
S_0x1ac3250 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1ac22e0;
 .timescale -9 -12;
L_0x1b38a80/d .functor NAND 1, L_0x1b38190, L_0x1b3a2b0, C4<1>, C4<1>;
L_0x1b38a80 .delay (20000,20000,20000) L_0x1b38a80/d;
L_0x1b38b60/d .functor NOT 1, L_0x1b38a80, C4<0>, C4<0>, C4<0>;
L_0x1b38b60 .delay (10000,10000,10000) L_0x1b38b60/d;
L_0x1b38c70/d .functor NOT 1, L_0x1b3a2b0, C4<0>, C4<0>, C4<0>;
L_0x1b38c70 .delay (10000,10000,10000) L_0x1b38c70/d;
L_0x1b38d30/d .functor NAND 1, L_0x1b37750, L_0x1b38c70, C4<1>, C4<1>;
L_0x1b38d30 .delay (20000,20000,20000) L_0x1b38d30/d;
L_0x1b38e40/d .functor NOT 1, L_0x1b38d30, C4<0>, C4<0>, C4<0>;
L_0x1b38e40 .delay (10000,10000,10000) L_0x1b38e40/d;
L_0x1b38f30/d .functor NOR 1, L_0x1b38e40, L_0x1b38b60, C4<0>, C4<0>;
L_0x1b38f30 .delay (20000,20000,20000) L_0x1b38f30/d;
L_0x1b390d0/d .functor NOT 1, L_0x1b38f30, C4<0>, C4<0>, C4<0>;
L_0x1b390d0 .delay (10000,10000,10000) L_0x1b390d0/d;
v0x1ac3340_0 .net "and_in0ncom", 0 0, L_0x1b38e40; 1 drivers
v0x1ac3400_0 .net "and_in1com", 0 0, L_0x1b38b60; 1 drivers
v0x1ac34a0_0 .alias "in0", 0 0, v0x1ac86b0_0;
v0x1ac3540_0 .alias "in1", 0 0, v0x1ac8830_0;
v0x1ac35c0_0 .net "nand_in0ncom", 0 0, L_0x1b38d30; 1 drivers
v0x1ac3660_0 .net "nand_in1com", 0 0, L_0x1b38a80; 1 drivers
v0x1ac3700_0 .net "ncom", 0 0, L_0x1b38c70; 1 drivers
v0x1ac37a0_0 .net "nor_wire", 0 0, L_0x1b38f30; 1 drivers
v0x1ac3840_0 .alias "result", 0 0, v0x1ac47a0_0;
v0x1ac38c0_0 .alias "sel0", 0 0, v0x1ac4510_0;
S_0x1ac2b00 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1ac22e0;
 .timescale -9 -12;
L_0x1b39200/d .functor NAND 1, L_0x1b390d0, L_0x1b3a370, C4<1>, C4<1>;
L_0x1b39200 .delay (20000,20000,20000) L_0x1b39200/d;
L_0x1b39370/d .functor NOT 1, L_0x1b39200, C4<0>, C4<0>, C4<0>;
L_0x1b39370 .delay (10000,10000,10000) L_0x1b39370/d;
L_0x1b39480/d .functor NOT 1, L_0x1b3a370, C4<0>, C4<0>, C4<0>;
L_0x1b39480 .delay (10000,10000,10000) L_0x1b39480/d;
L_0x1b39540/d .functor NAND 1, L_0x1b38950, L_0x1b39480, C4<1>, C4<1>;
L_0x1b39540 .delay (20000,20000,20000) L_0x1b39540/d;
L_0x1b39690/d .functor NOT 1, L_0x1b39540, C4<0>, C4<0>, C4<0>;
L_0x1b39690 .delay (10000,10000,10000) L_0x1b39690/d;
L_0x1b39780/d .functor NOR 1, L_0x1b39690, L_0x1b39370, C4<0>, C4<0>;
L_0x1b39780 .delay (20000,20000,20000) L_0x1b39780/d;
L_0x1b39920/d .functor NOT 1, L_0x1b39780, C4<0>, C4<0>, C4<0>;
L_0x1b39920 .delay (10000,10000,10000) L_0x1b39920/d;
v0x1ac2bf0_0 .net "and_in0ncom", 0 0, L_0x1b39690; 1 drivers
v0x1ac2cb0_0 .net "and_in1com", 0 0, L_0x1b39370; 1 drivers
v0x1ac2d50_0 .alias "in0", 0 0, v0x1ac46c0_0;
v0x1ac2df0_0 .alias "in1", 0 0, v0x1ac47a0_0;
v0x1ac2e70_0 .net "nand_in0ncom", 0 0, L_0x1b39540; 1 drivers
v0x1ac2f10_0 .net "nand_in1com", 0 0, L_0x1b39200; 1 drivers
v0x1ac2fb0_0 .net "ncom", 0 0, L_0x1b39480; 1 drivers
v0x1ac3050_0 .net "nor_wire", 0 0, L_0x1b39780; 1 drivers
v0x1ac30f0_0 .alias "result", 0 0, v0x1ac4820_0;
v0x1ac3170_0 .alias "sel0", 0 0, v0x1ac4590_0;
S_0x1ac23d0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1ac22e0;
 .timescale -9 -12;
L_0x1b39a50/d .functor NAND 1, C4<0>, L_0x1b3a4a0, C4<1>, C4<1>;
L_0x1b39a50 .delay (20000,20000,20000) L_0x1b39a50/d;
L_0x1b39bd0/d .functor NOT 1, L_0x1b39a50, C4<0>, C4<0>, C4<0>;
L_0x1b39bd0 .delay (10000,10000,10000) L_0x1b39bd0/d;
L_0x1b39ce0/d .functor NOT 1, L_0x1b3a4a0, C4<0>, C4<0>, C4<0>;
L_0x1b39ce0 .delay (10000,10000,10000) L_0x1b39ce0/d;
L_0x1b39da0/d .functor NAND 1, L_0x1b39920, L_0x1b39ce0, C4<1>, C4<1>;
L_0x1b39da0 .delay (20000,20000,20000) L_0x1b39da0/d;
L_0x1b39ef0/d .functor NOT 1, L_0x1b39da0, C4<0>, C4<0>, C4<0>;
L_0x1b39ef0 .delay (10000,10000,10000) L_0x1b39ef0/d;
L_0x1b39fe0/d .functor NOR 1, L_0x1b39ef0, L_0x1b39bd0, C4<0>, C4<0>;
L_0x1b39fe0 .delay (20000,20000,20000) L_0x1b39fe0/d;
L_0x1b3a180/d .functor NOT 1, L_0x1b39fe0, C4<0>, C4<0>, C4<0>;
L_0x1b3a180 .delay (10000,10000,10000) L_0x1b3a180/d;
v0x1ac24c0_0 .net "and_in0ncom", 0 0, L_0x1b39ef0; 1 drivers
v0x1ac2540_0 .net "and_in1com", 0 0, L_0x1b39bd0; 1 drivers
v0x1ac25e0_0 .alias "in0", 0 0, v0x1ac4820_0;
v0x1ac2680_0 .alias "in1", 0 0, v0x1ac43e0_0;
v0x1ac2700_0 .net "nand_in0ncom", 0 0, L_0x1b39da0; 1 drivers
v0x1ac27a0_0 .net "nand_in1com", 0 0, L_0x1b39a50; 1 drivers
v0x1ac2880_0 .net "ncom", 0 0, L_0x1b39ce0; 1 drivers
v0x1ac2920_0 .net "nor_wire", 0 0, L_0x1b39fe0; 1 drivers
v0x1ac29c0_0 .alias "result", 0 0, v0x1ac83f0_0;
v0x1ac2a60_0 .alias "sel0", 0 0, v0x1ac4610_0;
S_0x1abb740 .scope generate, "ALU32[7]" "ALU32[7]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1aba138 .param/l "i" 2 105, +C4<0111>;
S_0x1abb870 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1abb740;
 .timescale -9 -12;
L_0x1b2f0c0/d .functor NOT 1, L_0x1b40510, C4<0>, C4<0>, C4<0>;
L_0x1b2f0c0 .delay (10000,10000,10000) L_0x1b2f0c0/d;
v0x1ac15c0_0 .net "carryin", 0 0, L_0x1b40400; 1 drivers
v0x1ac1660_0 .net "carryout", 0 0, L_0x1b3c2b0; 1 drivers
v0x1ac16e0_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1ac1760_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1ac17e0_0 .net "notB", 0 0, L_0x1b2f0c0; 1 drivers
v0x1ac1860_0 .net "operandA", 0 0, L_0x1b3aac0; 1 drivers
v0x1ac18e0_0 .net "operandB", 0 0, L_0x1b40510; 1 drivers
v0x1ac19f0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ac1a70_0 .net "result", 0 0, L_0x1b3fda0; 1 drivers
v0x1ac1b40_0 .net "trueB", 0 0, L_0x1b3b0f0; 1 drivers
v0x1ac1c20_0 .net "wAddSub", 0 0, L_0x1b3bc10; 1 drivers
v0x1ac1d30_0 .net "wNandAnd", 0 0, L_0x1b3d370; 1 drivers
v0x1ac1eb0_0 .net "wNorOr", 0 0, L_0x1b3ddb0; 1 drivers
v0x1ac1fc0_0 .net "wXor", 0 0, L_0x1b3c910; 1 drivers
L_0x1b3fed0 .part v0x1af9c80_0, 0, 1;
L_0x1b3ff90 .part v0x1af9c80_0, 1, 1;
L_0x1b400c0 .part v0x1af9c80_0, 2, 1;
S_0x1ac0df0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1abb870;
 .timescale -9 -12;
L_0x1b3a970/d .functor NAND 1, L_0x1b2f0c0, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b3a970 .delay (20000,20000,20000) L_0x1b3a970/d;
L_0x1b3ac00/d .functor NOT 1, L_0x1b3a970, C4<0>, C4<0>, C4<0>;
L_0x1b3ac00 .delay (10000,10000,10000) L_0x1b3ac00/d;
L_0x1b3acc0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b3acc0 .delay (10000,10000,10000) L_0x1b3acc0/d;
L_0x1b3ad80/d .functor NAND 1, L_0x1b40510, L_0x1b3acc0, C4<1>, C4<1>;
L_0x1b3ad80 .delay (20000,20000,20000) L_0x1b3ad80/d;
L_0x1b3ae40/d .functor NOT 1, L_0x1b3ad80, C4<0>, C4<0>, C4<0>;
L_0x1b3ae40 .delay (10000,10000,10000) L_0x1b3ae40/d;
L_0x1b3af50/d .functor NOR 1, L_0x1b3ae40, L_0x1b3ac00, C4<0>, C4<0>;
L_0x1b3af50 .delay (20000,20000,20000) L_0x1b3af50/d;
L_0x1b3b0f0/d .functor NOT 1, L_0x1b3af50, C4<0>, C4<0>, C4<0>;
L_0x1b3b0f0 .delay (10000,10000,10000) L_0x1b3b0f0/d;
v0x1ac0ee0_0 .net "and_in0ncom", 0 0, L_0x1b3ae40; 1 drivers
v0x1ac0fa0_0 .net "and_in1com", 0 0, L_0x1b3ac00; 1 drivers
v0x1ac1040_0 .alias "in0", 0 0, v0x1ac18e0_0;
v0x1ac10c0_0 .alias "in1", 0 0, v0x1ac17e0_0;
v0x1ac1140_0 .net "nand_in0ncom", 0 0, L_0x1b3ad80; 1 drivers
v0x1ac11e0_0 .net "nand_in1com", 0 0, L_0x1b3a970; 1 drivers
v0x1ac1280_0 .net "ncom", 0 0, L_0x1b3acc0; 1 drivers
v0x1ac1320_0 .net "nor_wire", 0 0, L_0x1b3af50; 1 drivers
v0x1ac1410_0 .alias "result", 0 0, v0x1ac1b40_0;
v0x1ac14e0_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1abfb00 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1abb870;
 .timescale -9 -12;
L_0x1b3bd20/d .functor NAND 1, L_0x1b3aac0, L_0x1b3b0f0, C4<1>, C4<1>;
L_0x1b3bd20 .delay (20000,20000,20000) L_0x1b3bd20/d;
L_0x1b3beb0/d .functor NOT 1, L_0x1b3bd20, C4<0>, C4<0>, C4<0>;
L_0x1b3beb0 .delay (10000,10000,10000) L_0x1b3beb0/d;
L_0x1b3bfa0/d .functor NAND 1, L_0x1b40400, L_0x1b3b670, C4<1>, C4<1>;
L_0x1b3bfa0 .delay (20000,20000,20000) L_0x1b3bfa0/d;
L_0x1b3c060/d .functor NOT 1, L_0x1b3bfa0, C4<0>, C4<0>, C4<0>;
L_0x1b3c060 .delay (10000,10000,10000) L_0x1b3c060/d;
L_0x1b3c170/d .functor NOR 1, L_0x1b3c060, L_0x1b3beb0, C4<0>, C4<0>;
L_0x1b3c170 .delay (20000,20000,20000) L_0x1b3c170/d;
L_0x1b3c2b0/d .functor NOT 1, L_0x1b3c170, C4<0>, C4<0>, C4<0>;
L_0x1b3c2b0 .delay (10000,10000,10000) L_0x1b3c2b0/d;
v0x1ac06e0_0 .alias "a", 0 0, v0x1ac1860_0;
v0x1ac07f0_0 .net "and_ab", 0 0, L_0x1b3beb0; 1 drivers
v0x1ac0890_0 .net "and_xor_ab_c", 0 0, L_0x1b3c060; 1 drivers
v0x1ac0930_0 .alias "b", 0 0, v0x1ac1b40_0;
v0x1ac09b0_0 .alias "carryin", 0 0, v0x1ac15c0_0;
v0x1ac0a30_0 .alias "carryout", 0 0, v0x1ac1660_0;
v0x1ac0af0_0 .net "nand_ab", 0 0, L_0x1b3bd20; 1 drivers
v0x1ac0b70_0 .net "nand_xor_ab_c", 0 0, L_0x1b3bfa0; 1 drivers
v0x1ac0bf0_0 .net "nco", 0 0, L_0x1b3c170; 1 drivers
v0x1ac0c90_0 .alias "sum", 0 0, v0x1ac1c20_0;
v0x1ac0d70_0 .net "xor_ab", 0 0, L_0x1b3b670; 1 drivers
S_0x1ac0190 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1abfb00;
 .timescale -9 -12;
L_0x1b3b260/d .functor NAND 1, L_0x1b3aac0, L_0x1b3b0f0, C4<1>, C4<1>;
L_0x1b3b260 .delay (20000,20000,20000) L_0x1b3b260/d;
L_0x1b3b340/d .functor NOR 1, L_0x1b3aac0, L_0x1b3b0f0, C4<0>, C4<0>;
L_0x1b3b340 .delay (20000,20000,20000) L_0x1b3b340/d;
L_0x1b3b400/d .functor NOT 1, L_0x1b3b340, C4<0>, C4<0>, C4<0>;
L_0x1b3b400 .delay (10000,10000,10000) L_0x1b3b400/d;
L_0x1b3b510/d .functor NAND 1, L_0x1b3b400, L_0x1b3b260, C4<1>, C4<1>;
L_0x1b3b510 .delay (20000,20000,20000) L_0x1b3b510/d;
L_0x1b3b670/d .functor NOT 1, L_0x1b3b510, C4<0>, C4<0>, C4<0>;
L_0x1b3b670 .delay (10000,10000,10000) L_0x1b3b670/d;
v0x1ac0280_0 .alias "a", 0 0, v0x1ac1860_0;
v0x1ac0320_0 .alias "b", 0 0, v0x1ac1b40_0;
v0x1ac03c0_0 .net "nand_ab", 0 0, L_0x1b3b260; 1 drivers
v0x1ac0460_0 .net "nor_ab", 0 0, L_0x1b3b340; 1 drivers
v0x1ac04e0_0 .net "nxor_ab", 0 0, L_0x1b3b510; 1 drivers
v0x1ac0580_0 .net "or_ab", 0 0, L_0x1b3b400; 1 drivers
v0x1ac0660_0 .alias "result", 0 0, v0x1ac0d70_0;
S_0x1abfbf0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1abfb00;
 .timescale -9 -12;
L_0x1b3b780/d .functor NAND 1, L_0x1b3b670, L_0x1b40400, C4<1>, C4<1>;
L_0x1b3b780 .delay (20000,20000,20000) L_0x1b3b780/d;
L_0x1b3b8f0/d .functor NOR 1, L_0x1b3b670, L_0x1b40400, C4<0>, C4<0>;
L_0x1b3b8f0 .delay (20000,20000,20000) L_0x1b3b8f0/d;
L_0x1b3ba40/d .functor NOT 1, L_0x1b3b8f0, C4<0>, C4<0>, C4<0>;
L_0x1b3ba40 .delay (10000,10000,10000) L_0x1b3ba40/d;
L_0x1b3bb00/d .functor NAND 1, L_0x1b3ba40, L_0x1b3b780, C4<1>, C4<1>;
L_0x1b3bb00 .delay (20000,20000,20000) L_0x1b3bb00/d;
L_0x1b3bc10/d .functor NOT 1, L_0x1b3bb00, C4<0>, C4<0>, C4<0>;
L_0x1b3bc10 .delay (10000,10000,10000) L_0x1b3bc10/d;
v0x1abfce0_0 .alias "a", 0 0, v0x1ac0d70_0;
v0x1abfd80_0 .alias "b", 0 0, v0x1ac15c0_0;
v0x1abfe20_0 .net "nand_ab", 0 0, L_0x1b3b780; 1 drivers
v0x1abfec0_0 .net "nor_ab", 0 0, L_0x1b3b8f0; 1 drivers
v0x1abff40_0 .net "nxor_ab", 0 0, L_0x1b3bb00; 1 drivers
v0x1abffe0_0 .net "or_ab", 0 0, L_0x1b3ba40; 1 drivers
v0x1ac00c0_0 .alias "result", 0 0, v0x1ac1c20_0;
S_0x1abf5b0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1abb870;
 .timescale -9 -12;
L_0x1b3c470/d .functor NAND 1, L_0x1b3aac0, L_0x1b40510, C4<1>, C4<1>;
L_0x1b3c470 .delay (20000,20000,20000) L_0x1b3c470/d;
L_0x1b3c550/d .functor NOR 1, L_0x1b3aac0, L_0x1b40510, C4<0>, C4<0>;
L_0x1b3c550 .delay (20000,20000,20000) L_0x1b3c550/d;
L_0x1b3c6e0/d .functor NOT 1, L_0x1b3c550, C4<0>, C4<0>, C4<0>;
L_0x1b3c6e0 .delay (10000,10000,10000) L_0x1b3c6e0/d;
L_0x1b3c7d0/d .functor NAND 1, L_0x1b3c6e0, L_0x1b3c470, C4<1>, C4<1>;
L_0x1b3c7d0 .delay (20000,20000,20000) L_0x1b3c7d0/d;
L_0x1b3c910/d .functor NOT 1, L_0x1b3c7d0, C4<0>, C4<0>, C4<0>;
L_0x1b3c910 .delay (10000,10000,10000) L_0x1b3c910/d;
v0x1abf6a0_0 .alias "a", 0 0, v0x1ac1860_0;
v0x1abf720_0 .alias "b", 0 0, v0x1ac18e0_0;
v0x1abf7f0_0 .net "nand_ab", 0 0, L_0x1b3c470; 1 drivers
v0x1abf870_0 .net "nor_ab", 0 0, L_0x1b3c550; 1 drivers
v0x1abf8f0_0 .net "nxor_ab", 0 0, L_0x1b3c7d0; 1 drivers
v0x1abf970_0 .net "or_ab", 0 0, L_0x1b3c6e0; 1 drivers
v0x1abfa30_0 .alias "result", 0 0, v0x1ac1fc0_0;
S_0x1abe9c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1abb870;
 .timescale -9 -12;
L_0x1b3ca60/d .functor NAND 1, L_0x1b3aac0, L_0x1b40510, C4<1>, C4<1>;
L_0x1b3ca60 .delay (20000,20000,20000) L_0x1b3ca60/d;
L_0x1b3cbb0/d .functor NOT 1, L_0x1b3ca60, C4<0>, C4<0>, C4<0>;
L_0x1b3cbb0 .delay (10000,10000,10000) L_0x1b3cbb0/d;
v0x1abf230_0 .alias "a", 0 0, v0x1ac1860_0;
v0x1abf2d0_0 .net "and_ab", 0 0, L_0x1b3cbb0; 1 drivers
v0x1abf350_0 .alias "b", 0 0, v0x1ac18e0_0;
v0x1abf3d0_0 .net "nand_ab", 0 0, L_0x1b3ca60; 1 drivers
v0x1abf4b0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1abf530_0 .alias "result", 0 0, v0x1ac1d30_0;
S_0x1abeab0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1abe9c0;
 .timescale -9 -12;
L_0x1b3cce0/d .functor NAND 1, L_0x1b3cbb0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b3cce0 .delay (20000,20000,20000) L_0x1b3cce0/d;
L_0x1b3cdc0/d .functor NOT 1, L_0x1b3cce0, C4<0>, C4<0>, C4<0>;
L_0x1b3cdc0 .delay (10000,10000,10000) L_0x1b3cdc0/d;
L_0x1b3ced0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b3ced0 .delay (10000,10000,10000) L_0x1b3ced0/d;
L_0x1b3cf90/d .functor NAND 1, L_0x1b3ca60, L_0x1b3ced0, C4<1>, C4<1>;
L_0x1b3cf90 .delay (20000,20000,20000) L_0x1b3cf90/d;
L_0x1b3d0e0/d .functor NOT 1, L_0x1b3cf90, C4<0>, C4<0>, C4<0>;
L_0x1b3d0e0 .delay (10000,10000,10000) L_0x1b3d0e0/d;
L_0x1b3d1d0/d .functor NOR 1, L_0x1b3d0e0, L_0x1b3cdc0, C4<0>, C4<0>;
L_0x1b3d1d0 .delay (20000,20000,20000) L_0x1b3d1d0/d;
L_0x1b3d370/d .functor NOT 1, L_0x1b3d1d0, C4<0>, C4<0>, C4<0>;
L_0x1b3d370 .delay (10000,10000,10000) L_0x1b3d370/d;
v0x1abeba0_0 .net "and_in0ncom", 0 0, L_0x1b3d0e0; 1 drivers
v0x1abec20_0 .net "and_in1com", 0 0, L_0x1b3cdc0; 1 drivers
v0x1abeca0_0 .alias "in0", 0 0, v0x1abf3d0_0;
v0x1abed40_0 .alias "in1", 0 0, v0x1abf2d0_0;
v0x1abedc0_0 .net "nand_in0ncom", 0 0, L_0x1b3cf90; 1 drivers
v0x1abee60_0 .net "nand_in1com", 0 0, L_0x1b3cce0; 1 drivers
v0x1abef40_0 .net "ncom", 0 0, L_0x1b3ced0; 1 drivers
v0x1abefe0_0 .net "nor_wire", 0 0, L_0x1b3d1d0; 1 drivers
v0x1abf080_0 .alias "result", 0 0, v0x1ac1d30_0;
v0x1abf150_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1abdf20 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1abb870;
 .timescale -9 -12;
L_0x1b3d4a0/d .functor NOR 1, L_0x1b3aac0, L_0x1b40510, C4<0>, C4<0>;
L_0x1b3d4a0 .delay (20000,20000,20000) L_0x1b3d4a0/d;
L_0x1b3d5f0/d .functor NOT 1, L_0x1b3d4a0, C4<0>, C4<0>, C4<0>;
L_0x1b3d5f0 .delay (10000,10000,10000) L_0x1b3d5f0/d;
v0x1abe6a0_0 .alias "a", 0 0, v0x1ac1860_0;
v0x1abe720_0 .alias "b", 0 0, v0x1ac18e0_0;
v0x1abe7c0_0 .net "nor_ab", 0 0, L_0x1b3d4a0; 1 drivers
v0x1abe840_0 .net "or_ab", 0 0, L_0x1b3d5f0; 1 drivers
v0x1abe8c0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1abe940_0 .alias "result", 0 0, v0x1ac1eb0_0;
S_0x1abe010 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1abdf20;
 .timescale -9 -12;
L_0x1b3d720/d .functor NAND 1, L_0x1b3d5f0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b3d720 .delay (20000,20000,20000) L_0x1b3d720/d;
L_0x1b3d800/d .functor NOT 1, L_0x1b3d720, C4<0>, C4<0>, C4<0>;
L_0x1b3d800 .delay (10000,10000,10000) L_0x1b3d800/d;
L_0x1b3d910/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b3d910 .delay (10000,10000,10000) L_0x1b3d910/d;
L_0x1b3d9d0/d .functor NAND 1, L_0x1b3d4a0, L_0x1b3d910, C4<1>, C4<1>;
L_0x1b3d9d0 .delay (20000,20000,20000) L_0x1b3d9d0/d;
L_0x1b3db20/d .functor NOT 1, L_0x1b3d9d0, C4<0>, C4<0>, C4<0>;
L_0x1b3db20 .delay (10000,10000,10000) L_0x1b3db20/d;
L_0x1b3dc10/d .functor NOR 1, L_0x1b3db20, L_0x1b3d800, C4<0>, C4<0>;
L_0x1b3dc10 .delay (20000,20000,20000) L_0x1b3dc10/d;
L_0x1b3ddb0/d .functor NOT 1, L_0x1b3dc10, C4<0>, C4<0>, C4<0>;
L_0x1b3ddb0 .delay (10000,10000,10000) L_0x1b3ddb0/d;
v0x1abe100_0 .net "and_in0ncom", 0 0, L_0x1b3db20; 1 drivers
v0x1abe180_0 .net "and_in1com", 0 0, L_0x1b3d800; 1 drivers
v0x1abe200_0 .alias "in0", 0 0, v0x1abe7c0_0;
v0x1abe280_0 .alias "in1", 0 0, v0x1abe840_0;
v0x1abe300_0 .net "nand_in0ncom", 0 0, L_0x1b3d9d0; 1 drivers
v0x1abe380_0 .net "nand_in1com", 0 0, L_0x1b3d720; 1 drivers
v0x1abe400_0 .net "ncom", 0 0, L_0x1b3d910; 1 drivers
v0x1abe480_0 .net "nor_wire", 0 0, L_0x1b3dc10; 1 drivers
v0x1abe550_0 .alias "result", 0 0, v0x1ac1eb0_0;
v0x1abe620_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1abb960 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1abb870;
 .timescale -9 -12;
v0x1abd770_0 .alias "in0", 0 0, v0x1ac1c20_0;
v0x1abd820_0 .alias "in1", 0 0, v0x1ac1fc0_0;
v0x1abd8d0_0 .alias "in2", 0 0, v0x1ac1d30_0;
v0x1abd980_0 .alias "in3", 0 0, v0x1ac1eb0_0;
v0x1abda60_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1abdb10_0 .alias "result", 0 0, v0x1ac1a70_0;
v0x1abdb90_0 .net "sel0", 0 0, L_0x1b3fed0; 1 drivers
v0x1abdc10_0 .net "sel1", 0 0, L_0x1b3ff90; 1 drivers
v0x1abdc90_0 .net "sel2", 0 0, L_0x1b400c0; 1 drivers
v0x1abdd40_0 .net "w0", 0 0, L_0x1b3e570; 1 drivers
v0x1abde20_0 .net "w1", 0 0, L_0x1b3ecf0; 1 drivers
v0x1abdea0_0 .net "w2", 0 0, L_0x1b3f540; 1 drivers
S_0x1abd020 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1abb960;
 .timescale -9 -12;
L_0x1b3dee0/d .functor NAND 1, L_0x1b3c910, L_0x1b3fed0, C4<1>, C4<1>;
L_0x1b3dee0 .delay (20000,20000,20000) L_0x1b3dee0/d;
L_0x1b3dfc0/d .functor NOT 1, L_0x1b3dee0, C4<0>, C4<0>, C4<0>;
L_0x1b3dfc0 .delay (10000,10000,10000) L_0x1b3dfc0/d;
L_0x1b3e0d0/d .functor NOT 1, L_0x1b3fed0, C4<0>, C4<0>, C4<0>;
L_0x1b3e0d0 .delay (10000,10000,10000) L_0x1b3e0d0/d;
L_0x1b3e220/d .functor NAND 1, L_0x1b3bc10, L_0x1b3e0d0, C4<1>, C4<1>;
L_0x1b3e220 .delay (20000,20000,20000) L_0x1b3e220/d;
L_0x1b3e2e0/d .functor NOT 1, L_0x1b3e220, C4<0>, C4<0>, C4<0>;
L_0x1b3e2e0 .delay (10000,10000,10000) L_0x1b3e2e0/d;
L_0x1b3e3d0/d .functor NOR 1, L_0x1b3e2e0, L_0x1b3dfc0, C4<0>, C4<0>;
L_0x1b3e3d0 .delay (20000,20000,20000) L_0x1b3e3d0/d;
L_0x1b3e570/d .functor NOT 1, L_0x1b3e3d0, C4<0>, C4<0>, C4<0>;
L_0x1b3e570 .delay (10000,10000,10000) L_0x1b3e570/d;
v0x1abd110_0 .net "and_in0ncom", 0 0, L_0x1b3e2e0; 1 drivers
v0x1abd1d0_0 .net "and_in1com", 0 0, L_0x1b3dfc0; 1 drivers
v0x1abd270_0 .alias "in0", 0 0, v0x1ac1c20_0;
v0x1abd310_0 .alias "in1", 0 0, v0x1ac1fc0_0;
v0x1abd390_0 .net "nand_in0ncom", 0 0, L_0x1b3e220; 1 drivers
v0x1abd430_0 .net "nand_in1com", 0 0, L_0x1b3dee0; 1 drivers
v0x1abd4d0_0 .net "ncom", 0 0, L_0x1b3e0d0; 1 drivers
v0x1abd570_0 .net "nor_wire", 0 0, L_0x1b3e3d0; 1 drivers
v0x1abd610_0 .alias "result", 0 0, v0x1abdd40_0;
v0x1abd690_0 .alias "sel0", 0 0, v0x1abdb90_0;
S_0x1abc8d0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1abb960;
 .timescale -9 -12;
L_0x1b3e6a0/d .functor NAND 1, L_0x1b3ddb0, L_0x1b3fed0, C4<1>, C4<1>;
L_0x1b3e6a0 .delay (20000,20000,20000) L_0x1b3e6a0/d;
L_0x1b3e780/d .functor NOT 1, L_0x1b3e6a0, C4<0>, C4<0>, C4<0>;
L_0x1b3e780 .delay (10000,10000,10000) L_0x1b3e780/d;
L_0x1b3e890/d .functor NOT 1, L_0x1b3fed0, C4<0>, C4<0>, C4<0>;
L_0x1b3e890 .delay (10000,10000,10000) L_0x1b3e890/d;
L_0x1b3e950/d .functor NAND 1, L_0x1b3d370, L_0x1b3e890, C4<1>, C4<1>;
L_0x1b3e950 .delay (20000,20000,20000) L_0x1b3e950/d;
L_0x1b3ea60/d .functor NOT 1, L_0x1b3e950, C4<0>, C4<0>, C4<0>;
L_0x1b3ea60 .delay (10000,10000,10000) L_0x1b3ea60/d;
L_0x1b3eb50/d .functor NOR 1, L_0x1b3ea60, L_0x1b3e780, C4<0>, C4<0>;
L_0x1b3eb50 .delay (20000,20000,20000) L_0x1b3eb50/d;
L_0x1b3ecf0/d .functor NOT 1, L_0x1b3eb50, C4<0>, C4<0>, C4<0>;
L_0x1b3ecf0 .delay (10000,10000,10000) L_0x1b3ecf0/d;
v0x1abc9c0_0 .net "and_in0ncom", 0 0, L_0x1b3ea60; 1 drivers
v0x1abca80_0 .net "and_in1com", 0 0, L_0x1b3e780; 1 drivers
v0x1abcb20_0 .alias "in0", 0 0, v0x1ac1d30_0;
v0x1abcbc0_0 .alias "in1", 0 0, v0x1ac1eb0_0;
v0x1abcc40_0 .net "nand_in0ncom", 0 0, L_0x1b3e950; 1 drivers
v0x1abcce0_0 .net "nand_in1com", 0 0, L_0x1b3e6a0; 1 drivers
v0x1abcd80_0 .net "ncom", 0 0, L_0x1b3e890; 1 drivers
v0x1abce20_0 .net "nor_wire", 0 0, L_0x1b3eb50; 1 drivers
v0x1abcec0_0 .alias "result", 0 0, v0x1abde20_0;
v0x1abcf40_0 .alias "sel0", 0 0, v0x1abdb90_0;
S_0x1abc180 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1abb960;
 .timescale -9 -12;
L_0x1b3ee20/d .functor NAND 1, L_0x1b3ecf0, L_0x1b3ff90, C4<1>, C4<1>;
L_0x1b3ee20 .delay (20000,20000,20000) L_0x1b3ee20/d;
L_0x1b3ef90/d .functor NOT 1, L_0x1b3ee20, C4<0>, C4<0>, C4<0>;
L_0x1b3ef90 .delay (10000,10000,10000) L_0x1b3ef90/d;
L_0x1b3f0a0/d .functor NOT 1, L_0x1b3ff90, C4<0>, C4<0>, C4<0>;
L_0x1b3f0a0 .delay (10000,10000,10000) L_0x1b3f0a0/d;
L_0x1b3f160/d .functor NAND 1, L_0x1b3e570, L_0x1b3f0a0, C4<1>, C4<1>;
L_0x1b3f160 .delay (20000,20000,20000) L_0x1b3f160/d;
L_0x1b3f2b0/d .functor NOT 1, L_0x1b3f160, C4<0>, C4<0>, C4<0>;
L_0x1b3f2b0 .delay (10000,10000,10000) L_0x1b3f2b0/d;
L_0x1b3f3a0/d .functor NOR 1, L_0x1b3f2b0, L_0x1b3ef90, C4<0>, C4<0>;
L_0x1b3f3a0 .delay (20000,20000,20000) L_0x1b3f3a0/d;
L_0x1b3f540/d .functor NOT 1, L_0x1b3f3a0, C4<0>, C4<0>, C4<0>;
L_0x1b3f540 .delay (10000,10000,10000) L_0x1b3f540/d;
v0x1abc270_0 .net "and_in0ncom", 0 0, L_0x1b3f2b0; 1 drivers
v0x1abc330_0 .net "and_in1com", 0 0, L_0x1b3ef90; 1 drivers
v0x1abc3d0_0 .alias "in0", 0 0, v0x1abdd40_0;
v0x1abc470_0 .alias "in1", 0 0, v0x1abde20_0;
v0x1abc4f0_0 .net "nand_in0ncom", 0 0, L_0x1b3f160; 1 drivers
v0x1abc590_0 .net "nand_in1com", 0 0, L_0x1b3ee20; 1 drivers
v0x1abc630_0 .net "ncom", 0 0, L_0x1b3f0a0; 1 drivers
v0x1abc6d0_0 .net "nor_wire", 0 0, L_0x1b3f3a0; 1 drivers
v0x1abc770_0 .alias "result", 0 0, v0x1abdea0_0;
v0x1abc7f0_0 .alias "sel0", 0 0, v0x1abdc10_0;
S_0x1abba50 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1abb960;
 .timescale -9 -12;
L_0x1b3f670/d .functor NAND 1, C4<0>, L_0x1b400c0, C4<1>, C4<1>;
L_0x1b3f670 .delay (20000,20000,20000) L_0x1b3f670/d;
L_0x1b3f7f0/d .functor NOT 1, L_0x1b3f670, C4<0>, C4<0>, C4<0>;
L_0x1b3f7f0 .delay (10000,10000,10000) L_0x1b3f7f0/d;
L_0x1b3f900/d .functor NOT 1, L_0x1b400c0, C4<0>, C4<0>, C4<0>;
L_0x1b3f900 .delay (10000,10000,10000) L_0x1b3f900/d;
L_0x1b3f9c0/d .functor NAND 1, L_0x1b3f540, L_0x1b3f900, C4<1>, C4<1>;
L_0x1b3f9c0 .delay (20000,20000,20000) L_0x1b3f9c0/d;
L_0x1b3fb10/d .functor NOT 1, L_0x1b3f9c0, C4<0>, C4<0>, C4<0>;
L_0x1b3fb10 .delay (10000,10000,10000) L_0x1b3fb10/d;
L_0x1b3fc00/d .functor NOR 1, L_0x1b3fb10, L_0x1b3f7f0, C4<0>, C4<0>;
L_0x1b3fc00 .delay (20000,20000,20000) L_0x1b3fc00/d;
L_0x1b3fda0/d .functor NOT 1, L_0x1b3fc00, C4<0>, C4<0>, C4<0>;
L_0x1b3fda0 .delay (10000,10000,10000) L_0x1b3fda0/d;
v0x1abbb40_0 .net "and_in0ncom", 0 0, L_0x1b3fb10; 1 drivers
v0x1abbbc0_0 .net "and_in1com", 0 0, L_0x1b3f7f0; 1 drivers
v0x1abbc60_0 .alias "in0", 0 0, v0x1abdea0_0;
v0x1abbd00_0 .alias "in1", 0 0, v0x1abda60_0;
v0x1abbd80_0 .net "nand_in0ncom", 0 0, L_0x1b3f9c0; 1 drivers
v0x1abbe20_0 .net "nand_in1com", 0 0, L_0x1b3f670; 1 drivers
v0x1abbf00_0 .net "ncom", 0 0, L_0x1b3f900; 1 drivers
v0x1abbfa0_0 .net "nor_wire", 0 0, L_0x1b3fc00; 1 drivers
v0x1abc040_0 .alias "result", 0 0, v0x1ac1a70_0;
v0x1abc0e0_0 .alias "sel0", 0 0, v0x1abdc90_0;
S_0x1ab4dc0 .scope generate, "ALU32[8]" "ALU32[8]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1ab37b8 .param/l "i" 2 105, +C4<01000>;
S_0x1ab4ef0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1ab4dc0;
 .timescale -9 -12;
L_0x1b3ab60/d .functor NOT 1, L_0x1b45fb0, C4<0>, C4<0>, C4<0>;
L_0x1b3ab60 .delay (10000,10000,10000) L_0x1b3ab60/d;
v0x1abac40_0 .net "carryin", 0 0, L_0x1b463d0; 1 drivers
v0x1abace0_0 .net "carryout", 0 0, L_0x1b41e80; 1 drivers
v0x1abad60_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1abade0_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1abae60_0 .net "notB", 0 0, L_0x1b3ab60; 1 drivers
v0x1abaee0_0 .net "operandA", 0 0, L_0x1b460e0; 1 drivers
v0x1abaf60_0 .net "operandB", 0 0, L_0x1b45fb0; 1 drivers
v0x1abb070_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1abb0f0_0 .net "result", 0 0, L_0x1b45970; 1 drivers
v0x1abb1c0_0 .net "trueB", 0 0, L_0x1b40cc0; 1 drivers
v0x1abb2a0_0 .net "wAddSub", 0 0, L_0x1b417e0; 1 drivers
v0x1abb3b0_0 .net "wNandAnd", 0 0, L_0x1b42f40; 1 drivers
v0x1abb530_0 .net "wNorOr", 0 0, L_0x1b43980; 1 drivers
v0x1abb640_0 .net "wXor", 0 0, L_0x1b424e0; 1 drivers
L_0x1b45aa0 .part v0x1af9c80_0, 0, 1;
L_0x1b45b60 .part v0x1af9c80_0, 1, 1;
L_0x1b45c90 .part v0x1af9c80_0, 2, 1;
S_0x1aba470 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1ab4ef0;
 .timescale -9 -12;
L_0x1b40710/d .functor NAND 1, L_0x1b3ab60, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b40710 .delay (20000,20000,20000) L_0x1b40710/d;
L_0x1b407f0/d .functor NOT 1, L_0x1b40710, C4<0>, C4<0>, C4<0>;
L_0x1b407f0 .delay (10000,10000,10000) L_0x1b407f0/d;
L_0x1b408b0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b408b0 .delay (10000,10000,10000) L_0x1b408b0/d;
L_0x1b40970/d .functor NAND 1, L_0x1b45fb0, L_0x1b408b0, C4<1>, C4<1>;
L_0x1b40970 .delay (20000,20000,20000) L_0x1b40970/d;
L_0x1b40a30/d .functor NOT 1, L_0x1b40970, C4<0>, C4<0>, C4<0>;
L_0x1b40a30 .delay (10000,10000,10000) L_0x1b40a30/d;
L_0x1b40b20/d .functor NOR 1, L_0x1b40a30, L_0x1b407f0, C4<0>, C4<0>;
L_0x1b40b20 .delay (20000,20000,20000) L_0x1b40b20/d;
L_0x1b40cc0/d .functor NOT 1, L_0x1b40b20, C4<0>, C4<0>, C4<0>;
L_0x1b40cc0 .delay (10000,10000,10000) L_0x1b40cc0/d;
v0x1aba560_0 .net "and_in0ncom", 0 0, L_0x1b40a30; 1 drivers
v0x1aba620_0 .net "and_in1com", 0 0, L_0x1b407f0; 1 drivers
v0x1aba6c0_0 .alias "in0", 0 0, v0x1abaf60_0;
v0x1aba740_0 .alias "in1", 0 0, v0x1abae60_0;
v0x1aba7c0_0 .net "nand_in0ncom", 0 0, L_0x1b40970; 1 drivers
v0x1aba860_0 .net "nand_in1com", 0 0, L_0x1b40710; 1 drivers
v0x1aba900_0 .net "ncom", 0 0, L_0x1b408b0; 1 drivers
v0x1aba9a0_0 .net "nor_wire", 0 0, L_0x1b40b20; 1 drivers
v0x1abaa90_0 .alias "result", 0 0, v0x1abb1c0_0;
v0x1abab60_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1ab9180 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1ab4ef0;
 .timescale -9 -12;
L_0x1b418f0/d .functor NAND 1, L_0x1b460e0, L_0x1b40cc0, C4<1>, C4<1>;
L_0x1b418f0 .delay (20000,20000,20000) L_0x1b418f0/d;
L_0x1b41a80/d .functor NOT 1, L_0x1b418f0, C4<0>, C4<0>, C4<0>;
L_0x1b41a80 .delay (10000,10000,10000) L_0x1b41a80/d;
L_0x1b41b70/d .functor NAND 1, L_0x1b463d0, L_0x1b41240, C4<1>, C4<1>;
L_0x1b41b70 .delay (20000,20000,20000) L_0x1b41b70/d;
L_0x1b41c30/d .functor NOT 1, L_0x1b41b70, C4<0>, C4<0>, C4<0>;
L_0x1b41c30 .delay (10000,10000,10000) L_0x1b41c30/d;
L_0x1b41d40/d .functor NOR 1, L_0x1b41c30, L_0x1b41a80, C4<0>, C4<0>;
L_0x1b41d40 .delay (20000,20000,20000) L_0x1b41d40/d;
L_0x1b41e80/d .functor NOT 1, L_0x1b41d40, C4<0>, C4<0>, C4<0>;
L_0x1b41e80 .delay (10000,10000,10000) L_0x1b41e80/d;
v0x1ab9d60_0 .alias "a", 0 0, v0x1abaee0_0;
v0x1ab9e70_0 .net "and_ab", 0 0, L_0x1b41a80; 1 drivers
v0x1ab9f10_0 .net "and_xor_ab_c", 0 0, L_0x1b41c30; 1 drivers
v0x1ab9fb0_0 .alias "b", 0 0, v0x1abb1c0_0;
v0x1aba030_0 .alias "carryin", 0 0, v0x1abac40_0;
v0x1aba0b0_0 .alias "carryout", 0 0, v0x1abace0_0;
v0x1aba170_0 .net "nand_ab", 0 0, L_0x1b418f0; 1 drivers
v0x1aba1f0_0 .net "nand_xor_ab_c", 0 0, L_0x1b41b70; 1 drivers
v0x1aba270_0 .net "nco", 0 0, L_0x1b41d40; 1 drivers
v0x1aba310_0 .alias "sum", 0 0, v0x1abb2a0_0;
v0x1aba3f0_0 .net "xor_ab", 0 0, L_0x1b41240; 1 drivers
S_0x1ab9810 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1ab9180;
 .timescale -9 -12;
L_0x1b40e30/d .functor NAND 1, L_0x1b460e0, L_0x1b40cc0, C4<1>, C4<1>;
L_0x1b40e30 .delay (20000,20000,20000) L_0x1b40e30/d;
L_0x1b40f10/d .functor NOR 1, L_0x1b460e0, L_0x1b40cc0, C4<0>, C4<0>;
L_0x1b40f10 .delay (20000,20000,20000) L_0x1b40f10/d;
L_0x1b40fd0/d .functor NOT 1, L_0x1b40f10, C4<0>, C4<0>, C4<0>;
L_0x1b40fd0 .delay (10000,10000,10000) L_0x1b40fd0/d;
L_0x1b410e0/d .functor NAND 1, L_0x1b40fd0, L_0x1b40e30, C4<1>, C4<1>;
L_0x1b410e0 .delay (20000,20000,20000) L_0x1b410e0/d;
L_0x1b41240/d .functor NOT 1, L_0x1b410e0, C4<0>, C4<0>, C4<0>;
L_0x1b41240 .delay (10000,10000,10000) L_0x1b41240/d;
v0x1ab9900_0 .alias "a", 0 0, v0x1abaee0_0;
v0x1ab99a0_0 .alias "b", 0 0, v0x1abb1c0_0;
v0x1ab9a40_0 .net "nand_ab", 0 0, L_0x1b40e30; 1 drivers
v0x1ab9ae0_0 .net "nor_ab", 0 0, L_0x1b40f10; 1 drivers
v0x1ab9b60_0 .net "nxor_ab", 0 0, L_0x1b410e0; 1 drivers
v0x1ab9c00_0 .net "or_ab", 0 0, L_0x1b40fd0; 1 drivers
v0x1ab9ce0_0 .alias "result", 0 0, v0x1aba3f0_0;
S_0x1ab9270 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1ab9180;
 .timescale -9 -12;
L_0x1b41350/d .functor NAND 1, L_0x1b41240, L_0x1b463d0, C4<1>, C4<1>;
L_0x1b41350 .delay (20000,20000,20000) L_0x1b41350/d;
L_0x1b414c0/d .functor NOR 1, L_0x1b41240, L_0x1b463d0, C4<0>, C4<0>;
L_0x1b414c0 .delay (20000,20000,20000) L_0x1b414c0/d;
L_0x1b41610/d .functor NOT 1, L_0x1b414c0, C4<0>, C4<0>, C4<0>;
L_0x1b41610 .delay (10000,10000,10000) L_0x1b41610/d;
L_0x1b416d0/d .functor NAND 1, L_0x1b41610, L_0x1b41350, C4<1>, C4<1>;
L_0x1b416d0 .delay (20000,20000,20000) L_0x1b416d0/d;
L_0x1b417e0/d .functor NOT 1, L_0x1b416d0, C4<0>, C4<0>, C4<0>;
L_0x1b417e0 .delay (10000,10000,10000) L_0x1b417e0/d;
v0x1ab9360_0 .alias "a", 0 0, v0x1aba3f0_0;
v0x1ab9400_0 .alias "b", 0 0, v0x1abac40_0;
v0x1ab94a0_0 .net "nand_ab", 0 0, L_0x1b41350; 1 drivers
v0x1ab9540_0 .net "nor_ab", 0 0, L_0x1b414c0; 1 drivers
v0x1ab95c0_0 .net "nxor_ab", 0 0, L_0x1b416d0; 1 drivers
v0x1ab9660_0 .net "or_ab", 0 0, L_0x1b41610; 1 drivers
v0x1ab9740_0 .alias "result", 0 0, v0x1abb2a0_0;
S_0x1ab8c30 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1ab4ef0;
 .timescale -9 -12;
L_0x1b42040/d .functor NAND 1, L_0x1b460e0, L_0x1b45fb0, C4<1>, C4<1>;
L_0x1b42040 .delay (20000,20000,20000) L_0x1b42040/d;
L_0x1b42120/d .functor NOR 1, L_0x1b460e0, L_0x1b45fb0, C4<0>, C4<0>;
L_0x1b42120 .delay (20000,20000,20000) L_0x1b42120/d;
L_0x1b422b0/d .functor NOT 1, L_0x1b42120, C4<0>, C4<0>, C4<0>;
L_0x1b422b0 .delay (10000,10000,10000) L_0x1b422b0/d;
L_0x1b423a0/d .functor NAND 1, L_0x1b422b0, L_0x1b42040, C4<1>, C4<1>;
L_0x1b423a0 .delay (20000,20000,20000) L_0x1b423a0/d;
L_0x1b424e0/d .functor NOT 1, L_0x1b423a0, C4<0>, C4<0>, C4<0>;
L_0x1b424e0 .delay (10000,10000,10000) L_0x1b424e0/d;
v0x1ab8d20_0 .alias "a", 0 0, v0x1abaee0_0;
v0x1ab8da0_0 .alias "b", 0 0, v0x1abaf60_0;
v0x1ab8e70_0 .net "nand_ab", 0 0, L_0x1b42040; 1 drivers
v0x1ab8ef0_0 .net "nor_ab", 0 0, L_0x1b42120; 1 drivers
v0x1ab8f70_0 .net "nxor_ab", 0 0, L_0x1b423a0; 1 drivers
v0x1ab8ff0_0 .net "or_ab", 0 0, L_0x1b422b0; 1 drivers
v0x1ab90b0_0 .alias "result", 0 0, v0x1abb640_0;
S_0x1ab8040 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1ab4ef0;
 .timescale -9 -12;
L_0x1b42630/d .functor NAND 1, L_0x1b460e0, L_0x1b45fb0, C4<1>, C4<1>;
L_0x1b42630 .delay (20000,20000,20000) L_0x1b42630/d;
L_0x1b42780/d .functor NOT 1, L_0x1b42630, C4<0>, C4<0>, C4<0>;
L_0x1b42780 .delay (10000,10000,10000) L_0x1b42780/d;
v0x1ab88b0_0 .alias "a", 0 0, v0x1abaee0_0;
v0x1ab8950_0 .net "and_ab", 0 0, L_0x1b42780; 1 drivers
v0x1ab89d0_0 .alias "b", 0 0, v0x1abaf60_0;
v0x1ab8a50_0 .net "nand_ab", 0 0, L_0x1b42630; 1 drivers
v0x1ab8b30_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ab8bb0_0 .alias "result", 0 0, v0x1abb3b0_0;
S_0x1ab8130 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1ab8040;
 .timescale -9 -12;
L_0x1b428b0/d .functor NAND 1, L_0x1b42780, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b428b0 .delay (20000,20000,20000) L_0x1b428b0/d;
L_0x1b42990/d .functor NOT 1, L_0x1b428b0, C4<0>, C4<0>, C4<0>;
L_0x1b42990 .delay (10000,10000,10000) L_0x1b42990/d;
L_0x1b42aa0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b42aa0 .delay (10000,10000,10000) L_0x1b42aa0/d;
L_0x1b42b60/d .functor NAND 1, L_0x1b42630, L_0x1b42aa0, C4<1>, C4<1>;
L_0x1b42b60 .delay (20000,20000,20000) L_0x1b42b60/d;
L_0x1b42cb0/d .functor NOT 1, L_0x1b42b60, C4<0>, C4<0>, C4<0>;
L_0x1b42cb0 .delay (10000,10000,10000) L_0x1b42cb0/d;
L_0x1b42da0/d .functor NOR 1, L_0x1b42cb0, L_0x1b42990, C4<0>, C4<0>;
L_0x1b42da0 .delay (20000,20000,20000) L_0x1b42da0/d;
L_0x1b42f40/d .functor NOT 1, L_0x1b42da0, C4<0>, C4<0>, C4<0>;
L_0x1b42f40 .delay (10000,10000,10000) L_0x1b42f40/d;
v0x1ab8220_0 .net "and_in0ncom", 0 0, L_0x1b42cb0; 1 drivers
v0x1ab82a0_0 .net "and_in1com", 0 0, L_0x1b42990; 1 drivers
v0x1ab8320_0 .alias "in0", 0 0, v0x1ab8a50_0;
v0x1ab83c0_0 .alias "in1", 0 0, v0x1ab8950_0;
v0x1ab8440_0 .net "nand_in0ncom", 0 0, L_0x1b42b60; 1 drivers
v0x1ab84e0_0 .net "nand_in1com", 0 0, L_0x1b428b0; 1 drivers
v0x1ab85c0_0 .net "ncom", 0 0, L_0x1b42aa0; 1 drivers
v0x1ab8660_0 .net "nor_wire", 0 0, L_0x1b42da0; 1 drivers
v0x1ab8700_0 .alias "result", 0 0, v0x1abb3b0_0;
v0x1ab87d0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1ab75a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1ab4ef0;
 .timescale -9 -12;
L_0x1b43070/d .functor NOR 1, L_0x1b460e0, L_0x1b45fb0, C4<0>, C4<0>;
L_0x1b43070 .delay (20000,20000,20000) L_0x1b43070/d;
L_0x1b431c0/d .functor NOT 1, L_0x1b43070, C4<0>, C4<0>, C4<0>;
L_0x1b431c0 .delay (10000,10000,10000) L_0x1b431c0/d;
v0x1ab7d20_0 .alias "a", 0 0, v0x1abaee0_0;
v0x1ab7da0_0 .alias "b", 0 0, v0x1abaf60_0;
v0x1ab7e40_0 .net "nor_ab", 0 0, L_0x1b43070; 1 drivers
v0x1ab7ec0_0 .net "or_ab", 0 0, L_0x1b431c0; 1 drivers
v0x1ab7f40_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ab7fc0_0 .alias "result", 0 0, v0x1abb530_0;
S_0x1ab7690 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1ab75a0;
 .timescale -9 -12;
L_0x1b432f0/d .functor NAND 1, L_0x1b431c0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b432f0 .delay (20000,20000,20000) L_0x1b432f0/d;
L_0x1b433d0/d .functor NOT 1, L_0x1b432f0, C4<0>, C4<0>, C4<0>;
L_0x1b433d0 .delay (10000,10000,10000) L_0x1b433d0/d;
L_0x1b434e0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b434e0 .delay (10000,10000,10000) L_0x1b434e0/d;
L_0x1b435a0/d .functor NAND 1, L_0x1b43070, L_0x1b434e0, C4<1>, C4<1>;
L_0x1b435a0 .delay (20000,20000,20000) L_0x1b435a0/d;
L_0x1b436f0/d .functor NOT 1, L_0x1b435a0, C4<0>, C4<0>, C4<0>;
L_0x1b436f0 .delay (10000,10000,10000) L_0x1b436f0/d;
L_0x1b437e0/d .functor NOR 1, L_0x1b436f0, L_0x1b433d0, C4<0>, C4<0>;
L_0x1b437e0 .delay (20000,20000,20000) L_0x1b437e0/d;
L_0x1b43980/d .functor NOT 1, L_0x1b437e0, C4<0>, C4<0>, C4<0>;
L_0x1b43980 .delay (10000,10000,10000) L_0x1b43980/d;
v0x1ab7780_0 .net "and_in0ncom", 0 0, L_0x1b436f0; 1 drivers
v0x1ab7800_0 .net "and_in1com", 0 0, L_0x1b433d0; 1 drivers
v0x1ab7880_0 .alias "in0", 0 0, v0x1ab7e40_0;
v0x1ab7900_0 .alias "in1", 0 0, v0x1ab7ec0_0;
v0x1ab7980_0 .net "nand_in0ncom", 0 0, L_0x1b435a0; 1 drivers
v0x1ab7a00_0 .net "nand_in1com", 0 0, L_0x1b432f0; 1 drivers
v0x1ab7a80_0 .net "ncom", 0 0, L_0x1b434e0; 1 drivers
v0x1ab7b00_0 .net "nor_wire", 0 0, L_0x1b437e0; 1 drivers
v0x1ab7bd0_0 .alias "result", 0 0, v0x1abb530_0;
v0x1ab7ca0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1ab4fe0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1ab4ef0;
 .timescale -9 -12;
v0x1ab6df0_0 .alias "in0", 0 0, v0x1abb2a0_0;
v0x1ab6ea0_0 .alias "in1", 0 0, v0x1abb640_0;
v0x1ab6f50_0 .alias "in2", 0 0, v0x1abb3b0_0;
v0x1ab7000_0 .alias "in3", 0 0, v0x1abb530_0;
v0x1ab70e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ab7190_0 .alias "result", 0 0, v0x1abb0f0_0;
v0x1ab7210_0 .net "sel0", 0 0, L_0x1b45aa0; 1 drivers
v0x1ab7290_0 .net "sel1", 0 0, L_0x1b45b60; 1 drivers
v0x1ab7310_0 .net "sel2", 0 0, L_0x1b45c90; 1 drivers
v0x1ab73c0_0 .net "w0", 0 0, L_0x1b44140; 1 drivers
v0x1ab74a0_0 .net "w1", 0 0, L_0x1b448c0; 1 drivers
v0x1ab7520_0 .net "w2", 0 0, L_0x1b45110; 1 drivers
S_0x1ab66a0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1ab4fe0;
 .timescale -9 -12;
L_0x1b43ab0/d .functor NAND 1, L_0x1b424e0, L_0x1b45aa0, C4<1>, C4<1>;
L_0x1b43ab0 .delay (20000,20000,20000) L_0x1b43ab0/d;
L_0x1b43b90/d .functor NOT 1, L_0x1b43ab0, C4<0>, C4<0>, C4<0>;
L_0x1b43b90 .delay (10000,10000,10000) L_0x1b43b90/d;
L_0x1b43ca0/d .functor NOT 1, L_0x1b45aa0, C4<0>, C4<0>, C4<0>;
L_0x1b43ca0 .delay (10000,10000,10000) L_0x1b43ca0/d;
L_0x1b43df0/d .functor NAND 1, L_0x1b417e0, L_0x1b43ca0, C4<1>, C4<1>;
L_0x1b43df0 .delay (20000,20000,20000) L_0x1b43df0/d;
L_0x1b43eb0/d .functor NOT 1, L_0x1b43df0, C4<0>, C4<0>, C4<0>;
L_0x1b43eb0 .delay (10000,10000,10000) L_0x1b43eb0/d;
L_0x1b43fa0/d .functor NOR 1, L_0x1b43eb0, L_0x1b43b90, C4<0>, C4<0>;
L_0x1b43fa0 .delay (20000,20000,20000) L_0x1b43fa0/d;
L_0x1b44140/d .functor NOT 1, L_0x1b43fa0, C4<0>, C4<0>, C4<0>;
L_0x1b44140 .delay (10000,10000,10000) L_0x1b44140/d;
v0x1ab6790_0 .net "and_in0ncom", 0 0, L_0x1b43eb0; 1 drivers
v0x1ab6850_0 .net "and_in1com", 0 0, L_0x1b43b90; 1 drivers
v0x1ab68f0_0 .alias "in0", 0 0, v0x1abb2a0_0;
v0x1ab6990_0 .alias "in1", 0 0, v0x1abb640_0;
v0x1ab6a10_0 .net "nand_in0ncom", 0 0, L_0x1b43df0; 1 drivers
v0x1ab6ab0_0 .net "nand_in1com", 0 0, L_0x1b43ab0; 1 drivers
v0x1ab6b50_0 .net "ncom", 0 0, L_0x1b43ca0; 1 drivers
v0x1ab6bf0_0 .net "nor_wire", 0 0, L_0x1b43fa0; 1 drivers
v0x1ab6c90_0 .alias "result", 0 0, v0x1ab73c0_0;
v0x1ab6d10_0 .alias "sel0", 0 0, v0x1ab7210_0;
S_0x1ab5f50 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1ab4fe0;
 .timescale -9 -12;
L_0x1b44270/d .functor NAND 1, L_0x1b43980, L_0x1b45aa0, C4<1>, C4<1>;
L_0x1b44270 .delay (20000,20000,20000) L_0x1b44270/d;
L_0x1b44350/d .functor NOT 1, L_0x1b44270, C4<0>, C4<0>, C4<0>;
L_0x1b44350 .delay (10000,10000,10000) L_0x1b44350/d;
L_0x1b44460/d .functor NOT 1, L_0x1b45aa0, C4<0>, C4<0>, C4<0>;
L_0x1b44460 .delay (10000,10000,10000) L_0x1b44460/d;
L_0x1b44520/d .functor NAND 1, L_0x1b42f40, L_0x1b44460, C4<1>, C4<1>;
L_0x1b44520 .delay (20000,20000,20000) L_0x1b44520/d;
L_0x1b44630/d .functor NOT 1, L_0x1b44520, C4<0>, C4<0>, C4<0>;
L_0x1b44630 .delay (10000,10000,10000) L_0x1b44630/d;
L_0x1b44720/d .functor NOR 1, L_0x1b44630, L_0x1b44350, C4<0>, C4<0>;
L_0x1b44720 .delay (20000,20000,20000) L_0x1b44720/d;
L_0x1b448c0/d .functor NOT 1, L_0x1b44720, C4<0>, C4<0>, C4<0>;
L_0x1b448c0 .delay (10000,10000,10000) L_0x1b448c0/d;
v0x1ab6040_0 .net "and_in0ncom", 0 0, L_0x1b44630; 1 drivers
v0x1ab6100_0 .net "and_in1com", 0 0, L_0x1b44350; 1 drivers
v0x1ab61a0_0 .alias "in0", 0 0, v0x1abb3b0_0;
v0x1ab6240_0 .alias "in1", 0 0, v0x1abb530_0;
v0x1ab62c0_0 .net "nand_in0ncom", 0 0, L_0x1b44520; 1 drivers
v0x1ab6360_0 .net "nand_in1com", 0 0, L_0x1b44270; 1 drivers
v0x1ab6400_0 .net "ncom", 0 0, L_0x1b44460; 1 drivers
v0x1ab64a0_0 .net "nor_wire", 0 0, L_0x1b44720; 1 drivers
v0x1ab6540_0 .alias "result", 0 0, v0x1ab74a0_0;
v0x1ab65c0_0 .alias "sel0", 0 0, v0x1ab7210_0;
S_0x1ab5800 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1ab4fe0;
 .timescale -9 -12;
L_0x1b449f0/d .functor NAND 1, L_0x1b448c0, L_0x1b45b60, C4<1>, C4<1>;
L_0x1b449f0 .delay (20000,20000,20000) L_0x1b449f0/d;
L_0x1b44b60/d .functor NOT 1, L_0x1b449f0, C4<0>, C4<0>, C4<0>;
L_0x1b44b60 .delay (10000,10000,10000) L_0x1b44b60/d;
L_0x1b44c70/d .functor NOT 1, L_0x1b45b60, C4<0>, C4<0>, C4<0>;
L_0x1b44c70 .delay (10000,10000,10000) L_0x1b44c70/d;
L_0x1b44d30/d .functor NAND 1, L_0x1b44140, L_0x1b44c70, C4<1>, C4<1>;
L_0x1b44d30 .delay (20000,20000,20000) L_0x1b44d30/d;
L_0x1b44e80/d .functor NOT 1, L_0x1b44d30, C4<0>, C4<0>, C4<0>;
L_0x1b44e80 .delay (10000,10000,10000) L_0x1b44e80/d;
L_0x1b44f70/d .functor NOR 1, L_0x1b44e80, L_0x1b44b60, C4<0>, C4<0>;
L_0x1b44f70 .delay (20000,20000,20000) L_0x1b44f70/d;
L_0x1b45110/d .functor NOT 1, L_0x1b44f70, C4<0>, C4<0>, C4<0>;
L_0x1b45110 .delay (10000,10000,10000) L_0x1b45110/d;
v0x1ab58f0_0 .net "and_in0ncom", 0 0, L_0x1b44e80; 1 drivers
v0x1ab59b0_0 .net "and_in1com", 0 0, L_0x1b44b60; 1 drivers
v0x1ab5a50_0 .alias "in0", 0 0, v0x1ab73c0_0;
v0x1ab5af0_0 .alias "in1", 0 0, v0x1ab74a0_0;
v0x1ab5b70_0 .net "nand_in0ncom", 0 0, L_0x1b44d30; 1 drivers
v0x1ab5c10_0 .net "nand_in1com", 0 0, L_0x1b449f0; 1 drivers
v0x1ab5cb0_0 .net "ncom", 0 0, L_0x1b44c70; 1 drivers
v0x1ab5d50_0 .net "nor_wire", 0 0, L_0x1b44f70; 1 drivers
v0x1ab5df0_0 .alias "result", 0 0, v0x1ab7520_0;
v0x1ab5e70_0 .alias "sel0", 0 0, v0x1ab7290_0;
S_0x1ab50d0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1ab4fe0;
 .timescale -9 -12;
L_0x1b45240/d .functor NAND 1, C4<0>, L_0x1b45c90, C4<1>, C4<1>;
L_0x1b45240 .delay (20000,20000,20000) L_0x1b45240/d;
L_0x1b453c0/d .functor NOT 1, L_0x1b45240, C4<0>, C4<0>, C4<0>;
L_0x1b453c0 .delay (10000,10000,10000) L_0x1b453c0/d;
L_0x1b454d0/d .functor NOT 1, L_0x1b45c90, C4<0>, C4<0>, C4<0>;
L_0x1b454d0 .delay (10000,10000,10000) L_0x1b454d0/d;
L_0x1b45590/d .functor NAND 1, L_0x1b45110, L_0x1b454d0, C4<1>, C4<1>;
L_0x1b45590 .delay (20000,20000,20000) L_0x1b45590/d;
L_0x1b456e0/d .functor NOT 1, L_0x1b45590, C4<0>, C4<0>, C4<0>;
L_0x1b456e0 .delay (10000,10000,10000) L_0x1b456e0/d;
L_0x1b457d0/d .functor NOR 1, L_0x1b456e0, L_0x1b453c0, C4<0>, C4<0>;
L_0x1b457d0 .delay (20000,20000,20000) L_0x1b457d0/d;
L_0x1b45970/d .functor NOT 1, L_0x1b457d0, C4<0>, C4<0>, C4<0>;
L_0x1b45970 .delay (10000,10000,10000) L_0x1b45970/d;
v0x1ab51c0_0 .net "and_in0ncom", 0 0, L_0x1b456e0; 1 drivers
v0x1ab5240_0 .net "and_in1com", 0 0, L_0x1b453c0; 1 drivers
v0x1ab52e0_0 .alias "in0", 0 0, v0x1ab7520_0;
v0x1ab5380_0 .alias "in1", 0 0, v0x1ab70e0_0;
v0x1ab5400_0 .net "nand_in0ncom", 0 0, L_0x1b45590; 1 drivers
v0x1ab54a0_0 .net "nand_in1com", 0 0, L_0x1b45240; 1 drivers
v0x1ab5580_0 .net "ncom", 0 0, L_0x1b454d0; 1 drivers
v0x1ab5620_0 .net "nor_wire", 0 0, L_0x1b457d0; 1 drivers
v0x1ab56c0_0 .alias "result", 0 0, v0x1abb0f0_0;
v0x1ab5760_0 .alias "sel0", 0 0, v0x1ab7310_0;
S_0x1aae440 .scope generate, "ALU32[9]" "ALU32[9]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1aace18 .param/l "i" 2 105, +C4<01001>;
S_0x1aae570 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1aae440;
 .timescale -9 -12;
L_0x1b40650/d .functor NOT 1, L_0x1b46720, C4<0>, C4<0>, C4<0>;
L_0x1b40650 .delay (10000,10000,10000) L_0x1b40650/d;
v0x1ab42c0_0 .net "carryin", 0 0, L_0x1b4bf40; 1 drivers
v0x1ab4360_0 .net "carryout", 0 0, L_0x1b47c80; 1 drivers
v0x1ab43e0_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1ab4460_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1ab44e0_0 .net "notB", 0 0, L_0x1b40650; 1 drivers
v0x1ab4560_0 .net "operandA", 0 0, L_0x1b46680; 1 drivers
v0x1ab45e0_0 .net "operandB", 0 0, L_0x1b46720; 1 drivers
v0x1ab46f0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ab4770_0 .net "result", 0 0, L_0x1b4b770; 1 drivers
v0x1ab4840_0 .net "trueB", 0 0, L_0x1b46ac0; 1 drivers
v0x1ab4920_0 .net "wAddSub", 0 0, L_0x1b475e0; 1 drivers
v0x1ab4a30_0 .net "wNandAnd", 0 0, L_0x1b48d40; 1 drivers
v0x1ab4bb0_0 .net "wNorOr", 0 0, L_0x1b49780; 1 drivers
v0x1ab4cc0_0 .net "wXor", 0 0, L_0x1b482e0; 1 drivers
L_0x1b4b8a0 .part v0x1af9c80_0, 0, 1;
L_0x1b4b960 .part v0x1af9c80_0, 1, 1;
L_0x1b4ba90 .part v0x1af9c80_0, 2, 1;
S_0x1ab3af0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1aae570;
 .timescale -9 -12;
L_0x1b2f2d0/d .functor NAND 1, L_0x1b40650, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b2f2d0 .delay (20000,20000,20000) L_0x1b2f2d0/d;
L_0x1b2f6e0/d .functor NOT 1, L_0x1b2f2d0, C4<0>, C4<0>, C4<0>;
L_0x1b2f6e0 .delay (10000,10000,10000) L_0x1b2f6e0/d;
L_0x1b461c0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b461c0 .delay (10000,10000,10000) L_0x1b461c0/d;
L_0x1b467d0/d .functor NAND 1, L_0x1b46720, L_0x1b461c0, C4<1>, C4<1>;
L_0x1b467d0 .delay (20000,20000,20000) L_0x1b467d0/d;
L_0x1b46830/d .functor NOT 1, L_0x1b467d0, C4<0>, C4<0>, C4<0>;
L_0x1b46830 .delay (10000,10000,10000) L_0x1b46830/d;
L_0x1b46920/d .functor NOR 1, L_0x1b46830, L_0x1b2f6e0, C4<0>, C4<0>;
L_0x1b46920 .delay (20000,20000,20000) L_0x1b46920/d;
L_0x1b46ac0/d .functor NOT 1, L_0x1b46920, C4<0>, C4<0>, C4<0>;
L_0x1b46ac0 .delay (10000,10000,10000) L_0x1b46ac0/d;
v0x1ab3be0_0 .net "and_in0ncom", 0 0, L_0x1b46830; 1 drivers
v0x1ab3ca0_0 .net "and_in1com", 0 0, L_0x1b2f6e0; 1 drivers
v0x1ab3d40_0 .alias "in0", 0 0, v0x1ab45e0_0;
v0x1ab3dc0_0 .alias "in1", 0 0, v0x1ab44e0_0;
v0x1ab3e40_0 .net "nand_in0ncom", 0 0, L_0x1b467d0; 1 drivers
v0x1ab3ee0_0 .net "nand_in1com", 0 0, L_0x1b2f2d0; 1 drivers
v0x1ab3f80_0 .net "ncom", 0 0, L_0x1b461c0; 1 drivers
v0x1ab4020_0 .net "nor_wire", 0 0, L_0x1b46920; 1 drivers
v0x1ab4110_0 .alias "result", 0 0, v0x1ab4840_0;
v0x1ab41e0_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1ab2800 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1aae570;
 .timescale -9 -12;
L_0x1b476f0/d .functor NAND 1, L_0x1b46680, L_0x1b46ac0, C4<1>, C4<1>;
L_0x1b476f0 .delay (20000,20000,20000) L_0x1b476f0/d;
L_0x1b47880/d .functor NOT 1, L_0x1b476f0, C4<0>, C4<0>, C4<0>;
L_0x1b47880 .delay (10000,10000,10000) L_0x1b47880/d;
L_0x1b47970/d .functor NAND 1, L_0x1b4bf40, L_0x1b47040, C4<1>, C4<1>;
L_0x1b47970 .delay (20000,20000,20000) L_0x1b47970/d;
L_0x1b47a30/d .functor NOT 1, L_0x1b47970, C4<0>, C4<0>, C4<0>;
L_0x1b47a30 .delay (10000,10000,10000) L_0x1b47a30/d;
L_0x1b47b40/d .functor NOR 1, L_0x1b47a30, L_0x1b47880, C4<0>, C4<0>;
L_0x1b47b40 .delay (20000,20000,20000) L_0x1b47b40/d;
L_0x1b47c80/d .functor NOT 1, L_0x1b47b40, C4<0>, C4<0>, C4<0>;
L_0x1b47c80 .delay (10000,10000,10000) L_0x1b47c80/d;
v0x1ab33e0_0 .alias "a", 0 0, v0x1ab4560_0;
v0x1ab34f0_0 .net "and_ab", 0 0, L_0x1b47880; 1 drivers
v0x1ab3590_0 .net "and_xor_ab_c", 0 0, L_0x1b47a30; 1 drivers
v0x1ab3630_0 .alias "b", 0 0, v0x1ab4840_0;
v0x1ab36b0_0 .alias "carryin", 0 0, v0x1ab42c0_0;
v0x1ab3730_0 .alias "carryout", 0 0, v0x1ab4360_0;
v0x1ab37f0_0 .net "nand_ab", 0 0, L_0x1b476f0; 1 drivers
v0x1ab3870_0 .net "nand_xor_ab_c", 0 0, L_0x1b47970; 1 drivers
v0x1ab38f0_0 .net "nco", 0 0, L_0x1b47b40; 1 drivers
v0x1ab3990_0 .alias "sum", 0 0, v0x1ab4920_0;
v0x1ab3a70_0 .net "xor_ab", 0 0, L_0x1b47040; 1 drivers
S_0x1ab2e90 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1ab2800;
 .timescale -9 -12;
L_0x1b46c30/d .functor NAND 1, L_0x1b46680, L_0x1b46ac0, C4<1>, C4<1>;
L_0x1b46c30 .delay (20000,20000,20000) L_0x1b46c30/d;
L_0x1b46d10/d .functor NOR 1, L_0x1b46680, L_0x1b46ac0, C4<0>, C4<0>;
L_0x1b46d10 .delay (20000,20000,20000) L_0x1b46d10/d;
L_0x1b46dd0/d .functor NOT 1, L_0x1b46d10, C4<0>, C4<0>, C4<0>;
L_0x1b46dd0 .delay (10000,10000,10000) L_0x1b46dd0/d;
L_0x1b46ee0/d .functor NAND 1, L_0x1b46dd0, L_0x1b46c30, C4<1>, C4<1>;
L_0x1b46ee0 .delay (20000,20000,20000) L_0x1b46ee0/d;
L_0x1b47040/d .functor NOT 1, L_0x1b46ee0, C4<0>, C4<0>, C4<0>;
L_0x1b47040 .delay (10000,10000,10000) L_0x1b47040/d;
v0x1ab2f80_0 .alias "a", 0 0, v0x1ab4560_0;
v0x1ab3020_0 .alias "b", 0 0, v0x1ab4840_0;
v0x1ab30c0_0 .net "nand_ab", 0 0, L_0x1b46c30; 1 drivers
v0x1ab3160_0 .net "nor_ab", 0 0, L_0x1b46d10; 1 drivers
v0x1ab31e0_0 .net "nxor_ab", 0 0, L_0x1b46ee0; 1 drivers
v0x1ab3280_0 .net "or_ab", 0 0, L_0x1b46dd0; 1 drivers
v0x1ab3360_0 .alias "result", 0 0, v0x1ab3a70_0;
S_0x1ab28f0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1ab2800;
 .timescale -9 -12;
L_0x1b47150/d .functor NAND 1, L_0x1b47040, L_0x1b4bf40, C4<1>, C4<1>;
L_0x1b47150 .delay (20000,20000,20000) L_0x1b47150/d;
L_0x1b472c0/d .functor NOR 1, L_0x1b47040, L_0x1b4bf40, C4<0>, C4<0>;
L_0x1b472c0 .delay (20000,20000,20000) L_0x1b472c0/d;
L_0x1b47410/d .functor NOT 1, L_0x1b472c0, C4<0>, C4<0>, C4<0>;
L_0x1b47410 .delay (10000,10000,10000) L_0x1b47410/d;
L_0x1b474d0/d .functor NAND 1, L_0x1b47410, L_0x1b47150, C4<1>, C4<1>;
L_0x1b474d0 .delay (20000,20000,20000) L_0x1b474d0/d;
L_0x1b475e0/d .functor NOT 1, L_0x1b474d0, C4<0>, C4<0>, C4<0>;
L_0x1b475e0 .delay (10000,10000,10000) L_0x1b475e0/d;
v0x1ab29e0_0 .alias "a", 0 0, v0x1ab3a70_0;
v0x1ab2a80_0 .alias "b", 0 0, v0x1ab42c0_0;
v0x1ab2b20_0 .net "nand_ab", 0 0, L_0x1b47150; 1 drivers
v0x1ab2bc0_0 .net "nor_ab", 0 0, L_0x1b472c0; 1 drivers
v0x1ab2c40_0 .net "nxor_ab", 0 0, L_0x1b474d0; 1 drivers
v0x1ab2ce0_0 .net "or_ab", 0 0, L_0x1b47410; 1 drivers
v0x1ab2dc0_0 .alias "result", 0 0, v0x1ab4920_0;
S_0x1ab22b0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1aae570;
 .timescale -9 -12;
L_0x1b47e40/d .functor NAND 1, L_0x1b46680, L_0x1b46720, C4<1>, C4<1>;
L_0x1b47e40 .delay (20000,20000,20000) L_0x1b47e40/d;
L_0x1b47f20/d .functor NOR 1, L_0x1b46680, L_0x1b46720, C4<0>, C4<0>;
L_0x1b47f20 .delay (20000,20000,20000) L_0x1b47f20/d;
L_0x1b480b0/d .functor NOT 1, L_0x1b47f20, C4<0>, C4<0>, C4<0>;
L_0x1b480b0 .delay (10000,10000,10000) L_0x1b480b0/d;
L_0x1b481a0/d .functor NAND 1, L_0x1b480b0, L_0x1b47e40, C4<1>, C4<1>;
L_0x1b481a0 .delay (20000,20000,20000) L_0x1b481a0/d;
L_0x1b482e0/d .functor NOT 1, L_0x1b481a0, C4<0>, C4<0>, C4<0>;
L_0x1b482e0 .delay (10000,10000,10000) L_0x1b482e0/d;
v0x1ab23a0_0 .alias "a", 0 0, v0x1ab4560_0;
v0x1ab2420_0 .alias "b", 0 0, v0x1ab45e0_0;
v0x1ab24f0_0 .net "nand_ab", 0 0, L_0x1b47e40; 1 drivers
v0x1ab2570_0 .net "nor_ab", 0 0, L_0x1b47f20; 1 drivers
v0x1ab25f0_0 .net "nxor_ab", 0 0, L_0x1b481a0; 1 drivers
v0x1ab2670_0 .net "or_ab", 0 0, L_0x1b480b0; 1 drivers
v0x1ab2730_0 .alias "result", 0 0, v0x1ab4cc0_0;
S_0x1ab16c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1aae570;
 .timescale -9 -12;
L_0x1b48430/d .functor NAND 1, L_0x1b46680, L_0x1b46720, C4<1>, C4<1>;
L_0x1b48430 .delay (20000,20000,20000) L_0x1b48430/d;
L_0x1b48580/d .functor NOT 1, L_0x1b48430, C4<0>, C4<0>, C4<0>;
L_0x1b48580 .delay (10000,10000,10000) L_0x1b48580/d;
v0x1ab1f30_0 .alias "a", 0 0, v0x1ab4560_0;
v0x1ab1fd0_0 .net "and_ab", 0 0, L_0x1b48580; 1 drivers
v0x1ab2050_0 .alias "b", 0 0, v0x1ab45e0_0;
v0x1ab20d0_0 .net "nand_ab", 0 0, L_0x1b48430; 1 drivers
v0x1ab21b0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ab2230_0 .alias "result", 0 0, v0x1ab4a30_0;
S_0x1ab17b0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1ab16c0;
 .timescale -9 -12;
L_0x1b486b0/d .functor NAND 1, L_0x1b48580, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b486b0 .delay (20000,20000,20000) L_0x1b486b0/d;
L_0x1b48790/d .functor NOT 1, L_0x1b486b0, C4<0>, C4<0>, C4<0>;
L_0x1b48790 .delay (10000,10000,10000) L_0x1b48790/d;
L_0x1b488a0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b488a0 .delay (10000,10000,10000) L_0x1b488a0/d;
L_0x1b48960/d .functor NAND 1, L_0x1b48430, L_0x1b488a0, C4<1>, C4<1>;
L_0x1b48960 .delay (20000,20000,20000) L_0x1b48960/d;
L_0x1b48ab0/d .functor NOT 1, L_0x1b48960, C4<0>, C4<0>, C4<0>;
L_0x1b48ab0 .delay (10000,10000,10000) L_0x1b48ab0/d;
L_0x1b48ba0/d .functor NOR 1, L_0x1b48ab0, L_0x1b48790, C4<0>, C4<0>;
L_0x1b48ba0 .delay (20000,20000,20000) L_0x1b48ba0/d;
L_0x1b48d40/d .functor NOT 1, L_0x1b48ba0, C4<0>, C4<0>, C4<0>;
L_0x1b48d40 .delay (10000,10000,10000) L_0x1b48d40/d;
v0x1ab18a0_0 .net "and_in0ncom", 0 0, L_0x1b48ab0; 1 drivers
v0x1ab1920_0 .net "and_in1com", 0 0, L_0x1b48790; 1 drivers
v0x1ab19a0_0 .alias "in0", 0 0, v0x1ab20d0_0;
v0x1ab1a40_0 .alias "in1", 0 0, v0x1ab1fd0_0;
v0x1ab1ac0_0 .net "nand_in0ncom", 0 0, L_0x1b48960; 1 drivers
v0x1ab1b60_0 .net "nand_in1com", 0 0, L_0x1b486b0; 1 drivers
v0x1ab1c40_0 .net "ncom", 0 0, L_0x1b488a0; 1 drivers
v0x1ab1ce0_0 .net "nor_wire", 0 0, L_0x1b48ba0; 1 drivers
v0x1ab1d80_0 .alias "result", 0 0, v0x1ab4a30_0;
v0x1ab1e50_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1ab0c20 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1aae570;
 .timescale -9 -12;
L_0x1b48e70/d .functor NOR 1, L_0x1b46680, L_0x1b46720, C4<0>, C4<0>;
L_0x1b48e70 .delay (20000,20000,20000) L_0x1b48e70/d;
L_0x1b48fc0/d .functor NOT 1, L_0x1b48e70, C4<0>, C4<0>, C4<0>;
L_0x1b48fc0 .delay (10000,10000,10000) L_0x1b48fc0/d;
v0x1ab13a0_0 .alias "a", 0 0, v0x1ab4560_0;
v0x1ab1420_0 .alias "b", 0 0, v0x1ab45e0_0;
v0x1ab14c0_0 .net "nor_ab", 0 0, L_0x1b48e70; 1 drivers
v0x1ab1540_0 .net "or_ab", 0 0, L_0x1b48fc0; 1 drivers
v0x1ab15c0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1ab1640_0 .alias "result", 0 0, v0x1ab4bb0_0;
S_0x1ab0d10 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1ab0c20;
 .timescale -9 -12;
L_0x1b490f0/d .functor NAND 1, L_0x1b48fc0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b490f0 .delay (20000,20000,20000) L_0x1b490f0/d;
L_0x1b491d0/d .functor NOT 1, L_0x1b490f0, C4<0>, C4<0>, C4<0>;
L_0x1b491d0 .delay (10000,10000,10000) L_0x1b491d0/d;
L_0x1b492e0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b492e0 .delay (10000,10000,10000) L_0x1b492e0/d;
L_0x1b493a0/d .functor NAND 1, L_0x1b48e70, L_0x1b492e0, C4<1>, C4<1>;
L_0x1b493a0 .delay (20000,20000,20000) L_0x1b493a0/d;
L_0x1b494f0/d .functor NOT 1, L_0x1b493a0, C4<0>, C4<0>, C4<0>;
L_0x1b494f0 .delay (10000,10000,10000) L_0x1b494f0/d;
L_0x1b495e0/d .functor NOR 1, L_0x1b494f0, L_0x1b491d0, C4<0>, C4<0>;
L_0x1b495e0 .delay (20000,20000,20000) L_0x1b495e0/d;
L_0x1b49780/d .functor NOT 1, L_0x1b495e0, C4<0>, C4<0>, C4<0>;
L_0x1b49780 .delay (10000,10000,10000) L_0x1b49780/d;
v0x1ab0e00_0 .net "and_in0ncom", 0 0, L_0x1b494f0; 1 drivers
v0x1ab0e80_0 .net "and_in1com", 0 0, L_0x1b491d0; 1 drivers
v0x1ab0f00_0 .alias "in0", 0 0, v0x1ab14c0_0;
v0x1ab0f80_0 .alias "in1", 0 0, v0x1ab1540_0;
v0x1ab1000_0 .net "nand_in0ncom", 0 0, L_0x1b493a0; 1 drivers
v0x1ab1080_0 .net "nand_in1com", 0 0, L_0x1b490f0; 1 drivers
v0x1ab1100_0 .net "ncom", 0 0, L_0x1b492e0; 1 drivers
v0x1ab1180_0 .net "nor_wire", 0 0, L_0x1b495e0; 1 drivers
v0x1ab1250_0 .alias "result", 0 0, v0x1ab4bb0_0;
v0x1ab1320_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1aae660 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1aae570;
 .timescale -9 -12;
v0x1ab0470_0 .alias "in0", 0 0, v0x1ab4920_0;
v0x1ab0520_0 .alias "in1", 0 0, v0x1ab4cc0_0;
v0x1ab05d0_0 .alias "in2", 0 0, v0x1ab4a30_0;
v0x1ab0680_0 .alias "in3", 0 0, v0x1ab4bb0_0;
v0x1ab0760_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1ab0810_0 .alias "result", 0 0, v0x1ab4770_0;
v0x1ab0890_0 .net "sel0", 0 0, L_0x1b4b8a0; 1 drivers
v0x1ab0910_0 .net "sel1", 0 0, L_0x1b4b960; 1 drivers
v0x1ab0990_0 .net "sel2", 0 0, L_0x1b4ba90; 1 drivers
v0x1ab0a40_0 .net "w0", 0 0, L_0x1b49f40; 1 drivers
v0x1ab0b20_0 .net "w1", 0 0, L_0x1b4a6c0; 1 drivers
v0x1ab0ba0_0 .net "w2", 0 0, L_0x1b4af10; 1 drivers
S_0x1aafd20 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1aae660;
 .timescale -9 -12;
L_0x1b498b0/d .functor NAND 1, L_0x1b482e0, L_0x1b4b8a0, C4<1>, C4<1>;
L_0x1b498b0 .delay (20000,20000,20000) L_0x1b498b0/d;
L_0x1b49990/d .functor NOT 1, L_0x1b498b0, C4<0>, C4<0>, C4<0>;
L_0x1b49990 .delay (10000,10000,10000) L_0x1b49990/d;
L_0x1b49aa0/d .functor NOT 1, L_0x1b4b8a0, C4<0>, C4<0>, C4<0>;
L_0x1b49aa0 .delay (10000,10000,10000) L_0x1b49aa0/d;
L_0x1b49bf0/d .functor NAND 1, L_0x1b475e0, L_0x1b49aa0, C4<1>, C4<1>;
L_0x1b49bf0 .delay (20000,20000,20000) L_0x1b49bf0/d;
L_0x1b49cb0/d .functor NOT 1, L_0x1b49bf0, C4<0>, C4<0>, C4<0>;
L_0x1b49cb0 .delay (10000,10000,10000) L_0x1b49cb0/d;
L_0x1b49da0/d .functor NOR 1, L_0x1b49cb0, L_0x1b49990, C4<0>, C4<0>;
L_0x1b49da0 .delay (20000,20000,20000) L_0x1b49da0/d;
L_0x1b49f40/d .functor NOT 1, L_0x1b49da0, C4<0>, C4<0>, C4<0>;
L_0x1b49f40 .delay (10000,10000,10000) L_0x1b49f40/d;
v0x1aafe10_0 .net "and_in0ncom", 0 0, L_0x1b49cb0; 1 drivers
v0x1aafed0_0 .net "and_in1com", 0 0, L_0x1b49990; 1 drivers
v0x1aaff70_0 .alias "in0", 0 0, v0x1ab4920_0;
v0x1ab0010_0 .alias "in1", 0 0, v0x1ab4cc0_0;
v0x1ab0090_0 .net "nand_in0ncom", 0 0, L_0x1b49bf0; 1 drivers
v0x1ab0130_0 .net "nand_in1com", 0 0, L_0x1b498b0; 1 drivers
v0x1ab01d0_0 .net "ncom", 0 0, L_0x1b49aa0; 1 drivers
v0x1ab0270_0 .net "nor_wire", 0 0, L_0x1b49da0; 1 drivers
v0x1ab0310_0 .alias "result", 0 0, v0x1ab0a40_0;
v0x1ab0390_0 .alias "sel0", 0 0, v0x1ab0890_0;
S_0x1aaf5d0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1aae660;
 .timescale -9 -12;
L_0x1b4a070/d .functor NAND 1, L_0x1b49780, L_0x1b4b8a0, C4<1>, C4<1>;
L_0x1b4a070 .delay (20000,20000,20000) L_0x1b4a070/d;
L_0x1b4a150/d .functor NOT 1, L_0x1b4a070, C4<0>, C4<0>, C4<0>;
L_0x1b4a150 .delay (10000,10000,10000) L_0x1b4a150/d;
L_0x1b4a260/d .functor NOT 1, L_0x1b4b8a0, C4<0>, C4<0>, C4<0>;
L_0x1b4a260 .delay (10000,10000,10000) L_0x1b4a260/d;
L_0x1b4a320/d .functor NAND 1, L_0x1b48d40, L_0x1b4a260, C4<1>, C4<1>;
L_0x1b4a320 .delay (20000,20000,20000) L_0x1b4a320/d;
L_0x1b4a430/d .functor NOT 1, L_0x1b4a320, C4<0>, C4<0>, C4<0>;
L_0x1b4a430 .delay (10000,10000,10000) L_0x1b4a430/d;
L_0x1b4a520/d .functor NOR 1, L_0x1b4a430, L_0x1b4a150, C4<0>, C4<0>;
L_0x1b4a520 .delay (20000,20000,20000) L_0x1b4a520/d;
L_0x1b4a6c0/d .functor NOT 1, L_0x1b4a520, C4<0>, C4<0>, C4<0>;
L_0x1b4a6c0 .delay (10000,10000,10000) L_0x1b4a6c0/d;
v0x1aaf6c0_0 .net "and_in0ncom", 0 0, L_0x1b4a430; 1 drivers
v0x1aaf780_0 .net "and_in1com", 0 0, L_0x1b4a150; 1 drivers
v0x1aaf820_0 .alias "in0", 0 0, v0x1ab4a30_0;
v0x1aaf8c0_0 .alias "in1", 0 0, v0x1ab4bb0_0;
v0x1aaf940_0 .net "nand_in0ncom", 0 0, L_0x1b4a320; 1 drivers
v0x1aaf9e0_0 .net "nand_in1com", 0 0, L_0x1b4a070; 1 drivers
v0x1aafa80_0 .net "ncom", 0 0, L_0x1b4a260; 1 drivers
v0x1aafb20_0 .net "nor_wire", 0 0, L_0x1b4a520; 1 drivers
v0x1aafbc0_0 .alias "result", 0 0, v0x1ab0b20_0;
v0x1aafc40_0 .alias "sel0", 0 0, v0x1ab0890_0;
S_0x1aaee80 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1aae660;
 .timescale -9 -12;
L_0x1b4a7f0/d .functor NAND 1, L_0x1b4a6c0, L_0x1b4b960, C4<1>, C4<1>;
L_0x1b4a7f0 .delay (20000,20000,20000) L_0x1b4a7f0/d;
L_0x1b4a960/d .functor NOT 1, L_0x1b4a7f0, C4<0>, C4<0>, C4<0>;
L_0x1b4a960 .delay (10000,10000,10000) L_0x1b4a960/d;
L_0x1b4aa70/d .functor NOT 1, L_0x1b4b960, C4<0>, C4<0>, C4<0>;
L_0x1b4aa70 .delay (10000,10000,10000) L_0x1b4aa70/d;
L_0x1b4ab30/d .functor NAND 1, L_0x1b49f40, L_0x1b4aa70, C4<1>, C4<1>;
L_0x1b4ab30 .delay (20000,20000,20000) L_0x1b4ab30/d;
L_0x1b4ac80/d .functor NOT 1, L_0x1b4ab30, C4<0>, C4<0>, C4<0>;
L_0x1b4ac80 .delay (10000,10000,10000) L_0x1b4ac80/d;
L_0x1b4ad70/d .functor NOR 1, L_0x1b4ac80, L_0x1b4a960, C4<0>, C4<0>;
L_0x1b4ad70 .delay (20000,20000,20000) L_0x1b4ad70/d;
L_0x1b4af10/d .functor NOT 1, L_0x1b4ad70, C4<0>, C4<0>, C4<0>;
L_0x1b4af10 .delay (10000,10000,10000) L_0x1b4af10/d;
v0x1aaef70_0 .net "and_in0ncom", 0 0, L_0x1b4ac80; 1 drivers
v0x1aaf030_0 .net "and_in1com", 0 0, L_0x1b4a960; 1 drivers
v0x1aaf0d0_0 .alias "in0", 0 0, v0x1ab0a40_0;
v0x1aaf170_0 .alias "in1", 0 0, v0x1ab0b20_0;
v0x1aaf1f0_0 .net "nand_in0ncom", 0 0, L_0x1b4ab30; 1 drivers
v0x1aaf290_0 .net "nand_in1com", 0 0, L_0x1b4a7f0; 1 drivers
v0x1aaf330_0 .net "ncom", 0 0, L_0x1b4aa70; 1 drivers
v0x1aaf3d0_0 .net "nor_wire", 0 0, L_0x1b4ad70; 1 drivers
v0x1aaf470_0 .alias "result", 0 0, v0x1ab0ba0_0;
v0x1aaf4f0_0 .alias "sel0", 0 0, v0x1ab0910_0;
S_0x1aae750 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1aae660;
 .timescale -9 -12;
L_0x1b4b040/d .functor NAND 1, C4<0>, L_0x1b4ba90, C4<1>, C4<1>;
L_0x1b4b040 .delay (20000,20000,20000) L_0x1b4b040/d;
L_0x1b4b1c0/d .functor NOT 1, L_0x1b4b040, C4<0>, C4<0>, C4<0>;
L_0x1b4b1c0 .delay (10000,10000,10000) L_0x1b4b1c0/d;
L_0x1b4b2d0/d .functor NOT 1, L_0x1b4ba90, C4<0>, C4<0>, C4<0>;
L_0x1b4b2d0 .delay (10000,10000,10000) L_0x1b4b2d0/d;
L_0x1b4b390/d .functor NAND 1, L_0x1b4af10, L_0x1b4b2d0, C4<1>, C4<1>;
L_0x1b4b390 .delay (20000,20000,20000) L_0x1b4b390/d;
L_0x1b4b4e0/d .functor NOT 1, L_0x1b4b390, C4<0>, C4<0>, C4<0>;
L_0x1b4b4e0 .delay (10000,10000,10000) L_0x1b4b4e0/d;
L_0x1b4b5d0/d .functor NOR 1, L_0x1b4b4e0, L_0x1b4b1c0, C4<0>, C4<0>;
L_0x1b4b5d0 .delay (20000,20000,20000) L_0x1b4b5d0/d;
L_0x1b4b770/d .functor NOT 1, L_0x1b4b5d0, C4<0>, C4<0>, C4<0>;
L_0x1b4b770 .delay (10000,10000,10000) L_0x1b4b770/d;
v0x1aae840_0 .net "and_in0ncom", 0 0, L_0x1b4b4e0; 1 drivers
v0x1aae8c0_0 .net "and_in1com", 0 0, L_0x1b4b1c0; 1 drivers
v0x1aae960_0 .alias "in0", 0 0, v0x1ab0ba0_0;
v0x1aaea00_0 .alias "in1", 0 0, v0x1ab0760_0;
v0x1aaea80_0 .net "nand_in0ncom", 0 0, L_0x1b4b390; 1 drivers
v0x1aaeb20_0 .net "nand_in1com", 0 0, L_0x1b4b040; 1 drivers
v0x1aaec00_0 .net "ncom", 0 0, L_0x1b4b2d0; 1 drivers
v0x1aaeca0_0 .net "nor_wire", 0 0, L_0x1b4b5d0; 1 drivers
v0x1aaed40_0 .alias "result", 0 0, v0x1ab4770_0;
v0x1aaede0_0 .alias "sel0", 0 0, v0x1ab0990_0;
S_0x1aa7ab0 .scope generate, "ALU32[10]" "ALU32[10]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1aa64a8 .param/l "i" 2 105, +C4<01010>;
S_0x1aa7be0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1aa7ab0;
 .timescale -9 -12;
L_0x1b4bfe0/d .functor NOT 1, L_0x1b518c0, C4<0>, C4<0>, C4<0>;
L_0x1b4bfe0 .delay (10000,10000,10000) L_0x1b4bfe0/d;
v0x1aad940_0 .net "carryin", 0 0, L_0x1b51960; 1 drivers
v0x1aad9e0_0 .net "carryout", 0 0, L_0x1b4d870; 1 drivers
v0x1aada60_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1aadae0_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1aadb60_0 .net "notB", 0 0, L_0x1b4bfe0; 1 drivers
v0x1aadbe0_0 .net "operandA", 0 0, L_0x1b4be70; 1 drivers
v0x1aadc60_0 .net "operandB", 0 0, L_0x1b518c0; 1 drivers
v0x1aadd70_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1aaddf0_0 .net "result", 0 0, L_0x1b51140; 1 drivers
v0x1aadec0_0 .net "trueB", 0 0, L_0x1b4c690; 1 drivers
v0x1aadfa0_0 .net "wAddSub", 0 0, L_0x1b4d1d0; 1 drivers
v0x1aae0b0_0 .net "wNandAnd", 0 0, L_0x1b4e930; 1 drivers
v0x1aae230_0 .net "wNorOr", 0 0, L_0x1b4f370; 1 drivers
v0x1aae340_0 .net "wXor", 0 0, L_0x1b4ded0; 1 drivers
L_0x1b51230 .part v0x1af9c80_0, 0, 1;
L_0x1b512d0 .part v0x1af9c80_0, 1, 1;
L_0x1b51400 .part v0x1af9c80_0, 2, 1;
S_0x1aad170 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1aa7be0;
 .timescale -9 -12;
L_0x1b4c0e0/d .functor NAND 1, L_0x1b4bfe0, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b4c0e0 .delay (20000,20000,20000) L_0x1b4c0e0/d;
L_0x1b4c1c0/d .functor NOT 1, L_0x1b4c0e0, C4<0>, C4<0>, C4<0>;
L_0x1b4c1c0 .delay (10000,10000,10000) L_0x1b4c1c0/d;
L_0x1b4c280/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b4c280 .delay (10000,10000,10000) L_0x1b4c280/d;
L_0x1b4c340/d .functor NAND 1, L_0x1b518c0, L_0x1b4c280, C4<1>, C4<1>;
L_0x1b4c340 .delay (20000,20000,20000) L_0x1b4c340/d;
L_0x1b4c400/d .functor NOT 1, L_0x1b4c340, C4<0>, C4<0>, C4<0>;
L_0x1b4c400 .delay (10000,10000,10000) L_0x1b4c400/d;
L_0x1b4c4f0/d .functor NOR 1, L_0x1b4c400, L_0x1b4c1c0, C4<0>, C4<0>;
L_0x1b4c4f0 .delay (20000,20000,20000) L_0x1b4c4f0/d;
L_0x1b4c690/d .functor NOT 1, L_0x1b4c4f0, C4<0>, C4<0>, C4<0>;
L_0x1b4c690 .delay (10000,10000,10000) L_0x1b4c690/d;
v0x1aad260_0 .net "and_in0ncom", 0 0, L_0x1b4c400; 1 drivers
v0x1aad320_0 .net "and_in1com", 0 0, L_0x1b4c1c0; 1 drivers
v0x1aad3c0_0 .alias "in0", 0 0, v0x1aadc60_0;
v0x1aad440_0 .alias "in1", 0 0, v0x1aadb60_0;
v0x1aad4c0_0 .net "nand_in0ncom", 0 0, L_0x1b4c340; 1 drivers
v0x1aad560_0 .net "nand_in1com", 0 0, L_0x1b4c0e0; 1 drivers
v0x1aad600_0 .net "ncom", 0 0, L_0x1b4c280; 1 drivers
v0x1aad6a0_0 .net "nor_wire", 0 0, L_0x1b4c4f0; 1 drivers
v0x1aad790_0 .alias "result", 0 0, v0x1aadec0_0;
v0x1aad860_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1aabe70 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1aa7be0;
 .timescale -9 -12;
L_0x1b4d2e0/d .functor NAND 1, L_0x1b4be70, L_0x1b4c690, C4<1>, C4<1>;
L_0x1b4d2e0 .delay (20000,20000,20000) L_0x1b4d2e0/d;
L_0x1b4d470/d .functor NOT 1, L_0x1b4d2e0, C4<0>, C4<0>, C4<0>;
L_0x1b4d470 .delay (10000,10000,10000) L_0x1b4d470/d;
L_0x1b4d560/d .functor NAND 1, L_0x1b51960, L_0x1b4cc10, C4<1>, C4<1>;
L_0x1b4d560 .delay (20000,20000,20000) L_0x1b4d560/d;
L_0x1b4d620/d .functor NOT 1, L_0x1b4d560, C4<0>, C4<0>, C4<0>;
L_0x1b4d620 .delay (10000,10000,10000) L_0x1b4d620/d;
L_0x1b4d730/d .functor NOR 1, L_0x1b4d620, L_0x1b4d470, C4<0>, C4<0>;
L_0x1b4d730 .delay (20000,20000,20000) L_0x1b4d730/d;
L_0x1b4d870/d .functor NOT 1, L_0x1b4d730, C4<0>, C4<0>, C4<0>;
L_0x1b4d870 .delay (10000,10000,10000) L_0x1b4d870/d;
v0x1aac9f0_0 .alias "a", 0 0, v0x1aadbe0_0;
v0x1aacb20_0 .net "and_ab", 0 0, L_0x1b4d470; 1 drivers
v0x1aacbc0_0 .net "and_xor_ab_c", 0 0, L_0x1b4d620; 1 drivers
v0x1aacc60_0 .alias "b", 0 0, v0x1aadec0_0;
v0x1aacce0_0 .alias "carryin", 0 0, v0x1aad940_0;
v0x1aacd90_0 .alias "carryout", 0 0, v0x1aad9e0_0;
v0x1aace50_0 .net "nand_ab", 0 0, L_0x1b4d2e0; 1 drivers
v0x1aaced0_0 .net "nand_xor_ab_c", 0 0, L_0x1b4d560; 1 drivers
v0x1aacf70_0 .net "nco", 0 0, L_0x1b4d730; 1 drivers
v0x1aad010_0 .alias "sum", 0 0, v0x1aadfa0_0;
v0x1aad0f0_0 .net "xor_ab", 0 0, L_0x1b4cc10; 1 drivers
S_0x1aac4a0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1aabe70;
 .timescale -9 -12;
L_0x1b4c800/d .functor NAND 1, L_0x1b4be70, L_0x1b4c690, C4<1>, C4<1>;
L_0x1b4c800 .delay (20000,20000,20000) L_0x1b4c800/d;
L_0x1b4c8e0/d .functor NOR 1, L_0x1b4be70, L_0x1b4c690, C4<0>, C4<0>;
L_0x1b4c8e0 .delay (20000,20000,20000) L_0x1b4c8e0/d;
L_0x1b4c9a0/d .functor NOT 1, L_0x1b4c8e0, C4<0>, C4<0>, C4<0>;
L_0x1b4c9a0 .delay (10000,10000,10000) L_0x1b4c9a0/d;
L_0x1b4cab0/d .functor NAND 1, L_0x1b4c9a0, L_0x1b4c800, C4<1>, C4<1>;
L_0x1b4cab0 .delay (20000,20000,20000) L_0x1b4cab0/d;
L_0x1b4cc10/d .functor NOT 1, L_0x1b4cab0, C4<0>, C4<0>, C4<0>;
L_0x1b4cc10 .delay (10000,10000,10000) L_0x1b4cc10/d;
v0x1aac590_0 .alias "a", 0 0, v0x1aadbe0_0;
v0x1aac630_0 .alias "b", 0 0, v0x1aadec0_0;
v0x1aac6d0_0 .net "nand_ab", 0 0, L_0x1b4c800; 1 drivers
v0x1aac770_0 .net "nor_ab", 0 0, L_0x1b4c8e0; 1 drivers
v0x1aac7f0_0 .net "nxor_ab", 0 0, L_0x1b4cab0; 1 drivers
v0x1aac890_0 .net "or_ab", 0 0, L_0x1b4c9a0; 1 drivers
v0x1aac970_0 .alias "result", 0 0, v0x1aad0f0_0;
S_0x1aabf60 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1aabe70;
 .timescale -9 -12;
L_0x1b4cd20/d .functor NAND 1, L_0x1b4cc10, L_0x1b51960, C4<1>, C4<1>;
L_0x1b4cd20 .delay (20000,20000,20000) L_0x1b4cd20/d;
L_0x1b4ceb0/d .functor NOR 1, L_0x1b4cc10, L_0x1b51960, C4<0>, C4<0>;
L_0x1b4ceb0 .delay (20000,20000,20000) L_0x1b4ceb0/d;
L_0x1b4d000/d .functor NOT 1, L_0x1b4ceb0, C4<0>, C4<0>, C4<0>;
L_0x1b4d000 .delay (10000,10000,10000) L_0x1b4d000/d;
L_0x1b4d0c0/d .functor NAND 1, L_0x1b4d000, L_0x1b4cd20, C4<1>, C4<1>;
L_0x1b4d0c0 .delay (20000,20000,20000) L_0x1b4d0c0/d;
L_0x1b4d1d0/d .functor NOT 1, L_0x1b4d0c0, C4<0>, C4<0>, C4<0>;
L_0x1b4d1d0 .delay (10000,10000,10000) L_0x1b4d1d0/d;
v0x1aac050_0 .alias "a", 0 0, v0x1aad0f0_0;
v0x1aac0d0_0 .alias "b", 0 0, v0x1aad940_0;
v0x1aac150_0 .net "nand_ab", 0 0, L_0x1b4cd20; 1 drivers
v0x1aac1d0_0 .net "nor_ab", 0 0, L_0x1b4ceb0; 1 drivers
v0x1aac250_0 .net "nxor_ab", 0 0, L_0x1b4d0c0; 1 drivers
v0x1aac2f0_0 .net "or_ab", 0 0, L_0x1b4d000; 1 drivers
v0x1aac3d0_0 .alias "result", 0 0, v0x1aadfa0_0;
S_0x1aab920 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1aa7be0;
 .timescale -9 -12;
L_0x1b4da30/d .functor NAND 1, L_0x1b4be70, L_0x1b518c0, C4<1>, C4<1>;
L_0x1b4da30 .delay (20000,20000,20000) L_0x1b4da30/d;
L_0x1b4db10/d .functor NOR 1, L_0x1b4be70, L_0x1b518c0, C4<0>, C4<0>;
L_0x1b4db10 .delay (20000,20000,20000) L_0x1b4db10/d;
L_0x1b4dca0/d .functor NOT 1, L_0x1b4db10, C4<0>, C4<0>, C4<0>;
L_0x1b4dca0 .delay (10000,10000,10000) L_0x1b4dca0/d;
L_0x1b4dd90/d .functor NAND 1, L_0x1b4dca0, L_0x1b4da30, C4<1>, C4<1>;
L_0x1b4dd90 .delay (20000,20000,20000) L_0x1b4dd90/d;
L_0x1b4ded0/d .functor NOT 1, L_0x1b4dd90, C4<0>, C4<0>, C4<0>;
L_0x1b4ded0 .delay (10000,10000,10000) L_0x1b4ded0/d;
v0x1aaba10_0 .alias "a", 0 0, v0x1aadbe0_0;
v0x1aaba90_0 .alias "b", 0 0, v0x1aadc60_0;
v0x1aabb60_0 .net "nand_ab", 0 0, L_0x1b4da30; 1 drivers
v0x1aabbe0_0 .net "nor_ab", 0 0, L_0x1b4db10; 1 drivers
v0x1aabc60_0 .net "nxor_ab", 0 0, L_0x1b4dd90; 1 drivers
v0x1aabce0_0 .net "or_ab", 0 0, L_0x1b4dca0; 1 drivers
v0x1aabda0_0 .alias "result", 0 0, v0x1aae340_0;
S_0x1aaad30 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1aa7be0;
 .timescale -9 -12;
L_0x1b4e020/d .functor NAND 1, L_0x1b4be70, L_0x1b518c0, C4<1>, C4<1>;
L_0x1b4e020 .delay (20000,20000,20000) L_0x1b4e020/d;
L_0x1b4e170/d .functor NOT 1, L_0x1b4e020, C4<0>, C4<0>, C4<0>;
L_0x1b4e170 .delay (10000,10000,10000) L_0x1b4e170/d;
v0x1aab5a0_0 .alias "a", 0 0, v0x1aadbe0_0;
v0x1aab640_0 .net "and_ab", 0 0, L_0x1b4e170; 1 drivers
v0x1aab6c0_0 .alias "b", 0 0, v0x1aadc60_0;
v0x1aab740_0 .net "nand_ab", 0 0, L_0x1b4e020; 1 drivers
v0x1aab820_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1aab8a0_0 .alias "result", 0 0, v0x1aae0b0_0;
S_0x1aaae20 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1aaad30;
 .timescale -9 -12;
L_0x1b4e2a0/d .functor NAND 1, L_0x1b4e170, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b4e2a0 .delay (20000,20000,20000) L_0x1b4e2a0/d;
L_0x1b4e380/d .functor NOT 1, L_0x1b4e2a0, C4<0>, C4<0>, C4<0>;
L_0x1b4e380 .delay (10000,10000,10000) L_0x1b4e380/d;
L_0x1b4e490/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4e490 .delay (10000,10000,10000) L_0x1b4e490/d;
L_0x1b4e550/d .functor NAND 1, L_0x1b4e020, L_0x1b4e490, C4<1>, C4<1>;
L_0x1b4e550 .delay (20000,20000,20000) L_0x1b4e550/d;
L_0x1b4e6a0/d .functor NOT 1, L_0x1b4e550, C4<0>, C4<0>, C4<0>;
L_0x1b4e6a0 .delay (10000,10000,10000) L_0x1b4e6a0/d;
L_0x1b4e790/d .functor NOR 1, L_0x1b4e6a0, L_0x1b4e380, C4<0>, C4<0>;
L_0x1b4e790 .delay (20000,20000,20000) L_0x1b4e790/d;
L_0x1b4e930/d .functor NOT 1, L_0x1b4e790, C4<0>, C4<0>, C4<0>;
L_0x1b4e930 .delay (10000,10000,10000) L_0x1b4e930/d;
v0x1aaaf10_0 .net "and_in0ncom", 0 0, L_0x1b4e6a0; 1 drivers
v0x1aaaf90_0 .net "and_in1com", 0 0, L_0x1b4e380; 1 drivers
v0x1aab010_0 .alias "in0", 0 0, v0x1aab740_0;
v0x1aab0b0_0 .alias "in1", 0 0, v0x1aab640_0;
v0x1aab130_0 .net "nand_in0ncom", 0 0, L_0x1b4e550; 1 drivers
v0x1aab1d0_0 .net "nand_in1com", 0 0, L_0x1b4e2a0; 1 drivers
v0x1aab2b0_0 .net "ncom", 0 0, L_0x1b4e490; 1 drivers
v0x1aab350_0 .net "nor_wire", 0 0, L_0x1b4e790; 1 drivers
v0x1aab3f0_0 .alias "result", 0 0, v0x1aae0b0_0;
v0x1aab4c0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1aaa290 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1aa7be0;
 .timescale -9 -12;
L_0x1b4ea60/d .functor NOR 1, L_0x1b4be70, L_0x1b518c0, C4<0>, C4<0>;
L_0x1b4ea60 .delay (20000,20000,20000) L_0x1b4ea60/d;
L_0x1b4ebb0/d .functor NOT 1, L_0x1b4ea60, C4<0>, C4<0>, C4<0>;
L_0x1b4ebb0 .delay (10000,10000,10000) L_0x1b4ebb0/d;
v0x1aaaa10_0 .alias "a", 0 0, v0x1aadbe0_0;
v0x1aaaa90_0 .alias "b", 0 0, v0x1aadc60_0;
v0x1aaab30_0 .net "nor_ab", 0 0, L_0x1b4ea60; 1 drivers
v0x1aaabb0_0 .net "or_ab", 0 0, L_0x1b4ebb0; 1 drivers
v0x1aaac30_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1aaacb0_0 .alias "result", 0 0, v0x1aae230_0;
S_0x1aaa380 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1aaa290;
 .timescale -9 -12;
L_0x1b4ece0/d .functor NAND 1, L_0x1b4ebb0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b4ece0 .delay (20000,20000,20000) L_0x1b4ece0/d;
L_0x1b4edc0/d .functor NOT 1, L_0x1b4ece0, C4<0>, C4<0>, C4<0>;
L_0x1b4edc0 .delay (10000,10000,10000) L_0x1b4edc0/d;
L_0x1b4eed0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4eed0 .delay (10000,10000,10000) L_0x1b4eed0/d;
L_0x1b4ef90/d .functor NAND 1, L_0x1b4ea60, L_0x1b4eed0, C4<1>, C4<1>;
L_0x1b4ef90 .delay (20000,20000,20000) L_0x1b4ef90/d;
L_0x1b4f0e0/d .functor NOT 1, L_0x1b4ef90, C4<0>, C4<0>, C4<0>;
L_0x1b4f0e0 .delay (10000,10000,10000) L_0x1b4f0e0/d;
L_0x1b4f1d0/d .functor NOR 1, L_0x1b4f0e0, L_0x1b4edc0, C4<0>, C4<0>;
L_0x1b4f1d0 .delay (20000,20000,20000) L_0x1b4f1d0/d;
L_0x1b4f370/d .functor NOT 1, L_0x1b4f1d0, C4<0>, C4<0>, C4<0>;
L_0x1b4f370 .delay (10000,10000,10000) L_0x1b4f370/d;
v0x1aaa470_0 .net "and_in0ncom", 0 0, L_0x1b4f0e0; 1 drivers
v0x1aaa4f0_0 .net "and_in1com", 0 0, L_0x1b4edc0; 1 drivers
v0x1aaa570_0 .alias "in0", 0 0, v0x1aaab30_0;
v0x1aaa5f0_0 .alias "in1", 0 0, v0x1aaabb0_0;
v0x1aaa670_0 .net "nand_in0ncom", 0 0, L_0x1b4ef90; 1 drivers
v0x1aaa6f0_0 .net "nand_in1com", 0 0, L_0x1b4ece0; 1 drivers
v0x1aaa770_0 .net "ncom", 0 0, L_0x1b4eed0; 1 drivers
v0x1aaa7f0_0 .net "nor_wire", 0 0, L_0x1b4f1d0; 1 drivers
v0x1aaa8c0_0 .alias "result", 0 0, v0x1aae230_0;
v0x1aaa990_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1aa7cd0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1aa7be0;
 .timescale -9 -12;
v0x1aa9ae0_0 .alias "in0", 0 0, v0x1aadfa0_0;
v0x1aa9b90_0 .alias "in1", 0 0, v0x1aae340_0;
v0x1aa9c40_0 .alias "in2", 0 0, v0x1aae0b0_0;
v0x1aa9cf0_0 .alias "in3", 0 0, v0x1aae230_0;
v0x1aa9dd0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1aa9e80_0 .alias "result", 0 0, v0x1aaddf0_0;
v0x1aa9f00_0 .net "sel0", 0 0, L_0x1b51230; 1 drivers
v0x1aa9f80_0 .net "sel1", 0 0, L_0x1b512d0; 1 drivers
v0x1aaa000_0 .net "sel2", 0 0, L_0x1b51400; 1 drivers
v0x1aaa0b0_0 .net "w0", 0 0, L_0x1b4fb30; 1 drivers
v0x1aaa190_0 .net "w1", 0 0, L_0x1b502b0; 1 drivers
v0x1aaa210_0 .net "w2", 0 0, L_0x1b50b00; 1 drivers
S_0x1aa9390 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1aa7cd0;
 .timescale -9 -12;
L_0x1b4f4a0/d .functor NAND 1, L_0x1b4ded0, L_0x1b51230, C4<1>, C4<1>;
L_0x1b4f4a0 .delay (20000,20000,20000) L_0x1b4f4a0/d;
L_0x1b4f580/d .functor NOT 1, L_0x1b4f4a0, C4<0>, C4<0>, C4<0>;
L_0x1b4f580 .delay (10000,10000,10000) L_0x1b4f580/d;
L_0x1b4f690/d .functor NOT 1, L_0x1b51230, C4<0>, C4<0>, C4<0>;
L_0x1b4f690 .delay (10000,10000,10000) L_0x1b4f690/d;
L_0x1b4f7e0/d .functor NAND 1, L_0x1b4d1d0, L_0x1b4f690, C4<1>, C4<1>;
L_0x1b4f7e0 .delay (20000,20000,20000) L_0x1b4f7e0/d;
L_0x1b4f8a0/d .functor NOT 1, L_0x1b4f7e0, C4<0>, C4<0>, C4<0>;
L_0x1b4f8a0 .delay (10000,10000,10000) L_0x1b4f8a0/d;
L_0x1b4f990/d .functor NOR 1, L_0x1b4f8a0, L_0x1b4f580, C4<0>, C4<0>;
L_0x1b4f990 .delay (20000,20000,20000) L_0x1b4f990/d;
L_0x1b4fb30/d .functor NOT 1, L_0x1b4f990, C4<0>, C4<0>, C4<0>;
L_0x1b4fb30 .delay (10000,10000,10000) L_0x1b4fb30/d;
v0x1aa9480_0 .net "and_in0ncom", 0 0, L_0x1b4f8a0; 1 drivers
v0x1aa9540_0 .net "and_in1com", 0 0, L_0x1b4f580; 1 drivers
v0x1aa95e0_0 .alias "in0", 0 0, v0x1aadfa0_0;
v0x1aa9680_0 .alias "in1", 0 0, v0x1aae340_0;
v0x1aa9700_0 .net "nand_in0ncom", 0 0, L_0x1b4f7e0; 1 drivers
v0x1aa97a0_0 .net "nand_in1com", 0 0, L_0x1b4f4a0; 1 drivers
v0x1aa9840_0 .net "ncom", 0 0, L_0x1b4f690; 1 drivers
v0x1aa98e0_0 .net "nor_wire", 0 0, L_0x1b4f990; 1 drivers
v0x1aa9980_0 .alias "result", 0 0, v0x1aaa0b0_0;
v0x1aa9a00_0 .alias "sel0", 0 0, v0x1aa9f00_0;
S_0x1aa8c40 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1aa7cd0;
 .timescale -9 -12;
L_0x1b4fc60/d .functor NAND 1, L_0x1b4f370, L_0x1b51230, C4<1>, C4<1>;
L_0x1b4fc60 .delay (20000,20000,20000) L_0x1b4fc60/d;
L_0x1b4fd40/d .functor NOT 1, L_0x1b4fc60, C4<0>, C4<0>, C4<0>;
L_0x1b4fd40 .delay (10000,10000,10000) L_0x1b4fd40/d;
L_0x1b4fe50/d .functor NOT 1, L_0x1b51230, C4<0>, C4<0>, C4<0>;
L_0x1b4fe50 .delay (10000,10000,10000) L_0x1b4fe50/d;
L_0x1b4ff10/d .functor NAND 1, L_0x1b4e930, L_0x1b4fe50, C4<1>, C4<1>;
L_0x1b4ff10 .delay (20000,20000,20000) L_0x1b4ff10/d;
L_0x1b50020/d .functor NOT 1, L_0x1b4ff10, C4<0>, C4<0>, C4<0>;
L_0x1b50020 .delay (10000,10000,10000) L_0x1b50020/d;
L_0x1b50110/d .functor NOR 1, L_0x1b50020, L_0x1b4fd40, C4<0>, C4<0>;
L_0x1b50110 .delay (20000,20000,20000) L_0x1b50110/d;
L_0x1b502b0/d .functor NOT 1, L_0x1b50110, C4<0>, C4<0>, C4<0>;
L_0x1b502b0 .delay (10000,10000,10000) L_0x1b502b0/d;
v0x1aa8d30_0 .net "and_in0ncom", 0 0, L_0x1b50020; 1 drivers
v0x1aa8df0_0 .net "and_in1com", 0 0, L_0x1b4fd40; 1 drivers
v0x1aa8e90_0 .alias "in0", 0 0, v0x1aae0b0_0;
v0x1aa8f30_0 .alias "in1", 0 0, v0x1aae230_0;
v0x1aa8fb0_0 .net "nand_in0ncom", 0 0, L_0x1b4ff10; 1 drivers
v0x1aa9050_0 .net "nand_in1com", 0 0, L_0x1b4fc60; 1 drivers
v0x1aa90f0_0 .net "ncom", 0 0, L_0x1b4fe50; 1 drivers
v0x1aa9190_0 .net "nor_wire", 0 0, L_0x1b50110; 1 drivers
v0x1aa9230_0 .alias "result", 0 0, v0x1aaa190_0;
v0x1aa92b0_0 .alias "sel0", 0 0, v0x1aa9f00_0;
S_0x1aa84f0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1aa7cd0;
 .timescale -9 -12;
L_0x1b503e0/d .functor NAND 1, L_0x1b502b0, L_0x1b512d0, C4<1>, C4<1>;
L_0x1b503e0 .delay (20000,20000,20000) L_0x1b503e0/d;
L_0x1b50550/d .functor NOT 1, L_0x1b503e0, C4<0>, C4<0>, C4<0>;
L_0x1b50550 .delay (10000,10000,10000) L_0x1b50550/d;
L_0x1b50660/d .functor NOT 1, L_0x1b512d0, C4<0>, C4<0>, C4<0>;
L_0x1b50660 .delay (10000,10000,10000) L_0x1b50660/d;
L_0x1b50720/d .functor NAND 1, L_0x1b4fb30, L_0x1b50660, C4<1>, C4<1>;
L_0x1b50720 .delay (20000,20000,20000) L_0x1b50720/d;
L_0x1b50870/d .functor NOT 1, L_0x1b50720, C4<0>, C4<0>, C4<0>;
L_0x1b50870 .delay (10000,10000,10000) L_0x1b50870/d;
L_0x1b50960/d .functor NOR 1, L_0x1b50870, L_0x1b50550, C4<0>, C4<0>;
L_0x1b50960 .delay (20000,20000,20000) L_0x1b50960/d;
L_0x1b50b00/d .functor NOT 1, L_0x1b50960, C4<0>, C4<0>, C4<0>;
L_0x1b50b00 .delay (10000,10000,10000) L_0x1b50b00/d;
v0x1aa85e0_0 .net "and_in0ncom", 0 0, L_0x1b50870; 1 drivers
v0x1aa86a0_0 .net "and_in1com", 0 0, L_0x1b50550; 1 drivers
v0x1aa8740_0 .alias "in0", 0 0, v0x1aaa0b0_0;
v0x1aa87e0_0 .alias "in1", 0 0, v0x1aaa190_0;
v0x1aa8860_0 .net "nand_in0ncom", 0 0, L_0x1b50720; 1 drivers
v0x1aa8900_0 .net "nand_in1com", 0 0, L_0x1b503e0; 1 drivers
v0x1aa89a0_0 .net "ncom", 0 0, L_0x1b50660; 1 drivers
v0x1aa8a40_0 .net "nor_wire", 0 0, L_0x1b50960; 1 drivers
v0x1aa8ae0_0 .alias "result", 0 0, v0x1aaa210_0;
v0x1aa8b60_0 .alias "sel0", 0 0, v0x1aa9f80_0;
S_0x1aa7dc0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1aa7cd0;
 .timescale -9 -12;
L_0x1b50c30/d .functor NAND 1, C4<0>, L_0x1b51400, C4<1>, C4<1>;
L_0x1b50c30 .delay (20000,20000,20000) L_0x1b50c30/d;
L_0x1b50db0/d .functor NOT 1, L_0x1b50c30, C4<0>, C4<0>, C4<0>;
L_0x1b50db0 .delay (10000,10000,10000) L_0x1b50db0/d;
L_0x1b50ec0/d .functor NOT 1, L_0x1b51400, C4<0>, C4<0>, C4<0>;
L_0x1b50ec0 .delay (10000,10000,10000) L_0x1b50ec0/d;
L_0x1b50f80/d .functor NAND 1, L_0x1b50b00, L_0x1b50ec0, C4<1>, C4<1>;
L_0x1b50f80 .delay (20000,20000,20000) L_0x1b50f80/d;
L_0x1aab7c0/d .functor NOT 1, L_0x1b50f80, C4<0>, C4<0>, C4<0>;
L_0x1aab7c0 .delay (10000,10000,10000) L_0x1aab7c0/d;
L_0x1abf450/d .functor NOR 1, L_0x1aab7c0, L_0x1b50db0, C4<0>, C4<0>;
L_0x1abf450 .delay (20000,20000,20000) L_0x1abf450/d;
L_0x1b51140/d .functor NOT 1, L_0x1abf450, C4<0>, C4<0>, C4<0>;
L_0x1b51140 .delay (10000,10000,10000) L_0x1b51140/d;
v0x1aa7eb0_0 .net "and_in0ncom", 0 0, L_0x1aab7c0; 1 drivers
v0x1aa7f30_0 .net "and_in1com", 0 0, L_0x1b50db0; 1 drivers
v0x1aa7fd0_0 .alias "in0", 0 0, v0x1aaa210_0;
v0x1aa8070_0 .alias "in1", 0 0, v0x1aa9dd0_0;
v0x1aa80f0_0 .net "nand_in0ncom", 0 0, L_0x1b50f80; 1 drivers
v0x1aa8190_0 .net "nand_in1com", 0 0, L_0x1b50c30; 1 drivers
v0x1aa8270_0 .net "ncom", 0 0, L_0x1b50ec0; 1 drivers
v0x1aa8310_0 .net "nor_wire", 0 0, L_0x1abf450; 1 drivers
v0x1aa83b0_0 .alias "result", 0 0, v0x1aaddf0_0;
v0x1aa8450_0 .alias "sel0", 0 0, v0x1aaa000_0;
S_0x1aa1130 .scope generate, "ALU32[11]" "ALU32[11]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a9fb28 .param/l "i" 2 105, +C4<01011>;
S_0x1aa1260 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1aa1130;
 .timescale -9 -12;
L_0x1b51730/d .functor NOT 1, L_0x1b51aa0, C4<0>, C4<0>, C4<0>;
L_0x1b51730 .delay (10000,10000,10000) L_0x1b51730/d;
v0x1aa6fb0_0 .net "carryin", 0 0, L_0x1b576c0; 1 drivers
v0x1aa7050_0 .net "carryout", 0 0, L_0x1b52fd0; 1 drivers
v0x1aa70d0_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1aa7150_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1aa71d0_0 .net "notB", 0 0, L_0x1b51730; 1 drivers
v0x1aa7250_0 .net "operandA", 0 0, L_0x1b51a00; 1 drivers
v0x1aa72d0_0 .net "operandB", 0 0, L_0x1b51aa0; 1 drivers
v0x1aa73e0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1aa7460_0 .net "result", 0 0, L_0x1b56a80; 1 drivers
v0x1aa7530_0 .net "trueB", 0 0, L_0x1b52030; 1 drivers
v0x1aa7610_0 .net "wAddSub", 0 0, L_0x1b529b0; 1 drivers
v0x1aa7720_0 .net "wNandAnd", 0 0, L_0x1b54050; 1 drivers
v0x1aa78a0_0 .net "wNorOr", 0 0, L_0x1b54a90; 1 drivers
v0x1aa79b0_0 .net "wXor", 0 0, L_0x1b535f0; 1 drivers
L_0x1b56bb0 .part v0x1af9c80_0, 0, 1;
L_0x1af9d00 .part v0x1af9c80_0, 1, 1;
L_0x1af9e30 .part v0x1af9c80_0, 2, 1;
S_0x1aa67e0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1aa1260;
 .timescale -9 -12;
L_0x1b51830/d .functor NAND 1, L_0x1b51730, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b51830 .delay (20000,20000,20000) L_0x1b51830/d;
L_0x1b51be0/d .functor NOT 1, L_0x1b51830, C4<0>, C4<0>, C4<0>;
L_0x1b51be0 .delay (10000,10000,10000) L_0x1b51be0/d;
L_0x1b51c80/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b51c80 .delay (10000,10000,10000) L_0x1b51c80/d;
L_0x1b51d20/d .functor NAND 1, L_0x1b51aa0, L_0x1b51c80, C4<1>, C4<1>;
L_0x1b51d20 .delay (20000,20000,20000) L_0x1b51d20/d;
L_0x1b51dc0/d .functor NOT 1, L_0x1b51d20, C4<0>, C4<0>, C4<0>;
L_0x1b51dc0 .delay (10000,10000,10000) L_0x1b51dc0/d;
L_0x1b51eb0/d .functor NOR 1, L_0x1b51dc0, L_0x1b51be0, C4<0>, C4<0>;
L_0x1b51eb0 .delay (20000,20000,20000) L_0x1b51eb0/d;
L_0x1b52030/d .functor NOT 1, L_0x1b51eb0, C4<0>, C4<0>, C4<0>;
L_0x1b52030 .delay (10000,10000,10000) L_0x1b52030/d;
v0x1aa68d0_0 .net "and_in0ncom", 0 0, L_0x1b51dc0; 1 drivers
v0x1aa6990_0 .net "and_in1com", 0 0, L_0x1b51be0; 1 drivers
v0x1aa6a30_0 .alias "in0", 0 0, v0x1aa72d0_0;
v0x1aa6ab0_0 .alias "in1", 0 0, v0x1aa71d0_0;
v0x1aa6b30_0 .net "nand_in0ncom", 0 0, L_0x1b51d20; 1 drivers
v0x1aa6bd0_0 .net "nand_in1com", 0 0, L_0x1b51830; 1 drivers
v0x1aa6c70_0 .net "ncom", 0 0, L_0x1b51c80; 1 drivers
v0x1aa6d10_0 .net "nor_wire", 0 0, L_0x1b51eb0; 1 drivers
v0x1aa6e00_0 .alias "result", 0 0, v0x1aa7530_0;
v0x1aa6ed0_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1aa54f0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1aa1260;
 .timescale -9 -12;
L_0x1b52aa0/d .functor NAND 1, L_0x1b51a00, L_0x1b52030, C4<1>, C4<1>;
L_0x1b52aa0 .delay (20000,20000,20000) L_0x1b52aa0/d;
L_0x1b52c10/d .functor NOT 1, L_0x1b52aa0, C4<0>, C4<0>, C4<0>;
L_0x1b52c10 .delay (10000,10000,10000) L_0x1b52c10/d;
L_0x1b52d00/d .functor NAND 1, L_0x1b576c0, L_0x1b524d0, C4<1>, C4<1>;
L_0x1b52d00 .delay (20000,20000,20000) L_0x1b52d00/d;
L_0x1b52da0/d .functor NOT 1, L_0x1b52d00, C4<0>, C4<0>, C4<0>;
L_0x1b52da0 .delay (10000,10000,10000) L_0x1b52da0/d;
L_0x1b52e90/d .functor NOR 1, L_0x1b52da0, L_0x1b52c10, C4<0>, C4<0>;
L_0x1b52e90 .delay (20000,20000,20000) L_0x1b52e90/d;
L_0x1b52fd0/d .functor NOT 1, L_0x1b52e90, C4<0>, C4<0>, C4<0>;
L_0x1b52fd0 .delay (10000,10000,10000) L_0x1b52fd0/d;
v0x1aa60d0_0 .alias "a", 0 0, v0x1aa7250_0;
v0x1aa61e0_0 .net "and_ab", 0 0, L_0x1b52c10; 1 drivers
v0x1aa6280_0 .net "and_xor_ab_c", 0 0, L_0x1b52da0; 1 drivers
v0x1aa6320_0 .alias "b", 0 0, v0x1aa7530_0;
v0x1aa63a0_0 .alias "carryin", 0 0, v0x1aa6fb0_0;
v0x1aa6420_0 .alias "carryout", 0 0, v0x1aa7050_0;
v0x1aa64e0_0 .net "nand_ab", 0 0, L_0x1b52aa0; 1 drivers
v0x1aa6560_0 .net "nand_xor_ab_c", 0 0, L_0x1b52d00; 1 drivers
v0x1aa65e0_0 .net "nco", 0 0, L_0x1b52e90; 1 drivers
v0x1aa6680_0 .alias "sum", 0 0, v0x1aa7610_0;
v0x1aa6760_0 .net "xor_ab", 0 0, L_0x1b524d0; 1 drivers
S_0x1aa5b80 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1aa54f0;
 .timescale -9 -12;
L_0x1b52160/d .functor NAND 1, L_0x1b51a00, L_0x1b52030, C4<1>, C4<1>;
L_0x1b52160 .delay (20000,20000,20000) L_0x1b52160/d;
L_0x1b52200/d .functor NOR 1, L_0x1b51a00, L_0x1b52030, C4<0>, C4<0>;
L_0x1b52200 .delay (20000,20000,20000) L_0x1b52200/d;
L_0x1b522a0/d .functor NOT 1, L_0x1b52200, C4<0>, C4<0>, C4<0>;
L_0x1b522a0 .delay (10000,10000,10000) L_0x1b522a0/d;
L_0x1b52390/d .functor NAND 1, L_0x1b522a0, L_0x1b52160, C4<1>, C4<1>;
L_0x1b52390 .delay (20000,20000,20000) L_0x1b52390/d;
L_0x1b524d0/d .functor NOT 1, L_0x1b52390, C4<0>, C4<0>, C4<0>;
L_0x1b524d0 .delay (10000,10000,10000) L_0x1b524d0/d;
v0x1aa5c70_0 .alias "a", 0 0, v0x1aa7250_0;
v0x1aa5d10_0 .alias "b", 0 0, v0x1aa7530_0;
v0x1aa5db0_0 .net "nand_ab", 0 0, L_0x1b52160; 1 drivers
v0x1aa5e50_0 .net "nor_ab", 0 0, L_0x1b52200; 1 drivers
v0x1aa5ed0_0 .net "nxor_ab", 0 0, L_0x1b52390; 1 drivers
v0x1aa5f70_0 .net "or_ab", 0 0, L_0x1b522a0; 1 drivers
v0x1aa6050_0 .alias "result", 0 0, v0x1aa6760_0;
S_0x1aa55e0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1aa54f0;
 .timescale -9 -12;
L_0x1b525c0/d .functor NAND 1, L_0x1b524d0, L_0x1b576c0, C4<1>, C4<1>;
L_0x1b525c0 .delay (20000,20000,20000) L_0x1b525c0/d;
L_0x1b526f0/d .functor NOR 1, L_0x1b524d0, L_0x1b576c0, C4<0>, C4<0>;
L_0x1b526f0 .delay (20000,20000,20000) L_0x1b526f0/d;
L_0x1b52820/d .functor NOT 1, L_0x1b526f0, C4<0>, C4<0>, C4<0>;
L_0x1b52820 .delay (10000,10000,10000) L_0x1b52820/d;
L_0x1b528c0/d .functor NAND 1, L_0x1b52820, L_0x1b525c0, C4<1>, C4<1>;
L_0x1b528c0 .delay (20000,20000,20000) L_0x1b528c0/d;
L_0x1b529b0/d .functor NOT 1, L_0x1b528c0, C4<0>, C4<0>, C4<0>;
L_0x1b529b0 .delay (10000,10000,10000) L_0x1b529b0/d;
v0x1aa56d0_0 .alias "a", 0 0, v0x1aa6760_0;
v0x1aa5770_0 .alias "b", 0 0, v0x1aa6fb0_0;
v0x1aa5810_0 .net "nand_ab", 0 0, L_0x1b525c0; 1 drivers
v0x1aa58b0_0 .net "nor_ab", 0 0, L_0x1b526f0; 1 drivers
v0x1aa5930_0 .net "nxor_ab", 0 0, L_0x1b528c0; 1 drivers
v0x1aa59d0_0 .net "or_ab", 0 0, L_0x1b52820; 1 drivers
v0x1aa5ab0_0 .alias "result", 0 0, v0x1aa7610_0;
S_0x1aa4fa0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1aa1260;
 .timescale -9 -12;
L_0x1b53150/d .functor NAND 1, L_0x1b51a00, L_0x1b51aa0, C4<1>, C4<1>;
L_0x1b53150 .delay (20000,20000,20000) L_0x1b53150/d;
L_0x1b53230/d .functor NOR 1, L_0x1b51a00, L_0x1b51aa0, C4<0>, C4<0>;
L_0x1b53230 .delay (20000,20000,20000) L_0x1b53230/d;
L_0x1b533c0/d .functor NOT 1, L_0x1b53230, C4<0>, C4<0>, C4<0>;
L_0x1b533c0 .delay (10000,10000,10000) L_0x1b533c0/d;
L_0x1b534b0/d .functor NAND 1, L_0x1b533c0, L_0x1b53150, C4<1>, C4<1>;
L_0x1b534b0 .delay (20000,20000,20000) L_0x1b534b0/d;
L_0x1b535f0/d .functor NOT 1, L_0x1b534b0, C4<0>, C4<0>, C4<0>;
L_0x1b535f0 .delay (10000,10000,10000) L_0x1b535f0/d;
v0x1aa5090_0 .alias "a", 0 0, v0x1aa7250_0;
v0x1aa5110_0 .alias "b", 0 0, v0x1aa72d0_0;
v0x1aa51e0_0 .net "nand_ab", 0 0, L_0x1b53150; 1 drivers
v0x1aa5260_0 .net "nor_ab", 0 0, L_0x1b53230; 1 drivers
v0x1aa52e0_0 .net "nxor_ab", 0 0, L_0x1b534b0; 1 drivers
v0x1aa5360_0 .net "or_ab", 0 0, L_0x1b533c0; 1 drivers
v0x1aa5420_0 .alias "result", 0 0, v0x1aa79b0_0;
S_0x1aa43b0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1aa1260;
 .timescale -9 -12;
L_0x1b53740/d .functor NAND 1, L_0x1b51a00, L_0x1b51aa0, C4<1>, C4<1>;
L_0x1b53740 .delay (20000,20000,20000) L_0x1b53740/d;
L_0x1b53890/d .functor NOT 1, L_0x1b53740, C4<0>, C4<0>, C4<0>;
L_0x1b53890 .delay (10000,10000,10000) L_0x1b53890/d;
v0x1aa4c20_0 .alias "a", 0 0, v0x1aa7250_0;
v0x1aa4cc0_0 .net "and_ab", 0 0, L_0x1b53890; 1 drivers
v0x1aa4d40_0 .alias "b", 0 0, v0x1aa72d0_0;
v0x1aa4dc0_0 .net "nand_ab", 0 0, L_0x1b53740; 1 drivers
v0x1aa4ea0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1aa4f20_0 .alias "result", 0 0, v0x1aa7720_0;
S_0x1aa44a0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1aa43b0;
 .timescale -9 -12;
L_0x1b539c0/d .functor NAND 1, L_0x1b53890, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b539c0 .delay (20000,20000,20000) L_0x1b539c0/d;
L_0x1b53aa0/d .functor NOT 1, L_0x1b539c0, C4<0>, C4<0>, C4<0>;
L_0x1b53aa0 .delay (10000,10000,10000) L_0x1b53aa0/d;
L_0x1b53bb0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b53bb0 .delay (10000,10000,10000) L_0x1b53bb0/d;
L_0x1b53c70/d .functor NAND 1, L_0x1b53740, L_0x1b53bb0, C4<1>, C4<1>;
L_0x1b53c70 .delay (20000,20000,20000) L_0x1b53c70/d;
L_0x1b53dc0/d .functor NOT 1, L_0x1b53c70, C4<0>, C4<0>, C4<0>;
L_0x1b53dc0 .delay (10000,10000,10000) L_0x1b53dc0/d;
L_0x1b53eb0/d .functor NOR 1, L_0x1b53dc0, L_0x1b53aa0, C4<0>, C4<0>;
L_0x1b53eb0 .delay (20000,20000,20000) L_0x1b53eb0/d;
L_0x1b54050/d .functor NOT 1, L_0x1b53eb0, C4<0>, C4<0>, C4<0>;
L_0x1b54050 .delay (10000,10000,10000) L_0x1b54050/d;
v0x1aa4590_0 .net "and_in0ncom", 0 0, L_0x1b53dc0; 1 drivers
v0x1aa4610_0 .net "and_in1com", 0 0, L_0x1b53aa0; 1 drivers
v0x1aa4690_0 .alias "in0", 0 0, v0x1aa4dc0_0;
v0x1aa4730_0 .alias "in1", 0 0, v0x1aa4cc0_0;
v0x1aa47b0_0 .net "nand_in0ncom", 0 0, L_0x1b53c70; 1 drivers
v0x1aa4850_0 .net "nand_in1com", 0 0, L_0x1b539c0; 1 drivers
v0x1aa4930_0 .net "ncom", 0 0, L_0x1b53bb0; 1 drivers
v0x1aa49d0_0 .net "nor_wire", 0 0, L_0x1b53eb0; 1 drivers
v0x1aa4a70_0 .alias "result", 0 0, v0x1aa7720_0;
v0x1aa4b40_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1aa3910 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1aa1260;
 .timescale -9 -12;
L_0x1b54180/d .functor NOR 1, L_0x1b51a00, L_0x1b51aa0, C4<0>, C4<0>;
L_0x1b54180 .delay (20000,20000,20000) L_0x1b54180/d;
L_0x1b542d0/d .functor NOT 1, L_0x1b54180, C4<0>, C4<0>, C4<0>;
L_0x1b542d0 .delay (10000,10000,10000) L_0x1b542d0/d;
v0x1aa4090_0 .alias "a", 0 0, v0x1aa7250_0;
v0x1aa4110_0 .alias "b", 0 0, v0x1aa72d0_0;
v0x1aa41b0_0 .net "nor_ab", 0 0, L_0x1b54180; 1 drivers
v0x1aa4230_0 .net "or_ab", 0 0, L_0x1b542d0; 1 drivers
v0x1aa42b0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1aa4330_0 .alias "result", 0 0, v0x1aa78a0_0;
S_0x1aa3a00 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1aa3910;
 .timescale -9 -12;
L_0x1b54400/d .functor NAND 1, L_0x1b542d0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b54400 .delay (20000,20000,20000) L_0x1b54400/d;
L_0x1b544e0/d .functor NOT 1, L_0x1b54400, C4<0>, C4<0>, C4<0>;
L_0x1b544e0 .delay (10000,10000,10000) L_0x1b544e0/d;
L_0x1b545f0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b545f0 .delay (10000,10000,10000) L_0x1b545f0/d;
L_0x1b546b0/d .functor NAND 1, L_0x1b54180, L_0x1b545f0, C4<1>, C4<1>;
L_0x1b546b0 .delay (20000,20000,20000) L_0x1b546b0/d;
L_0x1b54800/d .functor NOT 1, L_0x1b546b0, C4<0>, C4<0>, C4<0>;
L_0x1b54800 .delay (10000,10000,10000) L_0x1b54800/d;
L_0x1b548f0/d .functor NOR 1, L_0x1b54800, L_0x1b544e0, C4<0>, C4<0>;
L_0x1b548f0 .delay (20000,20000,20000) L_0x1b548f0/d;
L_0x1b54a90/d .functor NOT 1, L_0x1b548f0, C4<0>, C4<0>, C4<0>;
L_0x1b54a90 .delay (10000,10000,10000) L_0x1b54a90/d;
v0x1aa3af0_0 .net "and_in0ncom", 0 0, L_0x1b54800; 1 drivers
v0x1aa3b70_0 .net "and_in1com", 0 0, L_0x1b544e0; 1 drivers
v0x1aa3bf0_0 .alias "in0", 0 0, v0x1aa41b0_0;
v0x1aa3c70_0 .alias "in1", 0 0, v0x1aa4230_0;
v0x1aa3cf0_0 .net "nand_in0ncom", 0 0, L_0x1b546b0; 1 drivers
v0x1aa3d70_0 .net "nand_in1com", 0 0, L_0x1b54400; 1 drivers
v0x1aa3df0_0 .net "ncom", 0 0, L_0x1b545f0; 1 drivers
v0x1aa3e70_0 .net "nor_wire", 0 0, L_0x1b548f0; 1 drivers
v0x1aa3f40_0 .alias "result", 0 0, v0x1aa78a0_0;
v0x1aa4010_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1aa1350 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1aa1260;
 .timescale -9 -12;
v0x1aa3160_0 .alias "in0", 0 0, v0x1aa7610_0;
v0x1aa3210_0 .alias "in1", 0 0, v0x1aa79b0_0;
v0x1aa32c0_0 .alias "in2", 0 0, v0x1aa7720_0;
v0x1aa3370_0 .alias "in3", 0 0, v0x1aa78a0_0;
v0x1aa3450_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1aa3500_0 .alias "result", 0 0, v0x1aa7460_0;
v0x1aa3580_0 .net "sel0", 0 0, L_0x1b56bb0; 1 drivers
v0x1aa3600_0 .net "sel1", 0 0, L_0x1af9d00; 1 drivers
v0x1aa3680_0 .net "sel2", 0 0, L_0x1af9e30; 1 drivers
v0x1aa3730_0 .net "w0", 0 0, L_0x1b55250; 1 drivers
v0x1aa3810_0 .net "w1", 0 0, L_0x1b559d0; 1 drivers
v0x1aa3890_0 .net "w2", 0 0, L_0x1b56220; 1 drivers
S_0x1aa2a10 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1aa1350;
 .timescale -9 -12;
L_0x1b54bc0/d .functor NAND 1, L_0x1b535f0, L_0x1b56bb0, C4<1>, C4<1>;
L_0x1b54bc0 .delay (20000,20000,20000) L_0x1b54bc0/d;
L_0x1b54ca0/d .functor NOT 1, L_0x1b54bc0, C4<0>, C4<0>, C4<0>;
L_0x1b54ca0 .delay (10000,10000,10000) L_0x1b54ca0/d;
L_0x1b54db0/d .functor NOT 1, L_0x1b56bb0, C4<0>, C4<0>, C4<0>;
L_0x1b54db0 .delay (10000,10000,10000) L_0x1b54db0/d;
L_0x1b54f00/d .functor NAND 1, L_0x1b529b0, L_0x1b54db0, C4<1>, C4<1>;
L_0x1b54f00 .delay (20000,20000,20000) L_0x1b54f00/d;
L_0x1b54fc0/d .functor NOT 1, L_0x1b54f00, C4<0>, C4<0>, C4<0>;
L_0x1b54fc0 .delay (10000,10000,10000) L_0x1b54fc0/d;
L_0x1b550b0/d .functor NOR 1, L_0x1b54fc0, L_0x1b54ca0, C4<0>, C4<0>;
L_0x1b550b0 .delay (20000,20000,20000) L_0x1b550b0/d;
L_0x1b55250/d .functor NOT 1, L_0x1b550b0, C4<0>, C4<0>, C4<0>;
L_0x1b55250 .delay (10000,10000,10000) L_0x1b55250/d;
v0x1aa2b00_0 .net "and_in0ncom", 0 0, L_0x1b54fc0; 1 drivers
v0x1aa2bc0_0 .net "and_in1com", 0 0, L_0x1b54ca0; 1 drivers
v0x1aa2c60_0 .alias "in0", 0 0, v0x1aa7610_0;
v0x1aa2d00_0 .alias "in1", 0 0, v0x1aa79b0_0;
v0x1aa2d80_0 .net "nand_in0ncom", 0 0, L_0x1b54f00; 1 drivers
v0x1aa2e20_0 .net "nand_in1com", 0 0, L_0x1b54bc0; 1 drivers
v0x1aa2ec0_0 .net "ncom", 0 0, L_0x1b54db0; 1 drivers
v0x1aa2f60_0 .net "nor_wire", 0 0, L_0x1b550b0; 1 drivers
v0x1aa3000_0 .alias "result", 0 0, v0x1aa3730_0;
v0x1aa3080_0 .alias "sel0", 0 0, v0x1aa3580_0;
S_0x1aa22c0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1aa1350;
 .timescale -9 -12;
L_0x1b55380/d .functor NAND 1, L_0x1b54a90, L_0x1b56bb0, C4<1>, C4<1>;
L_0x1b55380 .delay (20000,20000,20000) L_0x1b55380/d;
L_0x1b55460/d .functor NOT 1, L_0x1b55380, C4<0>, C4<0>, C4<0>;
L_0x1b55460 .delay (10000,10000,10000) L_0x1b55460/d;
L_0x1b55570/d .functor NOT 1, L_0x1b56bb0, C4<0>, C4<0>, C4<0>;
L_0x1b55570 .delay (10000,10000,10000) L_0x1b55570/d;
L_0x1b55630/d .functor NAND 1, L_0x1b54050, L_0x1b55570, C4<1>, C4<1>;
L_0x1b55630 .delay (20000,20000,20000) L_0x1b55630/d;
L_0x1b55740/d .functor NOT 1, L_0x1b55630, C4<0>, C4<0>, C4<0>;
L_0x1b55740 .delay (10000,10000,10000) L_0x1b55740/d;
L_0x1b55830/d .functor NOR 1, L_0x1b55740, L_0x1b55460, C4<0>, C4<0>;
L_0x1b55830 .delay (20000,20000,20000) L_0x1b55830/d;
L_0x1b559d0/d .functor NOT 1, L_0x1b55830, C4<0>, C4<0>, C4<0>;
L_0x1b559d0 .delay (10000,10000,10000) L_0x1b559d0/d;
v0x1aa23b0_0 .net "and_in0ncom", 0 0, L_0x1b55740; 1 drivers
v0x1aa2470_0 .net "and_in1com", 0 0, L_0x1b55460; 1 drivers
v0x1aa2510_0 .alias "in0", 0 0, v0x1aa7720_0;
v0x1aa25b0_0 .alias "in1", 0 0, v0x1aa78a0_0;
v0x1aa2630_0 .net "nand_in0ncom", 0 0, L_0x1b55630; 1 drivers
v0x1aa26d0_0 .net "nand_in1com", 0 0, L_0x1b55380; 1 drivers
v0x1aa2770_0 .net "ncom", 0 0, L_0x1b55570; 1 drivers
v0x1aa2810_0 .net "nor_wire", 0 0, L_0x1b55830; 1 drivers
v0x1aa28b0_0 .alias "result", 0 0, v0x1aa3810_0;
v0x1aa2930_0 .alias "sel0", 0 0, v0x1aa3580_0;
S_0x1aa1b70 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1aa1350;
 .timescale -9 -12;
L_0x1b55b00/d .functor NAND 1, L_0x1b559d0, L_0x1af9d00, C4<1>, C4<1>;
L_0x1b55b00 .delay (20000,20000,20000) L_0x1b55b00/d;
L_0x1b55c70/d .functor NOT 1, L_0x1b55b00, C4<0>, C4<0>, C4<0>;
L_0x1b55c70 .delay (10000,10000,10000) L_0x1b55c70/d;
L_0x1b55d80/d .functor NOT 1, L_0x1af9d00, C4<0>, C4<0>, C4<0>;
L_0x1b55d80 .delay (10000,10000,10000) L_0x1b55d80/d;
L_0x1b55e40/d .functor NAND 1, L_0x1b55250, L_0x1b55d80, C4<1>, C4<1>;
L_0x1b55e40 .delay (20000,20000,20000) L_0x1b55e40/d;
L_0x1b55f90/d .functor NOT 1, L_0x1b55e40, C4<0>, C4<0>, C4<0>;
L_0x1b55f90 .delay (10000,10000,10000) L_0x1b55f90/d;
L_0x1b56080/d .functor NOR 1, L_0x1b55f90, L_0x1b55c70, C4<0>, C4<0>;
L_0x1b56080 .delay (20000,20000,20000) L_0x1b56080/d;
L_0x1b56220/d .functor NOT 1, L_0x1b56080, C4<0>, C4<0>, C4<0>;
L_0x1b56220 .delay (10000,10000,10000) L_0x1b56220/d;
v0x1aa1c60_0 .net "and_in0ncom", 0 0, L_0x1b55f90; 1 drivers
v0x1aa1d20_0 .net "and_in1com", 0 0, L_0x1b55c70; 1 drivers
v0x1aa1dc0_0 .alias "in0", 0 0, v0x1aa3730_0;
v0x1aa1e60_0 .alias "in1", 0 0, v0x1aa3810_0;
v0x1aa1ee0_0 .net "nand_in0ncom", 0 0, L_0x1b55e40; 1 drivers
v0x1aa1f80_0 .net "nand_in1com", 0 0, L_0x1b55b00; 1 drivers
v0x1aa2020_0 .net "ncom", 0 0, L_0x1b55d80; 1 drivers
v0x1aa20c0_0 .net "nor_wire", 0 0, L_0x1b56080; 1 drivers
v0x1aa2160_0 .alias "result", 0 0, v0x1aa3890_0;
v0x1aa21e0_0 .alias "sel0", 0 0, v0x1aa3600_0;
S_0x1aa1440 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1aa1350;
 .timescale -9 -12;
L_0x1b56350/d .functor NAND 1, C4<0>, L_0x1af9e30, C4<1>, C4<1>;
L_0x1b56350 .delay (20000,20000,20000) L_0x1b56350/d;
L_0x1b564d0/d .functor NOT 1, L_0x1b56350, C4<0>, C4<0>, C4<0>;
L_0x1b564d0 .delay (10000,10000,10000) L_0x1b564d0/d;
L_0x1b565e0/d .functor NOT 1, L_0x1af9e30, C4<0>, C4<0>, C4<0>;
L_0x1b565e0 .delay (10000,10000,10000) L_0x1b565e0/d;
L_0x1b566a0/d .functor NAND 1, L_0x1b56220, L_0x1b565e0, C4<1>, C4<1>;
L_0x1b566a0 .delay (20000,20000,20000) L_0x1b566a0/d;
L_0x1b567f0/d .functor NOT 1, L_0x1b566a0, C4<0>, C4<0>, C4<0>;
L_0x1b567f0 .delay (10000,10000,10000) L_0x1b567f0/d;
L_0x1b568e0/d .functor NOR 1, L_0x1b567f0, L_0x1b564d0, C4<0>, C4<0>;
L_0x1b568e0 .delay (20000,20000,20000) L_0x1b568e0/d;
L_0x1b56a80/d .functor NOT 1, L_0x1b568e0, C4<0>, C4<0>, C4<0>;
L_0x1b56a80 .delay (10000,10000,10000) L_0x1b56a80/d;
v0x1aa1530_0 .net "and_in0ncom", 0 0, L_0x1b567f0; 1 drivers
v0x1aa15b0_0 .net "and_in1com", 0 0, L_0x1b564d0; 1 drivers
v0x1aa1650_0 .alias "in0", 0 0, v0x1aa3890_0;
v0x1aa16f0_0 .alias "in1", 0 0, v0x1aa3450_0;
v0x1aa1770_0 .net "nand_in0ncom", 0 0, L_0x1b566a0; 1 drivers
v0x1aa1810_0 .net "nand_in1com", 0 0, L_0x1b56350; 1 drivers
v0x1aa18f0_0 .net "ncom", 0 0, L_0x1b565e0; 1 drivers
v0x1aa1990_0 .net "nor_wire", 0 0, L_0x1b568e0; 1 drivers
v0x1aa1a30_0 .alias "result", 0 0, v0x1aa7460_0;
v0x1aa1ad0_0 .alias "sel0", 0 0, v0x1aa3680_0;
S_0x1a9a7b0 .scope generate, "ALU32[12]" "ALU32[12]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a991a8 .param/l "i" 2 105, +C4<01100>;
S_0x1a9a8e0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a9a7b0;
 .timescale -9 -12;
L_0x1aa4e40/d .functor NOT 1, L_0x1b575a0, C4<0>, C4<0>, C4<0>;
L_0x1aa4e40 .delay (10000,10000,10000) L_0x1aa4e40/d;
v0x1aa0630_0 .net "carryin", 0 0, L_0x1b5d270; 1 drivers
v0x1aa06d0_0 .net "carryout", 0 0, L_0x1b58dc0; 1 drivers
v0x1aa0750_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1aa07d0_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1aa0850_0 .net "notB", 0 0, L_0x1aa4e40; 1 drivers
v0x1aa08d0_0 .net "operandA", 0 0, L_0x1b57500; 1 drivers
v0x1aa0950_0 .net "operandB", 0 0, L_0x1b575a0; 1 drivers
v0x1aa0a60_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1aa0ae0_0 .net "result", 0 0, L_0x1b5c8b0; 1 drivers
v0x1aa0bb0_0 .net "trueB", 0 0, L_0x1b57ba0; 1 drivers
v0x1aa0c90_0 .net "wAddSub", 0 0, L_0x1b586c0; 1 drivers
v0x1aa0da0_0 .net "wNandAnd", 0 0, L_0x1b59e80; 1 drivers
v0x1aa0f20_0 .net "wNorOr", 0 0, L_0x1b5a8c0; 1 drivers
v0x1aa1030_0 .net "wXor", 0 0, L_0x1b59420; 1 drivers
L_0x1b5c9e0 .part v0x1af9c80_0, 0, 1;
L_0x1b5caa0 .part v0x1af9c80_0, 1, 1;
L_0x1b5cbd0 .part v0x1af9c80_0, 2, 1;
S_0x1a9fe60 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a9a8e0;
 .timescale -9 -12;
L_0x1b51b40/d .functor NAND 1, L_0x1aa4e40, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b51b40 .delay (20000,20000,20000) L_0x1b51b40/d;
L_0x1b45e00/d .functor NOT 1, L_0x1b51b40, C4<0>, C4<0>, C4<0>;
L_0x1b45e00 .delay (10000,10000,10000) L_0x1b45e00/d;
L_0x1b577a0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b577a0 .delay (10000,10000,10000) L_0x1b577a0/d;
L_0x1b57840/d .functor NAND 1, L_0x1b575a0, L_0x1b577a0, C4<1>, C4<1>;
L_0x1b57840 .delay (20000,20000,20000) L_0x1b57840/d;
L_0x1b57930/d .functor NOT 1, L_0x1b57840, C4<0>, C4<0>, C4<0>;
L_0x1b57930 .delay (10000,10000,10000) L_0x1b57930/d;
L_0x1b57a20/d .functor NOR 1, L_0x1b57930, L_0x1b45e00, C4<0>, C4<0>;
L_0x1b57a20 .delay (20000,20000,20000) L_0x1b57a20/d;
L_0x1b57ba0/d .functor NOT 1, L_0x1b57a20, C4<0>, C4<0>, C4<0>;
L_0x1b57ba0 .delay (10000,10000,10000) L_0x1b57ba0/d;
v0x1a9ff50_0 .net "and_in0ncom", 0 0, L_0x1b57930; 1 drivers
v0x1aa0010_0 .net "and_in1com", 0 0, L_0x1b45e00; 1 drivers
v0x1aa00b0_0 .alias "in0", 0 0, v0x1aa0950_0;
v0x1aa0130_0 .alias "in1", 0 0, v0x1aa0850_0;
v0x1aa01b0_0 .net "nand_in0ncom", 0 0, L_0x1b57840; 1 drivers
v0x1aa0250_0 .net "nand_in1com", 0 0, L_0x1b51b40; 1 drivers
v0x1aa02f0_0 .net "ncom", 0 0, L_0x1b577a0; 1 drivers
v0x1aa0390_0 .net "nor_wire", 0 0, L_0x1b57a20; 1 drivers
v0x1aa0480_0 .alias "result", 0 0, v0x1aa0bb0_0;
v0x1aa0550_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a9eb70 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a9a8e0;
 .timescale -9 -12;
L_0x1b587d0/d .functor NAND 1, L_0x1b57500, L_0x1b57ba0, C4<1>, C4<1>;
L_0x1b587d0 .delay (20000,20000,20000) L_0x1b587d0/d;
L_0x1b58960/d .functor NOT 1, L_0x1b587d0, C4<0>, C4<0>, C4<0>;
L_0x1b58960 .delay (10000,10000,10000) L_0x1b58960/d;
L_0x1b58a50/d .functor NAND 1, L_0x1b5d270, L_0x1b58120, C4<1>, C4<1>;
L_0x1b58a50 .delay (20000,20000,20000) L_0x1b58a50/d;
L_0x1b58b10/d .functor NOT 1, L_0x1b58a50, C4<0>, C4<0>, C4<0>;
L_0x1b58b10 .delay (10000,10000,10000) L_0x1b58b10/d;
L_0x1b58c50/d .functor NOR 1, L_0x1b58b10, L_0x1b58960, C4<0>, C4<0>;
L_0x1b58c50 .delay (20000,20000,20000) L_0x1b58c50/d;
L_0x1b58dc0/d .functor NOT 1, L_0x1b58c50, C4<0>, C4<0>, C4<0>;
L_0x1b58dc0 .delay (10000,10000,10000) L_0x1b58dc0/d;
v0x1a9f750_0 .alias "a", 0 0, v0x1aa08d0_0;
v0x1a9f860_0 .net "and_ab", 0 0, L_0x1b58960; 1 drivers
v0x1a9f900_0 .net "and_xor_ab_c", 0 0, L_0x1b58b10; 1 drivers
v0x1a9f9a0_0 .alias "b", 0 0, v0x1aa0bb0_0;
v0x1a9fa20_0 .alias "carryin", 0 0, v0x1aa0630_0;
v0x1a9faa0_0 .alias "carryout", 0 0, v0x1aa06d0_0;
v0x1a9fb60_0 .net "nand_ab", 0 0, L_0x1b587d0; 1 drivers
v0x1a9fbe0_0 .net "nand_xor_ab_c", 0 0, L_0x1b58a50; 1 drivers
v0x1a9fc60_0 .net "nco", 0 0, L_0x1b58c50; 1 drivers
v0x1a9fd00_0 .alias "sum", 0 0, v0x1aa0c90_0;
v0x1a9fde0_0 .net "xor_ab", 0 0, L_0x1b58120; 1 drivers
S_0x1a9f200 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a9eb70;
 .timescale -9 -12;
L_0x1b57d10/d .functor NAND 1, L_0x1b57500, L_0x1b57ba0, C4<1>, C4<1>;
L_0x1b57d10 .delay (20000,20000,20000) L_0x1b57d10/d;
L_0x1b57df0/d .functor NOR 1, L_0x1b57500, L_0x1b57ba0, C4<0>, C4<0>;
L_0x1b57df0 .delay (20000,20000,20000) L_0x1b57df0/d;
L_0x1b57eb0/d .functor NOT 1, L_0x1b57df0, C4<0>, C4<0>, C4<0>;
L_0x1b57eb0 .delay (10000,10000,10000) L_0x1b57eb0/d;
L_0x1b57fc0/d .functor NAND 1, L_0x1b57eb0, L_0x1b57d10, C4<1>, C4<1>;
L_0x1b57fc0 .delay (20000,20000,20000) L_0x1b57fc0/d;
L_0x1b58120/d .functor NOT 1, L_0x1b57fc0, C4<0>, C4<0>, C4<0>;
L_0x1b58120 .delay (10000,10000,10000) L_0x1b58120/d;
v0x1a9f2f0_0 .alias "a", 0 0, v0x1aa08d0_0;
v0x1a9f390_0 .alias "b", 0 0, v0x1aa0bb0_0;
v0x1a9f430_0 .net "nand_ab", 0 0, L_0x1b57d10; 1 drivers
v0x1a9f4d0_0 .net "nor_ab", 0 0, L_0x1b57df0; 1 drivers
v0x1a9f550_0 .net "nxor_ab", 0 0, L_0x1b57fc0; 1 drivers
v0x1a9f5f0_0 .net "or_ab", 0 0, L_0x1b57eb0; 1 drivers
v0x1a9f6d0_0 .alias "result", 0 0, v0x1a9fde0_0;
S_0x1a9ec60 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a9eb70;
 .timescale -9 -12;
L_0x1b58230/d .functor NAND 1, L_0x1b58120, L_0x1b5d270, C4<1>, C4<1>;
L_0x1b58230 .delay (20000,20000,20000) L_0x1b58230/d;
L_0x1b583a0/d .functor NOR 1, L_0x1b58120, L_0x1b5d270, C4<0>, C4<0>;
L_0x1b583a0 .delay (20000,20000,20000) L_0x1b583a0/d;
L_0x1b584f0/d .functor NOT 1, L_0x1b583a0, C4<0>, C4<0>, C4<0>;
L_0x1b584f0 .delay (10000,10000,10000) L_0x1b584f0/d;
L_0x1b585b0/d .functor NAND 1, L_0x1b584f0, L_0x1b58230, C4<1>, C4<1>;
L_0x1b585b0 .delay (20000,20000,20000) L_0x1b585b0/d;
L_0x1b586c0/d .functor NOT 1, L_0x1b585b0, C4<0>, C4<0>, C4<0>;
L_0x1b586c0 .delay (10000,10000,10000) L_0x1b586c0/d;
v0x1a9ed50_0 .alias "a", 0 0, v0x1a9fde0_0;
v0x1a9edf0_0 .alias "b", 0 0, v0x1aa0630_0;
v0x1a9ee90_0 .net "nand_ab", 0 0, L_0x1b58230; 1 drivers
v0x1a9ef30_0 .net "nor_ab", 0 0, L_0x1b583a0; 1 drivers
v0x1a9efb0_0 .net "nxor_ab", 0 0, L_0x1b585b0; 1 drivers
v0x1a9f050_0 .net "or_ab", 0 0, L_0x1b584f0; 1 drivers
v0x1a9f130_0 .alias "result", 0 0, v0x1aa0c90_0;
S_0x1a9e620 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a9a8e0;
 .timescale -9 -12;
L_0x1b58f80/d .functor NAND 1, L_0x1b57500, L_0x1b575a0, C4<1>, C4<1>;
L_0x1b58f80 .delay (20000,20000,20000) L_0x1b58f80/d;
L_0x1b59060/d .functor NOR 1, L_0x1b57500, L_0x1b575a0, C4<0>, C4<0>;
L_0x1b59060 .delay (20000,20000,20000) L_0x1b59060/d;
L_0x1b591f0/d .functor NOT 1, L_0x1b59060, C4<0>, C4<0>, C4<0>;
L_0x1b591f0 .delay (10000,10000,10000) L_0x1b591f0/d;
L_0x1b592e0/d .functor NAND 1, L_0x1b591f0, L_0x1b58f80, C4<1>, C4<1>;
L_0x1b592e0 .delay (20000,20000,20000) L_0x1b592e0/d;
L_0x1b59420/d .functor NOT 1, L_0x1b592e0, C4<0>, C4<0>, C4<0>;
L_0x1b59420 .delay (10000,10000,10000) L_0x1b59420/d;
v0x1a9e710_0 .alias "a", 0 0, v0x1aa08d0_0;
v0x1a9e790_0 .alias "b", 0 0, v0x1aa0950_0;
v0x1a9e860_0 .net "nand_ab", 0 0, L_0x1b58f80; 1 drivers
v0x1a9e8e0_0 .net "nor_ab", 0 0, L_0x1b59060; 1 drivers
v0x1a9e960_0 .net "nxor_ab", 0 0, L_0x1b592e0; 1 drivers
v0x1a9e9e0_0 .net "or_ab", 0 0, L_0x1b591f0; 1 drivers
v0x1a9eaa0_0 .alias "result", 0 0, v0x1aa1030_0;
S_0x1a9da30 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a9a8e0;
 .timescale -9 -12;
L_0x1b59570/d .functor NAND 1, L_0x1b57500, L_0x1b575a0, C4<1>, C4<1>;
L_0x1b59570 .delay (20000,20000,20000) L_0x1b59570/d;
L_0x1b596c0/d .functor NOT 1, L_0x1b59570, C4<0>, C4<0>, C4<0>;
L_0x1b596c0 .delay (10000,10000,10000) L_0x1b596c0/d;
v0x1a9e2a0_0 .alias "a", 0 0, v0x1aa08d0_0;
v0x1a9e340_0 .net "and_ab", 0 0, L_0x1b596c0; 1 drivers
v0x1a9e3c0_0 .alias "b", 0 0, v0x1aa0950_0;
v0x1a9e440_0 .net "nand_ab", 0 0, L_0x1b59570; 1 drivers
v0x1a9e520_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a9e5a0_0 .alias "result", 0 0, v0x1aa0da0_0;
S_0x1a9db20 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a9da30;
 .timescale -9 -12;
L_0x1b597f0/d .functor NAND 1, L_0x1b596c0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b597f0 .delay (20000,20000,20000) L_0x1b597f0/d;
L_0x1b598d0/d .functor NOT 1, L_0x1b597f0, C4<0>, C4<0>, C4<0>;
L_0x1b598d0 .delay (10000,10000,10000) L_0x1b598d0/d;
L_0x1b599e0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b599e0 .delay (10000,10000,10000) L_0x1b599e0/d;
L_0x1b59aa0/d .functor NAND 1, L_0x1b59570, L_0x1b599e0, C4<1>, C4<1>;
L_0x1b59aa0 .delay (20000,20000,20000) L_0x1b59aa0/d;
L_0x1b59bf0/d .functor NOT 1, L_0x1b59aa0, C4<0>, C4<0>, C4<0>;
L_0x1b59bf0 .delay (10000,10000,10000) L_0x1b59bf0/d;
L_0x1b59ce0/d .functor NOR 1, L_0x1b59bf0, L_0x1b598d0, C4<0>, C4<0>;
L_0x1b59ce0 .delay (20000,20000,20000) L_0x1b59ce0/d;
L_0x1b59e80/d .functor NOT 1, L_0x1b59ce0, C4<0>, C4<0>, C4<0>;
L_0x1b59e80 .delay (10000,10000,10000) L_0x1b59e80/d;
v0x1a9dc10_0 .net "and_in0ncom", 0 0, L_0x1b59bf0; 1 drivers
v0x1a9dc90_0 .net "and_in1com", 0 0, L_0x1b598d0; 1 drivers
v0x1a9dd10_0 .alias "in0", 0 0, v0x1a9e440_0;
v0x1a9ddb0_0 .alias "in1", 0 0, v0x1a9e340_0;
v0x1a9de30_0 .net "nand_in0ncom", 0 0, L_0x1b59aa0; 1 drivers
v0x1a9ded0_0 .net "nand_in1com", 0 0, L_0x1b597f0; 1 drivers
v0x1a9dfb0_0 .net "ncom", 0 0, L_0x1b599e0; 1 drivers
v0x1a9e050_0 .net "nor_wire", 0 0, L_0x1b59ce0; 1 drivers
v0x1a9e0f0_0 .alias "result", 0 0, v0x1aa0da0_0;
v0x1a9e1c0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a9cf90 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a9a8e0;
 .timescale -9 -12;
L_0x1b59fb0/d .functor NOR 1, L_0x1b57500, L_0x1b575a0, C4<0>, C4<0>;
L_0x1b59fb0 .delay (20000,20000,20000) L_0x1b59fb0/d;
L_0x1b5a100/d .functor NOT 1, L_0x1b59fb0, C4<0>, C4<0>, C4<0>;
L_0x1b5a100 .delay (10000,10000,10000) L_0x1b5a100/d;
v0x1a9d710_0 .alias "a", 0 0, v0x1aa08d0_0;
v0x1a9d790_0 .alias "b", 0 0, v0x1aa0950_0;
v0x1a9d830_0 .net "nor_ab", 0 0, L_0x1b59fb0; 1 drivers
v0x1a9d8b0_0 .net "or_ab", 0 0, L_0x1b5a100; 1 drivers
v0x1a9d930_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a9d9b0_0 .alias "result", 0 0, v0x1aa0f20_0;
S_0x1a9d080 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a9cf90;
 .timescale -9 -12;
L_0x1b5a230/d .functor NAND 1, L_0x1b5a100, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b5a230 .delay (20000,20000,20000) L_0x1b5a230/d;
L_0x1b5a310/d .functor NOT 1, L_0x1b5a230, C4<0>, C4<0>, C4<0>;
L_0x1b5a310 .delay (10000,10000,10000) L_0x1b5a310/d;
L_0x1b5a420/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b5a420 .delay (10000,10000,10000) L_0x1b5a420/d;
L_0x1b5a4e0/d .functor NAND 1, L_0x1b59fb0, L_0x1b5a420, C4<1>, C4<1>;
L_0x1b5a4e0 .delay (20000,20000,20000) L_0x1b5a4e0/d;
L_0x1b5a630/d .functor NOT 1, L_0x1b5a4e0, C4<0>, C4<0>, C4<0>;
L_0x1b5a630 .delay (10000,10000,10000) L_0x1b5a630/d;
L_0x1b5a720/d .functor NOR 1, L_0x1b5a630, L_0x1b5a310, C4<0>, C4<0>;
L_0x1b5a720 .delay (20000,20000,20000) L_0x1b5a720/d;
L_0x1b5a8c0/d .functor NOT 1, L_0x1b5a720, C4<0>, C4<0>, C4<0>;
L_0x1b5a8c0 .delay (10000,10000,10000) L_0x1b5a8c0/d;
v0x1a9d170_0 .net "and_in0ncom", 0 0, L_0x1b5a630; 1 drivers
v0x1a9d1f0_0 .net "and_in1com", 0 0, L_0x1b5a310; 1 drivers
v0x1a9d270_0 .alias "in0", 0 0, v0x1a9d830_0;
v0x1a9d2f0_0 .alias "in1", 0 0, v0x1a9d8b0_0;
v0x1a9d370_0 .net "nand_in0ncom", 0 0, L_0x1b5a4e0; 1 drivers
v0x1a9d3f0_0 .net "nand_in1com", 0 0, L_0x1b5a230; 1 drivers
v0x1a9d470_0 .net "ncom", 0 0, L_0x1b5a420; 1 drivers
v0x1a9d4f0_0 .net "nor_wire", 0 0, L_0x1b5a720; 1 drivers
v0x1a9d5c0_0 .alias "result", 0 0, v0x1aa0f20_0;
v0x1a9d690_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a9a9d0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a9a8e0;
 .timescale -9 -12;
v0x1a9c7e0_0 .alias "in0", 0 0, v0x1aa0c90_0;
v0x1a9c890_0 .alias "in1", 0 0, v0x1aa1030_0;
v0x1a9c940_0 .alias "in2", 0 0, v0x1aa0da0_0;
v0x1a9c9f0_0 .alias "in3", 0 0, v0x1aa0f20_0;
v0x1a9cad0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a9cb80_0 .alias "result", 0 0, v0x1aa0ae0_0;
v0x1a9cc00_0 .net "sel0", 0 0, L_0x1b5c9e0; 1 drivers
v0x1a9cc80_0 .net "sel1", 0 0, L_0x1b5caa0; 1 drivers
v0x1a9cd00_0 .net "sel2", 0 0, L_0x1b5cbd0; 1 drivers
v0x1a9cdb0_0 .net "w0", 0 0, L_0x1b5b080; 1 drivers
v0x1a9ce90_0 .net "w1", 0 0, L_0x1b5b800; 1 drivers
v0x1a9cf10_0 .net "w2", 0 0, L_0x1b5c050; 1 drivers
S_0x1a9c090 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a9a9d0;
 .timescale -9 -12;
L_0x1b5a9f0/d .functor NAND 1, L_0x1b59420, L_0x1b5c9e0, C4<1>, C4<1>;
L_0x1b5a9f0 .delay (20000,20000,20000) L_0x1b5a9f0/d;
L_0x1b5aad0/d .functor NOT 1, L_0x1b5a9f0, C4<0>, C4<0>, C4<0>;
L_0x1b5aad0 .delay (10000,10000,10000) L_0x1b5aad0/d;
L_0x1b5abe0/d .functor NOT 1, L_0x1b5c9e0, C4<0>, C4<0>, C4<0>;
L_0x1b5abe0 .delay (10000,10000,10000) L_0x1b5abe0/d;
L_0x1b5ad30/d .functor NAND 1, L_0x1b586c0, L_0x1b5abe0, C4<1>, C4<1>;
L_0x1b5ad30 .delay (20000,20000,20000) L_0x1b5ad30/d;
L_0x1b5adf0/d .functor NOT 1, L_0x1b5ad30, C4<0>, C4<0>, C4<0>;
L_0x1b5adf0 .delay (10000,10000,10000) L_0x1b5adf0/d;
L_0x1b5aee0/d .functor NOR 1, L_0x1b5adf0, L_0x1b5aad0, C4<0>, C4<0>;
L_0x1b5aee0 .delay (20000,20000,20000) L_0x1b5aee0/d;
L_0x1b5b080/d .functor NOT 1, L_0x1b5aee0, C4<0>, C4<0>, C4<0>;
L_0x1b5b080 .delay (10000,10000,10000) L_0x1b5b080/d;
v0x1a9c180_0 .net "and_in0ncom", 0 0, L_0x1b5adf0; 1 drivers
v0x1a9c240_0 .net "and_in1com", 0 0, L_0x1b5aad0; 1 drivers
v0x1a9c2e0_0 .alias "in0", 0 0, v0x1aa0c90_0;
v0x1a9c380_0 .alias "in1", 0 0, v0x1aa1030_0;
v0x1a9c400_0 .net "nand_in0ncom", 0 0, L_0x1b5ad30; 1 drivers
v0x1a9c4a0_0 .net "nand_in1com", 0 0, L_0x1b5a9f0; 1 drivers
v0x1a9c540_0 .net "ncom", 0 0, L_0x1b5abe0; 1 drivers
v0x1a9c5e0_0 .net "nor_wire", 0 0, L_0x1b5aee0; 1 drivers
v0x1a9c680_0 .alias "result", 0 0, v0x1a9cdb0_0;
v0x1a9c700_0 .alias "sel0", 0 0, v0x1a9cc00_0;
S_0x1a9b940 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a9a9d0;
 .timescale -9 -12;
L_0x1b5b1b0/d .functor NAND 1, L_0x1b5a8c0, L_0x1b5c9e0, C4<1>, C4<1>;
L_0x1b5b1b0 .delay (20000,20000,20000) L_0x1b5b1b0/d;
L_0x1b5b290/d .functor NOT 1, L_0x1b5b1b0, C4<0>, C4<0>, C4<0>;
L_0x1b5b290 .delay (10000,10000,10000) L_0x1b5b290/d;
L_0x1b5b3a0/d .functor NOT 1, L_0x1b5c9e0, C4<0>, C4<0>, C4<0>;
L_0x1b5b3a0 .delay (10000,10000,10000) L_0x1b5b3a0/d;
L_0x1b5b460/d .functor NAND 1, L_0x1b59e80, L_0x1b5b3a0, C4<1>, C4<1>;
L_0x1b5b460 .delay (20000,20000,20000) L_0x1b5b460/d;
L_0x1b5b570/d .functor NOT 1, L_0x1b5b460, C4<0>, C4<0>, C4<0>;
L_0x1b5b570 .delay (10000,10000,10000) L_0x1b5b570/d;
L_0x1b5b660/d .functor NOR 1, L_0x1b5b570, L_0x1b5b290, C4<0>, C4<0>;
L_0x1b5b660 .delay (20000,20000,20000) L_0x1b5b660/d;
L_0x1b5b800/d .functor NOT 1, L_0x1b5b660, C4<0>, C4<0>, C4<0>;
L_0x1b5b800 .delay (10000,10000,10000) L_0x1b5b800/d;
v0x1a9ba30_0 .net "and_in0ncom", 0 0, L_0x1b5b570; 1 drivers
v0x1a9baf0_0 .net "and_in1com", 0 0, L_0x1b5b290; 1 drivers
v0x1a9bb90_0 .alias "in0", 0 0, v0x1aa0da0_0;
v0x1a9bc30_0 .alias "in1", 0 0, v0x1aa0f20_0;
v0x1a9bcb0_0 .net "nand_in0ncom", 0 0, L_0x1b5b460; 1 drivers
v0x1a9bd50_0 .net "nand_in1com", 0 0, L_0x1b5b1b0; 1 drivers
v0x1a9bdf0_0 .net "ncom", 0 0, L_0x1b5b3a0; 1 drivers
v0x1a9be90_0 .net "nor_wire", 0 0, L_0x1b5b660; 1 drivers
v0x1a9bf30_0 .alias "result", 0 0, v0x1a9ce90_0;
v0x1a9bfb0_0 .alias "sel0", 0 0, v0x1a9cc00_0;
S_0x1a9b1f0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a9a9d0;
 .timescale -9 -12;
L_0x1b5b930/d .functor NAND 1, L_0x1b5b800, L_0x1b5caa0, C4<1>, C4<1>;
L_0x1b5b930 .delay (20000,20000,20000) L_0x1b5b930/d;
L_0x1b5baa0/d .functor NOT 1, L_0x1b5b930, C4<0>, C4<0>, C4<0>;
L_0x1b5baa0 .delay (10000,10000,10000) L_0x1b5baa0/d;
L_0x1b5bbb0/d .functor NOT 1, L_0x1b5caa0, C4<0>, C4<0>, C4<0>;
L_0x1b5bbb0 .delay (10000,10000,10000) L_0x1b5bbb0/d;
L_0x1b5bc70/d .functor NAND 1, L_0x1b5b080, L_0x1b5bbb0, C4<1>, C4<1>;
L_0x1b5bc70 .delay (20000,20000,20000) L_0x1b5bc70/d;
L_0x1b5bdc0/d .functor NOT 1, L_0x1b5bc70, C4<0>, C4<0>, C4<0>;
L_0x1b5bdc0 .delay (10000,10000,10000) L_0x1b5bdc0/d;
L_0x1b5beb0/d .functor NOR 1, L_0x1b5bdc0, L_0x1b5baa0, C4<0>, C4<0>;
L_0x1b5beb0 .delay (20000,20000,20000) L_0x1b5beb0/d;
L_0x1b5c050/d .functor NOT 1, L_0x1b5beb0, C4<0>, C4<0>, C4<0>;
L_0x1b5c050 .delay (10000,10000,10000) L_0x1b5c050/d;
v0x1a9b2e0_0 .net "and_in0ncom", 0 0, L_0x1b5bdc0; 1 drivers
v0x1a9b3a0_0 .net "and_in1com", 0 0, L_0x1b5baa0; 1 drivers
v0x1a9b440_0 .alias "in0", 0 0, v0x1a9cdb0_0;
v0x1a9b4e0_0 .alias "in1", 0 0, v0x1a9ce90_0;
v0x1a9b560_0 .net "nand_in0ncom", 0 0, L_0x1b5bc70; 1 drivers
v0x1a9b600_0 .net "nand_in1com", 0 0, L_0x1b5b930; 1 drivers
v0x1a9b6a0_0 .net "ncom", 0 0, L_0x1b5bbb0; 1 drivers
v0x1a9b740_0 .net "nor_wire", 0 0, L_0x1b5beb0; 1 drivers
v0x1a9b7e0_0 .alias "result", 0 0, v0x1a9cf10_0;
v0x1a9b860_0 .alias "sel0", 0 0, v0x1a9cc80_0;
S_0x1a9aac0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a9a9d0;
 .timescale -9 -12;
L_0x1b5c180/d .functor NAND 1, C4<0>, L_0x1b5cbd0, C4<1>, C4<1>;
L_0x1b5c180 .delay (20000,20000,20000) L_0x1b5c180/d;
L_0x1b5c300/d .functor NOT 1, L_0x1b5c180, C4<0>, C4<0>, C4<0>;
L_0x1b5c300 .delay (10000,10000,10000) L_0x1b5c300/d;
L_0x1b5c410/d .functor NOT 1, L_0x1b5cbd0, C4<0>, C4<0>, C4<0>;
L_0x1b5c410 .delay (10000,10000,10000) L_0x1b5c410/d;
L_0x1b5c4d0/d .functor NAND 1, L_0x1b5c050, L_0x1b5c410, C4<1>, C4<1>;
L_0x1b5c4d0 .delay (20000,20000,20000) L_0x1b5c4d0/d;
L_0x1b5c620/d .functor NOT 1, L_0x1b5c4d0, C4<0>, C4<0>, C4<0>;
L_0x1b5c620 .delay (10000,10000,10000) L_0x1b5c620/d;
L_0x1b5c710/d .functor NOR 1, L_0x1b5c620, L_0x1b5c300, C4<0>, C4<0>;
L_0x1b5c710 .delay (20000,20000,20000) L_0x1b5c710/d;
L_0x1b5c8b0/d .functor NOT 1, L_0x1b5c710, C4<0>, C4<0>, C4<0>;
L_0x1b5c8b0 .delay (10000,10000,10000) L_0x1b5c8b0/d;
v0x1a9abb0_0 .net "and_in0ncom", 0 0, L_0x1b5c620; 1 drivers
v0x1a9ac30_0 .net "and_in1com", 0 0, L_0x1b5c300; 1 drivers
v0x1a9acd0_0 .alias "in0", 0 0, v0x1a9cf10_0;
v0x1a9ad70_0 .alias "in1", 0 0, v0x1a9cad0_0;
v0x1a9adf0_0 .net "nand_in0ncom", 0 0, L_0x1b5c4d0; 1 drivers
v0x1a9ae90_0 .net "nand_in1com", 0 0, L_0x1b5c180; 1 drivers
v0x1a9af70_0 .net "ncom", 0 0, L_0x1b5c410; 1 drivers
v0x1a9b010_0 .net "nor_wire", 0 0, L_0x1b5c710; 1 drivers
v0x1a9b0b0_0 .alias "result", 0 0, v0x1aa0ae0_0;
v0x1a9b150_0 .alias "sel0", 0 0, v0x1a9cd00_0;
S_0x1a93e40 .scope generate, "ALU32[13]" "ALU32[13]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a92508 .param/l "i" 2 105, +C4<01101>;
S_0x1a93f70 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a93e40;
 .timescale -9 -12;
L_0x1b2f260/d .functor NOT 1, L_0x1b34c40, C4<0>, C4<0>, C4<0>;
L_0x1b2f260 .delay (10000,10000,10000) L_0x1b2f260/d;
v0x1a99cb0_0 .net "carryin", 0 0, L_0x1b5d3b0; 1 drivers
v0x1a99d50_0 .net "carryout", 0 0, L_0x1b5eab0; 1 drivers
v0x1a99dd0_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a99e50_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a99ed0_0 .net "notB", 0 0, L_0x1b2f260; 1 drivers
v0x1a99f50_0 .net "operandA", 0 0, L_0x1b5d310; 1 drivers
v0x1a99fd0_0 .net "operandB", 0 0, L_0x1b34c40; 1 drivers
v0x1a9a0e0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a9a160_0 .net "result", 0 0, L_0x1b625c0; 1 drivers
v0x1a9a230_0 .net "trueB", 0 0, L_0x1b5d8f0; 1 drivers
v0x1a9a310_0 .net "wAddSub", 0 0, L_0x1b5e410; 1 drivers
v0x1a9a420_0 .net "wNandAnd", 0 0, L_0x1b5fb70; 1 drivers
v0x1a9a5a0_0 .net "wNorOr", 0 0, L_0x1b605b0; 1 drivers
v0x1a9a6b0_0 .net "wXor", 0 0, L_0x1b5f110; 1 drivers
L_0x1b626f0 .part v0x1af9c80_0, 0, 1;
L_0x1b627b0 .part v0x1af9c80_0, 1, 1;
L_0x1b628e0 .part v0x1af9c80_0, 2, 1;
S_0x1a994e0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a93f70;
 .timescale -9 -12;
L_0x1b5d0b0/d .functor NAND 1, L_0x1b2f260, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b5d0b0 .delay (20000,20000,20000) L_0x1b5d0b0/d;
L_0x1b5d190/d .functor NOT 1, L_0x1b5d0b0, C4<0>, C4<0>, C4<0>;
L_0x1b5d190 .delay (10000,10000,10000) L_0x1b5d190/d;
L_0x1b5d500/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b5d500 .delay (10000,10000,10000) L_0x1b5d500/d;
L_0x1b5d5a0/d .functor NAND 1, L_0x1b34c40, L_0x1b5d500, C4<1>, C4<1>;
L_0x1b5d5a0 .delay (20000,20000,20000) L_0x1b5d5a0/d;
L_0x1b5d660/d .functor NOT 1, L_0x1b5d5a0, C4<0>, C4<0>, C4<0>;
L_0x1b5d660 .delay (10000,10000,10000) L_0x1b5d660/d;
L_0x1b5d750/d .functor NOR 1, L_0x1b5d660, L_0x1b5d190, C4<0>, C4<0>;
L_0x1b5d750 .delay (20000,20000,20000) L_0x1b5d750/d;
L_0x1b5d8f0/d .functor NOT 1, L_0x1b5d750, C4<0>, C4<0>, C4<0>;
L_0x1b5d8f0 .delay (10000,10000,10000) L_0x1b5d8f0/d;
v0x1a995d0_0 .net "and_in0ncom", 0 0, L_0x1b5d660; 1 drivers
v0x1a99690_0 .net "and_in1com", 0 0, L_0x1b5d190; 1 drivers
v0x1a99730_0 .alias "in0", 0 0, v0x1a99fd0_0;
v0x1a997b0_0 .alias "in1", 0 0, v0x1a99ed0_0;
v0x1a99830_0 .net "nand_in0ncom", 0 0, L_0x1b5d5a0; 1 drivers
v0x1a998d0_0 .net "nand_in1com", 0 0, L_0x1b5d0b0; 1 drivers
v0x1a99970_0 .net "ncom", 0 0, L_0x1b5d500; 1 drivers
v0x1a99a10_0 .net "nor_wire", 0 0, L_0x1b5d750; 1 drivers
v0x1a99b00_0 .alias "result", 0 0, v0x1a9a230_0;
v0x1a99bd0_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a981f0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a93f70;
 .timescale -9 -12;
L_0x1b5e520/d .functor NAND 1, L_0x1b5d310, L_0x1b5d8f0, C4<1>, C4<1>;
L_0x1b5e520 .delay (20000,20000,20000) L_0x1b5e520/d;
L_0x1b5e6b0/d .functor NOT 1, L_0x1b5e520, C4<0>, C4<0>, C4<0>;
L_0x1b5e6b0 .delay (10000,10000,10000) L_0x1b5e6b0/d;
L_0x1b5e7a0/d .functor NAND 1, L_0x1b5d3b0, L_0x1b5de70, C4<1>, C4<1>;
L_0x1b5e7a0 .delay (20000,20000,20000) L_0x1b5e7a0/d;
L_0x1b5e860/d .functor NOT 1, L_0x1b5e7a0, C4<0>, C4<0>, C4<0>;
L_0x1b5e860 .delay (10000,10000,10000) L_0x1b5e860/d;
L_0x1b5e970/d .functor NOR 1, L_0x1b5e860, L_0x1b5e6b0, C4<0>, C4<0>;
L_0x1b5e970 .delay (20000,20000,20000) L_0x1b5e970/d;
L_0x1b5eab0/d .functor NOT 1, L_0x1b5e970, C4<0>, C4<0>, C4<0>;
L_0x1b5eab0 .delay (10000,10000,10000) L_0x1b5eab0/d;
v0x1a98dd0_0 .alias "a", 0 0, v0x1a99f50_0;
v0x1a98ee0_0 .net "and_ab", 0 0, L_0x1b5e6b0; 1 drivers
v0x1a98f80_0 .net "and_xor_ab_c", 0 0, L_0x1b5e860; 1 drivers
v0x1a99020_0 .alias "b", 0 0, v0x1a9a230_0;
v0x1a990a0_0 .alias "carryin", 0 0, v0x1a99cb0_0;
v0x1a99120_0 .alias "carryout", 0 0, v0x1a99d50_0;
v0x1a991e0_0 .net "nand_ab", 0 0, L_0x1b5e520; 1 drivers
v0x1a99260_0 .net "nand_xor_ab_c", 0 0, L_0x1b5e7a0; 1 drivers
v0x1a992e0_0 .net "nco", 0 0, L_0x1b5e970; 1 drivers
v0x1a99380_0 .alias "sum", 0 0, v0x1a9a310_0;
v0x1a99460_0 .net "xor_ab", 0 0, L_0x1b5de70; 1 drivers
S_0x1a98880 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a981f0;
 .timescale -9 -12;
L_0x1b5da60/d .functor NAND 1, L_0x1b5d310, L_0x1b5d8f0, C4<1>, C4<1>;
L_0x1b5da60 .delay (20000,20000,20000) L_0x1b5da60/d;
L_0x1b5db40/d .functor NOR 1, L_0x1b5d310, L_0x1b5d8f0, C4<0>, C4<0>;
L_0x1b5db40 .delay (20000,20000,20000) L_0x1b5db40/d;
L_0x1b5dc00/d .functor NOT 1, L_0x1b5db40, C4<0>, C4<0>, C4<0>;
L_0x1b5dc00 .delay (10000,10000,10000) L_0x1b5dc00/d;
L_0x1b5dd10/d .functor NAND 1, L_0x1b5dc00, L_0x1b5da60, C4<1>, C4<1>;
L_0x1b5dd10 .delay (20000,20000,20000) L_0x1b5dd10/d;
L_0x1b5de70/d .functor NOT 1, L_0x1b5dd10, C4<0>, C4<0>, C4<0>;
L_0x1b5de70 .delay (10000,10000,10000) L_0x1b5de70/d;
v0x1a98970_0 .alias "a", 0 0, v0x1a99f50_0;
v0x1a98a10_0 .alias "b", 0 0, v0x1a9a230_0;
v0x1a98ab0_0 .net "nand_ab", 0 0, L_0x1b5da60; 1 drivers
v0x1a98b50_0 .net "nor_ab", 0 0, L_0x1b5db40; 1 drivers
v0x1a98bd0_0 .net "nxor_ab", 0 0, L_0x1b5dd10; 1 drivers
v0x1a98c70_0 .net "or_ab", 0 0, L_0x1b5dc00; 1 drivers
v0x1a98d50_0 .alias "result", 0 0, v0x1a99460_0;
S_0x1a982e0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a981f0;
 .timescale -9 -12;
L_0x1b5df80/d .functor NAND 1, L_0x1b5de70, L_0x1b5d3b0, C4<1>, C4<1>;
L_0x1b5df80 .delay (20000,20000,20000) L_0x1b5df80/d;
L_0x1b5e0f0/d .functor NOR 1, L_0x1b5de70, L_0x1b5d3b0, C4<0>, C4<0>;
L_0x1b5e0f0 .delay (20000,20000,20000) L_0x1b5e0f0/d;
L_0x1b5e240/d .functor NOT 1, L_0x1b5e0f0, C4<0>, C4<0>, C4<0>;
L_0x1b5e240 .delay (10000,10000,10000) L_0x1b5e240/d;
L_0x1b5e300/d .functor NAND 1, L_0x1b5e240, L_0x1b5df80, C4<1>, C4<1>;
L_0x1b5e300 .delay (20000,20000,20000) L_0x1b5e300/d;
L_0x1b5e410/d .functor NOT 1, L_0x1b5e300, C4<0>, C4<0>, C4<0>;
L_0x1b5e410 .delay (10000,10000,10000) L_0x1b5e410/d;
v0x1a983d0_0 .alias "a", 0 0, v0x1a99460_0;
v0x1a98470_0 .alias "b", 0 0, v0x1a99cb0_0;
v0x1a98510_0 .net "nand_ab", 0 0, L_0x1b5df80; 1 drivers
v0x1a985b0_0 .net "nor_ab", 0 0, L_0x1b5e0f0; 1 drivers
v0x1a98630_0 .net "nxor_ab", 0 0, L_0x1b5e300; 1 drivers
v0x1a986d0_0 .net "or_ab", 0 0, L_0x1b5e240; 1 drivers
v0x1a987b0_0 .alias "result", 0 0, v0x1a9a310_0;
S_0x1a97ca0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a93f70;
 .timescale -9 -12;
L_0x1b5ec70/d .functor NAND 1, L_0x1b5d310, L_0x1b34c40, C4<1>, C4<1>;
L_0x1b5ec70 .delay (20000,20000,20000) L_0x1b5ec70/d;
L_0x1b5ed50/d .functor NOR 1, L_0x1b5d310, L_0x1b34c40, C4<0>, C4<0>;
L_0x1b5ed50 .delay (20000,20000,20000) L_0x1b5ed50/d;
L_0x1b5eee0/d .functor NOT 1, L_0x1b5ed50, C4<0>, C4<0>, C4<0>;
L_0x1b5eee0 .delay (10000,10000,10000) L_0x1b5eee0/d;
L_0x1b5efd0/d .functor NAND 1, L_0x1b5eee0, L_0x1b5ec70, C4<1>, C4<1>;
L_0x1b5efd0 .delay (20000,20000,20000) L_0x1b5efd0/d;
L_0x1b5f110/d .functor NOT 1, L_0x1b5efd0, C4<0>, C4<0>, C4<0>;
L_0x1b5f110 .delay (10000,10000,10000) L_0x1b5f110/d;
v0x1a97d90_0 .alias "a", 0 0, v0x1a99f50_0;
v0x1a97e10_0 .alias "b", 0 0, v0x1a99fd0_0;
v0x1a97ee0_0 .net "nand_ab", 0 0, L_0x1b5ec70; 1 drivers
v0x1a97f60_0 .net "nor_ab", 0 0, L_0x1b5ed50; 1 drivers
v0x1a97fe0_0 .net "nxor_ab", 0 0, L_0x1b5efd0; 1 drivers
v0x1a98060_0 .net "or_ab", 0 0, L_0x1b5eee0; 1 drivers
v0x1a98120_0 .alias "result", 0 0, v0x1a9a6b0_0;
S_0x1a970b0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a93f70;
 .timescale -9 -12;
L_0x1b5f260/d .functor NAND 1, L_0x1b5d310, L_0x1b34c40, C4<1>, C4<1>;
L_0x1b5f260 .delay (20000,20000,20000) L_0x1b5f260/d;
L_0x1b5f3b0/d .functor NOT 1, L_0x1b5f260, C4<0>, C4<0>, C4<0>;
L_0x1b5f3b0 .delay (10000,10000,10000) L_0x1b5f3b0/d;
v0x1a97920_0 .alias "a", 0 0, v0x1a99f50_0;
v0x1a979c0_0 .net "and_ab", 0 0, L_0x1b5f3b0; 1 drivers
v0x1a97a40_0 .alias "b", 0 0, v0x1a99fd0_0;
v0x1a97ac0_0 .net "nand_ab", 0 0, L_0x1b5f260; 1 drivers
v0x1a97ba0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a97c20_0 .alias "result", 0 0, v0x1a9a420_0;
S_0x1a971a0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a970b0;
 .timescale -9 -12;
L_0x1b5f4e0/d .functor NAND 1, L_0x1b5f3b0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b5f4e0 .delay (20000,20000,20000) L_0x1b5f4e0/d;
L_0x1b5f5c0/d .functor NOT 1, L_0x1b5f4e0, C4<0>, C4<0>, C4<0>;
L_0x1b5f5c0 .delay (10000,10000,10000) L_0x1b5f5c0/d;
L_0x1b5f6d0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b5f6d0 .delay (10000,10000,10000) L_0x1b5f6d0/d;
L_0x1b5f790/d .functor NAND 1, L_0x1b5f260, L_0x1b5f6d0, C4<1>, C4<1>;
L_0x1b5f790 .delay (20000,20000,20000) L_0x1b5f790/d;
L_0x1b5f8e0/d .functor NOT 1, L_0x1b5f790, C4<0>, C4<0>, C4<0>;
L_0x1b5f8e0 .delay (10000,10000,10000) L_0x1b5f8e0/d;
L_0x1b5f9d0/d .functor NOR 1, L_0x1b5f8e0, L_0x1b5f5c0, C4<0>, C4<0>;
L_0x1b5f9d0 .delay (20000,20000,20000) L_0x1b5f9d0/d;
L_0x1b5fb70/d .functor NOT 1, L_0x1b5f9d0, C4<0>, C4<0>, C4<0>;
L_0x1b5fb70 .delay (10000,10000,10000) L_0x1b5fb70/d;
v0x1a97290_0 .net "and_in0ncom", 0 0, L_0x1b5f8e0; 1 drivers
v0x1a97310_0 .net "and_in1com", 0 0, L_0x1b5f5c0; 1 drivers
v0x1a97390_0 .alias "in0", 0 0, v0x1a97ac0_0;
v0x1a97430_0 .alias "in1", 0 0, v0x1a979c0_0;
v0x1a974b0_0 .net "nand_in0ncom", 0 0, L_0x1b5f790; 1 drivers
v0x1a97550_0 .net "nand_in1com", 0 0, L_0x1b5f4e0; 1 drivers
v0x1a97630_0 .net "ncom", 0 0, L_0x1b5f6d0; 1 drivers
v0x1a976d0_0 .net "nor_wire", 0 0, L_0x1b5f9d0; 1 drivers
v0x1a97770_0 .alias "result", 0 0, v0x1a9a420_0;
v0x1a97840_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a96610 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a93f70;
 .timescale -9 -12;
L_0x1b5fca0/d .functor NOR 1, L_0x1b5d310, L_0x1b34c40, C4<0>, C4<0>;
L_0x1b5fca0 .delay (20000,20000,20000) L_0x1b5fca0/d;
L_0x1b5fdf0/d .functor NOT 1, L_0x1b5fca0, C4<0>, C4<0>, C4<0>;
L_0x1b5fdf0 .delay (10000,10000,10000) L_0x1b5fdf0/d;
v0x1a96d90_0 .alias "a", 0 0, v0x1a99f50_0;
v0x1a96e10_0 .alias "b", 0 0, v0x1a99fd0_0;
v0x1a96eb0_0 .net "nor_ab", 0 0, L_0x1b5fca0; 1 drivers
v0x1a96f30_0 .net "or_ab", 0 0, L_0x1b5fdf0; 1 drivers
v0x1a96fb0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a97030_0 .alias "result", 0 0, v0x1a9a5a0_0;
S_0x1a96700 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a96610;
 .timescale -9 -12;
L_0x1b5ff20/d .functor NAND 1, L_0x1b5fdf0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b5ff20 .delay (20000,20000,20000) L_0x1b5ff20/d;
L_0x1b60000/d .functor NOT 1, L_0x1b5ff20, C4<0>, C4<0>, C4<0>;
L_0x1b60000 .delay (10000,10000,10000) L_0x1b60000/d;
L_0x1b60110/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b60110 .delay (10000,10000,10000) L_0x1b60110/d;
L_0x1b601d0/d .functor NAND 1, L_0x1b5fca0, L_0x1b60110, C4<1>, C4<1>;
L_0x1b601d0 .delay (20000,20000,20000) L_0x1b601d0/d;
L_0x1b60320/d .functor NOT 1, L_0x1b601d0, C4<0>, C4<0>, C4<0>;
L_0x1b60320 .delay (10000,10000,10000) L_0x1b60320/d;
L_0x1b60410/d .functor NOR 1, L_0x1b60320, L_0x1b60000, C4<0>, C4<0>;
L_0x1b60410 .delay (20000,20000,20000) L_0x1b60410/d;
L_0x1b605b0/d .functor NOT 1, L_0x1b60410, C4<0>, C4<0>, C4<0>;
L_0x1b605b0 .delay (10000,10000,10000) L_0x1b605b0/d;
v0x1a967f0_0 .net "and_in0ncom", 0 0, L_0x1b60320; 1 drivers
v0x1a96870_0 .net "and_in1com", 0 0, L_0x1b60000; 1 drivers
v0x1a968f0_0 .alias "in0", 0 0, v0x1a96eb0_0;
v0x1a96970_0 .alias "in1", 0 0, v0x1a96f30_0;
v0x1a969f0_0 .net "nand_in0ncom", 0 0, L_0x1b601d0; 1 drivers
v0x1a96a70_0 .net "nand_in1com", 0 0, L_0x1b5ff20; 1 drivers
v0x1a96af0_0 .net "ncom", 0 0, L_0x1b60110; 1 drivers
v0x1a96b70_0 .net "nor_wire", 0 0, L_0x1b60410; 1 drivers
v0x1a96c40_0 .alias "result", 0 0, v0x1a9a5a0_0;
v0x1a96d10_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a94060 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a93f70;
 .timescale -9 -12;
v0x1a95e60_0 .alias "in0", 0 0, v0x1a9a310_0;
v0x1a95f10_0 .alias "in1", 0 0, v0x1a9a6b0_0;
v0x1a95fc0_0 .alias "in2", 0 0, v0x1a9a420_0;
v0x1a96070_0 .alias "in3", 0 0, v0x1a9a5a0_0;
v0x1a96150_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a96200_0 .alias "result", 0 0, v0x1a9a160_0;
v0x1a96280_0 .net "sel0", 0 0, L_0x1b626f0; 1 drivers
v0x1a96300_0 .net "sel1", 0 0, L_0x1b627b0; 1 drivers
v0x1a96380_0 .net "sel2", 0 0, L_0x1b628e0; 1 drivers
v0x1a96430_0 .net "w0", 0 0, L_0x1b60d70; 1 drivers
v0x1a96510_0 .net "w1", 0 0, L_0x1b614f0; 1 drivers
v0x1a96590_0 .net "w2", 0 0, L_0x1b61d40; 1 drivers
S_0x1a956e0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a94060;
 .timescale -9 -12;
L_0x1b606e0/d .functor NAND 1, L_0x1b5f110, L_0x1b626f0, C4<1>, C4<1>;
L_0x1b606e0 .delay (20000,20000,20000) L_0x1b606e0/d;
L_0x1b607c0/d .functor NOT 1, L_0x1b606e0, C4<0>, C4<0>, C4<0>;
L_0x1b607c0 .delay (10000,10000,10000) L_0x1b607c0/d;
L_0x1b608d0/d .functor NOT 1, L_0x1b626f0, C4<0>, C4<0>, C4<0>;
L_0x1b608d0 .delay (10000,10000,10000) L_0x1b608d0/d;
L_0x1b60a20/d .functor NAND 1, L_0x1b5e410, L_0x1b608d0, C4<1>, C4<1>;
L_0x1b60a20 .delay (20000,20000,20000) L_0x1b60a20/d;
L_0x1b60ae0/d .functor NOT 1, L_0x1b60a20, C4<0>, C4<0>, C4<0>;
L_0x1b60ae0 .delay (10000,10000,10000) L_0x1b60ae0/d;
L_0x1b60bd0/d .functor NOR 1, L_0x1b60ae0, L_0x1b607c0, C4<0>, C4<0>;
L_0x1b60bd0 .delay (20000,20000,20000) L_0x1b60bd0/d;
L_0x1b60d70/d .functor NOT 1, L_0x1b60bd0, C4<0>, C4<0>, C4<0>;
L_0x1b60d70 .delay (10000,10000,10000) L_0x1b60d70/d;
v0x1a957d0_0 .net "and_in0ncom", 0 0, L_0x1b60ae0; 1 drivers
v0x1a95890_0 .net "and_in1com", 0 0, L_0x1b607c0; 1 drivers
v0x1a95930_0 .alias "in0", 0 0, v0x1a9a310_0;
v0x1a959d0_0 .alias "in1", 0 0, v0x1a9a6b0_0;
v0x1a95a50_0 .net "nand_in0ncom", 0 0, L_0x1b60a20; 1 drivers
v0x1a95af0_0 .net "nand_in1com", 0 0, L_0x1b606e0; 1 drivers
v0x1a95b90_0 .net "ncom", 0 0, L_0x1b608d0; 1 drivers
v0x1a95c30_0 .net "nor_wire", 0 0, L_0x1b60bd0; 1 drivers
v0x1a95cd0_0 .alias "result", 0 0, v0x1a96430_0;
v0x1a95d50_0 .alias "sel0", 0 0, v0x1a96280_0;
S_0x1a94f90 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a94060;
 .timescale -9 -12;
L_0x1b60ea0/d .functor NAND 1, L_0x1b605b0, L_0x1b626f0, C4<1>, C4<1>;
L_0x1b60ea0 .delay (20000,20000,20000) L_0x1b60ea0/d;
L_0x1b60f80/d .functor NOT 1, L_0x1b60ea0, C4<0>, C4<0>, C4<0>;
L_0x1b60f80 .delay (10000,10000,10000) L_0x1b60f80/d;
L_0x1b61090/d .functor NOT 1, L_0x1b626f0, C4<0>, C4<0>, C4<0>;
L_0x1b61090 .delay (10000,10000,10000) L_0x1b61090/d;
L_0x1b61150/d .functor NAND 1, L_0x1b5fb70, L_0x1b61090, C4<1>, C4<1>;
L_0x1b61150 .delay (20000,20000,20000) L_0x1b61150/d;
L_0x1b61260/d .functor NOT 1, L_0x1b61150, C4<0>, C4<0>, C4<0>;
L_0x1b61260 .delay (10000,10000,10000) L_0x1b61260/d;
L_0x1b61350/d .functor NOR 1, L_0x1b61260, L_0x1b60f80, C4<0>, C4<0>;
L_0x1b61350 .delay (20000,20000,20000) L_0x1b61350/d;
L_0x1b614f0/d .functor NOT 1, L_0x1b61350, C4<0>, C4<0>, C4<0>;
L_0x1b614f0 .delay (10000,10000,10000) L_0x1b614f0/d;
v0x1a95080_0 .net "and_in0ncom", 0 0, L_0x1b61260; 1 drivers
v0x1a95140_0 .net "and_in1com", 0 0, L_0x1b60f80; 1 drivers
v0x1a951e0_0 .alias "in0", 0 0, v0x1a9a420_0;
v0x1a95280_0 .alias "in1", 0 0, v0x1a9a5a0_0;
v0x1a95300_0 .net "nand_in0ncom", 0 0, L_0x1b61150; 1 drivers
v0x1a953a0_0 .net "nand_in1com", 0 0, L_0x1b60ea0; 1 drivers
v0x1a95440_0 .net "ncom", 0 0, L_0x1b61090; 1 drivers
v0x1a954e0_0 .net "nor_wire", 0 0, L_0x1b61350; 1 drivers
v0x1a95580_0 .alias "result", 0 0, v0x1a96510_0;
v0x1a95600_0 .alias "sel0", 0 0, v0x1a96280_0;
S_0x1a94820 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a94060;
 .timescale -9 -12;
L_0x1b61620/d .functor NAND 1, L_0x1b614f0, L_0x1b627b0, C4<1>, C4<1>;
L_0x1b61620 .delay (20000,20000,20000) L_0x1b61620/d;
L_0x1b61790/d .functor NOT 1, L_0x1b61620, C4<0>, C4<0>, C4<0>;
L_0x1b61790 .delay (10000,10000,10000) L_0x1b61790/d;
L_0x1b618a0/d .functor NOT 1, L_0x1b627b0, C4<0>, C4<0>, C4<0>;
L_0x1b618a0 .delay (10000,10000,10000) L_0x1b618a0/d;
L_0x1b61960/d .functor NAND 1, L_0x1b60d70, L_0x1b618a0, C4<1>, C4<1>;
L_0x1b61960 .delay (20000,20000,20000) L_0x1b61960/d;
L_0x1b61ab0/d .functor NOT 1, L_0x1b61960, C4<0>, C4<0>, C4<0>;
L_0x1b61ab0 .delay (10000,10000,10000) L_0x1b61ab0/d;
L_0x1b61ba0/d .functor NOR 1, L_0x1b61ab0, L_0x1b61790, C4<0>, C4<0>;
L_0x1b61ba0 .delay (20000,20000,20000) L_0x1b61ba0/d;
L_0x1b61d40/d .functor NOT 1, L_0x1b61ba0, C4<0>, C4<0>, C4<0>;
L_0x1b61d40 .delay (10000,10000,10000) L_0x1b61d40/d;
v0x1a94910_0 .net "and_in0ncom", 0 0, L_0x1b61ab0; 1 drivers
v0x1a949d0_0 .net "and_in1com", 0 0, L_0x1b61790; 1 drivers
v0x1a94a70_0 .alias "in0", 0 0, v0x1a96430_0;
v0x1a94b10_0 .alias "in1", 0 0, v0x1a96510_0;
v0x1a94b90_0 .net "nand_in0ncom", 0 0, L_0x1b61960; 1 drivers
v0x1a94c30_0 .net "nand_in1com", 0 0, L_0x1b61620; 1 drivers
v0x1a94cd0_0 .net "ncom", 0 0, L_0x1b618a0; 1 drivers
v0x1a94d70_0 .net "nor_wire", 0 0, L_0x1b61ba0; 1 drivers
v0x1a94e10_0 .alias "result", 0 0, v0x1a96590_0;
v0x1a94e90_0 .alias "sel0", 0 0, v0x1a96300_0;
S_0x1a94150 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a94060;
 .timescale -9 -12;
L_0x1b61e70/d .functor NAND 1, C4<0>, L_0x1b628e0, C4<1>, C4<1>;
L_0x1b61e70 .delay (20000,20000,20000) L_0x1b61e70/d;
L_0x1b61ff0/d .functor NOT 1, L_0x1b61e70, C4<0>, C4<0>, C4<0>;
L_0x1b61ff0 .delay (10000,10000,10000) L_0x1b61ff0/d;
L_0x1b62100/d .functor NOT 1, L_0x1b628e0, C4<0>, C4<0>, C4<0>;
L_0x1b62100 .delay (10000,10000,10000) L_0x1b62100/d;
L_0x1b621c0/d .functor NAND 1, L_0x1b61d40, L_0x1b62100, C4<1>, C4<1>;
L_0x1b621c0 .delay (20000,20000,20000) L_0x1b621c0/d;
L_0x1b62330/d .functor NOT 1, L_0x1b621c0, C4<0>, C4<0>, C4<0>;
L_0x1b62330 .delay (10000,10000,10000) L_0x1b62330/d;
L_0x1b62420/d .functor NOR 1, L_0x1b62330, L_0x1b61ff0, C4<0>, C4<0>;
L_0x1b62420 .delay (20000,20000,20000) L_0x1b62420/d;
L_0x1b625c0/d .functor NOT 1, L_0x1b62420, C4<0>, C4<0>, C4<0>;
L_0x1b625c0 .delay (10000,10000,10000) L_0x1b625c0/d;
v0x1a94240_0 .net "and_in0ncom", 0 0, L_0x1b62330; 1 drivers
v0x1a942c0_0 .net "and_in1com", 0 0, L_0x1b61ff0; 1 drivers
v0x1a94340_0 .alias "in0", 0 0, v0x1a96590_0;
v0x1a943c0_0 .alias "in1", 0 0, v0x1a96150_0;
v0x1a94440_0 .net "nand_in0ncom", 0 0, L_0x1b621c0; 1 drivers
v0x1a944c0_0 .net "nand_in1com", 0 0, L_0x1b61e70; 1 drivers
v0x1a945a0_0 .net "ncom", 0 0, L_0x1b62100; 1 drivers
v0x1a94640_0 .net "nor_wire", 0 0, L_0x1b62420; 1 drivers
v0x1a946e0_0 .alias "result", 0 0, v0x1a9a160_0;
v0x1a94780_0 .alias "sel0", 0 0, v0x1a96380_0;
S_0x1a8d160 .scope generate, "ALU32[14]" "ALU32[14]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a8bb58 .param/l "i" 2 105, +C4<01110>;
S_0x1a8d290 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a8d160;
 .timescale -9 -12;
L_0x1b5d450/d .functor NOT 1, L_0x1b63170, C4<0>, C4<0>, C4<0>;
L_0x1b5d450 .delay (10000,10000,10000) L_0x1b5d450/d;
v0x1a5de10_0 .net "carryin", 0 0, L_0x1b68aa0; 1 drivers
v0x1a5deb0_0 .net "carryout", 0 0, L_0x1b647b0; 1 drivers
v0x1a5df30_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a93420_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a5e1a0_0 .net "notB", 0 0, L_0x1b5d450; 1 drivers
v0x1a5e220_0 .net "operandA", 0 0, L_0x1b630d0; 1 drivers
v0x1a936b0_0 .net "operandB", 0 0, L_0x1b63170; 1 drivers
v0x1a937c0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a93840_0 .net "result", 0 0, L_0x1b682a0; 1 drivers
v0x1a938c0_0 .net "trueB", 0 0, L_0x1b635f0; 1 drivers
v0x1a939a0_0 .net "wAddSub", 0 0, L_0x1b64110; 1 drivers
v0x1a93ab0_0 .net "wNandAnd", 0 0, L_0x1b65870; 1 drivers
v0x1a93c30_0 .net "wNorOr", 0 0, L_0x1b662b0; 1 drivers
v0x1a93d40_0 .net "wXor", 0 0, L_0x1b64e10; 1 drivers
L_0x1b683d0 .part v0x1af9c80_0, 0, 1;
L_0x1b68490 .part v0x1af9c80_0, 1, 1;
L_0x1b685c0 .part v0x1af9c80_0, 2, 1;
S_0x1a92840 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a8d290;
 .timescale -9 -12;
L_0x1b62c20/d .functor NAND 1, L_0x1b5d450, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b62c20 .delay (20000,20000,20000) L_0x1b62c20/d;
L_0x1b62d00/d .functor NOT 1, L_0x1b62c20, C4<0>, C4<0>, C4<0>;
L_0x1b62d00 .delay (10000,10000,10000) L_0x1b62d00/d;
L_0x1b62dc0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b62dc0 .delay (10000,10000,10000) L_0x1b62dc0/d;
L_0x1b632a0/d .functor NAND 1, L_0x1b63170, L_0x1b62dc0, C4<1>, C4<1>;
L_0x1b632a0 .delay (20000,20000,20000) L_0x1b632a0/d;
L_0x1b63360/d .functor NOT 1, L_0x1b632a0, C4<0>, C4<0>, C4<0>;
L_0x1b63360 .delay (10000,10000,10000) L_0x1b63360/d;
L_0x1b63450/d .functor NOR 1, L_0x1b63360, L_0x1b62d00, C4<0>, C4<0>;
L_0x1b63450 .delay (20000,20000,20000) L_0x1b63450/d;
L_0x1b635f0/d .functor NOT 1, L_0x1b63450, C4<0>, C4<0>, C4<0>;
L_0x1b635f0 .delay (10000,10000,10000) L_0x1b635f0/d;
v0x1a92930_0 .net "and_in0ncom", 0 0, L_0x1b63360; 1 drivers
v0x1a929f0_0 .net "and_in1com", 0 0, L_0x1b62d00; 1 drivers
v0x1a92a90_0 .alias "in0", 0 0, v0x1a936b0_0;
v0x1a92b10_0 .alias "in1", 0 0, v0x1a5e1a0_0;
v0x1a92b90_0 .net "nand_in0ncom", 0 0, L_0x1b632a0; 1 drivers
v0x1a92c30_0 .net "nand_in1com", 0 0, L_0x1b62c20; 1 drivers
v0x1a92cd0_0 .net "ncom", 0 0, L_0x1b62dc0; 1 drivers
v0x1a92d70_0 .net "nor_wire", 0 0, L_0x1b63450; 1 drivers
v0x1a92e60_0 .alias "result", 0 0, v0x1a938c0_0;
v0x1a92f30_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a91550 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a8d290;
 .timescale -9 -12;
L_0x1b64220/d .functor NAND 1, L_0x1b630d0, L_0x1b635f0, C4<1>, C4<1>;
L_0x1b64220 .delay (20000,20000,20000) L_0x1b64220/d;
L_0x1b643b0/d .functor NOT 1, L_0x1b64220, C4<0>, C4<0>, C4<0>;
L_0x1b643b0 .delay (10000,10000,10000) L_0x1b643b0/d;
L_0x1b644a0/d .functor NAND 1, L_0x1b68aa0, L_0x1b63b70, C4<1>, C4<1>;
L_0x1b644a0 .delay (20000,20000,20000) L_0x1b644a0/d;
L_0x1b64560/d .functor NOT 1, L_0x1b644a0, C4<0>, C4<0>, C4<0>;
L_0x1b64560 .delay (10000,10000,10000) L_0x1b64560/d;
L_0x1b64670/d .functor NOR 1, L_0x1b64560, L_0x1b643b0, C4<0>, C4<0>;
L_0x1b64670 .delay (20000,20000,20000) L_0x1b64670/d;
L_0x1b647b0/d .functor NOT 1, L_0x1b64670, C4<0>, C4<0>, C4<0>;
L_0x1b647b0 .delay (10000,10000,10000) L_0x1b647b0/d;
v0x1a92130_0 .alias "a", 0 0, v0x1a5e220_0;
v0x1a92240_0 .net "and_ab", 0 0, L_0x1b643b0; 1 drivers
v0x1a922e0_0 .net "and_xor_ab_c", 0 0, L_0x1b64560; 1 drivers
v0x1a92380_0 .alias "b", 0 0, v0x1a938c0_0;
v0x1a92400_0 .alias "carryin", 0 0, v0x1a5de10_0;
v0x1a92480_0 .alias "carryout", 0 0, v0x1a5deb0_0;
v0x1a92540_0 .net "nand_ab", 0 0, L_0x1b64220; 1 drivers
v0x1a925c0_0 .net "nand_xor_ab_c", 0 0, L_0x1b644a0; 1 drivers
v0x1a92640_0 .net "nco", 0 0, L_0x1b64670; 1 drivers
v0x1a926e0_0 .alias "sum", 0 0, v0x1a939a0_0;
v0x1a927c0_0 .net "xor_ab", 0 0, L_0x1b63b70; 1 drivers
S_0x1a91be0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a91550;
 .timescale -9 -12;
L_0x1b63760/d .functor NAND 1, L_0x1b630d0, L_0x1b635f0, C4<1>, C4<1>;
L_0x1b63760 .delay (20000,20000,20000) L_0x1b63760/d;
L_0x1b63840/d .functor NOR 1, L_0x1b630d0, L_0x1b635f0, C4<0>, C4<0>;
L_0x1b63840 .delay (20000,20000,20000) L_0x1b63840/d;
L_0x1b63900/d .functor NOT 1, L_0x1b63840, C4<0>, C4<0>, C4<0>;
L_0x1b63900 .delay (10000,10000,10000) L_0x1b63900/d;
L_0x1b63a10/d .functor NAND 1, L_0x1b63900, L_0x1b63760, C4<1>, C4<1>;
L_0x1b63a10 .delay (20000,20000,20000) L_0x1b63a10/d;
L_0x1b63b70/d .functor NOT 1, L_0x1b63a10, C4<0>, C4<0>, C4<0>;
L_0x1b63b70 .delay (10000,10000,10000) L_0x1b63b70/d;
v0x1a91cd0_0 .alias "a", 0 0, v0x1a5e220_0;
v0x1a91d70_0 .alias "b", 0 0, v0x1a938c0_0;
v0x1a91e10_0 .net "nand_ab", 0 0, L_0x1b63760; 1 drivers
v0x1a91eb0_0 .net "nor_ab", 0 0, L_0x1b63840; 1 drivers
v0x1a91f30_0 .net "nxor_ab", 0 0, L_0x1b63a10; 1 drivers
v0x1a91fd0_0 .net "or_ab", 0 0, L_0x1b63900; 1 drivers
v0x1a920b0_0 .alias "result", 0 0, v0x1a927c0_0;
S_0x1a91640 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a91550;
 .timescale -9 -12;
L_0x1b63c80/d .functor NAND 1, L_0x1b63b70, L_0x1b68aa0, C4<1>, C4<1>;
L_0x1b63c80 .delay (20000,20000,20000) L_0x1b63c80/d;
L_0x1b63df0/d .functor NOR 1, L_0x1b63b70, L_0x1b68aa0, C4<0>, C4<0>;
L_0x1b63df0 .delay (20000,20000,20000) L_0x1b63df0/d;
L_0x1b63f40/d .functor NOT 1, L_0x1b63df0, C4<0>, C4<0>, C4<0>;
L_0x1b63f40 .delay (10000,10000,10000) L_0x1b63f40/d;
L_0x1b64000/d .functor NAND 1, L_0x1b63f40, L_0x1b63c80, C4<1>, C4<1>;
L_0x1b64000 .delay (20000,20000,20000) L_0x1b64000/d;
L_0x1b64110/d .functor NOT 1, L_0x1b64000, C4<0>, C4<0>, C4<0>;
L_0x1b64110 .delay (10000,10000,10000) L_0x1b64110/d;
v0x1a91730_0 .alias "a", 0 0, v0x1a927c0_0;
v0x1a917d0_0 .alias "b", 0 0, v0x1a5de10_0;
v0x1a91870_0 .net "nand_ab", 0 0, L_0x1b63c80; 1 drivers
v0x1a91910_0 .net "nor_ab", 0 0, L_0x1b63df0; 1 drivers
v0x1a91990_0 .net "nxor_ab", 0 0, L_0x1b64000; 1 drivers
v0x1a91a30_0 .net "or_ab", 0 0, L_0x1b63f40; 1 drivers
v0x1a91b10_0 .alias "result", 0 0, v0x1a939a0_0;
S_0x1a91000 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a8d290;
 .timescale -9 -12;
L_0x1b64970/d .functor NAND 1, L_0x1b630d0, L_0x1b63170, C4<1>, C4<1>;
L_0x1b64970 .delay (20000,20000,20000) L_0x1b64970/d;
L_0x1b64a50/d .functor NOR 1, L_0x1b630d0, L_0x1b63170, C4<0>, C4<0>;
L_0x1b64a50 .delay (20000,20000,20000) L_0x1b64a50/d;
L_0x1b64be0/d .functor NOT 1, L_0x1b64a50, C4<0>, C4<0>, C4<0>;
L_0x1b64be0 .delay (10000,10000,10000) L_0x1b64be0/d;
L_0x1b64cd0/d .functor NAND 1, L_0x1b64be0, L_0x1b64970, C4<1>, C4<1>;
L_0x1b64cd0 .delay (20000,20000,20000) L_0x1b64cd0/d;
L_0x1b64e10/d .functor NOT 1, L_0x1b64cd0, C4<0>, C4<0>, C4<0>;
L_0x1b64e10 .delay (10000,10000,10000) L_0x1b64e10/d;
v0x1a910f0_0 .alias "a", 0 0, v0x1a5e220_0;
v0x1a91170_0 .alias "b", 0 0, v0x1a936b0_0;
v0x1a91240_0 .net "nand_ab", 0 0, L_0x1b64970; 1 drivers
v0x1a912c0_0 .net "nor_ab", 0 0, L_0x1b64a50; 1 drivers
v0x1a91340_0 .net "nxor_ab", 0 0, L_0x1b64cd0; 1 drivers
v0x1a913c0_0 .net "or_ab", 0 0, L_0x1b64be0; 1 drivers
v0x1a91480_0 .alias "result", 0 0, v0x1a93d40_0;
S_0x1a90410 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a8d290;
 .timescale -9 -12;
L_0x1b64f60/d .functor NAND 1, L_0x1b630d0, L_0x1b63170, C4<1>, C4<1>;
L_0x1b64f60 .delay (20000,20000,20000) L_0x1b64f60/d;
L_0x1b650b0/d .functor NOT 1, L_0x1b64f60, C4<0>, C4<0>, C4<0>;
L_0x1b650b0 .delay (10000,10000,10000) L_0x1b650b0/d;
v0x1a90c80_0 .alias "a", 0 0, v0x1a5e220_0;
v0x1a90d20_0 .net "and_ab", 0 0, L_0x1b650b0; 1 drivers
v0x1a90da0_0 .alias "b", 0 0, v0x1a936b0_0;
v0x1a90e20_0 .net "nand_ab", 0 0, L_0x1b64f60; 1 drivers
v0x1a90f00_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a90f80_0 .alias "result", 0 0, v0x1a93ab0_0;
S_0x1a90500 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a90410;
 .timescale -9 -12;
L_0x1b651e0/d .functor NAND 1, L_0x1b650b0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b651e0 .delay (20000,20000,20000) L_0x1b651e0/d;
L_0x1b652c0/d .functor NOT 1, L_0x1b651e0, C4<0>, C4<0>, C4<0>;
L_0x1b652c0 .delay (10000,10000,10000) L_0x1b652c0/d;
L_0x1b653d0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b653d0 .delay (10000,10000,10000) L_0x1b653d0/d;
L_0x1b65490/d .functor NAND 1, L_0x1b64f60, L_0x1b653d0, C4<1>, C4<1>;
L_0x1b65490 .delay (20000,20000,20000) L_0x1b65490/d;
L_0x1b655e0/d .functor NOT 1, L_0x1b65490, C4<0>, C4<0>, C4<0>;
L_0x1b655e0 .delay (10000,10000,10000) L_0x1b655e0/d;
L_0x1b656d0/d .functor NOR 1, L_0x1b655e0, L_0x1b652c0, C4<0>, C4<0>;
L_0x1b656d0 .delay (20000,20000,20000) L_0x1b656d0/d;
L_0x1b65870/d .functor NOT 1, L_0x1b656d0, C4<0>, C4<0>, C4<0>;
L_0x1b65870 .delay (10000,10000,10000) L_0x1b65870/d;
v0x1a905f0_0 .net "and_in0ncom", 0 0, L_0x1b655e0; 1 drivers
v0x1a90670_0 .net "and_in1com", 0 0, L_0x1b652c0; 1 drivers
v0x1a906f0_0 .alias "in0", 0 0, v0x1a90e20_0;
v0x1a90790_0 .alias "in1", 0 0, v0x1a90d20_0;
v0x1a90810_0 .net "nand_in0ncom", 0 0, L_0x1b65490; 1 drivers
v0x1a908b0_0 .net "nand_in1com", 0 0, L_0x1b651e0; 1 drivers
v0x1a90990_0 .net "ncom", 0 0, L_0x1b653d0; 1 drivers
v0x1a90a30_0 .net "nor_wire", 0 0, L_0x1b656d0; 1 drivers
v0x1a90ad0_0 .alias "result", 0 0, v0x1a93ab0_0;
v0x1a90ba0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a8f970 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a8d290;
 .timescale -9 -12;
L_0x1b659a0/d .functor NOR 1, L_0x1b630d0, L_0x1b63170, C4<0>, C4<0>;
L_0x1b659a0 .delay (20000,20000,20000) L_0x1b659a0/d;
L_0x1b65af0/d .functor NOT 1, L_0x1b659a0, C4<0>, C4<0>, C4<0>;
L_0x1b65af0 .delay (10000,10000,10000) L_0x1b65af0/d;
v0x1a900f0_0 .alias "a", 0 0, v0x1a5e220_0;
v0x1a90170_0 .alias "b", 0 0, v0x1a936b0_0;
v0x1a90210_0 .net "nor_ab", 0 0, L_0x1b659a0; 1 drivers
v0x1a90290_0 .net "or_ab", 0 0, L_0x1b65af0; 1 drivers
v0x1a90310_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a90390_0 .alias "result", 0 0, v0x1a93c30_0;
S_0x1a8fa60 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a8f970;
 .timescale -9 -12;
L_0x1b65c20/d .functor NAND 1, L_0x1b65af0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b65c20 .delay (20000,20000,20000) L_0x1b65c20/d;
L_0x1b65d00/d .functor NOT 1, L_0x1b65c20, C4<0>, C4<0>, C4<0>;
L_0x1b65d00 .delay (10000,10000,10000) L_0x1b65d00/d;
L_0x1b65e10/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b65e10 .delay (10000,10000,10000) L_0x1b65e10/d;
L_0x1b65ed0/d .functor NAND 1, L_0x1b659a0, L_0x1b65e10, C4<1>, C4<1>;
L_0x1b65ed0 .delay (20000,20000,20000) L_0x1b65ed0/d;
L_0x1b66020/d .functor NOT 1, L_0x1b65ed0, C4<0>, C4<0>, C4<0>;
L_0x1b66020 .delay (10000,10000,10000) L_0x1b66020/d;
L_0x1b66110/d .functor NOR 1, L_0x1b66020, L_0x1b65d00, C4<0>, C4<0>;
L_0x1b66110 .delay (20000,20000,20000) L_0x1b66110/d;
L_0x1b662b0/d .functor NOT 1, L_0x1b66110, C4<0>, C4<0>, C4<0>;
L_0x1b662b0 .delay (10000,10000,10000) L_0x1b662b0/d;
v0x1a8fb50_0 .net "and_in0ncom", 0 0, L_0x1b66020; 1 drivers
v0x1a8fbd0_0 .net "and_in1com", 0 0, L_0x1b65d00; 1 drivers
v0x1a8fc50_0 .alias "in0", 0 0, v0x1a90210_0;
v0x1a8fcd0_0 .alias "in1", 0 0, v0x1a90290_0;
v0x1a8fd50_0 .net "nand_in0ncom", 0 0, L_0x1b65ed0; 1 drivers
v0x1a8fdd0_0 .net "nand_in1com", 0 0, L_0x1b65c20; 1 drivers
v0x1a8fe50_0 .net "ncom", 0 0, L_0x1b65e10; 1 drivers
v0x1a8fed0_0 .net "nor_wire", 0 0, L_0x1b66110; 1 drivers
v0x1a8ffa0_0 .alias "result", 0 0, v0x1a93c30_0;
v0x1a90070_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a8d380 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a8d290;
 .timescale -9 -12;
v0x1a8f1c0_0 .alias "in0", 0 0, v0x1a939a0_0;
v0x1a8f270_0 .alias "in1", 0 0, v0x1a93d40_0;
v0x1a8f320_0 .alias "in2", 0 0, v0x1a93ab0_0;
v0x1a8f3d0_0 .alias "in3", 0 0, v0x1a93c30_0;
v0x1a8f4b0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a8f560_0 .alias "result", 0 0, v0x1a93840_0;
v0x1a8f5e0_0 .net "sel0", 0 0, L_0x1b683d0; 1 drivers
v0x1a8f660_0 .net "sel1", 0 0, L_0x1b68490; 1 drivers
v0x1a8f6e0_0 .net "sel2", 0 0, L_0x1b685c0; 1 drivers
v0x1a8f790_0 .net "w0", 0 0, L_0x1b66a70; 1 drivers
v0x1a8f870_0 .net "w1", 0 0, L_0x1b671f0; 1 drivers
v0x1a8f8f0_0 .net "w2", 0 0, L_0x1b67a40; 1 drivers
S_0x1a8ea40 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a8d380;
 .timescale -9 -12;
L_0x1b663e0/d .functor NAND 1, L_0x1b64e10, L_0x1b683d0, C4<1>, C4<1>;
L_0x1b663e0 .delay (20000,20000,20000) L_0x1b663e0/d;
L_0x1b664c0/d .functor NOT 1, L_0x1b663e0, C4<0>, C4<0>, C4<0>;
L_0x1b664c0 .delay (10000,10000,10000) L_0x1b664c0/d;
L_0x1b665d0/d .functor NOT 1, L_0x1b683d0, C4<0>, C4<0>, C4<0>;
L_0x1b665d0 .delay (10000,10000,10000) L_0x1b665d0/d;
L_0x1b66720/d .functor NAND 1, L_0x1b64110, L_0x1b665d0, C4<1>, C4<1>;
L_0x1b66720 .delay (20000,20000,20000) L_0x1b66720/d;
L_0x1b667e0/d .functor NOT 1, L_0x1b66720, C4<0>, C4<0>, C4<0>;
L_0x1b667e0 .delay (10000,10000,10000) L_0x1b667e0/d;
L_0x1b668d0/d .functor NOR 1, L_0x1b667e0, L_0x1b664c0, C4<0>, C4<0>;
L_0x1b668d0 .delay (20000,20000,20000) L_0x1b668d0/d;
L_0x1b66a70/d .functor NOT 1, L_0x1b668d0, C4<0>, C4<0>, C4<0>;
L_0x1b66a70 .delay (10000,10000,10000) L_0x1b66a70/d;
v0x1a8eb30_0 .net "and_in0ncom", 0 0, L_0x1b667e0; 1 drivers
v0x1a8ebf0_0 .net "and_in1com", 0 0, L_0x1b664c0; 1 drivers
v0x1a8ec90_0 .alias "in0", 0 0, v0x1a939a0_0;
v0x1a8ed30_0 .alias "in1", 0 0, v0x1a93d40_0;
v0x1a8edb0_0 .net "nand_in0ncom", 0 0, L_0x1b66720; 1 drivers
v0x1a8ee50_0 .net "nand_in1com", 0 0, L_0x1b663e0; 1 drivers
v0x1a8eef0_0 .net "ncom", 0 0, L_0x1b665d0; 1 drivers
v0x1a8ef90_0 .net "nor_wire", 0 0, L_0x1b668d0; 1 drivers
v0x1a8f030_0 .alias "result", 0 0, v0x1a8f790_0;
v0x1a8f0b0_0 .alias "sel0", 0 0, v0x1a8f5e0_0;
S_0x1a8e2f0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a8d380;
 .timescale -9 -12;
L_0x1b66ba0/d .functor NAND 1, L_0x1b662b0, L_0x1b683d0, C4<1>, C4<1>;
L_0x1b66ba0 .delay (20000,20000,20000) L_0x1b66ba0/d;
L_0x1b66c80/d .functor NOT 1, L_0x1b66ba0, C4<0>, C4<0>, C4<0>;
L_0x1b66c80 .delay (10000,10000,10000) L_0x1b66c80/d;
L_0x1b66d90/d .functor NOT 1, L_0x1b683d0, C4<0>, C4<0>, C4<0>;
L_0x1b66d90 .delay (10000,10000,10000) L_0x1b66d90/d;
L_0x1b66e50/d .functor NAND 1, L_0x1b65870, L_0x1b66d90, C4<1>, C4<1>;
L_0x1b66e50 .delay (20000,20000,20000) L_0x1b66e50/d;
L_0x1b66f60/d .functor NOT 1, L_0x1b66e50, C4<0>, C4<0>, C4<0>;
L_0x1b66f60 .delay (10000,10000,10000) L_0x1b66f60/d;
L_0x1b67050/d .functor NOR 1, L_0x1b66f60, L_0x1b66c80, C4<0>, C4<0>;
L_0x1b67050 .delay (20000,20000,20000) L_0x1b67050/d;
L_0x1b671f0/d .functor NOT 1, L_0x1b67050, C4<0>, C4<0>, C4<0>;
L_0x1b671f0 .delay (10000,10000,10000) L_0x1b671f0/d;
v0x1a8e3e0_0 .net "and_in0ncom", 0 0, L_0x1b66f60; 1 drivers
v0x1a8e4a0_0 .net "and_in1com", 0 0, L_0x1b66c80; 1 drivers
v0x1a8e540_0 .alias "in0", 0 0, v0x1a93ab0_0;
v0x1a8e5e0_0 .alias "in1", 0 0, v0x1a93c30_0;
v0x1a8e660_0 .net "nand_in0ncom", 0 0, L_0x1b66e50; 1 drivers
v0x1a8e700_0 .net "nand_in1com", 0 0, L_0x1b66ba0; 1 drivers
v0x1a8e7a0_0 .net "ncom", 0 0, L_0x1b66d90; 1 drivers
v0x1a8e840_0 .net "nor_wire", 0 0, L_0x1b67050; 1 drivers
v0x1a8e8e0_0 .alias "result", 0 0, v0x1a8f870_0;
v0x1a8e960_0 .alias "sel0", 0 0, v0x1a8f5e0_0;
S_0x1a8dba0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a8d380;
 .timescale -9 -12;
L_0x1b67320/d .functor NAND 1, L_0x1b671f0, L_0x1b68490, C4<1>, C4<1>;
L_0x1b67320 .delay (20000,20000,20000) L_0x1b67320/d;
L_0x1b67490/d .functor NOT 1, L_0x1b67320, C4<0>, C4<0>, C4<0>;
L_0x1b67490 .delay (10000,10000,10000) L_0x1b67490/d;
L_0x1b675a0/d .functor NOT 1, L_0x1b68490, C4<0>, C4<0>, C4<0>;
L_0x1b675a0 .delay (10000,10000,10000) L_0x1b675a0/d;
L_0x1b67660/d .functor NAND 1, L_0x1b66a70, L_0x1b675a0, C4<1>, C4<1>;
L_0x1b67660 .delay (20000,20000,20000) L_0x1b67660/d;
L_0x1b677b0/d .functor NOT 1, L_0x1b67660, C4<0>, C4<0>, C4<0>;
L_0x1b677b0 .delay (10000,10000,10000) L_0x1b677b0/d;
L_0x1b678a0/d .functor NOR 1, L_0x1b677b0, L_0x1b67490, C4<0>, C4<0>;
L_0x1b678a0 .delay (20000,20000,20000) L_0x1b678a0/d;
L_0x1b67a40/d .functor NOT 1, L_0x1b678a0, C4<0>, C4<0>, C4<0>;
L_0x1b67a40 .delay (10000,10000,10000) L_0x1b67a40/d;
v0x1a8dc90_0 .net "and_in0ncom", 0 0, L_0x1b677b0; 1 drivers
v0x1a8dd50_0 .net "and_in1com", 0 0, L_0x1b67490; 1 drivers
v0x1a8ddf0_0 .alias "in0", 0 0, v0x1a8f790_0;
v0x1a8de90_0 .alias "in1", 0 0, v0x1a8f870_0;
v0x1a8df10_0 .net "nand_in0ncom", 0 0, L_0x1b67660; 1 drivers
v0x1a8dfb0_0 .net "nand_in1com", 0 0, L_0x1b67320; 1 drivers
v0x1a8e050_0 .net "ncom", 0 0, L_0x1b675a0; 1 drivers
v0x1a8e0f0_0 .net "nor_wire", 0 0, L_0x1b678a0; 1 drivers
v0x1a8e190_0 .alias "result", 0 0, v0x1a8f8f0_0;
v0x1a8e210_0 .alias "sel0", 0 0, v0x1a8f660_0;
S_0x1a8d470 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a8d380;
 .timescale -9 -12;
L_0x1b67b70/d .functor NAND 1, C4<0>, L_0x1b685c0, C4<1>, C4<1>;
L_0x1b67b70 .delay (20000,20000,20000) L_0x1b67b70/d;
L_0x1b67cf0/d .functor NOT 1, L_0x1b67b70, C4<0>, C4<0>, C4<0>;
L_0x1b67cf0 .delay (10000,10000,10000) L_0x1b67cf0/d;
L_0x1b67e00/d .functor NOT 1, L_0x1b685c0, C4<0>, C4<0>, C4<0>;
L_0x1b67e00 .delay (10000,10000,10000) L_0x1b67e00/d;
L_0x1b67ec0/d .functor NAND 1, L_0x1b67a40, L_0x1b67e00, C4<1>, C4<1>;
L_0x1b67ec0 .delay (20000,20000,20000) L_0x1b67ec0/d;
L_0x1b68010/d .functor NOT 1, L_0x1b67ec0, C4<0>, C4<0>, C4<0>;
L_0x1b68010 .delay (10000,10000,10000) L_0x1b68010/d;
L_0x1b68100/d .functor NOR 1, L_0x1b68010, L_0x1b67cf0, C4<0>, C4<0>;
L_0x1b68100 .delay (20000,20000,20000) L_0x1b68100/d;
L_0x1b682a0/d .functor NOT 1, L_0x1b68100, C4<0>, C4<0>, C4<0>;
L_0x1b682a0 .delay (10000,10000,10000) L_0x1b682a0/d;
v0x1a8d560_0 .net "and_in0ncom", 0 0, L_0x1b68010; 1 drivers
v0x1a8d5e0_0 .net "and_in1com", 0 0, L_0x1b67cf0; 1 drivers
v0x1a8d680_0 .alias "in0", 0 0, v0x1a8f8f0_0;
v0x1a8d720_0 .alias "in1", 0 0, v0x1a8f4b0_0;
v0x1a8d7a0_0 .net "nand_in0ncom", 0 0, L_0x1b67ec0; 1 drivers
v0x1a8d840_0 .net "nand_in1com", 0 0, L_0x1b67b70; 1 drivers
v0x1a8d920_0 .net "ncom", 0 0, L_0x1b67e00; 1 drivers
v0x1a8d9c0_0 .net "nor_wire", 0 0, L_0x1b68100; 1 drivers
v0x1a8da60_0 .alias "result", 0 0, v0x1a93840_0;
v0x1a8db00_0 .alias "sel0", 0 0, v0x1a8f6e0_0;
S_0x1a867f0 .scope generate, "ALU32[15]" "ALU32[15]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a851e8 .param/l "i" 2 105, +C4<01111>;
S_0x1a86920 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a867f0;
 .timescale -9 -12;
L_0x1b68870/d .functor NOT 1, L_0x1b68be0, C4<0>, C4<0>, C4<0>;
L_0x1b68870 .delay (10000,10000,10000) L_0x1b68870/d;
v0x1a8c660_0 .net "carryin", 0 0, L_0x1b68c80; 1 drivers
v0x1a8c700_0 .net "carryout", 0 0, L_0x1b6a3f0; 1 drivers
v0x1a8c780_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a8c800_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a8c880_0 .net "notB", 0 0, L_0x1b68870; 1 drivers
v0x1a8c900_0 .net "operandA", 0 0, L_0x1b68b40; 1 drivers
v0x1a8c980_0 .net "operandB", 0 0, L_0x1b68be0; 1 drivers
v0x1a8ca90_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a8cb10_0 .net "result", 0 0, L_0x1b6dee0; 1 drivers
v0x1a8cbe0_0 .net "trueB", 0 0, L_0x1b691f0; 1 drivers
v0x1a8ccc0_0 .net "wAddSub", 0 0, L_0x1b69d50; 1 drivers
v0x1a8cdd0_0 .net "wNandAnd", 0 0, L_0x1b6b4b0; 1 drivers
v0x1a8cf50_0 .net "wNorOr", 0 0, L_0x1b6bef0; 1 drivers
v0x1a8d060_0 .net "wXor", 0 0, L_0x1b6aa50; 1 drivers
L_0x1b6e010 .part v0x1af9c80_0, 0, 1;
L_0x1b6e0d0 .part v0x1af9c80_0, 1, 1;
L_0x1b6e200 .part v0x1af9c80_0, 2, 1;
S_0x1a8be90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a86920;
 .timescale -9 -12;
L_0x1b68970/d .functor NAND 1, L_0x1b68870, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b68970 .delay (20000,20000,20000) L_0x1b68970/d;
L_0x1b68d80/d .functor NOT 1, L_0x1b68970, C4<0>, C4<0>, C4<0>;
L_0x1b68d80 .delay (10000,10000,10000) L_0x1b68d80/d;
L_0x1b68de0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b68de0 .delay (10000,10000,10000) L_0x1b68de0/d;
L_0x1b68ea0/d .functor NAND 1, L_0x1b68be0, L_0x1b68de0, C4<1>, C4<1>;
L_0x1b68ea0 .delay (20000,20000,20000) L_0x1b68ea0/d;
L_0x1b68f60/d .functor NOT 1, L_0x1b68ea0, C4<0>, C4<0>, C4<0>;
L_0x1b68f60 .delay (10000,10000,10000) L_0x1b68f60/d;
L_0x1b69050/d .functor NOR 1, L_0x1b68f60, L_0x1b68d80, C4<0>, C4<0>;
L_0x1b69050 .delay (20000,20000,20000) L_0x1b69050/d;
L_0x1b691f0/d .functor NOT 1, L_0x1b69050, C4<0>, C4<0>, C4<0>;
L_0x1b691f0 .delay (10000,10000,10000) L_0x1b691f0/d;
v0x1a8bf80_0 .net "and_in0ncom", 0 0, L_0x1b68f60; 1 drivers
v0x1a8c040_0 .net "and_in1com", 0 0, L_0x1b68d80; 1 drivers
v0x1a8c0e0_0 .alias "in0", 0 0, v0x1a8c980_0;
v0x1a8c160_0 .alias "in1", 0 0, v0x1a8c880_0;
v0x1a8c1e0_0 .net "nand_in0ncom", 0 0, L_0x1b68ea0; 1 drivers
v0x1a8c280_0 .net "nand_in1com", 0 0, L_0x1b68970; 1 drivers
v0x1a8c320_0 .net "ncom", 0 0, L_0x1b68de0; 1 drivers
v0x1a8c3c0_0 .net "nor_wire", 0 0, L_0x1b69050; 1 drivers
v0x1a8c4b0_0 .alias "result", 0 0, v0x1a8cbe0_0;
v0x1a8c580_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a8abb0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a86920;
 .timescale -9 -12;
L_0x1b69e60/d .functor NAND 1, L_0x1b68b40, L_0x1b691f0, C4<1>, C4<1>;
L_0x1b69e60 .delay (20000,20000,20000) L_0x1b69e60/d;
L_0x1b69ff0/d .functor NOT 1, L_0x1b69e60, C4<0>, C4<0>, C4<0>;
L_0x1b69ff0 .delay (10000,10000,10000) L_0x1b69ff0/d;
L_0x1b6a0e0/d .functor NAND 1, L_0x1b68c80, L_0x1b69770, C4<1>, C4<1>;
L_0x1b6a0e0 .delay (20000,20000,20000) L_0x1b6a0e0/d;
L_0x1b6a1a0/d .functor NOT 1, L_0x1b6a0e0, C4<0>, C4<0>, C4<0>;
L_0x1b6a1a0 .delay (10000,10000,10000) L_0x1b6a1a0/d;
L_0x1b6a2b0/d .functor NOR 1, L_0x1b6a1a0, L_0x1b69ff0, C4<0>, C4<0>;
L_0x1b6a2b0 .delay (20000,20000,20000) L_0x1b6a2b0/d;
L_0x1b6a3f0/d .functor NOT 1, L_0x1b6a2b0, C4<0>, C4<0>, C4<0>;
L_0x1b6a3f0 .delay (10000,10000,10000) L_0x1b6a3f0/d;
v0x1a8b750_0 .alias "a", 0 0, v0x1a8c900_0;
v0x1a8b860_0 .net "and_ab", 0 0, L_0x1b69ff0; 1 drivers
v0x1a8b900_0 .net "and_xor_ab_c", 0 0, L_0x1b6a1a0; 1 drivers
v0x1a8b9a0_0 .alias "b", 0 0, v0x1a8cbe0_0;
v0x1a8ba20_0 .alias "carryin", 0 0, v0x1a8c660_0;
v0x1a8bad0_0 .alias "carryout", 0 0, v0x1a8c700_0;
v0x1a8bb90_0 .net "nand_ab", 0 0, L_0x1b69e60; 1 drivers
v0x1a8bc10_0 .net "nand_xor_ab_c", 0 0, L_0x1b6a0e0; 1 drivers
v0x1a8bc90_0 .net "nco", 0 0, L_0x1b6a2b0; 1 drivers
v0x1a8bd30_0 .alias "sum", 0 0, v0x1a8ccc0_0;
v0x1a8be10_0 .net "xor_ab", 0 0, L_0x1b69770; 1 drivers
S_0x1a8b200 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a8abb0;
 .timescale -9 -12;
L_0x1b69360/d .functor NAND 1, L_0x1b68b40, L_0x1b691f0, C4<1>, C4<1>;
L_0x1b69360 .delay (20000,20000,20000) L_0x1b69360/d;
L_0x1b69440/d .functor NOR 1, L_0x1b68b40, L_0x1b691f0, C4<0>, C4<0>;
L_0x1b69440 .delay (20000,20000,20000) L_0x1b69440/d;
L_0x1b69500/d .functor NOT 1, L_0x1b69440, C4<0>, C4<0>, C4<0>;
L_0x1b69500 .delay (10000,10000,10000) L_0x1b69500/d;
L_0x1b69610/d .functor NAND 1, L_0x1b69500, L_0x1b69360, C4<1>, C4<1>;
L_0x1b69610 .delay (20000,20000,20000) L_0x1b69610/d;
L_0x1b69770/d .functor NOT 1, L_0x1b69610, C4<0>, C4<0>, C4<0>;
L_0x1b69770 .delay (10000,10000,10000) L_0x1b69770/d;
v0x1a8b2f0_0 .alias "a", 0 0, v0x1a8c900_0;
v0x1a8b370_0 .alias "b", 0 0, v0x1a8cbe0_0;
v0x1a8b410_0 .net "nand_ab", 0 0, L_0x1b69360; 1 drivers
v0x1a8b4b0_0 .net "nor_ab", 0 0, L_0x1b69440; 1 drivers
v0x1a8b550_0 .net "nxor_ab", 0 0, L_0x1b69610; 1 drivers
v0x1a8b5f0_0 .net "or_ab", 0 0, L_0x1b69500; 1 drivers
v0x1a8b6d0_0 .alias "result", 0 0, v0x1a8be10_0;
S_0x1a8aca0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a8abb0;
 .timescale -9 -12;
L_0x1b69880/d .functor NAND 1, L_0x1b69770, L_0x1b68c80, C4<1>, C4<1>;
L_0x1b69880 .delay (20000,20000,20000) L_0x1b69880/d;
L_0x1b699f0/d .functor NOR 1, L_0x1b69770, L_0x1b68c80, C4<0>, C4<0>;
L_0x1b699f0 .delay (20000,20000,20000) L_0x1b699f0/d;
L_0x1b69b40/d .functor NOT 1, L_0x1b699f0, C4<0>, C4<0>, C4<0>;
L_0x1b69b40 .delay (10000,10000,10000) L_0x1b69b40/d;
L_0x1b69c20/d .functor NAND 1, L_0x1b69b40, L_0x1b69880, C4<1>, C4<1>;
L_0x1b69c20 .delay (20000,20000,20000) L_0x1b69c20/d;
L_0x1b69d50/d .functor NOT 1, L_0x1b69c20, C4<0>, C4<0>, C4<0>;
L_0x1b69d50 .delay (10000,10000,10000) L_0x1b69d50/d;
v0x1a8ad90_0 .alias "a", 0 0, v0x1a8be10_0;
v0x1a8ae30_0 .alias "b", 0 0, v0x1a8c660_0;
v0x1a8aed0_0 .net "nand_ab", 0 0, L_0x1b69880; 1 drivers
v0x1a8af70_0 .net "nor_ab", 0 0, L_0x1b699f0; 1 drivers
v0x1a8aff0_0 .net "nxor_ab", 0 0, L_0x1b69c20; 1 drivers
v0x1a8b070_0 .net "or_ab", 0 0, L_0x1b69b40; 1 drivers
v0x1a8b130_0 .alias "result", 0 0, v0x1a8ccc0_0;
S_0x1a8a660 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a86920;
 .timescale -9 -12;
L_0x1b6a5b0/d .functor NAND 1, L_0x1b68b40, L_0x1b68be0, C4<1>, C4<1>;
L_0x1b6a5b0 .delay (20000,20000,20000) L_0x1b6a5b0/d;
L_0x1b6a690/d .functor NOR 1, L_0x1b68b40, L_0x1b68be0, C4<0>, C4<0>;
L_0x1b6a690 .delay (20000,20000,20000) L_0x1b6a690/d;
L_0x1b6a820/d .functor NOT 1, L_0x1b6a690, C4<0>, C4<0>, C4<0>;
L_0x1b6a820 .delay (10000,10000,10000) L_0x1b6a820/d;
L_0x1b6a910/d .functor NAND 1, L_0x1b6a820, L_0x1b6a5b0, C4<1>, C4<1>;
L_0x1b6a910 .delay (20000,20000,20000) L_0x1b6a910/d;
L_0x1b6aa50/d .functor NOT 1, L_0x1b6a910, C4<0>, C4<0>, C4<0>;
L_0x1b6aa50 .delay (10000,10000,10000) L_0x1b6aa50/d;
v0x1a8a750_0 .alias "a", 0 0, v0x1a8c900_0;
v0x1a8a7d0_0 .alias "b", 0 0, v0x1a8c980_0;
v0x1a8a8a0_0 .net "nand_ab", 0 0, L_0x1b6a5b0; 1 drivers
v0x1a8a920_0 .net "nor_ab", 0 0, L_0x1b6a690; 1 drivers
v0x1a8a9a0_0 .net "nxor_ab", 0 0, L_0x1b6a910; 1 drivers
v0x1a8aa20_0 .net "or_ab", 0 0, L_0x1b6a820; 1 drivers
v0x1a8aae0_0 .alias "result", 0 0, v0x1a8d060_0;
S_0x1a89a70 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a86920;
 .timescale -9 -12;
L_0x1b6aba0/d .functor NAND 1, L_0x1b68b40, L_0x1b68be0, C4<1>, C4<1>;
L_0x1b6aba0 .delay (20000,20000,20000) L_0x1b6aba0/d;
L_0x1b6acf0/d .functor NOT 1, L_0x1b6aba0, C4<0>, C4<0>, C4<0>;
L_0x1b6acf0 .delay (10000,10000,10000) L_0x1b6acf0/d;
v0x1a8a2e0_0 .alias "a", 0 0, v0x1a8c900_0;
v0x1a8a380_0 .net "and_ab", 0 0, L_0x1b6acf0; 1 drivers
v0x1a8a400_0 .alias "b", 0 0, v0x1a8c980_0;
v0x1a8a480_0 .net "nand_ab", 0 0, L_0x1b6aba0; 1 drivers
v0x1a8a560_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a8a5e0_0 .alias "result", 0 0, v0x1a8cdd0_0;
S_0x1a89b60 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a89a70;
 .timescale -9 -12;
L_0x1b6ae20/d .functor NAND 1, L_0x1b6acf0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b6ae20 .delay (20000,20000,20000) L_0x1b6ae20/d;
L_0x1b6af00/d .functor NOT 1, L_0x1b6ae20, C4<0>, C4<0>, C4<0>;
L_0x1b6af00 .delay (10000,10000,10000) L_0x1b6af00/d;
L_0x1b6b010/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b6b010 .delay (10000,10000,10000) L_0x1b6b010/d;
L_0x1b6b0d0/d .functor NAND 1, L_0x1b6aba0, L_0x1b6b010, C4<1>, C4<1>;
L_0x1b6b0d0 .delay (20000,20000,20000) L_0x1b6b0d0/d;
L_0x1b6b220/d .functor NOT 1, L_0x1b6b0d0, C4<0>, C4<0>, C4<0>;
L_0x1b6b220 .delay (10000,10000,10000) L_0x1b6b220/d;
L_0x1b6b310/d .functor NOR 1, L_0x1b6b220, L_0x1b6af00, C4<0>, C4<0>;
L_0x1b6b310 .delay (20000,20000,20000) L_0x1b6b310/d;
L_0x1b6b4b0/d .functor NOT 1, L_0x1b6b310, C4<0>, C4<0>, C4<0>;
L_0x1b6b4b0 .delay (10000,10000,10000) L_0x1b6b4b0/d;
v0x1a89c50_0 .net "and_in0ncom", 0 0, L_0x1b6b220; 1 drivers
v0x1a89cd0_0 .net "and_in1com", 0 0, L_0x1b6af00; 1 drivers
v0x1a89d50_0 .alias "in0", 0 0, v0x1a8a480_0;
v0x1a89df0_0 .alias "in1", 0 0, v0x1a8a380_0;
v0x1a89e70_0 .net "nand_in0ncom", 0 0, L_0x1b6b0d0; 1 drivers
v0x1a89f10_0 .net "nand_in1com", 0 0, L_0x1b6ae20; 1 drivers
v0x1a89ff0_0 .net "ncom", 0 0, L_0x1b6b010; 1 drivers
v0x1a8a090_0 .net "nor_wire", 0 0, L_0x1b6b310; 1 drivers
v0x1a8a130_0 .alias "result", 0 0, v0x1a8cdd0_0;
v0x1a8a200_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a88fd0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a86920;
 .timescale -9 -12;
L_0x1b6b5e0/d .functor NOR 1, L_0x1b68b40, L_0x1b68be0, C4<0>, C4<0>;
L_0x1b6b5e0 .delay (20000,20000,20000) L_0x1b6b5e0/d;
L_0x1b6b730/d .functor NOT 1, L_0x1b6b5e0, C4<0>, C4<0>, C4<0>;
L_0x1b6b730 .delay (10000,10000,10000) L_0x1b6b730/d;
v0x1a89750_0 .alias "a", 0 0, v0x1a8c900_0;
v0x1a897d0_0 .alias "b", 0 0, v0x1a8c980_0;
v0x1a89870_0 .net "nor_ab", 0 0, L_0x1b6b5e0; 1 drivers
v0x1a898f0_0 .net "or_ab", 0 0, L_0x1b6b730; 1 drivers
v0x1a89970_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a899f0_0 .alias "result", 0 0, v0x1a8cf50_0;
S_0x1a890c0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a88fd0;
 .timescale -9 -12;
L_0x1b6b860/d .functor NAND 1, L_0x1b6b730, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b6b860 .delay (20000,20000,20000) L_0x1b6b860/d;
L_0x1b6b940/d .functor NOT 1, L_0x1b6b860, C4<0>, C4<0>, C4<0>;
L_0x1b6b940 .delay (10000,10000,10000) L_0x1b6b940/d;
L_0x1b6ba50/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b6ba50 .delay (10000,10000,10000) L_0x1b6ba50/d;
L_0x1b6bb10/d .functor NAND 1, L_0x1b6b5e0, L_0x1b6ba50, C4<1>, C4<1>;
L_0x1b6bb10 .delay (20000,20000,20000) L_0x1b6bb10/d;
L_0x1b6bc60/d .functor NOT 1, L_0x1b6bb10, C4<0>, C4<0>, C4<0>;
L_0x1b6bc60 .delay (10000,10000,10000) L_0x1b6bc60/d;
L_0x1b6bd50/d .functor NOR 1, L_0x1b6bc60, L_0x1b6b940, C4<0>, C4<0>;
L_0x1b6bd50 .delay (20000,20000,20000) L_0x1b6bd50/d;
L_0x1b6bef0/d .functor NOT 1, L_0x1b6bd50, C4<0>, C4<0>, C4<0>;
L_0x1b6bef0 .delay (10000,10000,10000) L_0x1b6bef0/d;
v0x1a891b0_0 .net "and_in0ncom", 0 0, L_0x1b6bc60; 1 drivers
v0x1a89230_0 .net "and_in1com", 0 0, L_0x1b6b940; 1 drivers
v0x1a892b0_0 .alias "in0", 0 0, v0x1a89870_0;
v0x1a89330_0 .alias "in1", 0 0, v0x1a898f0_0;
v0x1a893b0_0 .net "nand_in0ncom", 0 0, L_0x1b6bb10; 1 drivers
v0x1a89430_0 .net "nand_in1com", 0 0, L_0x1b6b860; 1 drivers
v0x1a894b0_0 .net "ncom", 0 0, L_0x1b6ba50; 1 drivers
v0x1a89530_0 .net "nor_wire", 0 0, L_0x1b6bd50; 1 drivers
v0x1a89600_0 .alias "result", 0 0, v0x1a8cf50_0;
v0x1a896d0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a86a10 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a86920;
 .timescale -9 -12;
v0x1a88820_0 .alias "in0", 0 0, v0x1a8ccc0_0;
v0x1a888d0_0 .alias "in1", 0 0, v0x1a8d060_0;
v0x1a88980_0 .alias "in2", 0 0, v0x1a8cdd0_0;
v0x1a88a30_0 .alias "in3", 0 0, v0x1a8cf50_0;
v0x1a88b10_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a88bc0_0 .alias "result", 0 0, v0x1a8cb10_0;
v0x1a88c40_0 .net "sel0", 0 0, L_0x1b6e010; 1 drivers
v0x1a88cc0_0 .net "sel1", 0 0, L_0x1b6e0d0; 1 drivers
v0x1a88d40_0 .net "sel2", 0 0, L_0x1b6e200; 1 drivers
v0x1a88df0_0 .net "w0", 0 0, L_0x1b6c6b0; 1 drivers
v0x1a88ed0_0 .net "w1", 0 0, L_0x1b6ce30; 1 drivers
v0x1a88f50_0 .net "w2", 0 0, L_0x1b6d680; 1 drivers
S_0x1a880d0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a86a10;
 .timescale -9 -12;
L_0x1b6c020/d .functor NAND 1, L_0x1b6aa50, L_0x1b6e010, C4<1>, C4<1>;
L_0x1b6c020 .delay (20000,20000,20000) L_0x1b6c020/d;
L_0x1b6c100/d .functor NOT 1, L_0x1b6c020, C4<0>, C4<0>, C4<0>;
L_0x1b6c100 .delay (10000,10000,10000) L_0x1b6c100/d;
L_0x1b6c210/d .functor NOT 1, L_0x1b6e010, C4<0>, C4<0>, C4<0>;
L_0x1b6c210 .delay (10000,10000,10000) L_0x1b6c210/d;
L_0x1b6c360/d .functor NAND 1, L_0x1b69d50, L_0x1b6c210, C4<1>, C4<1>;
L_0x1b6c360 .delay (20000,20000,20000) L_0x1b6c360/d;
L_0x1b6c420/d .functor NOT 1, L_0x1b6c360, C4<0>, C4<0>, C4<0>;
L_0x1b6c420 .delay (10000,10000,10000) L_0x1b6c420/d;
L_0x1b6c510/d .functor NOR 1, L_0x1b6c420, L_0x1b6c100, C4<0>, C4<0>;
L_0x1b6c510 .delay (20000,20000,20000) L_0x1b6c510/d;
L_0x1b6c6b0/d .functor NOT 1, L_0x1b6c510, C4<0>, C4<0>, C4<0>;
L_0x1b6c6b0 .delay (10000,10000,10000) L_0x1b6c6b0/d;
v0x1a881c0_0 .net "and_in0ncom", 0 0, L_0x1b6c420; 1 drivers
v0x1a88280_0 .net "and_in1com", 0 0, L_0x1b6c100; 1 drivers
v0x1a88320_0 .alias "in0", 0 0, v0x1a8ccc0_0;
v0x1a883c0_0 .alias "in1", 0 0, v0x1a8d060_0;
v0x1a88440_0 .net "nand_in0ncom", 0 0, L_0x1b6c360; 1 drivers
v0x1a884e0_0 .net "nand_in1com", 0 0, L_0x1b6c020; 1 drivers
v0x1a88580_0 .net "ncom", 0 0, L_0x1b6c210; 1 drivers
v0x1a88620_0 .net "nor_wire", 0 0, L_0x1b6c510; 1 drivers
v0x1a886c0_0 .alias "result", 0 0, v0x1a88df0_0;
v0x1a88740_0 .alias "sel0", 0 0, v0x1a88c40_0;
S_0x1a87980 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a86a10;
 .timescale -9 -12;
L_0x1b6c7e0/d .functor NAND 1, L_0x1b6bef0, L_0x1b6e010, C4<1>, C4<1>;
L_0x1b6c7e0 .delay (20000,20000,20000) L_0x1b6c7e0/d;
L_0x1b6c8c0/d .functor NOT 1, L_0x1b6c7e0, C4<0>, C4<0>, C4<0>;
L_0x1b6c8c0 .delay (10000,10000,10000) L_0x1b6c8c0/d;
L_0x1b6c9d0/d .functor NOT 1, L_0x1b6e010, C4<0>, C4<0>, C4<0>;
L_0x1b6c9d0 .delay (10000,10000,10000) L_0x1b6c9d0/d;
L_0x1b6ca90/d .functor NAND 1, L_0x1b6b4b0, L_0x1b6c9d0, C4<1>, C4<1>;
L_0x1b6ca90 .delay (20000,20000,20000) L_0x1b6ca90/d;
L_0x1b6cba0/d .functor NOT 1, L_0x1b6ca90, C4<0>, C4<0>, C4<0>;
L_0x1b6cba0 .delay (10000,10000,10000) L_0x1b6cba0/d;
L_0x1b6cc90/d .functor NOR 1, L_0x1b6cba0, L_0x1b6c8c0, C4<0>, C4<0>;
L_0x1b6cc90 .delay (20000,20000,20000) L_0x1b6cc90/d;
L_0x1b6ce30/d .functor NOT 1, L_0x1b6cc90, C4<0>, C4<0>, C4<0>;
L_0x1b6ce30 .delay (10000,10000,10000) L_0x1b6ce30/d;
v0x1a87a70_0 .net "and_in0ncom", 0 0, L_0x1b6cba0; 1 drivers
v0x1a87b30_0 .net "and_in1com", 0 0, L_0x1b6c8c0; 1 drivers
v0x1a87bd0_0 .alias "in0", 0 0, v0x1a8cdd0_0;
v0x1a87c70_0 .alias "in1", 0 0, v0x1a8cf50_0;
v0x1a87cf0_0 .net "nand_in0ncom", 0 0, L_0x1b6ca90; 1 drivers
v0x1a87d90_0 .net "nand_in1com", 0 0, L_0x1b6c7e0; 1 drivers
v0x1a87e30_0 .net "ncom", 0 0, L_0x1b6c9d0; 1 drivers
v0x1a87ed0_0 .net "nor_wire", 0 0, L_0x1b6cc90; 1 drivers
v0x1a87f70_0 .alias "result", 0 0, v0x1a88ed0_0;
v0x1a87ff0_0 .alias "sel0", 0 0, v0x1a88c40_0;
S_0x1a87230 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a86a10;
 .timescale -9 -12;
L_0x1b6cf60/d .functor NAND 1, L_0x1b6ce30, L_0x1b6e0d0, C4<1>, C4<1>;
L_0x1b6cf60 .delay (20000,20000,20000) L_0x1b6cf60/d;
L_0x1b6d0d0/d .functor NOT 1, L_0x1b6cf60, C4<0>, C4<0>, C4<0>;
L_0x1b6d0d0 .delay (10000,10000,10000) L_0x1b6d0d0/d;
L_0x1b6d1e0/d .functor NOT 1, L_0x1b6e0d0, C4<0>, C4<0>, C4<0>;
L_0x1b6d1e0 .delay (10000,10000,10000) L_0x1b6d1e0/d;
L_0x1b6d2a0/d .functor NAND 1, L_0x1b6c6b0, L_0x1b6d1e0, C4<1>, C4<1>;
L_0x1b6d2a0 .delay (20000,20000,20000) L_0x1b6d2a0/d;
L_0x1b6d3f0/d .functor NOT 1, L_0x1b6d2a0, C4<0>, C4<0>, C4<0>;
L_0x1b6d3f0 .delay (10000,10000,10000) L_0x1b6d3f0/d;
L_0x1b6d4e0/d .functor NOR 1, L_0x1b6d3f0, L_0x1b6d0d0, C4<0>, C4<0>;
L_0x1b6d4e0 .delay (20000,20000,20000) L_0x1b6d4e0/d;
L_0x1b6d680/d .functor NOT 1, L_0x1b6d4e0, C4<0>, C4<0>, C4<0>;
L_0x1b6d680 .delay (10000,10000,10000) L_0x1b6d680/d;
v0x1a87320_0 .net "and_in0ncom", 0 0, L_0x1b6d3f0; 1 drivers
v0x1a873e0_0 .net "and_in1com", 0 0, L_0x1b6d0d0; 1 drivers
v0x1a87480_0 .alias "in0", 0 0, v0x1a88df0_0;
v0x1a87520_0 .alias "in1", 0 0, v0x1a88ed0_0;
v0x1a875a0_0 .net "nand_in0ncom", 0 0, L_0x1b6d2a0; 1 drivers
v0x1a87640_0 .net "nand_in1com", 0 0, L_0x1b6cf60; 1 drivers
v0x1a876e0_0 .net "ncom", 0 0, L_0x1b6d1e0; 1 drivers
v0x1a87780_0 .net "nor_wire", 0 0, L_0x1b6d4e0; 1 drivers
v0x1a87820_0 .alias "result", 0 0, v0x1a88f50_0;
v0x1a878a0_0 .alias "sel0", 0 0, v0x1a88cc0_0;
S_0x1a86b00 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a86a10;
 .timescale -9 -12;
L_0x1b6d7b0/d .functor NAND 1, C4<0>, L_0x1b6e200, C4<1>, C4<1>;
L_0x1b6d7b0 .delay (20000,20000,20000) L_0x1b6d7b0/d;
L_0x1b6d930/d .functor NOT 1, L_0x1b6d7b0, C4<0>, C4<0>, C4<0>;
L_0x1b6d930 .delay (10000,10000,10000) L_0x1b6d930/d;
L_0x1b6da40/d .functor NOT 1, L_0x1b6e200, C4<0>, C4<0>, C4<0>;
L_0x1b6da40 .delay (10000,10000,10000) L_0x1b6da40/d;
L_0x1b6db00/d .functor NAND 1, L_0x1b6d680, L_0x1b6da40, C4<1>, C4<1>;
L_0x1b6db00 .delay (20000,20000,20000) L_0x1b6db00/d;
L_0x1b6dc50/d .functor NOT 1, L_0x1b6db00, C4<0>, C4<0>, C4<0>;
L_0x1b6dc50 .delay (10000,10000,10000) L_0x1b6dc50/d;
L_0x1b6dd40/d .functor NOR 1, L_0x1b6dc50, L_0x1b6d930, C4<0>, C4<0>;
L_0x1b6dd40 .delay (20000,20000,20000) L_0x1b6dd40/d;
L_0x1b6dee0/d .functor NOT 1, L_0x1b6dd40, C4<0>, C4<0>, C4<0>;
L_0x1b6dee0 .delay (10000,10000,10000) L_0x1b6dee0/d;
v0x1a86bf0_0 .net "and_in0ncom", 0 0, L_0x1b6dc50; 1 drivers
v0x1a86c70_0 .net "and_in1com", 0 0, L_0x1b6d930; 1 drivers
v0x1a86d10_0 .alias "in0", 0 0, v0x1a88f50_0;
v0x1a86db0_0 .alias "in1", 0 0, v0x1a88b10_0;
v0x1a86e30_0 .net "nand_in0ncom", 0 0, L_0x1b6db00; 1 drivers
v0x1a86ed0_0 .net "nand_in1com", 0 0, L_0x1b6d7b0; 1 drivers
v0x1a86fb0_0 .net "ncom", 0 0, L_0x1b6da40; 1 drivers
v0x1a87050_0 .net "nor_wire", 0 0, L_0x1b6dd40; 1 drivers
v0x1a870f0_0 .alias "result", 0 0, v0x1a8cb10_0;
v0x1a87190_0 .alias "sel0", 0 0, v0x1a88d40_0;
S_0x1a7fe70 .scope generate, "ALU32[16]" "ALU32[16]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a7e868 .param/l "i" 2 105, +C4<010000>;
S_0x1a7ffa0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a7fe70;
 .timescale -9 -12;
L_0x1b68d20/d .functor NOT 1, L_0x1b6e680, C4<0>, C4<0>, C4<0>;
L_0x1b68d20 .delay (10000,10000,10000) L_0x1b68d20/d;
v0x1a85cf0_0 .net "carryin", 0 0, L_0x1b462c0; 1 drivers
v0x1a85d90_0 .net "carryout", 0 0, L_0x1b6ffb0; 1 drivers
v0x1a85e10_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a85e90_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a85f10_0 .net "notB", 0 0, L_0x1b68d20; 1 drivers
v0x1a85f90_0 .net "operandA", 0 0, L_0x1b6e5e0; 1 drivers
v0x1a86010_0 .net "operandB", 0 0, L_0x1b6e680; 1 drivers
v0x1a86120_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a861a0_0 .net "result", 0 0, L_0x1b736c0; 1 drivers
v0x1a86270_0 .net "trueB", 0 0, L_0x1b6edf0; 1 drivers
v0x1a86350_0 .net "wAddSub", 0 0, L_0x1b6f910; 1 drivers
v0x1a86460_0 .net "wNandAnd", 0 0, L_0x1b71070; 1 drivers
v0x1a865e0_0 .net "wNorOr", 0 0, L_0x1b71ab0; 1 drivers
v0x1a866f0_0 .net "wXor", 0 0, L_0x1b70610; 1 drivers
L_0x1b737f0 .part v0x1af9c80_0, 0, 1;
L_0x1b738b0 .part v0x1af9c80_0, 1, 1;
L_0x1b739e0 .part v0x1af9c80_0, 2, 1;
S_0x1a85520 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a7ffa0;
 .timescale -9 -12;
L_0x1b6e840/d .functor NAND 1, L_0x1b68d20, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b6e840 .delay (20000,20000,20000) L_0x1b6e840/d;
L_0x1b6e920/d .functor NOT 1, L_0x1b6e840, C4<0>, C4<0>, C4<0>;
L_0x1b6e920 .delay (10000,10000,10000) L_0x1b6e920/d;
L_0x1b6e9e0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b6e9e0 .delay (10000,10000,10000) L_0x1b6e9e0/d;
L_0x1b6eaa0/d .functor NAND 1, L_0x1b6e680, L_0x1b6e9e0, C4<1>, C4<1>;
L_0x1b6eaa0 .delay (20000,20000,20000) L_0x1b6eaa0/d;
L_0x1b6eb60/d .functor NOT 1, L_0x1b6eaa0, C4<0>, C4<0>, C4<0>;
L_0x1b6eb60 .delay (10000,10000,10000) L_0x1b6eb60/d;
L_0x1b6ec50/d .functor NOR 1, L_0x1b6eb60, L_0x1b6e920, C4<0>, C4<0>;
L_0x1b6ec50 .delay (20000,20000,20000) L_0x1b6ec50/d;
L_0x1b6edf0/d .functor NOT 1, L_0x1b6ec50, C4<0>, C4<0>, C4<0>;
L_0x1b6edf0 .delay (10000,10000,10000) L_0x1b6edf0/d;
v0x1a85610_0 .net "and_in0ncom", 0 0, L_0x1b6eb60; 1 drivers
v0x1a856d0_0 .net "and_in1com", 0 0, L_0x1b6e920; 1 drivers
v0x1a85770_0 .alias "in0", 0 0, v0x1a86010_0;
v0x1a857f0_0 .alias "in1", 0 0, v0x1a85f10_0;
v0x1a85870_0 .net "nand_in0ncom", 0 0, L_0x1b6eaa0; 1 drivers
v0x1a85910_0 .net "nand_in1com", 0 0, L_0x1b6e840; 1 drivers
v0x1a859b0_0 .net "ncom", 0 0, L_0x1b6e9e0; 1 drivers
v0x1a85a50_0 .net "nor_wire", 0 0, L_0x1b6ec50; 1 drivers
v0x1a85b40_0 .alias "result", 0 0, v0x1a86270_0;
v0x1a85c10_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a84230 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a7ffa0;
 .timescale -9 -12;
L_0x1b6fa20/d .functor NAND 1, L_0x1b6e5e0, L_0x1b6edf0, C4<1>, C4<1>;
L_0x1b6fa20 .delay (20000,20000,20000) L_0x1b6fa20/d;
L_0x1b6fbb0/d .functor NOT 1, L_0x1b6fa20, C4<0>, C4<0>, C4<0>;
L_0x1b6fbb0 .delay (10000,10000,10000) L_0x1b6fbb0/d;
L_0x1b6fca0/d .functor NAND 1, L_0x1b462c0, L_0x1b6f370, C4<1>, C4<1>;
L_0x1b6fca0 .delay (20000,20000,20000) L_0x1b6fca0/d;
L_0x1b6fd60/d .functor NOT 1, L_0x1b6fca0, C4<0>, C4<0>, C4<0>;
L_0x1b6fd60 .delay (10000,10000,10000) L_0x1b6fd60/d;
L_0x1b6fe70/d .functor NOR 1, L_0x1b6fd60, L_0x1b6fbb0, C4<0>, C4<0>;
L_0x1b6fe70 .delay (20000,20000,20000) L_0x1b6fe70/d;
L_0x1b6ffb0/d .functor NOT 1, L_0x1b6fe70, C4<0>, C4<0>, C4<0>;
L_0x1b6ffb0 .delay (10000,10000,10000) L_0x1b6ffb0/d;
v0x1a84e10_0 .alias "a", 0 0, v0x1a85f90_0;
v0x1a84f20_0 .net "and_ab", 0 0, L_0x1b6fbb0; 1 drivers
v0x1a84fc0_0 .net "and_xor_ab_c", 0 0, L_0x1b6fd60; 1 drivers
v0x1a85060_0 .alias "b", 0 0, v0x1a86270_0;
v0x1a850e0_0 .alias "carryin", 0 0, v0x1a85cf0_0;
v0x1a85160_0 .alias "carryout", 0 0, v0x1a85d90_0;
v0x1a85220_0 .net "nand_ab", 0 0, L_0x1b6fa20; 1 drivers
v0x1a852a0_0 .net "nand_xor_ab_c", 0 0, L_0x1b6fca0; 1 drivers
v0x1a85320_0 .net "nco", 0 0, L_0x1b6fe70; 1 drivers
v0x1a853c0_0 .alias "sum", 0 0, v0x1a86350_0;
v0x1a854a0_0 .net "xor_ab", 0 0, L_0x1b6f370; 1 drivers
S_0x1a848c0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a84230;
 .timescale -9 -12;
L_0x1b6ef60/d .functor NAND 1, L_0x1b6e5e0, L_0x1b6edf0, C4<1>, C4<1>;
L_0x1b6ef60 .delay (20000,20000,20000) L_0x1b6ef60/d;
L_0x1b6f040/d .functor NOR 1, L_0x1b6e5e0, L_0x1b6edf0, C4<0>, C4<0>;
L_0x1b6f040 .delay (20000,20000,20000) L_0x1b6f040/d;
L_0x1b6f100/d .functor NOT 1, L_0x1b6f040, C4<0>, C4<0>, C4<0>;
L_0x1b6f100 .delay (10000,10000,10000) L_0x1b6f100/d;
L_0x1b6f210/d .functor NAND 1, L_0x1b6f100, L_0x1b6ef60, C4<1>, C4<1>;
L_0x1b6f210 .delay (20000,20000,20000) L_0x1b6f210/d;
L_0x1b6f370/d .functor NOT 1, L_0x1b6f210, C4<0>, C4<0>, C4<0>;
L_0x1b6f370 .delay (10000,10000,10000) L_0x1b6f370/d;
v0x1a849b0_0 .alias "a", 0 0, v0x1a85f90_0;
v0x1a84a50_0 .alias "b", 0 0, v0x1a86270_0;
v0x1a84af0_0 .net "nand_ab", 0 0, L_0x1b6ef60; 1 drivers
v0x1a84b90_0 .net "nor_ab", 0 0, L_0x1b6f040; 1 drivers
v0x1a84c10_0 .net "nxor_ab", 0 0, L_0x1b6f210; 1 drivers
v0x1a84cb0_0 .net "or_ab", 0 0, L_0x1b6f100; 1 drivers
v0x1a84d90_0 .alias "result", 0 0, v0x1a854a0_0;
S_0x1a84320 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a84230;
 .timescale -9 -12;
L_0x1b6f480/d .functor NAND 1, L_0x1b6f370, L_0x1b462c0, C4<1>, C4<1>;
L_0x1b6f480 .delay (20000,20000,20000) L_0x1b6f480/d;
L_0x1b6f5f0/d .functor NOR 1, L_0x1b6f370, L_0x1b462c0, C4<0>, C4<0>;
L_0x1b6f5f0 .delay (20000,20000,20000) L_0x1b6f5f0/d;
L_0x1b6f740/d .functor NOT 1, L_0x1b6f5f0, C4<0>, C4<0>, C4<0>;
L_0x1b6f740 .delay (10000,10000,10000) L_0x1b6f740/d;
L_0x1b6f800/d .functor NAND 1, L_0x1b6f740, L_0x1b6f480, C4<1>, C4<1>;
L_0x1b6f800 .delay (20000,20000,20000) L_0x1b6f800/d;
L_0x1b6f910/d .functor NOT 1, L_0x1b6f800, C4<0>, C4<0>, C4<0>;
L_0x1b6f910 .delay (10000,10000,10000) L_0x1b6f910/d;
v0x1a84410_0 .alias "a", 0 0, v0x1a854a0_0;
v0x1a844b0_0 .alias "b", 0 0, v0x1a85cf0_0;
v0x1a84550_0 .net "nand_ab", 0 0, L_0x1b6f480; 1 drivers
v0x1a845f0_0 .net "nor_ab", 0 0, L_0x1b6f5f0; 1 drivers
v0x1a84670_0 .net "nxor_ab", 0 0, L_0x1b6f800; 1 drivers
v0x1a84710_0 .net "or_ab", 0 0, L_0x1b6f740; 1 drivers
v0x1a847f0_0 .alias "result", 0 0, v0x1a86350_0;
S_0x1a83ce0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a7ffa0;
 .timescale -9 -12;
L_0x1b70170/d .functor NAND 1, L_0x1b6e5e0, L_0x1b6e680, C4<1>, C4<1>;
L_0x1b70170 .delay (20000,20000,20000) L_0x1b70170/d;
L_0x1b70250/d .functor NOR 1, L_0x1b6e5e0, L_0x1b6e680, C4<0>, C4<0>;
L_0x1b70250 .delay (20000,20000,20000) L_0x1b70250/d;
L_0x1b703e0/d .functor NOT 1, L_0x1b70250, C4<0>, C4<0>, C4<0>;
L_0x1b703e0 .delay (10000,10000,10000) L_0x1b703e0/d;
L_0x1b704d0/d .functor NAND 1, L_0x1b703e0, L_0x1b70170, C4<1>, C4<1>;
L_0x1b704d0 .delay (20000,20000,20000) L_0x1b704d0/d;
L_0x1b70610/d .functor NOT 1, L_0x1b704d0, C4<0>, C4<0>, C4<0>;
L_0x1b70610 .delay (10000,10000,10000) L_0x1b70610/d;
v0x1a83dd0_0 .alias "a", 0 0, v0x1a85f90_0;
v0x1a83e50_0 .alias "b", 0 0, v0x1a86010_0;
v0x1a83f20_0 .net "nand_ab", 0 0, L_0x1b70170; 1 drivers
v0x1a83fa0_0 .net "nor_ab", 0 0, L_0x1b70250; 1 drivers
v0x1a84020_0 .net "nxor_ab", 0 0, L_0x1b704d0; 1 drivers
v0x1a840a0_0 .net "or_ab", 0 0, L_0x1b703e0; 1 drivers
v0x1a84160_0 .alias "result", 0 0, v0x1a866f0_0;
S_0x1a830f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a7ffa0;
 .timescale -9 -12;
L_0x1b70760/d .functor NAND 1, L_0x1b6e5e0, L_0x1b6e680, C4<1>, C4<1>;
L_0x1b70760 .delay (20000,20000,20000) L_0x1b70760/d;
L_0x1b708b0/d .functor NOT 1, L_0x1b70760, C4<0>, C4<0>, C4<0>;
L_0x1b708b0 .delay (10000,10000,10000) L_0x1b708b0/d;
v0x1a83960_0 .alias "a", 0 0, v0x1a85f90_0;
v0x1a83a00_0 .net "and_ab", 0 0, L_0x1b708b0; 1 drivers
v0x1a83a80_0 .alias "b", 0 0, v0x1a86010_0;
v0x1a83b00_0 .net "nand_ab", 0 0, L_0x1b70760; 1 drivers
v0x1a83be0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a83c60_0 .alias "result", 0 0, v0x1a86460_0;
S_0x1a831e0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a830f0;
 .timescale -9 -12;
L_0x1b709e0/d .functor NAND 1, L_0x1b708b0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b709e0 .delay (20000,20000,20000) L_0x1b709e0/d;
L_0x1b70ac0/d .functor NOT 1, L_0x1b709e0, C4<0>, C4<0>, C4<0>;
L_0x1b70ac0 .delay (10000,10000,10000) L_0x1b70ac0/d;
L_0x1b70bd0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b70bd0 .delay (10000,10000,10000) L_0x1b70bd0/d;
L_0x1b70c90/d .functor NAND 1, L_0x1b70760, L_0x1b70bd0, C4<1>, C4<1>;
L_0x1b70c90 .delay (20000,20000,20000) L_0x1b70c90/d;
L_0x1b70de0/d .functor NOT 1, L_0x1b70c90, C4<0>, C4<0>, C4<0>;
L_0x1b70de0 .delay (10000,10000,10000) L_0x1b70de0/d;
L_0x1b70ed0/d .functor NOR 1, L_0x1b70de0, L_0x1b70ac0, C4<0>, C4<0>;
L_0x1b70ed0 .delay (20000,20000,20000) L_0x1b70ed0/d;
L_0x1b71070/d .functor NOT 1, L_0x1b70ed0, C4<0>, C4<0>, C4<0>;
L_0x1b71070 .delay (10000,10000,10000) L_0x1b71070/d;
v0x1a832d0_0 .net "and_in0ncom", 0 0, L_0x1b70de0; 1 drivers
v0x1a83350_0 .net "and_in1com", 0 0, L_0x1b70ac0; 1 drivers
v0x1a833d0_0 .alias "in0", 0 0, v0x1a83b00_0;
v0x1a83470_0 .alias "in1", 0 0, v0x1a83a00_0;
v0x1a834f0_0 .net "nand_in0ncom", 0 0, L_0x1b70c90; 1 drivers
v0x1a83590_0 .net "nand_in1com", 0 0, L_0x1b709e0; 1 drivers
v0x1a83670_0 .net "ncom", 0 0, L_0x1b70bd0; 1 drivers
v0x1a83710_0 .net "nor_wire", 0 0, L_0x1b70ed0; 1 drivers
v0x1a837b0_0 .alias "result", 0 0, v0x1a86460_0;
v0x1a83880_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a82650 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a7ffa0;
 .timescale -9 -12;
L_0x1b711a0/d .functor NOR 1, L_0x1b6e5e0, L_0x1b6e680, C4<0>, C4<0>;
L_0x1b711a0 .delay (20000,20000,20000) L_0x1b711a0/d;
L_0x1b712f0/d .functor NOT 1, L_0x1b711a0, C4<0>, C4<0>, C4<0>;
L_0x1b712f0 .delay (10000,10000,10000) L_0x1b712f0/d;
v0x1a82dd0_0 .alias "a", 0 0, v0x1a85f90_0;
v0x1a82e50_0 .alias "b", 0 0, v0x1a86010_0;
v0x1a82ef0_0 .net "nor_ab", 0 0, L_0x1b711a0; 1 drivers
v0x1a82f70_0 .net "or_ab", 0 0, L_0x1b712f0; 1 drivers
v0x1a82ff0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a83070_0 .alias "result", 0 0, v0x1a865e0_0;
S_0x1a82740 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a82650;
 .timescale -9 -12;
L_0x1b71420/d .functor NAND 1, L_0x1b712f0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b71420 .delay (20000,20000,20000) L_0x1b71420/d;
L_0x1b71500/d .functor NOT 1, L_0x1b71420, C4<0>, C4<0>, C4<0>;
L_0x1b71500 .delay (10000,10000,10000) L_0x1b71500/d;
L_0x1b71610/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b71610 .delay (10000,10000,10000) L_0x1b71610/d;
L_0x1b716d0/d .functor NAND 1, L_0x1b711a0, L_0x1b71610, C4<1>, C4<1>;
L_0x1b716d0 .delay (20000,20000,20000) L_0x1b716d0/d;
L_0x1b71820/d .functor NOT 1, L_0x1b716d0, C4<0>, C4<0>, C4<0>;
L_0x1b71820 .delay (10000,10000,10000) L_0x1b71820/d;
L_0x1b71910/d .functor NOR 1, L_0x1b71820, L_0x1b71500, C4<0>, C4<0>;
L_0x1b71910 .delay (20000,20000,20000) L_0x1b71910/d;
L_0x1b71ab0/d .functor NOT 1, L_0x1b71910, C4<0>, C4<0>, C4<0>;
L_0x1b71ab0 .delay (10000,10000,10000) L_0x1b71ab0/d;
v0x1a82830_0 .net "and_in0ncom", 0 0, L_0x1b71820; 1 drivers
v0x1a828b0_0 .net "and_in1com", 0 0, L_0x1b71500; 1 drivers
v0x1a82930_0 .alias "in0", 0 0, v0x1a82ef0_0;
v0x1a829b0_0 .alias "in1", 0 0, v0x1a82f70_0;
v0x1a82a30_0 .net "nand_in0ncom", 0 0, L_0x1b716d0; 1 drivers
v0x1a82ab0_0 .net "nand_in1com", 0 0, L_0x1b71420; 1 drivers
v0x1a82b30_0 .net "ncom", 0 0, L_0x1b71610; 1 drivers
v0x1a82bb0_0 .net "nor_wire", 0 0, L_0x1b71910; 1 drivers
v0x1a82c80_0 .alias "result", 0 0, v0x1a865e0_0;
v0x1a82d50_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a80090 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a7ffa0;
 .timescale -9 -12;
v0x1a81ea0_0 .alias "in0", 0 0, v0x1a86350_0;
v0x1a81f50_0 .alias "in1", 0 0, v0x1a866f0_0;
v0x1a82000_0 .alias "in2", 0 0, v0x1a86460_0;
v0x1a820b0_0 .alias "in3", 0 0, v0x1a865e0_0;
v0x1a82190_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a82240_0 .alias "result", 0 0, v0x1a861a0_0;
v0x1a822c0_0 .net "sel0", 0 0, L_0x1b737f0; 1 drivers
v0x1a82340_0 .net "sel1", 0 0, L_0x1b738b0; 1 drivers
v0x1a823c0_0 .net "sel2", 0 0, L_0x1b739e0; 1 drivers
v0x1a82470_0 .net "w0", 0 0, L_0x1b72150; 1 drivers
v0x1a82550_0 .net "w1", 0 0, L_0x1b727d0; 1 drivers
v0x1a825d0_0 .net "w2", 0 0, L_0x1b72f20; 1 drivers
S_0x1a81750 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a80090;
 .timescale -9 -12;
L_0x1b71be0/d .functor NAND 1, L_0x1b70610, L_0x1b737f0, C4<1>, C4<1>;
L_0x1b71be0 .delay (20000,20000,20000) L_0x1b71be0/d;
L_0x1b71cc0/d .functor NOT 1, L_0x1b71be0, C4<0>, C4<0>, C4<0>;
L_0x1b71cc0 .delay (10000,10000,10000) L_0x1b71cc0/d;
L_0x1b71dd0/d .functor NOT 1, L_0x1b737f0, C4<0>, C4<0>, C4<0>;
L_0x1b71dd0 .delay (10000,10000,10000) L_0x1b71dd0/d;
L_0x1b71f20/d .functor NAND 1, L_0x1b6f910, L_0x1b71dd0, C4<1>, C4<1>;
L_0x1b71f20 .delay (20000,20000,20000) L_0x1b71f20/d;
L_0x1a90ea0/d .functor NOT 1, L_0x1b71f20, C4<0>, C4<0>, C4<0>;
L_0x1a90ea0 .delay (10000,10000,10000) L_0x1a90ea0/d;
L_0x1a82130/d .functor NOR 1, L_0x1a90ea0, L_0x1b71cc0, C4<0>, C4<0>;
L_0x1a82130 .delay (20000,20000,20000) L_0x1a82130/d;
L_0x1b72150/d .functor NOT 1, L_0x1a82130, C4<0>, C4<0>, C4<0>;
L_0x1b72150 .delay (10000,10000,10000) L_0x1b72150/d;
v0x1a81840_0 .net "and_in0ncom", 0 0, L_0x1a90ea0; 1 drivers
v0x1a81900_0 .net "and_in1com", 0 0, L_0x1b71cc0; 1 drivers
v0x1a819a0_0 .alias "in0", 0 0, v0x1a86350_0;
v0x1a81a40_0 .alias "in1", 0 0, v0x1a866f0_0;
v0x1a81ac0_0 .net "nand_in0ncom", 0 0, L_0x1b71f20; 1 drivers
v0x1a81b60_0 .net "nand_in1com", 0 0, L_0x1b71be0; 1 drivers
v0x1a81c00_0 .net "ncom", 0 0, L_0x1b71dd0; 1 drivers
v0x1a81ca0_0 .net "nor_wire", 0 0, L_0x1a82130; 1 drivers
v0x1a81d40_0 .alias "result", 0 0, v0x1a82470_0;
v0x1a81dc0_0 .alias "sel0", 0 0, v0x1a822c0_0;
S_0x1a81000 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a80090;
 .timescale -9 -12;
L_0x1b72240/d .functor NAND 1, L_0x1b71ab0, L_0x1b737f0, C4<1>, C4<1>;
L_0x1b72240 .delay (20000,20000,20000) L_0x1b72240/d;
L_0x1b722e0/d .functor NOT 1, L_0x1b72240, C4<0>, C4<0>, C4<0>;
L_0x1b722e0 .delay (10000,10000,10000) L_0x1b722e0/d;
L_0x1b723d0/d .functor NOT 1, L_0x1b737f0, C4<0>, C4<0>, C4<0>;
L_0x1b723d0 .delay (10000,10000,10000) L_0x1b723d0/d;
L_0x1b72470/d .functor NAND 1, L_0x1b71070, L_0x1b723d0, C4<1>, C4<1>;
L_0x1b72470 .delay (20000,20000,20000) L_0x1b72470/d;
L_0x1b72560/d .functor NOT 1, L_0x1b72470, C4<0>, C4<0>, C4<0>;
L_0x1b72560 .delay (10000,10000,10000) L_0x1b72560/d;
L_0x1b72650/d .functor NOR 1, L_0x1b72560, L_0x1b722e0, C4<0>, C4<0>;
L_0x1b72650 .delay (20000,20000,20000) L_0x1b72650/d;
L_0x1b727d0/d .functor NOT 1, L_0x1b72650, C4<0>, C4<0>, C4<0>;
L_0x1b727d0 .delay (10000,10000,10000) L_0x1b727d0/d;
v0x1a810f0_0 .net "and_in0ncom", 0 0, L_0x1b72560; 1 drivers
v0x1a811b0_0 .net "and_in1com", 0 0, L_0x1b722e0; 1 drivers
v0x1a81250_0 .alias "in0", 0 0, v0x1a86460_0;
v0x1a812f0_0 .alias "in1", 0 0, v0x1a865e0_0;
v0x1a81370_0 .net "nand_in0ncom", 0 0, L_0x1b72470; 1 drivers
v0x1a81410_0 .net "nand_in1com", 0 0, L_0x1b72240; 1 drivers
v0x1a814b0_0 .net "ncom", 0 0, L_0x1b723d0; 1 drivers
v0x1a81550_0 .net "nor_wire", 0 0, L_0x1b72650; 1 drivers
v0x1a815f0_0 .alias "result", 0 0, v0x1a82550_0;
v0x1a81670_0 .alias "sel0", 0 0, v0x1a822c0_0;
S_0x1a808b0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a80090;
 .timescale -9 -12;
L_0x1b728c0/d .functor NAND 1, L_0x1b727d0, L_0x1b738b0, C4<1>, C4<1>;
L_0x1b728c0 .delay (20000,20000,20000) L_0x1b728c0/d;
L_0x1b729f0/d .functor NOT 1, L_0x1b728c0, C4<0>, C4<0>, C4<0>;
L_0x1b729f0 .delay (10000,10000,10000) L_0x1b729f0/d;
L_0x1b72ae0/d .functor NOT 1, L_0x1b738b0, C4<0>, C4<0>, C4<0>;
L_0x1b72ae0 .delay (10000,10000,10000) L_0x1b72ae0/d;
L_0x1b72b80/d .functor NAND 1, L_0x1b72150, L_0x1b72ae0, C4<1>, C4<1>;
L_0x1b72b80 .delay (20000,20000,20000) L_0x1b72b80/d;
L_0x1b72cb0/d .functor NOT 1, L_0x1b72b80, C4<0>, C4<0>, C4<0>;
L_0x1b72cb0 .delay (10000,10000,10000) L_0x1b72cb0/d;
L_0x1b72da0/d .functor NOR 1, L_0x1b72cb0, L_0x1b729f0, C4<0>, C4<0>;
L_0x1b72da0 .delay (20000,20000,20000) L_0x1b72da0/d;
L_0x1b72f20/d .functor NOT 1, L_0x1b72da0, C4<0>, C4<0>, C4<0>;
L_0x1b72f20 .delay (10000,10000,10000) L_0x1b72f20/d;
v0x1a809a0_0 .net "and_in0ncom", 0 0, L_0x1b72cb0; 1 drivers
v0x1a80a60_0 .net "and_in1com", 0 0, L_0x1b729f0; 1 drivers
v0x1a80b00_0 .alias "in0", 0 0, v0x1a82470_0;
v0x1a80ba0_0 .alias "in1", 0 0, v0x1a82550_0;
v0x1a80c20_0 .net "nand_in0ncom", 0 0, L_0x1b72b80; 1 drivers
v0x1a80cc0_0 .net "nand_in1com", 0 0, L_0x1b728c0; 1 drivers
v0x1a80d60_0 .net "ncom", 0 0, L_0x1b72ae0; 1 drivers
v0x1a80e00_0 .net "nor_wire", 0 0, L_0x1b72da0; 1 drivers
v0x1a80ea0_0 .alias "result", 0 0, v0x1a825d0_0;
v0x1a80f20_0 .alias "sel0", 0 0, v0x1a82340_0;
S_0x1a80180 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a80090;
 .timescale -9 -12;
L_0x1b73010/d .functor NAND 1, C4<0>, L_0x1b739e0, C4<1>, C4<1>;
L_0x1b73010 .delay (20000,20000,20000) L_0x1b73010/d;
L_0x1b73150/d .functor NOT 1, L_0x1b73010, C4<0>, C4<0>, C4<0>;
L_0x1b73150 .delay (10000,10000,10000) L_0x1b73150/d;
L_0x1b73240/d .functor NOT 1, L_0x1b739e0, C4<0>, C4<0>, C4<0>;
L_0x1b73240 .delay (10000,10000,10000) L_0x1b73240/d;
L_0x1b732e0/d .functor NAND 1, L_0x1b72f20, L_0x1b73240, C4<1>, C4<1>;
L_0x1b732e0 .delay (20000,20000,20000) L_0x1b732e0/d;
L_0x1b73410/d .functor NOT 1, L_0x1b732e0, C4<0>, C4<0>, C4<0>;
L_0x1b73410 .delay (10000,10000,10000) L_0x1b73410/d;
L_0x1b73520/d .functor NOR 1, L_0x1b73410, L_0x1b73150, C4<0>, C4<0>;
L_0x1b73520 .delay (20000,20000,20000) L_0x1b73520/d;
L_0x1b736c0/d .functor NOT 1, L_0x1b73520, C4<0>, C4<0>, C4<0>;
L_0x1b736c0 .delay (10000,10000,10000) L_0x1b736c0/d;
v0x1a80270_0 .net "and_in0ncom", 0 0, L_0x1b73410; 1 drivers
v0x1a802f0_0 .net "and_in1com", 0 0, L_0x1b73150; 1 drivers
v0x1a80390_0 .alias "in0", 0 0, v0x1a825d0_0;
v0x1a80430_0 .alias "in1", 0 0, v0x1a82190_0;
v0x1a804b0_0 .net "nand_in0ncom", 0 0, L_0x1b732e0; 1 drivers
v0x1a80550_0 .net "nand_in1com", 0 0, L_0x1b73010; 1 drivers
v0x1a80630_0 .net "ncom", 0 0, L_0x1b73240; 1 drivers
v0x1a806d0_0 .net "nor_wire", 0 0, L_0x1b73520; 1 drivers
v0x1a80770_0 .alias "result", 0 0, v0x1a861a0_0;
v0x1a80810_0 .alias "sel0", 0 0, v0x1a823c0_0;
S_0x1a794b0 .scope generate, "ALU32[17]" "ALU32[17]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a77ac8 .param/l "i" 2 105, +C4<010001>;
S_0x1a795e0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a794b0;
 .timescale -9 -12;
L_0x1a83b80/d .functor NOT 1, L_0x1b745e0, C4<0>, C4<0>, C4<0>;
L_0x1a83b80 .delay (10000,10000,10000) L_0x1a83b80/d;
v0x1a7f370_0 .net "carryin", 0 0, L_0x1b74680; 1 drivers
v0x1a7f410_0 .net "carryout", 0 0, L_0x1b75a60; 1 drivers
v0x1a7f490_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a7f510_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a7f590_0 .net "notB", 0 0, L_0x1a83b80; 1 drivers
v0x1a7f610_0 .net "operandA", 0 0, L_0x1b74540; 1 drivers
v0x1a7f690_0 .net "operandB", 0 0, L_0x1b745e0; 1 drivers
v0x1a7f7a0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a7f820_0 .net "result", 0 0, L_0x1b79590; 1 drivers
v0x1a7f8f0_0 .net "trueB", 0 0, L_0x1b74860; 1 drivers
v0x1a7f9d0_0 .net "wAddSub", 0 0, L_0x1b75360; 1 drivers
v0x1a7fae0_0 .net "wNandAnd", 0 0, L_0x1b76b20; 1 drivers
v0x1a7fc60_0 .net "wNorOr", 0 0, L_0x1b77560; 1 drivers
v0x1a7fd70_0 .net "wXor", 0 0, L_0x1b760c0; 1 drivers
L_0x1b796c0 .part v0x1af9c80_0, 0, 1;
L_0x1b79780 .part v0x1af9c80_0, 1, 1;
L_0x1b798b0 .part v0x1af9c80_0, 2, 1;
S_0x1a7eba0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a795e0;
 .timescale -9 -12;
L_0x1b46360/d .functor NAND 1, L_0x1a83b80, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b46360 .delay (20000,20000,20000) L_0x1b46360/d;
L_0x1b6e720/d .functor NOT 1, L_0x1b46360, C4<0>, C4<0>, C4<0>;
L_0x1b6e720 .delay (10000,10000,10000) L_0x1b6e720/d;
L_0x1b46500/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b46500 .delay (10000,10000,10000) L_0x1b46500/d;
L_0x1b465c0/d .functor NAND 1, L_0x1b745e0, L_0x1b46500, C4<1>, C4<1>;
L_0x1b465c0 .delay (20000,20000,20000) L_0x1b465c0/d;
L_0x1b73cf0/d .functor NOT 1, L_0x1b465c0, C4<0>, C4<0>, C4<0>;
L_0x1b73cf0 .delay (10000,10000,10000) L_0x1b73cf0/d;
L_0x1b73e00/d .functor NOR 1, L_0x1b73cf0, L_0x1b6e720, C4<0>, C4<0>;
L_0x1b73e00 .delay (20000,20000,20000) L_0x1b73e00/d;
L_0x1b74860/d .functor NOT 1, L_0x1b73e00, C4<0>, C4<0>, C4<0>;
L_0x1b74860 .delay (10000,10000,10000) L_0x1b74860/d;
v0x1a7ec90_0 .net "and_in0ncom", 0 0, L_0x1b73cf0; 1 drivers
v0x1a7ed50_0 .net "and_in1com", 0 0, L_0x1b6e720; 1 drivers
v0x1a7edf0_0 .alias "in0", 0 0, v0x1a7f690_0;
v0x1a7ee70_0 .alias "in1", 0 0, v0x1a7f590_0;
v0x1a7eef0_0 .net "nand_in0ncom", 0 0, L_0x1b465c0; 1 drivers
v0x1a7ef90_0 .net "nand_in1com", 0 0, L_0x1b46360; 1 drivers
v0x1a7f030_0 .net "ncom", 0 0, L_0x1b46500; 1 drivers
v0x1a7f0d0_0 .net "nor_wire", 0 0, L_0x1b73e00; 1 drivers
v0x1a7f1c0_0 .alias "result", 0 0, v0x1a7f8f0_0;
v0x1a7f290_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a7d8b0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a795e0;
 .timescale -9 -12;
L_0x1b75470/d .functor NAND 1, L_0x1b74540, L_0x1b74860, C4<1>, C4<1>;
L_0x1b75470 .delay (20000,20000,20000) L_0x1b75470/d;
L_0x1b75600/d .functor NOT 1, L_0x1b75470, C4<0>, C4<0>, C4<0>;
L_0x1b75600 .delay (10000,10000,10000) L_0x1b75600/d;
L_0x1b756f0/d .functor NAND 1, L_0x1b74680, L_0x1b74dc0, C4<1>, C4<1>;
L_0x1b756f0 .delay (20000,20000,20000) L_0x1b756f0/d;
L_0x1b757b0/d .functor NOT 1, L_0x1b756f0, C4<0>, C4<0>, C4<0>;
L_0x1b757b0 .delay (10000,10000,10000) L_0x1b757b0/d;
L_0x1b758f0/d .functor NOR 1, L_0x1b757b0, L_0x1b75600, C4<0>, C4<0>;
L_0x1b758f0 .delay (20000,20000,20000) L_0x1b758f0/d;
L_0x1b75a60/d .functor NOT 1, L_0x1b758f0, C4<0>, C4<0>, C4<0>;
L_0x1b75a60 .delay (10000,10000,10000) L_0x1b75a60/d;
v0x1a7e490_0 .alias "a", 0 0, v0x1a7f610_0;
v0x1a7e5a0_0 .net "and_ab", 0 0, L_0x1b75600; 1 drivers
v0x1a7e640_0 .net "and_xor_ab_c", 0 0, L_0x1b757b0; 1 drivers
v0x1a7e6e0_0 .alias "b", 0 0, v0x1a7f8f0_0;
v0x1a7e760_0 .alias "carryin", 0 0, v0x1a7f370_0;
v0x1a7e7e0_0 .alias "carryout", 0 0, v0x1a7f410_0;
v0x1a7e8a0_0 .net "nand_ab", 0 0, L_0x1b75470; 1 drivers
v0x1a7e920_0 .net "nand_xor_ab_c", 0 0, L_0x1b756f0; 1 drivers
v0x1a7e9a0_0 .net "nco", 0 0, L_0x1b758f0; 1 drivers
v0x1a7ea40_0 .alias "sum", 0 0, v0x1a7f9d0_0;
v0x1a7eb20_0 .net "xor_ab", 0 0, L_0x1b74dc0; 1 drivers
S_0x1a7df40 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a7d8b0;
 .timescale -9 -12;
L_0x1b749b0/d .functor NAND 1, L_0x1b74540, L_0x1b74860, C4<1>, C4<1>;
L_0x1b749b0 .delay (20000,20000,20000) L_0x1b749b0/d;
L_0x1b74a90/d .functor NOR 1, L_0x1b74540, L_0x1b74860, C4<0>, C4<0>;
L_0x1b74a90 .delay (20000,20000,20000) L_0x1b74a90/d;
L_0x1b74b50/d .functor NOT 1, L_0x1b74a90, C4<0>, C4<0>, C4<0>;
L_0x1b74b50 .delay (10000,10000,10000) L_0x1b74b50/d;
L_0x1b74c60/d .functor NAND 1, L_0x1b74b50, L_0x1b749b0, C4<1>, C4<1>;
L_0x1b74c60 .delay (20000,20000,20000) L_0x1b74c60/d;
L_0x1b74dc0/d .functor NOT 1, L_0x1b74c60, C4<0>, C4<0>, C4<0>;
L_0x1b74dc0 .delay (10000,10000,10000) L_0x1b74dc0/d;
v0x1a7e030_0 .alias "a", 0 0, v0x1a7f610_0;
v0x1a7e0d0_0 .alias "b", 0 0, v0x1a7f8f0_0;
v0x1a7e170_0 .net "nand_ab", 0 0, L_0x1b749b0; 1 drivers
v0x1a7e210_0 .net "nor_ab", 0 0, L_0x1b74a90; 1 drivers
v0x1a7e290_0 .net "nxor_ab", 0 0, L_0x1b74c60; 1 drivers
v0x1a7e330_0 .net "or_ab", 0 0, L_0x1b74b50; 1 drivers
v0x1a7e410_0 .alias "result", 0 0, v0x1a7eb20_0;
S_0x1a7d9a0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a7d8b0;
 .timescale -9 -12;
L_0x1b74ed0/d .functor NAND 1, L_0x1b74dc0, L_0x1b74680, C4<1>, C4<1>;
L_0x1b74ed0 .delay (20000,20000,20000) L_0x1b74ed0/d;
L_0x1b75040/d .functor NOR 1, L_0x1b74dc0, L_0x1b74680, C4<0>, C4<0>;
L_0x1b75040 .delay (20000,20000,20000) L_0x1b75040/d;
L_0x1b75190/d .functor NOT 1, L_0x1b75040, C4<0>, C4<0>, C4<0>;
L_0x1b75190 .delay (10000,10000,10000) L_0x1b75190/d;
L_0x1b75250/d .functor NAND 1, L_0x1b75190, L_0x1b74ed0, C4<1>, C4<1>;
L_0x1b75250 .delay (20000,20000,20000) L_0x1b75250/d;
L_0x1b75360/d .functor NOT 1, L_0x1b75250, C4<0>, C4<0>, C4<0>;
L_0x1b75360 .delay (10000,10000,10000) L_0x1b75360/d;
v0x1a7da90_0 .alias "a", 0 0, v0x1a7eb20_0;
v0x1a7db30_0 .alias "b", 0 0, v0x1a7f370_0;
v0x1a7dbd0_0 .net "nand_ab", 0 0, L_0x1b74ed0; 1 drivers
v0x1a7dc70_0 .net "nor_ab", 0 0, L_0x1b75040; 1 drivers
v0x1a7dcf0_0 .net "nxor_ab", 0 0, L_0x1b75250; 1 drivers
v0x1a7dd90_0 .net "or_ab", 0 0, L_0x1b75190; 1 drivers
v0x1a7de70_0 .alias "result", 0 0, v0x1a7f9d0_0;
S_0x1a7d360 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a795e0;
 .timescale -9 -12;
L_0x1b75c20/d .functor NAND 1, L_0x1b74540, L_0x1b745e0, C4<1>, C4<1>;
L_0x1b75c20 .delay (20000,20000,20000) L_0x1b75c20/d;
L_0x1b75d00/d .functor NOR 1, L_0x1b74540, L_0x1b745e0, C4<0>, C4<0>;
L_0x1b75d00 .delay (20000,20000,20000) L_0x1b75d00/d;
L_0x1b75e90/d .functor NOT 1, L_0x1b75d00, C4<0>, C4<0>, C4<0>;
L_0x1b75e90 .delay (10000,10000,10000) L_0x1b75e90/d;
L_0x1b75f80/d .functor NAND 1, L_0x1b75e90, L_0x1b75c20, C4<1>, C4<1>;
L_0x1b75f80 .delay (20000,20000,20000) L_0x1b75f80/d;
L_0x1b760c0/d .functor NOT 1, L_0x1b75f80, C4<0>, C4<0>, C4<0>;
L_0x1b760c0 .delay (10000,10000,10000) L_0x1b760c0/d;
v0x1a7d450_0 .alias "a", 0 0, v0x1a7f610_0;
v0x1a7d4d0_0 .alias "b", 0 0, v0x1a7f690_0;
v0x1a7d5a0_0 .net "nand_ab", 0 0, L_0x1b75c20; 1 drivers
v0x1a7d620_0 .net "nor_ab", 0 0, L_0x1b75d00; 1 drivers
v0x1a7d6a0_0 .net "nxor_ab", 0 0, L_0x1b75f80; 1 drivers
v0x1a7d720_0 .net "or_ab", 0 0, L_0x1b75e90; 1 drivers
v0x1a7d7e0_0 .alias "result", 0 0, v0x1a7fd70_0;
S_0x1a7c770 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a795e0;
 .timescale -9 -12;
L_0x1b76210/d .functor NAND 1, L_0x1b74540, L_0x1b745e0, C4<1>, C4<1>;
L_0x1b76210 .delay (20000,20000,20000) L_0x1b76210/d;
L_0x1b76360/d .functor NOT 1, L_0x1b76210, C4<0>, C4<0>, C4<0>;
L_0x1b76360 .delay (10000,10000,10000) L_0x1b76360/d;
v0x1a7cfe0_0 .alias "a", 0 0, v0x1a7f610_0;
v0x1a7d080_0 .net "and_ab", 0 0, L_0x1b76360; 1 drivers
v0x1a7d100_0 .alias "b", 0 0, v0x1a7f690_0;
v0x1a7d180_0 .net "nand_ab", 0 0, L_0x1b76210; 1 drivers
v0x1a7d260_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a7d2e0_0 .alias "result", 0 0, v0x1a7fae0_0;
S_0x1a7c860 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a7c770;
 .timescale -9 -12;
L_0x1b76490/d .functor NAND 1, L_0x1b76360, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b76490 .delay (20000,20000,20000) L_0x1b76490/d;
L_0x1b76570/d .functor NOT 1, L_0x1b76490, C4<0>, C4<0>, C4<0>;
L_0x1b76570 .delay (10000,10000,10000) L_0x1b76570/d;
L_0x1b76680/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b76680 .delay (10000,10000,10000) L_0x1b76680/d;
L_0x1b76740/d .functor NAND 1, L_0x1b76210, L_0x1b76680, C4<1>, C4<1>;
L_0x1b76740 .delay (20000,20000,20000) L_0x1b76740/d;
L_0x1b76890/d .functor NOT 1, L_0x1b76740, C4<0>, C4<0>, C4<0>;
L_0x1b76890 .delay (10000,10000,10000) L_0x1b76890/d;
L_0x1b76980/d .functor NOR 1, L_0x1b76890, L_0x1b76570, C4<0>, C4<0>;
L_0x1b76980 .delay (20000,20000,20000) L_0x1b76980/d;
L_0x1b76b20/d .functor NOT 1, L_0x1b76980, C4<0>, C4<0>, C4<0>;
L_0x1b76b20 .delay (10000,10000,10000) L_0x1b76b20/d;
v0x1a7c950_0 .net "and_in0ncom", 0 0, L_0x1b76890; 1 drivers
v0x1a7c9d0_0 .net "and_in1com", 0 0, L_0x1b76570; 1 drivers
v0x1a7ca50_0 .alias "in0", 0 0, v0x1a7d180_0;
v0x1a7caf0_0 .alias "in1", 0 0, v0x1a7d080_0;
v0x1a7cb70_0 .net "nand_in0ncom", 0 0, L_0x1b76740; 1 drivers
v0x1a7cc10_0 .net "nand_in1com", 0 0, L_0x1b76490; 1 drivers
v0x1a7ccf0_0 .net "ncom", 0 0, L_0x1b76680; 1 drivers
v0x1a7cd90_0 .net "nor_wire", 0 0, L_0x1b76980; 1 drivers
v0x1a7ce30_0 .alias "result", 0 0, v0x1a7fae0_0;
v0x1a7cf00_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a7bd20 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a795e0;
 .timescale -9 -12;
L_0x1b76c50/d .functor NOR 1, L_0x1b74540, L_0x1b745e0, C4<0>, C4<0>;
L_0x1b76c50 .delay (20000,20000,20000) L_0x1b76c50/d;
L_0x1b76da0/d .functor NOT 1, L_0x1b76c50, C4<0>, C4<0>, C4<0>;
L_0x1b76da0 .delay (10000,10000,10000) L_0x1b76da0/d;
v0x1a7c450_0 .alias "a", 0 0, v0x1a7f610_0;
v0x1a7c4d0_0 .alias "b", 0 0, v0x1a7f690_0;
v0x1a7c570_0 .net "nor_ab", 0 0, L_0x1b76c50; 1 drivers
v0x1a7c5f0_0 .net "or_ab", 0 0, L_0x1b76da0; 1 drivers
v0x1a7c670_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a7c6f0_0 .alias "result", 0 0, v0x1a7fc60_0;
S_0x1a7be10 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a7bd20;
 .timescale -9 -12;
L_0x1b76ed0/d .functor NAND 1, L_0x1b76da0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b76ed0 .delay (20000,20000,20000) L_0x1b76ed0/d;
L_0x1b76fb0/d .functor NOT 1, L_0x1b76ed0, C4<0>, C4<0>, C4<0>;
L_0x1b76fb0 .delay (10000,10000,10000) L_0x1b76fb0/d;
L_0x1b770c0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b770c0 .delay (10000,10000,10000) L_0x1b770c0/d;
L_0x1b77180/d .functor NAND 1, L_0x1b76c50, L_0x1b770c0, C4<1>, C4<1>;
L_0x1b77180 .delay (20000,20000,20000) L_0x1b77180/d;
L_0x1b772d0/d .functor NOT 1, L_0x1b77180, C4<0>, C4<0>, C4<0>;
L_0x1b772d0 .delay (10000,10000,10000) L_0x1b772d0/d;
L_0x1b773c0/d .functor NOR 1, L_0x1b772d0, L_0x1b76fb0, C4<0>, C4<0>;
L_0x1b773c0 .delay (20000,20000,20000) L_0x1b773c0/d;
L_0x1b77560/d .functor NOT 1, L_0x1b773c0, C4<0>, C4<0>, C4<0>;
L_0x1b77560 .delay (10000,10000,10000) L_0x1b77560/d;
v0x1a7bf00_0 .net "and_in0ncom", 0 0, L_0x1b772d0; 1 drivers
v0x1a7bf80_0 .net "and_in1com", 0 0, L_0x1b76fb0; 1 drivers
v0x1a7c000_0 .alias "in0", 0 0, v0x1a7c570_0;
v0x1a7c080_0 .alias "in1", 0 0, v0x1a7c5f0_0;
v0x1a7c100_0 .net "nand_in0ncom", 0 0, L_0x1b77180; 1 drivers
v0x1a7c180_0 .net "nand_in1com", 0 0, L_0x1b76ed0; 1 drivers
v0x1a7c200_0 .net "ncom", 0 0, L_0x1b770c0; 1 drivers
v0x1a7c280_0 .net "nor_wire", 0 0, L_0x1b773c0; 1 drivers
v0x1a7c300_0 .alias "result", 0 0, v0x1a7fc60_0;
v0x1a7c3d0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a796d0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a795e0;
 .timescale -9 -12;
v0x1a7b500_0 .alias "in0", 0 0, v0x1a7f9d0_0;
v0x1a7b5b0_0 .alias "in1", 0 0, v0x1a7fd70_0;
v0x1a7b660_0 .alias "in2", 0 0, v0x1a7fae0_0;
v0x1a7b710_0 .alias "in3", 0 0, v0x1a7fc60_0;
v0x1a7b7f0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a7b8a0_0 .alias "result", 0 0, v0x1a7f820_0;
v0x1a7b920_0 .net "sel0", 0 0, L_0x1b796c0; 1 drivers
v0x1a7b9a0_0 .net "sel1", 0 0, L_0x1b79780; 1 drivers
v0x1a7ba20_0 .net "sel2", 0 0, L_0x1b798b0; 1 drivers
v0x1a7bad0_0 .net "w0", 0 0, L_0x1b77d20; 1 drivers
v0x1a7bbb0_0 .net "w1", 0 0, L_0x1b784a0; 1 drivers
v0x1a7bc30_0 .net "w2", 0 0, L_0x1b78cf0; 1 drivers
S_0x1a7ad50 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a796d0;
 .timescale -9 -12;
L_0x1b77690/d .functor NAND 1, L_0x1b760c0, L_0x1b796c0, C4<1>, C4<1>;
L_0x1b77690 .delay (20000,20000,20000) L_0x1b77690/d;
L_0x1b77770/d .functor NOT 1, L_0x1b77690, C4<0>, C4<0>, C4<0>;
L_0x1b77770 .delay (10000,10000,10000) L_0x1b77770/d;
L_0x1b77880/d .functor NOT 1, L_0x1b796c0, C4<0>, C4<0>, C4<0>;
L_0x1b77880 .delay (10000,10000,10000) L_0x1b77880/d;
L_0x1b779d0/d .functor NAND 1, L_0x1b75360, L_0x1b77880, C4<1>, C4<1>;
L_0x1b779d0 .delay (20000,20000,20000) L_0x1b779d0/d;
L_0x1b77a90/d .functor NOT 1, L_0x1b779d0, C4<0>, C4<0>, C4<0>;
L_0x1b77a90 .delay (10000,10000,10000) L_0x1b77a90/d;
L_0x1b77b80/d .functor NOR 1, L_0x1b77a90, L_0x1b77770, C4<0>, C4<0>;
L_0x1b77b80 .delay (20000,20000,20000) L_0x1b77b80/d;
L_0x1b77d20/d .functor NOT 1, L_0x1b77b80, C4<0>, C4<0>, C4<0>;
L_0x1b77d20 .delay (10000,10000,10000) L_0x1b77d20/d;
v0x1a7ae40_0 .net "and_in0ncom", 0 0, L_0x1b77a90; 1 drivers
v0x1a7af00_0 .net "and_in1com", 0 0, L_0x1b77770; 1 drivers
v0x1a7afa0_0 .alias "in0", 0 0, v0x1a7f9d0_0;
v0x1a7b040_0 .alias "in1", 0 0, v0x1a7fd70_0;
v0x1a7b0f0_0 .net "nand_in0ncom", 0 0, L_0x1b779d0; 1 drivers
v0x1a7b190_0 .net "nand_in1com", 0 0, L_0x1b77690; 1 drivers
v0x1a7b230_0 .net "ncom", 0 0, L_0x1b77880; 1 drivers
v0x1a7b2d0_0 .net "nor_wire", 0 0, L_0x1b77b80; 1 drivers
v0x1a7b370_0 .alias "result", 0 0, v0x1a7bad0_0;
v0x1a7b3f0_0 .alias "sel0", 0 0, v0x1a7b920_0;
S_0x1a7a600 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a796d0;
 .timescale -9 -12;
L_0x1b77e50/d .functor NAND 1, L_0x1b77560, L_0x1b796c0, C4<1>, C4<1>;
L_0x1b77e50 .delay (20000,20000,20000) L_0x1b77e50/d;
L_0x1b77f30/d .functor NOT 1, L_0x1b77e50, C4<0>, C4<0>, C4<0>;
L_0x1b77f30 .delay (10000,10000,10000) L_0x1b77f30/d;
L_0x1b78040/d .functor NOT 1, L_0x1b796c0, C4<0>, C4<0>, C4<0>;
L_0x1b78040 .delay (10000,10000,10000) L_0x1b78040/d;
L_0x1b78100/d .functor NAND 1, L_0x1b76b20, L_0x1b78040, C4<1>, C4<1>;
L_0x1b78100 .delay (20000,20000,20000) L_0x1b78100/d;
L_0x1b78210/d .functor NOT 1, L_0x1b78100, C4<0>, C4<0>, C4<0>;
L_0x1b78210 .delay (10000,10000,10000) L_0x1b78210/d;
L_0x1b78300/d .functor NOR 1, L_0x1b78210, L_0x1b77f30, C4<0>, C4<0>;
L_0x1b78300 .delay (20000,20000,20000) L_0x1b78300/d;
L_0x1b784a0/d .functor NOT 1, L_0x1b78300, C4<0>, C4<0>, C4<0>;
L_0x1b784a0 .delay (10000,10000,10000) L_0x1b784a0/d;
v0x1a7a6f0_0 .net "and_in0ncom", 0 0, L_0x1b78210; 1 drivers
v0x1a7a7b0_0 .net "and_in1com", 0 0, L_0x1b77f30; 1 drivers
v0x1a7a850_0 .alias "in0", 0 0, v0x1a7fae0_0;
v0x1a7a8f0_0 .alias "in1", 0 0, v0x1a7fc60_0;
v0x1a7a970_0 .net "nand_in0ncom", 0 0, L_0x1b78100; 1 drivers
v0x1a7aa10_0 .net "nand_in1com", 0 0, L_0x1b77e50; 1 drivers
v0x1a7aab0_0 .net "ncom", 0 0, L_0x1b78040; 1 drivers
v0x1a7ab50_0 .net "nor_wire", 0 0, L_0x1b78300; 1 drivers
v0x1a7abf0_0 .alias "result", 0 0, v0x1a7bbb0_0;
v0x1a7ac70_0 .alias "sel0", 0 0, v0x1a7b920_0;
S_0x1a79e90 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a796d0;
 .timescale -9 -12;
L_0x1b785d0/d .functor NAND 1, L_0x1b784a0, L_0x1b79780, C4<1>, C4<1>;
L_0x1b785d0 .delay (20000,20000,20000) L_0x1b785d0/d;
L_0x1b78740/d .functor NOT 1, L_0x1b785d0, C4<0>, C4<0>, C4<0>;
L_0x1b78740 .delay (10000,10000,10000) L_0x1b78740/d;
L_0x1b78850/d .functor NOT 1, L_0x1b79780, C4<0>, C4<0>, C4<0>;
L_0x1b78850 .delay (10000,10000,10000) L_0x1b78850/d;
L_0x1b78910/d .functor NAND 1, L_0x1b77d20, L_0x1b78850, C4<1>, C4<1>;
L_0x1b78910 .delay (20000,20000,20000) L_0x1b78910/d;
L_0x1b78a60/d .functor NOT 1, L_0x1b78910, C4<0>, C4<0>, C4<0>;
L_0x1b78a60 .delay (10000,10000,10000) L_0x1b78a60/d;
L_0x1b78b50/d .functor NOR 1, L_0x1b78a60, L_0x1b78740, C4<0>, C4<0>;
L_0x1b78b50 .delay (20000,20000,20000) L_0x1b78b50/d;
L_0x1b78cf0/d .functor NOT 1, L_0x1b78b50, C4<0>, C4<0>, C4<0>;
L_0x1b78cf0 .delay (10000,10000,10000) L_0x1b78cf0/d;
v0x1a79f80_0 .net "and_in0ncom", 0 0, L_0x1b78a60; 1 drivers
v0x1a7a040_0 .net "and_in1com", 0 0, L_0x1b78740; 1 drivers
v0x1a7a0e0_0 .alias "in0", 0 0, v0x1a7bad0_0;
v0x1a7a180_0 .alias "in1", 0 0, v0x1a7bbb0_0;
v0x1a7a200_0 .net "nand_in0ncom", 0 0, L_0x1b78910; 1 drivers
v0x1a7a2a0_0 .net "nand_in1com", 0 0, L_0x1b785d0; 1 drivers
v0x1a7a340_0 .net "ncom", 0 0, L_0x1b78850; 1 drivers
v0x1a7a3e0_0 .net "nor_wire", 0 0, L_0x1b78b50; 1 drivers
v0x1a7a480_0 .alias "result", 0 0, v0x1a7bc30_0;
v0x1a7a500_0 .alias "sel0", 0 0, v0x1a7b9a0_0;
S_0x1a797c0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a796d0;
 .timescale -9 -12;
L_0x1b78e20/d .functor NAND 1, C4<0>, L_0x1b798b0, C4<1>, C4<1>;
L_0x1b78e20 .delay (20000,20000,20000) L_0x1b78e20/d;
L_0x1b78fa0/d .functor NOT 1, L_0x1b78e20, C4<0>, C4<0>, C4<0>;
L_0x1b78fa0 .delay (10000,10000,10000) L_0x1b78fa0/d;
L_0x1b790d0/d .functor NOT 1, L_0x1b798b0, C4<0>, C4<0>, C4<0>;
L_0x1b790d0 .delay (10000,10000,10000) L_0x1b790d0/d;
L_0x1b79190/d .functor NAND 1, L_0x1b78cf0, L_0x1b790d0, C4<1>, C4<1>;
L_0x1b79190 .delay (20000,20000,20000) L_0x1b79190/d;
L_0x1b79300/d .functor NOT 1, L_0x1b79190, C4<0>, C4<0>, C4<0>;
L_0x1b79300 .delay (10000,10000,10000) L_0x1b79300/d;
L_0x1b793f0/d .functor NOR 1, L_0x1b79300, L_0x1b78fa0, C4<0>, C4<0>;
L_0x1b793f0 .delay (20000,20000,20000) L_0x1b793f0/d;
L_0x1b79590/d .functor NOT 1, L_0x1b793f0, C4<0>, C4<0>, C4<0>;
L_0x1b79590 .delay (10000,10000,10000) L_0x1b79590/d;
v0x1a798b0_0 .net "and_in0ncom", 0 0, L_0x1b79300; 1 drivers
v0x1a79930_0 .net "and_in1com", 0 0, L_0x1b78fa0; 1 drivers
v0x1a799b0_0 .alias "in0", 0 0, v0x1a7bc30_0;
v0x1a79a30_0 .alias "in1", 0 0, v0x1a7b7f0_0;
v0x1a79ab0_0 .net "nand_in0ncom", 0 0, L_0x1b79190; 1 drivers
v0x1a79b30_0 .net "nand_in1com", 0 0, L_0x1b78e20; 1 drivers
v0x1a79c10_0 .net "ncom", 0 0, L_0x1b790d0; 1 drivers
v0x1a79cb0_0 .net "nor_wire", 0 0, L_0x1b793f0; 1 drivers
v0x1a79d50_0 .alias "result", 0 0, v0x1a7f820_0;
v0x1a79df0_0 .alias "sel0", 0 0, v0x1a7ba20_0;
S_0x1a72750 .scope generate, "ALU32[18]" "ALU32[18]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a71148 .param/l "i" 2 105, +C4<010010>;
S_0x1a72880 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a72750;
 .timescale -9 -12;
L_0x1b74720/d .functor NOT 1, L_0x1b79d30, C4<0>, C4<0>, C4<0>;
L_0x1b74720 .delay (10000,10000,10000) L_0x1b74720/d;
v0x1a785d0_0 .net "carryin", 0 0, L_0x1b79dd0; 1 drivers
v0x1a78670_0 .net "carryout", 0 0, L_0x1b7b670; 1 drivers
v0x1a786f0_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a78770_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a787f0_0 .net "notB", 0 0, L_0x1b74720; 1 drivers
v0x1a78870_0 .net "operandA", 0 0, L_0x1b79c90; 1 drivers
v0x1a788f0_0 .net "operandB", 0 0, L_0x1b79d30; 1 drivers
v0x1a78a00_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a4e580_0 .net "result", 0 0, L_0x1b7f160; 1 drivers
v0x1a4e650_0 .net "trueB", 0 0, L_0x1b7a4b0; 1 drivers
v0x1a4e730_0 .net "wAddSub", 0 0, L_0x1b7afd0; 1 drivers
v0x1a4e840_0 .net "wNandAnd", 0 0, L_0x1b7c730; 1 drivers
v0x1a79320_0 .net "wNorOr", 0 0, L_0x1b7d170; 1 drivers
v0x1a79430_0 .net "wXor", 0 0, L_0x1b7bcd0; 1 drivers
L_0x1b7f290 .part v0x1af9c80_0, 0, 1;
L_0x1b7f350 .part v0x1af9c80_0, 1, 1;
L_0x1b7f480 .part v0x1af9c80_0, 2, 1;
S_0x1a77e00 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a72880;
 .timescale -9 -12;
L_0x1b79f00/d .functor NAND 1, L_0x1b74720, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b79f00 .delay (20000,20000,20000) L_0x1b79f00/d;
L_0x1b79fe0/d .functor NOT 1, L_0x1b79f00, C4<0>, C4<0>, C4<0>;
L_0x1b79fe0 .delay (10000,10000,10000) L_0x1b79fe0/d;
L_0x1b7a0a0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b7a0a0 .delay (10000,10000,10000) L_0x1b7a0a0/d;
L_0x1b7a160/d .functor NAND 1, L_0x1b79d30, L_0x1b7a0a0, C4<1>, C4<1>;
L_0x1b7a160 .delay (20000,20000,20000) L_0x1b7a160/d;
L_0x1b7a220/d .functor NOT 1, L_0x1b7a160, C4<0>, C4<0>, C4<0>;
L_0x1b7a220 .delay (10000,10000,10000) L_0x1b7a220/d;
L_0x1b7a310/d .functor NOR 1, L_0x1b7a220, L_0x1b79fe0, C4<0>, C4<0>;
L_0x1b7a310 .delay (20000,20000,20000) L_0x1b7a310/d;
L_0x1b7a4b0/d .functor NOT 1, L_0x1b7a310, C4<0>, C4<0>, C4<0>;
L_0x1b7a4b0 .delay (10000,10000,10000) L_0x1b7a4b0/d;
v0x1a77ef0_0 .net "and_in0ncom", 0 0, L_0x1b7a220; 1 drivers
v0x1a77fb0_0 .net "and_in1com", 0 0, L_0x1b79fe0; 1 drivers
v0x1a78050_0 .alias "in0", 0 0, v0x1a788f0_0;
v0x1a780d0_0 .alias "in1", 0 0, v0x1a787f0_0;
v0x1a78150_0 .net "nand_in0ncom", 0 0, L_0x1b7a160; 1 drivers
v0x1a781f0_0 .net "nand_in1com", 0 0, L_0x1b79f00; 1 drivers
v0x1a78290_0 .net "ncom", 0 0, L_0x1b7a0a0; 1 drivers
v0x1a78330_0 .net "nor_wire", 0 0, L_0x1b7a310; 1 drivers
v0x1a78420_0 .alias "result", 0 0, v0x1a4e650_0;
v0x1a784f0_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a76b10 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a72880;
 .timescale -9 -12;
L_0x1b7b0e0/d .functor NAND 1, L_0x1b79c90, L_0x1b7a4b0, C4<1>, C4<1>;
L_0x1b7b0e0 .delay (20000,20000,20000) L_0x1b7b0e0/d;
L_0x1b7b270/d .functor NOT 1, L_0x1b7b0e0, C4<0>, C4<0>, C4<0>;
L_0x1b7b270 .delay (10000,10000,10000) L_0x1b7b270/d;
L_0x1b7b360/d .functor NAND 1, L_0x1b79dd0, L_0x1b7aa30, C4<1>, C4<1>;
L_0x1b7b360 .delay (20000,20000,20000) L_0x1b7b360/d;
L_0x1b7b420/d .functor NOT 1, L_0x1b7b360, C4<0>, C4<0>, C4<0>;
L_0x1b7b420 .delay (10000,10000,10000) L_0x1b7b420/d;
L_0x1b7b530/d .functor NOR 1, L_0x1b7b420, L_0x1b7b270, C4<0>, C4<0>;
L_0x1b7b530 .delay (20000,20000,20000) L_0x1b7b530/d;
L_0x1b7b670/d .functor NOT 1, L_0x1b7b530, C4<0>, C4<0>, C4<0>;
L_0x1b7b670 .delay (10000,10000,10000) L_0x1b7b670/d;
v0x1a776f0_0 .alias "a", 0 0, v0x1a78870_0;
v0x1a77800_0 .net "and_ab", 0 0, L_0x1b7b270; 1 drivers
v0x1a778a0_0 .net "and_xor_ab_c", 0 0, L_0x1b7b420; 1 drivers
v0x1a77940_0 .alias "b", 0 0, v0x1a4e650_0;
v0x1a779c0_0 .alias "carryin", 0 0, v0x1a785d0_0;
v0x1a77a40_0 .alias "carryout", 0 0, v0x1a78670_0;
v0x1a77b00_0 .net "nand_ab", 0 0, L_0x1b7b0e0; 1 drivers
v0x1a77b80_0 .net "nand_xor_ab_c", 0 0, L_0x1b7b360; 1 drivers
v0x1a77c00_0 .net "nco", 0 0, L_0x1b7b530; 1 drivers
v0x1a77ca0_0 .alias "sum", 0 0, v0x1a4e730_0;
v0x1a77d80_0 .net "xor_ab", 0 0, L_0x1b7aa30; 1 drivers
S_0x1a771a0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a76b10;
 .timescale -9 -12;
L_0x1b7a620/d .functor NAND 1, L_0x1b79c90, L_0x1b7a4b0, C4<1>, C4<1>;
L_0x1b7a620 .delay (20000,20000,20000) L_0x1b7a620/d;
L_0x1b7a700/d .functor NOR 1, L_0x1b79c90, L_0x1b7a4b0, C4<0>, C4<0>;
L_0x1b7a700 .delay (20000,20000,20000) L_0x1b7a700/d;
L_0x1b7a7c0/d .functor NOT 1, L_0x1b7a700, C4<0>, C4<0>, C4<0>;
L_0x1b7a7c0 .delay (10000,10000,10000) L_0x1b7a7c0/d;
L_0x1b7a8d0/d .functor NAND 1, L_0x1b7a7c0, L_0x1b7a620, C4<1>, C4<1>;
L_0x1b7a8d0 .delay (20000,20000,20000) L_0x1b7a8d0/d;
L_0x1b7aa30/d .functor NOT 1, L_0x1b7a8d0, C4<0>, C4<0>, C4<0>;
L_0x1b7aa30 .delay (10000,10000,10000) L_0x1b7aa30/d;
v0x1a77290_0 .alias "a", 0 0, v0x1a78870_0;
v0x1a77330_0 .alias "b", 0 0, v0x1a4e650_0;
v0x1a773d0_0 .net "nand_ab", 0 0, L_0x1b7a620; 1 drivers
v0x1a77470_0 .net "nor_ab", 0 0, L_0x1b7a700; 1 drivers
v0x1a774f0_0 .net "nxor_ab", 0 0, L_0x1b7a8d0; 1 drivers
v0x1a77590_0 .net "or_ab", 0 0, L_0x1b7a7c0; 1 drivers
v0x1a77670_0 .alias "result", 0 0, v0x1a77d80_0;
S_0x1a76c00 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a76b10;
 .timescale -9 -12;
L_0x1b7ab40/d .functor NAND 1, L_0x1b7aa30, L_0x1b79dd0, C4<1>, C4<1>;
L_0x1b7ab40 .delay (20000,20000,20000) L_0x1b7ab40/d;
L_0x1b7acb0/d .functor NOR 1, L_0x1b7aa30, L_0x1b79dd0, C4<0>, C4<0>;
L_0x1b7acb0 .delay (20000,20000,20000) L_0x1b7acb0/d;
L_0x1b7ae00/d .functor NOT 1, L_0x1b7acb0, C4<0>, C4<0>, C4<0>;
L_0x1b7ae00 .delay (10000,10000,10000) L_0x1b7ae00/d;
L_0x1b7aec0/d .functor NAND 1, L_0x1b7ae00, L_0x1b7ab40, C4<1>, C4<1>;
L_0x1b7aec0 .delay (20000,20000,20000) L_0x1b7aec0/d;
L_0x1b7afd0/d .functor NOT 1, L_0x1b7aec0, C4<0>, C4<0>, C4<0>;
L_0x1b7afd0 .delay (10000,10000,10000) L_0x1b7afd0/d;
v0x1a76cf0_0 .alias "a", 0 0, v0x1a77d80_0;
v0x1a76d90_0 .alias "b", 0 0, v0x1a785d0_0;
v0x1a76e30_0 .net "nand_ab", 0 0, L_0x1b7ab40; 1 drivers
v0x1a76ed0_0 .net "nor_ab", 0 0, L_0x1b7acb0; 1 drivers
v0x1a76f50_0 .net "nxor_ab", 0 0, L_0x1b7aec0; 1 drivers
v0x1a76ff0_0 .net "or_ab", 0 0, L_0x1b7ae00; 1 drivers
v0x1a770d0_0 .alias "result", 0 0, v0x1a4e730_0;
S_0x1a765c0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a72880;
 .timescale -9 -12;
L_0x1b7b830/d .functor NAND 1, L_0x1b79c90, L_0x1b79d30, C4<1>, C4<1>;
L_0x1b7b830 .delay (20000,20000,20000) L_0x1b7b830/d;
L_0x1b7b910/d .functor NOR 1, L_0x1b79c90, L_0x1b79d30, C4<0>, C4<0>;
L_0x1b7b910 .delay (20000,20000,20000) L_0x1b7b910/d;
L_0x1b7baa0/d .functor NOT 1, L_0x1b7b910, C4<0>, C4<0>, C4<0>;
L_0x1b7baa0 .delay (10000,10000,10000) L_0x1b7baa0/d;
L_0x1b7bb90/d .functor NAND 1, L_0x1b7baa0, L_0x1b7b830, C4<1>, C4<1>;
L_0x1b7bb90 .delay (20000,20000,20000) L_0x1b7bb90/d;
L_0x1b7bcd0/d .functor NOT 1, L_0x1b7bb90, C4<0>, C4<0>, C4<0>;
L_0x1b7bcd0 .delay (10000,10000,10000) L_0x1b7bcd0/d;
v0x1a766b0_0 .alias "a", 0 0, v0x1a78870_0;
v0x1a76730_0 .alias "b", 0 0, v0x1a788f0_0;
v0x1a76800_0 .net "nand_ab", 0 0, L_0x1b7b830; 1 drivers
v0x1a76880_0 .net "nor_ab", 0 0, L_0x1b7b910; 1 drivers
v0x1a76900_0 .net "nxor_ab", 0 0, L_0x1b7bb90; 1 drivers
v0x1a76980_0 .net "or_ab", 0 0, L_0x1b7baa0; 1 drivers
v0x1a76a40_0 .alias "result", 0 0, v0x1a79430_0;
S_0x1a759d0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a72880;
 .timescale -9 -12;
L_0x1b7be20/d .functor NAND 1, L_0x1b79c90, L_0x1b79d30, C4<1>, C4<1>;
L_0x1b7be20 .delay (20000,20000,20000) L_0x1b7be20/d;
L_0x1b7bf70/d .functor NOT 1, L_0x1b7be20, C4<0>, C4<0>, C4<0>;
L_0x1b7bf70 .delay (10000,10000,10000) L_0x1b7bf70/d;
v0x1a76240_0 .alias "a", 0 0, v0x1a78870_0;
v0x1a762e0_0 .net "and_ab", 0 0, L_0x1b7bf70; 1 drivers
v0x1a76360_0 .alias "b", 0 0, v0x1a788f0_0;
v0x1a763e0_0 .net "nand_ab", 0 0, L_0x1b7be20; 1 drivers
v0x1a764c0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a76540_0 .alias "result", 0 0, v0x1a4e840_0;
S_0x1a75ac0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a759d0;
 .timescale -9 -12;
L_0x1b7c0a0/d .functor NAND 1, L_0x1b7bf70, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b7c0a0 .delay (20000,20000,20000) L_0x1b7c0a0/d;
L_0x1b7c180/d .functor NOT 1, L_0x1b7c0a0, C4<0>, C4<0>, C4<0>;
L_0x1b7c180 .delay (10000,10000,10000) L_0x1b7c180/d;
L_0x1b7c290/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b7c290 .delay (10000,10000,10000) L_0x1b7c290/d;
L_0x1b7c350/d .functor NAND 1, L_0x1b7be20, L_0x1b7c290, C4<1>, C4<1>;
L_0x1b7c350 .delay (20000,20000,20000) L_0x1b7c350/d;
L_0x1b7c4a0/d .functor NOT 1, L_0x1b7c350, C4<0>, C4<0>, C4<0>;
L_0x1b7c4a0 .delay (10000,10000,10000) L_0x1b7c4a0/d;
L_0x1b7c590/d .functor NOR 1, L_0x1b7c4a0, L_0x1b7c180, C4<0>, C4<0>;
L_0x1b7c590 .delay (20000,20000,20000) L_0x1b7c590/d;
L_0x1b7c730/d .functor NOT 1, L_0x1b7c590, C4<0>, C4<0>, C4<0>;
L_0x1b7c730 .delay (10000,10000,10000) L_0x1b7c730/d;
v0x1a75bb0_0 .net "and_in0ncom", 0 0, L_0x1b7c4a0; 1 drivers
v0x1a75c30_0 .net "and_in1com", 0 0, L_0x1b7c180; 1 drivers
v0x1a75cb0_0 .alias "in0", 0 0, v0x1a763e0_0;
v0x1a75d50_0 .alias "in1", 0 0, v0x1a762e0_0;
v0x1a75dd0_0 .net "nand_in0ncom", 0 0, L_0x1b7c350; 1 drivers
v0x1a75e70_0 .net "nand_in1com", 0 0, L_0x1b7c0a0; 1 drivers
v0x1a75f50_0 .net "ncom", 0 0, L_0x1b7c290; 1 drivers
v0x1a75ff0_0 .net "nor_wire", 0 0, L_0x1b7c590; 1 drivers
v0x1a76090_0 .alias "result", 0 0, v0x1a4e840_0;
v0x1a76160_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a74f30 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a72880;
 .timescale -9 -12;
L_0x1b7c860/d .functor NOR 1, L_0x1b79c90, L_0x1b79d30, C4<0>, C4<0>;
L_0x1b7c860 .delay (20000,20000,20000) L_0x1b7c860/d;
L_0x1b7c9b0/d .functor NOT 1, L_0x1b7c860, C4<0>, C4<0>, C4<0>;
L_0x1b7c9b0 .delay (10000,10000,10000) L_0x1b7c9b0/d;
v0x1a756b0_0 .alias "a", 0 0, v0x1a78870_0;
v0x1a75730_0 .alias "b", 0 0, v0x1a788f0_0;
v0x1a757d0_0 .net "nor_ab", 0 0, L_0x1b7c860; 1 drivers
v0x1a75850_0 .net "or_ab", 0 0, L_0x1b7c9b0; 1 drivers
v0x1a758d0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a75950_0 .alias "result", 0 0, v0x1a79320_0;
S_0x1a75020 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a74f30;
 .timescale -9 -12;
L_0x1b7cae0/d .functor NAND 1, L_0x1b7c9b0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b7cae0 .delay (20000,20000,20000) L_0x1b7cae0/d;
L_0x1b7cbc0/d .functor NOT 1, L_0x1b7cae0, C4<0>, C4<0>, C4<0>;
L_0x1b7cbc0 .delay (10000,10000,10000) L_0x1b7cbc0/d;
L_0x1b7ccd0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b7ccd0 .delay (10000,10000,10000) L_0x1b7ccd0/d;
L_0x1b7cd90/d .functor NAND 1, L_0x1b7c860, L_0x1b7ccd0, C4<1>, C4<1>;
L_0x1b7cd90 .delay (20000,20000,20000) L_0x1b7cd90/d;
L_0x1b7cee0/d .functor NOT 1, L_0x1b7cd90, C4<0>, C4<0>, C4<0>;
L_0x1b7cee0 .delay (10000,10000,10000) L_0x1b7cee0/d;
L_0x1b7cfd0/d .functor NOR 1, L_0x1b7cee0, L_0x1b7cbc0, C4<0>, C4<0>;
L_0x1b7cfd0 .delay (20000,20000,20000) L_0x1b7cfd0/d;
L_0x1b7d170/d .functor NOT 1, L_0x1b7cfd0, C4<0>, C4<0>, C4<0>;
L_0x1b7d170 .delay (10000,10000,10000) L_0x1b7d170/d;
v0x1a75110_0 .net "and_in0ncom", 0 0, L_0x1b7cee0; 1 drivers
v0x1a75190_0 .net "and_in1com", 0 0, L_0x1b7cbc0; 1 drivers
v0x1a75210_0 .alias "in0", 0 0, v0x1a757d0_0;
v0x1a75290_0 .alias "in1", 0 0, v0x1a75850_0;
v0x1a75310_0 .net "nand_in0ncom", 0 0, L_0x1b7cd90; 1 drivers
v0x1a75390_0 .net "nand_in1com", 0 0, L_0x1b7cae0; 1 drivers
v0x1a75410_0 .net "ncom", 0 0, L_0x1b7ccd0; 1 drivers
v0x1a75490_0 .net "nor_wire", 0 0, L_0x1b7cfd0; 1 drivers
v0x1a75560_0 .alias "result", 0 0, v0x1a79320_0;
v0x1a75630_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a72970 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a72880;
 .timescale -9 -12;
v0x1a74780_0 .alias "in0", 0 0, v0x1a4e730_0;
v0x1a74830_0 .alias "in1", 0 0, v0x1a79430_0;
v0x1a748e0_0 .alias "in2", 0 0, v0x1a4e840_0;
v0x1a74990_0 .alias "in3", 0 0, v0x1a79320_0;
v0x1a74a70_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a74b20_0 .alias "result", 0 0, v0x1a4e580_0;
v0x1a74ba0_0 .net "sel0", 0 0, L_0x1b7f290; 1 drivers
v0x1a74c20_0 .net "sel1", 0 0, L_0x1b7f350; 1 drivers
v0x1a74ca0_0 .net "sel2", 0 0, L_0x1b7f480; 1 drivers
v0x1a74d50_0 .net "w0", 0 0, L_0x1b7d930; 1 drivers
v0x1a74e30_0 .net "w1", 0 0, L_0x1b7e0b0; 1 drivers
v0x1a74eb0_0 .net "w2", 0 0, L_0x1b7e900; 1 drivers
S_0x1a74030 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a72970;
 .timescale -9 -12;
L_0x1b7d2a0/d .functor NAND 1, L_0x1b7bcd0, L_0x1b7f290, C4<1>, C4<1>;
L_0x1b7d2a0 .delay (20000,20000,20000) L_0x1b7d2a0/d;
L_0x1b7d380/d .functor NOT 1, L_0x1b7d2a0, C4<0>, C4<0>, C4<0>;
L_0x1b7d380 .delay (10000,10000,10000) L_0x1b7d380/d;
L_0x1b7d490/d .functor NOT 1, L_0x1b7f290, C4<0>, C4<0>, C4<0>;
L_0x1b7d490 .delay (10000,10000,10000) L_0x1b7d490/d;
L_0x1b7d5e0/d .functor NAND 1, L_0x1b7afd0, L_0x1b7d490, C4<1>, C4<1>;
L_0x1b7d5e0 .delay (20000,20000,20000) L_0x1b7d5e0/d;
L_0x1b7d6a0/d .functor NOT 1, L_0x1b7d5e0, C4<0>, C4<0>, C4<0>;
L_0x1b7d6a0 .delay (10000,10000,10000) L_0x1b7d6a0/d;
L_0x1b7d790/d .functor NOR 1, L_0x1b7d6a0, L_0x1b7d380, C4<0>, C4<0>;
L_0x1b7d790 .delay (20000,20000,20000) L_0x1b7d790/d;
L_0x1b7d930/d .functor NOT 1, L_0x1b7d790, C4<0>, C4<0>, C4<0>;
L_0x1b7d930 .delay (10000,10000,10000) L_0x1b7d930/d;
v0x1a74120_0 .net "and_in0ncom", 0 0, L_0x1b7d6a0; 1 drivers
v0x1a741e0_0 .net "and_in1com", 0 0, L_0x1b7d380; 1 drivers
v0x1a74280_0 .alias "in0", 0 0, v0x1a4e730_0;
v0x1a74320_0 .alias "in1", 0 0, v0x1a79430_0;
v0x1a743a0_0 .net "nand_in0ncom", 0 0, L_0x1b7d5e0; 1 drivers
v0x1a74440_0 .net "nand_in1com", 0 0, L_0x1b7d2a0; 1 drivers
v0x1a744e0_0 .net "ncom", 0 0, L_0x1b7d490; 1 drivers
v0x1a74580_0 .net "nor_wire", 0 0, L_0x1b7d790; 1 drivers
v0x1a74620_0 .alias "result", 0 0, v0x1a74d50_0;
v0x1a746a0_0 .alias "sel0", 0 0, v0x1a74ba0_0;
S_0x1a738e0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a72970;
 .timescale -9 -12;
L_0x1b7da60/d .functor NAND 1, L_0x1b7d170, L_0x1b7f290, C4<1>, C4<1>;
L_0x1b7da60 .delay (20000,20000,20000) L_0x1b7da60/d;
L_0x1b7db40/d .functor NOT 1, L_0x1b7da60, C4<0>, C4<0>, C4<0>;
L_0x1b7db40 .delay (10000,10000,10000) L_0x1b7db40/d;
L_0x1b7dc50/d .functor NOT 1, L_0x1b7f290, C4<0>, C4<0>, C4<0>;
L_0x1b7dc50 .delay (10000,10000,10000) L_0x1b7dc50/d;
L_0x1b7dd10/d .functor NAND 1, L_0x1b7c730, L_0x1b7dc50, C4<1>, C4<1>;
L_0x1b7dd10 .delay (20000,20000,20000) L_0x1b7dd10/d;
L_0x1b7de20/d .functor NOT 1, L_0x1b7dd10, C4<0>, C4<0>, C4<0>;
L_0x1b7de20 .delay (10000,10000,10000) L_0x1b7de20/d;
L_0x1b7df10/d .functor NOR 1, L_0x1b7de20, L_0x1b7db40, C4<0>, C4<0>;
L_0x1b7df10 .delay (20000,20000,20000) L_0x1b7df10/d;
L_0x1b7e0b0/d .functor NOT 1, L_0x1b7df10, C4<0>, C4<0>, C4<0>;
L_0x1b7e0b0 .delay (10000,10000,10000) L_0x1b7e0b0/d;
v0x1a739d0_0 .net "and_in0ncom", 0 0, L_0x1b7de20; 1 drivers
v0x1a73a90_0 .net "and_in1com", 0 0, L_0x1b7db40; 1 drivers
v0x1a73b30_0 .alias "in0", 0 0, v0x1a4e840_0;
v0x1a73bd0_0 .alias "in1", 0 0, v0x1a79320_0;
v0x1a73c50_0 .net "nand_in0ncom", 0 0, L_0x1b7dd10; 1 drivers
v0x1a73cf0_0 .net "nand_in1com", 0 0, L_0x1b7da60; 1 drivers
v0x1a73d90_0 .net "ncom", 0 0, L_0x1b7dc50; 1 drivers
v0x1a73e30_0 .net "nor_wire", 0 0, L_0x1b7df10; 1 drivers
v0x1a73ed0_0 .alias "result", 0 0, v0x1a74e30_0;
v0x1a73f50_0 .alias "sel0", 0 0, v0x1a74ba0_0;
S_0x1a73190 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a72970;
 .timescale -9 -12;
L_0x1b7e1e0/d .functor NAND 1, L_0x1b7e0b0, L_0x1b7f350, C4<1>, C4<1>;
L_0x1b7e1e0 .delay (20000,20000,20000) L_0x1b7e1e0/d;
L_0x1b7e350/d .functor NOT 1, L_0x1b7e1e0, C4<0>, C4<0>, C4<0>;
L_0x1b7e350 .delay (10000,10000,10000) L_0x1b7e350/d;
L_0x1b7e460/d .functor NOT 1, L_0x1b7f350, C4<0>, C4<0>, C4<0>;
L_0x1b7e460 .delay (10000,10000,10000) L_0x1b7e460/d;
L_0x1b7e520/d .functor NAND 1, L_0x1b7d930, L_0x1b7e460, C4<1>, C4<1>;
L_0x1b7e520 .delay (20000,20000,20000) L_0x1b7e520/d;
L_0x1b7e670/d .functor NOT 1, L_0x1b7e520, C4<0>, C4<0>, C4<0>;
L_0x1b7e670 .delay (10000,10000,10000) L_0x1b7e670/d;
L_0x1b7e760/d .functor NOR 1, L_0x1b7e670, L_0x1b7e350, C4<0>, C4<0>;
L_0x1b7e760 .delay (20000,20000,20000) L_0x1b7e760/d;
L_0x1b7e900/d .functor NOT 1, L_0x1b7e760, C4<0>, C4<0>, C4<0>;
L_0x1b7e900 .delay (10000,10000,10000) L_0x1b7e900/d;
v0x1a73280_0 .net "and_in0ncom", 0 0, L_0x1b7e670; 1 drivers
v0x1a73340_0 .net "and_in1com", 0 0, L_0x1b7e350; 1 drivers
v0x1a733e0_0 .alias "in0", 0 0, v0x1a74d50_0;
v0x1a73480_0 .alias "in1", 0 0, v0x1a74e30_0;
v0x1a73500_0 .net "nand_in0ncom", 0 0, L_0x1b7e520; 1 drivers
v0x1a735a0_0 .net "nand_in1com", 0 0, L_0x1b7e1e0; 1 drivers
v0x1a73640_0 .net "ncom", 0 0, L_0x1b7e460; 1 drivers
v0x1a736e0_0 .net "nor_wire", 0 0, L_0x1b7e760; 1 drivers
v0x1a73780_0 .alias "result", 0 0, v0x1a74eb0_0;
v0x1a73800_0 .alias "sel0", 0 0, v0x1a74c20_0;
S_0x1a72a60 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a72970;
 .timescale -9 -12;
L_0x1b7ea30/d .functor NAND 1, C4<0>, L_0x1b7f480, C4<1>, C4<1>;
L_0x1b7ea30 .delay (20000,20000,20000) L_0x1b7ea30/d;
L_0x1b7ebb0/d .functor NOT 1, L_0x1b7ea30, C4<0>, C4<0>, C4<0>;
L_0x1b7ebb0 .delay (10000,10000,10000) L_0x1b7ebb0/d;
L_0x1b7ecc0/d .functor NOT 1, L_0x1b7f480, C4<0>, C4<0>, C4<0>;
L_0x1b7ecc0 .delay (10000,10000,10000) L_0x1b7ecc0/d;
L_0x1b7ed80/d .functor NAND 1, L_0x1b7e900, L_0x1b7ecc0, C4<1>, C4<1>;
L_0x1b7ed80 .delay (20000,20000,20000) L_0x1b7ed80/d;
L_0x1b7eed0/d .functor NOT 1, L_0x1b7ed80, C4<0>, C4<0>, C4<0>;
L_0x1b7eed0 .delay (10000,10000,10000) L_0x1b7eed0/d;
L_0x1b7efc0/d .functor NOR 1, L_0x1b7eed0, L_0x1b7ebb0, C4<0>, C4<0>;
L_0x1b7efc0 .delay (20000,20000,20000) L_0x1b7efc0/d;
L_0x1b7f160/d .functor NOT 1, L_0x1b7efc0, C4<0>, C4<0>, C4<0>;
L_0x1b7f160 .delay (10000,10000,10000) L_0x1b7f160/d;
v0x1a72b50_0 .net "and_in0ncom", 0 0, L_0x1b7eed0; 1 drivers
v0x1a72bd0_0 .net "and_in1com", 0 0, L_0x1b7ebb0; 1 drivers
v0x1a72c70_0 .alias "in0", 0 0, v0x1a74eb0_0;
v0x1a72d10_0 .alias "in1", 0 0, v0x1a74a70_0;
v0x1a72d90_0 .net "nand_in0ncom", 0 0, L_0x1b7ed80; 1 drivers
v0x1a72e30_0 .net "nand_in1com", 0 0, L_0x1b7ea30; 1 drivers
v0x1a72f10_0 .net "ncom", 0 0, L_0x1b7ecc0; 1 drivers
v0x1a72fb0_0 .net "nor_wire", 0 0, L_0x1b7efc0; 1 drivers
v0x1a73050_0 .alias "result", 0 0, v0x1a4e580_0;
v0x1a730f0_0 .alias "sel0", 0 0, v0x1a74ca0_0;
S_0x1a6bda0 .scope generate, "ALU32[19]" "ALU32[19]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a6a778 .param/l "i" 2 105, +C4<010011>;
S_0x1a6bed0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a6bda0;
 .timescale -9 -12;
L_0x1b7fa30/d .functor NOT 1, L_0x1b7f7f0, C4<0>, C4<0>, C4<0>;
L_0x1b7fa30 .delay (10000,10000,10000) L_0x1b7fa30/d;
v0x1a71c50_0 .net "carryin", 0 0, L_0x1b7f890; 1 drivers
v0x1a71cf0_0 .net "carryout", 0 0, L_0x1b81260; 1 drivers
v0x1a71d70_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a71df0_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a71e70_0 .net "notB", 0 0, L_0x1b7fa30; 1 drivers
v0x1a71ef0_0 .net "operandA", 0 0, L_0x1b7f750; 1 drivers
v0x1a71f70_0 .net "operandB", 0 0, L_0x1b7f7f0; 1 drivers
v0x1a72080_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a72100_0 .net "result", 0 0, L_0x1b84d50; 1 drivers
v0x1a721d0_0 .net "trueB", 0 0, L_0x1b800a0; 1 drivers
v0x1a722b0_0 .net "wAddSub", 0 0, L_0x1b80bc0; 1 drivers
v0x1a723c0_0 .net "wNandAnd", 0 0, L_0x1b82320; 1 drivers
v0x1a72540_0 .net "wNorOr", 0 0, L_0x1b82d60; 1 drivers
v0x1a72650_0 .net "wXor", 0 0, L_0x1b818c0; 1 drivers
L_0x1b84e80 .part v0x1af9c80_0, 0, 1;
L_0x1b84f40 .part v0x1af9c80_0, 1, 1;
L_0x1b85070 .part v0x1af9c80_0, 2, 1;
S_0x1a71480 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a6bed0;
 .timescale -9 -12;
L_0x1b7faf0/d .functor NAND 1, L_0x1b7fa30, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b7faf0 .delay (20000,20000,20000) L_0x1b7faf0/d;
L_0x1b7fbd0/d .functor NOT 1, L_0x1b7faf0, C4<0>, C4<0>, C4<0>;
L_0x1b7fbd0 .delay (10000,10000,10000) L_0x1b7fbd0/d;
L_0x1b7fc90/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b7fc90 .delay (10000,10000,10000) L_0x1b7fc90/d;
L_0x1b7fd50/d .functor NAND 1, L_0x1b7f7f0, L_0x1b7fc90, C4<1>, C4<1>;
L_0x1b7fd50 .delay (20000,20000,20000) L_0x1b7fd50/d;
L_0x1b7fe10/d .functor NOT 1, L_0x1b7fd50, C4<0>, C4<0>, C4<0>;
L_0x1b7fe10 .delay (10000,10000,10000) L_0x1b7fe10/d;
L_0x1b7ff00/d .functor NOR 1, L_0x1b7fe10, L_0x1b7fbd0, C4<0>, C4<0>;
L_0x1b7ff00 .delay (20000,20000,20000) L_0x1b7ff00/d;
L_0x1b800a0/d .functor NOT 1, L_0x1b7ff00, C4<0>, C4<0>, C4<0>;
L_0x1b800a0 .delay (10000,10000,10000) L_0x1b800a0/d;
v0x1a71570_0 .net "and_in0ncom", 0 0, L_0x1b7fe10; 1 drivers
v0x1a71630_0 .net "and_in1com", 0 0, L_0x1b7fbd0; 1 drivers
v0x1a716d0_0 .alias "in0", 0 0, v0x1a71f70_0;
v0x1a71750_0 .alias "in1", 0 0, v0x1a71e70_0;
v0x1a717d0_0 .net "nand_in0ncom", 0 0, L_0x1b7fd50; 1 drivers
v0x1a71870_0 .net "nand_in1com", 0 0, L_0x1b7faf0; 1 drivers
v0x1a71910_0 .net "ncom", 0 0, L_0x1b7fc90; 1 drivers
v0x1a719b0_0 .net "nor_wire", 0 0, L_0x1b7ff00; 1 drivers
v0x1a71aa0_0 .alias "result", 0 0, v0x1a721d0_0;
v0x1a71b70_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a70190 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a6bed0;
 .timescale -9 -12;
L_0x1b80cd0/d .functor NAND 1, L_0x1b7f750, L_0x1b800a0, C4<1>, C4<1>;
L_0x1b80cd0 .delay (20000,20000,20000) L_0x1b80cd0/d;
L_0x1b80e60/d .functor NOT 1, L_0x1b80cd0, C4<0>, C4<0>, C4<0>;
L_0x1b80e60 .delay (10000,10000,10000) L_0x1b80e60/d;
L_0x1b80f50/d .functor NAND 1, L_0x1b7f890, L_0x1b80620, C4<1>, C4<1>;
L_0x1b80f50 .delay (20000,20000,20000) L_0x1b80f50/d;
L_0x1b81010/d .functor NOT 1, L_0x1b80f50, C4<0>, C4<0>, C4<0>;
L_0x1b81010 .delay (10000,10000,10000) L_0x1b81010/d;
L_0x1b81120/d .functor NOR 1, L_0x1b81010, L_0x1b80e60, C4<0>, C4<0>;
L_0x1b81120 .delay (20000,20000,20000) L_0x1b81120/d;
L_0x1b81260/d .functor NOT 1, L_0x1b81120, C4<0>, C4<0>, C4<0>;
L_0x1b81260 .delay (10000,10000,10000) L_0x1b81260/d;
v0x1a70d70_0 .alias "a", 0 0, v0x1a71ef0_0;
v0x1a70e80_0 .net "and_ab", 0 0, L_0x1b80e60; 1 drivers
v0x1a70f20_0 .net "and_xor_ab_c", 0 0, L_0x1b81010; 1 drivers
v0x1a70fc0_0 .alias "b", 0 0, v0x1a721d0_0;
v0x1a71040_0 .alias "carryin", 0 0, v0x1a71c50_0;
v0x1a710c0_0 .alias "carryout", 0 0, v0x1a71cf0_0;
v0x1a71180_0 .net "nand_ab", 0 0, L_0x1b80cd0; 1 drivers
v0x1a71200_0 .net "nand_xor_ab_c", 0 0, L_0x1b80f50; 1 drivers
v0x1a71280_0 .net "nco", 0 0, L_0x1b81120; 1 drivers
v0x1a71320_0 .alias "sum", 0 0, v0x1a722b0_0;
v0x1a71400_0 .net "xor_ab", 0 0, L_0x1b80620; 1 drivers
S_0x1a70820 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a70190;
 .timescale -9 -12;
L_0x1b80210/d .functor NAND 1, L_0x1b7f750, L_0x1b800a0, C4<1>, C4<1>;
L_0x1b80210 .delay (20000,20000,20000) L_0x1b80210/d;
L_0x1b802f0/d .functor NOR 1, L_0x1b7f750, L_0x1b800a0, C4<0>, C4<0>;
L_0x1b802f0 .delay (20000,20000,20000) L_0x1b802f0/d;
L_0x1b803b0/d .functor NOT 1, L_0x1b802f0, C4<0>, C4<0>, C4<0>;
L_0x1b803b0 .delay (10000,10000,10000) L_0x1b803b0/d;
L_0x1b804c0/d .functor NAND 1, L_0x1b803b0, L_0x1b80210, C4<1>, C4<1>;
L_0x1b804c0 .delay (20000,20000,20000) L_0x1b804c0/d;
L_0x1b80620/d .functor NOT 1, L_0x1b804c0, C4<0>, C4<0>, C4<0>;
L_0x1b80620 .delay (10000,10000,10000) L_0x1b80620/d;
v0x1a70910_0 .alias "a", 0 0, v0x1a71ef0_0;
v0x1a709b0_0 .alias "b", 0 0, v0x1a721d0_0;
v0x1a70a50_0 .net "nand_ab", 0 0, L_0x1b80210; 1 drivers
v0x1a70af0_0 .net "nor_ab", 0 0, L_0x1b802f0; 1 drivers
v0x1a70b70_0 .net "nxor_ab", 0 0, L_0x1b804c0; 1 drivers
v0x1a70c10_0 .net "or_ab", 0 0, L_0x1b803b0; 1 drivers
v0x1a70cf0_0 .alias "result", 0 0, v0x1a71400_0;
S_0x1a70280 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a70190;
 .timescale -9 -12;
L_0x1b80730/d .functor NAND 1, L_0x1b80620, L_0x1b7f890, C4<1>, C4<1>;
L_0x1b80730 .delay (20000,20000,20000) L_0x1b80730/d;
L_0x1b808a0/d .functor NOR 1, L_0x1b80620, L_0x1b7f890, C4<0>, C4<0>;
L_0x1b808a0 .delay (20000,20000,20000) L_0x1b808a0/d;
L_0x1b809f0/d .functor NOT 1, L_0x1b808a0, C4<0>, C4<0>, C4<0>;
L_0x1b809f0 .delay (10000,10000,10000) L_0x1b809f0/d;
L_0x1b80ab0/d .functor NAND 1, L_0x1b809f0, L_0x1b80730, C4<1>, C4<1>;
L_0x1b80ab0 .delay (20000,20000,20000) L_0x1b80ab0/d;
L_0x1b80bc0/d .functor NOT 1, L_0x1b80ab0, C4<0>, C4<0>, C4<0>;
L_0x1b80bc0 .delay (10000,10000,10000) L_0x1b80bc0/d;
v0x1a70370_0 .alias "a", 0 0, v0x1a71400_0;
v0x1a70410_0 .alias "b", 0 0, v0x1a71c50_0;
v0x1a704b0_0 .net "nand_ab", 0 0, L_0x1b80730; 1 drivers
v0x1a70550_0 .net "nor_ab", 0 0, L_0x1b808a0; 1 drivers
v0x1a705d0_0 .net "nxor_ab", 0 0, L_0x1b80ab0; 1 drivers
v0x1a70670_0 .net "or_ab", 0 0, L_0x1b809f0; 1 drivers
v0x1a70750_0 .alias "result", 0 0, v0x1a722b0_0;
S_0x1a6fc40 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a6bed0;
 .timescale -9 -12;
L_0x1b81420/d .functor NAND 1, L_0x1b7f750, L_0x1b7f7f0, C4<1>, C4<1>;
L_0x1b81420 .delay (20000,20000,20000) L_0x1b81420/d;
L_0x1b81500/d .functor NOR 1, L_0x1b7f750, L_0x1b7f7f0, C4<0>, C4<0>;
L_0x1b81500 .delay (20000,20000,20000) L_0x1b81500/d;
L_0x1b81690/d .functor NOT 1, L_0x1b81500, C4<0>, C4<0>, C4<0>;
L_0x1b81690 .delay (10000,10000,10000) L_0x1b81690/d;
L_0x1b81780/d .functor NAND 1, L_0x1b81690, L_0x1b81420, C4<1>, C4<1>;
L_0x1b81780 .delay (20000,20000,20000) L_0x1b81780/d;
L_0x1b818c0/d .functor NOT 1, L_0x1b81780, C4<0>, C4<0>, C4<0>;
L_0x1b818c0 .delay (10000,10000,10000) L_0x1b818c0/d;
v0x1a6fd30_0 .alias "a", 0 0, v0x1a71ef0_0;
v0x1a6fdb0_0 .alias "b", 0 0, v0x1a71f70_0;
v0x1a6fe80_0 .net "nand_ab", 0 0, L_0x1b81420; 1 drivers
v0x1a6ff00_0 .net "nor_ab", 0 0, L_0x1b81500; 1 drivers
v0x1a6ff80_0 .net "nxor_ab", 0 0, L_0x1b81780; 1 drivers
v0x1a70000_0 .net "or_ab", 0 0, L_0x1b81690; 1 drivers
v0x1a700c0_0 .alias "result", 0 0, v0x1a72650_0;
S_0x1a6f050 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a6bed0;
 .timescale -9 -12;
L_0x1b81a10/d .functor NAND 1, L_0x1b7f750, L_0x1b7f7f0, C4<1>, C4<1>;
L_0x1b81a10 .delay (20000,20000,20000) L_0x1b81a10/d;
L_0x1b81b60/d .functor NOT 1, L_0x1b81a10, C4<0>, C4<0>, C4<0>;
L_0x1b81b60 .delay (10000,10000,10000) L_0x1b81b60/d;
v0x1a6f8c0_0 .alias "a", 0 0, v0x1a71ef0_0;
v0x1a6f960_0 .net "and_ab", 0 0, L_0x1b81b60; 1 drivers
v0x1a6f9e0_0 .alias "b", 0 0, v0x1a71f70_0;
v0x1a6fa60_0 .net "nand_ab", 0 0, L_0x1b81a10; 1 drivers
v0x1a6fb40_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a6fbc0_0 .alias "result", 0 0, v0x1a723c0_0;
S_0x1a6f140 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a6f050;
 .timescale -9 -12;
L_0x1b81c90/d .functor NAND 1, L_0x1b81b60, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b81c90 .delay (20000,20000,20000) L_0x1b81c90/d;
L_0x1b81d70/d .functor NOT 1, L_0x1b81c90, C4<0>, C4<0>, C4<0>;
L_0x1b81d70 .delay (10000,10000,10000) L_0x1b81d70/d;
L_0x1b81e80/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b81e80 .delay (10000,10000,10000) L_0x1b81e80/d;
L_0x1b81f40/d .functor NAND 1, L_0x1b81a10, L_0x1b81e80, C4<1>, C4<1>;
L_0x1b81f40 .delay (20000,20000,20000) L_0x1b81f40/d;
L_0x1b82090/d .functor NOT 1, L_0x1b81f40, C4<0>, C4<0>, C4<0>;
L_0x1b82090 .delay (10000,10000,10000) L_0x1b82090/d;
L_0x1b82180/d .functor NOR 1, L_0x1b82090, L_0x1b81d70, C4<0>, C4<0>;
L_0x1b82180 .delay (20000,20000,20000) L_0x1b82180/d;
L_0x1b82320/d .functor NOT 1, L_0x1b82180, C4<0>, C4<0>, C4<0>;
L_0x1b82320 .delay (10000,10000,10000) L_0x1b82320/d;
v0x1a6f230_0 .net "and_in0ncom", 0 0, L_0x1b82090; 1 drivers
v0x1a6f2b0_0 .net "and_in1com", 0 0, L_0x1b81d70; 1 drivers
v0x1a6f330_0 .alias "in0", 0 0, v0x1a6fa60_0;
v0x1a6f3d0_0 .alias "in1", 0 0, v0x1a6f960_0;
v0x1a6f450_0 .net "nand_in0ncom", 0 0, L_0x1b81f40; 1 drivers
v0x1a6f4f0_0 .net "nand_in1com", 0 0, L_0x1b81c90; 1 drivers
v0x1a6f5d0_0 .net "ncom", 0 0, L_0x1b81e80; 1 drivers
v0x1a6f670_0 .net "nor_wire", 0 0, L_0x1b82180; 1 drivers
v0x1a6f710_0 .alias "result", 0 0, v0x1a723c0_0;
v0x1a6f7e0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a6e5b0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a6bed0;
 .timescale -9 -12;
L_0x1b82450/d .functor NOR 1, L_0x1b7f750, L_0x1b7f7f0, C4<0>, C4<0>;
L_0x1b82450 .delay (20000,20000,20000) L_0x1b82450/d;
L_0x1b825a0/d .functor NOT 1, L_0x1b82450, C4<0>, C4<0>, C4<0>;
L_0x1b825a0 .delay (10000,10000,10000) L_0x1b825a0/d;
v0x1a6ed30_0 .alias "a", 0 0, v0x1a71ef0_0;
v0x1a6edb0_0 .alias "b", 0 0, v0x1a71f70_0;
v0x1a6ee50_0 .net "nor_ab", 0 0, L_0x1b82450; 1 drivers
v0x1a6eed0_0 .net "or_ab", 0 0, L_0x1b825a0; 1 drivers
v0x1a6ef50_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a6efd0_0 .alias "result", 0 0, v0x1a72540_0;
S_0x1a6e6a0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a6e5b0;
 .timescale -9 -12;
L_0x1b826d0/d .functor NAND 1, L_0x1b825a0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b826d0 .delay (20000,20000,20000) L_0x1b826d0/d;
L_0x1b827b0/d .functor NOT 1, L_0x1b826d0, C4<0>, C4<0>, C4<0>;
L_0x1b827b0 .delay (10000,10000,10000) L_0x1b827b0/d;
L_0x1b828c0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b828c0 .delay (10000,10000,10000) L_0x1b828c0/d;
L_0x1b82980/d .functor NAND 1, L_0x1b82450, L_0x1b828c0, C4<1>, C4<1>;
L_0x1b82980 .delay (20000,20000,20000) L_0x1b82980/d;
L_0x1b82ad0/d .functor NOT 1, L_0x1b82980, C4<0>, C4<0>, C4<0>;
L_0x1b82ad0 .delay (10000,10000,10000) L_0x1b82ad0/d;
L_0x1b82bc0/d .functor NOR 1, L_0x1b82ad0, L_0x1b827b0, C4<0>, C4<0>;
L_0x1b82bc0 .delay (20000,20000,20000) L_0x1b82bc0/d;
L_0x1b82d60/d .functor NOT 1, L_0x1b82bc0, C4<0>, C4<0>, C4<0>;
L_0x1b82d60 .delay (10000,10000,10000) L_0x1b82d60/d;
v0x1a6e790_0 .net "and_in0ncom", 0 0, L_0x1b82ad0; 1 drivers
v0x1a6e810_0 .net "and_in1com", 0 0, L_0x1b827b0; 1 drivers
v0x1a6e890_0 .alias "in0", 0 0, v0x1a6ee50_0;
v0x1a6e910_0 .alias "in1", 0 0, v0x1a6eed0_0;
v0x1a6e990_0 .net "nand_in0ncom", 0 0, L_0x1b82980; 1 drivers
v0x1a6ea10_0 .net "nand_in1com", 0 0, L_0x1b826d0; 1 drivers
v0x1a6ea90_0 .net "ncom", 0 0, L_0x1b828c0; 1 drivers
v0x1a6eb10_0 .net "nor_wire", 0 0, L_0x1b82bc0; 1 drivers
v0x1a6ebe0_0 .alias "result", 0 0, v0x1a72540_0;
v0x1a6ecb0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a6bfc0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a6bed0;
 .timescale -9 -12;
v0x1a6de00_0 .alias "in0", 0 0, v0x1a722b0_0;
v0x1a6deb0_0 .alias "in1", 0 0, v0x1a72650_0;
v0x1a6df60_0 .alias "in2", 0 0, v0x1a723c0_0;
v0x1a6e010_0 .alias "in3", 0 0, v0x1a72540_0;
v0x1a6e0f0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a6e1a0_0 .alias "result", 0 0, v0x1a72100_0;
v0x1a6e220_0 .net "sel0", 0 0, L_0x1b84e80; 1 drivers
v0x1a6e2a0_0 .net "sel1", 0 0, L_0x1b84f40; 1 drivers
v0x1a6e320_0 .net "sel2", 0 0, L_0x1b85070; 1 drivers
v0x1a6e3d0_0 .net "w0", 0 0, L_0x1b83520; 1 drivers
v0x1a6e4b0_0 .net "w1", 0 0, L_0x1b83ca0; 1 drivers
v0x1a6e530_0 .net "w2", 0 0, L_0x1b844f0; 1 drivers
S_0x1a6d680 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a6bfc0;
 .timescale -9 -12;
L_0x1b82e90/d .functor NAND 1, L_0x1b818c0, L_0x1b84e80, C4<1>, C4<1>;
L_0x1b82e90 .delay (20000,20000,20000) L_0x1b82e90/d;
L_0x1b82f70/d .functor NOT 1, L_0x1b82e90, C4<0>, C4<0>, C4<0>;
L_0x1b82f70 .delay (10000,10000,10000) L_0x1b82f70/d;
L_0x1b83080/d .functor NOT 1, L_0x1b84e80, C4<0>, C4<0>, C4<0>;
L_0x1b83080 .delay (10000,10000,10000) L_0x1b83080/d;
L_0x1b831d0/d .functor NAND 1, L_0x1b80bc0, L_0x1b83080, C4<1>, C4<1>;
L_0x1b831d0 .delay (20000,20000,20000) L_0x1b831d0/d;
L_0x1b83290/d .functor NOT 1, L_0x1b831d0, C4<0>, C4<0>, C4<0>;
L_0x1b83290 .delay (10000,10000,10000) L_0x1b83290/d;
L_0x1b83380/d .functor NOR 1, L_0x1b83290, L_0x1b82f70, C4<0>, C4<0>;
L_0x1b83380 .delay (20000,20000,20000) L_0x1b83380/d;
L_0x1b83520/d .functor NOT 1, L_0x1b83380, C4<0>, C4<0>, C4<0>;
L_0x1b83520 .delay (10000,10000,10000) L_0x1b83520/d;
v0x1a6d770_0 .net "and_in0ncom", 0 0, L_0x1b83290; 1 drivers
v0x1a6d830_0 .net "and_in1com", 0 0, L_0x1b82f70; 1 drivers
v0x1a6d8d0_0 .alias "in0", 0 0, v0x1a722b0_0;
v0x1a6d970_0 .alias "in1", 0 0, v0x1a72650_0;
v0x1a6d9f0_0 .net "nand_in0ncom", 0 0, L_0x1b831d0; 1 drivers
v0x1a6da90_0 .net "nand_in1com", 0 0, L_0x1b82e90; 1 drivers
v0x1a6db30_0 .net "ncom", 0 0, L_0x1b83080; 1 drivers
v0x1a6dbd0_0 .net "nor_wire", 0 0, L_0x1b83380; 1 drivers
v0x1a6dc70_0 .alias "result", 0 0, v0x1a6e3d0_0;
v0x1a6dcf0_0 .alias "sel0", 0 0, v0x1a6e220_0;
S_0x1a6cf30 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a6bfc0;
 .timescale -9 -12;
L_0x1b83650/d .functor NAND 1, L_0x1b82d60, L_0x1b84e80, C4<1>, C4<1>;
L_0x1b83650 .delay (20000,20000,20000) L_0x1b83650/d;
L_0x1b83730/d .functor NOT 1, L_0x1b83650, C4<0>, C4<0>, C4<0>;
L_0x1b83730 .delay (10000,10000,10000) L_0x1b83730/d;
L_0x1b83840/d .functor NOT 1, L_0x1b84e80, C4<0>, C4<0>, C4<0>;
L_0x1b83840 .delay (10000,10000,10000) L_0x1b83840/d;
L_0x1b83900/d .functor NAND 1, L_0x1b82320, L_0x1b83840, C4<1>, C4<1>;
L_0x1b83900 .delay (20000,20000,20000) L_0x1b83900/d;
L_0x1b83a10/d .functor NOT 1, L_0x1b83900, C4<0>, C4<0>, C4<0>;
L_0x1b83a10 .delay (10000,10000,10000) L_0x1b83a10/d;
L_0x1b83b00/d .functor NOR 1, L_0x1b83a10, L_0x1b83730, C4<0>, C4<0>;
L_0x1b83b00 .delay (20000,20000,20000) L_0x1b83b00/d;
L_0x1b83ca0/d .functor NOT 1, L_0x1b83b00, C4<0>, C4<0>, C4<0>;
L_0x1b83ca0 .delay (10000,10000,10000) L_0x1b83ca0/d;
v0x1a6d020_0 .net "and_in0ncom", 0 0, L_0x1b83a10; 1 drivers
v0x1a6d0e0_0 .net "and_in1com", 0 0, L_0x1b83730; 1 drivers
v0x1a6d180_0 .alias "in0", 0 0, v0x1a723c0_0;
v0x1a6d220_0 .alias "in1", 0 0, v0x1a72540_0;
v0x1a6d2a0_0 .net "nand_in0ncom", 0 0, L_0x1b83900; 1 drivers
v0x1a6d340_0 .net "nand_in1com", 0 0, L_0x1b83650; 1 drivers
v0x1a6d3e0_0 .net "ncom", 0 0, L_0x1b83840; 1 drivers
v0x1a6d480_0 .net "nor_wire", 0 0, L_0x1b83b00; 1 drivers
v0x1a6d520_0 .alias "result", 0 0, v0x1a6e4b0_0;
v0x1a6d5a0_0 .alias "sel0", 0 0, v0x1a6e220_0;
S_0x1a6c7e0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a6bfc0;
 .timescale -9 -12;
L_0x1b83dd0/d .functor NAND 1, L_0x1b83ca0, L_0x1b84f40, C4<1>, C4<1>;
L_0x1b83dd0 .delay (20000,20000,20000) L_0x1b83dd0/d;
L_0x1b83f40/d .functor NOT 1, L_0x1b83dd0, C4<0>, C4<0>, C4<0>;
L_0x1b83f40 .delay (10000,10000,10000) L_0x1b83f40/d;
L_0x1b84050/d .functor NOT 1, L_0x1b84f40, C4<0>, C4<0>, C4<0>;
L_0x1b84050 .delay (10000,10000,10000) L_0x1b84050/d;
L_0x1b84110/d .functor NAND 1, L_0x1b83520, L_0x1b84050, C4<1>, C4<1>;
L_0x1b84110 .delay (20000,20000,20000) L_0x1b84110/d;
L_0x1b84260/d .functor NOT 1, L_0x1b84110, C4<0>, C4<0>, C4<0>;
L_0x1b84260 .delay (10000,10000,10000) L_0x1b84260/d;
L_0x1b84350/d .functor NOR 1, L_0x1b84260, L_0x1b83f40, C4<0>, C4<0>;
L_0x1b84350 .delay (20000,20000,20000) L_0x1b84350/d;
L_0x1b844f0/d .functor NOT 1, L_0x1b84350, C4<0>, C4<0>, C4<0>;
L_0x1b844f0 .delay (10000,10000,10000) L_0x1b844f0/d;
v0x1a6c8d0_0 .net "and_in0ncom", 0 0, L_0x1b84260; 1 drivers
v0x1a6c990_0 .net "and_in1com", 0 0, L_0x1b83f40; 1 drivers
v0x1a6ca30_0 .alias "in0", 0 0, v0x1a6e3d0_0;
v0x1a6cad0_0 .alias "in1", 0 0, v0x1a6e4b0_0;
v0x1a6cb50_0 .net "nand_in0ncom", 0 0, L_0x1b84110; 1 drivers
v0x1a6cbf0_0 .net "nand_in1com", 0 0, L_0x1b83dd0; 1 drivers
v0x1a6cc90_0 .net "ncom", 0 0, L_0x1b84050; 1 drivers
v0x1a6cd30_0 .net "nor_wire", 0 0, L_0x1b84350; 1 drivers
v0x1a6cdd0_0 .alias "result", 0 0, v0x1a6e530_0;
v0x1a6ce50_0 .alias "sel0", 0 0, v0x1a6e2a0_0;
S_0x1a6c0b0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a6bfc0;
 .timescale -9 -12;
L_0x1b84620/d .functor NAND 1, C4<0>, L_0x1b85070, C4<1>, C4<1>;
L_0x1b84620 .delay (20000,20000,20000) L_0x1b84620/d;
L_0x1b847a0/d .functor NOT 1, L_0x1b84620, C4<0>, C4<0>, C4<0>;
L_0x1b847a0 .delay (10000,10000,10000) L_0x1b847a0/d;
L_0x1b848b0/d .functor NOT 1, L_0x1b85070, C4<0>, C4<0>, C4<0>;
L_0x1b848b0 .delay (10000,10000,10000) L_0x1b848b0/d;
L_0x1b84970/d .functor NAND 1, L_0x1b844f0, L_0x1b848b0, C4<1>, C4<1>;
L_0x1b84970 .delay (20000,20000,20000) L_0x1b84970/d;
L_0x1b84ac0/d .functor NOT 1, L_0x1b84970, C4<0>, C4<0>, C4<0>;
L_0x1b84ac0 .delay (10000,10000,10000) L_0x1b84ac0/d;
L_0x1b84bb0/d .functor NOR 1, L_0x1b84ac0, L_0x1b847a0, C4<0>, C4<0>;
L_0x1b84bb0 .delay (20000,20000,20000) L_0x1b84bb0/d;
L_0x1b84d50/d .functor NOT 1, L_0x1b84bb0, C4<0>, C4<0>, C4<0>;
L_0x1b84d50 .delay (10000,10000,10000) L_0x1b84d50/d;
v0x1a6c1a0_0 .net "and_in0ncom", 0 0, L_0x1b84ac0; 1 drivers
v0x1a6c220_0 .net "and_in1com", 0 0, L_0x1b847a0; 1 drivers
v0x1a6c2c0_0 .alias "in0", 0 0, v0x1a6e530_0;
v0x1a6c360_0 .alias "in1", 0 0, v0x1a6e0f0_0;
v0x1a6c3e0_0 .net "nand_in0ncom", 0 0, L_0x1b84970; 1 drivers
v0x1a6c480_0 .net "nand_in1com", 0 0, L_0x1b84620; 1 drivers
v0x1a6c560_0 .net "ncom", 0 0, L_0x1b848b0; 1 drivers
v0x1a6c600_0 .net "nor_wire", 0 0, L_0x1b84bb0; 1 drivers
v0x1a6c6a0_0 .alias "result", 0 0, v0x1a72100_0;
v0x1a6c740_0 .alias "sel0", 0 0, v0x1a6e320_0;
S_0x1a65420 .scope generate, "ALU32[20]" "ALU32[20]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a63e18 .param/l "i" 2 105, +C4<010100>;
S_0x1a65550 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a65420;
 .timescale -9 -12;
L_0x1b7f930/d .functor NOT 1, L_0x1b854f0, C4<0>, C4<0>, C4<0>;
L_0x1b7f930 .delay (10000,10000,10000) L_0x1b7f930/d;
v0x1a6b2a0_0 .net "carryin", 0 0, L_0x1b85590; 1 drivers
v0x1a6b340_0 .net "carryout", 0 0, L_0x1b86e80; 1 drivers
v0x1a6b3c0_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a6b440_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a6b4c0_0 .net "notB", 0 0, L_0x1b7f930; 1 drivers
v0x1a6b540_0 .net "operandA", 0 0, L_0x1b85450; 1 drivers
v0x1a6b5c0_0 .net "operandB", 0 0, L_0x1b854f0; 1 drivers
v0x1a6b6d0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a6b750_0 .net "result", 0 0, L_0x1b8a970; 1 drivers
v0x1a6b820_0 .net "trueB", 0 0, L_0x1b85c60; 1 drivers
v0x1a6b900_0 .net "wAddSub", 0 0, L_0x1b867e0; 1 drivers
v0x1a6ba10_0 .net "wNandAnd", 0 0, L_0x1b87f40; 1 drivers
v0x1a6bb90_0 .net "wNorOr", 0 0, L_0x1b88980; 1 drivers
v0x1a6bca0_0 .net "wXor", 0 0, L_0x1b874e0; 1 drivers
L_0x1b8aaa0 .part v0x1af9c80_0, 0, 1;
L_0x1b8ab60 .part v0x1af9c80_0, 1, 1;
L_0x1b8ac90 .part v0x1af9c80_0, 2, 1;
S_0x1a6aad0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a65550;
 .timescale -9 -12;
L_0x1b856b0/d .functor NAND 1, L_0x1b7f930, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b856b0 .delay (20000,20000,20000) L_0x1b856b0/d;
L_0x1b85790/d .functor NOT 1, L_0x1b856b0, C4<0>, C4<0>, C4<0>;
L_0x1b85790 .delay (10000,10000,10000) L_0x1b85790/d;
L_0x1b85850/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b85850 .delay (10000,10000,10000) L_0x1b85850/d;
L_0x1b85910/d .functor NAND 1, L_0x1b854f0, L_0x1b85850, C4<1>, C4<1>;
L_0x1b85910 .delay (20000,20000,20000) L_0x1b85910/d;
L_0x1b859d0/d .functor NOT 1, L_0x1b85910, C4<0>, C4<0>, C4<0>;
L_0x1b859d0 .delay (10000,10000,10000) L_0x1b859d0/d;
L_0x1b85ac0/d .functor NOR 1, L_0x1b859d0, L_0x1b85790, C4<0>, C4<0>;
L_0x1b85ac0 .delay (20000,20000,20000) L_0x1b85ac0/d;
L_0x1b85c60/d .functor NOT 1, L_0x1b85ac0, C4<0>, C4<0>, C4<0>;
L_0x1b85c60 .delay (10000,10000,10000) L_0x1b85c60/d;
v0x1a6abc0_0 .net "and_in0ncom", 0 0, L_0x1b859d0; 1 drivers
v0x1a6ac80_0 .net "and_in1com", 0 0, L_0x1b85790; 1 drivers
v0x1a6ad20_0 .alias "in0", 0 0, v0x1a6b5c0_0;
v0x1a6ada0_0 .alias "in1", 0 0, v0x1a6b4c0_0;
v0x1a6ae20_0 .net "nand_in0ncom", 0 0, L_0x1b85910; 1 drivers
v0x1a6aec0_0 .net "nand_in1com", 0 0, L_0x1b856b0; 1 drivers
v0x1a6af60_0 .net "ncom", 0 0, L_0x1b85850; 1 drivers
v0x1a6b000_0 .net "nor_wire", 0 0, L_0x1b85ac0; 1 drivers
v0x1a6b0f0_0 .alias "result", 0 0, v0x1a6b820_0;
v0x1a6b1c0_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a697e0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a65550;
 .timescale -9 -12;
L_0x1b868f0/d .functor NAND 1, L_0x1b85450, L_0x1b85c60, C4<1>, C4<1>;
L_0x1b868f0 .delay (20000,20000,20000) L_0x1b868f0/d;
L_0x1b86a80/d .functor NOT 1, L_0x1b868f0, C4<0>, C4<0>, C4<0>;
L_0x1b86a80 .delay (10000,10000,10000) L_0x1b86a80/d;
L_0x1b86b70/d .functor NAND 1, L_0x1b85590, L_0x1b86240, C4<1>, C4<1>;
L_0x1b86b70 .delay (20000,20000,20000) L_0x1b86b70/d;
L_0x1b86c30/d .functor NOT 1, L_0x1b86b70, C4<0>, C4<0>, C4<0>;
L_0x1b86c30 .delay (10000,10000,10000) L_0x1b86c30/d;
L_0x1b86d40/d .functor NOR 1, L_0x1b86c30, L_0x1b86a80, C4<0>, C4<0>;
L_0x1b86d40 .delay (20000,20000,20000) L_0x1b86d40/d;
L_0x1b86e80/d .functor NOT 1, L_0x1b86d40, C4<0>, C4<0>, C4<0>;
L_0x1b86e80 .delay (10000,10000,10000) L_0x1b86e80/d;
v0x1a6a340_0 .alias "a", 0 0, v0x1a6b540_0;
v0x1a6a450_0 .net "and_ab", 0 0, L_0x1b86a80; 1 drivers
v0x1a6a4f0_0 .net "and_xor_ab_c", 0 0, L_0x1b86c30; 1 drivers
v0x1a6a590_0 .alias "b", 0 0, v0x1a6b820_0;
v0x1a6a670_0 .alias "carryin", 0 0, v0x1a6b2a0_0;
v0x1a6a6f0_0 .alias "carryout", 0 0, v0x1a6b340_0;
v0x1a6a7b0_0 .net "nand_ab", 0 0, L_0x1b868f0; 1 drivers
v0x1a6a830_0 .net "nand_xor_ab_c", 0 0, L_0x1b86b70; 1 drivers
v0x1a6a8d0_0 .net "nco", 0 0, L_0x1b86d40; 1 drivers
v0x1a6a970_0 .alias "sum", 0 0, v0x1a6b900_0;
v0x1a6aa50_0 .net "xor_ab", 0 0, L_0x1b86240; 1 drivers
S_0x1a69e70 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a697e0;
 .timescale -9 -12;
L_0x1b85dd0/d .functor NAND 1, L_0x1b85450, L_0x1b85c60, C4<1>, C4<1>;
L_0x1b85dd0 .delay (20000,20000,20000) L_0x1b85dd0/d;
L_0x1b85ed0/d .functor NOR 1, L_0x1b85450, L_0x1b85c60, C4<0>, C4<0>;
L_0x1b85ed0 .delay (20000,20000,20000) L_0x1b85ed0/d;
L_0x1b85fb0/d .functor NOT 1, L_0x1b85ed0, C4<0>, C4<0>, C4<0>;
L_0x1b85fb0 .delay (10000,10000,10000) L_0x1b85fb0/d;
L_0x1b860c0/d .functor NAND 1, L_0x1b85fb0, L_0x1b85dd0, C4<1>, C4<1>;
L_0x1b860c0 .delay (20000,20000,20000) L_0x1b860c0/d;
L_0x1b86240/d .functor NOT 1, L_0x1b860c0, C4<0>, C4<0>, C4<0>;
L_0x1b86240 .delay (10000,10000,10000) L_0x1b86240/d;
v0x1a69f60_0 .alias "a", 0 0, v0x1a6b540_0;
v0x1a69fe0_0 .alias "b", 0 0, v0x1a6b820_0;
v0x1a6a060_0 .net "nand_ab", 0 0, L_0x1b85dd0; 1 drivers
v0x1a6a0e0_0 .net "nor_ab", 0 0, L_0x1b85ed0; 1 drivers
v0x1a6a160_0 .net "nxor_ab", 0 0, L_0x1b860c0; 1 drivers
v0x1a6a1e0_0 .net "or_ab", 0 0, L_0x1b85fb0; 1 drivers
v0x1a6a2c0_0 .alias "result", 0 0, v0x1a6aa50_0;
S_0x1a698d0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a697e0;
 .timescale -9 -12;
L_0x1b86350/d .functor NAND 1, L_0x1b86240, L_0x1b85590, C4<1>, C4<1>;
L_0x1b86350 .delay (20000,20000,20000) L_0x1b86350/d;
L_0x1b864c0/d .functor NOR 1, L_0x1b86240, L_0x1b85590, C4<0>, C4<0>;
L_0x1b864c0 .delay (20000,20000,20000) L_0x1b864c0/d;
L_0x1b86610/d .functor NOT 1, L_0x1b864c0, C4<0>, C4<0>, C4<0>;
L_0x1b86610 .delay (10000,10000,10000) L_0x1b86610/d;
L_0x1b866d0/d .functor NAND 1, L_0x1b86610, L_0x1b86350, C4<1>, C4<1>;
L_0x1b866d0 .delay (20000,20000,20000) L_0x1b866d0/d;
L_0x1b867e0/d .functor NOT 1, L_0x1b866d0, C4<0>, C4<0>, C4<0>;
L_0x1b867e0 .delay (10000,10000,10000) L_0x1b867e0/d;
v0x1a699c0_0 .alias "a", 0 0, v0x1a6aa50_0;
v0x1a69a60_0 .alias "b", 0 0, v0x1a6b2a0_0;
v0x1a69b00_0 .net "nand_ab", 0 0, L_0x1b86350; 1 drivers
v0x1a69ba0_0 .net "nor_ab", 0 0, L_0x1b864c0; 1 drivers
v0x1a69c20_0 .net "nxor_ab", 0 0, L_0x1b866d0; 1 drivers
v0x1a69cc0_0 .net "or_ab", 0 0, L_0x1b86610; 1 drivers
v0x1a69da0_0 .alias "result", 0 0, v0x1a6b900_0;
S_0x1a69290 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a65550;
 .timescale -9 -12;
L_0x1b87040/d .functor NAND 1, L_0x1b85450, L_0x1b854f0, C4<1>, C4<1>;
L_0x1b87040 .delay (20000,20000,20000) L_0x1b87040/d;
L_0x1b87120/d .functor NOR 1, L_0x1b85450, L_0x1b854f0, C4<0>, C4<0>;
L_0x1b87120 .delay (20000,20000,20000) L_0x1b87120/d;
L_0x1b872b0/d .functor NOT 1, L_0x1b87120, C4<0>, C4<0>, C4<0>;
L_0x1b872b0 .delay (10000,10000,10000) L_0x1b872b0/d;
L_0x1b873a0/d .functor NAND 1, L_0x1b872b0, L_0x1b87040, C4<1>, C4<1>;
L_0x1b873a0 .delay (20000,20000,20000) L_0x1b873a0/d;
L_0x1b874e0/d .functor NOT 1, L_0x1b873a0, C4<0>, C4<0>, C4<0>;
L_0x1b874e0 .delay (10000,10000,10000) L_0x1b874e0/d;
v0x1a69380_0 .alias "a", 0 0, v0x1a6b540_0;
v0x1a69400_0 .alias "b", 0 0, v0x1a6b5c0_0;
v0x1a694d0_0 .net "nand_ab", 0 0, L_0x1b87040; 1 drivers
v0x1a69550_0 .net "nor_ab", 0 0, L_0x1b87120; 1 drivers
v0x1a695d0_0 .net "nxor_ab", 0 0, L_0x1b873a0; 1 drivers
v0x1a69650_0 .net "or_ab", 0 0, L_0x1b872b0; 1 drivers
v0x1a69710_0 .alias "result", 0 0, v0x1a6bca0_0;
S_0x1a686a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a65550;
 .timescale -9 -12;
L_0x1b87630/d .functor NAND 1, L_0x1b85450, L_0x1b854f0, C4<1>, C4<1>;
L_0x1b87630 .delay (20000,20000,20000) L_0x1b87630/d;
L_0x1b87780/d .functor NOT 1, L_0x1b87630, C4<0>, C4<0>, C4<0>;
L_0x1b87780 .delay (10000,10000,10000) L_0x1b87780/d;
v0x1a68f10_0 .alias "a", 0 0, v0x1a6b540_0;
v0x1a68fb0_0 .net "and_ab", 0 0, L_0x1b87780; 1 drivers
v0x1a69030_0 .alias "b", 0 0, v0x1a6b5c0_0;
v0x1a690b0_0 .net "nand_ab", 0 0, L_0x1b87630; 1 drivers
v0x1a69190_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a69210_0 .alias "result", 0 0, v0x1a6ba10_0;
S_0x1a68790 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a686a0;
 .timescale -9 -12;
L_0x1b878b0/d .functor NAND 1, L_0x1b87780, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b878b0 .delay (20000,20000,20000) L_0x1b878b0/d;
L_0x1b87990/d .functor NOT 1, L_0x1b878b0, C4<0>, C4<0>, C4<0>;
L_0x1b87990 .delay (10000,10000,10000) L_0x1b87990/d;
L_0x1b87aa0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b87aa0 .delay (10000,10000,10000) L_0x1b87aa0/d;
L_0x1b87b60/d .functor NAND 1, L_0x1b87630, L_0x1b87aa0, C4<1>, C4<1>;
L_0x1b87b60 .delay (20000,20000,20000) L_0x1b87b60/d;
L_0x1b87cb0/d .functor NOT 1, L_0x1b87b60, C4<0>, C4<0>, C4<0>;
L_0x1b87cb0 .delay (10000,10000,10000) L_0x1b87cb0/d;
L_0x1b87da0/d .functor NOR 1, L_0x1b87cb0, L_0x1b87990, C4<0>, C4<0>;
L_0x1b87da0 .delay (20000,20000,20000) L_0x1b87da0/d;
L_0x1b87f40/d .functor NOT 1, L_0x1b87da0, C4<0>, C4<0>, C4<0>;
L_0x1b87f40 .delay (10000,10000,10000) L_0x1b87f40/d;
v0x1a68880_0 .net "and_in0ncom", 0 0, L_0x1b87cb0; 1 drivers
v0x1a68900_0 .net "and_in1com", 0 0, L_0x1b87990; 1 drivers
v0x1a68980_0 .alias "in0", 0 0, v0x1a690b0_0;
v0x1a68a20_0 .alias "in1", 0 0, v0x1a68fb0_0;
v0x1a68aa0_0 .net "nand_in0ncom", 0 0, L_0x1b87b60; 1 drivers
v0x1a68b40_0 .net "nand_in1com", 0 0, L_0x1b878b0; 1 drivers
v0x1a68c20_0 .net "ncom", 0 0, L_0x1b87aa0; 1 drivers
v0x1a68cc0_0 .net "nor_wire", 0 0, L_0x1b87da0; 1 drivers
v0x1a68d60_0 .alias "result", 0 0, v0x1a6ba10_0;
v0x1a68e30_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a67c00 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a65550;
 .timescale -9 -12;
L_0x1b88070/d .functor NOR 1, L_0x1b85450, L_0x1b854f0, C4<0>, C4<0>;
L_0x1b88070 .delay (20000,20000,20000) L_0x1b88070/d;
L_0x1b881c0/d .functor NOT 1, L_0x1b88070, C4<0>, C4<0>, C4<0>;
L_0x1b881c0 .delay (10000,10000,10000) L_0x1b881c0/d;
v0x1a68380_0 .alias "a", 0 0, v0x1a6b540_0;
v0x1a68400_0 .alias "b", 0 0, v0x1a6b5c0_0;
v0x1a684a0_0 .net "nor_ab", 0 0, L_0x1b88070; 1 drivers
v0x1a68520_0 .net "or_ab", 0 0, L_0x1b881c0; 1 drivers
v0x1a685a0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a68620_0 .alias "result", 0 0, v0x1a6bb90_0;
S_0x1a67cf0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a67c00;
 .timescale -9 -12;
L_0x1b882f0/d .functor NAND 1, L_0x1b881c0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b882f0 .delay (20000,20000,20000) L_0x1b882f0/d;
L_0x1b883d0/d .functor NOT 1, L_0x1b882f0, C4<0>, C4<0>, C4<0>;
L_0x1b883d0 .delay (10000,10000,10000) L_0x1b883d0/d;
L_0x1b884e0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b884e0 .delay (10000,10000,10000) L_0x1b884e0/d;
L_0x1b885a0/d .functor NAND 1, L_0x1b88070, L_0x1b884e0, C4<1>, C4<1>;
L_0x1b885a0 .delay (20000,20000,20000) L_0x1b885a0/d;
L_0x1b886f0/d .functor NOT 1, L_0x1b885a0, C4<0>, C4<0>, C4<0>;
L_0x1b886f0 .delay (10000,10000,10000) L_0x1b886f0/d;
L_0x1b887e0/d .functor NOR 1, L_0x1b886f0, L_0x1b883d0, C4<0>, C4<0>;
L_0x1b887e0 .delay (20000,20000,20000) L_0x1b887e0/d;
L_0x1b88980/d .functor NOT 1, L_0x1b887e0, C4<0>, C4<0>, C4<0>;
L_0x1b88980 .delay (10000,10000,10000) L_0x1b88980/d;
v0x1a67de0_0 .net "and_in0ncom", 0 0, L_0x1b886f0; 1 drivers
v0x1a67e60_0 .net "and_in1com", 0 0, L_0x1b883d0; 1 drivers
v0x1a67ee0_0 .alias "in0", 0 0, v0x1a684a0_0;
v0x1a67f60_0 .alias "in1", 0 0, v0x1a68520_0;
v0x1a67fe0_0 .net "nand_in0ncom", 0 0, L_0x1b885a0; 1 drivers
v0x1a68060_0 .net "nand_in1com", 0 0, L_0x1b882f0; 1 drivers
v0x1a680e0_0 .net "ncom", 0 0, L_0x1b884e0; 1 drivers
v0x1a68160_0 .net "nor_wire", 0 0, L_0x1b887e0; 1 drivers
v0x1a68230_0 .alias "result", 0 0, v0x1a6bb90_0;
v0x1a68300_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a65640 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a65550;
 .timescale -9 -12;
v0x1a67450_0 .alias "in0", 0 0, v0x1a6b900_0;
v0x1a67500_0 .alias "in1", 0 0, v0x1a6bca0_0;
v0x1a675b0_0 .alias "in2", 0 0, v0x1a6ba10_0;
v0x1a67660_0 .alias "in3", 0 0, v0x1a6bb90_0;
v0x1a67740_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a677f0_0 .alias "result", 0 0, v0x1a6b750_0;
v0x1a67870_0 .net "sel0", 0 0, L_0x1b8aaa0; 1 drivers
v0x1a678f0_0 .net "sel1", 0 0, L_0x1b8ab60; 1 drivers
v0x1a67970_0 .net "sel2", 0 0, L_0x1b8ac90; 1 drivers
v0x1a67a20_0 .net "w0", 0 0, L_0x1b89140; 1 drivers
v0x1a67b00_0 .net "w1", 0 0, L_0x1b898c0; 1 drivers
v0x1a67b80_0 .net "w2", 0 0, L_0x1b8a110; 1 drivers
S_0x1a66d00 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a65640;
 .timescale -9 -12;
L_0x1b88ab0/d .functor NAND 1, L_0x1b874e0, L_0x1b8aaa0, C4<1>, C4<1>;
L_0x1b88ab0 .delay (20000,20000,20000) L_0x1b88ab0/d;
L_0x1b88b90/d .functor NOT 1, L_0x1b88ab0, C4<0>, C4<0>, C4<0>;
L_0x1b88b90 .delay (10000,10000,10000) L_0x1b88b90/d;
L_0x1b88ca0/d .functor NOT 1, L_0x1b8aaa0, C4<0>, C4<0>, C4<0>;
L_0x1b88ca0 .delay (10000,10000,10000) L_0x1b88ca0/d;
L_0x1b88df0/d .functor NAND 1, L_0x1b867e0, L_0x1b88ca0, C4<1>, C4<1>;
L_0x1b88df0 .delay (20000,20000,20000) L_0x1b88df0/d;
L_0x1b88eb0/d .functor NOT 1, L_0x1b88df0, C4<0>, C4<0>, C4<0>;
L_0x1b88eb0 .delay (10000,10000,10000) L_0x1b88eb0/d;
L_0x1b88fa0/d .functor NOR 1, L_0x1b88eb0, L_0x1b88b90, C4<0>, C4<0>;
L_0x1b88fa0 .delay (20000,20000,20000) L_0x1b88fa0/d;
L_0x1b89140/d .functor NOT 1, L_0x1b88fa0, C4<0>, C4<0>, C4<0>;
L_0x1b89140 .delay (10000,10000,10000) L_0x1b89140/d;
v0x1a66df0_0 .net "and_in0ncom", 0 0, L_0x1b88eb0; 1 drivers
v0x1a66eb0_0 .net "and_in1com", 0 0, L_0x1b88b90; 1 drivers
v0x1a66f50_0 .alias "in0", 0 0, v0x1a6b900_0;
v0x1a66ff0_0 .alias "in1", 0 0, v0x1a6bca0_0;
v0x1a67070_0 .net "nand_in0ncom", 0 0, L_0x1b88df0; 1 drivers
v0x1a67110_0 .net "nand_in1com", 0 0, L_0x1b88ab0; 1 drivers
v0x1a671b0_0 .net "ncom", 0 0, L_0x1b88ca0; 1 drivers
v0x1a67250_0 .net "nor_wire", 0 0, L_0x1b88fa0; 1 drivers
v0x1a672f0_0 .alias "result", 0 0, v0x1a67a20_0;
v0x1a67370_0 .alias "sel0", 0 0, v0x1a67870_0;
S_0x1a665b0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a65640;
 .timescale -9 -12;
L_0x1b89270/d .functor NAND 1, L_0x1b88980, L_0x1b8aaa0, C4<1>, C4<1>;
L_0x1b89270 .delay (20000,20000,20000) L_0x1b89270/d;
L_0x1b89350/d .functor NOT 1, L_0x1b89270, C4<0>, C4<0>, C4<0>;
L_0x1b89350 .delay (10000,10000,10000) L_0x1b89350/d;
L_0x1b89460/d .functor NOT 1, L_0x1b8aaa0, C4<0>, C4<0>, C4<0>;
L_0x1b89460 .delay (10000,10000,10000) L_0x1b89460/d;
L_0x1b89520/d .functor NAND 1, L_0x1b87f40, L_0x1b89460, C4<1>, C4<1>;
L_0x1b89520 .delay (20000,20000,20000) L_0x1b89520/d;
L_0x1b89630/d .functor NOT 1, L_0x1b89520, C4<0>, C4<0>, C4<0>;
L_0x1b89630 .delay (10000,10000,10000) L_0x1b89630/d;
L_0x1b89720/d .functor NOR 1, L_0x1b89630, L_0x1b89350, C4<0>, C4<0>;
L_0x1b89720 .delay (20000,20000,20000) L_0x1b89720/d;
L_0x1b898c0/d .functor NOT 1, L_0x1b89720, C4<0>, C4<0>, C4<0>;
L_0x1b898c0 .delay (10000,10000,10000) L_0x1b898c0/d;
v0x1a666a0_0 .net "and_in0ncom", 0 0, L_0x1b89630; 1 drivers
v0x1a66760_0 .net "and_in1com", 0 0, L_0x1b89350; 1 drivers
v0x1a66800_0 .alias "in0", 0 0, v0x1a6ba10_0;
v0x1a668a0_0 .alias "in1", 0 0, v0x1a6bb90_0;
v0x1a66920_0 .net "nand_in0ncom", 0 0, L_0x1b89520; 1 drivers
v0x1a669c0_0 .net "nand_in1com", 0 0, L_0x1b89270; 1 drivers
v0x1a66a60_0 .net "ncom", 0 0, L_0x1b89460; 1 drivers
v0x1a66b00_0 .net "nor_wire", 0 0, L_0x1b89720; 1 drivers
v0x1a66ba0_0 .alias "result", 0 0, v0x1a67b00_0;
v0x1a66c20_0 .alias "sel0", 0 0, v0x1a67870_0;
S_0x1a65e60 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a65640;
 .timescale -9 -12;
L_0x1b899f0/d .functor NAND 1, L_0x1b898c0, L_0x1b8ab60, C4<1>, C4<1>;
L_0x1b899f0 .delay (20000,20000,20000) L_0x1b899f0/d;
L_0x1b89b60/d .functor NOT 1, L_0x1b899f0, C4<0>, C4<0>, C4<0>;
L_0x1b89b60 .delay (10000,10000,10000) L_0x1b89b60/d;
L_0x1b89c70/d .functor NOT 1, L_0x1b8ab60, C4<0>, C4<0>, C4<0>;
L_0x1b89c70 .delay (10000,10000,10000) L_0x1b89c70/d;
L_0x1b89d30/d .functor NAND 1, L_0x1b89140, L_0x1b89c70, C4<1>, C4<1>;
L_0x1b89d30 .delay (20000,20000,20000) L_0x1b89d30/d;
L_0x1b89e80/d .functor NOT 1, L_0x1b89d30, C4<0>, C4<0>, C4<0>;
L_0x1b89e80 .delay (10000,10000,10000) L_0x1b89e80/d;
L_0x1b89f70/d .functor NOR 1, L_0x1b89e80, L_0x1b89b60, C4<0>, C4<0>;
L_0x1b89f70 .delay (20000,20000,20000) L_0x1b89f70/d;
L_0x1b8a110/d .functor NOT 1, L_0x1b89f70, C4<0>, C4<0>, C4<0>;
L_0x1b8a110 .delay (10000,10000,10000) L_0x1b8a110/d;
v0x1a65f50_0 .net "and_in0ncom", 0 0, L_0x1b89e80; 1 drivers
v0x1a66010_0 .net "and_in1com", 0 0, L_0x1b89b60; 1 drivers
v0x1a660b0_0 .alias "in0", 0 0, v0x1a67a20_0;
v0x1a66150_0 .alias "in1", 0 0, v0x1a67b00_0;
v0x1a661d0_0 .net "nand_in0ncom", 0 0, L_0x1b89d30; 1 drivers
v0x1a66270_0 .net "nand_in1com", 0 0, L_0x1b899f0; 1 drivers
v0x1a66310_0 .net "ncom", 0 0, L_0x1b89c70; 1 drivers
v0x1a663b0_0 .net "nor_wire", 0 0, L_0x1b89f70; 1 drivers
v0x1a66450_0 .alias "result", 0 0, v0x1a67b80_0;
v0x1a664d0_0 .alias "sel0", 0 0, v0x1a678f0_0;
S_0x1a65730 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a65640;
 .timescale -9 -12;
L_0x1b8a240/d .functor NAND 1, C4<0>, L_0x1b8ac90, C4<1>, C4<1>;
L_0x1b8a240 .delay (20000,20000,20000) L_0x1b8a240/d;
L_0x1b8a3c0/d .functor NOT 1, L_0x1b8a240, C4<0>, C4<0>, C4<0>;
L_0x1b8a3c0 .delay (10000,10000,10000) L_0x1b8a3c0/d;
L_0x1b8a4d0/d .functor NOT 1, L_0x1b8ac90, C4<0>, C4<0>, C4<0>;
L_0x1b8a4d0 .delay (10000,10000,10000) L_0x1b8a4d0/d;
L_0x1b8a590/d .functor NAND 1, L_0x1b8a110, L_0x1b8a4d0, C4<1>, C4<1>;
L_0x1b8a590 .delay (20000,20000,20000) L_0x1b8a590/d;
L_0x1b8a6e0/d .functor NOT 1, L_0x1b8a590, C4<0>, C4<0>, C4<0>;
L_0x1b8a6e0 .delay (10000,10000,10000) L_0x1b8a6e0/d;
L_0x1b8a7d0/d .functor NOR 1, L_0x1b8a6e0, L_0x1b8a3c0, C4<0>, C4<0>;
L_0x1b8a7d0 .delay (20000,20000,20000) L_0x1b8a7d0/d;
L_0x1b8a970/d .functor NOT 1, L_0x1b8a7d0, C4<0>, C4<0>, C4<0>;
L_0x1b8a970 .delay (10000,10000,10000) L_0x1b8a970/d;
v0x1a65820_0 .net "and_in0ncom", 0 0, L_0x1b8a6e0; 1 drivers
v0x1a658a0_0 .net "and_in1com", 0 0, L_0x1b8a3c0; 1 drivers
v0x1a65940_0 .alias "in0", 0 0, v0x1a67b80_0;
v0x1a659e0_0 .alias "in1", 0 0, v0x1a67740_0;
v0x1a65a60_0 .net "nand_in0ncom", 0 0, L_0x1b8a590; 1 drivers
v0x1a65b00_0 .net "nand_in1com", 0 0, L_0x1b8a240; 1 drivers
v0x1a65be0_0 .net "ncom", 0 0, L_0x1b8a4d0; 1 drivers
v0x1a65c80_0 .net "nor_wire", 0 0, L_0x1b8a7d0; 1 drivers
v0x1a65d20_0 .alias "result", 0 0, v0x1a6b750_0;
v0x1a65dc0_0 .alias "sel0", 0 0, v0x1a67970_0;
S_0x1a5eab0 .scope generate, "ALU32[21]" "ALU32[21]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a5d308 .param/l "i" 2 105, +C4<010101>;
S_0x1a5ebe0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a5eab0;
 .timescale -9 -12;
L_0x1b85630/d .functor NOT 1, L_0x1b8b010, C4<0>, C4<0>, C4<0>;
L_0x1b85630 .delay (10000,10000,10000) L_0x1b85630/d;
v0x1a64920_0 .net "carryin", 0 0, L_0x1b8b0b0; 1 drivers
v0x1a649c0_0 .net "carryout", 0 0, L_0x1b8ca70; 1 drivers
v0x1a64a40_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a64ac0_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a64b40_0 .net "notB", 0 0, L_0x1b85630; 1 drivers
v0x1a64bc0_0 .net "operandA", 0 0, L_0x1b8af70; 1 drivers
v0x1a64c40_0 .net "operandB", 0 0, L_0x1b8b010; 1 drivers
v0x1a64d50_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a64dd0_0 .net "result", 0 0, L_0x1b90560; 1 drivers
v0x1a64ea0_0 .net "trueB", 0 0, L_0x1b8b8b0; 1 drivers
v0x1a64f80_0 .net "wAddSub", 0 0, L_0x1b8c3d0; 1 drivers
v0x1a65090_0 .net "wNandAnd", 0 0, L_0x1b8db30; 1 drivers
v0x1a65210_0 .net "wNorOr", 0 0, L_0x1b8e570; 1 drivers
v0x1a65320_0 .net "wXor", 0 0, L_0x1b8d0d0; 1 drivers
L_0x1b90690 .part v0x1af9c80_0, 0, 1;
L_0x1b90750 .part v0x1af9c80_0, 1, 1;
L_0x1b90880 .part v0x1af9c80_0, 2, 1;
S_0x1a64150 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a5ebe0;
 .timescale -9 -12;
L_0x1b8b300/d .functor NAND 1, L_0x1b85630, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b8b300 .delay (20000,20000,20000) L_0x1b8b300/d;
L_0x1b8b3e0/d .functor NOT 1, L_0x1b8b300, C4<0>, C4<0>, C4<0>;
L_0x1b8b3e0 .delay (10000,10000,10000) L_0x1b8b3e0/d;
L_0x1b8b4a0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b8b4a0 .delay (10000,10000,10000) L_0x1b8b4a0/d;
L_0x1b8b560/d .functor NAND 1, L_0x1b8b010, L_0x1b8b4a0, C4<1>, C4<1>;
L_0x1b8b560 .delay (20000,20000,20000) L_0x1b8b560/d;
L_0x1b8b620/d .functor NOT 1, L_0x1b8b560, C4<0>, C4<0>, C4<0>;
L_0x1b8b620 .delay (10000,10000,10000) L_0x1b8b620/d;
L_0x1b8b710/d .functor NOR 1, L_0x1b8b620, L_0x1b8b3e0, C4<0>, C4<0>;
L_0x1b8b710 .delay (20000,20000,20000) L_0x1b8b710/d;
L_0x1b8b8b0/d .functor NOT 1, L_0x1b8b710, C4<0>, C4<0>, C4<0>;
L_0x1b8b8b0 .delay (10000,10000,10000) L_0x1b8b8b0/d;
v0x1a64240_0 .net "and_in0ncom", 0 0, L_0x1b8b620; 1 drivers
v0x1a64300_0 .net "and_in1com", 0 0, L_0x1b8b3e0; 1 drivers
v0x1a643a0_0 .alias "in0", 0 0, v0x1a64c40_0;
v0x1a64420_0 .alias "in1", 0 0, v0x1a64b40_0;
v0x1a644a0_0 .net "nand_in0ncom", 0 0, L_0x1b8b560; 1 drivers
v0x1a64540_0 .net "nand_in1com", 0 0, L_0x1b8b300; 1 drivers
v0x1a645e0_0 .net "ncom", 0 0, L_0x1b8b4a0; 1 drivers
v0x1a64680_0 .net "nor_wire", 0 0, L_0x1b8b710; 1 drivers
v0x1a64770_0 .alias "result", 0 0, v0x1a64ea0_0;
v0x1a64840_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a62e60 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a5ebe0;
 .timescale -9 -12;
L_0x1b8c4e0/d .functor NAND 1, L_0x1b8af70, L_0x1b8b8b0, C4<1>, C4<1>;
L_0x1b8c4e0 .delay (20000,20000,20000) L_0x1b8c4e0/d;
L_0x1b8c670/d .functor NOT 1, L_0x1b8c4e0, C4<0>, C4<0>, C4<0>;
L_0x1b8c670 .delay (10000,10000,10000) L_0x1b8c670/d;
L_0x1b8c760/d .functor NAND 1, L_0x1b8b0b0, L_0x1b8be30, C4<1>, C4<1>;
L_0x1b8c760 .delay (20000,20000,20000) L_0x1b8c760/d;
L_0x1b8c820/d .functor NOT 1, L_0x1b8c760, C4<0>, C4<0>, C4<0>;
L_0x1b8c820 .delay (10000,10000,10000) L_0x1b8c820/d;
L_0x1b8c930/d .functor NOR 1, L_0x1b8c820, L_0x1b8c670, C4<0>, C4<0>;
L_0x1b8c930 .delay (20000,20000,20000) L_0x1b8c930/d;
L_0x1b8ca70/d .functor NOT 1, L_0x1b8c930, C4<0>, C4<0>, C4<0>;
L_0x1b8ca70 .delay (10000,10000,10000) L_0x1b8ca70/d;
v0x1a63a40_0 .alias "a", 0 0, v0x1a64bc0_0;
v0x1a63b50_0 .net "and_ab", 0 0, L_0x1b8c670; 1 drivers
v0x1a63bf0_0 .net "and_xor_ab_c", 0 0, L_0x1b8c820; 1 drivers
v0x1a63c90_0 .alias "b", 0 0, v0x1a64ea0_0;
v0x1a63d10_0 .alias "carryin", 0 0, v0x1a64920_0;
v0x1a63d90_0 .alias "carryout", 0 0, v0x1a649c0_0;
v0x1a63e50_0 .net "nand_ab", 0 0, L_0x1b8c4e0; 1 drivers
v0x1a63ed0_0 .net "nand_xor_ab_c", 0 0, L_0x1b8c760; 1 drivers
v0x1a63f50_0 .net "nco", 0 0, L_0x1b8c930; 1 drivers
v0x1a63ff0_0 .alias "sum", 0 0, v0x1a64f80_0;
v0x1a640d0_0 .net "xor_ab", 0 0, L_0x1b8be30; 1 drivers
S_0x1a634f0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a62e60;
 .timescale -9 -12;
L_0x1b8ba20/d .functor NAND 1, L_0x1b8af70, L_0x1b8b8b0, C4<1>, C4<1>;
L_0x1b8ba20 .delay (20000,20000,20000) L_0x1b8ba20/d;
L_0x1b8bb00/d .functor NOR 1, L_0x1b8af70, L_0x1b8b8b0, C4<0>, C4<0>;
L_0x1b8bb00 .delay (20000,20000,20000) L_0x1b8bb00/d;
L_0x1b8bbc0/d .functor NOT 1, L_0x1b8bb00, C4<0>, C4<0>, C4<0>;
L_0x1b8bbc0 .delay (10000,10000,10000) L_0x1b8bbc0/d;
L_0x1b8bcd0/d .functor NAND 1, L_0x1b8bbc0, L_0x1b8ba20, C4<1>, C4<1>;
L_0x1b8bcd0 .delay (20000,20000,20000) L_0x1b8bcd0/d;
L_0x1b8be30/d .functor NOT 1, L_0x1b8bcd0, C4<0>, C4<0>, C4<0>;
L_0x1b8be30 .delay (10000,10000,10000) L_0x1b8be30/d;
v0x1a635e0_0 .alias "a", 0 0, v0x1a64bc0_0;
v0x1a63680_0 .alias "b", 0 0, v0x1a64ea0_0;
v0x1a63720_0 .net "nand_ab", 0 0, L_0x1b8ba20; 1 drivers
v0x1a637c0_0 .net "nor_ab", 0 0, L_0x1b8bb00; 1 drivers
v0x1a63840_0 .net "nxor_ab", 0 0, L_0x1b8bcd0; 1 drivers
v0x1a638e0_0 .net "or_ab", 0 0, L_0x1b8bbc0; 1 drivers
v0x1a639c0_0 .alias "result", 0 0, v0x1a640d0_0;
S_0x1a62f50 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a62e60;
 .timescale -9 -12;
L_0x1b8bf40/d .functor NAND 1, L_0x1b8be30, L_0x1b8b0b0, C4<1>, C4<1>;
L_0x1b8bf40 .delay (20000,20000,20000) L_0x1b8bf40/d;
L_0x1b8c0b0/d .functor NOR 1, L_0x1b8be30, L_0x1b8b0b0, C4<0>, C4<0>;
L_0x1b8c0b0 .delay (20000,20000,20000) L_0x1b8c0b0/d;
L_0x1b8c200/d .functor NOT 1, L_0x1b8c0b0, C4<0>, C4<0>, C4<0>;
L_0x1b8c200 .delay (10000,10000,10000) L_0x1b8c200/d;
L_0x1b8c2c0/d .functor NAND 1, L_0x1b8c200, L_0x1b8bf40, C4<1>, C4<1>;
L_0x1b8c2c0 .delay (20000,20000,20000) L_0x1b8c2c0/d;
L_0x1b8c3d0/d .functor NOT 1, L_0x1b8c2c0, C4<0>, C4<0>, C4<0>;
L_0x1b8c3d0 .delay (10000,10000,10000) L_0x1b8c3d0/d;
v0x1a63040_0 .alias "a", 0 0, v0x1a640d0_0;
v0x1a630e0_0 .alias "b", 0 0, v0x1a64920_0;
v0x1a63180_0 .net "nand_ab", 0 0, L_0x1b8bf40; 1 drivers
v0x1a63220_0 .net "nor_ab", 0 0, L_0x1b8c0b0; 1 drivers
v0x1a632a0_0 .net "nxor_ab", 0 0, L_0x1b8c2c0; 1 drivers
v0x1a63340_0 .net "or_ab", 0 0, L_0x1b8c200; 1 drivers
v0x1a63420_0 .alias "result", 0 0, v0x1a64f80_0;
S_0x1a62910 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a5ebe0;
 .timescale -9 -12;
L_0x1b8cc30/d .functor NAND 1, L_0x1b8af70, L_0x1b8b010, C4<1>, C4<1>;
L_0x1b8cc30 .delay (20000,20000,20000) L_0x1b8cc30/d;
L_0x1b8cd10/d .functor NOR 1, L_0x1b8af70, L_0x1b8b010, C4<0>, C4<0>;
L_0x1b8cd10 .delay (20000,20000,20000) L_0x1b8cd10/d;
L_0x1b8cea0/d .functor NOT 1, L_0x1b8cd10, C4<0>, C4<0>, C4<0>;
L_0x1b8cea0 .delay (10000,10000,10000) L_0x1b8cea0/d;
L_0x1b8cf90/d .functor NAND 1, L_0x1b8cea0, L_0x1b8cc30, C4<1>, C4<1>;
L_0x1b8cf90 .delay (20000,20000,20000) L_0x1b8cf90/d;
L_0x1b8d0d0/d .functor NOT 1, L_0x1b8cf90, C4<0>, C4<0>, C4<0>;
L_0x1b8d0d0 .delay (10000,10000,10000) L_0x1b8d0d0/d;
v0x1a62a00_0 .alias "a", 0 0, v0x1a64bc0_0;
v0x1a62a80_0 .alias "b", 0 0, v0x1a64c40_0;
v0x1a62b50_0 .net "nand_ab", 0 0, L_0x1b8cc30; 1 drivers
v0x1a62bd0_0 .net "nor_ab", 0 0, L_0x1b8cd10; 1 drivers
v0x1a62c50_0 .net "nxor_ab", 0 0, L_0x1b8cf90; 1 drivers
v0x1a62cd0_0 .net "or_ab", 0 0, L_0x1b8cea0; 1 drivers
v0x1a62d90_0 .alias "result", 0 0, v0x1a65320_0;
S_0x1a61d20 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a5ebe0;
 .timescale -9 -12;
L_0x1b8d220/d .functor NAND 1, L_0x1b8af70, L_0x1b8b010, C4<1>, C4<1>;
L_0x1b8d220 .delay (20000,20000,20000) L_0x1b8d220/d;
L_0x1b8d370/d .functor NOT 1, L_0x1b8d220, C4<0>, C4<0>, C4<0>;
L_0x1b8d370 .delay (10000,10000,10000) L_0x1b8d370/d;
v0x1a62590_0 .alias "a", 0 0, v0x1a64bc0_0;
v0x1a62630_0 .net "and_ab", 0 0, L_0x1b8d370; 1 drivers
v0x1a626b0_0 .alias "b", 0 0, v0x1a64c40_0;
v0x1a62730_0 .net "nand_ab", 0 0, L_0x1b8d220; 1 drivers
v0x1a62810_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a62890_0 .alias "result", 0 0, v0x1a65090_0;
S_0x1a61e10 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a61d20;
 .timescale -9 -12;
L_0x1b8d4a0/d .functor NAND 1, L_0x1b8d370, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b8d4a0 .delay (20000,20000,20000) L_0x1b8d4a0/d;
L_0x1b8d580/d .functor NOT 1, L_0x1b8d4a0, C4<0>, C4<0>, C4<0>;
L_0x1b8d580 .delay (10000,10000,10000) L_0x1b8d580/d;
L_0x1b8d690/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8d690 .delay (10000,10000,10000) L_0x1b8d690/d;
L_0x1b8d750/d .functor NAND 1, L_0x1b8d220, L_0x1b8d690, C4<1>, C4<1>;
L_0x1b8d750 .delay (20000,20000,20000) L_0x1b8d750/d;
L_0x1b8d8a0/d .functor NOT 1, L_0x1b8d750, C4<0>, C4<0>, C4<0>;
L_0x1b8d8a0 .delay (10000,10000,10000) L_0x1b8d8a0/d;
L_0x1b8d990/d .functor NOR 1, L_0x1b8d8a0, L_0x1b8d580, C4<0>, C4<0>;
L_0x1b8d990 .delay (20000,20000,20000) L_0x1b8d990/d;
L_0x1b8db30/d .functor NOT 1, L_0x1b8d990, C4<0>, C4<0>, C4<0>;
L_0x1b8db30 .delay (10000,10000,10000) L_0x1b8db30/d;
v0x1a61f00_0 .net "and_in0ncom", 0 0, L_0x1b8d8a0; 1 drivers
v0x1a61f80_0 .net "and_in1com", 0 0, L_0x1b8d580; 1 drivers
v0x1a62000_0 .alias "in0", 0 0, v0x1a62730_0;
v0x1a620a0_0 .alias "in1", 0 0, v0x1a62630_0;
v0x1a62120_0 .net "nand_in0ncom", 0 0, L_0x1b8d750; 1 drivers
v0x1a621c0_0 .net "nand_in1com", 0 0, L_0x1b8d4a0; 1 drivers
v0x1a622a0_0 .net "ncom", 0 0, L_0x1b8d690; 1 drivers
v0x1a62340_0 .net "nor_wire", 0 0, L_0x1b8d990; 1 drivers
v0x1a623e0_0 .alias "result", 0 0, v0x1a65090_0;
v0x1a624b0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a61280 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a5ebe0;
 .timescale -9 -12;
L_0x1b8dc60/d .functor NOR 1, L_0x1b8af70, L_0x1b8b010, C4<0>, C4<0>;
L_0x1b8dc60 .delay (20000,20000,20000) L_0x1b8dc60/d;
L_0x1b8ddb0/d .functor NOT 1, L_0x1b8dc60, C4<0>, C4<0>, C4<0>;
L_0x1b8ddb0 .delay (10000,10000,10000) L_0x1b8ddb0/d;
v0x1a61a00_0 .alias "a", 0 0, v0x1a64bc0_0;
v0x1a61a80_0 .alias "b", 0 0, v0x1a64c40_0;
v0x1a61b20_0 .net "nor_ab", 0 0, L_0x1b8dc60; 1 drivers
v0x1a61ba0_0 .net "or_ab", 0 0, L_0x1b8ddb0; 1 drivers
v0x1a61c20_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a61ca0_0 .alias "result", 0 0, v0x1a65210_0;
S_0x1a61370 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a61280;
 .timescale -9 -12;
L_0x1b8dee0/d .functor NAND 1, L_0x1b8ddb0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b8dee0 .delay (20000,20000,20000) L_0x1b8dee0/d;
L_0x1b8dfc0/d .functor NOT 1, L_0x1b8dee0, C4<0>, C4<0>, C4<0>;
L_0x1b8dfc0 .delay (10000,10000,10000) L_0x1b8dfc0/d;
L_0x1b8e0d0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b8e0d0 .delay (10000,10000,10000) L_0x1b8e0d0/d;
L_0x1b8e190/d .functor NAND 1, L_0x1b8dc60, L_0x1b8e0d0, C4<1>, C4<1>;
L_0x1b8e190 .delay (20000,20000,20000) L_0x1b8e190/d;
L_0x1b8e2e0/d .functor NOT 1, L_0x1b8e190, C4<0>, C4<0>, C4<0>;
L_0x1b8e2e0 .delay (10000,10000,10000) L_0x1b8e2e0/d;
L_0x1b8e3d0/d .functor NOR 1, L_0x1b8e2e0, L_0x1b8dfc0, C4<0>, C4<0>;
L_0x1b8e3d0 .delay (20000,20000,20000) L_0x1b8e3d0/d;
L_0x1b8e570/d .functor NOT 1, L_0x1b8e3d0, C4<0>, C4<0>, C4<0>;
L_0x1b8e570 .delay (10000,10000,10000) L_0x1b8e570/d;
v0x1a61460_0 .net "and_in0ncom", 0 0, L_0x1b8e2e0; 1 drivers
v0x1a614e0_0 .net "and_in1com", 0 0, L_0x1b8dfc0; 1 drivers
v0x1a61560_0 .alias "in0", 0 0, v0x1a61b20_0;
v0x1a615e0_0 .alias "in1", 0 0, v0x1a61ba0_0;
v0x1a61660_0 .net "nand_in0ncom", 0 0, L_0x1b8e190; 1 drivers
v0x1a616e0_0 .net "nand_in1com", 0 0, L_0x1b8dee0; 1 drivers
v0x1a61760_0 .net "ncom", 0 0, L_0x1b8e0d0; 1 drivers
v0x1a617e0_0 .net "nor_wire", 0 0, L_0x1b8e3d0; 1 drivers
v0x1a618b0_0 .alias "result", 0 0, v0x1a65210_0;
v0x1a61980_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a5ecd0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a5ebe0;
 .timescale -9 -12;
v0x1a60b00_0 .alias "in0", 0 0, v0x1a64f80_0;
v0x1a60b80_0 .alias "in1", 0 0, v0x1a65320_0;
v0x1a60c30_0 .alias "in2", 0 0, v0x1a65090_0;
v0x1a60ce0_0 .alias "in3", 0 0, v0x1a65210_0;
v0x1a60dc0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a60e70_0 .alias "result", 0 0, v0x1a64dd0_0;
v0x1a60ef0_0 .net "sel0", 0 0, L_0x1b90690; 1 drivers
v0x1a60f70_0 .net "sel1", 0 0, L_0x1b90750; 1 drivers
v0x1a60ff0_0 .net "sel2", 0 0, L_0x1b90880; 1 drivers
v0x1a610a0_0 .net "w0", 0 0, L_0x1b8ed30; 1 drivers
v0x1a61180_0 .net "w1", 0 0, L_0x1b8f4b0; 1 drivers
v0x1a61200_0 .net "w2", 0 0, L_0x1b8fd00; 1 drivers
S_0x1a603b0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a5ecd0;
 .timescale -9 -12;
L_0x1b8e6a0/d .functor NAND 1, L_0x1b8d0d0, L_0x1b90690, C4<1>, C4<1>;
L_0x1b8e6a0 .delay (20000,20000,20000) L_0x1b8e6a0/d;
L_0x1b8e780/d .functor NOT 1, L_0x1b8e6a0, C4<0>, C4<0>, C4<0>;
L_0x1b8e780 .delay (10000,10000,10000) L_0x1b8e780/d;
L_0x1b8e890/d .functor NOT 1, L_0x1b90690, C4<0>, C4<0>, C4<0>;
L_0x1b8e890 .delay (10000,10000,10000) L_0x1b8e890/d;
L_0x1b8e9e0/d .functor NAND 1, L_0x1b8c3d0, L_0x1b8e890, C4<1>, C4<1>;
L_0x1b8e9e0 .delay (20000,20000,20000) L_0x1b8e9e0/d;
L_0x1b8eaa0/d .functor NOT 1, L_0x1b8e9e0, C4<0>, C4<0>, C4<0>;
L_0x1b8eaa0 .delay (10000,10000,10000) L_0x1b8eaa0/d;
L_0x1b8eb90/d .functor NOR 1, L_0x1b8eaa0, L_0x1b8e780, C4<0>, C4<0>;
L_0x1b8eb90 .delay (20000,20000,20000) L_0x1b8eb90/d;
L_0x1b8ed30/d .functor NOT 1, L_0x1b8eb90, C4<0>, C4<0>, C4<0>;
L_0x1b8ed30 .delay (10000,10000,10000) L_0x1b8ed30/d;
v0x1a604a0_0 .net "and_in0ncom", 0 0, L_0x1b8eaa0; 1 drivers
v0x1a60560_0 .net "and_in1com", 0 0, L_0x1b8e780; 1 drivers
v0x1a60600_0 .alias "in0", 0 0, v0x1a64f80_0;
v0x1a606a0_0 .alias "in1", 0 0, v0x1a65320_0;
v0x1a60720_0 .net "nand_in0ncom", 0 0, L_0x1b8e9e0; 1 drivers
v0x1a607c0_0 .net "nand_in1com", 0 0, L_0x1b8e6a0; 1 drivers
v0x1a60860_0 .net "ncom", 0 0, L_0x1b8e890; 1 drivers
v0x1a60900_0 .net "nor_wire", 0 0, L_0x1b8eb90; 1 drivers
v0x1a609a0_0 .alias "result", 0 0, v0x1a610a0_0;
v0x1a60a20_0 .alias "sel0", 0 0, v0x1a60ef0_0;
S_0x1a5fc60 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a5ecd0;
 .timescale -9 -12;
L_0x1b8ee60/d .functor NAND 1, L_0x1b8e570, L_0x1b90690, C4<1>, C4<1>;
L_0x1b8ee60 .delay (20000,20000,20000) L_0x1b8ee60/d;
L_0x1b8ef40/d .functor NOT 1, L_0x1b8ee60, C4<0>, C4<0>, C4<0>;
L_0x1b8ef40 .delay (10000,10000,10000) L_0x1b8ef40/d;
L_0x1b8f050/d .functor NOT 1, L_0x1b90690, C4<0>, C4<0>, C4<0>;
L_0x1b8f050 .delay (10000,10000,10000) L_0x1b8f050/d;
L_0x1b8f110/d .functor NAND 1, L_0x1b8db30, L_0x1b8f050, C4<1>, C4<1>;
L_0x1b8f110 .delay (20000,20000,20000) L_0x1b8f110/d;
L_0x1b8f220/d .functor NOT 1, L_0x1b8f110, C4<0>, C4<0>, C4<0>;
L_0x1b8f220 .delay (10000,10000,10000) L_0x1b8f220/d;
L_0x1b8f310/d .functor NOR 1, L_0x1b8f220, L_0x1b8ef40, C4<0>, C4<0>;
L_0x1b8f310 .delay (20000,20000,20000) L_0x1b8f310/d;
L_0x1b8f4b0/d .functor NOT 1, L_0x1b8f310, C4<0>, C4<0>, C4<0>;
L_0x1b8f4b0 .delay (10000,10000,10000) L_0x1b8f4b0/d;
v0x1a5fd50_0 .net "and_in0ncom", 0 0, L_0x1b8f220; 1 drivers
v0x1a5fe10_0 .net "and_in1com", 0 0, L_0x1b8ef40; 1 drivers
v0x1a5feb0_0 .alias "in0", 0 0, v0x1a65090_0;
v0x1a5ff50_0 .alias "in1", 0 0, v0x1a65210_0;
v0x1a5ffd0_0 .net "nand_in0ncom", 0 0, L_0x1b8f110; 1 drivers
v0x1a60070_0 .net "nand_in1com", 0 0, L_0x1b8ee60; 1 drivers
v0x1a60110_0 .net "ncom", 0 0, L_0x1b8f050; 1 drivers
v0x1a601b0_0 .net "nor_wire", 0 0, L_0x1b8f310; 1 drivers
v0x1a60250_0 .alias "result", 0 0, v0x1a61180_0;
v0x1a602d0_0 .alias "sel0", 0 0, v0x1a60ef0_0;
S_0x1a5f510 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a5ecd0;
 .timescale -9 -12;
L_0x1b8f5e0/d .functor NAND 1, L_0x1b8f4b0, L_0x1b90750, C4<1>, C4<1>;
L_0x1b8f5e0 .delay (20000,20000,20000) L_0x1b8f5e0/d;
L_0x1b8f750/d .functor NOT 1, L_0x1b8f5e0, C4<0>, C4<0>, C4<0>;
L_0x1b8f750 .delay (10000,10000,10000) L_0x1b8f750/d;
L_0x1b8f860/d .functor NOT 1, L_0x1b90750, C4<0>, C4<0>, C4<0>;
L_0x1b8f860 .delay (10000,10000,10000) L_0x1b8f860/d;
L_0x1b8f920/d .functor NAND 1, L_0x1b8ed30, L_0x1b8f860, C4<1>, C4<1>;
L_0x1b8f920 .delay (20000,20000,20000) L_0x1b8f920/d;
L_0x1b8fa70/d .functor NOT 1, L_0x1b8f920, C4<0>, C4<0>, C4<0>;
L_0x1b8fa70 .delay (10000,10000,10000) L_0x1b8fa70/d;
L_0x1b8fb60/d .functor NOR 1, L_0x1b8fa70, L_0x1b8f750, C4<0>, C4<0>;
L_0x1b8fb60 .delay (20000,20000,20000) L_0x1b8fb60/d;
L_0x1b8fd00/d .functor NOT 1, L_0x1b8fb60, C4<0>, C4<0>, C4<0>;
L_0x1b8fd00 .delay (10000,10000,10000) L_0x1b8fd00/d;
v0x1a5f600_0 .net "and_in0ncom", 0 0, L_0x1b8fa70; 1 drivers
v0x1a5f6c0_0 .net "and_in1com", 0 0, L_0x1b8f750; 1 drivers
v0x1a5f760_0 .alias "in0", 0 0, v0x1a610a0_0;
v0x1a5f800_0 .alias "in1", 0 0, v0x1a61180_0;
v0x1a5f880_0 .net "nand_in0ncom", 0 0, L_0x1b8f920; 1 drivers
v0x1a5f920_0 .net "nand_in1com", 0 0, L_0x1b8f5e0; 1 drivers
v0x1a5f9c0_0 .net "ncom", 0 0, L_0x1b8f860; 1 drivers
v0x1a5fa60_0 .net "nor_wire", 0 0, L_0x1b8fb60; 1 drivers
v0x1a5fb00_0 .alias "result", 0 0, v0x1a61200_0;
v0x1a5fb80_0 .alias "sel0", 0 0, v0x1a60f70_0;
S_0x1a5edc0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a5ecd0;
 .timescale -9 -12;
L_0x1b8fe30/d .functor NAND 1, C4<0>, L_0x1b90880, C4<1>, C4<1>;
L_0x1b8fe30 .delay (20000,20000,20000) L_0x1b8fe30/d;
L_0x1b8ffb0/d .functor NOT 1, L_0x1b8fe30, C4<0>, C4<0>, C4<0>;
L_0x1b8ffb0 .delay (10000,10000,10000) L_0x1b8ffb0/d;
L_0x1b900c0/d .functor NOT 1, L_0x1b90880, C4<0>, C4<0>, C4<0>;
L_0x1b900c0 .delay (10000,10000,10000) L_0x1b900c0/d;
L_0x1b90180/d .functor NAND 1, L_0x1b8fd00, L_0x1b900c0, C4<1>, C4<1>;
L_0x1b90180 .delay (20000,20000,20000) L_0x1b90180/d;
L_0x1b902d0/d .functor NOT 1, L_0x1b90180, C4<0>, C4<0>, C4<0>;
L_0x1b902d0 .delay (10000,10000,10000) L_0x1b902d0/d;
L_0x1b903c0/d .functor NOR 1, L_0x1b902d0, L_0x1b8ffb0, C4<0>, C4<0>;
L_0x1b903c0 .delay (20000,20000,20000) L_0x1b903c0/d;
L_0x1b90560/d .functor NOT 1, L_0x1b903c0, C4<0>, C4<0>, C4<0>;
L_0x1b90560 .delay (10000,10000,10000) L_0x1b90560/d;
v0x1a5eeb0_0 .net "and_in0ncom", 0 0, L_0x1b902d0; 1 drivers
v0x1a5ef50_0 .net "and_in1com", 0 0, L_0x1b8ffb0; 1 drivers
v0x1a5eff0_0 .alias "in0", 0 0, v0x1a61200_0;
v0x1a5f090_0 .alias "in1", 0 0, v0x1a60dc0_0;
v0x1a5f110_0 .net "nand_in0ncom", 0 0, L_0x1b90180; 1 drivers
v0x1a5f1b0_0 .net "nand_in1com", 0 0, L_0x1b8fe30; 1 drivers
v0x1a5f290_0 .net "ncom", 0 0, L_0x1b900c0; 1 drivers
v0x1a5f330_0 .net "nor_wire", 0 0, L_0x1b903c0; 1 drivers
v0x1a5f3d0_0 .alias "result", 0 0, v0x1a64dd0_0;
v0x1a5f470_0 .alias "sel0", 0 0, v0x1a60ff0_0;
S_0x1a57f90 .scope generate, "ALU32[22]" "ALU32[22]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a56988 .param/l "i" 2 105, +C4<010110>;
S_0x1a580c0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a57f90;
 .timescale -9 -12;
L_0x1b8b150/d .functor NOT 1, L_0x1b90d00, C4<0>, C4<0>, C4<0>;
L_0x1b8b150 .delay (10000,10000,10000) L_0x1b8b150/d;
v0x1a43510_0 .net "carryin", 0 0, L_0x1b90da0; 1 drivers
v0x1a5e020_0 .net "carryout", 0 0, L_0x1b92660; 1 drivers
v0x1a5e0a0_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a5e120_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a437c0_0 .net "notB", 0 0, L_0x1b8b150; 1 drivers
v0x1a5e2b0_0 .net "operandA", 0 0, L_0x1b90c60; 1 drivers
v0x1a5e330_0 .net "operandB", 0 0, L_0x1b90d00; 1 drivers
v0x1a5e440_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a5e4c0_0 .net "result", 0 0, L_0x1b95c40; 1 drivers
v0x1a5e590_0 .net "trueB", 0 0, L_0x1b914a0; 1 drivers
v0x1a5e610_0 .net "wAddSub", 0 0, L_0x1b91fc0; 1 drivers
v0x1a5e720_0 .net "wNandAnd", 0 0, L_0x1b934b0; 1 drivers
v0x1a5e8a0_0 .net "wNorOr", 0 0, L_0x1b93d50; 1 drivers
v0x1a5e9b0_0 .net "wXor", 0 0, L_0x1b92cc0; 1 drivers
L_0x1b95d70 .part v0x1af9c80_0, 0, 1;
L_0x1b95e30 .part v0x1af9c80_0, 1, 1;
L_0x1b95f60 .part v0x1af9c80_0, 2, 1;
S_0x1a5d640 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a580c0;
 .timescale -9 -12;
L_0x1b90f10/d .functor NAND 1, L_0x1b8b150, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b90f10 .delay (20000,20000,20000) L_0x1b90f10/d;
L_0x1b90fb0/d .functor NOT 1, L_0x1b90f10, C4<0>, C4<0>, C4<0>;
L_0x1b90fb0 .delay (10000,10000,10000) L_0x1b90fb0/d;
L_0x1b91070/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b91070 .delay (10000,10000,10000) L_0x1b91070/d;
L_0x1b91130/d .functor NAND 1, L_0x1b90d00, L_0x1b91070, C4<1>, C4<1>;
L_0x1b91130 .delay (20000,20000,20000) L_0x1b91130/d;
L_0x1b911f0/d .functor NOT 1, L_0x1b91130, C4<0>, C4<0>, C4<0>;
L_0x1b911f0 .delay (10000,10000,10000) L_0x1b911f0/d;
L_0x1b91300/d .functor NOR 1, L_0x1b911f0, L_0x1b90fb0, C4<0>, C4<0>;
L_0x1b91300 .delay (20000,20000,20000) L_0x1b91300/d;
L_0x1b914a0/d .functor NOT 1, L_0x1b91300, C4<0>, C4<0>, C4<0>;
L_0x1b914a0 .delay (10000,10000,10000) L_0x1b914a0/d;
v0x1a5d730_0 .net "and_in0ncom", 0 0, L_0x1b911f0; 1 drivers
v0x1a5d7f0_0 .net "and_in1com", 0 0, L_0x1b90fb0; 1 drivers
v0x1a5d890_0 .alias "in0", 0 0, v0x1a5e330_0;
v0x1a5d910_0 .alias "in1", 0 0, v0x1a437c0_0;
v0x1a5d990_0 .net "nand_in0ncom", 0 0, L_0x1b91130; 1 drivers
v0x1a5da30_0 .net "nand_in1com", 0 0, L_0x1b90f10; 1 drivers
v0x1a5dad0_0 .net "ncom", 0 0, L_0x1b91070; 1 drivers
v0x1a5db70_0 .net "nor_wire", 0 0, L_0x1b91300; 1 drivers
v0x1a5dc60_0 .alias "result", 0 0, v0x1a5e590_0;
v0x1a5dd30_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a5c350 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a580c0;
 .timescale -9 -12;
L_0x1b920d0/d .functor NAND 1, L_0x1b90c60, L_0x1b914a0, C4<1>, C4<1>;
L_0x1b920d0 .delay (20000,20000,20000) L_0x1b920d0/d;
L_0x1b92260/d .functor NOT 1, L_0x1b920d0, C4<0>, C4<0>, C4<0>;
L_0x1b92260 .delay (10000,10000,10000) L_0x1b92260/d;
L_0x1b92350/d .functor NAND 1, L_0x1b90da0, L_0x1b91a20, C4<1>, C4<1>;
L_0x1b92350 .delay (20000,20000,20000) L_0x1b92350/d;
L_0x1b92410/d .functor NOT 1, L_0x1b92350, C4<0>, C4<0>, C4<0>;
L_0x1b92410 .delay (10000,10000,10000) L_0x1b92410/d;
L_0x1b92520/d .functor NOR 1, L_0x1b92410, L_0x1b92260, C4<0>, C4<0>;
L_0x1b92520 .delay (20000,20000,20000) L_0x1b92520/d;
L_0x1b92660/d .functor NOT 1, L_0x1b92520, C4<0>, C4<0>, C4<0>;
L_0x1b92660 .delay (10000,10000,10000) L_0x1b92660/d;
v0x1a5cf30_0 .alias "a", 0 0, v0x1a5e2b0_0;
v0x1a5d040_0 .net "and_ab", 0 0, L_0x1b92260; 1 drivers
v0x1a5d0e0_0 .net "and_xor_ab_c", 0 0, L_0x1b92410; 1 drivers
v0x1a5d180_0 .alias "b", 0 0, v0x1a5e590_0;
v0x1a5d200_0 .alias "carryin", 0 0, v0x1a43510_0;
v0x1a5d280_0 .alias "carryout", 0 0, v0x1a5e020_0;
v0x1a5d340_0 .net "nand_ab", 0 0, L_0x1b920d0; 1 drivers
v0x1a5d3c0_0 .net "nand_xor_ab_c", 0 0, L_0x1b92350; 1 drivers
v0x1a5d440_0 .net "nco", 0 0, L_0x1b92520; 1 drivers
v0x1a5d4e0_0 .alias "sum", 0 0, v0x1a5e610_0;
v0x1a5d5c0_0 .net "xor_ab", 0 0, L_0x1b91a20; 1 drivers
S_0x1a5c9e0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a5c350;
 .timescale -9 -12;
L_0x1b91610/d .functor NAND 1, L_0x1b90c60, L_0x1b914a0, C4<1>, C4<1>;
L_0x1b91610 .delay (20000,20000,20000) L_0x1b91610/d;
L_0x1b916f0/d .functor NOR 1, L_0x1b90c60, L_0x1b914a0, C4<0>, C4<0>;
L_0x1b916f0 .delay (20000,20000,20000) L_0x1b916f0/d;
L_0x1b917b0/d .functor NOT 1, L_0x1b916f0, C4<0>, C4<0>, C4<0>;
L_0x1b917b0 .delay (10000,10000,10000) L_0x1b917b0/d;
L_0x1b918c0/d .functor NAND 1, L_0x1b917b0, L_0x1b91610, C4<1>, C4<1>;
L_0x1b918c0 .delay (20000,20000,20000) L_0x1b918c0/d;
L_0x1b91a20/d .functor NOT 1, L_0x1b918c0, C4<0>, C4<0>, C4<0>;
L_0x1b91a20 .delay (10000,10000,10000) L_0x1b91a20/d;
v0x1a5cad0_0 .alias "a", 0 0, v0x1a5e2b0_0;
v0x1a5cb70_0 .alias "b", 0 0, v0x1a5e590_0;
v0x1a5cc10_0 .net "nand_ab", 0 0, L_0x1b91610; 1 drivers
v0x1a5ccb0_0 .net "nor_ab", 0 0, L_0x1b916f0; 1 drivers
v0x1a5cd30_0 .net "nxor_ab", 0 0, L_0x1b918c0; 1 drivers
v0x1a5cdd0_0 .net "or_ab", 0 0, L_0x1b917b0; 1 drivers
v0x1a5ceb0_0 .alias "result", 0 0, v0x1a5d5c0_0;
S_0x1a5c440 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a5c350;
 .timescale -9 -12;
L_0x1b91b30/d .functor NAND 1, L_0x1b91a20, L_0x1b90da0, C4<1>, C4<1>;
L_0x1b91b30 .delay (20000,20000,20000) L_0x1b91b30/d;
L_0x1b91ca0/d .functor NOR 1, L_0x1b91a20, L_0x1b90da0, C4<0>, C4<0>;
L_0x1b91ca0 .delay (20000,20000,20000) L_0x1b91ca0/d;
L_0x1b91df0/d .functor NOT 1, L_0x1b91ca0, C4<0>, C4<0>, C4<0>;
L_0x1b91df0 .delay (10000,10000,10000) L_0x1b91df0/d;
L_0x1b91eb0/d .functor NAND 1, L_0x1b91df0, L_0x1b91b30, C4<1>, C4<1>;
L_0x1b91eb0 .delay (20000,20000,20000) L_0x1b91eb0/d;
L_0x1b91fc0/d .functor NOT 1, L_0x1b91eb0, C4<0>, C4<0>, C4<0>;
L_0x1b91fc0 .delay (10000,10000,10000) L_0x1b91fc0/d;
v0x1a5c530_0 .alias "a", 0 0, v0x1a5d5c0_0;
v0x1a5c5d0_0 .alias "b", 0 0, v0x1a43510_0;
v0x1a5c670_0 .net "nand_ab", 0 0, L_0x1b91b30; 1 drivers
v0x1a5c710_0 .net "nor_ab", 0 0, L_0x1b91ca0; 1 drivers
v0x1a5c790_0 .net "nxor_ab", 0 0, L_0x1b91eb0; 1 drivers
v0x1a5c830_0 .net "or_ab", 0 0, L_0x1b91df0; 1 drivers
v0x1a5c910_0 .alias "result", 0 0, v0x1a5e610_0;
S_0x1a5be00 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a580c0;
 .timescale -9 -12;
L_0x1b92820/d .functor NAND 1, L_0x1b90c60, L_0x1b90d00, C4<1>, C4<1>;
L_0x1b92820 .delay (20000,20000,20000) L_0x1b92820/d;
L_0x1b92900/d .functor NOR 1, L_0x1b90c60, L_0x1b90d00, C4<0>, C4<0>;
L_0x1b92900 .delay (20000,20000,20000) L_0x1b92900/d;
L_0x1b92a90/d .functor NOT 1, L_0x1b92900, C4<0>, C4<0>, C4<0>;
L_0x1b92a90 .delay (10000,10000,10000) L_0x1b92a90/d;
L_0x1b92b80/d .functor NAND 1, L_0x1b92a90, L_0x1b92820, C4<1>, C4<1>;
L_0x1b92b80 .delay (20000,20000,20000) L_0x1b92b80/d;
L_0x1b92cc0/d .functor NOT 1, L_0x1b92b80, C4<0>, C4<0>, C4<0>;
L_0x1b92cc0 .delay (10000,10000,10000) L_0x1b92cc0/d;
v0x1a5bef0_0 .alias "a", 0 0, v0x1a5e2b0_0;
v0x1a5bf70_0 .alias "b", 0 0, v0x1a5e330_0;
v0x1a5c040_0 .net "nand_ab", 0 0, L_0x1b92820; 1 drivers
v0x1a5c0c0_0 .net "nor_ab", 0 0, L_0x1b92900; 1 drivers
v0x1a5c140_0 .net "nxor_ab", 0 0, L_0x1b92b80; 1 drivers
v0x1a5c1c0_0 .net "or_ab", 0 0, L_0x1b92a90; 1 drivers
v0x1a5c280_0 .alias "result", 0 0, v0x1a5e9b0_0;
S_0x1a5b210 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a580c0;
 .timescale -9 -12;
L_0x1b92e10/d .functor NAND 1, L_0x1b90c60, L_0x1b90d00, C4<1>, C4<1>;
L_0x1b92e10 .delay (20000,20000,20000) L_0x1b92e10/d;
L_0x1b92f60/d .functor NOT 1, L_0x1b92e10, C4<0>, C4<0>, C4<0>;
L_0x1b92f60 .delay (10000,10000,10000) L_0x1b92f60/d;
v0x1a5ba80_0 .alias "a", 0 0, v0x1a5e2b0_0;
v0x1a5bb20_0 .net "and_ab", 0 0, L_0x1b92f60; 1 drivers
v0x1a5bba0_0 .alias "b", 0 0, v0x1a5e330_0;
v0x1a5bc20_0 .net "nand_ab", 0 0, L_0x1b92e10; 1 drivers
v0x1a5bd00_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a5bd80_0 .alias "result", 0 0, v0x1a5e720_0;
S_0x1a5b300 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a5b210;
 .timescale -9 -12;
L_0x1a69130/d .functor NAND 1, L_0x1b92f60, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1a69130 .delay (20000,20000,20000) L_0x1a69130/d;
L_0x1a6a610/d .functor NOT 1, L_0x1a69130, C4<0>, C4<0>, C4<0>;
L_0x1a6a610 .delay (10000,10000,10000) L_0x1a6a610/d;
L_0x1b93070/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b93070 .delay (10000,10000,10000) L_0x1b93070/d;
L_0x1b93110/d .functor NAND 1, L_0x1b92e10, L_0x1b93070, C4<1>, C4<1>;
L_0x1b93110 .delay (20000,20000,20000) L_0x1b93110/d;
L_0x1b93240/d .functor NOT 1, L_0x1b93110, C4<0>, C4<0>, C4<0>;
L_0x1b93240 .delay (10000,10000,10000) L_0x1b93240/d;
L_0x1b93330/d .functor NOR 1, L_0x1b93240, L_0x1a6a610, C4<0>, C4<0>;
L_0x1b93330 .delay (20000,20000,20000) L_0x1b93330/d;
L_0x1b934b0/d .functor NOT 1, L_0x1b93330, C4<0>, C4<0>, C4<0>;
L_0x1b934b0 .delay (10000,10000,10000) L_0x1b934b0/d;
v0x1a5b3f0_0 .net "and_in0ncom", 0 0, L_0x1b93240; 1 drivers
v0x1a5b470_0 .net "and_in1com", 0 0, L_0x1a6a610; 1 drivers
v0x1a5b4f0_0 .alias "in0", 0 0, v0x1a5bc20_0;
v0x1a5b590_0 .alias "in1", 0 0, v0x1a5bb20_0;
v0x1a5b610_0 .net "nand_in0ncom", 0 0, L_0x1b93110; 1 drivers
v0x1a5b6b0_0 .net "nand_in1com", 0 0, L_0x1a69130; 1 drivers
v0x1a5b790_0 .net "ncom", 0 0, L_0x1b93070; 1 drivers
v0x1a5b830_0 .net "nor_wire", 0 0, L_0x1b93330; 1 drivers
v0x1a5b8d0_0 .alias "result", 0 0, v0x1a5e720_0;
v0x1a5b9a0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a5a770 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a580c0;
 .timescale -9 -12;
L_0x1b935a0/d .functor NOR 1, L_0x1b90c60, L_0x1b90d00, C4<0>, C4<0>;
L_0x1b935a0 .delay (20000,20000,20000) L_0x1b935a0/d;
L_0x1b93690/d .functor NOT 1, L_0x1b935a0, C4<0>, C4<0>, C4<0>;
L_0x1b93690 .delay (10000,10000,10000) L_0x1b93690/d;
v0x1a5aef0_0 .alias "a", 0 0, v0x1a5e2b0_0;
v0x1a5af70_0 .alias "b", 0 0, v0x1a5e330_0;
v0x1a5b010_0 .net "nor_ab", 0 0, L_0x1b935a0; 1 drivers
v0x1a5b090_0 .net "or_ab", 0 0, L_0x1b93690; 1 drivers
v0x1a5b110_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a5b190_0 .alias "result", 0 0, v0x1a5e8a0_0;
S_0x1a5a860 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a5a770;
 .timescale -9 -12;
L_0x1b93780/d .functor NAND 1, L_0x1b93690, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b93780 .delay (20000,20000,20000) L_0x1b93780/d;
L_0x1b93820/d .functor NOT 1, L_0x1b93780, C4<0>, C4<0>, C4<0>;
L_0x1b93820 .delay (10000,10000,10000) L_0x1b93820/d;
L_0x1b93910/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b93910 .delay (10000,10000,10000) L_0x1b93910/d;
L_0x1b939b0/d .functor NAND 1, L_0x1b935a0, L_0x1b93910, C4<1>, C4<1>;
L_0x1b939b0 .delay (20000,20000,20000) L_0x1b939b0/d;
L_0x1b93ae0/d .functor NOT 1, L_0x1b939b0, C4<0>, C4<0>, C4<0>;
L_0x1b93ae0 .delay (10000,10000,10000) L_0x1b93ae0/d;
L_0x1b93bd0/d .functor NOR 1, L_0x1b93ae0, L_0x1b93820, C4<0>, C4<0>;
L_0x1b93bd0 .delay (20000,20000,20000) L_0x1b93bd0/d;
L_0x1b93d50/d .functor NOT 1, L_0x1b93bd0, C4<0>, C4<0>, C4<0>;
L_0x1b93d50 .delay (10000,10000,10000) L_0x1b93d50/d;
v0x1a5a950_0 .net "and_in0ncom", 0 0, L_0x1b93ae0; 1 drivers
v0x1a5a9d0_0 .net "and_in1com", 0 0, L_0x1b93820; 1 drivers
v0x1a5aa50_0 .alias "in0", 0 0, v0x1a5b010_0;
v0x1a5aad0_0 .alias "in1", 0 0, v0x1a5b090_0;
v0x1a5ab50_0 .net "nand_in0ncom", 0 0, L_0x1b939b0; 1 drivers
v0x1a5abd0_0 .net "nand_in1com", 0 0, L_0x1b93780; 1 drivers
v0x1a5ac50_0 .net "ncom", 0 0, L_0x1b93910; 1 drivers
v0x1a5acd0_0 .net "nor_wire", 0 0, L_0x1b93bd0; 1 drivers
v0x1a5ada0_0 .alias "result", 0 0, v0x1a5e8a0_0;
v0x1a5ae70_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a581b0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a580c0;
 .timescale -9 -12;
v0x1a59fc0_0 .alias "in0", 0 0, v0x1a5e610_0;
v0x1a5a070_0 .alias "in1", 0 0, v0x1a5e9b0_0;
v0x1a5a120_0 .alias "in2", 0 0, v0x1a5e720_0;
v0x1a5a1d0_0 .alias "in3", 0 0, v0x1a5e8a0_0;
v0x1a5a2b0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a5a360_0 .alias "result", 0 0, v0x1a5e4c0_0;
v0x1a5a3e0_0 .net "sel0", 0 0, L_0x1b95d70; 1 drivers
v0x1a5a460_0 .net "sel1", 0 0, L_0x1b95e30; 1 drivers
v0x1a5a4e0_0 .net "sel2", 0 0, L_0x1b95f60; 1 drivers
v0x1a5a590_0 .net "w0", 0 0, L_0x1b94410; 1 drivers
v0x1a5a670_0 .net "w1", 0 0, L_0x1b94b90; 1 drivers
v0x1a5a6f0_0 .net "w2", 0 0, L_0x1b953e0; 1 drivers
S_0x1a59870 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a581b0;
 .timescale -9 -12;
L_0x1b93e40/d .functor NAND 1, L_0x1b92cc0, L_0x1b95d70, C4<1>, C4<1>;
L_0x1b93e40 .delay (20000,20000,20000) L_0x1b93e40/d;
L_0x1b93ee0/d .functor NOT 1, L_0x1b93e40, C4<0>, C4<0>, C4<0>;
L_0x1b93ee0 .delay (10000,10000,10000) L_0x1b93ee0/d;
L_0x1b93fd0/d .functor NOT 1, L_0x1b95d70, C4<0>, C4<0>, C4<0>;
L_0x1b93fd0 .delay (10000,10000,10000) L_0x1b93fd0/d;
L_0x1b94100/d .functor NAND 1, L_0x1b91fc0, L_0x1b93fd0, C4<1>, C4<1>;
L_0x1b94100 .delay (20000,20000,20000) L_0x1b94100/d;
L_0x1b941a0/d .functor NOT 1, L_0x1b94100, C4<0>, C4<0>, C4<0>;
L_0x1b941a0 .delay (10000,10000,10000) L_0x1b941a0/d;
L_0x1b94290/d .functor NOR 1, L_0x1b941a0, L_0x1b93ee0, C4<0>, C4<0>;
L_0x1b94290 .delay (20000,20000,20000) L_0x1b94290/d;
L_0x1b94410/d .functor NOT 1, L_0x1b94290, C4<0>, C4<0>, C4<0>;
L_0x1b94410 .delay (10000,10000,10000) L_0x1b94410/d;
v0x1a59960_0 .net "and_in0ncom", 0 0, L_0x1b941a0; 1 drivers
v0x1a59a20_0 .net "and_in1com", 0 0, L_0x1b93ee0; 1 drivers
v0x1a59ac0_0 .alias "in0", 0 0, v0x1a5e610_0;
v0x1a59b60_0 .alias "in1", 0 0, v0x1a5e9b0_0;
v0x1a59be0_0 .net "nand_in0ncom", 0 0, L_0x1b94100; 1 drivers
v0x1a59c80_0 .net "nand_in1com", 0 0, L_0x1b93e40; 1 drivers
v0x1a59d20_0 .net "ncom", 0 0, L_0x1b93fd0; 1 drivers
v0x1a59dc0_0 .net "nor_wire", 0 0, L_0x1b94290; 1 drivers
v0x1a59e60_0 .alias "result", 0 0, v0x1a5a590_0;
v0x1a59ee0_0 .alias "sel0", 0 0, v0x1a5a3e0_0;
S_0x1a59120 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a581b0;
 .timescale -9 -12;
L_0x1b94540/d .functor NAND 1, L_0x1b93d50, L_0x1b95d70, C4<1>, C4<1>;
L_0x1b94540 .delay (20000,20000,20000) L_0x1b94540/d;
L_0x1b94620/d .functor NOT 1, L_0x1b94540, C4<0>, C4<0>, C4<0>;
L_0x1b94620 .delay (10000,10000,10000) L_0x1b94620/d;
L_0x1b94730/d .functor NOT 1, L_0x1b95d70, C4<0>, C4<0>, C4<0>;
L_0x1b94730 .delay (10000,10000,10000) L_0x1b94730/d;
L_0x1b947f0/d .functor NAND 1, L_0x1b934b0, L_0x1b94730, C4<1>, C4<1>;
L_0x1b947f0 .delay (20000,20000,20000) L_0x1b947f0/d;
L_0x1b94900/d .functor NOT 1, L_0x1b947f0, C4<0>, C4<0>, C4<0>;
L_0x1b94900 .delay (10000,10000,10000) L_0x1b94900/d;
L_0x1b949f0/d .functor NOR 1, L_0x1b94900, L_0x1b94620, C4<0>, C4<0>;
L_0x1b949f0 .delay (20000,20000,20000) L_0x1b949f0/d;
L_0x1b94b90/d .functor NOT 1, L_0x1b949f0, C4<0>, C4<0>, C4<0>;
L_0x1b94b90 .delay (10000,10000,10000) L_0x1b94b90/d;
v0x1a59210_0 .net "and_in0ncom", 0 0, L_0x1b94900; 1 drivers
v0x1a592d0_0 .net "and_in1com", 0 0, L_0x1b94620; 1 drivers
v0x1a59370_0 .alias "in0", 0 0, v0x1a5e720_0;
v0x1a59410_0 .alias "in1", 0 0, v0x1a5e8a0_0;
v0x1a59490_0 .net "nand_in0ncom", 0 0, L_0x1b947f0; 1 drivers
v0x1a59530_0 .net "nand_in1com", 0 0, L_0x1b94540; 1 drivers
v0x1a595d0_0 .net "ncom", 0 0, L_0x1b94730; 1 drivers
v0x1a59670_0 .net "nor_wire", 0 0, L_0x1b949f0; 1 drivers
v0x1a59710_0 .alias "result", 0 0, v0x1a5a670_0;
v0x1a59790_0 .alias "sel0", 0 0, v0x1a5a3e0_0;
S_0x1a589d0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a581b0;
 .timescale -9 -12;
L_0x1b94cc0/d .functor NAND 1, L_0x1b94b90, L_0x1b95e30, C4<1>, C4<1>;
L_0x1b94cc0 .delay (20000,20000,20000) L_0x1b94cc0/d;
L_0x1b94e30/d .functor NOT 1, L_0x1b94cc0, C4<0>, C4<0>, C4<0>;
L_0x1b94e30 .delay (10000,10000,10000) L_0x1b94e30/d;
L_0x1b94f40/d .functor NOT 1, L_0x1b95e30, C4<0>, C4<0>, C4<0>;
L_0x1b94f40 .delay (10000,10000,10000) L_0x1b94f40/d;
L_0x1b95000/d .functor NAND 1, L_0x1b94410, L_0x1b94f40, C4<1>, C4<1>;
L_0x1b95000 .delay (20000,20000,20000) L_0x1b95000/d;
L_0x1b95150/d .functor NOT 1, L_0x1b95000, C4<0>, C4<0>, C4<0>;
L_0x1b95150 .delay (10000,10000,10000) L_0x1b95150/d;
L_0x1b95240/d .functor NOR 1, L_0x1b95150, L_0x1b94e30, C4<0>, C4<0>;
L_0x1b95240 .delay (20000,20000,20000) L_0x1b95240/d;
L_0x1b953e0/d .functor NOT 1, L_0x1b95240, C4<0>, C4<0>, C4<0>;
L_0x1b953e0 .delay (10000,10000,10000) L_0x1b953e0/d;
v0x1a58ac0_0 .net "and_in0ncom", 0 0, L_0x1b95150; 1 drivers
v0x1a58b80_0 .net "and_in1com", 0 0, L_0x1b94e30; 1 drivers
v0x1a58c20_0 .alias "in0", 0 0, v0x1a5a590_0;
v0x1a58cc0_0 .alias "in1", 0 0, v0x1a5a670_0;
v0x1a58d40_0 .net "nand_in0ncom", 0 0, L_0x1b95000; 1 drivers
v0x1a58de0_0 .net "nand_in1com", 0 0, L_0x1b94cc0; 1 drivers
v0x1a58e80_0 .net "ncom", 0 0, L_0x1b94f40; 1 drivers
v0x1a58f20_0 .net "nor_wire", 0 0, L_0x1b95240; 1 drivers
v0x1a58fc0_0 .alias "result", 0 0, v0x1a5a6f0_0;
v0x1a59040_0 .alias "sel0", 0 0, v0x1a5a460_0;
S_0x1a582a0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a581b0;
 .timescale -9 -12;
L_0x1b95510/d .functor NAND 1, C4<0>, L_0x1b95f60, C4<1>, C4<1>;
L_0x1b95510 .delay (20000,20000,20000) L_0x1b95510/d;
L_0x1b95690/d .functor NOT 1, L_0x1b95510, C4<0>, C4<0>, C4<0>;
L_0x1b95690 .delay (10000,10000,10000) L_0x1b95690/d;
L_0x1b957a0/d .functor NOT 1, L_0x1b95f60, C4<0>, C4<0>, C4<0>;
L_0x1b957a0 .delay (10000,10000,10000) L_0x1b957a0/d;
L_0x1b95860/d .functor NAND 1, L_0x1b953e0, L_0x1b957a0, C4<1>, C4<1>;
L_0x1b95860 .delay (20000,20000,20000) L_0x1b95860/d;
L_0x1b959b0/d .functor NOT 1, L_0x1b95860, C4<0>, C4<0>, C4<0>;
L_0x1b959b0 .delay (10000,10000,10000) L_0x1b959b0/d;
L_0x1b95aa0/d .functor NOR 1, L_0x1b959b0, L_0x1b95690, C4<0>, C4<0>;
L_0x1b95aa0 .delay (20000,20000,20000) L_0x1b95aa0/d;
L_0x1b95c40/d .functor NOT 1, L_0x1b95aa0, C4<0>, C4<0>, C4<0>;
L_0x1b95c40 .delay (10000,10000,10000) L_0x1b95c40/d;
v0x1a58390_0 .net "and_in0ncom", 0 0, L_0x1b959b0; 1 drivers
v0x1a58410_0 .net "and_in1com", 0 0, L_0x1b95690; 1 drivers
v0x1a584b0_0 .alias "in0", 0 0, v0x1a5a6f0_0;
v0x1a58550_0 .alias "in1", 0 0, v0x1a5a2b0_0;
v0x1a585d0_0 .net "nand_in0ncom", 0 0, L_0x1b95860; 1 drivers
v0x1a58670_0 .net "nand_in1com", 0 0, L_0x1b95510; 1 drivers
v0x1a58750_0 .net "ncom", 0 0, L_0x1b957a0; 1 drivers
v0x1a587f0_0 .net "nor_wire", 0 0, L_0x1b95aa0; 1 drivers
v0x1a58890_0 .alias "result", 0 0, v0x1a5e4c0_0;
v0x1a58930_0 .alias "sel0", 0 0, v0x1a5a4e0_0;
S_0x1a515e0 .scope generate, "ALU32[23]" "ALU32[23]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a4ffd8 .param/l "i" 2 105, +C4<010111>;
S_0x1a51710 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a515e0;
 .timescale -9 -12;
L_0x1b90e40/d .functor NOT 1, L_0x1b962f0, C4<0>, C4<0>, C4<0>;
L_0x1b90e40 .delay (10000,10000,10000) L_0x1b90e40/d;
v0x1a57490_0 .net "carryin", 0 0, L_0x1b96390; 1 drivers
v0x1a57530_0 .net "carryout", 0 0, L_0x1b97d40; 1 drivers
v0x1a575b0_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a57630_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a576b0_0 .net "notB", 0 0, L_0x1b90e40; 1 drivers
v0x1a57730_0 .net "operandA", 0 0, L_0x1b96250; 1 drivers
v0x1a577b0_0 .net "operandB", 0 0, L_0x1b962f0; 1 drivers
v0x1a578c0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a57940_0 .net "result", 0 0, L_0x1b9b830; 1 drivers
v0x1a57a10_0 .net "trueB", 0 0, L_0x1b96b80; 1 drivers
v0x1a57af0_0 .net "wAddSub", 0 0, L_0x1b976a0; 1 drivers
v0x1a57c00_0 .net "wNandAnd", 0 0, L_0x1b98e00; 1 drivers
v0x1a57d80_0 .net "wNorOr", 0 0, L_0x1b99840; 1 drivers
v0x1a57e90_0 .net "wXor", 0 0, L_0x1b983a0; 1 drivers
L_0x1b9b960 .part v0x1af9c80_0, 0, 1;
L_0x1b9ba20 .part v0x1af9c80_0, 1, 1;
L_0x1b9bb50 .part v0x1af9c80_0, 2, 1;
S_0x1a56cc0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a51710;
 .timescale -9 -12;
L_0x1b965d0/d .functor NAND 1, L_0x1b90e40, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b965d0 .delay (20000,20000,20000) L_0x1b965d0/d;
L_0x1b966b0/d .functor NOT 1, L_0x1b965d0, C4<0>, C4<0>, C4<0>;
L_0x1b966b0 .delay (10000,10000,10000) L_0x1b966b0/d;
L_0x1b96770/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b96770 .delay (10000,10000,10000) L_0x1b96770/d;
L_0x1b96830/d .functor NAND 1, L_0x1b962f0, L_0x1b96770, C4<1>, C4<1>;
L_0x1b96830 .delay (20000,20000,20000) L_0x1b96830/d;
L_0x1b968f0/d .functor NOT 1, L_0x1b96830, C4<0>, C4<0>, C4<0>;
L_0x1b968f0 .delay (10000,10000,10000) L_0x1b968f0/d;
L_0x1b969e0/d .functor NOR 1, L_0x1b968f0, L_0x1b966b0, C4<0>, C4<0>;
L_0x1b969e0 .delay (20000,20000,20000) L_0x1b969e0/d;
L_0x1b96b80/d .functor NOT 1, L_0x1b969e0, C4<0>, C4<0>, C4<0>;
L_0x1b96b80 .delay (10000,10000,10000) L_0x1b96b80/d;
v0x1a56db0_0 .net "and_in0ncom", 0 0, L_0x1b968f0; 1 drivers
v0x1a56e70_0 .net "and_in1com", 0 0, L_0x1b966b0; 1 drivers
v0x1a56f10_0 .alias "in0", 0 0, v0x1a577b0_0;
v0x1a56f90_0 .alias "in1", 0 0, v0x1a576b0_0;
v0x1a57010_0 .net "nand_in0ncom", 0 0, L_0x1b96830; 1 drivers
v0x1a570b0_0 .net "nand_in1com", 0 0, L_0x1b965d0; 1 drivers
v0x1a57150_0 .net "ncom", 0 0, L_0x1b96770; 1 drivers
v0x1a571f0_0 .net "nor_wire", 0 0, L_0x1b969e0; 1 drivers
v0x1a572e0_0 .alias "result", 0 0, v0x1a57a10_0;
v0x1a573b0_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a559d0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a51710;
 .timescale -9 -12;
L_0x1b977b0/d .functor NAND 1, L_0x1b96250, L_0x1b96b80, C4<1>, C4<1>;
L_0x1b977b0 .delay (20000,20000,20000) L_0x1b977b0/d;
L_0x1b97940/d .functor NOT 1, L_0x1b977b0, C4<0>, C4<0>, C4<0>;
L_0x1b97940 .delay (10000,10000,10000) L_0x1b97940/d;
L_0x1b97a30/d .functor NAND 1, L_0x1b96390, L_0x1b97100, C4<1>, C4<1>;
L_0x1b97a30 .delay (20000,20000,20000) L_0x1b97a30/d;
L_0x1b97af0/d .functor NOT 1, L_0x1b97a30, C4<0>, C4<0>, C4<0>;
L_0x1b97af0 .delay (10000,10000,10000) L_0x1b97af0/d;
L_0x1b97c00/d .functor NOR 1, L_0x1b97af0, L_0x1b97940, C4<0>, C4<0>;
L_0x1b97c00 .delay (20000,20000,20000) L_0x1b97c00/d;
L_0x1b97d40/d .functor NOT 1, L_0x1b97c00, C4<0>, C4<0>, C4<0>;
L_0x1b97d40 .delay (10000,10000,10000) L_0x1b97d40/d;
v0x1a565b0_0 .alias "a", 0 0, v0x1a57730_0;
v0x1a566c0_0 .net "and_ab", 0 0, L_0x1b97940; 1 drivers
v0x1a56760_0 .net "and_xor_ab_c", 0 0, L_0x1b97af0; 1 drivers
v0x1a56800_0 .alias "b", 0 0, v0x1a57a10_0;
v0x1a56880_0 .alias "carryin", 0 0, v0x1a57490_0;
v0x1a56900_0 .alias "carryout", 0 0, v0x1a57530_0;
v0x1a569c0_0 .net "nand_ab", 0 0, L_0x1b977b0; 1 drivers
v0x1a56a40_0 .net "nand_xor_ab_c", 0 0, L_0x1b97a30; 1 drivers
v0x1a56ac0_0 .net "nco", 0 0, L_0x1b97c00; 1 drivers
v0x1a56b60_0 .alias "sum", 0 0, v0x1a57af0_0;
v0x1a56c40_0 .net "xor_ab", 0 0, L_0x1b97100; 1 drivers
S_0x1a56060 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a559d0;
 .timescale -9 -12;
L_0x1b96cf0/d .functor NAND 1, L_0x1b96250, L_0x1b96b80, C4<1>, C4<1>;
L_0x1b96cf0 .delay (20000,20000,20000) L_0x1b96cf0/d;
L_0x1b96dd0/d .functor NOR 1, L_0x1b96250, L_0x1b96b80, C4<0>, C4<0>;
L_0x1b96dd0 .delay (20000,20000,20000) L_0x1b96dd0/d;
L_0x1b96e90/d .functor NOT 1, L_0x1b96dd0, C4<0>, C4<0>, C4<0>;
L_0x1b96e90 .delay (10000,10000,10000) L_0x1b96e90/d;
L_0x1b96fa0/d .functor NAND 1, L_0x1b96e90, L_0x1b96cf0, C4<1>, C4<1>;
L_0x1b96fa0 .delay (20000,20000,20000) L_0x1b96fa0/d;
L_0x1b97100/d .functor NOT 1, L_0x1b96fa0, C4<0>, C4<0>, C4<0>;
L_0x1b97100 .delay (10000,10000,10000) L_0x1b97100/d;
v0x1a56150_0 .alias "a", 0 0, v0x1a57730_0;
v0x1a561f0_0 .alias "b", 0 0, v0x1a57a10_0;
v0x1a56290_0 .net "nand_ab", 0 0, L_0x1b96cf0; 1 drivers
v0x1a56330_0 .net "nor_ab", 0 0, L_0x1b96dd0; 1 drivers
v0x1a563b0_0 .net "nxor_ab", 0 0, L_0x1b96fa0; 1 drivers
v0x1a56450_0 .net "or_ab", 0 0, L_0x1b96e90; 1 drivers
v0x1a56530_0 .alias "result", 0 0, v0x1a56c40_0;
S_0x1a55ac0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a559d0;
 .timescale -9 -12;
L_0x1b97210/d .functor NAND 1, L_0x1b97100, L_0x1b96390, C4<1>, C4<1>;
L_0x1b97210 .delay (20000,20000,20000) L_0x1b97210/d;
L_0x1b97380/d .functor NOR 1, L_0x1b97100, L_0x1b96390, C4<0>, C4<0>;
L_0x1b97380 .delay (20000,20000,20000) L_0x1b97380/d;
L_0x1b974d0/d .functor NOT 1, L_0x1b97380, C4<0>, C4<0>, C4<0>;
L_0x1b974d0 .delay (10000,10000,10000) L_0x1b974d0/d;
L_0x1b97590/d .functor NAND 1, L_0x1b974d0, L_0x1b97210, C4<1>, C4<1>;
L_0x1b97590 .delay (20000,20000,20000) L_0x1b97590/d;
L_0x1b976a0/d .functor NOT 1, L_0x1b97590, C4<0>, C4<0>, C4<0>;
L_0x1b976a0 .delay (10000,10000,10000) L_0x1b976a0/d;
v0x1a55bb0_0 .alias "a", 0 0, v0x1a56c40_0;
v0x1a55c50_0 .alias "b", 0 0, v0x1a57490_0;
v0x1a55cf0_0 .net "nand_ab", 0 0, L_0x1b97210; 1 drivers
v0x1a55d90_0 .net "nor_ab", 0 0, L_0x1b97380; 1 drivers
v0x1a55e10_0 .net "nxor_ab", 0 0, L_0x1b97590; 1 drivers
v0x1a55eb0_0 .net "or_ab", 0 0, L_0x1b974d0; 1 drivers
v0x1a55f90_0 .alias "result", 0 0, v0x1a57af0_0;
S_0x1a55480 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a51710;
 .timescale -9 -12;
L_0x1b97f00/d .functor NAND 1, L_0x1b96250, L_0x1b962f0, C4<1>, C4<1>;
L_0x1b97f00 .delay (20000,20000,20000) L_0x1b97f00/d;
L_0x1b97fe0/d .functor NOR 1, L_0x1b96250, L_0x1b962f0, C4<0>, C4<0>;
L_0x1b97fe0 .delay (20000,20000,20000) L_0x1b97fe0/d;
L_0x1b98170/d .functor NOT 1, L_0x1b97fe0, C4<0>, C4<0>, C4<0>;
L_0x1b98170 .delay (10000,10000,10000) L_0x1b98170/d;
L_0x1b98260/d .functor NAND 1, L_0x1b98170, L_0x1b97f00, C4<1>, C4<1>;
L_0x1b98260 .delay (20000,20000,20000) L_0x1b98260/d;
L_0x1b983a0/d .functor NOT 1, L_0x1b98260, C4<0>, C4<0>, C4<0>;
L_0x1b983a0 .delay (10000,10000,10000) L_0x1b983a0/d;
v0x1a55570_0 .alias "a", 0 0, v0x1a57730_0;
v0x1a555f0_0 .alias "b", 0 0, v0x1a577b0_0;
v0x1a556c0_0 .net "nand_ab", 0 0, L_0x1b97f00; 1 drivers
v0x1a55740_0 .net "nor_ab", 0 0, L_0x1b97fe0; 1 drivers
v0x1a557c0_0 .net "nxor_ab", 0 0, L_0x1b98260; 1 drivers
v0x1a55840_0 .net "or_ab", 0 0, L_0x1b98170; 1 drivers
v0x1a55900_0 .alias "result", 0 0, v0x1a57e90_0;
S_0x1a54890 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a51710;
 .timescale -9 -12;
L_0x1b984f0/d .functor NAND 1, L_0x1b96250, L_0x1b962f0, C4<1>, C4<1>;
L_0x1b984f0 .delay (20000,20000,20000) L_0x1b984f0/d;
L_0x1b98640/d .functor NOT 1, L_0x1b984f0, C4<0>, C4<0>, C4<0>;
L_0x1b98640 .delay (10000,10000,10000) L_0x1b98640/d;
v0x1a55100_0 .alias "a", 0 0, v0x1a57730_0;
v0x1a551a0_0 .net "and_ab", 0 0, L_0x1b98640; 1 drivers
v0x1a55220_0 .alias "b", 0 0, v0x1a577b0_0;
v0x1a552a0_0 .net "nand_ab", 0 0, L_0x1b984f0; 1 drivers
v0x1a55380_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a55400_0 .alias "result", 0 0, v0x1a57c00_0;
S_0x1a54980 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a54890;
 .timescale -9 -12;
L_0x1b98770/d .functor NAND 1, L_0x1b98640, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b98770 .delay (20000,20000,20000) L_0x1b98770/d;
L_0x1b98850/d .functor NOT 1, L_0x1b98770, C4<0>, C4<0>, C4<0>;
L_0x1b98850 .delay (10000,10000,10000) L_0x1b98850/d;
L_0x1b98960/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b98960 .delay (10000,10000,10000) L_0x1b98960/d;
L_0x1b98a20/d .functor NAND 1, L_0x1b984f0, L_0x1b98960, C4<1>, C4<1>;
L_0x1b98a20 .delay (20000,20000,20000) L_0x1b98a20/d;
L_0x1b98b70/d .functor NOT 1, L_0x1b98a20, C4<0>, C4<0>, C4<0>;
L_0x1b98b70 .delay (10000,10000,10000) L_0x1b98b70/d;
L_0x1b98c60/d .functor NOR 1, L_0x1b98b70, L_0x1b98850, C4<0>, C4<0>;
L_0x1b98c60 .delay (20000,20000,20000) L_0x1b98c60/d;
L_0x1b98e00/d .functor NOT 1, L_0x1b98c60, C4<0>, C4<0>, C4<0>;
L_0x1b98e00 .delay (10000,10000,10000) L_0x1b98e00/d;
v0x1a54a70_0 .net "and_in0ncom", 0 0, L_0x1b98b70; 1 drivers
v0x1a54af0_0 .net "and_in1com", 0 0, L_0x1b98850; 1 drivers
v0x1a54b70_0 .alias "in0", 0 0, v0x1a552a0_0;
v0x1a54c10_0 .alias "in1", 0 0, v0x1a551a0_0;
v0x1a54c90_0 .net "nand_in0ncom", 0 0, L_0x1b98a20; 1 drivers
v0x1a54d30_0 .net "nand_in1com", 0 0, L_0x1b98770; 1 drivers
v0x1a54e10_0 .net "ncom", 0 0, L_0x1b98960; 1 drivers
v0x1a54eb0_0 .net "nor_wire", 0 0, L_0x1b98c60; 1 drivers
v0x1a54f50_0 .alias "result", 0 0, v0x1a57c00_0;
v0x1a55020_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a53df0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a51710;
 .timescale -9 -12;
L_0x1b98f30/d .functor NOR 1, L_0x1b96250, L_0x1b962f0, C4<0>, C4<0>;
L_0x1b98f30 .delay (20000,20000,20000) L_0x1b98f30/d;
L_0x1b99080/d .functor NOT 1, L_0x1b98f30, C4<0>, C4<0>, C4<0>;
L_0x1b99080 .delay (10000,10000,10000) L_0x1b99080/d;
v0x1a54570_0 .alias "a", 0 0, v0x1a57730_0;
v0x1a545f0_0 .alias "b", 0 0, v0x1a577b0_0;
v0x1a54690_0 .net "nor_ab", 0 0, L_0x1b98f30; 1 drivers
v0x1a54710_0 .net "or_ab", 0 0, L_0x1b99080; 1 drivers
v0x1a54790_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a54810_0 .alias "result", 0 0, v0x1a57d80_0;
S_0x1a53ee0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a53df0;
 .timescale -9 -12;
L_0x1b991b0/d .functor NAND 1, L_0x1b99080, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b991b0 .delay (20000,20000,20000) L_0x1b991b0/d;
L_0x1b99290/d .functor NOT 1, L_0x1b991b0, C4<0>, C4<0>, C4<0>;
L_0x1b99290 .delay (10000,10000,10000) L_0x1b99290/d;
L_0x1b993a0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b993a0 .delay (10000,10000,10000) L_0x1b993a0/d;
L_0x1b99460/d .functor NAND 1, L_0x1b98f30, L_0x1b993a0, C4<1>, C4<1>;
L_0x1b99460 .delay (20000,20000,20000) L_0x1b99460/d;
L_0x1b995b0/d .functor NOT 1, L_0x1b99460, C4<0>, C4<0>, C4<0>;
L_0x1b995b0 .delay (10000,10000,10000) L_0x1b995b0/d;
L_0x1b996a0/d .functor NOR 1, L_0x1b995b0, L_0x1b99290, C4<0>, C4<0>;
L_0x1b996a0 .delay (20000,20000,20000) L_0x1b996a0/d;
L_0x1b99840/d .functor NOT 1, L_0x1b996a0, C4<0>, C4<0>, C4<0>;
L_0x1b99840 .delay (10000,10000,10000) L_0x1b99840/d;
v0x1a53fd0_0 .net "and_in0ncom", 0 0, L_0x1b995b0; 1 drivers
v0x1a54050_0 .net "and_in1com", 0 0, L_0x1b99290; 1 drivers
v0x1a540d0_0 .alias "in0", 0 0, v0x1a54690_0;
v0x1a54150_0 .alias "in1", 0 0, v0x1a54710_0;
v0x1a541d0_0 .net "nand_in0ncom", 0 0, L_0x1b99460; 1 drivers
v0x1a54250_0 .net "nand_in1com", 0 0, L_0x1b991b0; 1 drivers
v0x1a542d0_0 .net "ncom", 0 0, L_0x1b993a0; 1 drivers
v0x1a54350_0 .net "nor_wire", 0 0, L_0x1b996a0; 1 drivers
v0x1a54420_0 .alias "result", 0 0, v0x1a57d80_0;
v0x1a544f0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a51800 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a51710;
 .timescale -9 -12;
v0x1a53640_0 .alias "in0", 0 0, v0x1a57af0_0;
v0x1a536f0_0 .alias "in1", 0 0, v0x1a57e90_0;
v0x1a537a0_0 .alias "in2", 0 0, v0x1a57c00_0;
v0x1a53850_0 .alias "in3", 0 0, v0x1a57d80_0;
v0x1a53930_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a539e0_0 .alias "result", 0 0, v0x1a57940_0;
v0x1a53a60_0 .net "sel0", 0 0, L_0x1b9b960; 1 drivers
v0x1a53ae0_0 .net "sel1", 0 0, L_0x1b9ba20; 1 drivers
v0x1a53b60_0 .net "sel2", 0 0, L_0x1b9bb50; 1 drivers
v0x1a53c10_0 .net "w0", 0 0, L_0x1b9a000; 1 drivers
v0x1a53cf0_0 .net "w1", 0 0, L_0x1b9a780; 1 drivers
v0x1a53d70_0 .net "w2", 0 0, L_0x1b9afd0; 1 drivers
S_0x1a52ec0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a51800;
 .timescale -9 -12;
L_0x1b99970/d .functor NAND 1, L_0x1b983a0, L_0x1b9b960, C4<1>, C4<1>;
L_0x1b99970 .delay (20000,20000,20000) L_0x1b99970/d;
L_0x1b99a50/d .functor NOT 1, L_0x1b99970, C4<0>, C4<0>, C4<0>;
L_0x1b99a50 .delay (10000,10000,10000) L_0x1b99a50/d;
L_0x1b99b60/d .functor NOT 1, L_0x1b9b960, C4<0>, C4<0>, C4<0>;
L_0x1b99b60 .delay (10000,10000,10000) L_0x1b99b60/d;
L_0x1b99cb0/d .functor NAND 1, L_0x1b976a0, L_0x1b99b60, C4<1>, C4<1>;
L_0x1b99cb0 .delay (20000,20000,20000) L_0x1b99cb0/d;
L_0x1b99d70/d .functor NOT 1, L_0x1b99cb0, C4<0>, C4<0>, C4<0>;
L_0x1b99d70 .delay (10000,10000,10000) L_0x1b99d70/d;
L_0x1b99e60/d .functor NOR 1, L_0x1b99d70, L_0x1b99a50, C4<0>, C4<0>;
L_0x1b99e60 .delay (20000,20000,20000) L_0x1b99e60/d;
L_0x1b9a000/d .functor NOT 1, L_0x1b99e60, C4<0>, C4<0>, C4<0>;
L_0x1b9a000 .delay (10000,10000,10000) L_0x1b9a000/d;
v0x1a52fb0_0 .net "and_in0ncom", 0 0, L_0x1b99d70; 1 drivers
v0x1a53070_0 .net "and_in1com", 0 0, L_0x1b99a50; 1 drivers
v0x1a53110_0 .alias "in0", 0 0, v0x1a57af0_0;
v0x1a531b0_0 .alias "in1", 0 0, v0x1a57e90_0;
v0x1a53230_0 .net "nand_in0ncom", 0 0, L_0x1b99cb0; 1 drivers
v0x1a532d0_0 .net "nand_in1com", 0 0, L_0x1b99970; 1 drivers
v0x1a53370_0 .net "ncom", 0 0, L_0x1b99b60; 1 drivers
v0x1a53410_0 .net "nor_wire", 0 0, L_0x1b99e60; 1 drivers
v0x1a534b0_0 .alias "result", 0 0, v0x1a53c10_0;
v0x1a53530_0 .alias "sel0", 0 0, v0x1a53a60_0;
S_0x1a52770 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a51800;
 .timescale -9 -12;
L_0x1b9a130/d .functor NAND 1, L_0x1b99840, L_0x1b9b960, C4<1>, C4<1>;
L_0x1b9a130 .delay (20000,20000,20000) L_0x1b9a130/d;
L_0x1b9a210/d .functor NOT 1, L_0x1b9a130, C4<0>, C4<0>, C4<0>;
L_0x1b9a210 .delay (10000,10000,10000) L_0x1b9a210/d;
L_0x1b9a320/d .functor NOT 1, L_0x1b9b960, C4<0>, C4<0>, C4<0>;
L_0x1b9a320 .delay (10000,10000,10000) L_0x1b9a320/d;
L_0x1b9a3e0/d .functor NAND 1, L_0x1b98e00, L_0x1b9a320, C4<1>, C4<1>;
L_0x1b9a3e0 .delay (20000,20000,20000) L_0x1b9a3e0/d;
L_0x1b9a4f0/d .functor NOT 1, L_0x1b9a3e0, C4<0>, C4<0>, C4<0>;
L_0x1b9a4f0 .delay (10000,10000,10000) L_0x1b9a4f0/d;
L_0x1b9a5e0/d .functor NOR 1, L_0x1b9a4f0, L_0x1b9a210, C4<0>, C4<0>;
L_0x1b9a5e0 .delay (20000,20000,20000) L_0x1b9a5e0/d;
L_0x1b9a780/d .functor NOT 1, L_0x1b9a5e0, C4<0>, C4<0>, C4<0>;
L_0x1b9a780 .delay (10000,10000,10000) L_0x1b9a780/d;
v0x1a52860_0 .net "and_in0ncom", 0 0, L_0x1b9a4f0; 1 drivers
v0x1a52920_0 .net "and_in1com", 0 0, L_0x1b9a210; 1 drivers
v0x1a529c0_0 .alias "in0", 0 0, v0x1a57c00_0;
v0x1a52a60_0 .alias "in1", 0 0, v0x1a57d80_0;
v0x1a52ae0_0 .net "nand_in0ncom", 0 0, L_0x1b9a3e0; 1 drivers
v0x1a52b80_0 .net "nand_in1com", 0 0, L_0x1b9a130; 1 drivers
v0x1a52c20_0 .net "ncom", 0 0, L_0x1b9a320; 1 drivers
v0x1a52cc0_0 .net "nor_wire", 0 0, L_0x1b9a5e0; 1 drivers
v0x1a52d60_0 .alias "result", 0 0, v0x1a53cf0_0;
v0x1a52de0_0 .alias "sel0", 0 0, v0x1a53a60_0;
S_0x1a52020 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a51800;
 .timescale -9 -12;
L_0x1b9a8b0/d .functor NAND 1, L_0x1b9a780, L_0x1b9ba20, C4<1>, C4<1>;
L_0x1b9a8b0 .delay (20000,20000,20000) L_0x1b9a8b0/d;
L_0x1b9aa20/d .functor NOT 1, L_0x1b9a8b0, C4<0>, C4<0>, C4<0>;
L_0x1b9aa20 .delay (10000,10000,10000) L_0x1b9aa20/d;
L_0x1b9ab30/d .functor NOT 1, L_0x1b9ba20, C4<0>, C4<0>, C4<0>;
L_0x1b9ab30 .delay (10000,10000,10000) L_0x1b9ab30/d;
L_0x1b9abf0/d .functor NAND 1, L_0x1b9a000, L_0x1b9ab30, C4<1>, C4<1>;
L_0x1b9abf0 .delay (20000,20000,20000) L_0x1b9abf0/d;
L_0x1b9ad40/d .functor NOT 1, L_0x1b9abf0, C4<0>, C4<0>, C4<0>;
L_0x1b9ad40 .delay (10000,10000,10000) L_0x1b9ad40/d;
L_0x1b9ae30/d .functor NOR 1, L_0x1b9ad40, L_0x1b9aa20, C4<0>, C4<0>;
L_0x1b9ae30 .delay (20000,20000,20000) L_0x1b9ae30/d;
L_0x1b9afd0/d .functor NOT 1, L_0x1b9ae30, C4<0>, C4<0>, C4<0>;
L_0x1b9afd0 .delay (10000,10000,10000) L_0x1b9afd0/d;
v0x1a52110_0 .net "and_in0ncom", 0 0, L_0x1b9ad40; 1 drivers
v0x1a521d0_0 .net "and_in1com", 0 0, L_0x1b9aa20; 1 drivers
v0x1a52270_0 .alias "in0", 0 0, v0x1a53c10_0;
v0x1a52310_0 .alias "in1", 0 0, v0x1a53cf0_0;
v0x1a52390_0 .net "nand_in0ncom", 0 0, L_0x1b9abf0; 1 drivers
v0x1a52430_0 .net "nand_in1com", 0 0, L_0x1b9a8b0; 1 drivers
v0x1a524d0_0 .net "ncom", 0 0, L_0x1b9ab30; 1 drivers
v0x1a52570_0 .net "nor_wire", 0 0, L_0x1b9ae30; 1 drivers
v0x1a52610_0 .alias "result", 0 0, v0x1a53d70_0;
v0x1a52690_0 .alias "sel0", 0 0, v0x1a53ae0_0;
S_0x1a518f0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a51800;
 .timescale -9 -12;
L_0x1b9b100/d .functor NAND 1, C4<0>, L_0x1b9bb50, C4<1>, C4<1>;
L_0x1b9b100 .delay (20000,20000,20000) L_0x1b9b100/d;
L_0x1b9b280/d .functor NOT 1, L_0x1b9b100, C4<0>, C4<0>, C4<0>;
L_0x1b9b280 .delay (10000,10000,10000) L_0x1b9b280/d;
L_0x1b9b390/d .functor NOT 1, L_0x1b9bb50, C4<0>, C4<0>, C4<0>;
L_0x1b9b390 .delay (10000,10000,10000) L_0x1b9b390/d;
L_0x1b9b450/d .functor NAND 1, L_0x1b9afd0, L_0x1b9b390, C4<1>, C4<1>;
L_0x1b9b450 .delay (20000,20000,20000) L_0x1b9b450/d;
L_0x1b9b5a0/d .functor NOT 1, L_0x1b9b450, C4<0>, C4<0>, C4<0>;
L_0x1b9b5a0 .delay (10000,10000,10000) L_0x1b9b5a0/d;
L_0x1b9b690/d .functor NOR 1, L_0x1b9b5a0, L_0x1b9b280, C4<0>, C4<0>;
L_0x1b9b690 .delay (20000,20000,20000) L_0x1b9b690/d;
L_0x1b9b830/d .functor NOT 1, L_0x1b9b690, C4<0>, C4<0>, C4<0>;
L_0x1b9b830 .delay (10000,10000,10000) L_0x1b9b830/d;
v0x1a519e0_0 .net "and_in0ncom", 0 0, L_0x1b9b5a0; 1 drivers
v0x1a51a60_0 .net "and_in1com", 0 0, L_0x1b9b280; 1 drivers
v0x1a51b00_0 .alias "in0", 0 0, v0x1a53d70_0;
v0x1a51ba0_0 .alias "in1", 0 0, v0x1a53930_0;
v0x1a51c20_0 .net "nand_in0ncom", 0 0, L_0x1b9b450; 1 drivers
v0x1a51cc0_0 .net "nand_in1com", 0 0, L_0x1b9b100; 1 drivers
v0x1a51da0_0 .net "ncom", 0 0, L_0x1b9b390; 1 drivers
v0x1a51e40_0 .net "nor_wire", 0 0, L_0x1b9b690; 1 drivers
v0x1a51ee0_0 .alias "result", 0 0, v0x1a57940_0;
v0x1a51f80_0 .alias "sel0", 0 0, v0x1a53b60_0;
S_0x1a4aa60 .scope generate, "ALU32[24]" "ALU32[24]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a49458 .param/l "i" 2 105, +C4<011000>;
S_0x1a4ab90 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a4aa60;
 .timescale -9 -12;
L_0x1b96430/d .functor NOT 1, L_0x1b9bfd0, C4<0>, C4<0>, C4<0>;
L_0x1b96430 .delay (10000,10000,10000) L_0x1b96430/d;
v0x1a50ae0_0 .net "carryin", 0 0, L_0x1b9c070; 1 drivers
v0x1a50b80_0 .net "carryout", 0 0, L_0x1b9d900; 1 drivers
v0x1a50c00_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a50c80_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a50d00_0 .net "notB", 0 0, L_0x1b96430; 1 drivers
v0x1a50d80_0 .net "operandA", 0 0, L_0x1b9bf30; 1 drivers
v0x1a50e00_0 .net "operandB", 0 0, L_0x1b9bfd0; 1 drivers
v0x1a50f10_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a50f90_0 .net "result", 0 0, L_0x1ba2200; 1 drivers
v0x1a51060_0 .net "trueB", 0 0, L_0x1b9c740; 1 drivers
v0x1a51140_0 .net "wAddSub", 0 0, L_0x1b9d260; 1 drivers
v0x1a51250_0 .net "wNandAnd", 0 0, L_0x1b9e9c0; 1 drivers
v0x1a513d0_0 .net "wNorOr", 0 0, L_0x1accd80; 1 drivers
v0x1a514e0_0 .net "wXor", 0 0, L_0x1b9df60; 1 drivers
L_0x1ba2330 .part v0x1af9c80_0, 0, 1;
L_0x1ba23f0 .part v0x1af9c80_0, 1, 1;
L_0x1ba2520 .part v0x1af9c80_0, 2, 1;
S_0x1a50310 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a4ab90;
 .timescale -9 -12;
L_0x1b96530/d .functor NAND 1, L_0x1b96430, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1b96530 .delay (20000,20000,20000) L_0x1b96530/d;
L_0x1b9c270/d .functor NOT 1, L_0x1b96530, C4<0>, C4<0>, C4<0>;
L_0x1b9c270 .delay (10000,10000,10000) L_0x1b9c270/d;
L_0x1b9c330/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1b9c330 .delay (10000,10000,10000) L_0x1b9c330/d;
L_0x1b9c3f0/d .functor NAND 1, L_0x1b9bfd0, L_0x1b9c330, C4<1>, C4<1>;
L_0x1b9c3f0 .delay (20000,20000,20000) L_0x1b9c3f0/d;
L_0x1b9c4b0/d .functor NOT 1, L_0x1b9c3f0, C4<0>, C4<0>, C4<0>;
L_0x1b9c4b0 .delay (10000,10000,10000) L_0x1b9c4b0/d;
L_0x1b9c5a0/d .functor NOR 1, L_0x1b9c4b0, L_0x1b9c270, C4<0>, C4<0>;
L_0x1b9c5a0 .delay (20000,20000,20000) L_0x1b9c5a0/d;
L_0x1b9c740/d .functor NOT 1, L_0x1b9c5a0, C4<0>, C4<0>, C4<0>;
L_0x1b9c740 .delay (10000,10000,10000) L_0x1b9c740/d;
v0x1a50400_0 .net "and_in0ncom", 0 0, L_0x1b9c4b0; 1 drivers
v0x1a504c0_0 .net "and_in1com", 0 0, L_0x1b9c270; 1 drivers
v0x1a50560_0 .alias "in0", 0 0, v0x1a50e00_0;
v0x1a505e0_0 .alias "in1", 0 0, v0x1a50d00_0;
v0x1a50660_0 .net "nand_in0ncom", 0 0, L_0x1b9c3f0; 1 drivers
v0x1a50700_0 .net "nand_in1com", 0 0, L_0x1b96530; 1 drivers
v0x1a507a0_0 .net "ncom", 0 0, L_0x1b9c330; 1 drivers
v0x1a50840_0 .net "nor_wire", 0 0, L_0x1b9c5a0; 1 drivers
v0x1a50930_0 .alias "result", 0 0, v0x1a51060_0;
v0x1a50a00_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a4f060 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a4ab90;
 .timescale -9 -12;
L_0x1b9d370/d .functor NAND 1, L_0x1b9bf30, L_0x1b9c740, C4<1>, C4<1>;
L_0x1b9d370 .delay (20000,20000,20000) L_0x1b9d370/d;
L_0x1b9d500/d .functor NOT 1, L_0x1b9d370, C4<0>, C4<0>, C4<0>;
L_0x1b9d500 .delay (10000,10000,10000) L_0x1b9d500/d;
L_0x1b9d5f0/d .functor NAND 1, L_0x1b9c070, L_0x1b9ccc0, C4<1>, C4<1>;
L_0x1b9d5f0 .delay (20000,20000,20000) L_0x1b9d5f0/d;
L_0x1b9d6b0/d .functor NOT 1, L_0x1b9d5f0, C4<0>, C4<0>, C4<0>;
L_0x1b9d6b0 .delay (10000,10000,10000) L_0x1b9d6b0/d;
L_0x1b9d7c0/d .functor NOR 1, L_0x1b9d6b0, L_0x1b9d500, C4<0>, C4<0>;
L_0x1b9d7c0 .delay (20000,20000,20000) L_0x1b9d7c0/d;
L_0x1b9d900/d .functor NOT 1, L_0x1b9d7c0, C4<0>, C4<0>, C4<0>;
L_0x1b9d900 .delay (10000,10000,10000) L_0x1b9d900/d;
v0x1a4fc00_0 .alias "a", 0 0, v0x1a50d80_0;
v0x1a4fd10_0 .net "and_ab", 0 0, L_0x1b9d500; 1 drivers
v0x1a4fdb0_0 .net "and_xor_ab_c", 0 0, L_0x1b9d6b0; 1 drivers
v0x1a4fe50_0 .alias "b", 0 0, v0x1a51060_0;
v0x1a4fed0_0 .alias "carryin", 0 0, v0x1a50ae0_0;
v0x1a4ff50_0 .alias "carryout", 0 0, v0x1a50b80_0;
v0x1a50010_0 .net "nand_ab", 0 0, L_0x1b9d370; 1 drivers
v0x1a50090_0 .net "nand_xor_ab_c", 0 0, L_0x1b9d5f0; 1 drivers
v0x1a50110_0 .net "nco", 0 0, L_0x1b9d7c0; 1 drivers
v0x1a501b0_0 .alias "sum", 0 0, v0x1a51140_0;
v0x1a50290_0 .net "xor_ab", 0 0, L_0x1b9ccc0; 1 drivers
S_0x1a4f6b0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a4f060;
 .timescale -9 -12;
L_0x1b9c8b0/d .functor NAND 1, L_0x1b9bf30, L_0x1b9c740, C4<1>, C4<1>;
L_0x1b9c8b0 .delay (20000,20000,20000) L_0x1b9c8b0/d;
L_0x1b9c990/d .functor NOR 1, L_0x1b9bf30, L_0x1b9c740, C4<0>, C4<0>;
L_0x1b9c990 .delay (20000,20000,20000) L_0x1b9c990/d;
L_0x1b9ca50/d .functor NOT 1, L_0x1b9c990, C4<0>, C4<0>, C4<0>;
L_0x1b9ca50 .delay (10000,10000,10000) L_0x1b9ca50/d;
L_0x1b9cb60/d .functor NAND 1, L_0x1b9ca50, L_0x1b9c8b0, C4<1>, C4<1>;
L_0x1b9cb60 .delay (20000,20000,20000) L_0x1b9cb60/d;
L_0x1b9ccc0/d .functor NOT 1, L_0x1b9cb60, C4<0>, C4<0>, C4<0>;
L_0x1b9ccc0 .delay (10000,10000,10000) L_0x1b9ccc0/d;
v0x1a4f7a0_0 .alias "a", 0 0, v0x1a50d80_0;
v0x1a4f840_0 .alias "b", 0 0, v0x1a51060_0;
v0x1a4f8e0_0 .net "nand_ab", 0 0, L_0x1b9c8b0; 1 drivers
v0x1a4f980_0 .net "nor_ab", 0 0, L_0x1b9c990; 1 drivers
v0x1a4fa00_0 .net "nxor_ab", 0 0, L_0x1b9cb60; 1 drivers
v0x1a4faa0_0 .net "or_ab", 0 0, L_0x1b9ca50; 1 drivers
v0x1a4fb80_0 .alias "result", 0 0, v0x1a50290_0;
S_0x1a4f150 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a4f060;
 .timescale -9 -12;
L_0x1b9cdd0/d .functor NAND 1, L_0x1b9ccc0, L_0x1b9c070, C4<1>, C4<1>;
L_0x1b9cdd0 .delay (20000,20000,20000) L_0x1b9cdd0/d;
L_0x1b9cf40/d .functor NOR 1, L_0x1b9ccc0, L_0x1b9c070, C4<0>, C4<0>;
L_0x1b9cf40 .delay (20000,20000,20000) L_0x1b9cf40/d;
L_0x1b9d090/d .functor NOT 1, L_0x1b9cf40, C4<0>, C4<0>, C4<0>;
L_0x1b9d090 .delay (10000,10000,10000) L_0x1b9d090/d;
L_0x1b9d150/d .functor NAND 1, L_0x1b9d090, L_0x1b9cdd0, C4<1>, C4<1>;
L_0x1b9d150 .delay (20000,20000,20000) L_0x1b9d150/d;
L_0x1b9d260/d .functor NOT 1, L_0x1b9d150, C4<0>, C4<0>, C4<0>;
L_0x1b9d260 .delay (10000,10000,10000) L_0x1b9d260/d;
v0x1a4f240_0 .alias "a", 0 0, v0x1a50290_0;
v0x1a4f2c0_0 .alias "b", 0 0, v0x1a50ae0_0;
v0x1a4f340_0 .net "nand_ab", 0 0, L_0x1b9cdd0; 1 drivers
v0x1a4f3e0_0 .net "nor_ab", 0 0, L_0x1b9cf40; 1 drivers
v0x1a4f460_0 .net "nxor_ab", 0 0, L_0x1b9d150; 1 drivers
v0x1a4f500_0 .net "or_ab", 0 0, L_0x1b9d090; 1 drivers
v0x1a4f5e0_0 .alias "result", 0 0, v0x1a51140_0;
S_0x1a4eb10 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a4ab90;
 .timescale -9 -12;
L_0x1b9dac0/d .functor NAND 1, L_0x1b9bf30, L_0x1b9bfd0, C4<1>, C4<1>;
L_0x1b9dac0 .delay (20000,20000,20000) L_0x1b9dac0/d;
L_0x1b9dba0/d .functor NOR 1, L_0x1b9bf30, L_0x1b9bfd0, C4<0>, C4<0>;
L_0x1b9dba0 .delay (20000,20000,20000) L_0x1b9dba0/d;
L_0x1b9dd30/d .functor NOT 1, L_0x1b9dba0, C4<0>, C4<0>, C4<0>;
L_0x1b9dd30 .delay (10000,10000,10000) L_0x1b9dd30/d;
L_0x1b9de20/d .functor NAND 1, L_0x1b9dd30, L_0x1b9dac0, C4<1>, C4<1>;
L_0x1b9de20 .delay (20000,20000,20000) L_0x1b9de20/d;
L_0x1b9df60/d .functor NOT 1, L_0x1b9de20, C4<0>, C4<0>, C4<0>;
L_0x1b9df60 .delay (10000,10000,10000) L_0x1b9df60/d;
v0x1a4ec00_0 .alias "a", 0 0, v0x1a50d80_0;
v0x1a4ec80_0 .alias "b", 0 0, v0x1a50e00_0;
v0x1a4ed50_0 .net "nand_ab", 0 0, L_0x1b9dac0; 1 drivers
v0x1a4edd0_0 .net "nor_ab", 0 0, L_0x1b9dba0; 1 drivers
v0x1a4ee50_0 .net "nxor_ab", 0 0, L_0x1b9de20; 1 drivers
v0x1a4eed0_0 .net "or_ab", 0 0, L_0x1b9dd30; 1 drivers
v0x1a4ef90_0 .alias "result", 0 0, v0x1a514e0_0;
S_0x1a4dd10 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a4ab90;
 .timescale -9 -12;
L_0x1b9e0b0/d .functor NAND 1, L_0x1b9bf30, L_0x1b9bfd0, C4<1>, C4<1>;
L_0x1b9e0b0 .delay (20000,20000,20000) L_0x1b9e0b0/d;
L_0x1b9e200/d .functor NOT 1, L_0x1b9e0b0, C4<0>, C4<0>, C4<0>;
L_0x1b9e200 .delay (10000,10000,10000) L_0x1b9e200/d;
v0x1a39e00_0 .alias "a", 0 0, v0x1a50d80_0;
v0x1a39ea0_0 .net "and_ab", 0 0, L_0x1b9e200; 1 drivers
v0x1a39f20_0 .alias "b", 0 0, v0x1a50e00_0;
v0x1a4e990_0 .net "nand_ab", 0 0, L_0x1b9e0b0; 1 drivers
v0x1a4ea10_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a4ea90_0 .alias "result", 0 0, v0x1a51250_0;
S_0x1a4de00 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a4dd10;
 .timescale -9 -12;
L_0x1b9e330/d .functor NAND 1, L_0x1b9e200, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b9e330 .delay (20000,20000,20000) L_0x1b9e330/d;
L_0x1b9e410/d .functor NOT 1, L_0x1b9e330, C4<0>, C4<0>, C4<0>;
L_0x1b9e410 .delay (10000,10000,10000) L_0x1b9e410/d;
L_0x1b9e520/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1b9e520 .delay (10000,10000,10000) L_0x1b9e520/d;
L_0x1b9e5e0/d .functor NAND 1, L_0x1b9e0b0, L_0x1b9e520, C4<1>, C4<1>;
L_0x1b9e5e0 .delay (20000,20000,20000) L_0x1b9e5e0/d;
L_0x1b9e730/d .functor NOT 1, L_0x1b9e5e0, C4<0>, C4<0>, C4<0>;
L_0x1b9e730 .delay (10000,10000,10000) L_0x1b9e730/d;
L_0x1b9e820/d .functor NOR 1, L_0x1b9e730, L_0x1b9e410, C4<0>, C4<0>;
L_0x1b9e820 .delay (20000,20000,20000) L_0x1b9e820/d;
L_0x1b9e9c0/d .functor NOT 1, L_0x1b9e820, C4<0>, C4<0>, C4<0>;
L_0x1b9e9c0 .delay (10000,10000,10000) L_0x1b9e9c0/d;
v0x1a4def0_0 .net "and_in0ncom", 0 0, L_0x1b9e730; 1 drivers
v0x1a4df70_0 .net "and_in1com", 0 0, L_0x1b9e410; 1 drivers
v0x1a4dff0_0 .alias "in0", 0 0, v0x1a4e990_0;
v0x1a4e090_0 .alias "in1", 0 0, v0x1a39ea0_0;
v0x1a4e110_0 .net "nand_in0ncom", 0 0, L_0x1b9e5e0; 1 drivers
v0x1a4e1b0_0 .net "nand_in1com", 0 0, L_0x1b9e330; 1 drivers
v0x1a4e290_0 .net "ncom", 0 0, L_0x1b9e520; 1 drivers
v0x1a4e330_0 .net "nor_wire", 0 0, L_0x1b9e820; 1 drivers
v0x1a4e3d0_0 .alias "result", 0 0, v0x1a51250_0;
v0x1a4e4a0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a4d270 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a4ab90;
 .timescale -9 -12;
L_0x1b9eaf0/d .functor NOR 1, L_0x1b9bf30, L_0x1b9bfd0, C4<0>, C4<0>;
L_0x1b9eaf0 .delay (20000,20000,20000) L_0x1b9eaf0/d;
L_0x1b9ec40/d .functor NOT 1, L_0x1b9eaf0, C4<0>, C4<0>, C4<0>;
L_0x1b9ec40 .delay (10000,10000,10000) L_0x1b9ec40/d;
v0x1a4d9f0_0 .alias "a", 0 0, v0x1a50d80_0;
v0x1a4da70_0 .alias "b", 0 0, v0x1a50e00_0;
v0x1a4db10_0 .net "nor_ab", 0 0, L_0x1b9eaf0; 1 drivers
v0x1a4db90_0 .net "or_ab", 0 0, L_0x1b9ec40; 1 drivers
v0x1a4dc10_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a4dc90_0 .alias "result", 0 0, v0x1a513d0_0;
S_0x1a4d360 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a4d270;
 .timescale -9 -12;
L_0x1b9ed70/d .functor NAND 1, L_0x1b9ec40, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1b9ed70 .delay (20000,20000,20000) L_0x1b9ed70/d;
L_0x1a4cd50/d .functor NOT 1, L_0x1b9ed70, C4<0>, C4<0>, C4<0>;
L_0x1a4cd50 .delay (10000,10000,10000) L_0x1a4cd50/d;
L_0x1acc8c0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1acc8c0 .delay (10000,10000,10000) L_0x1acc8c0/d;
L_0x1acc980/d .functor NAND 1, L_0x1b9eaf0, L_0x1acc8c0, C4<1>, C4<1>;
L_0x1acc980 .delay (20000,20000,20000) L_0x1acc980/d;
L_0x1accad0/d .functor NOT 1, L_0x1acc980, C4<0>, C4<0>, C4<0>;
L_0x1accad0 .delay (10000,10000,10000) L_0x1accad0/d;
L_0x1accbe0/d .functor NOR 1, L_0x1accad0, L_0x1a4cd50, C4<0>, C4<0>;
L_0x1accbe0 .delay (20000,20000,20000) L_0x1accbe0/d;
L_0x1accd80/d .functor NOT 1, L_0x1accbe0, C4<0>, C4<0>, C4<0>;
L_0x1accd80 .delay (10000,10000,10000) L_0x1accd80/d;
v0x1a4d450_0 .net "and_in0ncom", 0 0, L_0x1accad0; 1 drivers
v0x1a4d4d0_0 .net "and_in1com", 0 0, L_0x1a4cd50; 1 drivers
v0x1a4d550_0 .alias "in0", 0 0, v0x1a4db10_0;
v0x1a4d5d0_0 .alias "in1", 0 0, v0x1a4db90_0;
v0x1a4d650_0 .net "nand_in0ncom", 0 0, L_0x1acc980; 1 drivers
v0x1a4d6d0_0 .net "nand_in1com", 0 0, L_0x1b9ed70; 1 drivers
v0x1a4d750_0 .net "ncom", 0 0, L_0x1acc8c0; 1 drivers
v0x1a4d7d0_0 .net "nor_wire", 0 0, L_0x1accbe0; 1 drivers
v0x1a4d8a0_0 .alias "result", 0 0, v0x1a513d0_0;
v0x1a4d970_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a4ac80 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a4ab90;
 .timescale -9 -12;
v0x1a4cac0_0 .alias "in0", 0 0, v0x1a51140_0;
v0x1a4cb70_0 .alias "in1", 0 0, v0x1a514e0_0;
v0x1a4cc20_0 .alias "in2", 0 0, v0x1a51250_0;
v0x1a4ccd0_0 .alias "in3", 0 0, v0x1a513d0_0;
v0x1a4cdb0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a4ce60_0 .alias "result", 0 0, v0x1a50f90_0;
v0x1a4cee0_0 .net "sel0", 0 0, L_0x1ba2330; 1 drivers
v0x1a4cf60_0 .net "sel1", 0 0, L_0x1ba23f0; 1 drivers
v0x1a4cfe0_0 .net "sel2", 0 0, L_0x1ba2520; 1 drivers
v0x1a4d090_0 .net "w0", 0 0, L_0x1acd540; 1 drivers
v0x1a4d170_0 .net "w1", 0 0, L_0x1ba1250; 1 drivers
v0x1a4d1f0_0 .net "w2", 0 0, L_0x1ba19a0; 1 drivers
S_0x1a4c340 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a4ac80;
 .timescale -9 -12;
L_0x1acceb0/d .functor NAND 1, L_0x1b9df60, L_0x1ba2330, C4<1>, C4<1>;
L_0x1acceb0 .delay (20000,20000,20000) L_0x1acceb0/d;
L_0x1accf90/d .functor NOT 1, L_0x1acceb0, C4<0>, C4<0>, C4<0>;
L_0x1accf90 .delay (10000,10000,10000) L_0x1accf90/d;
L_0x1acd0a0/d .functor NOT 1, L_0x1ba2330, C4<0>, C4<0>, C4<0>;
L_0x1acd0a0 .delay (10000,10000,10000) L_0x1acd0a0/d;
L_0x1acd1f0/d .functor NAND 1, L_0x1b9d260, L_0x1acd0a0, C4<1>, C4<1>;
L_0x1acd1f0 .delay (20000,20000,20000) L_0x1acd1f0/d;
L_0x1acd2b0/d .functor NOT 1, L_0x1acd1f0, C4<0>, C4<0>, C4<0>;
L_0x1acd2b0 .delay (10000,10000,10000) L_0x1acd2b0/d;
L_0x1acd3a0/d .functor NOR 1, L_0x1acd2b0, L_0x1accf90, C4<0>, C4<0>;
L_0x1acd3a0 .delay (20000,20000,20000) L_0x1acd3a0/d;
L_0x1acd540/d .functor NOT 1, L_0x1acd3a0, C4<0>, C4<0>, C4<0>;
L_0x1acd540 .delay (10000,10000,10000) L_0x1acd540/d;
v0x1a4c430_0 .net "and_in0ncom", 0 0, L_0x1acd2b0; 1 drivers
v0x1a4c4f0_0 .net "and_in1com", 0 0, L_0x1accf90; 1 drivers
v0x1a4c590_0 .alias "in0", 0 0, v0x1a51140_0;
v0x1a4c630_0 .alias "in1", 0 0, v0x1a514e0_0;
v0x1a4c6b0_0 .net "nand_in0ncom", 0 0, L_0x1acd1f0; 1 drivers
v0x1a4c750_0 .net "nand_in1com", 0 0, L_0x1acceb0; 1 drivers
v0x1a4c7f0_0 .net "ncom", 0 0, L_0x1acd0a0; 1 drivers
v0x1a4c890_0 .net "nor_wire", 0 0, L_0x1acd3a0; 1 drivers
v0x1a4c930_0 .alias "result", 0 0, v0x1a4d090_0;
v0x1a4c9b0_0 .alias "sel0", 0 0, v0x1a4cee0_0;
S_0x1a4bbf0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a4ac80;
 .timescale -9 -12;
L_0x1acd670/d .functor NAND 1, L_0x1accd80, L_0x1ba2330, C4<1>, C4<1>;
L_0x1acd670 .delay (20000,20000,20000) L_0x1acd670/d;
L_0x1acd750/d .functor NOT 1, L_0x1acd670, C4<0>, C4<0>, C4<0>;
L_0x1acd750 .delay (10000,10000,10000) L_0x1acd750/d;
L_0x1ba0e50/d .functor NOT 1, L_0x1ba2330, C4<0>, C4<0>, C4<0>;
L_0x1ba0e50 .delay (10000,10000,10000) L_0x1ba0e50/d;
L_0x1ba0ef0/d .functor NAND 1, L_0x1b9e9c0, L_0x1ba0e50, C4<1>, C4<1>;
L_0x1ba0ef0 .delay (20000,20000,20000) L_0x1ba0ef0/d;
L_0x1ba0fe0/d .functor NOT 1, L_0x1ba0ef0, C4<0>, C4<0>, C4<0>;
L_0x1ba0fe0 .delay (10000,10000,10000) L_0x1ba0fe0/d;
L_0x1ba10d0/d .functor NOR 1, L_0x1ba0fe0, L_0x1acd750, C4<0>, C4<0>;
L_0x1ba10d0 .delay (20000,20000,20000) L_0x1ba10d0/d;
L_0x1ba1250/d .functor NOT 1, L_0x1ba10d0, C4<0>, C4<0>, C4<0>;
L_0x1ba1250 .delay (10000,10000,10000) L_0x1ba1250/d;
v0x1a4bce0_0 .net "and_in0ncom", 0 0, L_0x1ba0fe0; 1 drivers
v0x1a4bda0_0 .net "and_in1com", 0 0, L_0x1acd750; 1 drivers
v0x1a4be40_0 .alias "in0", 0 0, v0x1a51250_0;
v0x1a4bee0_0 .alias "in1", 0 0, v0x1a513d0_0;
v0x1a4bf60_0 .net "nand_in0ncom", 0 0, L_0x1ba0ef0; 1 drivers
v0x1a4c000_0 .net "nand_in1com", 0 0, L_0x1acd670; 1 drivers
v0x1a4c0a0_0 .net "ncom", 0 0, L_0x1ba0e50; 1 drivers
v0x1a4c140_0 .net "nor_wire", 0 0, L_0x1ba10d0; 1 drivers
v0x1a4c1e0_0 .alias "result", 0 0, v0x1a4d170_0;
v0x1a4c260_0 .alias "sel0", 0 0, v0x1a4cee0_0;
S_0x1a4b4a0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a4ac80;
 .timescale -9 -12;
L_0x1ba1340/d .functor NAND 1, L_0x1ba1250, L_0x1ba23f0, C4<1>, C4<1>;
L_0x1ba1340 .delay (20000,20000,20000) L_0x1ba1340/d;
L_0x1ba1470/d .functor NOT 1, L_0x1ba1340, C4<0>, C4<0>, C4<0>;
L_0x1ba1470 .delay (10000,10000,10000) L_0x1ba1470/d;
L_0x1ba1560/d .functor NOT 1, L_0x1ba23f0, C4<0>, C4<0>, C4<0>;
L_0x1ba1560 .delay (10000,10000,10000) L_0x1ba1560/d;
L_0x1ba1600/d .functor NAND 1, L_0x1acd540, L_0x1ba1560, C4<1>, C4<1>;
L_0x1ba1600 .delay (20000,20000,20000) L_0x1ba1600/d;
L_0x1ba1730/d .functor NOT 1, L_0x1ba1600, C4<0>, C4<0>, C4<0>;
L_0x1ba1730 .delay (10000,10000,10000) L_0x1ba1730/d;
L_0x1ba1820/d .functor NOR 1, L_0x1ba1730, L_0x1ba1470, C4<0>, C4<0>;
L_0x1ba1820 .delay (20000,20000,20000) L_0x1ba1820/d;
L_0x1ba19a0/d .functor NOT 1, L_0x1ba1820, C4<0>, C4<0>, C4<0>;
L_0x1ba19a0 .delay (10000,10000,10000) L_0x1ba19a0/d;
v0x1a4b590_0 .net "and_in0ncom", 0 0, L_0x1ba1730; 1 drivers
v0x1a4b650_0 .net "and_in1com", 0 0, L_0x1ba1470; 1 drivers
v0x1a4b6f0_0 .alias "in0", 0 0, v0x1a4d090_0;
v0x1a4b790_0 .alias "in1", 0 0, v0x1a4d170_0;
v0x1a4b810_0 .net "nand_in0ncom", 0 0, L_0x1ba1600; 1 drivers
v0x1a4b8b0_0 .net "nand_in1com", 0 0, L_0x1ba1340; 1 drivers
v0x1a4b950_0 .net "ncom", 0 0, L_0x1ba1560; 1 drivers
v0x1a4b9f0_0 .net "nor_wire", 0 0, L_0x1ba1820; 1 drivers
v0x1a4ba90_0 .alias "result", 0 0, v0x1a4d1f0_0;
v0x1a4bb10_0 .alias "sel0", 0 0, v0x1a4cf60_0;
S_0x1a4ad70 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a4ac80;
 .timescale -9 -12;
L_0x1ba1ad0/d .functor NAND 1, C4<0>, L_0x1ba2520, C4<1>, C4<1>;
L_0x1ba1ad0 .delay (20000,20000,20000) L_0x1ba1ad0/d;
L_0x1ba1c50/d .functor NOT 1, L_0x1ba1ad0, C4<0>, C4<0>, C4<0>;
L_0x1ba1c50 .delay (10000,10000,10000) L_0x1ba1c50/d;
L_0x1ba1d60/d .functor NOT 1, L_0x1ba2520, C4<0>, C4<0>, C4<0>;
L_0x1ba1d60 .delay (10000,10000,10000) L_0x1ba1d60/d;
L_0x1ba1e20/d .functor NAND 1, L_0x1ba19a0, L_0x1ba1d60, C4<1>, C4<1>;
L_0x1ba1e20 .delay (20000,20000,20000) L_0x1ba1e20/d;
L_0x1ba1f70/d .functor NOT 1, L_0x1ba1e20, C4<0>, C4<0>, C4<0>;
L_0x1ba1f70 .delay (10000,10000,10000) L_0x1ba1f70/d;
L_0x1ba2060/d .functor NOR 1, L_0x1ba1f70, L_0x1ba1c50, C4<0>, C4<0>;
L_0x1ba2060 .delay (20000,20000,20000) L_0x1ba2060/d;
L_0x1ba2200/d .functor NOT 1, L_0x1ba2060, C4<0>, C4<0>, C4<0>;
L_0x1ba2200 .delay (10000,10000,10000) L_0x1ba2200/d;
v0x1a4ae60_0 .net "and_in0ncom", 0 0, L_0x1ba1f70; 1 drivers
v0x1a4aee0_0 .net "and_in1com", 0 0, L_0x1ba1c50; 1 drivers
v0x1a4af80_0 .alias "in0", 0 0, v0x1a4d1f0_0;
v0x1a4b020_0 .alias "in1", 0 0, v0x1a4cdb0_0;
v0x1a4b0a0_0 .net "nand_in0ncom", 0 0, L_0x1ba1e20; 1 drivers
v0x1a4b140_0 .net "nand_in1com", 0 0, L_0x1ba1ad0; 1 drivers
v0x1a4b220_0 .net "ncom", 0 0, L_0x1ba1d60; 1 drivers
v0x1a4b2c0_0 .net "nor_wire", 0 0, L_0x1ba2060; 1 drivers
v0x1a4b360_0 .alias "result", 0 0, v0x1a50f90_0;
v0x1a4b400_0 .alias "sel0", 0 0, v0x1a4cfe0_0;
S_0x1a440e0 .scope generate, "ALU32[25]" "ALU32[25]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a42a08 .param/l "i" 2 105, +C4<011001>;
S_0x1a44210 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a440e0;
 .timescale -9 -12;
L_0x1b9c110/d .functor NOT 1, L_0x1ba28c0, C4<0>, C4<0>, C4<0>;
L_0x1b9c110 .delay (10000,10000,10000) L_0x1b9c110/d;
v0x1a49f60_0 .net "carryin", 0 0, L_0x1ba2960; 1 drivers
v0x1a4a000_0 .net "carryout", 0 0, L_0x1ba4360; 1 drivers
v0x1a4a080_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a4a100_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a4a180_0 .net "notB", 0 0, L_0x1b9c110; 1 drivers
v0x1a4a200_0 .net "operandA", 0 0, L_0x1ba2820; 1 drivers
v0x1a4a280_0 .net "operandB", 0 0, L_0x1ba28c0; 1 drivers
v0x1a4a390_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a4a410_0 .net "result", 0 0, L_0x1ba7e50; 1 drivers
v0x1a4a4e0_0 .net "trueB", 0 0, L_0x1ba3140; 1 drivers
v0x1a4a5c0_0 .net "wAddSub", 0 0, L_0x1ba3c80; 1 drivers
v0x1a4a6d0_0 .net "wNandAnd", 0 0, L_0x1ba5420; 1 drivers
v0x1a4a850_0 .net "wNorOr", 0 0, L_0x1ba5e60; 1 drivers
v0x1a4a960_0 .net "wXor", 0 0, L_0x1ba49c0; 1 drivers
L_0x1ba7f80 .part v0x1af9c80_0, 0, 1;
L_0x1ba8040 .part v0x1af9c80_0, 1, 1;
L_0x1ba8170 .part v0x1af9c80_0, 2, 1;
S_0x1a49790 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a44210;
 .timescale -9 -12;
L_0x1ba2bf0/d .functor NAND 1, L_0x1b9c110, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1ba2bf0 .delay (20000,20000,20000) L_0x1ba2bf0/d;
L_0x1ba2c70/d .functor NOT 1, L_0x1ba2bf0, C4<0>, C4<0>, C4<0>;
L_0x1ba2c70 .delay (10000,10000,10000) L_0x1ba2c70/d;
L_0x1ba2d30/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1ba2d30 .delay (10000,10000,10000) L_0x1ba2d30/d;
L_0x1ba2df0/d .functor NAND 1, L_0x1ba28c0, L_0x1ba2d30, C4<1>, C4<1>;
L_0x1ba2df0 .delay (20000,20000,20000) L_0x1ba2df0/d;
L_0x1ba2eb0/d .functor NOT 1, L_0x1ba2df0, C4<0>, C4<0>, C4<0>;
L_0x1ba2eb0 .delay (10000,10000,10000) L_0x1ba2eb0/d;
L_0x1ba2fa0/d .functor NOR 1, L_0x1ba2eb0, L_0x1ba2c70, C4<0>, C4<0>;
L_0x1ba2fa0 .delay (20000,20000,20000) L_0x1ba2fa0/d;
L_0x1ba3140/d .functor NOT 1, L_0x1ba2fa0, C4<0>, C4<0>, C4<0>;
L_0x1ba3140 .delay (10000,10000,10000) L_0x1ba3140/d;
v0x1a49880_0 .net "and_in0ncom", 0 0, L_0x1ba2eb0; 1 drivers
v0x1a49940_0 .net "and_in1com", 0 0, L_0x1ba2c70; 1 drivers
v0x1a499e0_0 .alias "in0", 0 0, v0x1a4a280_0;
v0x1a49a60_0 .alias "in1", 0 0, v0x1a4a180_0;
v0x1a49ae0_0 .net "nand_in0ncom", 0 0, L_0x1ba2df0; 1 drivers
v0x1a49b80_0 .net "nand_in1com", 0 0, L_0x1ba2bf0; 1 drivers
v0x1a49c20_0 .net "ncom", 0 0, L_0x1ba2d30; 1 drivers
v0x1a49cc0_0 .net "nor_wire", 0 0, L_0x1ba2fa0; 1 drivers
v0x1a49db0_0 .alias "result", 0 0, v0x1a4a4e0_0;
v0x1a49e80_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a484a0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a44210;
 .timescale -9 -12;
L_0x1ba3d90/d .functor NAND 1, L_0x1ba2820, L_0x1ba3140, C4<1>, C4<1>;
L_0x1ba3d90 .delay (20000,20000,20000) L_0x1ba3d90/d;
L_0x1ba3f20/d .functor NOT 1, L_0x1ba3d90, C4<0>, C4<0>, C4<0>;
L_0x1ba3f20 .delay (10000,10000,10000) L_0x1ba3f20/d;
L_0x1ba4030/d .functor NAND 1, L_0x1ba2960, L_0x1ba36e0, C4<1>, C4<1>;
L_0x1ba4030 .delay (20000,20000,20000) L_0x1ba4030/d;
L_0x1ba40f0/d .functor NOT 1, L_0x1ba4030, C4<0>, C4<0>, C4<0>;
L_0x1ba40f0 .delay (10000,10000,10000) L_0x1ba40f0/d;
L_0x1ba4220/d .functor NOR 1, L_0x1ba40f0, L_0x1ba3f20, C4<0>, C4<0>;
L_0x1ba4220 .delay (20000,20000,20000) L_0x1ba4220/d;
L_0x1ba4360/d .functor NOT 1, L_0x1ba4220, C4<0>, C4<0>, C4<0>;
L_0x1ba4360 .delay (10000,10000,10000) L_0x1ba4360/d;
v0x1a49060_0 .alias "a", 0 0, v0x1a4a200_0;
v0x1a49170_0 .net "and_ab", 0 0, L_0x1ba3f20; 1 drivers
v0x1a491f0_0 .net "and_xor_ab_c", 0 0, L_0x1ba40f0; 1 drivers
v0x1a49270_0 .alias "b", 0 0, v0x1a4a4e0_0;
v0x1a49320_0 .alias "carryin", 0 0, v0x1a49f60_0;
v0x1a493d0_0 .alias "carryout", 0 0, v0x1a4a000_0;
v0x1a49490_0 .net "nand_ab", 0 0, L_0x1ba3d90; 1 drivers
v0x1a49510_0 .net "nand_xor_ab_c", 0 0, L_0x1ba4030; 1 drivers
v0x1a49590_0 .net "nco", 0 0, L_0x1ba4220; 1 drivers
v0x1a49630_0 .alias "sum", 0 0, v0x1a4a5c0_0;
v0x1a49710_0 .net "xor_ab", 0 0, L_0x1ba36e0; 1 drivers
S_0x1a48b30 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a484a0;
 .timescale -9 -12;
L_0x1ba32b0/d .functor NAND 1, L_0x1ba2820, L_0x1ba3140, C4<1>, C4<1>;
L_0x1ba32b0 .delay (20000,20000,20000) L_0x1ba32b0/d;
L_0x1ba3390/d .functor NOR 1, L_0x1ba2820, L_0x1ba3140, C4<0>, C4<0>;
L_0x1ba3390 .delay (20000,20000,20000) L_0x1ba3390/d;
L_0x1ba3450/d .functor NOT 1, L_0x1ba3390, C4<0>, C4<0>, C4<0>;
L_0x1ba3450 .delay (10000,10000,10000) L_0x1ba3450/d;
L_0x1ba3580/d .functor NAND 1, L_0x1ba3450, L_0x1ba32b0, C4<1>, C4<1>;
L_0x1ba3580 .delay (20000,20000,20000) L_0x1ba3580/d;
L_0x1ba36e0/d .functor NOT 1, L_0x1ba3580, C4<0>, C4<0>, C4<0>;
L_0x1ba36e0 .delay (10000,10000,10000) L_0x1ba36e0/d;
v0x1a48c20_0 .alias "a", 0 0, v0x1a4a200_0;
v0x1a48cc0_0 .alias "b", 0 0, v0x1a4a4e0_0;
v0x1a48d60_0 .net "nand_ab", 0 0, L_0x1ba32b0; 1 drivers
v0x1a48e00_0 .net "nor_ab", 0 0, L_0x1ba3390; 1 drivers
v0x1a48e80_0 .net "nxor_ab", 0 0, L_0x1ba3580; 1 drivers
v0x1a48f20_0 .net "or_ab", 0 0, L_0x1ba3450; 1 drivers
v0x1a48fe0_0 .alias "result", 0 0, v0x1a49710_0;
S_0x1a48590 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a484a0;
 .timescale -9 -12;
L_0x1ba37f0/d .functor NAND 1, L_0x1ba36e0, L_0x1ba2960, C4<1>, C4<1>;
L_0x1ba37f0 .delay (20000,20000,20000) L_0x1ba37f0/d;
L_0x1ba3960/d .functor NOR 1, L_0x1ba36e0, L_0x1ba2960, C4<0>, C4<0>;
L_0x1ba3960 .delay (20000,20000,20000) L_0x1ba3960/d;
L_0x1ba3ab0/d .functor NOT 1, L_0x1ba3960, C4<0>, C4<0>, C4<0>;
L_0x1ba3ab0 .delay (10000,10000,10000) L_0x1ba3ab0/d;
L_0x1ba3b70/d .functor NAND 1, L_0x1ba3ab0, L_0x1ba37f0, C4<1>, C4<1>;
L_0x1ba3b70 .delay (20000,20000,20000) L_0x1ba3b70/d;
L_0x1ba3c80/d .functor NOT 1, L_0x1ba3b70, C4<0>, C4<0>, C4<0>;
L_0x1ba3c80 .delay (10000,10000,10000) L_0x1ba3c80/d;
v0x1a48680_0 .alias "a", 0 0, v0x1a49710_0;
v0x1a48720_0 .alias "b", 0 0, v0x1a49f60_0;
v0x1a487c0_0 .net "nand_ab", 0 0, L_0x1ba37f0; 1 drivers
v0x1a48860_0 .net "nor_ab", 0 0, L_0x1ba3960; 1 drivers
v0x1a488e0_0 .net "nxor_ab", 0 0, L_0x1ba3b70; 1 drivers
v0x1a48980_0 .net "or_ab", 0 0, L_0x1ba3ab0; 1 drivers
v0x1a48a60_0 .alias "result", 0 0, v0x1a4a5c0_0;
S_0x1a47f50 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a44210;
 .timescale -9 -12;
L_0x1ba4520/d .functor NAND 1, L_0x1ba2820, L_0x1ba28c0, C4<1>, C4<1>;
L_0x1ba4520 .delay (20000,20000,20000) L_0x1ba4520/d;
L_0x1ba4600/d .functor NOR 1, L_0x1ba2820, L_0x1ba28c0, C4<0>, C4<0>;
L_0x1ba4600 .delay (20000,20000,20000) L_0x1ba4600/d;
L_0x1ba4790/d .functor NOT 1, L_0x1ba4600, C4<0>, C4<0>, C4<0>;
L_0x1ba4790 .delay (10000,10000,10000) L_0x1ba4790/d;
L_0x1ba4880/d .functor NAND 1, L_0x1ba4790, L_0x1ba4520, C4<1>, C4<1>;
L_0x1ba4880 .delay (20000,20000,20000) L_0x1ba4880/d;
L_0x1ba49c0/d .functor NOT 1, L_0x1ba4880, C4<0>, C4<0>, C4<0>;
L_0x1ba49c0 .delay (10000,10000,10000) L_0x1ba49c0/d;
v0x1a48040_0 .alias "a", 0 0, v0x1a4a200_0;
v0x1a480c0_0 .alias "b", 0 0, v0x1a4a280_0;
v0x1a48190_0 .net "nand_ab", 0 0, L_0x1ba4520; 1 drivers
v0x1a48210_0 .net "nor_ab", 0 0, L_0x1ba4600; 1 drivers
v0x1a48290_0 .net "nxor_ab", 0 0, L_0x1ba4880; 1 drivers
v0x1a48310_0 .net "or_ab", 0 0, L_0x1ba4790; 1 drivers
v0x1a483d0_0 .alias "result", 0 0, v0x1a4a960_0;
S_0x1a47360 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a44210;
 .timescale -9 -12;
L_0x1ba4b10/d .functor NAND 1, L_0x1ba2820, L_0x1ba28c0, C4<1>, C4<1>;
L_0x1ba4b10 .delay (20000,20000,20000) L_0x1ba4b10/d;
L_0x1ba4c60/d .functor NOT 1, L_0x1ba4b10, C4<0>, C4<0>, C4<0>;
L_0x1ba4c60 .delay (10000,10000,10000) L_0x1ba4c60/d;
v0x1a47bd0_0 .alias "a", 0 0, v0x1a4a200_0;
v0x1a47c70_0 .net "and_ab", 0 0, L_0x1ba4c60; 1 drivers
v0x1a47cf0_0 .alias "b", 0 0, v0x1a4a280_0;
v0x1a47d70_0 .net "nand_ab", 0 0, L_0x1ba4b10; 1 drivers
v0x1a47e50_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a47ed0_0 .alias "result", 0 0, v0x1a4a6d0_0;
S_0x1a47450 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a47360;
 .timescale -9 -12;
L_0x1ba4d90/d .functor NAND 1, L_0x1ba4c60, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1ba4d90 .delay (20000,20000,20000) L_0x1ba4d90/d;
L_0x1ba4e70/d .functor NOT 1, L_0x1ba4d90, C4<0>, C4<0>, C4<0>;
L_0x1ba4e70 .delay (10000,10000,10000) L_0x1ba4e70/d;
L_0x1ba4f80/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba4f80 .delay (10000,10000,10000) L_0x1ba4f80/d;
L_0x1ba5040/d .functor NAND 1, L_0x1ba4b10, L_0x1ba4f80, C4<1>, C4<1>;
L_0x1ba5040 .delay (20000,20000,20000) L_0x1ba5040/d;
L_0x1ba5190/d .functor NOT 1, L_0x1ba5040, C4<0>, C4<0>, C4<0>;
L_0x1ba5190 .delay (10000,10000,10000) L_0x1ba5190/d;
L_0x1ba5280/d .functor NOR 1, L_0x1ba5190, L_0x1ba4e70, C4<0>, C4<0>;
L_0x1ba5280 .delay (20000,20000,20000) L_0x1ba5280/d;
L_0x1ba5420/d .functor NOT 1, L_0x1ba5280, C4<0>, C4<0>, C4<0>;
L_0x1ba5420 .delay (10000,10000,10000) L_0x1ba5420/d;
v0x1a47540_0 .net "and_in0ncom", 0 0, L_0x1ba5190; 1 drivers
v0x1a475c0_0 .net "and_in1com", 0 0, L_0x1ba4e70; 1 drivers
v0x1a47640_0 .alias "in0", 0 0, v0x1a47d70_0;
v0x1a476e0_0 .alias "in1", 0 0, v0x1a47c70_0;
v0x1a47760_0 .net "nand_in0ncom", 0 0, L_0x1ba5040; 1 drivers
v0x1a47800_0 .net "nand_in1com", 0 0, L_0x1ba4d90; 1 drivers
v0x1a478e0_0 .net "ncom", 0 0, L_0x1ba4f80; 1 drivers
v0x1a47980_0 .net "nor_wire", 0 0, L_0x1ba5280; 1 drivers
v0x1a47a20_0 .alias "result", 0 0, v0x1a4a6d0_0;
v0x1a47af0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a468c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a44210;
 .timescale -9 -12;
L_0x1ba5550/d .functor NOR 1, L_0x1ba2820, L_0x1ba28c0, C4<0>, C4<0>;
L_0x1ba5550 .delay (20000,20000,20000) L_0x1ba5550/d;
L_0x1ba56a0/d .functor NOT 1, L_0x1ba5550, C4<0>, C4<0>, C4<0>;
L_0x1ba56a0 .delay (10000,10000,10000) L_0x1ba56a0/d;
v0x1a47040_0 .alias "a", 0 0, v0x1a4a200_0;
v0x1a470c0_0 .alias "b", 0 0, v0x1a4a280_0;
v0x1a47160_0 .net "nor_ab", 0 0, L_0x1ba5550; 1 drivers
v0x1a471e0_0 .net "or_ab", 0 0, L_0x1ba56a0; 1 drivers
v0x1a47260_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a472e0_0 .alias "result", 0 0, v0x1a4a850_0;
S_0x1a469b0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a468c0;
 .timescale -9 -12;
L_0x1ba57d0/d .functor NAND 1, L_0x1ba56a0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1ba57d0 .delay (20000,20000,20000) L_0x1ba57d0/d;
L_0x1ba58b0/d .functor NOT 1, L_0x1ba57d0, C4<0>, C4<0>, C4<0>;
L_0x1ba58b0 .delay (10000,10000,10000) L_0x1ba58b0/d;
L_0x1ba59c0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba59c0 .delay (10000,10000,10000) L_0x1ba59c0/d;
L_0x1ba5a80/d .functor NAND 1, L_0x1ba5550, L_0x1ba59c0, C4<1>, C4<1>;
L_0x1ba5a80 .delay (20000,20000,20000) L_0x1ba5a80/d;
L_0x1ba5bd0/d .functor NOT 1, L_0x1ba5a80, C4<0>, C4<0>, C4<0>;
L_0x1ba5bd0 .delay (10000,10000,10000) L_0x1ba5bd0/d;
L_0x1ba5cc0/d .functor NOR 1, L_0x1ba5bd0, L_0x1ba58b0, C4<0>, C4<0>;
L_0x1ba5cc0 .delay (20000,20000,20000) L_0x1ba5cc0/d;
L_0x1ba5e60/d .functor NOT 1, L_0x1ba5cc0, C4<0>, C4<0>, C4<0>;
L_0x1ba5e60 .delay (10000,10000,10000) L_0x1ba5e60/d;
v0x1a46aa0_0 .net "and_in0ncom", 0 0, L_0x1ba5bd0; 1 drivers
v0x1a46b20_0 .net "and_in1com", 0 0, L_0x1ba58b0; 1 drivers
v0x1a46ba0_0 .alias "in0", 0 0, v0x1a47160_0;
v0x1a46c20_0 .alias "in1", 0 0, v0x1a471e0_0;
v0x1a46ca0_0 .net "nand_in0ncom", 0 0, L_0x1ba5a80; 1 drivers
v0x1a46d20_0 .net "nand_in1com", 0 0, L_0x1ba57d0; 1 drivers
v0x1a46da0_0 .net "ncom", 0 0, L_0x1ba59c0; 1 drivers
v0x1a46e20_0 .net "nor_wire", 0 0, L_0x1ba5cc0; 1 drivers
v0x1a46ef0_0 .alias "result", 0 0, v0x1a4a850_0;
v0x1a46fc0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a44300 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a44210;
 .timescale -9 -12;
v0x1a46110_0 .alias "in0", 0 0, v0x1a4a5c0_0;
v0x1a461c0_0 .alias "in1", 0 0, v0x1a4a960_0;
v0x1a46270_0 .alias "in2", 0 0, v0x1a4a6d0_0;
v0x1a46320_0 .alias "in3", 0 0, v0x1a4a850_0;
v0x1a46400_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a464b0_0 .alias "result", 0 0, v0x1a4a410_0;
v0x1a46530_0 .net "sel0", 0 0, L_0x1ba7f80; 1 drivers
v0x1a465b0_0 .net "sel1", 0 0, L_0x1ba8040; 1 drivers
v0x1a46630_0 .net "sel2", 0 0, L_0x1ba8170; 1 drivers
v0x1a466e0_0 .net "w0", 0 0, L_0x1ba6620; 1 drivers
v0x1a467c0_0 .net "w1", 0 0, L_0x1ba6da0; 1 drivers
v0x1a46840_0 .net "w2", 0 0, L_0x1ba75f0; 1 drivers
S_0x1a459c0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a44300;
 .timescale -9 -12;
L_0x1ba5f90/d .functor NAND 1, L_0x1ba49c0, L_0x1ba7f80, C4<1>, C4<1>;
L_0x1ba5f90 .delay (20000,20000,20000) L_0x1ba5f90/d;
L_0x1ba6070/d .functor NOT 1, L_0x1ba5f90, C4<0>, C4<0>, C4<0>;
L_0x1ba6070 .delay (10000,10000,10000) L_0x1ba6070/d;
L_0x1ba6180/d .functor NOT 1, L_0x1ba7f80, C4<0>, C4<0>, C4<0>;
L_0x1ba6180 .delay (10000,10000,10000) L_0x1ba6180/d;
L_0x1ba62d0/d .functor NAND 1, L_0x1ba3c80, L_0x1ba6180, C4<1>, C4<1>;
L_0x1ba62d0 .delay (20000,20000,20000) L_0x1ba62d0/d;
L_0x1ba6390/d .functor NOT 1, L_0x1ba62d0, C4<0>, C4<0>, C4<0>;
L_0x1ba6390 .delay (10000,10000,10000) L_0x1ba6390/d;
L_0x1ba6480/d .functor NOR 1, L_0x1ba6390, L_0x1ba6070, C4<0>, C4<0>;
L_0x1ba6480 .delay (20000,20000,20000) L_0x1ba6480/d;
L_0x1ba6620/d .functor NOT 1, L_0x1ba6480, C4<0>, C4<0>, C4<0>;
L_0x1ba6620 .delay (10000,10000,10000) L_0x1ba6620/d;
v0x1a45ab0_0 .net "and_in0ncom", 0 0, L_0x1ba6390; 1 drivers
v0x1a45b70_0 .net "and_in1com", 0 0, L_0x1ba6070; 1 drivers
v0x1a45c10_0 .alias "in0", 0 0, v0x1a4a5c0_0;
v0x1a45cb0_0 .alias "in1", 0 0, v0x1a4a960_0;
v0x1a45d30_0 .net "nand_in0ncom", 0 0, L_0x1ba62d0; 1 drivers
v0x1a45dd0_0 .net "nand_in1com", 0 0, L_0x1ba5f90; 1 drivers
v0x1a45e70_0 .net "ncom", 0 0, L_0x1ba6180; 1 drivers
v0x1a45f10_0 .net "nor_wire", 0 0, L_0x1ba6480; 1 drivers
v0x1a45fb0_0 .alias "result", 0 0, v0x1a466e0_0;
v0x1a46030_0 .alias "sel0", 0 0, v0x1a46530_0;
S_0x1a45270 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a44300;
 .timescale -9 -12;
L_0x1ba6750/d .functor NAND 1, L_0x1ba5e60, L_0x1ba7f80, C4<1>, C4<1>;
L_0x1ba6750 .delay (20000,20000,20000) L_0x1ba6750/d;
L_0x1ba6830/d .functor NOT 1, L_0x1ba6750, C4<0>, C4<0>, C4<0>;
L_0x1ba6830 .delay (10000,10000,10000) L_0x1ba6830/d;
L_0x1ba6940/d .functor NOT 1, L_0x1ba7f80, C4<0>, C4<0>, C4<0>;
L_0x1ba6940 .delay (10000,10000,10000) L_0x1ba6940/d;
L_0x1ba6a00/d .functor NAND 1, L_0x1ba5420, L_0x1ba6940, C4<1>, C4<1>;
L_0x1ba6a00 .delay (20000,20000,20000) L_0x1ba6a00/d;
L_0x1ba6b10/d .functor NOT 1, L_0x1ba6a00, C4<0>, C4<0>, C4<0>;
L_0x1ba6b10 .delay (10000,10000,10000) L_0x1ba6b10/d;
L_0x1ba6c00/d .functor NOR 1, L_0x1ba6b10, L_0x1ba6830, C4<0>, C4<0>;
L_0x1ba6c00 .delay (20000,20000,20000) L_0x1ba6c00/d;
L_0x1ba6da0/d .functor NOT 1, L_0x1ba6c00, C4<0>, C4<0>, C4<0>;
L_0x1ba6da0 .delay (10000,10000,10000) L_0x1ba6da0/d;
v0x1a45360_0 .net "and_in0ncom", 0 0, L_0x1ba6b10; 1 drivers
v0x1a45420_0 .net "and_in1com", 0 0, L_0x1ba6830; 1 drivers
v0x1a454c0_0 .alias "in0", 0 0, v0x1a4a6d0_0;
v0x1a45560_0 .alias "in1", 0 0, v0x1a4a850_0;
v0x1a455e0_0 .net "nand_in0ncom", 0 0, L_0x1ba6a00; 1 drivers
v0x1a45680_0 .net "nand_in1com", 0 0, L_0x1ba6750; 1 drivers
v0x1a45720_0 .net "ncom", 0 0, L_0x1ba6940; 1 drivers
v0x1a457c0_0 .net "nor_wire", 0 0, L_0x1ba6c00; 1 drivers
v0x1a45860_0 .alias "result", 0 0, v0x1a467c0_0;
v0x1a458e0_0 .alias "sel0", 0 0, v0x1a46530_0;
S_0x1a44b20 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a44300;
 .timescale -9 -12;
L_0x1ba6ed0/d .functor NAND 1, L_0x1ba6da0, L_0x1ba8040, C4<1>, C4<1>;
L_0x1ba6ed0 .delay (20000,20000,20000) L_0x1ba6ed0/d;
L_0x1ba7040/d .functor NOT 1, L_0x1ba6ed0, C4<0>, C4<0>, C4<0>;
L_0x1ba7040 .delay (10000,10000,10000) L_0x1ba7040/d;
L_0x1ba7150/d .functor NOT 1, L_0x1ba8040, C4<0>, C4<0>, C4<0>;
L_0x1ba7150 .delay (10000,10000,10000) L_0x1ba7150/d;
L_0x1ba7210/d .functor NAND 1, L_0x1ba6620, L_0x1ba7150, C4<1>, C4<1>;
L_0x1ba7210 .delay (20000,20000,20000) L_0x1ba7210/d;
L_0x1ba7360/d .functor NOT 1, L_0x1ba7210, C4<0>, C4<0>, C4<0>;
L_0x1ba7360 .delay (10000,10000,10000) L_0x1ba7360/d;
L_0x1ba7450/d .functor NOR 1, L_0x1ba7360, L_0x1ba7040, C4<0>, C4<0>;
L_0x1ba7450 .delay (20000,20000,20000) L_0x1ba7450/d;
L_0x1ba75f0/d .functor NOT 1, L_0x1ba7450, C4<0>, C4<0>, C4<0>;
L_0x1ba75f0 .delay (10000,10000,10000) L_0x1ba75f0/d;
v0x1a44c10_0 .net "and_in0ncom", 0 0, L_0x1ba7360; 1 drivers
v0x1a44cd0_0 .net "and_in1com", 0 0, L_0x1ba7040; 1 drivers
v0x1a44d70_0 .alias "in0", 0 0, v0x1a466e0_0;
v0x1a44e10_0 .alias "in1", 0 0, v0x1a467c0_0;
v0x1a44e90_0 .net "nand_in0ncom", 0 0, L_0x1ba7210; 1 drivers
v0x1a44f30_0 .net "nand_in1com", 0 0, L_0x1ba6ed0; 1 drivers
v0x1a44fd0_0 .net "ncom", 0 0, L_0x1ba7150; 1 drivers
v0x1a45070_0 .net "nor_wire", 0 0, L_0x1ba7450; 1 drivers
v0x1a45110_0 .alias "result", 0 0, v0x1a46840_0;
v0x1a45190_0 .alias "sel0", 0 0, v0x1a465b0_0;
S_0x1a443f0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a44300;
 .timescale -9 -12;
L_0x1ba7720/d .functor NAND 1, C4<0>, L_0x1ba8170, C4<1>, C4<1>;
L_0x1ba7720 .delay (20000,20000,20000) L_0x1ba7720/d;
L_0x1ba78a0/d .functor NOT 1, L_0x1ba7720, C4<0>, C4<0>, C4<0>;
L_0x1ba78a0 .delay (10000,10000,10000) L_0x1ba78a0/d;
L_0x1ba79b0/d .functor NOT 1, L_0x1ba8170, C4<0>, C4<0>, C4<0>;
L_0x1ba79b0 .delay (10000,10000,10000) L_0x1ba79b0/d;
L_0x1ba7a70/d .functor NAND 1, L_0x1ba75f0, L_0x1ba79b0, C4<1>, C4<1>;
L_0x1ba7a70 .delay (20000,20000,20000) L_0x1ba7a70/d;
L_0x1ba7bc0/d .functor NOT 1, L_0x1ba7a70, C4<0>, C4<0>, C4<0>;
L_0x1ba7bc0 .delay (10000,10000,10000) L_0x1ba7bc0/d;
L_0x1ba7cb0/d .functor NOR 1, L_0x1ba7bc0, L_0x1ba78a0, C4<0>, C4<0>;
L_0x1ba7cb0 .delay (20000,20000,20000) L_0x1ba7cb0/d;
L_0x1ba7e50/d .functor NOT 1, L_0x1ba7cb0, C4<0>, C4<0>, C4<0>;
L_0x1ba7e50 .delay (10000,10000,10000) L_0x1ba7e50/d;
v0x1a444e0_0 .net "and_in0ncom", 0 0, L_0x1ba7bc0; 1 drivers
v0x1a44560_0 .net "and_in1com", 0 0, L_0x1ba78a0; 1 drivers
v0x1a44600_0 .alias "in0", 0 0, v0x1a46840_0;
v0x1a446a0_0 .alias "in1", 0 0, v0x1a46400_0;
v0x1a44720_0 .net "nand_in0ncom", 0 0, L_0x1ba7a70; 1 drivers
v0x1a447c0_0 .net "nand_in1com", 0 0, L_0x1ba7720; 1 drivers
v0x1a448a0_0 .net "ncom", 0 0, L_0x1ba79b0; 1 drivers
v0x1a44940_0 .net "nor_wire", 0 0, L_0x1ba7cb0; 1 drivers
v0x1a449e0_0 .alias "result", 0 0, v0x1a4a410_0;
v0x1a44a80_0 .alias "sel0", 0 0, v0x1a46630_0;
S_0x1a3d690 .scope generate, "ALU32[26]" "ALU32[26]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a3c088 .param/l "i" 2 105, +C4<011010>;
S_0x1a3d7c0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a3d690;
 .timescale -9 -12;
L_0x1ba2a00/d .functor NOT 1, L_0x1ba85f0, C4<0>, C4<0>, C4<0>;
L_0x1ba2a00 .delay (10000,10000,10000) L_0x1ba2a00/d;
v0x1a360a0_0 .net "carryin", 0 0, L_0x1ba8690; 1 drivers
v0x1a43640_0 .net "carryout", 0 0, L_0x1ba9f50; 1 drivers
v0x1a436c0_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a43740_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a43850_0 .net "notB", 0 0, L_0x1ba2a00; 1 drivers
v0x1a438d0_0 .net "operandA", 0 0, L_0x1ba8550; 1 drivers
v0x1a43950_0 .net "operandB", 0 0, L_0x1ba85f0; 1 drivers
v0x1a43a60_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a43ae0_0 .net "result", 0 0, L_0x1bada40; 1 drivers
v0x1a43b60_0 .net "trueB", 0 0, L_0x1ba8d90; 1 drivers
v0x1a43c40_0 .net "wAddSub", 0 0, L_0x1ba98b0; 1 drivers
v0x1a43d50_0 .net "wNandAnd", 0 0, L_0x1bab010; 1 drivers
v0x1a43ed0_0 .net "wNorOr", 0 0, L_0x1baba50; 1 drivers
v0x1a43fe0_0 .net "wXor", 0 0, L_0x1baa5b0; 1 drivers
L_0x1badb70 .part v0x1af9c80_0, 0, 1;
L_0x1badc30 .part v0x1af9c80_0, 1, 1;
L_0x1badd60 .part v0x1af9c80_0, 2, 1;
S_0x1a42d40 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a3d7c0;
 .timescale -9 -12;
L_0x1ba2b00/d .functor NAND 1, L_0x1ba2a00, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1ba2b00 .delay (20000,20000,20000) L_0x1ba2b00/d;
L_0x1ba88a0/d .functor NOT 1, L_0x1ba2b00, C4<0>, C4<0>, C4<0>;
L_0x1ba88a0 .delay (10000,10000,10000) L_0x1ba88a0/d;
L_0x1ba8960/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1ba8960 .delay (10000,10000,10000) L_0x1ba8960/d;
L_0x1ba8a20/d .functor NAND 1, L_0x1ba85f0, L_0x1ba8960, C4<1>, C4<1>;
L_0x1ba8a20 .delay (20000,20000,20000) L_0x1ba8a20/d;
L_0x1ba8ae0/d .functor NOT 1, L_0x1ba8a20, C4<0>, C4<0>, C4<0>;
L_0x1ba8ae0 .delay (10000,10000,10000) L_0x1ba8ae0/d;
L_0x1ba8bf0/d .functor NOR 1, L_0x1ba8ae0, L_0x1ba88a0, C4<0>, C4<0>;
L_0x1ba8bf0 .delay (20000,20000,20000) L_0x1ba8bf0/d;
L_0x1ba8d90/d .functor NOT 1, L_0x1ba8bf0, C4<0>, C4<0>, C4<0>;
L_0x1ba8d90 .delay (10000,10000,10000) L_0x1ba8d90/d;
v0x1a42e30_0 .net "and_in0ncom", 0 0, L_0x1ba8ae0; 1 drivers
v0x1a42ef0_0 .net "and_in1com", 0 0, L_0x1ba88a0; 1 drivers
v0x1a42f90_0 .alias "in0", 0 0, v0x1a43950_0;
v0x1a43010_0 .alias "in1", 0 0, v0x1a43850_0;
v0x1a43090_0 .net "nand_in0ncom", 0 0, L_0x1ba8a20; 1 drivers
v0x1a43130_0 .net "nand_in1com", 0 0, L_0x1ba2b00; 1 drivers
v0x1a431d0_0 .net "ncom", 0 0, L_0x1ba8960; 1 drivers
v0x1a43270_0 .net "nor_wire", 0 0, L_0x1ba8bf0; 1 drivers
v0x1a43360_0 .alias "result", 0 0, v0x1a43b60_0;
v0x1a43430_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a41a50 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a3d7c0;
 .timescale -9 -12;
L_0x1ba99c0/d .functor NAND 1, L_0x1ba8550, L_0x1ba8d90, C4<1>, C4<1>;
L_0x1ba99c0 .delay (20000,20000,20000) L_0x1ba99c0/d;
L_0x1ba9b50/d .functor NOT 1, L_0x1ba99c0, C4<0>, C4<0>, C4<0>;
L_0x1ba9b50 .delay (10000,10000,10000) L_0x1ba9b50/d;
L_0x1ba9c40/d .functor NAND 1, L_0x1ba8690, L_0x1ba9310, C4<1>, C4<1>;
L_0x1ba9c40 .delay (20000,20000,20000) L_0x1ba9c40/d;
L_0x1ba9d00/d .functor NOT 1, L_0x1ba9c40, C4<0>, C4<0>, C4<0>;
L_0x1ba9d00 .delay (10000,10000,10000) L_0x1ba9d00/d;
L_0x1ba9e10/d .functor NOR 1, L_0x1ba9d00, L_0x1ba9b50, C4<0>, C4<0>;
L_0x1ba9e10 .delay (20000,20000,20000) L_0x1ba9e10/d;
L_0x1ba9f50/d .functor NOT 1, L_0x1ba9e10, C4<0>, C4<0>, C4<0>;
L_0x1ba9f50 .delay (10000,10000,10000) L_0x1ba9f50/d;
v0x1a42630_0 .alias "a", 0 0, v0x1a438d0_0;
v0x1a42740_0 .net "and_ab", 0 0, L_0x1ba9b50; 1 drivers
v0x1a427e0_0 .net "and_xor_ab_c", 0 0, L_0x1ba9d00; 1 drivers
v0x1a42880_0 .alias "b", 0 0, v0x1a43b60_0;
v0x1a42900_0 .alias "carryin", 0 0, v0x1a360a0_0;
v0x1a42980_0 .alias "carryout", 0 0, v0x1a43640_0;
v0x1a42a40_0 .net "nand_ab", 0 0, L_0x1ba99c0; 1 drivers
v0x1a42ac0_0 .net "nand_xor_ab_c", 0 0, L_0x1ba9c40; 1 drivers
v0x1a42b40_0 .net "nco", 0 0, L_0x1ba9e10; 1 drivers
v0x1a42be0_0 .alias "sum", 0 0, v0x1a43c40_0;
v0x1a42cc0_0 .net "xor_ab", 0 0, L_0x1ba9310; 1 drivers
S_0x1a420e0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a41a50;
 .timescale -9 -12;
L_0x1ba8f00/d .functor NAND 1, L_0x1ba8550, L_0x1ba8d90, C4<1>, C4<1>;
L_0x1ba8f00 .delay (20000,20000,20000) L_0x1ba8f00/d;
L_0x1ba8fe0/d .functor NOR 1, L_0x1ba8550, L_0x1ba8d90, C4<0>, C4<0>;
L_0x1ba8fe0 .delay (20000,20000,20000) L_0x1ba8fe0/d;
L_0x1ba90a0/d .functor NOT 1, L_0x1ba8fe0, C4<0>, C4<0>, C4<0>;
L_0x1ba90a0 .delay (10000,10000,10000) L_0x1ba90a0/d;
L_0x1ba91b0/d .functor NAND 1, L_0x1ba90a0, L_0x1ba8f00, C4<1>, C4<1>;
L_0x1ba91b0 .delay (20000,20000,20000) L_0x1ba91b0/d;
L_0x1ba9310/d .functor NOT 1, L_0x1ba91b0, C4<0>, C4<0>, C4<0>;
L_0x1ba9310 .delay (10000,10000,10000) L_0x1ba9310/d;
v0x1a421d0_0 .alias "a", 0 0, v0x1a438d0_0;
v0x1a42270_0 .alias "b", 0 0, v0x1a43b60_0;
v0x1a42310_0 .net "nand_ab", 0 0, L_0x1ba8f00; 1 drivers
v0x1a423b0_0 .net "nor_ab", 0 0, L_0x1ba8fe0; 1 drivers
v0x1a42430_0 .net "nxor_ab", 0 0, L_0x1ba91b0; 1 drivers
v0x1a424d0_0 .net "or_ab", 0 0, L_0x1ba90a0; 1 drivers
v0x1a425b0_0 .alias "result", 0 0, v0x1a42cc0_0;
S_0x1a41b40 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a41a50;
 .timescale -9 -12;
L_0x1ba9420/d .functor NAND 1, L_0x1ba9310, L_0x1ba8690, C4<1>, C4<1>;
L_0x1ba9420 .delay (20000,20000,20000) L_0x1ba9420/d;
L_0x1ba9590/d .functor NOR 1, L_0x1ba9310, L_0x1ba8690, C4<0>, C4<0>;
L_0x1ba9590 .delay (20000,20000,20000) L_0x1ba9590/d;
L_0x1ba96e0/d .functor NOT 1, L_0x1ba9590, C4<0>, C4<0>, C4<0>;
L_0x1ba96e0 .delay (10000,10000,10000) L_0x1ba96e0/d;
L_0x1ba97a0/d .functor NAND 1, L_0x1ba96e0, L_0x1ba9420, C4<1>, C4<1>;
L_0x1ba97a0 .delay (20000,20000,20000) L_0x1ba97a0/d;
L_0x1ba98b0/d .functor NOT 1, L_0x1ba97a0, C4<0>, C4<0>, C4<0>;
L_0x1ba98b0 .delay (10000,10000,10000) L_0x1ba98b0/d;
v0x1a41c30_0 .alias "a", 0 0, v0x1a42cc0_0;
v0x1a41cd0_0 .alias "b", 0 0, v0x1a360a0_0;
v0x1a41d70_0 .net "nand_ab", 0 0, L_0x1ba9420; 1 drivers
v0x1a41e10_0 .net "nor_ab", 0 0, L_0x1ba9590; 1 drivers
v0x1a41e90_0 .net "nxor_ab", 0 0, L_0x1ba97a0; 1 drivers
v0x1a41f30_0 .net "or_ab", 0 0, L_0x1ba96e0; 1 drivers
v0x1a42010_0 .alias "result", 0 0, v0x1a43c40_0;
S_0x1a41500 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a3d7c0;
 .timescale -9 -12;
L_0x1baa110/d .functor NAND 1, L_0x1ba8550, L_0x1ba85f0, C4<1>, C4<1>;
L_0x1baa110 .delay (20000,20000,20000) L_0x1baa110/d;
L_0x1baa1f0/d .functor NOR 1, L_0x1ba8550, L_0x1ba85f0, C4<0>, C4<0>;
L_0x1baa1f0 .delay (20000,20000,20000) L_0x1baa1f0/d;
L_0x1baa380/d .functor NOT 1, L_0x1baa1f0, C4<0>, C4<0>, C4<0>;
L_0x1baa380 .delay (10000,10000,10000) L_0x1baa380/d;
L_0x1baa470/d .functor NAND 1, L_0x1baa380, L_0x1baa110, C4<1>, C4<1>;
L_0x1baa470 .delay (20000,20000,20000) L_0x1baa470/d;
L_0x1baa5b0/d .functor NOT 1, L_0x1baa470, C4<0>, C4<0>, C4<0>;
L_0x1baa5b0 .delay (10000,10000,10000) L_0x1baa5b0/d;
v0x1a415f0_0 .alias "a", 0 0, v0x1a438d0_0;
v0x1a41670_0 .alias "b", 0 0, v0x1a43950_0;
v0x1a41740_0 .net "nand_ab", 0 0, L_0x1baa110; 1 drivers
v0x1a417c0_0 .net "nor_ab", 0 0, L_0x1baa1f0; 1 drivers
v0x1a41840_0 .net "nxor_ab", 0 0, L_0x1baa470; 1 drivers
v0x1a418c0_0 .net "or_ab", 0 0, L_0x1baa380; 1 drivers
v0x1a41980_0 .alias "result", 0 0, v0x1a43fe0_0;
S_0x1a40910 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a3d7c0;
 .timescale -9 -12;
L_0x1baa700/d .functor NAND 1, L_0x1ba8550, L_0x1ba85f0, C4<1>, C4<1>;
L_0x1baa700 .delay (20000,20000,20000) L_0x1baa700/d;
L_0x1baa850/d .functor NOT 1, L_0x1baa700, C4<0>, C4<0>, C4<0>;
L_0x1baa850 .delay (10000,10000,10000) L_0x1baa850/d;
v0x1a41180_0 .alias "a", 0 0, v0x1a438d0_0;
v0x1a41220_0 .net "and_ab", 0 0, L_0x1baa850; 1 drivers
v0x1a412a0_0 .alias "b", 0 0, v0x1a43950_0;
v0x1a41320_0 .net "nand_ab", 0 0, L_0x1baa700; 1 drivers
v0x1a41400_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a41480_0 .alias "result", 0 0, v0x1a43d50_0;
S_0x1a40a00 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a40910;
 .timescale -9 -12;
L_0x1baa980/d .functor NAND 1, L_0x1baa850, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1baa980 .delay (20000,20000,20000) L_0x1baa980/d;
L_0x1baaa60/d .functor NOT 1, L_0x1baa980, C4<0>, C4<0>, C4<0>;
L_0x1baaa60 .delay (10000,10000,10000) L_0x1baaa60/d;
L_0x1baab70/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1baab70 .delay (10000,10000,10000) L_0x1baab70/d;
L_0x1baac30/d .functor NAND 1, L_0x1baa700, L_0x1baab70, C4<1>, C4<1>;
L_0x1baac30 .delay (20000,20000,20000) L_0x1baac30/d;
L_0x1baad80/d .functor NOT 1, L_0x1baac30, C4<0>, C4<0>, C4<0>;
L_0x1baad80 .delay (10000,10000,10000) L_0x1baad80/d;
L_0x1baae70/d .functor NOR 1, L_0x1baad80, L_0x1baaa60, C4<0>, C4<0>;
L_0x1baae70 .delay (20000,20000,20000) L_0x1baae70/d;
L_0x1bab010/d .functor NOT 1, L_0x1baae70, C4<0>, C4<0>, C4<0>;
L_0x1bab010 .delay (10000,10000,10000) L_0x1bab010/d;
v0x1a40af0_0 .net "and_in0ncom", 0 0, L_0x1baad80; 1 drivers
v0x1a40b70_0 .net "and_in1com", 0 0, L_0x1baaa60; 1 drivers
v0x1a40bf0_0 .alias "in0", 0 0, v0x1a41320_0;
v0x1a40c90_0 .alias "in1", 0 0, v0x1a41220_0;
v0x1a40d10_0 .net "nand_in0ncom", 0 0, L_0x1baac30; 1 drivers
v0x1a40db0_0 .net "nand_in1com", 0 0, L_0x1baa980; 1 drivers
v0x1a40e90_0 .net "ncom", 0 0, L_0x1baab70; 1 drivers
v0x1a40f30_0 .net "nor_wire", 0 0, L_0x1baae70; 1 drivers
v0x1a40fd0_0 .alias "result", 0 0, v0x1a43d50_0;
v0x1a410a0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a3fe70 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a3d7c0;
 .timescale -9 -12;
L_0x1bab140/d .functor NOR 1, L_0x1ba8550, L_0x1ba85f0, C4<0>, C4<0>;
L_0x1bab140 .delay (20000,20000,20000) L_0x1bab140/d;
L_0x1bab290/d .functor NOT 1, L_0x1bab140, C4<0>, C4<0>, C4<0>;
L_0x1bab290 .delay (10000,10000,10000) L_0x1bab290/d;
v0x1a405f0_0 .alias "a", 0 0, v0x1a438d0_0;
v0x1a40670_0 .alias "b", 0 0, v0x1a43950_0;
v0x1a40710_0 .net "nor_ab", 0 0, L_0x1bab140; 1 drivers
v0x1a40790_0 .net "or_ab", 0 0, L_0x1bab290; 1 drivers
v0x1a40810_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a40890_0 .alias "result", 0 0, v0x1a43ed0_0;
S_0x1a3ff60 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a3fe70;
 .timescale -9 -12;
L_0x1bab3c0/d .functor NAND 1, L_0x1bab290, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1bab3c0 .delay (20000,20000,20000) L_0x1bab3c0/d;
L_0x1bab4a0/d .functor NOT 1, L_0x1bab3c0, C4<0>, C4<0>, C4<0>;
L_0x1bab4a0 .delay (10000,10000,10000) L_0x1bab4a0/d;
L_0x1bab5b0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bab5b0 .delay (10000,10000,10000) L_0x1bab5b0/d;
L_0x1bab670/d .functor NAND 1, L_0x1bab140, L_0x1bab5b0, C4<1>, C4<1>;
L_0x1bab670 .delay (20000,20000,20000) L_0x1bab670/d;
L_0x1bab7c0/d .functor NOT 1, L_0x1bab670, C4<0>, C4<0>, C4<0>;
L_0x1bab7c0 .delay (10000,10000,10000) L_0x1bab7c0/d;
L_0x1bab8b0/d .functor NOR 1, L_0x1bab7c0, L_0x1bab4a0, C4<0>, C4<0>;
L_0x1bab8b0 .delay (20000,20000,20000) L_0x1bab8b0/d;
L_0x1baba50/d .functor NOT 1, L_0x1bab8b0, C4<0>, C4<0>, C4<0>;
L_0x1baba50 .delay (10000,10000,10000) L_0x1baba50/d;
v0x1a40050_0 .net "and_in0ncom", 0 0, L_0x1bab7c0; 1 drivers
v0x1a400d0_0 .net "and_in1com", 0 0, L_0x1bab4a0; 1 drivers
v0x1a40150_0 .alias "in0", 0 0, v0x1a40710_0;
v0x1a401d0_0 .alias "in1", 0 0, v0x1a40790_0;
v0x1a40250_0 .net "nand_in0ncom", 0 0, L_0x1bab670; 1 drivers
v0x1a402d0_0 .net "nand_in1com", 0 0, L_0x1bab3c0; 1 drivers
v0x1a40350_0 .net "ncom", 0 0, L_0x1bab5b0; 1 drivers
v0x1a403d0_0 .net "nor_wire", 0 0, L_0x1bab8b0; 1 drivers
v0x1a404a0_0 .alias "result", 0 0, v0x1a43ed0_0;
v0x1a40570_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a3d8b0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a3d7c0;
 .timescale -9 -12;
v0x1a3f6c0_0 .alias "in0", 0 0, v0x1a43c40_0;
v0x1a3f770_0 .alias "in1", 0 0, v0x1a43fe0_0;
v0x1a3f820_0 .alias "in2", 0 0, v0x1a43d50_0;
v0x1a3f8d0_0 .alias "in3", 0 0, v0x1a43ed0_0;
v0x1a3f9b0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a3fa60_0 .alias "result", 0 0, v0x1a43ae0_0;
v0x1a3fae0_0 .net "sel0", 0 0, L_0x1badb70; 1 drivers
v0x1a3fb60_0 .net "sel1", 0 0, L_0x1badc30; 1 drivers
v0x1a3fbe0_0 .net "sel2", 0 0, L_0x1badd60; 1 drivers
v0x1a3fc90_0 .net "w0", 0 0, L_0x1bac210; 1 drivers
v0x1a3fd70_0 .net "w1", 0 0, L_0x1bac990; 1 drivers
v0x1a3fdf0_0 .net "w2", 0 0, L_0x1bad1e0; 1 drivers
S_0x1a3ef70 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a3d8b0;
 .timescale -9 -12;
L_0x1babb80/d .functor NAND 1, L_0x1baa5b0, L_0x1badb70, C4<1>, C4<1>;
L_0x1babb80 .delay (20000,20000,20000) L_0x1babb80/d;
L_0x1babc60/d .functor NOT 1, L_0x1babb80, C4<0>, C4<0>, C4<0>;
L_0x1babc60 .delay (10000,10000,10000) L_0x1babc60/d;
L_0x1babd70/d .functor NOT 1, L_0x1badb70, C4<0>, C4<0>, C4<0>;
L_0x1babd70 .delay (10000,10000,10000) L_0x1babd70/d;
L_0x1babec0/d .functor NAND 1, L_0x1ba98b0, L_0x1babd70, C4<1>, C4<1>;
L_0x1babec0 .delay (20000,20000,20000) L_0x1babec0/d;
L_0x1babf80/d .functor NOT 1, L_0x1babec0, C4<0>, C4<0>, C4<0>;
L_0x1babf80 .delay (10000,10000,10000) L_0x1babf80/d;
L_0x1bac070/d .functor NOR 1, L_0x1babf80, L_0x1babc60, C4<0>, C4<0>;
L_0x1bac070 .delay (20000,20000,20000) L_0x1bac070/d;
L_0x1bac210/d .functor NOT 1, L_0x1bac070, C4<0>, C4<0>, C4<0>;
L_0x1bac210 .delay (10000,10000,10000) L_0x1bac210/d;
v0x1a3f060_0 .net "and_in0ncom", 0 0, L_0x1babf80; 1 drivers
v0x1a3f120_0 .net "and_in1com", 0 0, L_0x1babc60; 1 drivers
v0x1a3f1c0_0 .alias "in0", 0 0, v0x1a43c40_0;
v0x1a3f260_0 .alias "in1", 0 0, v0x1a43fe0_0;
v0x1a3f2e0_0 .net "nand_in0ncom", 0 0, L_0x1babec0; 1 drivers
v0x1a3f380_0 .net "nand_in1com", 0 0, L_0x1babb80; 1 drivers
v0x1a3f420_0 .net "ncom", 0 0, L_0x1babd70; 1 drivers
v0x1a3f4c0_0 .net "nor_wire", 0 0, L_0x1bac070; 1 drivers
v0x1a3f560_0 .alias "result", 0 0, v0x1a3fc90_0;
v0x1a3f5e0_0 .alias "sel0", 0 0, v0x1a3fae0_0;
S_0x1a3e820 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a3d8b0;
 .timescale -9 -12;
L_0x1bac340/d .functor NAND 1, L_0x1baba50, L_0x1badb70, C4<1>, C4<1>;
L_0x1bac340 .delay (20000,20000,20000) L_0x1bac340/d;
L_0x1bac420/d .functor NOT 1, L_0x1bac340, C4<0>, C4<0>, C4<0>;
L_0x1bac420 .delay (10000,10000,10000) L_0x1bac420/d;
L_0x1bac530/d .functor NOT 1, L_0x1badb70, C4<0>, C4<0>, C4<0>;
L_0x1bac530 .delay (10000,10000,10000) L_0x1bac530/d;
L_0x1bac5f0/d .functor NAND 1, L_0x1bab010, L_0x1bac530, C4<1>, C4<1>;
L_0x1bac5f0 .delay (20000,20000,20000) L_0x1bac5f0/d;
L_0x1bac700/d .functor NOT 1, L_0x1bac5f0, C4<0>, C4<0>, C4<0>;
L_0x1bac700 .delay (10000,10000,10000) L_0x1bac700/d;
L_0x1bac7f0/d .functor NOR 1, L_0x1bac700, L_0x1bac420, C4<0>, C4<0>;
L_0x1bac7f0 .delay (20000,20000,20000) L_0x1bac7f0/d;
L_0x1bac990/d .functor NOT 1, L_0x1bac7f0, C4<0>, C4<0>, C4<0>;
L_0x1bac990 .delay (10000,10000,10000) L_0x1bac990/d;
v0x1a3e910_0 .net "and_in0ncom", 0 0, L_0x1bac700; 1 drivers
v0x1a3e9d0_0 .net "and_in1com", 0 0, L_0x1bac420; 1 drivers
v0x1a3ea70_0 .alias "in0", 0 0, v0x1a43d50_0;
v0x1a3eb10_0 .alias "in1", 0 0, v0x1a43ed0_0;
v0x1a3eb90_0 .net "nand_in0ncom", 0 0, L_0x1bac5f0; 1 drivers
v0x1a3ec30_0 .net "nand_in1com", 0 0, L_0x1bac340; 1 drivers
v0x1a3ecd0_0 .net "ncom", 0 0, L_0x1bac530; 1 drivers
v0x1a3ed70_0 .net "nor_wire", 0 0, L_0x1bac7f0; 1 drivers
v0x1a3ee10_0 .alias "result", 0 0, v0x1a3fd70_0;
v0x1a3ee90_0 .alias "sel0", 0 0, v0x1a3fae0_0;
S_0x1a3e0d0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a3d8b0;
 .timescale -9 -12;
L_0x1bacac0/d .functor NAND 1, L_0x1bac990, L_0x1badc30, C4<1>, C4<1>;
L_0x1bacac0 .delay (20000,20000,20000) L_0x1bacac0/d;
L_0x1bacc30/d .functor NOT 1, L_0x1bacac0, C4<0>, C4<0>, C4<0>;
L_0x1bacc30 .delay (10000,10000,10000) L_0x1bacc30/d;
L_0x1bacd40/d .functor NOT 1, L_0x1badc30, C4<0>, C4<0>, C4<0>;
L_0x1bacd40 .delay (10000,10000,10000) L_0x1bacd40/d;
L_0x1bace00/d .functor NAND 1, L_0x1bac210, L_0x1bacd40, C4<1>, C4<1>;
L_0x1bace00 .delay (20000,20000,20000) L_0x1bace00/d;
L_0x1bacf50/d .functor NOT 1, L_0x1bace00, C4<0>, C4<0>, C4<0>;
L_0x1bacf50 .delay (10000,10000,10000) L_0x1bacf50/d;
L_0x1bad040/d .functor NOR 1, L_0x1bacf50, L_0x1bacc30, C4<0>, C4<0>;
L_0x1bad040 .delay (20000,20000,20000) L_0x1bad040/d;
L_0x1bad1e0/d .functor NOT 1, L_0x1bad040, C4<0>, C4<0>, C4<0>;
L_0x1bad1e0 .delay (10000,10000,10000) L_0x1bad1e0/d;
v0x1a3e1c0_0 .net "and_in0ncom", 0 0, L_0x1bacf50; 1 drivers
v0x1a3e280_0 .net "and_in1com", 0 0, L_0x1bacc30; 1 drivers
v0x1a3e320_0 .alias "in0", 0 0, v0x1a3fc90_0;
v0x1a3e3c0_0 .alias "in1", 0 0, v0x1a3fd70_0;
v0x1a3e440_0 .net "nand_in0ncom", 0 0, L_0x1bace00; 1 drivers
v0x1a3e4e0_0 .net "nand_in1com", 0 0, L_0x1bacac0; 1 drivers
v0x1a3e580_0 .net "ncom", 0 0, L_0x1bacd40; 1 drivers
v0x1a3e620_0 .net "nor_wire", 0 0, L_0x1bad040; 1 drivers
v0x1a3e6c0_0 .alias "result", 0 0, v0x1a3fdf0_0;
v0x1a3e740_0 .alias "sel0", 0 0, v0x1a3fb60_0;
S_0x1a3d9a0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a3d8b0;
 .timescale -9 -12;
L_0x1bad310/d .functor NAND 1, C4<0>, L_0x1badd60, C4<1>, C4<1>;
L_0x1bad310 .delay (20000,20000,20000) L_0x1bad310/d;
L_0x1bad490/d .functor NOT 1, L_0x1bad310, C4<0>, C4<0>, C4<0>;
L_0x1bad490 .delay (10000,10000,10000) L_0x1bad490/d;
L_0x1bad5a0/d .functor NOT 1, L_0x1badd60, C4<0>, C4<0>, C4<0>;
L_0x1bad5a0 .delay (10000,10000,10000) L_0x1bad5a0/d;
L_0x1bad660/d .functor NAND 1, L_0x1bad1e0, L_0x1bad5a0, C4<1>, C4<1>;
L_0x1bad660 .delay (20000,20000,20000) L_0x1bad660/d;
L_0x1bad7b0/d .functor NOT 1, L_0x1bad660, C4<0>, C4<0>, C4<0>;
L_0x1bad7b0 .delay (10000,10000,10000) L_0x1bad7b0/d;
L_0x1bad8a0/d .functor NOR 1, L_0x1bad7b0, L_0x1bad490, C4<0>, C4<0>;
L_0x1bad8a0 .delay (20000,20000,20000) L_0x1bad8a0/d;
L_0x1bada40/d .functor NOT 1, L_0x1bad8a0, C4<0>, C4<0>, C4<0>;
L_0x1bada40 .delay (10000,10000,10000) L_0x1bada40/d;
v0x1a3da90_0 .net "and_in0ncom", 0 0, L_0x1bad7b0; 1 drivers
v0x1a3db10_0 .net "and_in1com", 0 0, L_0x1bad490; 1 drivers
v0x1a3dbb0_0 .alias "in0", 0 0, v0x1a3fdf0_0;
v0x1a3dc50_0 .alias "in1", 0 0, v0x1a3f9b0_0;
v0x1a3dcd0_0 .net "nand_in0ncom", 0 0, L_0x1bad660; 1 drivers
v0x1a3dd70_0 .net "nand_in1com", 0 0, L_0x1bad310; 1 drivers
v0x1a3de50_0 .net "ncom", 0 0, L_0x1bad5a0; 1 drivers
v0x1a3def0_0 .net "nor_wire", 0 0, L_0x1bad8a0; 1 drivers
v0x1a3df90_0 .alias "result", 0 0, v0x1a43ae0_0;
v0x1a3e030_0 .alias "sel0", 0 0, v0x1a3fbe0_0;
S_0x1a36c30 .scope generate, "ALU32[27]" "ALU32[27]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a35598 .param/l "i" 2 105, +C4<011011>;
S_0x1a36d60 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a36c30;
 .timescale -9 -12;
L_0x1ba2730/d .functor NOT 1, L_0x1bae110, C4<0>, C4<0>, C4<0>;
L_0x1ba2730 .delay (10000,10000,10000) L_0x1ba2730/d;
v0x1a3cb90_0 .net "carryin", 0 0, L_0x1bae1b0; 1 drivers
v0x1a3cc30_0 .net "carryout", 0 0, L_0x1baf8b0; 1 drivers
v0x1a3ccb0_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a3cd30_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a3cdb0_0 .net "notB", 0 0, L_0x1ba2730; 1 drivers
v0x1a3ce30_0 .net "operandA", 0 0, L_0x1bae070; 1 drivers
v0x1a3ceb0_0 .net "operandB", 0 0, L_0x1bae110; 1 drivers
v0x1a3cfc0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a3d040_0 .net "result", 0 0, L_0x1bb33a0; 1 drivers
v0x1a3d110_0 .net "trueB", 0 0, L_0x1bae890; 1 drivers
v0x1a3d1f0_0 .net "wAddSub", 0 0, L_0x1baf210; 1 drivers
v0x1a3d300_0 .net "wNandAnd", 0 0, L_0x1bb0970; 1 drivers
v0x1a3d480_0 .net "wNorOr", 0 0, L_0x1bb13b0; 1 drivers
v0x1a3d590_0 .net "wXor", 0 0, L_0x1baff10; 1 drivers
L_0x1bb34d0 .part v0x1af9c80_0, 0, 1;
L_0x1bb3590 .part v0x1af9c80_0, 1, 1;
L_0x1bb36c0 .part v0x1af9c80_0, 2, 1;
S_0x1a3c3c0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a36d60;
 .timescale -9 -12;
L_0x1a413a0/d .functor NAND 1, L_0x1ba2730, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1a413a0 .delay (20000,20000,20000) L_0x1a413a0/d;
L_0x1a3f950/d .functor NOT 1, L_0x1a413a0, C4<0>, C4<0>, C4<0>;
L_0x1a3f950 .delay (10000,10000,10000) L_0x1a3f950/d;
L_0x1bae490/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1bae490 .delay (10000,10000,10000) L_0x1bae490/d;
L_0x1bae530/d .functor NAND 1, L_0x1bae110, L_0x1bae490, C4<1>, C4<1>;
L_0x1bae530 .delay (20000,20000,20000) L_0x1bae530/d;
L_0x1bae620/d .functor NOT 1, L_0x1bae530, C4<0>, C4<0>, C4<0>;
L_0x1bae620 .delay (10000,10000,10000) L_0x1bae620/d;
L_0x1bae710/d .functor NOR 1, L_0x1bae620, L_0x1a3f950, C4<0>, C4<0>;
L_0x1bae710 .delay (20000,20000,20000) L_0x1bae710/d;
L_0x1bae890/d .functor NOT 1, L_0x1bae710, C4<0>, C4<0>, C4<0>;
L_0x1bae890 .delay (10000,10000,10000) L_0x1bae890/d;
v0x1a3c4b0_0 .net "and_in0ncom", 0 0, L_0x1bae620; 1 drivers
v0x1a3c570_0 .net "and_in1com", 0 0, L_0x1a3f950; 1 drivers
v0x1a3c610_0 .alias "in0", 0 0, v0x1a3ceb0_0;
v0x1a3c690_0 .alias "in1", 0 0, v0x1a3cdb0_0;
v0x1a3c710_0 .net "nand_in0ncom", 0 0, L_0x1bae530; 1 drivers
v0x1a3c7b0_0 .net "nand_in1com", 0 0, L_0x1a413a0; 1 drivers
v0x1a3c850_0 .net "ncom", 0 0, L_0x1bae490; 1 drivers
v0x1a3c8f0_0 .net "nor_wire", 0 0, L_0x1bae710; 1 drivers
v0x1a3c9e0_0 .alias "result", 0 0, v0x1a3d110_0;
v0x1a3cab0_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a3b0d0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a36d60;
 .timescale -9 -12;
L_0x1baf320/d .functor NAND 1, L_0x1bae070, L_0x1bae890, C4<1>, C4<1>;
L_0x1baf320 .delay (20000,20000,20000) L_0x1baf320/d;
L_0x1baf4b0/d .functor NOT 1, L_0x1baf320, C4<0>, C4<0>, C4<0>;
L_0x1baf4b0 .delay (10000,10000,10000) L_0x1baf4b0/d;
L_0x1baf5a0/d .functor NAND 1, L_0x1bae1b0, L_0x1baed30, C4<1>, C4<1>;
L_0x1baf5a0 .delay (20000,20000,20000) L_0x1baf5a0/d;
L_0x1baf660/d .functor NOT 1, L_0x1baf5a0, C4<0>, C4<0>, C4<0>;
L_0x1baf660 .delay (10000,10000,10000) L_0x1baf660/d;
L_0x1baf770/d .functor NOR 1, L_0x1baf660, L_0x1baf4b0, C4<0>, C4<0>;
L_0x1baf770 .delay (20000,20000,20000) L_0x1baf770/d;
L_0x1baf8b0/d .functor NOT 1, L_0x1baf770, C4<0>, C4<0>, C4<0>;
L_0x1baf8b0 .delay (10000,10000,10000) L_0x1baf8b0/d;
v0x1a3bcb0_0 .alias "a", 0 0, v0x1a3ce30_0;
v0x1a3bdc0_0 .net "and_ab", 0 0, L_0x1baf4b0; 1 drivers
v0x1a3be60_0 .net "and_xor_ab_c", 0 0, L_0x1baf660; 1 drivers
v0x1a3bf00_0 .alias "b", 0 0, v0x1a3d110_0;
v0x1a3bf80_0 .alias "carryin", 0 0, v0x1a3cb90_0;
v0x1a3c000_0 .alias "carryout", 0 0, v0x1a3cc30_0;
v0x1a3c0c0_0 .net "nand_ab", 0 0, L_0x1baf320; 1 drivers
v0x1a3c140_0 .net "nand_xor_ab_c", 0 0, L_0x1baf5a0; 1 drivers
v0x1a3c1c0_0 .net "nco", 0 0, L_0x1baf770; 1 drivers
v0x1a3c260_0 .alias "sum", 0 0, v0x1a3d1f0_0;
v0x1a3c340_0 .net "xor_ab", 0 0, L_0x1baed30; 1 drivers
S_0x1a3b760 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a3b0d0;
 .timescale -9 -12;
L_0x1bae9c0/d .functor NAND 1, L_0x1bae070, L_0x1bae890, C4<1>, C4<1>;
L_0x1bae9c0 .delay (20000,20000,20000) L_0x1bae9c0/d;
L_0x1baea60/d .functor NOR 1, L_0x1bae070, L_0x1bae890, C4<0>, C4<0>;
L_0x1baea60 .delay (20000,20000,20000) L_0x1baea60/d;
L_0x1baeb00/d .functor NOT 1, L_0x1baea60, C4<0>, C4<0>, C4<0>;
L_0x1baeb00 .delay (10000,10000,10000) L_0x1baeb00/d;
L_0x1baebf0/d .functor NAND 1, L_0x1baeb00, L_0x1bae9c0, C4<1>, C4<1>;
L_0x1baebf0 .delay (20000,20000,20000) L_0x1baebf0/d;
L_0x1baed30/d .functor NOT 1, L_0x1baebf0, C4<0>, C4<0>, C4<0>;
L_0x1baed30 .delay (10000,10000,10000) L_0x1baed30/d;
v0x1a3b850_0 .alias "a", 0 0, v0x1a3ce30_0;
v0x1a3b8f0_0 .alias "b", 0 0, v0x1a3d110_0;
v0x1a3b990_0 .net "nand_ab", 0 0, L_0x1bae9c0; 1 drivers
v0x1a3ba30_0 .net "nor_ab", 0 0, L_0x1baea60; 1 drivers
v0x1a3bab0_0 .net "nxor_ab", 0 0, L_0x1baebf0; 1 drivers
v0x1a3bb50_0 .net "or_ab", 0 0, L_0x1baeb00; 1 drivers
v0x1a3bc30_0 .alias "result", 0 0, v0x1a3c340_0;
S_0x1a3b1c0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a3b0d0;
 .timescale -9 -12;
L_0x1baee20/d .functor NAND 1, L_0x1baed30, L_0x1bae1b0, C4<1>, C4<1>;
L_0x1baee20 .delay (20000,20000,20000) L_0x1baee20/d;
L_0x1baef50/d .functor NOR 1, L_0x1baed30, L_0x1bae1b0, C4<0>, C4<0>;
L_0x1baef50 .delay (20000,20000,20000) L_0x1baef50/d;
L_0x1baf080/d .functor NOT 1, L_0x1baef50, C4<0>, C4<0>, C4<0>;
L_0x1baf080 .delay (10000,10000,10000) L_0x1baf080/d;
L_0x1baf120/d .functor NAND 1, L_0x1baf080, L_0x1baee20, C4<1>, C4<1>;
L_0x1baf120 .delay (20000,20000,20000) L_0x1baf120/d;
L_0x1baf210/d .functor NOT 1, L_0x1baf120, C4<0>, C4<0>, C4<0>;
L_0x1baf210 .delay (10000,10000,10000) L_0x1baf210/d;
v0x1a3b2b0_0 .alias "a", 0 0, v0x1a3c340_0;
v0x1a3b350_0 .alias "b", 0 0, v0x1a3cb90_0;
v0x1a3b3f0_0 .net "nand_ab", 0 0, L_0x1baee20; 1 drivers
v0x1a3b490_0 .net "nor_ab", 0 0, L_0x1baef50; 1 drivers
v0x1a3b510_0 .net "nxor_ab", 0 0, L_0x1baf120; 1 drivers
v0x1a3b5b0_0 .net "or_ab", 0 0, L_0x1baf080; 1 drivers
v0x1a3b690_0 .alias "result", 0 0, v0x1a3d1f0_0;
S_0x1a3ab80 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a36d60;
 .timescale -9 -12;
L_0x1bafa70/d .functor NAND 1, L_0x1bae070, L_0x1bae110, C4<1>, C4<1>;
L_0x1bafa70 .delay (20000,20000,20000) L_0x1bafa70/d;
L_0x1bafb50/d .functor NOR 1, L_0x1bae070, L_0x1bae110, C4<0>, C4<0>;
L_0x1bafb50 .delay (20000,20000,20000) L_0x1bafb50/d;
L_0x1bafce0/d .functor NOT 1, L_0x1bafb50, C4<0>, C4<0>, C4<0>;
L_0x1bafce0 .delay (10000,10000,10000) L_0x1bafce0/d;
L_0x1bafdd0/d .functor NAND 1, L_0x1bafce0, L_0x1bafa70, C4<1>, C4<1>;
L_0x1bafdd0 .delay (20000,20000,20000) L_0x1bafdd0/d;
L_0x1baff10/d .functor NOT 1, L_0x1bafdd0, C4<0>, C4<0>, C4<0>;
L_0x1baff10 .delay (10000,10000,10000) L_0x1baff10/d;
v0x1a3ac70_0 .alias "a", 0 0, v0x1a3ce30_0;
v0x1a3acf0_0 .alias "b", 0 0, v0x1a3ceb0_0;
v0x1a3adc0_0 .net "nand_ab", 0 0, L_0x1bafa70; 1 drivers
v0x1a3ae40_0 .net "nor_ab", 0 0, L_0x1bafb50; 1 drivers
v0x1a3aec0_0 .net "nxor_ab", 0 0, L_0x1bafdd0; 1 drivers
v0x1a3af40_0 .net "or_ab", 0 0, L_0x1bafce0; 1 drivers
v0x1a3b000_0 .alias "result", 0 0, v0x1a3d590_0;
S_0x1a3a010 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a36d60;
 .timescale -9 -12;
L_0x1bb0060/d .functor NAND 1, L_0x1bae070, L_0x1bae110, C4<1>, C4<1>;
L_0x1bb0060 .delay (20000,20000,20000) L_0x1bb0060/d;
L_0x1bb01b0/d .functor NOT 1, L_0x1bb0060, C4<0>, C4<0>, C4<0>;
L_0x1bb01b0 .delay (10000,10000,10000) L_0x1bb01b0/d;
v0x1a3a800_0 .alias "a", 0 0, v0x1a3ce30_0;
v0x1a3a8a0_0 .net "and_ab", 0 0, L_0x1bb01b0; 1 drivers
v0x1a3a920_0 .alias "b", 0 0, v0x1a3ceb0_0;
v0x1a3a9a0_0 .net "nand_ab", 0 0, L_0x1bb0060; 1 drivers
v0x1a3aa80_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a3ab00_0 .alias "result", 0 0, v0x1a3d300_0;
S_0x1a3a100 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a3a010;
 .timescale -9 -12;
L_0x1bb02e0/d .functor NAND 1, L_0x1bb01b0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1bb02e0 .delay (20000,20000,20000) L_0x1bb02e0/d;
L_0x1bb03c0/d .functor NOT 1, L_0x1bb02e0, C4<0>, C4<0>, C4<0>;
L_0x1bb03c0 .delay (10000,10000,10000) L_0x1bb03c0/d;
L_0x1bb04d0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb04d0 .delay (10000,10000,10000) L_0x1bb04d0/d;
L_0x1bb0590/d .functor NAND 1, L_0x1bb0060, L_0x1bb04d0, C4<1>, C4<1>;
L_0x1bb0590 .delay (20000,20000,20000) L_0x1bb0590/d;
L_0x1bb06e0/d .functor NOT 1, L_0x1bb0590, C4<0>, C4<0>, C4<0>;
L_0x1bb06e0 .delay (10000,10000,10000) L_0x1bb06e0/d;
L_0x1bb07d0/d .functor NOR 1, L_0x1bb06e0, L_0x1bb03c0, C4<0>, C4<0>;
L_0x1bb07d0 .delay (20000,20000,20000) L_0x1bb07d0/d;
L_0x1bb0970/d .functor NOT 1, L_0x1bb07d0, C4<0>, C4<0>, C4<0>;
L_0x1bb0970 .delay (10000,10000,10000) L_0x1bb0970/d;
v0x1a2d650_0 .net "and_in0ncom", 0 0, L_0x1bb06e0; 1 drivers
v0x1a3a1f0_0 .net "and_in1com", 0 0, L_0x1bb03c0; 1 drivers
v0x1a3a270_0 .alias "in0", 0 0, v0x1a3a9a0_0;
v0x1a3a310_0 .alias "in1", 0 0, v0x1a3a8a0_0;
v0x1a3a390_0 .net "nand_in0ncom", 0 0, L_0x1bb0590; 1 drivers
v0x1a3a430_0 .net "nand_in1com", 0 0, L_0x1bb02e0; 1 drivers
v0x1a3a510_0 .net "ncom", 0 0, L_0x1bb04d0; 1 drivers
v0x1a3a5b0_0 .net "nor_wire", 0 0, L_0x1bb07d0; 1 drivers
v0x1a3a650_0 .alias "result", 0 0, v0x1a3d300_0;
v0x1a3a720_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a393e0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a36d60;
 .timescale -9 -12;
L_0x1bb0aa0/d .functor NOR 1, L_0x1bae070, L_0x1bae110, C4<0>, C4<0>;
L_0x1bb0aa0 .delay (20000,20000,20000) L_0x1bb0aa0/d;
L_0x1bb0bf0/d .functor NOT 1, L_0x1bb0aa0, C4<0>, C4<0>, C4<0>;
L_0x1bb0bf0 .delay (10000,10000,10000) L_0x1bb0bf0/d;
v0x1a39b60_0 .alias "a", 0 0, v0x1a3ce30_0;
v0x1a39be0_0 .alias "b", 0 0, v0x1a3ceb0_0;
v0x1a39c80_0 .net "nor_ab", 0 0, L_0x1bb0aa0; 1 drivers
v0x1a39d00_0 .net "or_ab", 0 0, L_0x1bb0bf0; 1 drivers
v0x1a39d80_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a2d5d0_0 .alias "result", 0 0, v0x1a3d480_0;
S_0x1a394d0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a393e0;
 .timescale -9 -12;
L_0x1bb0d20/d .functor NAND 1, L_0x1bb0bf0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1bb0d20 .delay (20000,20000,20000) L_0x1bb0d20/d;
L_0x1bb0e00/d .functor NOT 1, L_0x1bb0d20, C4<0>, C4<0>, C4<0>;
L_0x1bb0e00 .delay (10000,10000,10000) L_0x1bb0e00/d;
L_0x1bb0f10/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb0f10 .delay (10000,10000,10000) L_0x1bb0f10/d;
L_0x1bb0fd0/d .functor NAND 1, L_0x1bb0aa0, L_0x1bb0f10, C4<1>, C4<1>;
L_0x1bb0fd0 .delay (20000,20000,20000) L_0x1bb0fd0/d;
L_0x1bb1120/d .functor NOT 1, L_0x1bb0fd0, C4<0>, C4<0>, C4<0>;
L_0x1bb1120 .delay (10000,10000,10000) L_0x1bb1120/d;
L_0x1bb1210/d .functor NOR 1, L_0x1bb1120, L_0x1bb0e00, C4<0>, C4<0>;
L_0x1bb1210 .delay (20000,20000,20000) L_0x1bb1210/d;
L_0x1bb13b0/d .functor NOT 1, L_0x1bb1210, C4<0>, C4<0>, C4<0>;
L_0x1bb13b0 .delay (10000,10000,10000) L_0x1bb13b0/d;
v0x1a395c0_0 .net "and_in0ncom", 0 0, L_0x1bb1120; 1 drivers
v0x1a39640_0 .net "and_in1com", 0 0, L_0x1bb0e00; 1 drivers
v0x1a396c0_0 .alias "in0", 0 0, v0x1a39c80_0;
v0x1a39740_0 .alias "in1", 0 0, v0x1a39d00_0;
v0x1a397c0_0 .net "nand_in0ncom", 0 0, L_0x1bb0fd0; 1 drivers
v0x1a39840_0 .net "nand_in1com", 0 0, L_0x1bb0d20; 1 drivers
v0x1a398c0_0 .net "ncom", 0 0, L_0x1bb0f10; 1 drivers
v0x1a39940_0 .net "nor_wire", 0 0, L_0x1bb1210; 1 drivers
v0x1a39a10_0 .alias "result", 0 0, v0x1a3d480_0;
v0x1a39ae0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a36e50 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a36d60;
 .timescale -9 -12;
v0x1a38c60_0 .alias "in0", 0 0, v0x1a3d1f0_0;
v0x1a38ce0_0 .alias "in1", 0 0, v0x1a3d590_0;
v0x1a38d90_0 .alias "in2", 0 0, v0x1a3d300_0;
v0x1a38e40_0 .alias "in3", 0 0, v0x1a3d480_0;
v0x1a38f20_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a38fd0_0 .alias "result", 0 0, v0x1a3d040_0;
v0x1a39050_0 .net "sel0", 0 0, L_0x1bb34d0; 1 drivers
v0x1a390d0_0 .net "sel1", 0 0, L_0x1bb3590; 1 drivers
v0x1a39150_0 .net "sel2", 0 0, L_0x1bb36c0; 1 drivers
v0x1a39200_0 .net "w0", 0 0, L_0x1bb1b70; 1 drivers
v0x1a392e0_0 .net "w1", 0 0, L_0x1bb22f0; 1 drivers
v0x1a39360_0 .net "w2", 0 0, L_0x1bb2b40; 1 drivers
S_0x1a38510 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a36e50;
 .timescale -9 -12;
L_0x1bb14e0/d .functor NAND 1, L_0x1baff10, L_0x1bb34d0, C4<1>, C4<1>;
L_0x1bb14e0 .delay (20000,20000,20000) L_0x1bb14e0/d;
L_0x1bb15c0/d .functor NOT 1, L_0x1bb14e0, C4<0>, C4<0>, C4<0>;
L_0x1bb15c0 .delay (10000,10000,10000) L_0x1bb15c0/d;
L_0x1bb16d0/d .functor NOT 1, L_0x1bb34d0, C4<0>, C4<0>, C4<0>;
L_0x1bb16d0 .delay (10000,10000,10000) L_0x1bb16d0/d;
L_0x1bb1820/d .functor NAND 1, L_0x1baf210, L_0x1bb16d0, C4<1>, C4<1>;
L_0x1bb1820 .delay (20000,20000,20000) L_0x1bb1820/d;
L_0x1bb18e0/d .functor NOT 1, L_0x1bb1820, C4<0>, C4<0>, C4<0>;
L_0x1bb18e0 .delay (10000,10000,10000) L_0x1bb18e0/d;
L_0x1bb19d0/d .functor NOR 1, L_0x1bb18e0, L_0x1bb15c0, C4<0>, C4<0>;
L_0x1bb19d0 .delay (20000,20000,20000) L_0x1bb19d0/d;
L_0x1bb1b70/d .functor NOT 1, L_0x1bb19d0, C4<0>, C4<0>, C4<0>;
L_0x1bb1b70 .delay (10000,10000,10000) L_0x1bb1b70/d;
v0x1a38600_0 .net "and_in0ncom", 0 0, L_0x1bb18e0; 1 drivers
v0x1a386c0_0 .net "and_in1com", 0 0, L_0x1bb15c0; 1 drivers
v0x1a38760_0 .alias "in0", 0 0, v0x1a3d1f0_0;
v0x1a38800_0 .alias "in1", 0 0, v0x1a3d590_0;
v0x1a38880_0 .net "nand_in0ncom", 0 0, L_0x1bb1820; 1 drivers
v0x1a38920_0 .net "nand_in1com", 0 0, L_0x1bb14e0; 1 drivers
v0x1a389c0_0 .net "ncom", 0 0, L_0x1bb16d0; 1 drivers
v0x1a38a60_0 .net "nor_wire", 0 0, L_0x1bb19d0; 1 drivers
v0x1a38b00_0 .alias "result", 0 0, v0x1a39200_0;
v0x1a38b80_0 .alias "sel0", 0 0, v0x1a39050_0;
S_0x1a37dc0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a36e50;
 .timescale -9 -12;
L_0x1bb1ca0/d .functor NAND 1, L_0x1bb13b0, L_0x1bb34d0, C4<1>, C4<1>;
L_0x1bb1ca0 .delay (20000,20000,20000) L_0x1bb1ca0/d;
L_0x1bb1d80/d .functor NOT 1, L_0x1bb1ca0, C4<0>, C4<0>, C4<0>;
L_0x1bb1d80 .delay (10000,10000,10000) L_0x1bb1d80/d;
L_0x1bb1e90/d .functor NOT 1, L_0x1bb34d0, C4<0>, C4<0>, C4<0>;
L_0x1bb1e90 .delay (10000,10000,10000) L_0x1bb1e90/d;
L_0x1bb1f50/d .functor NAND 1, L_0x1bb0970, L_0x1bb1e90, C4<1>, C4<1>;
L_0x1bb1f50 .delay (20000,20000,20000) L_0x1bb1f50/d;
L_0x1bb2060/d .functor NOT 1, L_0x1bb1f50, C4<0>, C4<0>, C4<0>;
L_0x1bb2060 .delay (10000,10000,10000) L_0x1bb2060/d;
L_0x1bb2150/d .functor NOR 1, L_0x1bb2060, L_0x1bb1d80, C4<0>, C4<0>;
L_0x1bb2150 .delay (20000,20000,20000) L_0x1bb2150/d;
L_0x1bb22f0/d .functor NOT 1, L_0x1bb2150, C4<0>, C4<0>, C4<0>;
L_0x1bb22f0 .delay (10000,10000,10000) L_0x1bb22f0/d;
v0x1a37eb0_0 .net "and_in0ncom", 0 0, L_0x1bb2060; 1 drivers
v0x1a37f70_0 .net "and_in1com", 0 0, L_0x1bb1d80; 1 drivers
v0x1a38010_0 .alias "in0", 0 0, v0x1a3d300_0;
v0x1a380b0_0 .alias "in1", 0 0, v0x1a3d480_0;
v0x1a38130_0 .net "nand_in0ncom", 0 0, L_0x1bb1f50; 1 drivers
v0x1a381d0_0 .net "nand_in1com", 0 0, L_0x1bb1ca0; 1 drivers
v0x1a38270_0 .net "ncom", 0 0, L_0x1bb1e90; 1 drivers
v0x1a38310_0 .net "nor_wire", 0 0, L_0x1bb2150; 1 drivers
v0x1a383b0_0 .alias "result", 0 0, v0x1a392e0_0;
v0x1a38430_0 .alias "sel0", 0 0, v0x1a39050_0;
S_0x1a37670 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a36e50;
 .timescale -9 -12;
L_0x1bb2420/d .functor NAND 1, L_0x1bb22f0, L_0x1bb3590, C4<1>, C4<1>;
L_0x1bb2420 .delay (20000,20000,20000) L_0x1bb2420/d;
L_0x1bb2590/d .functor NOT 1, L_0x1bb2420, C4<0>, C4<0>, C4<0>;
L_0x1bb2590 .delay (10000,10000,10000) L_0x1bb2590/d;
L_0x1bb26a0/d .functor NOT 1, L_0x1bb3590, C4<0>, C4<0>, C4<0>;
L_0x1bb26a0 .delay (10000,10000,10000) L_0x1bb26a0/d;
L_0x1bb2760/d .functor NAND 1, L_0x1bb1b70, L_0x1bb26a0, C4<1>, C4<1>;
L_0x1bb2760 .delay (20000,20000,20000) L_0x1bb2760/d;
L_0x1bb28b0/d .functor NOT 1, L_0x1bb2760, C4<0>, C4<0>, C4<0>;
L_0x1bb28b0 .delay (10000,10000,10000) L_0x1bb28b0/d;
L_0x1bb29a0/d .functor NOR 1, L_0x1bb28b0, L_0x1bb2590, C4<0>, C4<0>;
L_0x1bb29a0 .delay (20000,20000,20000) L_0x1bb29a0/d;
L_0x1bb2b40/d .functor NOT 1, L_0x1bb29a0, C4<0>, C4<0>, C4<0>;
L_0x1bb2b40 .delay (10000,10000,10000) L_0x1bb2b40/d;
v0x1a37760_0 .net "and_in0ncom", 0 0, L_0x1bb28b0; 1 drivers
v0x1a37820_0 .net "and_in1com", 0 0, L_0x1bb2590; 1 drivers
v0x1a378c0_0 .alias "in0", 0 0, v0x1a39200_0;
v0x1a37960_0 .alias "in1", 0 0, v0x1a392e0_0;
v0x1a379e0_0 .net "nand_in0ncom", 0 0, L_0x1bb2760; 1 drivers
v0x1a37a80_0 .net "nand_in1com", 0 0, L_0x1bb2420; 1 drivers
v0x1a37b20_0 .net "ncom", 0 0, L_0x1bb26a0; 1 drivers
v0x1a37bc0_0 .net "nor_wire", 0 0, L_0x1bb29a0; 1 drivers
v0x1a37c60_0 .alias "result", 0 0, v0x1a39360_0;
v0x1a37ce0_0 .alias "sel0", 0 0, v0x1a390d0_0;
S_0x1a36f40 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a36e50;
 .timescale -9 -12;
L_0x1bb2c70/d .functor NAND 1, C4<0>, L_0x1bb36c0, C4<1>, C4<1>;
L_0x1bb2c70 .delay (20000,20000,20000) L_0x1bb2c70/d;
L_0x1bb2df0/d .functor NOT 1, L_0x1bb2c70, C4<0>, C4<0>, C4<0>;
L_0x1bb2df0 .delay (10000,10000,10000) L_0x1bb2df0/d;
L_0x1bb2f00/d .functor NOT 1, L_0x1bb36c0, C4<0>, C4<0>, C4<0>;
L_0x1bb2f00 .delay (10000,10000,10000) L_0x1bb2f00/d;
L_0x1bb2fc0/d .functor NAND 1, L_0x1bb2b40, L_0x1bb2f00, C4<1>, C4<1>;
L_0x1bb2fc0 .delay (20000,20000,20000) L_0x1bb2fc0/d;
L_0x1bb3110/d .functor NOT 1, L_0x1bb2fc0, C4<0>, C4<0>, C4<0>;
L_0x1bb3110 .delay (10000,10000,10000) L_0x1bb3110/d;
L_0x1bb3200/d .functor NOR 1, L_0x1bb3110, L_0x1bb2df0, C4<0>, C4<0>;
L_0x1bb3200 .delay (20000,20000,20000) L_0x1bb3200/d;
L_0x1bb33a0/d .functor NOT 1, L_0x1bb3200, C4<0>, C4<0>, C4<0>;
L_0x1bb33a0 .delay (10000,10000,10000) L_0x1bb33a0/d;
v0x1a37030_0 .net "and_in0ncom", 0 0, L_0x1bb3110; 1 drivers
v0x1a370b0_0 .net "and_in1com", 0 0, L_0x1bb2df0; 1 drivers
v0x1a37150_0 .alias "in0", 0 0, v0x1a39360_0;
v0x1a371f0_0 .alias "in1", 0 0, v0x1a38f20_0;
v0x1a37270_0 .net "nand_in0ncom", 0 0, L_0x1bb2fc0; 1 drivers
v0x1a37310_0 .net "nand_in1com", 0 0, L_0x1bb2c70; 1 drivers
v0x1a373f0_0 .net "ncom", 0 0, L_0x1bb2f00; 1 drivers
v0x1a37490_0 .net "nor_wire", 0 0, L_0x1bb3200; 1 drivers
v0x1a37530_0 .alias "result", 0 0, v0x1a3d040_0;
v0x1a375d0_0 .alias "sel0", 0 0, v0x1a39150_0;
S_0x1a30240 .scope generate, "ALU32[28]" "ALU32[28]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a2ebe8 .param/l "i" 2 105, +C4<011100>;
S_0x1a30370 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a30240;
 .timescale -9 -12;
L_0x1bae250/d .functor NOT 1, L_0x1bb3a00, C4<0>, C4<0>, C4<0>;
L_0x1bae250 .delay (10000,10000,10000) L_0x1bae250/d;
v0x1a36130_0 .net "carryin", 0 0, L_0x1bb3aa0; 1 drivers
v0x1a361d0_0 .net "carryout", 0 0, L_0x1bb53d0; 1 drivers
v0x1a36250_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a362d0_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a36350_0 .net "notB", 0 0, L_0x1bae250; 1 drivers
v0x1a363d0_0 .net "operandA", 0 0, L_0x1b5cfb0; 1 drivers
v0x1a36450_0 .net "operandB", 0 0, L_0x1bb3a00; 1 drivers
v0x1a36560_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a365e0_0 .net "result", 0 0, L_0x1bb8ec0; 1 drivers
v0x1a366b0_0 .net "trueB", 0 0, L_0x1bb4240; 1 drivers
v0x1a36790_0 .net "wAddSub", 0 0, L_0x1bb4d00; 1 drivers
v0x1a368a0_0 .net "wNandAnd", 0 0, L_0x1bb6490; 1 drivers
v0x1a36a20_0 .net "wNorOr", 0 0, L_0x1bb6ed0; 1 drivers
v0x1a36b30_0 .net "wXor", 0 0, L_0x1bb5a30; 1 drivers
L_0x1bb8ff0 .part v0x1af9c80_0, 0, 1;
L_0x1bb90b0 .part v0x1af9c80_0, 1, 1;
L_0x1bb91e0 .part v0x1af9c80_0, 2, 1;
S_0x1a358d0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a30370;
 .timescale -9 -12;
L_0x1bae350/d .functor NAND 1, L_0x1bae250, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1bae350 .delay (20000,20000,20000) L_0x1bae350/d;
L_0x1bae430/d .functor NOT 1, L_0x1bae350, C4<0>, C4<0>, C4<0>;
L_0x1bae430 .delay (10000,10000,10000) L_0x1bae430/d;
L_0x1bb3e40/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1bb3e40 .delay (10000,10000,10000) L_0x1bb3e40/d;
L_0x1bb3ee0/d .functor NAND 1, L_0x1bb3a00, L_0x1bb3e40, C4<1>, C4<1>;
L_0x1bb3ee0 .delay (20000,20000,20000) L_0x1bb3ee0/d;
L_0x1bb3f80/d .functor NOT 1, L_0x1bb3ee0, C4<0>, C4<0>, C4<0>;
L_0x1bb3f80 .delay (10000,10000,10000) L_0x1bb3f80/d;
L_0x1bb40c0/d .functor NOR 1, L_0x1bb3f80, L_0x1bae430, C4<0>, C4<0>;
L_0x1bb40c0 .delay (20000,20000,20000) L_0x1bb40c0/d;
L_0x1bb4240/d .functor NOT 1, L_0x1bb40c0, C4<0>, C4<0>, C4<0>;
L_0x1bb4240 .delay (10000,10000,10000) L_0x1bb4240/d;
v0x1a359c0_0 .net "and_in0ncom", 0 0, L_0x1bb3f80; 1 drivers
v0x1a35a80_0 .net "and_in1com", 0 0, L_0x1bae430; 1 drivers
v0x1a35b20_0 .alias "in0", 0 0, v0x1a36450_0;
v0x1a35ba0_0 .alias "in1", 0 0, v0x1a36350_0;
v0x1a35c20_0 .net "nand_in0ncom", 0 0, L_0x1bb3ee0; 1 drivers
v0x1a35cc0_0 .net "nand_in1com", 0 0, L_0x1bae350; 1 drivers
v0x1a35d60_0 .net "ncom", 0 0, L_0x1bb3e40; 1 drivers
v0x1a35e00_0 .net "nor_wire", 0 0, L_0x1bb40c0; 1 drivers
v0x1a35ef0_0 .alias "result", 0 0, v0x1a366b0_0;
v0x1a35fc0_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a345e0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a30370;
 .timescale -9 -12;
L_0x1bb4e10/d .functor NAND 1, L_0x1b5cfb0, L_0x1bb4240, C4<1>, C4<1>;
L_0x1bb4e10 .delay (20000,20000,20000) L_0x1bb4e10/d;
L_0x1bb4fa0/d .functor NOT 1, L_0x1bb4e10, C4<0>, C4<0>, C4<0>;
L_0x1bb4fa0 .delay (10000,10000,10000) L_0x1bb4fa0/d;
L_0x1bb5090/d .functor NAND 1, L_0x1bb3aa0, L_0x1bb4740, C4<1>, C4<1>;
L_0x1bb5090 .delay (20000,20000,20000) L_0x1bb5090/d;
L_0x1bb5150/d .functor NOT 1, L_0x1bb5090, C4<0>, C4<0>, C4<0>;
L_0x1bb5150 .delay (10000,10000,10000) L_0x1bb5150/d;
L_0x1bb5260/d .functor NOR 1, L_0x1bb5150, L_0x1bb4fa0, C4<0>, C4<0>;
L_0x1bb5260 .delay (20000,20000,20000) L_0x1bb5260/d;
L_0x1bb53d0/d .functor NOT 1, L_0x1bb5260, C4<0>, C4<0>, C4<0>;
L_0x1bb53d0 .delay (10000,10000,10000) L_0x1bb53d0/d;
v0x1a351c0_0 .alias "a", 0 0, v0x1a363d0_0;
v0x1a352d0_0 .net "and_ab", 0 0, L_0x1bb4fa0; 1 drivers
v0x1a35370_0 .net "and_xor_ab_c", 0 0, L_0x1bb5150; 1 drivers
v0x1a35410_0 .alias "b", 0 0, v0x1a366b0_0;
v0x1a35490_0 .alias "carryin", 0 0, v0x1a36130_0;
v0x1a35510_0 .alias "carryout", 0 0, v0x1a361d0_0;
v0x1a355d0_0 .net "nand_ab", 0 0, L_0x1bb4e10; 1 drivers
v0x1a35650_0 .net "nand_xor_ab_c", 0 0, L_0x1bb5090; 1 drivers
v0x1a356d0_0 .net "nco", 0 0, L_0x1bb5260; 1 drivers
v0x1a35770_0 .alias "sum", 0 0, v0x1a36790_0;
v0x1a35850_0 .net "xor_ab", 0 0, L_0x1bb4740; 1 drivers
S_0x1a34c70 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a345e0;
 .timescale -9 -12;
L_0x1bb4370/d .functor NAND 1, L_0x1b5cfb0, L_0x1bb4240, C4<1>, C4<1>;
L_0x1bb4370 .delay (20000,20000,20000) L_0x1bb4370/d;
L_0x1bb4410/d .functor NOR 1, L_0x1b5cfb0, L_0x1bb4240, C4<0>, C4<0>;
L_0x1bb4410 .delay (20000,20000,20000) L_0x1bb4410/d;
L_0x1bb44d0/d .functor NOT 1, L_0x1bb4410, C4<0>, C4<0>, C4<0>;
L_0x1bb44d0 .delay (10000,10000,10000) L_0x1bb44d0/d;
L_0x1bb45e0/d .functor NAND 1, L_0x1bb44d0, L_0x1bb4370, C4<1>, C4<1>;
L_0x1bb45e0 .delay (20000,20000,20000) L_0x1bb45e0/d;
L_0x1bb4740/d .functor NOT 1, L_0x1bb45e0, C4<0>, C4<0>, C4<0>;
L_0x1bb4740 .delay (10000,10000,10000) L_0x1bb4740/d;
v0x1a34d60_0 .alias "a", 0 0, v0x1a363d0_0;
v0x1a34e00_0 .alias "b", 0 0, v0x1a366b0_0;
v0x1a34ea0_0 .net "nand_ab", 0 0, L_0x1bb4370; 1 drivers
v0x1a34f40_0 .net "nor_ab", 0 0, L_0x1bb4410; 1 drivers
v0x1a34fc0_0 .net "nxor_ab", 0 0, L_0x1bb45e0; 1 drivers
v0x1a35060_0 .net "or_ab", 0 0, L_0x1bb44d0; 1 drivers
v0x1a35140_0 .alias "result", 0 0, v0x1a35850_0;
S_0x1a346d0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a345e0;
 .timescale -9 -12;
L_0x1bb4870/d .functor NAND 1, L_0x1bb4740, L_0x1bb3aa0, C4<1>, C4<1>;
L_0x1bb4870 .delay (20000,20000,20000) L_0x1bb4870/d;
L_0x1bb49e0/d .functor NOR 1, L_0x1bb4740, L_0x1bb3aa0, C4<0>, C4<0>;
L_0x1bb49e0 .delay (20000,20000,20000) L_0x1bb49e0/d;
L_0x1bb4b30/d .functor NOT 1, L_0x1bb49e0, C4<0>, C4<0>, C4<0>;
L_0x1bb4b30 .delay (10000,10000,10000) L_0x1bb4b30/d;
L_0x1bb4bf0/d .functor NAND 1, L_0x1bb4b30, L_0x1bb4870, C4<1>, C4<1>;
L_0x1bb4bf0 .delay (20000,20000,20000) L_0x1bb4bf0/d;
L_0x1bb4d00/d .functor NOT 1, L_0x1bb4bf0, C4<0>, C4<0>, C4<0>;
L_0x1bb4d00 .delay (10000,10000,10000) L_0x1bb4d00/d;
v0x1a347c0_0 .alias "a", 0 0, v0x1a35850_0;
v0x1a34860_0 .alias "b", 0 0, v0x1a36130_0;
v0x1a34900_0 .net "nand_ab", 0 0, L_0x1bb4870; 1 drivers
v0x1a349a0_0 .net "nor_ab", 0 0, L_0x1bb49e0; 1 drivers
v0x1a34a20_0 .net "nxor_ab", 0 0, L_0x1bb4bf0; 1 drivers
v0x1a34ac0_0 .net "or_ab", 0 0, L_0x1bb4b30; 1 drivers
v0x1a34ba0_0 .alias "result", 0 0, v0x1a36790_0;
S_0x1a34090 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a30370;
 .timescale -9 -12;
L_0x1bb5590/d .functor NAND 1, L_0x1b5cfb0, L_0x1bb3a00, C4<1>, C4<1>;
L_0x1bb5590 .delay (20000,20000,20000) L_0x1bb5590/d;
L_0x1bb5670/d .functor NOR 1, L_0x1b5cfb0, L_0x1bb3a00, C4<0>, C4<0>;
L_0x1bb5670 .delay (20000,20000,20000) L_0x1bb5670/d;
L_0x1bb5800/d .functor NOT 1, L_0x1bb5670, C4<0>, C4<0>, C4<0>;
L_0x1bb5800 .delay (10000,10000,10000) L_0x1bb5800/d;
L_0x1bb58f0/d .functor NAND 1, L_0x1bb5800, L_0x1bb5590, C4<1>, C4<1>;
L_0x1bb58f0 .delay (20000,20000,20000) L_0x1bb58f0/d;
L_0x1bb5a30/d .functor NOT 1, L_0x1bb58f0, C4<0>, C4<0>, C4<0>;
L_0x1bb5a30 .delay (10000,10000,10000) L_0x1bb5a30/d;
v0x1a34180_0 .alias "a", 0 0, v0x1a363d0_0;
v0x1a34200_0 .alias "b", 0 0, v0x1a36450_0;
v0x1a342d0_0 .net "nand_ab", 0 0, L_0x1bb5590; 1 drivers
v0x1a34350_0 .net "nor_ab", 0 0, L_0x1bb5670; 1 drivers
v0x1a343d0_0 .net "nxor_ab", 0 0, L_0x1bb58f0; 1 drivers
v0x1a34450_0 .net "or_ab", 0 0, L_0x1bb5800; 1 drivers
v0x1a34510_0 .alias "result", 0 0, v0x1a36b30_0;
S_0x1a334a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a30370;
 .timescale -9 -12;
L_0x1bb5b80/d .functor NAND 1, L_0x1b5cfb0, L_0x1bb3a00, C4<1>, C4<1>;
L_0x1bb5b80 .delay (20000,20000,20000) L_0x1bb5b80/d;
L_0x1bb5cd0/d .functor NOT 1, L_0x1bb5b80, C4<0>, C4<0>, C4<0>;
L_0x1bb5cd0 .delay (10000,10000,10000) L_0x1bb5cd0/d;
v0x1a33d10_0 .alias "a", 0 0, v0x1a363d0_0;
v0x1a33db0_0 .net "and_ab", 0 0, L_0x1bb5cd0; 1 drivers
v0x1a33e30_0 .alias "b", 0 0, v0x1a36450_0;
v0x1a33eb0_0 .net "nand_ab", 0 0, L_0x1bb5b80; 1 drivers
v0x1a33f90_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a34010_0 .alias "result", 0 0, v0x1a368a0_0;
S_0x1a33590 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a334a0;
 .timescale -9 -12;
L_0x1bb5e00/d .functor NAND 1, L_0x1bb5cd0, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1bb5e00 .delay (20000,20000,20000) L_0x1bb5e00/d;
L_0x1bb5ee0/d .functor NOT 1, L_0x1bb5e00, C4<0>, C4<0>, C4<0>;
L_0x1bb5ee0 .delay (10000,10000,10000) L_0x1bb5ee0/d;
L_0x1bb5ff0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb5ff0 .delay (10000,10000,10000) L_0x1bb5ff0/d;
L_0x1bb60b0/d .functor NAND 1, L_0x1bb5b80, L_0x1bb5ff0, C4<1>, C4<1>;
L_0x1bb60b0 .delay (20000,20000,20000) L_0x1bb60b0/d;
L_0x1bb6200/d .functor NOT 1, L_0x1bb60b0, C4<0>, C4<0>, C4<0>;
L_0x1bb6200 .delay (10000,10000,10000) L_0x1bb6200/d;
L_0x1bb62f0/d .functor NOR 1, L_0x1bb6200, L_0x1bb5ee0, C4<0>, C4<0>;
L_0x1bb62f0 .delay (20000,20000,20000) L_0x1bb62f0/d;
L_0x1bb6490/d .functor NOT 1, L_0x1bb62f0, C4<0>, C4<0>, C4<0>;
L_0x1bb6490 .delay (10000,10000,10000) L_0x1bb6490/d;
v0x1a33680_0 .net "and_in0ncom", 0 0, L_0x1bb6200; 1 drivers
v0x1a33700_0 .net "and_in1com", 0 0, L_0x1bb5ee0; 1 drivers
v0x1a33780_0 .alias "in0", 0 0, v0x1a33eb0_0;
v0x1a33820_0 .alias "in1", 0 0, v0x1a33db0_0;
v0x1a338a0_0 .net "nand_in0ncom", 0 0, L_0x1bb60b0; 1 drivers
v0x1a33940_0 .net "nand_in1com", 0 0, L_0x1bb5e00; 1 drivers
v0x1a33a20_0 .net "ncom", 0 0, L_0x1bb5ff0; 1 drivers
v0x1a33ac0_0 .net "nor_wire", 0 0, L_0x1bb62f0; 1 drivers
v0x1a33b60_0 .alias "result", 0 0, v0x1a368a0_0;
v0x1a33c30_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a32a00 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a30370;
 .timescale -9 -12;
L_0x1bb65c0/d .functor NOR 1, L_0x1b5cfb0, L_0x1bb3a00, C4<0>, C4<0>;
L_0x1bb65c0 .delay (20000,20000,20000) L_0x1bb65c0/d;
L_0x1bb6710/d .functor NOT 1, L_0x1bb65c0, C4<0>, C4<0>, C4<0>;
L_0x1bb6710 .delay (10000,10000,10000) L_0x1bb6710/d;
v0x1a33180_0 .alias "a", 0 0, v0x1a363d0_0;
v0x1a33200_0 .alias "b", 0 0, v0x1a36450_0;
v0x1a332a0_0 .net "nor_ab", 0 0, L_0x1bb65c0; 1 drivers
v0x1a33320_0 .net "or_ab", 0 0, L_0x1bb6710; 1 drivers
v0x1a333a0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a33420_0 .alias "result", 0 0, v0x1a36a20_0;
S_0x1a32af0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a32a00;
 .timescale -9 -12;
L_0x1bb6840/d .functor NAND 1, L_0x1bb6710, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1bb6840 .delay (20000,20000,20000) L_0x1bb6840/d;
L_0x1bb6920/d .functor NOT 1, L_0x1bb6840, C4<0>, C4<0>, C4<0>;
L_0x1bb6920 .delay (10000,10000,10000) L_0x1bb6920/d;
L_0x1bb6a30/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb6a30 .delay (10000,10000,10000) L_0x1bb6a30/d;
L_0x1bb6af0/d .functor NAND 1, L_0x1bb65c0, L_0x1bb6a30, C4<1>, C4<1>;
L_0x1bb6af0 .delay (20000,20000,20000) L_0x1bb6af0/d;
L_0x1bb6c40/d .functor NOT 1, L_0x1bb6af0, C4<0>, C4<0>, C4<0>;
L_0x1bb6c40 .delay (10000,10000,10000) L_0x1bb6c40/d;
L_0x1bb6d30/d .functor NOR 1, L_0x1bb6c40, L_0x1bb6920, C4<0>, C4<0>;
L_0x1bb6d30 .delay (20000,20000,20000) L_0x1bb6d30/d;
L_0x1bb6ed0/d .functor NOT 1, L_0x1bb6d30, C4<0>, C4<0>, C4<0>;
L_0x1bb6ed0 .delay (10000,10000,10000) L_0x1bb6ed0/d;
v0x1a32be0_0 .net "and_in0ncom", 0 0, L_0x1bb6c40; 1 drivers
v0x1a32c60_0 .net "and_in1com", 0 0, L_0x1bb6920; 1 drivers
v0x1a32ce0_0 .alias "in0", 0 0, v0x1a332a0_0;
v0x1a32d60_0 .alias "in1", 0 0, v0x1a33320_0;
v0x1a32de0_0 .net "nand_in0ncom", 0 0, L_0x1bb6af0; 1 drivers
v0x1a32e60_0 .net "nand_in1com", 0 0, L_0x1bb6840; 1 drivers
v0x1a32ee0_0 .net "ncom", 0 0, L_0x1bb6a30; 1 drivers
v0x1a32f60_0 .net "nor_wire", 0 0, L_0x1bb6d30; 1 drivers
v0x1a33030_0 .alias "result", 0 0, v0x1a36a20_0;
v0x1a33100_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a30460 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a30370;
 .timescale -9 -12;
v0x1a32250_0 .alias "in0", 0 0, v0x1a36790_0;
v0x1a32300_0 .alias "in1", 0 0, v0x1a36b30_0;
v0x1a323b0_0 .alias "in2", 0 0, v0x1a368a0_0;
v0x1a32460_0 .alias "in3", 0 0, v0x1a36a20_0;
v0x1a32540_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a325f0_0 .alias "result", 0 0, v0x1a365e0_0;
v0x1a32670_0 .net "sel0", 0 0, L_0x1bb8ff0; 1 drivers
v0x1a326f0_0 .net "sel1", 0 0, L_0x1bb90b0; 1 drivers
v0x1a32770_0 .net "sel2", 0 0, L_0x1bb91e0; 1 drivers
v0x1a32820_0 .net "w0", 0 0, L_0x1bb7690; 1 drivers
v0x1a32900_0 .net "w1", 0 0, L_0x1bb7e10; 1 drivers
v0x1a32980_0 .net "w2", 0 0, L_0x1bb8660; 1 drivers
S_0x1a31b00 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a30460;
 .timescale -9 -12;
L_0x1bb7000/d .functor NAND 1, L_0x1bb5a30, L_0x1bb8ff0, C4<1>, C4<1>;
L_0x1bb7000 .delay (20000,20000,20000) L_0x1bb7000/d;
L_0x1bb70e0/d .functor NOT 1, L_0x1bb7000, C4<0>, C4<0>, C4<0>;
L_0x1bb70e0 .delay (10000,10000,10000) L_0x1bb70e0/d;
L_0x1bb71f0/d .functor NOT 1, L_0x1bb8ff0, C4<0>, C4<0>, C4<0>;
L_0x1bb71f0 .delay (10000,10000,10000) L_0x1bb71f0/d;
L_0x1bb7340/d .functor NAND 1, L_0x1bb4d00, L_0x1bb71f0, C4<1>, C4<1>;
L_0x1bb7340 .delay (20000,20000,20000) L_0x1bb7340/d;
L_0x1bb7400/d .functor NOT 1, L_0x1bb7340, C4<0>, C4<0>, C4<0>;
L_0x1bb7400 .delay (10000,10000,10000) L_0x1bb7400/d;
L_0x1bb74f0/d .functor NOR 1, L_0x1bb7400, L_0x1bb70e0, C4<0>, C4<0>;
L_0x1bb74f0 .delay (20000,20000,20000) L_0x1bb74f0/d;
L_0x1bb7690/d .functor NOT 1, L_0x1bb74f0, C4<0>, C4<0>, C4<0>;
L_0x1bb7690 .delay (10000,10000,10000) L_0x1bb7690/d;
v0x1a31bf0_0 .net "and_in0ncom", 0 0, L_0x1bb7400; 1 drivers
v0x1a31cb0_0 .net "and_in1com", 0 0, L_0x1bb70e0; 1 drivers
v0x1a31d50_0 .alias "in0", 0 0, v0x1a36790_0;
v0x1a31df0_0 .alias "in1", 0 0, v0x1a36b30_0;
v0x1a31e70_0 .net "nand_in0ncom", 0 0, L_0x1bb7340; 1 drivers
v0x1a31f10_0 .net "nand_in1com", 0 0, L_0x1bb7000; 1 drivers
v0x1a31fb0_0 .net "ncom", 0 0, L_0x1bb71f0; 1 drivers
v0x1a32050_0 .net "nor_wire", 0 0, L_0x1bb74f0; 1 drivers
v0x1a320f0_0 .alias "result", 0 0, v0x1a32820_0;
v0x1a32170_0 .alias "sel0", 0 0, v0x1a32670_0;
S_0x1a313b0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a30460;
 .timescale -9 -12;
L_0x1bb77c0/d .functor NAND 1, L_0x1bb6ed0, L_0x1bb8ff0, C4<1>, C4<1>;
L_0x1bb77c0 .delay (20000,20000,20000) L_0x1bb77c0/d;
L_0x1bb78a0/d .functor NOT 1, L_0x1bb77c0, C4<0>, C4<0>, C4<0>;
L_0x1bb78a0 .delay (10000,10000,10000) L_0x1bb78a0/d;
L_0x1bb79b0/d .functor NOT 1, L_0x1bb8ff0, C4<0>, C4<0>, C4<0>;
L_0x1bb79b0 .delay (10000,10000,10000) L_0x1bb79b0/d;
L_0x1bb7a70/d .functor NAND 1, L_0x1bb6490, L_0x1bb79b0, C4<1>, C4<1>;
L_0x1bb7a70 .delay (20000,20000,20000) L_0x1bb7a70/d;
L_0x1bb7b80/d .functor NOT 1, L_0x1bb7a70, C4<0>, C4<0>, C4<0>;
L_0x1bb7b80 .delay (10000,10000,10000) L_0x1bb7b80/d;
L_0x1bb7c70/d .functor NOR 1, L_0x1bb7b80, L_0x1bb78a0, C4<0>, C4<0>;
L_0x1bb7c70 .delay (20000,20000,20000) L_0x1bb7c70/d;
L_0x1bb7e10/d .functor NOT 1, L_0x1bb7c70, C4<0>, C4<0>, C4<0>;
L_0x1bb7e10 .delay (10000,10000,10000) L_0x1bb7e10/d;
v0x1a314a0_0 .net "and_in0ncom", 0 0, L_0x1bb7b80; 1 drivers
v0x1a31560_0 .net "and_in1com", 0 0, L_0x1bb78a0; 1 drivers
v0x1a31600_0 .alias "in0", 0 0, v0x1a368a0_0;
v0x1a316a0_0 .alias "in1", 0 0, v0x1a36a20_0;
v0x1a31720_0 .net "nand_in0ncom", 0 0, L_0x1bb7a70; 1 drivers
v0x1a317c0_0 .net "nand_in1com", 0 0, L_0x1bb77c0; 1 drivers
v0x1a31860_0 .net "ncom", 0 0, L_0x1bb79b0; 1 drivers
v0x1a31900_0 .net "nor_wire", 0 0, L_0x1bb7c70; 1 drivers
v0x1a319a0_0 .alias "result", 0 0, v0x1a32900_0;
v0x1a31a20_0 .alias "sel0", 0 0, v0x1a32670_0;
S_0x1a30c60 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a30460;
 .timescale -9 -12;
L_0x1bb7f40/d .functor NAND 1, L_0x1bb7e10, L_0x1bb90b0, C4<1>, C4<1>;
L_0x1bb7f40 .delay (20000,20000,20000) L_0x1bb7f40/d;
L_0x1bb80b0/d .functor NOT 1, L_0x1bb7f40, C4<0>, C4<0>, C4<0>;
L_0x1bb80b0 .delay (10000,10000,10000) L_0x1bb80b0/d;
L_0x1bb81c0/d .functor NOT 1, L_0x1bb90b0, C4<0>, C4<0>, C4<0>;
L_0x1bb81c0 .delay (10000,10000,10000) L_0x1bb81c0/d;
L_0x1bb8280/d .functor NAND 1, L_0x1bb7690, L_0x1bb81c0, C4<1>, C4<1>;
L_0x1bb8280 .delay (20000,20000,20000) L_0x1bb8280/d;
L_0x1bb83d0/d .functor NOT 1, L_0x1bb8280, C4<0>, C4<0>, C4<0>;
L_0x1bb83d0 .delay (10000,10000,10000) L_0x1bb83d0/d;
L_0x1bb84c0/d .functor NOR 1, L_0x1bb83d0, L_0x1bb80b0, C4<0>, C4<0>;
L_0x1bb84c0 .delay (20000,20000,20000) L_0x1bb84c0/d;
L_0x1bb8660/d .functor NOT 1, L_0x1bb84c0, C4<0>, C4<0>, C4<0>;
L_0x1bb8660 .delay (10000,10000,10000) L_0x1bb8660/d;
v0x1a30d50_0 .net "and_in0ncom", 0 0, L_0x1bb83d0; 1 drivers
v0x1a30e10_0 .net "and_in1com", 0 0, L_0x1bb80b0; 1 drivers
v0x1a30eb0_0 .alias "in0", 0 0, v0x1a32820_0;
v0x1a30f50_0 .alias "in1", 0 0, v0x1a32900_0;
v0x1a30fd0_0 .net "nand_in0ncom", 0 0, L_0x1bb8280; 1 drivers
v0x1a31070_0 .net "nand_in1com", 0 0, L_0x1bb7f40; 1 drivers
v0x1a31110_0 .net "ncom", 0 0, L_0x1bb81c0; 1 drivers
v0x1a311b0_0 .net "nor_wire", 0 0, L_0x1bb84c0; 1 drivers
v0x1a31250_0 .alias "result", 0 0, v0x1a32980_0;
v0x1a312d0_0 .alias "sel0", 0 0, v0x1a326f0_0;
S_0x1a30550 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a30460;
 .timescale -9 -12;
L_0x1bb8790/d .functor NAND 1, C4<0>, L_0x1bb91e0, C4<1>, C4<1>;
L_0x1bb8790 .delay (20000,20000,20000) L_0x1bb8790/d;
L_0x1bb8910/d .functor NOT 1, L_0x1bb8790, C4<0>, C4<0>, C4<0>;
L_0x1bb8910 .delay (10000,10000,10000) L_0x1bb8910/d;
L_0x1bb8a20/d .functor NOT 1, L_0x1bb91e0, C4<0>, C4<0>, C4<0>;
L_0x1bb8a20 .delay (10000,10000,10000) L_0x1bb8a20/d;
L_0x1bb8ae0/d .functor NAND 1, L_0x1bb8660, L_0x1bb8a20, C4<1>, C4<1>;
L_0x1bb8ae0 .delay (20000,20000,20000) L_0x1bb8ae0/d;
L_0x1bb8c30/d .functor NOT 1, L_0x1bb8ae0, C4<0>, C4<0>, C4<0>;
L_0x1bb8c30 .delay (10000,10000,10000) L_0x1bb8c30/d;
L_0x1bb8d20/d .functor NOR 1, L_0x1bb8c30, L_0x1bb8910, C4<0>, C4<0>;
L_0x1bb8d20 .delay (20000,20000,20000) L_0x1bb8d20/d;
L_0x1bb8ec0/d .functor NOT 1, L_0x1bb8d20, C4<0>, C4<0>, C4<0>;
L_0x1bb8ec0 .delay (10000,10000,10000) L_0x1bb8ec0/d;
v0x1a30640_0 .net "and_in0ncom", 0 0, L_0x1bb8c30; 1 drivers
v0x1a306c0_0 .net "and_in1com", 0 0, L_0x1bb8910; 1 drivers
v0x1a30740_0 .alias "in0", 0 0, v0x1a32980_0;
v0x1a307e0_0 .alias "in1", 0 0, v0x1a32540_0;
v0x1a30860_0 .net "nand_in0ncom", 0 0, L_0x1bb8ae0; 1 drivers
v0x1a30900_0 .net "nand_in1com", 0 0, L_0x1bb8790; 1 drivers
v0x1a309e0_0 .net "ncom", 0 0, L_0x1bb8a20; 1 drivers
v0x1a30a80_0 .net "nor_wire", 0 0, L_0x1bb8d20; 1 drivers
v0x1a30b20_0 .alias "result", 0 0, v0x1a365e0_0;
v0x1a30bc0_0 .alias "sel0", 0 0, v0x1a32770_0;
S_0x1a29780 .scope generate, "ALU32[29]" "ALU32[29]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a28888 .param/l "i" 2 105, +C4<011101>;
S_0x1a298b0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a29780;
 .timescale -9 -12;
L_0x1bb3b40/d .functor NOT 1, L_0x1b62e20, C4<0>, C4<0>, C4<0>;
L_0x1bb3b40 .delay (10000,10000,10000) L_0x1bb3b40/d;
v0x1a2f6f0_0 .net "carryin", 0 0, L_0x1b62ec0; 1 drivers
v0x1a2f7e0_0 .net "carryout", 0 0, L_0x1bbb120; 1 drivers
v0x1a2f860_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a2f8e0_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a2f960_0 .net "notB", 0 0, L_0x1bb3b40; 1 drivers
v0x1a2f9e0_0 .net "operandA", 0 0, L_0x1bb9880; 1 drivers
v0x1a2fa60_0 .net "operandB", 0 0, L_0x1b62e20; 1 drivers
v0x1a2fb70_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a2fbf0_0 .net "result", 0 0, L_0x1bbec10; 1 drivers
v0x1a2fcc0_0 .net "trueB", 0 0, L_0x1bb9fb0; 1 drivers
v0x1a2fda0_0 .net "wAddSub", 0 0, L_0x1bbaa50; 1 drivers
v0x1a2feb0_0 .net "wNandAnd", 0 0, L_0x1bbc1e0; 1 drivers
v0x1a30030_0 .net "wNorOr", 0 0, L_0x1bbcc20; 1 drivers
v0x1a30140_0 .net "wXor", 0 0, L_0x1bbb780; 1 drivers
L_0x1bbed40 .part v0x1af9c80_0, 0, 1;
L_0x1bbee00 .part v0x1af9c80_0, 1, 1;
L_0x1bbef30 .part v0x1af9c80_0, 2, 1;
S_0x1a2ef20 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a298b0;
 .timescale -9 -12;
L_0x1bb3c00/d .functor NAND 1, L_0x1bb3b40, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1bb3c00 .delay (20000,20000,20000) L_0x1bb3c00/d;
L_0x1bb3ce0/d .functor NOT 1, L_0x1bb3c00, C4<0>, C4<0>, C4<0>;
L_0x1bb3ce0 .delay (10000,10000,10000) L_0x1bb3ce0/d;
L_0x1bb3da0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1bb3da0 .delay (10000,10000,10000) L_0x1bb3da0/d;
L_0x1badf70/d .functor NAND 1, L_0x1b62e20, L_0x1bb3da0, C4<1>, C4<1>;
L_0x1badf70 .delay (20000,20000,20000) L_0x1badf70/d;
L_0x1bb9d40/d .functor NOT 1, L_0x1badf70, C4<0>, C4<0>, C4<0>;
L_0x1bb9d40 .delay (10000,10000,10000) L_0x1bb9d40/d;
L_0x1bb9e30/d .functor NOR 1, L_0x1bb9d40, L_0x1bb3ce0, C4<0>, C4<0>;
L_0x1bb9e30 .delay (20000,20000,20000) L_0x1bb9e30/d;
L_0x1bb9fb0/d .functor NOT 1, L_0x1bb9e30, C4<0>, C4<0>, C4<0>;
L_0x1bb9fb0 .delay (10000,10000,10000) L_0x1bb9fb0/d;
v0x1a2f010_0 .net "and_in0ncom", 0 0, L_0x1bb9d40; 1 drivers
v0x1a2f0d0_0 .net "and_in1com", 0 0, L_0x1bb3ce0; 1 drivers
v0x1a2f170_0 .alias "in0", 0 0, v0x1a2fa60_0;
v0x1a2f1f0_0 .alias "in1", 0 0, v0x1a2f960_0;
v0x1a2f270_0 .net "nand_in0ncom", 0 0, L_0x1badf70; 1 drivers
v0x1a2f310_0 .net "nand_in1com", 0 0, L_0x1bb3c00; 1 drivers
v0x1a2f3b0_0 .net "ncom", 0 0, L_0x1bb3da0; 1 drivers
v0x1a2f450_0 .net "nor_wire", 0 0, L_0x1bb9e30; 1 drivers
v0x1a2f540_0 .alias "result", 0 0, v0x1a2fcc0_0;
v0x1a2f610_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a2dc30 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a298b0;
 .timescale -9 -12;
L_0x1bbab60/d .functor NAND 1, L_0x1bb9880, L_0x1bb9fb0, C4<1>, C4<1>;
L_0x1bbab60 .delay (20000,20000,20000) L_0x1bbab60/d;
L_0x1bbacf0/d .functor NOT 1, L_0x1bbab60, C4<0>, C4<0>, C4<0>;
L_0x1bbacf0 .delay (10000,10000,10000) L_0x1bbacf0/d;
L_0x1bbade0/d .functor NAND 1, L_0x1b62ec0, L_0x1bba490, C4<1>, C4<1>;
L_0x1bbade0 .delay (20000,20000,20000) L_0x1bbade0/d;
L_0x1bbaea0/d .functor NOT 1, L_0x1bbade0, C4<0>, C4<0>, C4<0>;
L_0x1bbaea0 .delay (10000,10000,10000) L_0x1bbaea0/d;
L_0x1bbafb0/d .functor NOR 1, L_0x1bbaea0, L_0x1bbacf0, C4<0>, C4<0>;
L_0x1bbafb0 .delay (20000,20000,20000) L_0x1bbafb0/d;
L_0x1bbb120/d .functor NOT 1, L_0x1bbafb0, C4<0>, C4<0>, C4<0>;
L_0x1bbb120 .delay (10000,10000,10000) L_0x1bbb120/d;
v0x1a2e810_0 .alias "a", 0 0, v0x1a2f9e0_0;
v0x1a2e920_0 .net "and_ab", 0 0, L_0x1bbacf0; 1 drivers
v0x1a2e9c0_0 .net "and_xor_ab_c", 0 0, L_0x1bbaea0; 1 drivers
v0x1a2ea60_0 .alias "b", 0 0, v0x1a2fcc0_0;
v0x1a2eae0_0 .alias "carryin", 0 0, v0x1a2f6f0_0;
v0x1a2eb60_0 .alias "carryout", 0 0, v0x1a2f7e0_0;
v0x1a2ec20_0 .net "nand_ab", 0 0, L_0x1bbab60; 1 drivers
v0x1a2eca0_0 .net "nand_xor_ab_c", 0 0, L_0x1bbade0; 1 drivers
v0x1a2ed20_0 .net "nco", 0 0, L_0x1bbafb0; 1 drivers
v0x1a2edc0_0 .alias "sum", 0 0, v0x1a2fda0_0;
v0x1a2eea0_0 .net "xor_ab", 0 0, L_0x1bba490; 1 drivers
S_0x1a2e2c0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a2dc30;
 .timescale -9 -12;
L_0x1bba0e0/d .functor NAND 1, L_0x1bb9880, L_0x1bb9fb0, C4<1>, C4<1>;
L_0x1bba0e0 .delay (20000,20000,20000) L_0x1bba0e0/d;
L_0x1bba180/d .functor NOR 1, L_0x1bb9880, L_0x1bb9fb0, C4<0>, C4<0>;
L_0x1bba180 .delay (20000,20000,20000) L_0x1bba180/d;
L_0x1bba220/d .functor NOT 1, L_0x1bba180, C4<0>, C4<0>, C4<0>;
L_0x1bba220 .delay (10000,10000,10000) L_0x1bba220/d;
L_0x1bba330/d .functor NAND 1, L_0x1bba220, L_0x1bba0e0, C4<1>, C4<1>;
L_0x1bba330 .delay (20000,20000,20000) L_0x1bba330/d;
L_0x1bba490/d .functor NOT 1, L_0x1bba330, C4<0>, C4<0>, C4<0>;
L_0x1bba490 .delay (10000,10000,10000) L_0x1bba490/d;
v0x1a2e3b0_0 .alias "a", 0 0, v0x1a2f9e0_0;
v0x1a2e450_0 .alias "b", 0 0, v0x1a2fcc0_0;
v0x1a2e4f0_0 .net "nand_ab", 0 0, L_0x1bba0e0; 1 drivers
v0x1a2e590_0 .net "nor_ab", 0 0, L_0x1bba180; 1 drivers
v0x1a2e610_0 .net "nxor_ab", 0 0, L_0x1bba330; 1 drivers
v0x1a2e6b0_0 .net "or_ab", 0 0, L_0x1bba220; 1 drivers
v0x1a2e790_0 .alias "result", 0 0, v0x1a2eea0_0;
S_0x1a2dd20 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a2dc30;
 .timescale -9 -12;
L_0x1bba5c0/d .functor NAND 1, L_0x1bba490, L_0x1b62ec0, C4<1>, C4<1>;
L_0x1bba5c0 .delay (20000,20000,20000) L_0x1bba5c0/d;
L_0x1bba730/d .functor NOR 1, L_0x1bba490, L_0x1b62ec0, C4<0>, C4<0>;
L_0x1bba730 .delay (20000,20000,20000) L_0x1bba730/d;
L_0x1bba880/d .functor NOT 1, L_0x1bba730, C4<0>, C4<0>, C4<0>;
L_0x1bba880 .delay (10000,10000,10000) L_0x1bba880/d;
L_0x1bba940/d .functor NAND 1, L_0x1bba880, L_0x1bba5c0, C4<1>, C4<1>;
L_0x1bba940 .delay (20000,20000,20000) L_0x1bba940/d;
L_0x1bbaa50/d .functor NOT 1, L_0x1bba940, C4<0>, C4<0>, C4<0>;
L_0x1bbaa50 .delay (10000,10000,10000) L_0x1bbaa50/d;
v0x1a2de10_0 .alias "a", 0 0, v0x1a2eea0_0;
v0x1a2deb0_0 .alias "b", 0 0, v0x1a2f6f0_0;
v0x1a2df50_0 .net "nand_ab", 0 0, L_0x1bba5c0; 1 drivers
v0x1a2dff0_0 .net "nor_ab", 0 0, L_0x1bba730; 1 drivers
v0x1a2e070_0 .net "nxor_ab", 0 0, L_0x1bba940; 1 drivers
v0x1a2e110_0 .net "or_ab", 0 0, L_0x1bba880; 1 drivers
v0x1a2e1f0_0 .alias "result", 0 0, v0x1a2fda0_0;
S_0x1a2d6e0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a298b0;
 .timescale -9 -12;
L_0x1bbb2e0/d .functor NAND 1, L_0x1bb9880, L_0x1b62e20, C4<1>, C4<1>;
L_0x1bbb2e0 .delay (20000,20000,20000) L_0x1bbb2e0/d;
L_0x1bbb3c0/d .functor NOR 1, L_0x1bb9880, L_0x1b62e20, C4<0>, C4<0>;
L_0x1bbb3c0 .delay (20000,20000,20000) L_0x1bbb3c0/d;
L_0x1bbb550/d .functor NOT 1, L_0x1bbb3c0, C4<0>, C4<0>, C4<0>;
L_0x1bbb550 .delay (10000,10000,10000) L_0x1bbb550/d;
L_0x1bbb640/d .functor NAND 1, L_0x1bbb550, L_0x1bbb2e0, C4<1>, C4<1>;
L_0x1bbb640 .delay (20000,20000,20000) L_0x1bbb640/d;
L_0x1bbb780/d .functor NOT 1, L_0x1bbb640, C4<0>, C4<0>, C4<0>;
L_0x1bbb780 .delay (10000,10000,10000) L_0x1bbb780/d;
v0x1a2d7d0_0 .alias "a", 0 0, v0x1a2f9e0_0;
v0x1a2d850_0 .alias "b", 0 0, v0x1a2fa60_0;
v0x1a2d920_0 .net "nand_ab", 0 0, L_0x1bbb2e0; 1 drivers
v0x1a2d9a0_0 .net "nor_ab", 0 0, L_0x1bbb3c0; 1 drivers
v0x1a2da20_0 .net "nxor_ab", 0 0, L_0x1bbb640; 1 drivers
v0x1a2daa0_0 .net "or_ab", 0 0, L_0x1bbb550; 1 drivers
v0x1a2db60_0 .alias "result", 0 0, v0x1a30140_0;
S_0x1a2ca60 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a298b0;
 .timescale -9 -12;
L_0x1bbb8d0/d .functor NAND 1, L_0x1bb9880, L_0x1b62e20, C4<1>, C4<1>;
L_0x1bbb8d0 .delay (20000,20000,20000) L_0x1bbb8d0/d;
L_0x1bbba20/d .functor NOT 1, L_0x1bbb8d0, C4<0>, C4<0>, C4<0>;
L_0x1bbba20 .delay (10000,10000,10000) L_0x1bbba20/d;
v0x1a2d2d0_0 .alias "a", 0 0, v0x1a2f9e0_0;
v0x1a2d370_0 .net "and_ab", 0 0, L_0x1bbba20; 1 drivers
v0x1a2d3f0_0 .alias "b", 0 0, v0x1a2fa60_0;
v0x1a2d470_0 .net "nand_ab", 0 0, L_0x1bbb8d0; 1 drivers
v0x1a2d550_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a290f0_0 .alias "result", 0 0, v0x1a2feb0_0;
S_0x1a2cb50 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a2ca60;
 .timescale -9 -12;
L_0x1bbbb50/d .functor NAND 1, L_0x1bbba20, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1bbbb50 .delay (20000,20000,20000) L_0x1bbbb50/d;
L_0x1bbbc30/d .functor NOT 1, L_0x1bbbb50, C4<0>, C4<0>, C4<0>;
L_0x1bbbc30 .delay (10000,10000,10000) L_0x1bbbc30/d;
L_0x1bbbd40/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bbbd40 .delay (10000,10000,10000) L_0x1bbbd40/d;
L_0x1bbbe00/d .functor NAND 1, L_0x1bbb8d0, L_0x1bbbd40, C4<1>, C4<1>;
L_0x1bbbe00 .delay (20000,20000,20000) L_0x1bbbe00/d;
L_0x1bbbf50/d .functor NOT 1, L_0x1bbbe00, C4<0>, C4<0>, C4<0>;
L_0x1bbbf50 .delay (10000,10000,10000) L_0x1bbbf50/d;
L_0x1bbc040/d .functor NOR 1, L_0x1bbbf50, L_0x1bbbc30, C4<0>, C4<0>;
L_0x1bbc040 .delay (20000,20000,20000) L_0x1bbc040/d;
L_0x1bbc1e0/d .functor NOT 1, L_0x1bbc040, C4<0>, C4<0>, C4<0>;
L_0x1bbc1e0 .delay (10000,10000,10000) L_0x1bbc1e0/d;
v0x1a2cc40_0 .net "and_in0ncom", 0 0, L_0x1bbbf50; 1 drivers
v0x1a2ccc0_0 .net "and_in1com", 0 0, L_0x1bbbc30; 1 drivers
v0x1a2cd40_0 .alias "in0", 0 0, v0x1a2d470_0;
v0x1a2cde0_0 .alias "in1", 0 0, v0x1a2d370_0;
v0x1a2ce60_0 .net "nand_in0ncom", 0 0, L_0x1bbbe00; 1 drivers
v0x1a2cf00_0 .net "nand_in1com", 0 0, L_0x1bbbb50; 1 drivers
v0x1a2cfe0_0 .net "ncom", 0 0, L_0x1bbbd40; 1 drivers
v0x1a2d080_0 .net "nor_wire", 0 0, L_0x1bbc040; 1 drivers
v0x1a2d120_0 .alias "result", 0 0, v0x1a2feb0_0;
v0x1a2d1f0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a2bfc0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a298b0;
 .timescale -9 -12;
L_0x1bbc310/d .functor NOR 1, L_0x1bb9880, L_0x1b62e20, C4<0>, C4<0>;
L_0x1bbc310 .delay (20000,20000,20000) L_0x1bbc310/d;
L_0x1bbc460/d .functor NOT 1, L_0x1bbc310, C4<0>, C4<0>, C4<0>;
L_0x1bbc460 .delay (10000,10000,10000) L_0x1bbc460/d;
v0x1a2c740_0 .alias "a", 0 0, v0x1a2f9e0_0;
v0x1a2c7c0_0 .alias "b", 0 0, v0x1a2fa60_0;
v0x1a2c860_0 .net "nor_ab", 0 0, L_0x1bbc310; 1 drivers
v0x1a2c8e0_0 .net "or_ab", 0 0, L_0x1bbc460; 1 drivers
v0x1a2c960_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a2c9e0_0 .alias "result", 0 0, v0x1a30030_0;
S_0x1a2c0b0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a2bfc0;
 .timescale -9 -12;
L_0x1bbc590/d .functor NAND 1, L_0x1bbc460, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1bbc590 .delay (20000,20000,20000) L_0x1bbc590/d;
L_0x1bbc670/d .functor NOT 1, L_0x1bbc590, C4<0>, C4<0>, C4<0>;
L_0x1bbc670 .delay (10000,10000,10000) L_0x1bbc670/d;
L_0x1bbc780/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bbc780 .delay (10000,10000,10000) L_0x1bbc780/d;
L_0x1bbc840/d .functor NAND 1, L_0x1bbc310, L_0x1bbc780, C4<1>, C4<1>;
L_0x1bbc840 .delay (20000,20000,20000) L_0x1bbc840/d;
L_0x1bbc990/d .functor NOT 1, L_0x1bbc840, C4<0>, C4<0>, C4<0>;
L_0x1bbc990 .delay (10000,10000,10000) L_0x1bbc990/d;
L_0x1bbca80/d .functor NOR 1, L_0x1bbc990, L_0x1bbc670, C4<0>, C4<0>;
L_0x1bbca80 .delay (20000,20000,20000) L_0x1bbca80/d;
L_0x1bbcc20/d .functor NOT 1, L_0x1bbca80, C4<0>, C4<0>, C4<0>;
L_0x1bbcc20 .delay (10000,10000,10000) L_0x1bbcc20/d;
v0x1a2c1a0_0 .net "and_in0ncom", 0 0, L_0x1bbc990; 1 drivers
v0x1a2c220_0 .net "and_in1com", 0 0, L_0x1bbc670; 1 drivers
v0x1a2c2a0_0 .alias "in0", 0 0, v0x1a2c860_0;
v0x1a2c320_0 .alias "in1", 0 0, v0x1a2c8e0_0;
v0x1a2c3a0_0 .net "nand_in0ncom", 0 0, L_0x1bbc840; 1 drivers
v0x1a2c420_0 .net "nand_in1com", 0 0, L_0x1bbc590; 1 drivers
v0x1a2c4a0_0 .net "ncom", 0 0, L_0x1bbc780; 1 drivers
v0x1a2c520_0 .net "nor_wire", 0 0, L_0x1bbca80; 1 drivers
v0x1a2c5f0_0 .alias "result", 0 0, v0x1a30030_0;
v0x1a2c6c0_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a299a0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a298b0;
 .timescale -9 -12;
v0x1a2b810_0 .alias "in0", 0 0, v0x1a2fda0_0;
v0x1a2b8c0_0 .alias "in1", 0 0, v0x1a30140_0;
v0x1a2b970_0 .alias "in2", 0 0, v0x1a2feb0_0;
v0x1a2ba20_0 .alias "in3", 0 0, v0x1a30030_0;
v0x1a2bb00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a2bbb0_0 .alias "result", 0 0, v0x1a2fbf0_0;
v0x1a2bc30_0 .net "sel0", 0 0, L_0x1bbed40; 1 drivers
v0x1a2bcb0_0 .net "sel1", 0 0, L_0x1bbee00; 1 drivers
v0x1a2bd30_0 .net "sel2", 0 0, L_0x1bbef30; 1 drivers
v0x1a2bde0_0 .net "w0", 0 0, L_0x1bbd3e0; 1 drivers
v0x1a2bec0_0 .net "w1", 0 0, L_0x1bbdb60; 1 drivers
v0x1a2bf40_0 .net "w2", 0 0, L_0x1bbe3b0; 1 drivers
S_0x1a2b060 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a299a0;
 .timescale -9 -12;
L_0x1bbcd50/d .functor NAND 1, L_0x1bbb780, L_0x1bbed40, C4<1>, C4<1>;
L_0x1bbcd50 .delay (20000,20000,20000) L_0x1bbcd50/d;
L_0x1bbce30/d .functor NOT 1, L_0x1bbcd50, C4<0>, C4<0>, C4<0>;
L_0x1bbce30 .delay (10000,10000,10000) L_0x1bbce30/d;
L_0x1bbcf40/d .functor NOT 1, L_0x1bbed40, C4<0>, C4<0>, C4<0>;
L_0x1bbcf40 .delay (10000,10000,10000) L_0x1bbcf40/d;
L_0x1bbd090/d .functor NAND 1, L_0x1bbaa50, L_0x1bbcf40, C4<1>, C4<1>;
L_0x1bbd090 .delay (20000,20000,20000) L_0x1bbd090/d;
L_0x1bbd150/d .functor NOT 1, L_0x1bbd090, C4<0>, C4<0>, C4<0>;
L_0x1bbd150 .delay (10000,10000,10000) L_0x1bbd150/d;
L_0x1bbd240/d .functor NOR 1, L_0x1bbd150, L_0x1bbce30, C4<0>, C4<0>;
L_0x1bbd240 .delay (20000,20000,20000) L_0x1bbd240/d;
L_0x1bbd3e0/d .functor NOT 1, L_0x1bbd240, C4<0>, C4<0>, C4<0>;
L_0x1bbd3e0 .delay (10000,10000,10000) L_0x1bbd3e0/d;
v0x1a2b150_0 .net "and_in0ncom", 0 0, L_0x1bbd150; 1 drivers
v0x1a2b210_0 .net "and_in1com", 0 0, L_0x1bbce30; 1 drivers
v0x1a2b2b0_0 .alias "in0", 0 0, v0x1a2fda0_0;
v0x1a2b350_0 .alias "in1", 0 0, v0x1a30140_0;
v0x1a2b400_0 .net "nand_in0ncom", 0 0, L_0x1bbd090; 1 drivers
v0x1a2b4a0_0 .net "nand_in1com", 0 0, L_0x1bbcd50; 1 drivers
v0x1a2b540_0 .net "ncom", 0 0, L_0x1bbcf40; 1 drivers
v0x1a2b5e0_0 .net "nor_wire", 0 0, L_0x1bbd240; 1 drivers
v0x1a2b680_0 .alias "result", 0 0, v0x1a2bde0_0;
v0x1a2b700_0 .alias "sel0", 0 0, v0x1a2bc30_0;
S_0x1a2a910 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a299a0;
 .timescale -9 -12;
L_0x1bbd510/d .functor NAND 1, L_0x1bbcc20, L_0x1bbed40, C4<1>, C4<1>;
L_0x1bbd510 .delay (20000,20000,20000) L_0x1bbd510/d;
L_0x1bbd5f0/d .functor NOT 1, L_0x1bbd510, C4<0>, C4<0>, C4<0>;
L_0x1bbd5f0 .delay (10000,10000,10000) L_0x1bbd5f0/d;
L_0x1bbd700/d .functor NOT 1, L_0x1bbed40, C4<0>, C4<0>, C4<0>;
L_0x1bbd700 .delay (10000,10000,10000) L_0x1bbd700/d;
L_0x1bbd7c0/d .functor NAND 1, L_0x1bbc1e0, L_0x1bbd700, C4<1>, C4<1>;
L_0x1bbd7c0 .delay (20000,20000,20000) L_0x1bbd7c0/d;
L_0x1bbd8d0/d .functor NOT 1, L_0x1bbd7c0, C4<0>, C4<0>, C4<0>;
L_0x1bbd8d0 .delay (10000,10000,10000) L_0x1bbd8d0/d;
L_0x1bbd9c0/d .functor NOR 1, L_0x1bbd8d0, L_0x1bbd5f0, C4<0>, C4<0>;
L_0x1bbd9c0 .delay (20000,20000,20000) L_0x1bbd9c0/d;
L_0x1bbdb60/d .functor NOT 1, L_0x1bbd9c0, C4<0>, C4<0>, C4<0>;
L_0x1bbdb60 .delay (10000,10000,10000) L_0x1bbdb60/d;
v0x1a2aa00_0 .net "and_in0ncom", 0 0, L_0x1bbd8d0; 1 drivers
v0x1a2aac0_0 .net "and_in1com", 0 0, L_0x1bbd5f0; 1 drivers
v0x1a2ab60_0 .alias "in0", 0 0, v0x1a2feb0_0;
v0x1a2ac00_0 .alias "in1", 0 0, v0x1a30030_0;
v0x1a2ac80_0 .net "nand_in0ncom", 0 0, L_0x1bbd7c0; 1 drivers
v0x1a2ad20_0 .net "nand_in1com", 0 0, L_0x1bbd510; 1 drivers
v0x1a2adc0_0 .net "ncom", 0 0, L_0x1bbd700; 1 drivers
v0x1a2ae60_0 .net "nor_wire", 0 0, L_0x1bbd9c0; 1 drivers
v0x1a2af00_0 .alias "result", 0 0, v0x1a2bec0_0;
v0x1a2af80_0 .alias "sel0", 0 0, v0x1a2bc30_0;
S_0x1a2a1c0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a299a0;
 .timescale -9 -12;
L_0x1bbdc90/d .functor NAND 1, L_0x1bbdb60, L_0x1bbee00, C4<1>, C4<1>;
L_0x1bbdc90 .delay (20000,20000,20000) L_0x1bbdc90/d;
L_0x1bbde00/d .functor NOT 1, L_0x1bbdc90, C4<0>, C4<0>, C4<0>;
L_0x1bbde00 .delay (10000,10000,10000) L_0x1bbde00/d;
L_0x1bbdf10/d .functor NOT 1, L_0x1bbee00, C4<0>, C4<0>, C4<0>;
L_0x1bbdf10 .delay (10000,10000,10000) L_0x1bbdf10/d;
L_0x1bbdfd0/d .functor NAND 1, L_0x1bbd3e0, L_0x1bbdf10, C4<1>, C4<1>;
L_0x1bbdfd0 .delay (20000,20000,20000) L_0x1bbdfd0/d;
L_0x1bbe120/d .functor NOT 1, L_0x1bbdfd0, C4<0>, C4<0>, C4<0>;
L_0x1bbe120 .delay (10000,10000,10000) L_0x1bbe120/d;
L_0x1bbe210/d .functor NOR 1, L_0x1bbe120, L_0x1bbde00, C4<0>, C4<0>;
L_0x1bbe210 .delay (20000,20000,20000) L_0x1bbe210/d;
L_0x1bbe3b0/d .functor NOT 1, L_0x1bbe210, C4<0>, C4<0>, C4<0>;
L_0x1bbe3b0 .delay (10000,10000,10000) L_0x1bbe3b0/d;
v0x1a2a2b0_0 .net "and_in0ncom", 0 0, L_0x1bbe120; 1 drivers
v0x1a2a370_0 .net "and_in1com", 0 0, L_0x1bbde00; 1 drivers
v0x1a2a410_0 .alias "in0", 0 0, v0x1a2bde0_0;
v0x1a2a4b0_0 .alias "in1", 0 0, v0x1a2bec0_0;
v0x1a2a530_0 .net "nand_in0ncom", 0 0, L_0x1bbdfd0; 1 drivers
v0x1a2a5d0_0 .net "nand_in1com", 0 0, L_0x1bbdc90; 1 drivers
v0x1a2a670_0 .net "ncom", 0 0, L_0x1bbdf10; 1 drivers
v0x1a2a710_0 .net "nor_wire", 0 0, L_0x1bbe210; 1 drivers
v0x1a2a7b0_0 .alias "result", 0 0, v0x1a2bf40_0;
v0x1a2a830_0 .alias "sel0", 0 0, v0x1a2bcb0_0;
S_0x1a29a90 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a299a0;
 .timescale -9 -12;
L_0x1bbe4e0/d .functor NAND 1, C4<0>, L_0x1bbef30, C4<1>, C4<1>;
L_0x1bbe4e0 .delay (20000,20000,20000) L_0x1bbe4e0/d;
L_0x1bbe660/d .functor NOT 1, L_0x1bbe4e0, C4<0>, C4<0>, C4<0>;
L_0x1bbe660 .delay (10000,10000,10000) L_0x1bbe660/d;
L_0x1bbe770/d .functor NOT 1, L_0x1bbef30, C4<0>, C4<0>, C4<0>;
L_0x1bbe770 .delay (10000,10000,10000) L_0x1bbe770/d;
L_0x1bbe830/d .functor NAND 1, L_0x1bbe3b0, L_0x1bbe770, C4<1>, C4<1>;
L_0x1bbe830 .delay (20000,20000,20000) L_0x1bbe830/d;
L_0x1bbe980/d .functor NOT 1, L_0x1bbe830, C4<0>, C4<0>, C4<0>;
L_0x1bbe980 .delay (10000,10000,10000) L_0x1bbe980/d;
L_0x1bbea70/d .functor NOR 1, L_0x1bbe980, L_0x1bbe660, C4<0>, C4<0>;
L_0x1bbea70 .delay (20000,20000,20000) L_0x1bbea70/d;
L_0x1bbec10/d .functor NOT 1, L_0x1bbea70, C4<0>, C4<0>, C4<0>;
L_0x1bbec10 .delay (10000,10000,10000) L_0x1bbec10/d;
v0x1a29b80_0 .net "and_in0ncom", 0 0, L_0x1bbe980; 1 drivers
v0x1a29c00_0 .net "and_in1com", 0 0, L_0x1bbe660; 1 drivers
v0x1a29ca0_0 .alias "in0", 0 0, v0x1a2bf40_0;
v0x1a29d40_0 .alias "in1", 0 0, v0x1a2bb00_0;
v0x1a29dc0_0 .net "nand_in0ncom", 0 0, L_0x1bbe830; 1 drivers
v0x1a29e60_0 .net "nand_in1com", 0 0, L_0x1bbe4e0; 1 drivers
v0x1a29f40_0 .net "ncom", 0 0, L_0x1bbe770; 1 drivers
v0x1a29fe0_0 .net "nor_wire", 0 0, L_0x1bbea70; 1 drivers
v0x1a2a080_0 .alias "result", 0 0, v0x1a2fbf0_0;
v0x1a2a120_0 .alias "sel0", 0 0, v0x1a2bd30_0;
S_0x1a22ae0 .scope generate, "ALU32[30]" "ALU32[30]" 2 105, 2 105, S_0x1a229f0;
 .timescale -9 -12;
P_0x1a14498 .param/l "i" 2 105, +C4<011110>;
S_0x1a22c10 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1a22ae0;
 .timescale -9 -12;
L_0x1a2d4f0/d .functor NOT 1, L_0x1bbfc40, C4<0>, C4<0>, C4<0>;
L_0x1a2d4f0 .delay (10000,10000,10000) L_0x1a2d4f0/d;
v0x1a28c40_0 .net "carryin", 0 0, L_0x1bbfce0; 1 drivers
v0x1a28ce0_0 .net "carryout", 0 0, L_0x1bc1650; 1 drivers
v0x1a28d60_0 .alias "invertB", 0 0, v0x1afb650_0;
v0x1a28de0_0 .alias "muxIndex", 2 0, v0x1afb6d0_0;
v0x1a28e60_0 .net "notB", 0 0, L_0x1a2d4f0; 1 drivers
v0x1a28ee0_0 .net "operandA", 0 0, L_0x1bbfba0; 1 drivers
v0x1a28f60_0 .net "operandB", 0 0, L_0x1bbfc40; 1 drivers
v0x1a29070_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a29180_0 .net "result", 0 0, L_0x1bc5140; 1 drivers
v0x1a29200_0 .net "trueB", 0 0, L_0x1bbf460; 1 drivers
v0x1a292e0_0 .net "wAddSub", 0 0, L_0x1bc1030; 1 drivers
v0x1a293f0_0 .net "wNandAnd", 0 0, L_0x1bc2710; 1 drivers
v0x1a29570_0 .net "wNorOr", 0 0, L_0x1bc3150; 1 drivers
v0x1a29680_0 .net "wXor", 0 0, L_0x1bc1cb0; 1 drivers
L_0x1bc5270 .part v0x1af9c80_0, 0, 1;
L_0x1bc5330 .part v0x1af9c80_0, 1, 1;
L_0x1bc5460 .part v0x1af9c80_0, 2, 1;
S_0x1a28410 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a22c10;
 .timescale -9 -12;
L_0x1bb9920/d .functor NAND 1, L_0x1a2d4f0, v0x1af9c00_0, C4<1>, C4<1>;
L_0x1bb9920 .delay (20000,20000,20000) L_0x1bb9920/d;
L_0x1bb9a00/d .functor NOT 1, L_0x1bb9920, C4<0>, C4<0>, C4<0>;
L_0x1bb9a00 .delay (10000,10000,10000) L_0x1bb9a00/d;
L_0x1bb9ac0/d .functor NOT 1, v0x1af9c00_0, C4<0>, C4<0>, C4<0>;
L_0x1bb9ac0 .delay (10000,10000,10000) L_0x1bb9ac0/d;
L_0x1bb9b40/d .functor NAND 1, L_0x1bbfc40, L_0x1bb9ac0, C4<1>, C4<1>;
L_0x1bb9b40 .delay (20000,20000,20000) L_0x1bb9b40/d;
L_0x1bb9c50/d .functor NOT 1, L_0x1bb9b40, C4<0>, C4<0>, C4<0>;
L_0x1bb9c50 .delay (10000,10000,10000) L_0x1bb9c50/d;
L_0x1bbf2c0/d .functor NOR 1, L_0x1bb9c50, L_0x1bb9a00, C4<0>, C4<0>;
L_0x1bbf2c0 .delay (20000,20000,20000) L_0x1bbf2c0/d;
L_0x1bbf460/d .functor NOT 1, L_0x1bbf2c0, C4<0>, C4<0>, C4<0>;
L_0x1bbf460 .delay (10000,10000,10000) L_0x1bbf460/d;
v0x1a28500_0 .net "and_in0ncom", 0 0, L_0x1bb9c50; 1 drivers
v0x1a285c0_0 .net "and_in1com", 0 0, L_0x1bb9a00; 1 drivers
v0x1a28660_0 .alias "in0", 0 0, v0x1a28f60_0;
v0x1a286e0_0 .alias "in1", 0 0, v0x1a28e60_0;
v0x1a28760_0 .net "nand_in0ncom", 0 0, L_0x1bb9b40; 1 drivers
v0x1a28800_0 .net "nand_in1com", 0 0, L_0x1bb9920; 1 drivers
v0x1a288e0_0 .net "ncom", 0 0, L_0x1bb9ac0; 1 drivers
v0x1a28980_0 .net "nor_wire", 0 0, L_0x1bbf2c0; 1 drivers
v0x1a28a70_0 .alias "result", 0 0, v0x1a29200_0;
v0x1a28b40_0 .alias "sel0", 0 0, v0x1afb650_0;
S_0x1a27180 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a22c10;
 .timescale -9 -12;
L_0x1bc1120/d .functor NAND 1, L_0x1bbfba0, L_0x1bbf460, C4<1>, C4<1>;
L_0x1bc1120 .delay (20000,20000,20000) L_0x1bc1120/d;
L_0x1bc1290/d .functor NOT 1, L_0x1bc1120, C4<0>, C4<0>, C4<0>;
L_0x1bc1290 .delay (10000,10000,10000) L_0x1bc1290/d;
L_0x1bc1380/d .functor NAND 1, L_0x1bbfce0, L_0x1af8f30, C4<1>, C4<1>;
L_0x1bc1380 .delay (20000,20000,20000) L_0x1bc1380/d;
L_0x1bc1420/d .functor NOT 1, L_0x1bc1380, C4<0>, C4<0>, C4<0>;
L_0x1bc1420 .delay (10000,10000,10000) L_0x1bc1420/d;
L_0x1bc1510/d .functor NOR 1, L_0x1bc1420, L_0x1bc1290, C4<0>, C4<0>;
L_0x1bc1510 .delay (20000,20000,20000) L_0x1bc1510/d;
L_0x1bc1650/d .functor NOT 1, L_0x1bc1510, C4<0>, C4<0>, C4<0>;
L_0x1bc1650 .delay (10000,10000,10000) L_0x1bc1650/d;
v0x1a27d60_0 .alias "a", 0 0, v0x1a28ee0_0;
v0x1a27e70_0 .net "and_ab", 0 0, L_0x1bc1290; 1 drivers
v0x1a27f10_0 .net "and_xor_ab_c", 0 0, L_0x1bc1420; 1 drivers
v0x1a27fb0_0 .alias "b", 0 0, v0x1a29200_0;
v0x1a28030_0 .alias "carryin", 0 0, v0x1a28c40_0;
v0x1a280b0_0 .alias "carryout", 0 0, v0x1a28ce0_0;
v0x1a28130_0 .net "nand_ab", 0 0, L_0x1bc1120; 1 drivers
v0x1a281b0_0 .net "nand_xor_ab_c", 0 0, L_0x1bc1380; 1 drivers
v0x1a28230_0 .net "nco", 0 0, L_0x1bc1510; 1 drivers
v0x1a282b0_0 .alias "sum", 0 0, v0x1a292e0_0;
v0x1a28390_0 .net "xor_ab", 0 0, L_0x1af8f30; 1 drivers
S_0x1a27810 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a27180;
 .timescale -9 -12;
L_0x1bbf5d0/d .functor NAND 1, L_0x1bbfba0, L_0x1bbf460, C4<1>, C4<1>;
L_0x1bbf5d0 .delay (20000,20000,20000) L_0x1bbf5d0/d;
L_0x1af8c40/d .functor NOR 1, L_0x1bbfba0, L_0x1bbf460, C4<0>, C4<0>;
L_0x1af8c40 .delay (20000,20000,20000) L_0x1af8c40/d;
L_0x1af8cc0/d .functor NOT 1, L_0x1af8c40, C4<0>, C4<0>, C4<0>;
L_0x1af8cc0 .delay (10000,10000,10000) L_0x1af8cc0/d;
L_0x1af8dd0/d .functor NAND 1, L_0x1af8cc0, L_0x1bbf5d0, C4<1>, C4<1>;
L_0x1af8dd0 .delay (20000,20000,20000) L_0x1af8dd0/d;
L_0x1af8f30/d .functor NOT 1, L_0x1af8dd0, C4<0>, C4<0>, C4<0>;
L_0x1af8f30 .delay (10000,10000,10000) L_0x1af8f30/d;
v0x1a27900_0 .alias "a", 0 0, v0x1a28ee0_0;
v0x1a279a0_0 .alias "b", 0 0, v0x1a29200_0;
v0x1a27a40_0 .net "nand_ab", 0 0, L_0x1bbf5d0; 1 drivers
v0x1a27ae0_0 .net "nor_ab", 0 0, L_0x1af8c40; 1 drivers
v0x1a27b60_0 .net "nxor_ab", 0 0, L_0x1af8dd0; 1 drivers
v0x1a27c00_0 .net "or_ab", 0 0, L_0x1af8cc0; 1 drivers
v0x1a27ce0_0 .alias "result", 0 0, v0x1a28390_0;
S_0x1a27270 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a27180;
 .timescale -9 -12;
L_0x1af9040/d .functor NAND 1, L_0x1af8f30, L_0x1bbfce0, C4<1>, C4<1>;
L_0x1af9040 .delay (20000,20000,20000) L_0x1af9040/d;
L_0x1af91b0/d .functor NOR 1, L_0x1af8f30, L_0x1bbfce0, C4<0>, C4<0>;
L_0x1af91b0 .delay (20000,20000,20000) L_0x1af91b0/d;
L_0x1af9300/d .functor NOT 1, L_0x1af91b0, C4<0>, C4<0>, C4<0>;
L_0x1af9300 .delay (10000,10000,10000) L_0x1af9300/d;
L_0x1af93c0/d .functor NAND 1, L_0x1af9300, L_0x1af9040, C4<1>, C4<1>;
L_0x1af93c0 .delay (20000,20000,20000) L_0x1af93c0/d;
L_0x1bc1030/d .functor NOT 1, L_0x1af93c0, C4<0>, C4<0>, C4<0>;
L_0x1bc1030 .delay (10000,10000,10000) L_0x1bc1030/d;
v0x1a27360_0 .alias "a", 0 0, v0x1a28390_0;
v0x1a27400_0 .alias "b", 0 0, v0x1a28c40_0;
v0x1a274a0_0 .net "nand_ab", 0 0, L_0x1af9040; 1 drivers
v0x1a27540_0 .net "nor_ab", 0 0, L_0x1af91b0; 1 drivers
v0x1a275c0_0 .net "nxor_ab", 0 0, L_0x1af93c0; 1 drivers
v0x1a27660_0 .net "or_ab", 0 0, L_0x1af9300; 1 drivers
v0x1a27740_0 .alias "result", 0 0, v0x1a292e0_0;
S_0x1a26be0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a22c10;
 .timescale -9 -12;
L_0x1bc1810/d .functor NAND 1, L_0x1bbfba0, L_0x1bbfc40, C4<1>, C4<1>;
L_0x1bc1810 .delay (20000,20000,20000) L_0x1bc1810/d;
L_0x1bc18f0/d .functor NOR 1, L_0x1bbfba0, L_0x1bbfc40, C4<0>, C4<0>;
L_0x1bc18f0 .delay (20000,20000,20000) L_0x1bc18f0/d;
L_0x1bc1a80/d .functor NOT 1, L_0x1bc18f0, C4<0>, C4<0>, C4<0>;
L_0x1bc1a80 .delay (10000,10000,10000) L_0x1bc1a80/d;
L_0x1bc1b70/d .functor NAND 1, L_0x1bc1a80, L_0x1bc1810, C4<1>, C4<1>;
L_0x1bc1b70 .delay (20000,20000,20000) L_0x1bc1b70/d;
L_0x1bc1cb0/d .functor NOT 1, L_0x1bc1b70, C4<0>, C4<0>, C4<0>;
L_0x1bc1cb0 .delay (10000,10000,10000) L_0x1bc1cb0/d;
v0x1a26cd0_0 .alias "a", 0 0, v0x1a28ee0_0;
v0x1a26da0_0 .alias "b", 0 0, v0x1a28f60_0;
v0x1a26e70_0 .net "nand_ab", 0 0, L_0x1bc1810; 1 drivers
v0x1a26ef0_0 .net "nor_ab", 0 0, L_0x1bc18f0; 1 drivers
v0x1a26f70_0 .net "nxor_ab", 0 0, L_0x1bc1b70; 1 drivers
v0x1a26ff0_0 .net "or_ab", 0 0, L_0x1bc1a80; 1 drivers
v0x1a270b0_0 .alias "result", 0 0, v0x1a29680_0;
S_0x1a26010 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a22c10;
 .timescale -9 -12;
L_0x1bc1e00/d .functor NAND 1, L_0x1bbfba0, L_0x1bbfc40, C4<1>, C4<1>;
L_0x1bc1e00 .delay (20000,20000,20000) L_0x1bc1e00/d;
L_0x1bc1f50/d .functor NOT 1, L_0x1bc1e00, C4<0>, C4<0>, C4<0>;
L_0x1bc1f50 .delay (10000,10000,10000) L_0x1bc1f50/d;
v0x1a26860_0 .alias "a", 0 0, v0x1a28ee0_0;
v0x1a26900_0 .net "and_ab", 0 0, L_0x1bc1f50; 1 drivers
v0x1a26980_0 .alias "b", 0 0, v0x1a28f60_0;
v0x1a26a00_0 .net "nand_ab", 0 0, L_0x1bc1e00; 1 drivers
v0x1a26ae0_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a26b60_0 .alias "result", 0 0, v0x1a293f0_0;
S_0x1a26100 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a26010;
 .timescale -9 -12;
L_0x1bc2080/d .functor NAND 1, L_0x1bc1f50, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1bc2080 .delay (20000,20000,20000) L_0x1bc2080/d;
L_0x1bc2160/d .functor NOT 1, L_0x1bc2080, C4<0>, C4<0>, C4<0>;
L_0x1bc2160 .delay (10000,10000,10000) L_0x1bc2160/d;
L_0x1bc2270/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc2270 .delay (10000,10000,10000) L_0x1bc2270/d;
L_0x1bc2330/d .functor NAND 1, L_0x1bc1e00, L_0x1bc2270, C4<1>, C4<1>;
L_0x1bc2330 .delay (20000,20000,20000) L_0x1bc2330/d;
L_0x1bc2480/d .functor NOT 1, L_0x1bc2330, C4<0>, C4<0>, C4<0>;
L_0x1bc2480 .delay (10000,10000,10000) L_0x1bc2480/d;
L_0x1bc2570/d .functor NOR 1, L_0x1bc2480, L_0x1bc2160, C4<0>, C4<0>;
L_0x1bc2570 .delay (20000,20000,20000) L_0x1bc2570/d;
L_0x1bc2710/d .functor NOT 1, L_0x1bc2570, C4<0>, C4<0>, C4<0>;
L_0x1bc2710 .delay (10000,10000,10000) L_0x1bc2710/d;
v0x1a261f0_0 .net "and_in0ncom", 0 0, L_0x1bc2480; 1 drivers
v0x1a26270_0 .net "and_in1com", 0 0, L_0x1bc2160; 1 drivers
v0x1a262f0_0 .alias "in0", 0 0, v0x1a26a00_0;
v0x1a26370_0 .alias "in1", 0 0, v0x1a26900_0;
v0x1a263f0_0 .net "nand_in0ncom", 0 0, L_0x1bc2330; 1 drivers
v0x1a26490_0 .net "nand_in1com", 0 0, L_0x1bc2080; 1 drivers
v0x1a26570_0 .net "ncom", 0 0, L_0x1bc2270; 1 drivers
v0x1a26610_0 .net "nor_wire", 0 0, L_0x1bc2570; 1 drivers
v0x1a266b0_0 .alias "result", 0 0, v0x1a293f0_0;
v0x1a26780_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a25550 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a22c10;
 .timescale -9 -12;
L_0x1bc2840/d .functor NOR 1, L_0x1bbfba0, L_0x1bbfc40, C4<0>, C4<0>;
L_0x1bc2840 .delay (20000,20000,20000) L_0x1bc2840/d;
L_0x1bc2990/d .functor NOT 1, L_0x1bc2840, C4<0>, C4<0>, C4<0>;
L_0x1bc2990 .delay (10000,10000,10000) L_0x1bc2990/d;
v0x1a25cd0_0 .alias "a", 0 0, v0x1a28ee0_0;
v0x1a25d70_0 .alias "b", 0 0, v0x1a28f60_0;
v0x1a25e10_0 .net "nor_ab", 0 0, L_0x1bc2840; 1 drivers
v0x1a25e90_0 .net "or_ab", 0 0, L_0x1bc2990; 1 drivers
v0x1a25f10_0 .alias "othercontrolsignal", 0 0, v0x1afb8a0_0;
v0x1a25f90_0 .alias "result", 0 0, v0x1a29570_0;
S_0x1a25640 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a25550;
 .timescale -9 -12;
L_0x1bc2ac0/d .functor NAND 1, L_0x1bc2990, v0x1a934a0_0, C4<1>, C4<1>;
L_0x1bc2ac0 .delay (20000,20000,20000) L_0x1bc2ac0/d;
L_0x1bc2ba0/d .functor NOT 1, L_0x1bc2ac0, C4<0>, C4<0>, C4<0>;
L_0x1bc2ba0 .delay (10000,10000,10000) L_0x1bc2ba0/d;
L_0x1bc2cb0/d .functor NOT 1, v0x1a934a0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc2cb0 .delay (10000,10000,10000) L_0x1bc2cb0/d;
L_0x1bc2d70/d .functor NAND 1, L_0x1bc2840, L_0x1bc2cb0, C4<1>, C4<1>;
L_0x1bc2d70 .delay (20000,20000,20000) L_0x1bc2d70/d;
L_0x1bc2ec0/d .functor NOT 1, L_0x1bc2d70, C4<0>, C4<0>, C4<0>;
L_0x1bc2ec0 .delay (10000,10000,10000) L_0x1bc2ec0/d;
L_0x1bc2fb0/d .functor NOR 1, L_0x1bc2ec0, L_0x1bc2ba0, C4<0>, C4<0>;
L_0x1bc2fb0 .delay (20000,20000,20000) L_0x1bc2fb0/d;
L_0x1bc3150/d .functor NOT 1, L_0x1bc2fb0, C4<0>, C4<0>, C4<0>;
L_0x1bc3150 .delay (10000,10000,10000) L_0x1bc3150/d;
v0x1a25730_0 .net "and_in0ncom", 0 0, L_0x1bc2ec0; 1 drivers
v0x1a257b0_0 .net "and_in1com", 0 0, L_0x1bc2ba0; 1 drivers
v0x1a25830_0 .alias "in0", 0 0, v0x1a25e10_0;
v0x1a258b0_0 .alias "in1", 0 0, v0x1a25e90_0;
v0x1a25930_0 .net "nand_in0ncom", 0 0, L_0x1bc2d70; 1 drivers
v0x1a259b0_0 .net "nand_in1com", 0 0, L_0x1bc2ac0; 1 drivers
v0x1a25a30_0 .net "ncom", 0 0, L_0x1bc2cb0; 1 drivers
v0x1a25ab0_0 .net "nor_wire", 0 0, L_0x1bc2fb0; 1 drivers
v0x1a25b80_0 .alias "result", 0 0, v0x1a29570_0;
v0x1a25c50_0 .alias "sel0", 0 0, v0x1afb8a0_0;
S_0x1a22d00 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a22c10;
 .timescale -9 -12;
v0x1a24c40_0 .alias "in0", 0 0, v0x1a292e0_0;
v0x1a24cf0_0 .alias "in1", 0 0, v0x1a29680_0;
v0x1a24da0_0 .alias "in2", 0 0, v0x1a293f0_0;
v0x1a24e50_0 .alias "in3", 0 0, v0x1a29570_0;
v0x1a24f30_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a24fe0_0 .alias "result", 0 0, v0x1a29180_0;
v0x1a25060_0 .net "sel0", 0 0, L_0x1bc5270; 1 drivers
v0x1a250e0_0 .net "sel1", 0 0, L_0x1bc5330; 1 drivers
v0x1a251b0_0 .net "sel2", 0 0, L_0x1bc5460; 1 drivers
v0x1a25260_0 .net "w0", 0 0, L_0x1bc3910; 1 drivers
v0x1a25340_0 .net "w1", 0 0, L_0x1bc4090; 1 drivers
v0x1a25410_0 .net "w2", 0 0, L_0x1bc48e0; 1 drivers
S_0x1a24490 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a22d00;
 .timescale -9 -12;
L_0x1bc3280/d .functor NAND 1, L_0x1bc1cb0, L_0x1bc5270, C4<1>, C4<1>;
L_0x1bc3280 .delay (20000,20000,20000) L_0x1bc3280/d;
L_0x1bc3360/d .functor NOT 1, L_0x1bc3280, C4<0>, C4<0>, C4<0>;
L_0x1bc3360 .delay (10000,10000,10000) L_0x1bc3360/d;
L_0x1bc3470/d .functor NOT 1, L_0x1bc5270, C4<0>, C4<0>, C4<0>;
L_0x1bc3470 .delay (10000,10000,10000) L_0x1bc3470/d;
L_0x1bc35c0/d .functor NAND 1, L_0x1bc1030, L_0x1bc3470, C4<1>, C4<1>;
L_0x1bc35c0 .delay (20000,20000,20000) L_0x1bc35c0/d;
L_0x1bc3680/d .functor NOT 1, L_0x1bc35c0, C4<0>, C4<0>, C4<0>;
L_0x1bc3680 .delay (10000,10000,10000) L_0x1bc3680/d;
L_0x1bc3770/d .functor NOR 1, L_0x1bc3680, L_0x1bc3360, C4<0>, C4<0>;
L_0x1bc3770 .delay (20000,20000,20000) L_0x1bc3770/d;
L_0x1bc3910/d .functor NOT 1, L_0x1bc3770, C4<0>, C4<0>, C4<0>;
L_0x1bc3910 .delay (10000,10000,10000) L_0x1bc3910/d;
v0x1a24580_0 .net "and_in0ncom", 0 0, L_0x1bc3680; 1 drivers
v0x1a24640_0 .net "and_in1com", 0 0, L_0x1bc3360; 1 drivers
v0x1a246e0_0 .alias "in0", 0 0, v0x1a292e0_0;
v0x1a24780_0 .alias "in1", 0 0, v0x1a29680_0;
v0x1a24830_0 .net "nand_in0ncom", 0 0, L_0x1bc35c0; 1 drivers
v0x1a248d0_0 .net "nand_in1com", 0 0, L_0x1bc3280; 1 drivers
v0x1a24970_0 .net "ncom", 0 0, L_0x1bc3470; 1 drivers
v0x1a24a10_0 .net "nor_wire", 0 0, L_0x1bc3770; 1 drivers
v0x1a24ab0_0 .alias "result", 0 0, v0x1a25260_0;
v0x1a24b30_0 .alias "sel0", 0 0, v0x1a25060_0;
S_0x1a23d40 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a22d00;
 .timescale -9 -12;
L_0x1bc3a40/d .functor NAND 1, L_0x1bc3150, L_0x1bc5270, C4<1>, C4<1>;
L_0x1bc3a40 .delay (20000,20000,20000) L_0x1bc3a40/d;
L_0x1bc3b20/d .functor NOT 1, L_0x1bc3a40, C4<0>, C4<0>, C4<0>;
L_0x1bc3b20 .delay (10000,10000,10000) L_0x1bc3b20/d;
L_0x1bc3c30/d .functor NOT 1, L_0x1bc5270, C4<0>, C4<0>, C4<0>;
L_0x1bc3c30 .delay (10000,10000,10000) L_0x1bc3c30/d;
L_0x1bc3cf0/d .functor NAND 1, L_0x1bc2710, L_0x1bc3c30, C4<1>, C4<1>;
L_0x1bc3cf0 .delay (20000,20000,20000) L_0x1bc3cf0/d;
L_0x1bc3e00/d .functor NOT 1, L_0x1bc3cf0, C4<0>, C4<0>, C4<0>;
L_0x1bc3e00 .delay (10000,10000,10000) L_0x1bc3e00/d;
L_0x1bc3ef0/d .functor NOR 1, L_0x1bc3e00, L_0x1bc3b20, C4<0>, C4<0>;
L_0x1bc3ef0 .delay (20000,20000,20000) L_0x1bc3ef0/d;
L_0x1bc4090/d .functor NOT 1, L_0x1bc3ef0, C4<0>, C4<0>, C4<0>;
L_0x1bc4090 .delay (10000,10000,10000) L_0x1bc4090/d;
v0x1a23e30_0 .net "and_in0ncom", 0 0, L_0x1bc3e00; 1 drivers
v0x1a23ef0_0 .net "and_in1com", 0 0, L_0x1bc3b20; 1 drivers
v0x1a23f90_0 .alias "in0", 0 0, v0x1a293f0_0;
v0x1a24030_0 .alias "in1", 0 0, v0x1a29570_0;
v0x1a240b0_0 .net "nand_in0ncom", 0 0, L_0x1bc3cf0; 1 drivers
v0x1a24150_0 .net "nand_in1com", 0 0, L_0x1bc3a40; 1 drivers
v0x1a241f0_0 .net "ncom", 0 0, L_0x1bc3c30; 1 drivers
v0x1a24290_0 .net "nor_wire", 0 0, L_0x1bc3ef0; 1 drivers
v0x1a24330_0 .alias "result", 0 0, v0x1a25340_0;
v0x1a243b0_0 .alias "sel0", 0 0, v0x1a25060_0;
S_0x1a235f0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a22d00;
 .timescale -9 -12;
L_0x1bc41c0/d .functor NAND 1, L_0x1bc4090, L_0x1bc5330, C4<1>, C4<1>;
L_0x1bc41c0 .delay (20000,20000,20000) L_0x1bc41c0/d;
L_0x1bc4330/d .functor NOT 1, L_0x1bc41c0, C4<0>, C4<0>, C4<0>;
L_0x1bc4330 .delay (10000,10000,10000) L_0x1bc4330/d;
L_0x1bc4440/d .functor NOT 1, L_0x1bc5330, C4<0>, C4<0>, C4<0>;
L_0x1bc4440 .delay (10000,10000,10000) L_0x1bc4440/d;
L_0x1bc4500/d .functor NAND 1, L_0x1bc3910, L_0x1bc4440, C4<1>, C4<1>;
L_0x1bc4500 .delay (20000,20000,20000) L_0x1bc4500/d;
L_0x1bc4650/d .functor NOT 1, L_0x1bc4500, C4<0>, C4<0>, C4<0>;
L_0x1bc4650 .delay (10000,10000,10000) L_0x1bc4650/d;
L_0x1bc4740/d .functor NOR 1, L_0x1bc4650, L_0x1bc4330, C4<0>, C4<0>;
L_0x1bc4740 .delay (20000,20000,20000) L_0x1bc4740/d;
L_0x1bc48e0/d .functor NOT 1, L_0x1bc4740, C4<0>, C4<0>, C4<0>;
L_0x1bc48e0 .delay (10000,10000,10000) L_0x1bc48e0/d;
v0x1a236e0_0 .net "and_in0ncom", 0 0, L_0x1bc4650; 1 drivers
v0x1a237a0_0 .net "and_in1com", 0 0, L_0x1bc4330; 1 drivers
v0x1a23840_0 .alias "in0", 0 0, v0x1a25260_0;
v0x1a238e0_0 .alias "in1", 0 0, v0x1a25340_0;
v0x1a23960_0 .net "nand_in0ncom", 0 0, L_0x1bc4500; 1 drivers
v0x1a23a00_0 .net "nand_in1com", 0 0, L_0x1bc41c0; 1 drivers
v0x1a23aa0_0 .net "ncom", 0 0, L_0x1bc4440; 1 drivers
v0x1a23b40_0 .net "nor_wire", 0 0, L_0x1bc4740; 1 drivers
v0x1a23be0_0 .alias "result", 0 0, v0x1a25410_0;
v0x1a23c60_0 .alias "sel0", 0 0, v0x1a250e0_0;
S_0x1a22df0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a22d00;
 .timescale -9 -12;
L_0x1bc4a10/d .functor NAND 1, C4<0>, L_0x1bc5460, C4<1>, C4<1>;
L_0x1bc4a10 .delay (20000,20000,20000) L_0x1bc4a10/d;
L_0x1bc4b90/d .functor NOT 1, L_0x1bc4a10, C4<0>, C4<0>, C4<0>;
L_0x1bc4b90 .delay (10000,10000,10000) L_0x1bc4b90/d;
L_0x1bc4ca0/d .functor NOT 1, L_0x1bc5460, C4<0>, C4<0>, C4<0>;
L_0x1bc4ca0 .delay (10000,10000,10000) L_0x1bc4ca0/d;
L_0x1bc4d60/d .functor NAND 1, L_0x1bc48e0, L_0x1bc4ca0, C4<1>, C4<1>;
L_0x1bc4d60 .delay (20000,20000,20000) L_0x1bc4d60/d;
L_0x1bc4eb0/d .functor NOT 1, L_0x1bc4d60, C4<0>, C4<0>, C4<0>;
L_0x1bc4eb0 .delay (10000,10000,10000) L_0x1bc4eb0/d;
L_0x1bc4fa0/d .functor NOR 1, L_0x1bc4eb0, L_0x1bc4b90, C4<0>, C4<0>;
L_0x1bc4fa0 .delay (20000,20000,20000) L_0x1bc4fa0/d;
L_0x1bc5140/d .functor NOT 1, L_0x1bc4fa0, C4<0>, C4<0>, C4<0>;
L_0x1bc5140 .delay (10000,10000,10000) L_0x1bc5140/d;
v0x1a22ee0_0 .net "and_in0ncom", 0 0, L_0x1bc4eb0; 1 drivers
v0x1a22f80_0 .net "and_in1com", 0 0, L_0x1bc4b90; 1 drivers
v0x1a23020_0 .alias "in0", 0 0, v0x1a25410_0;
v0x1a230c0_0 .alias "in1", 0 0, v0x1a24f30_0;
v0x1a23140_0 .net "nand_in0ncom", 0 0, L_0x1bc4d60; 1 drivers
v0x1a231e0_0 .net "nand_in1com", 0 0, L_0x1bc4a10; 1 drivers
v0x1a232c0_0 .net "ncom", 0 0, L_0x1bc4ca0; 1 drivers
v0x1a23360_0 .net "nor_wire", 0 0, L_0x1bc4fa0; 1 drivers
v0x1a23450_0 .alias "result", 0 0, v0x1a29180_0;
v0x1a234f0_0 .alias "sel0", 0 0, v0x1a251b0_0;
S_0x1a213d0 .scope module, "PC_input_mux" "mux_3bit" 7 67, 3 21, S_0x13e8a30;
 .timescale -9 -12;
v0x1a22430_0 .net *"_s14", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1a224f0_0 .net *"_s3", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1a22590_0 .alias "in1", 31 0, v0x1afd630_0;
v0x1a22630_0 .alias "in2", 31 0, v0x1afd5b0_0;
v0x1a226e0_0 .alias "in3", 31 0, v0x1afc780_0;
v0x1a22760_0 .net "muxtomux", 31 0, L_0x1bd60f0; 1 drivers
v0x1a227e0_0 .net "out", 31 0, L_0x1bd7ac0; 1 drivers
v0x1a22860_0 .alias "result", 31 0, v0x1afc660_0;
v0x1a22950_0 .alias "sel", 1 0, v0x1afc890_0;
L_0x1bd60f0 .concat [ 1 31 0 0], L_0x1bd6000, C4<0000000000000000000000000000000>;
L_0x1bd6220 .part RS_0x7f5a722efdf8, 1, 1;
L_0x1bd6310 .part L_0x1be06f0, 0, 1;
L_0x1bd6450 .part RS_0x7f5a7236f918, 0, 1;
L_0x1bd7ac0 .concat [ 1 31 0 0], L_0x1bd79d0, C4<0000000000000000000000000000000>;
L_0x1bb9470 .part RS_0x7f5a722efdf8, 0, 1;
L_0x1bd7d50 .part L_0x1bd60f0, 0, 1;
L_0x1bd7e40 .part RS_0x7f5a7236f8e8, 0, 1;
S_0x1a21ca0 .scope module, "mux1" "mux_1bit" 3 30, 3 2, S_0x1a213d0;
 .timescale -9 -12;
L_0x1bb95c0/d .functor NAND 1, L_0x1bd6450, L_0x1bd6220, C4<1>, C4<1>;
L_0x1bb95c0 .delay (20000,20000,20000) L_0x1bb95c0/d;
L_0x1bb9670/d .functor NOT 1, L_0x1bb95c0, C4<0>, C4<0>, C4<0>;
L_0x1bb9670 .delay (10000,10000,10000) L_0x1bb9670/d;
L_0x1bb9720/d .functor NOT 1, L_0x1bd6220, C4<0>, C4<0>, C4<0>;
L_0x1bb9720 .delay (10000,10000,10000) L_0x1bb9720/d;
L_0x1bb9810/d .functor NAND 1, L_0x1bd6310, L_0x1bb9720, C4<1>, C4<1>;
L_0x1bb9810 .delay (20000,20000,20000) L_0x1bb9810/d;
L_0x1bd5cf0/d .functor NOT 1, L_0x1bb9810, C4<0>, C4<0>, C4<0>;
L_0x1bd5cf0 .delay (10000,10000,10000) L_0x1bd5cf0/d;
L_0x1b56e10/d .functor NOR 1, L_0x1bd5cf0, L_0x1bb9670, C4<0>, C4<0>;
L_0x1b56e10 .delay (20000,20000,20000) L_0x1b56e10/d;
L_0x1bd6000/d .functor NOT 1, L_0x1b56e10, C4<0>, C4<0>, C4<0>;
L_0x1bd6000 .delay (10000,10000,10000) L_0x1bd6000/d;
v0x1a21d90_0 .net "and_in0ncom", 0 0, L_0x1bd5cf0; 1 drivers
v0x1a21e50_0 .net "and_in1com", 0 0, L_0x1bb9670; 1 drivers
v0x1a21ef0_0 .net "in0", 0 0, L_0x1bd6310; 1 drivers
v0x1a21f90_0 .net "in1", 0 0, L_0x1bd6450; 1 drivers
v0x1a22010_0 .net "nand_in0ncom", 0 0, L_0x1bb9810; 1 drivers
v0x1a220b0_0 .net "nand_in1com", 0 0, L_0x1bb95c0; 1 drivers
v0x1a22150_0 .net "ncom", 0 0, L_0x1bb9720; 1 drivers
v0x1a221f0_0 .net "nor_wire", 0 0, L_0x1b56e10; 1 drivers
v0x1a22290_0 .net "result", 0 0, L_0x1bd6000; 1 drivers
v0x1a22330_0 .net "sel0", 0 0, L_0x1bd6220; 1 drivers
S_0x1a214c0 .scope module, "mux2" "mux_1bit" 3 31, 3 2, S_0x1a213d0;
 .timescale -9 -12;
L_0x1bd73a0/d .functor NAND 1, L_0x1bd7e40, L_0x1bb9470, C4<1>, C4<1>;
L_0x1bd73a0 .delay (20000,20000,20000) L_0x1bd73a0/d;
L_0x1bd7490/d .functor NOT 1, L_0x1bd73a0, C4<0>, C4<0>, C4<0>;
L_0x1bd7490 .delay (10000,10000,10000) L_0x1bd7490/d;
L_0x1bd7580/d .functor NOT 1, L_0x1bb9470, C4<0>, C4<0>, C4<0>;
L_0x1bd7580 .delay (10000,10000,10000) L_0x1bd7580/d;
L_0x1bd7670/d .functor NAND 1, L_0x1bd7d50, L_0x1bd7580, C4<1>, C4<1>;
L_0x1bd7670 .delay (20000,20000,20000) L_0x1bd7670/d;
L_0x1bd7760/d .functor NOT 1, L_0x1bd7670, C4<0>, C4<0>, C4<0>;
L_0x1bd7760 .delay (10000,10000,10000) L_0x1bd7760/d;
L_0x1bd7850/d .functor NOR 1, L_0x1bd7760, L_0x1bd7490, C4<0>, C4<0>;
L_0x1bd7850 .delay (20000,20000,20000) L_0x1bd7850/d;
L_0x1bd79d0/d .functor NOT 1, L_0x1bd7850, C4<0>, C4<0>, C4<0>;
L_0x1bd79d0 .delay (10000,10000,10000) L_0x1bd79d0/d;
v0x1a215b0_0 .net "and_in0ncom", 0 0, L_0x1bd7760; 1 drivers
v0x1a21670_0 .net "and_in1com", 0 0, L_0x1bd7490; 1 drivers
v0x1a21710_0 .net "in0", 0 0, L_0x1bd7d50; 1 drivers
v0x1a217b0_0 .net "in1", 0 0, L_0x1bd7e40; 1 drivers
v0x1a21830_0 .net "nand_in0ncom", 0 0, L_0x1bd7670; 1 drivers
v0x1a218d0_0 .net "nand_in1com", 0 0, L_0x1bd73a0; 1 drivers
v0x1a21970_0 .net "ncom", 0 0, L_0x1bd7580; 1 drivers
v0x1a21a10_0 .net "nor_wire", 0 0, L_0x1bd7850; 1 drivers
v0x1a21b00_0 .net "result", 0 0, L_0x1bd79d0; 1 drivers
v0x1a21ba0_0 .net "sel0", 0 0, L_0x1bb9470; 1 drivers
S_0x1a20e90 .scope module, "InstructionMemory" "instructionmemory" 7 69, 8 7, S_0x13e8a30;
 .timescale -9 -12;
L_0x1bd82a0 .functor BUFZ 32, L_0x1bd7f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1a20f80_0 .net *"_s0", 31 0, L_0x1bd7f80; 1 drivers
v0x1a21020_0 .net *"_s2", 31 0, L_0x1bd8110; 1 drivers
v0x1a210c0_0 .net *"_s4", 29 0, L_0x1bd8020; 1 drivers
v0x1a21160_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x1a21210_0 .alias "address", 31 0, v0x1afc3c0_0;
v0x1a212b0_0 .alias "dataOut", 31 0, v0x1afc970_0;
v0x1a21350 .array "memory", 0 1023, 31 0;
L_0x1bd7f80 .array/port v0x1a21350, L_0x1bd8110;
L_0x1bd8020 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 2, 30;
L_0x1bd8110 .concat [ 30 2 0 0], L_0x1bd8020, C4<00>;
S_0x1a1f9b0 .scope module, "write_address_reg_mux" "mux_3bit" 7 71, 3 21, S_0x13e8a30;
 .timescale -9 -12;
v0x1a20930_0 .net *"_s14", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1a209f0_0 .net *"_s3", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1a20a90_0 .net "in1", 31 0, L_0x1bd9ae0; 1 drivers
v0x1a20b30_0 .net "in2", 31 0, L_0x1bd9df0; 1 drivers
v0x1a20bb0_0 .net "in3", 31 0, C4<00000000000000000000000000011111>; 1 drivers
v0x1a20c50_0 .net "muxtomux", 31 0, L_0x1bd8a70; 1 drivers
v0x1a20cf0_0 .net "out", 31 0, L_0x1bd9570; 1 drivers
v0x1a20d90_0 .alias "result", 31 0, v0x1afc340_0;
v0x1a20e10_0 .alias "sel", 1 0, v0x1afcbf0_0;
L_0x1bd8a70 .concat [ 1 31 0 0], L_0x1bd8980, C4<0000000000000000000000000000000>;
L_0x1bd7bf0 .part v0x144b030_0, 1, 1;
L_0x1bd7c90 .part L_0x1bd9ae0, 0, 1;
L_0x1bd8d60 .part L_0x1bd9df0, 0, 1;
L_0x1bd9570 .concat [ 1 31 0 0], L_0x1bd9480, C4<0000000000000000000000000000000>;
L_0x1bd96a0 .part v0x144b030_0, 0, 1;
L_0x1bd9810 .part L_0x1bd8a70, 0, 1;
L_0x1bd9900 .part C4<00000000000000000000000000011111>, 0, 1;
S_0x1a20170 .scope module, "mux1" "mux_1bit" 3 30, 3 2, S_0x1a1f9b0;
 .timescale -9 -12;
L_0x1bd8350/d .functor NAND 1, L_0x1bd8d60, L_0x1bd7bf0, C4<1>, C4<1>;
L_0x1bd8350 .delay (20000,20000,20000) L_0x1bd8350/d;
L_0x1bd8440/d .functor NOT 1, L_0x1bd8350, C4<0>, C4<0>, C4<0>;
L_0x1bd8440 .delay (10000,10000,10000) L_0x1bd8440/d;
L_0x1bd8530/d .functor NOT 1, L_0x1bd7bf0, C4<0>, C4<0>, C4<0>;
L_0x1bd8530 .delay (10000,10000,10000) L_0x1bd8530/d;
L_0x1bd8620/d .functor NAND 1, L_0x1bd7c90, L_0x1bd8530, C4<1>, C4<1>;
L_0x1bd8620 .delay (20000,20000,20000) L_0x1bd8620/d;
L_0x1bd8710/d .functor NOT 1, L_0x1bd8620, C4<0>, C4<0>, C4<0>;
L_0x1bd8710 .delay (10000,10000,10000) L_0x1bd8710/d;
L_0x1bd8800/d .functor NOR 1, L_0x1bd8710, L_0x1bd8440, C4<0>, C4<0>;
L_0x1bd8800 .delay (20000,20000,20000) L_0x1bd8800/d;
L_0x1bd8980/d .functor NOT 1, L_0x1bd8800, C4<0>, C4<0>, C4<0>;
L_0x1bd8980 .delay (10000,10000,10000) L_0x1bd8980/d;
v0x1a20260_0 .net "and_in0ncom", 0 0, L_0x1bd8710; 1 drivers
v0x1a20320_0 .net "and_in1com", 0 0, L_0x1bd8440; 1 drivers
v0x1a203c0_0 .net "in0", 0 0, L_0x1bd7c90; 1 drivers
v0x1a20460_0 .net "in1", 0 0, L_0x1bd8d60; 1 drivers
v0x1a20510_0 .net "nand_in0ncom", 0 0, L_0x1bd8620; 1 drivers
v0x1a205b0_0 .net "nand_in1com", 0 0, L_0x1bd8350; 1 drivers
v0x1a20650_0 .net "ncom", 0 0, L_0x1bd8530; 1 drivers
v0x1a206f0_0 .net "nor_wire", 0 0, L_0x1bd8800; 1 drivers
v0x1a20790_0 .net "result", 0 0, L_0x1bd8980; 1 drivers
v0x1a20830_0 .net "sel0", 0 0, L_0x1bd7bf0; 1 drivers
S_0x1a1faa0 .scope module, "mux2" "mux_1bit" 3 31, 3 2, S_0x1a1f9b0;
 .timescale -9 -12;
L_0x1bd8e50/d .functor NAND 1, L_0x1bd9900, L_0x1bd96a0, C4<1>, C4<1>;
L_0x1bd8e50 .delay (20000,20000,20000) L_0x1bd8e50/d;
L_0x1bd8f40/d .functor NOT 1, L_0x1bd8e50, C4<0>, C4<0>, C4<0>;
L_0x1bd8f40 .delay (10000,10000,10000) L_0x1bd8f40/d;
L_0x1bd9030/d .functor NOT 1, L_0x1bd96a0, C4<0>, C4<0>, C4<0>;
L_0x1bd9030 .delay (10000,10000,10000) L_0x1bd9030/d;
L_0x1bd9120/d .functor NAND 1, L_0x1bd9810, L_0x1bd9030, C4<1>, C4<1>;
L_0x1bd9120 .delay (20000,20000,20000) L_0x1bd9120/d;
L_0x1bd9210/d .functor NOT 1, L_0x1bd9120, C4<0>, C4<0>, C4<0>;
L_0x1bd9210 .delay (10000,10000,10000) L_0x1bd9210/d;
L_0x1bd9300/d .functor NOR 1, L_0x1bd9210, L_0x1bd8f40, C4<0>, C4<0>;
L_0x1bd9300 .delay (20000,20000,20000) L_0x1bd9300/d;
L_0x1bd9480/d .functor NOT 1, L_0x1bd9300, C4<0>, C4<0>, C4<0>;
L_0x1bd9480 .delay (10000,10000,10000) L_0x1bd9480/d;
v0x1a1fb90_0 .net "and_in0ncom", 0 0, L_0x1bd9210; 1 drivers
v0x1a1fc10_0 .net "and_in1com", 0 0, L_0x1bd8f40; 1 drivers
v0x1a1fc90_0 .net "in0", 0 0, L_0x1bd9810; 1 drivers
v0x1a1fd10_0 .net "in1", 0 0, L_0x1bd9900; 1 drivers
v0x1a1fd90_0 .net "nand_in0ncom", 0 0, L_0x1bd9120; 1 drivers
v0x1a1fe10_0 .net "nand_in1com", 0 0, L_0x1bd8e50; 1 drivers
v0x1a1fe90_0 .net "ncom", 0 0, L_0x1bd9030; 1 drivers
v0x1a1ff30_0 .net "nor_wire", 0 0, L_0x1bd9300; 1 drivers
v0x1a1ffd0_0 .net "result", 0 0, L_0x1bd9480; 1 drivers
v0x1a20070_0 .net "sel0", 0 0, L_0x1bd96a0; 1 drivers
S_0x1a13ee0 .scope module, "RegisterFile" "regfile" 7 73, 4 9, S_0x13e8a30;
 .timescale -9 -12;
v0x1a1f180_0 .alias "Clk", 0 0, v0x1afd4c0_0;
v0x1a1f200_0 .net "DecoderOut", 31 0, L_0x1bda150; 1 drivers
v0x1a1f280_0 .alias "ReadData1", 31 0, v0x1afc9f0_0;
v0x1a1f300_0 .alias "ReadData2", 31 0, v0x1afca70_0;
v0x1a1f3d0_0 .net "ReadRegister1", 4 0, L_0x1bdfdb0; 1 drivers
v0x1a1f450_0 .net "ReadRegister2", 4 0, L_0x1bdfe50; 1 drivers
v0x1a1f510 .array "RegOut", 0 31;
v0x1a1f510_0 .net v0x1a1f510 0, 31 0, v0x1a1b080_0; 1 drivers
v0x1a1f510_1 .net v0x1a1f510 1, 31 0, v0x1a1e500_0; 1 drivers
v0x1a1f510_2 .net v0x1a1f510 2, 31 0, v0x1a1e1a0_0; 1 drivers
v0x1a1f510_3 .net v0x1a1f510 3, 31 0, v0x1a1de40_0; 1 drivers
v0x1a1f510_4 .net v0x1a1f510 4, 31 0, v0x1a1dae0_0; 1 drivers
v0x1a1f510_5 .net v0x1a1f510 5, 31 0, v0x1a1d780_0; 1 drivers
v0x1a1f510_6 .net v0x1a1f510 6, 31 0, v0x1a1d420_0; 1 drivers
v0x1a1f510_7 .net v0x1a1f510 7, 31 0, v0x1a1d0c0_0; 1 drivers
v0x1a1f510_8 .net v0x1a1f510 8, 31 0, v0x1a1cd60_0; 1 drivers
v0x1a1f510_9 .net v0x1a1f510 9, 31 0, v0x1a1ca00_0; 1 drivers
v0x1a1f510_10 .net v0x1a1f510 10, 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1a1f510_11 .net v0x1a1f510 11, 31 0, v0x1a1c390_0; 1 drivers
v0x1a1f510_12 .net v0x1a1f510 12, 31 0, v0x1a1c030_0; 1 drivers
v0x1a1f510_13 .net v0x1a1f510 13, 31 0, v0x1a1bcd0_0; 1 drivers
v0x1a1f510_14 .net v0x1a1f510 14, 31 0, v0x1a1b970_0; 1 drivers
v0x1a1f510_15 .net v0x1a1f510 15, 31 0, v0x1a1b610_0; 1 drivers
v0x1a1f510_16 .net v0x1a1f510 16, 31 0, v0x1a19460_0; 1 drivers
v0x1a1f510_17 .net v0x1a1f510 17, 31 0, v0x1a1ad20_0; 1 drivers
v0x1a1f510_18 .net v0x1a1f510 18, 31 0, v0x1a1a9c0_0; 1 drivers
RS_0x7f5a722edbd8 .resolv tri, v0x1a1a660_0, v0x1a1c6f0_0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1a1f510_19 .net8 v0x1a1f510 19, 31 0, RS_0x7f5a722edbd8; 2 drivers
v0x1a1f510_20 .net v0x1a1f510 20, 31 0, v0x1a1a300_0; 1 drivers
v0x1a1f510_21 .net v0x1a1f510 21, 31 0, v0x1a19fa0_0; 1 drivers
v0x1a1f510_22 .net v0x1a1f510 22, 31 0, v0x1a19c40_0; 1 drivers
v0x1a1f510_23 .net v0x1a1f510 23, 31 0, v0x1a198e0_0; 1 drivers
v0x1a1f510_24 .net v0x1a1f510 24, 31 0, v0x1a186f0_0; 1 drivers
v0x1a1f510_25 .net v0x1a1f510 25, 31 0, v0x1a19100_0; 1 drivers
v0x1a1f510_26 .net v0x1a1f510 26, 31 0, v0x1a18da0_0; 1 drivers
v0x1a1f510_27 .net v0x1a1f510 27, 31 0, v0x1a18a90_0; 1 drivers
v0x1a1f510_28 .net v0x1a1f510 28, 31 0, v0x1a18780_0; 1 drivers
v0x1a1f510_29 .net v0x1a1f510 29, 31 0, v0x1a18300_0; 1 drivers
v0x1a1f510_30 .net v0x1a1f510 30, 31 0, v0x1a17fc0_0; 1 drivers
v0x1a1f510_31 .net v0x1a1f510 31, 31 0, v0x1a17c30_0; 1 drivers
v0x1a1f780_0 .alias "RegWrite", 0 0, v0x1afcb70_0;
v0x1a1f850_0 .alias "WriteData", 31 0, v0x1afc340_0;
v0x1a1f8d0_0 .alias "WriteRegister", 4 0, v0x1afcd80_0;
L_0x1bda240 .part L_0x1bda150, 0, 1;
L_0x1bda2e0 .part L_0x1bda150, 1, 1;
L_0x1bda410 .part L_0x1bda150, 2, 1;
L_0x1bda4e0 .part L_0x1bda150, 3, 1;
L_0x1bda5e0 .part L_0x1bda150, 4, 1;
L_0x1bda6b0 .part L_0x1bda150, 5, 1;
L_0x1bda890 .part L_0x1bda150, 6, 1;
L_0x1bda930 .part L_0x1bda150, 7, 1;
L_0x1bdaa20 .part L_0x1bda150, 8, 1;
L_0x1bdaaf0 .part L_0x1bda150, 9, 1;
L_0x1bdabc0 .part L_0x1bda150, 10, 1;
L_0x1bdac90 .part L_0x1bda150, 11, 1;
L_0x1bdadd0 .part L_0x1bda150, 12, 1;
L_0x1bdaea0 .part L_0x1bda150, 13, 1;
L_0x1bdb180 .part L_0x1bda150, 14, 1;
L_0x1bdb220 .part L_0x1bda150, 15, 1;
L_0x1bdb350 .part L_0x1bda150, 16, 1;
L_0x1bdb3f0 .part L_0x1bda150, 17, 1;
L_0x1bdb560 .part L_0x1bda150, 18, 1;
L_0x1bdb600 .part L_0x1bda150, 19, 1;
L_0x1bdb4c0 .part L_0x1bda150, 20, 1;
L_0x1bdb750 .part L_0x1bda150, 21, 1;
L_0x1bdb6a0 .part L_0x1bda150, 22, 1;
L_0x1bdb910 .part L_0x1bda150, 23, 1;
L_0x1bdb820 .part L_0x1bda150, 24, 1;
L_0x1bdbae0 .part L_0x1bda150, 25, 1;
L_0x1bdb9e0 .part L_0x1bda150, 26, 1;
L_0x1bdbc90 .part L_0x1bda150, 27, 1;
L_0x1bdbbb0 .part L_0x1bda150, 28, 1;
L_0x1bdbe50 .part L_0x1bda150, 29, 1;
L_0x1bdbd60 .part L_0x1bda150, 30, 1;
L_0x1bdb070 .part L_0x1bda150, 31, 1;
S_0x1a1b1d0 .scope module, "WriteDecoder" "decoder1to32" 4 22, 9 4, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1b2c0_0 .net *"_s0", 31 0, L_0x1bd9c70; 1 drivers
v0x1a1b380_0 .net *"_s3", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x1a1f000_0 .alias "address", 4 0, v0x1afcd80_0;
v0x1a1f080_0 .alias "enable", 0 0, v0x1afcb70_0;
v0x1a1f100_0 .alias "out", 31 0, v0x1a1f200_0;
L_0x1bd9c70 .concat [ 1 31 0 0], v0x1454ec0_0, C4<0000000000000000000000000000000>;
L_0x1bda150 .shift/l 32, L_0x1bd9c70, C4<zzzzz>;
S_0x1a1e650 .scope module, "Register0" "register32zero" 4 25, 4 108, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1e740_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1b000_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1b080_0 .var "q", 31 0;
v0x1a1b150_0 .net "wrenable", 0 0, L_0x1bda240; 1 drivers
S_0x1a1e2f0 .scope module, "Register1" "register32" 4 26, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1e3e0_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1e480_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1e500_0 .var "q", 31 0;
v0x1a1e5d0_0 .net "wrenable", 0 0, L_0x1bda2e0; 1 drivers
S_0x1a1df90 .scope module, "Register2" "register32" 4 27, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1e080_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1e120_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1e1a0_0 .var "q", 31 0;
v0x1a1e270_0 .net "wrenable", 0 0, L_0x1bda410; 1 drivers
S_0x1a1dc30 .scope module, "Register3" "register32" 4 28, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1dd20_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1ddc0_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1de40_0 .var "q", 31 0;
v0x1a1df10_0 .net "wrenable", 0 0, L_0x1bda4e0; 1 drivers
S_0x1a1d8d0 .scope module, "Register4" "register32" 4 29, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1d9c0_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1da60_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1dae0_0 .var "q", 31 0;
v0x1a1dbb0_0 .net "wrenable", 0 0, L_0x1bda5e0; 1 drivers
S_0x1a1d570 .scope module, "Register5" "register32" 4 30, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1d660_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1d700_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1d780_0 .var "q", 31 0;
v0x1a1d850_0 .net "wrenable", 0 0, L_0x1bda6b0; 1 drivers
S_0x1a1d210 .scope module, "Register6" "register32" 4 31, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1d300_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1d3a0_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1d420_0 .var "q", 31 0;
v0x1a1d4f0_0 .net "wrenable", 0 0, L_0x1bda890; 1 drivers
S_0x1a1ceb0 .scope module, "Register7" "register32" 4 32, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1cfa0_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1d040_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1d0c0_0 .var "q", 31 0;
v0x1a1d190_0 .net "wrenable", 0 0, L_0x1bda930; 1 drivers
S_0x1a1cb50 .scope module, "Register8" "register32" 4 33, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1cc40_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1cce0_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1cd60_0 .var "q", 31 0;
v0x1a1ce30_0 .net "wrenable", 0 0, L_0x1bdaa20; 1 drivers
S_0x1a1c7f0 .scope module, "Register9" "register32" 4 34, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1c8e0_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1c980_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1ca00_0 .var "q", 31 0;
v0x1a1cad0_0 .net "wrenable", 0 0, L_0x1bdaaf0; 1 drivers
S_0x1a1c4e0 .scope module, "Register10" "register32" 4 35, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1c5d0_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1c670_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1c6f0_0 .var "q", 31 0;
v0x1a1c770_0 .net "wrenable", 0 0, L_0x1bdabc0; 1 drivers
S_0x1a1c180 .scope module, "Register11" "register32" 4 36, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1c270_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1c310_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1c390_0 .var "q", 31 0;
v0x1a1c460_0 .net "wrenable", 0 0, L_0x1bdac90; 1 drivers
S_0x1a1be20 .scope module, "Register12" "register32" 4 37, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1bf10_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1bfb0_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1c030_0 .var "q", 31 0;
v0x1a1c100_0 .net "wrenable", 0 0, L_0x1bdadd0; 1 drivers
S_0x1a1bac0 .scope module, "Register13" "register32" 4 38, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1bbb0_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1bc50_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1bcd0_0 .var "q", 31 0;
v0x1a1bda0_0 .net "wrenable", 0 0, L_0x1bdaea0; 1 drivers
S_0x1a1b760 .scope module, "Register14" "register32" 4 39, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1b850_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1b8f0_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1b970_0 .var "q", 31 0;
v0x1a1ba40_0 .net "wrenable", 0 0, L_0x1bdb180; 1 drivers
S_0x1a1b420 .scope module, "Register15" "register32" 4 40, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1b510_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1b590_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1b610_0 .var "q", 31 0;
v0x1a1b6e0_0 .net "wrenable", 0 0, L_0x1bdb220; 1 drivers
S_0x1a1ae70 .scope module, "Register16" "register32" 4 41, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1af60_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a193e0_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a19460_0 .var "q", 31 0;
v0x1a19530_0 .net "wrenable", 0 0, L_0x1bdb350; 1 drivers
S_0x1a1ab10 .scope module, "Register17" "register32" 4 42, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1ac00_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1aca0_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1ad20_0 .var "q", 31 0;
v0x1a1adf0_0 .net "wrenable", 0 0, L_0x1bdb3f0; 1 drivers
S_0x1a1a7b0 .scope module, "Register18" "register32" 4 43, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1a8a0_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1a940_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1a9c0_0 .var "q", 31 0;
v0x1a1aa90_0 .net "wrenable", 0 0, L_0x1bdb560; 1 drivers
S_0x1a1a450 .scope module, "Register19" "register32" 4 44, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1a540_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1a5e0_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1a660_0 .var "q", 31 0;
v0x1a1a730_0 .net "wrenable", 0 0, L_0x1bdb600; 1 drivers
S_0x1a1a0f0 .scope module, "Register20" "register32" 4 45, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a1a1e0_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a1a280_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a1a300_0 .var "q", 31 0;
v0x1a1a3d0_0 .net "wrenable", 0 0, L_0x1bdb4c0; 1 drivers
S_0x1a19d90 .scope module, "Register21" "register32" 4 46, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a19e80_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a19f20_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a19fa0_0 .var "q", 31 0;
v0x1a1a070_0 .net "wrenable", 0 0, L_0x1bdb750; 1 drivers
S_0x1a19a30 .scope module, "Register22" "register32" 4 47, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a19b20_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a19bc0_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a19c40_0 .var "q", 31 0;
v0x1a19d10_0 .net "wrenable", 0 0, L_0x1bdb6a0; 1 drivers
S_0x1a196d0 .scope module, "Register23" "register32" 4 48, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a197c0_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a19860_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a198e0_0 .var "q", 31 0;
v0x1a199b0_0 .net "wrenable", 0 0, L_0x1bdb910; 1 drivers
S_0x1a19250 .scope module, "Register24" "register32" 4 49, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a19340_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a185e0_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a186f0_0 .var "q", 31 0;
v0x1a19650_0 .net "wrenable", 0 0, L_0x1bdb820; 1 drivers
S_0x1a18ef0 .scope module, "Register25" "register32" 4 50, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a18fe0_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a19080_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a19100_0 .var "q", 31 0;
v0x1a191d0_0 .net "wrenable", 0 0, L_0x1bdbae0; 1 drivers
S_0x1a18b90 .scope module, "Register26" "register32" 4 51, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a18c80_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a18d20_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a18da0_0 .var "q", 31 0;
v0x1a18e70_0 .net "wrenable", 0 0, L_0x1bdb9e0; 1 drivers
S_0x1a18880 .scope module, "Register27" "register32" 4 52, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a18970_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a18a10_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a18a90_0 .var "q", 31 0;
v0x1a18b10_0 .net "wrenable", 0 0, L_0x1bdbc90; 1 drivers
S_0x1a18450 .scope module, "Register28" "register32" 4 53, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a18540_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a18670_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a18780_0 .var "q", 31 0;
v0x1a18800_0 .net "wrenable", 0 0, L_0x1bdbbb0; 1 drivers
S_0x1a18110 .scope module, "Register29" "register32" 4 54, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a18200_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a18280_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a18300_0 .var "q", 31 0;
v0x1a183d0_0 .net "wrenable", 0 0, L_0x1bdbe50; 1 drivers
S_0x1a17d30 .scope module, "Register30" "register32" 4 55, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a17e20_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a17ef0_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a17fc0_0 .var "q", 31 0;
v0x1a18090_0 .net "wrenable", 0 0, L_0x1bdbd60; 1 drivers
S_0x1a177a0 .scope module, "Register31" "register32" 4 56, 4 91, S_0x1a13ee0;
 .timescale -9 -12;
v0x1a17b00_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x1a17b80_0 .alias "d", 31 0, v0x1afc340_0;
v0x1a17c30_0 .var "q", 31 0;
v0x1a17cb0_0 .net "wrenable", 0 0, L_0x1bdb070; 1 drivers
S_0x1a15880 .scope module, "ReadMultiplexer1" "mux32to1by32" 4 58, 3 70, S_0x1a13ee0;
 .timescale -9 -12;
L_0x1bd48a0 .functor BUFZ 32, v0x1a1b080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdad60 .functor BUFZ 32, v0x1a1e500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdb000 .functor BUFZ 32, v0x1a1e1a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bda780 .functor BUFZ 32, v0x1a1de40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdc650 .functor BUFZ 32, v0x1a1dae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdc770 .functor BUFZ 32, v0x1a1d780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdc8d0 .functor BUFZ 32, v0x1a1d420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdc9c0 .functor BUFZ 32, v0x1a1d0c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdcae0 .functor BUFZ 32, v0x1a1cd60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdcc00 .functor BUFZ 32, v0x1a1ca00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdcd80 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdce10 .functor BUFZ 32, v0x1a1c390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdcd20 .functor BUFZ 32, v0x1a1c030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdd060 .functor BUFZ 32, v0x1a1bcd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdd200 .functor BUFZ 32, v0x1a1b970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdd320 .functor BUFZ 32, v0x1a1b610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdd4d0 .functor BUFZ 32, v0x1a19460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdd5f0 .functor BUFZ 32, v0x1a1ad20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdd440 .functor BUFZ 32, v0x1a1a9c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdd840 .functor BUFZ 32, RS_0x7f5a722edbd8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdd710 .functor BUFZ 32, v0x1a1a300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdda10 .functor BUFZ 32, v0x1a19fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdd8d0 .functor BUFZ 32, v0x1a19c40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bddc80 .functor BUFZ 32, v0x1a198e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bddb30 .functor BUFZ 32, v0x1a186f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bddf00 .functor BUFZ 32, v0x1a19100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bddda0 .functor BUFZ 32, v0x1a18da0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bde160 .functor BUFZ 32, v0x1a18a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bddff0 .functor BUFZ 32, v0x1a18780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bde3d0 .functor BUFZ 32, v0x1a18300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bde250 .functor BUFZ 32, v0x1a17fc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bde2e0 .functor BUFZ 32, v0x1a17c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bde560 .functor BUFZ 32, L_0x1bde4c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1a15f80_0 .net *"_s96", 31 0, L_0x1bde4c0; 1 drivers
v0x1a16000_0 .alias "address", 4 0, v0x1a1f3d0_0;
v0x1a160a0_0 .alias "input0", 31 0, v0x1a1f510_0;
v0x1a16150_0 .alias "input1", 31 0, v0x1a1f510_1;
v0x1a16230_0 .alias "input10", 31 0, v0x1a1f510_10;
v0x1a162e0_0 .alias "input11", 31 0, v0x1a1f510_11;
v0x1a16360_0 .alias "input12", 31 0, v0x1a1f510_12;
v0x1a16410_0 .alias "input13", 31 0, v0x1a1f510_13;
v0x1a164c0_0 .alias "input14", 31 0, v0x1a1f510_14;
v0x1a16570_0 .alias "input15", 31 0, v0x1a1f510_15;
v0x1a16620_0 .alias "input16", 31 0, v0x1a1f510_16;
v0x1a166d0_0 .alias "input17", 31 0, v0x1a1f510_17;
v0x1a16780_0 .alias "input18", 31 0, v0x1a1f510_18;
v0x1a16830_0 .alias "input19", 31 0, v0x1a1f510_19;
v0x1a16960_0 .alias "input2", 31 0, v0x1a1f510_2;
v0x1a16a10_0 .alias "input20", 31 0, v0x1a1f510_20;
v0x1a168b0_0 .alias "input21", 31 0, v0x1a1f510_21;
v0x1a16b80_0 .alias "input22", 31 0, v0x1a1f510_22;
v0x1a16ca0_0 .alias "input23", 31 0, v0x1a1f510_23;
v0x1a16d20_0 .alias "input24", 31 0, v0x1a1f510_24;
v0x1a16c00_0 .alias "input25", 31 0, v0x1a1f510_25;
v0x1a16e80_0 .alias "input26", 31 0, v0x1a1f510_26;
v0x1a16dd0_0 .alias "input27", 31 0, v0x1a1f510_27;
v0x1a16fc0_0 .alias "input28", 31 0, v0x1a1f510_28;
v0x1a16f00_0 .alias "input29", 31 0, v0x1a1f510_29;
v0x1a17110_0 .alias "input3", 31 0, v0x1a1f510_3;
v0x1a17070_0 .alias "input30", 31 0, v0x1a1f510_30;
v0x1a172a0_0 .alias "input31", 31 0, v0x1a1f510_31;
v0x1a17190_0 .alias "input4", 31 0, v0x1a1f510_4;
v0x1a17410_0 .alias "input5", 31 0, v0x1a1f510_5;
v0x1a17320_0 .alias "input6", 31 0, v0x1a1f510_6;
v0x1a17590_0 .alias "input7", 31 0, v0x1a1f510_7;
v0x1a17490_0 .alias "input8", 31 0, v0x1a1f510_8;
v0x1a17720_0 .alias "input9", 31 0, v0x1a1f510_9;
v0x1a17610 .array "mux", 0 31;
v0x1a17610_0 .net v0x1a17610 0, 31 0, L_0x1bd48a0; 1 drivers
v0x1a17610_1 .net v0x1a17610 1, 31 0, L_0x1bdad60; 1 drivers
v0x1a17610_2 .net v0x1a17610 2, 31 0, L_0x1bdb000; 1 drivers
v0x1a17610_3 .net v0x1a17610 3, 31 0, L_0x1bda780; 1 drivers
v0x1a17610_4 .net v0x1a17610 4, 31 0, L_0x1bdc650; 1 drivers
v0x1a17610_5 .net v0x1a17610 5, 31 0, L_0x1bdc770; 1 drivers
v0x1a17610_6 .net v0x1a17610 6, 31 0, L_0x1bdc8d0; 1 drivers
v0x1a17610_7 .net v0x1a17610 7, 31 0, L_0x1bdc9c0; 1 drivers
v0x1a17610_8 .net v0x1a17610 8, 31 0, L_0x1bdcae0; 1 drivers
v0x1a17610_9 .net v0x1a17610 9, 31 0, L_0x1bdcc00; 1 drivers
v0x1a17610_10 .net v0x1a17610 10, 31 0, L_0x1bdcd80; 1 drivers
v0x1a17610_11 .net v0x1a17610 11, 31 0, L_0x1bdce10; 1 drivers
v0x1a17610_12 .net v0x1a17610 12, 31 0, L_0x1bdcd20; 1 drivers
v0x1a17610_13 .net v0x1a17610 13, 31 0, L_0x1bdd060; 1 drivers
v0x1a17610_14 .net v0x1a17610 14, 31 0, L_0x1bdd200; 1 drivers
v0x1a17610_15 .net v0x1a17610 15, 31 0, L_0x1bdd320; 1 drivers
v0x1a17610_16 .net v0x1a17610 16, 31 0, L_0x1bdd4d0; 1 drivers
v0x1a17610_17 .net v0x1a17610 17, 31 0, L_0x1bdd5f0; 1 drivers
v0x1a17610_18 .net v0x1a17610 18, 31 0, L_0x1bdd440; 1 drivers
v0x1a17610_19 .net v0x1a17610 19, 31 0, L_0x1bdd840; 1 drivers
v0x1a17610_20 .net v0x1a17610 20, 31 0, L_0x1bdd710; 1 drivers
v0x1a17610_21 .net v0x1a17610 21, 31 0, L_0x1bdda10; 1 drivers
v0x1a17610_22 .net v0x1a17610 22, 31 0, L_0x1bdd8d0; 1 drivers
v0x1a17610_23 .net v0x1a17610 23, 31 0, L_0x1bddc80; 1 drivers
v0x1a17610_24 .net v0x1a17610 24, 31 0, L_0x1bddb30; 1 drivers
v0x1a17610_25 .net v0x1a17610 25, 31 0, L_0x1bddf00; 1 drivers
v0x1a17610_26 .net v0x1a17610 26, 31 0, L_0x1bddda0; 1 drivers
v0x1a17610_27 .net v0x1a17610 27, 31 0, L_0x1bde160; 1 drivers
v0x1a17610_28 .net v0x1a17610 28, 31 0, L_0x1bddff0; 1 drivers
v0x1a17610_29 .net v0x1a17610 29, 31 0, L_0x1bde3d0; 1 drivers
v0x1a17610_30 .net v0x1a17610 30, 31 0, L_0x1bde250; 1 drivers
v0x1a17610_31 .net v0x1a17610 31, 31 0, L_0x1bde2e0; 1 drivers
v0x1a17690_0 .alias "out", 31 0, v0x1afc9f0_0;
L_0x1bde4c0 .array/port v0x1a17610, L_0x1bdfdb0;
S_0x1a13fd0 .scope module, "ReadMultiplexer2" "mux32to1by32" 4 63, 3 70, S_0x1a13ee0;
 .timescale -9 -12;
L_0x1bde8b0 .functor BUFZ 32, v0x1a1b080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bde910 .functor BUFZ 32, v0x1a1e500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bde970 .functor BUFZ 32, v0x1a1e1a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdea00 .functor BUFZ 32, v0x1a1de40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdeac0 .functor BUFZ 32, v0x1a1dae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdeb50 .functor BUFZ 32, v0x1a1d780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdebe0 .functor BUFZ 32, v0x1a1d420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdec40 .functor BUFZ 32, v0x1a1d0c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdeca0 .functor BUFZ 32, v0x1a1cd60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bded30 .functor BUFZ 32, v0x1a1ca00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdee20 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdef40 .functor BUFZ 32, v0x1a1c390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdedc0 .functor BUFZ 32, v0x1a1c030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf000 .functor BUFZ 32, v0x1a1bcd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf090 .functor BUFZ 32, v0x1a1b970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf120 .functor BUFZ 32, v0x1a1b610_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf240 .functor BUFZ 32, v0x1a19460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf2d0 .functor BUFZ 32, v0x1a1ad20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf1b0 .functor BUFZ 32, v0x1a1a9c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf400 .functor BUFZ 32, RS_0x7f5a722edbd8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf360 .functor BUFZ 32, v0x1a1a300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf540 .functor BUFZ 32, v0x1a19fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf490 .functor BUFZ 32, v0x1a19c40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf690 .functor BUFZ 32, v0x1a198e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf5d0 .functor BUFZ 32, v0x1a186f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf7f0 .functor BUFZ 32, v0x1a19100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf720 .functor BUFZ 32, v0x1a18da0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf930 .functor BUFZ 32, v0x1a18a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf850 .functor BUFZ 32, v0x1a18780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdfa80 .functor BUFZ 32, v0x1a18300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdf990 .functor BUFZ 32, v0x1a17fc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdfa20 .functor BUFZ 32, v0x1a17c30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1bdfb80 .functor BUFZ 32, L_0x1bdfae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1a140c0_0 .net *"_s96", 31 0, L_0x1bdfae0; 1 drivers
v0x1a14180_0 .alias "address", 4 0, v0x1a1f450_0;
v0x1a14220_0 .alias "input0", 31 0, v0x1a1f510_0;
v0x1a142c0_0 .alias "input1", 31 0, v0x1a1f510_1;
v0x1a14370_0 .alias "input10", 31 0, v0x1a1f510_10;
v0x1a14410_0 .alias "input11", 31 0, v0x1a1f510_11;
v0x1a144f0_0 .alias "input12", 31 0, v0x1a1f510_12;
v0x1a14590_0 .alias "input13", 31 0, v0x1a1f510_13;
v0x1a14630_0 .alias "input14", 31 0, v0x1a1f510_14;
v0x1a146d0_0 .alias "input15", 31 0, v0x1a1f510_15;
v0x1a147d0_0 .alias "input16", 31 0, v0x1a1f510_16;
v0x1a14870_0 .alias "input17", 31 0, v0x1a1f510_17;
v0x1a14910_0 .alias "input18", 31 0, v0x1a1f510_18;
v0x1a149b0_0 .alias "input19", 31 0, v0x1a1f510_19;
v0x1a14ad0_0 .alias "input2", 31 0, v0x1a1f510_2;
v0x1a14b70_0 .alias "input20", 31 0, v0x1a1f510_20;
v0x1a14a30_0 .alias "input21", 31 0, v0x1a1f510_21;
v0x1a14cc0_0 .alias "input22", 31 0, v0x1a1f510_22;
v0x1a14de0_0 .alias "input23", 31 0, v0x1a1f510_23;
v0x1a14e60_0 .alias "input24", 31 0, v0x1a1f510_24;
v0x1a14d40_0 .alias "input25", 31 0, v0x1a1f510_25;
v0x1a14f90_0 .alias "input26", 31 0, v0x1a1f510_26;
v0x1a14ee0_0 .alias "input27", 31 0, v0x1a1f510_27;
v0x1a150d0_0 .alias "input28", 31 0, v0x1a1f510_28;
v0x1a15030_0 .alias "input29", 31 0, v0x1a1f510_29;
v0x1a15220_0 .alias "input3", 31 0, v0x1a1f510_3;
v0x1a15170_0 .alias "input30", 31 0, v0x1a1f510_30;
v0x1a15380_0 .alias "input31", 31 0, v0x1a1f510_31;
v0x1a152c0_0 .alias "input4", 31 0, v0x1a1f510_4;
v0x1a154f0_0 .alias "input5", 31 0, v0x1a1f510_5;
v0x1a15400_0 .alias "input6", 31 0, v0x1a1f510_6;
v0x1a15670_0 .alias "input7", 31 0, v0x1a1f510_7;
v0x1a15570_0 .alias "input8", 31 0, v0x1a1f510_8;
v0x1a15800_0 .alias "input9", 31 0, v0x1a1f510_9;
v0x1a156f0 .array "mux", 0 31;
v0x1a156f0_0 .net v0x1a156f0 0, 31 0, L_0x1bde8b0; 1 drivers
v0x1a156f0_1 .net v0x1a156f0 1, 31 0, L_0x1bde910; 1 drivers
v0x1a156f0_2 .net v0x1a156f0 2, 31 0, L_0x1bde970; 1 drivers
v0x1a156f0_3 .net v0x1a156f0 3, 31 0, L_0x1bdea00; 1 drivers
v0x1a156f0_4 .net v0x1a156f0 4, 31 0, L_0x1bdeac0; 1 drivers
v0x1a156f0_5 .net v0x1a156f0 5, 31 0, L_0x1bdeb50; 1 drivers
v0x1a156f0_6 .net v0x1a156f0 6, 31 0, L_0x1bdebe0; 1 drivers
v0x1a156f0_7 .net v0x1a156f0 7, 31 0, L_0x1bdec40; 1 drivers
v0x1a156f0_8 .net v0x1a156f0 8, 31 0, L_0x1bdeca0; 1 drivers
v0x1a156f0_9 .net v0x1a156f0 9, 31 0, L_0x1bded30; 1 drivers
v0x1a156f0_10 .net v0x1a156f0 10, 31 0, L_0x1bdee20; 1 drivers
v0x1a156f0_11 .net v0x1a156f0 11, 31 0, L_0x1bdef40; 1 drivers
v0x1a156f0_12 .net v0x1a156f0 12, 31 0, L_0x1bdedc0; 1 drivers
v0x1a156f0_13 .net v0x1a156f0 13, 31 0, L_0x1bdf000; 1 drivers
v0x1a156f0_14 .net v0x1a156f0 14, 31 0, L_0x1bdf090; 1 drivers
v0x1a156f0_15 .net v0x1a156f0 15, 31 0, L_0x1bdf120; 1 drivers
v0x1a156f0_16 .net v0x1a156f0 16, 31 0, L_0x1bdf240; 1 drivers
v0x1a156f0_17 .net v0x1a156f0 17, 31 0, L_0x1bdf2d0; 1 drivers
v0x1a156f0_18 .net v0x1a156f0 18, 31 0, L_0x1bdf1b0; 1 drivers
v0x1a156f0_19 .net v0x1a156f0 19, 31 0, L_0x1bdf400; 1 drivers
v0x1a156f0_20 .net v0x1a156f0 20, 31 0, L_0x1bdf360; 1 drivers
v0x1a156f0_21 .net v0x1a156f0 21, 31 0, L_0x1bdf540; 1 drivers
v0x1a156f0_22 .net v0x1a156f0 22, 31 0, L_0x1bdf490; 1 drivers
v0x1a156f0_23 .net v0x1a156f0 23, 31 0, L_0x1bdf690; 1 drivers
v0x1a156f0_24 .net v0x1a156f0 24, 31 0, L_0x1bdf5d0; 1 drivers
v0x1a156f0_25 .net v0x1a156f0 25, 31 0, L_0x1bdf7f0; 1 drivers
v0x1a156f0_26 .net v0x1a156f0 26, 31 0, L_0x1bdf720; 1 drivers
v0x1a156f0_27 .net v0x1a156f0 27, 31 0, L_0x1bdf930; 1 drivers
v0x1a156f0_28 .net v0x1a156f0 28, 31 0, L_0x1bdf850; 1 drivers
v0x1a156f0_29 .net v0x1a156f0 29, 31 0, L_0x1bdfa80; 1 drivers
v0x1a156f0_30 .net v0x1a156f0 30, 31 0, L_0x1bdf990; 1 drivers
v0x1a156f0_31 .net v0x1a156f0 31, 31 0, L_0x1bdfa20; 1 drivers
v0x1a15dd0_0 .alias "out", 31 0, v0x1afca70_0;
L_0x1bdfae0 .array/port v0x1a156f0, L_0x1bdfe50;
S_0x1a13b60 .scope module, "JumpShift" "jump_shifter" 7 75, 5 9, S_0x13e8a30;
 .timescale -9 -12;
v0x1a13c50_0 .net *"_s0", 1 0, C4<00>; 1 drivers
v0x1a13cf0_0 .alias "extended_imm", 31 0, v0x1afc510_0;
v0x1a13d90_0 .net "immediate", 25 0, L_0x1bda060; 1 drivers
v0x1a13e30_0 .net "pc_bits", 3 0, L_0x1be00d0; 1 drivers
L_0x1bd9fc0 .concat [ 2 26 4 0], C4<00>, L_0x1bda060, L_0x1be00d0;
S_0x1a13490 .scope module, "jumpMux" "mux_1bit" 7 77, 3 2, S_0x13e8a30;
 .timescale -9 -12;
L_0x1be0170/d .functor NAND 1, L_0x1be08d0, v0x14378c0_0, C4<1>, C4<1>;
L_0x1be0170 .delay (20000,20000,20000) L_0x1be0170/d;
L_0x1be01d0/d .functor NOT 1, L_0x1be0170, C4<0>, C4<0>, C4<0>;
L_0x1be01d0 .delay (10000,10000,10000) L_0x1be01d0/d;
L_0x1be0270/d .functor NOT 1, v0x14378c0_0, C4<0>, C4<0>, C4<0>;
L_0x1be0270 .delay (10000,10000,10000) L_0x1be0270/d;
L_0x1be03a0/d .functor NAND 1, L_0x1be07d0, L_0x1be0270, C4<1>, C4<1>;
L_0x1be03a0 .delay (20000,20000,20000) L_0x1be03a0/d;
L_0x1be04a0/d .functor NOT 1, L_0x1be03a0, C4<0>, C4<0>, C4<0>;
L_0x1be04a0 .delay (10000,10000,10000) L_0x1be04a0/d;
L_0x1be0570/d .functor NOR 1, L_0x1be04a0, L_0x1be01d0, C4<0>, C4<0>;
L_0x1be0570 .delay (20000,20000,20000) L_0x1be0570/d;
L_0x1be0650/d .functor NOT 1, L_0x1be0570, C4<0>, C4<0>, C4<0>;
L_0x1be0650 .delay (10000,10000,10000) L_0x1be0650/d;
v0x1a13580_0 .net "and_in0ncom", 0 0, L_0x1be04a0; 1 drivers
v0x1a13600_0 .net "and_in1com", 0 0, L_0x1be01d0; 1 drivers
v0x1a13680_0 .net "in0", 0 0, L_0x1be07d0; 1 drivers
v0x1a13700_0 .net "in1", 0 0, L_0x1be08d0; 1 drivers
v0x1a13780_0 .net "nand_in0ncom", 0 0, L_0x1be03a0; 1 drivers
v0x1a13800_0 .net "nand_in1com", 0 0, L_0x1be0170; 1 drivers
v0x1a138a0_0 .net "ncom", 0 0, L_0x1be0270; 1 drivers
v0x1a13940_0 .net "nor_wire", 0 0, L_0x1be0570; 1 drivers
v0x1a139e0_0 .net "result", 0 0, L_0x1be0650; 1 drivers
v0x1a13a80_0 .alias "sel0", 0 0, v0x1afc590_0;
S_0x1919f80 .scope module, "JalAlu" "ALU" 7 79, 2 81, S_0x13e8a30;
 .timescale -9 -12;
L_0x1c1ea50 .functor NOT 1, L_0x1c1ead0, C4<0>, C4<0>, C4<0>;
L_0x1c9a9c0/0/0 .functor OR 1, L_0x1c9c220, L_0x1c9bb70, L_0x1c9bc60, L_0x1c9bd50;
L_0x1c9a9c0/0/4 .functor OR 1, L_0x1c9be40, L_0x1c9bf30, L_0x1c9c860, L_0x1c9c310;
L_0x1c9a9c0/0/8 .functor OR 1, L_0x1c9c3b0, L_0x1c9c4a0, L_0x1c9c590, L_0x1c9c680;
L_0x1c9a9c0/0/12 .functor OR 1, L_0x1c9c770, L_0x1c9ce90, L_0x1c9cf30, L_0x1c9ab80;
L_0x1c9a9c0/0/16 .functor OR 1, L_0x1c9c900, L_0x1c9c9a0, L_0x1c9ca40, L_0x1c9cae0;
L_0x1c9a9c0/0/20 .functor OR 1, L_0x1c9cbd0, L_0x1c9ccc0, L_0x1c9cdb0, L_0x1c9d5b0;
L_0x1c9a9c0/0/24 .functor OR 1, L_0x1c9d6a0, L_0x1c9ac70, L_0x1c9cfd0, L_0x1c9d0c0;
L_0x1c9a9c0/0/28 .functor OR 1, L_0x1c9d1b0, L_0x1c9d2a0, L_0x1c9c070, L_0x1c9ad60;
L_0x1c9a9c0/1/0 .functor OR 1, L_0x1c9a9c0/0/0, L_0x1c9a9c0/0/4, L_0x1c9a9c0/0/8, L_0x1c9a9c0/0/12;
L_0x1c9a9c0/1/4 .functor OR 1, L_0x1c9a9c0/0/16, L_0x1c9a9c0/0/20, L_0x1c9a9c0/0/24, L_0x1c9a9c0/0/28;
L_0x1c9a9c0/d .functor NOR 1, L_0x1c9a9c0/1/0, L_0x1c9a9c0/1/4, C4<0>, C4<0>;
L_0x1c9a9c0 .delay (320000,320000,320000) L_0x1c9a9c0/d;
v0x198aa50_0 .net *"_s227", 0 0, L_0x1c1ead0; 1 drivers
v0x198aaf0_0 .net *"_s237", 0 0, L_0x1c9c220; 1 drivers
v0x1a116f0_0 .net *"_s239", 0 0, L_0x1c9bb70; 1 drivers
v0x1a11770_0 .net *"_s241", 0 0, L_0x1c9bc60; 1 drivers
v0x1a117f0_0 .net *"_s243", 0 0, L_0x1c9bd50; 1 drivers
v0x1a11870_0 .net *"_s245", 0 0, L_0x1c9be40; 1 drivers
v0x1a118f0_0 .net *"_s247", 0 0, L_0x1c9bf30; 1 drivers
v0x1a11970_0 .net *"_s249", 0 0, L_0x1c9c860; 1 drivers
v0x1a119f0_0 .net *"_s251", 0 0, L_0x1c9c310; 1 drivers
v0x1a11a70_0 .net *"_s253", 0 0, L_0x1c9c3b0; 1 drivers
v0x1a11af0_0 .net *"_s255", 0 0, L_0x1c9c4a0; 1 drivers
v0x1a11b70_0 .net *"_s257", 0 0, L_0x1c9c590; 1 drivers
v0x1a11bf0_0 .net *"_s259", 0 0, L_0x1c9c680; 1 drivers
v0x1a11c70_0 .net *"_s261", 0 0, L_0x1c9c770; 1 drivers
v0x1a11d70_0 .net *"_s263", 0 0, L_0x1c9ce90; 1 drivers
v0x1a11df0_0 .net *"_s265", 0 0, L_0x1c9cf30; 1 drivers
v0x1a11cf0_0 .net *"_s267", 0 0, L_0x1c9ab80; 1 drivers
v0x1a11f40_0 .net *"_s269", 0 0, L_0x1c9c900; 1 drivers
v0x1a12060_0 .net *"_s271", 0 0, L_0x1c9c9a0; 1 drivers
v0x1a120e0_0 .net *"_s273", 0 0, L_0x1c9ca40; 1 drivers
v0x1a11fc0_0 .net *"_s275", 0 0, L_0x1c9cae0; 1 drivers
v0x1a12210_0 .net *"_s277", 0 0, L_0x1c9cbd0; 1 drivers
v0x1a12160_0 .net *"_s279", 0 0, L_0x1c9ccc0; 1 drivers
v0x1a12350_0 .net *"_s281", 0 0, L_0x1c9cdb0; 1 drivers
v0x1a122b0_0 .net *"_s283", 0 0, L_0x1c9d5b0; 1 drivers
v0x1a124a0_0 .net *"_s285", 0 0, L_0x1c9d6a0; 1 drivers
v0x1a123f0_0 .net *"_s287", 0 0, L_0x1c9ac70; 1 drivers
v0x1a12600_0 .net *"_s289", 0 0, L_0x1c9cfd0; 1 drivers
v0x1a12540_0 .net *"_s291", 0 0, L_0x1c9d0c0; 1 drivers
v0x1a12770_0 .net *"_s293", 0 0, L_0x1c9d1b0; 1 drivers
v0x1a12680_0 .net *"_s295", 0 0, L_0x1c9d2a0; 1 drivers
v0x1a128f0_0 .net *"_s297", 0 0, L_0x1c9c070; 1 drivers
v0x1a127f0_0 .net *"_s299", 0 0, L_0x1c9ad60; 1 drivers
v0x1a12a80_0 .alias "carryout", 0 0, v0x1afe110_0;
v0x1a12970_0 .net "command", 2 0, C4<000>; 1 drivers
RS_0x7f5a722ed668/0/0 .resolv tri, L_0x1be5a70, L_0x1beb6b0, L_0x1bf1340, L_0x1bf6be0;
RS_0x7f5a722ed668/0/4 .resolv tri, L_0x1bfc810, L_0x1bfca10, L_0x1bfc770, L_0x1c08250;
RS_0x7f5a722ed668/0/8 .resolv tri, L_0x1c07ff0, L_0x1c13a10, L_0x1c13820, L_0x1c1f1c0;
RS_0x7f5a722ed668/0/12 .resolv tri, L_0x1c1f0f0, L_0x1c2a6d0, L_0x1c2a5f0, L_0x1c35fe0;
RS_0x7f5a722ed668/0/16 .resolv tri, L_0x1c35ef0, L_0x1c41690, L_0x1c41590, L_0x1c4ce70;
RS_0x7f5a722ed668/0/20 .resolv tri, L_0x1c4cd60, L_0x1c58640, L_0x1c58520, L_0x1c63990;
RS_0x7f5a722ed668/0/24 .resolv tri, L_0x1c63860, L_0x1c6ff70, L_0x1c6fe30, L_0x1c7b440;
RS_0x7f5a722ed668/0/28 .resolv tri, L_0x1c7b2f0, L_0x1c301e0, L_0x1c868c0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f5a722ed668/1/0 .resolv tri, RS_0x7f5a722ed668/0/0, RS_0x7f5a722ed668/0/4, RS_0x7f5a722ed668/0/8, RS_0x7f5a722ed668/0/12;
RS_0x7f5a722ed668/1/4 .resolv tri, RS_0x7f5a722ed668/0/16, RS_0x7f5a722ed668/0/20, RS_0x7f5a722ed668/0/24, RS_0x7f5a722ed668/0/28;
RS_0x7f5a722ed668 .resolv tri, RS_0x7f5a722ed668/1/0, RS_0x7f5a722ed668/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1a129f0_0 .net8 "int_carryout", 30 0, RS_0x7f5a722ed668; 31 drivers
v0x1a12c30_0 .net "invertB", 0 0, v0x1a111e0_0; 1 drivers
v0x1a12cb0_0 .net "muxIndex", 2 0, v0x1a11260_0; 1 drivers
v0x1a12b00_0 .alias "operandA", 31 0, v0x1afc780_0;
v0x1a12b80_0 .net "operandB", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x1a12e80_0 .net "othercontrolsignal", 0 0, v0x198a9d0_0; 1 drivers
v0x1a12f00_0 .alias "overflow", 0 0, v0x1afdb00_0;
v0x1a12d30_0 .alias "result", 31 0, v0x1afc440_0;
v0x1a12db0_0 .net "resultFirst", 0 0, L_0x1c92460; 1 drivers
v0x1a13180_0 .net "sltValue", 0 0, L_0x1c995c0; 1 drivers
v0x1a13200_0 .net "sub_b", 0 0, L_0x1c1ea50; 1 drivers
v0x1a12f80_0 .net "sub_carryout", 0 0, L_0x1c9a6c0; 1 drivers
v0x1a13000_0 .net "sub_sumleft", 0 0, L_0x1c99fa0; 1 drivers
v0x1a13410_0 .alias "zero", 0 0, v0x1afe030_0;
L_0x1bdff30 .part/pv L_0x1be5430, 1, 1, 32;
L_0x1be5a70 .part/pv L_0x1be1aa0, 1, 1, 31;
L_0x1be5b10 .part RS_0x7f5a7236f8e8, 1, 1;
L_0x1be5bb0 .part C4<00000000000000000000000000000100>, 1, 1;
L_0x1be5c50 .part RS_0x7f5a722ed668, 0, 1;
L_0x1beb4b0 .part/pv L_0x1beb020, 2, 1, 32;
L_0x1beb6b0 .part/pv L_0x1be7530, 2, 1, 31;
L_0x1beb750 .part RS_0x7f5a7236f8e8, 2, 1;
L_0x1beb7f0 .part C4<00000000000000000000000000000100>, 2, 1;
L_0x1beb890 .part RS_0x7f5a722ed668, 1, 1;
L_0x1be58c0 .part/pv L_0x1bf0cf0, 3, 1, 32;
L_0x1bf1340 .part/pv L_0x1bed200, 3, 1, 31;
L_0x1bf13e0 .part RS_0x7f5a7236f8e8, 3, 1;
L_0x1bf1480 .part C4<00000000000000000000000000000100>, 3, 1;
L_0x1bf1520 .part RS_0x7f5a722ed668, 2, 1;
L_0x1bf6a20 .part/pv L_0x1bf65f0, 4, 1, 32;
L_0x1bf6be0 .part/pv L_0x1bf2d50, 4, 1, 31;
L_0x1bf6c80 .part RS_0x7f5a7236f8e8, 4, 1;
L_0x1bf6dc0 .part C4<00000000000000000000000000000100>, 4, 1;
L_0x1bf6e60 .part RS_0x7f5a722ed668, 3, 1;
L_0x1bf1180 .part/pv L_0x1bfc1b0, 5, 1, 32;
L_0x1bfc810 .part/pv L_0x1bf86c0, 5, 1, 31;
L_0x1bf7010 .part RS_0x7f5a7236f8e8, 5, 1;
L_0x1bfc970 .part C4<00000000000000000000000000000100>, 5, 1;
L_0x1bfc8b0 .part RS_0x7f5a722ed668, 4, 1;
L_0x1c02230 .part/pv L_0x1c01da0, 6, 1, 32;
L_0x1bfca10 .part/pv L_0x1bfe2b0, 6, 1, 31;
L_0x1c024c0 .part RS_0x7f5a7236f8e8, 6, 1;
L_0x1c023e0 .part C4<00000000000000000000000000000100>, 6, 1;
L_0x1c02650 .part RS_0x7f5a722ed668, 5, 1;
L_0x1bfc640 .part/pv L_0x1c07a30, 7, 1, 32;
L_0x1bfc770 .part/pv L_0x1c03f40, 7, 1, 31;
L_0x1c026f0 .part RS_0x7f5a7236f8e8, 7, 1;
L_0x1c081b0 .part C4<00000000000000000000000000000100>, 7, 1;
L_0x1c080a0 .part RS_0x7f5a722ed668, 6, 1;
L_0x1c0daa0 .part/pv L_0x1c0d610, 8, 1, 32;
L_0x1c08250 .part/pv L_0x1c09b20, 8, 1, 31;
L_0x1c0dd00 .part RS_0x7f5a7236f8e8, 8, 1;
L_0x1c0dbd0 .part C4<00000000000000000000000000000100>, 8, 1;
L_0x1c0dff0 .part RS_0x7f5a722ed668, 7, 1;
L_0x1c07ec0 .part/pv L_0x1c13390, 9, 1, 32;
L_0x1c07ff0 .part/pv L_0x1c0f8a0, 9, 1, 31;
L_0x1c0e2a0 .part RS_0x7f5a7236f8e8, 9, 1;
L_0x1c0e340 .part C4<00000000000000000000000000000100>, 9, 1;
L_0x1c13b80 .part RS_0x7f5a722ed668, 8, 1;
L_0x1c18e60 .part/pv L_0x1c189d0, 10, 1, 32;
L_0x1c13a10 .part/pv L_0x1c154d0, 10, 1, 31;
L_0x1c13ab0 .part RS_0x7f5a7236f8e8, 10, 1;
L_0x1c19120 .part C4<00000000000000000000000000000100>, 10, 1;
L_0x1c191c0 .part RS_0x7f5a722ed668, 9, 1;
L_0x1a11580 .part/pv L_0x1c1e5e0, 11, 1, 32;
L_0x1c13820 .part/pv L_0x1c1aaf0, 11, 1, 31;
L_0x1c138c0 .part RS_0x7f5a7236f8e8, 11, 1;
L_0x1c13960 .part C4<00000000000000000000000000000100>, 11, 1;
L_0x1c19260 .part RS_0x7f5a722ed668, 10, 1;
L_0x1c248d0 .part/pv L_0x1c24440, 12, 1, 32;
L_0x1c1f1c0 .part/pv L_0x1c20950, 12, 1, 31;
L_0x1c1f260 .part RS_0x7f5a7236f8e8, 12, 1;
L_0x1c24be0 .part C4<00000000000000000000000000000100>, 12, 1;
L_0x1c24c80 .part RS_0x7f5a722ed668, 11, 1;
L_0x1c1efc0 .part/pv L_0x1c2a030, 13, 1, 32;
L_0x1c1f0f0 .part/pv L_0x1c26520, 13, 1, 31;
L_0x1c24d20 .part RS_0x7f5a7236f8e8, 13, 1;
L_0x1c24dc0 .part C4<00000000000000000000000000000100>, 13, 1;
L_0x1c24e60 .part RS_0x7f5a722ed668, 12, 1;
L_0x1c300b0 .part/pv L_0x1c2fc20, 14, 1, 32;
L_0x1c2a6d0 .part/pv L_0x1c2c130, 14, 1, 31;
L_0x1c2a770 .part RS_0x7f5a7236f8e8, 14, 1;
L_0x1c2a810 .part C4<00000000000000000000000000000100>, 14, 1;
L_0x1c30590 .part RS_0x7f5a722ed668, 13, 1;
L_0x1c2a4c0 .part/pv L_0x1c35930, 15, 1, 32;
L_0x1c2a5f0 .part/pv L_0x1c31e40, 15, 1, 31;
L_0x1c30630 .part RS_0x7f5a7236f8e8, 15, 1;
L_0x1c306d0 .part C4<00000000000000000000000000000100>, 15, 1;
L_0x1c30770 .part RS_0x7f5a722ed668, 14, 1;
L_0x1c3b5b0 .part/pv L_0x1c3b120, 16, 1, 32;
L_0x1c35fe0 .part/pv L_0x1c37a10, 16, 1, 31;
L_0x1c36080 .part RS_0x7f5a7236f8e8, 16, 1;
L_0x1c36120 .part C4<00000000000000000000000000000100>, 16, 1;
L_0x1c0dee0 .part RS_0x7f5a722ed668, 15, 1;
L_0x1c35dc0 .part/pv L_0x1c40fd0, 17, 1, 32;
L_0x1c35ef0 .part/pv L_0x1c3d4a0, 17, 1, 31;
L_0x1c3bf80 .part RS_0x7f5a7236f8e8, 17, 1;
L_0x1c3c020 .part C4<00000000000000000000000000000100>, 17, 1;
L_0x1c3c0c0 .part RS_0x7f5a722ed668, 16, 1;
L_0x1c47050 .part/pv L_0x1c46bc0, 18, 1, 32;
L_0x1c41690 .part/pv L_0x1c430d0, 18, 1, 31;
L_0x1c41730 .part RS_0x7f5a7236f8e8, 18, 1;
L_0x1c417d0 .part C4<00000000000000000000000000000100>, 18, 1;
L_0x1c41870 .part RS_0x7f5a722ed668, 17, 1;
L_0x1c41460 .part/pv L_0x1c4c7a0, 19, 1, 32;
L_0x1c41590 .part/pv L_0x1c48cb0, 19, 1, 31;
L_0x1c47180 .part RS_0x7f5a7236f8e8, 19, 1;
L_0x1c47220 .part C4<00000000000000000000000000000100>, 19, 1;
L_0x1c472c0 .part RS_0x7f5a722ed668, 18, 1;
L_0x1c52820 .part/pv L_0x1c52390, 20, 1, 32;
L_0x1c4ce70 .part/pv L_0x1c4e8a0, 20, 1, 31;
L_0x1c4cf10 .part RS_0x7f5a7236f8e8, 20, 1;
L_0x1c4cfb0 .part C4<00000000000000000000000000000100>, 20, 1;
L_0x1c4d050 .part RS_0x7f5a722ed668, 19, 1;
L_0x1c4cc30 .part/pv L_0x1c57f60, 21, 1, 32;
L_0x1c4cd60 .part/pv L_0x1c54470, 21, 1, 31;
L_0x1c52950 .part RS_0x7f5a7236f8e8, 21, 1;
L_0x1c529f0 .part C4<00000000000000000000000000000100>, 21, 1;
L_0x1c52a90 .part RS_0x7f5a722ed668, 20, 1;
L_0x1c5db50 .part/pv L_0x1c5d6c0, 22, 1, 32;
L_0x1c58640 .part/pv L_0x1c59cf0, 22, 1, 31;
L_0x1c586e0 .part RS_0x7f5a7236f8e8, 22, 1;
L_0x1c58780 .part C4<00000000000000000000000000000100>, 22, 1;
L_0x1c58820 .part RS_0x7f5a722ed668, 21, 1;
L_0x1c583f0 .part/pv L_0x1c632a0, 23, 1, 32;
L_0x1c58520 .part/pv L_0x1c5f7b0, 23, 1, 31;
L_0x1c5dc80 .part RS_0x7f5a7236f8e8, 23, 1;
L_0x1c5dd20 .part C4<00000000000000000000000000000100>, 23, 1;
L_0x1c5ddc0 .part RS_0x7f5a722ed668, 22, 1;
L_0x1c6a0f0 .part/pv L_0x1c69c60, 24, 1, 32;
L_0x1c63990 .part/pv L_0x1c65380, 24, 1, 31;
L_0x1c63a30 .part RS_0x7f5a7236f8e8, 24, 1;
L_0x1c63ad0 .part C4<00000000000000000000000000000100>, 24, 1;
L_0x1c63b70 .part RS_0x7f5a722ed668, 23, 1;
L_0x1c63730 .part/pv L_0x1c6f870, 25, 1, 32;
L_0x1c63860 .part/pv L_0x1c6bd80, 25, 1, 31;
L_0x1c6a220 .part RS_0x7f5a7236f8e8, 25, 1;
L_0x1c6a2c0 .part C4<00000000000000000000000000000100>, 25, 1;
L_0x1c6a360 .part RS_0x7f5a722ed668, 24, 1;
L_0x1c75910 .part/pv L_0x1c75480, 26, 1, 32;
L_0x1c6ff70 .part/pv L_0x1c71990, 26, 1, 31;
L_0x1c70010 .part RS_0x7f5a7236f8e8, 26, 1;
L_0x1c700b0 .part C4<00000000000000000000000000000100>, 26, 1;
L_0x1c70150 .part RS_0x7f5a722ed668, 25, 1;
L_0x1c6fd00 .part/pv L_0x1c7ad30, 27, 1, 32;
L_0x1c6fe30 .part/pv L_0x1c77300, 27, 1, 31;
L_0x1c6fed0 .part RS_0x7f5a7236f8e8, 27, 1;
L_0x1c75a40 .part C4<00000000000000000000000000000100>, 27, 1;
L_0x1c75ae0 .part RS_0x7f5a722ed668, 26, 1;
L_0x1c80da0 .part/pv L_0x1c80910, 28, 1, 32;
L_0x1c7b440 .part/pv L_0x1c7ce20, 28, 1, 31;
L_0x1c7b4e0 .part RS_0x7f5a7236f8e8, 28, 1;
L_0x1c7b580 .part C4<00000000000000000000000000000100>, 28, 1;
L_0x1c7b620 .part RS_0x7f5a722ed668, 27, 1;
L_0x1c7b1c0 .part/pv L_0x1c86430, 29, 1, 32;
L_0x1c7b2f0 .part/pv L_0x1c82940, 29, 1, 31;
L_0x1c7b390 .part RS_0x7f5a7236f8e8, 29, 1;
L_0x1c80ed0 .part C4<00000000000000000000000000000100>, 29, 1;
L_0x1c80f70 .part RS_0x7f5a722ed668, 28, 1;
L_0x1c8cbf0 .part/pv L_0x1c8c760, 30, 1, 32;
L_0x1c301e0 .part/pv L_0x1c88c70, 30, 1, 31;
L_0x1c30280 .part RS_0x7f5a7236f8e8, 30, 1;
L_0x1c86b50 .part C4<00000000000000000000000000000100>, 30, 1;
L_0x1c86bf0 .part RS_0x7f5a722ed668, 29, 1;
L_0x1c868c0 .part/pv L_0x1c8e970, 0, 1, 31;
L_0x1c86960 .part RS_0x7f5a7236f8e8, 0, 1;
L_0x1c86a00 .part C4<00000000000000000000000000000100>, 0, 1;
L_0x1c1e920 .part/pv L_0x1c97de0, 31, 1, 32;
L_0x1c92b90 .part RS_0x7f5a7236f8e8, 31, 1;
L_0x1c92c30 .part C4<00000000000000000000000000000100>, 31, 1;
L_0x1c3b960 .part RS_0x7f5a722ed668, 30, 1;
L_0x1c92f80 .part RS_0x7f5a722ed668, 30, 1;
L_0x1c1ead0 .part C4<00000000000000000000000000000100>, 31, 1;
L_0x1c9a880 .part RS_0x7f5a7236f8e8, 31, 1;
L_0x1c99520 .part RS_0x7f5a722ed668, 30, 1;
L_0x1c9bad0 .part/pv L_0x1c9b9c0, 0, 1, 32;
L_0x1c9a920 .part v0x1a11260_0, 2, 1;
L_0x1c9c220 .part RS_0x7f5a7236fdf8, 0, 1;
L_0x1c9bb70 .part RS_0x7f5a7236fdf8, 1, 1;
L_0x1c9bc60 .part RS_0x7f5a7236fdf8, 2, 1;
L_0x1c9bd50 .part RS_0x7f5a7236fdf8, 3, 1;
L_0x1c9be40 .part RS_0x7f5a7236fdf8, 4, 1;
L_0x1c9bf30 .part RS_0x7f5a7236fdf8, 5, 1;
L_0x1c9c860 .part RS_0x7f5a7236fdf8, 6, 1;
L_0x1c9c310 .part RS_0x7f5a7236fdf8, 7, 1;
L_0x1c9c3b0 .part RS_0x7f5a7236fdf8, 8, 1;
L_0x1c9c4a0 .part RS_0x7f5a7236fdf8, 9, 1;
L_0x1c9c590 .part RS_0x7f5a7236fdf8, 10, 1;
L_0x1c9c680 .part RS_0x7f5a7236fdf8, 11, 1;
L_0x1c9c770 .part RS_0x7f5a7236fdf8, 12, 1;
L_0x1c9ce90 .part RS_0x7f5a7236fdf8, 13, 1;
L_0x1c9cf30 .part RS_0x7f5a7236fdf8, 14, 1;
L_0x1c9ab80 .part RS_0x7f5a7236fdf8, 15, 1;
L_0x1c9c900 .part RS_0x7f5a7236fdf8, 16, 1;
L_0x1c9c9a0 .part RS_0x7f5a7236fdf8, 17, 1;
L_0x1c9ca40 .part RS_0x7f5a7236fdf8, 18, 1;
L_0x1c9cae0 .part RS_0x7f5a7236fdf8, 19, 1;
L_0x1c9cbd0 .part RS_0x7f5a7236fdf8, 20, 1;
L_0x1c9ccc0 .part RS_0x7f5a7236fdf8, 21, 1;
L_0x1c9cdb0 .part RS_0x7f5a7236fdf8, 22, 1;
L_0x1c9d5b0 .part RS_0x7f5a7236fdf8, 23, 1;
L_0x1c9d6a0 .part RS_0x7f5a7236fdf8, 24, 1;
L_0x1c9ac70 .part RS_0x7f5a7236fdf8, 25, 1;
L_0x1c9cfd0 .part RS_0x7f5a7236fdf8, 26, 1;
L_0x1c9d0c0 .part RS_0x7f5a7236fdf8, 27, 1;
L_0x1c9d1b0 .part RS_0x7f5a7236fdf8, 28, 1;
L_0x1c9d2a0 .part RS_0x7f5a7236fdf8, 29, 1;
L_0x1c9c070 .part RS_0x7f5a7236fdf8, 30, 1;
L_0x1c9ad60 .part RS_0x7f5a7236fdf8, 31, 1;
S_0x1a11070 .scope module, "controlLUT" "ALUcontrolLUT" 2 95, 2 144, S_0x1919f80;
 .timescale -9 -12;
v0x1a11160_0 .alias "ALUcommand", 2 0, v0x1a12970_0;
v0x1a111e0_0 .var "invertB", 0 0;
v0x1a11260_0 .var "muxindex", 2 0;
v0x198a9d0_0 .var "othercontrolsignal", 0 0;
E_0x19f64a0 .event edge, v0x1a11160_0;
S_0x1a0a570 .scope module, "aluFirst" "ALU_1bit" 2 100, 2 3, S_0x1919f80;
 .timescale -9 -12;
L_0x1c86c90/d .functor NOT 1, L_0x1c86a00, C4<0>, C4<0>, C4<0>;
L_0x1c86c90 .delay (10000,10000,10000) L_0x1c86c90/d;
v0x198a540_0 .alias "carryin", 0 0, v0x1a12c30_0;
v0x198a5e0_0 .net "carryout", 0 0, L_0x1c8e970; 1 drivers
v0x198a660_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x198a6e0_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x198a760_0 .net "notB", 0 0, L_0x1c86c90; 1 drivers
v0x198a7e0_0 .net "operandA", 0 0, L_0x1c86960; 1 drivers
v0x198a860_0 .net "operandB", 0 0, L_0x1c86a00; 1 drivers
v0x1a10ac0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1a10b40_0 .alias "result", 0 0, v0x1a12db0_0;
v0x1a10bc0_0 .net "trueB", 0 0, L_0x1c8d880; 1 drivers
v0x1a10c40_0 .net "wAddSub", 0 0, L_0x1c8e2a0; 1 drivers
v0x1a10d50_0 .net "wNandAnd", 0 0, L_0x1c8fa30; 1 drivers
v0x1a10e60_0 .net "wNorOr", 0 0, L_0x1c90470; 1 drivers
v0x1a10f70_0 .net "wXor", 0 0, L_0x1c8efd0; 1 drivers
L_0x1c92590 .part v0x1a11260_0, 0, 1;
L_0x1c92650 .part v0x1a11260_0, 1, 1;
L_0x1c92780 .part v0x1a11260_0, 2, 1;
S_0x1a0fa50 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a0a570;
 .timescale -9 -12;
L_0x1c86d50/d .functor NAND 1, L_0x1c86c90, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c86d50 .delay (20000,20000,20000) L_0x1c86d50/d;
L_0x1c86e30/d .functor NOT 1, L_0x1c86d50, C4<0>, C4<0>, C4<0>;
L_0x1c86e30 .delay (10000,10000,10000) L_0x1c86e30/d;
L_0x1c86ef0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c86ef0 .delay (10000,10000,10000) L_0x1c86ef0/d;
L_0x1c8d560/d .functor NAND 1, L_0x1c86a00, L_0x1c86ef0, C4<1>, C4<1>;
L_0x1c8d560 .delay (20000,20000,20000) L_0x1c8d560/d;
L_0x1c8d610/d .functor NOT 1, L_0x1c8d560, C4<0>, C4<0>, C4<0>;
L_0x1c8d610 .delay (10000,10000,10000) L_0x1c8d610/d;
L_0x1c8d700/d .functor NOR 1, L_0x1c8d610, L_0x1c86e30, C4<0>, C4<0>;
L_0x1c8d700 .delay (20000,20000,20000) L_0x1c8d700/d;
L_0x1c8d880/d .functor NOT 1, L_0x1c8d700, C4<0>, C4<0>, C4<0>;
L_0x1c8d880 .delay (10000,10000,10000) L_0x1c8d880/d;
v0x1a0fb40_0 .net "and_in0ncom", 0 0, L_0x1c8d610; 1 drivers
v0x1a0fc00_0 .net "and_in1com", 0 0, L_0x1c86e30; 1 drivers
v0x1a0fca0_0 .alias "in0", 0 0, v0x198a860_0;
v0x1a0fd20_0 .alias "in1", 0 0, v0x198a760_0;
v0x1a0fda0_0 .net "nand_in0ncom", 0 0, L_0x1c8d560; 1 drivers
v0x1a0fe40_0 .net "nand_in1com", 0 0, L_0x1c86d50; 1 drivers
v0x1a0fee0_0 .net "ncom", 0 0, L_0x1c86ef0; 1 drivers
v0x1a0ff80_0 .net "nor_wire", 0 0, L_0x1c8d700; 1 drivers
v0x1a10070_0 .alias "result", 0 0, v0x1a10bc0_0;
v0x1a10140_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x1a0e760 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a0a570;
 .timescale -9 -12;
L_0x1c8e3b0/d .functor NAND 1, L_0x1c86960, L_0x1c8d880, C4<1>, C4<1>;
L_0x1c8e3b0 .delay (20000,20000,20000) L_0x1c8e3b0/d;
L_0x1c8e540/d .functor NOT 1, L_0x1c8e3b0, C4<0>, C4<0>, C4<0>;
L_0x1c8e540 .delay (10000,10000,10000) L_0x1c8e540/d;
L_0x1c8e630/d .functor NAND 1, v0x1a111e0_0, L_0x1c8dd20, C4<1>, C4<1>;
L_0x1c8e630 .delay (20000,20000,20000) L_0x1c8e630/d;
L_0x1c8e6f0/d .functor NOT 1, L_0x1c8e630, C4<0>, C4<0>, C4<0>;
L_0x1c8e6f0 .delay (10000,10000,10000) L_0x1c8e6f0/d;
L_0x1c8e800/d .functor NOR 1, L_0x1c8e6f0, L_0x1c8e540, C4<0>, C4<0>;
L_0x1c8e800 .delay (20000,20000,20000) L_0x1c8e800/d;
L_0x1c8e970/d .functor NOT 1, L_0x1c8e800, C4<0>, C4<0>, C4<0>;
L_0x1c8e970 .delay (10000,10000,10000) L_0x1c8e970/d;
v0x1a0f320_0 .alias "a", 0 0, v0x198a7e0_0;
v0x1a0f430_0 .net "and_ab", 0 0, L_0x1c8e540; 1 drivers
v0x1a0f4d0_0 .net "and_xor_ab_c", 0 0, L_0x1c8e6f0; 1 drivers
v0x1a0f570_0 .alias "b", 0 0, v0x1a10bc0_0;
v0x1a0f5f0_0 .alias "carryin", 0 0, v0x1a12c30_0;
v0x1a0f670_0 .alias "carryout", 0 0, v0x198a5e0_0;
v0x1a0f730_0 .net "nand_ab", 0 0, L_0x1c8e3b0; 1 drivers
v0x1a0f7b0_0 .net "nand_xor_ab_c", 0 0, L_0x1c8e630; 1 drivers
v0x1a0f850_0 .net "nco", 0 0, L_0x1c8e800; 1 drivers
v0x1a0f8f0_0 .alias "sum", 0 0, v0x1a10c40_0;
v0x1a0f9d0_0 .net "xor_ab", 0 0, L_0x1c8dd20; 1 drivers
S_0x1a0edd0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a0e760;
 .timescale -9 -12;
L_0x1c8d9b0/d .functor NAND 1, L_0x1c86960, L_0x1c8d880, C4<1>, C4<1>;
L_0x1c8d9b0 .delay (20000,20000,20000) L_0x1c8d9b0/d;
L_0x1c8da50/d .functor NOR 1, L_0x1c86960, L_0x1c8d880, C4<0>, C4<0>;
L_0x1c8da50 .delay (20000,20000,20000) L_0x1c8da50/d;
L_0x1c8daf0/d .functor NOT 1, L_0x1c8da50, C4<0>, C4<0>, C4<0>;
L_0x1c8daf0 .delay (10000,10000,10000) L_0x1c8daf0/d;
L_0x1c8dbe0/d .functor NAND 1, L_0x1c8daf0, L_0x1c8d9b0, C4<1>, C4<1>;
L_0x1c8dbe0 .delay (20000,20000,20000) L_0x1c8dbe0/d;
L_0x1c8dd20/d .functor NOT 1, L_0x1c8dbe0, C4<0>, C4<0>, C4<0>;
L_0x1c8dd20 .delay (10000,10000,10000) L_0x1c8dd20/d;
v0x1a0eec0_0 .alias "a", 0 0, v0x198a7e0_0;
v0x1a0ef60_0 .alias "b", 0 0, v0x1a10bc0_0;
v0x1a0f000_0 .net "nand_ab", 0 0, L_0x1c8d9b0; 1 drivers
v0x1a0f0a0_0 .net "nor_ab", 0 0, L_0x1c8da50; 1 drivers
v0x1a0f120_0 .net "nxor_ab", 0 0, L_0x1c8dbe0; 1 drivers
v0x1a0f1c0_0 .net "or_ab", 0 0, L_0x1c8daf0; 1 drivers
v0x1a0f2a0_0 .alias "result", 0 0, v0x1a0f9d0_0;
S_0x1a0e850 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a0e760;
 .timescale -9 -12;
L_0x1c8de50/d .functor NAND 1, L_0x1c8dd20, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c8de50 .delay (20000,20000,20000) L_0x1c8de50/d;
L_0x1c8dfc0/d .functor NOR 1, L_0x1c8dd20, v0x1a111e0_0, C4<0>, C4<0>;
L_0x1c8dfc0 .delay (20000,20000,20000) L_0x1c8dfc0/d;
L_0x1c8e080/d .functor NOT 1, L_0x1c8dfc0, C4<0>, C4<0>, C4<0>;
L_0x1c8e080 .delay (10000,10000,10000) L_0x1c8e080/d;
L_0x1c8e140/d .functor NAND 1, L_0x1c8e080, L_0x1c8de50, C4<1>, C4<1>;
L_0x1c8e140 .delay (20000,20000,20000) L_0x1c8e140/d;
L_0x1c8e2a0/d .functor NOT 1, L_0x1c8e140, C4<0>, C4<0>, C4<0>;
L_0x1c8e2a0 .delay (10000,10000,10000) L_0x1c8e2a0/d;
v0x1a0e940_0 .alias "a", 0 0, v0x1a0f9d0_0;
v0x1a0e9e0_0 .alias "b", 0 0, v0x1a12c30_0;
v0x1a0ea60_0 .net "nand_ab", 0 0, L_0x1c8de50; 1 drivers
v0x1a0eb00_0 .net "nor_ab", 0 0, L_0x1c8dfc0; 1 drivers
v0x1a0eb80_0 .net "nxor_ab", 0 0, L_0x1c8e140; 1 drivers
v0x1a0ec20_0 .net "or_ab", 0 0, L_0x1c8e080; 1 drivers
v0x1a0ed00_0 .alias "result", 0 0, v0x1a10c40_0;
S_0x1a0e210 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a0a570;
 .timescale -9 -12;
L_0x1c8eb30/d .functor NAND 1, L_0x1c86960, L_0x1c86a00, C4<1>, C4<1>;
L_0x1c8eb30 .delay (20000,20000,20000) L_0x1c8eb30/d;
L_0x1c8ec10/d .functor NOR 1, L_0x1c86960, L_0x1c86a00, C4<0>, C4<0>;
L_0x1c8ec10 .delay (20000,20000,20000) L_0x1c8ec10/d;
L_0x1c8eda0/d .functor NOT 1, L_0x1c8ec10, C4<0>, C4<0>, C4<0>;
L_0x1c8eda0 .delay (10000,10000,10000) L_0x1c8eda0/d;
L_0x1c8ee90/d .functor NAND 1, L_0x1c8eda0, L_0x1c8eb30, C4<1>, C4<1>;
L_0x1c8ee90 .delay (20000,20000,20000) L_0x1c8ee90/d;
L_0x1c8efd0/d .functor NOT 1, L_0x1c8ee90, C4<0>, C4<0>, C4<0>;
L_0x1c8efd0 .delay (10000,10000,10000) L_0x1c8efd0/d;
v0x1a0e300_0 .alias "a", 0 0, v0x198a7e0_0;
v0x1a0e380_0 .alias "b", 0 0, v0x198a860_0;
v0x1a0e450_0 .net "nand_ab", 0 0, L_0x1c8eb30; 1 drivers
v0x1a0e4d0_0 .net "nor_ab", 0 0, L_0x1c8ec10; 1 drivers
v0x1a0e550_0 .net "nxor_ab", 0 0, L_0x1c8ee90; 1 drivers
v0x1a0e5d0_0 .net "or_ab", 0 0, L_0x1c8eda0; 1 drivers
v0x1a0e690_0 .alias "result", 0 0, v0x1a10f70_0;
S_0x1a0d650 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a0a570;
 .timescale -9 -12;
L_0x1c8f120/d .functor NAND 1, L_0x1c86960, L_0x1c86a00, C4<1>, C4<1>;
L_0x1c8f120 .delay (20000,20000,20000) L_0x1c8f120/d;
L_0x1c8f270/d .functor NOT 1, L_0x1c8f120, C4<0>, C4<0>, C4<0>;
L_0x1c8f270 .delay (10000,10000,10000) L_0x1c8f270/d;
v0x1a0dec0_0 .alias "a", 0 0, v0x198a7e0_0;
v0x1a0df60_0 .net "and_ab", 0 0, L_0x1c8f270; 1 drivers
v0x1a0dfe0_0 .alias "b", 0 0, v0x198a860_0;
v0x1a0e060_0 .net "nand_ab", 0 0, L_0x1c8f120; 1 drivers
v0x1a0e110_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1a0e190_0 .alias "result", 0 0, v0x1a10d50_0;
S_0x1a0d740 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a0d650;
 .timescale -9 -12;
L_0x1c8f3a0/d .functor NAND 1, L_0x1c8f270, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c8f3a0 .delay (20000,20000,20000) L_0x1c8f3a0/d;
L_0x1c8f480/d .functor NOT 1, L_0x1c8f3a0, C4<0>, C4<0>, C4<0>;
L_0x1c8f480 .delay (10000,10000,10000) L_0x1c8f480/d;
L_0x1c8f590/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c8f590 .delay (10000,10000,10000) L_0x1c8f590/d;
L_0x1c8f650/d .functor NAND 1, L_0x1c8f120, L_0x1c8f590, C4<1>, C4<1>;
L_0x1c8f650 .delay (20000,20000,20000) L_0x1c8f650/d;
L_0x1c8f7a0/d .functor NOT 1, L_0x1c8f650, C4<0>, C4<0>, C4<0>;
L_0x1c8f7a0 .delay (10000,10000,10000) L_0x1c8f7a0/d;
L_0x1c8f890/d .functor NOR 1, L_0x1c8f7a0, L_0x1c8f480, C4<0>, C4<0>;
L_0x1c8f890 .delay (20000,20000,20000) L_0x1c8f890/d;
L_0x1c8fa30/d .functor NOT 1, L_0x1c8f890, C4<0>, C4<0>, C4<0>;
L_0x1c8fa30 .delay (10000,10000,10000) L_0x1c8fa30/d;
v0x1a0d830_0 .net "and_in0ncom", 0 0, L_0x1c8f7a0; 1 drivers
v0x1a0d8b0_0 .net "and_in1com", 0 0, L_0x1c8f480; 1 drivers
v0x1a0d930_0 .alias "in0", 0 0, v0x1a0e060_0;
v0x1a0d9d0_0 .alias "in1", 0 0, v0x1a0df60_0;
v0x1a0da50_0 .net "nand_in0ncom", 0 0, L_0x1c8f650; 1 drivers
v0x1a0daf0_0 .net "nand_in1com", 0 0, L_0x1c8f3a0; 1 drivers
v0x1a0dbd0_0 .net "ncom", 0 0, L_0x1c8f590; 1 drivers
v0x1a0dc70_0 .net "nor_wire", 0 0, L_0x1c8f890; 1 drivers
v0x1a0dd10_0 .alias "result", 0 0, v0x1a10d50_0;
v0x1a0dde0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1a0cb90 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a0a570;
 .timescale -9 -12;
L_0x1c8fb60/d .functor NOR 1, L_0x1c86960, L_0x1c86a00, C4<0>, C4<0>;
L_0x1c8fb60 .delay (20000,20000,20000) L_0x1c8fb60/d;
L_0x1c8fcb0/d .functor NOT 1, L_0x1c8fb60, C4<0>, C4<0>, C4<0>;
L_0x1c8fcb0 .delay (10000,10000,10000) L_0x1c8fcb0/d;
v0x1a0d310_0 .alias "a", 0 0, v0x198a7e0_0;
v0x1a0d3b0_0 .alias "b", 0 0, v0x198a860_0;
v0x1a0d450_0 .net "nor_ab", 0 0, L_0x1c8fb60; 1 drivers
v0x1a0d4d0_0 .net "or_ab", 0 0, L_0x1c8fcb0; 1 drivers
v0x1a0d550_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1a0d5d0_0 .alias "result", 0 0, v0x1a10e60_0;
S_0x1a0cc80 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a0cb90;
 .timescale -9 -12;
L_0x1c8fde0/d .functor NAND 1, L_0x1c8fcb0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c8fde0 .delay (20000,20000,20000) L_0x1c8fde0/d;
L_0x1c8fec0/d .functor NOT 1, L_0x1c8fde0, C4<0>, C4<0>, C4<0>;
L_0x1c8fec0 .delay (10000,10000,10000) L_0x1c8fec0/d;
L_0x1c8ffd0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c8ffd0 .delay (10000,10000,10000) L_0x1c8ffd0/d;
L_0x1c90090/d .functor NAND 1, L_0x1c8fb60, L_0x1c8ffd0, C4<1>, C4<1>;
L_0x1c90090 .delay (20000,20000,20000) L_0x1c90090/d;
L_0x1c901e0/d .functor NOT 1, L_0x1c90090, C4<0>, C4<0>, C4<0>;
L_0x1c901e0 .delay (10000,10000,10000) L_0x1c901e0/d;
L_0x1c902d0/d .functor NOR 1, L_0x1c901e0, L_0x1c8fec0, C4<0>, C4<0>;
L_0x1c902d0 .delay (20000,20000,20000) L_0x1c902d0/d;
L_0x1c90470/d .functor NOT 1, L_0x1c902d0, C4<0>, C4<0>, C4<0>;
L_0x1c90470 .delay (10000,10000,10000) L_0x1c90470/d;
v0x1a0cd70_0 .net "and_in0ncom", 0 0, L_0x1c901e0; 1 drivers
v0x1a0cdf0_0 .net "and_in1com", 0 0, L_0x1c8fec0; 1 drivers
v0x1a0ce70_0 .alias "in0", 0 0, v0x1a0d450_0;
v0x1a0cef0_0 .alias "in1", 0 0, v0x1a0d4d0_0;
v0x1a0cf70_0 .net "nand_in0ncom", 0 0, L_0x1c90090; 1 drivers
v0x1a0cff0_0 .net "nand_in1com", 0 0, L_0x1c8fde0; 1 drivers
v0x1a0d070_0 .net "ncom", 0 0, L_0x1c8ffd0; 1 drivers
v0x1a0d0f0_0 .net "nor_wire", 0 0, L_0x1c902d0; 1 drivers
v0x1a0d1c0_0 .alias "result", 0 0, v0x1a10e60_0;
v0x1a0d290_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1a0a660 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a0a570;
 .timescale -9 -12;
v0x1a0c3f0_0 .alias "in0", 0 0, v0x1a10c40_0;
v0x1a0c470_0 .alias "in1", 0 0, v0x1a10f70_0;
v0x1a0c520_0 .alias "in2", 0 0, v0x1a10d50_0;
v0x1a0c5d0_0 .alias "in3", 0 0, v0x1a10e60_0;
v0x1a0c6b0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a0c760_0 .alias "result", 0 0, v0x1a12db0_0;
v0x1a0c7e0_0 .net "sel0", 0 0, L_0x1c92590; 1 drivers
v0x1a0c860_0 .net "sel1", 0 0, L_0x1c92650; 1 drivers
v0x1a0c8e0_0 .net "sel2", 0 0, L_0x1c92780; 1 drivers
v0x1a0c960_0 .net "w0", 0 0, L_0x1c90c30; 1 drivers
v0x1a0ca40_0 .net "w1", 0 0, L_0x1c913b0; 1 drivers
v0x1a0cac0_0 .net "w2", 0 0, L_0x1c91c00; 1 drivers
S_0x1a0bca0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a0a660;
 .timescale -9 -12;
L_0x1c905a0/d .functor NAND 1, L_0x1c8efd0, L_0x1c92590, C4<1>, C4<1>;
L_0x1c905a0 .delay (20000,20000,20000) L_0x1c905a0/d;
L_0x1c90680/d .functor NOT 1, L_0x1c905a0, C4<0>, C4<0>, C4<0>;
L_0x1c90680 .delay (10000,10000,10000) L_0x1c90680/d;
L_0x1c90790/d .functor NOT 1, L_0x1c92590, C4<0>, C4<0>, C4<0>;
L_0x1c90790 .delay (10000,10000,10000) L_0x1c90790/d;
L_0x1c908e0/d .functor NAND 1, L_0x1c8e2a0, L_0x1c90790, C4<1>, C4<1>;
L_0x1c908e0 .delay (20000,20000,20000) L_0x1c908e0/d;
L_0x1c909a0/d .functor NOT 1, L_0x1c908e0, C4<0>, C4<0>, C4<0>;
L_0x1c909a0 .delay (10000,10000,10000) L_0x1c909a0/d;
L_0x1c90a90/d .functor NOR 1, L_0x1c909a0, L_0x1c90680, C4<0>, C4<0>;
L_0x1c90a90 .delay (20000,20000,20000) L_0x1c90a90/d;
L_0x1c90c30/d .functor NOT 1, L_0x1c90a90, C4<0>, C4<0>, C4<0>;
L_0x1c90c30 .delay (10000,10000,10000) L_0x1c90c30/d;
v0x1a0bd90_0 .net "and_in0ncom", 0 0, L_0x1c909a0; 1 drivers
v0x1a0be50_0 .net "and_in1com", 0 0, L_0x1c90680; 1 drivers
v0x1a0bef0_0 .alias "in0", 0 0, v0x1a10c40_0;
v0x1a0bf90_0 .alias "in1", 0 0, v0x1a10f70_0;
v0x1a0c010_0 .net "nand_in0ncom", 0 0, L_0x1c908e0; 1 drivers
v0x1a0c0b0_0 .net "nand_in1com", 0 0, L_0x1c905a0; 1 drivers
v0x1a0c150_0 .net "ncom", 0 0, L_0x1c90790; 1 drivers
v0x1a0c1f0_0 .net "nor_wire", 0 0, L_0x1c90a90; 1 drivers
v0x1a0c290_0 .alias "result", 0 0, v0x1a0c960_0;
v0x1a0c310_0 .alias "sel0", 0 0, v0x1a0c7e0_0;
S_0x1a0b550 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a0a660;
 .timescale -9 -12;
L_0x1c90d60/d .functor NAND 1, L_0x1c90470, L_0x1c92590, C4<1>, C4<1>;
L_0x1c90d60 .delay (20000,20000,20000) L_0x1c90d60/d;
L_0x1c90e40/d .functor NOT 1, L_0x1c90d60, C4<0>, C4<0>, C4<0>;
L_0x1c90e40 .delay (10000,10000,10000) L_0x1c90e40/d;
L_0x1c90f50/d .functor NOT 1, L_0x1c92590, C4<0>, C4<0>, C4<0>;
L_0x1c90f50 .delay (10000,10000,10000) L_0x1c90f50/d;
L_0x1c91010/d .functor NAND 1, L_0x1c8fa30, L_0x1c90f50, C4<1>, C4<1>;
L_0x1c91010 .delay (20000,20000,20000) L_0x1c91010/d;
L_0x1c91120/d .functor NOT 1, L_0x1c91010, C4<0>, C4<0>, C4<0>;
L_0x1c91120 .delay (10000,10000,10000) L_0x1c91120/d;
L_0x1c91210/d .functor NOR 1, L_0x1c91120, L_0x1c90e40, C4<0>, C4<0>;
L_0x1c91210 .delay (20000,20000,20000) L_0x1c91210/d;
L_0x1c913b0/d .functor NOT 1, L_0x1c91210, C4<0>, C4<0>, C4<0>;
L_0x1c913b0 .delay (10000,10000,10000) L_0x1c913b0/d;
v0x1a0b640_0 .net "and_in0ncom", 0 0, L_0x1c91120; 1 drivers
v0x1a0b700_0 .net "and_in1com", 0 0, L_0x1c90e40; 1 drivers
v0x1a0b7a0_0 .alias "in0", 0 0, v0x1a10d50_0;
v0x1a0b840_0 .alias "in1", 0 0, v0x1a10e60_0;
v0x1a0b8c0_0 .net "nand_in0ncom", 0 0, L_0x1c91010; 1 drivers
v0x1a0b960_0 .net "nand_in1com", 0 0, L_0x1c90d60; 1 drivers
v0x1a0ba00_0 .net "ncom", 0 0, L_0x1c90f50; 1 drivers
v0x1a0baa0_0 .net "nor_wire", 0 0, L_0x1c91210; 1 drivers
v0x1a0bb40_0 .alias "result", 0 0, v0x1a0ca40_0;
v0x1a0bbc0_0 .alias "sel0", 0 0, v0x1a0c7e0_0;
S_0x1a0ae00 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a0a660;
 .timescale -9 -12;
L_0x1c914e0/d .functor NAND 1, L_0x1c913b0, L_0x1c92650, C4<1>, C4<1>;
L_0x1c914e0 .delay (20000,20000,20000) L_0x1c914e0/d;
L_0x1c91650/d .functor NOT 1, L_0x1c914e0, C4<0>, C4<0>, C4<0>;
L_0x1c91650 .delay (10000,10000,10000) L_0x1c91650/d;
L_0x1c91760/d .functor NOT 1, L_0x1c92650, C4<0>, C4<0>, C4<0>;
L_0x1c91760 .delay (10000,10000,10000) L_0x1c91760/d;
L_0x1c91820/d .functor NAND 1, L_0x1c90c30, L_0x1c91760, C4<1>, C4<1>;
L_0x1c91820 .delay (20000,20000,20000) L_0x1c91820/d;
L_0x1c91970/d .functor NOT 1, L_0x1c91820, C4<0>, C4<0>, C4<0>;
L_0x1c91970 .delay (10000,10000,10000) L_0x1c91970/d;
L_0x1c91a60/d .functor NOR 1, L_0x1c91970, L_0x1c91650, C4<0>, C4<0>;
L_0x1c91a60 .delay (20000,20000,20000) L_0x1c91a60/d;
L_0x1c91c00/d .functor NOT 1, L_0x1c91a60, C4<0>, C4<0>, C4<0>;
L_0x1c91c00 .delay (10000,10000,10000) L_0x1c91c00/d;
v0x1a0aef0_0 .net "and_in0ncom", 0 0, L_0x1c91970; 1 drivers
v0x1a0afb0_0 .net "and_in1com", 0 0, L_0x1c91650; 1 drivers
v0x1a0b050_0 .alias "in0", 0 0, v0x1a0c960_0;
v0x1a0b0f0_0 .alias "in1", 0 0, v0x1a0ca40_0;
v0x1a0b170_0 .net "nand_in0ncom", 0 0, L_0x1c91820; 1 drivers
v0x1a0b210_0 .net "nand_in1com", 0 0, L_0x1c914e0; 1 drivers
v0x1a0b2b0_0 .net "ncom", 0 0, L_0x1c91760; 1 drivers
v0x1a0b350_0 .net "nor_wire", 0 0, L_0x1c91a60; 1 drivers
v0x1a0b3f0_0 .alias "result", 0 0, v0x1a0cac0_0;
v0x1a0b470_0 .alias "sel0", 0 0, v0x1a0c860_0;
S_0x1a0a750 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a0a660;
 .timescale -9 -12;
L_0x1c91d30/d .functor NAND 1, C4<0>, L_0x1c92780, C4<1>, C4<1>;
L_0x1c91d30 .delay (20000,20000,20000) L_0x1c91d30/d;
L_0x1c91eb0/d .functor NOT 1, L_0x1c91d30, C4<0>, C4<0>, C4<0>;
L_0x1c91eb0 .delay (10000,10000,10000) L_0x1c91eb0/d;
L_0x1c91fc0/d .functor NOT 1, L_0x1c92780, C4<0>, C4<0>, C4<0>;
L_0x1c91fc0 .delay (10000,10000,10000) L_0x1c91fc0/d;
L_0x1c92080/d .functor NAND 1, L_0x1c91c00, L_0x1c91fc0, C4<1>, C4<1>;
L_0x1c92080 .delay (20000,20000,20000) L_0x1c92080/d;
L_0x1c921d0/d .functor NOT 1, L_0x1c92080, C4<0>, C4<0>, C4<0>;
L_0x1c921d0 .delay (10000,10000,10000) L_0x1c921d0/d;
L_0x1c922c0/d .functor NOR 1, L_0x1c921d0, L_0x1c91eb0, C4<0>, C4<0>;
L_0x1c922c0 .delay (20000,20000,20000) L_0x1c922c0/d;
L_0x1c92460/d .functor NOT 1, L_0x1c922c0, C4<0>, C4<0>, C4<0>;
L_0x1c92460 .delay (10000,10000,10000) L_0x1c92460/d;
v0x1a0a840_0 .net "and_in0ncom", 0 0, L_0x1c921d0; 1 drivers
v0x1a0a8c0_0 .net "and_in1com", 0 0, L_0x1c91eb0; 1 drivers
v0x1a0a960_0 .alias "in0", 0 0, v0x1a0cac0_0;
v0x1a0aa00_0 .alias "in1", 0 0, v0x1a0c6b0_0;
v0x1a0aa80_0 .net "nand_in0ncom", 0 0, L_0x1c92080; 1 drivers
v0x1a0ab20_0 .net "nand_in1com", 0 0, L_0x1c91d30; 1 drivers
v0x1a0abc0_0 .net "ncom", 0 0, L_0x1c91fc0; 1 drivers
v0x1a0ac60_0 .net "nor_wire", 0 0, L_0x1c922c0; 1 drivers
v0x1a0ad00_0 .alias "result", 0 0, v0x1a12db0_0;
v0x1a0ad80_0 .alias "sel0", 0 0, v0x1a0c8e0_0;
S_0x1a03b50 .scope module, "aluLast" "ALU_1bit" 2 112, 2 3, S_0x1919f80;
 .timescale -9 -12;
L_0x1c86aa0/d .functor NOT 1, L_0x1c92c30, C4<0>, C4<0>, C4<0>;
L_0x1c86aa0 .delay (10000,10000,10000) L_0x1c86aa0/d;
v0x1a09a20_0 .net "carryin", 0 0, L_0x1c3b960; 1 drivers
v0x1a09ac0_0 .alias "carryout", 0 0, v0x1afe110_0;
v0x1a09b90_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x1a09c10_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x1a09c90_0 .net "notB", 0 0, L_0x1c86aa0; 1 drivers
v0x1a09d10_0 .net "operandA", 0 0, L_0x1c92b90; 1 drivers
v0x1a09d90_0 .net "operandB", 0 0, L_0x1c92c30; 1 drivers
v0x1a09ea0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1a09f20_0 .net "result", 0 0, L_0x1c97de0; 1 drivers
v0x1a09ff0_0 .net "trueB", 0 0, L_0x1c931d0; 1 drivers
v0x1a0a0d0_0 .net "wAddSub", 0 0, L_0x1c93c50; 1 drivers
v0x1a0a1e0_0 .net "wNandAnd", 0 0, L_0x1c953b0; 1 drivers
v0x1a0a360_0 .net "wNorOr", 0 0, L_0x1c95df0; 1 drivers
v0x1a0a470_0 .net "wXor", 0 0, L_0x1c94930; 1 drivers
L_0x1c97f10 .part v0x1a11260_0, 0, 1;
L_0x1c97fd0 .part v0x1a11260_0, 1, 1;
L_0x1c1e7b0 .part v0x1a11260_0, 2, 1;
S_0x1a09270 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1a03b50;
 .timescale -9 -12;
L_0x1c8d0a0/d .functor NAND 1, L_0x1c86aa0, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c8d0a0 .delay (20000,20000,20000) L_0x1c8d0a0/d;
L_0x1c8d180/d .functor NOT 1, L_0x1c8d0a0, C4<0>, C4<0>, C4<0>;
L_0x1c8d180 .delay (10000,10000,10000) L_0x1c8d180/d;
L_0x1c8d290/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c8d290 .delay (10000,10000,10000) L_0x1c8d290/d;
L_0x1c8d350/d .functor NAND 1, L_0x1c92c30, L_0x1c8d290, C4<1>, C4<1>;
L_0x1c8d350 .delay (20000,20000,20000) L_0x1c8d350/d;
L_0x1c8d460/d .functor NOT 1, L_0x1c8d350, C4<0>, C4<0>, C4<0>;
L_0x1c8d460 .delay (10000,10000,10000) L_0x1c8d460/d;
L_0x1c8d500/d .functor NOR 1, L_0x1c8d460, L_0x1c8d180, C4<0>, C4<0>;
L_0x1c8d500 .delay (20000,20000,20000) L_0x1c8d500/d;
L_0x1c931d0/d .functor NOT 1, L_0x1c8d500, C4<0>, C4<0>, C4<0>;
L_0x1c931d0 .delay (10000,10000,10000) L_0x1c931d0/d;
v0x1a09360_0 .net "and_in0ncom", 0 0, L_0x1c8d460; 1 drivers
v0x1a09400_0 .net "and_in1com", 0 0, L_0x1c8d180; 1 drivers
v0x1a094a0_0 .alias "in0", 0 0, v0x1a09d90_0;
v0x1a09520_0 .alias "in1", 0 0, v0x1a09c90_0;
v0x1a095a0_0 .net "nand_in0ncom", 0 0, L_0x1c8d350; 1 drivers
v0x1a09640_0 .net "nand_in1com", 0 0, L_0x1c8d0a0; 1 drivers
v0x1a096e0_0 .net "ncom", 0 0, L_0x1c8d290; 1 drivers
v0x1a09780_0 .net "nor_wire", 0 0, L_0x1c8d500; 1 drivers
v0x1a09870_0 .alias "result", 0 0, v0x1a09ff0_0;
v0x1a09940_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x1a07f80 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1a03b50;
 .timescale -9 -12;
L_0x1c93d60/d .functor NAND 1, L_0x1c92b90, L_0x1c931d0, C4<1>, C4<1>;
L_0x1c93d60 .delay (20000,20000,20000) L_0x1c93d60/d;
L_0x1c93ef0/d .functor NOT 1, L_0x1c93d60, C4<0>, C4<0>, C4<0>;
L_0x1c93ef0 .delay (10000,10000,10000) L_0x1c93ef0/d;
L_0x1c93fe0/d .functor NAND 1, L_0x1c3b960, L_0x1c93690, C4<1>, C4<1>;
L_0x1c93fe0 .delay (20000,20000,20000) L_0x1c93fe0/d;
L_0x1c940a0/d .functor NOT 1, L_0x1c93fe0, C4<0>, C4<0>, C4<0>;
L_0x1c940a0 .delay (10000,10000,10000) L_0x1c940a0/d;
L_0x1c941b0/d .functor NOR 1, L_0x1c940a0, L_0x1c93ef0, C4<0>, C4<0>;
L_0x1c941b0 .delay (20000,20000,20000) L_0x1c941b0/d;
L_0x1c94320/d .functor NOT 1, L_0x1c941b0, C4<0>, C4<0>, C4<0>;
L_0x1c94320 .delay (10000,10000,10000) L_0x1c94320/d;
v0x1a08b80_0 .alias "a", 0 0, v0x1a09d10_0;
v0x1a08c90_0 .net "and_ab", 0 0, L_0x1c93ef0; 1 drivers
v0x1a08d30_0 .net "and_xor_ab_c", 0 0, L_0x1c940a0; 1 drivers
v0x1a08dd0_0 .alias "b", 0 0, v0x1a09ff0_0;
v0x1a08e50_0 .alias "carryin", 0 0, v0x1a09a20_0;
v0x1a08ed0_0 .alias "carryout", 0 0, v0x1afe110_0;
v0x1a08f90_0 .net "nand_ab", 0 0, L_0x1c93d60; 1 drivers
v0x1a09010_0 .net "nand_xor_ab_c", 0 0, L_0x1c93fe0; 1 drivers
v0x1a09090_0 .net "nco", 0 0, L_0x1c941b0; 1 drivers
v0x1a09110_0 .alias "sum", 0 0, v0x1a0a0d0_0;
v0x1a091f0_0 .net "xor_ab", 0 0, L_0x1c93690; 1 drivers
S_0x1a08630 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a07f80;
 .timescale -9 -12;
L_0x1c93300/d .functor NAND 1, L_0x1c92b90, L_0x1c931d0, C4<1>, C4<1>;
L_0x1c93300 .delay (20000,20000,20000) L_0x1c93300/d;
L_0x1c933a0/d .functor NOR 1, L_0x1c92b90, L_0x1c931d0, C4<0>, C4<0>;
L_0x1c933a0 .delay (20000,20000,20000) L_0x1c933a0/d;
L_0x1c93440/d .functor NOT 1, L_0x1c933a0, C4<0>, C4<0>, C4<0>;
L_0x1c93440 .delay (10000,10000,10000) L_0x1c93440/d;
L_0x1c93530/d .functor NAND 1, L_0x1c93440, L_0x1c93300, C4<1>, C4<1>;
L_0x1c93530 .delay (20000,20000,20000) L_0x1c93530/d;
L_0x1c93690/d .functor NOT 1, L_0x1c93530, C4<0>, C4<0>, C4<0>;
L_0x1c93690 .delay (10000,10000,10000) L_0x1c93690/d;
v0x1a08720_0 .alias "a", 0 0, v0x1a09d10_0;
v0x1a087c0_0 .alias "b", 0 0, v0x1a09ff0_0;
v0x1a08860_0 .net "nand_ab", 0 0, L_0x1c93300; 1 drivers
v0x1a08900_0 .net "nor_ab", 0 0, L_0x1c933a0; 1 drivers
v0x1a08980_0 .net "nxor_ab", 0 0, L_0x1c93530; 1 drivers
v0x1a08a20_0 .net "or_ab", 0 0, L_0x1c93440; 1 drivers
v0x1a08b00_0 .alias "result", 0 0, v0x1a091f0_0;
S_0x1a08070 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a07f80;
 .timescale -9 -12;
L_0x1c937c0/d .functor NAND 1, L_0x1c93690, L_0x1c3b960, C4<1>, C4<1>;
L_0x1c937c0 .delay (20000,20000,20000) L_0x1c937c0/d;
L_0x1c93930/d .functor NOR 1, L_0x1c93690, L_0x1c3b960, C4<0>, C4<0>;
L_0x1c93930 .delay (20000,20000,20000) L_0x1c93930/d;
L_0x1c93a80/d .functor NOT 1, L_0x1c93930, C4<0>, C4<0>, C4<0>;
L_0x1c93a80 .delay (10000,10000,10000) L_0x1c93a80/d;
L_0x1c93b40/d .functor NAND 1, L_0x1c93a80, L_0x1c937c0, C4<1>, C4<1>;
L_0x1c93b40 .delay (20000,20000,20000) L_0x1c93b40/d;
L_0x1c93c50/d .functor NOT 1, L_0x1c93b40, C4<0>, C4<0>, C4<0>;
L_0x1c93c50 .delay (10000,10000,10000) L_0x1c93c50/d;
v0x1a08160_0 .alias "a", 0 0, v0x1a091f0_0;
v0x1a08220_0 .alias "b", 0 0, v0x1a09a20_0;
v0x1a082c0_0 .net "nand_ab", 0 0, L_0x1c937c0; 1 drivers
v0x1a08360_0 .net "nor_ab", 0 0, L_0x1c93930; 1 drivers
v0x1a083e0_0 .net "nxor_ab", 0 0, L_0x1c93b40; 1 drivers
v0x1a08480_0 .net "or_ab", 0 0, L_0x1c93a80; 1 drivers
v0x1a08560_0 .alias "result", 0 0, v0x1a0a0d0_0;
S_0x1a07a30 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1a03b50;
 .timescale -9 -12;
L_0x1c94490/d .functor NAND 1, L_0x1c92b90, L_0x1c92c30, C4<1>, C4<1>;
L_0x1c94490 .delay (20000,20000,20000) L_0x1c94490/d;
L_0x1c94570/d .functor NOR 1, L_0x1c92b90, L_0x1c92c30, C4<0>, C4<0>;
L_0x1c94570 .delay (20000,20000,20000) L_0x1c94570/d;
L_0x1c94700/d .functor NOT 1, L_0x1c94570, C4<0>, C4<0>, C4<0>;
L_0x1c94700 .delay (10000,10000,10000) L_0x1c94700/d;
L_0x1c947f0/d .functor NAND 1, L_0x1c94700, L_0x1c94490, C4<1>, C4<1>;
L_0x1c947f0 .delay (20000,20000,20000) L_0x1c947f0/d;
L_0x1c94930/d .functor NOT 1, L_0x1c947f0, C4<0>, C4<0>, C4<0>;
L_0x1c94930 .delay (10000,10000,10000) L_0x1c94930/d;
v0x1a07b20_0 .alias "a", 0 0, v0x1a09d10_0;
v0x1a07ba0_0 .alias "b", 0 0, v0x1a09d90_0;
v0x1a07c70_0 .net "nand_ab", 0 0, L_0x1c94490; 1 drivers
v0x1a07cf0_0 .net "nor_ab", 0 0, L_0x1c94570; 1 drivers
v0x1a07d70_0 .net "nxor_ab", 0 0, L_0x1c947f0; 1 drivers
v0x1a07df0_0 .net "or_ab", 0 0, L_0x1c94700; 1 drivers
v0x1a07eb0_0 .alias "result", 0 0, v0x1a0a470_0;
S_0x1a06e20 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1a03b50;
 .timescale -9 -12;
L_0x1c94a80/d .functor NAND 1, L_0x1c92b90, L_0x1c92c30, C4<1>, C4<1>;
L_0x1c94a80 .delay (20000,20000,20000) L_0x1c94a80/d;
L_0x1c94bd0/d .functor NOT 1, L_0x1c94a80, C4<0>, C4<0>, C4<0>;
L_0x1c94bd0 .delay (10000,10000,10000) L_0x1c94bd0/d;
v0x1a07680_0 .alias "a", 0 0, v0x1a09d10_0;
v0x1a07720_0 .net "and_ab", 0 0, L_0x1c94bd0; 1 drivers
v0x1a077a0_0 .alias "b", 0 0, v0x1a09d90_0;
v0x1a07850_0 .net "nand_ab", 0 0, L_0x1c94a80; 1 drivers
v0x1a07930_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1a079b0_0 .alias "result", 0 0, v0x1a0a1e0_0;
S_0x1a06f10 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1a06e20;
 .timescale -9 -12;
L_0x1c94d00/d .functor NAND 1, L_0x1c94bd0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c94d00 .delay (20000,20000,20000) L_0x1c94d00/d;
L_0x1c94e00/d .functor NOT 1, L_0x1c94d00, C4<0>, C4<0>, C4<0>;
L_0x1c94e00 .delay (10000,10000,10000) L_0x1c94e00/d;
L_0x1c94f10/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c94f10 .delay (10000,10000,10000) L_0x1c94f10/d;
L_0x1c94fd0/d .functor NAND 1, L_0x1c94a80, L_0x1c94f10, C4<1>, C4<1>;
L_0x1c94fd0 .delay (20000,20000,20000) L_0x1c94fd0/d;
L_0x1c95120/d .functor NOT 1, L_0x1c94fd0, C4<0>, C4<0>, C4<0>;
L_0x1c95120 .delay (10000,10000,10000) L_0x1c95120/d;
L_0x1c95210/d .functor NOR 1, L_0x1c95120, L_0x1c94e00, C4<0>, C4<0>;
L_0x1c95210 .delay (20000,20000,20000) L_0x1c95210/d;
L_0x1c953b0/d .functor NOT 1, L_0x1c95210, C4<0>, C4<0>, C4<0>;
L_0x1c953b0 .delay (10000,10000,10000) L_0x1c953b0/d;
v0x1a07000_0 .net "and_in0ncom", 0 0, L_0x1c95120; 1 drivers
v0x1a07080_0 .net "and_in1com", 0 0, L_0x1c94e00; 1 drivers
v0x1a07100_0 .alias "in0", 0 0, v0x1a07850_0;
v0x1a07180_0 .alias "in1", 0 0, v0x1a07720_0;
v0x1a07200_0 .net "nand_in0ncom", 0 0, L_0x1c94fd0; 1 drivers
v0x1a07280_0 .net "nand_in1com", 0 0, L_0x1c94d00; 1 drivers
v0x1a07340_0 .net "ncom", 0 0, L_0x1c94f10; 1 drivers
v0x1a073e0_0 .net "nor_wire", 0 0, L_0x1c95210; 1 drivers
v0x1a074d0_0 .alias "result", 0 0, v0x1a0a1e0_0;
v0x1a075a0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1a06380 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1a03b50;
 .timescale -9 -12;
L_0x1c954e0/d .functor NOR 1, L_0x1c92b90, L_0x1c92c30, C4<0>, C4<0>;
L_0x1c954e0 .delay (20000,20000,20000) L_0x1c954e0/d;
L_0x1c95630/d .functor NOT 1, L_0x1c954e0, C4<0>, C4<0>, C4<0>;
L_0x1c95630 .delay (10000,10000,10000) L_0x1c95630/d;
v0x1a06b00_0 .alias "a", 0 0, v0x1a09d10_0;
v0x1a06b80_0 .alias "b", 0 0, v0x1a09d90_0;
v0x1a06c20_0 .net "nor_ab", 0 0, L_0x1c954e0; 1 drivers
v0x1a06ca0_0 .net "or_ab", 0 0, L_0x1c95630; 1 drivers
v0x1a06d20_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1a06da0_0 .alias "result", 0 0, v0x1a0a360_0;
S_0x1a06470 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1a06380;
 .timescale -9 -12;
L_0x1c95760/d .functor NAND 1, L_0x1c95630, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c95760 .delay (20000,20000,20000) L_0x1c95760/d;
L_0x1c95840/d .functor NOT 1, L_0x1c95760, C4<0>, C4<0>, C4<0>;
L_0x1c95840 .delay (10000,10000,10000) L_0x1c95840/d;
L_0x1c95950/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c95950 .delay (10000,10000,10000) L_0x1c95950/d;
L_0x1c95a10/d .functor NAND 1, L_0x1c954e0, L_0x1c95950, C4<1>, C4<1>;
L_0x1c95a10 .delay (20000,20000,20000) L_0x1c95a10/d;
L_0x1c95b60/d .functor NOT 1, L_0x1c95a10, C4<0>, C4<0>, C4<0>;
L_0x1c95b60 .delay (10000,10000,10000) L_0x1c95b60/d;
L_0x1c95c50/d .functor NOR 1, L_0x1c95b60, L_0x1c95840, C4<0>, C4<0>;
L_0x1c95c50 .delay (20000,20000,20000) L_0x1c95c50/d;
L_0x1c95df0/d .functor NOT 1, L_0x1c95c50, C4<0>, C4<0>, C4<0>;
L_0x1c95df0 .delay (10000,10000,10000) L_0x1c95df0/d;
v0x1a06560_0 .net "and_in0ncom", 0 0, L_0x1c95b60; 1 drivers
v0x1a065e0_0 .net "and_in1com", 0 0, L_0x1c95840; 1 drivers
v0x1a06660_0 .alias "in0", 0 0, v0x1a06c20_0;
v0x1a066e0_0 .alias "in1", 0 0, v0x1a06ca0_0;
v0x1a06760_0 .net "nand_in0ncom", 0 0, L_0x1c95a10; 1 drivers
v0x1a067e0_0 .net "nand_in1com", 0 0, L_0x1c95760; 1 drivers
v0x1a06860_0 .net "ncom", 0 0, L_0x1c95950; 1 drivers
v0x1a068e0_0 .net "nor_wire", 0 0, L_0x1c95c50; 1 drivers
v0x1a069b0_0 .alias "result", 0 0, v0x1a0a360_0;
v0x1a06a80_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1a03c40 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1a03b50;
 .timescale -9 -12;
v0x1a05b30_0 .alias "in0", 0 0, v0x1a0a0d0_0;
v0x1a05be0_0 .alias "in1", 0 0, v0x1a0a470_0;
v0x1a05c90_0 .alias "in2", 0 0, v0x1a0a1e0_0;
v0x1a05d40_0 .alias "in3", 0 0, v0x1a0a360_0;
v0x1a05e20_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1a05ed0_0 .alias "result", 0 0, v0x1a09f20_0;
v0x1a05f50_0 .net "sel0", 0 0, L_0x1c97f10; 1 drivers
v0x1a05fd0_0 .net "sel1", 0 0, L_0x1c97fd0; 1 drivers
v0x1a06050_0 .net "sel2", 0 0, L_0x1c1e7b0; 1 drivers
v0x1a06100_0 .net "w0", 0 0, L_0x1c965b0; 1 drivers
v0x1a061e0_0 .net "w1", 0 0, L_0x1c96d30; 1 drivers
v0x1a062b0_0 .net "w2", 0 0, L_0x1c97580; 1 drivers
S_0x1a05380 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1a03c40;
 .timescale -9 -12;
L_0x1c95f20/d .functor NAND 1, L_0x1c94930, L_0x1c97f10, C4<1>, C4<1>;
L_0x1c95f20 .delay (20000,20000,20000) L_0x1c95f20/d;
L_0x1c96000/d .functor NOT 1, L_0x1c95f20, C4<0>, C4<0>, C4<0>;
L_0x1c96000 .delay (10000,10000,10000) L_0x1c96000/d;
L_0x1c96110/d .functor NOT 1, L_0x1c97f10, C4<0>, C4<0>, C4<0>;
L_0x1c96110 .delay (10000,10000,10000) L_0x1c96110/d;
L_0x1c96260/d .functor NAND 1, L_0x1c93c50, L_0x1c96110, C4<1>, C4<1>;
L_0x1c96260 .delay (20000,20000,20000) L_0x1c96260/d;
L_0x1c96320/d .functor NOT 1, L_0x1c96260, C4<0>, C4<0>, C4<0>;
L_0x1c96320 .delay (10000,10000,10000) L_0x1c96320/d;
L_0x1c96410/d .functor NOR 1, L_0x1c96320, L_0x1c96000, C4<0>, C4<0>;
L_0x1c96410 .delay (20000,20000,20000) L_0x1c96410/d;
L_0x1c965b0/d .functor NOT 1, L_0x1c96410, C4<0>, C4<0>, C4<0>;
L_0x1c965b0 .delay (10000,10000,10000) L_0x1c965b0/d;
v0x1a05470_0 .net "and_in0ncom", 0 0, L_0x1c96320; 1 drivers
v0x1a05530_0 .net "and_in1com", 0 0, L_0x1c96000; 1 drivers
v0x1a055d0_0 .alias "in0", 0 0, v0x1a0a0d0_0;
v0x1a05670_0 .alias "in1", 0 0, v0x1a0a470_0;
v0x1a05720_0 .net "nand_in0ncom", 0 0, L_0x1c96260; 1 drivers
v0x1a057c0_0 .net "nand_in1com", 0 0, L_0x1c95f20; 1 drivers
v0x1a05860_0 .net "ncom", 0 0, L_0x1c96110; 1 drivers
v0x1a05900_0 .net "nor_wire", 0 0, L_0x1c96410; 1 drivers
v0x1a059a0_0 .alias "result", 0 0, v0x1a06100_0;
v0x1a05a20_0 .alias "sel0", 0 0, v0x1a05f50_0;
S_0x1a04c30 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1a03c40;
 .timescale -9 -12;
L_0x1c966e0/d .functor NAND 1, L_0x1c95df0, L_0x1c97f10, C4<1>, C4<1>;
L_0x1c966e0 .delay (20000,20000,20000) L_0x1c966e0/d;
L_0x1c967c0/d .functor NOT 1, L_0x1c966e0, C4<0>, C4<0>, C4<0>;
L_0x1c967c0 .delay (10000,10000,10000) L_0x1c967c0/d;
L_0x1c968d0/d .functor NOT 1, L_0x1c97f10, C4<0>, C4<0>, C4<0>;
L_0x1c968d0 .delay (10000,10000,10000) L_0x1c968d0/d;
L_0x1c96990/d .functor NAND 1, L_0x1c953b0, L_0x1c968d0, C4<1>, C4<1>;
L_0x1c96990 .delay (20000,20000,20000) L_0x1c96990/d;
L_0x1c96aa0/d .functor NOT 1, L_0x1c96990, C4<0>, C4<0>, C4<0>;
L_0x1c96aa0 .delay (10000,10000,10000) L_0x1c96aa0/d;
L_0x1c96b90/d .functor NOR 1, L_0x1c96aa0, L_0x1c967c0, C4<0>, C4<0>;
L_0x1c96b90 .delay (20000,20000,20000) L_0x1c96b90/d;
L_0x1c96d30/d .functor NOT 1, L_0x1c96b90, C4<0>, C4<0>, C4<0>;
L_0x1c96d30 .delay (10000,10000,10000) L_0x1c96d30/d;
v0x1a04d20_0 .net "and_in0ncom", 0 0, L_0x1c96aa0; 1 drivers
v0x1a04de0_0 .net "and_in1com", 0 0, L_0x1c967c0; 1 drivers
v0x1a04e80_0 .alias "in0", 0 0, v0x1a0a1e0_0;
v0x1a04f20_0 .alias "in1", 0 0, v0x1a0a360_0;
v0x1a04fa0_0 .net "nand_in0ncom", 0 0, L_0x1c96990; 1 drivers
v0x1a05040_0 .net "nand_in1com", 0 0, L_0x1c966e0; 1 drivers
v0x1a050e0_0 .net "ncom", 0 0, L_0x1c968d0; 1 drivers
v0x1a05180_0 .net "nor_wire", 0 0, L_0x1c96b90; 1 drivers
v0x1a05220_0 .alias "result", 0 0, v0x1a061e0_0;
v0x1a052a0_0 .alias "sel0", 0 0, v0x1a05f50_0;
S_0x1a044e0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1a03c40;
 .timescale -9 -12;
L_0x1c96e60/d .functor NAND 1, L_0x1c96d30, L_0x1c97fd0, C4<1>, C4<1>;
L_0x1c96e60 .delay (20000,20000,20000) L_0x1c96e60/d;
L_0x1c96fd0/d .functor NOT 1, L_0x1c96e60, C4<0>, C4<0>, C4<0>;
L_0x1c96fd0 .delay (10000,10000,10000) L_0x1c96fd0/d;
L_0x1c970e0/d .functor NOT 1, L_0x1c97fd0, C4<0>, C4<0>, C4<0>;
L_0x1c970e0 .delay (10000,10000,10000) L_0x1c970e0/d;
L_0x1c971a0/d .functor NAND 1, L_0x1c965b0, L_0x1c970e0, C4<1>, C4<1>;
L_0x1c971a0 .delay (20000,20000,20000) L_0x1c971a0/d;
L_0x1c972f0/d .functor NOT 1, L_0x1c971a0, C4<0>, C4<0>, C4<0>;
L_0x1c972f0 .delay (10000,10000,10000) L_0x1c972f0/d;
L_0x1c973e0/d .functor NOR 1, L_0x1c972f0, L_0x1c96fd0, C4<0>, C4<0>;
L_0x1c973e0 .delay (20000,20000,20000) L_0x1c973e0/d;
L_0x1c97580/d .functor NOT 1, L_0x1c973e0, C4<0>, C4<0>, C4<0>;
L_0x1c97580 .delay (10000,10000,10000) L_0x1c97580/d;
v0x1a045d0_0 .net "and_in0ncom", 0 0, L_0x1c972f0; 1 drivers
v0x1a04690_0 .net "and_in1com", 0 0, L_0x1c96fd0; 1 drivers
v0x1a04730_0 .alias "in0", 0 0, v0x1a06100_0;
v0x1a047d0_0 .alias "in1", 0 0, v0x1a061e0_0;
v0x1a04850_0 .net "nand_in0ncom", 0 0, L_0x1c971a0; 1 drivers
v0x1a048f0_0 .net "nand_in1com", 0 0, L_0x1c96e60; 1 drivers
v0x1a04990_0 .net "ncom", 0 0, L_0x1c970e0; 1 drivers
v0x1a04a30_0 .net "nor_wire", 0 0, L_0x1c973e0; 1 drivers
v0x1a04ad0_0 .alias "result", 0 0, v0x1a062b0_0;
v0x1a04b50_0 .alias "sel0", 0 0, v0x1a05fd0_0;
S_0x1a03d30 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1a03c40;
 .timescale -9 -12;
L_0x1c976b0/d .functor NAND 1, C4<0>, L_0x1c1e7b0, C4<1>, C4<1>;
L_0x1c976b0 .delay (20000,20000,20000) L_0x1c976b0/d;
L_0x1c97830/d .functor NOT 1, L_0x1c976b0, C4<0>, C4<0>, C4<0>;
L_0x1c97830 .delay (10000,10000,10000) L_0x1c97830/d;
L_0x1c97940/d .functor NOT 1, L_0x1c1e7b0, C4<0>, C4<0>, C4<0>;
L_0x1c97940 .delay (10000,10000,10000) L_0x1c97940/d;
L_0x1c97a00/d .functor NAND 1, L_0x1c97580, L_0x1c97940, C4<1>, C4<1>;
L_0x1c97a00 .delay (20000,20000,20000) L_0x1c97a00/d;
L_0x1c97b50/d .functor NOT 1, L_0x1c97a00, C4<0>, C4<0>, C4<0>;
L_0x1c97b50 .delay (10000,10000,10000) L_0x1c97b50/d;
L_0x1c97c40/d .functor NOR 1, L_0x1c97b50, L_0x1c97830, C4<0>, C4<0>;
L_0x1c97c40 .delay (20000,20000,20000) L_0x1c97c40/d;
L_0x1c97de0/d .functor NOT 1, L_0x1c97c40, C4<0>, C4<0>, C4<0>;
L_0x1c97de0 .delay (10000,10000,10000) L_0x1c97de0/d;
v0x1a03e20_0 .net "and_in0ncom", 0 0, L_0x1c97b50; 1 drivers
v0x1a03ec0_0 .net "and_in1com", 0 0, L_0x1c97830; 1 drivers
v0x1a03f60_0 .alias "in0", 0 0, v0x1a062b0_0;
v0x1a04000_0 .alias "in1", 0 0, v0x1a05e20_0;
v0x1a04080_0 .net "nand_in0ncom", 0 0, L_0x1c97a00; 1 drivers
v0x1a04120_0 .net "nand_in1com", 0 0, L_0x1c976b0; 1 drivers
v0x1a04200_0 .net "ncom", 0 0, L_0x1c97940; 1 drivers
v0x1a042a0_0 .net "nor_wire", 0 0, L_0x1c97c40; 1 drivers
v0x1a04340_0 .alias "result", 0 0, v0x1a09f20_0;
v0x1a043e0_0 .alias "sel0", 0 0, v0x1a06050_0;
S_0x1a03620 .scope module, "xor_overflow" "xor_1bit" 2 115, 2 224, S_0x1919f80;
 .timescale -9 -12;
L_0x1a05dc0/d .functor NAND 1, L_0x1c92f80, L_0x1c94320, C4<1>, C4<1>;
L_0x1a05dc0 .delay (20000,20000,20000) L_0x1a05dc0/d;
L_0x1a078d0/d .functor NOR 1, L_0x1c92f80, L_0x1c94320, C4<0>, C4<0>;
L_0x1a078d0 .delay (20000,20000,20000) L_0x1a078d0/d;
L_0x1c3bac0/d .functor NOT 1, L_0x1a078d0, C4<0>, C4<0>, C4<0>;
L_0x1c3bac0 .delay (10000,10000,10000) L_0x1c3bac0/d;
L_0x1c92cd0/d .functor NAND 1, L_0x1c3bac0, L_0x1a05dc0, C4<1>, C4<1>;
L_0x1c92cd0 .delay (20000,20000,20000) L_0x1c92cd0/d;
L_0x1c92e30/d .functor NOT 1, L_0x1c92cd0, C4<0>, C4<0>, C4<0>;
L_0x1c92e30 .delay (10000,10000,10000) L_0x1c92e30/d;
v0x1a03710_0 .net "a", 0 0, L_0x1c92f80; 1 drivers
v0x1a037d0_0 .alias "b", 0 0, v0x1afe110_0;
v0x1a03870_0 .net "nand_ab", 0 0, L_0x1a05dc0; 1 drivers
v0x1a03910_0 .net "nor_ab", 0 0, L_0x1a078d0; 1 drivers
v0x1a03990_0 .net "nxor_ab", 0 0, L_0x1c92cd0; 1 drivers
v0x1a03a30_0 .net "or_ab", 0 0, L_0x1c3bac0; 1 drivers
v0x1a03ad0_0 .alias "result", 0 0, v0x1afdb00_0;
S_0x1a023a0 .scope module, "aluSub" "adder_1bit" 2 120, 2 167, S_0x1919f80;
 .timescale -9 -12;
L_0x1c9a110/d .functor NAND 1, L_0x1c9a880, L_0x1c1ea50, C4<1>, C4<1>;
L_0x1c9a110 .delay (20000,20000,20000) L_0x1c9a110/d;
L_0x1c9a280/d .functor NOT 1, L_0x1c9a110, C4<0>, C4<0>, C4<0>;
L_0x1c9a280 .delay (10000,10000,10000) L_0x1c9a280/d;
L_0x1c9a340/d .functor NAND 1, L_0x1c99520, L_0x1c99ab0, C4<1>, C4<1>;
L_0x1c9a340 .delay (20000,20000,20000) L_0x1c9a340/d;
L_0x1c9a490/d .functor NOT 1, L_0x1c9a340, C4<0>, C4<0>, C4<0>;
L_0x1c9a490 .delay (10000,10000,10000) L_0x1c9a490/d;
L_0x1c9a550/d .functor NOR 1, L_0x1c9a490, L_0x1c9a280, C4<0>, C4<0>;
L_0x1c9a550 .delay (20000,20000,20000) L_0x1c9a550/d;
L_0x1c9a6c0/d .functor NOT 1, L_0x1c9a550, C4<0>, C4<0>, C4<0>;
L_0x1c9a6c0 .delay (10000,10000,10000) L_0x1c9a6c0/d;
v0x1a02f30_0 .net "a", 0 0, L_0x1c9a880; 1 drivers
v0x1a02fb0_0 .net "and_ab", 0 0, L_0x1c9a280; 1 drivers
v0x1a03030_0 .net "and_xor_ab_c", 0 0, L_0x1c9a490; 1 drivers
v0x1a030d0_0 .alias "b", 0 0, v0x1a13200_0;
v0x1a031b0_0 .net "carryin", 0 0, L_0x1c99520; 1 drivers
v0x1a03260_0 .alias "carryout", 0 0, v0x1a12f80_0;
v0x1a03320_0 .net "nand_ab", 0 0, L_0x1c9a110; 1 drivers
v0x1a033a0_0 .net "nand_xor_ab_c", 0 0, L_0x1c9a340; 1 drivers
v0x1a03420_0 .net "nco", 0 0, L_0x1c9a550; 1 drivers
v0x1a034c0_0 .alias "sum", 0 0, v0x1a13000_0;
v0x1a035a0_0 .net "xor_ab", 0 0, L_0x1c99ab0; 1 drivers
S_0x1a029e0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1a023a0;
 .timescale -9 -12;
L_0x1c1eb70/d .functor NAND 1, L_0x1c9a880, L_0x1c1ea50, C4<1>, C4<1>;
L_0x1c1eb70 .delay (20000,20000,20000) L_0x1c1eb70/d;
L_0x1c1ecf0/d .functor NOR 1, L_0x1c9a880, L_0x1c1ea50, C4<0>, C4<0>;
L_0x1c1ecf0 .delay (20000,20000,20000) L_0x1c1ecf0/d;
L_0x1c1edb0/d .functor NOT 1, L_0x1c1ecf0, C4<0>, C4<0>, C4<0>;
L_0x1c1edb0 .delay (10000,10000,10000) L_0x1c1edb0/d;
L_0x1c1eec0/d .functor NAND 1, L_0x1c1edb0, L_0x1c1eb70, C4<1>, C4<1>;
L_0x1c1eec0 .delay (20000,20000,20000) L_0x1c1eec0/d;
L_0x1c99ab0/d .functor NOT 1, L_0x1c1eec0, C4<0>, C4<0>, C4<0>;
L_0x1c99ab0 .delay (10000,10000,10000) L_0x1c99ab0/d;
v0x1a02ad0_0 .alias "a", 0 0, v0x1a02f30_0;
v0x1a02b70_0 .alias "b", 0 0, v0x1a13200_0;
v0x1a02c10_0 .net "nand_ab", 0 0, L_0x1c1eb70; 1 drivers
v0x1a02cb0_0 .net "nor_ab", 0 0, L_0x1c1ecf0; 1 drivers
v0x1a02d30_0 .net "nxor_ab", 0 0, L_0x1c1eec0; 1 drivers
v0x1a02dd0_0 .net "or_ab", 0 0, L_0x1c1edb0; 1 drivers
v0x1a02eb0_0 .alias "result", 0 0, v0x1a035a0_0;
S_0x1a02490 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1a023a0;
 .timescale -9 -12;
L_0x1c99ba0/d .functor NAND 1, L_0x1c99ab0, L_0x1c99520, C4<1>, C4<1>;
L_0x1c99ba0 .delay (20000,20000,20000) L_0x1c99ba0/d;
L_0x1c99cd0/d .functor NOR 1, L_0x1c99ab0, L_0x1c99520, C4<0>, C4<0>;
L_0x1c99cd0 .delay (20000,20000,20000) L_0x1c99cd0/d;
L_0x1c99d70/d .functor NOT 1, L_0x1c99cd0, C4<0>, C4<0>, C4<0>;
L_0x1c99d70 .delay (10000,10000,10000) L_0x1c99d70/d;
L_0x1c99e60/d .functor NAND 1, L_0x1c99d70, L_0x1c99ba0, C4<1>, C4<1>;
L_0x1c99e60 .delay (20000,20000,20000) L_0x1c99e60/d;
L_0x1c99fa0/d .functor NOT 1, L_0x1c99e60, C4<0>, C4<0>, C4<0>;
L_0x1c99fa0 .delay (10000,10000,10000) L_0x1c99fa0/d;
v0x1a02580_0 .alias "a", 0 0, v0x1a035a0_0;
v0x1a02620_0 .alias "b", 0 0, v0x1a031b0_0;
v0x1a026c0_0 .net "nand_ab", 0 0, L_0x1c99ba0; 1 drivers
v0x1a02760_0 .net "nor_ab", 0 0, L_0x1c99cd0; 1 drivers
v0x1a027e0_0 .net "nxor_ab", 0 0, L_0x1c99e60; 1 drivers
v0x1a02880_0 .net "or_ab", 0 0, L_0x1c99d70; 1 drivers
v0x1a02960_0 .alias "result", 0 0, v0x1a13000_0;
S_0x1a01e70 .scope module, "xor_slt" "xor_1bit" 2 124, 2 224, S_0x1919f80;
 .timescale -9 -12;
L_0x1c3bb70/d .functor NAND 1, L_0x1c99fa0, L_0x1c92e30, C4<1>, C4<1>;
L_0x1c3bb70 .delay (20000,20000,20000) L_0x1c3bb70/d;
L_0x1c3bc50/d .functor NOR 1, L_0x1c99fa0, L_0x1c92e30, C4<0>, C4<0>;
L_0x1c3bc50 .delay (20000,20000,20000) L_0x1c3bc50/d;
L_0x1c3bd10/d .functor NOT 1, L_0x1c3bc50, C4<0>, C4<0>, C4<0>;
L_0x1c3bd10 .delay (10000,10000,10000) L_0x1c3bd10/d;
L_0x1c3be20/d .functor NAND 1, L_0x1c3bd10, L_0x1c3bb70, C4<1>, C4<1>;
L_0x1c3be20 .delay (20000,20000,20000) L_0x1c3be20/d;
L_0x1c995c0/d .functor NOT 1, L_0x1c3be20, C4<0>, C4<0>, C4<0>;
L_0x1c995c0 .delay (10000,10000,10000) L_0x1c995c0/d;
v0x1a01f60_0 .alias "a", 0 0, v0x1a13000_0;
v0x1a02020_0 .alias "b", 0 0, v0x1afdb00_0;
v0x1a020c0_0 .net "nand_ab", 0 0, L_0x1c3bb70; 1 drivers
v0x1a02160_0 .net "nor_ab", 0 0, L_0x1c3bc50; 1 drivers
v0x1a021e0_0 .net "nxor_ab", 0 0, L_0x1c3be20; 1 drivers
v0x1a02280_0 .net "or_ab", 0 0, L_0x1c3bd10; 1 drivers
v0x1a02320_0 .alias "result", 0 0, v0x1a13180_0;
S_0x1a017a0 .scope module, "sltOut" "mux_1bit" 2 125, 3 2, S_0x1919f80;
 .timescale -9 -12;
L_0x1c996d0/d .functor NAND 1, L_0x1c995c0, L_0x1c9a920, C4<1>, C4<1>;
L_0x1c996d0 .delay (20000,20000,20000) L_0x1c996d0/d;
L_0x1c99820/d .functor NOT 1, L_0x1c996d0, C4<0>, C4<0>, C4<0>;
L_0x1c99820 .delay (10000,10000,10000) L_0x1c99820/d;
L_0x1c998e0/d .functor NOT 1, L_0x1c9a920, C4<0>, C4<0>, C4<0>;
L_0x1c998e0 .delay (10000,10000,10000) L_0x1c998e0/d;
L_0x1c9b640/d .functor NAND 1, L_0x1c92460, L_0x1c998e0, C4<1>, C4<1>;
L_0x1c9b640 .delay (20000,20000,20000) L_0x1c9b640/d;
L_0x1c9b730/d .functor NOT 1, L_0x1c9b640, C4<0>, C4<0>, C4<0>;
L_0x1c9b730 .delay (10000,10000,10000) L_0x1c9b730/d;
L_0x1c9b820/d .functor NOR 1, L_0x1c9b730, L_0x1c99820, C4<0>, C4<0>;
L_0x1c9b820 .delay (20000,20000,20000) L_0x1c9b820/d;
L_0x1c9b9c0/d .functor NOT 1, L_0x1c9b820, C4<0>, C4<0>, C4<0>;
L_0x1c9b9c0 .delay (10000,10000,10000) L_0x1c9b9c0/d;
v0x1a01890_0 .net "and_in0ncom", 0 0, L_0x1c9b730; 1 drivers
v0x1a01910_0 .net "and_in1com", 0 0, L_0x1c99820; 1 drivers
v0x1a01990_0 .alias "in0", 0 0, v0x1a12db0_0;
v0x1a01a30_0 .alias "in1", 0 0, v0x1a13180_0;
v0x1a01ab0_0 .net "nand_in0ncom", 0 0, L_0x1c9b640; 1 drivers
v0x1a01b50_0 .net "nand_in1com", 0 0, L_0x1c996d0; 1 drivers
v0x1a01bf0_0 .net "ncom", 0 0, L_0x1c998e0; 1 drivers
v0x1a01c90_0 .net "nor_wire", 0 0, L_0x1c9b820; 1 drivers
v0x1a01d30_0 .net "result", 0 0, L_0x1c9b9c0; 1 drivers
v0x1a01dd0_0 .net "sel0", 0 0, L_0x1c9a920; 1 drivers
S_0x19fae20 .scope generate, "ALU32[1]" "ALU32[1]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19f9818 .param/l "i" 2 105, +C4<01>;
S_0x19faf50 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x19fae20;
 .timescale -9 -12;
L_0x1be0970/d .functor NOT 1, L_0x1be5bb0, C4<0>, C4<0>, C4<0>;
L_0x1be0970 .delay (10000,10000,10000) L_0x1be0970/d;
v0x1a00ca0_0 .net "carryin", 0 0, L_0x1be5c50; 1 drivers
v0x1a00d40_0 .net "carryout", 0 0, L_0x1be1aa0; 1 drivers
v0x1a00dc0_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x1a00e40_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x1a00ec0_0 .net "notB", 0 0, L_0x1be0970; 1 drivers
v0x1a00f40_0 .net "operandA", 0 0, L_0x1be5b10; 1 drivers
v0x1a00fc0_0 .net "operandB", 0 0, L_0x1be5bb0; 1 drivers
v0x1a010d0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1a01150_0 .net "result", 0 0, L_0x1be5430; 1 drivers
v0x1a01220_0 .net "trueB", 0 0, L_0x1be0e10; 1 drivers
v0x1a01300_0 .net "wAddSub", 0 0, L_0x1be1600; 1 drivers
v0x1a01410_0 .net "wNandAnd", 0 0, L_0x1be2a00; 1 drivers
v0x1a01590_0 .net "wNorOr", 0 0, L_0x1be3440; 1 drivers
v0x1a016a0_0 .net "wXor", 0 0, L_0x1be2020; 1 drivers
L_0x1be5560 .part v0x1a11260_0, 0, 1;
L_0x1be5620 .part v0x1a11260_0, 1, 1;
L_0x1be5750 .part v0x1a11260_0, 2, 1;
S_0x1a004d0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x19faf50;
 .timescale -9 -12;
L_0x1be0a10/d .functor NAND 1, L_0x1be0970, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1be0a10 .delay (20000,20000,20000) L_0x1be0a10/d;
L_0x1be0ab0/d .functor NOT 1, L_0x1be0a10, C4<0>, C4<0>, C4<0>;
L_0x1be0ab0 .delay (10000,10000,10000) L_0x1be0ab0/d;
L_0x1be0b50/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1be0b50 .delay (10000,10000,10000) L_0x1be0b50/d;
L_0x1be0bf0/d .functor NAND 1, L_0x1be5bb0, L_0x1be0b50, C4<1>, C4<1>;
L_0x1be0bf0 .delay (20000,20000,20000) L_0x1be0bf0/d;
L_0x1be0c90/d .functor NOT 1, L_0x1be0bf0, C4<0>, C4<0>, C4<0>;
L_0x1be0c90 .delay (10000,10000,10000) L_0x1be0c90/d;
L_0x1be0d30/d .functor NOR 1, L_0x1be0c90, L_0x1be0ab0, C4<0>, C4<0>;
L_0x1be0d30 .delay (20000,20000,20000) L_0x1be0d30/d;
L_0x1be0e10/d .functor NOT 1, L_0x1be0d30, C4<0>, C4<0>, C4<0>;
L_0x1be0e10 .delay (10000,10000,10000) L_0x1be0e10/d;
v0x1a005c0_0 .net "and_in0ncom", 0 0, L_0x1be0c90; 1 drivers
v0x1a00680_0 .net "and_in1com", 0 0, L_0x1be0ab0; 1 drivers
v0x1a00720_0 .alias "in0", 0 0, v0x1a00fc0_0;
v0x1a007a0_0 .alias "in1", 0 0, v0x1a00ec0_0;
v0x1a00820_0 .net "nand_in0ncom", 0 0, L_0x1be0bf0; 1 drivers
v0x1a008c0_0 .net "nand_in1com", 0 0, L_0x1be0a10; 1 drivers
v0x1a00960_0 .net "ncom", 0 0, L_0x1be0b50; 1 drivers
v0x1a00a00_0 .net "nor_wire", 0 0, L_0x1be0d30; 1 drivers
v0x1a00af0_0 .alias "result", 0 0, v0x1a01220_0;
v0x1a00bc0_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19ff1e0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x19faf50;
 .timescale -9 -12;
L_0x1be16a0/d .functor NAND 1, L_0x1be5b10, L_0x1be0e10, C4<1>, C4<1>;
L_0x1be16a0 .delay (20000,20000,20000) L_0x1be16a0/d;
L_0x1be1810/d .functor NOT 1, L_0x1be16a0, C4<0>, C4<0>, C4<0>;
L_0x1be1810 .delay (10000,10000,10000) L_0x1be1810/d;
L_0x1be1870/d .functor NAND 1, L_0x1be5c50, L_0x1be11c0, C4<1>, C4<1>;
L_0x1be1870 .delay (20000,20000,20000) L_0x1be1870/d;
L_0x1be1910/d .functor NOT 1, L_0x1be1870, C4<0>, C4<0>, C4<0>;
L_0x1be1910 .delay (10000,10000,10000) L_0x1be1910/d;
L_0x1be19b0/d .functor NOR 1, L_0x1be1910, L_0x1be1810, C4<0>, C4<0>;
L_0x1be19b0 .delay (20000,20000,20000) L_0x1be19b0/d;
L_0x1be1aa0/d .functor NOT 1, L_0x1be19b0, C4<0>, C4<0>, C4<0>;
L_0x1be1aa0 .delay (10000,10000,10000) L_0x1be1aa0/d;
v0x19ffdc0_0 .alias "a", 0 0, v0x1a00f40_0;
v0x19ffed0_0 .net "and_ab", 0 0, L_0x1be1810; 1 drivers
v0x19fff70_0 .net "and_xor_ab_c", 0 0, L_0x1be1910; 1 drivers
v0x1a00010_0 .alias "b", 0 0, v0x1a01220_0;
v0x1a00090_0 .alias "carryin", 0 0, v0x1a00ca0_0;
v0x1a00110_0 .alias "carryout", 0 0, v0x1a00d40_0;
v0x1a001d0_0 .net "nand_ab", 0 0, L_0x1be16a0; 1 drivers
v0x1a00250_0 .net "nand_xor_ab_c", 0 0, L_0x1be1870; 1 drivers
v0x1a002d0_0 .net "nco", 0 0, L_0x1be19b0; 1 drivers
v0x1a00370_0 .alias "sum", 0 0, v0x1a01300_0;
v0x1a00450_0 .net "xor_ab", 0 0, L_0x1be11c0; 1 drivers
S_0x19ff870 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19ff1e0;
 .timescale -9 -12;
L_0x1be0f40/d .functor NAND 1, L_0x1be5b10, L_0x1be0e10, C4<1>, C4<1>;
L_0x1be0f40 .delay (20000,20000,20000) L_0x1be0f40/d;
L_0x1be0fe0/d .functor NOR 1, L_0x1be5b10, L_0x1be0e10, C4<0>, C4<0>;
L_0x1be0fe0 .delay (20000,20000,20000) L_0x1be0fe0/d;
L_0x1be1080/d .functor NOT 1, L_0x1be0fe0, C4<0>, C4<0>, C4<0>;
L_0x1be1080 .delay (10000,10000,10000) L_0x1be1080/d;
L_0x1be1120/d .functor NAND 1, L_0x1be1080, L_0x1be0f40, C4<1>, C4<1>;
L_0x1be1120 .delay (20000,20000,20000) L_0x1be1120/d;
L_0x1be11c0/d .functor NOT 1, L_0x1be1120, C4<0>, C4<0>, C4<0>;
L_0x1be11c0 .delay (10000,10000,10000) L_0x1be11c0/d;
v0x19ff960_0 .alias "a", 0 0, v0x1a00f40_0;
v0x19ffa00_0 .alias "b", 0 0, v0x1a01220_0;
v0x19ffaa0_0 .net "nand_ab", 0 0, L_0x1be0f40; 1 drivers
v0x19ffb40_0 .net "nor_ab", 0 0, L_0x1be0fe0; 1 drivers
v0x19ffbc0_0 .net "nxor_ab", 0 0, L_0x1be1120; 1 drivers
v0x19ffc60_0 .net "or_ab", 0 0, L_0x1be1080; 1 drivers
v0x19ffd40_0 .alias "result", 0 0, v0x1a00450_0;
S_0x19ff2d0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19ff1e0;
 .timescale -9 -12;
L_0x1be1260/d .functor NAND 1, L_0x1be11c0, L_0x1be5c50, C4<1>, C4<1>;
L_0x1be1260 .delay (20000,20000,20000) L_0x1be1260/d;
L_0x1be1390/d .functor NOR 1, L_0x1be11c0, L_0x1be5c50, C4<0>, C4<0>;
L_0x1be1390 .delay (20000,20000,20000) L_0x1be1390/d;
L_0x1be14c0/d .functor NOT 1, L_0x1be1390, C4<0>, C4<0>, C4<0>;
L_0x1be14c0 .delay (10000,10000,10000) L_0x1be14c0/d;
L_0x1be1560/d .functor NAND 1, L_0x1be14c0, L_0x1be1260, C4<1>, C4<1>;
L_0x1be1560 .delay (20000,20000,20000) L_0x1be1560/d;
L_0x1be1600/d .functor NOT 1, L_0x1be1560, C4<0>, C4<0>, C4<0>;
L_0x1be1600 .delay (10000,10000,10000) L_0x1be1600/d;
v0x19ff3c0_0 .alias "a", 0 0, v0x1a00450_0;
v0x19ff460_0 .alias "b", 0 0, v0x1a00ca0_0;
v0x19ff500_0 .net "nand_ab", 0 0, L_0x1be1260; 1 drivers
v0x19ff5a0_0 .net "nor_ab", 0 0, L_0x1be1390; 1 drivers
v0x19ff620_0 .net "nxor_ab", 0 0, L_0x1be1560; 1 drivers
v0x19ff6c0_0 .net "or_ab", 0 0, L_0x1be14c0; 1 drivers
v0x19ff7a0_0 .alias "result", 0 0, v0x1a01300_0;
S_0x19fec90 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x19faf50;
 .timescale -9 -12;
L_0x1be1c20/d .functor NAND 1, L_0x1be5b10, L_0x1be5bb0, C4<1>, C4<1>;
L_0x1be1c20 .delay (20000,20000,20000) L_0x1be1c20/d;
L_0x1be1cc0/d .functor NOR 1, L_0x1be5b10, L_0x1be5bb0, C4<0>, C4<0>;
L_0x1be1cc0 .delay (20000,20000,20000) L_0x1be1cc0/d;
L_0x1be1e30/d .functor NOT 1, L_0x1be1cc0, C4<0>, C4<0>, C4<0>;
L_0x1be1e30 .delay (10000,10000,10000) L_0x1be1e30/d;
L_0x1be1ee0/d .functor NAND 1, L_0x1be1e30, L_0x1be1c20, C4<1>, C4<1>;
L_0x1be1ee0 .delay (20000,20000,20000) L_0x1be1ee0/d;
L_0x1be2020/d .functor NOT 1, L_0x1be1ee0, C4<0>, C4<0>, C4<0>;
L_0x1be2020 .delay (10000,10000,10000) L_0x1be2020/d;
v0x19fed80_0 .alias "a", 0 0, v0x1a00f40_0;
v0x19fee00_0 .alias "b", 0 0, v0x1a00fc0_0;
v0x19feed0_0 .net "nand_ab", 0 0, L_0x1be1c20; 1 drivers
v0x19fef50_0 .net "nor_ab", 0 0, L_0x1be1cc0; 1 drivers
v0x19fefd0_0 .net "nxor_ab", 0 0, L_0x1be1ee0; 1 drivers
v0x19ff050_0 .net "or_ab", 0 0, L_0x1be1e30; 1 drivers
v0x19ff110_0 .alias "result", 0 0, v0x1a016a0_0;
S_0x19fe0a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x19faf50;
 .timescale -9 -12;
L_0x1be2150/d .functor NAND 1, L_0x1be5b10, L_0x1be5bb0, C4<1>, C4<1>;
L_0x1be2150 .delay (20000,20000,20000) L_0x1be2150/d;
L_0x1be2240/d .functor NOT 1, L_0x1be2150, C4<0>, C4<0>, C4<0>;
L_0x1be2240 .delay (10000,10000,10000) L_0x1be2240/d;
v0x19fe910_0 .alias "a", 0 0, v0x1a00f40_0;
v0x19fe9b0_0 .net "and_ab", 0 0, L_0x1be2240; 1 drivers
v0x19fea30_0 .alias "b", 0 0, v0x1a00fc0_0;
v0x19feab0_0 .net "nand_ab", 0 0, L_0x1be2150; 1 drivers
v0x19feb90_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19fec10_0 .alias "result", 0 0, v0x1a01410_0;
S_0x19fe190 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x19fe0a0;
 .timescale -9 -12;
L_0x1be2370/d .functor NAND 1, L_0x1be2240, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1be2370 .delay (20000,20000,20000) L_0x1be2370/d;
L_0x1be2450/d .functor NOT 1, L_0x1be2370, C4<0>, C4<0>, C4<0>;
L_0x1be2450 .delay (10000,10000,10000) L_0x1be2450/d;
L_0x1be2560/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1be2560 .delay (10000,10000,10000) L_0x1be2560/d;
L_0x1be2620/d .functor NAND 1, L_0x1be2150, L_0x1be2560, C4<1>, C4<1>;
L_0x1be2620 .delay (20000,20000,20000) L_0x1be2620/d;
L_0x1be2770/d .functor NOT 1, L_0x1be2620, C4<0>, C4<0>, C4<0>;
L_0x1be2770 .delay (10000,10000,10000) L_0x1be2770/d;
L_0x1be2860/d .functor NOR 1, L_0x1be2770, L_0x1be2450, C4<0>, C4<0>;
L_0x1be2860 .delay (20000,20000,20000) L_0x1be2860/d;
L_0x1be2a00/d .functor NOT 1, L_0x1be2860, C4<0>, C4<0>, C4<0>;
L_0x1be2a00 .delay (10000,10000,10000) L_0x1be2a00/d;
v0x19fe280_0 .net "and_in0ncom", 0 0, L_0x1be2770; 1 drivers
v0x19fe300_0 .net "and_in1com", 0 0, L_0x1be2450; 1 drivers
v0x19fe380_0 .alias "in0", 0 0, v0x19feab0_0;
v0x19fe420_0 .alias "in1", 0 0, v0x19fe9b0_0;
v0x19fe4a0_0 .net "nand_in0ncom", 0 0, L_0x1be2620; 1 drivers
v0x19fe540_0 .net "nand_in1com", 0 0, L_0x1be2370; 1 drivers
v0x19fe620_0 .net "ncom", 0 0, L_0x1be2560; 1 drivers
v0x19fe6c0_0 .net "nor_wire", 0 0, L_0x1be2860; 1 drivers
v0x19fe760_0 .alias "result", 0 0, v0x1a01410_0;
v0x19fe830_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19fd600 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x19faf50;
 .timescale -9 -12;
L_0x1be2b30/d .functor NOR 1, L_0x1be5b10, L_0x1be5bb0, C4<0>, C4<0>;
L_0x1be2b30 .delay (20000,20000,20000) L_0x1be2b30/d;
L_0x1be2c80/d .functor NOT 1, L_0x1be2b30, C4<0>, C4<0>, C4<0>;
L_0x1be2c80 .delay (10000,10000,10000) L_0x1be2c80/d;
v0x19fdd80_0 .alias "a", 0 0, v0x1a00f40_0;
v0x19fde00_0 .alias "b", 0 0, v0x1a00fc0_0;
v0x19fdea0_0 .net "nor_ab", 0 0, L_0x1be2b30; 1 drivers
v0x19fdf20_0 .net "or_ab", 0 0, L_0x1be2c80; 1 drivers
v0x19fdfa0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19fe020_0 .alias "result", 0 0, v0x1a01590_0;
S_0x19fd6f0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19fd600;
 .timescale -9 -12;
L_0x1be2db0/d .functor NAND 1, L_0x1be2c80, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1be2db0 .delay (20000,20000,20000) L_0x1be2db0/d;
L_0x1be2e90/d .functor NOT 1, L_0x1be2db0, C4<0>, C4<0>, C4<0>;
L_0x1be2e90 .delay (10000,10000,10000) L_0x1be2e90/d;
L_0x1be2fa0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1be2fa0 .delay (10000,10000,10000) L_0x1be2fa0/d;
L_0x1be3060/d .functor NAND 1, L_0x1be2b30, L_0x1be2fa0, C4<1>, C4<1>;
L_0x1be3060 .delay (20000,20000,20000) L_0x1be3060/d;
L_0x1be31b0/d .functor NOT 1, L_0x1be3060, C4<0>, C4<0>, C4<0>;
L_0x1be31b0 .delay (10000,10000,10000) L_0x1be31b0/d;
L_0x1be32a0/d .functor NOR 1, L_0x1be31b0, L_0x1be2e90, C4<0>, C4<0>;
L_0x1be32a0 .delay (20000,20000,20000) L_0x1be32a0/d;
L_0x1be3440/d .functor NOT 1, L_0x1be32a0, C4<0>, C4<0>, C4<0>;
L_0x1be3440 .delay (10000,10000,10000) L_0x1be3440/d;
v0x19fd7e0_0 .net "and_in0ncom", 0 0, L_0x1be31b0; 1 drivers
v0x19fd860_0 .net "and_in1com", 0 0, L_0x1be2e90; 1 drivers
v0x19fd8e0_0 .alias "in0", 0 0, v0x19fdea0_0;
v0x19fd960_0 .alias "in1", 0 0, v0x19fdf20_0;
v0x19fd9e0_0 .net "nand_in0ncom", 0 0, L_0x1be3060; 1 drivers
v0x19fda60_0 .net "nand_in1com", 0 0, L_0x1be2db0; 1 drivers
v0x19fdae0_0 .net "ncom", 0 0, L_0x1be2fa0; 1 drivers
v0x19fdb60_0 .net "nor_wire", 0 0, L_0x1be32a0; 1 drivers
v0x19fdc30_0 .alias "result", 0 0, v0x1a01590_0;
v0x19fdd00_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19fb040 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x19faf50;
 .timescale -9 -12;
v0x19fce50_0 .alias "in0", 0 0, v0x1a01300_0;
v0x19fcf00_0 .alias "in1", 0 0, v0x1a016a0_0;
v0x19fcfb0_0 .alias "in2", 0 0, v0x1a01410_0;
v0x19fd060_0 .alias "in3", 0 0, v0x1a01590_0;
v0x19fd140_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19fd1f0_0 .alias "result", 0 0, v0x1a01150_0;
v0x19fd270_0 .net "sel0", 0 0, L_0x1be5560; 1 drivers
v0x19fd2f0_0 .net "sel1", 0 0, L_0x1be5620; 1 drivers
v0x19fd370_0 .net "sel2", 0 0, L_0x1be5750; 1 drivers
v0x19fd420_0 .net "w0", 0 0, L_0x1be3c00; 1 drivers
v0x19fd500_0 .net "w1", 0 0, L_0x1be4380; 1 drivers
v0x19fd580_0 .net "w2", 0 0, L_0x1be4bd0; 1 drivers
S_0x19fc700 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x19fb040;
 .timescale -9 -12;
L_0x1be3570/d .functor NAND 1, L_0x1be2020, L_0x1be5560, C4<1>, C4<1>;
L_0x1be3570 .delay (20000,20000,20000) L_0x1be3570/d;
L_0x1be3650/d .functor NOT 1, L_0x1be3570, C4<0>, C4<0>, C4<0>;
L_0x1be3650 .delay (10000,10000,10000) L_0x1be3650/d;
L_0x1be3760/d .functor NOT 1, L_0x1be5560, C4<0>, C4<0>, C4<0>;
L_0x1be3760 .delay (10000,10000,10000) L_0x1be3760/d;
L_0x1be38b0/d .functor NAND 1, L_0x1be1600, L_0x1be3760, C4<1>, C4<1>;
L_0x1be38b0 .delay (20000,20000,20000) L_0x1be38b0/d;
L_0x1be3970/d .functor NOT 1, L_0x1be38b0, C4<0>, C4<0>, C4<0>;
L_0x1be3970 .delay (10000,10000,10000) L_0x1be3970/d;
L_0x1be3a60/d .functor NOR 1, L_0x1be3970, L_0x1be3650, C4<0>, C4<0>;
L_0x1be3a60 .delay (20000,20000,20000) L_0x1be3a60/d;
L_0x1be3c00/d .functor NOT 1, L_0x1be3a60, C4<0>, C4<0>, C4<0>;
L_0x1be3c00 .delay (10000,10000,10000) L_0x1be3c00/d;
v0x19fc7f0_0 .net "and_in0ncom", 0 0, L_0x1be3970; 1 drivers
v0x19fc8b0_0 .net "and_in1com", 0 0, L_0x1be3650; 1 drivers
v0x19fc950_0 .alias "in0", 0 0, v0x1a01300_0;
v0x19fc9f0_0 .alias "in1", 0 0, v0x1a016a0_0;
v0x19fca70_0 .net "nand_in0ncom", 0 0, L_0x1be38b0; 1 drivers
v0x19fcb10_0 .net "nand_in1com", 0 0, L_0x1be3570; 1 drivers
v0x19fcbb0_0 .net "ncom", 0 0, L_0x1be3760; 1 drivers
v0x19fcc50_0 .net "nor_wire", 0 0, L_0x1be3a60; 1 drivers
v0x19fccf0_0 .alias "result", 0 0, v0x19fd420_0;
v0x19fcd70_0 .alias "sel0", 0 0, v0x19fd270_0;
S_0x19fbfb0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x19fb040;
 .timescale -9 -12;
L_0x1be3d30/d .functor NAND 1, L_0x1be3440, L_0x1be5560, C4<1>, C4<1>;
L_0x1be3d30 .delay (20000,20000,20000) L_0x1be3d30/d;
L_0x1be3e10/d .functor NOT 1, L_0x1be3d30, C4<0>, C4<0>, C4<0>;
L_0x1be3e10 .delay (10000,10000,10000) L_0x1be3e10/d;
L_0x1be3f20/d .functor NOT 1, L_0x1be5560, C4<0>, C4<0>, C4<0>;
L_0x1be3f20 .delay (10000,10000,10000) L_0x1be3f20/d;
L_0x1be3fe0/d .functor NAND 1, L_0x1be2a00, L_0x1be3f20, C4<1>, C4<1>;
L_0x1be3fe0 .delay (20000,20000,20000) L_0x1be3fe0/d;
L_0x1be40f0/d .functor NOT 1, L_0x1be3fe0, C4<0>, C4<0>, C4<0>;
L_0x1be40f0 .delay (10000,10000,10000) L_0x1be40f0/d;
L_0x1be41e0/d .functor NOR 1, L_0x1be40f0, L_0x1be3e10, C4<0>, C4<0>;
L_0x1be41e0 .delay (20000,20000,20000) L_0x1be41e0/d;
L_0x1be4380/d .functor NOT 1, L_0x1be41e0, C4<0>, C4<0>, C4<0>;
L_0x1be4380 .delay (10000,10000,10000) L_0x1be4380/d;
v0x19fc0a0_0 .net "and_in0ncom", 0 0, L_0x1be40f0; 1 drivers
v0x19fc160_0 .net "and_in1com", 0 0, L_0x1be3e10; 1 drivers
v0x19fc200_0 .alias "in0", 0 0, v0x1a01410_0;
v0x19fc2a0_0 .alias "in1", 0 0, v0x1a01590_0;
v0x19fc320_0 .net "nand_in0ncom", 0 0, L_0x1be3fe0; 1 drivers
v0x19fc3c0_0 .net "nand_in1com", 0 0, L_0x1be3d30; 1 drivers
v0x19fc460_0 .net "ncom", 0 0, L_0x1be3f20; 1 drivers
v0x19fc500_0 .net "nor_wire", 0 0, L_0x1be41e0; 1 drivers
v0x19fc5a0_0 .alias "result", 0 0, v0x19fd500_0;
v0x19fc620_0 .alias "sel0", 0 0, v0x19fd270_0;
S_0x19fb860 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x19fb040;
 .timescale -9 -12;
L_0x1be44b0/d .functor NAND 1, L_0x1be4380, L_0x1be5620, C4<1>, C4<1>;
L_0x1be44b0 .delay (20000,20000,20000) L_0x1be44b0/d;
L_0x1be4620/d .functor NOT 1, L_0x1be44b0, C4<0>, C4<0>, C4<0>;
L_0x1be4620 .delay (10000,10000,10000) L_0x1be4620/d;
L_0x1be4730/d .functor NOT 1, L_0x1be5620, C4<0>, C4<0>, C4<0>;
L_0x1be4730 .delay (10000,10000,10000) L_0x1be4730/d;
L_0x1be47f0/d .functor NAND 1, L_0x1be3c00, L_0x1be4730, C4<1>, C4<1>;
L_0x1be47f0 .delay (20000,20000,20000) L_0x1be47f0/d;
L_0x1be4940/d .functor NOT 1, L_0x1be47f0, C4<0>, C4<0>, C4<0>;
L_0x1be4940 .delay (10000,10000,10000) L_0x1be4940/d;
L_0x1be4a30/d .functor NOR 1, L_0x1be4940, L_0x1be4620, C4<0>, C4<0>;
L_0x1be4a30 .delay (20000,20000,20000) L_0x1be4a30/d;
L_0x1be4bd0/d .functor NOT 1, L_0x1be4a30, C4<0>, C4<0>, C4<0>;
L_0x1be4bd0 .delay (10000,10000,10000) L_0x1be4bd0/d;
v0x19fb950_0 .net "and_in0ncom", 0 0, L_0x1be4940; 1 drivers
v0x19fba10_0 .net "and_in1com", 0 0, L_0x1be4620; 1 drivers
v0x19fbab0_0 .alias "in0", 0 0, v0x19fd420_0;
v0x19fbb50_0 .alias "in1", 0 0, v0x19fd500_0;
v0x19fbbd0_0 .net "nand_in0ncom", 0 0, L_0x1be47f0; 1 drivers
v0x19fbc70_0 .net "nand_in1com", 0 0, L_0x1be44b0; 1 drivers
v0x19fbd10_0 .net "ncom", 0 0, L_0x1be4730; 1 drivers
v0x19fbdb0_0 .net "nor_wire", 0 0, L_0x1be4a30; 1 drivers
v0x19fbe50_0 .alias "result", 0 0, v0x19fd580_0;
v0x19fbed0_0 .alias "sel0", 0 0, v0x19fd2f0_0;
S_0x19fb130 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x19fb040;
 .timescale -9 -12;
L_0x1be4d00/d .functor NAND 1, C4<0>, L_0x1be5750, C4<1>, C4<1>;
L_0x1be4d00 .delay (20000,20000,20000) L_0x1be4d00/d;
L_0x1be4e80/d .functor NOT 1, L_0x1be4d00, C4<0>, C4<0>, C4<0>;
L_0x1be4e80 .delay (10000,10000,10000) L_0x1be4e80/d;
L_0x1be4f90/d .functor NOT 1, L_0x1be5750, C4<0>, C4<0>, C4<0>;
L_0x1be4f90 .delay (10000,10000,10000) L_0x1be4f90/d;
L_0x1be5050/d .functor NAND 1, L_0x1be4bd0, L_0x1be4f90, C4<1>, C4<1>;
L_0x1be5050 .delay (20000,20000,20000) L_0x1be5050/d;
L_0x1be51a0/d .functor NOT 1, L_0x1be5050, C4<0>, C4<0>, C4<0>;
L_0x1be51a0 .delay (10000,10000,10000) L_0x1be51a0/d;
L_0x1be5290/d .functor NOR 1, L_0x1be51a0, L_0x1be4e80, C4<0>, C4<0>;
L_0x1be5290 .delay (20000,20000,20000) L_0x1be5290/d;
L_0x1be5430/d .functor NOT 1, L_0x1be5290, C4<0>, C4<0>, C4<0>;
L_0x1be5430 .delay (10000,10000,10000) L_0x1be5430/d;
v0x19fb220_0 .net "and_in0ncom", 0 0, L_0x1be51a0; 1 drivers
v0x19fb2a0_0 .net "and_in1com", 0 0, L_0x1be4e80; 1 drivers
v0x19fb340_0 .alias "in0", 0 0, v0x19fd580_0;
v0x19fb3e0_0 .alias "in1", 0 0, v0x19fd140_0;
v0x19fb460_0 .net "nand_in0ncom", 0 0, L_0x1be5050; 1 drivers
v0x19fb500_0 .net "nand_in1com", 0 0, L_0x1be4d00; 1 drivers
v0x19fb5e0_0 .net "ncom", 0 0, L_0x1be4f90; 1 drivers
v0x19fb680_0 .net "nor_wire", 0 0, L_0x1be5290; 1 drivers
v0x19fb720_0 .alias "result", 0 0, v0x1a01150_0;
v0x19fb7c0_0 .alias "sel0", 0 0, v0x19fd370_0;
S_0x19d4420 .scope generate, "ALU32[2]" "ALU32[2]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19d2e18 .param/l "i" 2 105, +C4<010>;
S_0x19d4550 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x19d4420;
 .timescale -9 -12;
L_0x1be5cf0/d .functor NOT 1, L_0x1beb7f0, C4<0>, C4<0>, C4<0>;
L_0x1be5cf0 .delay (10000,10000,10000) L_0x1be5cf0/d;
v0x19fa320_0 .net "carryin", 0 0, L_0x1beb890; 1 drivers
v0x19fa3c0_0 .net "carryout", 0 0, L_0x1be7530; 1 drivers
v0x19fa440_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x19fa4c0_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x19fa540_0 .net "notB", 0 0, L_0x1be5cf0; 1 drivers
v0x19fa5c0_0 .net "operandA", 0 0, L_0x1beb750; 1 drivers
v0x19fa640_0 .net "operandB", 0 0, L_0x1beb7f0; 1 drivers
v0x19fa750_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19fa7d0_0 .net "result", 0 0, L_0x1beb020; 1 drivers
v0x19fa8a0_0 .net "trueB", 0 0, L_0x1be6370; 1 drivers
v0x19fa980_0 .net "wAddSub", 0 0, L_0x1be6e90; 1 drivers
v0x19faa90_0 .net "wNandAnd", 0 0, L_0x1be85f0; 1 drivers
v0x19fac10_0 .net "wNorOr", 0 0, L_0x1be9030; 1 drivers
v0x19fad20_0 .net "wXor", 0 0, L_0x1be7b90; 1 drivers
L_0x1beb150 .part v0x1a11260_0, 0, 1;
L_0x1beb210 .part v0x1a11260_0, 1, 1;
L_0x1beb340 .part v0x1a11260_0, 2, 1;
S_0x19f9b50 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x19d4550;
 .timescale -9 -12;
L_0x1be5d70/d .functor NAND 1, L_0x1be5cf0, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1be5d70 .delay (20000,20000,20000) L_0x1be5d70/d;
L_0x1be5e50/d .functor NOT 1, L_0x1be5d70, C4<0>, C4<0>, C4<0>;
L_0x1be5e50 .delay (10000,10000,10000) L_0x1be5e50/d;
L_0x1be5f10/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1be5f10 .delay (10000,10000,10000) L_0x1be5f10/d;
L_0x1be5fd0/d .functor NAND 1, L_0x1beb7f0, L_0x1be5f10, C4<1>, C4<1>;
L_0x1be5fd0 .delay (20000,20000,20000) L_0x1be5fd0/d;
L_0x1be60e0/d .functor NOT 1, L_0x1be5fd0, C4<0>, C4<0>, C4<0>;
L_0x1be60e0 .delay (10000,10000,10000) L_0x1be60e0/d;
L_0x1be61d0/d .functor NOR 1, L_0x1be60e0, L_0x1be5e50, C4<0>, C4<0>;
L_0x1be61d0 .delay (20000,20000,20000) L_0x1be61d0/d;
L_0x1be6370/d .functor NOT 1, L_0x1be61d0, C4<0>, C4<0>, C4<0>;
L_0x1be6370 .delay (10000,10000,10000) L_0x1be6370/d;
v0x19f9c40_0 .net "and_in0ncom", 0 0, L_0x1be60e0; 1 drivers
v0x19f9d00_0 .net "and_in1com", 0 0, L_0x1be5e50; 1 drivers
v0x19f9da0_0 .alias "in0", 0 0, v0x19fa640_0;
v0x19f9e20_0 .alias "in1", 0 0, v0x19fa540_0;
v0x19f9ea0_0 .net "nand_in0ncom", 0 0, L_0x1be5fd0; 1 drivers
v0x19f9f40_0 .net "nand_in1com", 0 0, L_0x1be5d70; 1 drivers
v0x19f9fe0_0 .net "ncom", 0 0, L_0x1be5f10; 1 drivers
v0x19fa080_0 .net "nor_wire", 0 0, L_0x1be61d0; 1 drivers
v0x19fa170_0 .alias "result", 0 0, v0x19fa8a0_0;
v0x19fa240_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19f8860 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x19d4550;
 .timescale -9 -12;
L_0x1be6fa0/d .functor NAND 1, L_0x1beb750, L_0x1be6370, C4<1>, C4<1>;
L_0x1be6fa0 .delay (20000,20000,20000) L_0x1be6fa0/d;
L_0x1be7130/d .functor NOT 1, L_0x1be6fa0, C4<0>, C4<0>, C4<0>;
L_0x1be7130 .delay (10000,10000,10000) L_0x1be7130/d;
L_0x1be7220/d .functor NAND 1, L_0x1beb890, L_0x1be68f0, C4<1>, C4<1>;
L_0x1be7220 .delay (20000,20000,20000) L_0x1be7220/d;
L_0x1be72e0/d .functor NOT 1, L_0x1be7220, C4<0>, C4<0>, C4<0>;
L_0x1be72e0 .delay (10000,10000,10000) L_0x1be72e0/d;
L_0x1be73f0/d .functor NOR 1, L_0x1be72e0, L_0x1be7130, C4<0>, C4<0>;
L_0x1be73f0 .delay (20000,20000,20000) L_0x1be73f0/d;
L_0x1be7530/d .functor NOT 1, L_0x1be73f0, C4<0>, C4<0>, C4<0>;
L_0x1be7530 .delay (10000,10000,10000) L_0x1be7530/d;
v0x19f9440_0 .alias "a", 0 0, v0x19fa5c0_0;
v0x19f9550_0 .net "and_ab", 0 0, L_0x1be7130; 1 drivers
v0x19f95f0_0 .net "and_xor_ab_c", 0 0, L_0x1be72e0; 1 drivers
v0x19f9690_0 .alias "b", 0 0, v0x19fa8a0_0;
v0x19f9710_0 .alias "carryin", 0 0, v0x19fa320_0;
v0x19f9790_0 .alias "carryout", 0 0, v0x19fa3c0_0;
v0x19f9850_0 .net "nand_ab", 0 0, L_0x1be6fa0; 1 drivers
v0x19f98d0_0 .net "nand_xor_ab_c", 0 0, L_0x1be7220; 1 drivers
v0x19f9950_0 .net "nco", 0 0, L_0x1be73f0; 1 drivers
v0x19f99f0_0 .alias "sum", 0 0, v0x19fa980_0;
v0x19f9ad0_0 .net "xor_ab", 0 0, L_0x1be68f0; 1 drivers
S_0x19f8ef0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19f8860;
 .timescale -9 -12;
L_0x1be64e0/d .functor NAND 1, L_0x1beb750, L_0x1be6370, C4<1>, C4<1>;
L_0x1be64e0 .delay (20000,20000,20000) L_0x1be64e0/d;
L_0x1be65c0/d .functor NOR 1, L_0x1beb750, L_0x1be6370, C4<0>, C4<0>;
L_0x1be65c0 .delay (20000,20000,20000) L_0x1be65c0/d;
L_0x1be6680/d .functor NOT 1, L_0x1be65c0, C4<0>, C4<0>, C4<0>;
L_0x1be6680 .delay (10000,10000,10000) L_0x1be6680/d;
L_0x1be6790/d .functor NAND 1, L_0x1be6680, L_0x1be64e0, C4<1>, C4<1>;
L_0x1be6790 .delay (20000,20000,20000) L_0x1be6790/d;
L_0x1be68f0/d .functor NOT 1, L_0x1be6790, C4<0>, C4<0>, C4<0>;
L_0x1be68f0 .delay (10000,10000,10000) L_0x1be68f0/d;
v0x19f8fe0_0 .alias "a", 0 0, v0x19fa5c0_0;
v0x19f9080_0 .alias "b", 0 0, v0x19fa8a0_0;
v0x19f9120_0 .net "nand_ab", 0 0, L_0x1be64e0; 1 drivers
v0x19f91c0_0 .net "nor_ab", 0 0, L_0x1be65c0; 1 drivers
v0x19f9240_0 .net "nxor_ab", 0 0, L_0x1be6790; 1 drivers
v0x19f92e0_0 .net "or_ab", 0 0, L_0x1be6680; 1 drivers
v0x19f93c0_0 .alias "result", 0 0, v0x19f9ad0_0;
S_0x19f8950 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19f8860;
 .timescale -9 -12;
L_0x1be6a00/d .functor NAND 1, L_0x1be68f0, L_0x1beb890, C4<1>, C4<1>;
L_0x1be6a00 .delay (20000,20000,20000) L_0x1be6a00/d;
L_0x1be6b70/d .functor NOR 1, L_0x1be68f0, L_0x1beb890, C4<0>, C4<0>;
L_0x1be6b70 .delay (20000,20000,20000) L_0x1be6b70/d;
L_0x1be6cc0/d .functor NOT 1, L_0x1be6b70, C4<0>, C4<0>, C4<0>;
L_0x1be6cc0 .delay (10000,10000,10000) L_0x1be6cc0/d;
L_0x1be6d80/d .functor NAND 1, L_0x1be6cc0, L_0x1be6a00, C4<1>, C4<1>;
L_0x1be6d80 .delay (20000,20000,20000) L_0x1be6d80/d;
L_0x1be6e90/d .functor NOT 1, L_0x1be6d80, C4<0>, C4<0>, C4<0>;
L_0x1be6e90 .delay (10000,10000,10000) L_0x1be6e90/d;
v0x19f8a40_0 .alias "a", 0 0, v0x19f9ad0_0;
v0x19f8ae0_0 .alias "b", 0 0, v0x19fa320_0;
v0x19f8b80_0 .net "nand_ab", 0 0, L_0x1be6a00; 1 drivers
v0x19f8c20_0 .net "nor_ab", 0 0, L_0x1be6b70; 1 drivers
v0x19f8ca0_0 .net "nxor_ab", 0 0, L_0x1be6d80; 1 drivers
v0x19f8d40_0 .net "or_ab", 0 0, L_0x1be6cc0; 1 drivers
v0x19f8e20_0 .alias "result", 0 0, v0x19fa980_0;
S_0x19f8310 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x19d4550;
 .timescale -9 -12;
L_0x1be76f0/d .functor NAND 1, L_0x1beb750, L_0x1beb7f0, C4<1>, C4<1>;
L_0x1be76f0 .delay (20000,20000,20000) L_0x1be76f0/d;
L_0x1be77d0/d .functor NOR 1, L_0x1beb750, L_0x1beb7f0, C4<0>, C4<0>;
L_0x1be77d0 .delay (20000,20000,20000) L_0x1be77d0/d;
L_0x1be7960/d .functor NOT 1, L_0x1be77d0, C4<0>, C4<0>, C4<0>;
L_0x1be7960 .delay (10000,10000,10000) L_0x1be7960/d;
L_0x1be7a50/d .functor NAND 1, L_0x1be7960, L_0x1be76f0, C4<1>, C4<1>;
L_0x1be7a50 .delay (20000,20000,20000) L_0x1be7a50/d;
L_0x1be7b90/d .functor NOT 1, L_0x1be7a50, C4<0>, C4<0>, C4<0>;
L_0x1be7b90 .delay (10000,10000,10000) L_0x1be7b90/d;
v0x19f8400_0 .alias "a", 0 0, v0x19fa5c0_0;
v0x19f8480_0 .alias "b", 0 0, v0x19fa640_0;
v0x19f8550_0 .net "nand_ab", 0 0, L_0x1be76f0; 1 drivers
v0x19f85d0_0 .net "nor_ab", 0 0, L_0x1be77d0; 1 drivers
v0x19f8650_0 .net "nxor_ab", 0 0, L_0x1be7a50; 1 drivers
v0x19f86d0_0 .net "or_ab", 0 0, L_0x1be7960; 1 drivers
v0x19f8790_0 .alias "result", 0 0, v0x19fad20_0;
S_0x19f7720 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x19d4550;
 .timescale -9 -12;
L_0x1be7ce0/d .functor NAND 1, L_0x1beb750, L_0x1beb7f0, C4<1>, C4<1>;
L_0x1be7ce0 .delay (20000,20000,20000) L_0x1be7ce0/d;
L_0x1be7e30/d .functor NOT 1, L_0x1be7ce0, C4<0>, C4<0>, C4<0>;
L_0x1be7e30 .delay (10000,10000,10000) L_0x1be7e30/d;
v0x19f7f90_0 .alias "a", 0 0, v0x19fa5c0_0;
v0x19f8030_0 .net "and_ab", 0 0, L_0x1be7e30; 1 drivers
v0x19f80b0_0 .alias "b", 0 0, v0x19fa640_0;
v0x19f8130_0 .net "nand_ab", 0 0, L_0x1be7ce0; 1 drivers
v0x19f8210_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19f8290_0 .alias "result", 0 0, v0x19faa90_0;
S_0x19f7810 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x19f7720;
 .timescale -9 -12;
L_0x1be7f60/d .functor NAND 1, L_0x1be7e30, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1be7f60 .delay (20000,20000,20000) L_0x1be7f60/d;
L_0x1be8040/d .functor NOT 1, L_0x1be7f60, C4<0>, C4<0>, C4<0>;
L_0x1be8040 .delay (10000,10000,10000) L_0x1be8040/d;
L_0x1be8150/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1be8150 .delay (10000,10000,10000) L_0x1be8150/d;
L_0x1be8210/d .functor NAND 1, L_0x1be7ce0, L_0x1be8150, C4<1>, C4<1>;
L_0x1be8210 .delay (20000,20000,20000) L_0x1be8210/d;
L_0x1be8360/d .functor NOT 1, L_0x1be8210, C4<0>, C4<0>, C4<0>;
L_0x1be8360 .delay (10000,10000,10000) L_0x1be8360/d;
L_0x1be8450/d .functor NOR 1, L_0x1be8360, L_0x1be8040, C4<0>, C4<0>;
L_0x1be8450 .delay (20000,20000,20000) L_0x1be8450/d;
L_0x1be85f0/d .functor NOT 1, L_0x1be8450, C4<0>, C4<0>, C4<0>;
L_0x1be85f0 .delay (10000,10000,10000) L_0x1be85f0/d;
v0x19f7900_0 .net "and_in0ncom", 0 0, L_0x1be8360; 1 drivers
v0x19f7980_0 .net "and_in1com", 0 0, L_0x1be8040; 1 drivers
v0x19f7a00_0 .alias "in0", 0 0, v0x19f8130_0;
v0x19f7aa0_0 .alias "in1", 0 0, v0x19f8030_0;
v0x19f7b20_0 .net "nand_in0ncom", 0 0, L_0x1be8210; 1 drivers
v0x19f7bc0_0 .net "nand_in1com", 0 0, L_0x1be7f60; 1 drivers
v0x19f7ca0_0 .net "ncom", 0 0, L_0x1be8150; 1 drivers
v0x19f7d40_0 .net "nor_wire", 0 0, L_0x1be8450; 1 drivers
v0x19f7de0_0 .alias "result", 0 0, v0x19faa90_0;
v0x19f7eb0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19f6c80 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x19d4550;
 .timescale -9 -12;
L_0x1be8720/d .functor NOR 1, L_0x1beb750, L_0x1beb7f0, C4<0>, C4<0>;
L_0x1be8720 .delay (20000,20000,20000) L_0x1be8720/d;
L_0x1be8870/d .functor NOT 1, L_0x1be8720, C4<0>, C4<0>, C4<0>;
L_0x1be8870 .delay (10000,10000,10000) L_0x1be8870/d;
v0x19f7400_0 .alias "a", 0 0, v0x19fa5c0_0;
v0x19f7480_0 .alias "b", 0 0, v0x19fa640_0;
v0x19f7520_0 .net "nor_ab", 0 0, L_0x1be8720; 1 drivers
v0x19f75a0_0 .net "or_ab", 0 0, L_0x1be8870; 1 drivers
v0x19f7620_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19f76a0_0 .alias "result", 0 0, v0x19fac10_0;
S_0x19f6d70 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19f6c80;
 .timescale -9 -12;
L_0x1be89a0/d .functor NAND 1, L_0x1be8870, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1be89a0 .delay (20000,20000,20000) L_0x1be89a0/d;
L_0x1be8a80/d .functor NOT 1, L_0x1be89a0, C4<0>, C4<0>, C4<0>;
L_0x1be8a80 .delay (10000,10000,10000) L_0x1be8a80/d;
L_0x1be8b90/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1be8b90 .delay (10000,10000,10000) L_0x1be8b90/d;
L_0x1be8c50/d .functor NAND 1, L_0x1be8720, L_0x1be8b90, C4<1>, C4<1>;
L_0x1be8c50 .delay (20000,20000,20000) L_0x1be8c50/d;
L_0x1be8da0/d .functor NOT 1, L_0x1be8c50, C4<0>, C4<0>, C4<0>;
L_0x1be8da0 .delay (10000,10000,10000) L_0x1be8da0/d;
L_0x1be8e90/d .functor NOR 1, L_0x1be8da0, L_0x1be8a80, C4<0>, C4<0>;
L_0x1be8e90 .delay (20000,20000,20000) L_0x1be8e90/d;
L_0x1be9030/d .functor NOT 1, L_0x1be8e90, C4<0>, C4<0>, C4<0>;
L_0x1be9030 .delay (10000,10000,10000) L_0x1be9030/d;
v0x19f6e60_0 .net "and_in0ncom", 0 0, L_0x1be8da0; 1 drivers
v0x19f6ee0_0 .net "and_in1com", 0 0, L_0x1be8a80; 1 drivers
v0x19f6f60_0 .alias "in0", 0 0, v0x19f7520_0;
v0x19f6fe0_0 .alias "in1", 0 0, v0x19f75a0_0;
v0x19f7060_0 .net "nand_in0ncom", 0 0, L_0x1be8c50; 1 drivers
v0x19f70e0_0 .net "nand_in1com", 0 0, L_0x1be89a0; 1 drivers
v0x19f7160_0 .net "ncom", 0 0, L_0x1be8b90; 1 drivers
v0x19f71e0_0 .net "nor_wire", 0 0, L_0x1be8e90; 1 drivers
v0x19f72b0_0 .alias "result", 0 0, v0x19fac10_0;
v0x19f7380_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19d4640 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x19d4550;
 .timescale -9 -12;
v0x19f6370_0 .alias "in0", 0 0, v0x19fa980_0;
v0x19f6420_0 .alias "in1", 0 0, v0x19fad20_0;
v0x19f64d0_0 .alias "in2", 0 0, v0x19faa90_0;
v0x19f6580_0 .alias "in3", 0 0, v0x19fac10_0;
v0x19f6660_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19f6710_0 .alias "result", 0 0, v0x19fa7d0_0;
v0x19f6790_0 .net "sel0", 0 0, L_0x1beb150; 1 drivers
v0x19f6810_0 .net "sel1", 0 0, L_0x1beb210; 1 drivers
v0x19f68e0_0 .net "sel2", 0 0, L_0x1beb340; 1 drivers
v0x19f6990_0 .net "w0", 0 0, L_0x1be97f0; 1 drivers
v0x19f6a70_0 .net "w1", 0 0, L_0x1be9f70; 1 drivers
v0x19f6b40_0 .net "w2", 0 0, L_0x1bea7c0; 1 drivers
S_0x19f5bc0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x19d4640;
 .timescale -9 -12;
L_0x1be9160/d .functor NAND 1, L_0x1be7b90, L_0x1beb150, C4<1>, C4<1>;
L_0x1be9160 .delay (20000,20000,20000) L_0x1be9160/d;
L_0x1be9240/d .functor NOT 1, L_0x1be9160, C4<0>, C4<0>, C4<0>;
L_0x1be9240 .delay (10000,10000,10000) L_0x1be9240/d;
L_0x1be9350/d .functor NOT 1, L_0x1beb150, C4<0>, C4<0>, C4<0>;
L_0x1be9350 .delay (10000,10000,10000) L_0x1be9350/d;
L_0x1be94a0/d .functor NAND 1, L_0x1be6e90, L_0x1be9350, C4<1>, C4<1>;
L_0x1be94a0 .delay (20000,20000,20000) L_0x1be94a0/d;
L_0x1be9560/d .functor NOT 1, L_0x1be94a0, C4<0>, C4<0>, C4<0>;
L_0x1be9560 .delay (10000,10000,10000) L_0x1be9560/d;
L_0x1be9650/d .functor NOR 1, L_0x1be9560, L_0x1be9240, C4<0>, C4<0>;
L_0x1be9650 .delay (20000,20000,20000) L_0x1be9650/d;
L_0x1be97f0/d .functor NOT 1, L_0x1be9650, C4<0>, C4<0>, C4<0>;
L_0x1be97f0 .delay (10000,10000,10000) L_0x1be97f0/d;
v0x19f5cb0_0 .net "and_in0ncom", 0 0, L_0x1be9560; 1 drivers
v0x19f5d70_0 .net "and_in1com", 0 0, L_0x1be9240; 1 drivers
v0x19f5e10_0 .alias "in0", 0 0, v0x19fa980_0;
v0x19f5eb0_0 .alias "in1", 0 0, v0x19fad20_0;
v0x19f5f60_0 .net "nand_in0ncom", 0 0, L_0x1be94a0; 1 drivers
v0x19f6000_0 .net "nand_in1com", 0 0, L_0x1be9160; 1 drivers
v0x19f60a0_0 .net "ncom", 0 0, L_0x1be9350; 1 drivers
v0x19f6140_0 .net "nor_wire", 0 0, L_0x1be9650; 1 drivers
v0x19f61e0_0 .alias "result", 0 0, v0x19f6990_0;
v0x19f6260_0 .alias "sel0", 0 0, v0x19f6790_0;
S_0x19d55b0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x19d4640;
 .timescale -9 -12;
L_0x1be9920/d .functor NAND 1, L_0x1be9030, L_0x1beb150, C4<1>, C4<1>;
L_0x1be9920 .delay (20000,20000,20000) L_0x1be9920/d;
L_0x1be9a00/d .functor NOT 1, L_0x1be9920, C4<0>, C4<0>, C4<0>;
L_0x1be9a00 .delay (10000,10000,10000) L_0x1be9a00/d;
L_0x1be9b10/d .functor NOT 1, L_0x1beb150, C4<0>, C4<0>, C4<0>;
L_0x1be9b10 .delay (10000,10000,10000) L_0x1be9b10/d;
L_0x1be9bd0/d .functor NAND 1, L_0x1be85f0, L_0x1be9b10, C4<1>, C4<1>;
L_0x1be9bd0 .delay (20000,20000,20000) L_0x1be9bd0/d;
L_0x1be9ce0/d .functor NOT 1, L_0x1be9bd0, C4<0>, C4<0>, C4<0>;
L_0x1be9ce0 .delay (10000,10000,10000) L_0x1be9ce0/d;
L_0x1be9dd0/d .functor NOR 1, L_0x1be9ce0, L_0x1be9a00, C4<0>, C4<0>;
L_0x1be9dd0 .delay (20000,20000,20000) L_0x1be9dd0/d;
L_0x1be9f70/d .functor NOT 1, L_0x1be9dd0, C4<0>, C4<0>, C4<0>;
L_0x1be9f70 .delay (10000,10000,10000) L_0x1be9f70/d;
v0x19d56a0_0 .net "and_in0ncom", 0 0, L_0x1be9ce0; 1 drivers
v0x19d5760_0 .net "and_in1com", 0 0, L_0x1be9a00; 1 drivers
v0x19d5800_0 .alias "in0", 0 0, v0x19faa90_0;
v0x19d58a0_0 .alias "in1", 0 0, v0x19fac10_0;
v0x19d5920_0 .net "nand_in0ncom", 0 0, L_0x1be9bd0; 1 drivers
v0x19d59c0_0 .net "nand_in1com", 0 0, L_0x1be9920; 1 drivers
v0x19f58a0_0 .net "ncom", 0 0, L_0x1be9b10; 1 drivers
v0x19f5940_0 .net "nor_wire", 0 0, L_0x1be9dd0; 1 drivers
v0x19f5a30_0 .alias "result", 0 0, v0x19f6a70_0;
v0x19f5ae0_0 .alias "sel0", 0 0, v0x19f6790_0;
S_0x19d4e60 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x19d4640;
 .timescale -9 -12;
L_0x1bea0a0/d .functor NAND 1, L_0x1be9f70, L_0x1beb210, C4<1>, C4<1>;
L_0x1bea0a0 .delay (20000,20000,20000) L_0x1bea0a0/d;
L_0x1bea210/d .functor NOT 1, L_0x1bea0a0, C4<0>, C4<0>, C4<0>;
L_0x1bea210 .delay (10000,10000,10000) L_0x1bea210/d;
L_0x1bea320/d .functor NOT 1, L_0x1beb210, C4<0>, C4<0>, C4<0>;
L_0x1bea320 .delay (10000,10000,10000) L_0x1bea320/d;
L_0x1bea3e0/d .functor NAND 1, L_0x1be97f0, L_0x1bea320, C4<1>, C4<1>;
L_0x1bea3e0 .delay (20000,20000,20000) L_0x1bea3e0/d;
L_0x1bea530/d .functor NOT 1, L_0x1bea3e0, C4<0>, C4<0>, C4<0>;
L_0x1bea530 .delay (10000,10000,10000) L_0x1bea530/d;
L_0x1bea620/d .functor NOR 1, L_0x1bea530, L_0x1bea210, C4<0>, C4<0>;
L_0x1bea620 .delay (20000,20000,20000) L_0x1bea620/d;
L_0x1bea7c0/d .functor NOT 1, L_0x1bea620, C4<0>, C4<0>, C4<0>;
L_0x1bea7c0 .delay (10000,10000,10000) L_0x1bea7c0/d;
v0x19d4f50_0 .net "and_in0ncom", 0 0, L_0x1bea530; 1 drivers
v0x19d5010_0 .net "and_in1com", 0 0, L_0x1bea210; 1 drivers
v0x19d50b0_0 .alias "in0", 0 0, v0x19f6990_0;
v0x19d5150_0 .alias "in1", 0 0, v0x19f6a70_0;
v0x19d51d0_0 .net "nand_in0ncom", 0 0, L_0x1bea3e0; 1 drivers
v0x19d5270_0 .net "nand_in1com", 0 0, L_0x1bea0a0; 1 drivers
v0x19d5310_0 .net "ncom", 0 0, L_0x1bea320; 1 drivers
v0x19d53b0_0 .net "nor_wire", 0 0, L_0x1bea620; 1 drivers
v0x19d5450_0 .alias "result", 0 0, v0x19f6b40_0;
v0x19d54d0_0 .alias "sel0", 0 0, v0x19f6810_0;
S_0x19d4730 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x19d4640;
 .timescale -9 -12;
L_0x1bea8f0/d .functor NAND 1, C4<0>, L_0x1beb340, C4<1>, C4<1>;
L_0x1bea8f0 .delay (20000,20000,20000) L_0x1bea8f0/d;
L_0x1beaa70/d .functor NOT 1, L_0x1bea8f0, C4<0>, C4<0>, C4<0>;
L_0x1beaa70 .delay (10000,10000,10000) L_0x1beaa70/d;
L_0x1beab80/d .functor NOT 1, L_0x1beb340, C4<0>, C4<0>, C4<0>;
L_0x1beab80 .delay (10000,10000,10000) L_0x1beab80/d;
L_0x1beac40/d .functor NAND 1, L_0x1bea7c0, L_0x1beab80, C4<1>, C4<1>;
L_0x1beac40 .delay (20000,20000,20000) L_0x1beac40/d;
L_0x1bead90/d .functor NOT 1, L_0x1beac40, C4<0>, C4<0>, C4<0>;
L_0x1bead90 .delay (10000,10000,10000) L_0x1bead90/d;
L_0x1beae80/d .functor NOR 1, L_0x1bead90, L_0x1beaa70, C4<0>, C4<0>;
L_0x1beae80 .delay (20000,20000,20000) L_0x1beae80/d;
L_0x1beb020/d .functor NOT 1, L_0x1beae80, C4<0>, C4<0>, C4<0>;
L_0x1beb020 .delay (10000,10000,10000) L_0x1beb020/d;
v0x19d4820_0 .net "and_in0ncom", 0 0, L_0x1bead90; 1 drivers
v0x19d48a0_0 .net "and_in1com", 0 0, L_0x1beaa70; 1 drivers
v0x19d4940_0 .alias "in0", 0 0, v0x19f6b40_0;
v0x19d49e0_0 .alias "in1", 0 0, v0x19f6660_0;
v0x19d4a60_0 .net "nand_in0ncom", 0 0, L_0x1beac40; 1 drivers
v0x19d4b00_0 .net "nand_in1com", 0 0, L_0x1bea8f0; 1 drivers
v0x19d4be0_0 .net "ncom", 0 0, L_0x1beab80; 1 drivers
v0x19d4c80_0 .net "nor_wire", 0 0, L_0x1beae80; 1 drivers
v0x19d4d20_0 .alias "result", 0 0, v0x19fa7d0_0;
v0x19d4dc0_0 .alias "sel0", 0 0, v0x19f68e0_0;
S_0x19cdaa0 .scope generate, "ALU32[3]" "ALU32[3]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19cc498 .param/l "i" 2 105, +C4<011>;
S_0x19cdbd0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x19cdaa0;
 .timescale -9 -12;
L_0x1beba20/d .functor NOT 1, L_0x1bf1480, C4<0>, C4<0>, C4<0>;
L_0x1beba20 .delay (10000,10000,10000) L_0x1beba20/d;
v0x19d3920_0 .net "carryin", 0 0, L_0x1bf1520; 1 drivers
v0x19d39c0_0 .net "carryout", 0 0, L_0x1bed200; 1 drivers
v0x19d3a40_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x19d3ac0_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x19d3b40_0 .net "notB", 0 0, L_0x1beba20; 1 drivers
v0x19d3bc0_0 .net "operandA", 0 0, L_0x1bf13e0; 1 drivers
v0x19d3c40_0 .net "operandB", 0 0, L_0x1bf1480; 1 drivers
v0x19d3d50_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19d3dd0_0 .net "result", 0 0, L_0x1bf0cf0; 1 drivers
v0x19d3ea0_0 .net "trueB", 0 0, L_0x1bec040; 1 drivers
v0x19d3f80_0 .net "wAddSub", 0 0, L_0x1becb60; 1 drivers
v0x19d4090_0 .net "wNandAnd", 0 0, L_0x1bee2c0; 1 drivers
v0x19d4210_0 .net "wNorOr", 0 0, L_0x1beed00; 1 drivers
v0x19d4320_0 .net "wXor", 0 0, L_0x1bed860; 1 drivers
L_0x1bf0e20 .part v0x1a11260_0, 0, 1;
L_0x1bf0ee0 .part v0x1a11260_0, 1, 1;
L_0x1bf1010 .part v0x1a11260_0, 2, 1;
S_0x19d3150 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x19cdbd0;
 .timescale -9 -12;
L_0x1bebae0/d .functor NAND 1, L_0x1beba20, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1bebae0 .delay (20000,20000,20000) L_0x1bebae0/d;
L_0x1bebbc0/d .functor NOT 1, L_0x1bebae0, C4<0>, C4<0>, C4<0>;
L_0x1bebbc0 .delay (10000,10000,10000) L_0x1bebbc0/d;
L_0x1bebc80/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bebc80 .delay (10000,10000,10000) L_0x1bebc80/d;
L_0x1bebd40/d .functor NAND 1, L_0x1bf1480, L_0x1bebc80, C4<1>, C4<1>;
L_0x1bebd40 .delay (20000,20000,20000) L_0x1bebd40/d;
L_0x1bebe00/d .functor NOT 1, L_0x1bebd40, C4<0>, C4<0>, C4<0>;
L_0x1bebe00 .delay (10000,10000,10000) L_0x1bebe00/d;
L_0x1bebea0/d .functor NOR 1, L_0x1bebe00, L_0x1bebbc0, C4<0>, C4<0>;
L_0x1bebea0 .delay (20000,20000,20000) L_0x1bebea0/d;
L_0x1bec040/d .functor NOT 1, L_0x1bebea0, C4<0>, C4<0>, C4<0>;
L_0x1bec040 .delay (10000,10000,10000) L_0x1bec040/d;
v0x19d3240_0 .net "and_in0ncom", 0 0, L_0x1bebe00; 1 drivers
v0x19d3300_0 .net "and_in1com", 0 0, L_0x1bebbc0; 1 drivers
v0x19d33a0_0 .alias "in0", 0 0, v0x19d3c40_0;
v0x19d3420_0 .alias "in1", 0 0, v0x19d3b40_0;
v0x19d34a0_0 .net "nand_in0ncom", 0 0, L_0x1bebd40; 1 drivers
v0x19d3540_0 .net "nand_in1com", 0 0, L_0x1bebae0; 1 drivers
v0x19d35e0_0 .net "ncom", 0 0, L_0x1bebc80; 1 drivers
v0x19d3680_0 .net "nor_wire", 0 0, L_0x1bebea0; 1 drivers
v0x19d3770_0 .alias "result", 0 0, v0x19d3ea0_0;
v0x19d3840_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19d1e60 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x19cdbd0;
 .timescale -9 -12;
L_0x1becc70/d .functor NAND 1, L_0x1bf13e0, L_0x1bec040, C4<1>, C4<1>;
L_0x1becc70 .delay (20000,20000,20000) L_0x1becc70/d;
L_0x1bece00/d .functor NOT 1, L_0x1becc70, C4<0>, C4<0>, C4<0>;
L_0x1bece00 .delay (10000,10000,10000) L_0x1bece00/d;
L_0x1becef0/d .functor NAND 1, L_0x1bf1520, L_0x1bec5c0, C4<1>, C4<1>;
L_0x1becef0 .delay (20000,20000,20000) L_0x1becef0/d;
L_0x1becfb0/d .functor NOT 1, L_0x1becef0, C4<0>, C4<0>, C4<0>;
L_0x1becfb0 .delay (10000,10000,10000) L_0x1becfb0/d;
L_0x1bed0c0/d .functor NOR 1, L_0x1becfb0, L_0x1bece00, C4<0>, C4<0>;
L_0x1bed0c0 .delay (20000,20000,20000) L_0x1bed0c0/d;
L_0x1bed200/d .functor NOT 1, L_0x1bed0c0, C4<0>, C4<0>, C4<0>;
L_0x1bed200 .delay (10000,10000,10000) L_0x1bed200/d;
v0x19d2a40_0 .alias "a", 0 0, v0x19d3bc0_0;
v0x19d2b50_0 .net "and_ab", 0 0, L_0x1bece00; 1 drivers
v0x19d2bf0_0 .net "and_xor_ab_c", 0 0, L_0x1becfb0; 1 drivers
v0x19d2c90_0 .alias "b", 0 0, v0x19d3ea0_0;
v0x19d2d10_0 .alias "carryin", 0 0, v0x19d3920_0;
v0x19d2d90_0 .alias "carryout", 0 0, v0x19d39c0_0;
v0x19d2e50_0 .net "nand_ab", 0 0, L_0x1becc70; 1 drivers
v0x19d2ed0_0 .net "nand_xor_ab_c", 0 0, L_0x1becef0; 1 drivers
v0x19d2f50_0 .net "nco", 0 0, L_0x1bed0c0; 1 drivers
v0x19d2ff0_0 .alias "sum", 0 0, v0x19d3f80_0;
v0x19d30d0_0 .net "xor_ab", 0 0, L_0x1bec5c0; 1 drivers
S_0x19d24f0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19d1e60;
 .timescale -9 -12;
L_0x1bec1b0/d .functor NAND 1, L_0x1bf13e0, L_0x1bec040, C4<1>, C4<1>;
L_0x1bec1b0 .delay (20000,20000,20000) L_0x1bec1b0/d;
L_0x1bec290/d .functor NOR 1, L_0x1bf13e0, L_0x1bec040, C4<0>, C4<0>;
L_0x1bec290 .delay (20000,20000,20000) L_0x1bec290/d;
L_0x1bec350/d .functor NOT 1, L_0x1bec290, C4<0>, C4<0>, C4<0>;
L_0x1bec350 .delay (10000,10000,10000) L_0x1bec350/d;
L_0x1bec460/d .functor NAND 1, L_0x1bec350, L_0x1bec1b0, C4<1>, C4<1>;
L_0x1bec460 .delay (20000,20000,20000) L_0x1bec460/d;
L_0x1bec5c0/d .functor NOT 1, L_0x1bec460, C4<0>, C4<0>, C4<0>;
L_0x1bec5c0 .delay (10000,10000,10000) L_0x1bec5c0/d;
v0x19d25e0_0 .alias "a", 0 0, v0x19d3bc0_0;
v0x19d2680_0 .alias "b", 0 0, v0x19d3ea0_0;
v0x19d2720_0 .net "nand_ab", 0 0, L_0x1bec1b0; 1 drivers
v0x19d27c0_0 .net "nor_ab", 0 0, L_0x1bec290; 1 drivers
v0x19d2840_0 .net "nxor_ab", 0 0, L_0x1bec460; 1 drivers
v0x19d28e0_0 .net "or_ab", 0 0, L_0x1bec350; 1 drivers
v0x19d29c0_0 .alias "result", 0 0, v0x19d30d0_0;
S_0x19d1f50 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19d1e60;
 .timescale -9 -12;
L_0x1bec6d0/d .functor NAND 1, L_0x1bec5c0, L_0x1bf1520, C4<1>, C4<1>;
L_0x1bec6d0 .delay (20000,20000,20000) L_0x1bec6d0/d;
L_0x1bec840/d .functor NOR 1, L_0x1bec5c0, L_0x1bf1520, C4<0>, C4<0>;
L_0x1bec840 .delay (20000,20000,20000) L_0x1bec840/d;
L_0x1bec990/d .functor NOT 1, L_0x1bec840, C4<0>, C4<0>, C4<0>;
L_0x1bec990 .delay (10000,10000,10000) L_0x1bec990/d;
L_0x1beca50/d .functor NAND 1, L_0x1bec990, L_0x1bec6d0, C4<1>, C4<1>;
L_0x1beca50 .delay (20000,20000,20000) L_0x1beca50/d;
L_0x1becb60/d .functor NOT 1, L_0x1beca50, C4<0>, C4<0>, C4<0>;
L_0x1becb60 .delay (10000,10000,10000) L_0x1becb60/d;
v0x19d2040_0 .alias "a", 0 0, v0x19d30d0_0;
v0x19d20e0_0 .alias "b", 0 0, v0x19d3920_0;
v0x19d2180_0 .net "nand_ab", 0 0, L_0x1bec6d0; 1 drivers
v0x19d2220_0 .net "nor_ab", 0 0, L_0x1bec840; 1 drivers
v0x19d22a0_0 .net "nxor_ab", 0 0, L_0x1beca50; 1 drivers
v0x19d2340_0 .net "or_ab", 0 0, L_0x1bec990; 1 drivers
v0x19d2420_0 .alias "result", 0 0, v0x19d3f80_0;
S_0x19d1910 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x19cdbd0;
 .timescale -9 -12;
L_0x1bed3c0/d .functor NAND 1, L_0x1bf13e0, L_0x1bf1480, C4<1>, C4<1>;
L_0x1bed3c0 .delay (20000,20000,20000) L_0x1bed3c0/d;
L_0x1bed4a0/d .functor NOR 1, L_0x1bf13e0, L_0x1bf1480, C4<0>, C4<0>;
L_0x1bed4a0 .delay (20000,20000,20000) L_0x1bed4a0/d;
L_0x1bed630/d .functor NOT 1, L_0x1bed4a0, C4<0>, C4<0>, C4<0>;
L_0x1bed630 .delay (10000,10000,10000) L_0x1bed630/d;
L_0x1bed720/d .functor NAND 1, L_0x1bed630, L_0x1bed3c0, C4<1>, C4<1>;
L_0x1bed720 .delay (20000,20000,20000) L_0x1bed720/d;
L_0x1bed860/d .functor NOT 1, L_0x1bed720, C4<0>, C4<0>, C4<0>;
L_0x1bed860 .delay (10000,10000,10000) L_0x1bed860/d;
v0x19d1a00_0 .alias "a", 0 0, v0x19d3bc0_0;
v0x19d1a80_0 .alias "b", 0 0, v0x19d3c40_0;
v0x19d1b50_0 .net "nand_ab", 0 0, L_0x1bed3c0; 1 drivers
v0x19d1bd0_0 .net "nor_ab", 0 0, L_0x1bed4a0; 1 drivers
v0x19d1c50_0 .net "nxor_ab", 0 0, L_0x1bed720; 1 drivers
v0x19d1cd0_0 .net "or_ab", 0 0, L_0x1bed630; 1 drivers
v0x19d1d90_0 .alias "result", 0 0, v0x19d4320_0;
S_0x19d0d20 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x19cdbd0;
 .timescale -9 -12;
L_0x1bed9b0/d .functor NAND 1, L_0x1bf13e0, L_0x1bf1480, C4<1>, C4<1>;
L_0x1bed9b0 .delay (20000,20000,20000) L_0x1bed9b0/d;
L_0x1bedb00/d .functor NOT 1, L_0x1bed9b0, C4<0>, C4<0>, C4<0>;
L_0x1bedb00 .delay (10000,10000,10000) L_0x1bedb00/d;
v0x19d1590_0 .alias "a", 0 0, v0x19d3bc0_0;
v0x19d1630_0 .net "and_ab", 0 0, L_0x1bedb00; 1 drivers
v0x19d16b0_0 .alias "b", 0 0, v0x19d3c40_0;
v0x19d1730_0 .net "nand_ab", 0 0, L_0x1bed9b0; 1 drivers
v0x19d1810_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19d1890_0 .alias "result", 0 0, v0x19d4090_0;
S_0x19d0e10 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x19d0d20;
 .timescale -9 -12;
L_0x1bedc30/d .functor NAND 1, L_0x1bedb00, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1bedc30 .delay (20000,20000,20000) L_0x1bedc30/d;
L_0x1bedd10/d .functor NOT 1, L_0x1bedc30, C4<0>, C4<0>, C4<0>;
L_0x1bedd10 .delay (10000,10000,10000) L_0x1bedd10/d;
L_0x1bede20/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bede20 .delay (10000,10000,10000) L_0x1bede20/d;
L_0x1bedee0/d .functor NAND 1, L_0x1bed9b0, L_0x1bede20, C4<1>, C4<1>;
L_0x1bedee0 .delay (20000,20000,20000) L_0x1bedee0/d;
L_0x1bee030/d .functor NOT 1, L_0x1bedee0, C4<0>, C4<0>, C4<0>;
L_0x1bee030 .delay (10000,10000,10000) L_0x1bee030/d;
L_0x1bee120/d .functor NOR 1, L_0x1bee030, L_0x1bedd10, C4<0>, C4<0>;
L_0x1bee120 .delay (20000,20000,20000) L_0x1bee120/d;
L_0x1bee2c0/d .functor NOT 1, L_0x1bee120, C4<0>, C4<0>, C4<0>;
L_0x1bee2c0 .delay (10000,10000,10000) L_0x1bee2c0/d;
v0x19d0f00_0 .net "and_in0ncom", 0 0, L_0x1bee030; 1 drivers
v0x19d0f80_0 .net "and_in1com", 0 0, L_0x1bedd10; 1 drivers
v0x19d1000_0 .alias "in0", 0 0, v0x19d1730_0;
v0x19d10a0_0 .alias "in1", 0 0, v0x19d1630_0;
v0x19d1120_0 .net "nand_in0ncom", 0 0, L_0x1bedee0; 1 drivers
v0x19d11c0_0 .net "nand_in1com", 0 0, L_0x1bedc30; 1 drivers
v0x19d12a0_0 .net "ncom", 0 0, L_0x1bede20; 1 drivers
v0x19d1340_0 .net "nor_wire", 0 0, L_0x1bee120; 1 drivers
v0x19d13e0_0 .alias "result", 0 0, v0x19d4090_0;
v0x19d14b0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19d0280 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x19cdbd0;
 .timescale -9 -12;
L_0x1bee3f0/d .functor NOR 1, L_0x1bf13e0, L_0x1bf1480, C4<0>, C4<0>;
L_0x1bee3f0 .delay (20000,20000,20000) L_0x1bee3f0/d;
L_0x1bee540/d .functor NOT 1, L_0x1bee3f0, C4<0>, C4<0>, C4<0>;
L_0x1bee540 .delay (10000,10000,10000) L_0x1bee540/d;
v0x19d0a00_0 .alias "a", 0 0, v0x19d3bc0_0;
v0x19d0a80_0 .alias "b", 0 0, v0x19d3c40_0;
v0x19d0b20_0 .net "nor_ab", 0 0, L_0x1bee3f0; 1 drivers
v0x19d0ba0_0 .net "or_ab", 0 0, L_0x1bee540; 1 drivers
v0x19d0c20_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19d0ca0_0 .alias "result", 0 0, v0x19d4210_0;
S_0x19d0370 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19d0280;
 .timescale -9 -12;
L_0x1bee670/d .functor NAND 1, L_0x1bee540, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1bee670 .delay (20000,20000,20000) L_0x1bee670/d;
L_0x1bee750/d .functor NOT 1, L_0x1bee670, C4<0>, C4<0>, C4<0>;
L_0x1bee750 .delay (10000,10000,10000) L_0x1bee750/d;
L_0x1bee860/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bee860 .delay (10000,10000,10000) L_0x1bee860/d;
L_0x1bee920/d .functor NAND 1, L_0x1bee3f0, L_0x1bee860, C4<1>, C4<1>;
L_0x1bee920 .delay (20000,20000,20000) L_0x1bee920/d;
L_0x1beea70/d .functor NOT 1, L_0x1bee920, C4<0>, C4<0>, C4<0>;
L_0x1beea70 .delay (10000,10000,10000) L_0x1beea70/d;
L_0x1beeb60/d .functor NOR 1, L_0x1beea70, L_0x1bee750, C4<0>, C4<0>;
L_0x1beeb60 .delay (20000,20000,20000) L_0x1beeb60/d;
L_0x1beed00/d .functor NOT 1, L_0x1beeb60, C4<0>, C4<0>, C4<0>;
L_0x1beed00 .delay (10000,10000,10000) L_0x1beed00/d;
v0x19d0460_0 .net "and_in0ncom", 0 0, L_0x1beea70; 1 drivers
v0x19d04e0_0 .net "and_in1com", 0 0, L_0x1bee750; 1 drivers
v0x19d0560_0 .alias "in0", 0 0, v0x19d0b20_0;
v0x19d05e0_0 .alias "in1", 0 0, v0x19d0ba0_0;
v0x19d0660_0 .net "nand_in0ncom", 0 0, L_0x1bee920; 1 drivers
v0x19d06e0_0 .net "nand_in1com", 0 0, L_0x1bee670; 1 drivers
v0x19d0760_0 .net "ncom", 0 0, L_0x1bee860; 1 drivers
v0x19d07e0_0 .net "nor_wire", 0 0, L_0x1beeb60; 1 drivers
v0x19d08b0_0 .alias "result", 0 0, v0x19d4210_0;
v0x19d0980_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19cdcc0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x19cdbd0;
 .timescale -9 -12;
v0x19cfad0_0 .alias "in0", 0 0, v0x19d3f80_0;
v0x19cfb80_0 .alias "in1", 0 0, v0x19d4320_0;
v0x19cfc30_0 .alias "in2", 0 0, v0x19d4090_0;
v0x19cfce0_0 .alias "in3", 0 0, v0x19d4210_0;
v0x19cfdc0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19cfe70_0 .alias "result", 0 0, v0x19d3dd0_0;
v0x19cfef0_0 .net "sel0", 0 0, L_0x1bf0e20; 1 drivers
v0x19cff70_0 .net "sel1", 0 0, L_0x1bf0ee0; 1 drivers
v0x19cfff0_0 .net "sel2", 0 0, L_0x1bf1010; 1 drivers
v0x19d00a0_0 .net "w0", 0 0, L_0x1bef4c0; 1 drivers
v0x19d0180_0 .net "w1", 0 0, L_0x1befc40; 1 drivers
v0x19d0200_0 .net "w2", 0 0, L_0x1bf0490; 1 drivers
S_0x19cf380 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x19cdcc0;
 .timescale -9 -12;
L_0x1beee30/d .functor NAND 1, L_0x1bed860, L_0x1bf0e20, C4<1>, C4<1>;
L_0x1beee30 .delay (20000,20000,20000) L_0x1beee30/d;
L_0x1beef10/d .functor NOT 1, L_0x1beee30, C4<0>, C4<0>, C4<0>;
L_0x1beef10 .delay (10000,10000,10000) L_0x1beef10/d;
L_0x1bef020/d .functor NOT 1, L_0x1bf0e20, C4<0>, C4<0>, C4<0>;
L_0x1bef020 .delay (10000,10000,10000) L_0x1bef020/d;
L_0x1bef170/d .functor NAND 1, L_0x1becb60, L_0x1bef020, C4<1>, C4<1>;
L_0x1bef170 .delay (20000,20000,20000) L_0x1bef170/d;
L_0x1bef230/d .functor NOT 1, L_0x1bef170, C4<0>, C4<0>, C4<0>;
L_0x1bef230 .delay (10000,10000,10000) L_0x1bef230/d;
L_0x1bef320/d .functor NOR 1, L_0x1bef230, L_0x1beef10, C4<0>, C4<0>;
L_0x1bef320 .delay (20000,20000,20000) L_0x1bef320/d;
L_0x1bef4c0/d .functor NOT 1, L_0x1bef320, C4<0>, C4<0>, C4<0>;
L_0x1bef4c0 .delay (10000,10000,10000) L_0x1bef4c0/d;
v0x19cf470_0 .net "and_in0ncom", 0 0, L_0x1bef230; 1 drivers
v0x19cf530_0 .net "and_in1com", 0 0, L_0x1beef10; 1 drivers
v0x19cf5d0_0 .alias "in0", 0 0, v0x19d3f80_0;
v0x19cf670_0 .alias "in1", 0 0, v0x19d4320_0;
v0x19cf6f0_0 .net "nand_in0ncom", 0 0, L_0x1bef170; 1 drivers
v0x19cf790_0 .net "nand_in1com", 0 0, L_0x1beee30; 1 drivers
v0x19cf830_0 .net "ncom", 0 0, L_0x1bef020; 1 drivers
v0x19cf8d0_0 .net "nor_wire", 0 0, L_0x1bef320; 1 drivers
v0x19cf970_0 .alias "result", 0 0, v0x19d00a0_0;
v0x19cf9f0_0 .alias "sel0", 0 0, v0x19cfef0_0;
S_0x19cec30 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x19cdcc0;
 .timescale -9 -12;
L_0x1bef5f0/d .functor NAND 1, L_0x1beed00, L_0x1bf0e20, C4<1>, C4<1>;
L_0x1bef5f0 .delay (20000,20000,20000) L_0x1bef5f0/d;
L_0x1bef6d0/d .functor NOT 1, L_0x1bef5f0, C4<0>, C4<0>, C4<0>;
L_0x1bef6d0 .delay (10000,10000,10000) L_0x1bef6d0/d;
L_0x1bef7e0/d .functor NOT 1, L_0x1bf0e20, C4<0>, C4<0>, C4<0>;
L_0x1bef7e0 .delay (10000,10000,10000) L_0x1bef7e0/d;
L_0x1bef8a0/d .functor NAND 1, L_0x1bee2c0, L_0x1bef7e0, C4<1>, C4<1>;
L_0x1bef8a0 .delay (20000,20000,20000) L_0x1bef8a0/d;
L_0x1bef9b0/d .functor NOT 1, L_0x1bef8a0, C4<0>, C4<0>, C4<0>;
L_0x1bef9b0 .delay (10000,10000,10000) L_0x1bef9b0/d;
L_0x1befaa0/d .functor NOR 1, L_0x1bef9b0, L_0x1bef6d0, C4<0>, C4<0>;
L_0x1befaa0 .delay (20000,20000,20000) L_0x1befaa0/d;
L_0x1befc40/d .functor NOT 1, L_0x1befaa0, C4<0>, C4<0>, C4<0>;
L_0x1befc40 .delay (10000,10000,10000) L_0x1befc40/d;
v0x19ced20_0 .net "and_in0ncom", 0 0, L_0x1bef9b0; 1 drivers
v0x19cede0_0 .net "and_in1com", 0 0, L_0x1bef6d0; 1 drivers
v0x19cee80_0 .alias "in0", 0 0, v0x19d4090_0;
v0x19cef20_0 .alias "in1", 0 0, v0x19d4210_0;
v0x19cefa0_0 .net "nand_in0ncom", 0 0, L_0x1bef8a0; 1 drivers
v0x19cf040_0 .net "nand_in1com", 0 0, L_0x1bef5f0; 1 drivers
v0x19cf0e0_0 .net "ncom", 0 0, L_0x1bef7e0; 1 drivers
v0x19cf180_0 .net "nor_wire", 0 0, L_0x1befaa0; 1 drivers
v0x19cf220_0 .alias "result", 0 0, v0x19d0180_0;
v0x19cf2a0_0 .alias "sel0", 0 0, v0x19cfef0_0;
S_0x19ce4e0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x19cdcc0;
 .timescale -9 -12;
L_0x1befd70/d .functor NAND 1, L_0x1befc40, L_0x1bf0ee0, C4<1>, C4<1>;
L_0x1befd70 .delay (20000,20000,20000) L_0x1befd70/d;
L_0x1befee0/d .functor NOT 1, L_0x1befd70, C4<0>, C4<0>, C4<0>;
L_0x1befee0 .delay (10000,10000,10000) L_0x1befee0/d;
L_0x1befff0/d .functor NOT 1, L_0x1bf0ee0, C4<0>, C4<0>, C4<0>;
L_0x1befff0 .delay (10000,10000,10000) L_0x1befff0/d;
L_0x1bf00b0/d .functor NAND 1, L_0x1bef4c0, L_0x1befff0, C4<1>, C4<1>;
L_0x1bf00b0 .delay (20000,20000,20000) L_0x1bf00b0/d;
L_0x1bf0200/d .functor NOT 1, L_0x1bf00b0, C4<0>, C4<0>, C4<0>;
L_0x1bf0200 .delay (10000,10000,10000) L_0x1bf0200/d;
L_0x1bf02f0/d .functor NOR 1, L_0x1bf0200, L_0x1befee0, C4<0>, C4<0>;
L_0x1bf02f0 .delay (20000,20000,20000) L_0x1bf02f0/d;
L_0x1bf0490/d .functor NOT 1, L_0x1bf02f0, C4<0>, C4<0>, C4<0>;
L_0x1bf0490 .delay (10000,10000,10000) L_0x1bf0490/d;
v0x19ce5d0_0 .net "and_in0ncom", 0 0, L_0x1bf0200; 1 drivers
v0x19ce690_0 .net "and_in1com", 0 0, L_0x1befee0; 1 drivers
v0x19ce730_0 .alias "in0", 0 0, v0x19d00a0_0;
v0x19ce7d0_0 .alias "in1", 0 0, v0x19d0180_0;
v0x19ce850_0 .net "nand_in0ncom", 0 0, L_0x1bf00b0; 1 drivers
v0x19ce8f0_0 .net "nand_in1com", 0 0, L_0x1befd70; 1 drivers
v0x19ce990_0 .net "ncom", 0 0, L_0x1befff0; 1 drivers
v0x19cea30_0 .net "nor_wire", 0 0, L_0x1bf02f0; 1 drivers
v0x19cead0_0 .alias "result", 0 0, v0x19d0200_0;
v0x19ceb50_0 .alias "sel0", 0 0, v0x19cff70_0;
S_0x19cddb0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x19cdcc0;
 .timescale -9 -12;
L_0x1bf05c0/d .functor NAND 1, C4<0>, L_0x1bf1010, C4<1>, C4<1>;
L_0x1bf05c0 .delay (20000,20000,20000) L_0x1bf05c0/d;
L_0x1bf0740/d .functor NOT 1, L_0x1bf05c0, C4<0>, C4<0>, C4<0>;
L_0x1bf0740 .delay (10000,10000,10000) L_0x1bf0740/d;
L_0x1bf0850/d .functor NOT 1, L_0x1bf1010, C4<0>, C4<0>, C4<0>;
L_0x1bf0850 .delay (10000,10000,10000) L_0x1bf0850/d;
L_0x1bf0910/d .functor NAND 1, L_0x1bf0490, L_0x1bf0850, C4<1>, C4<1>;
L_0x1bf0910 .delay (20000,20000,20000) L_0x1bf0910/d;
L_0x1bf0a60/d .functor NOT 1, L_0x1bf0910, C4<0>, C4<0>, C4<0>;
L_0x1bf0a60 .delay (10000,10000,10000) L_0x1bf0a60/d;
L_0x1bf0b50/d .functor NOR 1, L_0x1bf0a60, L_0x1bf0740, C4<0>, C4<0>;
L_0x1bf0b50 .delay (20000,20000,20000) L_0x1bf0b50/d;
L_0x1bf0cf0/d .functor NOT 1, L_0x1bf0b50, C4<0>, C4<0>, C4<0>;
L_0x1bf0cf0 .delay (10000,10000,10000) L_0x1bf0cf0/d;
v0x19cdea0_0 .net "and_in0ncom", 0 0, L_0x1bf0a60; 1 drivers
v0x19cdf20_0 .net "and_in1com", 0 0, L_0x1bf0740; 1 drivers
v0x19cdfc0_0 .alias "in0", 0 0, v0x19d0200_0;
v0x19ce060_0 .alias "in1", 0 0, v0x19cfdc0_0;
v0x19ce0e0_0 .net "nand_in0ncom", 0 0, L_0x1bf0910; 1 drivers
v0x19ce180_0 .net "nand_in1com", 0 0, L_0x1bf05c0; 1 drivers
v0x19ce260_0 .net "ncom", 0 0, L_0x1bf0850; 1 drivers
v0x19ce300_0 .net "nor_wire", 0 0, L_0x1bf0b50; 1 drivers
v0x19ce3a0_0 .alias "result", 0 0, v0x19d3dd0_0;
v0x19ce440_0 .alias "sel0", 0 0, v0x19cfff0_0;
S_0x19c70f0 .scope generate, "ALU32[4]" "ALU32[4]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19c5ae8 .param/l "i" 2 105, +C4<0100>;
S_0x19c7220 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x19c70f0;
 .timescale -9 -12;
L_0x1beb9c0/d .functor NOT 1, L_0x1bf6dc0, C4<0>, C4<0>, C4<0>;
L_0x1beb9c0 .delay (10000,10000,10000) L_0x1beb9c0/d;
v0x19ccfa0_0 .net "carryin", 0 0, L_0x1bf6e60; 1 drivers
v0x19cd040_0 .net "carryout", 0 0, L_0x1bf2d50; 1 drivers
v0x19cd0c0_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x19cd140_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x19cd1c0_0 .net "notB", 0 0, L_0x1beb9c0; 1 drivers
v0x19cd240_0 .net "operandA", 0 0, L_0x1bf6c80; 1 drivers
v0x19cd2c0_0 .net "operandB", 0 0, L_0x1bf6dc0; 1 drivers
v0x19cd3d0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19cd450_0 .net "result", 0 0, L_0x1bf65f0; 1 drivers
v0x19cd520_0 .net "trueB", 0 0, L_0x1bf1b90; 1 drivers
v0x19cd600_0 .net "wAddSub", 0 0, L_0x1bf26b0; 1 drivers
v0x19cd710_0 .net "wNandAnd", 0 0, L_0x1bf3e10; 1 drivers
v0x19cd890_0 .net "wNorOr", 0 0, L_0x1bf4850; 1 drivers
v0x19cd9a0_0 .net "wXor", 0 0, L_0x1bf33b0; 1 drivers
L_0x1bf66e0 .part v0x1a11260_0, 0, 1;
L_0x1bf6780 .part v0x1a11260_0, 1, 1;
L_0x1bf68b0 .part v0x1a11260_0, 2, 1;
S_0x19cc7d0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x19c7220;
 .timescale -9 -12;
L_0x1bf15e0/d .functor NAND 1, L_0x1beb9c0, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1bf15e0 .delay (20000,20000,20000) L_0x1bf15e0/d;
L_0x1bf16c0/d .functor NOT 1, L_0x1bf15e0, C4<0>, C4<0>, C4<0>;
L_0x1bf16c0 .delay (10000,10000,10000) L_0x1bf16c0/d;
L_0x1bf1780/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf1780 .delay (10000,10000,10000) L_0x1bf1780/d;
L_0x1bf1840/d .functor NAND 1, L_0x1bf6dc0, L_0x1bf1780, C4<1>, C4<1>;
L_0x1bf1840 .delay (20000,20000,20000) L_0x1bf1840/d;
L_0x1bf1900/d .functor NOT 1, L_0x1bf1840, C4<0>, C4<0>, C4<0>;
L_0x1bf1900 .delay (10000,10000,10000) L_0x1bf1900/d;
L_0x1bf19f0/d .functor NOR 1, L_0x1bf1900, L_0x1bf16c0, C4<0>, C4<0>;
L_0x1bf19f0 .delay (20000,20000,20000) L_0x1bf19f0/d;
L_0x1bf1b90/d .functor NOT 1, L_0x1bf19f0, C4<0>, C4<0>, C4<0>;
L_0x1bf1b90 .delay (10000,10000,10000) L_0x1bf1b90/d;
v0x19cc8c0_0 .net "and_in0ncom", 0 0, L_0x1bf1900; 1 drivers
v0x19cc980_0 .net "and_in1com", 0 0, L_0x1bf16c0; 1 drivers
v0x19cca20_0 .alias "in0", 0 0, v0x19cd2c0_0;
v0x19ccaa0_0 .alias "in1", 0 0, v0x19cd1c0_0;
v0x19ccb20_0 .net "nand_in0ncom", 0 0, L_0x1bf1840; 1 drivers
v0x19ccbc0_0 .net "nand_in1com", 0 0, L_0x1bf15e0; 1 drivers
v0x19ccc60_0 .net "ncom", 0 0, L_0x1bf1780; 1 drivers
v0x19ccd00_0 .net "nor_wire", 0 0, L_0x1bf19f0; 1 drivers
v0x19ccdf0_0 .alias "result", 0 0, v0x19cd520_0;
v0x19ccec0_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19cb4e0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x19c7220;
 .timescale -9 -12;
L_0x1bf27c0/d .functor NAND 1, L_0x1bf6c80, L_0x1bf1b90, C4<1>, C4<1>;
L_0x1bf27c0 .delay (20000,20000,20000) L_0x1bf27c0/d;
L_0x1bf2950/d .functor NOT 1, L_0x1bf27c0, C4<0>, C4<0>, C4<0>;
L_0x1bf2950 .delay (10000,10000,10000) L_0x1bf2950/d;
L_0x1bf2a40/d .functor NAND 1, L_0x1bf6e60, L_0x1bf2110, C4<1>, C4<1>;
L_0x1bf2a40 .delay (20000,20000,20000) L_0x1bf2a40/d;
L_0x1bf2b00/d .functor NOT 1, L_0x1bf2a40, C4<0>, C4<0>, C4<0>;
L_0x1bf2b00 .delay (10000,10000,10000) L_0x1bf2b00/d;
L_0x1bf2c10/d .functor NOR 1, L_0x1bf2b00, L_0x1bf2950, C4<0>, C4<0>;
L_0x1bf2c10 .delay (20000,20000,20000) L_0x1bf2c10/d;
L_0x1bf2d50/d .functor NOT 1, L_0x1bf2c10, C4<0>, C4<0>, C4<0>;
L_0x1bf2d50 .delay (10000,10000,10000) L_0x1bf2d50/d;
v0x19cc0c0_0 .alias "a", 0 0, v0x19cd240_0;
v0x19cc1d0_0 .net "and_ab", 0 0, L_0x1bf2950; 1 drivers
v0x19cc270_0 .net "and_xor_ab_c", 0 0, L_0x1bf2b00; 1 drivers
v0x19cc310_0 .alias "b", 0 0, v0x19cd520_0;
v0x19cc390_0 .alias "carryin", 0 0, v0x19ccfa0_0;
v0x19cc410_0 .alias "carryout", 0 0, v0x19cd040_0;
v0x19cc4d0_0 .net "nand_ab", 0 0, L_0x1bf27c0; 1 drivers
v0x19cc550_0 .net "nand_xor_ab_c", 0 0, L_0x1bf2a40; 1 drivers
v0x19cc5d0_0 .net "nco", 0 0, L_0x1bf2c10; 1 drivers
v0x19cc670_0 .alias "sum", 0 0, v0x19cd600_0;
v0x19cc750_0 .net "xor_ab", 0 0, L_0x1bf2110; 1 drivers
S_0x19cbb70 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19cb4e0;
 .timescale -9 -12;
L_0x1bf1d00/d .functor NAND 1, L_0x1bf6c80, L_0x1bf1b90, C4<1>, C4<1>;
L_0x1bf1d00 .delay (20000,20000,20000) L_0x1bf1d00/d;
L_0x1bf1de0/d .functor NOR 1, L_0x1bf6c80, L_0x1bf1b90, C4<0>, C4<0>;
L_0x1bf1de0 .delay (20000,20000,20000) L_0x1bf1de0/d;
L_0x1bf1ea0/d .functor NOT 1, L_0x1bf1de0, C4<0>, C4<0>, C4<0>;
L_0x1bf1ea0 .delay (10000,10000,10000) L_0x1bf1ea0/d;
L_0x1bf1fb0/d .functor NAND 1, L_0x1bf1ea0, L_0x1bf1d00, C4<1>, C4<1>;
L_0x1bf1fb0 .delay (20000,20000,20000) L_0x1bf1fb0/d;
L_0x1bf2110/d .functor NOT 1, L_0x1bf1fb0, C4<0>, C4<0>, C4<0>;
L_0x1bf2110 .delay (10000,10000,10000) L_0x1bf2110/d;
v0x19cbc60_0 .alias "a", 0 0, v0x19cd240_0;
v0x19cbd00_0 .alias "b", 0 0, v0x19cd520_0;
v0x19cbda0_0 .net "nand_ab", 0 0, L_0x1bf1d00; 1 drivers
v0x19cbe40_0 .net "nor_ab", 0 0, L_0x1bf1de0; 1 drivers
v0x19cbec0_0 .net "nxor_ab", 0 0, L_0x1bf1fb0; 1 drivers
v0x19cbf60_0 .net "or_ab", 0 0, L_0x1bf1ea0; 1 drivers
v0x19cc040_0 .alias "result", 0 0, v0x19cc750_0;
S_0x19cb5d0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19cb4e0;
 .timescale -9 -12;
L_0x1bf2220/d .functor NAND 1, L_0x1bf2110, L_0x1bf6e60, C4<1>, C4<1>;
L_0x1bf2220 .delay (20000,20000,20000) L_0x1bf2220/d;
L_0x1bf2390/d .functor NOR 1, L_0x1bf2110, L_0x1bf6e60, C4<0>, C4<0>;
L_0x1bf2390 .delay (20000,20000,20000) L_0x1bf2390/d;
L_0x1bf24e0/d .functor NOT 1, L_0x1bf2390, C4<0>, C4<0>, C4<0>;
L_0x1bf24e0 .delay (10000,10000,10000) L_0x1bf24e0/d;
L_0x1bf25a0/d .functor NAND 1, L_0x1bf24e0, L_0x1bf2220, C4<1>, C4<1>;
L_0x1bf25a0 .delay (20000,20000,20000) L_0x1bf25a0/d;
L_0x1bf26b0/d .functor NOT 1, L_0x1bf25a0, C4<0>, C4<0>, C4<0>;
L_0x1bf26b0 .delay (10000,10000,10000) L_0x1bf26b0/d;
v0x19cb6c0_0 .alias "a", 0 0, v0x19cc750_0;
v0x19cb760_0 .alias "b", 0 0, v0x19ccfa0_0;
v0x19cb800_0 .net "nand_ab", 0 0, L_0x1bf2220; 1 drivers
v0x19cb8a0_0 .net "nor_ab", 0 0, L_0x1bf2390; 1 drivers
v0x19cb920_0 .net "nxor_ab", 0 0, L_0x1bf25a0; 1 drivers
v0x19cb9c0_0 .net "or_ab", 0 0, L_0x1bf24e0; 1 drivers
v0x19cbaa0_0 .alias "result", 0 0, v0x19cd600_0;
S_0x19caf90 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x19c7220;
 .timescale -9 -12;
L_0x1bf2f10/d .functor NAND 1, L_0x1bf6c80, L_0x1bf6dc0, C4<1>, C4<1>;
L_0x1bf2f10 .delay (20000,20000,20000) L_0x1bf2f10/d;
L_0x1bf2ff0/d .functor NOR 1, L_0x1bf6c80, L_0x1bf6dc0, C4<0>, C4<0>;
L_0x1bf2ff0 .delay (20000,20000,20000) L_0x1bf2ff0/d;
L_0x1bf3180/d .functor NOT 1, L_0x1bf2ff0, C4<0>, C4<0>, C4<0>;
L_0x1bf3180 .delay (10000,10000,10000) L_0x1bf3180/d;
L_0x1bf3270/d .functor NAND 1, L_0x1bf3180, L_0x1bf2f10, C4<1>, C4<1>;
L_0x1bf3270 .delay (20000,20000,20000) L_0x1bf3270/d;
L_0x1bf33b0/d .functor NOT 1, L_0x1bf3270, C4<0>, C4<0>, C4<0>;
L_0x1bf33b0 .delay (10000,10000,10000) L_0x1bf33b0/d;
v0x19cb080_0 .alias "a", 0 0, v0x19cd240_0;
v0x19cb100_0 .alias "b", 0 0, v0x19cd2c0_0;
v0x19cb1d0_0 .net "nand_ab", 0 0, L_0x1bf2f10; 1 drivers
v0x19cb250_0 .net "nor_ab", 0 0, L_0x1bf2ff0; 1 drivers
v0x19cb2d0_0 .net "nxor_ab", 0 0, L_0x1bf3270; 1 drivers
v0x19cb350_0 .net "or_ab", 0 0, L_0x1bf3180; 1 drivers
v0x19cb410_0 .alias "result", 0 0, v0x19cd9a0_0;
S_0x19ca3a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x19c7220;
 .timescale -9 -12;
L_0x1bf3500/d .functor NAND 1, L_0x1bf6c80, L_0x1bf6dc0, C4<1>, C4<1>;
L_0x1bf3500 .delay (20000,20000,20000) L_0x1bf3500/d;
L_0x1bf3650/d .functor NOT 1, L_0x1bf3500, C4<0>, C4<0>, C4<0>;
L_0x1bf3650 .delay (10000,10000,10000) L_0x1bf3650/d;
v0x19cac10_0 .alias "a", 0 0, v0x19cd240_0;
v0x19cacb0_0 .net "and_ab", 0 0, L_0x1bf3650; 1 drivers
v0x19cad30_0 .alias "b", 0 0, v0x19cd2c0_0;
v0x19cadb0_0 .net "nand_ab", 0 0, L_0x1bf3500; 1 drivers
v0x19cae90_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19caf10_0 .alias "result", 0 0, v0x19cd710_0;
S_0x19ca490 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x19ca3a0;
 .timescale -9 -12;
L_0x1bf3780/d .functor NAND 1, L_0x1bf3650, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1bf3780 .delay (20000,20000,20000) L_0x1bf3780/d;
L_0x1bf3860/d .functor NOT 1, L_0x1bf3780, C4<0>, C4<0>, C4<0>;
L_0x1bf3860 .delay (10000,10000,10000) L_0x1bf3860/d;
L_0x1bf3970/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf3970 .delay (10000,10000,10000) L_0x1bf3970/d;
L_0x1bf3a30/d .functor NAND 1, L_0x1bf3500, L_0x1bf3970, C4<1>, C4<1>;
L_0x1bf3a30 .delay (20000,20000,20000) L_0x1bf3a30/d;
L_0x1bf3b80/d .functor NOT 1, L_0x1bf3a30, C4<0>, C4<0>, C4<0>;
L_0x1bf3b80 .delay (10000,10000,10000) L_0x1bf3b80/d;
L_0x1bf3c70/d .functor NOR 1, L_0x1bf3b80, L_0x1bf3860, C4<0>, C4<0>;
L_0x1bf3c70 .delay (20000,20000,20000) L_0x1bf3c70/d;
L_0x1bf3e10/d .functor NOT 1, L_0x1bf3c70, C4<0>, C4<0>, C4<0>;
L_0x1bf3e10 .delay (10000,10000,10000) L_0x1bf3e10/d;
v0x19ca580_0 .net "and_in0ncom", 0 0, L_0x1bf3b80; 1 drivers
v0x19ca600_0 .net "and_in1com", 0 0, L_0x1bf3860; 1 drivers
v0x19ca680_0 .alias "in0", 0 0, v0x19cadb0_0;
v0x19ca720_0 .alias "in1", 0 0, v0x19cacb0_0;
v0x19ca7a0_0 .net "nand_in0ncom", 0 0, L_0x1bf3a30; 1 drivers
v0x19ca840_0 .net "nand_in1com", 0 0, L_0x1bf3780; 1 drivers
v0x19ca920_0 .net "ncom", 0 0, L_0x1bf3970; 1 drivers
v0x19ca9c0_0 .net "nor_wire", 0 0, L_0x1bf3c70; 1 drivers
v0x19caa60_0 .alias "result", 0 0, v0x19cd710_0;
v0x19cab30_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19c9900 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x19c7220;
 .timescale -9 -12;
L_0x1bf3f40/d .functor NOR 1, L_0x1bf6c80, L_0x1bf6dc0, C4<0>, C4<0>;
L_0x1bf3f40 .delay (20000,20000,20000) L_0x1bf3f40/d;
L_0x1bf4090/d .functor NOT 1, L_0x1bf3f40, C4<0>, C4<0>, C4<0>;
L_0x1bf4090 .delay (10000,10000,10000) L_0x1bf4090/d;
v0x19ca080_0 .alias "a", 0 0, v0x19cd240_0;
v0x19ca100_0 .alias "b", 0 0, v0x19cd2c0_0;
v0x19ca1a0_0 .net "nor_ab", 0 0, L_0x1bf3f40; 1 drivers
v0x19ca220_0 .net "or_ab", 0 0, L_0x1bf4090; 1 drivers
v0x19ca2a0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19ca320_0 .alias "result", 0 0, v0x19cd890_0;
S_0x19c99f0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19c9900;
 .timescale -9 -12;
L_0x1bf41c0/d .functor NAND 1, L_0x1bf4090, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1bf41c0 .delay (20000,20000,20000) L_0x1bf41c0/d;
L_0x1bf42a0/d .functor NOT 1, L_0x1bf41c0, C4<0>, C4<0>, C4<0>;
L_0x1bf42a0 .delay (10000,10000,10000) L_0x1bf42a0/d;
L_0x1bf43b0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf43b0 .delay (10000,10000,10000) L_0x1bf43b0/d;
L_0x1bf4470/d .functor NAND 1, L_0x1bf3f40, L_0x1bf43b0, C4<1>, C4<1>;
L_0x1bf4470 .delay (20000,20000,20000) L_0x1bf4470/d;
L_0x1bf45c0/d .functor NOT 1, L_0x1bf4470, C4<0>, C4<0>, C4<0>;
L_0x1bf45c0 .delay (10000,10000,10000) L_0x1bf45c0/d;
L_0x1bf46b0/d .functor NOR 1, L_0x1bf45c0, L_0x1bf42a0, C4<0>, C4<0>;
L_0x1bf46b0 .delay (20000,20000,20000) L_0x1bf46b0/d;
L_0x1bf4850/d .functor NOT 1, L_0x1bf46b0, C4<0>, C4<0>, C4<0>;
L_0x1bf4850 .delay (10000,10000,10000) L_0x1bf4850/d;
v0x19c9ae0_0 .net "and_in0ncom", 0 0, L_0x1bf45c0; 1 drivers
v0x19c9b60_0 .net "and_in1com", 0 0, L_0x1bf42a0; 1 drivers
v0x19c9be0_0 .alias "in0", 0 0, v0x19ca1a0_0;
v0x19c9c60_0 .alias "in1", 0 0, v0x19ca220_0;
v0x19c9ce0_0 .net "nand_in0ncom", 0 0, L_0x1bf4470; 1 drivers
v0x19c9d60_0 .net "nand_in1com", 0 0, L_0x1bf41c0; 1 drivers
v0x19c9de0_0 .net "ncom", 0 0, L_0x1bf43b0; 1 drivers
v0x19c9e60_0 .net "nor_wire", 0 0, L_0x1bf46b0; 1 drivers
v0x19c9f30_0 .alias "result", 0 0, v0x19cd890_0;
v0x19ca000_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19c7310 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x19c7220;
 .timescale -9 -12;
v0x19c9150_0 .alias "in0", 0 0, v0x19cd600_0;
v0x19c9200_0 .alias "in1", 0 0, v0x19cd9a0_0;
v0x19c92b0_0 .alias "in2", 0 0, v0x19cd710_0;
v0x19c9360_0 .alias "in3", 0 0, v0x19cd890_0;
v0x19c9440_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19c94f0_0 .alias "result", 0 0, v0x19cd450_0;
v0x19c9570_0 .net "sel0", 0 0, L_0x1bf66e0; 1 drivers
v0x19c95f0_0 .net "sel1", 0 0, L_0x1bf6780; 1 drivers
v0x19c9670_0 .net "sel2", 0 0, L_0x1bf68b0; 1 drivers
v0x19c9720_0 .net "w0", 0 0, L_0x1bf5010; 1 drivers
v0x19c9800_0 .net "w1", 0 0, L_0x1bf5790; 1 drivers
v0x19c9880_0 .net "w2", 0 0, L_0x19cae30; 1 drivers
S_0x19c89d0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x19c7310;
 .timescale -9 -12;
L_0x1bf4980/d .functor NAND 1, L_0x1bf33b0, L_0x1bf66e0, C4<1>, C4<1>;
L_0x1bf4980 .delay (20000,20000,20000) L_0x1bf4980/d;
L_0x1bf4a60/d .functor NOT 1, L_0x1bf4980, C4<0>, C4<0>, C4<0>;
L_0x1bf4a60 .delay (10000,10000,10000) L_0x1bf4a60/d;
L_0x1bf4b70/d .functor NOT 1, L_0x1bf66e0, C4<0>, C4<0>, C4<0>;
L_0x1bf4b70 .delay (10000,10000,10000) L_0x1bf4b70/d;
L_0x1bf4cc0/d .functor NAND 1, L_0x1bf26b0, L_0x1bf4b70, C4<1>, C4<1>;
L_0x1bf4cc0 .delay (20000,20000,20000) L_0x1bf4cc0/d;
L_0x1bf4d80/d .functor NOT 1, L_0x1bf4cc0, C4<0>, C4<0>, C4<0>;
L_0x1bf4d80 .delay (10000,10000,10000) L_0x1bf4d80/d;
L_0x1bf4e70/d .functor NOR 1, L_0x1bf4d80, L_0x1bf4a60, C4<0>, C4<0>;
L_0x1bf4e70 .delay (20000,20000,20000) L_0x1bf4e70/d;
L_0x1bf5010/d .functor NOT 1, L_0x1bf4e70, C4<0>, C4<0>, C4<0>;
L_0x1bf5010 .delay (10000,10000,10000) L_0x1bf5010/d;
v0x19c8ac0_0 .net "and_in0ncom", 0 0, L_0x1bf4d80; 1 drivers
v0x19c8b80_0 .net "and_in1com", 0 0, L_0x1bf4a60; 1 drivers
v0x19c8c20_0 .alias "in0", 0 0, v0x19cd600_0;
v0x19c8cc0_0 .alias "in1", 0 0, v0x19cd9a0_0;
v0x19c8d40_0 .net "nand_in0ncom", 0 0, L_0x1bf4cc0; 1 drivers
v0x19c8de0_0 .net "nand_in1com", 0 0, L_0x1bf4980; 1 drivers
v0x19c8e80_0 .net "ncom", 0 0, L_0x1bf4b70; 1 drivers
v0x19c8f20_0 .net "nor_wire", 0 0, L_0x1bf4e70; 1 drivers
v0x19c8fc0_0 .alias "result", 0 0, v0x19c9720_0;
v0x19c9040_0 .alias "sel0", 0 0, v0x19c9570_0;
S_0x19c8280 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x19c7310;
 .timescale -9 -12;
L_0x1bf5140/d .functor NAND 1, L_0x1bf4850, L_0x1bf66e0, C4<1>, C4<1>;
L_0x1bf5140 .delay (20000,20000,20000) L_0x1bf5140/d;
L_0x1bf5220/d .functor NOT 1, L_0x1bf5140, C4<0>, C4<0>, C4<0>;
L_0x1bf5220 .delay (10000,10000,10000) L_0x1bf5220/d;
L_0x1bf5330/d .functor NOT 1, L_0x1bf66e0, C4<0>, C4<0>, C4<0>;
L_0x1bf5330 .delay (10000,10000,10000) L_0x1bf5330/d;
L_0x1bf53f0/d .functor NAND 1, L_0x1bf3e10, L_0x1bf5330, C4<1>, C4<1>;
L_0x1bf53f0 .delay (20000,20000,20000) L_0x1bf53f0/d;
L_0x1bf5500/d .functor NOT 1, L_0x1bf53f0, C4<0>, C4<0>, C4<0>;
L_0x1bf5500 .delay (10000,10000,10000) L_0x1bf5500/d;
L_0x1bf55f0/d .functor NOR 1, L_0x1bf5500, L_0x1bf5220, C4<0>, C4<0>;
L_0x1bf55f0 .delay (20000,20000,20000) L_0x1bf55f0/d;
L_0x1bf5790/d .functor NOT 1, L_0x1bf55f0, C4<0>, C4<0>, C4<0>;
L_0x1bf5790 .delay (10000,10000,10000) L_0x1bf5790/d;
v0x19c8370_0 .net "and_in0ncom", 0 0, L_0x1bf5500; 1 drivers
v0x19c8430_0 .net "and_in1com", 0 0, L_0x1bf5220; 1 drivers
v0x19c84d0_0 .alias "in0", 0 0, v0x19cd710_0;
v0x19c8570_0 .alias "in1", 0 0, v0x19cd890_0;
v0x19c85f0_0 .net "nand_in0ncom", 0 0, L_0x1bf53f0; 1 drivers
v0x19c8690_0 .net "nand_in1com", 0 0, L_0x1bf5140; 1 drivers
v0x19c8730_0 .net "ncom", 0 0, L_0x1bf5330; 1 drivers
v0x19c87d0_0 .net "nor_wire", 0 0, L_0x1bf55f0; 1 drivers
v0x19c8870_0 .alias "result", 0 0, v0x19c9800_0;
v0x19c88f0_0 .alias "sel0", 0 0, v0x19c9570_0;
S_0x19c7b30 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x19c7310;
 .timescale -9 -12;
L_0x1bf58c0/d .functor NAND 1, L_0x1bf5790, L_0x1bf6780, C4<1>, C4<1>;
L_0x1bf58c0 .delay (20000,20000,20000) L_0x1bf58c0/d;
L_0x1bf5a30/d .functor NOT 1, L_0x1bf58c0, C4<0>, C4<0>, C4<0>;
L_0x1bf5a30 .delay (10000,10000,10000) L_0x1bf5a30/d;
L_0x1bf5b40/d .functor NOT 1, L_0x1bf6780, C4<0>, C4<0>, C4<0>;
L_0x1bf5b40 .delay (10000,10000,10000) L_0x1bf5b40/d;
L_0x1bf5c00/d .functor NAND 1, L_0x1bf5010, L_0x1bf5b40, C4<1>, C4<1>;
L_0x1bf5c00 .delay (20000,20000,20000) L_0x1bf5c00/d;
L_0x1bf5d50/d .functor NOT 1, L_0x1bf5c00, C4<0>, C4<0>, C4<0>;
L_0x1bf5d50 .delay (10000,10000,10000) L_0x1bf5d50/d;
L_0x1bf5e40/d .functor NOR 1, L_0x1bf5d50, L_0x1bf5a30, C4<0>, C4<0>;
L_0x1bf5e40 .delay (20000,20000,20000) L_0x1bf5e40/d;
L_0x19cae30/d .functor NOT 1, L_0x1bf5e40, C4<0>, C4<0>, C4<0>;
L_0x19cae30 .delay (10000,10000,10000) L_0x19cae30/d;
v0x19c7c20_0 .net "and_in0ncom", 0 0, L_0x1bf5d50; 1 drivers
v0x19c7ce0_0 .net "and_in1com", 0 0, L_0x1bf5a30; 1 drivers
v0x19c7d80_0 .alias "in0", 0 0, v0x19c9720_0;
v0x19c7e20_0 .alias "in1", 0 0, v0x19c9800_0;
v0x19c7ea0_0 .net "nand_in0ncom", 0 0, L_0x1bf5c00; 1 drivers
v0x19c7f40_0 .net "nand_in1com", 0 0, L_0x1bf58c0; 1 drivers
v0x19c7fe0_0 .net "ncom", 0 0, L_0x1bf5b40; 1 drivers
v0x19c8080_0 .net "nor_wire", 0 0, L_0x1bf5e40; 1 drivers
v0x19c8120_0 .alias "result", 0 0, v0x19c9880_0;
v0x19c81a0_0 .alias "sel0", 0 0, v0x19c95f0_0;
S_0x19c7400 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x19c7310;
 .timescale -9 -12;
L_0x19f6600/d .functor NAND 1, C4<0>, L_0x1bf68b0, C4<1>, C4<1>;
L_0x19f6600 .delay (20000,20000,20000) L_0x19f6600/d;
L_0x1bf60c0/d .functor NOT 1, L_0x19f6600, C4<0>, C4<0>, C4<0>;
L_0x1bf60c0 .delay (10000,10000,10000) L_0x1bf60c0/d;
L_0x1bf61b0/d .functor NOT 1, L_0x1bf68b0, C4<0>, C4<0>, C4<0>;
L_0x1bf61b0 .delay (10000,10000,10000) L_0x1bf61b0/d;
L_0x1bf6250/d .functor NAND 1, L_0x19cae30, L_0x1bf61b0, C4<1>, C4<1>;
L_0x1bf6250 .delay (20000,20000,20000) L_0x1bf6250/d;
L_0x1bf6380/d .functor NOT 1, L_0x1bf6250, C4<0>, C4<0>, C4<0>;
L_0x1bf6380 .delay (10000,10000,10000) L_0x1bf6380/d;
L_0x1bf6470/d .functor NOR 1, L_0x1bf6380, L_0x1bf60c0, C4<0>, C4<0>;
L_0x1bf6470 .delay (20000,20000,20000) L_0x1bf6470/d;
L_0x1bf65f0/d .functor NOT 1, L_0x1bf6470, C4<0>, C4<0>, C4<0>;
L_0x1bf65f0 .delay (10000,10000,10000) L_0x1bf65f0/d;
v0x19c74f0_0 .net "and_in0ncom", 0 0, L_0x1bf6380; 1 drivers
v0x19c7570_0 .net "and_in1com", 0 0, L_0x1bf60c0; 1 drivers
v0x19c7610_0 .alias "in0", 0 0, v0x19c9880_0;
v0x19c76b0_0 .alias "in1", 0 0, v0x19c9440_0;
v0x19c7730_0 .net "nand_in0ncom", 0 0, L_0x1bf6250; 1 drivers
v0x19c77d0_0 .net "nand_in1com", 0 0, L_0x19f6600; 1 drivers
v0x19c78b0_0 .net "ncom", 0 0, L_0x1bf61b0; 1 drivers
v0x19c7950_0 .net "nor_wire", 0 0, L_0x1bf6470; 1 drivers
v0x19c79f0_0 .alias "result", 0 0, v0x19cd450_0;
v0x19c7a90_0 .alias "sel0", 0 0, v0x19c9670_0;
S_0x19bff80 .scope generate, "ALU32[5]" "ALU32[5]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19be978 .param/l "i" 2 105, +C4<0101>;
S_0x19c00b0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x19bff80;
 .timescale -9 -12;
L_0x1beb930/d .functor NOT 1, L_0x1bfc970, C4<0>, C4<0>, C4<0>;
L_0x1beb930 .delay (10000,10000,10000) L_0x1beb930/d;
v0x19c65f0_0 .net "carryin", 0 0, L_0x1bfc8b0; 1 drivers
v0x19c6690_0 .net "carryout", 0 0, L_0x1bf86c0; 1 drivers
v0x19c6710_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x19c6790_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x19c6810_0 .net "notB", 0 0, L_0x1beb930; 1 drivers
v0x19c6890_0 .net "operandA", 0 0, L_0x1bf7010; 1 drivers
v0x19c6910_0 .net "operandB", 0 0, L_0x1bfc970; 1 drivers
v0x19c6a20_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19c6aa0_0 .net "result", 0 0, L_0x1bfc1b0; 1 drivers
v0x19c6b70_0 .net "trueB", 0 0, L_0x1bf7520; 1 drivers
v0x19c6c50_0 .net "wAddSub", 0 0, L_0x1bf8020; 1 drivers
v0x19c6d60_0 .net "wNandAnd", 0 0, L_0x1bf9780; 1 drivers
v0x19c6ee0_0 .net "wNorOr", 0 0, L_0x1bfa1c0; 1 drivers
v0x19c6ff0_0 .net "wXor", 0 0, L_0x1bf8d20; 1 drivers
L_0x1bfc2e0 .part v0x1a11260_0, 0, 1;
L_0x1bfc3a0 .part v0x1a11260_0, 1, 1;
L_0x1bfc4d0 .part v0x1a11260_0, 2, 1;
S_0x19c5e20 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x19c00b0;
 .timescale -9 -12;
L_0x1bf70c0/d .functor NAND 1, L_0x1beb930, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1bf70c0 .delay (20000,20000,20000) L_0x1bf70c0/d;
L_0x1bf7120/d .functor NOT 1, L_0x1bf70c0, C4<0>, C4<0>, C4<0>;
L_0x1bf7120 .delay (10000,10000,10000) L_0x1bf7120/d;
L_0x1bf71c0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf71c0 .delay (10000,10000,10000) L_0x1bf71c0/d;
L_0x1bf7260/d .functor NAND 1, L_0x1bfc970, L_0x1bf71c0, C4<1>, C4<1>;
L_0x1bf7260 .delay (20000,20000,20000) L_0x1bf7260/d;
L_0x1bf7300/d .functor NOT 1, L_0x1bf7260, C4<0>, C4<0>, C4<0>;
L_0x1bf7300 .delay (10000,10000,10000) L_0x1bf7300/d;
L_0x1bf73a0/d .functor NOR 1, L_0x1bf7300, L_0x1bf7120, C4<0>, C4<0>;
L_0x1bf73a0 .delay (20000,20000,20000) L_0x1bf73a0/d;
L_0x1bf7520/d .functor NOT 1, L_0x1bf73a0, C4<0>, C4<0>, C4<0>;
L_0x1bf7520 .delay (10000,10000,10000) L_0x1bf7520/d;
v0x19c5f10_0 .net "and_in0ncom", 0 0, L_0x1bf7300; 1 drivers
v0x19c5fd0_0 .net "and_in1com", 0 0, L_0x1bf7120; 1 drivers
v0x19c6070_0 .alias "in0", 0 0, v0x19c6910_0;
v0x19c60f0_0 .alias "in1", 0 0, v0x19c6810_0;
v0x19c6170_0 .net "nand_in0ncom", 0 0, L_0x1bf7260; 1 drivers
v0x19c6210_0 .net "nand_in1com", 0 0, L_0x1bf70c0; 1 drivers
v0x19c62b0_0 .net "ncom", 0 0, L_0x1bf71c0; 1 drivers
v0x19c6350_0 .net "nor_wire", 0 0, L_0x1bf73a0; 1 drivers
v0x19c6440_0 .alias "result", 0 0, v0x19c6b70_0;
v0x19c6510_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x1970590 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x19c00b0;
 .timescale -9 -12;
L_0x1bf8130/d .functor NAND 1, L_0x1bf7010, L_0x1bf7520, C4<1>, C4<1>;
L_0x1bf8130 .delay (20000,20000,20000) L_0x1bf8130/d;
L_0x1bf82c0/d .functor NOT 1, L_0x1bf8130, C4<0>, C4<0>, C4<0>;
L_0x1bf82c0 .delay (10000,10000,10000) L_0x1bf82c0/d;
L_0x1bf83b0/d .functor NAND 1, L_0x1bfc8b0, L_0x1bf7a20, C4<1>, C4<1>;
L_0x1bf83b0 .delay (20000,20000,20000) L_0x1bf83b0/d;
L_0x1bf8470/d .functor NOT 1, L_0x1bf83b0, C4<0>, C4<0>, C4<0>;
L_0x1bf8470 .delay (10000,10000,10000) L_0x1bf8470/d;
L_0x1bf8580/d .functor NOR 1, L_0x1bf8470, L_0x1bf82c0, C4<0>, C4<0>;
L_0x1bf8580 .delay (20000,20000,20000) L_0x1bf8580/d;
L_0x1bf86c0/d .functor NOT 1, L_0x1bf8580, C4<0>, C4<0>, C4<0>;
L_0x1bf86c0 .delay (10000,10000,10000) L_0x1bf86c0/d;
v0x19c56e0_0 .alias "a", 0 0, v0x19c6890_0;
v0x19c57f0_0 .net "and_ab", 0 0, L_0x1bf82c0; 1 drivers
v0x19c5890_0 .net "and_xor_ab_c", 0 0, L_0x1bf8470; 1 drivers
v0x19c5930_0 .alias "b", 0 0, v0x19c6b70_0;
v0x19c59b0_0 .alias "carryin", 0 0, v0x19c65f0_0;
v0x19c5a60_0 .alias "carryout", 0 0, v0x19c6690_0;
v0x19c5b20_0 .net "nand_ab", 0 0, L_0x1bf8130; 1 drivers
v0x19c5ba0_0 .net "nand_xor_ab_c", 0 0, L_0x1bf83b0; 1 drivers
v0x19c5c20_0 .net "nco", 0 0, L_0x1bf8580; 1 drivers
v0x19c5cc0_0 .alias "sum", 0 0, v0x19c6c50_0;
v0x19c5da0_0 .net "xor_ab", 0 0, L_0x1bf7a20; 1 drivers
S_0x19c5190 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1970590;
 .timescale -9 -12;
L_0x1bf7650/d .functor NAND 1, L_0x1bf7010, L_0x1bf7520, C4<1>, C4<1>;
L_0x1bf7650 .delay (20000,20000,20000) L_0x1bf7650/d;
L_0x1bf76f0/d .functor NOR 1, L_0x1bf7010, L_0x1bf7520, C4<0>, C4<0>;
L_0x1bf76f0 .delay (20000,20000,20000) L_0x1bf76f0/d;
L_0x1bf77b0/d .functor NOT 1, L_0x1bf76f0, C4<0>, C4<0>, C4<0>;
L_0x1bf77b0 .delay (10000,10000,10000) L_0x1bf77b0/d;
L_0x1bf78c0/d .functor NAND 1, L_0x1bf77b0, L_0x1bf7650, C4<1>, C4<1>;
L_0x1bf78c0 .delay (20000,20000,20000) L_0x1bf78c0/d;
L_0x1bf7a20/d .functor NOT 1, L_0x1bf78c0, C4<0>, C4<0>, C4<0>;
L_0x1bf7a20 .delay (10000,10000,10000) L_0x1bf7a20/d;
v0x19c5280_0 .alias "a", 0 0, v0x19c6890_0;
v0x19c5300_0 .alias "b", 0 0, v0x19c6b70_0;
v0x19c53a0_0 .net "nand_ab", 0 0, L_0x1bf7650; 1 drivers
v0x19c5440_0 .net "nor_ab", 0 0, L_0x1bf76f0; 1 drivers
v0x19c54e0_0 .net "nxor_ab", 0 0, L_0x1bf78c0; 1 drivers
v0x19c5580_0 .net "or_ab", 0 0, L_0x1bf77b0; 1 drivers
v0x19c5660_0 .alias "result", 0 0, v0x19c5da0_0;
S_0x1970680 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1970590;
 .timescale -9 -12;
L_0x1bf7b50/d .functor NAND 1, L_0x1bf7a20, L_0x1bfc8b0, C4<1>, C4<1>;
L_0x1bf7b50 .delay (20000,20000,20000) L_0x1bf7b50/d;
L_0x1bf7cc0/d .functor NOR 1, L_0x1bf7a20, L_0x1bfc8b0, C4<0>, C4<0>;
L_0x1bf7cc0 .delay (20000,20000,20000) L_0x1bf7cc0/d;
L_0x1bf7e10/d .functor NOT 1, L_0x1bf7cc0, C4<0>, C4<0>, C4<0>;
L_0x1bf7e10 .delay (10000,10000,10000) L_0x1bf7e10/d;
L_0x1bf7ef0/d .functor NAND 1, L_0x1bf7e10, L_0x1bf7b50, C4<1>, C4<1>;
L_0x1bf7ef0 .delay (20000,20000,20000) L_0x1bf7ef0/d;
L_0x1bf8020/d .functor NOT 1, L_0x1bf7ef0, C4<0>, C4<0>, C4<0>;
L_0x1bf8020 .delay (10000,10000,10000) L_0x1bf8020/d;
v0x19c4d80_0 .alias "a", 0 0, v0x19c5da0_0;
v0x19c4e00_0 .alias "b", 0 0, v0x19c65f0_0;
v0x19c4e80_0 .net "nand_ab", 0 0, L_0x1bf7b50; 1 drivers
v0x19c4f00_0 .net "nor_ab", 0 0, L_0x1bf7cc0; 1 drivers
v0x19c4f80_0 .net "nxor_ab", 0 0, L_0x1bf7ef0; 1 drivers
v0x19c5000_0 .net "or_ab", 0 0, L_0x1bf7e10; 1 drivers
v0x19c50c0_0 .alias "result", 0 0, v0x19c6c50_0;
S_0x1970040 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x19c00b0;
 .timescale -9 -12;
L_0x1bf8880/d .functor NAND 1, L_0x1bf7010, L_0x1bfc970, C4<1>, C4<1>;
L_0x1bf8880 .delay (20000,20000,20000) L_0x1bf8880/d;
L_0x1bf8960/d .functor NOR 1, L_0x1bf7010, L_0x1bfc970, C4<0>, C4<0>;
L_0x1bf8960 .delay (20000,20000,20000) L_0x1bf8960/d;
L_0x1bf8af0/d .functor NOT 1, L_0x1bf8960, C4<0>, C4<0>, C4<0>;
L_0x1bf8af0 .delay (10000,10000,10000) L_0x1bf8af0/d;
L_0x1bf8be0/d .functor NAND 1, L_0x1bf8af0, L_0x1bf8880, C4<1>, C4<1>;
L_0x1bf8be0 .delay (20000,20000,20000) L_0x1bf8be0/d;
L_0x1bf8d20/d .functor NOT 1, L_0x1bf8be0, C4<0>, C4<0>, C4<0>;
L_0x1bf8d20 .delay (10000,10000,10000) L_0x1bf8d20/d;
v0x1970130_0 .alias "a", 0 0, v0x19c6890_0;
v0x19701b0_0 .alias "b", 0 0, v0x19c6910_0;
v0x1970280_0 .net "nand_ab", 0 0, L_0x1bf8880; 1 drivers
v0x1970300_0 .net "nor_ab", 0 0, L_0x1bf8960; 1 drivers
v0x1970380_0 .net "nxor_ab", 0 0, L_0x1bf8be0; 1 drivers
v0x1970400_0 .net "or_ab", 0 0, L_0x1bf8af0; 1 drivers
v0x19704c0_0 .alias "result", 0 0, v0x19c6ff0_0;
S_0x19c3200 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x19c00b0;
 .timescale -9 -12;
L_0x1bf8e70/d .functor NAND 1, L_0x1bf7010, L_0x1bfc970, C4<1>, C4<1>;
L_0x1bf8e70 .delay (20000,20000,20000) L_0x1bf8e70/d;
L_0x1bf8fc0/d .functor NOT 1, L_0x1bf8e70, C4<0>, C4<0>, C4<0>;
L_0x1bf8fc0 .delay (10000,10000,10000) L_0x1bf8fc0/d;
v0x19c3a70_0 .alias "a", 0 0, v0x19c6890_0;
v0x19c3b10_0 .net "and_ab", 0 0, L_0x1bf8fc0; 1 drivers
v0x19c3b90_0 .alias "b", 0 0, v0x19c6910_0;
v0x19c3c10_0 .net "nand_ab", 0 0, L_0x1bf8e70; 1 drivers
v0x19c3cf0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x196ffc0_0 .alias "result", 0 0, v0x19c6d60_0;
S_0x19c32f0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x19c3200;
 .timescale -9 -12;
L_0x1bf90f0/d .functor NAND 1, L_0x1bf8fc0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1bf90f0 .delay (20000,20000,20000) L_0x1bf90f0/d;
L_0x1bf91d0/d .functor NOT 1, L_0x1bf90f0, C4<0>, C4<0>, C4<0>;
L_0x1bf91d0 .delay (10000,10000,10000) L_0x1bf91d0/d;
L_0x1bf92e0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf92e0 .delay (10000,10000,10000) L_0x1bf92e0/d;
L_0x1bf93a0/d .functor NAND 1, L_0x1bf8e70, L_0x1bf92e0, C4<1>, C4<1>;
L_0x1bf93a0 .delay (20000,20000,20000) L_0x1bf93a0/d;
L_0x1bf94f0/d .functor NOT 1, L_0x1bf93a0, C4<0>, C4<0>, C4<0>;
L_0x1bf94f0 .delay (10000,10000,10000) L_0x1bf94f0/d;
L_0x1bf95e0/d .functor NOR 1, L_0x1bf94f0, L_0x1bf91d0, C4<0>, C4<0>;
L_0x1bf95e0 .delay (20000,20000,20000) L_0x1bf95e0/d;
L_0x1bf9780/d .functor NOT 1, L_0x1bf95e0, C4<0>, C4<0>, C4<0>;
L_0x1bf9780 .delay (10000,10000,10000) L_0x1bf9780/d;
v0x19c33e0_0 .net "and_in0ncom", 0 0, L_0x1bf94f0; 1 drivers
v0x19c3460_0 .net "and_in1com", 0 0, L_0x1bf91d0; 1 drivers
v0x19c34e0_0 .alias "in0", 0 0, v0x19c3c10_0;
v0x19c3580_0 .alias "in1", 0 0, v0x19c3b10_0;
v0x19c3600_0 .net "nand_in0ncom", 0 0, L_0x1bf93a0; 1 drivers
v0x19c36a0_0 .net "nand_in1com", 0 0, L_0x1bf90f0; 1 drivers
v0x19c3780_0 .net "ncom", 0 0, L_0x1bf92e0; 1 drivers
v0x19c3820_0 .net "nor_wire", 0 0, L_0x1bf95e0; 1 drivers
v0x19c38c0_0 .alias "result", 0 0, v0x19c6d60_0;
v0x19c3990_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19c2760 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x19c00b0;
 .timescale -9 -12;
L_0x1bf98b0/d .functor NOR 1, L_0x1bf7010, L_0x1bfc970, C4<0>, C4<0>;
L_0x1bf98b0 .delay (20000,20000,20000) L_0x1bf98b0/d;
L_0x1bf9a00/d .functor NOT 1, L_0x1bf98b0, C4<0>, C4<0>, C4<0>;
L_0x1bf9a00 .delay (10000,10000,10000) L_0x1bf9a00/d;
v0x19c2ee0_0 .alias "a", 0 0, v0x19c6890_0;
v0x19c2f60_0 .alias "b", 0 0, v0x19c6910_0;
v0x19c3000_0 .net "nor_ab", 0 0, L_0x1bf98b0; 1 drivers
v0x19c3080_0 .net "or_ab", 0 0, L_0x1bf9a00; 1 drivers
v0x19c3100_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19c3180_0 .alias "result", 0 0, v0x19c6ee0_0;
S_0x19c2850 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19c2760;
 .timescale -9 -12;
L_0x1bf9b30/d .functor NAND 1, L_0x1bf9a00, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1bf9b30 .delay (20000,20000,20000) L_0x1bf9b30/d;
L_0x1bf9c10/d .functor NOT 1, L_0x1bf9b30, C4<0>, C4<0>, C4<0>;
L_0x1bf9c10 .delay (10000,10000,10000) L_0x1bf9c10/d;
L_0x1bf9d20/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bf9d20 .delay (10000,10000,10000) L_0x1bf9d20/d;
L_0x1bf9de0/d .functor NAND 1, L_0x1bf98b0, L_0x1bf9d20, C4<1>, C4<1>;
L_0x1bf9de0 .delay (20000,20000,20000) L_0x1bf9de0/d;
L_0x1bf9f30/d .functor NOT 1, L_0x1bf9de0, C4<0>, C4<0>, C4<0>;
L_0x1bf9f30 .delay (10000,10000,10000) L_0x1bf9f30/d;
L_0x1bfa020/d .functor NOR 1, L_0x1bf9f30, L_0x1bf9c10, C4<0>, C4<0>;
L_0x1bfa020 .delay (20000,20000,20000) L_0x1bfa020/d;
L_0x1bfa1c0/d .functor NOT 1, L_0x1bfa020, C4<0>, C4<0>, C4<0>;
L_0x1bfa1c0 .delay (10000,10000,10000) L_0x1bfa1c0/d;
v0x19c2940_0 .net "and_in0ncom", 0 0, L_0x1bf9f30; 1 drivers
v0x19c29c0_0 .net "and_in1com", 0 0, L_0x1bf9c10; 1 drivers
v0x19c2a40_0 .alias "in0", 0 0, v0x19c3000_0;
v0x19c2ac0_0 .alias "in1", 0 0, v0x19c3080_0;
v0x19c2b40_0 .net "nand_in0ncom", 0 0, L_0x1bf9de0; 1 drivers
v0x19c2bc0_0 .net "nand_in1com", 0 0, L_0x1bf9b30; 1 drivers
v0x19c2c40_0 .net "ncom", 0 0, L_0x1bf9d20; 1 drivers
v0x19c2cc0_0 .net "nor_wire", 0 0, L_0x1bfa020; 1 drivers
v0x19c2d90_0 .alias "result", 0 0, v0x19c6ee0_0;
v0x19c2e60_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19c01a0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x19c00b0;
 .timescale -9 -12;
v0x19c1fb0_0 .alias "in0", 0 0, v0x19c6c50_0;
v0x19c2060_0 .alias "in1", 0 0, v0x19c6ff0_0;
v0x19c2110_0 .alias "in2", 0 0, v0x19c6d60_0;
v0x19c21c0_0 .alias "in3", 0 0, v0x19c6ee0_0;
v0x19c22a0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19c2350_0 .alias "result", 0 0, v0x19c6aa0_0;
v0x19c23d0_0 .net "sel0", 0 0, L_0x1bfc2e0; 1 drivers
v0x19c2450_0 .net "sel1", 0 0, L_0x1bfc3a0; 1 drivers
v0x19c24d0_0 .net "sel2", 0 0, L_0x1bfc4d0; 1 drivers
v0x19c2580_0 .net "w0", 0 0, L_0x1bfa980; 1 drivers
v0x19c2660_0 .net "w1", 0 0, L_0x1bfb100; 1 drivers
v0x19c26e0_0 .net "w2", 0 0, L_0x1bfb950; 1 drivers
S_0x19c1860 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x19c01a0;
 .timescale -9 -12;
L_0x1bfa2f0/d .functor NAND 1, L_0x1bf8d20, L_0x1bfc2e0, C4<1>, C4<1>;
L_0x1bfa2f0 .delay (20000,20000,20000) L_0x1bfa2f0/d;
L_0x1bfa3d0/d .functor NOT 1, L_0x1bfa2f0, C4<0>, C4<0>, C4<0>;
L_0x1bfa3d0 .delay (10000,10000,10000) L_0x1bfa3d0/d;
L_0x1bfa4e0/d .functor NOT 1, L_0x1bfc2e0, C4<0>, C4<0>, C4<0>;
L_0x1bfa4e0 .delay (10000,10000,10000) L_0x1bfa4e0/d;
L_0x1bfa630/d .functor NAND 1, L_0x1bf8020, L_0x1bfa4e0, C4<1>, C4<1>;
L_0x1bfa630 .delay (20000,20000,20000) L_0x1bfa630/d;
L_0x1bfa6f0/d .functor NOT 1, L_0x1bfa630, C4<0>, C4<0>, C4<0>;
L_0x1bfa6f0 .delay (10000,10000,10000) L_0x1bfa6f0/d;
L_0x1bfa7e0/d .functor NOR 1, L_0x1bfa6f0, L_0x1bfa3d0, C4<0>, C4<0>;
L_0x1bfa7e0 .delay (20000,20000,20000) L_0x1bfa7e0/d;
L_0x1bfa980/d .functor NOT 1, L_0x1bfa7e0, C4<0>, C4<0>, C4<0>;
L_0x1bfa980 .delay (10000,10000,10000) L_0x1bfa980/d;
v0x19c1950_0 .net "and_in0ncom", 0 0, L_0x1bfa6f0; 1 drivers
v0x19c1a10_0 .net "and_in1com", 0 0, L_0x1bfa3d0; 1 drivers
v0x19c1ab0_0 .alias "in0", 0 0, v0x19c6c50_0;
v0x19c1b50_0 .alias "in1", 0 0, v0x19c6ff0_0;
v0x19c1bd0_0 .net "nand_in0ncom", 0 0, L_0x1bfa630; 1 drivers
v0x19c1c70_0 .net "nand_in1com", 0 0, L_0x1bfa2f0; 1 drivers
v0x19c1d10_0 .net "ncom", 0 0, L_0x1bfa4e0; 1 drivers
v0x19c1db0_0 .net "nor_wire", 0 0, L_0x1bfa7e0; 1 drivers
v0x19c1e50_0 .alias "result", 0 0, v0x19c2580_0;
v0x19c1ed0_0 .alias "sel0", 0 0, v0x19c23d0_0;
S_0x19c1110 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x19c01a0;
 .timescale -9 -12;
L_0x1bfaab0/d .functor NAND 1, L_0x1bfa1c0, L_0x1bfc2e0, C4<1>, C4<1>;
L_0x1bfaab0 .delay (20000,20000,20000) L_0x1bfaab0/d;
L_0x1bfab90/d .functor NOT 1, L_0x1bfaab0, C4<0>, C4<0>, C4<0>;
L_0x1bfab90 .delay (10000,10000,10000) L_0x1bfab90/d;
L_0x1bfaca0/d .functor NOT 1, L_0x1bfc2e0, C4<0>, C4<0>, C4<0>;
L_0x1bfaca0 .delay (10000,10000,10000) L_0x1bfaca0/d;
L_0x1bfad60/d .functor NAND 1, L_0x1bf9780, L_0x1bfaca0, C4<1>, C4<1>;
L_0x1bfad60 .delay (20000,20000,20000) L_0x1bfad60/d;
L_0x1bfae70/d .functor NOT 1, L_0x1bfad60, C4<0>, C4<0>, C4<0>;
L_0x1bfae70 .delay (10000,10000,10000) L_0x1bfae70/d;
L_0x1bfaf60/d .functor NOR 1, L_0x1bfae70, L_0x1bfab90, C4<0>, C4<0>;
L_0x1bfaf60 .delay (20000,20000,20000) L_0x1bfaf60/d;
L_0x1bfb100/d .functor NOT 1, L_0x1bfaf60, C4<0>, C4<0>, C4<0>;
L_0x1bfb100 .delay (10000,10000,10000) L_0x1bfb100/d;
v0x19c1200_0 .net "and_in0ncom", 0 0, L_0x1bfae70; 1 drivers
v0x19c12c0_0 .net "and_in1com", 0 0, L_0x1bfab90; 1 drivers
v0x19c1360_0 .alias "in0", 0 0, v0x19c6d60_0;
v0x19c1400_0 .alias "in1", 0 0, v0x19c6ee0_0;
v0x19c1480_0 .net "nand_in0ncom", 0 0, L_0x1bfad60; 1 drivers
v0x19c1520_0 .net "nand_in1com", 0 0, L_0x1bfaab0; 1 drivers
v0x19c15c0_0 .net "ncom", 0 0, L_0x1bfaca0; 1 drivers
v0x19c1660_0 .net "nor_wire", 0 0, L_0x1bfaf60; 1 drivers
v0x19c1700_0 .alias "result", 0 0, v0x19c2660_0;
v0x19c1780_0 .alias "sel0", 0 0, v0x19c23d0_0;
S_0x19c09c0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x19c01a0;
 .timescale -9 -12;
L_0x1bfb230/d .functor NAND 1, L_0x1bfb100, L_0x1bfc3a0, C4<1>, C4<1>;
L_0x1bfb230 .delay (20000,20000,20000) L_0x1bfb230/d;
L_0x1bfb3a0/d .functor NOT 1, L_0x1bfb230, C4<0>, C4<0>, C4<0>;
L_0x1bfb3a0 .delay (10000,10000,10000) L_0x1bfb3a0/d;
L_0x1bfb4b0/d .functor NOT 1, L_0x1bfc3a0, C4<0>, C4<0>, C4<0>;
L_0x1bfb4b0 .delay (10000,10000,10000) L_0x1bfb4b0/d;
L_0x1bfb570/d .functor NAND 1, L_0x1bfa980, L_0x1bfb4b0, C4<1>, C4<1>;
L_0x1bfb570 .delay (20000,20000,20000) L_0x1bfb570/d;
L_0x1bfb6c0/d .functor NOT 1, L_0x1bfb570, C4<0>, C4<0>, C4<0>;
L_0x1bfb6c0 .delay (10000,10000,10000) L_0x1bfb6c0/d;
L_0x1bfb7b0/d .functor NOR 1, L_0x1bfb6c0, L_0x1bfb3a0, C4<0>, C4<0>;
L_0x1bfb7b0 .delay (20000,20000,20000) L_0x1bfb7b0/d;
L_0x1bfb950/d .functor NOT 1, L_0x1bfb7b0, C4<0>, C4<0>, C4<0>;
L_0x1bfb950 .delay (10000,10000,10000) L_0x1bfb950/d;
v0x19c0ab0_0 .net "and_in0ncom", 0 0, L_0x1bfb6c0; 1 drivers
v0x19c0b70_0 .net "and_in1com", 0 0, L_0x1bfb3a0; 1 drivers
v0x19c0c10_0 .alias "in0", 0 0, v0x19c2580_0;
v0x19c0cb0_0 .alias "in1", 0 0, v0x19c2660_0;
v0x19c0d30_0 .net "nand_in0ncom", 0 0, L_0x1bfb570; 1 drivers
v0x19c0dd0_0 .net "nand_in1com", 0 0, L_0x1bfb230; 1 drivers
v0x19c0e70_0 .net "ncom", 0 0, L_0x1bfb4b0; 1 drivers
v0x19c0f10_0 .net "nor_wire", 0 0, L_0x1bfb7b0; 1 drivers
v0x19c0fb0_0 .alias "result", 0 0, v0x19c26e0_0;
v0x19c1030_0 .alias "sel0", 0 0, v0x19c2450_0;
S_0x19c0290 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x19c01a0;
 .timescale -9 -12;
L_0x1bfba80/d .functor NAND 1, C4<0>, L_0x1bfc4d0, C4<1>, C4<1>;
L_0x1bfba80 .delay (20000,20000,20000) L_0x1bfba80/d;
L_0x1bfbc00/d .functor NOT 1, L_0x1bfba80, C4<0>, C4<0>, C4<0>;
L_0x1bfbc00 .delay (10000,10000,10000) L_0x1bfbc00/d;
L_0x1bfbd10/d .functor NOT 1, L_0x1bfc4d0, C4<0>, C4<0>, C4<0>;
L_0x1bfbd10 .delay (10000,10000,10000) L_0x1bfbd10/d;
L_0x1bfbdd0/d .functor NAND 1, L_0x1bfb950, L_0x1bfbd10, C4<1>, C4<1>;
L_0x1bfbdd0 .delay (20000,20000,20000) L_0x1bfbdd0/d;
L_0x1bfbf20/d .functor NOT 1, L_0x1bfbdd0, C4<0>, C4<0>, C4<0>;
L_0x1bfbf20 .delay (10000,10000,10000) L_0x1bfbf20/d;
L_0x1bfc010/d .functor NOR 1, L_0x1bfbf20, L_0x1bfbc00, C4<0>, C4<0>;
L_0x1bfc010 .delay (20000,20000,20000) L_0x1bfc010/d;
L_0x1bfc1b0/d .functor NOT 1, L_0x1bfc010, C4<0>, C4<0>, C4<0>;
L_0x1bfc1b0 .delay (10000,10000,10000) L_0x1bfc1b0/d;
v0x19c0380_0 .net "and_in0ncom", 0 0, L_0x1bfbf20; 1 drivers
v0x19c0400_0 .net "and_in1com", 0 0, L_0x1bfbc00; 1 drivers
v0x19c04a0_0 .alias "in0", 0 0, v0x19c26e0_0;
v0x19c0540_0 .alias "in1", 0 0, v0x19c22a0_0;
v0x19c05c0_0 .net "nand_in0ncom", 0 0, L_0x1bfbdd0; 1 drivers
v0x19c0660_0 .net "nand_in1com", 0 0, L_0x1bfba80; 1 drivers
v0x19c0740_0 .net "ncom", 0 0, L_0x1bfbd10; 1 drivers
v0x19c07e0_0 .net "nor_wire", 0 0, L_0x1bfc010; 1 drivers
v0x19c0880_0 .alias "result", 0 0, v0x19c6aa0_0;
v0x19c0920_0 .alias "sel0", 0 0, v0x19c24d0_0;
S_0x19b9600 .scope generate, "ALU32[6]" "ALU32[6]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19b7ff8 .param/l "i" 2 105, +C4<0110>;
S_0x19b9730 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x19b9600;
 .timescale -9 -12;
L_0x1bf12b0/d .functor NOT 1, L_0x1c023e0, C4<0>, C4<0>, C4<0>;
L_0x1bf12b0 .delay (10000,10000,10000) L_0x1bf12b0/d;
v0x19bf480_0 .net "carryin", 0 0, L_0x1c02650; 1 drivers
v0x19bf520_0 .net "carryout", 0 0, L_0x1bfe2b0; 1 drivers
v0x19bf5a0_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x19bf620_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x19bf6a0_0 .net "notB", 0 0, L_0x1bf12b0; 1 drivers
v0x19bf720_0 .net "operandA", 0 0, L_0x1c024c0; 1 drivers
v0x19bf7a0_0 .net "operandB", 0 0, L_0x1c023e0; 1 drivers
v0x19bf8b0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19bf930_0 .net "result", 0 0, L_0x1c01da0; 1 drivers
v0x19bfa00_0 .net "trueB", 0 0, L_0x1bfd0f0; 1 drivers
v0x19bfae0_0 .net "wAddSub", 0 0, L_0x1bfdc10; 1 drivers
v0x19bfbf0_0 .net "wNandAnd", 0 0, L_0x1bff370; 1 drivers
v0x19bfd70_0 .net "wNorOr", 0 0, L_0x1bffdb0; 1 drivers
v0x19bfe80_0 .net "wXor", 0 0, L_0x1bfe910; 1 drivers
L_0x1c01ed0 .part v0x1a11260_0, 0, 1;
L_0x1c01f90 .part v0x1a11260_0, 1, 1;
L_0x1c020c0 .part v0x1a11260_0, 2, 1;
S_0x19becb0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x19b9730;
 .timescale -9 -12;
L_0x1bfcb40/d .functor NAND 1, L_0x1bf12b0, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1bfcb40 .delay (20000,20000,20000) L_0x1bfcb40/d;
L_0x1bfcc20/d .functor NOT 1, L_0x1bfcb40, C4<0>, C4<0>, C4<0>;
L_0x1bfcc20 .delay (10000,10000,10000) L_0x1bfcc20/d;
L_0x1bfcce0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1bfcce0 .delay (10000,10000,10000) L_0x1bfcce0/d;
L_0x1bfcda0/d .functor NAND 1, L_0x1c023e0, L_0x1bfcce0, C4<1>, C4<1>;
L_0x1bfcda0 .delay (20000,20000,20000) L_0x1bfcda0/d;
L_0x1bfce60/d .functor NOT 1, L_0x1bfcda0, C4<0>, C4<0>, C4<0>;
L_0x1bfce60 .delay (10000,10000,10000) L_0x1bfce60/d;
L_0x1bfcf50/d .functor NOR 1, L_0x1bfce60, L_0x1bfcc20, C4<0>, C4<0>;
L_0x1bfcf50 .delay (20000,20000,20000) L_0x1bfcf50/d;
L_0x1bfd0f0/d .functor NOT 1, L_0x1bfcf50, C4<0>, C4<0>, C4<0>;
L_0x1bfd0f0 .delay (10000,10000,10000) L_0x1bfd0f0/d;
v0x19beda0_0 .net "and_in0ncom", 0 0, L_0x1bfce60; 1 drivers
v0x19bee60_0 .net "and_in1com", 0 0, L_0x1bfcc20; 1 drivers
v0x19bef00_0 .alias "in0", 0 0, v0x19bf7a0_0;
v0x19bef80_0 .alias "in1", 0 0, v0x19bf6a0_0;
v0x19bf000_0 .net "nand_in0ncom", 0 0, L_0x1bfcda0; 1 drivers
v0x19bf0a0_0 .net "nand_in1com", 0 0, L_0x1bfcb40; 1 drivers
v0x19bf140_0 .net "ncom", 0 0, L_0x1bfcce0; 1 drivers
v0x19bf1e0_0 .net "nor_wire", 0 0, L_0x1bfcf50; 1 drivers
v0x19bf2d0_0 .alias "result", 0 0, v0x19bfa00_0;
v0x19bf3a0_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19bd9c0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x19b9730;
 .timescale -9 -12;
L_0x1bfdd20/d .functor NAND 1, L_0x1c024c0, L_0x1bfd0f0, C4<1>, C4<1>;
L_0x1bfdd20 .delay (20000,20000,20000) L_0x1bfdd20/d;
L_0x1bfdeb0/d .functor NOT 1, L_0x1bfdd20, C4<0>, C4<0>, C4<0>;
L_0x1bfdeb0 .delay (10000,10000,10000) L_0x1bfdeb0/d;
L_0x1bfdfa0/d .functor NAND 1, L_0x1c02650, L_0x1bfd670, C4<1>, C4<1>;
L_0x1bfdfa0 .delay (20000,20000,20000) L_0x1bfdfa0/d;
L_0x1bfe060/d .functor NOT 1, L_0x1bfdfa0, C4<0>, C4<0>, C4<0>;
L_0x1bfe060 .delay (10000,10000,10000) L_0x1bfe060/d;
L_0x1bfe170/d .functor NOR 1, L_0x1bfe060, L_0x1bfdeb0, C4<0>, C4<0>;
L_0x1bfe170 .delay (20000,20000,20000) L_0x1bfe170/d;
L_0x1bfe2b0/d .functor NOT 1, L_0x1bfe170, C4<0>, C4<0>, C4<0>;
L_0x1bfe2b0 .delay (10000,10000,10000) L_0x1bfe2b0/d;
v0x19be5a0_0 .alias "a", 0 0, v0x19bf720_0;
v0x19be6b0_0 .net "and_ab", 0 0, L_0x1bfdeb0; 1 drivers
v0x19be750_0 .net "and_xor_ab_c", 0 0, L_0x1bfe060; 1 drivers
v0x19be7f0_0 .alias "b", 0 0, v0x19bfa00_0;
v0x19be870_0 .alias "carryin", 0 0, v0x19bf480_0;
v0x19be8f0_0 .alias "carryout", 0 0, v0x19bf520_0;
v0x19be9b0_0 .net "nand_ab", 0 0, L_0x1bfdd20; 1 drivers
v0x19bea30_0 .net "nand_xor_ab_c", 0 0, L_0x1bfdfa0; 1 drivers
v0x19beab0_0 .net "nco", 0 0, L_0x1bfe170; 1 drivers
v0x19beb50_0 .alias "sum", 0 0, v0x19bfae0_0;
v0x19bec30_0 .net "xor_ab", 0 0, L_0x1bfd670; 1 drivers
S_0x19be050 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19bd9c0;
 .timescale -9 -12;
L_0x1bfd260/d .functor NAND 1, L_0x1c024c0, L_0x1bfd0f0, C4<1>, C4<1>;
L_0x1bfd260 .delay (20000,20000,20000) L_0x1bfd260/d;
L_0x1bfd340/d .functor NOR 1, L_0x1c024c0, L_0x1bfd0f0, C4<0>, C4<0>;
L_0x1bfd340 .delay (20000,20000,20000) L_0x1bfd340/d;
L_0x1bfd400/d .functor NOT 1, L_0x1bfd340, C4<0>, C4<0>, C4<0>;
L_0x1bfd400 .delay (10000,10000,10000) L_0x1bfd400/d;
L_0x1bfd510/d .functor NAND 1, L_0x1bfd400, L_0x1bfd260, C4<1>, C4<1>;
L_0x1bfd510 .delay (20000,20000,20000) L_0x1bfd510/d;
L_0x1bfd670/d .functor NOT 1, L_0x1bfd510, C4<0>, C4<0>, C4<0>;
L_0x1bfd670 .delay (10000,10000,10000) L_0x1bfd670/d;
v0x19be140_0 .alias "a", 0 0, v0x19bf720_0;
v0x19be1e0_0 .alias "b", 0 0, v0x19bfa00_0;
v0x19be280_0 .net "nand_ab", 0 0, L_0x1bfd260; 1 drivers
v0x19be320_0 .net "nor_ab", 0 0, L_0x1bfd340; 1 drivers
v0x19be3a0_0 .net "nxor_ab", 0 0, L_0x1bfd510; 1 drivers
v0x19be440_0 .net "or_ab", 0 0, L_0x1bfd400; 1 drivers
v0x19be520_0 .alias "result", 0 0, v0x19bec30_0;
S_0x19bdab0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19bd9c0;
 .timescale -9 -12;
L_0x1bfd780/d .functor NAND 1, L_0x1bfd670, L_0x1c02650, C4<1>, C4<1>;
L_0x1bfd780 .delay (20000,20000,20000) L_0x1bfd780/d;
L_0x1bfd8f0/d .functor NOR 1, L_0x1bfd670, L_0x1c02650, C4<0>, C4<0>;
L_0x1bfd8f0 .delay (20000,20000,20000) L_0x1bfd8f0/d;
L_0x1bfda40/d .functor NOT 1, L_0x1bfd8f0, C4<0>, C4<0>, C4<0>;
L_0x1bfda40 .delay (10000,10000,10000) L_0x1bfda40/d;
L_0x1bfdb00/d .functor NAND 1, L_0x1bfda40, L_0x1bfd780, C4<1>, C4<1>;
L_0x1bfdb00 .delay (20000,20000,20000) L_0x1bfdb00/d;
L_0x1bfdc10/d .functor NOT 1, L_0x1bfdb00, C4<0>, C4<0>, C4<0>;
L_0x1bfdc10 .delay (10000,10000,10000) L_0x1bfdc10/d;
v0x19bdba0_0 .alias "a", 0 0, v0x19bec30_0;
v0x19bdc40_0 .alias "b", 0 0, v0x19bf480_0;
v0x19bdce0_0 .net "nand_ab", 0 0, L_0x1bfd780; 1 drivers
v0x19bdd80_0 .net "nor_ab", 0 0, L_0x1bfd8f0; 1 drivers
v0x19bde00_0 .net "nxor_ab", 0 0, L_0x1bfdb00; 1 drivers
v0x19bdea0_0 .net "or_ab", 0 0, L_0x1bfda40; 1 drivers
v0x19bdf80_0 .alias "result", 0 0, v0x19bfae0_0;
S_0x19bd470 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x19b9730;
 .timescale -9 -12;
L_0x1bfe470/d .functor NAND 1, L_0x1c024c0, L_0x1c023e0, C4<1>, C4<1>;
L_0x1bfe470 .delay (20000,20000,20000) L_0x1bfe470/d;
L_0x1bfe550/d .functor NOR 1, L_0x1c024c0, L_0x1c023e0, C4<0>, C4<0>;
L_0x1bfe550 .delay (20000,20000,20000) L_0x1bfe550/d;
L_0x1bfe6e0/d .functor NOT 1, L_0x1bfe550, C4<0>, C4<0>, C4<0>;
L_0x1bfe6e0 .delay (10000,10000,10000) L_0x1bfe6e0/d;
L_0x1bfe7d0/d .functor NAND 1, L_0x1bfe6e0, L_0x1bfe470, C4<1>, C4<1>;
L_0x1bfe7d0 .delay (20000,20000,20000) L_0x1bfe7d0/d;
L_0x1bfe910/d .functor NOT 1, L_0x1bfe7d0, C4<0>, C4<0>, C4<0>;
L_0x1bfe910 .delay (10000,10000,10000) L_0x1bfe910/d;
v0x19bd560_0 .alias "a", 0 0, v0x19bf720_0;
v0x19bd5e0_0 .alias "b", 0 0, v0x19bf7a0_0;
v0x19bd6b0_0 .net "nand_ab", 0 0, L_0x1bfe470; 1 drivers
v0x19bd730_0 .net "nor_ab", 0 0, L_0x1bfe550; 1 drivers
v0x19bd7b0_0 .net "nxor_ab", 0 0, L_0x1bfe7d0; 1 drivers
v0x19bd830_0 .net "or_ab", 0 0, L_0x1bfe6e0; 1 drivers
v0x19bd8f0_0 .alias "result", 0 0, v0x19bfe80_0;
S_0x19bc880 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x19b9730;
 .timescale -9 -12;
L_0x1bfea60/d .functor NAND 1, L_0x1c024c0, L_0x1c023e0, C4<1>, C4<1>;
L_0x1bfea60 .delay (20000,20000,20000) L_0x1bfea60/d;
L_0x1bfebb0/d .functor NOT 1, L_0x1bfea60, C4<0>, C4<0>, C4<0>;
L_0x1bfebb0 .delay (10000,10000,10000) L_0x1bfebb0/d;
v0x19bd0f0_0 .alias "a", 0 0, v0x19bf720_0;
v0x19bd190_0 .net "and_ab", 0 0, L_0x1bfebb0; 1 drivers
v0x19bd210_0 .alias "b", 0 0, v0x19bf7a0_0;
v0x19bd290_0 .net "nand_ab", 0 0, L_0x1bfea60; 1 drivers
v0x19bd370_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19bd3f0_0 .alias "result", 0 0, v0x19bfbf0_0;
S_0x19bc970 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x19bc880;
 .timescale -9 -12;
L_0x1bfece0/d .functor NAND 1, L_0x1bfebb0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1bfece0 .delay (20000,20000,20000) L_0x1bfece0/d;
L_0x1bfedc0/d .functor NOT 1, L_0x1bfece0, C4<0>, C4<0>, C4<0>;
L_0x1bfedc0 .delay (10000,10000,10000) L_0x1bfedc0/d;
L_0x1bfeed0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bfeed0 .delay (10000,10000,10000) L_0x1bfeed0/d;
L_0x1bfef90/d .functor NAND 1, L_0x1bfea60, L_0x1bfeed0, C4<1>, C4<1>;
L_0x1bfef90 .delay (20000,20000,20000) L_0x1bfef90/d;
L_0x1bff0e0/d .functor NOT 1, L_0x1bfef90, C4<0>, C4<0>, C4<0>;
L_0x1bff0e0 .delay (10000,10000,10000) L_0x1bff0e0/d;
L_0x1bff1d0/d .functor NOR 1, L_0x1bff0e0, L_0x1bfedc0, C4<0>, C4<0>;
L_0x1bff1d0 .delay (20000,20000,20000) L_0x1bff1d0/d;
L_0x1bff370/d .functor NOT 1, L_0x1bff1d0, C4<0>, C4<0>, C4<0>;
L_0x1bff370 .delay (10000,10000,10000) L_0x1bff370/d;
v0x19bca60_0 .net "and_in0ncom", 0 0, L_0x1bff0e0; 1 drivers
v0x19bcae0_0 .net "and_in1com", 0 0, L_0x1bfedc0; 1 drivers
v0x19bcb60_0 .alias "in0", 0 0, v0x19bd290_0;
v0x19bcc00_0 .alias "in1", 0 0, v0x19bd190_0;
v0x19bcc80_0 .net "nand_in0ncom", 0 0, L_0x1bfef90; 1 drivers
v0x19bcd20_0 .net "nand_in1com", 0 0, L_0x1bfece0; 1 drivers
v0x19bce00_0 .net "ncom", 0 0, L_0x1bfeed0; 1 drivers
v0x19bcea0_0 .net "nor_wire", 0 0, L_0x1bff1d0; 1 drivers
v0x19bcf40_0 .alias "result", 0 0, v0x19bfbf0_0;
v0x19bd010_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19bbde0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x19b9730;
 .timescale -9 -12;
L_0x1bff4a0/d .functor NOR 1, L_0x1c024c0, L_0x1c023e0, C4<0>, C4<0>;
L_0x1bff4a0 .delay (20000,20000,20000) L_0x1bff4a0/d;
L_0x1bff5f0/d .functor NOT 1, L_0x1bff4a0, C4<0>, C4<0>, C4<0>;
L_0x1bff5f0 .delay (10000,10000,10000) L_0x1bff5f0/d;
v0x19bc560_0 .alias "a", 0 0, v0x19bf720_0;
v0x19bc5e0_0 .alias "b", 0 0, v0x19bf7a0_0;
v0x19bc680_0 .net "nor_ab", 0 0, L_0x1bff4a0; 1 drivers
v0x19bc700_0 .net "or_ab", 0 0, L_0x1bff5f0; 1 drivers
v0x19bc780_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19bc800_0 .alias "result", 0 0, v0x19bfd70_0;
S_0x19bbed0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19bbde0;
 .timescale -9 -12;
L_0x1bff720/d .functor NAND 1, L_0x1bff5f0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1bff720 .delay (20000,20000,20000) L_0x1bff720/d;
L_0x1bff800/d .functor NOT 1, L_0x1bff720, C4<0>, C4<0>, C4<0>;
L_0x1bff800 .delay (10000,10000,10000) L_0x1bff800/d;
L_0x1bff910/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bff910 .delay (10000,10000,10000) L_0x1bff910/d;
L_0x1bff9d0/d .functor NAND 1, L_0x1bff4a0, L_0x1bff910, C4<1>, C4<1>;
L_0x1bff9d0 .delay (20000,20000,20000) L_0x1bff9d0/d;
L_0x1bffb20/d .functor NOT 1, L_0x1bff9d0, C4<0>, C4<0>, C4<0>;
L_0x1bffb20 .delay (10000,10000,10000) L_0x1bffb20/d;
L_0x1bffc10/d .functor NOR 1, L_0x1bffb20, L_0x1bff800, C4<0>, C4<0>;
L_0x1bffc10 .delay (20000,20000,20000) L_0x1bffc10/d;
L_0x1bffdb0/d .functor NOT 1, L_0x1bffc10, C4<0>, C4<0>, C4<0>;
L_0x1bffdb0 .delay (10000,10000,10000) L_0x1bffdb0/d;
v0x19bbfc0_0 .net "and_in0ncom", 0 0, L_0x1bffb20; 1 drivers
v0x19bc040_0 .net "and_in1com", 0 0, L_0x1bff800; 1 drivers
v0x19bc0c0_0 .alias "in0", 0 0, v0x19bc680_0;
v0x19bc140_0 .alias "in1", 0 0, v0x19bc700_0;
v0x19bc1c0_0 .net "nand_in0ncom", 0 0, L_0x1bff9d0; 1 drivers
v0x19bc240_0 .net "nand_in1com", 0 0, L_0x1bff720; 1 drivers
v0x19bc2c0_0 .net "ncom", 0 0, L_0x1bff910; 1 drivers
v0x19bc340_0 .net "nor_wire", 0 0, L_0x1bffc10; 1 drivers
v0x19bc410_0 .alias "result", 0 0, v0x19bfd70_0;
v0x19bc4e0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19b9820 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x19b9730;
 .timescale -9 -12;
v0x19bb630_0 .alias "in0", 0 0, v0x19bfae0_0;
v0x19bb6e0_0 .alias "in1", 0 0, v0x19bfe80_0;
v0x19bb790_0 .alias "in2", 0 0, v0x19bfbf0_0;
v0x19bb840_0 .alias "in3", 0 0, v0x19bfd70_0;
v0x19bb920_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19bb9d0_0 .alias "result", 0 0, v0x19bf930_0;
v0x19bba50_0 .net "sel0", 0 0, L_0x1c01ed0; 1 drivers
v0x19bbad0_0 .net "sel1", 0 0, L_0x1c01f90; 1 drivers
v0x19bbb50_0 .net "sel2", 0 0, L_0x1c020c0; 1 drivers
v0x19bbc00_0 .net "w0", 0 0, L_0x1c00570; 1 drivers
v0x19bbce0_0 .net "w1", 0 0, L_0x1c00cf0; 1 drivers
v0x19bbd60_0 .net "w2", 0 0, L_0x1c01540; 1 drivers
S_0x19baee0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x19b9820;
 .timescale -9 -12;
L_0x1bffee0/d .functor NAND 1, L_0x1bfe910, L_0x1c01ed0, C4<1>, C4<1>;
L_0x1bffee0 .delay (20000,20000,20000) L_0x1bffee0/d;
L_0x1bfffc0/d .functor NOT 1, L_0x1bffee0, C4<0>, C4<0>, C4<0>;
L_0x1bfffc0 .delay (10000,10000,10000) L_0x1bfffc0/d;
L_0x1c000d0/d .functor NOT 1, L_0x1c01ed0, C4<0>, C4<0>, C4<0>;
L_0x1c000d0 .delay (10000,10000,10000) L_0x1c000d0/d;
L_0x1c00220/d .functor NAND 1, L_0x1bfdc10, L_0x1c000d0, C4<1>, C4<1>;
L_0x1c00220 .delay (20000,20000,20000) L_0x1c00220/d;
L_0x1c002e0/d .functor NOT 1, L_0x1c00220, C4<0>, C4<0>, C4<0>;
L_0x1c002e0 .delay (10000,10000,10000) L_0x1c002e0/d;
L_0x1c003d0/d .functor NOR 1, L_0x1c002e0, L_0x1bfffc0, C4<0>, C4<0>;
L_0x1c003d0 .delay (20000,20000,20000) L_0x1c003d0/d;
L_0x1c00570/d .functor NOT 1, L_0x1c003d0, C4<0>, C4<0>, C4<0>;
L_0x1c00570 .delay (10000,10000,10000) L_0x1c00570/d;
v0x19bafd0_0 .net "and_in0ncom", 0 0, L_0x1c002e0; 1 drivers
v0x19bb090_0 .net "and_in1com", 0 0, L_0x1bfffc0; 1 drivers
v0x19bb130_0 .alias "in0", 0 0, v0x19bfae0_0;
v0x19bb1d0_0 .alias "in1", 0 0, v0x19bfe80_0;
v0x19bb250_0 .net "nand_in0ncom", 0 0, L_0x1c00220; 1 drivers
v0x19bb2f0_0 .net "nand_in1com", 0 0, L_0x1bffee0; 1 drivers
v0x19bb390_0 .net "ncom", 0 0, L_0x1c000d0; 1 drivers
v0x19bb430_0 .net "nor_wire", 0 0, L_0x1c003d0; 1 drivers
v0x19bb4d0_0 .alias "result", 0 0, v0x19bbc00_0;
v0x19bb550_0 .alias "sel0", 0 0, v0x19bba50_0;
S_0x19ba790 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x19b9820;
 .timescale -9 -12;
L_0x1c006a0/d .functor NAND 1, L_0x1bffdb0, L_0x1c01ed0, C4<1>, C4<1>;
L_0x1c006a0 .delay (20000,20000,20000) L_0x1c006a0/d;
L_0x1c00780/d .functor NOT 1, L_0x1c006a0, C4<0>, C4<0>, C4<0>;
L_0x1c00780 .delay (10000,10000,10000) L_0x1c00780/d;
L_0x1c00890/d .functor NOT 1, L_0x1c01ed0, C4<0>, C4<0>, C4<0>;
L_0x1c00890 .delay (10000,10000,10000) L_0x1c00890/d;
L_0x1c00950/d .functor NAND 1, L_0x1bff370, L_0x1c00890, C4<1>, C4<1>;
L_0x1c00950 .delay (20000,20000,20000) L_0x1c00950/d;
L_0x1c00a60/d .functor NOT 1, L_0x1c00950, C4<0>, C4<0>, C4<0>;
L_0x1c00a60 .delay (10000,10000,10000) L_0x1c00a60/d;
L_0x1c00b50/d .functor NOR 1, L_0x1c00a60, L_0x1c00780, C4<0>, C4<0>;
L_0x1c00b50 .delay (20000,20000,20000) L_0x1c00b50/d;
L_0x1c00cf0/d .functor NOT 1, L_0x1c00b50, C4<0>, C4<0>, C4<0>;
L_0x1c00cf0 .delay (10000,10000,10000) L_0x1c00cf0/d;
v0x19ba880_0 .net "and_in0ncom", 0 0, L_0x1c00a60; 1 drivers
v0x19ba940_0 .net "and_in1com", 0 0, L_0x1c00780; 1 drivers
v0x19ba9e0_0 .alias "in0", 0 0, v0x19bfbf0_0;
v0x19baa80_0 .alias "in1", 0 0, v0x19bfd70_0;
v0x19bab00_0 .net "nand_in0ncom", 0 0, L_0x1c00950; 1 drivers
v0x19baba0_0 .net "nand_in1com", 0 0, L_0x1c006a0; 1 drivers
v0x19bac40_0 .net "ncom", 0 0, L_0x1c00890; 1 drivers
v0x19bace0_0 .net "nor_wire", 0 0, L_0x1c00b50; 1 drivers
v0x19bad80_0 .alias "result", 0 0, v0x19bbce0_0;
v0x19bae00_0 .alias "sel0", 0 0, v0x19bba50_0;
S_0x19ba040 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x19b9820;
 .timescale -9 -12;
L_0x1c00e20/d .functor NAND 1, L_0x1c00cf0, L_0x1c01f90, C4<1>, C4<1>;
L_0x1c00e20 .delay (20000,20000,20000) L_0x1c00e20/d;
L_0x1c00f90/d .functor NOT 1, L_0x1c00e20, C4<0>, C4<0>, C4<0>;
L_0x1c00f90 .delay (10000,10000,10000) L_0x1c00f90/d;
L_0x1c010a0/d .functor NOT 1, L_0x1c01f90, C4<0>, C4<0>, C4<0>;
L_0x1c010a0 .delay (10000,10000,10000) L_0x1c010a0/d;
L_0x1c01160/d .functor NAND 1, L_0x1c00570, L_0x1c010a0, C4<1>, C4<1>;
L_0x1c01160 .delay (20000,20000,20000) L_0x1c01160/d;
L_0x1c012b0/d .functor NOT 1, L_0x1c01160, C4<0>, C4<0>, C4<0>;
L_0x1c012b0 .delay (10000,10000,10000) L_0x1c012b0/d;
L_0x1c013a0/d .functor NOR 1, L_0x1c012b0, L_0x1c00f90, C4<0>, C4<0>;
L_0x1c013a0 .delay (20000,20000,20000) L_0x1c013a0/d;
L_0x1c01540/d .functor NOT 1, L_0x1c013a0, C4<0>, C4<0>, C4<0>;
L_0x1c01540 .delay (10000,10000,10000) L_0x1c01540/d;
v0x19ba130_0 .net "and_in0ncom", 0 0, L_0x1c012b0; 1 drivers
v0x19ba1f0_0 .net "and_in1com", 0 0, L_0x1c00f90; 1 drivers
v0x19ba290_0 .alias "in0", 0 0, v0x19bbc00_0;
v0x19ba330_0 .alias "in1", 0 0, v0x19bbce0_0;
v0x19ba3b0_0 .net "nand_in0ncom", 0 0, L_0x1c01160; 1 drivers
v0x19ba450_0 .net "nand_in1com", 0 0, L_0x1c00e20; 1 drivers
v0x19ba4f0_0 .net "ncom", 0 0, L_0x1c010a0; 1 drivers
v0x19ba590_0 .net "nor_wire", 0 0, L_0x1c013a0; 1 drivers
v0x19ba630_0 .alias "result", 0 0, v0x19bbd60_0;
v0x19ba6b0_0 .alias "sel0", 0 0, v0x19bbad0_0;
S_0x19b9910 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x19b9820;
 .timescale -9 -12;
L_0x1c01670/d .functor NAND 1, C4<0>, L_0x1c020c0, C4<1>, C4<1>;
L_0x1c01670 .delay (20000,20000,20000) L_0x1c01670/d;
L_0x1c017f0/d .functor NOT 1, L_0x1c01670, C4<0>, C4<0>, C4<0>;
L_0x1c017f0 .delay (10000,10000,10000) L_0x1c017f0/d;
L_0x1c01900/d .functor NOT 1, L_0x1c020c0, C4<0>, C4<0>, C4<0>;
L_0x1c01900 .delay (10000,10000,10000) L_0x1c01900/d;
L_0x1c019c0/d .functor NAND 1, L_0x1c01540, L_0x1c01900, C4<1>, C4<1>;
L_0x1c019c0 .delay (20000,20000,20000) L_0x1c019c0/d;
L_0x1c01b10/d .functor NOT 1, L_0x1c019c0, C4<0>, C4<0>, C4<0>;
L_0x1c01b10 .delay (10000,10000,10000) L_0x1c01b10/d;
L_0x1c01c00/d .functor NOR 1, L_0x1c01b10, L_0x1c017f0, C4<0>, C4<0>;
L_0x1c01c00 .delay (20000,20000,20000) L_0x1c01c00/d;
L_0x1c01da0/d .functor NOT 1, L_0x1c01c00, C4<0>, C4<0>, C4<0>;
L_0x1c01da0 .delay (10000,10000,10000) L_0x1c01da0/d;
v0x19b9a00_0 .net "and_in0ncom", 0 0, L_0x1c01b10; 1 drivers
v0x19b9a80_0 .net "and_in1com", 0 0, L_0x1c017f0; 1 drivers
v0x19b9b20_0 .alias "in0", 0 0, v0x19bbd60_0;
v0x19b9bc0_0 .alias "in1", 0 0, v0x19bb920_0;
v0x19b9c40_0 .net "nand_in0ncom", 0 0, L_0x1c019c0; 1 drivers
v0x19b9ce0_0 .net "nand_in1com", 0 0, L_0x1c01670; 1 drivers
v0x19b9dc0_0 .net "ncom", 0 0, L_0x1c01900; 1 drivers
v0x19b9e60_0 .net "nor_wire", 0 0, L_0x1c01c00; 1 drivers
v0x19b9f00_0 .alias "result", 0 0, v0x19bf930_0;
v0x19b9fa0_0 .alias "sel0", 0 0, v0x19bbb50_0;
S_0x19b2c80 .scope generate, "ALU32[7]" "ALU32[7]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19b1678 .param/l "i" 2 105, +C4<0111>;
S_0x19b2db0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x19b2c80;
 .timescale -9 -12;
L_0x1c02560/d .functor NOT 1, L_0x1c081b0, C4<0>, C4<0>, C4<0>;
L_0x1c02560 .delay (10000,10000,10000) L_0x1c02560/d;
v0x19b8b00_0 .net "carryin", 0 0, L_0x1c080a0; 1 drivers
v0x19b8ba0_0 .net "carryout", 0 0, L_0x1c03f40; 1 drivers
v0x19b8c20_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x19b8ca0_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x19b8d20_0 .net "notB", 0 0, L_0x1c02560; 1 drivers
v0x19b8da0_0 .net "operandA", 0 0, L_0x1c026f0; 1 drivers
v0x19b8e20_0 .net "operandB", 0 0, L_0x1c081b0; 1 drivers
v0x19b8f30_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19b8fb0_0 .net "result", 0 0, L_0x1c07a30; 1 drivers
v0x19b9080_0 .net "trueB", 0 0, L_0x1c02d80; 1 drivers
v0x19b9160_0 .net "wAddSub", 0 0, L_0x1c038a0; 1 drivers
v0x19b9270_0 .net "wNandAnd", 0 0, L_0x1c05000; 1 drivers
v0x19b93f0_0 .net "wNorOr", 0 0, L_0x1c05a40; 1 drivers
v0x19b9500_0 .net "wXor", 0 0, L_0x1c045a0; 1 drivers
L_0x1c07b60 .part v0x1a11260_0, 0, 1;
L_0x1c07c20 .part v0x1a11260_0, 1, 1;
L_0x1c07d50 .part v0x1a11260_0, 2, 1;
S_0x19b8330 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x19b2db0;
 .timescale -9 -12;
L_0x1c027f0/d .functor NAND 1, L_0x1c02560, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c027f0 .delay (20000,20000,20000) L_0x1c027f0/d;
L_0x1c02890/d .functor NOT 1, L_0x1c027f0, C4<0>, C4<0>, C4<0>;
L_0x1c02890 .delay (10000,10000,10000) L_0x1c02890/d;
L_0x1c02950/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c02950 .delay (10000,10000,10000) L_0x1c02950/d;
L_0x1c02a10/d .functor NAND 1, L_0x1c081b0, L_0x1c02950, C4<1>, C4<1>;
L_0x1c02a10 .delay (20000,20000,20000) L_0x1c02a10/d;
L_0x1c02ad0/d .functor NOT 1, L_0x1c02a10, C4<0>, C4<0>, C4<0>;
L_0x1c02ad0 .delay (10000,10000,10000) L_0x1c02ad0/d;
L_0x1c02be0/d .functor NOR 1, L_0x1c02ad0, L_0x1c02890, C4<0>, C4<0>;
L_0x1c02be0 .delay (20000,20000,20000) L_0x1c02be0/d;
L_0x1c02d80/d .functor NOT 1, L_0x1c02be0, C4<0>, C4<0>, C4<0>;
L_0x1c02d80 .delay (10000,10000,10000) L_0x1c02d80/d;
v0x19b8420_0 .net "and_in0ncom", 0 0, L_0x1c02ad0; 1 drivers
v0x19b84e0_0 .net "and_in1com", 0 0, L_0x1c02890; 1 drivers
v0x19b8580_0 .alias "in0", 0 0, v0x19b8e20_0;
v0x19b8600_0 .alias "in1", 0 0, v0x19b8d20_0;
v0x19b8680_0 .net "nand_in0ncom", 0 0, L_0x1c02a10; 1 drivers
v0x19b8720_0 .net "nand_in1com", 0 0, L_0x1c027f0; 1 drivers
v0x19b87c0_0 .net "ncom", 0 0, L_0x1c02950; 1 drivers
v0x19b8860_0 .net "nor_wire", 0 0, L_0x1c02be0; 1 drivers
v0x19b8950_0 .alias "result", 0 0, v0x19b9080_0;
v0x19b8a20_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19b7040 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x19b2db0;
 .timescale -9 -12;
L_0x1c039b0/d .functor NAND 1, L_0x1c026f0, L_0x1c02d80, C4<1>, C4<1>;
L_0x1c039b0 .delay (20000,20000,20000) L_0x1c039b0/d;
L_0x1c03b40/d .functor NOT 1, L_0x1c039b0, C4<0>, C4<0>, C4<0>;
L_0x1c03b40 .delay (10000,10000,10000) L_0x1c03b40/d;
L_0x1c03c30/d .functor NAND 1, L_0x1c080a0, L_0x1c03300, C4<1>, C4<1>;
L_0x1c03c30 .delay (20000,20000,20000) L_0x1c03c30/d;
L_0x1c03cf0/d .functor NOT 1, L_0x1c03c30, C4<0>, C4<0>, C4<0>;
L_0x1c03cf0 .delay (10000,10000,10000) L_0x1c03cf0/d;
L_0x1c03e00/d .functor NOR 1, L_0x1c03cf0, L_0x1c03b40, C4<0>, C4<0>;
L_0x1c03e00 .delay (20000,20000,20000) L_0x1c03e00/d;
L_0x1c03f40/d .functor NOT 1, L_0x1c03e00, C4<0>, C4<0>, C4<0>;
L_0x1c03f40 .delay (10000,10000,10000) L_0x1c03f40/d;
v0x19b7c20_0 .alias "a", 0 0, v0x19b8da0_0;
v0x19b7d30_0 .net "and_ab", 0 0, L_0x1c03b40; 1 drivers
v0x19b7dd0_0 .net "and_xor_ab_c", 0 0, L_0x1c03cf0; 1 drivers
v0x19b7e70_0 .alias "b", 0 0, v0x19b9080_0;
v0x19b7ef0_0 .alias "carryin", 0 0, v0x19b8b00_0;
v0x19b7f70_0 .alias "carryout", 0 0, v0x19b8ba0_0;
v0x19b8030_0 .net "nand_ab", 0 0, L_0x1c039b0; 1 drivers
v0x19b80b0_0 .net "nand_xor_ab_c", 0 0, L_0x1c03c30; 1 drivers
v0x19b8130_0 .net "nco", 0 0, L_0x1c03e00; 1 drivers
v0x19b81d0_0 .alias "sum", 0 0, v0x19b9160_0;
v0x19b82b0_0 .net "xor_ab", 0 0, L_0x1c03300; 1 drivers
S_0x19b76d0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19b7040;
 .timescale -9 -12;
L_0x1c02ef0/d .functor NAND 1, L_0x1c026f0, L_0x1c02d80, C4<1>, C4<1>;
L_0x1c02ef0 .delay (20000,20000,20000) L_0x1c02ef0/d;
L_0x1c02fd0/d .functor NOR 1, L_0x1c026f0, L_0x1c02d80, C4<0>, C4<0>;
L_0x1c02fd0 .delay (20000,20000,20000) L_0x1c02fd0/d;
L_0x1c03090/d .functor NOT 1, L_0x1c02fd0, C4<0>, C4<0>, C4<0>;
L_0x1c03090 .delay (10000,10000,10000) L_0x1c03090/d;
L_0x1c031a0/d .functor NAND 1, L_0x1c03090, L_0x1c02ef0, C4<1>, C4<1>;
L_0x1c031a0 .delay (20000,20000,20000) L_0x1c031a0/d;
L_0x1c03300/d .functor NOT 1, L_0x1c031a0, C4<0>, C4<0>, C4<0>;
L_0x1c03300 .delay (10000,10000,10000) L_0x1c03300/d;
v0x19b77c0_0 .alias "a", 0 0, v0x19b8da0_0;
v0x19b7860_0 .alias "b", 0 0, v0x19b9080_0;
v0x19b7900_0 .net "nand_ab", 0 0, L_0x1c02ef0; 1 drivers
v0x19b79a0_0 .net "nor_ab", 0 0, L_0x1c02fd0; 1 drivers
v0x19b7a20_0 .net "nxor_ab", 0 0, L_0x1c031a0; 1 drivers
v0x19b7ac0_0 .net "or_ab", 0 0, L_0x1c03090; 1 drivers
v0x19b7ba0_0 .alias "result", 0 0, v0x19b82b0_0;
S_0x19b7130 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19b7040;
 .timescale -9 -12;
L_0x1c03410/d .functor NAND 1, L_0x1c03300, L_0x1c080a0, C4<1>, C4<1>;
L_0x1c03410 .delay (20000,20000,20000) L_0x1c03410/d;
L_0x1c03580/d .functor NOR 1, L_0x1c03300, L_0x1c080a0, C4<0>, C4<0>;
L_0x1c03580 .delay (20000,20000,20000) L_0x1c03580/d;
L_0x1c036d0/d .functor NOT 1, L_0x1c03580, C4<0>, C4<0>, C4<0>;
L_0x1c036d0 .delay (10000,10000,10000) L_0x1c036d0/d;
L_0x1c03790/d .functor NAND 1, L_0x1c036d0, L_0x1c03410, C4<1>, C4<1>;
L_0x1c03790 .delay (20000,20000,20000) L_0x1c03790/d;
L_0x1c038a0/d .functor NOT 1, L_0x1c03790, C4<0>, C4<0>, C4<0>;
L_0x1c038a0 .delay (10000,10000,10000) L_0x1c038a0/d;
v0x19b7220_0 .alias "a", 0 0, v0x19b82b0_0;
v0x19b72c0_0 .alias "b", 0 0, v0x19b8b00_0;
v0x19b7360_0 .net "nand_ab", 0 0, L_0x1c03410; 1 drivers
v0x19b7400_0 .net "nor_ab", 0 0, L_0x1c03580; 1 drivers
v0x19b7480_0 .net "nxor_ab", 0 0, L_0x1c03790; 1 drivers
v0x19b7520_0 .net "or_ab", 0 0, L_0x1c036d0; 1 drivers
v0x19b7600_0 .alias "result", 0 0, v0x19b9160_0;
S_0x19b6af0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x19b2db0;
 .timescale -9 -12;
L_0x1c04100/d .functor NAND 1, L_0x1c026f0, L_0x1c081b0, C4<1>, C4<1>;
L_0x1c04100 .delay (20000,20000,20000) L_0x1c04100/d;
L_0x1c041e0/d .functor NOR 1, L_0x1c026f0, L_0x1c081b0, C4<0>, C4<0>;
L_0x1c041e0 .delay (20000,20000,20000) L_0x1c041e0/d;
L_0x1c04370/d .functor NOT 1, L_0x1c041e0, C4<0>, C4<0>, C4<0>;
L_0x1c04370 .delay (10000,10000,10000) L_0x1c04370/d;
L_0x1c04460/d .functor NAND 1, L_0x1c04370, L_0x1c04100, C4<1>, C4<1>;
L_0x1c04460 .delay (20000,20000,20000) L_0x1c04460/d;
L_0x1c045a0/d .functor NOT 1, L_0x1c04460, C4<0>, C4<0>, C4<0>;
L_0x1c045a0 .delay (10000,10000,10000) L_0x1c045a0/d;
v0x19b6be0_0 .alias "a", 0 0, v0x19b8da0_0;
v0x19b6c60_0 .alias "b", 0 0, v0x19b8e20_0;
v0x19b6d30_0 .net "nand_ab", 0 0, L_0x1c04100; 1 drivers
v0x19b6db0_0 .net "nor_ab", 0 0, L_0x1c041e0; 1 drivers
v0x19b6e30_0 .net "nxor_ab", 0 0, L_0x1c04460; 1 drivers
v0x19b6eb0_0 .net "or_ab", 0 0, L_0x1c04370; 1 drivers
v0x19b6f70_0 .alias "result", 0 0, v0x19b9500_0;
S_0x19b5f00 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x19b2db0;
 .timescale -9 -12;
L_0x1c046f0/d .functor NAND 1, L_0x1c026f0, L_0x1c081b0, C4<1>, C4<1>;
L_0x1c046f0 .delay (20000,20000,20000) L_0x1c046f0/d;
L_0x1c04840/d .functor NOT 1, L_0x1c046f0, C4<0>, C4<0>, C4<0>;
L_0x1c04840 .delay (10000,10000,10000) L_0x1c04840/d;
v0x19b6770_0 .alias "a", 0 0, v0x19b8da0_0;
v0x19b6810_0 .net "and_ab", 0 0, L_0x1c04840; 1 drivers
v0x19b6890_0 .alias "b", 0 0, v0x19b8e20_0;
v0x19b6910_0 .net "nand_ab", 0 0, L_0x1c046f0; 1 drivers
v0x19b69f0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19b6a70_0 .alias "result", 0 0, v0x19b9270_0;
S_0x19b5ff0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x19b5f00;
 .timescale -9 -12;
L_0x1c04970/d .functor NAND 1, L_0x1c04840, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c04970 .delay (20000,20000,20000) L_0x1c04970/d;
L_0x1c04a50/d .functor NOT 1, L_0x1c04970, C4<0>, C4<0>, C4<0>;
L_0x1c04a50 .delay (10000,10000,10000) L_0x1c04a50/d;
L_0x1c04b60/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c04b60 .delay (10000,10000,10000) L_0x1c04b60/d;
L_0x1c04c20/d .functor NAND 1, L_0x1c046f0, L_0x1c04b60, C4<1>, C4<1>;
L_0x1c04c20 .delay (20000,20000,20000) L_0x1c04c20/d;
L_0x1c04d70/d .functor NOT 1, L_0x1c04c20, C4<0>, C4<0>, C4<0>;
L_0x1c04d70 .delay (10000,10000,10000) L_0x1c04d70/d;
L_0x1c04e60/d .functor NOR 1, L_0x1c04d70, L_0x1c04a50, C4<0>, C4<0>;
L_0x1c04e60 .delay (20000,20000,20000) L_0x1c04e60/d;
L_0x1c05000/d .functor NOT 1, L_0x1c04e60, C4<0>, C4<0>, C4<0>;
L_0x1c05000 .delay (10000,10000,10000) L_0x1c05000/d;
v0x19b60e0_0 .net "and_in0ncom", 0 0, L_0x1c04d70; 1 drivers
v0x19b6160_0 .net "and_in1com", 0 0, L_0x1c04a50; 1 drivers
v0x19b61e0_0 .alias "in0", 0 0, v0x19b6910_0;
v0x19b6280_0 .alias "in1", 0 0, v0x19b6810_0;
v0x19b6300_0 .net "nand_in0ncom", 0 0, L_0x1c04c20; 1 drivers
v0x19b63a0_0 .net "nand_in1com", 0 0, L_0x1c04970; 1 drivers
v0x19b6480_0 .net "ncom", 0 0, L_0x1c04b60; 1 drivers
v0x19b6520_0 .net "nor_wire", 0 0, L_0x1c04e60; 1 drivers
v0x19b65c0_0 .alias "result", 0 0, v0x19b9270_0;
v0x19b6690_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19b5460 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x19b2db0;
 .timescale -9 -12;
L_0x1c05130/d .functor NOR 1, L_0x1c026f0, L_0x1c081b0, C4<0>, C4<0>;
L_0x1c05130 .delay (20000,20000,20000) L_0x1c05130/d;
L_0x1c05280/d .functor NOT 1, L_0x1c05130, C4<0>, C4<0>, C4<0>;
L_0x1c05280 .delay (10000,10000,10000) L_0x1c05280/d;
v0x19b5be0_0 .alias "a", 0 0, v0x19b8da0_0;
v0x19b5c60_0 .alias "b", 0 0, v0x19b8e20_0;
v0x19b5d00_0 .net "nor_ab", 0 0, L_0x1c05130; 1 drivers
v0x19b5d80_0 .net "or_ab", 0 0, L_0x1c05280; 1 drivers
v0x19b5e00_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19b5e80_0 .alias "result", 0 0, v0x19b93f0_0;
S_0x19b5550 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19b5460;
 .timescale -9 -12;
L_0x1c053b0/d .functor NAND 1, L_0x1c05280, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c053b0 .delay (20000,20000,20000) L_0x1c053b0/d;
L_0x1c05490/d .functor NOT 1, L_0x1c053b0, C4<0>, C4<0>, C4<0>;
L_0x1c05490 .delay (10000,10000,10000) L_0x1c05490/d;
L_0x1c055a0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c055a0 .delay (10000,10000,10000) L_0x1c055a0/d;
L_0x1c05660/d .functor NAND 1, L_0x1c05130, L_0x1c055a0, C4<1>, C4<1>;
L_0x1c05660 .delay (20000,20000,20000) L_0x1c05660/d;
L_0x1c057b0/d .functor NOT 1, L_0x1c05660, C4<0>, C4<0>, C4<0>;
L_0x1c057b0 .delay (10000,10000,10000) L_0x1c057b0/d;
L_0x1c058a0/d .functor NOR 1, L_0x1c057b0, L_0x1c05490, C4<0>, C4<0>;
L_0x1c058a0 .delay (20000,20000,20000) L_0x1c058a0/d;
L_0x1c05a40/d .functor NOT 1, L_0x1c058a0, C4<0>, C4<0>, C4<0>;
L_0x1c05a40 .delay (10000,10000,10000) L_0x1c05a40/d;
v0x19b5640_0 .net "and_in0ncom", 0 0, L_0x1c057b0; 1 drivers
v0x19b56c0_0 .net "and_in1com", 0 0, L_0x1c05490; 1 drivers
v0x19b5740_0 .alias "in0", 0 0, v0x19b5d00_0;
v0x19b57c0_0 .alias "in1", 0 0, v0x19b5d80_0;
v0x19b5840_0 .net "nand_in0ncom", 0 0, L_0x1c05660; 1 drivers
v0x19b58c0_0 .net "nand_in1com", 0 0, L_0x1c053b0; 1 drivers
v0x19b5940_0 .net "ncom", 0 0, L_0x1c055a0; 1 drivers
v0x19b59c0_0 .net "nor_wire", 0 0, L_0x1c058a0; 1 drivers
v0x19b5a90_0 .alias "result", 0 0, v0x19b93f0_0;
v0x19b5b60_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19b2ea0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x19b2db0;
 .timescale -9 -12;
v0x19b4cb0_0 .alias "in0", 0 0, v0x19b9160_0;
v0x19b4d60_0 .alias "in1", 0 0, v0x19b9500_0;
v0x19b4e10_0 .alias "in2", 0 0, v0x19b9270_0;
v0x19b4ec0_0 .alias "in3", 0 0, v0x19b93f0_0;
v0x19b4fa0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19b5050_0 .alias "result", 0 0, v0x19b8fb0_0;
v0x19b50d0_0 .net "sel0", 0 0, L_0x1c07b60; 1 drivers
v0x19b5150_0 .net "sel1", 0 0, L_0x1c07c20; 1 drivers
v0x19b51d0_0 .net "sel2", 0 0, L_0x1c07d50; 1 drivers
v0x19b5280_0 .net "w0", 0 0, L_0x1c06200; 1 drivers
v0x19b5360_0 .net "w1", 0 0, L_0x1c06980; 1 drivers
v0x19b53e0_0 .net "w2", 0 0, L_0x1c071d0; 1 drivers
S_0x19b4560 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x19b2ea0;
 .timescale -9 -12;
L_0x1c05b70/d .functor NAND 1, L_0x1c045a0, L_0x1c07b60, C4<1>, C4<1>;
L_0x1c05b70 .delay (20000,20000,20000) L_0x1c05b70/d;
L_0x1c05c50/d .functor NOT 1, L_0x1c05b70, C4<0>, C4<0>, C4<0>;
L_0x1c05c50 .delay (10000,10000,10000) L_0x1c05c50/d;
L_0x1c05d60/d .functor NOT 1, L_0x1c07b60, C4<0>, C4<0>, C4<0>;
L_0x1c05d60 .delay (10000,10000,10000) L_0x1c05d60/d;
L_0x1c05eb0/d .functor NAND 1, L_0x1c038a0, L_0x1c05d60, C4<1>, C4<1>;
L_0x1c05eb0 .delay (20000,20000,20000) L_0x1c05eb0/d;
L_0x1c05f70/d .functor NOT 1, L_0x1c05eb0, C4<0>, C4<0>, C4<0>;
L_0x1c05f70 .delay (10000,10000,10000) L_0x1c05f70/d;
L_0x1c06060/d .functor NOR 1, L_0x1c05f70, L_0x1c05c50, C4<0>, C4<0>;
L_0x1c06060 .delay (20000,20000,20000) L_0x1c06060/d;
L_0x1c06200/d .functor NOT 1, L_0x1c06060, C4<0>, C4<0>, C4<0>;
L_0x1c06200 .delay (10000,10000,10000) L_0x1c06200/d;
v0x19b4650_0 .net "and_in0ncom", 0 0, L_0x1c05f70; 1 drivers
v0x19b4710_0 .net "and_in1com", 0 0, L_0x1c05c50; 1 drivers
v0x19b47b0_0 .alias "in0", 0 0, v0x19b9160_0;
v0x19b4850_0 .alias "in1", 0 0, v0x19b9500_0;
v0x19b48d0_0 .net "nand_in0ncom", 0 0, L_0x1c05eb0; 1 drivers
v0x19b4970_0 .net "nand_in1com", 0 0, L_0x1c05b70; 1 drivers
v0x19b4a10_0 .net "ncom", 0 0, L_0x1c05d60; 1 drivers
v0x19b4ab0_0 .net "nor_wire", 0 0, L_0x1c06060; 1 drivers
v0x19b4b50_0 .alias "result", 0 0, v0x19b5280_0;
v0x19b4bd0_0 .alias "sel0", 0 0, v0x19b50d0_0;
S_0x19b3e10 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x19b2ea0;
 .timescale -9 -12;
L_0x1c06330/d .functor NAND 1, L_0x1c05a40, L_0x1c07b60, C4<1>, C4<1>;
L_0x1c06330 .delay (20000,20000,20000) L_0x1c06330/d;
L_0x1c06410/d .functor NOT 1, L_0x1c06330, C4<0>, C4<0>, C4<0>;
L_0x1c06410 .delay (10000,10000,10000) L_0x1c06410/d;
L_0x1c06520/d .functor NOT 1, L_0x1c07b60, C4<0>, C4<0>, C4<0>;
L_0x1c06520 .delay (10000,10000,10000) L_0x1c06520/d;
L_0x1c065e0/d .functor NAND 1, L_0x1c05000, L_0x1c06520, C4<1>, C4<1>;
L_0x1c065e0 .delay (20000,20000,20000) L_0x1c065e0/d;
L_0x1c066f0/d .functor NOT 1, L_0x1c065e0, C4<0>, C4<0>, C4<0>;
L_0x1c066f0 .delay (10000,10000,10000) L_0x1c066f0/d;
L_0x1c067e0/d .functor NOR 1, L_0x1c066f0, L_0x1c06410, C4<0>, C4<0>;
L_0x1c067e0 .delay (20000,20000,20000) L_0x1c067e0/d;
L_0x1c06980/d .functor NOT 1, L_0x1c067e0, C4<0>, C4<0>, C4<0>;
L_0x1c06980 .delay (10000,10000,10000) L_0x1c06980/d;
v0x19b3f00_0 .net "and_in0ncom", 0 0, L_0x1c066f0; 1 drivers
v0x19b3fc0_0 .net "and_in1com", 0 0, L_0x1c06410; 1 drivers
v0x19b4060_0 .alias "in0", 0 0, v0x19b9270_0;
v0x19b4100_0 .alias "in1", 0 0, v0x19b93f0_0;
v0x19b4180_0 .net "nand_in0ncom", 0 0, L_0x1c065e0; 1 drivers
v0x19b4220_0 .net "nand_in1com", 0 0, L_0x1c06330; 1 drivers
v0x19b42c0_0 .net "ncom", 0 0, L_0x1c06520; 1 drivers
v0x19b4360_0 .net "nor_wire", 0 0, L_0x1c067e0; 1 drivers
v0x19b4400_0 .alias "result", 0 0, v0x19b5360_0;
v0x19b4480_0 .alias "sel0", 0 0, v0x19b50d0_0;
S_0x19b36c0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x19b2ea0;
 .timescale -9 -12;
L_0x1c06ab0/d .functor NAND 1, L_0x1c06980, L_0x1c07c20, C4<1>, C4<1>;
L_0x1c06ab0 .delay (20000,20000,20000) L_0x1c06ab0/d;
L_0x1c06c20/d .functor NOT 1, L_0x1c06ab0, C4<0>, C4<0>, C4<0>;
L_0x1c06c20 .delay (10000,10000,10000) L_0x1c06c20/d;
L_0x1c06d30/d .functor NOT 1, L_0x1c07c20, C4<0>, C4<0>, C4<0>;
L_0x1c06d30 .delay (10000,10000,10000) L_0x1c06d30/d;
L_0x1c06df0/d .functor NAND 1, L_0x1c06200, L_0x1c06d30, C4<1>, C4<1>;
L_0x1c06df0 .delay (20000,20000,20000) L_0x1c06df0/d;
L_0x1c06f40/d .functor NOT 1, L_0x1c06df0, C4<0>, C4<0>, C4<0>;
L_0x1c06f40 .delay (10000,10000,10000) L_0x1c06f40/d;
L_0x1c07030/d .functor NOR 1, L_0x1c06f40, L_0x1c06c20, C4<0>, C4<0>;
L_0x1c07030 .delay (20000,20000,20000) L_0x1c07030/d;
L_0x1c071d0/d .functor NOT 1, L_0x1c07030, C4<0>, C4<0>, C4<0>;
L_0x1c071d0 .delay (10000,10000,10000) L_0x1c071d0/d;
v0x19b37b0_0 .net "and_in0ncom", 0 0, L_0x1c06f40; 1 drivers
v0x19b3870_0 .net "and_in1com", 0 0, L_0x1c06c20; 1 drivers
v0x19b3910_0 .alias "in0", 0 0, v0x19b5280_0;
v0x19b39b0_0 .alias "in1", 0 0, v0x19b5360_0;
v0x19b3a30_0 .net "nand_in0ncom", 0 0, L_0x1c06df0; 1 drivers
v0x19b3ad0_0 .net "nand_in1com", 0 0, L_0x1c06ab0; 1 drivers
v0x19b3b70_0 .net "ncom", 0 0, L_0x1c06d30; 1 drivers
v0x19b3c10_0 .net "nor_wire", 0 0, L_0x1c07030; 1 drivers
v0x19b3cb0_0 .alias "result", 0 0, v0x19b53e0_0;
v0x19b3d30_0 .alias "sel0", 0 0, v0x19b5150_0;
S_0x19b2f90 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x19b2ea0;
 .timescale -9 -12;
L_0x1c07300/d .functor NAND 1, C4<0>, L_0x1c07d50, C4<1>, C4<1>;
L_0x1c07300 .delay (20000,20000,20000) L_0x1c07300/d;
L_0x1c07480/d .functor NOT 1, L_0x1c07300, C4<0>, C4<0>, C4<0>;
L_0x1c07480 .delay (10000,10000,10000) L_0x1c07480/d;
L_0x1c07590/d .functor NOT 1, L_0x1c07d50, C4<0>, C4<0>, C4<0>;
L_0x1c07590 .delay (10000,10000,10000) L_0x1c07590/d;
L_0x1c07650/d .functor NAND 1, L_0x1c071d0, L_0x1c07590, C4<1>, C4<1>;
L_0x1c07650 .delay (20000,20000,20000) L_0x1c07650/d;
L_0x1c077a0/d .functor NOT 1, L_0x1c07650, C4<0>, C4<0>, C4<0>;
L_0x1c077a0 .delay (10000,10000,10000) L_0x1c077a0/d;
L_0x1c07890/d .functor NOR 1, L_0x1c077a0, L_0x1c07480, C4<0>, C4<0>;
L_0x1c07890 .delay (20000,20000,20000) L_0x1c07890/d;
L_0x1c07a30/d .functor NOT 1, L_0x1c07890, C4<0>, C4<0>, C4<0>;
L_0x1c07a30 .delay (10000,10000,10000) L_0x1c07a30/d;
v0x19b3080_0 .net "and_in0ncom", 0 0, L_0x1c077a0; 1 drivers
v0x19b3100_0 .net "and_in1com", 0 0, L_0x1c07480; 1 drivers
v0x19b31a0_0 .alias "in0", 0 0, v0x19b53e0_0;
v0x19b3240_0 .alias "in1", 0 0, v0x19b4fa0_0;
v0x19b32c0_0 .net "nand_in0ncom", 0 0, L_0x1c07650; 1 drivers
v0x19b3360_0 .net "nand_in1com", 0 0, L_0x1c07300; 1 drivers
v0x19b3440_0 .net "ncom", 0 0, L_0x1c07590; 1 drivers
v0x19b34e0_0 .net "nor_wire", 0 0, L_0x1c07890; 1 drivers
v0x19b3580_0 .alias "result", 0 0, v0x19b8fb0_0;
v0x19b3620_0 .alias "sel0", 0 0, v0x19b51d0_0;
S_0x19ac300 .scope generate, "ALU32[8]" "ALU32[8]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19aacf8 .param/l "i" 2 105, +C4<01000>;
S_0x19ac430 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x19ac300;
 .timescale -9 -12;
L_0x1c02790/d .functor NOT 1, L_0x1c0dbd0, C4<0>, C4<0>, C4<0>;
L_0x1c02790 .delay (10000,10000,10000) L_0x1c02790/d;
v0x19b2180_0 .net "carryin", 0 0, L_0x1c0dff0; 1 drivers
v0x19b2220_0 .net "carryout", 0 0, L_0x1c09b20; 1 drivers
v0x19b22a0_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x19b2320_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x19b23a0_0 .net "notB", 0 0, L_0x1c02790; 1 drivers
v0x19b2420_0 .net "operandA", 0 0, L_0x1c0dd00; 1 drivers
v0x19b24a0_0 .net "operandB", 0 0, L_0x1c0dbd0; 1 drivers
v0x19b25b0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19b2630_0 .net "result", 0 0, L_0x1c0d610; 1 drivers
v0x19b2700_0 .net "trueB", 0 0, L_0x1c08960; 1 drivers
v0x19b27e0_0 .net "wAddSub", 0 0, L_0x1c09480; 1 drivers
v0x19b28f0_0 .net "wNandAnd", 0 0, L_0x1c0abe0; 1 drivers
v0x19b2a70_0 .net "wNorOr", 0 0, L_0x1c0b620; 1 drivers
v0x19b2b80_0 .net "wXor", 0 0, L_0x1c0a180; 1 drivers
L_0x1c0d740 .part v0x1a11260_0, 0, 1;
L_0x1c0d800 .part v0x1a11260_0, 1, 1;
L_0x1c0d930 .part v0x1a11260_0, 2, 1;
S_0x19b19b0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x19ac430;
 .timescale -9 -12;
L_0x1c083b0/d .functor NAND 1, L_0x1c02790, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c083b0 .delay (20000,20000,20000) L_0x1c083b0/d;
L_0x1c08490/d .functor NOT 1, L_0x1c083b0, C4<0>, C4<0>, C4<0>;
L_0x1c08490 .delay (10000,10000,10000) L_0x1c08490/d;
L_0x1c08550/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c08550 .delay (10000,10000,10000) L_0x1c08550/d;
L_0x1c08610/d .functor NAND 1, L_0x1c0dbd0, L_0x1c08550, C4<1>, C4<1>;
L_0x1c08610 .delay (20000,20000,20000) L_0x1c08610/d;
L_0x1c086d0/d .functor NOT 1, L_0x1c08610, C4<0>, C4<0>, C4<0>;
L_0x1c086d0 .delay (10000,10000,10000) L_0x1c086d0/d;
L_0x1c087c0/d .functor NOR 1, L_0x1c086d0, L_0x1c08490, C4<0>, C4<0>;
L_0x1c087c0 .delay (20000,20000,20000) L_0x1c087c0/d;
L_0x1c08960/d .functor NOT 1, L_0x1c087c0, C4<0>, C4<0>, C4<0>;
L_0x1c08960 .delay (10000,10000,10000) L_0x1c08960/d;
v0x19b1aa0_0 .net "and_in0ncom", 0 0, L_0x1c086d0; 1 drivers
v0x19b1b60_0 .net "and_in1com", 0 0, L_0x1c08490; 1 drivers
v0x19b1c00_0 .alias "in0", 0 0, v0x19b24a0_0;
v0x19b1c80_0 .alias "in1", 0 0, v0x19b23a0_0;
v0x19b1d00_0 .net "nand_in0ncom", 0 0, L_0x1c08610; 1 drivers
v0x19b1da0_0 .net "nand_in1com", 0 0, L_0x1c083b0; 1 drivers
v0x19b1e40_0 .net "ncom", 0 0, L_0x1c08550; 1 drivers
v0x19b1ee0_0 .net "nor_wire", 0 0, L_0x1c087c0; 1 drivers
v0x19b1fd0_0 .alias "result", 0 0, v0x19b2700_0;
v0x19b20a0_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19b06c0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x19ac430;
 .timescale -9 -12;
L_0x1c09590/d .functor NAND 1, L_0x1c0dd00, L_0x1c08960, C4<1>, C4<1>;
L_0x1c09590 .delay (20000,20000,20000) L_0x1c09590/d;
L_0x1c09720/d .functor NOT 1, L_0x1c09590, C4<0>, C4<0>, C4<0>;
L_0x1c09720 .delay (10000,10000,10000) L_0x1c09720/d;
L_0x1c09810/d .functor NAND 1, L_0x1c0dff0, L_0x1c08ee0, C4<1>, C4<1>;
L_0x1c09810 .delay (20000,20000,20000) L_0x1c09810/d;
L_0x1c098d0/d .functor NOT 1, L_0x1c09810, C4<0>, C4<0>, C4<0>;
L_0x1c098d0 .delay (10000,10000,10000) L_0x1c098d0/d;
L_0x1c099e0/d .functor NOR 1, L_0x1c098d0, L_0x1c09720, C4<0>, C4<0>;
L_0x1c099e0 .delay (20000,20000,20000) L_0x1c099e0/d;
L_0x1c09b20/d .functor NOT 1, L_0x1c099e0, C4<0>, C4<0>, C4<0>;
L_0x1c09b20 .delay (10000,10000,10000) L_0x1c09b20/d;
v0x19b12a0_0 .alias "a", 0 0, v0x19b2420_0;
v0x19b13b0_0 .net "and_ab", 0 0, L_0x1c09720; 1 drivers
v0x19b1450_0 .net "and_xor_ab_c", 0 0, L_0x1c098d0; 1 drivers
v0x19b14f0_0 .alias "b", 0 0, v0x19b2700_0;
v0x19b1570_0 .alias "carryin", 0 0, v0x19b2180_0;
v0x19b15f0_0 .alias "carryout", 0 0, v0x19b2220_0;
v0x19b16b0_0 .net "nand_ab", 0 0, L_0x1c09590; 1 drivers
v0x19b1730_0 .net "nand_xor_ab_c", 0 0, L_0x1c09810; 1 drivers
v0x19b17b0_0 .net "nco", 0 0, L_0x1c099e0; 1 drivers
v0x19b1850_0 .alias "sum", 0 0, v0x19b27e0_0;
v0x19b1930_0 .net "xor_ab", 0 0, L_0x1c08ee0; 1 drivers
S_0x19b0d50 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19b06c0;
 .timescale -9 -12;
L_0x1c08ad0/d .functor NAND 1, L_0x1c0dd00, L_0x1c08960, C4<1>, C4<1>;
L_0x1c08ad0 .delay (20000,20000,20000) L_0x1c08ad0/d;
L_0x1c08bb0/d .functor NOR 1, L_0x1c0dd00, L_0x1c08960, C4<0>, C4<0>;
L_0x1c08bb0 .delay (20000,20000,20000) L_0x1c08bb0/d;
L_0x1c08c70/d .functor NOT 1, L_0x1c08bb0, C4<0>, C4<0>, C4<0>;
L_0x1c08c70 .delay (10000,10000,10000) L_0x1c08c70/d;
L_0x1c08d80/d .functor NAND 1, L_0x1c08c70, L_0x1c08ad0, C4<1>, C4<1>;
L_0x1c08d80 .delay (20000,20000,20000) L_0x1c08d80/d;
L_0x1c08ee0/d .functor NOT 1, L_0x1c08d80, C4<0>, C4<0>, C4<0>;
L_0x1c08ee0 .delay (10000,10000,10000) L_0x1c08ee0/d;
v0x19b0e40_0 .alias "a", 0 0, v0x19b2420_0;
v0x19b0ee0_0 .alias "b", 0 0, v0x19b2700_0;
v0x19b0f80_0 .net "nand_ab", 0 0, L_0x1c08ad0; 1 drivers
v0x19b1020_0 .net "nor_ab", 0 0, L_0x1c08bb0; 1 drivers
v0x19b10a0_0 .net "nxor_ab", 0 0, L_0x1c08d80; 1 drivers
v0x19b1140_0 .net "or_ab", 0 0, L_0x1c08c70; 1 drivers
v0x19b1220_0 .alias "result", 0 0, v0x19b1930_0;
S_0x19b07b0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19b06c0;
 .timescale -9 -12;
L_0x1c08ff0/d .functor NAND 1, L_0x1c08ee0, L_0x1c0dff0, C4<1>, C4<1>;
L_0x1c08ff0 .delay (20000,20000,20000) L_0x1c08ff0/d;
L_0x1c09160/d .functor NOR 1, L_0x1c08ee0, L_0x1c0dff0, C4<0>, C4<0>;
L_0x1c09160 .delay (20000,20000,20000) L_0x1c09160/d;
L_0x1c092b0/d .functor NOT 1, L_0x1c09160, C4<0>, C4<0>, C4<0>;
L_0x1c092b0 .delay (10000,10000,10000) L_0x1c092b0/d;
L_0x1c09370/d .functor NAND 1, L_0x1c092b0, L_0x1c08ff0, C4<1>, C4<1>;
L_0x1c09370 .delay (20000,20000,20000) L_0x1c09370/d;
L_0x1c09480/d .functor NOT 1, L_0x1c09370, C4<0>, C4<0>, C4<0>;
L_0x1c09480 .delay (10000,10000,10000) L_0x1c09480/d;
v0x19b08a0_0 .alias "a", 0 0, v0x19b1930_0;
v0x19b0940_0 .alias "b", 0 0, v0x19b2180_0;
v0x19b09e0_0 .net "nand_ab", 0 0, L_0x1c08ff0; 1 drivers
v0x19b0a80_0 .net "nor_ab", 0 0, L_0x1c09160; 1 drivers
v0x19b0b00_0 .net "nxor_ab", 0 0, L_0x1c09370; 1 drivers
v0x19b0ba0_0 .net "or_ab", 0 0, L_0x1c092b0; 1 drivers
v0x19b0c80_0 .alias "result", 0 0, v0x19b27e0_0;
S_0x19b0170 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x19ac430;
 .timescale -9 -12;
L_0x1c09ce0/d .functor NAND 1, L_0x1c0dd00, L_0x1c0dbd0, C4<1>, C4<1>;
L_0x1c09ce0 .delay (20000,20000,20000) L_0x1c09ce0/d;
L_0x1c09dc0/d .functor NOR 1, L_0x1c0dd00, L_0x1c0dbd0, C4<0>, C4<0>;
L_0x1c09dc0 .delay (20000,20000,20000) L_0x1c09dc0/d;
L_0x1c09f50/d .functor NOT 1, L_0x1c09dc0, C4<0>, C4<0>, C4<0>;
L_0x1c09f50 .delay (10000,10000,10000) L_0x1c09f50/d;
L_0x1c0a040/d .functor NAND 1, L_0x1c09f50, L_0x1c09ce0, C4<1>, C4<1>;
L_0x1c0a040 .delay (20000,20000,20000) L_0x1c0a040/d;
L_0x1c0a180/d .functor NOT 1, L_0x1c0a040, C4<0>, C4<0>, C4<0>;
L_0x1c0a180 .delay (10000,10000,10000) L_0x1c0a180/d;
v0x19b0260_0 .alias "a", 0 0, v0x19b2420_0;
v0x19b02e0_0 .alias "b", 0 0, v0x19b24a0_0;
v0x19b03b0_0 .net "nand_ab", 0 0, L_0x1c09ce0; 1 drivers
v0x19b0430_0 .net "nor_ab", 0 0, L_0x1c09dc0; 1 drivers
v0x19b04b0_0 .net "nxor_ab", 0 0, L_0x1c0a040; 1 drivers
v0x19b0530_0 .net "or_ab", 0 0, L_0x1c09f50; 1 drivers
v0x19b05f0_0 .alias "result", 0 0, v0x19b2b80_0;
S_0x19af580 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x19ac430;
 .timescale -9 -12;
L_0x1c0a2d0/d .functor NAND 1, L_0x1c0dd00, L_0x1c0dbd0, C4<1>, C4<1>;
L_0x1c0a2d0 .delay (20000,20000,20000) L_0x1c0a2d0/d;
L_0x1c0a420/d .functor NOT 1, L_0x1c0a2d0, C4<0>, C4<0>, C4<0>;
L_0x1c0a420 .delay (10000,10000,10000) L_0x1c0a420/d;
v0x19afdf0_0 .alias "a", 0 0, v0x19b2420_0;
v0x19afe90_0 .net "and_ab", 0 0, L_0x1c0a420; 1 drivers
v0x19aff10_0 .alias "b", 0 0, v0x19b24a0_0;
v0x19aff90_0 .net "nand_ab", 0 0, L_0x1c0a2d0; 1 drivers
v0x19b0070_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19b00f0_0 .alias "result", 0 0, v0x19b28f0_0;
S_0x19af670 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x19af580;
 .timescale -9 -12;
L_0x1c0a550/d .functor NAND 1, L_0x1c0a420, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c0a550 .delay (20000,20000,20000) L_0x1c0a550/d;
L_0x1c0a630/d .functor NOT 1, L_0x1c0a550, C4<0>, C4<0>, C4<0>;
L_0x1c0a630 .delay (10000,10000,10000) L_0x1c0a630/d;
L_0x1c0a740/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c0a740 .delay (10000,10000,10000) L_0x1c0a740/d;
L_0x1c0a800/d .functor NAND 1, L_0x1c0a2d0, L_0x1c0a740, C4<1>, C4<1>;
L_0x1c0a800 .delay (20000,20000,20000) L_0x1c0a800/d;
L_0x1c0a950/d .functor NOT 1, L_0x1c0a800, C4<0>, C4<0>, C4<0>;
L_0x1c0a950 .delay (10000,10000,10000) L_0x1c0a950/d;
L_0x1c0aa40/d .functor NOR 1, L_0x1c0a950, L_0x1c0a630, C4<0>, C4<0>;
L_0x1c0aa40 .delay (20000,20000,20000) L_0x1c0aa40/d;
L_0x1c0abe0/d .functor NOT 1, L_0x1c0aa40, C4<0>, C4<0>, C4<0>;
L_0x1c0abe0 .delay (10000,10000,10000) L_0x1c0abe0/d;
v0x19af760_0 .net "and_in0ncom", 0 0, L_0x1c0a950; 1 drivers
v0x19af7e0_0 .net "and_in1com", 0 0, L_0x1c0a630; 1 drivers
v0x19af860_0 .alias "in0", 0 0, v0x19aff90_0;
v0x19af900_0 .alias "in1", 0 0, v0x19afe90_0;
v0x19af980_0 .net "nand_in0ncom", 0 0, L_0x1c0a800; 1 drivers
v0x19afa20_0 .net "nand_in1com", 0 0, L_0x1c0a550; 1 drivers
v0x19afb00_0 .net "ncom", 0 0, L_0x1c0a740; 1 drivers
v0x19afba0_0 .net "nor_wire", 0 0, L_0x1c0aa40; 1 drivers
v0x19afc40_0 .alias "result", 0 0, v0x19b28f0_0;
v0x19afd10_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19aeae0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x19ac430;
 .timescale -9 -12;
L_0x1c0ad10/d .functor NOR 1, L_0x1c0dd00, L_0x1c0dbd0, C4<0>, C4<0>;
L_0x1c0ad10 .delay (20000,20000,20000) L_0x1c0ad10/d;
L_0x1c0ae60/d .functor NOT 1, L_0x1c0ad10, C4<0>, C4<0>, C4<0>;
L_0x1c0ae60 .delay (10000,10000,10000) L_0x1c0ae60/d;
v0x19af260_0 .alias "a", 0 0, v0x19b2420_0;
v0x19af2e0_0 .alias "b", 0 0, v0x19b24a0_0;
v0x19af380_0 .net "nor_ab", 0 0, L_0x1c0ad10; 1 drivers
v0x19af400_0 .net "or_ab", 0 0, L_0x1c0ae60; 1 drivers
v0x19af480_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19af500_0 .alias "result", 0 0, v0x19b2a70_0;
S_0x19aebd0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19aeae0;
 .timescale -9 -12;
L_0x1c0af90/d .functor NAND 1, L_0x1c0ae60, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c0af90 .delay (20000,20000,20000) L_0x1c0af90/d;
L_0x1c0b070/d .functor NOT 1, L_0x1c0af90, C4<0>, C4<0>, C4<0>;
L_0x1c0b070 .delay (10000,10000,10000) L_0x1c0b070/d;
L_0x1c0b180/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c0b180 .delay (10000,10000,10000) L_0x1c0b180/d;
L_0x1c0b240/d .functor NAND 1, L_0x1c0ad10, L_0x1c0b180, C4<1>, C4<1>;
L_0x1c0b240 .delay (20000,20000,20000) L_0x1c0b240/d;
L_0x1c0b390/d .functor NOT 1, L_0x1c0b240, C4<0>, C4<0>, C4<0>;
L_0x1c0b390 .delay (10000,10000,10000) L_0x1c0b390/d;
L_0x1c0b480/d .functor NOR 1, L_0x1c0b390, L_0x1c0b070, C4<0>, C4<0>;
L_0x1c0b480 .delay (20000,20000,20000) L_0x1c0b480/d;
L_0x1c0b620/d .functor NOT 1, L_0x1c0b480, C4<0>, C4<0>, C4<0>;
L_0x1c0b620 .delay (10000,10000,10000) L_0x1c0b620/d;
v0x19aecc0_0 .net "and_in0ncom", 0 0, L_0x1c0b390; 1 drivers
v0x19aed40_0 .net "and_in1com", 0 0, L_0x1c0b070; 1 drivers
v0x19aedc0_0 .alias "in0", 0 0, v0x19af380_0;
v0x19aee40_0 .alias "in1", 0 0, v0x19af400_0;
v0x19aeec0_0 .net "nand_in0ncom", 0 0, L_0x1c0b240; 1 drivers
v0x19aef40_0 .net "nand_in1com", 0 0, L_0x1c0af90; 1 drivers
v0x19aefc0_0 .net "ncom", 0 0, L_0x1c0b180; 1 drivers
v0x19af040_0 .net "nor_wire", 0 0, L_0x1c0b480; 1 drivers
v0x19af110_0 .alias "result", 0 0, v0x19b2a70_0;
v0x19af1e0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19ac520 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x19ac430;
 .timescale -9 -12;
v0x19ae330_0 .alias "in0", 0 0, v0x19b27e0_0;
v0x19ae3e0_0 .alias "in1", 0 0, v0x19b2b80_0;
v0x19ae490_0 .alias "in2", 0 0, v0x19b28f0_0;
v0x19ae540_0 .alias "in3", 0 0, v0x19b2a70_0;
v0x19ae620_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19ae6d0_0 .alias "result", 0 0, v0x19b2630_0;
v0x19ae750_0 .net "sel0", 0 0, L_0x1c0d740; 1 drivers
v0x19ae7d0_0 .net "sel1", 0 0, L_0x1c0d800; 1 drivers
v0x19ae850_0 .net "sel2", 0 0, L_0x1c0d930; 1 drivers
v0x19ae900_0 .net "w0", 0 0, L_0x1c0bde0; 1 drivers
v0x19ae9e0_0 .net "w1", 0 0, L_0x1c0c560; 1 drivers
v0x19aea60_0 .net "w2", 0 0, L_0x1c0cdb0; 1 drivers
S_0x19adbe0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x19ac520;
 .timescale -9 -12;
L_0x1c0b750/d .functor NAND 1, L_0x1c0a180, L_0x1c0d740, C4<1>, C4<1>;
L_0x1c0b750 .delay (20000,20000,20000) L_0x1c0b750/d;
L_0x1c0b830/d .functor NOT 1, L_0x1c0b750, C4<0>, C4<0>, C4<0>;
L_0x1c0b830 .delay (10000,10000,10000) L_0x1c0b830/d;
L_0x1c0b940/d .functor NOT 1, L_0x1c0d740, C4<0>, C4<0>, C4<0>;
L_0x1c0b940 .delay (10000,10000,10000) L_0x1c0b940/d;
L_0x1c0ba90/d .functor NAND 1, L_0x1c09480, L_0x1c0b940, C4<1>, C4<1>;
L_0x1c0ba90 .delay (20000,20000,20000) L_0x1c0ba90/d;
L_0x1c0bb50/d .functor NOT 1, L_0x1c0ba90, C4<0>, C4<0>, C4<0>;
L_0x1c0bb50 .delay (10000,10000,10000) L_0x1c0bb50/d;
L_0x1c0bc40/d .functor NOR 1, L_0x1c0bb50, L_0x1c0b830, C4<0>, C4<0>;
L_0x1c0bc40 .delay (20000,20000,20000) L_0x1c0bc40/d;
L_0x1c0bde0/d .functor NOT 1, L_0x1c0bc40, C4<0>, C4<0>, C4<0>;
L_0x1c0bde0 .delay (10000,10000,10000) L_0x1c0bde0/d;
v0x19adcd0_0 .net "and_in0ncom", 0 0, L_0x1c0bb50; 1 drivers
v0x19add90_0 .net "and_in1com", 0 0, L_0x1c0b830; 1 drivers
v0x19ade30_0 .alias "in0", 0 0, v0x19b27e0_0;
v0x19aded0_0 .alias "in1", 0 0, v0x19b2b80_0;
v0x19adf50_0 .net "nand_in0ncom", 0 0, L_0x1c0ba90; 1 drivers
v0x19adff0_0 .net "nand_in1com", 0 0, L_0x1c0b750; 1 drivers
v0x19ae090_0 .net "ncom", 0 0, L_0x1c0b940; 1 drivers
v0x19ae130_0 .net "nor_wire", 0 0, L_0x1c0bc40; 1 drivers
v0x19ae1d0_0 .alias "result", 0 0, v0x19ae900_0;
v0x19ae250_0 .alias "sel0", 0 0, v0x19ae750_0;
S_0x19ad490 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x19ac520;
 .timescale -9 -12;
L_0x1c0bf10/d .functor NAND 1, L_0x1c0b620, L_0x1c0d740, C4<1>, C4<1>;
L_0x1c0bf10 .delay (20000,20000,20000) L_0x1c0bf10/d;
L_0x1c0bff0/d .functor NOT 1, L_0x1c0bf10, C4<0>, C4<0>, C4<0>;
L_0x1c0bff0 .delay (10000,10000,10000) L_0x1c0bff0/d;
L_0x1c0c100/d .functor NOT 1, L_0x1c0d740, C4<0>, C4<0>, C4<0>;
L_0x1c0c100 .delay (10000,10000,10000) L_0x1c0c100/d;
L_0x1c0c1c0/d .functor NAND 1, L_0x1c0abe0, L_0x1c0c100, C4<1>, C4<1>;
L_0x1c0c1c0 .delay (20000,20000,20000) L_0x1c0c1c0/d;
L_0x1c0c2d0/d .functor NOT 1, L_0x1c0c1c0, C4<0>, C4<0>, C4<0>;
L_0x1c0c2d0 .delay (10000,10000,10000) L_0x1c0c2d0/d;
L_0x1c0c3c0/d .functor NOR 1, L_0x1c0c2d0, L_0x1c0bff0, C4<0>, C4<0>;
L_0x1c0c3c0 .delay (20000,20000,20000) L_0x1c0c3c0/d;
L_0x1c0c560/d .functor NOT 1, L_0x1c0c3c0, C4<0>, C4<0>, C4<0>;
L_0x1c0c560 .delay (10000,10000,10000) L_0x1c0c560/d;
v0x19ad580_0 .net "and_in0ncom", 0 0, L_0x1c0c2d0; 1 drivers
v0x19ad640_0 .net "and_in1com", 0 0, L_0x1c0bff0; 1 drivers
v0x19ad6e0_0 .alias "in0", 0 0, v0x19b28f0_0;
v0x19ad780_0 .alias "in1", 0 0, v0x19b2a70_0;
v0x19ad800_0 .net "nand_in0ncom", 0 0, L_0x1c0c1c0; 1 drivers
v0x19ad8a0_0 .net "nand_in1com", 0 0, L_0x1c0bf10; 1 drivers
v0x19ad940_0 .net "ncom", 0 0, L_0x1c0c100; 1 drivers
v0x19ad9e0_0 .net "nor_wire", 0 0, L_0x1c0c3c0; 1 drivers
v0x19ada80_0 .alias "result", 0 0, v0x19ae9e0_0;
v0x19adb00_0 .alias "sel0", 0 0, v0x19ae750_0;
S_0x19acd40 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x19ac520;
 .timescale -9 -12;
L_0x1c0c690/d .functor NAND 1, L_0x1c0c560, L_0x1c0d800, C4<1>, C4<1>;
L_0x1c0c690 .delay (20000,20000,20000) L_0x1c0c690/d;
L_0x1c0c800/d .functor NOT 1, L_0x1c0c690, C4<0>, C4<0>, C4<0>;
L_0x1c0c800 .delay (10000,10000,10000) L_0x1c0c800/d;
L_0x1c0c910/d .functor NOT 1, L_0x1c0d800, C4<0>, C4<0>, C4<0>;
L_0x1c0c910 .delay (10000,10000,10000) L_0x1c0c910/d;
L_0x1c0c9d0/d .functor NAND 1, L_0x1c0bde0, L_0x1c0c910, C4<1>, C4<1>;
L_0x1c0c9d0 .delay (20000,20000,20000) L_0x1c0c9d0/d;
L_0x1c0cb20/d .functor NOT 1, L_0x1c0c9d0, C4<0>, C4<0>, C4<0>;
L_0x1c0cb20 .delay (10000,10000,10000) L_0x1c0cb20/d;
L_0x1c0cc10/d .functor NOR 1, L_0x1c0cb20, L_0x1c0c800, C4<0>, C4<0>;
L_0x1c0cc10 .delay (20000,20000,20000) L_0x1c0cc10/d;
L_0x1c0cdb0/d .functor NOT 1, L_0x1c0cc10, C4<0>, C4<0>, C4<0>;
L_0x1c0cdb0 .delay (10000,10000,10000) L_0x1c0cdb0/d;
v0x19ace30_0 .net "and_in0ncom", 0 0, L_0x1c0cb20; 1 drivers
v0x19acef0_0 .net "and_in1com", 0 0, L_0x1c0c800; 1 drivers
v0x19acf90_0 .alias "in0", 0 0, v0x19ae900_0;
v0x19ad030_0 .alias "in1", 0 0, v0x19ae9e0_0;
v0x19ad0b0_0 .net "nand_in0ncom", 0 0, L_0x1c0c9d0; 1 drivers
v0x19ad150_0 .net "nand_in1com", 0 0, L_0x1c0c690; 1 drivers
v0x19ad1f0_0 .net "ncom", 0 0, L_0x1c0c910; 1 drivers
v0x19ad290_0 .net "nor_wire", 0 0, L_0x1c0cc10; 1 drivers
v0x19ad330_0 .alias "result", 0 0, v0x19aea60_0;
v0x19ad3b0_0 .alias "sel0", 0 0, v0x19ae7d0_0;
S_0x19ac610 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x19ac520;
 .timescale -9 -12;
L_0x1c0cee0/d .functor NAND 1, C4<0>, L_0x1c0d930, C4<1>, C4<1>;
L_0x1c0cee0 .delay (20000,20000,20000) L_0x1c0cee0/d;
L_0x1c0d060/d .functor NOT 1, L_0x1c0cee0, C4<0>, C4<0>, C4<0>;
L_0x1c0d060 .delay (10000,10000,10000) L_0x1c0d060/d;
L_0x1c0d170/d .functor NOT 1, L_0x1c0d930, C4<0>, C4<0>, C4<0>;
L_0x1c0d170 .delay (10000,10000,10000) L_0x1c0d170/d;
L_0x1c0d230/d .functor NAND 1, L_0x1c0cdb0, L_0x1c0d170, C4<1>, C4<1>;
L_0x1c0d230 .delay (20000,20000,20000) L_0x1c0d230/d;
L_0x1c0d380/d .functor NOT 1, L_0x1c0d230, C4<0>, C4<0>, C4<0>;
L_0x1c0d380 .delay (10000,10000,10000) L_0x1c0d380/d;
L_0x1c0d470/d .functor NOR 1, L_0x1c0d380, L_0x1c0d060, C4<0>, C4<0>;
L_0x1c0d470 .delay (20000,20000,20000) L_0x1c0d470/d;
L_0x1c0d610/d .functor NOT 1, L_0x1c0d470, C4<0>, C4<0>, C4<0>;
L_0x1c0d610 .delay (10000,10000,10000) L_0x1c0d610/d;
v0x19ac700_0 .net "and_in0ncom", 0 0, L_0x1c0d380; 1 drivers
v0x19ac780_0 .net "and_in1com", 0 0, L_0x1c0d060; 1 drivers
v0x19ac820_0 .alias "in0", 0 0, v0x19aea60_0;
v0x19ac8c0_0 .alias "in1", 0 0, v0x19ae620_0;
v0x19ac940_0 .net "nand_in0ncom", 0 0, L_0x1c0d230; 1 drivers
v0x19ac9e0_0 .net "nand_in1com", 0 0, L_0x1c0cee0; 1 drivers
v0x19acac0_0 .net "ncom", 0 0, L_0x1c0d170; 1 drivers
v0x19acb60_0 .net "nor_wire", 0 0, L_0x1c0d470; 1 drivers
v0x19acc00_0 .alias "result", 0 0, v0x19b2630_0;
v0x19acca0_0 .alias "sel0", 0 0, v0x19ae850_0;
S_0x19a5950 .scope generate, "ALU32[9]" "ALU32[9]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19a4348 .param/l "i" 2 105, +C4<01001>;
S_0x19a5a80 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x19a5950;
 .timescale -9 -12;
L_0x1c082f0/d .functor NOT 1, L_0x1c0e340, C4<0>, C4<0>, C4<0>;
L_0x1c082f0 .delay (10000,10000,10000) L_0x1c082f0/d;
v0x19ab800_0 .net "carryin", 0 0, L_0x1c13b80; 1 drivers
v0x19ab8a0_0 .net "carryout", 0 0, L_0x1c0f8a0; 1 drivers
v0x19ab920_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x19ab9a0_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x19aba20_0 .net "notB", 0 0, L_0x1c082f0; 1 drivers
v0x19abaa0_0 .net "operandA", 0 0, L_0x1c0e2a0; 1 drivers
v0x19abb20_0 .net "operandB", 0 0, L_0x1c0e340; 1 drivers
v0x19abc30_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19abcb0_0 .net "result", 0 0, L_0x1c13390; 1 drivers
v0x19abd80_0 .net "trueB", 0 0, L_0x1c0e6e0; 1 drivers
v0x19abe60_0 .net "wAddSub", 0 0, L_0x1c0f200; 1 drivers
v0x19abf70_0 .net "wNandAnd", 0 0, L_0x1c10960; 1 drivers
v0x19ac0f0_0 .net "wNorOr", 0 0, L_0x1c113a0; 1 drivers
v0x19ac200_0 .net "wXor", 0 0, L_0x1c0ff00; 1 drivers
L_0x1c134c0 .part v0x1a11260_0, 0, 1;
L_0x1c13580 .part v0x1a11260_0, 1, 1;
L_0x1c136b0 .part v0x1a11260_0, 2, 1;
S_0x19ab030 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x19a5a80;
 .timescale -9 -12;
L_0x1bf6b50/d .functor NAND 1, L_0x1c082f0, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1bf6b50 .delay (20000,20000,20000) L_0x1bf6b50/d;
L_0x1bf6f60/d .functor NOT 1, L_0x1bf6b50, C4<0>, C4<0>, C4<0>;
L_0x1bf6f60 .delay (10000,10000,10000) L_0x1bf6f60/d;
L_0x1c0dde0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c0dde0 .delay (10000,10000,10000) L_0x1c0dde0/d;
L_0x1c0e3f0/d .functor NAND 1, L_0x1c0e340, L_0x1c0dde0, C4<1>, C4<1>;
L_0x1c0e3f0 .delay (20000,20000,20000) L_0x1c0e3f0/d;
L_0x1c0e450/d .functor NOT 1, L_0x1c0e3f0, C4<0>, C4<0>, C4<0>;
L_0x1c0e450 .delay (10000,10000,10000) L_0x1c0e450/d;
L_0x1c0e540/d .functor NOR 1, L_0x1c0e450, L_0x1bf6f60, C4<0>, C4<0>;
L_0x1c0e540 .delay (20000,20000,20000) L_0x1c0e540/d;
L_0x1c0e6e0/d .functor NOT 1, L_0x1c0e540, C4<0>, C4<0>, C4<0>;
L_0x1c0e6e0 .delay (10000,10000,10000) L_0x1c0e6e0/d;
v0x19ab120_0 .net "and_in0ncom", 0 0, L_0x1c0e450; 1 drivers
v0x19ab1e0_0 .net "and_in1com", 0 0, L_0x1bf6f60; 1 drivers
v0x19ab280_0 .alias "in0", 0 0, v0x19abb20_0;
v0x19ab300_0 .alias "in1", 0 0, v0x19aba20_0;
v0x19ab380_0 .net "nand_in0ncom", 0 0, L_0x1c0e3f0; 1 drivers
v0x19ab420_0 .net "nand_in1com", 0 0, L_0x1bf6b50; 1 drivers
v0x19ab4c0_0 .net "ncom", 0 0, L_0x1c0dde0; 1 drivers
v0x19ab560_0 .net "nor_wire", 0 0, L_0x1c0e540; 1 drivers
v0x19ab650_0 .alias "result", 0 0, v0x19abd80_0;
v0x19ab720_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19a9d40 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x19a5a80;
 .timescale -9 -12;
L_0x1c0f310/d .functor NAND 1, L_0x1c0e2a0, L_0x1c0e6e0, C4<1>, C4<1>;
L_0x1c0f310 .delay (20000,20000,20000) L_0x1c0f310/d;
L_0x1c0f4a0/d .functor NOT 1, L_0x1c0f310, C4<0>, C4<0>, C4<0>;
L_0x1c0f4a0 .delay (10000,10000,10000) L_0x1c0f4a0/d;
L_0x1c0f590/d .functor NAND 1, L_0x1c13b80, L_0x1c0ec60, C4<1>, C4<1>;
L_0x1c0f590 .delay (20000,20000,20000) L_0x1c0f590/d;
L_0x1c0f650/d .functor NOT 1, L_0x1c0f590, C4<0>, C4<0>, C4<0>;
L_0x1c0f650 .delay (10000,10000,10000) L_0x1c0f650/d;
L_0x1c0f760/d .functor NOR 1, L_0x1c0f650, L_0x1c0f4a0, C4<0>, C4<0>;
L_0x1c0f760 .delay (20000,20000,20000) L_0x1c0f760/d;
L_0x1c0f8a0/d .functor NOT 1, L_0x1c0f760, C4<0>, C4<0>, C4<0>;
L_0x1c0f8a0 .delay (10000,10000,10000) L_0x1c0f8a0/d;
v0x19aa920_0 .alias "a", 0 0, v0x19abaa0_0;
v0x19aaa30_0 .net "and_ab", 0 0, L_0x1c0f4a0; 1 drivers
v0x19aaad0_0 .net "and_xor_ab_c", 0 0, L_0x1c0f650; 1 drivers
v0x19aab70_0 .alias "b", 0 0, v0x19abd80_0;
v0x19aabf0_0 .alias "carryin", 0 0, v0x19ab800_0;
v0x19aac70_0 .alias "carryout", 0 0, v0x19ab8a0_0;
v0x19aad30_0 .net "nand_ab", 0 0, L_0x1c0f310; 1 drivers
v0x19aadb0_0 .net "nand_xor_ab_c", 0 0, L_0x1c0f590; 1 drivers
v0x19aae30_0 .net "nco", 0 0, L_0x1c0f760; 1 drivers
v0x19aaed0_0 .alias "sum", 0 0, v0x19abe60_0;
v0x19aafb0_0 .net "xor_ab", 0 0, L_0x1c0ec60; 1 drivers
S_0x19aa3d0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19a9d40;
 .timescale -9 -12;
L_0x1c0e850/d .functor NAND 1, L_0x1c0e2a0, L_0x1c0e6e0, C4<1>, C4<1>;
L_0x1c0e850 .delay (20000,20000,20000) L_0x1c0e850/d;
L_0x1c0e930/d .functor NOR 1, L_0x1c0e2a0, L_0x1c0e6e0, C4<0>, C4<0>;
L_0x1c0e930 .delay (20000,20000,20000) L_0x1c0e930/d;
L_0x1c0e9f0/d .functor NOT 1, L_0x1c0e930, C4<0>, C4<0>, C4<0>;
L_0x1c0e9f0 .delay (10000,10000,10000) L_0x1c0e9f0/d;
L_0x1c0eb00/d .functor NAND 1, L_0x1c0e9f0, L_0x1c0e850, C4<1>, C4<1>;
L_0x1c0eb00 .delay (20000,20000,20000) L_0x1c0eb00/d;
L_0x1c0ec60/d .functor NOT 1, L_0x1c0eb00, C4<0>, C4<0>, C4<0>;
L_0x1c0ec60 .delay (10000,10000,10000) L_0x1c0ec60/d;
v0x19aa4c0_0 .alias "a", 0 0, v0x19abaa0_0;
v0x19aa560_0 .alias "b", 0 0, v0x19abd80_0;
v0x19aa600_0 .net "nand_ab", 0 0, L_0x1c0e850; 1 drivers
v0x19aa6a0_0 .net "nor_ab", 0 0, L_0x1c0e930; 1 drivers
v0x19aa720_0 .net "nxor_ab", 0 0, L_0x1c0eb00; 1 drivers
v0x19aa7c0_0 .net "or_ab", 0 0, L_0x1c0e9f0; 1 drivers
v0x19aa8a0_0 .alias "result", 0 0, v0x19aafb0_0;
S_0x19a9e30 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19a9d40;
 .timescale -9 -12;
L_0x1c0ed70/d .functor NAND 1, L_0x1c0ec60, L_0x1c13b80, C4<1>, C4<1>;
L_0x1c0ed70 .delay (20000,20000,20000) L_0x1c0ed70/d;
L_0x1c0eee0/d .functor NOR 1, L_0x1c0ec60, L_0x1c13b80, C4<0>, C4<0>;
L_0x1c0eee0 .delay (20000,20000,20000) L_0x1c0eee0/d;
L_0x1c0f030/d .functor NOT 1, L_0x1c0eee0, C4<0>, C4<0>, C4<0>;
L_0x1c0f030 .delay (10000,10000,10000) L_0x1c0f030/d;
L_0x1c0f0f0/d .functor NAND 1, L_0x1c0f030, L_0x1c0ed70, C4<1>, C4<1>;
L_0x1c0f0f0 .delay (20000,20000,20000) L_0x1c0f0f0/d;
L_0x1c0f200/d .functor NOT 1, L_0x1c0f0f0, C4<0>, C4<0>, C4<0>;
L_0x1c0f200 .delay (10000,10000,10000) L_0x1c0f200/d;
v0x19a9f20_0 .alias "a", 0 0, v0x19aafb0_0;
v0x19a9fc0_0 .alias "b", 0 0, v0x19ab800_0;
v0x19aa060_0 .net "nand_ab", 0 0, L_0x1c0ed70; 1 drivers
v0x19aa100_0 .net "nor_ab", 0 0, L_0x1c0eee0; 1 drivers
v0x19aa180_0 .net "nxor_ab", 0 0, L_0x1c0f0f0; 1 drivers
v0x19aa220_0 .net "or_ab", 0 0, L_0x1c0f030; 1 drivers
v0x19aa300_0 .alias "result", 0 0, v0x19abe60_0;
S_0x19a97f0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x19a5a80;
 .timescale -9 -12;
L_0x1c0fa60/d .functor NAND 1, L_0x1c0e2a0, L_0x1c0e340, C4<1>, C4<1>;
L_0x1c0fa60 .delay (20000,20000,20000) L_0x1c0fa60/d;
L_0x1c0fb40/d .functor NOR 1, L_0x1c0e2a0, L_0x1c0e340, C4<0>, C4<0>;
L_0x1c0fb40 .delay (20000,20000,20000) L_0x1c0fb40/d;
L_0x1c0fcd0/d .functor NOT 1, L_0x1c0fb40, C4<0>, C4<0>, C4<0>;
L_0x1c0fcd0 .delay (10000,10000,10000) L_0x1c0fcd0/d;
L_0x1c0fdc0/d .functor NAND 1, L_0x1c0fcd0, L_0x1c0fa60, C4<1>, C4<1>;
L_0x1c0fdc0 .delay (20000,20000,20000) L_0x1c0fdc0/d;
L_0x1c0ff00/d .functor NOT 1, L_0x1c0fdc0, C4<0>, C4<0>, C4<0>;
L_0x1c0ff00 .delay (10000,10000,10000) L_0x1c0ff00/d;
v0x19a98e0_0 .alias "a", 0 0, v0x19abaa0_0;
v0x19a9960_0 .alias "b", 0 0, v0x19abb20_0;
v0x19a9a30_0 .net "nand_ab", 0 0, L_0x1c0fa60; 1 drivers
v0x19a9ab0_0 .net "nor_ab", 0 0, L_0x1c0fb40; 1 drivers
v0x19a9b30_0 .net "nxor_ab", 0 0, L_0x1c0fdc0; 1 drivers
v0x19a9bb0_0 .net "or_ab", 0 0, L_0x1c0fcd0; 1 drivers
v0x19a9c70_0 .alias "result", 0 0, v0x19ac200_0;
S_0x19a8c00 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x19a5a80;
 .timescale -9 -12;
L_0x1c10050/d .functor NAND 1, L_0x1c0e2a0, L_0x1c0e340, C4<1>, C4<1>;
L_0x1c10050 .delay (20000,20000,20000) L_0x1c10050/d;
L_0x1c101a0/d .functor NOT 1, L_0x1c10050, C4<0>, C4<0>, C4<0>;
L_0x1c101a0 .delay (10000,10000,10000) L_0x1c101a0/d;
v0x19a9470_0 .alias "a", 0 0, v0x19abaa0_0;
v0x19a9510_0 .net "and_ab", 0 0, L_0x1c101a0; 1 drivers
v0x19a9590_0 .alias "b", 0 0, v0x19abb20_0;
v0x19a9610_0 .net "nand_ab", 0 0, L_0x1c10050; 1 drivers
v0x19a96f0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19a9770_0 .alias "result", 0 0, v0x19abf70_0;
S_0x19a8cf0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x19a8c00;
 .timescale -9 -12;
L_0x1c102d0/d .functor NAND 1, L_0x1c101a0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c102d0 .delay (20000,20000,20000) L_0x1c102d0/d;
L_0x1c103b0/d .functor NOT 1, L_0x1c102d0, C4<0>, C4<0>, C4<0>;
L_0x1c103b0 .delay (10000,10000,10000) L_0x1c103b0/d;
L_0x1c104c0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c104c0 .delay (10000,10000,10000) L_0x1c104c0/d;
L_0x1c10580/d .functor NAND 1, L_0x1c10050, L_0x1c104c0, C4<1>, C4<1>;
L_0x1c10580 .delay (20000,20000,20000) L_0x1c10580/d;
L_0x1c106d0/d .functor NOT 1, L_0x1c10580, C4<0>, C4<0>, C4<0>;
L_0x1c106d0 .delay (10000,10000,10000) L_0x1c106d0/d;
L_0x1c107c0/d .functor NOR 1, L_0x1c106d0, L_0x1c103b0, C4<0>, C4<0>;
L_0x1c107c0 .delay (20000,20000,20000) L_0x1c107c0/d;
L_0x1c10960/d .functor NOT 1, L_0x1c107c0, C4<0>, C4<0>, C4<0>;
L_0x1c10960 .delay (10000,10000,10000) L_0x1c10960/d;
v0x19a8de0_0 .net "and_in0ncom", 0 0, L_0x1c106d0; 1 drivers
v0x19a8e60_0 .net "and_in1com", 0 0, L_0x1c103b0; 1 drivers
v0x19a8ee0_0 .alias "in0", 0 0, v0x19a9610_0;
v0x19a8f80_0 .alias "in1", 0 0, v0x19a9510_0;
v0x19a9000_0 .net "nand_in0ncom", 0 0, L_0x1c10580; 1 drivers
v0x19a90a0_0 .net "nand_in1com", 0 0, L_0x1c102d0; 1 drivers
v0x19a9180_0 .net "ncom", 0 0, L_0x1c104c0; 1 drivers
v0x19a9220_0 .net "nor_wire", 0 0, L_0x1c107c0; 1 drivers
v0x19a92c0_0 .alias "result", 0 0, v0x19abf70_0;
v0x19a9390_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19a8160 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x19a5a80;
 .timescale -9 -12;
L_0x1c10a90/d .functor NOR 1, L_0x1c0e2a0, L_0x1c0e340, C4<0>, C4<0>;
L_0x1c10a90 .delay (20000,20000,20000) L_0x1c10a90/d;
L_0x1c10be0/d .functor NOT 1, L_0x1c10a90, C4<0>, C4<0>, C4<0>;
L_0x1c10be0 .delay (10000,10000,10000) L_0x1c10be0/d;
v0x19a88e0_0 .alias "a", 0 0, v0x19abaa0_0;
v0x19a8960_0 .alias "b", 0 0, v0x19abb20_0;
v0x19a8a00_0 .net "nor_ab", 0 0, L_0x1c10a90; 1 drivers
v0x19a8a80_0 .net "or_ab", 0 0, L_0x1c10be0; 1 drivers
v0x19a8b00_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19a8b80_0 .alias "result", 0 0, v0x19ac0f0_0;
S_0x19a8250 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19a8160;
 .timescale -9 -12;
L_0x1c10d10/d .functor NAND 1, L_0x1c10be0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c10d10 .delay (20000,20000,20000) L_0x1c10d10/d;
L_0x1c10df0/d .functor NOT 1, L_0x1c10d10, C4<0>, C4<0>, C4<0>;
L_0x1c10df0 .delay (10000,10000,10000) L_0x1c10df0/d;
L_0x1c10f00/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c10f00 .delay (10000,10000,10000) L_0x1c10f00/d;
L_0x1c10fc0/d .functor NAND 1, L_0x1c10a90, L_0x1c10f00, C4<1>, C4<1>;
L_0x1c10fc0 .delay (20000,20000,20000) L_0x1c10fc0/d;
L_0x1c11110/d .functor NOT 1, L_0x1c10fc0, C4<0>, C4<0>, C4<0>;
L_0x1c11110 .delay (10000,10000,10000) L_0x1c11110/d;
L_0x1c11200/d .functor NOR 1, L_0x1c11110, L_0x1c10df0, C4<0>, C4<0>;
L_0x1c11200 .delay (20000,20000,20000) L_0x1c11200/d;
L_0x1c113a0/d .functor NOT 1, L_0x1c11200, C4<0>, C4<0>, C4<0>;
L_0x1c113a0 .delay (10000,10000,10000) L_0x1c113a0/d;
v0x19a8340_0 .net "and_in0ncom", 0 0, L_0x1c11110; 1 drivers
v0x19a83c0_0 .net "and_in1com", 0 0, L_0x1c10df0; 1 drivers
v0x19a8440_0 .alias "in0", 0 0, v0x19a8a00_0;
v0x19a84c0_0 .alias "in1", 0 0, v0x19a8a80_0;
v0x19a8540_0 .net "nand_in0ncom", 0 0, L_0x1c10fc0; 1 drivers
v0x19a85c0_0 .net "nand_in1com", 0 0, L_0x1c10d10; 1 drivers
v0x19a8640_0 .net "ncom", 0 0, L_0x1c10f00; 1 drivers
v0x19a86c0_0 .net "nor_wire", 0 0, L_0x1c11200; 1 drivers
v0x19a8790_0 .alias "result", 0 0, v0x19ac0f0_0;
v0x19a8860_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19a5b70 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x19a5a80;
 .timescale -9 -12;
v0x19a79b0_0 .alias "in0", 0 0, v0x19abe60_0;
v0x19a7a60_0 .alias "in1", 0 0, v0x19ac200_0;
v0x19a7b10_0 .alias "in2", 0 0, v0x19abf70_0;
v0x19a7bc0_0 .alias "in3", 0 0, v0x19ac0f0_0;
v0x19a7ca0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19a7d50_0 .alias "result", 0 0, v0x19abcb0_0;
v0x19a7dd0_0 .net "sel0", 0 0, L_0x1c134c0; 1 drivers
v0x19a7e50_0 .net "sel1", 0 0, L_0x1c13580; 1 drivers
v0x19a7ed0_0 .net "sel2", 0 0, L_0x1c136b0; 1 drivers
v0x19a7f80_0 .net "w0", 0 0, L_0x1c11b60; 1 drivers
v0x19a8060_0 .net "w1", 0 0, L_0x1c122e0; 1 drivers
v0x19a80e0_0 .net "w2", 0 0, L_0x1c12b30; 1 drivers
S_0x19a7230 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x19a5b70;
 .timescale -9 -12;
L_0x1c114d0/d .functor NAND 1, L_0x1c0ff00, L_0x1c134c0, C4<1>, C4<1>;
L_0x1c114d0 .delay (20000,20000,20000) L_0x1c114d0/d;
L_0x1c115b0/d .functor NOT 1, L_0x1c114d0, C4<0>, C4<0>, C4<0>;
L_0x1c115b0 .delay (10000,10000,10000) L_0x1c115b0/d;
L_0x1c116c0/d .functor NOT 1, L_0x1c134c0, C4<0>, C4<0>, C4<0>;
L_0x1c116c0 .delay (10000,10000,10000) L_0x1c116c0/d;
L_0x1c11810/d .functor NAND 1, L_0x1c0f200, L_0x1c116c0, C4<1>, C4<1>;
L_0x1c11810 .delay (20000,20000,20000) L_0x1c11810/d;
L_0x1c118d0/d .functor NOT 1, L_0x1c11810, C4<0>, C4<0>, C4<0>;
L_0x1c118d0 .delay (10000,10000,10000) L_0x1c118d0/d;
L_0x1c119c0/d .functor NOR 1, L_0x1c118d0, L_0x1c115b0, C4<0>, C4<0>;
L_0x1c119c0 .delay (20000,20000,20000) L_0x1c119c0/d;
L_0x1c11b60/d .functor NOT 1, L_0x1c119c0, C4<0>, C4<0>, C4<0>;
L_0x1c11b60 .delay (10000,10000,10000) L_0x1c11b60/d;
v0x19a7320_0 .net "and_in0ncom", 0 0, L_0x1c118d0; 1 drivers
v0x19a73e0_0 .net "and_in1com", 0 0, L_0x1c115b0; 1 drivers
v0x19a7480_0 .alias "in0", 0 0, v0x19abe60_0;
v0x19a7520_0 .alias "in1", 0 0, v0x19ac200_0;
v0x19a75a0_0 .net "nand_in0ncom", 0 0, L_0x1c11810; 1 drivers
v0x19a7640_0 .net "nand_in1com", 0 0, L_0x1c114d0; 1 drivers
v0x19a76e0_0 .net "ncom", 0 0, L_0x1c116c0; 1 drivers
v0x19a7780_0 .net "nor_wire", 0 0, L_0x1c119c0; 1 drivers
v0x19a7820_0 .alias "result", 0 0, v0x19a7f80_0;
v0x19a78a0_0 .alias "sel0", 0 0, v0x19a7dd0_0;
S_0x19a6ae0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x19a5b70;
 .timescale -9 -12;
L_0x1c11c90/d .functor NAND 1, L_0x1c113a0, L_0x1c134c0, C4<1>, C4<1>;
L_0x1c11c90 .delay (20000,20000,20000) L_0x1c11c90/d;
L_0x1c11d70/d .functor NOT 1, L_0x1c11c90, C4<0>, C4<0>, C4<0>;
L_0x1c11d70 .delay (10000,10000,10000) L_0x1c11d70/d;
L_0x1c11e80/d .functor NOT 1, L_0x1c134c0, C4<0>, C4<0>, C4<0>;
L_0x1c11e80 .delay (10000,10000,10000) L_0x1c11e80/d;
L_0x1c11f40/d .functor NAND 1, L_0x1c10960, L_0x1c11e80, C4<1>, C4<1>;
L_0x1c11f40 .delay (20000,20000,20000) L_0x1c11f40/d;
L_0x1c12050/d .functor NOT 1, L_0x1c11f40, C4<0>, C4<0>, C4<0>;
L_0x1c12050 .delay (10000,10000,10000) L_0x1c12050/d;
L_0x1c12140/d .functor NOR 1, L_0x1c12050, L_0x1c11d70, C4<0>, C4<0>;
L_0x1c12140 .delay (20000,20000,20000) L_0x1c12140/d;
L_0x1c122e0/d .functor NOT 1, L_0x1c12140, C4<0>, C4<0>, C4<0>;
L_0x1c122e0 .delay (10000,10000,10000) L_0x1c122e0/d;
v0x19a6bd0_0 .net "and_in0ncom", 0 0, L_0x1c12050; 1 drivers
v0x19a6c90_0 .net "and_in1com", 0 0, L_0x1c11d70; 1 drivers
v0x19a6d30_0 .alias "in0", 0 0, v0x19abf70_0;
v0x19a6dd0_0 .alias "in1", 0 0, v0x19ac0f0_0;
v0x19a6e50_0 .net "nand_in0ncom", 0 0, L_0x1c11f40; 1 drivers
v0x19a6ef0_0 .net "nand_in1com", 0 0, L_0x1c11c90; 1 drivers
v0x19a6f90_0 .net "ncom", 0 0, L_0x1c11e80; 1 drivers
v0x19a7030_0 .net "nor_wire", 0 0, L_0x1c12140; 1 drivers
v0x19a70d0_0 .alias "result", 0 0, v0x19a8060_0;
v0x19a7150_0 .alias "sel0", 0 0, v0x19a7dd0_0;
S_0x19a6390 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x19a5b70;
 .timescale -9 -12;
L_0x1c12410/d .functor NAND 1, L_0x1c122e0, L_0x1c13580, C4<1>, C4<1>;
L_0x1c12410 .delay (20000,20000,20000) L_0x1c12410/d;
L_0x1c12580/d .functor NOT 1, L_0x1c12410, C4<0>, C4<0>, C4<0>;
L_0x1c12580 .delay (10000,10000,10000) L_0x1c12580/d;
L_0x1c12690/d .functor NOT 1, L_0x1c13580, C4<0>, C4<0>, C4<0>;
L_0x1c12690 .delay (10000,10000,10000) L_0x1c12690/d;
L_0x1c12750/d .functor NAND 1, L_0x1c11b60, L_0x1c12690, C4<1>, C4<1>;
L_0x1c12750 .delay (20000,20000,20000) L_0x1c12750/d;
L_0x1c128a0/d .functor NOT 1, L_0x1c12750, C4<0>, C4<0>, C4<0>;
L_0x1c128a0 .delay (10000,10000,10000) L_0x1c128a0/d;
L_0x1c12990/d .functor NOR 1, L_0x1c128a0, L_0x1c12580, C4<0>, C4<0>;
L_0x1c12990 .delay (20000,20000,20000) L_0x1c12990/d;
L_0x1c12b30/d .functor NOT 1, L_0x1c12990, C4<0>, C4<0>, C4<0>;
L_0x1c12b30 .delay (10000,10000,10000) L_0x1c12b30/d;
v0x19a6480_0 .net "and_in0ncom", 0 0, L_0x1c128a0; 1 drivers
v0x19a6540_0 .net "and_in1com", 0 0, L_0x1c12580; 1 drivers
v0x19a65e0_0 .alias "in0", 0 0, v0x19a7f80_0;
v0x19a6680_0 .alias "in1", 0 0, v0x19a8060_0;
v0x19a6700_0 .net "nand_in0ncom", 0 0, L_0x1c12750; 1 drivers
v0x19a67a0_0 .net "nand_in1com", 0 0, L_0x1c12410; 1 drivers
v0x19a6840_0 .net "ncom", 0 0, L_0x1c12690; 1 drivers
v0x19a68e0_0 .net "nor_wire", 0 0, L_0x1c12990; 1 drivers
v0x19a6980_0 .alias "result", 0 0, v0x19a80e0_0;
v0x19a6a00_0 .alias "sel0", 0 0, v0x19a7e50_0;
S_0x19a5c60 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x19a5b70;
 .timescale -9 -12;
L_0x1c12c60/d .functor NAND 1, C4<0>, L_0x1c136b0, C4<1>, C4<1>;
L_0x1c12c60 .delay (20000,20000,20000) L_0x1c12c60/d;
L_0x1c12de0/d .functor NOT 1, L_0x1c12c60, C4<0>, C4<0>, C4<0>;
L_0x1c12de0 .delay (10000,10000,10000) L_0x1c12de0/d;
L_0x1c12ef0/d .functor NOT 1, L_0x1c136b0, C4<0>, C4<0>, C4<0>;
L_0x1c12ef0 .delay (10000,10000,10000) L_0x1c12ef0/d;
L_0x1c12fb0/d .functor NAND 1, L_0x1c12b30, L_0x1c12ef0, C4<1>, C4<1>;
L_0x1c12fb0 .delay (20000,20000,20000) L_0x1c12fb0/d;
L_0x1c13100/d .functor NOT 1, L_0x1c12fb0, C4<0>, C4<0>, C4<0>;
L_0x1c13100 .delay (10000,10000,10000) L_0x1c13100/d;
L_0x1c131f0/d .functor NOR 1, L_0x1c13100, L_0x1c12de0, C4<0>, C4<0>;
L_0x1c131f0 .delay (20000,20000,20000) L_0x1c131f0/d;
L_0x1c13390/d .functor NOT 1, L_0x1c131f0, C4<0>, C4<0>, C4<0>;
L_0x1c13390 .delay (10000,10000,10000) L_0x1c13390/d;
v0x19a5d50_0 .net "and_in0ncom", 0 0, L_0x1c13100; 1 drivers
v0x19a5dd0_0 .net "and_in1com", 0 0, L_0x1c12de0; 1 drivers
v0x19a5e70_0 .alias "in0", 0 0, v0x19a80e0_0;
v0x19a5f10_0 .alias "in1", 0 0, v0x19a7ca0_0;
v0x19a5f90_0 .net "nand_in0ncom", 0 0, L_0x1c12fb0; 1 drivers
v0x19a6030_0 .net "nand_in1com", 0 0, L_0x1c12c60; 1 drivers
v0x19a6110_0 .net "ncom", 0 0, L_0x1c12ef0; 1 drivers
v0x19a61b0_0 .net "nor_wire", 0 0, L_0x1c131f0; 1 drivers
v0x19a6250_0 .alias "result", 0 0, v0x19abcb0_0;
v0x19a62f0_0 .alias "sel0", 0 0, v0x19a7ed0_0;
S_0x199efe0 .scope generate, "ALU32[10]" "ALU32[10]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x199d9d8 .param/l "i" 2 105, +C4<01010>;
S_0x199f110 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x199efe0;
 .timescale -9 -12;
L_0x1c13c20/d .functor NOT 1, L_0x1c19120, C4<0>, C4<0>, C4<0>;
L_0x1c13c20 .delay (10000,10000,10000) L_0x1c13c20/d;
v0x19a4e50_0 .net "carryin", 0 0, L_0x1c191c0; 1 drivers
v0x19a4ef0_0 .net "carryout", 0 0, L_0x1c154d0; 1 drivers
v0x19a4f70_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x19a4ff0_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x19a5070_0 .net "notB", 0 0, L_0x1c13c20; 1 drivers
v0x19a50f0_0 .net "operandA", 0 0, L_0x1c13ab0; 1 drivers
v0x19a5170_0 .net "operandB", 0 0, L_0x1c19120; 1 drivers
v0x19a5280_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19a5300_0 .net "result", 0 0, L_0x1c189d0; 1 drivers
v0x19a53d0_0 .net "trueB", 0 0, L_0x1c142d0; 1 drivers
v0x19a54b0_0 .net "wAddSub", 0 0, L_0x1c14df0; 1 drivers
v0x19a55c0_0 .net "wNandAnd", 0 0, L_0x1c16590; 1 drivers
v0x19a5740_0 .net "wNorOr", 0 0, L_0x19a2cf0; 1 drivers
v0x19a5850_0 .net "wXor", 0 0, L_0x1c15b30; 1 drivers
L_0x1c18b00 .part v0x1a11260_0, 0, 1;
L_0x1c18bc0 .part v0x1a11260_0, 1, 1;
L_0x1c18cf0 .part v0x1a11260_0, 2, 1;
S_0x19a4680 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x199f110;
 .timescale -9 -12;
L_0x1c13d20/d .functor NAND 1, L_0x1c13c20, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c13d20 .delay (20000,20000,20000) L_0x1c13d20/d;
L_0x1c13e00/d .functor NOT 1, L_0x1c13d20, C4<0>, C4<0>, C4<0>;
L_0x1c13e00 .delay (10000,10000,10000) L_0x1c13e00/d;
L_0x1c13ec0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c13ec0 .delay (10000,10000,10000) L_0x1c13ec0/d;
L_0x1c13f80/d .functor NAND 1, L_0x1c19120, L_0x1c13ec0, C4<1>, C4<1>;
L_0x1c13f80 .delay (20000,20000,20000) L_0x1c13f80/d;
L_0x1c14040/d .functor NOT 1, L_0x1c13f80, C4<0>, C4<0>, C4<0>;
L_0x1c14040 .delay (10000,10000,10000) L_0x1c14040/d;
L_0x1c14130/d .functor NOR 1, L_0x1c14040, L_0x1c13e00, C4<0>, C4<0>;
L_0x1c14130 .delay (20000,20000,20000) L_0x1c14130/d;
L_0x1c142d0/d .functor NOT 1, L_0x1c14130, C4<0>, C4<0>, C4<0>;
L_0x1c142d0 .delay (10000,10000,10000) L_0x1c142d0/d;
v0x19a4770_0 .net "and_in0ncom", 0 0, L_0x1c14040; 1 drivers
v0x19a4830_0 .net "and_in1com", 0 0, L_0x1c13e00; 1 drivers
v0x19a48d0_0 .alias "in0", 0 0, v0x19a5170_0;
v0x19a4950_0 .alias "in1", 0 0, v0x19a5070_0;
v0x19a49d0_0 .net "nand_in0ncom", 0 0, L_0x1c13f80; 1 drivers
v0x19a4a70_0 .net "nand_in1com", 0 0, L_0x1c13d20; 1 drivers
v0x19a4b10_0 .net "ncom", 0 0, L_0x1c13ec0; 1 drivers
v0x19a4bb0_0 .net "nor_wire", 0 0, L_0x1c14130; 1 drivers
v0x19a4ca0_0 .alias "result", 0 0, v0x19a53d0_0;
v0x19a4d70_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19a33a0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x199f110;
 .timescale -9 -12;
L_0x1c14f00/d .functor NAND 1, L_0x1c13ab0, L_0x1c142d0, C4<1>, C4<1>;
L_0x1c14f00 .delay (20000,20000,20000) L_0x1c14f00/d;
L_0x1c15090/d .functor NOT 1, L_0x1c14f00, C4<0>, C4<0>, C4<0>;
L_0x1c15090 .delay (10000,10000,10000) L_0x1c15090/d;
L_0x1c151a0/d .functor NAND 1, L_0x1c191c0, L_0x1c14850, C4<1>, C4<1>;
L_0x1c151a0 .delay (20000,20000,20000) L_0x1c151a0/d;
L_0x1c15260/d .functor NOT 1, L_0x1c151a0, C4<0>, C4<0>, C4<0>;
L_0x1c15260 .delay (10000,10000,10000) L_0x1c15260/d;
L_0x1c15390/d .functor NOR 1, L_0x1c15260, L_0x1c15090, C4<0>, C4<0>;
L_0x1c15390 .delay (20000,20000,20000) L_0x1c15390/d;
L_0x1c154d0/d .functor NOT 1, L_0x1c15390, C4<0>, C4<0>, C4<0>;
L_0x1c154d0 .delay (10000,10000,10000) L_0x1c154d0/d;
v0x19a3f80_0 .alias "a", 0 0, v0x19a50f0_0;
v0x19a4090_0 .net "and_ab", 0 0, L_0x1c15090; 1 drivers
v0x19a4110_0 .net "and_xor_ab_c", 0 0, L_0x1c15260; 1 drivers
v0x19a4190_0 .alias "b", 0 0, v0x19a53d0_0;
v0x19a4210_0 .alias "carryin", 0 0, v0x19a4e50_0;
v0x19a42c0_0 .alias "carryout", 0 0, v0x19a4ef0_0;
v0x19a4380_0 .net "nand_ab", 0 0, L_0x1c14f00; 1 drivers
v0x19a4400_0 .net "nand_xor_ab_c", 0 0, L_0x1c151a0; 1 drivers
v0x19a4480_0 .net "nco", 0 0, L_0x1c15390; 1 drivers
v0x19a4520_0 .alias "sum", 0 0, v0x19a54b0_0;
v0x19a4600_0 .net "xor_ab", 0 0, L_0x1c14850; 1 drivers
S_0x19a3a30 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19a33a0;
 .timescale -9 -12;
L_0x1c14440/d .functor NAND 1, L_0x1c13ab0, L_0x1c142d0, C4<1>, C4<1>;
L_0x1c14440 .delay (20000,20000,20000) L_0x1c14440/d;
L_0x1c14520/d .functor NOR 1, L_0x1c13ab0, L_0x1c142d0, C4<0>, C4<0>;
L_0x1c14520 .delay (20000,20000,20000) L_0x1c14520/d;
L_0x1c145e0/d .functor NOT 1, L_0x1c14520, C4<0>, C4<0>, C4<0>;
L_0x1c145e0 .delay (10000,10000,10000) L_0x1c145e0/d;
L_0x1c146f0/d .functor NAND 1, L_0x1c145e0, L_0x1c14440, C4<1>, C4<1>;
L_0x1c146f0 .delay (20000,20000,20000) L_0x1c146f0/d;
L_0x1c14850/d .functor NOT 1, L_0x1c146f0, C4<0>, C4<0>, C4<0>;
L_0x1c14850 .delay (10000,10000,10000) L_0x1c14850/d;
v0x19a3b20_0 .alias "a", 0 0, v0x19a50f0_0;
v0x19a3bc0_0 .alias "b", 0 0, v0x19a53d0_0;
v0x19a3c60_0 .net "nand_ab", 0 0, L_0x1c14440; 1 drivers
v0x19a3d00_0 .net "nor_ab", 0 0, L_0x1c14520; 1 drivers
v0x19a3d80_0 .net "nxor_ab", 0 0, L_0x1c146f0; 1 drivers
v0x19a3e20_0 .net "or_ab", 0 0, L_0x1c145e0; 1 drivers
v0x19a3f00_0 .alias "result", 0 0, v0x19a4600_0;
S_0x19a3490 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19a33a0;
 .timescale -9 -12;
L_0x1c14960/d .functor NAND 1, L_0x1c14850, L_0x1c191c0, C4<1>, C4<1>;
L_0x1c14960 .delay (20000,20000,20000) L_0x1c14960/d;
L_0x1c14ad0/d .functor NOR 1, L_0x1c14850, L_0x1c191c0, C4<0>, C4<0>;
L_0x1c14ad0 .delay (20000,20000,20000) L_0x1c14ad0/d;
L_0x1c14c20/d .functor NOT 1, L_0x1c14ad0, C4<0>, C4<0>, C4<0>;
L_0x1c14c20 .delay (10000,10000,10000) L_0x1c14c20/d;
L_0x1c14ce0/d .functor NAND 1, L_0x1c14c20, L_0x1c14960, C4<1>, C4<1>;
L_0x1c14ce0 .delay (20000,20000,20000) L_0x1c14ce0/d;
L_0x1c14df0/d .functor NOT 1, L_0x1c14ce0, C4<0>, C4<0>, C4<0>;
L_0x1c14df0 .delay (10000,10000,10000) L_0x1c14df0/d;
v0x19a3580_0 .alias "a", 0 0, v0x19a4600_0;
v0x19a3620_0 .alias "b", 0 0, v0x19a4e50_0;
v0x19a36c0_0 .net "nand_ab", 0 0, L_0x1c14960; 1 drivers
v0x19a3760_0 .net "nor_ab", 0 0, L_0x1c14ad0; 1 drivers
v0x19a37e0_0 .net "nxor_ab", 0 0, L_0x1c14ce0; 1 drivers
v0x19a3880_0 .net "or_ab", 0 0, L_0x1c14c20; 1 drivers
v0x19a3960_0 .alias "result", 0 0, v0x19a54b0_0;
S_0x19a2e50 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x199f110;
 .timescale -9 -12;
L_0x1c15690/d .functor NAND 1, L_0x1c13ab0, L_0x1c19120, C4<1>, C4<1>;
L_0x1c15690 .delay (20000,20000,20000) L_0x1c15690/d;
L_0x1c15770/d .functor NOR 1, L_0x1c13ab0, L_0x1c19120, C4<0>, C4<0>;
L_0x1c15770 .delay (20000,20000,20000) L_0x1c15770/d;
L_0x1c15900/d .functor NOT 1, L_0x1c15770, C4<0>, C4<0>, C4<0>;
L_0x1c15900 .delay (10000,10000,10000) L_0x1c15900/d;
L_0x1c159f0/d .functor NAND 1, L_0x1c15900, L_0x1c15690, C4<1>, C4<1>;
L_0x1c159f0 .delay (20000,20000,20000) L_0x1c159f0/d;
L_0x1c15b30/d .functor NOT 1, L_0x1c159f0, C4<0>, C4<0>, C4<0>;
L_0x1c15b30 .delay (10000,10000,10000) L_0x1c15b30/d;
v0x19a2f40_0 .alias "a", 0 0, v0x19a50f0_0;
v0x19a2fc0_0 .alias "b", 0 0, v0x19a5170_0;
v0x19a3090_0 .net "nand_ab", 0 0, L_0x1c15690; 1 drivers
v0x19a3110_0 .net "nor_ab", 0 0, L_0x1c15770; 1 drivers
v0x19a3190_0 .net "nxor_ab", 0 0, L_0x1c159f0; 1 drivers
v0x19a3210_0 .net "or_ab", 0 0, L_0x1c15900; 1 drivers
v0x19a32d0_0 .alias "result", 0 0, v0x19a5850_0;
S_0x19a2260 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x199f110;
 .timescale -9 -12;
L_0x1c15c80/d .functor NAND 1, L_0x1c13ab0, L_0x1c19120, C4<1>, C4<1>;
L_0x1c15c80 .delay (20000,20000,20000) L_0x1c15c80/d;
L_0x1c15dd0/d .functor NOT 1, L_0x1c15c80, C4<0>, C4<0>, C4<0>;
L_0x1c15dd0 .delay (10000,10000,10000) L_0x1c15dd0/d;
v0x19a2ad0_0 .alias "a", 0 0, v0x19a50f0_0;
v0x19a2b70_0 .net "and_ab", 0 0, L_0x1c15dd0; 1 drivers
v0x19a2bf0_0 .alias "b", 0 0, v0x19a5170_0;
v0x19a2c70_0 .net "nand_ab", 0 0, L_0x1c15c80; 1 drivers
v0x19a2d50_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19a2dd0_0 .alias "result", 0 0, v0x19a55c0_0;
S_0x19a2350 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x19a2260;
 .timescale -9 -12;
L_0x1c15f00/d .functor NAND 1, L_0x1c15dd0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c15f00 .delay (20000,20000,20000) L_0x1c15f00/d;
L_0x1c15fe0/d .functor NOT 1, L_0x1c15f00, C4<0>, C4<0>, C4<0>;
L_0x1c15fe0 .delay (10000,10000,10000) L_0x1c15fe0/d;
L_0x1c160f0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c160f0 .delay (10000,10000,10000) L_0x1c160f0/d;
L_0x1c161b0/d .functor NAND 1, L_0x1c15c80, L_0x1c160f0, C4<1>, C4<1>;
L_0x1c161b0 .delay (20000,20000,20000) L_0x1c161b0/d;
L_0x1c16300/d .functor NOT 1, L_0x1c161b0, C4<0>, C4<0>, C4<0>;
L_0x1c16300 .delay (10000,10000,10000) L_0x1c16300/d;
L_0x1c163f0/d .functor NOR 1, L_0x1c16300, L_0x1c15fe0, C4<0>, C4<0>;
L_0x1c163f0 .delay (20000,20000,20000) L_0x1c163f0/d;
L_0x1c16590/d .functor NOT 1, L_0x1c163f0, C4<0>, C4<0>, C4<0>;
L_0x1c16590 .delay (10000,10000,10000) L_0x1c16590/d;
v0x19a2440_0 .net "and_in0ncom", 0 0, L_0x1c16300; 1 drivers
v0x19a24c0_0 .net "and_in1com", 0 0, L_0x1c15fe0; 1 drivers
v0x19a2540_0 .alias "in0", 0 0, v0x19a2c70_0;
v0x19a25e0_0 .alias "in1", 0 0, v0x19a2b70_0;
v0x19a2660_0 .net "nand_in0ncom", 0 0, L_0x1c161b0; 1 drivers
v0x19a2700_0 .net "nand_in1com", 0 0, L_0x1c15f00; 1 drivers
v0x19a27e0_0 .net "ncom", 0 0, L_0x1c160f0; 1 drivers
v0x19a2880_0 .net "nor_wire", 0 0, L_0x1c163f0; 1 drivers
v0x19a2920_0 .alias "result", 0 0, v0x19a55c0_0;
v0x19a29f0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19a17c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x199f110;
 .timescale -9 -12;
L_0x1c166c0/d .functor NOR 1, L_0x1c13ab0, L_0x1c19120, C4<0>, C4<0>;
L_0x1c166c0 .delay (20000,20000,20000) L_0x1c166c0/d;
L_0x1c16810/d .functor NOT 1, L_0x1c166c0, C4<0>, C4<0>, C4<0>;
L_0x1c16810 .delay (10000,10000,10000) L_0x1c16810/d;
v0x19a1f40_0 .alias "a", 0 0, v0x19a50f0_0;
v0x19a1fc0_0 .alias "b", 0 0, v0x19a5170_0;
v0x19a2060_0 .net "nor_ab", 0 0, L_0x1c166c0; 1 drivers
v0x19a20e0_0 .net "or_ab", 0 0, L_0x1c16810; 1 drivers
v0x19a2160_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19a21e0_0 .alias "result", 0 0, v0x19a5740_0;
S_0x19a18b0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19a17c0;
 .timescale -9 -12;
L_0x1c16940/d .functor NAND 1, L_0x1c16810, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c16940 .delay (20000,20000,20000) L_0x1c16940/d;
L_0x1c16a20/d .functor NOT 1, L_0x1c16940, C4<0>, C4<0>, C4<0>;
L_0x1c16a20 .delay (10000,10000,10000) L_0x1c16a20/d;
L_0x1c16b30/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c16b30 .delay (10000,10000,10000) L_0x1c16b30/d;
L_0x1c16bf0/d .functor NAND 1, L_0x1c166c0, L_0x1c16b30, C4<1>, C4<1>;
L_0x1c16bf0 .delay (20000,20000,20000) L_0x1c16bf0/d;
L_0x1c16d40/d .functor NOT 1, L_0x1c16bf0, C4<0>, C4<0>, C4<0>;
L_0x1c16d40 .delay (10000,10000,10000) L_0x1c16d40/d;
L_0x1c16e30/d .functor NOR 1, L_0x1c16d40, L_0x1c16a20, C4<0>, C4<0>;
L_0x1c16e30 .delay (20000,20000,20000) L_0x1c16e30/d;
L_0x19a2cf0/d .functor NOT 1, L_0x1c16e30, C4<0>, C4<0>, C4<0>;
L_0x19a2cf0 .delay (10000,10000,10000) L_0x19a2cf0/d;
v0x19a19a0_0 .net "and_in0ncom", 0 0, L_0x1c16d40; 1 drivers
v0x19a1a20_0 .net "and_in1com", 0 0, L_0x1c16a20; 1 drivers
v0x19a1aa0_0 .alias "in0", 0 0, v0x19a2060_0;
v0x19a1b20_0 .alias "in1", 0 0, v0x19a20e0_0;
v0x19a1ba0_0 .net "nand_in0ncom", 0 0, L_0x1c16bf0; 1 drivers
v0x19a1c20_0 .net "nand_in1com", 0 0, L_0x1c16940; 1 drivers
v0x19a1ca0_0 .net "ncom", 0 0, L_0x1c16b30; 1 drivers
v0x19a1d20_0 .net "nor_wire", 0 0, L_0x1c16e30; 1 drivers
v0x19a1df0_0 .alias "result", 0 0, v0x19a5740_0;
v0x19a1ec0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x199f200 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x199f110;
 .timescale -9 -12;
v0x19a1010_0 .alias "in0", 0 0, v0x19a54b0_0;
v0x19a10c0_0 .alias "in1", 0 0, v0x19a5850_0;
v0x19a1170_0 .alias "in2", 0 0, v0x19a55c0_0;
v0x19a1220_0 .alias "in3", 0 0, v0x19a5740_0;
v0x19a1300_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19a13b0_0 .alias "result", 0 0, v0x19a5300_0;
v0x19a1430_0 .net "sel0", 0 0, L_0x1c18b00; 1 drivers
v0x19a14b0_0 .net "sel1", 0 0, L_0x1c18bc0; 1 drivers
v0x19a1530_0 .net "sel2", 0 0, L_0x1c18cf0; 1 drivers
v0x19a15e0_0 .net "w0", 0 0, L_0x1c17400; 1 drivers
v0x19a16c0_0 .net "w1", 0 0, L_0x1c17a80; 1 drivers
v0x19a1740_0 .net "w2", 0 0, L_0x1c181d0; 1 drivers
S_0x19a08c0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x199f200;
 .timescale -9 -12;
L_0x19a9690/d .functor NAND 1, L_0x1c15b30, L_0x1c18b00, C4<1>, C4<1>;
L_0x19a9690 .delay (20000,20000,20000) L_0x19a9690/d;
L_0x19b6990/d .functor NOT 1, L_0x19a9690, C4<0>, C4<0>, C4<0>;
L_0x19b6990 .delay (10000,10000,10000) L_0x19b6990/d;
L_0x1bdd180/d .functor NOT 1, L_0x1c18b00, C4<0>, C4<0>, C4<0>;
L_0x1bdd180 .delay (10000,10000,10000) L_0x1bdd180/d;
L_0x1c170a0/d .functor NAND 1, L_0x1c14df0, L_0x1bdd180, C4<1>, C4<1>;
L_0x1c170a0 .delay (20000,20000,20000) L_0x1c170a0/d;
L_0x1c17190/d .functor NOT 1, L_0x1c170a0, C4<0>, C4<0>, C4<0>;
L_0x1c17190 .delay (10000,10000,10000) L_0x1c17190/d;
L_0x1c17280/d .functor NOR 1, L_0x1c17190, L_0x19b6990, C4<0>, C4<0>;
L_0x1c17280 .delay (20000,20000,20000) L_0x1c17280/d;
L_0x1c17400/d .functor NOT 1, L_0x1c17280, C4<0>, C4<0>, C4<0>;
L_0x1c17400 .delay (10000,10000,10000) L_0x1c17400/d;
v0x19a09b0_0 .net "and_in0ncom", 0 0, L_0x1c17190; 1 drivers
v0x19a0a70_0 .net "and_in1com", 0 0, L_0x19b6990; 1 drivers
v0x19a0b10_0 .alias "in0", 0 0, v0x19a54b0_0;
v0x19a0bb0_0 .alias "in1", 0 0, v0x19a5850_0;
v0x19a0c30_0 .net "nand_in0ncom", 0 0, L_0x1c170a0; 1 drivers
v0x19a0cd0_0 .net "nand_in1com", 0 0, L_0x19a9690; 1 drivers
v0x19a0d70_0 .net "ncom", 0 0, L_0x1bdd180; 1 drivers
v0x19a0e10_0 .net "nor_wire", 0 0, L_0x1c17280; 1 drivers
v0x19a0eb0_0 .alias "result", 0 0, v0x19a15e0_0;
v0x19a0f30_0 .alias "sel0", 0 0, v0x19a1430_0;
S_0x19a0170 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x199f200;
 .timescale -9 -12;
L_0x1c174f0/d .functor NAND 1, L_0x19a2cf0, L_0x1c18b00, C4<1>, C4<1>;
L_0x1c174f0 .delay (20000,20000,20000) L_0x1c174f0/d;
L_0x1c17590/d .functor NOT 1, L_0x1c174f0, C4<0>, C4<0>, C4<0>;
L_0x1c17590 .delay (10000,10000,10000) L_0x1c17590/d;
L_0x1c17680/d .functor NOT 1, L_0x1c18b00, C4<0>, C4<0>, C4<0>;
L_0x1c17680 .delay (10000,10000,10000) L_0x1c17680/d;
L_0x1c17720/d .functor NAND 1, L_0x1c16590, L_0x1c17680, C4<1>, C4<1>;
L_0x1c17720 .delay (20000,20000,20000) L_0x1c17720/d;
L_0x1c17810/d .functor NOT 1, L_0x1c17720, C4<0>, C4<0>, C4<0>;
L_0x1c17810 .delay (10000,10000,10000) L_0x1c17810/d;
L_0x1c17900/d .functor NOR 1, L_0x1c17810, L_0x1c17590, C4<0>, C4<0>;
L_0x1c17900 .delay (20000,20000,20000) L_0x1c17900/d;
L_0x1c17a80/d .functor NOT 1, L_0x1c17900, C4<0>, C4<0>, C4<0>;
L_0x1c17a80 .delay (10000,10000,10000) L_0x1c17a80/d;
v0x19a0260_0 .net "and_in0ncom", 0 0, L_0x1c17810; 1 drivers
v0x19a0320_0 .net "and_in1com", 0 0, L_0x1c17590; 1 drivers
v0x19a03c0_0 .alias "in0", 0 0, v0x19a55c0_0;
v0x19a0460_0 .alias "in1", 0 0, v0x19a5740_0;
v0x19a04e0_0 .net "nand_in0ncom", 0 0, L_0x1c17720; 1 drivers
v0x19a0580_0 .net "nand_in1com", 0 0, L_0x1c174f0; 1 drivers
v0x19a0620_0 .net "ncom", 0 0, L_0x1c17680; 1 drivers
v0x19a06c0_0 .net "nor_wire", 0 0, L_0x1c17900; 1 drivers
v0x19a0760_0 .alias "result", 0 0, v0x19a16c0_0;
v0x19a07e0_0 .alias "sel0", 0 0, v0x19a1430_0;
S_0x199fa20 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x199f200;
 .timescale -9 -12;
L_0x1c17b70/d .functor NAND 1, L_0x1c17a80, L_0x1c18bc0, C4<1>, C4<1>;
L_0x1c17b70 .delay (20000,20000,20000) L_0x1c17b70/d;
L_0x1c17ca0/d .functor NOT 1, L_0x1c17b70, C4<0>, C4<0>, C4<0>;
L_0x1c17ca0 .delay (10000,10000,10000) L_0x1c17ca0/d;
L_0x1c17d90/d .functor NOT 1, L_0x1c18bc0, C4<0>, C4<0>, C4<0>;
L_0x1c17d90 .delay (10000,10000,10000) L_0x1c17d90/d;
L_0x1c17e30/d .functor NAND 1, L_0x1c17400, L_0x1c17d90, C4<1>, C4<1>;
L_0x1c17e30 .delay (20000,20000,20000) L_0x1c17e30/d;
L_0x1c17f60/d .functor NOT 1, L_0x1c17e30, C4<0>, C4<0>, C4<0>;
L_0x1c17f60 .delay (10000,10000,10000) L_0x1c17f60/d;
L_0x1c18050/d .functor NOR 1, L_0x1c17f60, L_0x1c17ca0, C4<0>, C4<0>;
L_0x1c18050 .delay (20000,20000,20000) L_0x1c18050/d;
L_0x1c181d0/d .functor NOT 1, L_0x1c18050, C4<0>, C4<0>, C4<0>;
L_0x1c181d0 .delay (10000,10000,10000) L_0x1c181d0/d;
v0x199fb10_0 .net "and_in0ncom", 0 0, L_0x1c17f60; 1 drivers
v0x199fbd0_0 .net "and_in1com", 0 0, L_0x1c17ca0; 1 drivers
v0x199fc70_0 .alias "in0", 0 0, v0x19a15e0_0;
v0x199fd10_0 .alias "in1", 0 0, v0x19a16c0_0;
v0x199fd90_0 .net "nand_in0ncom", 0 0, L_0x1c17e30; 1 drivers
v0x199fe30_0 .net "nand_in1com", 0 0, L_0x1c17b70; 1 drivers
v0x199fed0_0 .net "ncom", 0 0, L_0x1c17d90; 1 drivers
v0x199ff70_0 .net "nor_wire", 0 0, L_0x1c18050; 1 drivers
v0x19a0010_0 .alias "result", 0 0, v0x19a1740_0;
v0x19a0090_0 .alias "sel0", 0 0, v0x19a14b0_0;
S_0x199f2f0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x199f200;
 .timescale -9 -12;
L_0x1c182c0/d .functor NAND 1, C4<0>, L_0x1c18cf0, C4<1>, C4<1>;
L_0x1c182c0 .delay (20000,20000,20000) L_0x1c182c0/d;
L_0x1c18400/d .functor NOT 1, L_0x1c182c0, C4<0>, C4<0>, C4<0>;
L_0x1c18400 .delay (10000,10000,10000) L_0x1c18400/d;
L_0x1c18510/d .functor NOT 1, L_0x1c18cf0, C4<0>, C4<0>, C4<0>;
L_0x1c18510 .delay (10000,10000,10000) L_0x1c18510/d;
L_0x1c185d0/d .functor NAND 1, L_0x1c181d0, L_0x1c18510, C4<1>, C4<1>;
L_0x1c185d0 .delay (20000,20000,20000) L_0x1c185d0/d;
L_0x1c18720/d .functor NOT 1, L_0x1c185d0, C4<0>, C4<0>, C4<0>;
L_0x1c18720 .delay (10000,10000,10000) L_0x1c18720/d;
L_0x1c18830/d .functor NOR 1, L_0x1c18720, L_0x1c18400, C4<0>, C4<0>;
L_0x1c18830 .delay (20000,20000,20000) L_0x1c18830/d;
L_0x1c189d0/d .functor NOT 1, L_0x1c18830, C4<0>, C4<0>, C4<0>;
L_0x1c189d0 .delay (10000,10000,10000) L_0x1c189d0/d;
v0x199f3e0_0 .net "and_in0ncom", 0 0, L_0x1c18720; 1 drivers
v0x199f460_0 .net "and_in1com", 0 0, L_0x1c18400; 1 drivers
v0x199f500_0 .alias "in0", 0 0, v0x19a1740_0;
v0x199f5a0_0 .alias "in1", 0 0, v0x19a1300_0;
v0x199f620_0 .net "nand_in0ncom", 0 0, L_0x1c185d0; 1 drivers
v0x199f6c0_0 .net "nand_in1com", 0 0, L_0x1c182c0; 1 drivers
v0x199f7a0_0 .net "ncom", 0 0, L_0x1c18510; 1 drivers
v0x199f840_0 .net "nor_wire", 0 0, L_0x1c18830; 1 drivers
v0x199f8e0_0 .alias "result", 0 0, v0x19a5300_0;
v0x199f980_0 .alias "sel0", 0 0, v0x19a1530_0;
S_0x1998660 .scope generate, "ALU32[11]" "ALU32[11]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x1997058 .param/l "i" 2 105, +C4<01011>;
S_0x1998790 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1998660;
 .timescale -9 -12;
L_0x1c18f90/d .functor NOT 1, L_0x1c13960, C4<0>, C4<0>, C4<0>;
L_0x1c18f90 .delay (10000,10000,10000) L_0x1c18f90/d;
v0x199e4e0_0 .net "carryin", 0 0, L_0x1c19260; 1 drivers
v0x199e580_0 .net "carryout", 0 0, L_0x1c1aaf0; 1 drivers
v0x199e600_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x199e680_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x199e700_0 .net "notB", 0 0, L_0x1c18f90; 1 drivers
v0x199e780_0 .net "operandA", 0 0, L_0x1c138c0; 1 drivers
v0x199e800_0 .net "operandB", 0 0, L_0x1c13960; 1 drivers
v0x199e910_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x199e990_0 .net "result", 0 0, L_0x1c1e5e0; 1 drivers
v0x199ea60_0 .net "trueB", 0 0, L_0x1c19930; 1 drivers
v0x199eb40_0 .net "wAddSub", 0 0, L_0x1c1a450; 1 drivers
v0x199ec50_0 .net "wNandAnd", 0 0, L_0x1c1bbb0; 1 drivers
v0x199edd0_0 .net "wNorOr", 0 0, L_0x1c1c5f0; 1 drivers
v0x199eee0_0 .net "wXor", 0 0, L_0x1c1b150; 1 drivers
L_0x1c1e710 .part v0x1a11260_0, 0, 1;
L_0x1a112e0 .part v0x1a11260_0, 1, 1;
L_0x1a11410 .part v0x1a11260_0, 2, 1;
S_0x199dd10 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1998790;
 .timescale -9 -12;
L_0x1c19090/d .functor NAND 1, L_0x1c18f90, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c19090 .delay (20000,20000,20000) L_0x1c19090/d;
L_0x1c19440/d .functor NOT 1, L_0x1c19090, C4<0>, C4<0>, C4<0>;
L_0x1c19440 .delay (10000,10000,10000) L_0x1c19440/d;
L_0x1c19500/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c19500 .delay (10000,10000,10000) L_0x1c19500/d;
L_0x1c195c0/d .functor NAND 1, L_0x1c13960, L_0x1c19500, C4<1>, C4<1>;
L_0x1c195c0 .delay (20000,20000,20000) L_0x1c195c0/d;
L_0x1c19680/d .functor NOT 1, L_0x1c195c0, C4<0>, C4<0>, C4<0>;
L_0x1c19680 .delay (10000,10000,10000) L_0x1c19680/d;
L_0x1c19790/d .functor NOR 1, L_0x1c19680, L_0x1c19440, C4<0>, C4<0>;
L_0x1c19790 .delay (20000,20000,20000) L_0x1c19790/d;
L_0x1c19930/d .functor NOT 1, L_0x1c19790, C4<0>, C4<0>, C4<0>;
L_0x1c19930 .delay (10000,10000,10000) L_0x1c19930/d;
v0x199de00_0 .net "and_in0ncom", 0 0, L_0x1c19680; 1 drivers
v0x199dec0_0 .net "and_in1com", 0 0, L_0x1c19440; 1 drivers
v0x199df60_0 .alias "in0", 0 0, v0x199e800_0;
v0x199dfe0_0 .alias "in1", 0 0, v0x199e700_0;
v0x199e060_0 .net "nand_in0ncom", 0 0, L_0x1c195c0; 1 drivers
v0x199e100_0 .net "nand_in1com", 0 0, L_0x1c19090; 1 drivers
v0x199e1a0_0 .net "ncom", 0 0, L_0x1c19500; 1 drivers
v0x199e240_0 .net "nor_wire", 0 0, L_0x1c19790; 1 drivers
v0x199e330_0 .alias "result", 0 0, v0x199ea60_0;
v0x199e400_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x199ca20 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1998790;
 .timescale -9 -12;
L_0x1c1a560/d .functor NAND 1, L_0x1c138c0, L_0x1c19930, C4<1>, C4<1>;
L_0x1c1a560 .delay (20000,20000,20000) L_0x1c1a560/d;
L_0x1c1a6f0/d .functor NOT 1, L_0x1c1a560, C4<0>, C4<0>, C4<0>;
L_0x1c1a6f0 .delay (10000,10000,10000) L_0x1c1a6f0/d;
L_0x1c1a7e0/d .functor NAND 1, L_0x1c19260, L_0x1c19eb0, C4<1>, C4<1>;
L_0x1c1a7e0 .delay (20000,20000,20000) L_0x1c1a7e0/d;
L_0x1c1a8a0/d .functor NOT 1, L_0x1c1a7e0, C4<0>, C4<0>, C4<0>;
L_0x1c1a8a0 .delay (10000,10000,10000) L_0x1c1a8a0/d;
L_0x1c1a9b0/d .functor NOR 1, L_0x1c1a8a0, L_0x1c1a6f0, C4<0>, C4<0>;
L_0x1c1a9b0 .delay (20000,20000,20000) L_0x1c1a9b0/d;
L_0x1c1aaf0/d .functor NOT 1, L_0x1c1a9b0, C4<0>, C4<0>, C4<0>;
L_0x1c1aaf0 .delay (10000,10000,10000) L_0x1c1aaf0/d;
v0x199d600_0 .alias "a", 0 0, v0x199e780_0;
v0x199d710_0 .net "and_ab", 0 0, L_0x1c1a6f0; 1 drivers
v0x199d7b0_0 .net "and_xor_ab_c", 0 0, L_0x1c1a8a0; 1 drivers
v0x199d850_0 .alias "b", 0 0, v0x199ea60_0;
v0x199d8d0_0 .alias "carryin", 0 0, v0x199e4e0_0;
v0x199d950_0 .alias "carryout", 0 0, v0x199e580_0;
v0x199da10_0 .net "nand_ab", 0 0, L_0x1c1a560; 1 drivers
v0x199da90_0 .net "nand_xor_ab_c", 0 0, L_0x1c1a7e0; 1 drivers
v0x199db10_0 .net "nco", 0 0, L_0x1c1a9b0; 1 drivers
v0x199dbb0_0 .alias "sum", 0 0, v0x199eb40_0;
v0x199dc90_0 .net "xor_ab", 0 0, L_0x1c19eb0; 1 drivers
S_0x199d0b0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x199ca20;
 .timescale -9 -12;
L_0x1c19aa0/d .functor NAND 1, L_0x1c138c0, L_0x1c19930, C4<1>, C4<1>;
L_0x1c19aa0 .delay (20000,20000,20000) L_0x1c19aa0/d;
L_0x1c19b80/d .functor NOR 1, L_0x1c138c0, L_0x1c19930, C4<0>, C4<0>;
L_0x1c19b80 .delay (20000,20000,20000) L_0x1c19b80/d;
L_0x1c19c40/d .functor NOT 1, L_0x1c19b80, C4<0>, C4<0>, C4<0>;
L_0x1c19c40 .delay (10000,10000,10000) L_0x1c19c40/d;
L_0x1c19d50/d .functor NAND 1, L_0x1c19c40, L_0x1c19aa0, C4<1>, C4<1>;
L_0x1c19d50 .delay (20000,20000,20000) L_0x1c19d50/d;
L_0x1c19eb0/d .functor NOT 1, L_0x1c19d50, C4<0>, C4<0>, C4<0>;
L_0x1c19eb0 .delay (10000,10000,10000) L_0x1c19eb0/d;
v0x199d1a0_0 .alias "a", 0 0, v0x199e780_0;
v0x199d240_0 .alias "b", 0 0, v0x199ea60_0;
v0x199d2e0_0 .net "nand_ab", 0 0, L_0x1c19aa0; 1 drivers
v0x199d380_0 .net "nor_ab", 0 0, L_0x1c19b80; 1 drivers
v0x199d400_0 .net "nxor_ab", 0 0, L_0x1c19d50; 1 drivers
v0x199d4a0_0 .net "or_ab", 0 0, L_0x1c19c40; 1 drivers
v0x199d580_0 .alias "result", 0 0, v0x199dc90_0;
S_0x199cb10 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x199ca20;
 .timescale -9 -12;
L_0x1c19fc0/d .functor NAND 1, L_0x1c19eb0, L_0x1c19260, C4<1>, C4<1>;
L_0x1c19fc0 .delay (20000,20000,20000) L_0x1c19fc0/d;
L_0x1c1a130/d .functor NOR 1, L_0x1c19eb0, L_0x1c19260, C4<0>, C4<0>;
L_0x1c1a130 .delay (20000,20000,20000) L_0x1c1a130/d;
L_0x1c1a280/d .functor NOT 1, L_0x1c1a130, C4<0>, C4<0>, C4<0>;
L_0x1c1a280 .delay (10000,10000,10000) L_0x1c1a280/d;
L_0x1c1a340/d .functor NAND 1, L_0x1c1a280, L_0x1c19fc0, C4<1>, C4<1>;
L_0x1c1a340 .delay (20000,20000,20000) L_0x1c1a340/d;
L_0x1c1a450/d .functor NOT 1, L_0x1c1a340, C4<0>, C4<0>, C4<0>;
L_0x1c1a450 .delay (10000,10000,10000) L_0x1c1a450/d;
v0x199cc00_0 .alias "a", 0 0, v0x199dc90_0;
v0x199cca0_0 .alias "b", 0 0, v0x199e4e0_0;
v0x199cd40_0 .net "nand_ab", 0 0, L_0x1c19fc0; 1 drivers
v0x199cde0_0 .net "nor_ab", 0 0, L_0x1c1a130; 1 drivers
v0x199ce60_0 .net "nxor_ab", 0 0, L_0x1c1a340; 1 drivers
v0x199cf00_0 .net "or_ab", 0 0, L_0x1c1a280; 1 drivers
v0x199cfe0_0 .alias "result", 0 0, v0x199eb40_0;
S_0x199c4d0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1998790;
 .timescale -9 -12;
L_0x1c1acb0/d .functor NAND 1, L_0x1c138c0, L_0x1c13960, C4<1>, C4<1>;
L_0x1c1acb0 .delay (20000,20000,20000) L_0x1c1acb0/d;
L_0x1c1ad90/d .functor NOR 1, L_0x1c138c0, L_0x1c13960, C4<0>, C4<0>;
L_0x1c1ad90 .delay (20000,20000,20000) L_0x1c1ad90/d;
L_0x1c1af20/d .functor NOT 1, L_0x1c1ad90, C4<0>, C4<0>, C4<0>;
L_0x1c1af20 .delay (10000,10000,10000) L_0x1c1af20/d;
L_0x1c1b010/d .functor NAND 1, L_0x1c1af20, L_0x1c1acb0, C4<1>, C4<1>;
L_0x1c1b010 .delay (20000,20000,20000) L_0x1c1b010/d;
L_0x1c1b150/d .functor NOT 1, L_0x1c1b010, C4<0>, C4<0>, C4<0>;
L_0x1c1b150 .delay (10000,10000,10000) L_0x1c1b150/d;
v0x199c5c0_0 .alias "a", 0 0, v0x199e780_0;
v0x199c640_0 .alias "b", 0 0, v0x199e800_0;
v0x199c710_0 .net "nand_ab", 0 0, L_0x1c1acb0; 1 drivers
v0x199c790_0 .net "nor_ab", 0 0, L_0x1c1ad90; 1 drivers
v0x199c810_0 .net "nxor_ab", 0 0, L_0x1c1b010; 1 drivers
v0x199c890_0 .net "or_ab", 0 0, L_0x1c1af20; 1 drivers
v0x199c950_0 .alias "result", 0 0, v0x199eee0_0;
S_0x199b8e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1998790;
 .timescale -9 -12;
L_0x1c1b2a0/d .functor NAND 1, L_0x1c138c0, L_0x1c13960, C4<1>, C4<1>;
L_0x1c1b2a0 .delay (20000,20000,20000) L_0x1c1b2a0/d;
L_0x1c1b3f0/d .functor NOT 1, L_0x1c1b2a0, C4<0>, C4<0>, C4<0>;
L_0x1c1b3f0 .delay (10000,10000,10000) L_0x1c1b3f0/d;
v0x199c150_0 .alias "a", 0 0, v0x199e780_0;
v0x199c1f0_0 .net "and_ab", 0 0, L_0x1c1b3f0; 1 drivers
v0x199c270_0 .alias "b", 0 0, v0x199e800_0;
v0x199c2f0_0 .net "nand_ab", 0 0, L_0x1c1b2a0; 1 drivers
v0x199c3d0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x199c450_0 .alias "result", 0 0, v0x199ec50_0;
S_0x199b9d0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x199b8e0;
 .timescale -9 -12;
L_0x1c1b520/d .functor NAND 1, L_0x1c1b3f0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c1b520 .delay (20000,20000,20000) L_0x1c1b520/d;
L_0x1c1b600/d .functor NOT 1, L_0x1c1b520, C4<0>, C4<0>, C4<0>;
L_0x1c1b600 .delay (10000,10000,10000) L_0x1c1b600/d;
L_0x1c1b710/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1b710 .delay (10000,10000,10000) L_0x1c1b710/d;
L_0x1c1b7d0/d .functor NAND 1, L_0x1c1b2a0, L_0x1c1b710, C4<1>, C4<1>;
L_0x1c1b7d0 .delay (20000,20000,20000) L_0x1c1b7d0/d;
L_0x1c1b920/d .functor NOT 1, L_0x1c1b7d0, C4<0>, C4<0>, C4<0>;
L_0x1c1b920 .delay (10000,10000,10000) L_0x1c1b920/d;
L_0x1c1ba10/d .functor NOR 1, L_0x1c1b920, L_0x1c1b600, C4<0>, C4<0>;
L_0x1c1ba10 .delay (20000,20000,20000) L_0x1c1ba10/d;
L_0x1c1bbb0/d .functor NOT 1, L_0x1c1ba10, C4<0>, C4<0>, C4<0>;
L_0x1c1bbb0 .delay (10000,10000,10000) L_0x1c1bbb0/d;
v0x199bac0_0 .net "and_in0ncom", 0 0, L_0x1c1b920; 1 drivers
v0x199bb40_0 .net "and_in1com", 0 0, L_0x1c1b600; 1 drivers
v0x199bbc0_0 .alias "in0", 0 0, v0x199c2f0_0;
v0x199bc60_0 .alias "in1", 0 0, v0x199c1f0_0;
v0x199bce0_0 .net "nand_in0ncom", 0 0, L_0x1c1b7d0; 1 drivers
v0x199bd80_0 .net "nand_in1com", 0 0, L_0x1c1b520; 1 drivers
v0x199be60_0 .net "ncom", 0 0, L_0x1c1b710; 1 drivers
v0x199bf00_0 .net "nor_wire", 0 0, L_0x1c1ba10; 1 drivers
v0x199bfa0_0 .alias "result", 0 0, v0x199ec50_0;
v0x199c070_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x199ae40 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1998790;
 .timescale -9 -12;
L_0x1c1bce0/d .functor NOR 1, L_0x1c138c0, L_0x1c13960, C4<0>, C4<0>;
L_0x1c1bce0 .delay (20000,20000,20000) L_0x1c1bce0/d;
L_0x1c1be30/d .functor NOT 1, L_0x1c1bce0, C4<0>, C4<0>, C4<0>;
L_0x1c1be30 .delay (10000,10000,10000) L_0x1c1be30/d;
v0x199b5c0_0 .alias "a", 0 0, v0x199e780_0;
v0x199b640_0 .alias "b", 0 0, v0x199e800_0;
v0x199b6e0_0 .net "nor_ab", 0 0, L_0x1c1bce0; 1 drivers
v0x199b760_0 .net "or_ab", 0 0, L_0x1c1be30; 1 drivers
v0x199b7e0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x199b860_0 .alias "result", 0 0, v0x199edd0_0;
S_0x199af30 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x199ae40;
 .timescale -9 -12;
L_0x1c1bf60/d .functor NAND 1, L_0x1c1be30, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c1bf60 .delay (20000,20000,20000) L_0x1c1bf60/d;
L_0x1c1c040/d .functor NOT 1, L_0x1c1bf60, C4<0>, C4<0>, C4<0>;
L_0x1c1c040 .delay (10000,10000,10000) L_0x1c1c040/d;
L_0x1c1c150/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1c150 .delay (10000,10000,10000) L_0x1c1c150/d;
L_0x1c1c210/d .functor NAND 1, L_0x1c1bce0, L_0x1c1c150, C4<1>, C4<1>;
L_0x1c1c210 .delay (20000,20000,20000) L_0x1c1c210/d;
L_0x1c1c360/d .functor NOT 1, L_0x1c1c210, C4<0>, C4<0>, C4<0>;
L_0x1c1c360 .delay (10000,10000,10000) L_0x1c1c360/d;
L_0x1c1c450/d .functor NOR 1, L_0x1c1c360, L_0x1c1c040, C4<0>, C4<0>;
L_0x1c1c450 .delay (20000,20000,20000) L_0x1c1c450/d;
L_0x1c1c5f0/d .functor NOT 1, L_0x1c1c450, C4<0>, C4<0>, C4<0>;
L_0x1c1c5f0 .delay (10000,10000,10000) L_0x1c1c5f0/d;
v0x199b020_0 .net "and_in0ncom", 0 0, L_0x1c1c360; 1 drivers
v0x199b0a0_0 .net "and_in1com", 0 0, L_0x1c1c040; 1 drivers
v0x199b120_0 .alias "in0", 0 0, v0x199b6e0_0;
v0x199b1a0_0 .alias "in1", 0 0, v0x199b760_0;
v0x199b220_0 .net "nand_in0ncom", 0 0, L_0x1c1c210; 1 drivers
v0x199b2a0_0 .net "nand_in1com", 0 0, L_0x1c1bf60; 1 drivers
v0x199b320_0 .net "ncom", 0 0, L_0x1c1c150; 1 drivers
v0x199b3a0_0 .net "nor_wire", 0 0, L_0x1c1c450; 1 drivers
v0x199b470_0 .alias "result", 0 0, v0x199edd0_0;
v0x199b540_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1998880 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1998790;
 .timescale -9 -12;
v0x199a690_0 .alias "in0", 0 0, v0x199eb40_0;
v0x199a740_0 .alias "in1", 0 0, v0x199eee0_0;
v0x199a7f0_0 .alias "in2", 0 0, v0x199ec50_0;
v0x199a8a0_0 .alias "in3", 0 0, v0x199edd0_0;
v0x199a980_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x199aa30_0 .alias "result", 0 0, v0x199e990_0;
v0x199aab0_0 .net "sel0", 0 0, L_0x1c1e710; 1 drivers
v0x199ab30_0 .net "sel1", 0 0, L_0x1a112e0; 1 drivers
v0x199abb0_0 .net "sel2", 0 0, L_0x1a11410; 1 drivers
v0x199ac60_0 .net "w0", 0 0, L_0x1c1cdb0; 1 drivers
v0x199ad40_0 .net "w1", 0 0, L_0x1c1d530; 1 drivers
v0x199adc0_0 .net "w2", 0 0, L_0x1c1dd80; 1 drivers
S_0x1999f40 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1998880;
 .timescale -9 -12;
L_0x1c1c720/d .functor NAND 1, L_0x1c1b150, L_0x1c1e710, C4<1>, C4<1>;
L_0x1c1c720 .delay (20000,20000,20000) L_0x1c1c720/d;
L_0x1c1c800/d .functor NOT 1, L_0x1c1c720, C4<0>, C4<0>, C4<0>;
L_0x1c1c800 .delay (10000,10000,10000) L_0x1c1c800/d;
L_0x1c1c910/d .functor NOT 1, L_0x1c1e710, C4<0>, C4<0>, C4<0>;
L_0x1c1c910 .delay (10000,10000,10000) L_0x1c1c910/d;
L_0x1c1ca60/d .functor NAND 1, L_0x1c1a450, L_0x1c1c910, C4<1>, C4<1>;
L_0x1c1ca60 .delay (20000,20000,20000) L_0x1c1ca60/d;
L_0x1c1cb20/d .functor NOT 1, L_0x1c1ca60, C4<0>, C4<0>, C4<0>;
L_0x1c1cb20 .delay (10000,10000,10000) L_0x1c1cb20/d;
L_0x1c1cc10/d .functor NOR 1, L_0x1c1cb20, L_0x1c1c800, C4<0>, C4<0>;
L_0x1c1cc10 .delay (20000,20000,20000) L_0x1c1cc10/d;
L_0x1c1cdb0/d .functor NOT 1, L_0x1c1cc10, C4<0>, C4<0>, C4<0>;
L_0x1c1cdb0 .delay (10000,10000,10000) L_0x1c1cdb0/d;
v0x199a030_0 .net "and_in0ncom", 0 0, L_0x1c1cb20; 1 drivers
v0x199a0f0_0 .net "and_in1com", 0 0, L_0x1c1c800; 1 drivers
v0x199a190_0 .alias "in0", 0 0, v0x199eb40_0;
v0x199a230_0 .alias "in1", 0 0, v0x199eee0_0;
v0x199a2b0_0 .net "nand_in0ncom", 0 0, L_0x1c1ca60; 1 drivers
v0x199a350_0 .net "nand_in1com", 0 0, L_0x1c1c720; 1 drivers
v0x199a3f0_0 .net "ncom", 0 0, L_0x1c1c910; 1 drivers
v0x199a490_0 .net "nor_wire", 0 0, L_0x1c1cc10; 1 drivers
v0x199a530_0 .alias "result", 0 0, v0x199ac60_0;
v0x199a5b0_0 .alias "sel0", 0 0, v0x199aab0_0;
S_0x19997f0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1998880;
 .timescale -9 -12;
L_0x1c1cee0/d .functor NAND 1, L_0x1c1c5f0, L_0x1c1e710, C4<1>, C4<1>;
L_0x1c1cee0 .delay (20000,20000,20000) L_0x1c1cee0/d;
L_0x1c1cfc0/d .functor NOT 1, L_0x1c1cee0, C4<0>, C4<0>, C4<0>;
L_0x1c1cfc0 .delay (10000,10000,10000) L_0x1c1cfc0/d;
L_0x1c1d0d0/d .functor NOT 1, L_0x1c1e710, C4<0>, C4<0>, C4<0>;
L_0x1c1d0d0 .delay (10000,10000,10000) L_0x1c1d0d0/d;
L_0x1c1d190/d .functor NAND 1, L_0x1c1bbb0, L_0x1c1d0d0, C4<1>, C4<1>;
L_0x1c1d190 .delay (20000,20000,20000) L_0x1c1d190/d;
L_0x1c1d2a0/d .functor NOT 1, L_0x1c1d190, C4<0>, C4<0>, C4<0>;
L_0x1c1d2a0 .delay (10000,10000,10000) L_0x1c1d2a0/d;
L_0x1c1d390/d .functor NOR 1, L_0x1c1d2a0, L_0x1c1cfc0, C4<0>, C4<0>;
L_0x1c1d390 .delay (20000,20000,20000) L_0x1c1d390/d;
L_0x1c1d530/d .functor NOT 1, L_0x1c1d390, C4<0>, C4<0>, C4<0>;
L_0x1c1d530 .delay (10000,10000,10000) L_0x1c1d530/d;
v0x19998e0_0 .net "and_in0ncom", 0 0, L_0x1c1d2a0; 1 drivers
v0x19999a0_0 .net "and_in1com", 0 0, L_0x1c1cfc0; 1 drivers
v0x1999a40_0 .alias "in0", 0 0, v0x199ec50_0;
v0x1999ae0_0 .alias "in1", 0 0, v0x199edd0_0;
v0x1999b60_0 .net "nand_in0ncom", 0 0, L_0x1c1d190; 1 drivers
v0x1999c00_0 .net "nand_in1com", 0 0, L_0x1c1cee0; 1 drivers
v0x1999ca0_0 .net "ncom", 0 0, L_0x1c1d0d0; 1 drivers
v0x1999d40_0 .net "nor_wire", 0 0, L_0x1c1d390; 1 drivers
v0x1999de0_0 .alias "result", 0 0, v0x199ad40_0;
v0x1999e60_0 .alias "sel0", 0 0, v0x199aab0_0;
S_0x19990a0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1998880;
 .timescale -9 -12;
L_0x1c1d660/d .functor NAND 1, L_0x1c1d530, L_0x1a112e0, C4<1>, C4<1>;
L_0x1c1d660 .delay (20000,20000,20000) L_0x1c1d660/d;
L_0x1c1d7d0/d .functor NOT 1, L_0x1c1d660, C4<0>, C4<0>, C4<0>;
L_0x1c1d7d0 .delay (10000,10000,10000) L_0x1c1d7d0/d;
L_0x1c1d8e0/d .functor NOT 1, L_0x1a112e0, C4<0>, C4<0>, C4<0>;
L_0x1c1d8e0 .delay (10000,10000,10000) L_0x1c1d8e0/d;
L_0x1c1d9a0/d .functor NAND 1, L_0x1c1cdb0, L_0x1c1d8e0, C4<1>, C4<1>;
L_0x1c1d9a0 .delay (20000,20000,20000) L_0x1c1d9a0/d;
L_0x1c1daf0/d .functor NOT 1, L_0x1c1d9a0, C4<0>, C4<0>, C4<0>;
L_0x1c1daf0 .delay (10000,10000,10000) L_0x1c1daf0/d;
L_0x1c1dbe0/d .functor NOR 1, L_0x1c1daf0, L_0x1c1d7d0, C4<0>, C4<0>;
L_0x1c1dbe0 .delay (20000,20000,20000) L_0x1c1dbe0/d;
L_0x1c1dd80/d .functor NOT 1, L_0x1c1dbe0, C4<0>, C4<0>, C4<0>;
L_0x1c1dd80 .delay (10000,10000,10000) L_0x1c1dd80/d;
v0x1999190_0 .net "and_in0ncom", 0 0, L_0x1c1daf0; 1 drivers
v0x1999250_0 .net "and_in1com", 0 0, L_0x1c1d7d0; 1 drivers
v0x19992f0_0 .alias "in0", 0 0, v0x199ac60_0;
v0x1999390_0 .alias "in1", 0 0, v0x199ad40_0;
v0x1999410_0 .net "nand_in0ncom", 0 0, L_0x1c1d9a0; 1 drivers
v0x19994b0_0 .net "nand_in1com", 0 0, L_0x1c1d660; 1 drivers
v0x1999550_0 .net "ncom", 0 0, L_0x1c1d8e0; 1 drivers
v0x19995f0_0 .net "nor_wire", 0 0, L_0x1c1dbe0; 1 drivers
v0x1999690_0 .alias "result", 0 0, v0x199adc0_0;
v0x1999710_0 .alias "sel0", 0 0, v0x199ab30_0;
S_0x1998970 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1998880;
 .timescale -9 -12;
L_0x1c1deb0/d .functor NAND 1, C4<0>, L_0x1a11410, C4<1>, C4<1>;
L_0x1c1deb0 .delay (20000,20000,20000) L_0x1c1deb0/d;
L_0x1c1e030/d .functor NOT 1, L_0x1c1deb0, C4<0>, C4<0>, C4<0>;
L_0x1c1e030 .delay (10000,10000,10000) L_0x1c1e030/d;
L_0x1c1e140/d .functor NOT 1, L_0x1a11410, C4<0>, C4<0>, C4<0>;
L_0x1c1e140 .delay (10000,10000,10000) L_0x1c1e140/d;
L_0x1c1e200/d .functor NAND 1, L_0x1c1dd80, L_0x1c1e140, C4<1>, C4<1>;
L_0x1c1e200 .delay (20000,20000,20000) L_0x1c1e200/d;
L_0x1c1e350/d .functor NOT 1, L_0x1c1e200, C4<0>, C4<0>, C4<0>;
L_0x1c1e350 .delay (10000,10000,10000) L_0x1c1e350/d;
L_0x1c1e440/d .functor NOR 1, L_0x1c1e350, L_0x1c1e030, C4<0>, C4<0>;
L_0x1c1e440 .delay (20000,20000,20000) L_0x1c1e440/d;
L_0x1c1e5e0/d .functor NOT 1, L_0x1c1e440, C4<0>, C4<0>, C4<0>;
L_0x1c1e5e0 .delay (10000,10000,10000) L_0x1c1e5e0/d;
v0x1998a60_0 .net "and_in0ncom", 0 0, L_0x1c1e350; 1 drivers
v0x1998ae0_0 .net "and_in1com", 0 0, L_0x1c1e030; 1 drivers
v0x1998b80_0 .alias "in0", 0 0, v0x199adc0_0;
v0x1998c20_0 .alias "in1", 0 0, v0x199a980_0;
v0x1998ca0_0 .net "nand_in0ncom", 0 0, L_0x1c1e200; 1 drivers
v0x1998d40_0 .net "nand_in1com", 0 0, L_0x1c1deb0; 1 drivers
v0x1998e20_0 .net "ncom", 0 0, L_0x1c1e140; 1 drivers
v0x1998ec0_0 .net "nor_wire", 0 0, L_0x1c1e440; 1 drivers
v0x1998f60_0 .alias "result", 0 0, v0x199e990_0;
v0x1999000_0 .alias "sel0", 0 0, v0x199abb0_0;
S_0x1991ce0 .scope generate, "ALU32[12]" "ALU32[12]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19906d8 .param/l "i" 2 105, +C4<01100>;
S_0x1991e10 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1991ce0;
 .timescale -9 -12;
L_0x199c370/d .functor NOT 1, L_0x1c24be0, C4<0>, C4<0>, C4<0>;
L_0x199c370 .delay (10000,10000,10000) L_0x199c370/d;
v0x1997b60_0 .net "carryin", 0 0, L_0x1c24c80; 1 drivers
v0x1997c00_0 .net "carryout", 0 0, L_0x1c20950; 1 drivers
v0x1997c80_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x1997d00_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x1997d80_0 .net "notB", 0 0, L_0x199c370; 1 drivers
v0x1997e00_0 .net "operandA", 0 0, L_0x1c1f260; 1 drivers
v0x1997e80_0 .net "operandB", 0 0, L_0x1c24be0; 1 drivers
v0x1997f90_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1998010_0 .net "result", 0 0, L_0x1c24440; 1 drivers
v0x19980e0_0 .net "trueB", 0 0, L_0x1c1f7e0; 1 drivers
v0x19981c0_0 .net "wAddSub", 0 0, L_0x1c20280; 1 drivers
v0x19982d0_0 .net "wNandAnd", 0 0, L_0x1c21a10; 1 drivers
v0x1998450_0 .net "wNorOr", 0 0, L_0x1c22450; 1 drivers
v0x1998560_0 .net "wXor", 0 0, L_0x1c20fb0; 1 drivers
L_0x1c24570 .part v0x1a11260_0, 0, 1;
L_0x1c24630 .part v0x1a11260_0, 1, 1;
L_0x1c24760 .part v0x1a11260_0, 2, 1;
S_0x1997390 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1991e10;
 .timescale -9 -12;
L_0x1c19360/d .functor NAND 1, L_0x199c370, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c19360 .delay (20000,20000,20000) L_0x1c19360/d;
L_0x1c1f380/d .functor NOT 1, L_0x1c19360, C4<0>, C4<0>, C4<0>;
L_0x1c1f380 .delay (10000,10000,10000) L_0x1c1f380/d;
L_0x1c1f3e0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f3e0 .delay (10000,10000,10000) L_0x1c1f3e0/d;
L_0x1c1f480/d .functor NAND 1, L_0x1c24be0, L_0x1c1f3e0, C4<1>, C4<1>;
L_0x1c1f480 .delay (20000,20000,20000) L_0x1c1f480/d;
L_0x1c1f570/d .functor NOT 1, L_0x1c1f480, C4<0>, C4<0>, C4<0>;
L_0x1c1f570 .delay (10000,10000,10000) L_0x1c1f570/d;
L_0x1c1f660/d .functor NOR 1, L_0x1c1f570, L_0x1c1f380, C4<0>, C4<0>;
L_0x1c1f660 .delay (20000,20000,20000) L_0x1c1f660/d;
L_0x1c1f7e0/d .functor NOT 1, L_0x1c1f660, C4<0>, C4<0>, C4<0>;
L_0x1c1f7e0 .delay (10000,10000,10000) L_0x1c1f7e0/d;
v0x1997480_0 .net "and_in0ncom", 0 0, L_0x1c1f570; 1 drivers
v0x1997540_0 .net "and_in1com", 0 0, L_0x1c1f380; 1 drivers
v0x19975e0_0 .alias "in0", 0 0, v0x1997e80_0;
v0x1997660_0 .alias "in1", 0 0, v0x1997d80_0;
v0x19976e0_0 .net "nand_in0ncom", 0 0, L_0x1c1f480; 1 drivers
v0x1997780_0 .net "nand_in1com", 0 0, L_0x1c19360; 1 drivers
v0x1997820_0 .net "ncom", 0 0, L_0x1c1f3e0; 1 drivers
v0x19978c0_0 .net "nor_wire", 0 0, L_0x1c1f660; 1 drivers
v0x19979b0_0 .alias "result", 0 0, v0x19980e0_0;
v0x1997a80_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19960a0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1991e10;
 .timescale -9 -12;
L_0x1c20390/d .functor NAND 1, L_0x1c1f260, L_0x1c1f7e0, C4<1>, C4<1>;
L_0x1c20390 .delay (20000,20000,20000) L_0x1c20390/d;
L_0x1c20520/d .functor NOT 1, L_0x1c20390, C4<0>, C4<0>, C4<0>;
L_0x1c20520 .delay (10000,10000,10000) L_0x1c20520/d;
L_0x1c20610/d .functor NAND 1, L_0x1c24c80, L_0x1c1fcc0, C4<1>, C4<1>;
L_0x1c20610 .delay (20000,20000,20000) L_0x1c20610/d;
L_0x1c206d0/d .functor NOT 1, L_0x1c20610, C4<0>, C4<0>, C4<0>;
L_0x1c206d0 .delay (10000,10000,10000) L_0x1c206d0/d;
L_0x1c207e0/d .functor NOR 1, L_0x1c206d0, L_0x1c20520, C4<0>, C4<0>;
L_0x1c207e0 .delay (20000,20000,20000) L_0x1c207e0/d;
L_0x1c20950/d .functor NOT 1, L_0x1c207e0, C4<0>, C4<0>, C4<0>;
L_0x1c20950 .delay (10000,10000,10000) L_0x1c20950/d;
v0x1996c80_0 .alias "a", 0 0, v0x1997e00_0;
v0x1996d90_0 .net "and_ab", 0 0, L_0x1c20520; 1 drivers
v0x1996e30_0 .net "and_xor_ab_c", 0 0, L_0x1c206d0; 1 drivers
v0x1996ed0_0 .alias "b", 0 0, v0x19980e0_0;
v0x1996f50_0 .alias "carryin", 0 0, v0x1997b60_0;
v0x1996fd0_0 .alias "carryout", 0 0, v0x1997c00_0;
v0x1997090_0 .net "nand_ab", 0 0, L_0x1c20390; 1 drivers
v0x1997110_0 .net "nand_xor_ab_c", 0 0, L_0x1c20610; 1 drivers
v0x1997190_0 .net "nco", 0 0, L_0x1c207e0; 1 drivers
v0x1997230_0 .alias "sum", 0 0, v0x19981c0_0;
v0x1997310_0 .net "xor_ab", 0 0, L_0x1c1fcc0; 1 drivers
S_0x1996730 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19960a0;
 .timescale -9 -12;
L_0x1c1f910/d .functor NAND 1, L_0x1c1f260, L_0x1c1f7e0, C4<1>, C4<1>;
L_0x1c1f910 .delay (20000,20000,20000) L_0x1c1f910/d;
L_0x1c1f9b0/d .functor NOR 1, L_0x1c1f260, L_0x1c1f7e0, C4<0>, C4<0>;
L_0x1c1f9b0 .delay (20000,20000,20000) L_0x1c1f9b0/d;
L_0x1c1fa50/d .functor NOT 1, L_0x1c1f9b0, C4<0>, C4<0>, C4<0>;
L_0x1c1fa50 .delay (10000,10000,10000) L_0x1c1fa50/d;
L_0x1c1fb60/d .functor NAND 1, L_0x1c1fa50, L_0x1c1f910, C4<1>, C4<1>;
L_0x1c1fb60 .delay (20000,20000,20000) L_0x1c1fb60/d;
L_0x1c1fcc0/d .functor NOT 1, L_0x1c1fb60, C4<0>, C4<0>, C4<0>;
L_0x1c1fcc0 .delay (10000,10000,10000) L_0x1c1fcc0/d;
v0x1996820_0 .alias "a", 0 0, v0x1997e00_0;
v0x19968c0_0 .alias "b", 0 0, v0x19980e0_0;
v0x1996960_0 .net "nand_ab", 0 0, L_0x1c1f910; 1 drivers
v0x1996a00_0 .net "nor_ab", 0 0, L_0x1c1f9b0; 1 drivers
v0x1996a80_0 .net "nxor_ab", 0 0, L_0x1c1fb60; 1 drivers
v0x1996b20_0 .net "or_ab", 0 0, L_0x1c1fa50; 1 drivers
v0x1996c00_0 .alias "result", 0 0, v0x1997310_0;
S_0x1996190 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19960a0;
 .timescale -9 -12;
L_0x1c1fdf0/d .functor NAND 1, L_0x1c1fcc0, L_0x1c24c80, C4<1>, C4<1>;
L_0x1c1fdf0 .delay (20000,20000,20000) L_0x1c1fdf0/d;
L_0x1c1ff60/d .functor NOR 1, L_0x1c1fcc0, L_0x1c24c80, C4<0>, C4<0>;
L_0x1c1ff60 .delay (20000,20000,20000) L_0x1c1ff60/d;
L_0x1c200b0/d .functor NOT 1, L_0x1c1ff60, C4<0>, C4<0>, C4<0>;
L_0x1c200b0 .delay (10000,10000,10000) L_0x1c200b0/d;
L_0x1c20170/d .functor NAND 1, L_0x1c200b0, L_0x1c1fdf0, C4<1>, C4<1>;
L_0x1c20170 .delay (20000,20000,20000) L_0x1c20170/d;
L_0x1c20280/d .functor NOT 1, L_0x1c20170, C4<0>, C4<0>, C4<0>;
L_0x1c20280 .delay (10000,10000,10000) L_0x1c20280/d;
v0x1996280_0 .alias "a", 0 0, v0x1997310_0;
v0x1996320_0 .alias "b", 0 0, v0x1997b60_0;
v0x19963c0_0 .net "nand_ab", 0 0, L_0x1c1fdf0; 1 drivers
v0x1996460_0 .net "nor_ab", 0 0, L_0x1c1ff60; 1 drivers
v0x19964e0_0 .net "nxor_ab", 0 0, L_0x1c20170; 1 drivers
v0x1996580_0 .net "or_ab", 0 0, L_0x1c200b0; 1 drivers
v0x1996660_0 .alias "result", 0 0, v0x19981c0_0;
S_0x1995b50 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1991e10;
 .timescale -9 -12;
L_0x1c20b10/d .functor NAND 1, L_0x1c1f260, L_0x1c24be0, C4<1>, C4<1>;
L_0x1c20b10 .delay (20000,20000,20000) L_0x1c20b10/d;
L_0x1c20bf0/d .functor NOR 1, L_0x1c1f260, L_0x1c24be0, C4<0>, C4<0>;
L_0x1c20bf0 .delay (20000,20000,20000) L_0x1c20bf0/d;
L_0x1c20d80/d .functor NOT 1, L_0x1c20bf0, C4<0>, C4<0>, C4<0>;
L_0x1c20d80 .delay (10000,10000,10000) L_0x1c20d80/d;
L_0x1c20e70/d .functor NAND 1, L_0x1c20d80, L_0x1c20b10, C4<1>, C4<1>;
L_0x1c20e70 .delay (20000,20000,20000) L_0x1c20e70/d;
L_0x1c20fb0/d .functor NOT 1, L_0x1c20e70, C4<0>, C4<0>, C4<0>;
L_0x1c20fb0 .delay (10000,10000,10000) L_0x1c20fb0/d;
v0x1995c40_0 .alias "a", 0 0, v0x1997e00_0;
v0x1995cc0_0 .alias "b", 0 0, v0x1997e80_0;
v0x1995d90_0 .net "nand_ab", 0 0, L_0x1c20b10; 1 drivers
v0x1995e10_0 .net "nor_ab", 0 0, L_0x1c20bf0; 1 drivers
v0x1995e90_0 .net "nxor_ab", 0 0, L_0x1c20e70; 1 drivers
v0x1995f10_0 .net "or_ab", 0 0, L_0x1c20d80; 1 drivers
v0x1995fd0_0 .alias "result", 0 0, v0x1998560_0;
S_0x1994f60 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1991e10;
 .timescale -9 -12;
L_0x1c21100/d .functor NAND 1, L_0x1c1f260, L_0x1c24be0, C4<1>, C4<1>;
L_0x1c21100 .delay (20000,20000,20000) L_0x1c21100/d;
L_0x1c21250/d .functor NOT 1, L_0x1c21100, C4<0>, C4<0>, C4<0>;
L_0x1c21250 .delay (10000,10000,10000) L_0x1c21250/d;
v0x19957d0_0 .alias "a", 0 0, v0x1997e00_0;
v0x1995870_0 .net "and_ab", 0 0, L_0x1c21250; 1 drivers
v0x19958f0_0 .alias "b", 0 0, v0x1997e80_0;
v0x1995970_0 .net "nand_ab", 0 0, L_0x1c21100; 1 drivers
v0x1995a50_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1995ad0_0 .alias "result", 0 0, v0x19982d0_0;
S_0x1995050 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1994f60;
 .timescale -9 -12;
L_0x1c21380/d .functor NAND 1, L_0x1c21250, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c21380 .delay (20000,20000,20000) L_0x1c21380/d;
L_0x1c21460/d .functor NOT 1, L_0x1c21380, C4<0>, C4<0>, C4<0>;
L_0x1c21460 .delay (10000,10000,10000) L_0x1c21460/d;
L_0x1c21570/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c21570 .delay (10000,10000,10000) L_0x1c21570/d;
L_0x1c21630/d .functor NAND 1, L_0x1c21100, L_0x1c21570, C4<1>, C4<1>;
L_0x1c21630 .delay (20000,20000,20000) L_0x1c21630/d;
L_0x1c21780/d .functor NOT 1, L_0x1c21630, C4<0>, C4<0>, C4<0>;
L_0x1c21780 .delay (10000,10000,10000) L_0x1c21780/d;
L_0x1c21870/d .functor NOR 1, L_0x1c21780, L_0x1c21460, C4<0>, C4<0>;
L_0x1c21870 .delay (20000,20000,20000) L_0x1c21870/d;
L_0x1c21a10/d .functor NOT 1, L_0x1c21870, C4<0>, C4<0>, C4<0>;
L_0x1c21a10 .delay (10000,10000,10000) L_0x1c21a10/d;
v0x1995140_0 .net "and_in0ncom", 0 0, L_0x1c21780; 1 drivers
v0x19951c0_0 .net "and_in1com", 0 0, L_0x1c21460; 1 drivers
v0x1995240_0 .alias "in0", 0 0, v0x1995970_0;
v0x19952e0_0 .alias "in1", 0 0, v0x1995870_0;
v0x1995360_0 .net "nand_in0ncom", 0 0, L_0x1c21630; 1 drivers
v0x1995400_0 .net "nand_in1com", 0 0, L_0x1c21380; 1 drivers
v0x19954e0_0 .net "ncom", 0 0, L_0x1c21570; 1 drivers
v0x1995580_0 .net "nor_wire", 0 0, L_0x1c21870; 1 drivers
v0x1995620_0 .alias "result", 0 0, v0x19982d0_0;
v0x19956f0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19944c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1991e10;
 .timescale -9 -12;
L_0x1c21b40/d .functor NOR 1, L_0x1c1f260, L_0x1c24be0, C4<0>, C4<0>;
L_0x1c21b40 .delay (20000,20000,20000) L_0x1c21b40/d;
L_0x1c21c90/d .functor NOT 1, L_0x1c21b40, C4<0>, C4<0>, C4<0>;
L_0x1c21c90 .delay (10000,10000,10000) L_0x1c21c90/d;
v0x1994c40_0 .alias "a", 0 0, v0x1997e00_0;
v0x1994cc0_0 .alias "b", 0 0, v0x1997e80_0;
v0x1994d60_0 .net "nor_ab", 0 0, L_0x1c21b40; 1 drivers
v0x1994de0_0 .net "or_ab", 0 0, L_0x1c21c90; 1 drivers
v0x1994e60_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1994ee0_0 .alias "result", 0 0, v0x1998450_0;
S_0x19945b0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19944c0;
 .timescale -9 -12;
L_0x1c21dc0/d .functor NAND 1, L_0x1c21c90, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c21dc0 .delay (20000,20000,20000) L_0x1c21dc0/d;
L_0x1c21ea0/d .functor NOT 1, L_0x1c21dc0, C4<0>, C4<0>, C4<0>;
L_0x1c21ea0 .delay (10000,10000,10000) L_0x1c21ea0/d;
L_0x1c21fb0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c21fb0 .delay (10000,10000,10000) L_0x1c21fb0/d;
L_0x1c22070/d .functor NAND 1, L_0x1c21b40, L_0x1c21fb0, C4<1>, C4<1>;
L_0x1c22070 .delay (20000,20000,20000) L_0x1c22070/d;
L_0x1c221c0/d .functor NOT 1, L_0x1c22070, C4<0>, C4<0>, C4<0>;
L_0x1c221c0 .delay (10000,10000,10000) L_0x1c221c0/d;
L_0x1c222b0/d .functor NOR 1, L_0x1c221c0, L_0x1c21ea0, C4<0>, C4<0>;
L_0x1c222b0 .delay (20000,20000,20000) L_0x1c222b0/d;
L_0x1c22450/d .functor NOT 1, L_0x1c222b0, C4<0>, C4<0>, C4<0>;
L_0x1c22450 .delay (10000,10000,10000) L_0x1c22450/d;
v0x19946a0_0 .net "and_in0ncom", 0 0, L_0x1c221c0; 1 drivers
v0x1994720_0 .net "and_in1com", 0 0, L_0x1c21ea0; 1 drivers
v0x19947a0_0 .alias "in0", 0 0, v0x1994d60_0;
v0x1994820_0 .alias "in1", 0 0, v0x1994de0_0;
v0x19948a0_0 .net "nand_in0ncom", 0 0, L_0x1c22070; 1 drivers
v0x1994920_0 .net "nand_in1com", 0 0, L_0x1c21dc0; 1 drivers
v0x19949a0_0 .net "ncom", 0 0, L_0x1c21fb0; 1 drivers
v0x1994a20_0 .net "nor_wire", 0 0, L_0x1c222b0; 1 drivers
v0x1994af0_0 .alias "result", 0 0, v0x1998450_0;
v0x1994bc0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1991f00 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1991e10;
 .timescale -9 -12;
v0x1993d10_0 .alias "in0", 0 0, v0x19981c0_0;
v0x1993dc0_0 .alias "in1", 0 0, v0x1998560_0;
v0x1993e70_0 .alias "in2", 0 0, v0x19982d0_0;
v0x1993f20_0 .alias "in3", 0 0, v0x1998450_0;
v0x1994000_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19940b0_0 .alias "result", 0 0, v0x1998010_0;
v0x1994130_0 .net "sel0", 0 0, L_0x1c24570; 1 drivers
v0x19941b0_0 .net "sel1", 0 0, L_0x1c24630; 1 drivers
v0x1994230_0 .net "sel2", 0 0, L_0x1c24760; 1 drivers
v0x19942e0_0 .net "w0", 0 0, L_0x1c22c10; 1 drivers
v0x19943c0_0 .net "w1", 0 0, L_0x1c23390; 1 drivers
v0x1994440_0 .net "w2", 0 0, L_0x1c23be0; 1 drivers
S_0x19935c0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1991f00;
 .timescale -9 -12;
L_0x1c22580/d .functor NAND 1, L_0x1c20fb0, L_0x1c24570, C4<1>, C4<1>;
L_0x1c22580 .delay (20000,20000,20000) L_0x1c22580/d;
L_0x1c22660/d .functor NOT 1, L_0x1c22580, C4<0>, C4<0>, C4<0>;
L_0x1c22660 .delay (10000,10000,10000) L_0x1c22660/d;
L_0x1c22770/d .functor NOT 1, L_0x1c24570, C4<0>, C4<0>, C4<0>;
L_0x1c22770 .delay (10000,10000,10000) L_0x1c22770/d;
L_0x1c228c0/d .functor NAND 1, L_0x1c20280, L_0x1c22770, C4<1>, C4<1>;
L_0x1c228c0 .delay (20000,20000,20000) L_0x1c228c0/d;
L_0x1c22980/d .functor NOT 1, L_0x1c228c0, C4<0>, C4<0>, C4<0>;
L_0x1c22980 .delay (10000,10000,10000) L_0x1c22980/d;
L_0x1c22a70/d .functor NOR 1, L_0x1c22980, L_0x1c22660, C4<0>, C4<0>;
L_0x1c22a70 .delay (20000,20000,20000) L_0x1c22a70/d;
L_0x1c22c10/d .functor NOT 1, L_0x1c22a70, C4<0>, C4<0>, C4<0>;
L_0x1c22c10 .delay (10000,10000,10000) L_0x1c22c10/d;
v0x19936b0_0 .net "and_in0ncom", 0 0, L_0x1c22980; 1 drivers
v0x1993770_0 .net "and_in1com", 0 0, L_0x1c22660; 1 drivers
v0x1993810_0 .alias "in0", 0 0, v0x19981c0_0;
v0x19938b0_0 .alias "in1", 0 0, v0x1998560_0;
v0x1993930_0 .net "nand_in0ncom", 0 0, L_0x1c228c0; 1 drivers
v0x19939d0_0 .net "nand_in1com", 0 0, L_0x1c22580; 1 drivers
v0x1993a70_0 .net "ncom", 0 0, L_0x1c22770; 1 drivers
v0x1993b10_0 .net "nor_wire", 0 0, L_0x1c22a70; 1 drivers
v0x1993bb0_0 .alias "result", 0 0, v0x19942e0_0;
v0x1993c30_0 .alias "sel0", 0 0, v0x1994130_0;
S_0x1992e70 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1991f00;
 .timescale -9 -12;
L_0x1c22d40/d .functor NAND 1, L_0x1c22450, L_0x1c24570, C4<1>, C4<1>;
L_0x1c22d40 .delay (20000,20000,20000) L_0x1c22d40/d;
L_0x1c22e20/d .functor NOT 1, L_0x1c22d40, C4<0>, C4<0>, C4<0>;
L_0x1c22e20 .delay (10000,10000,10000) L_0x1c22e20/d;
L_0x1c22f30/d .functor NOT 1, L_0x1c24570, C4<0>, C4<0>, C4<0>;
L_0x1c22f30 .delay (10000,10000,10000) L_0x1c22f30/d;
L_0x1c22ff0/d .functor NAND 1, L_0x1c21a10, L_0x1c22f30, C4<1>, C4<1>;
L_0x1c22ff0 .delay (20000,20000,20000) L_0x1c22ff0/d;
L_0x1c23100/d .functor NOT 1, L_0x1c22ff0, C4<0>, C4<0>, C4<0>;
L_0x1c23100 .delay (10000,10000,10000) L_0x1c23100/d;
L_0x1c231f0/d .functor NOR 1, L_0x1c23100, L_0x1c22e20, C4<0>, C4<0>;
L_0x1c231f0 .delay (20000,20000,20000) L_0x1c231f0/d;
L_0x1c23390/d .functor NOT 1, L_0x1c231f0, C4<0>, C4<0>, C4<0>;
L_0x1c23390 .delay (10000,10000,10000) L_0x1c23390/d;
v0x1992f60_0 .net "and_in0ncom", 0 0, L_0x1c23100; 1 drivers
v0x1993020_0 .net "and_in1com", 0 0, L_0x1c22e20; 1 drivers
v0x19930c0_0 .alias "in0", 0 0, v0x19982d0_0;
v0x1993160_0 .alias "in1", 0 0, v0x1998450_0;
v0x19931e0_0 .net "nand_in0ncom", 0 0, L_0x1c22ff0; 1 drivers
v0x1993280_0 .net "nand_in1com", 0 0, L_0x1c22d40; 1 drivers
v0x1993320_0 .net "ncom", 0 0, L_0x1c22f30; 1 drivers
v0x19933c0_0 .net "nor_wire", 0 0, L_0x1c231f0; 1 drivers
v0x1993460_0 .alias "result", 0 0, v0x19943c0_0;
v0x19934e0_0 .alias "sel0", 0 0, v0x1994130_0;
S_0x1992720 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1991f00;
 .timescale -9 -12;
L_0x1c234c0/d .functor NAND 1, L_0x1c23390, L_0x1c24630, C4<1>, C4<1>;
L_0x1c234c0 .delay (20000,20000,20000) L_0x1c234c0/d;
L_0x1c23630/d .functor NOT 1, L_0x1c234c0, C4<0>, C4<0>, C4<0>;
L_0x1c23630 .delay (10000,10000,10000) L_0x1c23630/d;
L_0x1c23740/d .functor NOT 1, L_0x1c24630, C4<0>, C4<0>, C4<0>;
L_0x1c23740 .delay (10000,10000,10000) L_0x1c23740/d;
L_0x1c23800/d .functor NAND 1, L_0x1c22c10, L_0x1c23740, C4<1>, C4<1>;
L_0x1c23800 .delay (20000,20000,20000) L_0x1c23800/d;
L_0x1c23950/d .functor NOT 1, L_0x1c23800, C4<0>, C4<0>, C4<0>;
L_0x1c23950 .delay (10000,10000,10000) L_0x1c23950/d;
L_0x1c23a40/d .functor NOR 1, L_0x1c23950, L_0x1c23630, C4<0>, C4<0>;
L_0x1c23a40 .delay (20000,20000,20000) L_0x1c23a40/d;
L_0x1c23be0/d .functor NOT 1, L_0x1c23a40, C4<0>, C4<0>, C4<0>;
L_0x1c23be0 .delay (10000,10000,10000) L_0x1c23be0/d;
v0x1992810_0 .net "and_in0ncom", 0 0, L_0x1c23950; 1 drivers
v0x19928d0_0 .net "and_in1com", 0 0, L_0x1c23630; 1 drivers
v0x1992970_0 .alias "in0", 0 0, v0x19942e0_0;
v0x1992a10_0 .alias "in1", 0 0, v0x19943c0_0;
v0x1992a90_0 .net "nand_in0ncom", 0 0, L_0x1c23800; 1 drivers
v0x1992b30_0 .net "nand_in1com", 0 0, L_0x1c234c0; 1 drivers
v0x1992bd0_0 .net "ncom", 0 0, L_0x1c23740; 1 drivers
v0x1992c70_0 .net "nor_wire", 0 0, L_0x1c23a40; 1 drivers
v0x1992d10_0 .alias "result", 0 0, v0x1994440_0;
v0x1992d90_0 .alias "sel0", 0 0, v0x19941b0_0;
S_0x1991ff0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1991f00;
 .timescale -9 -12;
L_0x1c23d10/d .functor NAND 1, C4<0>, L_0x1c24760, C4<1>, C4<1>;
L_0x1c23d10 .delay (20000,20000,20000) L_0x1c23d10/d;
L_0x1c23e90/d .functor NOT 1, L_0x1c23d10, C4<0>, C4<0>, C4<0>;
L_0x1c23e90 .delay (10000,10000,10000) L_0x1c23e90/d;
L_0x1c23fa0/d .functor NOT 1, L_0x1c24760, C4<0>, C4<0>, C4<0>;
L_0x1c23fa0 .delay (10000,10000,10000) L_0x1c23fa0/d;
L_0x1c24060/d .functor NAND 1, L_0x1c23be0, L_0x1c23fa0, C4<1>, C4<1>;
L_0x1c24060 .delay (20000,20000,20000) L_0x1c24060/d;
L_0x1c241b0/d .functor NOT 1, L_0x1c24060, C4<0>, C4<0>, C4<0>;
L_0x1c241b0 .delay (10000,10000,10000) L_0x1c241b0/d;
L_0x1c242a0/d .functor NOR 1, L_0x1c241b0, L_0x1c23e90, C4<0>, C4<0>;
L_0x1c242a0 .delay (20000,20000,20000) L_0x1c242a0/d;
L_0x1c24440/d .functor NOT 1, L_0x1c242a0, C4<0>, C4<0>, C4<0>;
L_0x1c24440 .delay (10000,10000,10000) L_0x1c24440/d;
v0x19920e0_0 .net "and_in0ncom", 0 0, L_0x1c241b0; 1 drivers
v0x1992160_0 .net "and_in1com", 0 0, L_0x1c23e90; 1 drivers
v0x1992200_0 .alias "in0", 0 0, v0x1994440_0;
v0x19922a0_0 .alias "in1", 0 0, v0x1994000_0;
v0x1992320_0 .net "nand_in0ncom", 0 0, L_0x1c24060; 1 drivers
v0x19923c0_0 .net "nand_in1com", 0 0, L_0x1c23d10; 1 drivers
v0x19924a0_0 .net "ncom", 0 0, L_0x1c23fa0; 1 drivers
v0x1992540_0 .net "nor_wire", 0 0, L_0x1c242a0; 1 drivers
v0x19925e0_0 .alias "result", 0 0, v0x1998010_0;
v0x1992680_0 .alias "sel0", 0 0, v0x1994230_0;
S_0x198b370 .scope generate, "ALU32[13]" "ALU32[13]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x1989a38 .param/l "i" 2 105, +C4<01101>;
S_0x198b4a0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x198b370;
 .timescale -9 -12;
L_0x1c1f300/d .functor NOT 1, L_0x1c24dc0, C4<0>, C4<0>, C4<0>;
L_0x1c1f300 .delay (10000,10000,10000) L_0x1c1f300/d;
v0x19911e0_0 .net "carryin", 0 0, L_0x1c24e60; 1 drivers
v0x1991280_0 .net "carryout", 0 0, L_0x1c26520; 1 drivers
v0x1991300_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x1991380_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x1991400_0 .net "notB", 0 0, L_0x1c1f300; 1 drivers
v0x1991480_0 .net "operandA", 0 0, L_0x1c24d20; 1 drivers
v0x1991500_0 .net "operandB", 0 0, L_0x1c24dc0; 1 drivers
v0x1991610_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1991690_0 .net "result", 0 0, L_0x1c2a030; 1 drivers
v0x1991760_0 .net "trueB", 0 0, L_0x1c25360; 1 drivers
v0x1991840_0 .net "wAddSub", 0 0, L_0x1c25e80; 1 drivers
v0x1991950_0 .net "wNandAnd", 0 0, L_0x1c275e0; 1 drivers
v0x1991ad0_0 .net "wNorOr", 0 0, L_0x1c28020; 1 drivers
v0x1991be0_0 .net "wXor", 0 0, L_0x1c26b80; 1 drivers
L_0x1c2a160 .part v0x1a11260_0, 0, 1;
L_0x1c2a220 .part v0x1a11260_0, 1, 1;
L_0x1c2a350 .part v0x1a11260_0, 2, 1;
S_0x1990a10 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x198b4a0;
 .timescale -9 -12;
L_0x1c24a80/d .functor NAND 1, L_0x1c1f300, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c24a80 .delay (20000,20000,20000) L_0x1c24a80/d;
L_0x1c24b60/d .functor NOT 1, L_0x1c24a80, C4<0>, C4<0>, C4<0>;
L_0x1c24b60 .delay (10000,10000,10000) L_0x1c24b60/d;
L_0x1c24f50/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c24f50 .delay (10000,10000,10000) L_0x1c24f50/d;
L_0x1c25010/d .functor NAND 1, L_0x1c24dc0, L_0x1c24f50, C4<1>, C4<1>;
L_0x1c25010 .delay (20000,20000,20000) L_0x1c25010/d;
L_0x1c250d0/d .functor NOT 1, L_0x1c25010, C4<0>, C4<0>, C4<0>;
L_0x1c250d0 .delay (10000,10000,10000) L_0x1c250d0/d;
L_0x1c251c0/d .functor NOR 1, L_0x1c250d0, L_0x1c24b60, C4<0>, C4<0>;
L_0x1c251c0 .delay (20000,20000,20000) L_0x1c251c0/d;
L_0x1c25360/d .functor NOT 1, L_0x1c251c0, C4<0>, C4<0>, C4<0>;
L_0x1c25360 .delay (10000,10000,10000) L_0x1c25360/d;
v0x1990b00_0 .net "and_in0ncom", 0 0, L_0x1c250d0; 1 drivers
v0x1990bc0_0 .net "and_in1com", 0 0, L_0x1c24b60; 1 drivers
v0x1990c60_0 .alias "in0", 0 0, v0x1991500_0;
v0x1990ce0_0 .alias "in1", 0 0, v0x1991400_0;
v0x1990d60_0 .net "nand_in0ncom", 0 0, L_0x1c25010; 1 drivers
v0x1990e00_0 .net "nand_in1com", 0 0, L_0x1c24a80; 1 drivers
v0x1990ea0_0 .net "ncom", 0 0, L_0x1c24f50; 1 drivers
v0x1990f40_0 .net "nor_wire", 0 0, L_0x1c251c0; 1 drivers
v0x1991030_0 .alias "result", 0 0, v0x1991760_0;
v0x1991100_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x198f720 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x198b4a0;
 .timescale -9 -12;
L_0x1c25f90/d .functor NAND 1, L_0x1c24d20, L_0x1c25360, C4<1>, C4<1>;
L_0x1c25f90 .delay (20000,20000,20000) L_0x1c25f90/d;
L_0x1c26120/d .functor NOT 1, L_0x1c25f90, C4<0>, C4<0>, C4<0>;
L_0x1c26120 .delay (10000,10000,10000) L_0x1c26120/d;
L_0x1c26210/d .functor NAND 1, L_0x1c24e60, L_0x1c258e0, C4<1>, C4<1>;
L_0x1c26210 .delay (20000,20000,20000) L_0x1c26210/d;
L_0x1c262d0/d .functor NOT 1, L_0x1c26210, C4<0>, C4<0>, C4<0>;
L_0x1c262d0 .delay (10000,10000,10000) L_0x1c262d0/d;
L_0x1c263e0/d .functor NOR 1, L_0x1c262d0, L_0x1c26120, C4<0>, C4<0>;
L_0x1c263e0 .delay (20000,20000,20000) L_0x1c263e0/d;
L_0x1c26520/d .functor NOT 1, L_0x1c263e0, C4<0>, C4<0>, C4<0>;
L_0x1c26520 .delay (10000,10000,10000) L_0x1c26520/d;
v0x1990300_0 .alias "a", 0 0, v0x1991480_0;
v0x1990410_0 .net "and_ab", 0 0, L_0x1c26120; 1 drivers
v0x19904b0_0 .net "and_xor_ab_c", 0 0, L_0x1c262d0; 1 drivers
v0x1990550_0 .alias "b", 0 0, v0x1991760_0;
v0x19905d0_0 .alias "carryin", 0 0, v0x19911e0_0;
v0x1990650_0 .alias "carryout", 0 0, v0x1991280_0;
v0x1990710_0 .net "nand_ab", 0 0, L_0x1c25f90; 1 drivers
v0x1990790_0 .net "nand_xor_ab_c", 0 0, L_0x1c26210; 1 drivers
v0x1990810_0 .net "nco", 0 0, L_0x1c263e0; 1 drivers
v0x19908b0_0 .alias "sum", 0 0, v0x1991840_0;
v0x1990990_0 .net "xor_ab", 0 0, L_0x1c258e0; 1 drivers
S_0x198fdb0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x198f720;
 .timescale -9 -12;
L_0x1c254d0/d .functor NAND 1, L_0x1c24d20, L_0x1c25360, C4<1>, C4<1>;
L_0x1c254d0 .delay (20000,20000,20000) L_0x1c254d0/d;
L_0x1c255b0/d .functor NOR 1, L_0x1c24d20, L_0x1c25360, C4<0>, C4<0>;
L_0x1c255b0 .delay (20000,20000,20000) L_0x1c255b0/d;
L_0x1c25670/d .functor NOT 1, L_0x1c255b0, C4<0>, C4<0>, C4<0>;
L_0x1c25670 .delay (10000,10000,10000) L_0x1c25670/d;
L_0x1c25780/d .functor NAND 1, L_0x1c25670, L_0x1c254d0, C4<1>, C4<1>;
L_0x1c25780 .delay (20000,20000,20000) L_0x1c25780/d;
L_0x1c258e0/d .functor NOT 1, L_0x1c25780, C4<0>, C4<0>, C4<0>;
L_0x1c258e0 .delay (10000,10000,10000) L_0x1c258e0/d;
v0x198fea0_0 .alias "a", 0 0, v0x1991480_0;
v0x198ff40_0 .alias "b", 0 0, v0x1991760_0;
v0x198ffe0_0 .net "nand_ab", 0 0, L_0x1c254d0; 1 drivers
v0x1990080_0 .net "nor_ab", 0 0, L_0x1c255b0; 1 drivers
v0x1990100_0 .net "nxor_ab", 0 0, L_0x1c25780; 1 drivers
v0x19901a0_0 .net "or_ab", 0 0, L_0x1c25670; 1 drivers
v0x1990280_0 .alias "result", 0 0, v0x1990990_0;
S_0x198f810 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x198f720;
 .timescale -9 -12;
L_0x1c259f0/d .functor NAND 1, L_0x1c258e0, L_0x1c24e60, C4<1>, C4<1>;
L_0x1c259f0 .delay (20000,20000,20000) L_0x1c259f0/d;
L_0x1c25b60/d .functor NOR 1, L_0x1c258e0, L_0x1c24e60, C4<0>, C4<0>;
L_0x1c25b60 .delay (20000,20000,20000) L_0x1c25b60/d;
L_0x1c25cb0/d .functor NOT 1, L_0x1c25b60, C4<0>, C4<0>, C4<0>;
L_0x1c25cb0 .delay (10000,10000,10000) L_0x1c25cb0/d;
L_0x1c25d70/d .functor NAND 1, L_0x1c25cb0, L_0x1c259f0, C4<1>, C4<1>;
L_0x1c25d70 .delay (20000,20000,20000) L_0x1c25d70/d;
L_0x1c25e80/d .functor NOT 1, L_0x1c25d70, C4<0>, C4<0>, C4<0>;
L_0x1c25e80 .delay (10000,10000,10000) L_0x1c25e80/d;
v0x198f900_0 .alias "a", 0 0, v0x1990990_0;
v0x198f9a0_0 .alias "b", 0 0, v0x19911e0_0;
v0x198fa40_0 .net "nand_ab", 0 0, L_0x1c259f0; 1 drivers
v0x198fae0_0 .net "nor_ab", 0 0, L_0x1c25b60; 1 drivers
v0x198fb60_0 .net "nxor_ab", 0 0, L_0x1c25d70; 1 drivers
v0x198fc00_0 .net "or_ab", 0 0, L_0x1c25cb0; 1 drivers
v0x198fce0_0 .alias "result", 0 0, v0x1991840_0;
S_0x198f1d0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x198b4a0;
 .timescale -9 -12;
L_0x1c266e0/d .functor NAND 1, L_0x1c24d20, L_0x1c24dc0, C4<1>, C4<1>;
L_0x1c266e0 .delay (20000,20000,20000) L_0x1c266e0/d;
L_0x1c267c0/d .functor NOR 1, L_0x1c24d20, L_0x1c24dc0, C4<0>, C4<0>;
L_0x1c267c0 .delay (20000,20000,20000) L_0x1c267c0/d;
L_0x1c26950/d .functor NOT 1, L_0x1c267c0, C4<0>, C4<0>, C4<0>;
L_0x1c26950 .delay (10000,10000,10000) L_0x1c26950/d;
L_0x1c26a40/d .functor NAND 1, L_0x1c26950, L_0x1c266e0, C4<1>, C4<1>;
L_0x1c26a40 .delay (20000,20000,20000) L_0x1c26a40/d;
L_0x1c26b80/d .functor NOT 1, L_0x1c26a40, C4<0>, C4<0>, C4<0>;
L_0x1c26b80 .delay (10000,10000,10000) L_0x1c26b80/d;
v0x198f2c0_0 .alias "a", 0 0, v0x1991480_0;
v0x198f340_0 .alias "b", 0 0, v0x1991500_0;
v0x198f410_0 .net "nand_ab", 0 0, L_0x1c266e0; 1 drivers
v0x198f490_0 .net "nor_ab", 0 0, L_0x1c267c0; 1 drivers
v0x198f510_0 .net "nxor_ab", 0 0, L_0x1c26a40; 1 drivers
v0x198f590_0 .net "or_ab", 0 0, L_0x1c26950; 1 drivers
v0x198f650_0 .alias "result", 0 0, v0x1991be0_0;
S_0x198e5e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x198b4a0;
 .timescale -9 -12;
L_0x1c26cd0/d .functor NAND 1, L_0x1c24d20, L_0x1c24dc0, C4<1>, C4<1>;
L_0x1c26cd0 .delay (20000,20000,20000) L_0x1c26cd0/d;
L_0x1c26e20/d .functor NOT 1, L_0x1c26cd0, C4<0>, C4<0>, C4<0>;
L_0x1c26e20 .delay (10000,10000,10000) L_0x1c26e20/d;
v0x198ee50_0 .alias "a", 0 0, v0x1991480_0;
v0x198eef0_0 .net "and_ab", 0 0, L_0x1c26e20; 1 drivers
v0x198ef70_0 .alias "b", 0 0, v0x1991500_0;
v0x198eff0_0 .net "nand_ab", 0 0, L_0x1c26cd0; 1 drivers
v0x198f0d0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x198f150_0 .alias "result", 0 0, v0x1991950_0;
S_0x198e6d0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x198e5e0;
 .timescale -9 -12;
L_0x1c26f50/d .functor NAND 1, L_0x1c26e20, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c26f50 .delay (20000,20000,20000) L_0x1c26f50/d;
L_0x1c27030/d .functor NOT 1, L_0x1c26f50, C4<0>, C4<0>, C4<0>;
L_0x1c27030 .delay (10000,10000,10000) L_0x1c27030/d;
L_0x1c27140/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c27140 .delay (10000,10000,10000) L_0x1c27140/d;
L_0x1c27200/d .functor NAND 1, L_0x1c26cd0, L_0x1c27140, C4<1>, C4<1>;
L_0x1c27200 .delay (20000,20000,20000) L_0x1c27200/d;
L_0x1c27350/d .functor NOT 1, L_0x1c27200, C4<0>, C4<0>, C4<0>;
L_0x1c27350 .delay (10000,10000,10000) L_0x1c27350/d;
L_0x1c27440/d .functor NOR 1, L_0x1c27350, L_0x1c27030, C4<0>, C4<0>;
L_0x1c27440 .delay (20000,20000,20000) L_0x1c27440/d;
L_0x1c275e0/d .functor NOT 1, L_0x1c27440, C4<0>, C4<0>, C4<0>;
L_0x1c275e0 .delay (10000,10000,10000) L_0x1c275e0/d;
v0x198e7c0_0 .net "and_in0ncom", 0 0, L_0x1c27350; 1 drivers
v0x198e840_0 .net "and_in1com", 0 0, L_0x1c27030; 1 drivers
v0x198e8c0_0 .alias "in0", 0 0, v0x198eff0_0;
v0x198e960_0 .alias "in1", 0 0, v0x198eef0_0;
v0x198e9e0_0 .net "nand_in0ncom", 0 0, L_0x1c27200; 1 drivers
v0x198ea80_0 .net "nand_in1com", 0 0, L_0x1c26f50; 1 drivers
v0x198eb60_0 .net "ncom", 0 0, L_0x1c27140; 1 drivers
v0x198ec00_0 .net "nor_wire", 0 0, L_0x1c27440; 1 drivers
v0x198eca0_0 .alias "result", 0 0, v0x1991950_0;
v0x198ed70_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x198db40 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x198b4a0;
 .timescale -9 -12;
L_0x1c27710/d .functor NOR 1, L_0x1c24d20, L_0x1c24dc0, C4<0>, C4<0>;
L_0x1c27710 .delay (20000,20000,20000) L_0x1c27710/d;
L_0x1c27860/d .functor NOT 1, L_0x1c27710, C4<0>, C4<0>, C4<0>;
L_0x1c27860 .delay (10000,10000,10000) L_0x1c27860/d;
v0x198e2c0_0 .alias "a", 0 0, v0x1991480_0;
v0x198e340_0 .alias "b", 0 0, v0x1991500_0;
v0x198e3e0_0 .net "nor_ab", 0 0, L_0x1c27710; 1 drivers
v0x198e460_0 .net "or_ab", 0 0, L_0x1c27860; 1 drivers
v0x198e4e0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x198e560_0 .alias "result", 0 0, v0x1991ad0_0;
S_0x198dc30 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x198db40;
 .timescale -9 -12;
L_0x1c27990/d .functor NAND 1, L_0x1c27860, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c27990 .delay (20000,20000,20000) L_0x1c27990/d;
L_0x1c27a70/d .functor NOT 1, L_0x1c27990, C4<0>, C4<0>, C4<0>;
L_0x1c27a70 .delay (10000,10000,10000) L_0x1c27a70/d;
L_0x1c27b80/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c27b80 .delay (10000,10000,10000) L_0x1c27b80/d;
L_0x1c27c40/d .functor NAND 1, L_0x1c27710, L_0x1c27b80, C4<1>, C4<1>;
L_0x1c27c40 .delay (20000,20000,20000) L_0x1c27c40/d;
L_0x1c27d90/d .functor NOT 1, L_0x1c27c40, C4<0>, C4<0>, C4<0>;
L_0x1c27d90 .delay (10000,10000,10000) L_0x1c27d90/d;
L_0x1c27e80/d .functor NOR 1, L_0x1c27d90, L_0x1c27a70, C4<0>, C4<0>;
L_0x1c27e80 .delay (20000,20000,20000) L_0x1c27e80/d;
L_0x1c28020/d .functor NOT 1, L_0x1c27e80, C4<0>, C4<0>, C4<0>;
L_0x1c28020 .delay (10000,10000,10000) L_0x1c28020/d;
v0x198dd20_0 .net "and_in0ncom", 0 0, L_0x1c27d90; 1 drivers
v0x198dda0_0 .net "and_in1com", 0 0, L_0x1c27a70; 1 drivers
v0x198de20_0 .alias "in0", 0 0, v0x198e3e0_0;
v0x198dea0_0 .alias "in1", 0 0, v0x198e460_0;
v0x198df20_0 .net "nand_in0ncom", 0 0, L_0x1c27c40; 1 drivers
v0x198dfa0_0 .net "nand_in1com", 0 0, L_0x1c27990; 1 drivers
v0x198e020_0 .net "ncom", 0 0, L_0x1c27b80; 1 drivers
v0x198e0a0_0 .net "nor_wire", 0 0, L_0x1c27e80; 1 drivers
v0x198e170_0 .alias "result", 0 0, v0x1991ad0_0;
v0x198e240_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x198b590 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x198b4a0;
 .timescale -9 -12;
v0x198d390_0 .alias "in0", 0 0, v0x1991840_0;
v0x198d440_0 .alias "in1", 0 0, v0x1991be0_0;
v0x198d4f0_0 .alias "in2", 0 0, v0x1991950_0;
v0x198d5a0_0 .alias "in3", 0 0, v0x1991ad0_0;
v0x198d680_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x198d730_0 .alias "result", 0 0, v0x1991690_0;
v0x198d7b0_0 .net "sel0", 0 0, L_0x1c2a160; 1 drivers
v0x198d830_0 .net "sel1", 0 0, L_0x1c2a220; 1 drivers
v0x198d8b0_0 .net "sel2", 0 0, L_0x1c2a350; 1 drivers
v0x198d960_0 .net "w0", 0 0, L_0x1c287e0; 1 drivers
v0x198da40_0 .net "w1", 0 0, L_0x1c28f60; 1 drivers
v0x198dac0_0 .net "w2", 0 0, L_0x1c297b0; 1 drivers
S_0x198cc10 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x198b590;
 .timescale -9 -12;
L_0x1c28150/d .functor NAND 1, L_0x1c26b80, L_0x1c2a160, C4<1>, C4<1>;
L_0x1c28150 .delay (20000,20000,20000) L_0x1c28150/d;
L_0x1c28230/d .functor NOT 1, L_0x1c28150, C4<0>, C4<0>, C4<0>;
L_0x1c28230 .delay (10000,10000,10000) L_0x1c28230/d;
L_0x1c28340/d .functor NOT 1, L_0x1c2a160, C4<0>, C4<0>, C4<0>;
L_0x1c28340 .delay (10000,10000,10000) L_0x1c28340/d;
L_0x1c28490/d .functor NAND 1, L_0x1c25e80, L_0x1c28340, C4<1>, C4<1>;
L_0x1c28490 .delay (20000,20000,20000) L_0x1c28490/d;
L_0x1c28550/d .functor NOT 1, L_0x1c28490, C4<0>, C4<0>, C4<0>;
L_0x1c28550 .delay (10000,10000,10000) L_0x1c28550/d;
L_0x1c28640/d .functor NOR 1, L_0x1c28550, L_0x1c28230, C4<0>, C4<0>;
L_0x1c28640 .delay (20000,20000,20000) L_0x1c28640/d;
L_0x1c287e0/d .functor NOT 1, L_0x1c28640, C4<0>, C4<0>, C4<0>;
L_0x1c287e0 .delay (10000,10000,10000) L_0x1c287e0/d;
v0x198cd00_0 .net "and_in0ncom", 0 0, L_0x1c28550; 1 drivers
v0x198cdc0_0 .net "and_in1com", 0 0, L_0x1c28230; 1 drivers
v0x198ce60_0 .alias "in0", 0 0, v0x1991840_0;
v0x198cf00_0 .alias "in1", 0 0, v0x1991be0_0;
v0x198cf80_0 .net "nand_in0ncom", 0 0, L_0x1c28490; 1 drivers
v0x198d020_0 .net "nand_in1com", 0 0, L_0x1c28150; 1 drivers
v0x198d0c0_0 .net "ncom", 0 0, L_0x1c28340; 1 drivers
v0x198d160_0 .net "nor_wire", 0 0, L_0x1c28640; 1 drivers
v0x198d200_0 .alias "result", 0 0, v0x198d960_0;
v0x198d280_0 .alias "sel0", 0 0, v0x198d7b0_0;
S_0x198c4c0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x198b590;
 .timescale -9 -12;
L_0x1c28910/d .functor NAND 1, L_0x1c28020, L_0x1c2a160, C4<1>, C4<1>;
L_0x1c28910 .delay (20000,20000,20000) L_0x1c28910/d;
L_0x1c289f0/d .functor NOT 1, L_0x1c28910, C4<0>, C4<0>, C4<0>;
L_0x1c289f0 .delay (10000,10000,10000) L_0x1c289f0/d;
L_0x1c28b00/d .functor NOT 1, L_0x1c2a160, C4<0>, C4<0>, C4<0>;
L_0x1c28b00 .delay (10000,10000,10000) L_0x1c28b00/d;
L_0x1c28bc0/d .functor NAND 1, L_0x1c275e0, L_0x1c28b00, C4<1>, C4<1>;
L_0x1c28bc0 .delay (20000,20000,20000) L_0x1c28bc0/d;
L_0x1c28cd0/d .functor NOT 1, L_0x1c28bc0, C4<0>, C4<0>, C4<0>;
L_0x1c28cd0 .delay (10000,10000,10000) L_0x1c28cd0/d;
L_0x1c28dc0/d .functor NOR 1, L_0x1c28cd0, L_0x1c289f0, C4<0>, C4<0>;
L_0x1c28dc0 .delay (20000,20000,20000) L_0x1c28dc0/d;
L_0x1c28f60/d .functor NOT 1, L_0x1c28dc0, C4<0>, C4<0>, C4<0>;
L_0x1c28f60 .delay (10000,10000,10000) L_0x1c28f60/d;
v0x198c5b0_0 .net "and_in0ncom", 0 0, L_0x1c28cd0; 1 drivers
v0x198c670_0 .net "and_in1com", 0 0, L_0x1c289f0; 1 drivers
v0x198c710_0 .alias "in0", 0 0, v0x1991950_0;
v0x198c7b0_0 .alias "in1", 0 0, v0x1991ad0_0;
v0x198c830_0 .net "nand_in0ncom", 0 0, L_0x1c28bc0; 1 drivers
v0x198c8d0_0 .net "nand_in1com", 0 0, L_0x1c28910; 1 drivers
v0x198c970_0 .net "ncom", 0 0, L_0x1c28b00; 1 drivers
v0x198ca10_0 .net "nor_wire", 0 0, L_0x1c28dc0; 1 drivers
v0x198cab0_0 .alias "result", 0 0, v0x198da40_0;
v0x198cb30_0 .alias "sel0", 0 0, v0x198d7b0_0;
S_0x198bd50 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x198b590;
 .timescale -9 -12;
L_0x1c29090/d .functor NAND 1, L_0x1c28f60, L_0x1c2a220, C4<1>, C4<1>;
L_0x1c29090 .delay (20000,20000,20000) L_0x1c29090/d;
L_0x1c29200/d .functor NOT 1, L_0x1c29090, C4<0>, C4<0>, C4<0>;
L_0x1c29200 .delay (10000,10000,10000) L_0x1c29200/d;
L_0x1c29310/d .functor NOT 1, L_0x1c2a220, C4<0>, C4<0>, C4<0>;
L_0x1c29310 .delay (10000,10000,10000) L_0x1c29310/d;
L_0x1c293d0/d .functor NAND 1, L_0x1c287e0, L_0x1c29310, C4<1>, C4<1>;
L_0x1c293d0 .delay (20000,20000,20000) L_0x1c293d0/d;
L_0x1c29520/d .functor NOT 1, L_0x1c293d0, C4<0>, C4<0>, C4<0>;
L_0x1c29520 .delay (10000,10000,10000) L_0x1c29520/d;
L_0x1c29610/d .functor NOR 1, L_0x1c29520, L_0x1c29200, C4<0>, C4<0>;
L_0x1c29610 .delay (20000,20000,20000) L_0x1c29610/d;
L_0x1c297b0/d .functor NOT 1, L_0x1c29610, C4<0>, C4<0>, C4<0>;
L_0x1c297b0 .delay (10000,10000,10000) L_0x1c297b0/d;
v0x198be40_0 .net "and_in0ncom", 0 0, L_0x1c29520; 1 drivers
v0x198bf00_0 .net "and_in1com", 0 0, L_0x1c29200; 1 drivers
v0x198bfa0_0 .alias "in0", 0 0, v0x198d960_0;
v0x198c040_0 .alias "in1", 0 0, v0x198da40_0;
v0x198c0c0_0 .net "nand_in0ncom", 0 0, L_0x1c293d0; 1 drivers
v0x198c160_0 .net "nand_in1com", 0 0, L_0x1c29090; 1 drivers
v0x198c200_0 .net "ncom", 0 0, L_0x1c29310; 1 drivers
v0x198c2a0_0 .net "nor_wire", 0 0, L_0x1c29610; 1 drivers
v0x198c340_0 .alias "result", 0 0, v0x198dac0_0;
v0x198c3c0_0 .alias "sel0", 0 0, v0x198d830_0;
S_0x198b680 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x198b590;
 .timescale -9 -12;
L_0x1c298e0/d .functor NAND 1, C4<0>, L_0x1c2a350, C4<1>, C4<1>;
L_0x1c298e0 .delay (20000,20000,20000) L_0x1c298e0/d;
L_0x1c29a60/d .functor NOT 1, L_0x1c298e0, C4<0>, C4<0>, C4<0>;
L_0x1c29a60 .delay (10000,10000,10000) L_0x1c29a60/d;
L_0x1c29b70/d .functor NOT 1, L_0x1c2a350, C4<0>, C4<0>, C4<0>;
L_0x1c29b70 .delay (10000,10000,10000) L_0x1c29b70/d;
L_0x1c29c30/d .functor NAND 1, L_0x1c297b0, L_0x1c29b70, C4<1>, C4<1>;
L_0x1c29c30 .delay (20000,20000,20000) L_0x1c29c30/d;
L_0x1c29da0/d .functor NOT 1, L_0x1c29c30, C4<0>, C4<0>, C4<0>;
L_0x1c29da0 .delay (10000,10000,10000) L_0x1c29da0/d;
L_0x1c29e90/d .functor NOR 1, L_0x1c29da0, L_0x1c29a60, C4<0>, C4<0>;
L_0x1c29e90 .delay (20000,20000,20000) L_0x1c29e90/d;
L_0x1c2a030/d .functor NOT 1, L_0x1c29e90, C4<0>, C4<0>, C4<0>;
L_0x1c2a030 .delay (10000,10000,10000) L_0x1c2a030/d;
v0x198b770_0 .net "and_in0ncom", 0 0, L_0x1c29da0; 1 drivers
v0x198b7f0_0 .net "and_in1com", 0 0, L_0x1c29a60; 1 drivers
v0x198b870_0 .alias "in0", 0 0, v0x198dac0_0;
v0x198b8f0_0 .alias "in1", 0 0, v0x198d680_0;
v0x198b970_0 .net "nand_in0ncom", 0 0, L_0x1c29c30; 1 drivers
v0x198b9f0_0 .net "nand_in1com", 0 0, L_0x1c298e0; 1 drivers
v0x198bad0_0 .net "ncom", 0 0, L_0x1c29b70; 1 drivers
v0x198bb70_0 .net "nor_wire", 0 0, L_0x1c29e90; 1 drivers
v0x198bc10_0 .alias "result", 0 0, v0x1991690_0;
v0x198bcb0_0 .alias "sel0", 0 0, v0x198d8b0_0;
S_0x1984690 .scope generate, "ALU32[14]" "ALU32[14]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19837f8 .param/l "i" 2 105, +C4<01110>;
S_0x19847c0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1984690;
 .timescale -9 -12;
L_0x1c2a8e0/d .functor NOT 1, L_0x1c2a810, C4<0>, C4<0>, C4<0>;
L_0x1c2a8e0 .delay (10000,10000,10000) L_0x1c2a8e0/d;
v0x1955370_0 .net "carryin", 0 0, L_0x1c30590; 1 drivers
v0x1955410_0 .net "carryout", 0 0, L_0x1c2c130; 1 drivers
v0x1955490_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x198a950_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x1955700_0 .net "notB", 0 0, L_0x1c2a8e0; 1 drivers
v0x1955780_0 .net "operandA", 0 0, L_0x1c2a770; 1 drivers
v0x198abe0_0 .net "operandB", 0 0, L_0x1c2a810; 1 drivers
v0x198acf0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x198ad70_0 .net "result", 0 0, L_0x1c2fc20; 1 drivers
v0x198adf0_0 .net "trueB", 0 0, L_0x1c2af70; 1 drivers
v0x198aed0_0 .net "wAddSub", 0 0, L_0x1c2ba90; 1 drivers
v0x198afe0_0 .net "wNandAnd", 0 0, L_0x1c2d1f0; 1 drivers
v0x198b160_0 .net "wNorOr", 0 0, L_0x1c2dc30; 1 drivers
v0x198b270_0 .net "wXor", 0 0, L_0x1c2c790; 1 drivers
L_0x1c2fd50 .part v0x1a11260_0, 0, 1;
L_0x1c2fe10 .part v0x1a11260_0, 1, 1;
L_0x1c2ff40 .part v0x1a11260_0, 2, 1;
S_0x1989d70 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x19847c0;
 .timescale -9 -12;
L_0x1c2a9c0/d .functor NAND 1, L_0x1c2a8e0, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c2a9c0 .delay (20000,20000,20000) L_0x1c2a9c0/d;
L_0x1c2aaa0/d .functor NOT 1, L_0x1c2a9c0, C4<0>, C4<0>, C4<0>;
L_0x1c2aaa0 .delay (10000,10000,10000) L_0x1c2aaa0/d;
L_0x1c2ab60/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c2ab60 .delay (10000,10000,10000) L_0x1c2ab60/d;
L_0x1c2ac20/d .functor NAND 1, L_0x1c2a810, L_0x1c2ab60, C4<1>, C4<1>;
L_0x1c2ac20 .delay (20000,20000,20000) L_0x1c2ac20/d;
L_0x1c2ace0/d .functor NOT 1, L_0x1c2ac20, C4<0>, C4<0>, C4<0>;
L_0x1c2ace0 .delay (10000,10000,10000) L_0x1c2ace0/d;
L_0x1c2add0/d .functor NOR 1, L_0x1c2ace0, L_0x1c2aaa0, C4<0>, C4<0>;
L_0x1c2add0 .delay (20000,20000,20000) L_0x1c2add0/d;
L_0x1c2af70/d .functor NOT 1, L_0x1c2add0, C4<0>, C4<0>, C4<0>;
L_0x1c2af70 .delay (10000,10000,10000) L_0x1c2af70/d;
v0x1989e60_0 .net "and_in0ncom", 0 0, L_0x1c2ace0; 1 drivers
v0x1989f20_0 .net "and_in1com", 0 0, L_0x1c2aaa0; 1 drivers
v0x1989fc0_0 .alias "in0", 0 0, v0x198abe0_0;
v0x198a040_0 .alias "in1", 0 0, v0x1955700_0;
v0x198a0c0_0 .net "nand_in0ncom", 0 0, L_0x1c2ac20; 1 drivers
v0x198a160_0 .net "nand_in1com", 0 0, L_0x1c2a9c0; 1 drivers
v0x198a200_0 .net "ncom", 0 0, L_0x1c2ab60; 1 drivers
v0x198a2a0_0 .net "nor_wire", 0 0, L_0x1c2add0; 1 drivers
v0x198a390_0 .alias "result", 0 0, v0x198adf0_0;
v0x198a460_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x1988a80 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x19847c0;
 .timescale -9 -12;
L_0x1c2bba0/d .functor NAND 1, L_0x1c2a770, L_0x1c2af70, C4<1>, C4<1>;
L_0x1c2bba0 .delay (20000,20000,20000) L_0x1c2bba0/d;
L_0x1c2bd30/d .functor NOT 1, L_0x1c2bba0, C4<0>, C4<0>, C4<0>;
L_0x1c2bd30 .delay (10000,10000,10000) L_0x1c2bd30/d;
L_0x1c2be20/d .functor NAND 1, L_0x1c30590, L_0x1c2b4f0, C4<1>, C4<1>;
L_0x1c2be20 .delay (20000,20000,20000) L_0x1c2be20/d;
L_0x1c2bee0/d .functor NOT 1, L_0x1c2be20, C4<0>, C4<0>, C4<0>;
L_0x1c2bee0 .delay (10000,10000,10000) L_0x1c2bee0/d;
L_0x1c2bff0/d .functor NOR 1, L_0x1c2bee0, L_0x1c2bd30, C4<0>, C4<0>;
L_0x1c2bff0 .delay (20000,20000,20000) L_0x1c2bff0/d;
L_0x1c2c130/d .functor NOT 1, L_0x1c2bff0, C4<0>, C4<0>, C4<0>;
L_0x1c2c130 .delay (10000,10000,10000) L_0x1c2c130/d;
v0x1989660_0 .alias "a", 0 0, v0x1955780_0;
v0x1989770_0 .net "and_ab", 0 0, L_0x1c2bd30; 1 drivers
v0x1989810_0 .net "and_xor_ab_c", 0 0, L_0x1c2bee0; 1 drivers
v0x19898b0_0 .alias "b", 0 0, v0x198adf0_0;
v0x1989930_0 .alias "carryin", 0 0, v0x1955370_0;
v0x19899b0_0 .alias "carryout", 0 0, v0x1955410_0;
v0x1989a70_0 .net "nand_ab", 0 0, L_0x1c2bba0; 1 drivers
v0x1989af0_0 .net "nand_xor_ab_c", 0 0, L_0x1c2be20; 1 drivers
v0x1989b70_0 .net "nco", 0 0, L_0x1c2bff0; 1 drivers
v0x1989c10_0 .alias "sum", 0 0, v0x198aed0_0;
v0x1989cf0_0 .net "xor_ab", 0 0, L_0x1c2b4f0; 1 drivers
S_0x1989110 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1988a80;
 .timescale -9 -12;
L_0x1c2b0e0/d .functor NAND 1, L_0x1c2a770, L_0x1c2af70, C4<1>, C4<1>;
L_0x1c2b0e0 .delay (20000,20000,20000) L_0x1c2b0e0/d;
L_0x1c2b1c0/d .functor NOR 1, L_0x1c2a770, L_0x1c2af70, C4<0>, C4<0>;
L_0x1c2b1c0 .delay (20000,20000,20000) L_0x1c2b1c0/d;
L_0x1c2b280/d .functor NOT 1, L_0x1c2b1c0, C4<0>, C4<0>, C4<0>;
L_0x1c2b280 .delay (10000,10000,10000) L_0x1c2b280/d;
L_0x1c2b390/d .functor NAND 1, L_0x1c2b280, L_0x1c2b0e0, C4<1>, C4<1>;
L_0x1c2b390 .delay (20000,20000,20000) L_0x1c2b390/d;
L_0x1c2b4f0/d .functor NOT 1, L_0x1c2b390, C4<0>, C4<0>, C4<0>;
L_0x1c2b4f0 .delay (10000,10000,10000) L_0x1c2b4f0/d;
v0x1989200_0 .alias "a", 0 0, v0x1955780_0;
v0x19892a0_0 .alias "b", 0 0, v0x198adf0_0;
v0x1989340_0 .net "nand_ab", 0 0, L_0x1c2b0e0; 1 drivers
v0x19893e0_0 .net "nor_ab", 0 0, L_0x1c2b1c0; 1 drivers
v0x1989460_0 .net "nxor_ab", 0 0, L_0x1c2b390; 1 drivers
v0x1989500_0 .net "or_ab", 0 0, L_0x1c2b280; 1 drivers
v0x19895e0_0 .alias "result", 0 0, v0x1989cf0_0;
S_0x1988b70 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1988a80;
 .timescale -9 -12;
L_0x1c2b600/d .functor NAND 1, L_0x1c2b4f0, L_0x1c30590, C4<1>, C4<1>;
L_0x1c2b600 .delay (20000,20000,20000) L_0x1c2b600/d;
L_0x1c2b770/d .functor NOR 1, L_0x1c2b4f0, L_0x1c30590, C4<0>, C4<0>;
L_0x1c2b770 .delay (20000,20000,20000) L_0x1c2b770/d;
L_0x1c2b8c0/d .functor NOT 1, L_0x1c2b770, C4<0>, C4<0>, C4<0>;
L_0x1c2b8c0 .delay (10000,10000,10000) L_0x1c2b8c0/d;
L_0x1c2b980/d .functor NAND 1, L_0x1c2b8c0, L_0x1c2b600, C4<1>, C4<1>;
L_0x1c2b980 .delay (20000,20000,20000) L_0x1c2b980/d;
L_0x1c2ba90/d .functor NOT 1, L_0x1c2b980, C4<0>, C4<0>, C4<0>;
L_0x1c2ba90 .delay (10000,10000,10000) L_0x1c2ba90/d;
v0x1988c60_0 .alias "a", 0 0, v0x1989cf0_0;
v0x1988d00_0 .alias "b", 0 0, v0x1955370_0;
v0x1988da0_0 .net "nand_ab", 0 0, L_0x1c2b600; 1 drivers
v0x1988e40_0 .net "nor_ab", 0 0, L_0x1c2b770; 1 drivers
v0x1988ec0_0 .net "nxor_ab", 0 0, L_0x1c2b980; 1 drivers
v0x1988f60_0 .net "or_ab", 0 0, L_0x1c2b8c0; 1 drivers
v0x1989040_0 .alias "result", 0 0, v0x198aed0_0;
S_0x1988530 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x19847c0;
 .timescale -9 -12;
L_0x1c2c2f0/d .functor NAND 1, L_0x1c2a770, L_0x1c2a810, C4<1>, C4<1>;
L_0x1c2c2f0 .delay (20000,20000,20000) L_0x1c2c2f0/d;
L_0x1c2c3d0/d .functor NOR 1, L_0x1c2a770, L_0x1c2a810, C4<0>, C4<0>;
L_0x1c2c3d0 .delay (20000,20000,20000) L_0x1c2c3d0/d;
L_0x1c2c560/d .functor NOT 1, L_0x1c2c3d0, C4<0>, C4<0>, C4<0>;
L_0x1c2c560 .delay (10000,10000,10000) L_0x1c2c560/d;
L_0x1c2c650/d .functor NAND 1, L_0x1c2c560, L_0x1c2c2f0, C4<1>, C4<1>;
L_0x1c2c650 .delay (20000,20000,20000) L_0x1c2c650/d;
L_0x1c2c790/d .functor NOT 1, L_0x1c2c650, C4<0>, C4<0>, C4<0>;
L_0x1c2c790 .delay (10000,10000,10000) L_0x1c2c790/d;
v0x1988620_0 .alias "a", 0 0, v0x1955780_0;
v0x19886a0_0 .alias "b", 0 0, v0x198abe0_0;
v0x1988770_0 .net "nand_ab", 0 0, L_0x1c2c2f0; 1 drivers
v0x19887f0_0 .net "nor_ab", 0 0, L_0x1c2c3d0; 1 drivers
v0x1988870_0 .net "nxor_ab", 0 0, L_0x1c2c650; 1 drivers
v0x19888f0_0 .net "or_ab", 0 0, L_0x1c2c560; 1 drivers
v0x19889b0_0 .alias "result", 0 0, v0x198b270_0;
S_0x1987940 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x19847c0;
 .timescale -9 -12;
L_0x1c2c8e0/d .functor NAND 1, L_0x1c2a770, L_0x1c2a810, C4<1>, C4<1>;
L_0x1c2c8e0 .delay (20000,20000,20000) L_0x1c2c8e0/d;
L_0x1c2ca30/d .functor NOT 1, L_0x1c2c8e0, C4<0>, C4<0>, C4<0>;
L_0x1c2ca30 .delay (10000,10000,10000) L_0x1c2ca30/d;
v0x19881b0_0 .alias "a", 0 0, v0x1955780_0;
v0x1988250_0 .net "and_ab", 0 0, L_0x1c2ca30; 1 drivers
v0x19882d0_0 .alias "b", 0 0, v0x198abe0_0;
v0x1988350_0 .net "nand_ab", 0 0, L_0x1c2c8e0; 1 drivers
v0x1988430_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19884b0_0 .alias "result", 0 0, v0x198afe0_0;
S_0x1987a30 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1987940;
 .timescale -9 -12;
L_0x1c2cb60/d .functor NAND 1, L_0x1c2ca30, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c2cb60 .delay (20000,20000,20000) L_0x1c2cb60/d;
L_0x1c2cc40/d .functor NOT 1, L_0x1c2cb60, C4<0>, C4<0>, C4<0>;
L_0x1c2cc40 .delay (10000,10000,10000) L_0x1c2cc40/d;
L_0x1c2cd50/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c2cd50 .delay (10000,10000,10000) L_0x1c2cd50/d;
L_0x1c2ce10/d .functor NAND 1, L_0x1c2c8e0, L_0x1c2cd50, C4<1>, C4<1>;
L_0x1c2ce10 .delay (20000,20000,20000) L_0x1c2ce10/d;
L_0x1c2cf60/d .functor NOT 1, L_0x1c2ce10, C4<0>, C4<0>, C4<0>;
L_0x1c2cf60 .delay (10000,10000,10000) L_0x1c2cf60/d;
L_0x1c2d050/d .functor NOR 1, L_0x1c2cf60, L_0x1c2cc40, C4<0>, C4<0>;
L_0x1c2d050 .delay (20000,20000,20000) L_0x1c2d050/d;
L_0x1c2d1f0/d .functor NOT 1, L_0x1c2d050, C4<0>, C4<0>, C4<0>;
L_0x1c2d1f0 .delay (10000,10000,10000) L_0x1c2d1f0/d;
v0x1987b20_0 .net "and_in0ncom", 0 0, L_0x1c2cf60; 1 drivers
v0x1987ba0_0 .net "and_in1com", 0 0, L_0x1c2cc40; 1 drivers
v0x1987c20_0 .alias "in0", 0 0, v0x1988350_0;
v0x1987cc0_0 .alias "in1", 0 0, v0x1988250_0;
v0x1987d40_0 .net "nand_in0ncom", 0 0, L_0x1c2ce10; 1 drivers
v0x1987de0_0 .net "nand_in1com", 0 0, L_0x1c2cb60; 1 drivers
v0x1987ec0_0 .net "ncom", 0 0, L_0x1c2cd50; 1 drivers
v0x1987f60_0 .net "nor_wire", 0 0, L_0x1c2d050; 1 drivers
v0x1988000_0 .alias "result", 0 0, v0x198afe0_0;
v0x19880d0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1986ea0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x19847c0;
 .timescale -9 -12;
L_0x1c2d320/d .functor NOR 1, L_0x1c2a770, L_0x1c2a810, C4<0>, C4<0>;
L_0x1c2d320 .delay (20000,20000,20000) L_0x1c2d320/d;
L_0x1c2d470/d .functor NOT 1, L_0x1c2d320, C4<0>, C4<0>, C4<0>;
L_0x1c2d470 .delay (10000,10000,10000) L_0x1c2d470/d;
v0x1987620_0 .alias "a", 0 0, v0x1955780_0;
v0x19876a0_0 .alias "b", 0 0, v0x198abe0_0;
v0x1987740_0 .net "nor_ab", 0 0, L_0x1c2d320; 1 drivers
v0x19877c0_0 .net "or_ab", 0 0, L_0x1c2d470; 1 drivers
v0x1987840_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19878c0_0 .alias "result", 0 0, v0x198b160_0;
S_0x1986f90 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1986ea0;
 .timescale -9 -12;
L_0x1c2d5a0/d .functor NAND 1, L_0x1c2d470, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c2d5a0 .delay (20000,20000,20000) L_0x1c2d5a0/d;
L_0x1c2d680/d .functor NOT 1, L_0x1c2d5a0, C4<0>, C4<0>, C4<0>;
L_0x1c2d680 .delay (10000,10000,10000) L_0x1c2d680/d;
L_0x1c2d790/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c2d790 .delay (10000,10000,10000) L_0x1c2d790/d;
L_0x1c2d850/d .functor NAND 1, L_0x1c2d320, L_0x1c2d790, C4<1>, C4<1>;
L_0x1c2d850 .delay (20000,20000,20000) L_0x1c2d850/d;
L_0x1c2d9a0/d .functor NOT 1, L_0x1c2d850, C4<0>, C4<0>, C4<0>;
L_0x1c2d9a0 .delay (10000,10000,10000) L_0x1c2d9a0/d;
L_0x1c2da90/d .functor NOR 1, L_0x1c2d9a0, L_0x1c2d680, C4<0>, C4<0>;
L_0x1c2da90 .delay (20000,20000,20000) L_0x1c2da90/d;
L_0x1c2dc30/d .functor NOT 1, L_0x1c2da90, C4<0>, C4<0>, C4<0>;
L_0x1c2dc30 .delay (10000,10000,10000) L_0x1c2dc30/d;
v0x1987080_0 .net "and_in0ncom", 0 0, L_0x1c2d9a0; 1 drivers
v0x1987100_0 .net "and_in1com", 0 0, L_0x1c2d680; 1 drivers
v0x1987180_0 .alias "in0", 0 0, v0x1987740_0;
v0x1987200_0 .alias "in1", 0 0, v0x19877c0_0;
v0x1987280_0 .net "nand_in0ncom", 0 0, L_0x1c2d850; 1 drivers
v0x1987300_0 .net "nand_in1com", 0 0, L_0x1c2d5a0; 1 drivers
v0x1987380_0 .net "ncom", 0 0, L_0x1c2d790; 1 drivers
v0x1987400_0 .net "nor_wire", 0 0, L_0x1c2da90; 1 drivers
v0x19874d0_0 .alias "result", 0 0, v0x198b160_0;
v0x19875a0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19848b0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x19847c0;
 .timescale -9 -12;
v0x19866f0_0 .alias "in0", 0 0, v0x198aed0_0;
v0x19867a0_0 .alias "in1", 0 0, v0x198b270_0;
v0x1986850_0 .alias "in2", 0 0, v0x198afe0_0;
v0x1986900_0 .alias "in3", 0 0, v0x198b160_0;
v0x19869e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1986a90_0 .alias "result", 0 0, v0x198ad70_0;
v0x1986b10_0 .net "sel0", 0 0, L_0x1c2fd50; 1 drivers
v0x1986b90_0 .net "sel1", 0 0, L_0x1c2fe10; 1 drivers
v0x1986c10_0 .net "sel2", 0 0, L_0x1c2ff40; 1 drivers
v0x1986cc0_0 .net "w0", 0 0, L_0x1c2e3f0; 1 drivers
v0x1986da0_0 .net "w1", 0 0, L_0x1c2eb70; 1 drivers
v0x1986e20_0 .net "w2", 0 0, L_0x1c2f3c0; 1 drivers
S_0x1985f70 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x19848b0;
 .timescale -9 -12;
L_0x1c2dd60/d .functor NAND 1, L_0x1c2c790, L_0x1c2fd50, C4<1>, C4<1>;
L_0x1c2dd60 .delay (20000,20000,20000) L_0x1c2dd60/d;
L_0x1c2de40/d .functor NOT 1, L_0x1c2dd60, C4<0>, C4<0>, C4<0>;
L_0x1c2de40 .delay (10000,10000,10000) L_0x1c2de40/d;
L_0x1c2df50/d .functor NOT 1, L_0x1c2fd50, C4<0>, C4<0>, C4<0>;
L_0x1c2df50 .delay (10000,10000,10000) L_0x1c2df50/d;
L_0x1c2e0a0/d .functor NAND 1, L_0x1c2ba90, L_0x1c2df50, C4<1>, C4<1>;
L_0x1c2e0a0 .delay (20000,20000,20000) L_0x1c2e0a0/d;
L_0x1c2e160/d .functor NOT 1, L_0x1c2e0a0, C4<0>, C4<0>, C4<0>;
L_0x1c2e160 .delay (10000,10000,10000) L_0x1c2e160/d;
L_0x1c2e250/d .functor NOR 1, L_0x1c2e160, L_0x1c2de40, C4<0>, C4<0>;
L_0x1c2e250 .delay (20000,20000,20000) L_0x1c2e250/d;
L_0x1c2e3f0/d .functor NOT 1, L_0x1c2e250, C4<0>, C4<0>, C4<0>;
L_0x1c2e3f0 .delay (10000,10000,10000) L_0x1c2e3f0/d;
v0x1986060_0 .net "and_in0ncom", 0 0, L_0x1c2e160; 1 drivers
v0x1986120_0 .net "and_in1com", 0 0, L_0x1c2de40; 1 drivers
v0x19861c0_0 .alias "in0", 0 0, v0x198aed0_0;
v0x1986260_0 .alias "in1", 0 0, v0x198b270_0;
v0x19862e0_0 .net "nand_in0ncom", 0 0, L_0x1c2e0a0; 1 drivers
v0x1986380_0 .net "nand_in1com", 0 0, L_0x1c2dd60; 1 drivers
v0x1986420_0 .net "ncom", 0 0, L_0x1c2df50; 1 drivers
v0x19864c0_0 .net "nor_wire", 0 0, L_0x1c2e250; 1 drivers
v0x1986560_0 .alias "result", 0 0, v0x1986cc0_0;
v0x19865e0_0 .alias "sel0", 0 0, v0x1986b10_0;
S_0x1985820 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x19848b0;
 .timescale -9 -12;
L_0x1c2e520/d .functor NAND 1, L_0x1c2dc30, L_0x1c2fd50, C4<1>, C4<1>;
L_0x1c2e520 .delay (20000,20000,20000) L_0x1c2e520/d;
L_0x1c2e600/d .functor NOT 1, L_0x1c2e520, C4<0>, C4<0>, C4<0>;
L_0x1c2e600 .delay (10000,10000,10000) L_0x1c2e600/d;
L_0x1c2e710/d .functor NOT 1, L_0x1c2fd50, C4<0>, C4<0>, C4<0>;
L_0x1c2e710 .delay (10000,10000,10000) L_0x1c2e710/d;
L_0x1c2e7d0/d .functor NAND 1, L_0x1c2d1f0, L_0x1c2e710, C4<1>, C4<1>;
L_0x1c2e7d0 .delay (20000,20000,20000) L_0x1c2e7d0/d;
L_0x1c2e8e0/d .functor NOT 1, L_0x1c2e7d0, C4<0>, C4<0>, C4<0>;
L_0x1c2e8e0 .delay (10000,10000,10000) L_0x1c2e8e0/d;
L_0x1c2e9d0/d .functor NOR 1, L_0x1c2e8e0, L_0x1c2e600, C4<0>, C4<0>;
L_0x1c2e9d0 .delay (20000,20000,20000) L_0x1c2e9d0/d;
L_0x1c2eb70/d .functor NOT 1, L_0x1c2e9d0, C4<0>, C4<0>, C4<0>;
L_0x1c2eb70 .delay (10000,10000,10000) L_0x1c2eb70/d;
v0x1985910_0 .net "and_in0ncom", 0 0, L_0x1c2e8e0; 1 drivers
v0x19859d0_0 .net "and_in1com", 0 0, L_0x1c2e600; 1 drivers
v0x1985a70_0 .alias "in0", 0 0, v0x198afe0_0;
v0x1985b10_0 .alias "in1", 0 0, v0x198b160_0;
v0x1985b90_0 .net "nand_in0ncom", 0 0, L_0x1c2e7d0; 1 drivers
v0x1985c30_0 .net "nand_in1com", 0 0, L_0x1c2e520; 1 drivers
v0x1985cd0_0 .net "ncom", 0 0, L_0x1c2e710; 1 drivers
v0x1985d70_0 .net "nor_wire", 0 0, L_0x1c2e9d0; 1 drivers
v0x1985e10_0 .alias "result", 0 0, v0x1986da0_0;
v0x1985e90_0 .alias "sel0", 0 0, v0x1986b10_0;
S_0x19850d0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x19848b0;
 .timescale -9 -12;
L_0x1c2eca0/d .functor NAND 1, L_0x1c2eb70, L_0x1c2fe10, C4<1>, C4<1>;
L_0x1c2eca0 .delay (20000,20000,20000) L_0x1c2eca0/d;
L_0x1c2ee10/d .functor NOT 1, L_0x1c2eca0, C4<0>, C4<0>, C4<0>;
L_0x1c2ee10 .delay (10000,10000,10000) L_0x1c2ee10/d;
L_0x1c2ef20/d .functor NOT 1, L_0x1c2fe10, C4<0>, C4<0>, C4<0>;
L_0x1c2ef20 .delay (10000,10000,10000) L_0x1c2ef20/d;
L_0x1c2efe0/d .functor NAND 1, L_0x1c2e3f0, L_0x1c2ef20, C4<1>, C4<1>;
L_0x1c2efe0 .delay (20000,20000,20000) L_0x1c2efe0/d;
L_0x1c2f130/d .functor NOT 1, L_0x1c2efe0, C4<0>, C4<0>, C4<0>;
L_0x1c2f130 .delay (10000,10000,10000) L_0x1c2f130/d;
L_0x1c2f220/d .functor NOR 1, L_0x1c2f130, L_0x1c2ee10, C4<0>, C4<0>;
L_0x1c2f220 .delay (20000,20000,20000) L_0x1c2f220/d;
L_0x1c2f3c0/d .functor NOT 1, L_0x1c2f220, C4<0>, C4<0>, C4<0>;
L_0x1c2f3c0 .delay (10000,10000,10000) L_0x1c2f3c0/d;
v0x19851c0_0 .net "and_in0ncom", 0 0, L_0x1c2f130; 1 drivers
v0x1985280_0 .net "and_in1com", 0 0, L_0x1c2ee10; 1 drivers
v0x1985320_0 .alias "in0", 0 0, v0x1986cc0_0;
v0x19853c0_0 .alias "in1", 0 0, v0x1986da0_0;
v0x1985440_0 .net "nand_in0ncom", 0 0, L_0x1c2efe0; 1 drivers
v0x19854e0_0 .net "nand_in1com", 0 0, L_0x1c2eca0; 1 drivers
v0x1985580_0 .net "ncom", 0 0, L_0x1c2ef20; 1 drivers
v0x1985620_0 .net "nor_wire", 0 0, L_0x1c2f220; 1 drivers
v0x19856c0_0 .alias "result", 0 0, v0x1986e20_0;
v0x1985740_0 .alias "sel0", 0 0, v0x1986b90_0;
S_0x19849a0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x19848b0;
 .timescale -9 -12;
L_0x1c2f4f0/d .functor NAND 1, C4<0>, L_0x1c2ff40, C4<1>, C4<1>;
L_0x1c2f4f0 .delay (20000,20000,20000) L_0x1c2f4f0/d;
L_0x1c2f670/d .functor NOT 1, L_0x1c2f4f0, C4<0>, C4<0>, C4<0>;
L_0x1c2f670 .delay (10000,10000,10000) L_0x1c2f670/d;
L_0x1c2f780/d .functor NOT 1, L_0x1c2ff40, C4<0>, C4<0>, C4<0>;
L_0x1c2f780 .delay (10000,10000,10000) L_0x1c2f780/d;
L_0x1c2f840/d .functor NAND 1, L_0x1c2f3c0, L_0x1c2f780, C4<1>, C4<1>;
L_0x1c2f840 .delay (20000,20000,20000) L_0x1c2f840/d;
L_0x1c2f990/d .functor NOT 1, L_0x1c2f840, C4<0>, C4<0>, C4<0>;
L_0x1c2f990 .delay (10000,10000,10000) L_0x1c2f990/d;
L_0x1c2fa80/d .functor NOR 1, L_0x1c2f990, L_0x1c2f670, C4<0>, C4<0>;
L_0x1c2fa80 .delay (20000,20000,20000) L_0x1c2fa80/d;
L_0x1c2fc20/d .functor NOT 1, L_0x1c2fa80, C4<0>, C4<0>, C4<0>;
L_0x1c2fc20 .delay (10000,10000,10000) L_0x1c2fc20/d;
v0x1984a90_0 .net "and_in0ncom", 0 0, L_0x1c2f990; 1 drivers
v0x1984b10_0 .net "and_in1com", 0 0, L_0x1c2f670; 1 drivers
v0x1984bb0_0 .alias "in0", 0 0, v0x1986e20_0;
v0x1984c50_0 .alias "in1", 0 0, v0x19869e0_0;
v0x1984cd0_0 .net "nand_in0ncom", 0 0, L_0x1c2f840; 1 drivers
v0x1984d70_0 .net "nand_in1com", 0 0, L_0x1c2f4f0; 1 drivers
v0x1984e50_0 .net "ncom", 0 0, L_0x1c2f780; 1 drivers
v0x1984ef0_0 .net "nor_wire", 0 0, L_0x1c2fa80; 1 drivers
v0x1984f90_0 .alias "result", 0 0, v0x198ad70_0;
v0x1985030_0 .alias "sel0", 0 0, v0x1986c10_0;
S_0x197dd30 .scope generate, "ALU32[15]" "ALU32[15]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x197c728 .param/l "i" 2 105, +C4<01111>;
S_0x197de60 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x197dd30;
 .timescale -9 -12;
L_0x1c02360/d .functor NOT 1, L_0x1c306d0, C4<0>, C4<0>, C4<0>;
L_0x1c02360 .delay (10000,10000,10000) L_0x1c02360/d;
v0x1983b90_0 .net "carryin", 0 0, L_0x1c30770; 1 drivers
v0x1983c30_0 .net "carryout", 0 0, L_0x1c31e40; 1 drivers
v0x1983cb0_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x1983d30_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x1983db0_0 .net "notB", 0 0, L_0x1c02360; 1 drivers
v0x1983e30_0 .net "operandA", 0 0, L_0x1c30630; 1 drivers
v0x1983eb0_0 .net "operandB", 0 0, L_0x1c306d0; 1 drivers
v0x1983fc0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1984040_0 .net "result", 0 0, L_0x1c35930; 1 drivers
v0x1984110_0 .net "trueB", 0 0, L_0x1c30c60; 1 drivers
v0x19841f0_0 .net "wAddSub", 0 0, L_0x1c31780; 1 drivers
v0x1984300_0 .net "wNandAnd", 0 0, L_0x1c32f00; 1 drivers
v0x1984480_0 .net "wNorOr", 0 0, L_0x1c33940; 1 drivers
v0x1984590_0 .net "wXor", 0 0, L_0x1c324a0; 1 drivers
L_0x1c35a60 .part v0x1a11260_0, 0, 1;
L_0x1c35b20 .part v0x1a11260_0, 1, 1;
L_0x1c35c50 .part v0x1a11260_0, 2, 1;
S_0x1983380 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x197de60;
 .timescale -9 -12;
L_0x1c303e0/d .functor NAND 1, L_0x1c02360, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c303e0 .delay (20000,20000,20000) L_0x1c303e0/d;
L_0x1c304c0/d .functor NOT 1, L_0x1c303e0, C4<0>, C4<0>, C4<0>;
L_0x1c304c0 .delay (10000,10000,10000) L_0x1c304c0/d;
L_0x1c30870/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c30870 .delay (10000,10000,10000) L_0x1c30870/d;
L_0x1c30910/d .functor NAND 1, L_0x1c306d0, L_0x1c30870, C4<1>, C4<1>;
L_0x1c30910 .delay (20000,20000,20000) L_0x1c30910/d;
L_0x1c309d0/d .functor NOT 1, L_0x1c30910, C4<0>, C4<0>, C4<0>;
L_0x1c309d0 .delay (10000,10000,10000) L_0x1c309d0/d;
L_0x1c30ac0/d .functor NOR 1, L_0x1c309d0, L_0x1c304c0, C4<0>, C4<0>;
L_0x1c30ac0 .delay (20000,20000,20000) L_0x1c30ac0/d;
L_0x1c30c60/d .functor NOT 1, L_0x1c30ac0, C4<0>, C4<0>, C4<0>;
L_0x1c30c60 .delay (10000,10000,10000) L_0x1c30c60/d;
v0x1983470_0 .net "and_in0ncom", 0 0, L_0x1c309d0; 1 drivers
v0x1983530_0 .net "and_in1com", 0 0, L_0x1c304c0; 1 drivers
v0x19835d0_0 .alias "in0", 0 0, v0x1983eb0_0;
v0x1983650_0 .alias "in1", 0 0, v0x1983db0_0;
v0x19836d0_0 .net "nand_in0ncom", 0 0, L_0x1c30910; 1 drivers
v0x1983770_0 .net "nand_in1com", 0 0, L_0x1c303e0; 1 drivers
v0x1983850_0 .net "ncom", 0 0, L_0x1c30870; 1 drivers
v0x19838f0_0 .net "nor_wire", 0 0, L_0x1c30ac0; 1 drivers
v0x19839e0_0 .alias "result", 0 0, v0x1984110_0;
v0x1983ab0_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19820f0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x197de60;
 .timescale -9 -12;
L_0x1c31890/d .functor NAND 1, L_0x1c30630, L_0x1c30c60, C4<1>, C4<1>;
L_0x1c31890 .delay (20000,20000,20000) L_0x1c31890/d;
L_0x1c31a20/d .functor NOT 1, L_0x1c31890, C4<0>, C4<0>, C4<0>;
L_0x1c31a20 .delay (10000,10000,10000) L_0x1c31a20/d;
L_0x1c31b10/d .functor NAND 1, L_0x1c30770, L_0x1c311e0, C4<1>, C4<1>;
L_0x1c31b10 .delay (20000,20000,20000) L_0x1c31b10/d;
L_0x1c31bd0/d .functor NOT 1, L_0x1c31b10, C4<0>, C4<0>, C4<0>;
L_0x1c31bd0 .delay (10000,10000,10000) L_0x1c31bd0/d;
L_0x1c31ce0/d .functor NOR 1, L_0x1c31bd0, L_0x1c31a20, C4<0>, C4<0>;
L_0x1c31ce0 .delay (20000,20000,20000) L_0x1c31ce0/d;
L_0x1c31e40/d .functor NOT 1, L_0x1c31ce0, C4<0>, C4<0>, C4<0>;
L_0x1c31e40 .delay (10000,10000,10000) L_0x1c31e40/d;
v0x1982cd0_0 .alias "a", 0 0, v0x1983e30_0;
v0x1982de0_0 .net "and_ab", 0 0, L_0x1c31a20; 1 drivers
v0x1982e80_0 .net "and_xor_ab_c", 0 0, L_0x1c31bd0; 1 drivers
v0x1982f20_0 .alias "b", 0 0, v0x1984110_0;
v0x1982fa0_0 .alias "carryin", 0 0, v0x1983b90_0;
v0x1983020_0 .alias "carryout", 0 0, v0x1983c30_0;
v0x19830a0_0 .net "nand_ab", 0 0, L_0x1c31890; 1 drivers
v0x1983120_0 .net "nand_xor_ab_c", 0 0, L_0x1c31b10; 1 drivers
v0x19831a0_0 .net "nco", 0 0, L_0x1c31ce0; 1 drivers
v0x1983220_0 .alias "sum", 0 0, v0x19841f0_0;
v0x1983300_0 .net "xor_ab", 0 0, L_0x1c311e0; 1 drivers
S_0x1982780 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19820f0;
 .timescale -9 -12;
L_0x1c30dd0/d .functor NAND 1, L_0x1c30630, L_0x1c30c60, C4<1>, C4<1>;
L_0x1c30dd0 .delay (20000,20000,20000) L_0x1c30dd0/d;
L_0x1c30eb0/d .functor NOR 1, L_0x1c30630, L_0x1c30c60, C4<0>, C4<0>;
L_0x1c30eb0 .delay (20000,20000,20000) L_0x1c30eb0/d;
L_0x1c30f70/d .functor NOT 1, L_0x1c30eb0, C4<0>, C4<0>, C4<0>;
L_0x1c30f70 .delay (10000,10000,10000) L_0x1c30f70/d;
L_0x1c31080/d .functor NAND 1, L_0x1c30f70, L_0x1c30dd0, C4<1>, C4<1>;
L_0x1c31080 .delay (20000,20000,20000) L_0x1c31080/d;
L_0x1c311e0/d .functor NOT 1, L_0x1c31080, C4<0>, C4<0>, C4<0>;
L_0x1c311e0 .delay (10000,10000,10000) L_0x1c311e0/d;
v0x1982870_0 .alias "a", 0 0, v0x1983e30_0;
v0x1982910_0 .alias "b", 0 0, v0x1984110_0;
v0x19829b0_0 .net "nand_ab", 0 0, L_0x1c30dd0; 1 drivers
v0x1982a50_0 .net "nor_ab", 0 0, L_0x1c30eb0; 1 drivers
v0x1982ad0_0 .net "nxor_ab", 0 0, L_0x1c31080; 1 drivers
v0x1982b70_0 .net "or_ab", 0 0, L_0x1c30f70; 1 drivers
v0x1982c50_0 .alias "result", 0 0, v0x1983300_0;
S_0x19821e0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19820f0;
 .timescale -9 -12;
L_0x1c312f0/d .functor NAND 1, L_0x1c311e0, L_0x1c30770, C4<1>, C4<1>;
L_0x1c312f0 .delay (20000,20000,20000) L_0x1c312f0/d;
L_0x1c31460/d .functor NOR 1, L_0x1c311e0, L_0x1c30770, C4<0>, C4<0>;
L_0x1c31460 .delay (20000,20000,20000) L_0x1c31460/d;
L_0x1c315b0/d .functor NOT 1, L_0x1c31460, C4<0>, C4<0>, C4<0>;
L_0x1c315b0 .delay (10000,10000,10000) L_0x1c315b0/d;
L_0x1c31670/d .functor NAND 1, L_0x1c315b0, L_0x1c312f0, C4<1>, C4<1>;
L_0x1c31670 .delay (20000,20000,20000) L_0x1c31670/d;
L_0x1c31780/d .functor NOT 1, L_0x1c31670, C4<0>, C4<0>, C4<0>;
L_0x1c31780 .delay (10000,10000,10000) L_0x1c31780/d;
v0x19822d0_0 .alias "a", 0 0, v0x1983300_0;
v0x1982370_0 .alias "b", 0 0, v0x1983b90_0;
v0x1982410_0 .net "nand_ab", 0 0, L_0x1c312f0; 1 drivers
v0x19824b0_0 .net "nor_ab", 0 0, L_0x1c31460; 1 drivers
v0x1982530_0 .net "nxor_ab", 0 0, L_0x1c31670; 1 drivers
v0x19825d0_0 .net "or_ab", 0 0, L_0x1c315b0; 1 drivers
v0x19826b0_0 .alias "result", 0 0, v0x19841f0_0;
S_0x1981ba0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x197de60;
 .timescale -9 -12;
L_0x1c32000/d .functor NAND 1, L_0x1c30630, L_0x1c306d0, C4<1>, C4<1>;
L_0x1c32000 .delay (20000,20000,20000) L_0x1c32000/d;
L_0x1c320e0/d .functor NOR 1, L_0x1c30630, L_0x1c306d0, C4<0>, C4<0>;
L_0x1c320e0 .delay (20000,20000,20000) L_0x1c320e0/d;
L_0x1c32270/d .functor NOT 1, L_0x1c320e0, C4<0>, C4<0>, C4<0>;
L_0x1c32270 .delay (10000,10000,10000) L_0x1c32270/d;
L_0x1c32360/d .functor NAND 1, L_0x1c32270, L_0x1c32000, C4<1>, C4<1>;
L_0x1c32360 .delay (20000,20000,20000) L_0x1c32360/d;
L_0x1c324a0/d .functor NOT 1, L_0x1c32360, C4<0>, C4<0>, C4<0>;
L_0x1c324a0 .delay (10000,10000,10000) L_0x1c324a0/d;
v0x1981c90_0 .alias "a", 0 0, v0x1983e30_0;
v0x1981d10_0 .alias "b", 0 0, v0x1983eb0_0;
v0x1981de0_0 .net "nand_ab", 0 0, L_0x1c32000; 1 drivers
v0x1981e60_0 .net "nor_ab", 0 0, L_0x1c320e0; 1 drivers
v0x1981ee0_0 .net "nxor_ab", 0 0, L_0x1c32360; 1 drivers
v0x1981f60_0 .net "or_ab", 0 0, L_0x1c32270; 1 drivers
v0x1982020_0 .alias "result", 0 0, v0x1984590_0;
S_0x1980fb0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x197de60;
 .timescale -9 -12;
L_0x1c325f0/d .functor NAND 1, L_0x1c30630, L_0x1c306d0, C4<1>, C4<1>;
L_0x1c325f0 .delay (20000,20000,20000) L_0x1c325f0/d;
L_0x1c32740/d .functor NOT 1, L_0x1c325f0, C4<0>, C4<0>, C4<0>;
L_0x1c32740 .delay (10000,10000,10000) L_0x1c32740/d;
v0x1981820_0 .alias "a", 0 0, v0x1983e30_0;
v0x19818c0_0 .net "and_ab", 0 0, L_0x1c32740; 1 drivers
v0x1981940_0 .alias "b", 0 0, v0x1983eb0_0;
v0x19819c0_0 .net "nand_ab", 0 0, L_0x1c325f0; 1 drivers
v0x1981aa0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1981b20_0 .alias "result", 0 0, v0x1984300_0;
S_0x19810a0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1980fb0;
 .timescale -9 -12;
L_0x1c32870/d .functor NAND 1, L_0x1c32740, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c32870 .delay (20000,20000,20000) L_0x1c32870/d;
L_0x1c32950/d .functor NOT 1, L_0x1c32870, C4<0>, C4<0>, C4<0>;
L_0x1c32950 .delay (10000,10000,10000) L_0x1c32950/d;
L_0x1c32a60/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c32a60 .delay (10000,10000,10000) L_0x1c32a60/d;
L_0x1c32b20/d .functor NAND 1, L_0x1c325f0, L_0x1c32a60, C4<1>, C4<1>;
L_0x1c32b20 .delay (20000,20000,20000) L_0x1c32b20/d;
L_0x1c32c70/d .functor NOT 1, L_0x1c32b20, C4<0>, C4<0>, C4<0>;
L_0x1c32c70 .delay (10000,10000,10000) L_0x1c32c70/d;
L_0x1c32d60/d .functor NOR 1, L_0x1c32c70, L_0x1c32950, C4<0>, C4<0>;
L_0x1c32d60 .delay (20000,20000,20000) L_0x1c32d60/d;
L_0x1c32f00/d .functor NOT 1, L_0x1c32d60, C4<0>, C4<0>, C4<0>;
L_0x1c32f00 .delay (10000,10000,10000) L_0x1c32f00/d;
v0x1981190_0 .net "and_in0ncom", 0 0, L_0x1c32c70; 1 drivers
v0x1981210_0 .net "and_in1com", 0 0, L_0x1c32950; 1 drivers
v0x1981290_0 .alias "in0", 0 0, v0x19819c0_0;
v0x1981330_0 .alias "in1", 0 0, v0x19818c0_0;
v0x19813b0_0 .net "nand_in0ncom", 0 0, L_0x1c32b20; 1 drivers
v0x1981450_0 .net "nand_in1com", 0 0, L_0x1c32870; 1 drivers
v0x1981530_0 .net "ncom", 0 0, L_0x1c32a60; 1 drivers
v0x19815d0_0 .net "nor_wire", 0 0, L_0x1c32d60; 1 drivers
v0x1981670_0 .alias "result", 0 0, v0x1984300_0;
v0x1981740_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1980510 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x197de60;
 .timescale -9 -12;
L_0x1c33030/d .functor NOR 1, L_0x1c30630, L_0x1c306d0, C4<0>, C4<0>;
L_0x1c33030 .delay (20000,20000,20000) L_0x1c33030/d;
L_0x1c33180/d .functor NOT 1, L_0x1c33030, C4<0>, C4<0>, C4<0>;
L_0x1c33180 .delay (10000,10000,10000) L_0x1c33180/d;
v0x1980c90_0 .alias "a", 0 0, v0x1983e30_0;
v0x1980d10_0 .alias "b", 0 0, v0x1983eb0_0;
v0x1980db0_0 .net "nor_ab", 0 0, L_0x1c33030; 1 drivers
v0x1980e30_0 .net "or_ab", 0 0, L_0x1c33180; 1 drivers
v0x1980eb0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1980f30_0 .alias "result", 0 0, v0x1984480_0;
S_0x1980600 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1980510;
 .timescale -9 -12;
L_0x1c332b0/d .functor NAND 1, L_0x1c33180, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c332b0 .delay (20000,20000,20000) L_0x1c332b0/d;
L_0x1c33390/d .functor NOT 1, L_0x1c332b0, C4<0>, C4<0>, C4<0>;
L_0x1c33390 .delay (10000,10000,10000) L_0x1c33390/d;
L_0x1c334a0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c334a0 .delay (10000,10000,10000) L_0x1c334a0/d;
L_0x1c33560/d .functor NAND 1, L_0x1c33030, L_0x1c334a0, C4<1>, C4<1>;
L_0x1c33560 .delay (20000,20000,20000) L_0x1c33560/d;
L_0x1c336b0/d .functor NOT 1, L_0x1c33560, C4<0>, C4<0>, C4<0>;
L_0x1c336b0 .delay (10000,10000,10000) L_0x1c336b0/d;
L_0x1c337a0/d .functor NOR 1, L_0x1c336b0, L_0x1c33390, C4<0>, C4<0>;
L_0x1c337a0 .delay (20000,20000,20000) L_0x1c337a0/d;
L_0x1c33940/d .functor NOT 1, L_0x1c337a0, C4<0>, C4<0>, C4<0>;
L_0x1c33940 .delay (10000,10000,10000) L_0x1c33940/d;
v0x19806f0_0 .net "and_in0ncom", 0 0, L_0x1c336b0; 1 drivers
v0x1980770_0 .net "and_in1com", 0 0, L_0x1c33390; 1 drivers
v0x19807f0_0 .alias "in0", 0 0, v0x1980db0_0;
v0x1980870_0 .alias "in1", 0 0, v0x1980e30_0;
v0x19808f0_0 .net "nand_in0ncom", 0 0, L_0x1c33560; 1 drivers
v0x1980970_0 .net "nand_in1com", 0 0, L_0x1c332b0; 1 drivers
v0x19809f0_0 .net "ncom", 0 0, L_0x1c334a0; 1 drivers
v0x1980a70_0 .net "nor_wire", 0 0, L_0x1c337a0; 1 drivers
v0x1980b40_0 .alias "result", 0 0, v0x1984480_0;
v0x1980c10_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x197df50 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x197de60;
 .timescale -9 -12;
v0x197fd60_0 .alias "in0", 0 0, v0x19841f0_0;
v0x197fe10_0 .alias "in1", 0 0, v0x1984590_0;
v0x197fec0_0 .alias "in2", 0 0, v0x1984300_0;
v0x197ff70_0 .alias "in3", 0 0, v0x1984480_0;
v0x1980050_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1980100_0 .alias "result", 0 0, v0x1984040_0;
v0x1980180_0 .net "sel0", 0 0, L_0x1c35a60; 1 drivers
v0x1980200_0 .net "sel1", 0 0, L_0x1c35b20; 1 drivers
v0x1980280_0 .net "sel2", 0 0, L_0x1c35c50; 1 drivers
v0x1980330_0 .net "w0", 0 0, L_0x1c34100; 1 drivers
v0x1980410_0 .net "w1", 0 0, L_0x1c34880; 1 drivers
v0x1980490_0 .net "w2", 0 0, L_0x1c350d0; 1 drivers
S_0x197f610 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x197df50;
 .timescale -9 -12;
L_0x1c33a70/d .functor NAND 1, L_0x1c324a0, L_0x1c35a60, C4<1>, C4<1>;
L_0x1c33a70 .delay (20000,20000,20000) L_0x1c33a70/d;
L_0x1c33b50/d .functor NOT 1, L_0x1c33a70, C4<0>, C4<0>, C4<0>;
L_0x1c33b50 .delay (10000,10000,10000) L_0x1c33b50/d;
L_0x1c33c60/d .functor NOT 1, L_0x1c35a60, C4<0>, C4<0>, C4<0>;
L_0x1c33c60 .delay (10000,10000,10000) L_0x1c33c60/d;
L_0x1c33db0/d .functor NAND 1, L_0x1c31780, L_0x1c33c60, C4<1>, C4<1>;
L_0x1c33db0 .delay (20000,20000,20000) L_0x1c33db0/d;
L_0x1c33e70/d .functor NOT 1, L_0x1c33db0, C4<0>, C4<0>, C4<0>;
L_0x1c33e70 .delay (10000,10000,10000) L_0x1c33e70/d;
L_0x1c33f60/d .functor NOR 1, L_0x1c33e70, L_0x1c33b50, C4<0>, C4<0>;
L_0x1c33f60 .delay (20000,20000,20000) L_0x1c33f60/d;
L_0x1c34100/d .functor NOT 1, L_0x1c33f60, C4<0>, C4<0>, C4<0>;
L_0x1c34100 .delay (10000,10000,10000) L_0x1c34100/d;
v0x197f700_0 .net "and_in0ncom", 0 0, L_0x1c33e70; 1 drivers
v0x197f7c0_0 .net "and_in1com", 0 0, L_0x1c33b50; 1 drivers
v0x197f860_0 .alias "in0", 0 0, v0x19841f0_0;
v0x197f900_0 .alias "in1", 0 0, v0x1984590_0;
v0x197f980_0 .net "nand_in0ncom", 0 0, L_0x1c33db0; 1 drivers
v0x197fa20_0 .net "nand_in1com", 0 0, L_0x1c33a70; 1 drivers
v0x197fac0_0 .net "ncom", 0 0, L_0x1c33c60; 1 drivers
v0x197fb60_0 .net "nor_wire", 0 0, L_0x1c33f60; 1 drivers
v0x197fc00_0 .alias "result", 0 0, v0x1980330_0;
v0x197fc80_0 .alias "sel0", 0 0, v0x1980180_0;
S_0x197eec0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x197df50;
 .timescale -9 -12;
L_0x1c34230/d .functor NAND 1, L_0x1c33940, L_0x1c35a60, C4<1>, C4<1>;
L_0x1c34230 .delay (20000,20000,20000) L_0x1c34230/d;
L_0x1c34310/d .functor NOT 1, L_0x1c34230, C4<0>, C4<0>, C4<0>;
L_0x1c34310 .delay (10000,10000,10000) L_0x1c34310/d;
L_0x1c34420/d .functor NOT 1, L_0x1c35a60, C4<0>, C4<0>, C4<0>;
L_0x1c34420 .delay (10000,10000,10000) L_0x1c34420/d;
L_0x1c344e0/d .functor NAND 1, L_0x1c32f00, L_0x1c34420, C4<1>, C4<1>;
L_0x1c344e0 .delay (20000,20000,20000) L_0x1c344e0/d;
L_0x1c345f0/d .functor NOT 1, L_0x1c344e0, C4<0>, C4<0>, C4<0>;
L_0x1c345f0 .delay (10000,10000,10000) L_0x1c345f0/d;
L_0x1c346e0/d .functor NOR 1, L_0x1c345f0, L_0x1c34310, C4<0>, C4<0>;
L_0x1c346e0 .delay (20000,20000,20000) L_0x1c346e0/d;
L_0x1c34880/d .functor NOT 1, L_0x1c346e0, C4<0>, C4<0>, C4<0>;
L_0x1c34880 .delay (10000,10000,10000) L_0x1c34880/d;
v0x197efb0_0 .net "and_in0ncom", 0 0, L_0x1c345f0; 1 drivers
v0x197f070_0 .net "and_in1com", 0 0, L_0x1c34310; 1 drivers
v0x197f110_0 .alias "in0", 0 0, v0x1984300_0;
v0x197f1b0_0 .alias "in1", 0 0, v0x1984480_0;
v0x197f230_0 .net "nand_in0ncom", 0 0, L_0x1c344e0; 1 drivers
v0x197f2d0_0 .net "nand_in1com", 0 0, L_0x1c34230; 1 drivers
v0x197f370_0 .net "ncom", 0 0, L_0x1c34420; 1 drivers
v0x197f410_0 .net "nor_wire", 0 0, L_0x1c346e0; 1 drivers
v0x197f4b0_0 .alias "result", 0 0, v0x1980410_0;
v0x197f530_0 .alias "sel0", 0 0, v0x1980180_0;
S_0x197e770 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x197df50;
 .timescale -9 -12;
L_0x1c349b0/d .functor NAND 1, L_0x1c34880, L_0x1c35b20, C4<1>, C4<1>;
L_0x1c349b0 .delay (20000,20000,20000) L_0x1c349b0/d;
L_0x1c34b20/d .functor NOT 1, L_0x1c349b0, C4<0>, C4<0>, C4<0>;
L_0x1c34b20 .delay (10000,10000,10000) L_0x1c34b20/d;
L_0x1c34c30/d .functor NOT 1, L_0x1c35b20, C4<0>, C4<0>, C4<0>;
L_0x1c34c30 .delay (10000,10000,10000) L_0x1c34c30/d;
L_0x1c34cf0/d .functor NAND 1, L_0x1c34100, L_0x1c34c30, C4<1>, C4<1>;
L_0x1c34cf0 .delay (20000,20000,20000) L_0x1c34cf0/d;
L_0x1c34e40/d .functor NOT 1, L_0x1c34cf0, C4<0>, C4<0>, C4<0>;
L_0x1c34e40 .delay (10000,10000,10000) L_0x1c34e40/d;
L_0x1c34f30/d .functor NOR 1, L_0x1c34e40, L_0x1c34b20, C4<0>, C4<0>;
L_0x1c34f30 .delay (20000,20000,20000) L_0x1c34f30/d;
L_0x1c350d0/d .functor NOT 1, L_0x1c34f30, C4<0>, C4<0>, C4<0>;
L_0x1c350d0 .delay (10000,10000,10000) L_0x1c350d0/d;
v0x197e860_0 .net "and_in0ncom", 0 0, L_0x1c34e40; 1 drivers
v0x197e920_0 .net "and_in1com", 0 0, L_0x1c34b20; 1 drivers
v0x197e9c0_0 .alias "in0", 0 0, v0x1980330_0;
v0x197ea60_0 .alias "in1", 0 0, v0x1980410_0;
v0x197eae0_0 .net "nand_in0ncom", 0 0, L_0x1c34cf0; 1 drivers
v0x197eb80_0 .net "nand_in1com", 0 0, L_0x1c349b0; 1 drivers
v0x197ec20_0 .net "ncom", 0 0, L_0x1c34c30; 1 drivers
v0x197ecc0_0 .net "nor_wire", 0 0, L_0x1c34f30; 1 drivers
v0x197ed60_0 .alias "result", 0 0, v0x1980490_0;
v0x197ede0_0 .alias "sel0", 0 0, v0x1980200_0;
S_0x197e040 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x197df50;
 .timescale -9 -12;
L_0x1c35200/d .functor NAND 1, C4<0>, L_0x1c35c50, C4<1>, C4<1>;
L_0x1c35200 .delay (20000,20000,20000) L_0x1c35200/d;
L_0x1c35380/d .functor NOT 1, L_0x1c35200, C4<0>, C4<0>, C4<0>;
L_0x1c35380 .delay (10000,10000,10000) L_0x1c35380/d;
L_0x1c35490/d .functor NOT 1, L_0x1c35c50, C4<0>, C4<0>, C4<0>;
L_0x1c35490 .delay (10000,10000,10000) L_0x1c35490/d;
L_0x1c35550/d .functor NAND 1, L_0x1c350d0, L_0x1c35490, C4<1>, C4<1>;
L_0x1c35550 .delay (20000,20000,20000) L_0x1c35550/d;
L_0x1c356a0/d .functor NOT 1, L_0x1c35550, C4<0>, C4<0>, C4<0>;
L_0x1c356a0 .delay (10000,10000,10000) L_0x1c356a0/d;
L_0x1c35790/d .functor NOR 1, L_0x1c356a0, L_0x1c35380, C4<0>, C4<0>;
L_0x1c35790 .delay (20000,20000,20000) L_0x1c35790/d;
L_0x1c35930/d .functor NOT 1, L_0x1c35790, C4<0>, C4<0>, C4<0>;
L_0x1c35930 .delay (10000,10000,10000) L_0x1c35930/d;
v0x197e130_0 .net "and_in0ncom", 0 0, L_0x1c356a0; 1 drivers
v0x197e1b0_0 .net "and_in1com", 0 0, L_0x1c35380; 1 drivers
v0x197e250_0 .alias "in0", 0 0, v0x1980490_0;
v0x197e2f0_0 .alias "in1", 0 0, v0x1980050_0;
v0x197e370_0 .net "nand_in0ncom", 0 0, L_0x1c35550; 1 drivers
v0x197e410_0 .net "nand_in1com", 0 0, L_0x1c35200; 1 drivers
v0x197e4f0_0 .net "ncom", 0 0, L_0x1c35490; 1 drivers
v0x197e590_0 .net "nor_wire", 0 0, L_0x1c35790; 1 drivers
v0x197e630_0 .alias "result", 0 0, v0x1984040_0;
v0x197e6d0_0 .alias "sel0", 0 0, v0x1980280_0;
S_0x19773b0 .scope generate, "ALU32[16]" "ALU32[16]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x1975da8 .param/l "i" 2 105, +C4<010000>;
S_0x19774e0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x19773b0;
 .timescale -9 -12;
L_0x1c30810/d .functor NOT 1, L_0x1c36120, C4<0>, C4<0>, C4<0>;
L_0x1c30810 .delay (10000,10000,10000) L_0x1c30810/d;
v0x197d230_0 .net "carryin", 0 0, L_0x1c0dee0; 1 drivers
v0x197d2d0_0 .net "carryout", 0 0, L_0x1c37a10; 1 drivers
v0x197d350_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x197d3d0_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x197d450_0 .net "notB", 0 0, L_0x1c30810; 1 drivers
v0x197d4d0_0 .net "operandA", 0 0, L_0x1c36080; 1 drivers
v0x197d550_0 .net "operandB", 0 0, L_0x1c36120; 1 drivers
v0x197d660_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x197d6e0_0 .net "result", 0 0, L_0x1c3b120; 1 drivers
v0x197d7b0_0 .net "trueB", 0 0, L_0x1c36850; 1 drivers
v0x197d890_0 .net "wAddSub", 0 0, L_0x1c37370; 1 drivers
v0x197d9a0_0 .net "wNandAnd", 0 0, L_0x1c38810; 1 drivers
v0x197db20_0 .net "wNorOr", 0 0, L_0x1c39130; 1 drivers
v0x197dc30_0 .net "wXor", 0 0, L_0x19883d0; 1 drivers
L_0x1c3b250 .part v0x1a11260_0, 0, 1;
L_0x1c3b310 .part v0x1a11260_0, 1, 1;
L_0x1c3b440 .part v0x1a11260_0, 2, 1;
S_0x197ca60 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x19774e0;
 .timescale -9 -12;
L_0x1c362a0/d .functor NAND 1, L_0x1c30810, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c362a0 .delay (20000,20000,20000) L_0x1c362a0/d;
L_0x1c36380/d .functor NOT 1, L_0x1c362a0, C4<0>, C4<0>, C4<0>;
L_0x1c36380 .delay (10000,10000,10000) L_0x1c36380/d;
L_0x1c36440/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c36440 .delay (10000,10000,10000) L_0x1c36440/d;
L_0x1c36500/d .functor NAND 1, L_0x1c36120, L_0x1c36440, C4<1>, C4<1>;
L_0x1c36500 .delay (20000,20000,20000) L_0x1c36500/d;
L_0x1c365c0/d .functor NOT 1, L_0x1c36500, C4<0>, C4<0>, C4<0>;
L_0x1c365c0 .delay (10000,10000,10000) L_0x1c365c0/d;
L_0x1c366b0/d .functor NOR 1, L_0x1c365c0, L_0x1c36380, C4<0>, C4<0>;
L_0x1c366b0 .delay (20000,20000,20000) L_0x1c366b0/d;
L_0x1c36850/d .functor NOT 1, L_0x1c366b0, C4<0>, C4<0>, C4<0>;
L_0x1c36850 .delay (10000,10000,10000) L_0x1c36850/d;
v0x197cb50_0 .net "and_in0ncom", 0 0, L_0x1c365c0; 1 drivers
v0x197cc10_0 .net "and_in1com", 0 0, L_0x1c36380; 1 drivers
v0x197ccb0_0 .alias "in0", 0 0, v0x197d550_0;
v0x197cd30_0 .alias "in1", 0 0, v0x197d450_0;
v0x197cdb0_0 .net "nand_in0ncom", 0 0, L_0x1c36500; 1 drivers
v0x197ce50_0 .net "nand_in1com", 0 0, L_0x1c362a0; 1 drivers
v0x197cef0_0 .net "ncom", 0 0, L_0x1c36440; 1 drivers
v0x197cf90_0 .net "nor_wire", 0 0, L_0x1c366b0; 1 drivers
v0x197d080_0 .alias "result", 0 0, v0x197d7b0_0;
v0x197d150_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x197b770 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x19774e0;
 .timescale -9 -12;
L_0x1c37480/d .functor NAND 1, L_0x1c36080, L_0x1c36850, C4<1>, C4<1>;
L_0x1c37480 .delay (20000,20000,20000) L_0x1c37480/d;
L_0x1c37610/d .functor NOT 1, L_0x1c37480, C4<0>, C4<0>, C4<0>;
L_0x1c37610 .delay (10000,10000,10000) L_0x1c37610/d;
L_0x1c37700/d .functor NAND 1, L_0x1c0dee0, L_0x1c36dd0, C4<1>, C4<1>;
L_0x1c37700 .delay (20000,20000,20000) L_0x1c37700/d;
L_0x1c377c0/d .functor NOT 1, L_0x1c37700, C4<0>, C4<0>, C4<0>;
L_0x1c377c0 .delay (10000,10000,10000) L_0x1c377c0/d;
L_0x1c378d0/d .functor NOR 1, L_0x1c377c0, L_0x1c37610, C4<0>, C4<0>;
L_0x1c378d0 .delay (20000,20000,20000) L_0x1c378d0/d;
L_0x1c37a10/d .functor NOT 1, L_0x1c378d0, C4<0>, C4<0>, C4<0>;
L_0x1c37a10 .delay (10000,10000,10000) L_0x1c37a10/d;
v0x197c350_0 .alias "a", 0 0, v0x197d4d0_0;
v0x197c460_0 .net "and_ab", 0 0, L_0x1c37610; 1 drivers
v0x197c500_0 .net "and_xor_ab_c", 0 0, L_0x1c377c0; 1 drivers
v0x197c5a0_0 .alias "b", 0 0, v0x197d7b0_0;
v0x197c620_0 .alias "carryin", 0 0, v0x197d230_0;
v0x197c6a0_0 .alias "carryout", 0 0, v0x197d2d0_0;
v0x197c760_0 .net "nand_ab", 0 0, L_0x1c37480; 1 drivers
v0x197c7e0_0 .net "nand_xor_ab_c", 0 0, L_0x1c37700; 1 drivers
v0x197c860_0 .net "nco", 0 0, L_0x1c378d0; 1 drivers
v0x197c900_0 .alias "sum", 0 0, v0x197d890_0;
v0x197c9e0_0 .net "xor_ab", 0 0, L_0x1c36dd0; 1 drivers
S_0x197be00 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x197b770;
 .timescale -9 -12;
L_0x1c369c0/d .functor NAND 1, L_0x1c36080, L_0x1c36850, C4<1>, C4<1>;
L_0x1c369c0 .delay (20000,20000,20000) L_0x1c369c0/d;
L_0x1c36aa0/d .functor NOR 1, L_0x1c36080, L_0x1c36850, C4<0>, C4<0>;
L_0x1c36aa0 .delay (20000,20000,20000) L_0x1c36aa0/d;
L_0x1c36b60/d .functor NOT 1, L_0x1c36aa0, C4<0>, C4<0>, C4<0>;
L_0x1c36b60 .delay (10000,10000,10000) L_0x1c36b60/d;
L_0x1c36c70/d .functor NAND 1, L_0x1c36b60, L_0x1c369c0, C4<1>, C4<1>;
L_0x1c36c70 .delay (20000,20000,20000) L_0x1c36c70/d;
L_0x1c36dd0/d .functor NOT 1, L_0x1c36c70, C4<0>, C4<0>, C4<0>;
L_0x1c36dd0 .delay (10000,10000,10000) L_0x1c36dd0/d;
v0x197bef0_0 .alias "a", 0 0, v0x197d4d0_0;
v0x197bf90_0 .alias "b", 0 0, v0x197d7b0_0;
v0x197c030_0 .net "nand_ab", 0 0, L_0x1c369c0; 1 drivers
v0x197c0d0_0 .net "nor_ab", 0 0, L_0x1c36aa0; 1 drivers
v0x197c150_0 .net "nxor_ab", 0 0, L_0x1c36c70; 1 drivers
v0x197c1f0_0 .net "or_ab", 0 0, L_0x1c36b60; 1 drivers
v0x197c2d0_0 .alias "result", 0 0, v0x197c9e0_0;
S_0x197b860 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x197b770;
 .timescale -9 -12;
L_0x1c36ee0/d .functor NAND 1, L_0x1c36dd0, L_0x1c0dee0, C4<1>, C4<1>;
L_0x1c36ee0 .delay (20000,20000,20000) L_0x1c36ee0/d;
L_0x1c37050/d .functor NOR 1, L_0x1c36dd0, L_0x1c0dee0, C4<0>, C4<0>;
L_0x1c37050 .delay (20000,20000,20000) L_0x1c37050/d;
L_0x1c371a0/d .functor NOT 1, L_0x1c37050, C4<0>, C4<0>, C4<0>;
L_0x1c371a0 .delay (10000,10000,10000) L_0x1c371a0/d;
L_0x1c37260/d .functor NAND 1, L_0x1c371a0, L_0x1c36ee0, C4<1>, C4<1>;
L_0x1c37260 .delay (20000,20000,20000) L_0x1c37260/d;
L_0x1c37370/d .functor NOT 1, L_0x1c37260, C4<0>, C4<0>, C4<0>;
L_0x1c37370 .delay (10000,10000,10000) L_0x1c37370/d;
v0x197b950_0 .alias "a", 0 0, v0x197c9e0_0;
v0x197b9f0_0 .alias "b", 0 0, v0x197d230_0;
v0x197ba90_0 .net "nand_ab", 0 0, L_0x1c36ee0; 1 drivers
v0x197bb30_0 .net "nor_ab", 0 0, L_0x1c37050; 1 drivers
v0x197bbb0_0 .net "nxor_ab", 0 0, L_0x1c37260; 1 drivers
v0x197bc50_0 .net "or_ab", 0 0, L_0x1c371a0; 1 drivers
v0x197bd30_0 .alias "result", 0 0, v0x197d890_0;
S_0x197b220 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x19774e0;
 .timescale -9 -12;
L_0x1c37bd0/d .functor NAND 1, L_0x1c36080, L_0x1c36120, C4<1>, C4<1>;
L_0x1c37bd0 .delay (20000,20000,20000) L_0x1c37bd0/d;
L_0x1c37cb0/d .functor NOR 1, L_0x1c36080, L_0x1c36120, C4<0>, C4<0>;
L_0x1c37cb0 .delay (20000,20000,20000) L_0x1c37cb0/d;
L_0x1c37e40/d .functor NOT 1, L_0x1c37cb0, C4<0>, C4<0>, C4<0>;
L_0x1c37e40 .delay (10000,10000,10000) L_0x1c37e40/d;
L_0x1c37f30/d .functor NAND 1, L_0x1c37e40, L_0x1c37bd0, C4<1>, C4<1>;
L_0x1c37f30 .delay (20000,20000,20000) L_0x1c37f30/d;
L_0x19883d0/d .functor NOT 1, L_0x1c37f30, C4<0>, C4<0>, C4<0>;
L_0x19883d0 .delay (10000,10000,10000) L_0x19883d0/d;
v0x197b310_0 .alias "a", 0 0, v0x197d4d0_0;
v0x197b390_0 .alias "b", 0 0, v0x197d550_0;
v0x197b460_0 .net "nand_ab", 0 0, L_0x1c37bd0; 1 drivers
v0x197b4e0_0 .net "nor_ab", 0 0, L_0x1c37cb0; 1 drivers
v0x197b560_0 .net "nxor_ab", 0 0, L_0x1c37f30; 1 drivers
v0x197b5e0_0 .net "or_ab", 0 0, L_0x1c37e40; 1 drivers
v0x197b6a0_0 .alias "result", 0 0, v0x197dc30_0;
S_0x197a630 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x19774e0;
 .timescale -9 -12;
L_0x19959f0/d .functor NAND 1, L_0x1c36080, L_0x1c36120, C4<1>, C4<1>;
L_0x19959f0 .delay (20000,20000,20000) L_0x19959f0/d;
L_0x1c38150/d .functor NOT 1, L_0x19959f0, C4<0>, C4<0>, C4<0>;
L_0x1c38150 .delay (10000,10000,10000) L_0x1c38150/d;
v0x197aea0_0 .alias "a", 0 0, v0x197d4d0_0;
v0x197af40_0 .net "and_ab", 0 0, L_0x1c38150; 1 drivers
v0x197afc0_0 .alias "b", 0 0, v0x197d550_0;
v0x197b040_0 .net "nand_ab", 0 0, L_0x19959f0; 1 drivers
v0x197b120_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x197b1a0_0 .alias "result", 0 0, v0x197d9a0_0;
S_0x197a720 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x197a630;
 .timescale -9 -12;
L_0x1c38240/d .functor NAND 1, L_0x1c38150, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c38240 .delay (20000,20000,20000) L_0x1c38240/d;
L_0x1c382e0/d .functor NOT 1, L_0x1c38240, C4<0>, C4<0>, C4<0>;
L_0x1c382e0 .delay (10000,10000,10000) L_0x1c382e0/d;
L_0x1c383d0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c383d0 .delay (10000,10000,10000) L_0x1c383d0/d;
L_0x1c38470/d .functor NAND 1, L_0x19959f0, L_0x1c383d0, C4<1>, C4<1>;
L_0x1c38470 .delay (20000,20000,20000) L_0x1c38470/d;
L_0x1c385a0/d .functor NOT 1, L_0x1c38470, C4<0>, C4<0>, C4<0>;
L_0x1c385a0 .delay (10000,10000,10000) L_0x1c385a0/d;
L_0x1c38690/d .functor NOR 1, L_0x1c385a0, L_0x1c382e0, C4<0>, C4<0>;
L_0x1c38690 .delay (20000,20000,20000) L_0x1c38690/d;
L_0x1c38810/d .functor NOT 1, L_0x1c38690, C4<0>, C4<0>, C4<0>;
L_0x1c38810 .delay (10000,10000,10000) L_0x1c38810/d;
v0x197a810_0 .net "and_in0ncom", 0 0, L_0x1c385a0; 1 drivers
v0x197a890_0 .net "and_in1com", 0 0, L_0x1c382e0; 1 drivers
v0x197a910_0 .alias "in0", 0 0, v0x197b040_0;
v0x197a9b0_0 .alias "in1", 0 0, v0x197af40_0;
v0x197aa30_0 .net "nand_in0ncom", 0 0, L_0x1c38470; 1 drivers
v0x197aad0_0 .net "nand_in1com", 0 0, L_0x1c38240; 1 drivers
v0x197abb0_0 .net "ncom", 0 0, L_0x1c383d0; 1 drivers
v0x197ac50_0 .net "nor_wire", 0 0, L_0x1c38690; 1 drivers
v0x197acf0_0 .alias "result", 0 0, v0x197d9a0_0;
v0x197adc0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1979b90 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x19774e0;
 .timescale -9 -12;
L_0x1c38900/d .functor NOR 1, L_0x1c36080, L_0x1c36120, C4<0>, C4<0>;
L_0x1c38900 .delay (20000,20000,20000) L_0x1c38900/d;
L_0x1c389f0/d .functor NOT 1, L_0x1c38900, C4<0>, C4<0>, C4<0>;
L_0x1c389f0 .delay (10000,10000,10000) L_0x1c389f0/d;
v0x197a310_0 .alias "a", 0 0, v0x197d4d0_0;
v0x197a390_0 .alias "b", 0 0, v0x197d550_0;
v0x197a430_0 .net "nor_ab", 0 0, L_0x1c38900; 1 drivers
v0x197a4b0_0 .net "or_ab", 0 0, L_0x1c389f0; 1 drivers
v0x197a530_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x197a5b0_0 .alias "result", 0 0, v0x197db20_0;
S_0x1979c80 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1979b90;
 .timescale -9 -12;
L_0x1c38ae0/d .functor NAND 1, L_0x1c389f0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c38ae0 .delay (20000,20000,20000) L_0x1c38ae0/d;
L_0x1c38b80/d .functor NOT 1, L_0x1c38ae0, C4<0>, C4<0>, C4<0>;
L_0x1c38b80 .delay (10000,10000,10000) L_0x1c38b80/d;
L_0x1c38c70/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c38c70 .delay (10000,10000,10000) L_0x1c38c70/d;
L_0x1c38d30/d .functor NAND 1, L_0x1c38900, L_0x1c38c70, C4<1>, C4<1>;
L_0x1c38d30 .delay (20000,20000,20000) L_0x1c38d30/d;
L_0x1c38e80/d .functor NOT 1, L_0x1c38d30, C4<0>, C4<0>, C4<0>;
L_0x1c38e80 .delay (10000,10000,10000) L_0x1c38e80/d;
L_0x1c38f90/d .functor NOR 1, L_0x1c38e80, L_0x1c38b80, C4<0>, C4<0>;
L_0x1c38f90 .delay (20000,20000,20000) L_0x1c38f90/d;
L_0x1c39130/d .functor NOT 1, L_0x1c38f90, C4<0>, C4<0>, C4<0>;
L_0x1c39130 .delay (10000,10000,10000) L_0x1c39130/d;
v0x1979d70_0 .net "and_in0ncom", 0 0, L_0x1c38e80; 1 drivers
v0x1979df0_0 .net "and_in1com", 0 0, L_0x1c38b80; 1 drivers
v0x1979e70_0 .alias "in0", 0 0, v0x197a430_0;
v0x1979ef0_0 .alias "in1", 0 0, v0x197a4b0_0;
v0x1979f70_0 .net "nand_in0ncom", 0 0, L_0x1c38d30; 1 drivers
v0x1979ff0_0 .net "nand_in1com", 0 0, L_0x1c38ae0; 1 drivers
v0x197a070_0 .net "ncom", 0 0, L_0x1c38c70; 1 drivers
v0x197a0f0_0 .net "nor_wire", 0 0, L_0x1c38f90; 1 drivers
v0x197a1c0_0 .alias "result", 0 0, v0x197db20_0;
v0x197a290_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19775d0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x19774e0;
 .timescale -9 -12;
v0x19793e0_0 .alias "in0", 0 0, v0x197d890_0;
v0x1979490_0 .alias "in1", 0 0, v0x197dc30_0;
v0x1979540_0 .alias "in2", 0 0, v0x197d9a0_0;
v0x19795f0_0 .alias "in3", 0 0, v0x197db20_0;
v0x19796d0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1979780_0 .alias "result", 0 0, v0x197d6e0_0;
v0x1979800_0 .net "sel0", 0 0, L_0x1c3b250; 1 drivers
v0x1979880_0 .net "sel1", 0 0, L_0x1c3b310; 1 drivers
v0x1979900_0 .net "sel2", 0 0, L_0x1c3b440; 1 drivers
v0x19799b0_0 .net "w0", 0 0, L_0x1c398f0; 1 drivers
v0x1979a90_0 .net "w1", 0 0, L_0x1c3a070; 1 drivers
v0x1979b10_0 .net "w2", 0 0, L_0x1c3a8c0; 1 drivers
S_0x1978c90 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x19775d0;
 .timescale -9 -12;
L_0x1c39260/d .functor NAND 1, L_0x19883d0, L_0x1c3b250, C4<1>, C4<1>;
L_0x1c39260 .delay (20000,20000,20000) L_0x1c39260/d;
L_0x1c39340/d .functor NOT 1, L_0x1c39260, C4<0>, C4<0>, C4<0>;
L_0x1c39340 .delay (10000,10000,10000) L_0x1c39340/d;
L_0x1c39450/d .functor NOT 1, L_0x1c3b250, C4<0>, C4<0>, C4<0>;
L_0x1c39450 .delay (10000,10000,10000) L_0x1c39450/d;
L_0x1c395a0/d .functor NAND 1, L_0x1c37370, L_0x1c39450, C4<1>, C4<1>;
L_0x1c395a0 .delay (20000,20000,20000) L_0x1c395a0/d;
L_0x1c39660/d .functor NOT 1, L_0x1c395a0, C4<0>, C4<0>, C4<0>;
L_0x1c39660 .delay (10000,10000,10000) L_0x1c39660/d;
L_0x1c39750/d .functor NOR 1, L_0x1c39660, L_0x1c39340, C4<0>, C4<0>;
L_0x1c39750 .delay (20000,20000,20000) L_0x1c39750/d;
L_0x1c398f0/d .functor NOT 1, L_0x1c39750, C4<0>, C4<0>, C4<0>;
L_0x1c398f0 .delay (10000,10000,10000) L_0x1c398f0/d;
v0x1978d80_0 .net "and_in0ncom", 0 0, L_0x1c39660; 1 drivers
v0x1978e40_0 .net "and_in1com", 0 0, L_0x1c39340; 1 drivers
v0x1978ee0_0 .alias "in0", 0 0, v0x197d890_0;
v0x1978f80_0 .alias "in1", 0 0, v0x197dc30_0;
v0x1979000_0 .net "nand_in0ncom", 0 0, L_0x1c395a0; 1 drivers
v0x19790a0_0 .net "nand_in1com", 0 0, L_0x1c39260; 1 drivers
v0x1979140_0 .net "ncom", 0 0, L_0x1c39450; 1 drivers
v0x19791e0_0 .net "nor_wire", 0 0, L_0x1c39750; 1 drivers
v0x1979280_0 .alias "result", 0 0, v0x19799b0_0;
v0x1979300_0 .alias "sel0", 0 0, v0x1979800_0;
S_0x1978540 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x19775d0;
 .timescale -9 -12;
L_0x1c39a20/d .functor NAND 1, L_0x1c39130, L_0x1c3b250, C4<1>, C4<1>;
L_0x1c39a20 .delay (20000,20000,20000) L_0x1c39a20/d;
L_0x1c39b00/d .functor NOT 1, L_0x1c39a20, C4<0>, C4<0>, C4<0>;
L_0x1c39b00 .delay (10000,10000,10000) L_0x1c39b00/d;
L_0x1c39c10/d .functor NOT 1, L_0x1c3b250, C4<0>, C4<0>, C4<0>;
L_0x1c39c10 .delay (10000,10000,10000) L_0x1c39c10/d;
L_0x1c39cd0/d .functor NAND 1, L_0x1c38810, L_0x1c39c10, C4<1>, C4<1>;
L_0x1c39cd0 .delay (20000,20000,20000) L_0x1c39cd0/d;
L_0x1c39de0/d .functor NOT 1, L_0x1c39cd0, C4<0>, C4<0>, C4<0>;
L_0x1c39de0 .delay (10000,10000,10000) L_0x1c39de0/d;
L_0x1c39ed0/d .functor NOR 1, L_0x1c39de0, L_0x1c39b00, C4<0>, C4<0>;
L_0x1c39ed0 .delay (20000,20000,20000) L_0x1c39ed0/d;
L_0x1c3a070/d .functor NOT 1, L_0x1c39ed0, C4<0>, C4<0>, C4<0>;
L_0x1c3a070 .delay (10000,10000,10000) L_0x1c3a070/d;
v0x1978630_0 .net "and_in0ncom", 0 0, L_0x1c39de0; 1 drivers
v0x19786f0_0 .net "and_in1com", 0 0, L_0x1c39b00; 1 drivers
v0x1978790_0 .alias "in0", 0 0, v0x197d9a0_0;
v0x1978830_0 .alias "in1", 0 0, v0x197db20_0;
v0x19788b0_0 .net "nand_in0ncom", 0 0, L_0x1c39cd0; 1 drivers
v0x1978950_0 .net "nand_in1com", 0 0, L_0x1c39a20; 1 drivers
v0x19789f0_0 .net "ncom", 0 0, L_0x1c39c10; 1 drivers
v0x1978a90_0 .net "nor_wire", 0 0, L_0x1c39ed0; 1 drivers
v0x1978b30_0 .alias "result", 0 0, v0x1979a90_0;
v0x1978bb0_0 .alias "sel0", 0 0, v0x1979800_0;
S_0x1977df0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x19775d0;
 .timescale -9 -12;
L_0x1c3a1a0/d .functor NAND 1, L_0x1c3a070, L_0x1c3b310, C4<1>, C4<1>;
L_0x1c3a1a0 .delay (20000,20000,20000) L_0x1c3a1a0/d;
L_0x1c3a310/d .functor NOT 1, L_0x1c3a1a0, C4<0>, C4<0>, C4<0>;
L_0x1c3a310 .delay (10000,10000,10000) L_0x1c3a310/d;
L_0x1c3a420/d .functor NOT 1, L_0x1c3b310, C4<0>, C4<0>, C4<0>;
L_0x1c3a420 .delay (10000,10000,10000) L_0x1c3a420/d;
L_0x1c3a4e0/d .functor NAND 1, L_0x1c398f0, L_0x1c3a420, C4<1>, C4<1>;
L_0x1c3a4e0 .delay (20000,20000,20000) L_0x1c3a4e0/d;
L_0x1c3a630/d .functor NOT 1, L_0x1c3a4e0, C4<0>, C4<0>, C4<0>;
L_0x1c3a630 .delay (10000,10000,10000) L_0x1c3a630/d;
L_0x1c3a720/d .functor NOR 1, L_0x1c3a630, L_0x1c3a310, C4<0>, C4<0>;
L_0x1c3a720 .delay (20000,20000,20000) L_0x1c3a720/d;
L_0x1c3a8c0/d .functor NOT 1, L_0x1c3a720, C4<0>, C4<0>, C4<0>;
L_0x1c3a8c0 .delay (10000,10000,10000) L_0x1c3a8c0/d;
v0x1977ee0_0 .net "and_in0ncom", 0 0, L_0x1c3a630; 1 drivers
v0x1977fa0_0 .net "and_in1com", 0 0, L_0x1c3a310; 1 drivers
v0x1978040_0 .alias "in0", 0 0, v0x19799b0_0;
v0x19780e0_0 .alias "in1", 0 0, v0x1979a90_0;
v0x1978160_0 .net "nand_in0ncom", 0 0, L_0x1c3a4e0; 1 drivers
v0x1978200_0 .net "nand_in1com", 0 0, L_0x1c3a1a0; 1 drivers
v0x19782a0_0 .net "ncom", 0 0, L_0x1c3a420; 1 drivers
v0x1978340_0 .net "nor_wire", 0 0, L_0x1c3a720; 1 drivers
v0x19783e0_0 .alias "result", 0 0, v0x1979b10_0;
v0x1978460_0 .alias "sel0", 0 0, v0x1979880_0;
S_0x19776c0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x19775d0;
 .timescale -9 -12;
L_0x1c3a9f0/d .functor NAND 1, C4<0>, L_0x1c3b440, C4<1>, C4<1>;
L_0x1c3a9f0 .delay (20000,20000,20000) L_0x1c3a9f0/d;
L_0x1c3ab70/d .functor NOT 1, L_0x1c3a9f0, C4<0>, C4<0>, C4<0>;
L_0x1c3ab70 .delay (10000,10000,10000) L_0x1c3ab70/d;
L_0x1c3ac80/d .functor NOT 1, L_0x1c3b440, C4<0>, C4<0>, C4<0>;
L_0x1c3ac80 .delay (10000,10000,10000) L_0x1c3ac80/d;
L_0x1c3ad40/d .functor NAND 1, L_0x1c3a8c0, L_0x1c3ac80, C4<1>, C4<1>;
L_0x1c3ad40 .delay (20000,20000,20000) L_0x1c3ad40/d;
L_0x1c3ae90/d .functor NOT 1, L_0x1c3ad40, C4<0>, C4<0>, C4<0>;
L_0x1c3ae90 .delay (10000,10000,10000) L_0x1c3ae90/d;
L_0x1c3af80/d .functor NOR 1, L_0x1c3ae90, L_0x1c3ab70, C4<0>, C4<0>;
L_0x1c3af80 .delay (20000,20000,20000) L_0x1c3af80/d;
L_0x1c3b120/d .functor NOT 1, L_0x1c3af80, C4<0>, C4<0>, C4<0>;
L_0x1c3b120 .delay (10000,10000,10000) L_0x1c3b120/d;
v0x19777b0_0 .net "and_in0ncom", 0 0, L_0x1c3ae90; 1 drivers
v0x1977830_0 .net "and_in1com", 0 0, L_0x1c3ab70; 1 drivers
v0x19778d0_0 .alias "in0", 0 0, v0x1979b10_0;
v0x1977970_0 .alias "in1", 0 0, v0x19796d0_0;
v0x19779f0_0 .net "nand_in0ncom", 0 0, L_0x1c3ad40; 1 drivers
v0x1977a90_0 .net "nand_in1com", 0 0, L_0x1c3a9f0; 1 drivers
v0x1977b70_0 .net "ncom", 0 0, L_0x1c3ac80; 1 drivers
v0x1977c10_0 .net "nor_wire", 0 0, L_0x1c3af80; 1 drivers
v0x1977cb0_0 .alias "result", 0 0, v0x197d6e0_0;
v0x1977d50_0 .alias "sel0", 0 0, v0x1979900_0;
S_0x19709f0 .scope generate, "ALU32[17]" "ALU32[17]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x196f008 .param/l "i" 2 105, +C4<010001>;
S_0x1970b20 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x19709f0;
 .timescale -9 -12;
L_0x197b0c0/d .functor NOT 1, L_0x1c3c020, C4<0>, C4<0>, C4<0>;
L_0x197b0c0 .delay (10000,10000,10000) L_0x197b0c0/d;
v0x19768b0_0 .net "carryin", 0 0, L_0x1c3c0c0; 1 drivers
v0x1976950_0 .net "carryout", 0 0, L_0x1c3d4a0; 1 drivers
v0x19769d0_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x1976a50_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x1976ad0_0 .net "notB", 0 0, L_0x197b0c0; 1 drivers
v0x1976b50_0 .net "operandA", 0 0, L_0x1c3bf80; 1 drivers
v0x1976bd0_0 .net "operandB", 0 0, L_0x1c3c020; 1 drivers
v0x1976ce0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1976d60_0 .net "result", 0 0, L_0x1c40fd0; 1 drivers
v0x1976e30_0 .net "trueB", 0 0, L_0x1c3c2a0; 1 drivers
v0x1976f10_0 .net "wAddSub", 0 0, L_0x1c3cda0; 1 drivers
v0x1977020_0 .net "wNandAnd", 0 0, L_0x1c3e560; 1 drivers
v0x19771a0_0 .net "wNorOr", 0 0, L_0x1c3efa0; 1 drivers
v0x19772b0_0 .net "wXor", 0 0, L_0x1c3db00; 1 drivers
L_0x1c41100 .part v0x1a11260_0, 0, 1;
L_0x1c411c0 .part v0x1a11260_0, 1, 1;
L_0x1c412f0 .part v0x1a11260_0, 2, 1;
S_0x19760e0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1970b20;
 .timescale -9 -12;
L_0x1c0df80/d .functor NAND 1, L_0x197b0c0, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c0df80 .delay (20000,20000,20000) L_0x1c0df80/d;
L_0x1c361c0/d .functor NOT 1, L_0x1c0df80, C4<0>, C4<0>, C4<0>;
L_0x1c361c0 .delay (10000,10000,10000) L_0x1c361c0/d;
L_0x1c0e120/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c0e120 .delay (10000,10000,10000) L_0x1c0e120/d;
L_0x1c0e1e0/d .functor NAND 1, L_0x1c3c020, L_0x1c0e120, C4<1>, C4<1>;
L_0x1c0e1e0 .delay (20000,20000,20000) L_0x1c0e1e0/d;
L_0x1c3b730/d .functor NOT 1, L_0x1c0e1e0, C4<0>, C4<0>, C4<0>;
L_0x1c3b730 .delay (10000,10000,10000) L_0x1c3b730/d;
L_0x1c3b840/d .functor NOR 1, L_0x1c3b730, L_0x1c361c0, C4<0>, C4<0>;
L_0x1c3b840 .delay (20000,20000,20000) L_0x1c3b840/d;
L_0x1c3c2a0/d .functor NOT 1, L_0x1c3b840, C4<0>, C4<0>, C4<0>;
L_0x1c3c2a0 .delay (10000,10000,10000) L_0x1c3c2a0/d;
v0x19761d0_0 .net "and_in0ncom", 0 0, L_0x1c3b730; 1 drivers
v0x1976290_0 .net "and_in1com", 0 0, L_0x1c361c0; 1 drivers
v0x1976330_0 .alias "in0", 0 0, v0x1976bd0_0;
v0x19763b0_0 .alias "in1", 0 0, v0x1976ad0_0;
v0x1976430_0 .net "nand_in0ncom", 0 0, L_0x1c0e1e0; 1 drivers
v0x19764d0_0 .net "nand_in1com", 0 0, L_0x1c0df80; 1 drivers
v0x1976570_0 .net "ncom", 0 0, L_0x1c0e120; 1 drivers
v0x1976610_0 .net "nor_wire", 0 0, L_0x1c3b840; 1 drivers
v0x1976700_0 .alias "result", 0 0, v0x1976e30_0;
v0x19767d0_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x1974df0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1970b20;
 .timescale -9 -12;
L_0x1c3ceb0/d .functor NAND 1, L_0x1c3bf80, L_0x1c3c2a0, C4<1>, C4<1>;
L_0x1c3ceb0 .delay (20000,20000,20000) L_0x1c3ceb0/d;
L_0x1c3d040/d .functor NOT 1, L_0x1c3ceb0, C4<0>, C4<0>, C4<0>;
L_0x1c3d040 .delay (10000,10000,10000) L_0x1c3d040/d;
L_0x1c3d130/d .functor NAND 1, L_0x1c3c0c0, L_0x1c3c800, C4<1>, C4<1>;
L_0x1c3d130 .delay (20000,20000,20000) L_0x1c3d130/d;
L_0x1c3d1f0/d .functor NOT 1, L_0x1c3d130, C4<0>, C4<0>, C4<0>;
L_0x1c3d1f0 .delay (10000,10000,10000) L_0x1c3d1f0/d;
L_0x1c3d330/d .functor NOR 1, L_0x1c3d1f0, L_0x1c3d040, C4<0>, C4<0>;
L_0x1c3d330 .delay (20000,20000,20000) L_0x1c3d330/d;
L_0x1c3d4a0/d .functor NOT 1, L_0x1c3d330, C4<0>, C4<0>, C4<0>;
L_0x1c3d4a0 .delay (10000,10000,10000) L_0x1c3d4a0/d;
v0x19759d0_0 .alias "a", 0 0, v0x1976b50_0;
v0x1975ae0_0 .net "and_ab", 0 0, L_0x1c3d040; 1 drivers
v0x1975b80_0 .net "and_xor_ab_c", 0 0, L_0x1c3d1f0; 1 drivers
v0x1975c20_0 .alias "b", 0 0, v0x1976e30_0;
v0x1975ca0_0 .alias "carryin", 0 0, v0x19768b0_0;
v0x1975d20_0 .alias "carryout", 0 0, v0x1976950_0;
v0x1975de0_0 .net "nand_ab", 0 0, L_0x1c3ceb0; 1 drivers
v0x1975e60_0 .net "nand_xor_ab_c", 0 0, L_0x1c3d130; 1 drivers
v0x1975ee0_0 .net "nco", 0 0, L_0x1c3d330; 1 drivers
v0x1975f80_0 .alias "sum", 0 0, v0x1976f10_0;
v0x1976060_0 .net "xor_ab", 0 0, L_0x1c3c800; 1 drivers
S_0x1975480 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1974df0;
 .timescale -9 -12;
L_0x1c3c3f0/d .functor NAND 1, L_0x1c3bf80, L_0x1c3c2a0, C4<1>, C4<1>;
L_0x1c3c3f0 .delay (20000,20000,20000) L_0x1c3c3f0/d;
L_0x1c3c4d0/d .functor NOR 1, L_0x1c3bf80, L_0x1c3c2a0, C4<0>, C4<0>;
L_0x1c3c4d0 .delay (20000,20000,20000) L_0x1c3c4d0/d;
L_0x1c3c590/d .functor NOT 1, L_0x1c3c4d0, C4<0>, C4<0>, C4<0>;
L_0x1c3c590 .delay (10000,10000,10000) L_0x1c3c590/d;
L_0x1c3c6a0/d .functor NAND 1, L_0x1c3c590, L_0x1c3c3f0, C4<1>, C4<1>;
L_0x1c3c6a0 .delay (20000,20000,20000) L_0x1c3c6a0/d;
L_0x1c3c800/d .functor NOT 1, L_0x1c3c6a0, C4<0>, C4<0>, C4<0>;
L_0x1c3c800 .delay (10000,10000,10000) L_0x1c3c800/d;
v0x1975570_0 .alias "a", 0 0, v0x1976b50_0;
v0x1975610_0 .alias "b", 0 0, v0x1976e30_0;
v0x19756b0_0 .net "nand_ab", 0 0, L_0x1c3c3f0; 1 drivers
v0x1975750_0 .net "nor_ab", 0 0, L_0x1c3c4d0; 1 drivers
v0x19757d0_0 .net "nxor_ab", 0 0, L_0x1c3c6a0; 1 drivers
v0x1975870_0 .net "or_ab", 0 0, L_0x1c3c590; 1 drivers
v0x1975950_0 .alias "result", 0 0, v0x1976060_0;
S_0x1974ee0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1974df0;
 .timescale -9 -12;
L_0x1c3c910/d .functor NAND 1, L_0x1c3c800, L_0x1c3c0c0, C4<1>, C4<1>;
L_0x1c3c910 .delay (20000,20000,20000) L_0x1c3c910/d;
L_0x1c3ca80/d .functor NOR 1, L_0x1c3c800, L_0x1c3c0c0, C4<0>, C4<0>;
L_0x1c3ca80 .delay (20000,20000,20000) L_0x1c3ca80/d;
L_0x1c3cbd0/d .functor NOT 1, L_0x1c3ca80, C4<0>, C4<0>, C4<0>;
L_0x1c3cbd0 .delay (10000,10000,10000) L_0x1c3cbd0/d;
L_0x1c3cc90/d .functor NAND 1, L_0x1c3cbd0, L_0x1c3c910, C4<1>, C4<1>;
L_0x1c3cc90 .delay (20000,20000,20000) L_0x1c3cc90/d;
L_0x1c3cda0/d .functor NOT 1, L_0x1c3cc90, C4<0>, C4<0>, C4<0>;
L_0x1c3cda0 .delay (10000,10000,10000) L_0x1c3cda0/d;
v0x1974fd0_0 .alias "a", 0 0, v0x1976060_0;
v0x1975070_0 .alias "b", 0 0, v0x19768b0_0;
v0x1975110_0 .net "nand_ab", 0 0, L_0x1c3c910; 1 drivers
v0x19751b0_0 .net "nor_ab", 0 0, L_0x1c3ca80; 1 drivers
v0x1975230_0 .net "nxor_ab", 0 0, L_0x1c3cc90; 1 drivers
v0x19752d0_0 .net "or_ab", 0 0, L_0x1c3cbd0; 1 drivers
v0x19753b0_0 .alias "result", 0 0, v0x1976f10_0;
S_0x19748a0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1970b20;
 .timescale -9 -12;
L_0x1c3d660/d .functor NAND 1, L_0x1c3bf80, L_0x1c3c020, C4<1>, C4<1>;
L_0x1c3d660 .delay (20000,20000,20000) L_0x1c3d660/d;
L_0x1c3d740/d .functor NOR 1, L_0x1c3bf80, L_0x1c3c020, C4<0>, C4<0>;
L_0x1c3d740 .delay (20000,20000,20000) L_0x1c3d740/d;
L_0x1c3d8d0/d .functor NOT 1, L_0x1c3d740, C4<0>, C4<0>, C4<0>;
L_0x1c3d8d0 .delay (10000,10000,10000) L_0x1c3d8d0/d;
L_0x1c3d9c0/d .functor NAND 1, L_0x1c3d8d0, L_0x1c3d660, C4<1>, C4<1>;
L_0x1c3d9c0 .delay (20000,20000,20000) L_0x1c3d9c0/d;
L_0x1c3db00/d .functor NOT 1, L_0x1c3d9c0, C4<0>, C4<0>, C4<0>;
L_0x1c3db00 .delay (10000,10000,10000) L_0x1c3db00/d;
v0x1974990_0 .alias "a", 0 0, v0x1976b50_0;
v0x1974a10_0 .alias "b", 0 0, v0x1976bd0_0;
v0x1974ae0_0 .net "nand_ab", 0 0, L_0x1c3d660; 1 drivers
v0x1974b60_0 .net "nor_ab", 0 0, L_0x1c3d740; 1 drivers
v0x1974be0_0 .net "nxor_ab", 0 0, L_0x1c3d9c0; 1 drivers
v0x1974c60_0 .net "or_ab", 0 0, L_0x1c3d8d0; 1 drivers
v0x1974d20_0 .alias "result", 0 0, v0x19772b0_0;
S_0x1973cb0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1970b20;
 .timescale -9 -12;
L_0x1c3dc50/d .functor NAND 1, L_0x1c3bf80, L_0x1c3c020, C4<1>, C4<1>;
L_0x1c3dc50 .delay (20000,20000,20000) L_0x1c3dc50/d;
L_0x1c3dda0/d .functor NOT 1, L_0x1c3dc50, C4<0>, C4<0>, C4<0>;
L_0x1c3dda0 .delay (10000,10000,10000) L_0x1c3dda0/d;
v0x1974520_0 .alias "a", 0 0, v0x1976b50_0;
v0x19745c0_0 .net "and_ab", 0 0, L_0x1c3dda0; 1 drivers
v0x1974640_0 .alias "b", 0 0, v0x1976bd0_0;
v0x19746c0_0 .net "nand_ab", 0 0, L_0x1c3dc50; 1 drivers
v0x19747a0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1974820_0 .alias "result", 0 0, v0x1977020_0;
S_0x1973da0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1973cb0;
 .timescale -9 -12;
L_0x1c3ded0/d .functor NAND 1, L_0x1c3dda0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c3ded0 .delay (20000,20000,20000) L_0x1c3ded0/d;
L_0x1c3dfb0/d .functor NOT 1, L_0x1c3ded0, C4<0>, C4<0>, C4<0>;
L_0x1c3dfb0 .delay (10000,10000,10000) L_0x1c3dfb0/d;
L_0x1c3e0c0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c3e0c0 .delay (10000,10000,10000) L_0x1c3e0c0/d;
L_0x1c3e180/d .functor NAND 1, L_0x1c3dc50, L_0x1c3e0c0, C4<1>, C4<1>;
L_0x1c3e180 .delay (20000,20000,20000) L_0x1c3e180/d;
L_0x1c3e2d0/d .functor NOT 1, L_0x1c3e180, C4<0>, C4<0>, C4<0>;
L_0x1c3e2d0 .delay (10000,10000,10000) L_0x1c3e2d0/d;
L_0x1c3e3c0/d .functor NOR 1, L_0x1c3e2d0, L_0x1c3dfb0, C4<0>, C4<0>;
L_0x1c3e3c0 .delay (20000,20000,20000) L_0x1c3e3c0/d;
L_0x1c3e560/d .functor NOT 1, L_0x1c3e3c0, C4<0>, C4<0>, C4<0>;
L_0x1c3e560 .delay (10000,10000,10000) L_0x1c3e560/d;
v0x1973e90_0 .net "and_in0ncom", 0 0, L_0x1c3e2d0; 1 drivers
v0x1973f10_0 .net "and_in1com", 0 0, L_0x1c3dfb0; 1 drivers
v0x1973f90_0 .alias "in0", 0 0, v0x19746c0_0;
v0x1974030_0 .alias "in1", 0 0, v0x19745c0_0;
v0x19740b0_0 .net "nand_in0ncom", 0 0, L_0x1c3e180; 1 drivers
v0x1974150_0 .net "nand_in1com", 0 0, L_0x1c3ded0; 1 drivers
v0x1974230_0 .net "ncom", 0 0, L_0x1c3e0c0; 1 drivers
v0x19742d0_0 .net "nor_wire", 0 0, L_0x1c3e3c0; 1 drivers
v0x1974370_0 .alias "result", 0 0, v0x1977020_0;
v0x1974440_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1973260 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1970b20;
 .timescale -9 -12;
L_0x1c3e690/d .functor NOR 1, L_0x1c3bf80, L_0x1c3c020, C4<0>, C4<0>;
L_0x1c3e690 .delay (20000,20000,20000) L_0x1c3e690/d;
L_0x1c3e7e0/d .functor NOT 1, L_0x1c3e690, C4<0>, C4<0>, C4<0>;
L_0x1c3e7e0 .delay (10000,10000,10000) L_0x1c3e7e0/d;
v0x1973990_0 .alias "a", 0 0, v0x1976b50_0;
v0x1973a10_0 .alias "b", 0 0, v0x1976bd0_0;
v0x1973ab0_0 .net "nor_ab", 0 0, L_0x1c3e690; 1 drivers
v0x1973b30_0 .net "or_ab", 0 0, L_0x1c3e7e0; 1 drivers
v0x1973bb0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1973c30_0 .alias "result", 0 0, v0x19771a0_0;
S_0x1973350 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1973260;
 .timescale -9 -12;
L_0x1c3e910/d .functor NAND 1, L_0x1c3e7e0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c3e910 .delay (20000,20000,20000) L_0x1c3e910/d;
L_0x1c3e9f0/d .functor NOT 1, L_0x1c3e910, C4<0>, C4<0>, C4<0>;
L_0x1c3e9f0 .delay (10000,10000,10000) L_0x1c3e9f0/d;
L_0x1c3eb00/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c3eb00 .delay (10000,10000,10000) L_0x1c3eb00/d;
L_0x1c3ebc0/d .functor NAND 1, L_0x1c3e690, L_0x1c3eb00, C4<1>, C4<1>;
L_0x1c3ebc0 .delay (20000,20000,20000) L_0x1c3ebc0/d;
L_0x1c3ed10/d .functor NOT 1, L_0x1c3ebc0, C4<0>, C4<0>, C4<0>;
L_0x1c3ed10 .delay (10000,10000,10000) L_0x1c3ed10/d;
L_0x1c3ee00/d .functor NOR 1, L_0x1c3ed10, L_0x1c3e9f0, C4<0>, C4<0>;
L_0x1c3ee00 .delay (20000,20000,20000) L_0x1c3ee00/d;
L_0x1c3efa0/d .functor NOT 1, L_0x1c3ee00, C4<0>, C4<0>, C4<0>;
L_0x1c3efa0 .delay (10000,10000,10000) L_0x1c3efa0/d;
v0x1973440_0 .net "and_in0ncom", 0 0, L_0x1c3ed10; 1 drivers
v0x19734c0_0 .net "and_in1com", 0 0, L_0x1c3e9f0; 1 drivers
v0x1973540_0 .alias "in0", 0 0, v0x1973ab0_0;
v0x19735c0_0 .alias "in1", 0 0, v0x1973b30_0;
v0x1973640_0 .net "nand_in0ncom", 0 0, L_0x1c3ebc0; 1 drivers
v0x19736c0_0 .net "nand_in1com", 0 0, L_0x1c3e910; 1 drivers
v0x1973740_0 .net "ncom", 0 0, L_0x1c3eb00; 1 drivers
v0x19737c0_0 .net "nor_wire", 0 0, L_0x1c3ee00; 1 drivers
v0x1973840_0 .alias "result", 0 0, v0x19771a0_0;
v0x1973910_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1970c10 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1970b20;
 .timescale -9 -12;
v0x1972a40_0 .alias "in0", 0 0, v0x1976f10_0;
v0x1972af0_0 .alias "in1", 0 0, v0x19772b0_0;
v0x1972ba0_0 .alias "in2", 0 0, v0x1977020_0;
v0x1972c50_0 .alias "in3", 0 0, v0x19771a0_0;
v0x1972d30_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1972de0_0 .alias "result", 0 0, v0x1976d60_0;
v0x1972e60_0 .net "sel0", 0 0, L_0x1c41100; 1 drivers
v0x1972ee0_0 .net "sel1", 0 0, L_0x1c411c0; 1 drivers
v0x1972f60_0 .net "sel2", 0 0, L_0x1c412f0; 1 drivers
v0x1973010_0 .net "w0", 0 0, L_0x1c3f760; 1 drivers
v0x19730f0_0 .net "w1", 0 0, L_0x1c3fee0; 1 drivers
v0x1973170_0 .net "w2", 0 0, L_0x1c40730; 1 drivers
S_0x1972290 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1970c10;
 .timescale -9 -12;
L_0x1c3f0d0/d .functor NAND 1, L_0x1c3db00, L_0x1c41100, C4<1>, C4<1>;
L_0x1c3f0d0 .delay (20000,20000,20000) L_0x1c3f0d0/d;
L_0x1c3f1b0/d .functor NOT 1, L_0x1c3f0d0, C4<0>, C4<0>, C4<0>;
L_0x1c3f1b0 .delay (10000,10000,10000) L_0x1c3f1b0/d;
L_0x1c3f2c0/d .functor NOT 1, L_0x1c41100, C4<0>, C4<0>, C4<0>;
L_0x1c3f2c0 .delay (10000,10000,10000) L_0x1c3f2c0/d;
L_0x1c3f410/d .functor NAND 1, L_0x1c3cda0, L_0x1c3f2c0, C4<1>, C4<1>;
L_0x1c3f410 .delay (20000,20000,20000) L_0x1c3f410/d;
L_0x1c3f4d0/d .functor NOT 1, L_0x1c3f410, C4<0>, C4<0>, C4<0>;
L_0x1c3f4d0 .delay (10000,10000,10000) L_0x1c3f4d0/d;
L_0x1c3f5c0/d .functor NOR 1, L_0x1c3f4d0, L_0x1c3f1b0, C4<0>, C4<0>;
L_0x1c3f5c0 .delay (20000,20000,20000) L_0x1c3f5c0/d;
L_0x1c3f760/d .functor NOT 1, L_0x1c3f5c0, C4<0>, C4<0>, C4<0>;
L_0x1c3f760 .delay (10000,10000,10000) L_0x1c3f760/d;
v0x1972380_0 .net "and_in0ncom", 0 0, L_0x1c3f4d0; 1 drivers
v0x1972440_0 .net "and_in1com", 0 0, L_0x1c3f1b0; 1 drivers
v0x19724e0_0 .alias "in0", 0 0, v0x1976f10_0;
v0x1972580_0 .alias "in1", 0 0, v0x19772b0_0;
v0x1972630_0 .net "nand_in0ncom", 0 0, L_0x1c3f410; 1 drivers
v0x19726d0_0 .net "nand_in1com", 0 0, L_0x1c3f0d0; 1 drivers
v0x1972770_0 .net "ncom", 0 0, L_0x1c3f2c0; 1 drivers
v0x1972810_0 .net "nor_wire", 0 0, L_0x1c3f5c0; 1 drivers
v0x19728b0_0 .alias "result", 0 0, v0x1973010_0;
v0x1972930_0 .alias "sel0", 0 0, v0x1972e60_0;
S_0x1971b40 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1970c10;
 .timescale -9 -12;
L_0x1c3f890/d .functor NAND 1, L_0x1c3efa0, L_0x1c41100, C4<1>, C4<1>;
L_0x1c3f890 .delay (20000,20000,20000) L_0x1c3f890/d;
L_0x1c3f970/d .functor NOT 1, L_0x1c3f890, C4<0>, C4<0>, C4<0>;
L_0x1c3f970 .delay (10000,10000,10000) L_0x1c3f970/d;
L_0x1c3fa80/d .functor NOT 1, L_0x1c41100, C4<0>, C4<0>, C4<0>;
L_0x1c3fa80 .delay (10000,10000,10000) L_0x1c3fa80/d;
L_0x1c3fb40/d .functor NAND 1, L_0x1c3e560, L_0x1c3fa80, C4<1>, C4<1>;
L_0x1c3fb40 .delay (20000,20000,20000) L_0x1c3fb40/d;
L_0x1c3fc50/d .functor NOT 1, L_0x1c3fb40, C4<0>, C4<0>, C4<0>;
L_0x1c3fc50 .delay (10000,10000,10000) L_0x1c3fc50/d;
L_0x1c3fd40/d .functor NOR 1, L_0x1c3fc50, L_0x1c3f970, C4<0>, C4<0>;
L_0x1c3fd40 .delay (20000,20000,20000) L_0x1c3fd40/d;
L_0x1c3fee0/d .functor NOT 1, L_0x1c3fd40, C4<0>, C4<0>, C4<0>;
L_0x1c3fee0 .delay (10000,10000,10000) L_0x1c3fee0/d;
v0x1971c30_0 .net "and_in0ncom", 0 0, L_0x1c3fc50; 1 drivers
v0x1971cf0_0 .net "and_in1com", 0 0, L_0x1c3f970; 1 drivers
v0x1971d90_0 .alias "in0", 0 0, v0x1977020_0;
v0x1971e30_0 .alias "in1", 0 0, v0x19771a0_0;
v0x1971eb0_0 .net "nand_in0ncom", 0 0, L_0x1c3fb40; 1 drivers
v0x1971f50_0 .net "nand_in1com", 0 0, L_0x1c3f890; 1 drivers
v0x1971ff0_0 .net "ncom", 0 0, L_0x1c3fa80; 1 drivers
v0x1972090_0 .net "nor_wire", 0 0, L_0x1c3fd40; 1 drivers
v0x1972130_0 .alias "result", 0 0, v0x19730f0_0;
v0x19721b0_0 .alias "sel0", 0 0, v0x1972e60_0;
S_0x19713d0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1970c10;
 .timescale -9 -12;
L_0x1c40010/d .functor NAND 1, L_0x1c3fee0, L_0x1c411c0, C4<1>, C4<1>;
L_0x1c40010 .delay (20000,20000,20000) L_0x1c40010/d;
L_0x1c40180/d .functor NOT 1, L_0x1c40010, C4<0>, C4<0>, C4<0>;
L_0x1c40180 .delay (10000,10000,10000) L_0x1c40180/d;
L_0x1c40290/d .functor NOT 1, L_0x1c411c0, C4<0>, C4<0>, C4<0>;
L_0x1c40290 .delay (10000,10000,10000) L_0x1c40290/d;
L_0x1c40350/d .functor NAND 1, L_0x1c3f760, L_0x1c40290, C4<1>, C4<1>;
L_0x1c40350 .delay (20000,20000,20000) L_0x1c40350/d;
L_0x1c404a0/d .functor NOT 1, L_0x1c40350, C4<0>, C4<0>, C4<0>;
L_0x1c404a0 .delay (10000,10000,10000) L_0x1c404a0/d;
L_0x1c40590/d .functor NOR 1, L_0x1c404a0, L_0x1c40180, C4<0>, C4<0>;
L_0x1c40590 .delay (20000,20000,20000) L_0x1c40590/d;
L_0x1c40730/d .functor NOT 1, L_0x1c40590, C4<0>, C4<0>, C4<0>;
L_0x1c40730 .delay (10000,10000,10000) L_0x1c40730/d;
v0x19714c0_0 .net "and_in0ncom", 0 0, L_0x1c404a0; 1 drivers
v0x1971580_0 .net "and_in1com", 0 0, L_0x1c40180; 1 drivers
v0x1971620_0 .alias "in0", 0 0, v0x1973010_0;
v0x19716c0_0 .alias "in1", 0 0, v0x19730f0_0;
v0x1971740_0 .net "nand_in0ncom", 0 0, L_0x1c40350; 1 drivers
v0x19717e0_0 .net "nand_in1com", 0 0, L_0x1c40010; 1 drivers
v0x1971880_0 .net "ncom", 0 0, L_0x1c40290; 1 drivers
v0x1971920_0 .net "nor_wire", 0 0, L_0x1c40590; 1 drivers
v0x19719c0_0 .alias "result", 0 0, v0x1973170_0;
v0x1971a40_0 .alias "sel0", 0 0, v0x1972ee0_0;
S_0x1970d00 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1970c10;
 .timescale -9 -12;
L_0x1c40860/d .functor NAND 1, C4<0>, L_0x1c412f0, C4<1>, C4<1>;
L_0x1c40860 .delay (20000,20000,20000) L_0x1c40860/d;
L_0x1c409e0/d .functor NOT 1, L_0x1c40860, C4<0>, C4<0>, C4<0>;
L_0x1c409e0 .delay (10000,10000,10000) L_0x1c409e0/d;
L_0x1c40b10/d .functor NOT 1, L_0x1c412f0, C4<0>, C4<0>, C4<0>;
L_0x1c40b10 .delay (10000,10000,10000) L_0x1c40b10/d;
L_0x1c40bd0/d .functor NAND 1, L_0x1c40730, L_0x1c40b10, C4<1>, C4<1>;
L_0x1c40bd0 .delay (20000,20000,20000) L_0x1c40bd0/d;
L_0x1c40d40/d .functor NOT 1, L_0x1c40bd0, C4<0>, C4<0>, C4<0>;
L_0x1c40d40 .delay (10000,10000,10000) L_0x1c40d40/d;
L_0x1c40e30/d .functor NOR 1, L_0x1c40d40, L_0x1c409e0, C4<0>, C4<0>;
L_0x1c40e30 .delay (20000,20000,20000) L_0x1c40e30/d;
L_0x1c40fd0/d .functor NOT 1, L_0x1c40e30, C4<0>, C4<0>, C4<0>;
L_0x1c40fd0 .delay (10000,10000,10000) L_0x1c40fd0/d;
v0x1970df0_0 .net "and_in0ncom", 0 0, L_0x1c40d40; 1 drivers
v0x1970e70_0 .net "and_in1com", 0 0, L_0x1c409e0; 1 drivers
v0x1970ef0_0 .alias "in0", 0 0, v0x1973170_0;
v0x1970f70_0 .alias "in1", 0 0, v0x1972d30_0;
v0x1970ff0_0 .net "nand_in0ncom", 0 0, L_0x1c40bd0; 1 drivers
v0x1971070_0 .net "nand_in1com", 0 0, L_0x1c40860; 1 drivers
v0x1971150_0 .net "ncom", 0 0, L_0x1c40b10; 1 drivers
v0x19711f0_0 .net "nor_wire", 0 0, L_0x1c40e30; 1 drivers
v0x1971290_0 .alias "result", 0 0, v0x1976d60_0;
v0x1971330_0 .alias "sel0", 0 0, v0x1972f60_0;
S_0x1969c90 .scope generate, "ALU32[18]" "ALU32[18]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x1968688 .param/l "i" 2 105, +C4<010010>;
S_0x1969dc0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1969c90;
 .timescale -9 -12;
L_0x1c3c160/d .functor NOT 1, L_0x1c417d0, C4<0>, C4<0>, C4<0>;
L_0x1c3c160 .delay (10000,10000,10000) L_0x1c3c160/d;
v0x196fb10_0 .net "carryin", 0 0, L_0x1c41870; 1 drivers
v0x196fbb0_0 .net "carryout", 0 0, L_0x1c430d0; 1 drivers
v0x196fc30_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x196fcb0_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x196fd30_0 .net "notB", 0 0, L_0x1c3c160; 1 drivers
v0x196fdb0_0 .net "operandA", 0 0, L_0x1c41730; 1 drivers
v0x196fe30_0 .net "operandB", 0 0, L_0x1c417d0; 1 drivers
v0x196ff40_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1945ae0_0 .net "result", 0 0, L_0x1c46bc0; 1 drivers
v0x1945bb0_0 .net "trueB", 0 0, L_0x1c41f10; 1 drivers
v0x1945c90_0 .net "wAddSub", 0 0, L_0x1c42a30; 1 drivers
v0x1945da0_0 .net "wNandAnd", 0 0, L_0x1c44190; 1 drivers
v0x1970860_0 .net "wNorOr", 0 0, L_0x1c44bd0; 1 drivers
v0x1970970_0 .net "wXor", 0 0, L_0x1c43730; 1 drivers
L_0x1c46cf0 .part v0x1a11260_0, 0, 1;
L_0x1c46db0 .part v0x1a11260_0, 1, 1;
L_0x1c46ee0 .part v0x1a11260_0, 2, 1;
S_0x196f340 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1969dc0;
 .timescale -9 -12;
L_0x1c41960/d .functor NAND 1, L_0x1c3c160, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c41960 .delay (20000,20000,20000) L_0x1c41960/d;
L_0x1c41a40/d .functor NOT 1, L_0x1c41960, C4<0>, C4<0>, C4<0>;
L_0x1c41a40 .delay (10000,10000,10000) L_0x1c41a40/d;
L_0x1c41b00/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c41b00 .delay (10000,10000,10000) L_0x1c41b00/d;
L_0x1c41bc0/d .functor NAND 1, L_0x1c417d0, L_0x1c41b00, C4<1>, C4<1>;
L_0x1c41bc0 .delay (20000,20000,20000) L_0x1c41bc0/d;
L_0x1c41c80/d .functor NOT 1, L_0x1c41bc0, C4<0>, C4<0>, C4<0>;
L_0x1c41c80 .delay (10000,10000,10000) L_0x1c41c80/d;
L_0x1c41d70/d .functor NOR 1, L_0x1c41c80, L_0x1c41a40, C4<0>, C4<0>;
L_0x1c41d70 .delay (20000,20000,20000) L_0x1c41d70/d;
L_0x1c41f10/d .functor NOT 1, L_0x1c41d70, C4<0>, C4<0>, C4<0>;
L_0x1c41f10 .delay (10000,10000,10000) L_0x1c41f10/d;
v0x196f430_0 .net "and_in0ncom", 0 0, L_0x1c41c80; 1 drivers
v0x196f4f0_0 .net "and_in1com", 0 0, L_0x1c41a40; 1 drivers
v0x196f590_0 .alias "in0", 0 0, v0x196fe30_0;
v0x196f610_0 .alias "in1", 0 0, v0x196fd30_0;
v0x196f690_0 .net "nand_in0ncom", 0 0, L_0x1c41bc0; 1 drivers
v0x196f730_0 .net "nand_in1com", 0 0, L_0x1c41960; 1 drivers
v0x196f7d0_0 .net "ncom", 0 0, L_0x1c41b00; 1 drivers
v0x196f870_0 .net "nor_wire", 0 0, L_0x1c41d70; 1 drivers
v0x196f960_0 .alias "result", 0 0, v0x1945bb0_0;
v0x196fa30_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x196e050 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1969dc0;
 .timescale -9 -12;
L_0x1c42b40/d .functor NAND 1, L_0x1c41730, L_0x1c41f10, C4<1>, C4<1>;
L_0x1c42b40 .delay (20000,20000,20000) L_0x1c42b40/d;
L_0x1c42cd0/d .functor NOT 1, L_0x1c42b40, C4<0>, C4<0>, C4<0>;
L_0x1c42cd0 .delay (10000,10000,10000) L_0x1c42cd0/d;
L_0x1c42dc0/d .functor NAND 1, L_0x1c41870, L_0x1c42490, C4<1>, C4<1>;
L_0x1c42dc0 .delay (20000,20000,20000) L_0x1c42dc0/d;
L_0x1c42e80/d .functor NOT 1, L_0x1c42dc0, C4<0>, C4<0>, C4<0>;
L_0x1c42e80 .delay (10000,10000,10000) L_0x1c42e80/d;
L_0x1c42f90/d .functor NOR 1, L_0x1c42e80, L_0x1c42cd0, C4<0>, C4<0>;
L_0x1c42f90 .delay (20000,20000,20000) L_0x1c42f90/d;
L_0x1c430d0/d .functor NOT 1, L_0x1c42f90, C4<0>, C4<0>, C4<0>;
L_0x1c430d0 .delay (10000,10000,10000) L_0x1c430d0/d;
v0x196ec30_0 .alias "a", 0 0, v0x196fdb0_0;
v0x196ed40_0 .net "and_ab", 0 0, L_0x1c42cd0; 1 drivers
v0x196ede0_0 .net "and_xor_ab_c", 0 0, L_0x1c42e80; 1 drivers
v0x196ee80_0 .alias "b", 0 0, v0x1945bb0_0;
v0x196ef00_0 .alias "carryin", 0 0, v0x196fb10_0;
v0x196ef80_0 .alias "carryout", 0 0, v0x196fbb0_0;
v0x196f040_0 .net "nand_ab", 0 0, L_0x1c42b40; 1 drivers
v0x196f0c0_0 .net "nand_xor_ab_c", 0 0, L_0x1c42dc0; 1 drivers
v0x196f140_0 .net "nco", 0 0, L_0x1c42f90; 1 drivers
v0x196f1e0_0 .alias "sum", 0 0, v0x1945c90_0;
v0x196f2c0_0 .net "xor_ab", 0 0, L_0x1c42490; 1 drivers
S_0x196e6e0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x196e050;
 .timescale -9 -12;
L_0x1c42080/d .functor NAND 1, L_0x1c41730, L_0x1c41f10, C4<1>, C4<1>;
L_0x1c42080 .delay (20000,20000,20000) L_0x1c42080/d;
L_0x1c42160/d .functor NOR 1, L_0x1c41730, L_0x1c41f10, C4<0>, C4<0>;
L_0x1c42160 .delay (20000,20000,20000) L_0x1c42160/d;
L_0x1c42220/d .functor NOT 1, L_0x1c42160, C4<0>, C4<0>, C4<0>;
L_0x1c42220 .delay (10000,10000,10000) L_0x1c42220/d;
L_0x1c42330/d .functor NAND 1, L_0x1c42220, L_0x1c42080, C4<1>, C4<1>;
L_0x1c42330 .delay (20000,20000,20000) L_0x1c42330/d;
L_0x1c42490/d .functor NOT 1, L_0x1c42330, C4<0>, C4<0>, C4<0>;
L_0x1c42490 .delay (10000,10000,10000) L_0x1c42490/d;
v0x196e7d0_0 .alias "a", 0 0, v0x196fdb0_0;
v0x196e870_0 .alias "b", 0 0, v0x1945bb0_0;
v0x196e910_0 .net "nand_ab", 0 0, L_0x1c42080; 1 drivers
v0x196e9b0_0 .net "nor_ab", 0 0, L_0x1c42160; 1 drivers
v0x196ea30_0 .net "nxor_ab", 0 0, L_0x1c42330; 1 drivers
v0x196ead0_0 .net "or_ab", 0 0, L_0x1c42220; 1 drivers
v0x196ebb0_0 .alias "result", 0 0, v0x196f2c0_0;
S_0x196e140 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x196e050;
 .timescale -9 -12;
L_0x1c425a0/d .functor NAND 1, L_0x1c42490, L_0x1c41870, C4<1>, C4<1>;
L_0x1c425a0 .delay (20000,20000,20000) L_0x1c425a0/d;
L_0x1c42710/d .functor NOR 1, L_0x1c42490, L_0x1c41870, C4<0>, C4<0>;
L_0x1c42710 .delay (20000,20000,20000) L_0x1c42710/d;
L_0x1c42860/d .functor NOT 1, L_0x1c42710, C4<0>, C4<0>, C4<0>;
L_0x1c42860 .delay (10000,10000,10000) L_0x1c42860/d;
L_0x1c42920/d .functor NAND 1, L_0x1c42860, L_0x1c425a0, C4<1>, C4<1>;
L_0x1c42920 .delay (20000,20000,20000) L_0x1c42920/d;
L_0x1c42a30/d .functor NOT 1, L_0x1c42920, C4<0>, C4<0>, C4<0>;
L_0x1c42a30 .delay (10000,10000,10000) L_0x1c42a30/d;
v0x196e230_0 .alias "a", 0 0, v0x196f2c0_0;
v0x196e2d0_0 .alias "b", 0 0, v0x196fb10_0;
v0x196e370_0 .net "nand_ab", 0 0, L_0x1c425a0; 1 drivers
v0x196e410_0 .net "nor_ab", 0 0, L_0x1c42710; 1 drivers
v0x196e490_0 .net "nxor_ab", 0 0, L_0x1c42920; 1 drivers
v0x196e530_0 .net "or_ab", 0 0, L_0x1c42860; 1 drivers
v0x196e610_0 .alias "result", 0 0, v0x1945c90_0;
S_0x196db00 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1969dc0;
 .timescale -9 -12;
L_0x1c43290/d .functor NAND 1, L_0x1c41730, L_0x1c417d0, C4<1>, C4<1>;
L_0x1c43290 .delay (20000,20000,20000) L_0x1c43290/d;
L_0x1c43370/d .functor NOR 1, L_0x1c41730, L_0x1c417d0, C4<0>, C4<0>;
L_0x1c43370 .delay (20000,20000,20000) L_0x1c43370/d;
L_0x1c43500/d .functor NOT 1, L_0x1c43370, C4<0>, C4<0>, C4<0>;
L_0x1c43500 .delay (10000,10000,10000) L_0x1c43500/d;
L_0x1c435f0/d .functor NAND 1, L_0x1c43500, L_0x1c43290, C4<1>, C4<1>;
L_0x1c435f0 .delay (20000,20000,20000) L_0x1c435f0/d;
L_0x1c43730/d .functor NOT 1, L_0x1c435f0, C4<0>, C4<0>, C4<0>;
L_0x1c43730 .delay (10000,10000,10000) L_0x1c43730/d;
v0x196dbf0_0 .alias "a", 0 0, v0x196fdb0_0;
v0x196dc70_0 .alias "b", 0 0, v0x196fe30_0;
v0x196dd40_0 .net "nand_ab", 0 0, L_0x1c43290; 1 drivers
v0x196ddc0_0 .net "nor_ab", 0 0, L_0x1c43370; 1 drivers
v0x196de40_0 .net "nxor_ab", 0 0, L_0x1c435f0; 1 drivers
v0x196dec0_0 .net "or_ab", 0 0, L_0x1c43500; 1 drivers
v0x196df80_0 .alias "result", 0 0, v0x1970970_0;
S_0x196cf10 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1969dc0;
 .timescale -9 -12;
L_0x1c43880/d .functor NAND 1, L_0x1c41730, L_0x1c417d0, C4<1>, C4<1>;
L_0x1c43880 .delay (20000,20000,20000) L_0x1c43880/d;
L_0x1c439d0/d .functor NOT 1, L_0x1c43880, C4<0>, C4<0>, C4<0>;
L_0x1c439d0 .delay (10000,10000,10000) L_0x1c439d0/d;
v0x196d780_0 .alias "a", 0 0, v0x196fdb0_0;
v0x196d820_0 .net "and_ab", 0 0, L_0x1c439d0; 1 drivers
v0x196d8a0_0 .alias "b", 0 0, v0x196fe30_0;
v0x196d920_0 .net "nand_ab", 0 0, L_0x1c43880; 1 drivers
v0x196da00_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x196da80_0 .alias "result", 0 0, v0x1945da0_0;
S_0x196d000 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x196cf10;
 .timescale -9 -12;
L_0x1c43b00/d .functor NAND 1, L_0x1c439d0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c43b00 .delay (20000,20000,20000) L_0x1c43b00/d;
L_0x1c43be0/d .functor NOT 1, L_0x1c43b00, C4<0>, C4<0>, C4<0>;
L_0x1c43be0 .delay (10000,10000,10000) L_0x1c43be0/d;
L_0x1c43cf0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c43cf0 .delay (10000,10000,10000) L_0x1c43cf0/d;
L_0x1c43db0/d .functor NAND 1, L_0x1c43880, L_0x1c43cf0, C4<1>, C4<1>;
L_0x1c43db0 .delay (20000,20000,20000) L_0x1c43db0/d;
L_0x1c43f00/d .functor NOT 1, L_0x1c43db0, C4<0>, C4<0>, C4<0>;
L_0x1c43f00 .delay (10000,10000,10000) L_0x1c43f00/d;
L_0x1c43ff0/d .functor NOR 1, L_0x1c43f00, L_0x1c43be0, C4<0>, C4<0>;
L_0x1c43ff0 .delay (20000,20000,20000) L_0x1c43ff0/d;
L_0x1c44190/d .functor NOT 1, L_0x1c43ff0, C4<0>, C4<0>, C4<0>;
L_0x1c44190 .delay (10000,10000,10000) L_0x1c44190/d;
v0x196d0f0_0 .net "and_in0ncom", 0 0, L_0x1c43f00; 1 drivers
v0x196d170_0 .net "and_in1com", 0 0, L_0x1c43be0; 1 drivers
v0x196d1f0_0 .alias "in0", 0 0, v0x196d920_0;
v0x196d290_0 .alias "in1", 0 0, v0x196d820_0;
v0x196d310_0 .net "nand_in0ncom", 0 0, L_0x1c43db0; 1 drivers
v0x196d3b0_0 .net "nand_in1com", 0 0, L_0x1c43b00; 1 drivers
v0x196d490_0 .net "ncom", 0 0, L_0x1c43cf0; 1 drivers
v0x196d530_0 .net "nor_wire", 0 0, L_0x1c43ff0; 1 drivers
v0x196d5d0_0 .alias "result", 0 0, v0x1945da0_0;
v0x196d6a0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x196c470 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1969dc0;
 .timescale -9 -12;
L_0x1c442c0/d .functor NOR 1, L_0x1c41730, L_0x1c417d0, C4<0>, C4<0>;
L_0x1c442c0 .delay (20000,20000,20000) L_0x1c442c0/d;
L_0x1c44410/d .functor NOT 1, L_0x1c442c0, C4<0>, C4<0>, C4<0>;
L_0x1c44410 .delay (10000,10000,10000) L_0x1c44410/d;
v0x196cbf0_0 .alias "a", 0 0, v0x196fdb0_0;
v0x196cc70_0 .alias "b", 0 0, v0x196fe30_0;
v0x196cd10_0 .net "nor_ab", 0 0, L_0x1c442c0; 1 drivers
v0x196cd90_0 .net "or_ab", 0 0, L_0x1c44410; 1 drivers
v0x196ce10_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x196ce90_0 .alias "result", 0 0, v0x1970860_0;
S_0x196c560 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x196c470;
 .timescale -9 -12;
L_0x1c44540/d .functor NAND 1, L_0x1c44410, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c44540 .delay (20000,20000,20000) L_0x1c44540/d;
L_0x1c44620/d .functor NOT 1, L_0x1c44540, C4<0>, C4<0>, C4<0>;
L_0x1c44620 .delay (10000,10000,10000) L_0x1c44620/d;
L_0x1c44730/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c44730 .delay (10000,10000,10000) L_0x1c44730/d;
L_0x1c447f0/d .functor NAND 1, L_0x1c442c0, L_0x1c44730, C4<1>, C4<1>;
L_0x1c447f0 .delay (20000,20000,20000) L_0x1c447f0/d;
L_0x1c44940/d .functor NOT 1, L_0x1c447f0, C4<0>, C4<0>, C4<0>;
L_0x1c44940 .delay (10000,10000,10000) L_0x1c44940/d;
L_0x1c44a30/d .functor NOR 1, L_0x1c44940, L_0x1c44620, C4<0>, C4<0>;
L_0x1c44a30 .delay (20000,20000,20000) L_0x1c44a30/d;
L_0x1c44bd0/d .functor NOT 1, L_0x1c44a30, C4<0>, C4<0>, C4<0>;
L_0x1c44bd0 .delay (10000,10000,10000) L_0x1c44bd0/d;
v0x196c650_0 .net "and_in0ncom", 0 0, L_0x1c44940; 1 drivers
v0x196c6d0_0 .net "and_in1com", 0 0, L_0x1c44620; 1 drivers
v0x196c750_0 .alias "in0", 0 0, v0x196cd10_0;
v0x196c7d0_0 .alias "in1", 0 0, v0x196cd90_0;
v0x196c850_0 .net "nand_in0ncom", 0 0, L_0x1c447f0; 1 drivers
v0x196c8d0_0 .net "nand_in1com", 0 0, L_0x1c44540; 1 drivers
v0x196c950_0 .net "ncom", 0 0, L_0x1c44730; 1 drivers
v0x196c9d0_0 .net "nor_wire", 0 0, L_0x1c44a30; 1 drivers
v0x196caa0_0 .alias "result", 0 0, v0x1970860_0;
v0x196cb70_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1969eb0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1969dc0;
 .timescale -9 -12;
v0x196bcc0_0 .alias "in0", 0 0, v0x1945c90_0;
v0x196bd70_0 .alias "in1", 0 0, v0x1970970_0;
v0x196be20_0 .alias "in2", 0 0, v0x1945da0_0;
v0x196bed0_0 .alias "in3", 0 0, v0x1970860_0;
v0x196bfb0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x196c060_0 .alias "result", 0 0, v0x1945ae0_0;
v0x196c0e0_0 .net "sel0", 0 0, L_0x1c46cf0; 1 drivers
v0x196c160_0 .net "sel1", 0 0, L_0x1c46db0; 1 drivers
v0x196c1e0_0 .net "sel2", 0 0, L_0x1c46ee0; 1 drivers
v0x196c290_0 .net "w0", 0 0, L_0x1c45390; 1 drivers
v0x196c370_0 .net "w1", 0 0, L_0x1c45b10; 1 drivers
v0x196c3f0_0 .net "w2", 0 0, L_0x1c46360; 1 drivers
S_0x196b570 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1969eb0;
 .timescale -9 -12;
L_0x1c44d00/d .functor NAND 1, L_0x1c43730, L_0x1c46cf0, C4<1>, C4<1>;
L_0x1c44d00 .delay (20000,20000,20000) L_0x1c44d00/d;
L_0x1c44de0/d .functor NOT 1, L_0x1c44d00, C4<0>, C4<0>, C4<0>;
L_0x1c44de0 .delay (10000,10000,10000) L_0x1c44de0/d;
L_0x1c44ef0/d .functor NOT 1, L_0x1c46cf0, C4<0>, C4<0>, C4<0>;
L_0x1c44ef0 .delay (10000,10000,10000) L_0x1c44ef0/d;
L_0x1c45040/d .functor NAND 1, L_0x1c42a30, L_0x1c44ef0, C4<1>, C4<1>;
L_0x1c45040 .delay (20000,20000,20000) L_0x1c45040/d;
L_0x1c45100/d .functor NOT 1, L_0x1c45040, C4<0>, C4<0>, C4<0>;
L_0x1c45100 .delay (10000,10000,10000) L_0x1c45100/d;
L_0x1c451f0/d .functor NOR 1, L_0x1c45100, L_0x1c44de0, C4<0>, C4<0>;
L_0x1c451f0 .delay (20000,20000,20000) L_0x1c451f0/d;
L_0x1c45390/d .functor NOT 1, L_0x1c451f0, C4<0>, C4<0>, C4<0>;
L_0x1c45390 .delay (10000,10000,10000) L_0x1c45390/d;
v0x196b660_0 .net "and_in0ncom", 0 0, L_0x1c45100; 1 drivers
v0x196b720_0 .net "and_in1com", 0 0, L_0x1c44de0; 1 drivers
v0x196b7c0_0 .alias "in0", 0 0, v0x1945c90_0;
v0x196b860_0 .alias "in1", 0 0, v0x1970970_0;
v0x196b8e0_0 .net "nand_in0ncom", 0 0, L_0x1c45040; 1 drivers
v0x196b980_0 .net "nand_in1com", 0 0, L_0x1c44d00; 1 drivers
v0x196ba20_0 .net "ncom", 0 0, L_0x1c44ef0; 1 drivers
v0x196bac0_0 .net "nor_wire", 0 0, L_0x1c451f0; 1 drivers
v0x196bb60_0 .alias "result", 0 0, v0x196c290_0;
v0x196bbe0_0 .alias "sel0", 0 0, v0x196c0e0_0;
S_0x196ae20 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1969eb0;
 .timescale -9 -12;
L_0x1c454c0/d .functor NAND 1, L_0x1c44bd0, L_0x1c46cf0, C4<1>, C4<1>;
L_0x1c454c0 .delay (20000,20000,20000) L_0x1c454c0/d;
L_0x1c455a0/d .functor NOT 1, L_0x1c454c0, C4<0>, C4<0>, C4<0>;
L_0x1c455a0 .delay (10000,10000,10000) L_0x1c455a0/d;
L_0x1c456b0/d .functor NOT 1, L_0x1c46cf0, C4<0>, C4<0>, C4<0>;
L_0x1c456b0 .delay (10000,10000,10000) L_0x1c456b0/d;
L_0x1c45770/d .functor NAND 1, L_0x1c44190, L_0x1c456b0, C4<1>, C4<1>;
L_0x1c45770 .delay (20000,20000,20000) L_0x1c45770/d;
L_0x1c45880/d .functor NOT 1, L_0x1c45770, C4<0>, C4<0>, C4<0>;
L_0x1c45880 .delay (10000,10000,10000) L_0x1c45880/d;
L_0x1c45970/d .functor NOR 1, L_0x1c45880, L_0x1c455a0, C4<0>, C4<0>;
L_0x1c45970 .delay (20000,20000,20000) L_0x1c45970/d;
L_0x1c45b10/d .functor NOT 1, L_0x1c45970, C4<0>, C4<0>, C4<0>;
L_0x1c45b10 .delay (10000,10000,10000) L_0x1c45b10/d;
v0x196af10_0 .net "and_in0ncom", 0 0, L_0x1c45880; 1 drivers
v0x196afd0_0 .net "and_in1com", 0 0, L_0x1c455a0; 1 drivers
v0x196b070_0 .alias "in0", 0 0, v0x1945da0_0;
v0x196b110_0 .alias "in1", 0 0, v0x1970860_0;
v0x196b190_0 .net "nand_in0ncom", 0 0, L_0x1c45770; 1 drivers
v0x196b230_0 .net "nand_in1com", 0 0, L_0x1c454c0; 1 drivers
v0x196b2d0_0 .net "ncom", 0 0, L_0x1c456b0; 1 drivers
v0x196b370_0 .net "nor_wire", 0 0, L_0x1c45970; 1 drivers
v0x196b410_0 .alias "result", 0 0, v0x196c370_0;
v0x196b490_0 .alias "sel0", 0 0, v0x196c0e0_0;
S_0x196a6d0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1969eb0;
 .timescale -9 -12;
L_0x1c45c40/d .functor NAND 1, L_0x1c45b10, L_0x1c46db0, C4<1>, C4<1>;
L_0x1c45c40 .delay (20000,20000,20000) L_0x1c45c40/d;
L_0x1c45db0/d .functor NOT 1, L_0x1c45c40, C4<0>, C4<0>, C4<0>;
L_0x1c45db0 .delay (10000,10000,10000) L_0x1c45db0/d;
L_0x1c45ec0/d .functor NOT 1, L_0x1c46db0, C4<0>, C4<0>, C4<0>;
L_0x1c45ec0 .delay (10000,10000,10000) L_0x1c45ec0/d;
L_0x1c45f80/d .functor NAND 1, L_0x1c45390, L_0x1c45ec0, C4<1>, C4<1>;
L_0x1c45f80 .delay (20000,20000,20000) L_0x1c45f80/d;
L_0x1c460d0/d .functor NOT 1, L_0x1c45f80, C4<0>, C4<0>, C4<0>;
L_0x1c460d0 .delay (10000,10000,10000) L_0x1c460d0/d;
L_0x1c461c0/d .functor NOR 1, L_0x1c460d0, L_0x1c45db0, C4<0>, C4<0>;
L_0x1c461c0 .delay (20000,20000,20000) L_0x1c461c0/d;
L_0x1c46360/d .functor NOT 1, L_0x1c461c0, C4<0>, C4<0>, C4<0>;
L_0x1c46360 .delay (10000,10000,10000) L_0x1c46360/d;
v0x196a7c0_0 .net "and_in0ncom", 0 0, L_0x1c460d0; 1 drivers
v0x196a880_0 .net "and_in1com", 0 0, L_0x1c45db0; 1 drivers
v0x196a920_0 .alias "in0", 0 0, v0x196c290_0;
v0x196a9c0_0 .alias "in1", 0 0, v0x196c370_0;
v0x196aa40_0 .net "nand_in0ncom", 0 0, L_0x1c45f80; 1 drivers
v0x196aae0_0 .net "nand_in1com", 0 0, L_0x1c45c40; 1 drivers
v0x196ab80_0 .net "ncom", 0 0, L_0x1c45ec0; 1 drivers
v0x196ac20_0 .net "nor_wire", 0 0, L_0x1c461c0; 1 drivers
v0x196acc0_0 .alias "result", 0 0, v0x196c3f0_0;
v0x196ad40_0 .alias "sel0", 0 0, v0x196c160_0;
S_0x1969fa0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1969eb0;
 .timescale -9 -12;
L_0x1c46490/d .functor NAND 1, C4<0>, L_0x1c46ee0, C4<1>, C4<1>;
L_0x1c46490 .delay (20000,20000,20000) L_0x1c46490/d;
L_0x1c46610/d .functor NOT 1, L_0x1c46490, C4<0>, C4<0>, C4<0>;
L_0x1c46610 .delay (10000,10000,10000) L_0x1c46610/d;
L_0x1c46720/d .functor NOT 1, L_0x1c46ee0, C4<0>, C4<0>, C4<0>;
L_0x1c46720 .delay (10000,10000,10000) L_0x1c46720/d;
L_0x1c467e0/d .functor NAND 1, L_0x1c46360, L_0x1c46720, C4<1>, C4<1>;
L_0x1c467e0 .delay (20000,20000,20000) L_0x1c467e0/d;
L_0x1c46930/d .functor NOT 1, L_0x1c467e0, C4<0>, C4<0>, C4<0>;
L_0x1c46930 .delay (10000,10000,10000) L_0x1c46930/d;
L_0x1c46a20/d .functor NOR 1, L_0x1c46930, L_0x1c46610, C4<0>, C4<0>;
L_0x1c46a20 .delay (20000,20000,20000) L_0x1c46a20/d;
L_0x1c46bc0/d .functor NOT 1, L_0x1c46a20, C4<0>, C4<0>, C4<0>;
L_0x1c46bc0 .delay (10000,10000,10000) L_0x1c46bc0/d;
v0x196a090_0 .net "and_in0ncom", 0 0, L_0x1c46930; 1 drivers
v0x196a110_0 .net "and_in1com", 0 0, L_0x1c46610; 1 drivers
v0x196a1b0_0 .alias "in0", 0 0, v0x196c3f0_0;
v0x196a250_0 .alias "in1", 0 0, v0x196bfb0_0;
v0x196a2d0_0 .net "nand_in0ncom", 0 0, L_0x1c467e0; 1 drivers
v0x196a370_0 .net "nand_in1com", 0 0, L_0x1c46490; 1 drivers
v0x196a450_0 .net "ncom", 0 0, L_0x1c46720; 1 drivers
v0x196a4f0_0 .net "nor_wire", 0 0, L_0x1c46a20; 1 drivers
v0x196a590_0 .alias "result", 0 0, v0x1945ae0_0;
v0x196a630_0 .alias "sel0", 0 0, v0x196c1e0_0;
S_0x19632e0 .scope generate, "ALU32[19]" "ALU32[19]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x1962448 .param/l "i" 2 105, +C4<010011>;
S_0x1963410 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x19632e0;
 .timescale -9 -12;
L_0x1c47460/d .functor NOT 1, L_0x1c47220, C4<0>, C4<0>, C4<0>;
L_0x1c47460 .delay (10000,10000,10000) L_0x1c47460/d;
v0x1969190_0 .net "carryin", 0 0, L_0x1c472c0; 1 drivers
v0x1969230_0 .net "carryout", 0 0, L_0x1c48cb0; 1 drivers
v0x19692b0_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x1969330_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x19693b0_0 .net "notB", 0 0, L_0x1c47460; 1 drivers
v0x1969430_0 .net "operandA", 0 0, L_0x1c47180; 1 drivers
v0x19694b0_0 .net "operandB", 0 0, L_0x1c47220; 1 drivers
v0x19695c0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1969640_0 .net "result", 0 0, L_0x1c4c7a0; 1 drivers
v0x1969710_0 .net "trueB", 0 0, L_0x1c47af0; 1 drivers
v0x19697f0_0 .net "wAddSub", 0 0, L_0x1c48610; 1 drivers
v0x1969900_0 .net "wNandAnd", 0 0, L_0x1c49d70; 1 drivers
v0x1969a80_0 .net "wNorOr", 0 0, L_0x1c4a7b0; 1 drivers
v0x1969b90_0 .net "wXor", 0 0, L_0x1c49310; 1 drivers
L_0x1c4c8d0 .part v0x1a11260_0, 0, 1;
L_0x1c4c990 .part v0x1a11260_0, 1, 1;
L_0x1c4cac0 .part v0x1a11260_0, 2, 1;
S_0x19689c0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1963410;
 .timescale -9 -12;
L_0x1c47540/d .functor NAND 1, L_0x1c47460, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c47540 .delay (20000,20000,20000) L_0x1c47540/d;
L_0x1c47620/d .functor NOT 1, L_0x1c47540, C4<0>, C4<0>, C4<0>;
L_0x1c47620 .delay (10000,10000,10000) L_0x1c47620/d;
L_0x1c476e0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c476e0 .delay (10000,10000,10000) L_0x1c476e0/d;
L_0x1c477a0/d .functor NAND 1, L_0x1c47220, L_0x1c476e0, C4<1>, C4<1>;
L_0x1c477a0 .delay (20000,20000,20000) L_0x1c477a0/d;
L_0x1c47860/d .functor NOT 1, L_0x1c477a0, C4<0>, C4<0>, C4<0>;
L_0x1c47860 .delay (10000,10000,10000) L_0x1c47860/d;
L_0x1c47950/d .functor NOR 1, L_0x1c47860, L_0x1c47620, C4<0>, C4<0>;
L_0x1c47950 .delay (20000,20000,20000) L_0x1c47950/d;
L_0x1c47af0/d .functor NOT 1, L_0x1c47950, C4<0>, C4<0>, C4<0>;
L_0x1c47af0 .delay (10000,10000,10000) L_0x1c47af0/d;
v0x1968ab0_0 .net "and_in0ncom", 0 0, L_0x1c47860; 1 drivers
v0x1968b70_0 .net "and_in1com", 0 0, L_0x1c47620; 1 drivers
v0x1968c10_0 .alias "in0", 0 0, v0x19694b0_0;
v0x1968c90_0 .alias "in1", 0 0, v0x19693b0_0;
v0x1968d10_0 .net "nand_in0ncom", 0 0, L_0x1c477a0; 1 drivers
v0x1968db0_0 .net "nand_in1com", 0 0, L_0x1c47540; 1 drivers
v0x1968e50_0 .net "ncom", 0 0, L_0x1c476e0; 1 drivers
v0x1968ef0_0 .net "nor_wire", 0 0, L_0x1c47950; 1 drivers
v0x1968fe0_0 .alias "result", 0 0, v0x1969710_0;
v0x19690b0_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19676d0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1963410;
 .timescale -9 -12;
L_0x1c48720/d .functor NAND 1, L_0x1c47180, L_0x1c47af0, C4<1>, C4<1>;
L_0x1c48720 .delay (20000,20000,20000) L_0x1c48720/d;
L_0x1c488b0/d .functor NOT 1, L_0x1c48720, C4<0>, C4<0>, C4<0>;
L_0x1c488b0 .delay (10000,10000,10000) L_0x1c488b0/d;
L_0x1c489a0/d .functor NAND 1, L_0x1c472c0, L_0x1c48070, C4<1>, C4<1>;
L_0x1c489a0 .delay (20000,20000,20000) L_0x1c489a0/d;
L_0x1c48a60/d .functor NOT 1, L_0x1c489a0, C4<0>, C4<0>, C4<0>;
L_0x1c48a60 .delay (10000,10000,10000) L_0x1c48a60/d;
L_0x1c48b70/d .functor NOR 1, L_0x1c48a60, L_0x1c488b0, C4<0>, C4<0>;
L_0x1c48b70 .delay (20000,20000,20000) L_0x1c48b70/d;
L_0x1c48cb0/d .functor NOT 1, L_0x1c48b70, C4<0>, C4<0>, C4<0>;
L_0x1c48cb0 .delay (10000,10000,10000) L_0x1c48cb0/d;
v0x19682b0_0 .alias "a", 0 0, v0x1969430_0;
v0x19683c0_0 .net "and_ab", 0 0, L_0x1c488b0; 1 drivers
v0x1968460_0 .net "and_xor_ab_c", 0 0, L_0x1c48a60; 1 drivers
v0x1968500_0 .alias "b", 0 0, v0x1969710_0;
v0x1968580_0 .alias "carryin", 0 0, v0x1969190_0;
v0x1968600_0 .alias "carryout", 0 0, v0x1969230_0;
v0x19686c0_0 .net "nand_ab", 0 0, L_0x1c48720; 1 drivers
v0x1968740_0 .net "nand_xor_ab_c", 0 0, L_0x1c489a0; 1 drivers
v0x19687c0_0 .net "nco", 0 0, L_0x1c48b70; 1 drivers
v0x1968860_0 .alias "sum", 0 0, v0x19697f0_0;
v0x1968940_0 .net "xor_ab", 0 0, L_0x1c48070; 1 drivers
S_0x1967d60 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19676d0;
 .timescale -9 -12;
L_0x1c47c60/d .functor NAND 1, L_0x1c47180, L_0x1c47af0, C4<1>, C4<1>;
L_0x1c47c60 .delay (20000,20000,20000) L_0x1c47c60/d;
L_0x1c47d40/d .functor NOR 1, L_0x1c47180, L_0x1c47af0, C4<0>, C4<0>;
L_0x1c47d40 .delay (20000,20000,20000) L_0x1c47d40/d;
L_0x1c47e00/d .functor NOT 1, L_0x1c47d40, C4<0>, C4<0>, C4<0>;
L_0x1c47e00 .delay (10000,10000,10000) L_0x1c47e00/d;
L_0x1c47f10/d .functor NAND 1, L_0x1c47e00, L_0x1c47c60, C4<1>, C4<1>;
L_0x1c47f10 .delay (20000,20000,20000) L_0x1c47f10/d;
L_0x1c48070/d .functor NOT 1, L_0x1c47f10, C4<0>, C4<0>, C4<0>;
L_0x1c48070 .delay (10000,10000,10000) L_0x1c48070/d;
v0x1967e50_0 .alias "a", 0 0, v0x1969430_0;
v0x1967ef0_0 .alias "b", 0 0, v0x1969710_0;
v0x1967f90_0 .net "nand_ab", 0 0, L_0x1c47c60; 1 drivers
v0x1968030_0 .net "nor_ab", 0 0, L_0x1c47d40; 1 drivers
v0x19680b0_0 .net "nxor_ab", 0 0, L_0x1c47f10; 1 drivers
v0x1968150_0 .net "or_ab", 0 0, L_0x1c47e00; 1 drivers
v0x1968230_0 .alias "result", 0 0, v0x1968940_0;
S_0x19677c0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19676d0;
 .timescale -9 -12;
L_0x1c48180/d .functor NAND 1, L_0x1c48070, L_0x1c472c0, C4<1>, C4<1>;
L_0x1c48180 .delay (20000,20000,20000) L_0x1c48180/d;
L_0x1c482f0/d .functor NOR 1, L_0x1c48070, L_0x1c472c0, C4<0>, C4<0>;
L_0x1c482f0 .delay (20000,20000,20000) L_0x1c482f0/d;
L_0x1c48440/d .functor NOT 1, L_0x1c482f0, C4<0>, C4<0>, C4<0>;
L_0x1c48440 .delay (10000,10000,10000) L_0x1c48440/d;
L_0x1c48500/d .functor NAND 1, L_0x1c48440, L_0x1c48180, C4<1>, C4<1>;
L_0x1c48500 .delay (20000,20000,20000) L_0x1c48500/d;
L_0x1c48610/d .functor NOT 1, L_0x1c48500, C4<0>, C4<0>, C4<0>;
L_0x1c48610 .delay (10000,10000,10000) L_0x1c48610/d;
v0x19678b0_0 .alias "a", 0 0, v0x1968940_0;
v0x1967950_0 .alias "b", 0 0, v0x1969190_0;
v0x19679f0_0 .net "nand_ab", 0 0, L_0x1c48180; 1 drivers
v0x1967a90_0 .net "nor_ab", 0 0, L_0x1c482f0; 1 drivers
v0x1967b10_0 .net "nxor_ab", 0 0, L_0x1c48500; 1 drivers
v0x1967bb0_0 .net "or_ab", 0 0, L_0x1c48440; 1 drivers
v0x1967c90_0 .alias "result", 0 0, v0x19697f0_0;
S_0x1967180 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1963410;
 .timescale -9 -12;
L_0x1c48e70/d .functor NAND 1, L_0x1c47180, L_0x1c47220, C4<1>, C4<1>;
L_0x1c48e70 .delay (20000,20000,20000) L_0x1c48e70/d;
L_0x1c48f50/d .functor NOR 1, L_0x1c47180, L_0x1c47220, C4<0>, C4<0>;
L_0x1c48f50 .delay (20000,20000,20000) L_0x1c48f50/d;
L_0x1c490e0/d .functor NOT 1, L_0x1c48f50, C4<0>, C4<0>, C4<0>;
L_0x1c490e0 .delay (10000,10000,10000) L_0x1c490e0/d;
L_0x1c491d0/d .functor NAND 1, L_0x1c490e0, L_0x1c48e70, C4<1>, C4<1>;
L_0x1c491d0 .delay (20000,20000,20000) L_0x1c491d0/d;
L_0x1c49310/d .functor NOT 1, L_0x1c491d0, C4<0>, C4<0>, C4<0>;
L_0x1c49310 .delay (10000,10000,10000) L_0x1c49310/d;
v0x1967270_0 .alias "a", 0 0, v0x1969430_0;
v0x19672f0_0 .alias "b", 0 0, v0x19694b0_0;
v0x19673c0_0 .net "nand_ab", 0 0, L_0x1c48e70; 1 drivers
v0x1967440_0 .net "nor_ab", 0 0, L_0x1c48f50; 1 drivers
v0x19674c0_0 .net "nxor_ab", 0 0, L_0x1c491d0; 1 drivers
v0x1967540_0 .net "or_ab", 0 0, L_0x1c490e0; 1 drivers
v0x1967600_0 .alias "result", 0 0, v0x1969b90_0;
S_0x1966590 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1963410;
 .timescale -9 -12;
L_0x1c49460/d .functor NAND 1, L_0x1c47180, L_0x1c47220, C4<1>, C4<1>;
L_0x1c49460 .delay (20000,20000,20000) L_0x1c49460/d;
L_0x1c495b0/d .functor NOT 1, L_0x1c49460, C4<0>, C4<0>, C4<0>;
L_0x1c495b0 .delay (10000,10000,10000) L_0x1c495b0/d;
v0x1966e00_0 .alias "a", 0 0, v0x1969430_0;
v0x1966ea0_0 .net "and_ab", 0 0, L_0x1c495b0; 1 drivers
v0x1966f20_0 .alias "b", 0 0, v0x19694b0_0;
v0x1966fa0_0 .net "nand_ab", 0 0, L_0x1c49460; 1 drivers
v0x1967080_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1967100_0 .alias "result", 0 0, v0x1969900_0;
S_0x1966680 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1966590;
 .timescale -9 -12;
L_0x1c496e0/d .functor NAND 1, L_0x1c495b0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c496e0 .delay (20000,20000,20000) L_0x1c496e0/d;
L_0x1c497c0/d .functor NOT 1, L_0x1c496e0, C4<0>, C4<0>, C4<0>;
L_0x1c497c0 .delay (10000,10000,10000) L_0x1c497c0/d;
L_0x1c498d0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c498d0 .delay (10000,10000,10000) L_0x1c498d0/d;
L_0x1c49990/d .functor NAND 1, L_0x1c49460, L_0x1c498d0, C4<1>, C4<1>;
L_0x1c49990 .delay (20000,20000,20000) L_0x1c49990/d;
L_0x1c49ae0/d .functor NOT 1, L_0x1c49990, C4<0>, C4<0>, C4<0>;
L_0x1c49ae0 .delay (10000,10000,10000) L_0x1c49ae0/d;
L_0x1c49bd0/d .functor NOR 1, L_0x1c49ae0, L_0x1c497c0, C4<0>, C4<0>;
L_0x1c49bd0 .delay (20000,20000,20000) L_0x1c49bd0/d;
L_0x1c49d70/d .functor NOT 1, L_0x1c49bd0, C4<0>, C4<0>, C4<0>;
L_0x1c49d70 .delay (10000,10000,10000) L_0x1c49d70/d;
v0x1966770_0 .net "and_in0ncom", 0 0, L_0x1c49ae0; 1 drivers
v0x19667f0_0 .net "and_in1com", 0 0, L_0x1c497c0; 1 drivers
v0x1966870_0 .alias "in0", 0 0, v0x1966fa0_0;
v0x1966910_0 .alias "in1", 0 0, v0x1966ea0_0;
v0x1966990_0 .net "nand_in0ncom", 0 0, L_0x1c49990; 1 drivers
v0x1966a30_0 .net "nand_in1com", 0 0, L_0x1c496e0; 1 drivers
v0x1966b10_0 .net "ncom", 0 0, L_0x1c498d0; 1 drivers
v0x1966bb0_0 .net "nor_wire", 0 0, L_0x1c49bd0; 1 drivers
v0x1966c50_0 .alias "result", 0 0, v0x1969900_0;
v0x1966d20_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1965af0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1963410;
 .timescale -9 -12;
L_0x1c49ea0/d .functor NOR 1, L_0x1c47180, L_0x1c47220, C4<0>, C4<0>;
L_0x1c49ea0 .delay (20000,20000,20000) L_0x1c49ea0/d;
L_0x1c49ff0/d .functor NOT 1, L_0x1c49ea0, C4<0>, C4<0>, C4<0>;
L_0x1c49ff0 .delay (10000,10000,10000) L_0x1c49ff0/d;
v0x1966270_0 .alias "a", 0 0, v0x1969430_0;
v0x19662f0_0 .alias "b", 0 0, v0x19694b0_0;
v0x1966390_0 .net "nor_ab", 0 0, L_0x1c49ea0; 1 drivers
v0x1966410_0 .net "or_ab", 0 0, L_0x1c49ff0; 1 drivers
v0x1966490_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1966510_0 .alias "result", 0 0, v0x1969a80_0;
S_0x1965be0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1965af0;
 .timescale -9 -12;
L_0x1c4a120/d .functor NAND 1, L_0x1c49ff0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c4a120 .delay (20000,20000,20000) L_0x1c4a120/d;
L_0x1c4a200/d .functor NOT 1, L_0x1c4a120, C4<0>, C4<0>, C4<0>;
L_0x1c4a200 .delay (10000,10000,10000) L_0x1c4a200/d;
L_0x1c4a310/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4a310 .delay (10000,10000,10000) L_0x1c4a310/d;
L_0x1c4a3d0/d .functor NAND 1, L_0x1c49ea0, L_0x1c4a310, C4<1>, C4<1>;
L_0x1c4a3d0 .delay (20000,20000,20000) L_0x1c4a3d0/d;
L_0x1c4a520/d .functor NOT 1, L_0x1c4a3d0, C4<0>, C4<0>, C4<0>;
L_0x1c4a520 .delay (10000,10000,10000) L_0x1c4a520/d;
L_0x1c4a610/d .functor NOR 1, L_0x1c4a520, L_0x1c4a200, C4<0>, C4<0>;
L_0x1c4a610 .delay (20000,20000,20000) L_0x1c4a610/d;
L_0x1c4a7b0/d .functor NOT 1, L_0x1c4a610, C4<0>, C4<0>, C4<0>;
L_0x1c4a7b0 .delay (10000,10000,10000) L_0x1c4a7b0/d;
v0x1965cd0_0 .net "and_in0ncom", 0 0, L_0x1c4a520; 1 drivers
v0x1965d50_0 .net "and_in1com", 0 0, L_0x1c4a200; 1 drivers
v0x1965dd0_0 .alias "in0", 0 0, v0x1966390_0;
v0x1965e50_0 .alias "in1", 0 0, v0x1966410_0;
v0x1965ed0_0 .net "nand_in0ncom", 0 0, L_0x1c4a3d0; 1 drivers
v0x1965f50_0 .net "nand_in1com", 0 0, L_0x1c4a120; 1 drivers
v0x1965fd0_0 .net "ncom", 0 0, L_0x1c4a310; 1 drivers
v0x1966050_0 .net "nor_wire", 0 0, L_0x1c4a610; 1 drivers
v0x1966120_0 .alias "result", 0 0, v0x1969a80_0;
v0x19661f0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1963500 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1963410;
 .timescale -9 -12;
v0x1965340_0 .alias "in0", 0 0, v0x19697f0_0;
v0x19653f0_0 .alias "in1", 0 0, v0x1969b90_0;
v0x19654a0_0 .alias "in2", 0 0, v0x1969900_0;
v0x1965550_0 .alias "in3", 0 0, v0x1969a80_0;
v0x1965630_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19656e0_0 .alias "result", 0 0, v0x1969640_0;
v0x1965760_0 .net "sel0", 0 0, L_0x1c4c8d0; 1 drivers
v0x19657e0_0 .net "sel1", 0 0, L_0x1c4c990; 1 drivers
v0x1965860_0 .net "sel2", 0 0, L_0x1c4cac0; 1 drivers
v0x1965910_0 .net "w0", 0 0, L_0x1c4af70; 1 drivers
v0x19659f0_0 .net "w1", 0 0, L_0x1c4b6f0; 1 drivers
v0x1965a70_0 .net "w2", 0 0, L_0x1c4bf40; 1 drivers
S_0x1964bc0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1963500;
 .timescale -9 -12;
L_0x1c4a8e0/d .functor NAND 1, L_0x1c49310, L_0x1c4c8d0, C4<1>, C4<1>;
L_0x1c4a8e0 .delay (20000,20000,20000) L_0x1c4a8e0/d;
L_0x1c4a9c0/d .functor NOT 1, L_0x1c4a8e0, C4<0>, C4<0>, C4<0>;
L_0x1c4a9c0 .delay (10000,10000,10000) L_0x1c4a9c0/d;
L_0x1c4aad0/d .functor NOT 1, L_0x1c4c8d0, C4<0>, C4<0>, C4<0>;
L_0x1c4aad0 .delay (10000,10000,10000) L_0x1c4aad0/d;
L_0x1c4ac20/d .functor NAND 1, L_0x1c48610, L_0x1c4aad0, C4<1>, C4<1>;
L_0x1c4ac20 .delay (20000,20000,20000) L_0x1c4ac20/d;
L_0x1c4ace0/d .functor NOT 1, L_0x1c4ac20, C4<0>, C4<0>, C4<0>;
L_0x1c4ace0 .delay (10000,10000,10000) L_0x1c4ace0/d;
L_0x1c4add0/d .functor NOR 1, L_0x1c4ace0, L_0x1c4a9c0, C4<0>, C4<0>;
L_0x1c4add0 .delay (20000,20000,20000) L_0x1c4add0/d;
L_0x1c4af70/d .functor NOT 1, L_0x1c4add0, C4<0>, C4<0>, C4<0>;
L_0x1c4af70 .delay (10000,10000,10000) L_0x1c4af70/d;
v0x1964cb0_0 .net "and_in0ncom", 0 0, L_0x1c4ace0; 1 drivers
v0x1964d70_0 .net "and_in1com", 0 0, L_0x1c4a9c0; 1 drivers
v0x1964e10_0 .alias "in0", 0 0, v0x19697f0_0;
v0x1964eb0_0 .alias "in1", 0 0, v0x1969b90_0;
v0x1964f30_0 .net "nand_in0ncom", 0 0, L_0x1c4ac20; 1 drivers
v0x1964fd0_0 .net "nand_in1com", 0 0, L_0x1c4a8e0; 1 drivers
v0x1965070_0 .net "ncom", 0 0, L_0x1c4aad0; 1 drivers
v0x1965110_0 .net "nor_wire", 0 0, L_0x1c4add0; 1 drivers
v0x19651b0_0 .alias "result", 0 0, v0x1965910_0;
v0x1965230_0 .alias "sel0", 0 0, v0x1965760_0;
S_0x1964470 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1963500;
 .timescale -9 -12;
L_0x1c4b0a0/d .functor NAND 1, L_0x1c4a7b0, L_0x1c4c8d0, C4<1>, C4<1>;
L_0x1c4b0a0 .delay (20000,20000,20000) L_0x1c4b0a0/d;
L_0x1c4b180/d .functor NOT 1, L_0x1c4b0a0, C4<0>, C4<0>, C4<0>;
L_0x1c4b180 .delay (10000,10000,10000) L_0x1c4b180/d;
L_0x1c4b290/d .functor NOT 1, L_0x1c4c8d0, C4<0>, C4<0>, C4<0>;
L_0x1c4b290 .delay (10000,10000,10000) L_0x1c4b290/d;
L_0x1c4b350/d .functor NAND 1, L_0x1c49d70, L_0x1c4b290, C4<1>, C4<1>;
L_0x1c4b350 .delay (20000,20000,20000) L_0x1c4b350/d;
L_0x1c4b460/d .functor NOT 1, L_0x1c4b350, C4<0>, C4<0>, C4<0>;
L_0x1c4b460 .delay (10000,10000,10000) L_0x1c4b460/d;
L_0x1c4b550/d .functor NOR 1, L_0x1c4b460, L_0x1c4b180, C4<0>, C4<0>;
L_0x1c4b550 .delay (20000,20000,20000) L_0x1c4b550/d;
L_0x1c4b6f0/d .functor NOT 1, L_0x1c4b550, C4<0>, C4<0>, C4<0>;
L_0x1c4b6f0 .delay (10000,10000,10000) L_0x1c4b6f0/d;
v0x1964560_0 .net "and_in0ncom", 0 0, L_0x1c4b460; 1 drivers
v0x1964620_0 .net "and_in1com", 0 0, L_0x1c4b180; 1 drivers
v0x19646c0_0 .alias "in0", 0 0, v0x1969900_0;
v0x1964760_0 .alias "in1", 0 0, v0x1969a80_0;
v0x19647e0_0 .net "nand_in0ncom", 0 0, L_0x1c4b350; 1 drivers
v0x1964880_0 .net "nand_in1com", 0 0, L_0x1c4b0a0; 1 drivers
v0x1964920_0 .net "ncom", 0 0, L_0x1c4b290; 1 drivers
v0x19649c0_0 .net "nor_wire", 0 0, L_0x1c4b550; 1 drivers
v0x1964a60_0 .alias "result", 0 0, v0x19659f0_0;
v0x1964ae0_0 .alias "sel0", 0 0, v0x1965760_0;
S_0x1963d20 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1963500;
 .timescale -9 -12;
L_0x1c4b820/d .functor NAND 1, L_0x1c4b6f0, L_0x1c4c990, C4<1>, C4<1>;
L_0x1c4b820 .delay (20000,20000,20000) L_0x1c4b820/d;
L_0x1c4b990/d .functor NOT 1, L_0x1c4b820, C4<0>, C4<0>, C4<0>;
L_0x1c4b990 .delay (10000,10000,10000) L_0x1c4b990/d;
L_0x1c4baa0/d .functor NOT 1, L_0x1c4c990, C4<0>, C4<0>, C4<0>;
L_0x1c4baa0 .delay (10000,10000,10000) L_0x1c4baa0/d;
L_0x1c4bb60/d .functor NAND 1, L_0x1c4af70, L_0x1c4baa0, C4<1>, C4<1>;
L_0x1c4bb60 .delay (20000,20000,20000) L_0x1c4bb60/d;
L_0x1c4bcb0/d .functor NOT 1, L_0x1c4bb60, C4<0>, C4<0>, C4<0>;
L_0x1c4bcb0 .delay (10000,10000,10000) L_0x1c4bcb0/d;
L_0x1c4bda0/d .functor NOR 1, L_0x1c4bcb0, L_0x1c4b990, C4<0>, C4<0>;
L_0x1c4bda0 .delay (20000,20000,20000) L_0x1c4bda0/d;
L_0x1c4bf40/d .functor NOT 1, L_0x1c4bda0, C4<0>, C4<0>, C4<0>;
L_0x1c4bf40 .delay (10000,10000,10000) L_0x1c4bf40/d;
v0x1963e10_0 .net "and_in0ncom", 0 0, L_0x1c4bcb0; 1 drivers
v0x1963ed0_0 .net "and_in1com", 0 0, L_0x1c4b990; 1 drivers
v0x1963f70_0 .alias "in0", 0 0, v0x1965910_0;
v0x1964010_0 .alias "in1", 0 0, v0x19659f0_0;
v0x1964090_0 .net "nand_in0ncom", 0 0, L_0x1c4bb60; 1 drivers
v0x1964130_0 .net "nand_in1com", 0 0, L_0x1c4b820; 1 drivers
v0x19641d0_0 .net "ncom", 0 0, L_0x1c4baa0; 1 drivers
v0x1964270_0 .net "nor_wire", 0 0, L_0x1c4bda0; 1 drivers
v0x1964310_0 .alias "result", 0 0, v0x1965a70_0;
v0x1964390_0 .alias "sel0", 0 0, v0x19657e0_0;
S_0x19635f0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1963500;
 .timescale -9 -12;
L_0x1c4c070/d .functor NAND 1, C4<0>, L_0x1c4cac0, C4<1>, C4<1>;
L_0x1c4c070 .delay (20000,20000,20000) L_0x1c4c070/d;
L_0x1c4c1f0/d .functor NOT 1, L_0x1c4c070, C4<0>, C4<0>, C4<0>;
L_0x1c4c1f0 .delay (10000,10000,10000) L_0x1c4c1f0/d;
L_0x1c4c300/d .functor NOT 1, L_0x1c4cac0, C4<0>, C4<0>, C4<0>;
L_0x1c4c300 .delay (10000,10000,10000) L_0x1c4c300/d;
L_0x1c4c3c0/d .functor NAND 1, L_0x1c4bf40, L_0x1c4c300, C4<1>, C4<1>;
L_0x1c4c3c0 .delay (20000,20000,20000) L_0x1c4c3c0/d;
L_0x1c4c510/d .functor NOT 1, L_0x1c4c3c0, C4<0>, C4<0>, C4<0>;
L_0x1c4c510 .delay (10000,10000,10000) L_0x1c4c510/d;
L_0x1c4c600/d .functor NOR 1, L_0x1c4c510, L_0x1c4c1f0, C4<0>, C4<0>;
L_0x1c4c600 .delay (20000,20000,20000) L_0x1c4c600/d;
L_0x1c4c7a0/d .functor NOT 1, L_0x1c4c600, C4<0>, C4<0>, C4<0>;
L_0x1c4c7a0 .delay (10000,10000,10000) L_0x1c4c7a0/d;
v0x19636e0_0 .net "and_in0ncom", 0 0, L_0x1c4c510; 1 drivers
v0x1963760_0 .net "and_in1com", 0 0, L_0x1c4c1f0; 1 drivers
v0x1963800_0 .alias "in0", 0 0, v0x1965a70_0;
v0x19638a0_0 .alias "in1", 0 0, v0x1965630_0;
v0x1963920_0 .net "nand_in0ncom", 0 0, L_0x1c4c3c0; 1 drivers
v0x19639c0_0 .net "nand_in1com", 0 0, L_0x1c4c070; 1 drivers
v0x1963aa0_0 .net "ncom", 0 0, L_0x1c4c300; 1 drivers
v0x1963b40_0 .net "nor_wire", 0 0, L_0x1c4c600; 1 drivers
v0x1963be0_0 .alias "result", 0 0, v0x1969640_0;
v0x1963c80_0 .alias "sel0", 0 0, v0x1965860_0;
S_0x195c980 .scope generate, "ALU32[20]" "ALU32[20]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x195b378 .param/l "i" 2 105, +C4<010100>;
S_0x195cab0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x195c980;
 .timescale -9 -12;
L_0x1c41630/d .functor NOT 1, L_0x1c4cfb0, C4<0>, C4<0>, C4<0>;
L_0x1c41630 .delay (10000,10000,10000) L_0x1c41630/d;
v0x19627e0_0 .net "carryin", 0 0, L_0x1c4d050; 1 drivers
v0x1962880_0 .net "carryout", 0 0, L_0x1c4e8a0; 1 drivers
v0x1962900_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x1962980_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x1962a00_0 .net "notB", 0 0, L_0x1c41630; 1 drivers
v0x1962a80_0 .net "operandA", 0 0, L_0x1c4cf10; 1 drivers
v0x1962b00_0 .net "operandB", 0 0, L_0x1c4cfb0; 1 drivers
v0x1962c10_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1962c90_0 .net "result", 0 0, L_0x1c52390; 1 drivers
v0x1962d60_0 .net "trueB", 0 0, L_0x1c4d6e0; 1 drivers
v0x1962e40_0 .net "wAddSub", 0 0, L_0x1c4e200; 1 drivers
v0x1962f50_0 .net "wNandAnd", 0 0, L_0x1c4f960; 1 drivers
v0x19630d0_0 .net "wNorOr", 0 0, L_0x1c503a0; 1 drivers
v0x19631e0_0 .net "wXor", 0 0, L_0x1c4ef00; 1 drivers
L_0x1c524c0 .part v0x1a11260_0, 0, 1;
L_0x1c52580 .part v0x1a11260_0, 1, 1;
L_0x1c526b0 .part v0x1a11260_0, 2, 1;
S_0x1962030 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x195cab0;
 .timescale -9 -12;
L_0x1c47400/d .functor NAND 1, L_0x1c41630, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c47400 .delay (20000,20000,20000) L_0x1c47400/d;
L_0x1c4d1f0/d .functor NOT 1, L_0x1c47400, C4<0>, C4<0>, C4<0>;
L_0x1c4d1f0 .delay (10000,10000,10000) L_0x1c4d1f0/d;
L_0x1c4d2b0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4d2b0 .delay (10000,10000,10000) L_0x1c4d2b0/d;
L_0x1c4d370/d .functor NAND 1, L_0x1c4cfb0, L_0x1c4d2b0, C4<1>, C4<1>;
L_0x1c4d370 .delay (20000,20000,20000) L_0x1c4d370/d;
L_0x1c4d430/d .functor NOT 1, L_0x1c4d370, C4<0>, C4<0>, C4<0>;
L_0x1c4d430 .delay (10000,10000,10000) L_0x1c4d430/d;
L_0x1c4d540/d .functor NOR 1, L_0x1c4d430, L_0x1c4d1f0, C4<0>, C4<0>;
L_0x1c4d540 .delay (20000,20000,20000) L_0x1c4d540/d;
L_0x1c4d6e0/d .functor NOT 1, L_0x1c4d540, C4<0>, C4<0>, C4<0>;
L_0x1c4d6e0 .delay (10000,10000,10000) L_0x1c4d6e0/d;
v0x1962120_0 .net "and_in0ncom", 0 0, L_0x1c4d430; 1 drivers
v0x19621a0_0 .net "and_in1com", 0 0, L_0x1c4d1f0; 1 drivers
v0x1962220_0 .alias "in0", 0 0, v0x1962b00_0;
v0x19622a0_0 .alias "in1", 0 0, v0x1962a00_0;
v0x1962320_0 .net "nand_in0ncom", 0 0, L_0x1c4d370; 1 drivers
v0x19623c0_0 .net "nand_in1com", 0 0, L_0x1c47400; 1 drivers
v0x19624a0_0 .net "ncom", 0 0, L_0x1c4d2b0; 1 drivers
v0x1962540_0 .net "nor_wire", 0 0, L_0x1c4d540; 1 drivers
v0x1962630_0 .alias "result", 0 0, v0x1962d60_0;
v0x1962700_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x1960d40 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x195cab0;
 .timescale -9 -12;
L_0x1c4e310/d .functor NAND 1, L_0x1c4cf10, L_0x1c4d6e0, C4<1>, C4<1>;
L_0x1c4e310 .delay (20000,20000,20000) L_0x1c4e310/d;
L_0x1c4e4a0/d .functor NOT 1, L_0x1c4e310, C4<0>, C4<0>, C4<0>;
L_0x1c4e4a0 .delay (10000,10000,10000) L_0x1c4e4a0/d;
L_0x1c4e590/d .functor NAND 1, L_0x1c4d050, L_0x1c4dc60, C4<1>, C4<1>;
L_0x1c4e590 .delay (20000,20000,20000) L_0x1c4e590/d;
L_0x1c4e650/d .functor NOT 1, L_0x1c4e590, C4<0>, C4<0>, C4<0>;
L_0x1c4e650 .delay (10000,10000,10000) L_0x1c4e650/d;
L_0x1c4e760/d .functor NOR 1, L_0x1c4e650, L_0x1c4e4a0, C4<0>, C4<0>;
L_0x1c4e760 .delay (20000,20000,20000) L_0x1c4e760/d;
L_0x1c4e8a0/d .functor NOT 1, L_0x1c4e760, C4<0>, C4<0>, C4<0>;
L_0x1c4e8a0 .delay (10000,10000,10000) L_0x1c4e8a0/d;
v0x1961920_0 .alias "a", 0 0, v0x1962a80_0;
v0x1961a30_0 .net "and_ab", 0 0, L_0x1c4e4a0; 1 drivers
v0x1961ad0_0 .net "and_xor_ab_c", 0 0, L_0x1c4e650; 1 drivers
v0x1961b70_0 .alias "b", 0 0, v0x1962d60_0;
v0x1961bf0_0 .alias "carryin", 0 0, v0x19627e0_0;
v0x1961c70_0 .alias "carryout", 0 0, v0x1962880_0;
v0x1961d30_0 .net "nand_ab", 0 0, L_0x1c4e310; 1 drivers
v0x1961db0_0 .net "nand_xor_ab_c", 0 0, L_0x1c4e590; 1 drivers
v0x1961e30_0 .net "nco", 0 0, L_0x1c4e760; 1 drivers
v0x1961ed0_0 .alias "sum", 0 0, v0x1962e40_0;
v0x1961fb0_0 .net "xor_ab", 0 0, L_0x1c4dc60; 1 drivers
S_0x19613d0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1960d40;
 .timescale -9 -12;
L_0x1c4d850/d .functor NAND 1, L_0x1c4cf10, L_0x1c4d6e0, C4<1>, C4<1>;
L_0x1c4d850 .delay (20000,20000,20000) L_0x1c4d850/d;
L_0x1c4d930/d .functor NOR 1, L_0x1c4cf10, L_0x1c4d6e0, C4<0>, C4<0>;
L_0x1c4d930 .delay (20000,20000,20000) L_0x1c4d930/d;
L_0x1c4d9f0/d .functor NOT 1, L_0x1c4d930, C4<0>, C4<0>, C4<0>;
L_0x1c4d9f0 .delay (10000,10000,10000) L_0x1c4d9f0/d;
L_0x1c4db00/d .functor NAND 1, L_0x1c4d9f0, L_0x1c4d850, C4<1>, C4<1>;
L_0x1c4db00 .delay (20000,20000,20000) L_0x1c4db00/d;
L_0x1c4dc60/d .functor NOT 1, L_0x1c4db00, C4<0>, C4<0>, C4<0>;
L_0x1c4dc60 .delay (10000,10000,10000) L_0x1c4dc60/d;
v0x19614c0_0 .alias "a", 0 0, v0x1962a80_0;
v0x1961560_0 .alias "b", 0 0, v0x1962d60_0;
v0x1961600_0 .net "nand_ab", 0 0, L_0x1c4d850; 1 drivers
v0x19616a0_0 .net "nor_ab", 0 0, L_0x1c4d930; 1 drivers
v0x1961720_0 .net "nxor_ab", 0 0, L_0x1c4db00; 1 drivers
v0x19617c0_0 .net "or_ab", 0 0, L_0x1c4d9f0; 1 drivers
v0x19618a0_0 .alias "result", 0 0, v0x1961fb0_0;
S_0x1960e30 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1960d40;
 .timescale -9 -12;
L_0x1c4dd70/d .functor NAND 1, L_0x1c4dc60, L_0x1c4d050, C4<1>, C4<1>;
L_0x1c4dd70 .delay (20000,20000,20000) L_0x1c4dd70/d;
L_0x1c4dee0/d .functor NOR 1, L_0x1c4dc60, L_0x1c4d050, C4<0>, C4<0>;
L_0x1c4dee0 .delay (20000,20000,20000) L_0x1c4dee0/d;
L_0x1c4e030/d .functor NOT 1, L_0x1c4dee0, C4<0>, C4<0>, C4<0>;
L_0x1c4e030 .delay (10000,10000,10000) L_0x1c4e030/d;
L_0x1c4e0f0/d .functor NAND 1, L_0x1c4e030, L_0x1c4dd70, C4<1>, C4<1>;
L_0x1c4e0f0 .delay (20000,20000,20000) L_0x1c4e0f0/d;
L_0x1c4e200/d .functor NOT 1, L_0x1c4e0f0, C4<0>, C4<0>, C4<0>;
L_0x1c4e200 .delay (10000,10000,10000) L_0x1c4e200/d;
v0x1960f20_0 .alias "a", 0 0, v0x1961fb0_0;
v0x1960fc0_0 .alias "b", 0 0, v0x19627e0_0;
v0x1961060_0 .net "nand_ab", 0 0, L_0x1c4dd70; 1 drivers
v0x1961100_0 .net "nor_ab", 0 0, L_0x1c4dee0; 1 drivers
v0x1961180_0 .net "nxor_ab", 0 0, L_0x1c4e0f0; 1 drivers
v0x1961220_0 .net "or_ab", 0 0, L_0x1c4e030; 1 drivers
v0x1961300_0 .alias "result", 0 0, v0x1962e40_0;
S_0x19607f0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x195cab0;
 .timescale -9 -12;
L_0x1c4ea60/d .functor NAND 1, L_0x1c4cf10, L_0x1c4cfb0, C4<1>, C4<1>;
L_0x1c4ea60 .delay (20000,20000,20000) L_0x1c4ea60/d;
L_0x1c4eb40/d .functor NOR 1, L_0x1c4cf10, L_0x1c4cfb0, C4<0>, C4<0>;
L_0x1c4eb40 .delay (20000,20000,20000) L_0x1c4eb40/d;
L_0x1c4ecd0/d .functor NOT 1, L_0x1c4eb40, C4<0>, C4<0>, C4<0>;
L_0x1c4ecd0 .delay (10000,10000,10000) L_0x1c4ecd0/d;
L_0x1c4edc0/d .functor NAND 1, L_0x1c4ecd0, L_0x1c4ea60, C4<1>, C4<1>;
L_0x1c4edc0 .delay (20000,20000,20000) L_0x1c4edc0/d;
L_0x1c4ef00/d .functor NOT 1, L_0x1c4edc0, C4<0>, C4<0>, C4<0>;
L_0x1c4ef00 .delay (10000,10000,10000) L_0x1c4ef00/d;
v0x19608e0_0 .alias "a", 0 0, v0x1962a80_0;
v0x1960960_0 .alias "b", 0 0, v0x1962b00_0;
v0x1960a30_0 .net "nand_ab", 0 0, L_0x1c4ea60; 1 drivers
v0x1960ab0_0 .net "nor_ab", 0 0, L_0x1c4eb40; 1 drivers
v0x1960b30_0 .net "nxor_ab", 0 0, L_0x1c4edc0; 1 drivers
v0x1960bb0_0 .net "or_ab", 0 0, L_0x1c4ecd0; 1 drivers
v0x1960c70_0 .alias "result", 0 0, v0x19631e0_0;
S_0x195fc00 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x195cab0;
 .timescale -9 -12;
L_0x1c4f050/d .functor NAND 1, L_0x1c4cf10, L_0x1c4cfb0, C4<1>, C4<1>;
L_0x1c4f050 .delay (20000,20000,20000) L_0x1c4f050/d;
L_0x1c4f1a0/d .functor NOT 1, L_0x1c4f050, C4<0>, C4<0>, C4<0>;
L_0x1c4f1a0 .delay (10000,10000,10000) L_0x1c4f1a0/d;
v0x1960470_0 .alias "a", 0 0, v0x1962a80_0;
v0x1960510_0 .net "and_ab", 0 0, L_0x1c4f1a0; 1 drivers
v0x1960590_0 .alias "b", 0 0, v0x1962b00_0;
v0x1960610_0 .net "nand_ab", 0 0, L_0x1c4f050; 1 drivers
v0x19606f0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1960770_0 .alias "result", 0 0, v0x1962f50_0;
S_0x195fcf0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x195fc00;
 .timescale -9 -12;
L_0x1c4f2d0/d .functor NAND 1, L_0x1c4f1a0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c4f2d0 .delay (20000,20000,20000) L_0x1c4f2d0/d;
L_0x1c4f3b0/d .functor NOT 1, L_0x1c4f2d0, C4<0>, C4<0>, C4<0>;
L_0x1c4f3b0 .delay (10000,10000,10000) L_0x1c4f3b0/d;
L_0x1c4f4c0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4f4c0 .delay (10000,10000,10000) L_0x1c4f4c0/d;
L_0x1c4f580/d .functor NAND 1, L_0x1c4f050, L_0x1c4f4c0, C4<1>, C4<1>;
L_0x1c4f580 .delay (20000,20000,20000) L_0x1c4f580/d;
L_0x1c4f6d0/d .functor NOT 1, L_0x1c4f580, C4<0>, C4<0>, C4<0>;
L_0x1c4f6d0 .delay (10000,10000,10000) L_0x1c4f6d0/d;
L_0x1c4f7c0/d .functor NOR 1, L_0x1c4f6d0, L_0x1c4f3b0, C4<0>, C4<0>;
L_0x1c4f7c0 .delay (20000,20000,20000) L_0x1c4f7c0/d;
L_0x1c4f960/d .functor NOT 1, L_0x1c4f7c0, C4<0>, C4<0>, C4<0>;
L_0x1c4f960 .delay (10000,10000,10000) L_0x1c4f960/d;
v0x195fde0_0 .net "and_in0ncom", 0 0, L_0x1c4f6d0; 1 drivers
v0x195fe60_0 .net "and_in1com", 0 0, L_0x1c4f3b0; 1 drivers
v0x195fee0_0 .alias "in0", 0 0, v0x1960610_0;
v0x195ff80_0 .alias "in1", 0 0, v0x1960510_0;
v0x1960000_0 .net "nand_in0ncom", 0 0, L_0x1c4f580; 1 drivers
v0x19600a0_0 .net "nand_in1com", 0 0, L_0x1c4f2d0; 1 drivers
v0x1960180_0 .net "ncom", 0 0, L_0x1c4f4c0; 1 drivers
v0x1960220_0 .net "nor_wire", 0 0, L_0x1c4f7c0; 1 drivers
v0x19602c0_0 .alias "result", 0 0, v0x1962f50_0;
v0x1960390_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x195f160 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x195cab0;
 .timescale -9 -12;
L_0x1c4fa90/d .functor NOR 1, L_0x1c4cf10, L_0x1c4cfb0, C4<0>, C4<0>;
L_0x1c4fa90 .delay (20000,20000,20000) L_0x1c4fa90/d;
L_0x1c4fbe0/d .functor NOT 1, L_0x1c4fa90, C4<0>, C4<0>, C4<0>;
L_0x1c4fbe0 .delay (10000,10000,10000) L_0x1c4fbe0/d;
v0x195f8e0_0 .alias "a", 0 0, v0x1962a80_0;
v0x195f960_0 .alias "b", 0 0, v0x1962b00_0;
v0x195fa00_0 .net "nor_ab", 0 0, L_0x1c4fa90; 1 drivers
v0x195fa80_0 .net "or_ab", 0 0, L_0x1c4fbe0; 1 drivers
v0x195fb00_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x195fb80_0 .alias "result", 0 0, v0x19630d0_0;
S_0x195f250 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x195f160;
 .timescale -9 -12;
L_0x1c4fd10/d .functor NAND 1, L_0x1c4fbe0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c4fd10 .delay (20000,20000,20000) L_0x1c4fd10/d;
L_0x1c4fdf0/d .functor NOT 1, L_0x1c4fd10, C4<0>, C4<0>, C4<0>;
L_0x1c4fdf0 .delay (10000,10000,10000) L_0x1c4fdf0/d;
L_0x1c4ff00/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4ff00 .delay (10000,10000,10000) L_0x1c4ff00/d;
L_0x1c4ffc0/d .functor NAND 1, L_0x1c4fa90, L_0x1c4ff00, C4<1>, C4<1>;
L_0x1c4ffc0 .delay (20000,20000,20000) L_0x1c4ffc0/d;
L_0x1c50110/d .functor NOT 1, L_0x1c4ffc0, C4<0>, C4<0>, C4<0>;
L_0x1c50110 .delay (10000,10000,10000) L_0x1c50110/d;
L_0x1c50200/d .functor NOR 1, L_0x1c50110, L_0x1c4fdf0, C4<0>, C4<0>;
L_0x1c50200 .delay (20000,20000,20000) L_0x1c50200/d;
L_0x1c503a0/d .functor NOT 1, L_0x1c50200, C4<0>, C4<0>, C4<0>;
L_0x1c503a0 .delay (10000,10000,10000) L_0x1c503a0/d;
v0x195f340_0 .net "and_in0ncom", 0 0, L_0x1c50110; 1 drivers
v0x195f3c0_0 .net "and_in1com", 0 0, L_0x1c4fdf0; 1 drivers
v0x195f440_0 .alias "in0", 0 0, v0x195fa00_0;
v0x195f4c0_0 .alias "in1", 0 0, v0x195fa80_0;
v0x195f540_0 .net "nand_in0ncom", 0 0, L_0x1c4ffc0; 1 drivers
v0x195f5c0_0 .net "nand_in1com", 0 0, L_0x1c4fd10; 1 drivers
v0x195f640_0 .net "ncom", 0 0, L_0x1c4ff00; 1 drivers
v0x195f6c0_0 .net "nor_wire", 0 0, L_0x1c50200; 1 drivers
v0x195f790_0 .alias "result", 0 0, v0x19630d0_0;
v0x195f860_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x195cba0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x195cab0;
 .timescale -9 -12;
v0x195e9b0_0 .alias "in0", 0 0, v0x1962e40_0;
v0x195ea60_0 .alias "in1", 0 0, v0x19631e0_0;
v0x195eb10_0 .alias "in2", 0 0, v0x1962f50_0;
v0x195ebc0_0 .alias "in3", 0 0, v0x19630d0_0;
v0x195eca0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x195ed50_0 .alias "result", 0 0, v0x1962c90_0;
v0x195edd0_0 .net "sel0", 0 0, L_0x1c524c0; 1 drivers
v0x195ee50_0 .net "sel1", 0 0, L_0x1c52580; 1 drivers
v0x195eed0_0 .net "sel2", 0 0, L_0x1c526b0; 1 drivers
v0x195ef80_0 .net "w0", 0 0, L_0x1c50b60; 1 drivers
v0x195f060_0 .net "w1", 0 0, L_0x1c512e0; 1 drivers
v0x195f0e0_0 .net "w2", 0 0, L_0x1c51b30; 1 drivers
S_0x195e260 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x195cba0;
 .timescale -9 -12;
L_0x1c504d0/d .functor NAND 1, L_0x1c4ef00, L_0x1c524c0, C4<1>, C4<1>;
L_0x1c504d0 .delay (20000,20000,20000) L_0x1c504d0/d;
L_0x1c505b0/d .functor NOT 1, L_0x1c504d0, C4<0>, C4<0>, C4<0>;
L_0x1c505b0 .delay (10000,10000,10000) L_0x1c505b0/d;
L_0x1c506c0/d .functor NOT 1, L_0x1c524c0, C4<0>, C4<0>, C4<0>;
L_0x1c506c0 .delay (10000,10000,10000) L_0x1c506c0/d;
L_0x1c50810/d .functor NAND 1, L_0x1c4e200, L_0x1c506c0, C4<1>, C4<1>;
L_0x1c50810 .delay (20000,20000,20000) L_0x1c50810/d;
L_0x1c508d0/d .functor NOT 1, L_0x1c50810, C4<0>, C4<0>, C4<0>;
L_0x1c508d0 .delay (10000,10000,10000) L_0x1c508d0/d;
L_0x1c509c0/d .functor NOR 1, L_0x1c508d0, L_0x1c505b0, C4<0>, C4<0>;
L_0x1c509c0 .delay (20000,20000,20000) L_0x1c509c0/d;
L_0x1c50b60/d .functor NOT 1, L_0x1c509c0, C4<0>, C4<0>, C4<0>;
L_0x1c50b60 .delay (10000,10000,10000) L_0x1c50b60/d;
v0x195e350_0 .net "and_in0ncom", 0 0, L_0x1c508d0; 1 drivers
v0x195e410_0 .net "and_in1com", 0 0, L_0x1c505b0; 1 drivers
v0x195e4b0_0 .alias "in0", 0 0, v0x1962e40_0;
v0x195e550_0 .alias "in1", 0 0, v0x19631e0_0;
v0x195e5d0_0 .net "nand_in0ncom", 0 0, L_0x1c50810; 1 drivers
v0x195e670_0 .net "nand_in1com", 0 0, L_0x1c504d0; 1 drivers
v0x195e710_0 .net "ncom", 0 0, L_0x1c506c0; 1 drivers
v0x195e7b0_0 .net "nor_wire", 0 0, L_0x1c509c0; 1 drivers
v0x195e850_0 .alias "result", 0 0, v0x195ef80_0;
v0x195e8d0_0 .alias "sel0", 0 0, v0x195edd0_0;
S_0x195db10 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x195cba0;
 .timescale -9 -12;
L_0x1c50c90/d .functor NAND 1, L_0x1c503a0, L_0x1c524c0, C4<1>, C4<1>;
L_0x1c50c90 .delay (20000,20000,20000) L_0x1c50c90/d;
L_0x1c50d70/d .functor NOT 1, L_0x1c50c90, C4<0>, C4<0>, C4<0>;
L_0x1c50d70 .delay (10000,10000,10000) L_0x1c50d70/d;
L_0x1c50e80/d .functor NOT 1, L_0x1c524c0, C4<0>, C4<0>, C4<0>;
L_0x1c50e80 .delay (10000,10000,10000) L_0x1c50e80/d;
L_0x1c50f40/d .functor NAND 1, L_0x1c4f960, L_0x1c50e80, C4<1>, C4<1>;
L_0x1c50f40 .delay (20000,20000,20000) L_0x1c50f40/d;
L_0x1c51050/d .functor NOT 1, L_0x1c50f40, C4<0>, C4<0>, C4<0>;
L_0x1c51050 .delay (10000,10000,10000) L_0x1c51050/d;
L_0x1c51140/d .functor NOR 1, L_0x1c51050, L_0x1c50d70, C4<0>, C4<0>;
L_0x1c51140 .delay (20000,20000,20000) L_0x1c51140/d;
L_0x1c512e0/d .functor NOT 1, L_0x1c51140, C4<0>, C4<0>, C4<0>;
L_0x1c512e0 .delay (10000,10000,10000) L_0x1c512e0/d;
v0x195dc00_0 .net "and_in0ncom", 0 0, L_0x1c51050; 1 drivers
v0x195dcc0_0 .net "and_in1com", 0 0, L_0x1c50d70; 1 drivers
v0x195dd60_0 .alias "in0", 0 0, v0x1962f50_0;
v0x195de00_0 .alias "in1", 0 0, v0x19630d0_0;
v0x195de80_0 .net "nand_in0ncom", 0 0, L_0x1c50f40; 1 drivers
v0x195df20_0 .net "nand_in1com", 0 0, L_0x1c50c90; 1 drivers
v0x195dfc0_0 .net "ncom", 0 0, L_0x1c50e80; 1 drivers
v0x195e060_0 .net "nor_wire", 0 0, L_0x1c51140; 1 drivers
v0x195e100_0 .alias "result", 0 0, v0x195f060_0;
v0x195e180_0 .alias "sel0", 0 0, v0x195edd0_0;
S_0x195d3c0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x195cba0;
 .timescale -9 -12;
L_0x1c51410/d .functor NAND 1, L_0x1c512e0, L_0x1c52580, C4<1>, C4<1>;
L_0x1c51410 .delay (20000,20000,20000) L_0x1c51410/d;
L_0x1c51580/d .functor NOT 1, L_0x1c51410, C4<0>, C4<0>, C4<0>;
L_0x1c51580 .delay (10000,10000,10000) L_0x1c51580/d;
L_0x1c51690/d .functor NOT 1, L_0x1c52580, C4<0>, C4<0>, C4<0>;
L_0x1c51690 .delay (10000,10000,10000) L_0x1c51690/d;
L_0x1c51750/d .functor NAND 1, L_0x1c50b60, L_0x1c51690, C4<1>, C4<1>;
L_0x1c51750 .delay (20000,20000,20000) L_0x1c51750/d;
L_0x1c518a0/d .functor NOT 1, L_0x1c51750, C4<0>, C4<0>, C4<0>;
L_0x1c518a0 .delay (10000,10000,10000) L_0x1c518a0/d;
L_0x1c51990/d .functor NOR 1, L_0x1c518a0, L_0x1c51580, C4<0>, C4<0>;
L_0x1c51990 .delay (20000,20000,20000) L_0x1c51990/d;
L_0x1c51b30/d .functor NOT 1, L_0x1c51990, C4<0>, C4<0>, C4<0>;
L_0x1c51b30 .delay (10000,10000,10000) L_0x1c51b30/d;
v0x195d4b0_0 .net "and_in0ncom", 0 0, L_0x1c518a0; 1 drivers
v0x195d570_0 .net "and_in1com", 0 0, L_0x1c51580; 1 drivers
v0x195d610_0 .alias "in0", 0 0, v0x195ef80_0;
v0x195d6b0_0 .alias "in1", 0 0, v0x195f060_0;
v0x195d730_0 .net "nand_in0ncom", 0 0, L_0x1c51750; 1 drivers
v0x195d7d0_0 .net "nand_in1com", 0 0, L_0x1c51410; 1 drivers
v0x195d870_0 .net "ncom", 0 0, L_0x1c51690; 1 drivers
v0x195d910_0 .net "nor_wire", 0 0, L_0x1c51990; 1 drivers
v0x195d9b0_0 .alias "result", 0 0, v0x195f0e0_0;
v0x195da30_0 .alias "sel0", 0 0, v0x195ee50_0;
S_0x195cc90 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x195cba0;
 .timescale -9 -12;
L_0x1c51c60/d .functor NAND 1, C4<0>, L_0x1c526b0, C4<1>, C4<1>;
L_0x1c51c60 .delay (20000,20000,20000) L_0x1c51c60/d;
L_0x1c51de0/d .functor NOT 1, L_0x1c51c60, C4<0>, C4<0>, C4<0>;
L_0x1c51de0 .delay (10000,10000,10000) L_0x1c51de0/d;
L_0x1c51ef0/d .functor NOT 1, L_0x1c526b0, C4<0>, C4<0>, C4<0>;
L_0x1c51ef0 .delay (10000,10000,10000) L_0x1c51ef0/d;
L_0x1c51fb0/d .functor NAND 1, L_0x1c51b30, L_0x1c51ef0, C4<1>, C4<1>;
L_0x1c51fb0 .delay (20000,20000,20000) L_0x1c51fb0/d;
L_0x1c52100/d .functor NOT 1, L_0x1c51fb0, C4<0>, C4<0>, C4<0>;
L_0x1c52100 .delay (10000,10000,10000) L_0x1c52100/d;
L_0x1c521f0/d .functor NOR 1, L_0x1c52100, L_0x1c51de0, C4<0>, C4<0>;
L_0x1c521f0 .delay (20000,20000,20000) L_0x1c521f0/d;
L_0x1c52390/d .functor NOT 1, L_0x1c521f0, C4<0>, C4<0>, C4<0>;
L_0x1c52390 .delay (10000,10000,10000) L_0x1c52390/d;
v0x195cd80_0 .net "and_in0ncom", 0 0, L_0x1c52100; 1 drivers
v0x195ce00_0 .net "and_in1com", 0 0, L_0x1c51de0; 1 drivers
v0x195cea0_0 .alias "in0", 0 0, v0x195f0e0_0;
v0x195cf40_0 .alias "in1", 0 0, v0x195eca0_0;
v0x195cfc0_0 .net "nand_in0ncom", 0 0, L_0x1c51fb0; 1 drivers
v0x195d060_0 .net "nand_in1com", 0 0, L_0x1c51c60; 1 drivers
v0x195d140_0 .net "ncom", 0 0, L_0x1c51ef0; 1 drivers
v0x195d1e0_0 .net "nor_wire", 0 0, L_0x1c521f0; 1 drivers
v0x195d280_0 .alias "result", 0 0, v0x1962c90_0;
v0x195d320_0 .alias "sel0", 0 0, v0x195eed0_0;
S_0x1956010 .scope generate, "ALU32[21]" "ALU32[21]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x1954868 .param/l "i" 2 105, +C4<010101>;
S_0x1956140 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1956010;
 .timescale -9 -12;
L_0x1c4d0f0/d .functor NOT 1, L_0x1c529f0, C4<0>, C4<0>, C4<0>;
L_0x1c4d0f0 .delay (10000,10000,10000) L_0x1c4d0f0/d;
v0x195be80_0 .net "carryin", 0 0, L_0x1c52a90; 1 drivers
v0x195bf20_0 .net "carryout", 0 0, L_0x1c54470; 1 drivers
v0x195bfa0_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x195c020_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x195c0a0_0 .net "notB", 0 0, L_0x1c4d0f0; 1 drivers
v0x195c120_0 .net "operandA", 0 0, L_0x1c52950; 1 drivers
v0x195c1a0_0 .net "operandB", 0 0, L_0x1c529f0; 1 drivers
v0x195c2b0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x195c330_0 .net "result", 0 0, L_0x1c57f60; 1 drivers
v0x195c400_0 .net "trueB", 0 0, L_0x1c532b0; 1 drivers
v0x195c4e0_0 .net "wAddSub", 0 0, L_0x1c53dd0; 1 drivers
v0x195c5f0_0 .net "wNandAnd", 0 0, L_0x1c55530; 1 drivers
v0x195c770_0 .net "wNorOr", 0 0, L_0x1c55f70; 1 drivers
v0x195c880_0 .net "wXor", 0 0, L_0x1c54ad0; 1 drivers
L_0x1c58090 .part v0x1a11260_0, 0, 1;
L_0x1c58150 .part v0x1a11260_0, 1, 1;
L_0x1c58280 .part v0x1a11260_0, 2, 1;
S_0x195b6b0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1956140;
 .timescale -9 -12;
L_0x1c52d00/d .functor NAND 1, L_0x1c4d0f0, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c52d00 .delay (20000,20000,20000) L_0x1c52d00/d;
L_0x1c52de0/d .functor NOT 1, L_0x1c52d00, C4<0>, C4<0>, C4<0>;
L_0x1c52de0 .delay (10000,10000,10000) L_0x1c52de0/d;
L_0x1c52ea0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c52ea0 .delay (10000,10000,10000) L_0x1c52ea0/d;
L_0x1c52f60/d .functor NAND 1, L_0x1c529f0, L_0x1c52ea0, C4<1>, C4<1>;
L_0x1c52f60 .delay (20000,20000,20000) L_0x1c52f60/d;
L_0x1c53020/d .functor NOT 1, L_0x1c52f60, C4<0>, C4<0>, C4<0>;
L_0x1c53020 .delay (10000,10000,10000) L_0x1c53020/d;
L_0x1c53110/d .functor NOR 1, L_0x1c53020, L_0x1c52de0, C4<0>, C4<0>;
L_0x1c53110 .delay (20000,20000,20000) L_0x1c53110/d;
L_0x1c532b0/d .functor NOT 1, L_0x1c53110, C4<0>, C4<0>, C4<0>;
L_0x1c532b0 .delay (10000,10000,10000) L_0x1c532b0/d;
v0x195b7a0_0 .net "and_in0ncom", 0 0, L_0x1c53020; 1 drivers
v0x195b860_0 .net "and_in1com", 0 0, L_0x1c52de0; 1 drivers
v0x195b900_0 .alias "in0", 0 0, v0x195c1a0_0;
v0x195b980_0 .alias "in1", 0 0, v0x195c0a0_0;
v0x195ba00_0 .net "nand_in0ncom", 0 0, L_0x1c52f60; 1 drivers
v0x195baa0_0 .net "nand_in1com", 0 0, L_0x1c52d00; 1 drivers
v0x195bb40_0 .net "ncom", 0 0, L_0x1c52ea0; 1 drivers
v0x195bbe0_0 .net "nor_wire", 0 0, L_0x1c53110; 1 drivers
v0x195bcd0_0 .alias "result", 0 0, v0x195c400_0;
v0x195bda0_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x195a3c0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1956140;
 .timescale -9 -12;
L_0x1c53ee0/d .functor NAND 1, L_0x1c52950, L_0x1c532b0, C4<1>, C4<1>;
L_0x1c53ee0 .delay (20000,20000,20000) L_0x1c53ee0/d;
L_0x1c54070/d .functor NOT 1, L_0x1c53ee0, C4<0>, C4<0>, C4<0>;
L_0x1c54070 .delay (10000,10000,10000) L_0x1c54070/d;
L_0x1c54160/d .functor NAND 1, L_0x1c52a90, L_0x1c53830, C4<1>, C4<1>;
L_0x1c54160 .delay (20000,20000,20000) L_0x1c54160/d;
L_0x1c54220/d .functor NOT 1, L_0x1c54160, C4<0>, C4<0>, C4<0>;
L_0x1c54220 .delay (10000,10000,10000) L_0x1c54220/d;
L_0x1c54330/d .functor NOR 1, L_0x1c54220, L_0x1c54070, C4<0>, C4<0>;
L_0x1c54330 .delay (20000,20000,20000) L_0x1c54330/d;
L_0x1c54470/d .functor NOT 1, L_0x1c54330, C4<0>, C4<0>, C4<0>;
L_0x1c54470 .delay (10000,10000,10000) L_0x1c54470/d;
v0x195afa0_0 .alias "a", 0 0, v0x195c120_0;
v0x195b0b0_0 .net "and_ab", 0 0, L_0x1c54070; 1 drivers
v0x195b150_0 .net "and_xor_ab_c", 0 0, L_0x1c54220; 1 drivers
v0x195b1f0_0 .alias "b", 0 0, v0x195c400_0;
v0x195b270_0 .alias "carryin", 0 0, v0x195be80_0;
v0x195b2f0_0 .alias "carryout", 0 0, v0x195bf20_0;
v0x195b3b0_0 .net "nand_ab", 0 0, L_0x1c53ee0; 1 drivers
v0x195b430_0 .net "nand_xor_ab_c", 0 0, L_0x1c54160; 1 drivers
v0x195b4b0_0 .net "nco", 0 0, L_0x1c54330; 1 drivers
v0x195b550_0 .alias "sum", 0 0, v0x195c4e0_0;
v0x195b630_0 .net "xor_ab", 0 0, L_0x1c53830; 1 drivers
S_0x195aa50 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x195a3c0;
 .timescale -9 -12;
L_0x1c53420/d .functor NAND 1, L_0x1c52950, L_0x1c532b0, C4<1>, C4<1>;
L_0x1c53420 .delay (20000,20000,20000) L_0x1c53420/d;
L_0x1c53500/d .functor NOR 1, L_0x1c52950, L_0x1c532b0, C4<0>, C4<0>;
L_0x1c53500 .delay (20000,20000,20000) L_0x1c53500/d;
L_0x1c535c0/d .functor NOT 1, L_0x1c53500, C4<0>, C4<0>, C4<0>;
L_0x1c535c0 .delay (10000,10000,10000) L_0x1c535c0/d;
L_0x1c536d0/d .functor NAND 1, L_0x1c535c0, L_0x1c53420, C4<1>, C4<1>;
L_0x1c536d0 .delay (20000,20000,20000) L_0x1c536d0/d;
L_0x1c53830/d .functor NOT 1, L_0x1c536d0, C4<0>, C4<0>, C4<0>;
L_0x1c53830 .delay (10000,10000,10000) L_0x1c53830/d;
v0x195ab40_0 .alias "a", 0 0, v0x195c120_0;
v0x195abe0_0 .alias "b", 0 0, v0x195c400_0;
v0x195ac80_0 .net "nand_ab", 0 0, L_0x1c53420; 1 drivers
v0x195ad20_0 .net "nor_ab", 0 0, L_0x1c53500; 1 drivers
v0x195ada0_0 .net "nxor_ab", 0 0, L_0x1c536d0; 1 drivers
v0x195ae40_0 .net "or_ab", 0 0, L_0x1c535c0; 1 drivers
v0x195af20_0 .alias "result", 0 0, v0x195b630_0;
S_0x195a4b0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x195a3c0;
 .timescale -9 -12;
L_0x1c53940/d .functor NAND 1, L_0x1c53830, L_0x1c52a90, C4<1>, C4<1>;
L_0x1c53940 .delay (20000,20000,20000) L_0x1c53940/d;
L_0x1c53ab0/d .functor NOR 1, L_0x1c53830, L_0x1c52a90, C4<0>, C4<0>;
L_0x1c53ab0 .delay (20000,20000,20000) L_0x1c53ab0/d;
L_0x1c53c00/d .functor NOT 1, L_0x1c53ab0, C4<0>, C4<0>, C4<0>;
L_0x1c53c00 .delay (10000,10000,10000) L_0x1c53c00/d;
L_0x1c53cc0/d .functor NAND 1, L_0x1c53c00, L_0x1c53940, C4<1>, C4<1>;
L_0x1c53cc0 .delay (20000,20000,20000) L_0x1c53cc0/d;
L_0x1c53dd0/d .functor NOT 1, L_0x1c53cc0, C4<0>, C4<0>, C4<0>;
L_0x1c53dd0 .delay (10000,10000,10000) L_0x1c53dd0/d;
v0x195a5a0_0 .alias "a", 0 0, v0x195b630_0;
v0x195a640_0 .alias "b", 0 0, v0x195be80_0;
v0x195a6e0_0 .net "nand_ab", 0 0, L_0x1c53940; 1 drivers
v0x195a780_0 .net "nor_ab", 0 0, L_0x1c53ab0; 1 drivers
v0x195a800_0 .net "nxor_ab", 0 0, L_0x1c53cc0; 1 drivers
v0x195a8a0_0 .net "or_ab", 0 0, L_0x1c53c00; 1 drivers
v0x195a980_0 .alias "result", 0 0, v0x195c4e0_0;
S_0x1959e70 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1956140;
 .timescale -9 -12;
L_0x1c54630/d .functor NAND 1, L_0x1c52950, L_0x1c529f0, C4<1>, C4<1>;
L_0x1c54630 .delay (20000,20000,20000) L_0x1c54630/d;
L_0x1c54710/d .functor NOR 1, L_0x1c52950, L_0x1c529f0, C4<0>, C4<0>;
L_0x1c54710 .delay (20000,20000,20000) L_0x1c54710/d;
L_0x1c548a0/d .functor NOT 1, L_0x1c54710, C4<0>, C4<0>, C4<0>;
L_0x1c548a0 .delay (10000,10000,10000) L_0x1c548a0/d;
L_0x1c54990/d .functor NAND 1, L_0x1c548a0, L_0x1c54630, C4<1>, C4<1>;
L_0x1c54990 .delay (20000,20000,20000) L_0x1c54990/d;
L_0x1c54ad0/d .functor NOT 1, L_0x1c54990, C4<0>, C4<0>, C4<0>;
L_0x1c54ad0 .delay (10000,10000,10000) L_0x1c54ad0/d;
v0x1959f60_0 .alias "a", 0 0, v0x195c120_0;
v0x1959fe0_0 .alias "b", 0 0, v0x195c1a0_0;
v0x195a0b0_0 .net "nand_ab", 0 0, L_0x1c54630; 1 drivers
v0x195a130_0 .net "nor_ab", 0 0, L_0x1c54710; 1 drivers
v0x195a1b0_0 .net "nxor_ab", 0 0, L_0x1c54990; 1 drivers
v0x195a230_0 .net "or_ab", 0 0, L_0x1c548a0; 1 drivers
v0x195a2f0_0 .alias "result", 0 0, v0x195c880_0;
S_0x1959280 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1956140;
 .timescale -9 -12;
L_0x1c54c20/d .functor NAND 1, L_0x1c52950, L_0x1c529f0, C4<1>, C4<1>;
L_0x1c54c20 .delay (20000,20000,20000) L_0x1c54c20/d;
L_0x1c54d70/d .functor NOT 1, L_0x1c54c20, C4<0>, C4<0>, C4<0>;
L_0x1c54d70 .delay (10000,10000,10000) L_0x1c54d70/d;
v0x1959af0_0 .alias "a", 0 0, v0x195c120_0;
v0x1959b90_0 .net "and_ab", 0 0, L_0x1c54d70; 1 drivers
v0x1959c10_0 .alias "b", 0 0, v0x195c1a0_0;
v0x1959c90_0 .net "nand_ab", 0 0, L_0x1c54c20; 1 drivers
v0x1959d70_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1959df0_0 .alias "result", 0 0, v0x195c5f0_0;
S_0x1959370 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1959280;
 .timescale -9 -12;
L_0x1c54ea0/d .functor NAND 1, L_0x1c54d70, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c54ea0 .delay (20000,20000,20000) L_0x1c54ea0/d;
L_0x1c54f80/d .functor NOT 1, L_0x1c54ea0, C4<0>, C4<0>, C4<0>;
L_0x1c54f80 .delay (10000,10000,10000) L_0x1c54f80/d;
L_0x1c55090/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c55090 .delay (10000,10000,10000) L_0x1c55090/d;
L_0x1c55150/d .functor NAND 1, L_0x1c54c20, L_0x1c55090, C4<1>, C4<1>;
L_0x1c55150 .delay (20000,20000,20000) L_0x1c55150/d;
L_0x1c552a0/d .functor NOT 1, L_0x1c55150, C4<0>, C4<0>, C4<0>;
L_0x1c552a0 .delay (10000,10000,10000) L_0x1c552a0/d;
L_0x1c55390/d .functor NOR 1, L_0x1c552a0, L_0x1c54f80, C4<0>, C4<0>;
L_0x1c55390 .delay (20000,20000,20000) L_0x1c55390/d;
L_0x1c55530/d .functor NOT 1, L_0x1c55390, C4<0>, C4<0>, C4<0>;
L_0x1c55530 .delay (10000,10000,10000) L_0x1c55530/d;
v0x1959460_0 .net "and_in0ncom", 0 0, L_0x1c552a0; 1 drivers
v0x19594e0_0 .net "and_in1com", 0 0, L_0x1c54f80; 1 drivers
v0x1959560_0 .alias "in0", 0 0, v0x1959c90_0;
v0x1959600_0 .alias "in1", 0 0, v0x1959b90_0;
v0x1959680_0 .net "nand_in0ncom", 0 0, L_0x1c55150; 1 drivers
v0x1959720_0 .net "nand_in1com", 0 0, L_0x1c54ea0; 1 drivers
v0x1959800_0 .net "ncom", 0 0, L_0x1c55090; 1 drivers
v0x19598a0_0 .net "nor_wire", 0 0, L_0x1c55390; 1 drivers
v0x1959940_0 .alias "result", 0 0, v0x195c5f0_0;
v0x1959a10_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19587e0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1956140;
 .timescale -9 -12;
L_0x1c55660/d .functor NOR 1, L_0x1c52950, L_0x1c529f0, C4<0>, C4<0>;
L_0x1c55660 .delay (20000,20000,20000) L_0x1c55660/d;
L_0x1c557b0/d .functor NOT 1, L_0x1c55660, C4<0>, C4<0>, C4<0>;
L_0x1c557b0 .delay (10000,10000,10000) L_0x1c557b0/d;
v0x1958f60_0 .alias "a", 0 0, v0x195c120_0;
v0x1958fe0_0 .alias "b", 0 0, v0x195c1a0_0;
v0x1959080_0 .net "nor_ab", 0 0, L_0x1c55660; 1 drivers
v0x1959100_0 .net "or_ab", 0 0, L_0x1c557b0; 1 drivers
v0x1959180_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1959200_0 .alias "result", 0 0, v0x195c770_0;
S_0x19588d0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19587e0;
 .timescale -9 -12;
L_0x1c558e0/d .functor NAND 1, L_0x1c557b0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c558e0 .delay (20000,20000,20000) L_0x1c558e0/d;
L_0x1c559c0/d .functor NOT 1, L_0x1c558e0, C4<0>, C4<0>, C4<0>;
L_0x1c559c0 .delay (10000,10000,10000) L_0x1c559c0/d;
L_0x1c55ad0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c55ad0 .delay (10000,10000,10000) L_0x1c55ad0/d;
L_0x1c55b90/d .functor NAND 1, L_0x1c55660, L_0x1c55ad0, C4<1>, C4<1>;
L_0x1c55b90 .delay (20000,20000,20000) L_0x1c55b90/d;
L_0x1c55ce0/d .functor NOT 1, L_0x1c55b90, C4<0>, C4<0>, C4<0>;
L_0x1c55ce0 .delay (10000,10000,10000) L_0x1c55ce0/d;
L_0x1c55dd0/d .functor NOR 1, L_0x1c55ce0, L_0x1c559c0, C4<0>, C4<0>;
L_0x1c55dd0 .delay (20000,20000,20000) L_0x1c55dd0/d;
L_0x1c55f70/d .functor NOT 1, L_0x1c55dd0, C4<0>, C4<0>, C4<0>;
L_0x1c55f70 .delay (10000,10000,10000) L_0x1c55f70/d;
v0x19589c0_0 .net "and_in0ncom", 0 0, L_0x1c55ce0; 1 drivers
v0x1958a40_0 .net "and_in1com", 0 0, L_0x1c559c0; 1 drivers
v0x1958ac0_0 .alias "in0", 0 0, v0x1959080_0;
v0x1958b40_0 .alias "in1", 0 0, v0x1959100_0;
v0x1958bc0_0 .net "nand_in0ncom", 0 0, L_0x1c55b90; 1 drivers
v0x1958c40_0 .net "nand_in1com", 0 0, L_0x1c558e0; 1 drivers
v0x1958cc0_0 .net "ncom", 0 0, L_0x1c55ad0; 1 drivers
v0x1958d40_0 .net "nor_wire", 0 0, L_0x1c55dd0; 1 drivers
v0x1958e10_0 .alias "result", 0 0, v0x195c770_0;
v0x1958ee0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1956230 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1956140;
 .timescale -9 -12;
v0x1958060_0 .alias "in0", 0 0, v0x195c4e0_0;
v0x19580e0_0 .alias "in1", 0 0, v0x195c880_0;
v0x1958190_0 .alias "in2", 0 0, v0x195c5f0_0;
v0x1958240_0 .alias "in3", 0 0, v0x195c770_0;
v0x1958320_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19583d0_0 .alias "result", 0 0, v0x195c330_0;
v0x1958450_0 .net "sel0", 0 0, L_0x1c58090; 1 drivers
v0x19584d0_0 .net "sel1", 0 0, L_0x1c58150; 1 drivers
v0x1958550_0 .net "sel2", 0 0, L_0x1c58280; 1 drivers
v0x1958600_0 .net "w0", 0 0, L_0x1c56730; 1 drivers
v0x19586e0_0 .net "w1", 0 0, L_0x1c56eb0; 1 drivers
v0x1958760_0 .net "w2", 0 0, L_0x1c57700; 1 drivers
S_0x1957910 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1956230;
 .timescale -9 -12;
L_0x1c560a0/d .functor NAND 1, L_0x1c54ad0, L_0x1c58090, C4<1>, C4<1>;
L_0x1c560a0 .delay (20000,20000,20000) L_0x1c560a0/d;
L_0x1c56180/d .functor NOT 1, L_0x1c560a0, C4<0>, C4<0>, C4<0>;
L_0x1c56180 .delay (10000,10000,10000) L_0x1c56180/d;
L_0x1c56290/d .functor NOT 1, L_0x1c58090, C4<0>, C4<0>, C4<0>;
L_0x1c56290 .delay (10000,10000,10000) L_0x1c56290/d;
L_0x1c563e0/d .functor NAND 1, L_0x1c53dd0, L_0x1c56290, C4<1>, C4<1>;
L_0x1c563e0 .delay (20000,20000,20000) L_0x1c563e0/d;
L_0x1c564a0/d .functor NOT 1, L_0x1c563e0, C4<0>, C4<0>, C4<0>;
L_0x1c564a0 .delay (10000,10000,10000) L_0x1c564a0/d;
L_0x1c56590/d .functor NOR 1, L_0x1c564a0, L_0x1c56180, C4<0>, C4<0>;
L_0x1c56590 .delay (20000,20000,20000) L_0x1c56590/d;
L_0x1c56730/d .functor NOT 1, L_0x1c56590, C4<0>, C4<0>, C4<0>;
L_0x1c56730 .delay (10000,10000,10000) L_0x1c56730/d;
v0x1957a00_0 .net "and_in0ncom", 0 0, L_0x1c564a0; 1 drivers
v0x1957ac0_0 .net "and_in1com", 0 0, L_0x1c56180; 1 drivers
v0x1957b60_0 .alias "in0", 0 0, v0x195c4e0_0;
v0x1957c00_0 .alias "in1", 0 0, v0x195c880_0;
v0x1957c80_0 .net "nand_in0ncom", 0 0, L_0x1c563e0; 1 drivers
v0x1957d20_0 .net "nand_in1com", 0 0, L_0x1c560a0; 1 drivers
v0x1957dc0_0 .net "ncom", 0 0, L_0x1c56290; 1 drivers
v0x1957e60_0 .net "nor_wire", 0 0, L_0x1c56590; 1 drivers
v0x1957f00_0 .alias "result", 0 0, v0x1958600_0;
v0x1957f80_0 .alias "sel0", 0 0, v0x1958450_0;
S_0x19571c0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1956230;
 .timescale -9 -12;
L_0x1c56860/d .functor NAND 1, L_0x1c55f70, L_0x1c58090, C4<1>, C4<1>;
L_0x1c56860 .delay (20000,20000,20000) L_0x1c56860/d;
L_0x1c56940/d .functor NOT 1, L_0x1c56860, C4<0>, C4<0>, C4<0>;
L_0x1c56940 .delay (10000,10000,10000) L_0x1c56940/d;
L_0x1c56a50/d .functor NOT 1, L_0x1c58090, C4<0>, C4<0>, C4<0>;
L_0x1c56a50 .delay (10000,10000,10000) L_0x1c56a50/d;
L_0x1c56b10/d .functor NAND 1, L_0x1c55530, L_0x1c56a50, C4<1>, C4<1>;
L_0x1c56b10 .delay (20000,20000,20000) L_0x1c56b10/d;
L_0x1c56c20/d .functor NOT 1, L_0x1c56b10, C4<0>, C4<0>, C4<0>;
L_0x1c56c20 .delay (10000,10000,10000) L_0x1c56c20/d;
L_0x1c56d10/d .functor NOR 1, L_0x1c56c20, L_0x1c56940, C4<0>, C4<0>;
L_0x1c56d10 .delay (20000,20000,20000) L_0x1c56d10/d;
L_0x1c56eb0/d .functor NOT 1, L_0x1c56d10, C4<0>, C4<0>, C4<0>;
L_0x1c56eb0 .delay (10000,10000,10000) L_0x1c56eb0/d;
v0x19572b0_0 .net "and_in0ncom", 0 0, L_0x1c56c20; 1 drivers
v0x1957370_0 .net "and_in1com", 0 0, L_0x1c56940; 1 drivers
v0x1957410_0 .alias "in0", 0 0, v0x195c5f0_0;
v0x19574b0_0 .alias "in1", 0 0, v0x195c770_0;
v0x1957530_0 .net "nand_in0ncom", 0 0, L_0x1c56b10; 1 drivers
v0x19575d0_0 .net "nand_in1com", 0 0, L_0x1c56860; 1 drivers
v0x1957670_0 .net "ncom", 0 0, L_0x1c56a50; 1 drivers
v0x1957710_0 .net "nor_wire", 0 0, L_0x1c56d10; 1 drivers
v0x19577b0_0 .alias "result", 0 0, v0x19586e0_0;
v0x1957830_0 .alias "sel0", 0 0, v0x1958450_0;
S_0x1956a70 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1956230;
 .timescale -9 -12;
L_0x1c56fe0/d .functor NAND 1, L_0x1c56eb0, L_0x1c58150, C4<1>, C4<1>;
L_0x1c56fe0 .delay (20000,20000,20000) L_0x1c56fe0/d;
L_0x1c57150/d .functor NOT 1, L_0x1c56fe0, C4<0>, C4<0>, C4<0>;
L_0x1c57150 .delay (10000,10000,10000) L_0x1c57150/d;
L_0x1c57260/d .functor NOT 1, L_0x1c58150, C4<0>, C4<0>, C4<0>;
L_0x1c57260 .delay (10000,10000,10000) L_0x1c57260/d;
L_0x1c57320/d .functor NAND 1, L_0x1c56730, L_0x1c57260, C4<1>, C4<1>;
L_0x1c57320 .delay (20000,20000,20000) L_0x1c57320/d;
L_0x1c57470/d .functor NOT 1, L_0x1c57320, C4<0>, C4<0>, C4<0>;
L_0x1c57470 .delay (10000,10000,10000) L_0x1c57470/d;
L_0x1c57560/d .functor NOR 1, L_0x1c57470, L_0x1c57150, C4<0>, C4<0>;
L_0x1c57560 .delay (20000,20000,20000) L_0x1c57560/d;
L_0x1c57700/d .functor NOT 1, L_0x1c57560, C4<0>, C4<0>, C4<0>;
L_0x1c57700 .delay (10000,10000,10000) L_0x1c57700/d;
v0x1956b60_0 .net "and_in0ncom", 0 0, L_0x1c57470; 1 drivers
v0x1956c20_0 .net "and_in1com", 0 0, L_0x1c57150; 1 drivers
v0x1956cc0_0 .alias "in0", 0 0, v0x1958600_0;
v0x1956d60_0 .alias "in1", 0 0, v0x19586e0_0;
v0x1956de0_0 .net "nand_in0ncom", 0 0, L_0x1c57320; 1 drivers
v0x1956e80_0 .net "nand_in1com", 0 0, L_0x1c56fe0; 1 drivers
v0x1956f20_0 .net "ncom", 0 0, L_0x1c57260; 1 drivers
v0x1956fc0_0 .net "nor_wire", 0 0, L_0x1c57560; 1 drivers
v0x1957060_0 .alias "result", 0 0, v0x1958760_0;
v0x19570e0_0 .alias "sel0", 0 0, v0x19584d0_0;
S_0x1956320 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1956230;
 .timescale -9 -12;
L_0x1c57830/d .functor NAND 1, C4<0>, L_0x1c58280, C4<1>, C4<1>;
L_0x1c57830 .delay (20000,20000,20000) L_0x1c57830/d;
L_0x1c579b0/d .functor NOT 1, L_0x1c57830, C4<0>, C4<0>, C4<0>;
L_0x1c579b0 .delay (10000,10000,10000) L_0x1c579b0/d;
L_0x1c57ac0/d .functor NOT 1, L_0x1c58280, C4<0>, C4<0>, C4<0>;
L_0x1c57ac0 .delay (10000,10000,10000) L_0x1c57ac0/d;
L_0x1c57b80/d .functor NAND 1, L_0x1c57700, L_0x1c57ac0, C4<1>, C4<1>;
L_0x1c57b80 .delay (20000,20000,20000) L_0x1c57b80/d;
L_0x1c57cd0/d .functor NOT 1, L_0x1c57b80, C4<0>, C4<0>, C4<0>;
L_0x1c57cd0 .delay (10000,10000,10000) L_0x1c57cd0/d;
L_0x1c57dc0/d .functor NOR 1, L_0x1c57cd0, L_0x1c579b0, C4<0>, C4<0>;
L_0x1c57dc0 .delay (20000,20000,20000) L_0x1c57dc0/d;
L_0x1c57f60/d .functor NOT 1, L_0x1c57dc0, C4<0>, C4<0>, C4<0>;
L_0x1c57f60 .delay (10000,10000,10000) L_0x1c57f60/d;
v0x1956410_0 .net "and_in0ncom", 0 0, L_0x1c57cd0; 1 drivers
v0x19564b0_0 .net "and_in1com", 0 0, L_0x1c579b0; 1 drivers
v0x1956550_0 .alias "in0", 0 0, v0x1958760_0;
v0x19565f0_0 .alias "in1", 0 0, v0x1958320_0;
v0x1956670_0 .net "nand_in0ncom", 0 0, L_0x1c57b80; 1 drivers
v0x1956710_0 .net "nand_in1com", 0 0, L_0x1c57830; 1 drivers
v0x19567f0_0 .net "ncom", 0 0, L_0x1c57ac0; 1 drivers
v0x1956890_0 .net "nor_wire", 0 0, L_0x1c57dc0; 1 drivers
v0x1956930_0 .alias "result", 0 0, v0x195c330_0;
v0x19569d0_0 .alias "sel0", 0 0, v0x1958550_0;
S_0x194f4f0 .scope generate, "ALU32[22]" "ALU32[22]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x194dee8 .param/l "i" 2 105, +C4<010110>;
S_0x194f620 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x194f4f0;
 .timescale -9 -12;
L_0x1c52b30/d .functor NOT 1, L_0x1c58780, C4<0>, C4<0>, C4<0>;
L_0x1c52b30 .delay (10000,10000,10000) L_0x1c52b30/d;
v0x193aa80_0 .net "carryin", 0 0, L_0x1c58820; 1 drivers
v0x1955580_0 .net "carryout", 0 0, L_0x1c59cf0; 1 drivers
v0x1955600_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x1955680_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x193ad30_0 .net "notB", 0 0, L_0x1c52b30; 1 drivers
v0x1955810_0 .net "operandA", 0 0, L_0x1c586e0; 1 drivers
v0x1955890_0 .net "operandB", 0 0, L_0x1c58780; 1 drivers
v0x19559a0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1955a20_0 .net "result", 0 0, L_0x1c5d6c0; 1 drivers
v0x1955af0_0 .net "trueB", 0 0, L_0x1c58ec0; 1 drivers
v0x1955b70_0 .net "wAddSub", 0 0, L_0x1c596d0; 1 drivers
v0x1955c80_0 .net "wNandAnd", 0 0, L_0x1c5ac90; 1 drivers
v0x1955e00_0 .net "wNorOr", 0 0, L_0x1c5b6d0; 1 drivers
v0x1955f10_0 .net "wXor", 0 0, L_0x1c5a270; 1 drivers
L_0x1c5d7f0 .part v0x1a11260_0, 0, 1;
L_0x1c5d8b0 .part v0x1a11260_0, 1, 1;
L_0x1c5d9e0 .part v0x1a11260_0, 2, 1;
S_0x1954ba0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x194f620;
 .timescale -9 -12;
L_0x1c4ce00/d .functor NAND 1, L_0x1c52b30, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c4ce00 .delay (20000,20000,20000) L_0x1c4ce00/d;
L_0x1c589d0/d .functor NOT 1, L_0x1c4ce00, C4<0>, C4<0>, C4<0>;
L_0x1c589d0 .delay (10000,10000,10000) L_0x1c589d0/d;
L_0x1c58a90/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c58a90 .delay (10000,10000,10000) L_0x1c58a90/d;
L_0x1c58b50/d .functor NAND 1, L_0x1c58780, L_0x1c58a90, C4<1>, C4<1>;
L_0x1c58b50 .delay (20000,20000,20000) L_0x1c58b50/d;
L_0x1c58c10/d .functor NOT 1, L_0x1c58b50, C4<0>, C4<0>, C4<0>;
L_0x1c58c10 .delay (10000,10000,10000) L_0x1c58c10/d;
L_0x1c58d20/d .functor NOR 1, L_0x1c58c10, L_0x1c589d0, C4<0>, C4<0>;
L_0x1c58d20 .delay (20000,20000,20000) L_0x1c58d20/d;
L_0x1c58ec0/d .functor NOT 1, L_0x1c58d20, C4<0>, C4<0>, C4<0>;
L_0x1c58ec0 .delay (10000,10000,10000) L_0x1c58ec0/d;
v0x1954c90_0 .net "and_in0ncom", 0 0, L_0x1c58c10; 1 drivers
v0x1954d50_0 .net "and_in1com", 0 0, L_0x1c589d0; 1 drivers
v0x1954df0_0 .alias "in0", 0 0, v0x1955890_0;
v0x1954e70_0 .alias "in1", 0 0, v0x193ad30_0;
v0x1954ef0_0 .net "nand_in0ncom", 0 0, L_0x1c58b50; 1 drivers
v0x1954f90_0 .net "nand_in1com", 0 0, L_0x1c4ce00; 1 drivers
v0x1955030_0 .net "ncom", 0 0, L_0x1c58a90; 1 drivers
v0x19550d0_0 .net "nor_wire", 0 0, L_0x1c58d20; 1 drivers
v0x19551c0_0 .alias "result", 0 0, v0x1955af0_0;
v0x1955290_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19538b0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x194f620;
 .timescale -9 -12;
L_0x1c597c0/d .functor NAND 1, L_0x1c586e0, L_0x1c58ec0, C4<1>, C4<1>;
L_0x1c597c0 .delay (20000,20000,20000) L_0x1c597c0/d;
L_0x1c59930/d .functor NOT 1, L_0x1c597c0, C4<0>, C4<0>, C4<0>;
L_0x1c59930 .delay (10000,10000,10000) L_0x1c59930/d;
L_0x1c59a20/d .functor NAND 1, L_0x1c58820, L_0x1c591f0, C4<1>, C4<1>;
L_0x1c59a20 .delay (20000,20000,20000) L_0x1c59a20/d;
L_0x1c59ac0/d .functor NOT 1, L_0x1c59a20, C4<0>, C4<0>, C4<0>;
L_0x1c59ac0 .delay (10000,10000,10000) L_0x1c59ac0/d;
L_0x1c59bb0/d .functor NOR 1, L_0x1c59ac0, L_0x1c59930, C4<0>, C4<0>;
L_0x1c59bb0 .delay (20000,20000,20000) L_0x1c59bb0/d;
L_0x1c59cf0/d .functor NOT 1, L_0x1c59bb0, C4<0>, C4<0>, C4<0>;
L_0x1c59cf0 .delay (10000,10000,10000) L_0x1c59cf0/d;
v0x1954490_0 .alias "a", 0 0, v0x1955810_0;
v0x19545a0_0 .net "and_ab", 0 0, L_0x1c59930; 1 drivers
v0x1954640_0 .net "and_xor_ab_c", 0 0, L_0x1c59ac0; 1 drivers
v0x19546e0_0 .alias "b", 0 0, v0x1955af0_0;
v0x1954760_0 .alias "carryin", 0 0, v0x193aa80_0;
v0x19547e0_0 .alias "carryout", 0 0, v0x1955580_0;
v0x19548a0_0 .net "nand_ab", 0 0, L_0x1c597c0; 1 drivers
v0x1954920_0 .net "nand_xor_ab_c", 0 0, L_0x1c59a20; 1 drivers
v0x19549a0_0 .net "nco", 0 0, L_0x1c59bb0; 1 drivers
v0x1954a40_0 .alias "sum", 0 0, v0x1955b70_0;
v0x1954b20_0 .net "xor_ab", 0 0, L_0x1c591f0; 1 drivers
S_0x1953f40 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19538b0;
 .timescale -9 -12;
L_0x1959d10/d .functor NAND 1, L_0x1c586e0, L_0x1c58ec0, C4<1>, C4<1>;
L_0x1959d10 .delay (20000,20000,20000) L_0x1959d10/d;
L_0x1960690/d .functor NOR 1, L_0x1c586e0, L_0x1c58ec0, C4<0>, C4<0>;
L_0x1960690 .delay (20000,20000,20000) L_0x1960690/d;
L_0x196d9a0/d .functor NOT 1, L_0x1960690, C4<0>, C4<0>, C4<0>;
L_0x196d9a0 .delay (10000,10000,10000) L_0x196d9a0/d;
L_0x1c590b0/d .functor NAND 1, L_0x196d9a0, L_0x1959d10, C4<1>, C4<1>;
L_0x1c590b0 .delay (20000,20000,20000) L_0x1c590b0/d;
L_0x1c591f0/d .functor NOT 1, L_0x1c590b0, C4<0>, C4<0>, C4<0>;
L_0x1c591f0 .delay (10000,10000,10000) L_0x1c591f0/d;
v0x1954030_0 .alias "a", 0 0, v0x1955810_0;
v0x19540d0_0 .alias "b", 0 0, v0x1955af0_0;
v0x1954170_0 .net "nand_ab", 0 0, L_0x1959d10; 1 drivers
v0x1954210_0 .net "nor_ab", 0 0, L_0x1960690; 1 drivers
v0x1954290_0 .net "nxor_ab", 0 0, L_0x1c590b0; 1 drivers
v0x1954330_0 .net "or_ab", 0 0, L_0x196d9a0; 1 drivers
v0x1954410_0 .alias "result", 0 0, v0x1954b20_0;
S_0x19539a0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19538b0;
 .timescale -9 -12;
L_0x1c592e0/d .functor NAND 1, L_0x1c591f0, L_0x1c58820, C4<1>, C4<1>;
L_0x1c592e0 .delay (20000,20000,20000) L_0x1c592e0/d;
L_0x1c59410/d .functor NOR 1, L_0x1c591f0, L_0x1c58820, C4<0>, C4<0>;
L_0x1c59410 .delay (20000,20000,20000) L_0x1c59410/d;
L_0x1c59540/d .functor NOT 1, L_0x1c59410, C4<0>, C4<0>, C4<0>;
L_0x1c59540 .delay (10000,10000,10000) L_0x1c59540/d;
L_0x1c595e0/d .functor NAND 1, L_0x1c59540, L_0x1c592e0, C4<1>, C4<1>;
L_0x1c595e0 .delay (20000,20000,20000) L_0x1c595e0/d;
L_0x1c596d0/d .functor NOT 1, L_0x1c595e0, C4<0>, C4<0>, C4<0>;
L_0x1c596d0 .delay (10000,10000,10000) L_0x1c596d0/d;
v0x1953a90_0 .alias "a", 0 0, v0x1954b20_0;
v0x1953b30_0 .alias "b", 0 0, v0x193aa80_0;
v0x1953bd0_0 .net "nand_ab", 0 0, L_0x1c592e0; 1 drivers
v0x1953c70_0 .net "nor_ab", 0 0, L_0x1c59410; 1 drivers
v0x1953cf0_0 .net "nxor_ab", 0 0, L_0x1c595e0; 1 drivers
v0x1953d90_0 .net "or_ab", 0 0, L_0x1c59540; 1 drivers
v0x1953e70_0 .alias "result", 0 0, v0x1955b70_0;
S_0x1953360 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x194f620;
 .timescale -9 -12;
L_0x1c59e70/d .functor NAND 1, L_0x1c586e0, L_0x1c58780, C4<1>, C4<1>;
L_0x1c59e70 .delay (20000,20000,20000) L_0x1c59e70/d;
L_0x1c59f10/d .functor NOR 1, L_0x1c586e0, L_0x1c58780, C4<0>, C4<0>;
L_0x1c59f10 .delay (20000,20000,20000) L_0x1c59f10/d;
L_0x1c5a080/d .functor NOT 1, L_0x1c59f10, C4<0>, C4<0>, C4<0>;
L_0x1c5a080 .delay (10000,10000,10000) L_0x1c5a080/d;
L_0x1c5a130/d .functor NAND 1, L_0x1c5a080, L_0x1c59e70, C4<1>, C4<1>;
L_0x1c5a130 .delay (20000,20000,20000) L_0x1c5a130/d;
L_0x1c5a270/d .functor NOT 1, L_0x1c5a130, C4<0>, C4<0>, C4<0>;
L_0x1c5a270 .delay (10000,10000,10000) L_0x1c5a270/d;
v0x1953450_0 .alias "a", 0 0, v0x1955810_0;
v0x19534d0_0 .alias "b", 0 0, v0x1955890_0;
v0x19535a0_0 .net "nand_ab", 0 0, L_0x1c59e70; 1 drivers
v0x1953620_0 .net "nor_ab", 0 0, L_0x1c59f10; 1 drivers
v0x19536a0_0 .net "nxor_ab", 0 0, L_0x1c5a130; 1 drivers
v0x1953720_0 .net "or_ab", 0 0, L_0x1c5a080; 1 drivers
v0x19537e0_0 .alias "result", 0 0, v0x1955f10_0;
S_0x1952770 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x194f620;
 .timescale -9 -12;
L_0x1c5a3a0/d .functor NAND 1, L_0x1c586e0, L_0x1c58780, C4<1>, C4<1>;
L_0x1c5a3a0 .delay (20000,20000,20000) L_0x1c5a3a0/d;
L_0x1c5a4d0/d .functor NOT 1, L_0x1c5a3a0, C4<0>, C4<0>, C4<0>;
L_0x1c5a4d0 .delay (10000,10000,10000) L_0x1c5a4d0/d;
v0x1952fe0_0 .alias "a", 0 0, v0x1955810_0;
v0x1953080_0 .net "and_ab", 0 0, L_0x1c5a4d0; 1 drivers
v0x1953100_0 .alias "b", 0 0, v0x1955890_0;
v0x1953180_0 .net "nand_ab", 0 0, L_0x1c5a3a0; 1 drivers
v0x1953260_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19532e0_0 .alias "result", 0 0, v0x1955c80_0;
S_0x1952860 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1952770;
 .timescale -9 -12;
L_0x1c5a600/d .functor NAND 1, L_0x1c5a4d0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c5a600 .delay (20000,20000,20000) L_0x1c5a600/d;
L_0x1c5a6e0/d .functor NOT 1, L_0x1c5a600, C4<0>, C4<0>, C4<0>;
L_0x1c5a6e0 .delay (10000,10000,10000) L_0x1c5a6e0/d;
L_0x1c5a7f0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5a7f0 .delay (10000,10000,10000) L_0x1c5a7f0/d;
L_0x1c5a8b0/d .functor NAND 1, L_0x1c5a3a0, L_0x1c5a7f0, C4<1>, C4<1>;
L_0x1c5a8b0 .delay (20000,20000,20000) L_0x1c5a8b0/d;
L_0x1c5aa00/d .functor NOT 1, L_0x1c5a8b0, C4<0>, C4<0>, C4<0>;
L_0x1c5aa00 .delay (10000,10000,10000) L_0x1c5aa00/d;
L_0x1c5aaf0/d .functor NOR 1, L_0x1c5aa00, L_0x1c5a6e0, C4<0>, C4<0>;
L_0x1c5aaf0 .delay (20000,20000,20000) L_0x1c5aaf0/d;
L_0x1c5ac90/d .functor NOT 1, L_0x1c5aaf0, C4<0>, C4<0>, C4<0>;
L_0x1c5ac90 .delay (10000,10000,10000) L_0x1c5ac90/d;
v0x1952950_0 .net "and_in0ncom", 0 0, L_0x1c5aa00; 1 drivers
v0x19529d0_0 .net "and_in1com", 0 0, L_0x1c5a6e0; 1 drivers
v0x1952a50_0 .alias "in0", 0 0, v0x1953180_0;
v0x1952af0_0 .alias "in1", 0 0, v0x1953080_0;
v0x1952b70_0 .net "nand_in0ncom", 0 0, L_0x1c5a8b0; 1 drivers
v0x1952c10_0 .net "nand_in1com", 0 0, L_0x1c5a600; 1 drivers
v0x1952cf0_0 .net "ncom", 0 0, L_0x1c5a7f0; 1 drivers
v0x1952d90_0 .net "nor_wire", 0 0, L_0x1c5aaf0; 1 drivers
v0x1952e30_0 .alias "result", 0 0, v0x1955c80_0;
v0x1952f00_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1951cd0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x194f620;
 .timescale -9 -12;
L_0x1c5adc0/d .functor NOR 1, L_0x1c586e0, L_0x1c58780, C4<0>, C4<0>;
L_0x1c5adc0 .delay (20000,20000,20000) L_0x1c5adc0/d;
L_0x1c5af10/d .functor NOT 1, L_0x1c5adc0, C4<0>, C4<0>, C4<0>;
L_0x1c5af10 .delay (10000,10000,10000) L_0x1c5af10/d;
v0x1952450_0 .alias "a", 0 0, v0x1955810_0;
v0x19524d0_0 .alias "b", 0 0, v0x1955890_0;
v0x1952570_0 .net "nor_ab", 0 0, L_0x1c5adc0; 1 drivers
v0x19525f0_0 .net "or_ab", 0 0, L_0x1c5af10; 1 drivers
v0x1952670_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19526f0_0 .alias "result", 0 0, v0x1955e00_0;
S_0x1951dc0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1951cd0;
 .timescale -9 -12;
L_0x1c5b040/d .functor NAND 1, L_0x1c5af10, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c5b040 .delay (20000,20000,20000) L_0x1c5b040/d;
L_0x1c5b120/d .functor NOT 1, L_0x1c5b040, C4<0>, C4<0>, C4<0>;
L_0x1c5b120 .delay (10000,10000,10000) L_0x1c5b120/d;
L_0x1c5b230/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5b230 .delay (10000,10000,10000) L_0x1c5b230/d;
L_0x1c5b2f0/d .functor NAND 1, L_0x1c5adc0, L_0x1c5b230, C4<1>, C4<1>;
L_0x1c5b2f0 .delay (20000,20000,20000) L_0x1c5b2f0/d;
L_0x1c5b440/d .functor NOT 1, L_0x1c5b2f0, C4<0>, C4<0>, C4<0>;
L_0x1c5b440 .delay (10000,10000,10000) L_0x1c5b440/d;
L_0x1c5b530/d .functor NOR 1, L_0x1c5b440, L_0x1c5b120, C4<0>, C4<0>;
L_0x1c5b530 .delay (20000,20000,20000) L_0x1c5b530/d;
L_0x1c5b6d0/d .functor NOT 1, L_0x1c5b530, C4<0>, C4<0>, C4<0>;
L_0x1c5b6d0 .delay (10000,10000,10000) L_0x1c5b6d0/d;
v0x1951eb0_0 .net "and_in0ncom", 0 0, L_0x1c5b440; 1 drivers
v0x1951f30_0 .net "and_in1com", 0 0, L_0x1c5b120; 1 drivers
v0x1951fb0_0 .alias "in0", 0 0, v0x1952570_0;
v0x1952030_0 .alias "in1", 0 0, v0x19525f0_0;
v0x19520b0_0 .net "nand_in0ncom", 0 0, L_0x1c5b2f0; 1 drivers
v0x1952130_0 .net "nand_in1com", 0 0, L_0x1c5b040; 1 drivers
v0x19521b0_0 .net "ncom", 0 0, L_0x1c5b230; 1 drivers
v0x1952230_0 .net "nor_wire", 0 0, L_0x1c5b530; 1 drivers
v0x1952300_0 .alias "result", 0 0, v0x1955e00_0;
v0x19523d0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x194f710 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x194f620;
 .timescale -9 -12;
v0x1951520_0 .alias "in0", 0 0, v0x1955b70_0;
v0x19515d0_0 .alias "in1", 0 0, v0x1955f10_0;
v0x1951680_0 .alias "in2", 0 0, v0x1955c80_0;
v0x1951730_0 .alias "in3", 0 0, v0x1955e00_0;
v0x1951810_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19518c0_0 .alias "result", 0 0, v0x1955a20_0;
v0x1951940_0 .net "sel0", 0 0, L_0x1c5d7f0; 1 drivers
v0x19519c0_0 .net "sel1", 0 0, L_0x1c5d8b0; 1 drivers
v0x1951a40_0 .net "sel2", 0 0, L_0x1c5d9e0; 1 drivers
v0x1951af0_0 .net "w0", 0 0, L_0x1c5be90; 1 drivers
v0x1951bd0_0 .net "w1", 0 0, L_0x1c5c610; 1 drivers
v0x1951c50_0 .net "w2", 0 0, L_0x1c5ce60; 1 drivers
S_0x1950dd0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x194f710;
 .timescale -9 -12;
L_0x1c5b800/d .functor NAND 1, L_0x1c5a270, L_0x1c5d7f0, C4<1>, C4<1>;
L_0x1c5b800 .delay (20000,20000,20000) L_0x1c5b800/d;
L_0x1c5b8e0/d .functor NOT 1, L_0x1c5b800, C4<0>, C4<0>, C4<0>;
L_0x1c5b8e0 .delay (10000,10000,10000) L_0x1c5b8e0/d;
L_0x1c5b9f0/d .functor NOT 1, L_0x1c5d7f0, C4<0>, C4<0>, C4<0>;
L_0x1c5b9f0 .delay (10000,10000,10000) L_0x1c5b9f0/d;
L_0x1c5bb40/d .functor NAND 1, L_0x1c596d0, L_0x1c5b9f0, C4<1>, C4<1>;
L_0x1c5bb40 .delay (20000,20000,20000) L_0x1c5bb40/d;
L_0x1c5bc00/d .functor NOT 1, L_0x1c5bb40, C4<0>, C4<0>, C4<0>;
L_0x1c5bc00 .delay (10000,10000,10000) L_0x1c5bc00/d;
L_0x1c5bcf0/d .functor NOR 1, L_0x1c5bc00, L_0x1c5b8e0, C4<0>, C4<0>;
L_0x1c5bcf0 .delay (20000,20000,20000) L_0x1c5bcf0/d;
L_0x1c5be90/d .functor NOT 1, L_0x1c5bcf0, C4<0>, C4<0>, C4<0>;
L_0x1c5be90 .delay (10000,10000,10000) L_0x1c5be90/d;
v0x1950ec0_0 .net "and_in0ncom", 0 0, L_0x1c5bc00; 1 drivers
v0x1950f80_0 .net "and_in1com", 0 0, L_0x1c5b8e0; 1 drivers
v0x1951020_0 .alias "in0", 0 0, v0x1955b70_0;
v0x19510c0_0 .alias "in1", 0 0, v0x1955f10_0;
v0x1951140_0 .net "nand_in0ncom", 0 0, L_0x1c5bb40; 1 drivers
v0x19511e0_0 .net "nand_in1com", 0 0, L_0x1c5b800; 1 drivers
v0x1951280_0 .net "ncom", 0 0, L_0x1c5b9f0; 1 drivers
v0x1951320_0 .net "nor_wire", 0 0, L_0x1c5bcf0; 1 drivers
v0x19513c0_0 .alias "result", 0 0, v0x1951af0_0;
v0x1951440_0 .alias "sel0", 0 0, v0x1951940_0;
S_0x1950680 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x194f710;
 .timescale -9 -12;
L_0x1c5bfc0/d .functor NAND 1, L_0x1c5b6d0, L_0x1c5d7f0, C4<1>, C4<1>;
L_0x1c5bfc0 .delay (20000,20000,20000) L_0x1c5bfc0/d;
L_0x1c5c0a0/d .functor NOT 1, L_0x1c5bfc0, C4<0>, C4<0>, C4<0>;
L_0x1c5c0a0 .delay (10000,10000,10000) L_0x1c5c0a0/d;
L_0x1c5c1b0/d .functor NOT 1, L_0x1c5d7f0, C4<0>, C4<0>, C4<0>;
L_0x1c5c1b0 .delay (10000,10000,10000) L_0x1c5c1b0/d;
L_0x1c5c270/d .functor NAND 1, L_0x1c5ac90, L_0x1c5c1b0, C4<1>, C4<1>;
L_0x1c5c270 .delay (20000,20000,20000) L_0x1c5c270/d;
L_0x1c5c380/d .functor NOT 1, L_0x1c5c270, C4<0>, C4<0>, C4<0>;
L_0x1c5c380 .delay (10000,10000,10000) L_0x1c5c380/d;
L_0x1c5c470/d .functor NOR 1, L_0x1c5c380, L_0x1c5c0a0, C4<0>, C4<0>;
L_0x1c5c470 .delay (20000,20000,20000) L_0x1c5c470/d;
L_0x1c5c610/d .functor NOT 1, L_0x1c5c470, C4<0>, C4<0>, C4<0>;
L_0x1c5c610 .delay (10000,10000,10000) L_0x1c5c610/d;
v0x1950770_0 .net "and_in0ncom", 0 0, L_0x1c5c380; 1 drivers
v0x1950830_0 .net "and_in1com", 0 0, L_0x1c5c0a0; 1 drivers
v0x19508d0_0 .alias "in0", 0 0, v0x1955c80_0;
v0x1950970_0 .alias "in1", 0 0, v0x1955e00_0;
v0x19509f0_0 .net "nand_in0ncom", 0 0, L_0x1c5c270; 1 drivers
v0x1950a90_0 .net "nand_in1com", 0 0, L_0x1c5bfc0; 1 drivers
v0x1950b30_0 .net "ncom", 0 0, L_0x1c5c1b0; 1 drivers
v0x1950bd0_0 .net "nor_wire", 0 0, L_0x1c5c470; 1 drivers
v0x1950c70_0 .alias "result", 0 0, v0x1951bd0_0;
v0x1950cf0_0 .alias "sel0", 0 0, v0x1951940_0;
S_0x194ff30 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x194f710;
 .timescale -9 -12;
L_0x1c5c740/d .functor NAND 1, L_0x1c5c610, L_0x1c5d8b0, C4<1>, C4<1>;
L_0x1c5c740 .delay (20000,20000,20000) L_0x1c5c740/d;
L_0x1c5c8b0/d .functor NOT 1, L_0x1c5c740, C4<0>, C4<0>, C4<0>;
L_0x1c5c8b0 .delay (10000,10000,10000) L_0x1c5c8b0/d;
L_0x1c5c9c0/d .functor NOT 1, L_0x1c5d8b0, C4<0>, C4<0>, C4<0>;
L_0x1c5c9c0 .delay (10000,10000,10000) L_0x1c5c9c0/d;
L_0x1c5ca80/d .functor NAND 1, L_0x1c5be90, L_0x1c5c9c0, C4<1>, C4<1>;
L_0x1c5ca80 .delay (20000,20000,20000) L_0x1c5ca80/d;
L_0x1c5cbd0/d .functor NOT 1, L_0x1c5ca80, C4<0>, C4<0>, C4<0>;
L_0x1c5cbd0 .delay (10000,10000,10000) L_0x1c5cbd0/d;
L_0x1c5ccc0/d .functor NOR 1, L_0x1c5cbd0, L_0x1c5c8b0, C4<0>, C4<0>;
L_0x1c5ccc0 .delay (20000,20000,20000) L_0x1c5ccc0/d;
L_0x1c5ce60/d .functor NOT 1, L_0x1c5ccc0, C4<0>, C4<0>, C4<0>;
L_0x1c5ce60 .delay (10000,10000,10000) L_0x1c5ce60/d;
v0x1950020_0 .net "and_in0ncom", 0 0, L_0x1c5cbd0; 1 drivers
v0x19500e0_0 .net "and_in1com", 0 0, L_0x1c5c8b0; 1 drivers
v0x1950180_0 .alias "in0", 0 0, v0x1951af0_0;
v0x1950220_0 .alias "in1", 0 0, v0x1951bd0_0;
v0x19502a0_0 .net "nand_in0ncom", 0 0, L_0x1c5ca80; 1 drivers
v0x1950340_0 .net "nand_in1com", 0 0, L_0x1c5c740; 1 drivers
v0x19503e0_0 .net "ncom", 0 0, L_0x1c5c9c0; 1 drivers
v0x1950480_0 .net "nor_wire", 0 0, L_0x1c5ccc0; 1 drivers
v0x1950520_0 .alias "result", 0 0, v0x1951c50_0;
v0x19505a0_0 .alias "sel0", 0 0, v0x19519c0_0;
S_0x194f800 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x194f710;
 .timescale -9 -12;
L_0x1c5cf90/d .functor NAND 1, C4<0>, L_0x1c5d9e0, C4<1>, C4<1>;
L_0x1c5cf90 .delay (20000,20000,20000) L_0x1c5cf90/d;
L_0x1c5d110/d .functor NOT 1, L_0x1c5cf90, C4<0>, C4<0>, C4<0>;
L_0x1c5d110 .delay (10000,10000,10000) L_0x1c5d110/d;
L_0x1c5d220/d .functor NOT 1, L_0x1c5d9e0, C4<0>, C4<0>, C4<0>;
L_0x1c5d220 .delay (10000,10000,10000) L_0x1c5d220/d;
L_0x1c5d2e0/d .functor NAND 1, L_0x1c5ce60, L_0x1c5d220, C4<1>, C4<1>;
L_0x1c5d2e0 .delay (20000,20000,20000) L_0x1c5d2e0/d;
L_0x1c5d430/d .functor NOT 1, L_0x1c5d2e0, C4<0>, C4<0>, C4<0>;
L_0x1c5d430 .delay (10000,10000,10000) L_0x1c5d430/d;
L_0x1c5d520/d .functor NOR 1, L_0x1c5d430, L_0x1c5d110, C4<0>, C4<0>;
L_0x1c5d520 .delay (20000,20000,20000) L_0x1c5d520/d;
L_0x1c5d6c0/d .functor NOT 1, L_0x1c5d520, C4<0>, C4<0>, C4<0>;
L_0x1c5d6c0 .delay (10000,10000,10000) L_0x1c5d6c0/d;
v0x194f8f0_0 .net "and_in0ncom", 0 0, L_0x1c5d430; 1 drivers
v0x194f970_0 .net "and_in1com", 0 0, L_0x1c5d110; 1 drivers
v0x194fa10_0 .alias "in0", 0 0, v0x1951c50_0;
v0x194fab0_0 .alias "in1", 0 0, v0x1951810_0;
v0x194fb30_0 .net "nand_in0ncom", 0 0, L_0x1c5d2e0; 1 drivers
v0x194fbd0_0 .net "nand_in1com", 0 0, L_0x1c5cf90; 1 drivers
v0x194fcb0_0 .net "ncom", 0 0, L_0x1c5d220; 1 drivers
v0x194fd50_0 .net "nor_wire", 0 0, L_0x1c5d520; 1 drivers
v0x194fdf0_0 .alias "result", 0 0, v0x1955a20_0;
v0x194fe90_0 .alias "sel0", 0 0, v0x1951a40_0;
S_0x1948b40 .scope generate, "ALU32[23]" "ALU32[23]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x1947538 .param/l "i" 2 105, +C4<010111>;
S_0x1948c70 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1948b40;
 .timescale -9 -12;
L_0x1c588c0/d .functor NOT 1, L_0x1c5dd20, C4<0>, C4<0>, C4<0>;
L_0x1c588c0 .delay (10000,10000,10000) L_0x1c588c0/d;
v0x194e9f0_0 .net "carryin", 0 0, L_0x1c5ddc0; 1 drivers
v0x194ea90_0 .net "carryout", 0 0, L_0x1c5f7b0; 1 drivers
v0x194eb10_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x194eb90_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x194ec10_0 .net "notB", 0 0, L_0x1c588c0; 1 drivers
v0x194ec90_0 .net "operandA", 0 0, L_0x1c5dc80; 1 drivers
v0x194ed10_0 .net "operandB", 0 0, L_0x1c5dd20; 1 drivers
v0x194ee20_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x194eea0_0 .net "result", 0 0, L_0x1c632a0; 1 drivers
v0x194ef70_0 .net "trueB", 0 0, L_0x1c5e5f0; 1 drivers
v0x194f050_0 .net "wAddSub", 0 0, L_0x1c5f110; 1 drivers
v0x194f160_0 .net "wNandAnd", 0 0, L_0x1c60870; 1 drivers
v0x194f2e0_0 .net "wNorOr", 0 0, L_0x1c612b0; 1 drivers
v0x194f3f0_0 .net "wXor", 0 0, L_0x1c5fe10; 1 drivers
L_0x1c633d0 .part v0x1a11260_0, 0, 1;
L_0x1c63490 .part v0x1a11260_0, 1, 1;
L_0x1c635c0 .part v0x1a11260_0, 2, 1;
S_0x194e220 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1948c70;
 .timescale -9 -12;
L_0x1c5e040/d .functor NAND 1, L_0x1c588c0, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c5e040 .delay (20000,20000,20000) L_0x1c5e040/d;
L_0x1c5e120/d .functor NOT 1, L_0x1c5e040, C4<0>, C4<0>, C4<0>;
L_0x1c5e120 .delay (10000,10000,10000) L_0x1c5e120/d;
L_0x1c5e1e0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c5e1e0 .delay (10000,10000,10000) L_0x1c5e1e0/d;
L_0x1c5e2a0/d .functor NAND 1, L_0x1c5dd20, L_0x1c5e1e0, C4<1>, C4<1>;
L_0x1c5e2a0 .delay (20000,20000,20000) L_0x1c5e2a0/d;
L_0x1c5e360/d .functor NOT 1, L_0x1c5e2a0, C4<0>, C4<0>, C4<0>;
L_0x1c5e360 .delay (10000,10000,10000) L_0x1c5e360/d;
L_0x1c5e450/d .functor NOR 1, L_0x1c5e360, L_0x1c5e120, C4<0>, C4<0>;
L_0x1c5e450 .delay (20000,20000,20000) L_0x1c5e450/d;
L_0x1c5e5f0/d .functor NOT 1, L_0x1c5e450, C4<0>, C4<0>, C4<0>;
L_0x1c5e5f0 .delay (10000,10000,10000) L_0x1c5e5f0/d;
v0x194e310_0 .net "and_in0ncom", 0 0, L_0x1c5e360; 1 drivers
v0x194e3d0_0 .net "and_in1com", 0 0, L_0x1c5e120; 1 drivers
v0x194e470_0 .alias "in0", 0 0, v0x194ed10_0;
v0x194e4f0_0 .alias "in1", 0 0, v0x194ec10_0;
v0x194e570_0 .net "nand_in0ncom", 0 0, L_0x1c5e2a0; 1 drivers
v0x194e610_0 .net "nand_in1com", 0 0, L_0x1c5e040; 1 drivers
v0x194e6b0_0 .net "ncom", 0 0, L_0x1c5e1e0; 1 drivers
v0x194e750_0 .net "nor_wire", 0 0, L_0x1c5e450; 1 drivers
v0x194e840_0 .alias "result", 0 0, v0x194ef70_0;
v0x194e910_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x194cf30 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1948c70;
 .timescale -9 -12;
L_0x1c5f220/d .functor NAND 1, L_0x1c5dc80, L_0x1c5e5f0, C4<1>, C4<1>;
L_0x1c5f220 .delay (20000,20000,20000) L_0x1c5f220/d;
L_0x1c5f3b0/d .functor NOT 1, L_0x1c5f220, C4<0>, C4<0>, C4<0>;
L_0x1c5f3b0 .delay (10000,10000,10000) L_0x1c5f3b0/d;
L_0x1c5f4a0/d .functor NAND 1, L_0x1c5ddc0, L_0x1c5eb70, C4<1>, C4<1>;
L_0x1c5f4a0 .delay (20000,20000,20000) L_0x1c5f4a0/d;
L_0x1c5f560/d .functor NOT 1, L_0x1c5f4a0, C4<0>, C4<0>, C4<0>;
L_0x1c5f560 .delay (10000,10000,10000) L_0x1c5f560/d;
L_0x1c5f670/d .functor NOR 1, L_0x1c5f560, L_0x1c5f3b0, C4<0>, C4<0>;
L_0x1c5f670 .delay (20000,20000,20000) L_0x1c5f670/d;
L_0x1c5f7b0/d .functor NOT 1, L_0x1c5f670, C4<0>, C4<0>, C4<0>;
L_0x1c5f7b0 .delay (10000,10000,10000) L_0x1c5f7b0/d;
v0x194db10_0 .alias "a", 0 0, v0x194ec90_0;
v0x194dc20_0 .net "and_ab", 0 0, L_0x1c5f3b0; 1 drivers
v0x194dcc0_0 .net "and_xor_ab_c", 0 0, L_0x1c5f560; 1 drivers
v0x194dd60_0 .alias "b", 0 0, v0x194ef70_0;
v0x194dde0_0 .alias "carryin", 0 0, v0x194e9f0_0;
v0x194de60_0 .alias "carryout", 0 0, v0x194ea90_0;
v0x194df20_0 .net "nand_ab", 0 0, L_0x1c5f220; 1 drivers
v0x194dfa0_0 .net "nand_xor_ab_c", 0 0, L_0x1c5f4a0; 1 drivers
v0x194e020_0 .net "nco", 0 0, L_0x1c5f670; 1 drivers
v0x194e0c0_0 .alias "sum", 0 0, v0x194f050_0;
v0x194e1a0_0 .net "xor_ab", 0 0, L_0x1c5eb70; 1 drivers
S_0x194d5c0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x194cf30;
 .timescale -9 -12;
L_0x1c5e760/d .functor NAND 1, L_0x1c5dc80, L_0x1c5e5f0, C4<1>, C4<1>;
L_0x1c5e760 .delay (20000,20000,20000) L_0x1c5e760/d;
L_0x1c5e840/d .functor NOR 1, L_0x1c5dc80, L_0x1c5e5f0, C4<0>, C4<0>;
L_0x1c5e840 .delay (20000,20000,20000) L_0x1c5e840/d;
L_0x1c5e900/d .functor NOT 1, L_0x1c5e840, C4<0>, C4<0>, C4<0>;
L_0x1c5e900 .delay (10000,10000,10000) L_0x1c5e900/d;
L_0x1c5ea10/d .functor NAND 1, L_0x1c5e900, L_0x1c5e760, C4<1>, C4<1>;
L_0x1c5ea10 .delay (20000,20000,20000) L_0x1c5ea10/d;
L_0x1c5eb70/d .functor NOT 1, L_0x1c5ea10, C4<0>, C4<0>, C4<0>;
L_0x1c5eb70 .delay (10000,10000,10000) L_0x1c5eb70/d;
v0x194d6b0_0 .alias "a", 0 0, v0x194ec90_0;
v0x194d750_0 .alias "b", 0 0, v0x194ef70_0;
v0x194d7f0_0 .net "nand_ab", 0 0, L_0x1c5e760; 1 drivers
v0x194d890_0 .net "nor_ab", 0 0, L_0x1c5e840; 1 drivers
v0x194d910_0 .net "nxor_ab", 0 0, L_0x1c5ea10; 1 drivers
v0x194d9b0_0 .net "or_ab", 0 0, L_0x1c5e900; 1 drivers
v0x194da90_0 .alias "result", 0 0, v0x194e1a0_0;
S_0x194d020 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x194cf30;
 .timescale -9 -12;
L_0x1c5ec80/d .functor NAND 1, L_0x1c5eb70, L_0x1c5ddc0, C4<1>, C4<1>;
L_0x1c5ec80 .delay (20000,20000,20000) L_0x1c5ec80/d;
L_0x1c5edf0/d .functor NOR 1, L_0x1c5eb70, L_0x1c5ddc0, C4<0>, C4<0>;
L_0x1c5edf0 .delay (20000,20000,20000) L_0x1c5edf0/d;
L_0x1c5ef40/d .functor NOT 1, L_0x1c5edf0, C4<0>, C4<0>, C4<0>;
L_0x1c5ef40 .delay (10000,10000,10000) L_0x1c5ef40/d;
L_0x1c5f000/d .functor NAND 1, L_0x1c5ef40, L_0x1c5ec80, C4<1>, C4<1>;
L_0x1c5f000 .delay (20000,20000,20000) L_0x1c5f000/d;
L_0x1c5f110/d .functor NOT 1, L_0x1c5f000, C4<0>, C4<0>, C4<0>;
L_0x1c5f110 .delay (10000,10000,10000) L_0x1c5f110/d;
v0x194d110_0 .alias "a", 0 0, v0x194e1a0_0;
v0x194d1b0_0 .alias "b", 0 0, v0x194e9f0_0;
v0x194d250_0 .net "nand_ab", 0 0, L_0x1c5ec80; 1 drivers
v0x194d2f0_0 .net "nor_ab", 0 0, L_0x1c5edf0; 1 drivers
v0x194d370_0 .net "nxor_ab", 0 0, L_0x1c5f000; 1 drivers
v0x194d410_0 .net "or_ab", 0 0, L_0x1c5ef40; 1 drivers
v0x194d4f0_0 .alias "result", 0 0, v0x194f050_0;
S_0x194c9e0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1948c70;
 .timescale -9 -12;
L_0x1c5f970/d .functor NAND 1, L_0x1c5dc80, L_0x1c5dd20, C4<1>, C4<1>;
L_0x1c5f970 .delay (20000,20000,20000) L_0x1c5f970/d;
L_0x1c5fa50/d .functor NOR 1, L_0x1c5dc80, L_0x1c5dd20, C4<0>, C4<0>;
L_0x1c5fa50 .delay (20000,20000,20000) L_0x1c5fa50/d;
L_0x1c5fbe0/d .functor NOT 1, L_0x1c5fa50, C4<0>, C4<0>, C4<0>;
L_0x1c5fbe0 .delay (10000,10000,10000) L_0x1c5fbe0/d;
L_0x1c5fcd0/d .functor NAND 1, L_0x1c5fbe0, L_0x1c5f970, C4<1>, C4<1>;
L_0x1c5fcd0 .delay (20000,20000,20000) L_0x1c5fcd0/d;
L_0x1c5fe10/d .functor NOT 1, L_0x1c5fcd0, C4<0>, C4<0>, C4<0>;
L_0x1c5fe10 .delay (10000,10000,10000) L_0x1c5fe10/d;
v0x194cad0_0 .alias "a", 0 0, v0x194ec90_0;
v0x194cb50_0 .alias "b", 0 0, v0x194ed10_0;
v0x194cc20_0 .net "nand_ab", 0 0, L_0x1c5f970; 1 drivers
v0x194cca0_0 .net "nor_ab", 0 0, L_0x1c5fa50; 1 drivers
v0x194cd20_0 .net "nxor_ab", 0 0, L_0x1c5fcd0; 1 drivers
v0x194cda0_0 .net "or_ab", 0 0, L_0x1c5fbe0; 1 drivers
v0x194ce60_0 .alias "result", 0 0, v0x194f3f0_0;
S_0x194bdf0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1948c70;
 .timescale -9 -12;
L_0x1c5ff60/d .functor NAND 1, L_0x1c5dc80, L_0x1c5dd20, C4<1>, C4<1>;
L_0x1c5ff60 .delay (20000,20000,20000) L_0x1c5ff60/d;
L_0x1c600b0/d .functor NOT 1, L_0x1c5ff60, C4<0>, C4<0>, C4<0>;
L_0x1c600b0 .delay (10000,10000,10000) L_0x1c600b0/d;
v0x194c660_0 .alias "a", 0 0, v0x194ec90_0;
v0x194c700_0 .net "and_ab", 0 0, L_0x1c600b0; 1 drivers
v0x194c780_0 .alias "b", 0 0, v0x194ed10_0;
v0x194c800_0 .net "nand_ab", 0 0, L_0x1c5ff60; 1 drivers
v0x194c8e0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x194c960_0 .alias "result", 0 0, v0x194f160_0;
S_0x194bee0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x194bdf0;
 .timescale -9 -12;
L_0x1c601e0/d .functor NAND 1, L_0x1c600b0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c601e0 .delay (20000,20000,20000) L_0x1c601e0/d;
L_0x1c602c0/d .functor NOT 1, L_0x1c601e0, C4<0>, C4<0>, C4<0>;
L_0x1c602c0 .delay (10000,10000,10000) L_0x1c602c0/d;
L_0x1c603d0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c603d0 .delay (10000,10000,10000) L_0x1c603d0/d;
L_0x1c60490/d .functor NAND 1, L_0x1c5ff60, L_0x1c603d0, C4<1>, C4<1>;
L_0x1c60490 .delay (20000,20000,20000) L_0x1c60490/d;
L_0x1c605e0/d .functor NOT 1, L_0x1c60490, C4<0>, C4<0>, C4<0>;
L_0x1c605e0 .delay (10000,10000,10000) L_0x1c605e0/d;
L_0x1c606d0/d .functor NOR 1, L_0x1c605e0, L_0x1c602c0, C4<0>, C4<0>;
L_0x1c606d0 .delay (20000,20000,20000) L_0x1c606d0/d;
L_0x1c60870/d .functor NOT 1, L_0x1c606d0, C4<0>, C4<0>, C4<0>;
L_0x1c60870 .delay (10000,10000,10000) L_0x1c60870/d;
v0x194bfd0_0 .net "and_in0ncom", 0 0, L_0x1c605e0; 1 drivers
v0x194c050_0 .net "and_in1com", 0 0, L_0x1c602c0; 1 drivers
v0x194c0d0_0 .alias "in0", 0 0, v0x194c800_0;
v0x194c170_0 .alias "in1", 0 0, v0x194c700_0;
v0x194c1f0_0 .net "nand_in0ncom", 0 0, L_0x1c60490; 1 drivers
v0x194c290_0 .net "nand_in1com", 0 0, L_0x1c601e0; 1 drivers
v0x194c370_0 .net "ncom", 0 0, L_0x1c603d0; 1 drivers
v0x194c410_0 .net "nor_wire", 0 0, L_0x1c606d0; 1 drivers
v0x194c4b0_0 .alias "result", 0 0, v0x194f160_0;
v0x194c580_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x194b350 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1948c70;
 .timescale -9 -12;
L_0x1c609a0/d .functor NOR 1, L_0x1c5dc80, L_0x1c5dd20, C4<0>, C4<0>;
L_0x1c609a0 .delay (20000,20000,20000) L_0x1c609a0/d;
L_0x1c60af0/d .functor NOT 1, L_0x1c609a0, C4<0>, C4<0>, C4<0>;
L_0x1c60af0 .delay (10000,10000,10000) L_0x1c60af0/d;
v0x194bad0_0 .alias "a", 0 0, v0x194ec90_0;
v0x194bb50_0 .alias "b", 0 0, v0x194ed10_0;
v0x194bbf0_0 .net "nor_ab", 0 0, L_0x1c609a0; 1 drivers
v0x194bc70_0 .net "or_ab", 0 0, L_0x1c60af0; 1 drivers
v0x194bcf0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x194bd70_0 .alias "result", 0 0, v0x194f2e0_0;
S_0x194b440 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x194b350;
 .timescale -9 -12;
L_0x1c60c20/d .functor NAND 1, L_0x1c60af0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c60c20 .delay (20000,20000,20000) L_0x1c60c20/d;
L_0x1c60d00/d .functor NOT 1, L_0x1c60c20, C4<0>, C4<0>, C4<0>;
L_0x1c60d00 .delay (10000,10000,10000) L_0x1c60d00/d;
L_0x1c60e10/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c60e10 .delay (10000,10000,10000) L_0x1c60e10/d;
L_0x1c60ed0/d .functor NAND 1, L_0x1c609a0, L_0x1c60e10, C4<1>, C4<1>;
L_0x1c60ed0 .delay (20000,20000,20000) L_0x1c60ed0/d;
L_0x1c61020/d .functor NOT 1, L_0x1c60ed0, C4<0>, C4<0>, C4<0>;
L_0x1c61020 .delay (10000,10000,10000) L_0x1c61020/d;
L_0x1c61110/d .functor NOR 1, L_0x1c61020, L_0x1c60d00, C4<0>, C4<0>;
L_0x1c61110 .delay (20000,20000,20000) L_0x1c61110/d;
L_0x1c612b0/d .functor NOT 1, L_0x1c61110, C4<0>, C4<0>, C4<0>;
L_0x1c612b0 .delay (10000,10000,10000) L_0x1c612b0/d;
v0x194b530_0 .net "and_in0ncom", 0 0, L_0x1c61020; 1 drivers
v0x194b5b0_0 .net "and_in1com", 0 0, L_0x1c60d00; 1 drivers
v0x194b630_0 .alias "in0", 0 0, v0x194bbf0_0;
v0x194b6b0_0 .alias "in1", 0 0, v0x194bc70_0;
v0x194b730_0 .net "nand_in0ncom", 0 0, L_0x1c60ed0; 1 drivers
v0x194b7b0_0 .net "nand_in1com", 0 0, L_0x1c60c20; 1 drivers
v0x194b830_0 .net "ncom", 0 0, L_0x1c60e10; 1 drivers
v0x194b8b0_0 .net "nor_wire", 0 0, L_0x1c61110; 1 drivers
v0x194b980_0 .alias "result", 0 0, v0x194f2e0_0;
v0x194ba50_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1948d60 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1948c70;
 .timescale -9 -12;
v0x194aba0_0 .alias "in0", 0 0, v0x194f050_0;
v0x194ac50_0 .alias "in1", 0 0, v0x194f3f0_0;
v0x194ad00_0 .alias "in2", 0 0, v0x194f160_0;
v0x194adb0_0 .alias "in3", 0 0, v0x194f2e0_0;
v0x194ae90_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x194af40_0 .alias "result", 0 0, v0x194eea0_0;
v0x194afc0_0 .net "sel0", 0 0, L_0x1c633d0; 1 drivers
v0x194b040_0 .net "sel1", 0 0, L_0x1c63490; 1 drivers
v0x194b0c0_0 .net "sel2", 0 0, L_0x1c635c0; 1 drivers
v0x194b170_0 .net "w0", 0 0, L_0x1c61a70; 1 drivers
v0x194b250_0 .net "w1", 0 0, L_0x1c621f0; 1 drivers
v0x194b2d0_0 .net "w2", 0 0, L_0x1c62a40; 1 drivers
S_0x194a420 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1948d60;
 .timescale -9 -12;
L_0x1c613e0/d .functor NAND 1, L_0x1c5fe10, L_0x1c633d0, C4<1>, C4<1>;
L_0x1c613e0 .delay (20000,20000,20000) L_0x1c613e0/d;
L_0x1c614c0/d .functor NOT 1, L_0x1c613e0, C4<0>, C4<0>, C4<0>;
L_0x1c614c0 .delay (10000,10000,10000) L_0x1c614c0/d;
L_0x1c615d0/d .functor NOT 1, L_0x1c633d0, C4<0>, C4<0>, C4<0>;
L_0x1c615d0 .delay (10000,10000,10000) L_0x1c615d0/d;
L_0x1c61720/d .functor NAND 1, L_0x1c5f110, L_0x1c615d0, C4<1>, C4<1>;
L_0x1c61720 .delay (20000,20000,20000) L_0x1c61720/d;
L_0x1c617e0/d .functor NOT 1, L_0x1c61720, C4<0>, C4<0>, C4<0>;
L_0x1c617e0 .delay (10000,10000,10000) L_0x1c617e0/d;
L_0x1c618d0/d .functor NOR 1, L_0x1c617e0, L_0x1c614c0, C4<0>, C4<0>;
L_0x1c618d0 .delay (20000,20000,20000) L_0x1c618d0/d;
L_0x1c61a70/d .functor NOT 1, L_0x1c618d0, C4<0>, C4<0>, C4<0>;
L_0x1c61a70 .delay (10000,10000,10000) L_0x1c61a70/d;
v0x194a510_0 .net "and_in0ncom", 0 0, L_0x1c617e0; 1 drivers
v0x194a5d0_0 .net "and_in1com", 0 0, L_0x1c614c0; 1 drivers
v0x194a670_0 .alias "in0", 0 0, v0x194f050_0;
v0x194a710_0 .alias "in1", 0 0, v0x194f3f0_0;
v0x194a790_0 .net "nand_in0ncom", 0 0, L_0x1c61720; 1 drivers
v0x194a830_0 .net "nand_in1com", 0 0, L_0x1c613e0; 1 drivers
v0x194a8d0_0 .net "ncom", 0 0, L_0x1c615d0; 1 drivers
v0x194a970_0 .net "nor_wire", 0 0, L_0x1c618d0; 1 drivers
v0x194aa10_0 .alias "result", 0 0, v0x194b170_0;
v0x194aa90_0 .alias "sel0", 0 0, v0x194afc0_0;
S_0x1949cd0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1948d60;
 .timescale -9 -12;
L_0x1c61ba0/d .functor NAND 1, L_0x1c612b0, L_0x1c633d0, C4<1>, C4<1>;
L_0x1c61ba0 .delay (20000,20000,20000) L_0x1c61ba0/d;
L_0x1c61c80/d .functor NOT 1, L_0x1c61ba0, C4<0>, C4<0>, C4<0>;
L_0x1c61c80 .delay (10000,10000,10000) L_0x1c61c80/d;
L_0x1c61d90/d .functor NOT 1, L_0x1c633d0, C4<0>, C4<0>, C4<0>;
L_0x1c61d90 .delay (10000,10000,10000) L_0x1c61d90/d;
L_0x1c61e50/d .functor NAND 1, L_0x1c60870, L_0x1c61d90, C4<1>, C4<1>;
L_0x1c61e50 .delay (20000,20000,20000) L_0x1c61e50/d;
L_0x1c61f60/d .functor NOT 1, L_0x1c61e50, C4<0>, C4<0>, C4<0>;
L_0x1c61f60 .delay (10000,10000,10000) L_0x1c61f60/d;
L_0x1c62050/d .functor NOR 1, L_0x1c61f60, L_0x1c61c80, C4<0>, C4<0>;
L_0x1c62050 .delay (20000,20000,20000) L_0x1c62050/d;
L_0x1c621f0/d .functor NOT 1, L_0x1c62050, C4<0>, C4<0>, C4<0>;
L_0x1c621f0 .delay (10000,10000,10000) L_0x1c621f0/d;
v0x1949dc0_0 .net "and_in0ncom", 0 0, L_0x1c61f60; 1 drivers
v0x1949e80_0 .net "and_in1com", 0 0, L_0x1c61c80; 1 drivers
v0x1949f20_0 .alias "in0", 0 0, v0x194f160_0;
v0x1949fc0_0 .alias "in1", 0 0, v0x194f2e0_0;
v0x194a040_0 .net "nand_in0ncom", 0 0, L_0x1c61e50; 1 drivers
v0x194a0e0_0 .net "nand_in1com", 0 0, L_0x1c61ba0; 1 drivers
v0x194a180_0 .net "ncom", 0 0, L_0x1c61d90; 1 drivers
v0x194a220_0 .net "nor_wire", 0 0, L_0x1c62050; 1 drivers
v0x194a2c0_0 .alias "result", 0 0, v0x194b250_0;
v0x194a340_0 .alias "sel0", 0 0, v0x194afc0_0;
S_0x1949580 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1948d60;
 .timescale -9 -12;
L_0x1c62320/d .functor NAND 1, L_0x1c621f0, L_0x1c63490, C4<1>, C4<1>;
L_0x1c62320 .delay (20000,20000,20000) L_0x1c62320/d;
L_0x1c62490/d .functor NOT 1, L_0x1c62320, C4<0>, C4<0>, C4<0>;
L_0x1c62490 .delay (10000,10000,10000) L_0x1c62490/d;
L_0x1c625a0/d .functor NOT 1, L_0x1c63490, C4<0>, C4<0>, C4<0>;
L_0x1c625a0 .delay (10000,10000,10000) L_0x1c625a0/d;
L_0x1c62660/d .functor NAND 1, L_0x1c61a70, L_0x1c625a0, C4<1>, C4<1>;
L_0x1c62660 .delay (20000,20000,20000) L_0x1c62660/d;
L_0x1c627b0/d .functor NOT 1, L_0x1c62660, C4<0>, C4<0>, C4<0>;
L_0x1c627b0 .delay (10000,10000,10000) L_0x1c627b0/d;
L_0x1c628a0/d .functor NOR 1, L_0x1c627b0, L_0x1c62490, C4<0>, C4<0>;
L_0x1c628a0 .delay (20000,20000,20000) L_0x1c628a0/d;
L_0x1c62a40/d .functor NOT 1, L_0x1c628a0, C4<0>, C4<0>, C4<0>;
L_0x1c62a40 .delay (10000,10000,10000) L_0x1c62a40/d;
v0x1949670_0 .net "and_in0ncom", 0 0, L_0x1c627b0; 1 drivers
v0x1949730_0 .net "and_in1com", 0 0, L_0x1c62490; 1 drivers
v0x19497d0_0 .alias "in0", 0 0, v0x194b170_0;
v0x1949870_0 .alias "in1", 0 0, v0x194b250_0;
v0x19498f0_0 .net "nand_in0ncom", 0 0, L_0x1c62660; 1 drivers
v0x1949990_0 .net "nand_in1com", 0 0, L_0x1c62320; 1 drivers
v0x1949a30_0 .net "ncom", 0 0, L_0x1c625a0; 1 drivers
v0x1949ad0_0 .net "nor_wire", 0 0, L_0x1c628a0; 1 drivers
v0x1949b70_0 .alias "result", 0 0, v0x194b2d0_0;
v0x1949bf0_0 .alias "sel0", 0 0, v0x194b040_0;
S_0x1948e50 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1948d60;
 .timescale -9 -12;
L_0x1c62b70/d .functor NAND 1, C4<0>, L_0x1c635c0, C4<1>, C4<1>;
L_0x1c62b70 .delay (20000,20000,20000) L_0x1c62b70/d;
L_0x1c62cf0/d .functor NOT 1, L_0x1c62b70, C4<0>, C4<0>, C4<0>;
L_0x1c62cf0 .delay (10000,10000,10000) L_0x1c62cf0/d;
L_0x1c62e00/d .functor NOT 1, L_0x1c635c0, C4<0>, C4<0>, C4<0>;
L_0x1c62e00 .delay (10000,10000,10000) L_0x1c62e00/d;
L_0x1c62ec0/d .functor NAND 1, L_0x1c62a40, L_0x1c62e00, C4<1>, C4<1>;
L_0x1c62ec0 .delay (20000,20000,20000) L_0x1c62ec0/d;
L_0x1c63010/d .functor NOT 1, L_0x1c62ec0, C4<0>, C4<0>, C4<0>;
L_0x1c63010 .delay (10000,10000,10000) L_0x1c63010/d;
L_0x1c63100/d .functor NOR 1, L_0x1c63010, L_0x1c62cf0, C4<0>, C4<0>;
L_0x1c63100 .delay (20000,20000,20000) L_0x1c63100/d;
L_0x1c632a0/d .functor NOT 1, L_0x1c63100, C4<0>, C4<0>, C4<0>;
L_0x1c632a0 .delay (10000,10000,10000) L_0x1c632a0/d;
v0x1948f40_0 .net "and_in0ncom", 0 0, L_0x1c63010; 1 drivers
v0x1948fc0_0 .net "and_in1com", 0 0, L_0x1c62cf0; 1 drivers
v0x1949060_0 .alias "in0", 0 0, v0x194b2d0_0;
v0x1949100_0 .alias "in1", 0 0, v0x194ae90_0;
v0x1949180_0 .net "nand_in0ncom", 0 0, L_0x1c62ec0; 1 drivers
v0x1949220_0 .net "nand_in1com", 0 0, L_0x1c62b70; 1 drivers
v0x1949300_0 .net "ncom", 0 0, L_0x1c62e00; 1 drivers
v0x19493a0_0 .net "nor_wire", 0 0, L_0x1c63100; 1 drivers
v0x1949440_0 .alias "result", 0 0, v0x194eea0_0;
v0x19494e0_0 .alias "sel0", 0 0, v0x194b0c0_0;
S_0x1941f90 .scope generate, "ALU32[24]" "ALU32[24]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19409c8 .param/l "i" 2 105, +C4<011000>;
S_0x19420c0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1941f90;
 .timescale -9 -12;
L_0x1c5de60/d .functor NOT 1, L_0x1c63ad0, C4<0>, C4<0>, C4<0>;
L_0x1c5de60 .delay (10000,10000,10000) L_0x1c5de60/d;
v0x1948040_0 .net "carryin", 0 0, L_0x1c63b70; 1 drivers
v0x19480e0_0 .net "carryout", 0 0, L_0x1c65380; 1 drivers
v0x1948160_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x19481e0_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x1948260_0 .net "notB", 0 0, L_0x1c5de60; 1 drivers
v0x19482e0_0 .net "operandA", 0 0, L_0x1c63a30; 1 drivers
v0x1948360_0 .net "operandB", 0 0, L_0x1c63ad0; 1 drivers
v0x1948470_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19484f0_0 .net "result", 0 0, L_0x1c69c60; 1 drivers
v0x19485c0_0 .net "trueB", 0 0, L_0x1c641c0; 1 drivers
v0x19486a0_0 .net "wAddSub", 0 0, L_0x1c64ce0; 1 drivers
v0x19487b0_0 .net "wNandAnd", 0 0, L_0x1c66440; 1 drivers
v0x1948930_0 .net "wNorOr", 0 0, L_0x19c42c0; 1 drivers
v0x1948a40_0 .net "wXor", 0 0, L_0x1c659e0; 1 drivers
L_0x1c69d90 .part v0x1a11260_0, 0, 1;
L_0x1c69e50 .part v0x1a11260_0, 1, 1;
L_0x1c69f80 .part v0x1a11260_0, 2, 1;
S_0x1947870 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x19420c0;
 .timescale -9 -12;
L_0x1c5df60/d .functor NAND 1, L_0x1c5de60, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c5df60 .delay (20000,20000,20000) L_0x1c5df60/d;
L_0x1c63d30/d .functor NOT 1, L_0x1c5df60, C4<0>, C4<0>, C4<0>;
L_0x1c63d30 .delay (10000,10000,10000) L_0x1c63d30/d;
L_0x1c63dd0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c63dd0 .delay (10000,10000,10000) L_0x1c63dd0/d;
L_0x1c63e70/d .functor NAND 1, L_0x1c63ad0, L_0x1c63dd0, C4<1>, C4<1>;
L_0x1c63e70 .delay (20000,20000,20000) L_0x1c63e70/d;
L_0x1c63f30/d .functor NOT 1, L_0x1c63e70, C4<0>, C4<0>, C4<0>;
L_0x1c63f30 .delay (10000,10000,10000) L_0x1c63f30/d;
L_0x1c64020/d .functor NOR 1, L_0x1c63f30, L_0x1c63d30, C4<0>, C4<0>;
L_0x1c64020 .delay (20000,20000,20000) L_0x1c64020/d;
L_0x1c641c0/d .functor NOT 1, L_0x1c64020, C4<0>, C4<0>, C4<0>;
L_0x1c641c0 .delay (10000,10000,10000) L_0x1c641c0/d;
v0x1947960_0 .net "and_in0ncom", 0 0, L_0x1c63f30; 1 drivers
v0x1947a20_0 .net "and_in1com", 0 0, L_0x1c63d30; 1 drivers
v0x1947ac0_0 .alias "in0", 0 0, v0x1948360_0;
v0x1947b40_0 .alias "in1", 0 0, v0x1948260_0;
v0x1947bc0_0 .net "nand_in0ncom", 0 0, L_0x1c63e70; 1 drivers
v0x1947c60_0 .net "nand_in1com", 0 0, L_0x1c5df60; 1 drivers
v0x1947d00_0 .net "ncom", 0 0, L_0x1c63dd0; 1 drivers
v0x1947da0_0 .net "nor_wire", 0 0, L_0x1c64020; 1 drivers
v0x1947e90_0 .alias "result", 0 0, v0x19485c0_0;
v0x1947f60_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19465c0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x19420c0;
 .timescale -9 -12;
L_0x1c64df0/d .functor NAND 1, L_0x1c63a30, L_0x1c641c0, C4<1>, C4<1>;
L_0x1c64df0 .delay (20000,20000,20000) L_0x1c64df0/d;
L_0x1c64f80/d .functor NOT 1, L_0x1c64df0, C4<0>, C4<0>, C4<0>;
L_0x1c64f80 .delay (10000,10000,10000) L_0x1c64f80/d;
L_0x1c65070/d .functor NAND 1, L_0x1c63b70, L_0x1c64740, C4<1>, C4<1>;
L_0x1c65070 .delay (20000,20000,20000) L_0x1c65070/d;
L_0x1c65130/d .functor NOT 1, L_0x1c65070, C4<0>, C4<0>, C4<0>;
L_0x1c65130 .delay (10000,10000,10000) L_0x1c65130/d;
L_0x1c65240/d .functor NOR 1, L_0x1c65130, L_0x1c64f80, C4<0>, C4<0>;
L_0x1c65240 .delay (20000,20000,20000) L_0x1c65240/d;
L_0x1c65380/d .functor NOT 1, L_0x1c65240, C4<0>, C4<0>, C4<0>;
L_0x1c65380 .delay (10000,10000,10000) L_0x1c65380/d;
v0x1947160_0 .alias "a", 0 0, v0x19482e0_0;
v0x1947270_0 .net "and_ab", 0 0, L_0x1c64f80; 1 drivers
v0x1947310_0 .net "and_xor_ab_c", 0 0, L_0x1c65130; 1 drivers
v0x19473b0_0 .alias "b", 0 0, v0x19485c0_0;
v0x1947430_0 .alias "carryin", 0 0, v0x1948040_0;
v0x19474b0_0 .alias "carryout", 0 0, v0x19480e0_0;
v0x1947570_0 .net "nand_ab", 0 0, L_0x1c64df0; 1 drivers
v0x19475f0_0 .net "nand_xor_ab_c", 0 0, L_0x1c65070; 1 drivers
v0x1947670_0 .net "nco", 0 0, L_0x1c65240; 1 drivers
v0x1947710_0 .alias "sum", 0 0, v0x19486a0_0;
v0x19477f0_0 .net "xor_ab", 0 0, L_0x1c64740; 1 drivers
S_0x1946c10 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19465c0;
 .timescale -9 -12;
L_0x1c64330/d .functor NAND 1, L_0x1c63a30, L_0x1c641c0, C4<1>, C4<1>;
L_0x1c64330 .delay (20000,20000,20000) L_0x1c64330/d;
L_0x1c64410/d .functor NOR 1, L_0x1c63a30, L_0x1c641c0, C4<0>, C4<0>;
L_0x1c64410 .delay (20000,20000,20000) L_0x1c64410/d;
L_0x1c644d0/d .functor NOT 1, L_0x1c64410, C4<0>, C4<0>, C4<0>;
L_0x1c644d0 .delay (10000,10000,10000) L_0x1c644d0/d;
L_0x1c645e0/d .functor NAND 1, L_0x1c644d0, L_0x1c64330, C4<1>, C4<1>;
L_0x1c645e0 .delay (20000,20000,20000) L_0x1c645e0/d;
L_0x1c64740/d .functor NOT 1, L_0x1c645e0, C4<0>, C4<0>, C4<0>;
L_0x1c64740 .delay (10000,10000,10000) L_0x1c64740/d;
v0x1946d00_0 .alias "a", 0 0, v0x19482e0_0;
v0x1946da0_0 .alias "b", 0 0, v0x19485c0_0;
v0x1946e40_0 .net "nand_ab", 0 0, L_0x1c64330; 1 drivers
v0x1946ee0_0 .net "nor_ab", 0 0, L_0x1c64410; 1 drivers
v0x1946f60_0 .net "nxor_ab", 0 0, L_0x1c645e0; 1 drivers
v0x1947000_0 .net "or_ab", 0 0, L_0x1c644d0; 1 drivers
v0x19470e0_0 .alias "result", 0 0, v0x19477f0_0;
S_0x19466b0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19465c0;
 .timescale -9 -12;
L_0x1c64850/d .functor NAND 1, L_0x1c64740, L_0x1c63b70, C4<1>, C4<1>;
L_0x1c64850 .delay (20000,20000,20000) L_0x1c64850/d;
L_0x1c649c0/d .functor NOR 1, L_0x1c64740, L_0x1c63b70, C4<0>, C4<0>;
L_0x1c649c0 .delay (20000,20000,20000) L_0x1c649c0/d;
L_0x1c64b10/d .functor NOT 1, L_0x1c649c0, C4<0>, C4<0>, C4<0>;
L_0x1c64b10 .delay (10000,10000,10000) L_0x1c64b10/d;
L_0x1c64bd0/d .functor NAND 1, L_0x1c64b10, L_0x1c64850, C4<1>, C4<1>;
L_0x1c64bd0 .delay (20000,20000,20000) L_0x1c64bd0/d;
L_0x1c64ce0/d .functor NOT 1, L_0x1c64bd0, C4<0>, C4<0>, C4<0>;
L_0x1c64ce0 .delay (10000,10000,10000) L_0x1c64ce0/d;
v0x19467a0_0 .alias "a", 0 0, v0x19477f0_0;
v0x1946820_0 .alias "b", 0 0, v0x1948040_0;
v0x19468a0_0 .net "nand_ab", 0 0, L_0x1c64850; 1 drivers
v0x1946940_0 .net "nor_ab", 0 0, L_0x1c649c0; 1 drivers
v0x19469c0_0 .net "nxor_ab", 0 0, L_0x1c64bd0; 1 drivers
v0x1946a60_0 .net "or_ab", 0 0, L_0x1c64b10; 1 drivers
v0x1946b40_0 .alias "result", 0 0, v0x19486a0_0;
S_0x1946070 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x19420c0;
 .timescale -9 -12;
L_0x1c65540/d .functor NAND 1, L_0x1c63a30, L_0x1c63ad0, C4<1>, C4<1>;
L_0x1c65540 .delay (20000,20000,20000) L_0x1c65540/d;
L_0x1c65620/d .functor NOR 1, L_0x1c63a30, L_0x1c63ad0, C4<0>, C4<0>;
L_0x1c65620 .delay (20000,20000,20000) L_0x1c65620/d;
L_0x1c657b0/d .functor NOT 1, L_0x1c65620, C4<0>, C4<0>, C4<0>;
L_0x1c657b0 .delay (10000,10000,10000) L_0x1c657b0/d;
L_0x1c658a0/d .functor NAND 1, L_0x1c657b0, L_0x1c65540, C4<1>, C4<1>;
L_0x1c658a0 .delay (20000,20000,20000) L_0x1c658a0/d;
L_0x1c659e0/d .functor NOT 1, L_0x1c658a0, C4<0>, C4<0>, C4<0>;
L_0x1c659e0 .delay (10000,10000,10000) L_0x1c659e0/d;
v0x1946160_0 .alias "a", 0 0, v0x19482e0_0;
v0x19461e0_0 .alias "b", 0 0, v0x1948360_0;
v0x19462b0_0 .net "nand_ab", 0 0, L_0x1c65540; 1 drivers
v0x1946330_0 .net "nor_ab", 0 0, L_0x1c65620; 1 drivers
v0x19463b0_0 .net "nxor_ab", 0 0, L_0x1c658a0; 1 drivers
v0x1946430_0 .net "or_ab", 0 0, L_0x1c657b0; 1 drivers
v0x19464f0_0 .alias "result", 0 0, v0x1948a40_0;
S_0x1945270 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x19420c0;
 .timescale -9 -12;
L_0x1c65b30/d .functor NAND 1, L_0x1c63a30, L_0x1c63ad0, C4<1>, C4<1>;
L_0x1c65b30 .delay (20000,20000,20000) L_0x1c65b30/d;
L_0x1c65c80/d .functor NOT 1, L_0x1c65b30, C4<0>, C4<0>, C4<0>;
L_0x1c65c80 .delay (10000,10000,10000) L_0x1c65c80/d;
v0x1931370_0 .alias "a", 0 0, v0x19482e0_0;
v0x1931410_0 .net "and_ab", 0 0, L_0x1c65c80; 1 drivers
v0x1931490_0 .alias "b", 0 0, v0x1948360_0;
v0x1945ef0_0 .net "nand_ab", 0 0, L_0x1c65b30; 1 drivers
v0x1945f70_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1945ff0_0 .alias "result", 0 0, v0x19487b0_0;
S_0x1945360 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1945270;
 .timescale -9 -12;
L_0x1c65db0/d .functor NAND 1, L_0x1c65c80, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c65db0 .delay (20000,20000,20000) L_0x1c65db0/d;
L_0x1c65e90/d .functor NOT 1, L_0x1c65db0, C4<0>, C4<0>, C4<0>;
L_0x1c65e90 .delay (10000,10000,10000) L_0x1c65e90/d;
L_0x1c65fa0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c65fa0 .delay (10000,10000,10000) L_0x1c65fa0/d;
L_0x1c66060/d .functor NAND 1, L_0x1c65b30, L_0x1c65fa0, C4<1>, C4<1>;
L_0x1c66060 .delay (20000,20000,20000) L_0x1c66060/d;
L_0x1c661b0/d .functor NOT 1, L_0x1c66060, C4<0>, C4<0>, C4<0>;
L_0x1c661b0 .delay (10000,10000,10000) L_0x1c661b0/d;
L_0x1c662a0/d .functor NOR 1, L_0x1c661b0, L_0x1c65e90, C4<0>, C4<0>;
L_0x1c662a0 .delay (20000,20000,20000) L_0x1c662a0/d;
L_0x1c66440/d .functor NOT 1, L_0x1c662a0, C4<0>, C4<0>, C4<0>;
L_0x1c66440 .delay (10000,10000,10000) L_0x1c66440/d;
v0x1945450_0 .net "and_in0ncom", 0 0, L_0x1c661b0; 1 drivers
v0x19454d0_0 .net "and_in1com", 0 0, L_0x1c65e90; 1 drivers
v0x1945550_0 .alias "in0", 0 0, v0x1945ef0_0;
v0x19455f0_0 .alias "in1", 0 0, v0x1931410_0;
v0x1945670_0 .net "nand_in0ncom", 0 0, L_0x1c66060; 1 drivers
v0x1945710_0 .net "nand_in1com", 0 0, L_0x1c65db0; 1 drivers
v0x19457f0_0 .net "ncom", 0 0, L_0x1c65fa0; 1 drivers
v0x1945890_0 .net "nor_wire", 0 0, L_0x1c662a0; 1 drivers
v0x1945930_0 .alias "result", 0 0, v0x19487b0_0;
v0x1945a00_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19447d0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x19420c0;
 .timescale -9 -12;
L_0x1c66570/d .functor NOR 1, L_0x1c63a30, L_0x1c63ad0, C4<0>, C4<0>;
L_0x1c66570 .delay (20000,20000,20000) L_0x1c66570/d;
L_0x1c666c0/d .functor NOT 1, L_0x1c66570, C4<0>, C4<0>, C4<0>;
L_0x1c666c0 .delay (10000,10000,10000) L_0x1c666c0/d;
v0x1944f50_0 .alias "a", 0 0, v0x19482e0_0;
v0x1944fd0_0 .alias "b", 0 0, v0x1948360_0;
v0x1945070_0 .net "nor_ab", 0 0, L_0x1c66570; 1 drivers
v0x19450f0_0 .net "or_ab", 0 0, L_0x1c666c0; 1 drivers
v0x1945170_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19451f0_0 .alias "result", 0 0, v0x1948930_0;
S_0x19448c0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19447d0;
 .timescale -9 -12;
L_0x1c667f0/d .functor NAND 1, L_0x1c666c0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c667f0 .delay (20000,20000,20000) L_0x1c667f0/d;
L_0x19442b0/d .functor NOT 1, L_0x1c667f0, C4<0>, C4<0>, C4<0>;
L_0x19442b0 .delay (10000,10000,10000) L_0x19442b0/d;
L_0x19c3e00/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x19c3e00 .delay (10000,10000,10000) L_0x19c3e00/d;
L_0x19c3ec0/d .functor NAND 1, L_0x1c66570, L_0x19c3e00, C4<1>, C4<1>;
L_0x19c3ec0 .delay (20000,20000,20000) L_0x19c3ec0/d;
L_0x19c4010/d .functor NOT 1, L_0x19c3ec0, C4<0>, C4<0>, C4<0>;
L_0x19c4010 .delay (10000,10000,10000) L_0x19c4010/d;
L_0x19c4120/d .functor NOR 1, L_0x19c4010, L_0x19442b0, C4<0>, C4<0>;
L_0x19c4120 .delay (20000,20000,20000) L_0x19c4120/d;
L_0x19c42c0/d .functor NOT 1, L_0x19c4120, C4<0>, C4<0>, C4<0>;
L_0x19c42c0 .delay (10000,10000,10000) L_0x19c42c0/d;
v0x19449b0_0 .net "and_in0ncom", 0 0, L_0x19c4010; 1 drivers
v0x1944a30_0 .net "and_in1com", 0 0, L_0x19442b0; 1 drivers
v0x1944ab0_0 .alias "in0", 0 0, v0x1945070_0;
v0x1944b30_0 .alias "in1", 0 0, v0x19450f0_0;
v0x1944bb0_0 .net "nand_in0ncom", 0 0, L_0x19c3ec0; 1 drivers
v0x1944c30_0 .net "nand_in1com", 0 0, L_0x1c667f0; 1 drivers
v0x1944cb0_0 .net "ncom", 0 0, L_0x19c3e00; 1 drivers
v0x1944d30_0 .net "nor_wire", 0 0, L_0x19c4120; 1 drivers
v0x1944e00_0 .alias "result", 0 0, v0x1948930_0;
v0x1944ed0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19421b0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x19420c0;
 .timescale -9 -12;
v0x1944020_0 .alias "in0", 0 0, v0x19486a0_0;
v0x19440d0_0 .alias "in1", 0 0, v0x1948a40_0;
v0x1944180_0 .alias "in2", 0 0, v0x19487b0_0;
v0x1944230_0 .alias "in3", 0 0, v0x1948930_0;
v0x1944310_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19443c0_0 .alias "result", 0 0, v0x19484f0_0;
v0x1944440_0 .net "sel0", 0 0, L_0x1c69d90; 1 drivers
v0x19444c0_0 .net "sel1", 0 0, L_0x1c69e50; 1 drivers
v0x1944540_0 .net "sel2", 0 0, L_0x1c69f80; 1 drivers
v0x19445f0_0 .net "w0", 0 0, L_0x19c4a80; 1 drivers
v0x19446d0_0 .net "w1", 0 0, L_0x1c68cd0; 1 drivers
v0x1944750_0 .net "w2", 0 0, L_0x1c69420; 1 drivers
S_0x1943870 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x19421b0;
 .timescale -9 -12;
L_0x19c43f0/d .functor NAND 1, L_0x1c659e0, L_0x1c69d90, C4<1>, C4<1>;
L_0x19c43f0 .delay (20000,20000,20000) L_0x19c43f0/d;
L_0x19c44d0/d .functor NOT 1, L_0x19c43f0, C4<0>, C4<0>, C4<0>;
L_0x19c44d0 .delay (10000,10000,10000) L_0x19c44d0/d;
L_0x19c45e0/d .functor NOT 1, L_0x1c69d90, C4<0>, C4<0>, C4<0>;
L_0x19c45e0 .delay (10000,10000,10000) L_0x19c45e0/d;
L_0x19c4730/d .functor NAND 1, L_0x1c64ce0, L_0x19c45e0, C4<1>, C4<1>;
L_0x19c4730 .delay (20000,20000,20000) L_0x19c4730/d;
L_0x19c47f0/d .functor NOT 1, L_0x19c4730, C4<0>, C4<0>, C4<0>;
L_0x19c47f0 .delay (10000,10000,10000) L_0x19c47f0/d;
L_0x19c48e0/d .functor NOR 1, L_0x19c47f0, L_0x19c44d0, C4<0>, C4<0>;
L_0x19c48e0 .delay (20000,20000,20000) L_0x19c48e0/d;
L_0x19c4a80/d .functor NOT 1, L_0x19c48e0, C4<0>, C4<0>, C4<0>;
L_0x19c4a80 .delay (10000,10000,10000) L_0x19c4a80/d;
v0x1943960_0 .net "and_in0ncom", 0 0, L_0x19c47f0; 1 drivers
v0x1943a20_0 .net "and_in1com", 0 0, L_0x19c44d0; 1 drivers
v0x1943ac0_0 .alias "in0", 0 0, v0x19486a0_0;
v0x1943b60_0 .alias "in1", 0 0, v0x1948a40_0;
v0x1943c10_0 .net "nand_in0ncom", 0 0, L_0x19c4730; 1 drivers
v0x1943cb0_0 .net "nand_in1com", 0 0, L_0x19c43f0; 1 drivers
v0x1943d50_0 .net "ncom", 0 0, L_0x19c45e0; 1 drivers
v0x1943df0_0 .net "nor_wire", 0 0, L_0x19c48e0; 1 drivers
v0x1943e90_0 .alias "result", 0 0, v0x19445f0_0;
v0x1943f10_0 .alias "sel0", 0 0, v0x1944440_0;
S_0x1943120 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x19421b0;
 .timescale -9 -12;
L_0x19c4bb0/d .functor NAND 1, L_0x19c42c0, L_0x1c69d90, C4<1>, C4<1>;
L_0x19c4bb0 .delay (20000,20000,20000) L_0x19c4bb0/d;
L_0x19c4c90/d .functor NOT 1, L_0x19c4bb0, C4<0>, C4<0>, C4<0>;
L_0x19c4c90 .delay (10000,10000,10000) L_0x19c4c90/d;
L_0x1c688d0/d .functor NOT 1, L_0x1c69d90, C4<0>, C4<0>, C4<0>;
L_0x1c688d0 .delay (10000,10000,10000) L_0x1c688d0/d;
L_0x1c68970/d .functor NAND 1, L_0x1c66440, L_0x1c688d0, C4<1>, C4<1>;
L_0x1c68970 .delay (20000,20000,20000) L_0x1c68970/d;
L_0x1c68a60/d .functor NOT 1, L_0x1c68970, C4<0>, C4<0>, C4<0>;
L_0x1c68a60 .delay (10000,10000,10000) L_0x1c68a60/d;
L_0x1c68b50/d .functor NOR 1, L_0x1c68a60, L_0x19c4c90, C4<0>, C4<0>;
L_0x1c68b50 .delay (20000,20000,20000) L_0x1c68b50/d;
L_0x1c68cd0/d .functor NOT 1, L_0x1c68b50, C4<0>, C4<0>, C4<0>;
L_0x1c68cd0 .delay (10000,10000,10000) L_0x1c68cd0/d;
v0x1943210_0 .net "and_in0ncom", 0 0, L_0x1c68a60; 1 drivers
v0x19432d0_0 .net "and_in1com", 0 0, L_0x19c4c90; 1 drivers
v0x1943370_0 .alias "in0", 0 0, v0x19487b0_0;
v0x1943410_0 .alias "in1", 0 0, v0x1948930_0;
v0x1943490_0 .net "nand_in0ncom", 0 0, L_0x1c68970; 1 drivers
v0x1943530_0 .net "nand_in1com", 0 0, L_0x19c4bb0; 1 drivers
v0x19435d0_0 .net "ncom", 0 0, L_0x1c688d0; 1 drivers
v0x1943670_0 .net "nor_wire", 0 0, L_0x1c68b50; 1 drivers
v0x1943710_0 .alias "result", 0 0, v0x19446d0_0;
v0x1943790_0 .alias "sel0", 0 0, v0x1944440_0;
S_0x19429d0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x19421b0;
 .timescale -9 -12;
L_0x1c68dc0/d .functor NAND 1, L_0x1c68cd0, L_0x1c69e50, C4<1>, C4<1>;
L_0x1c68dc0 .delay (20000,20000,20000) L_0x1c68dc0/d;
L_0x1c68ef0/d .functor NOT 1, L_0x1c68dc0, C4<0>, C4<0>, C4<0>;
L_0x1c68ef0 .delay (10000,10000,10000) L_0x1c68ef0/d;
L_0x1c68fe0/d .functor NOT 1, L_0x1c69e50, C4<0>, C4<0>, C4<0>;
L_0x1c68fe0 .delay (10000,10000,10000) L_0x1c68fe0/d;
L_0x1c69080/d .functor NAND 1, L_0x19c4a80, L_0x1c68fe0, C4<1>, C4<1>;
L_0x1c69080 .delay (20000,20000,20000) L_0x1c69080/d;
L_0x1c691b0/d .functor NOT 1, L_0x1c69080, C4<0>, C4<0>, C4<0>;
L_0x1c691b0 .delay (10000,10000,10000) L_0x1c691b0/d;
L_0x1c692a0/d .functor NOR 1, L_0x1c691b0, L_0x1c68ef0, C4<0>, C4<0>;
L_0x1c692a0 .delay (20000,20000,20000) L_0x1c692a0/d;
L_0x1c69420/d .functor NOT 1, L_0x1c692a0, C4<0>, C4<0>, C4<0>;
L_0x1c69420 .delay (10000,10000,10000) L_0x1c69420/d;
v0x1942ac0_0 .net "and_in0ncom", 0 0, L_0x1c691b0; 1 drivers
v0x1942b80_0 .net "and_in1com", 0 0, L_0x1c68ef0; 1 drivers
v0x1942c20_0 .alias "in0", 0 0, v0x19445f0_0;
v0x1942cc0_0 .alias "in1", 0 0, v0x19446d0_0;
v0x1942d40_0 .net "nand_in0ncom", 0 0, L_0x1c69080; 1 drivers
v0x1942de0_0 .net "nand_in1com", 0 0, L_0x1c68dc0; 1 drivers
v0x1942e80_0 .net "ncom", 0 0, L_0x1c68fe0; 1 drivers
v0x1942f20_0 .net "nor_wire", 0 0, L_0x1c692a0; 1 drivers
v0x1942fc0_0 .alias "result", 0 0, v0x1944750_0;
v0x1943040_0 .alias "sel0", 0 0, v0x19444c0_0;
S_0x19422a0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x19421b0;
 .timescale -9 -12;
L_0x1c69530/d .functor NAND 1, C4<0>, L_0x1c69f80, C4<1>, C4<1>;
L_0x1c69530 .delay (20000,20000,20000) L_0x1c69530/d;
L_0x1c696b0/d .functor NOT 1, L_0x1c69530, C4<0>, C4<0>, C4<0>;
L_0x1c696b0 .delay (10000,10000,10000) L_0x1c696b0/d;
L_0x1c697c0/d .functor NOT 1, L_0x1c69f80, C4<0>, C4<0>, C4<0>;
L_0x1c697c0 .delay (10000,10000,10000) L_0x1c697c0/d;
L_0x1c69880/d .functor NAND 1, L_0x1c69420, L_0x1c697c0, C4<1>, C4<1>;
L_0x1c69880 .delay (20000,20000,20000) L_0x1c69880/d;
L_0x1c699d0/d .functor NOT 1, L_0x1c69880, C4<0>, C4<0>, C4<0>;
L_0x1c699d0 .delay (10000,10000,10000) L_0x1c699d0/d;
L_0x1c69ac0/d .functor NOR 1, L_0x1c699d0, L_0x1c696b0, C4<0>, C4<0>;
L_0x1c69ac0 .delay (20000,20000,20000) L_0x1c69ac0/d;
L_0x1c69c60/d .functor NOT 1, L_0x1c69ac0, C4<0>, C4<0>, C4<0>;
L_0x1c69c60 .delay (10000,10000,10000) L_0x1c69c60/d;
v0x1942390_0 .net "and_in0ncom", 0 0, L_0x1c699d0; 1 drivers
v0x1942410_0 .net "and_in1com", 0 0, L_0x1c696b0; 1 drivers
v0x19424b0_0 .alias "in0", 0 0, v0x1944750_0;
v0x1942550_0 .alias "in1", 0 0, v0x1944310_0;
v0x19425d0_0 .net "nand_in0ncom", 0 0, L_0x1c69880; 1 drivers
v0x1942670_0 .net "nand_in1com", 0 0, L_0x1c69530; 1 drivers
v0x1942750_0 .net "ncom", 0 0, L_0x1c697c0; 1 drivers
v0x19427f0_0 .net "nor_wire", 0 0, L_0x1c69ac0; 1 drivers
v0x1942890_0 .alias "result", 0 0, v0x19484f0_0;
v0x1942930_0 .alias "sel0", 0 0, v0x1944540_0;
S_0x193b650 .scope generate, "ALU32[25]" "ALU32[25]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x1939f78 .param/l "i" 2 105, +C4<011001>;
S_0x193b780 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x193b650;
 .timescale -9 -12;
L_0x1c63c10/d .functor NOT 1, L_0x1c6a2c0, C4<0>, C4<0>, C4<0>;
L_0x1c63c10 .delay (10000,10000,10000) L_0x1c63c10/d;
v0x1941490_0 .net "carryin", 0 0, L_0x1c6a360; 1 drivers
v0x1941530_0 .net "carryout", 0 0, L_0x1c6bd80; 1 drivers
v0x19415b0_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x1941630_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x19416b0_0 .net "notB", 0 0, L_0x1c63c10; 1 drivers
v0x1941730_0 .net "operandA", 0 0, L_0x1c6a220; 1 drivers
v0x19417b0_0 .net "operandB", 0 0, L_0x1c6a2c0; 1 drivers
v0x19418c0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1941940_0 .net "result", 0 0, L_0x1c6f870; 1 drivers
v0x1941a10_0 .net "trueB", 0 0, L_0x1c6abc0; 1 drivers
v0x1941af0_0 .net "wAddSub", 0 0, L_0x1c6b6e0; 1 drivers
v0x1941c00_0 .net "wNandAnd", 0 0, L_0x1c6ce40; 1 drivers
v0x1941d80_0 .net "wNorOr", 0 0, L_0x1c6d880; 1 drivers
v0x1941e90_0 .net "wXor", 0 0, L_0x1c6c3e0; 1 drivers
L_0x1c6f9a0 .part v0x1a11260_0, 0, 1;
L_0x1c6fa60 .part v0x1a11260_0, 1, 1;
L_0x1c6fb90 .part v0x1a11260_0, 2, 1;
S_0x1940d00 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x193b780;
 .timescale -9 -12;
L_0x1c6a5f0/d .functor NAND 1, L_0x1c63c10, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c6a5f0 .delay (20000,20000,20000) L_0x1c6a5f0/d;
L_0x1c6a6d0/d .functor NOT 1, L_0x1c6a5f0, C4<0>, C4<0>, C4<0>;
L_0x1c6a6d0 .delay (10000,10000,10000) L_0x1c6a6d0/d;
L_0x1c6a790/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6a790 .delay (10000,10000,10000) L_0x1c6a790/d;
L_0x1c6a850/d .functor NAND 1, L_0x1c6a2c0, L_0x1c6a790, C4<1>, C4<1>;
L_0x1c6a850 .delay (20000,20000,20000) L_0x1c6a850/d;
L_0x1c6a930/d .functor NOT 1, L_0x1c6a850, C4<0>, C4<0>, C4<0>;
L_0x1c6a930 .delay (10000,10000,10000) L_0x1c6a930/d;
L_0x1c6aa20/d .functor NOR 1, L_0x1c6a930, L_0x1c6a6d0, C4<0>, C4<0>;
L_0x1c6aa20 .delay (20000,20000,20000) L_0x1c6aa20/d;
L_0x1c6abc0/d .functor NOT 1, L_0x1c6aa20, C4<0>, C4<0>, C4<0>;
L_0x1c6abc0 .delay (10000,10000,10000) L_0x1c6abc0/d;
v0x1940df0_0 .net "and_in0ncom", 0 0, L_0x1c6a930; 1 drivers
v0x1940eb0_0 .net "and_in1com", 0 0, L_0x1c6a6d0; 1 drivers
v0x1940f50_0 .alias "in0", 0 0, v0x19417b0_0;
v0x1940fd0_0 .alias "in1", 0 0, v0x19416b0_0;
v0x1941050_0 .net "nand_in0ncom", 0 0, L_0x1c6a850; 1 drivers
v0x19410d0_0 .net "nand_in1com", 0 0, L_0x1c6a5f0; 1 drivers
v0x1941150_0 .net "ncom", 0 0, L_0x1c6a790; 1 drivers
v0x19411f0_0 .net "nor_wire", 0 0, L_0x1c6aa20; 1 drivers
v0x19412e0_0 .alias "result", 0 0, v0x1941a10_0;
v0x19413b0_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x193fa10 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x193b780;
 .timescale -9 -12;
L_0x1c6b7f0/d .functor NAND 1, L_0x1c6a220, L_0x1c6abc0, C4<1>, C4<1>;
L_0x1c6b7f0 .delay (20000,20000,20000) L_0x1c6b7f0/d;
L_0x1c6b980/d .functor NOT 1, L_0x1c6b7f0, C4<0>, C4<0>, C4<0>;
L_0x1c6b980 .delay (10000,10000,10000) L_0x1c6b980/d;
L_0x1c6ba70/d .functor NAND 1, L_0x1c6a360, L_0x1c6b140, C4<1>, C4<1>;
L_0x1c6ba70 .delay (20000,20000,20000) L_0x1c6ba70/d;
L_0x1c6bb30/d .functor NOT 1, L_0x1c6ba70, C4<0>, C4<0>, C4<0>;
L_0x1c6bb30 .delay (10000,10000,10000) L_0x1c6bb30/d;
L_0x1c6bc40/d .functor NOR 1, L_0x1c6bb30, L_0x1c6b980, C4<0>, C4<0>;
L_0x1c6bc40 .delay (20000,20000,20000) L_0x1c6bc40/d;
L_0x1c6bd80/d .functor NOT 1, L_0x1c6bc40, C4<0>, C4<0>, C4<0>;
L_0x1c6bd80 .delay (10000,10000,10000) L_0x1c6bd80/d;
v0x19405f0_0 .alias "a", 0 0, v0x1941730_0;
v0x1940700_0 .net "and_ab", 0 0, L_0x1c6b980; 1 drivers
v0x19407a0_0 .net "and_xor_ab_c", 0 0, L_0x1c6bb30; 1 drivers
v0x1940840_0 .alias "b", 0 0, v0x1941a10_0;
v0x19408c0_0 .alias "carryin", 0 0, v0x1941490_0;
v0x1940940_0 .alias "carryout", 0 0, v0x1941530_0;
v0x1940a00_0 .net "nand_ab", 0 0, L_0x1c6b7f0; 1 drivers
v0x1940a80_0 .net "nand_xor_ab_c", 0 0, L_0x1c6ba70; 1 drivers
v0x1940b00_0 .net "nco", 0 0, L_0x1c6bc40; 1 drivers
v0x1940ba0_0 .alias "sum", 0 0, v0x1941af0_0;
v0x1940c80_0 .net "xor_ab", 0 0, L_0x1c6b140; 1 drivers
S_0x19400a0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x193fa10;
 .timescale -9 -12;
L_0x1c6ad30/d .functor NAND 1, L_0x1c6a220, L_0x1c6abc0, C4<1>, C4<1>;
L_0x1c6ad30 .delay (20000,20000,20000) L_0x1c6ad30/d;
L_0x1c6ae10/d .functor NOR 1, L_0x1c6a220, L_0x1c6abc0, C4<0>, C4<0>;
L_0x1c6ae10 .delay (20000,20000,20000) L_0x1c6ae10/d;
L_0x1c6aed0/d .functor NOT 1, L_0x1c6ae10, C4<0>, C4<0>, C4<0>;
L_0x1c6aed0 .delay (10000,10000,10000) L_0x1c6aed0/d;
L_0x1c6afe0/d .functor NAND 1, L_0x1c6aed0, L_0x1c6ad30, C4<1>, C4<1>;
L_0x1c6afe0 .delay (20000,20000,20000) L_0x1c6afe0/d;
L_0x1c6b140/d .functor NOT 1, L_0x1c6afe0, C4<0>, C4<0>, C4<0>;
L_0x1c6b140 .delay (10000,10000,10000) L_0x1c6b140/d;
v0x1940190_0 .alias "a", 0 0, v0x1941730_0;
v0x1940230_0 .alias "b", 0 0, v0x1941a10_0;
v0x19402d0_0 .net "nand_ab", 0 0, L_0x1c6ad30; 1 drivers
v0x1940370_0 .net "nor_ab", 0 0, L_0x1c6ae10; 1 drivers
v0x19403f0_0 .net "nxor_ab", 0 0, L_0x1c6afe0; 1 drivers
v0x1940490_0 .net "or_ab", 0 0, L_0x1c6aed0; 1 drivers
v0x1940570_0 .alias "result", 0 0, v0x1940c80_0;
S_0x193fb00 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x193fa10;
 .timescale -9 -12;
L_0x1c6b250/d .functor NAND 1, L_0x1c6b140, L_0x1c6a360, C4<1>, C4<1>;
L_0x1c6b250 .delay (20000,20000,20000) L_0x1c6b250/d;
L_0x1c6b3c0/d .functor NOR 1, L_0x1c6b140, L_0x1c6a360, C4<0>, C4<0>;
L_0x1c6b3c0 .delay (20000,20000,20000) L_0x1c6b3c0/d;
L_0x1c6b510/d .functor NOT 1, L_0x1c6b3c0, C4<0>, C4<0>, C4<0>;
L_0x1c6b510 .delay (10000,10000,10000) L_0x1c6b510/d;
L_0x1c6b5d0/d .functor NAND 1, L_0x1c6b510, L_0x1c6b250, C4<1>, C4<1>;
L_0x1c6b5d0 .delay (20000,20000,20000) L_0x1c6b5d0/d;
L_0x1c6b6e0/d .functor NOT 1, L_0x1c6b5d0, C4<0>, C4<0>, C4<0>;
L_0x1c6b6e0 .delay (10000,10000,10000) L_0x1c6b6e0/d;
v0x193fbf0_0 .alias "a", 0 0, v0x1940c80_0;
v0x193fc90_0 .alias "b", 0 0, v0x1941490_0;
v0x193fd30_0 .net "nand_ab", 0 0, L_0x1c6b250; 1 drivers
v0x193fdd0_0 .net "nor_ab", 0 0, L_0x1c6b3c0; 1 drivers
v0x193fe50_0 .net "nxor_ab", 0 0, L_0x1c6b5d0; 1 drivers
v0x193fef0_0 .net "or_ab", 0 0, L_0x1c6b510; 1 drivers
v0x193ffd0_0 .alias "result", 0 0, v0x1941af0_0;
S_0x193f4c0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x193b780;
 .timescale -9 -12;
L_0x1c6bf40/d .functor NAND 1, L_0x1c6a220, L_0x1c6a2c0, C4<1>, C4<1>;
L_0x1c6bf40 .delay (20000,20000,20000) L_0x1c6bf40/d;
L_0x1c6c020/d .functor NOR 1, L_0x1c6a220, L_0x1c6a2c0, C4<0>, C4<0>;
L_0x1c6c020 .delay (20000,20000,20000) L_0x1c6c020/d;
L_0x1c6c1b0/d .functor NOT 1, L_0x1c6c020, C4<0>, C4<0>, C4<0>;
L_0x1c6c1b0 .delay (10000,10000,10000) L_0x1c6c1b0/d;
L_0x1c6c2a0/d .functor NAND 1, L_0x1c6c1b0, L_0x1c6bf40, C4<1>, C4<1>;
L_0x1c6c2a0 .delay (20000,20000,20000) L_0x1c6c2a0/d;
L_0x1c6c3e0/d .functor NOT 1, L_0x1c6c2a0, C4<0>, C4<0>, C4<0>;
L_0x1c6c3e0 .delay (10000,10000,10000) L_0x1c6c3e0/d;
v0x193f5b0_0 .alias "a", 0 0, v0x1941730_0;
v0x193f630_0 .alias "b", 0 0, v0x19417b0_0;
v0x193f700_0 .net "nand_ab", 0 0, L_0x1c6bf40; 1 drivers
v0x193f780_0 .net "nor_ab", 0 0, L_0x1c6c020; 1 drivers
v0x193f800_0 .net "nxor_ab", 0 0, L_0x1c6c2a0; 1 drivers
v0x193f880_0 .net "or_ab", 0 0, L_0x1c6c1b0; 1 drivers
v0x193f940_0 .alias "result", 0 0, v0x1941e90_0;
S_0x193e8d0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x193b780;
 .timescale -9 -12;
L_0x1c6c530/d .functor NAND 1, L_0x1c6a220, L_0x1c6a2c0, C4<1>, C4<1>;
L_0x1c6c530 .delay (20000,20000,20000) L_0x1c6c530/d;
L_0x1c6c680/d .functor NOT 1, L_0x1c6c530, C4<0>, C4<0>, C4<0>;
L_0x1c6c680 .delay (10000,10000,10000) L_0x1c6c680/d;
v0x193f140_0 .alias "a", 0 0, v0x1941730_0;
v0x193f1e0_0 .net "and_ab", 0 0, L_0x1c6c680; 1 drivers
v0x193f260_0 .alias "b", 0 0, v0x19417b0_0;
v0x193f2e0_0 .net "nand_ab", 0 0, L_0x1c6c530; 1 drivers
v0x193f3c0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x193f440_0 .alias "result", 0 0, v0x1941c00_0;
S_0x193e9c0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x193e8d0;
 .timescale -9 -12;
L_0x1c6c7b0/d .functor NAND 1, L_0x1c6c680, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c6c7b0 .delay (20000,20000,20000) L_0x1c6c7b0/d;
L_0x1c6c890/d .functor NOT 1, L_0x1c6c7b0, C4<0>, C4<0>, C4<0>;
L_0x1c6c890 .delay (10000,10000,10000) L_0x1c6c890/d;
L_0x1c6c9a0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6c9a0 .delay (10000,10000,10000) L_0x1c6c9a0/d;
L_0x1c6ca60/d .functor NAND 1, L_0x1c6c530, L_0x1c6c9a0, C4<1>, C4<1>;
L_0x1c6ca60 .delay (20000,20000,20000) L_0x1c6ca60/d;
L_0x1c6cbb0/d .functor NOT 1, L_0x1c6ca60, C4<0>, C4<0>, C4<0>;
L_0x1c6cbb0 .delay (10000,10000,10000) L_0x1c6cbb0/d;
L_0x1c6cca0/d .functor NOR 1, L_0x1c6cbb0, L_0x1c6c890, C4<0>, C4<0>;
L_0x1c6cca0 .delay (20000,20000,20000) L_0x1c6cca0/d;
L_0x1c6ce40/d .functor NOT 1, L_0x1c6cca0, C4<0>, C4<0>, C4<0>;
L_0x1c6ce40 .delay (10000,10000,10000) L_0x1c6ce40/d;
v0x193eab0_0 .net "and_in0ncom", 0 0, L_0x1c6cbb0; 1 drivers
v0x193eb30_0 .net "and_in1com", 0 0, L_0x1c6c890; 1 drivers
v0x193ebb0_0 .alias "in0", 0 0, v0x193f2e0_0;
v0x193ec50_0 .alias "in1", 0 0, v0x193f1e0_0;
v0x193ecd0_0 .net "nand_in0ncom", 0 0, L_0x1c6ca60; 1 drivers
v0x193ed70_0 .net "nand_in1com", 0 0, L_0x1c6c7b0; 1 drivers
v0x193ee50_0 .net "ncom", 0 0, L_0x1c6c9a0; 1 drivers
v0x193eef0_0 .net "nor_wire", 0 0, L_0x1c6cca0; 1 drivers
v0x193ef90_0 .alias "result", 0 0, v0x1941c00_0;
v0x193f060_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x193de30 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x193b780;
 .timescale -9 -12;
L_0x1c6cf70/d .functor NOR 1, L_0x1c6a220, L_0x1c6a2c0, C4<0>, C4<0>;
L_0x1c6cf70 .delay (20000,20000,20000) L_0x1c6cf70/d;
L_0x1c6d0c0/d .functor NOT 1, L_0x1c6cf70, C4<0>, C4<0>, C4<0>;
L_0x1c6d0c0 .delay (10000,10000,10000) L_0x1c6d0c0/d;
v0x193e5b0_0 .alias "a", 0 0, v0x1941730_0;
v0x193e630_0 .alias "b", 0 0, v0x19417b0_0;
v0x193e6d0_0 .net "nor_ab", 0 0, L_0x1c6cf70; 1 drivers
v0x193e750_0 .net "or_ab", 0 0, L_0x1c6d0c0; 1 drivers
v0x193e7d0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x193e850_0 .alias "result", 0 0, v0x1941d80_0;
S_0x193df20 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x193de30;
 .timescale -9 -12;
L_0x1c6d1f0/d .functor NAND 1, L_0x1c6d0c0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c6d1f0 .delay (20000,20000,20000) L_0x1c6d1f0/d;
L_0x1c6d2d0/d .functor NOT 1, L_0x1c6d1f0, C4<0>, C4<0>, C4<0>;
L_0x1c6d2d0 .delay (10000,10000,10000) L_0x1c6d2d0/d;
L_0x1c6d3e0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c6d3e0 .delay (10000,10000,10000) L_0x1c6d3e0/d;
L_0x1c6d4a0/d .functor NAND 1, L_0x1c6cf70, L_0x1c6d3e0, C4<1>, C4<1>;
L_0x1c6d4a0 .delay (20000,20000,20000) L_0x1c6d4a0/d;
L_0x1c6d5f0/d .functor NOT 1, L_0x1c6d4a0, C4<0>, C4<0>, C4<0>;
L_0x1c6d5f0 .delay (10000,10000,10000) L_0x1c6d5f0/d;
L_0x1c6d6e0/d .functor NOR 1, L_0x1c6d5f0, L_0x1c6d2d0, C4<0>, C4<0>;
L_0x1c6d6e0 .delay (20000,20000,20000) L_0x1c6d6e0/d;
L_0x1c6d880/d .functor NOT 1, L_0x1c6d6e0, C4<0>, C4<0>, C4<0>;
L_0x1c6d880 .delay (10000,10000,10000) L_0x1c6d880/d;
v0x193e010_0 .net "and_in0ncom", 0 0, L_0x1c6d5f0; 1 drivers
v0x193e090_0 .net "and_in1com", 0 0, L_0x1c6d2d0; 1 drivers
v0x193e110_0 .alias "in0", 0 0, v0x193e6d0_0;
v0x193e190_0 .alias "in1", 0 0, v0x193e750_0;
v0x193e210_0 .net "nand_in0ncom", 0 0, L_0x1c6d4a0; 1 drivers
v0x193e290_0 .net "nand_in1com", 0 0, L_0x1c6d1f0; 1 drivers
v0x193e310_0 .net "ncom", 0 0, L_0x1c6d3e0; 1 drivers
v0x193e390_0 .net "nor_wire", 0 0, L_0x1c6d6e0; 1 drivers
v0x193e460_0 .alias "result", 0 0, v0x1941d80_0;
v0x193e530_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x193b870 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x193b780;
 .timescale -9 -12;
v0x193d680_0 .alias "in0", 0 0, v0x1941af0_0;
v0x193d730_0 .alias "in1", 0 0, v0x1941e90_0;
v0x193d7e0_0 .alias "in2", 0 0, v0x1941c00_0;
v0x193d890_0 .alias "in3", 0 0, v0x1941d80_0;
v0x193d970_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x193da20_0 .alias "result", 0 0, v0x1941940_0;
v0x193daa0_0 .net "sel0", 0 0, L_0x1c6f9a0; 1 drivers
v0x193db20_0 .net "sel1", 0 0, L_0x1c6fa60; 1 drivers
v0x193dba0_0 .net "sel2", 0 0, L_0x1c6fb90; 1 drivers
v0x193dc50_0 .net "w0", 0 0, L_0x1c6e040; 1 drivers
v0x193dd30_0 .net "w1", 0 0, L_0x1c6e7c0; 1 drivers
v0x193ddb0_0 .net "w2", 0 0, L_0x1c6f010; 1 drivers
S_0x193cf30 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x193b870;
 .timescale -9 -12;
L_0x1c6d9b0/d .functor NAND 1, L_0x1c6c3e0, L_0x1c6f9a0, C4<1>, C4<1>;
L_0x1c6d9b0 .delay (20000,20000,20000) L_0x1c6d9b0/d;
L_0x1c6da90/d .functor NOT 1, L_0x1c6d9b0, C4<0>, C4<0>, C4<0>;
L_0x1c6da90 .delay (10000,10000,10000) L_0x1c6da90/d;
L_0x1c6dba0/d .functor NOT 1, L_0x1c6f9a0, C4<0>, C4<0>, C4<0>;
L_0x1c6dba0 .delay (10000,10000,10000) L_0x1c6dba0/d;
L_0x1c6dcf0/d .functor NAND 1, L_0x1c6b6e0, L_0x1c6dba0, C4<1>, C4<1>;
L_0x1c6dcf0 .delay (20000,20000,20000) L_0x1c6dcf0/d;
L_0x1c6ddb0/d .functor NOT 1, L_0x1c6dcf0, C4<0>, C4<0>, C4<0>;
L_0x1c6ddb0 .delay (10000,10000,10000) L_0x1c6ddb0/d;
L_0x1c6dea0/d .functor NOR 1, L_0x1c6ddb0, L_0x1c6da90, C4<0>, C4<0>;
L_0x1c6dea0 .delay (20000,20000,20000) L_0x1c6dea0/d;
L_0x1c6e040/d .functor NOT 1, L_0x1c6dea0, C4<0>, C4<0>, C4<0>;
L_0x1c6e040 .delay (10000,10000,10000) L_0x1c6e040/d;
v0x193d020_0 .net "and_in0ncom", 0 0, L_0x1c6ddb0; 1 drivers
v0x193d0e0_0 .net "and_in1com", 0 0, L_0x1c6da90; 1 drivers
v0x193d180_0 .alias "in0", 0 0, v0x1941af0_0;
v0x193d220_0 .alias "in1", 0 0, v0x1941e90_0;
v0x193d2a0_0 .net "nand_in0ncom", 0 0, L_0x1c6dcf0; 1 drivers
v0x193d340_0 .net "nand_in1com", 0 0, L_0x1c6d9b0; 1 drivers
v0x193d3e0_0 .net "ncom", 0 0, L_0x1c6dba0; 1 drivers
v0x193d480_0 .net "nor_wire", 0 0, L_0x1c6dea0; 1 drivers
v0x193d520_0 .alias "result", 0 0, v0x193dc50_0;
v0x193d5a0_0 .alias "sel0", 0 0, v0x193daa0_0;
S_0x193c7e0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x193b870;
 .timescale -9 -12;
L_0x1c6e170/d .functor NAND 1, L_0x1c6d880, L_0x1c6f9a0, C4<1>, C4<1>;
L_0x1c6e170 .delay (20000,20000,20000) L_0x1c6e170/d;
L_0x1c6e250/d .functor NOT 1, L_0x1c6e170, C4<0>, C4<0>, C4<0>;
L_0x1c6e250 .delay (10000,10000,10000) L_0x1c6e250/d;
L_0x1c6e360/d .functor NOT 1, L_0x1c6f9a0, C4<0>, C4<0>, C4<0>;
L_0x1c6e360 .delay (10000,10000,10000) L_0x1c6e360/d;
L_0x1c6e420/d .functor NAND 1, L_0x1c6ce40, L_0x1c6e360, C4<1>, C4<1>;
L_0x1c6e420 .delay (20000,20000,20000) L_0x1c6e420/d;
L_0x1c6e530/d .functor NOT 1, L_0x1c6e420, C4<0>, C4<0>, C4<0>;
L_0x1c6e530 .delay (10000,10000,10000) L_0x1c6e530/d;
L_0x1c6e620/d .functor NOR 1, L_0x1c6e530, L_0x1c6e250, C4<0>, C4<0>;
L_0x1c6e620 .delay (20000,20000,20000) L_0x1c6e620/d;
L_0x1c6e7c0/d .functor NOT 1, L_0x1c6e620, C4<0>, C4<0>, C4<0>;
L_0x1c6e7c0 .delay (10000,10000,10000) L_0x1c6e7c0/d;
v0x193c8d0_0 .net "and_in0ncom", 0 0, L_0x1c6e530; 1 drivers
v0x193c990_0 .net "and_in1com", 0 0, L_0x1c6e250; 1 drivers
v0x193ca30_0 .alias "in0", 0 0, v0x1941c00_0;
v0x193cad0_0 .alias "in1", 0 0, v0x1941d80_0;
v0x193cb50_0 .net "nand_in0ncom", 0 0, L_0x1c6e420; 1 drivers
v0x193cbf0_0 .net "nand_in1com", 0 0, L_0x1c6e170; 1 drivers
v0x193cc90_0 .net "ncom", 0 0, L_0x1c6e360; 1 drivers
v0x193cd30_0 .net "nor_wire", 0 0, L_0x1c6e620; 1 drivers
v0x193cdd0_0 .alias "result", 0 0, v0x193dd30_0;
v0x193ce50_0 .alias "sel0", 0 0, v0x193daa0_0;
S_0x193c090 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x193b870;
 .timescale -9 -12;
L_0x1c6e8f0/d .functor NAND 1, L_0x1c6e7c0, L_0x1c6fa60, C4<1>, C4<1>;
L_0x1c6e8f0 .delay (20000,20000,20000) L_0x1c6e8f0/d;
L_0x1c6ea60/d .functor NOT 1, L_0x1c6e8f0, C4<0>, C4<0>, C4<0>;
L_0x1c6ea60 .delay (10000,10000,10000) L_0x1c6ea60/d;
L_0x1c6eb70/d .functor NOT 1, L_0x1c6fa60, C4<0>, C4<0>, C4<0>;
L_0x1c6eb70 .delay (10000,10000,10000) L_0x1c6eb70/d;
L_0x1c6ec30/d .functor NAND 1, L_0x1c6e040, L_0x1c6eb70, C4<1>, C4<1>;
L_0x1c6ec30 .delay (20000,20000,20000) L_0x1c6ec30/d;
L_0x1c6ed80/d .functor NOT 1, L_0x1c6ec30, C4<0>, C4<0>, C4<0>;
L_0x1c6ed80 .delay (10000,10000,10000) L_0x1c6ed80/d;
L_0x1c6ee70/d .functor NOR 1, L_0x1c6ed80, L_0x1c6ea60, C4<0>, C4<0>;
L_0x1c6ee70 .delay (20000,20000,20000) L_0x1c6ee70/d;
L_0x1c6f010/d .functor NOT 1, L_0x1c6ee70, C4<0>, C4<0>, C4<0>;
L_0x1c6f010 .delay (10000,10000,10000) L_0x1c6f010/d;
v0x193c180_0 .net "and_in0ncom", 0 0, L_0x1c6ed80; 1 drivers
v0x193c240_0 .net "and_in1com", 0 0, L_0x1c6ea60; 1 drivers
v0x193c2e0_0 .alias "in0", 0 0, v0x193dc50_0;
v0x193c380_0 .alias "in1", 0 0, v0x193dd30_0;
v0x193c400_0 .net "nand_in0ncom", 0 0, L_0x1c6ec30; 1 drivers
v0x193c4a0_0 .net "nand_in1com", 0 0, L_0x1c6e8f0; 1 drivers
v0x193c540_0 .net "ncom", 0 0, L_0x1c6eb70; 1 drivers
v0x193c5e0_0 .net "nor_wire", 0 0, L_0x1c6ee70; 1 drivers
v0x193c680_0 .alias "result", 0 0, v0x193ddb0_0;
v0x193c700_0 .alias "sel0", 0 0, v0x193db20_0;
S_0x193b960 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x193b870;
 .timescale -9 -12;
L_0x1c6f140/d .functor NAND 1, C4<0>, L_0x1c6fb90, C4<1>, C4<1>;
L_0x1c6f140 .delay (20000,20000,20000) L_0x1c6f140/d;
L_0x1c6f2c0/d .functor NOT 1, L_0x1c6f140, C4<0>, C4<0>, C4<0>;
L_0x1c6f2c0 .delay (10000,10000,10000) L_0x1c6f2c0/d;
L_0x1c6f3d0/d .functor NOT 1, L_0x1c6fb90, C4<0>, C4<0>, C4<0>;
L_0x1c6f3d0 .delay (10000,10000,10000) L_0x1c6f3d0/d;
L_0x1c6f490/d .functor NAND 1, L_0x1c6f010, L_0x1c6f3d0, C4<1>, C4<1>;
L_0x1c6f490 .delay (20000,20000,20000) L_0x1c6f490/d;
L_0x1c6f5e0/d .functor NOT 1, L_0x1c6f490, C4<0>, C4<0>, C4<0>;
L_0x1c6f5e0 .delay (10000,10000,10000) L_0x1c6f5e0/d;
L_0x1c6f6d0/d .functor NOR 1, L_0x1c6f5e0, L_0x1c6f2c0, C4<0>, C4<0>;
L_0x1c6f6d0 .delay (20000,20000,20000) L_0x1c6f6d0/d;
L_0x1c6f870/d .functor NOT 1, L_0x1c6f6d0, C4<0>, C4<0>, C4<0>;
L_0x1c6f870 .delay (10000,10000,10000) L_0x1c6f870/d;
v0x193ba50_0 .net "and_in0ncom", 0 0, L_0x1c6f5e0; 1 drivers
v0x193bad0_0 .net "and_in1com", 0 0, L_0x1c6f2c0; 1 drivers
v0x193bb70_0 .alias "in0", 0 0, v0x193ddb0_0;
v0x193bc10_0 .alias "in1", 0 0, v0x193d970_0;
v0x193bc90_0 .net "nand_in0ncom", 0 0, L_0x1c6f490; 1 drivers
v0x193bd30_0 .net "nand_in1com", 0 0, L_0x1c6f140; 1 drivers
v0x193be10_0 .net "ncom", 0 0, L_0x1c6f3d0; 1 drivers
v0x193beb0_0 .net "nor_wire", 0 0, L_0x1c6f6d0; 1 drivers
v0x193bf50_0 .alias "result", 0 0, v0x1941940_0;
v0x193bff0_0 .alias "sel0", 0 0, v0x193dba0_0;
S_0x1934c00 .scope generate, "ALU32[26]" "ALU32[26]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19335f8 .param/l "i" 2 105, +C4<011010>;
S_0x1934d30 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1934c00;
 .timescale -9 -12;
L_0x1c6a400/d .functor NOT 1, L_0x1c700b0, C4<0>, C4<0>, C4<0>;
L_0x1c6a400 .delay (10000,10000,10000) L_0x1c6a400/d;
v0x192d610_0 .net "carryin", 0 0, L_0x1c70150; 1 drivers
v0x193abb0_0 .net "carryout", 0 0, L_0x1c71990; 1 drivers
v0x193ac30_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x193acb0_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x193adc0_0 .net "notB", 0 0, L_0x1c6a400; 1 drivers
v0x193ae40_0 .net "operandA", 0 0, L_0x1c70010; 1 drivers
v0x193aec0_0 .net "operandB", 0 0, L_0x1c700b0; 1 drivers
v0x193afd0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x193b050_0 .net "result", 0 0, L_0x1c75480; 1 drivers
v0x193b0d0_0 .net "trueB", 0 0, L_0x1c707d0; 1 drivers
v0x193b1b0_0 .net "wAddSub", 0 0, L_0x1c712f0; 1 drivers
v0x193b2c0_0 .net "wNandAnd", 0 0, L_0x1c72a50; 1 drivers
v0x193b440_0 .net "wNorOr", 0 0, L_0x1c73490; 1 drivers
v0x193b550_0 .net "wXor", 0 0, L_0x1c71ff0; 1 drivers
L_0x1c755b0 .part v0x1a11260_0, 0, 1;
L_0x1c75670 .part v0x1a11260_0, 1, 1;
L_0x1c757a0 .part v0x1a11260_0, 2, 1;
S_0x193a2b0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1934d30;
 .timescale -9 -12;
L_0x1c6a500/d .functor NAND 1, L_0x1c6a400, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c6a500 .delay (20000,20000,20000) L_0x1c6a500/d;
L_0x1c63900/d .functor NOT 1, L_0x1c6a500, C4<0>, C4<0>, C4<0>;
L_0x1c63900 .delay (10000,10000,10000) L_0x1c63900/d;
L_0x1c703a0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c703a0 .delay (10000,10000,10000) L_0x1c703a0/d;
L_0x1c70460/d .functor NAND 1, L_0x1c700b0, L_0x1c703a0, C4<1>, C4<1>;
L_0x1c70460 .delay (20000,20000,20000) L_0x1c70460/d;
L_0x1c70520/d .functor NOT 1, L_0x1c70460, C4<0>, C4<0>, C4<0>;
L_0x1c70520 .delay (10000,10000,10000) L_0x1c70520/d;
L_0x1c70630/d .functor NOR 1, L_0x1c70520, L_0x1c63900, C4<0>, C4<0>;
L_0x1c70630 .delay (20000,20000,20000) L_0x1c70630/d;
L_0x1c707d0/d .functor NOT 1, L_0x1c70630, C4<0>, C4<0>, C4<0>;
L_0x1c707d0 .delay (10000,10000,10000) L_0x1c707d0/d;
v0x193a3a0_0 .net "and_in0ncom", 0 0, L_0x1c70520; 1 drivers
v0x193a460_0 .net "and_in1com", 0 0, L_0x1c63900; 1 drivers
v0x193a500_0 .alias "in0", 0 0, v0x193aec0_0;
v0x193a580_0 .alias "in1", 0 0, v0x193adc0_0;
v0x193a600_0 .net "nand_in0ncom", 0 0, L_0x1c70460; 1 drivers
v0x193a6a0_0 .net "nand_in1com", 0 0, L_0x1c6a500; 1 drivers
v0x193a740_0 .net "ncom", 0 0, L_0x1c703a0; 1 drivers
v0x193a7e0_0 .net "nor_wire", 0 0, L_0x1c70630; 1 drivers
v0x193a8d0_0 .alias "result", 0 0, v0x193b0d0_0;
v0x193a9a0_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x1938fc0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1934d30;
 .timescale -9 -12;
L_0x1c71400/d .functor NAND 1, L_0x1c70010, L_0x1c707d0, C4<1>, C4<1>;
L_0x1c71400 .delay (20000,20000,20000) L_0x1c71400/d;
L_0x1c71590/d .functor NOT 1, L_0x1c71400, C4<0>, C4<0>, C4<0>;
L_0x1c71590 .delay (10000,10000,10000) L_0x1c71590/d;
L_0x1c71680/d .functor NAND 1, L_0x1c70150, L_0x1c70d50, C4<1>, C4<1>;
L_0x1c71680 .delay (20000,20000,20000) L_0x1c71680/d;
L_0x1c71740/d .functor NOT 1, L_0x1c71680, C4<0>, C4<0>, C4<0>;
L_0x1c71740 .delay (10000,10000,10000) L_0x1c71740/d;
L_0x1c71850/d .functor NOR 1, L_0x1c71740, L_0x1c71590, C4<0>, C4<0>;
L_0x1c71850 .delay (20000,20000,20000) L_0x1c71850/d;
L_0x1c71990/d .functor NOT 1, L_0x1c71850, C4<0>, C4<0>, C4<0>;
L_0x1c71990 .delay (10000,10000,10000) L_0x1c71990/d;
v0x1939ba0_0 .alias "a", 0 0, v0x193ae40_0;
v0x1939cb0_0 .net "and_ab", 0 0, L_0x1c71590; 1 drivers
v0x1939d50_0 .net "and_xor_ab_c", 0 0, L_0x1c71740; 1 drivers
v0x1939df0_0 .alias "b", 0 0, v0x193b0d0_0;
v0x1939e70_0 .alias "carryin", 0 0, v0x192d610_0;
v0x1939ef0_0 .alias "carryout", 0 0, v0x193abb0_0;
v0x1939fb0_0 .net "nand_ab", 0 0, L_0x1c71400; 1 drivers
v0x193a030_0 .net "nand_xor_ab_c", 0 0, L_0x1c71680; 1 drivers
v0x193a0b0_0 .net "nco", 0 0, L_0x1c71850; 1 drivers
v0x193a150_0 .alias "sum", 0 0, v0x193b1b0_0;
v0x193a230_0 .net "xor_ab", 0 0, L_0x1c70d50; 1 drivers
S_0x1939650 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1938fc0;
 .timescale -9 -12;
L_0x1c70940/d .functor NAND 1, L_0x1c70010, L_0x1c707d0, C4<1>, C4<1>;
L_0x1c70940 .delay (20000,20000,20000) L_0x1c70940/d;
L_0x1c70a20/d .functor NOR 1, L_0x1c70010, L_0x1c707d0, C4<0>, C4<0>;
L_0x1c70a20 .delay (20000,20000,20000) L_0x1c70a20/d;
L_0x1c70ae0/d .functor NOT 1, L_0x1c70a20, C4<0>, C4<0>, C4<0>;
L_0x1c70ae0 .delay (10000,10000,10000) L_0x1c70ae0/d;
L_0x1c70bf0/d .functor NAND 1, L_0x1c70ae0, L_0x1c70940, C4<1>, C4<1>;
L_0x1c70bf0 .delay (20000,20000,20000) L_0x1c70bf0/d;
L_0x1c70d50/d .functor NOT 1, L_0x1c70bf0, C4<0>, C4<0>, C4<0>;
L_0x1c70d50 .delay (10000,10000,10000) L_0x1c70d50/d;
v0x1939740_0 .alias "a", 0 0, v0x193ae40_0;
v0x19397e0_0 .alias "b", 0 0, v0x193b0d0_0;
v0x1939880_0 .net "nand_ab", 0 0, L_0x1c70940; 1 drivers
v0x1939920_0 .net "nor_ab", 0 0, L_0x1c70a20; 1 drivers
v0x19399a0_0 .net "nxor_ab", 0 0, L_0x1c70bf0; 1 drivers
v0x1939a40_0 .net "or_ab", 0 0, L_0x1c70ae0; 1 drivers
v0x1939b20_0 .alias "result", 0 0, v0x193a230_0;
S_0x19390b0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1938fc0;
 .timescale -9 -12;
L_0x1c70e60/d .functor NAND 1, L_0x1c70d50, L_0x1c70150, C4<1>, C4<1>;
L_0x1c70e60 .delay (20000,20000,20000) L_0x1c70e60/d;
L_0x1c70fd0/d .functor NOR 1, L_0x1c70d50, L_0x1c70150, C4<0>, C4<0>;
L_0x1c70fd0 .delay (20000,20000,20000) L_0x1c70fd0/d;
L_0x1c71120/d .functor NOT 1, L_0x1c70fd0, C4<0>, C4<0>, C4<0>;
L_0x1c71120 .delay (10000,10000,10000) L_0x1c71120/d;
L_0x1c711e0/d .functor NAND 1, L_0x1c71120, L_0x1c70e60, C4<1>, C4<1>;
L_0x1c711e0 .delay (20000,20000,20000) L_0x1c711e0/d;
L_0x1c712f0/d .functor NOT 1, L_0x1c711e0, C4<0>, C4<0>, C4<0>;
L_0x1c712f0 .delay (10000,10000,10000) L_0x1c712f0/d;
v0x19391a0_0 .alias "a", 0 0, v0x193a230_0;
v0x1939240_0 .alias "b", 0 0, v0x192d610_0;
v0x19392e0_0 .net "nand_ab", 0 0, L_0x1c70e60; 1 drivers
v0x1939380_0 .net "nor_ab", 0 0, L_0x1c70fd0; 1 drivers
v0x1939400_0 .net "nxor_ab", 0 0, L_0x1c711e0; 1 drivers
v0x19394a0_0 .net "or_ab", 0 0, L_0x1c71120; 1 drivers
v0x1939580_0 .alias "result", 0 0, v0x193b1b0_0;
S_0x1938a70 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1934d30;
 .timescale -9 -12;
L_0x1c71b50/d .functor NAND 1, L_0x1c70010, L_0x1c700b0, C4<1>, C4<1>;
L_0x1c71b50 .delay (20000,20000,20000) L_0x1c71b50/d;
L_0x1c71c30/d .functor NOR 1, L_0x1c70010, L_0x1c700b0, C4<0>, C4<0>;
L_0x1c71c30 .delay (20000,20000,20000) L_0x1c71c30/d;
L_0x1c71dc0/d .functor NOT 1, L_0x1c71c30, C4<0>, C4<0>, C4<0>;
L_0x1c71dc0 .delay (10000,10000,10000) L_0x1c71dc0/d;
L_0x1c71eb0/d .functor NAND 1, L_0x1c71dc0, L_0x1c71b50, C4<1>, C4<1>;
L_0x1c71eb0 .delay (20000,20000,20000) L_0x1c71eb0/d;
L_0x1c71ff0/d .functor NOT 1, L_0x1c71eb0, C4<0>, C4<0>, C4<0>;
L_0x1c71ff0 .delay (10000,10000,10000) L_0x1c71ff0/d;
v0x1938b60_0 .alias "a", 0 0, v0x193ae40_0;
v0x1938be0_0 .alias "b", 0 0, v0x193aec0_0;
v0x1938cb0_0 .net "nand_ab", 0 0, L_0x1c71b50; 1 drivers
v0x1938d30_0 .net "nor_ab", 0 0, L_0x1c71c30; 1 drivers
v0x1938db0_0 .net "nxor_ab", 0 0, L_0x1c71eb0; 1 drivers
v0x1938e30_0 .net "or_ab", 0 0, L_0x1c71dc0; 1 drivers
v0x1938ef0_0 .alias "result", 0 0, v0x193b550_0;
S_0x1937e80 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1934d30;
 .timescale -9 -12;
L_0x1c72140/d .functor NAND 1, L_0x1c70010, L_0x1c700b0, C4<1>, C4<1>;
L_0x1c72140 .delay (20000,20000,20000) L_0x1c72140/d;
L_0x1c72290/d .functor NOT 1, L_0x1c72140, C4<0>, C4<0>, C4<0>;
L_0x1c72290 .delay (10000,10000,10000) L_0x1c72290/d;
v0x19386f0_0 .alias "a", 0 0, v0x193ae40_0;
v0x1938790_0 .net "and_ab", 0 0, L_0x1c72290; 1 drivers
v0x1938810_0 .alias "b", 0 0, v0x193aec0_0;
v0x1938890_0 .net "nand_ab", 0 0, L_0x1c72140; 1 drivers
v0x1938970_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19389f0_0 .alias "result", 0 0, v0x193b2c0_0;
S_0x1937f70 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1937e80;
 .timescale -9 -12;
L_0x1c723c0/d .functor NAND 1, L_0x1c72290, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c723c0 .delay (20000,20000,20000) L_0x1c723c0/d;
L_0x1c724a0/d .functor NOT 1, L_0x1c723c0, C4<0>, C4<0>, C4<0>;
L_0x1c724a0 .delay (10000,10000,10000) L_0x1c724a0/d;
L_0x1c725b0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c725b0 .delay (10000,10000,10000) L_0x1c725b0/d;
L_0x1c72670/d .functor NAND 1, L_0x1c72140, L_0x1c725b0, C4<1>, C4<1>;
L_0x1c72670 .delay (20000,20000,20000) L_0x1c72670/d;
L_0x1c727c0/d .functor NOT 1, L_0x1c72670, C4<0>, C4<0>, C4<0>;
L_0x1c727c0 .delay (10000,10000,10000) L_0x1c727c0/d;
L_0x1c728b0/d .functor NOR 1, L_0x1c727c0, L_0x1c724a0, C4<0>, C4<0>;
L_0x1c728b0 .delay (20000,20000,20000) L_0x1c728b0/d;
L_0x1c72a50/d .functor NOT 1, L_0x1c728b0, C4<0>, C4<0>, C4<0>;
L_0x1c72a50 .delay (10000,10000,10000) L_0x1c72a50/d;
v0x1938060_0 .net "and_in0ncom", 0 0, L_0x1c727c0; 1 drivers
v0x19380e0_0 .net "and_in1com", 0 0, L_0x1c724a0; 1 drivers
v0x1938160_0 .alias "in0", 0 0, v0x1938890_0;
v0x1938200_0 .alias "in1", 0 0, v0x1938790_0;
v0x1938280_0 .net "nand_in0ncom", 0 0, L_0x1c72670; 1 drivers
v0x1938320_0 .net "nand_in1com", 0 0, L_0x1c723c0; 1 drivers
v0x1938400_0 .net "ncom", 0 0, L_0x1c725b0; 1 drivers
v0x19384a0_0 .net "nor_wire", 0 0, L_0x1c728b0; 1 drivers
v0x1938540_0 .alias "result", 0 0, v0x193b2c0_0;
v0x1938610_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19373e0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1934d30;
 .timescale -9 -12;
L_0x1c72b80/d .functor NOR 1, L_0x1c70010, L_0x1c700b0, C4<0>, C4<0>;
L_0x1c72b80 .delay (20000,20000,20000) L_0x1c72b80/d;
L_0x1c72cd0/d .functor NOT 1, L_0x1c72b80, C4<0>, C4<0>, C4<0>;
L_0x1c72cd0 .delay (10000,10000,10000) L_0x1c72cd0/d;
v0x1937b60_0 .alias "a", 0 0, v0x193ae40_0;
v0x1937be0_0 .alias "b", 0 0, v0x193aec0_0;
v0x1937c80_0 .net "nor_ab", 0 0, L_0x1c72b80; 1 drivers
v0x1937d00_0 .net "or_ab", 0 0, L_0x1c72cd0; 1 drivers
v0x1937d80_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1937e00_0 .alias "result", 0 0, v0x193b440_0;
S_0x19374d0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x19373e0;
 .timescale -9 -12;
L_0x1c72e00/d .functor NAND 1, L_0x1c72cd0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c72e00 .delay (20000,20000,20000) L_0x1c72e00/d;
L_0x1c72ee0/d .functor NOT 1, L_0x1c72e00, C4<0>, C4<0>, C4<0>;
L_0x1c72ee0 .delay (10000,10000,10000) L_0x1c72ee0/d;
L_0x1c72ff0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c72ff0 .delay (10000,10000,10000) L_0x1c72ff0/d;
L_0x1c730b0/d .functor NAND 1, L_0x1c72b80, L_0x1c72ff0, C4<1>, C4<1>;
L_0x1c730b0 .delay (20000,20000,20000) L_0x1c730b0/d;
L_0x1c73200/d .functor NOT 1, L_0x1c730b0, C4<0>, C4<0>, C4<0>;
L_0x1c73200 .delay (10000,10000,10000) L_0x1c73200/d;
L_0x1c732f0/d .functor NOR 1, L_0x1c73200, L_0x1c72ee0, C4<0>, C4<0>;
L_0x1c732f0 .delay (20000,20000,20000) L_0x1c732f0/d;
L_0x1c73490/d .functor NOT 1, L_0x1c732f0, C4<0>, C4<0>, C4<0>;
L_0x1c73490 .delay (10000,10000,10000) L_0x1c73490/d;
v0x19375c0_0 .net "and_in0ncom", 0 0, L_0x1c73200; 1 drivers
v0x1937640_0 .net "and_in1com", 0 0, L_0x1c72ee0; 1 drivers
v0x19376c0_0 .alias "in0", 0 0, v0x1937c80_0;
v0x1937740_0 .alias "in1", 0 0, v0x1937d00_0;
v0x19377c0_0 .net "nand_in0ncom", 0 0, L_0x1c730b0; 1 drivers
v0x1937840_0 .net "nand_in1com", 0 0, L_0x1c72e00; 1 drivers
v0x19378c0_0 .net "ncom", 0 0, L_0x1c72ff0; 1 drivers
v0x1937940_0 .net "nor_wire", 0 0, L_0x1c732f0; 1 drivers
v0x1937a10_0 .alias "result", 0 0, v0x193b440_0;
v0x1937ae0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1934e20 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1934d30;
 .timescale -9 -12;
v0x1936c30_0 .alias "in0", 0 0, v0x193b1b0_0;
v0x1936ce0_0 .alias "in1", 0 0, v0x193b550_0;
v0x1936d90_0 .alias "in2", 0 0, v0x193b2c0_0;
v0x1936e40_0 .alias "in3", 0 0, v0x193b440_0;
v0x1936f20_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1936fd0_0 .alias "result", 0 0, v0x193b050_0;
v0x1937050_0 .net "sel0", 0 0, L_0x1c755b0; 1 drivers
v0x19370d0_0 .net "sel1", 0 0, L_0x1c75670; 1 drivers
v0x1937150_0 .net "sel2", 0 0, L_0x1c757a0; 1 drivers
v0x1937200_0 .net "w0", 0 0, L_0x1c73c50; 1 drivers
v0x19372e0_0 .net "w1", 0 0, L_0x1c743d0; 1 drivers
v0x1937360_0 .net "w2", 0 0, L_0x1c74c20; 1 drivers
S_0x19364e0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1934e20;
 .timescale -9 -12;
L_0x1c735c0/d .functor NAND 1, L_0x1c71ff0, L_0x1c755b0, C4<1>, C4<1>;
L_0x1c735c0 .delay (20000,20000,20000) L_0x1c735c0/d;
L_0x1c736a0/d .functor NOT 1, L_0x1c735c0, C4<0>, C4<0>, C4<0>;
L_0x1c736a0 .delay (10000,10000,10000) L_0x1c736a0/d;
L_0x1c737b0/d .functor NOT 1, L_0x1c755b0, C4<0>, C4<0>, C4<0>;
L_0x1c737b0 .delay (10000,10000,10000) L_0x1c737b0/d;
L_0x1c73900/d .functor NAND 1, L_0x1c712f0, L_0x1c737b0, C4<1>, C4<1>;
L_0x1c73900 .delay (20000,20000,20000) L_0x1c73900/d;
L_0x1c739c0/d .functor NOT 1, L_0x1c73900, C4<0>, C4<0>, C4<0>;
L_0x1c739c0 .delay (10000,10000,10000) L_0x1c739c0/d;
L_0x1c73ab0/d .functor NOR 1, L_0x1c739c0, L_0x1c736a0, C4<0>, C4<0>;
L_0x1c73ab0 .delay (20000,20000,20000) L_0x1c73ab0/d;
L_0x1c73c50/d .functor NOT 1, L_0x1c73ab0, C4<0>, C4<0>, C4<0>;
L_0x1c73c50 .delay (10000,10000,10000) L_0x1c73c50/d;
v0x19365d0_0 .net "and_in0ncom", 0 0, L_0x1c739c0; 1 drivers
v0x1936690_0 .net "and_in1com", 0 0, L_0x1c736a0; 1 drivers
v0x1936730_0 .alias "in0", 0 0, v0x193b1b0_0;
v0x19367d0_0 .alias "in1", 0 0, v0x193b550_0;
v0x1936850_0 .net "nand_in0ncom", 0 0, L_0x1c73900; 1 drivers
v0x19368f0_0 .net "nand_in1com", 0 0, L_0x1c735c0; 1 drivers
v0x1936990_0 .net "ncom", 0 0, L_0x1c737b0; 1 drivers
v0x1936a30_0 .net "nor_wire", 0 0, L_0x1c73ab0; 1 drivers
v0x1936ad0_0 .alias "result", 0 0, v0x1937200_0;
v0x1936b50_0 .alias "sel0", 0 0, v0x1937050_0;
S_0x1935d90 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1934e20;
 .timescale -9 -12;
L_0x1c73d80/d .functor NAND 1, L_0x1c73490, L_0x1c755b0, C4<1>, C4<1>;
L_0x1c73d80 .delay (20000,20000,20000) L_0x1c73d80/d;
L_0x1c73e60/d .functor NOT 1, L_0x1c73d80, C4<0>, C4<0>, C4<0>;
L_0x1c73e60 .delay (10000,10000,10000) L_0x1c73e60/d;
L_0x1c73f70/d .functor NOT 1, L_0x1c755b0, C4<0>, C4<0>, C4<0>;
L_0x1c73f70 .delay (10000,10000,10000) L_0x1c73f70/d;
L_0x1c74030/d .functor NAND 1, L_0x1c72a50, L_0x1c73f70, C4<1>, C4<1>;
L_0x1c74030 .delay (20000,20000,20000) L_0x1c74030/d;
L_0x1c74140/d .functor NOT 1, L_0x1c74030, C4<0>, C4<0>, C4<0>;
L_0x1c74140 .delay (10000,10000,10000) L_0x1c74140/d;
L_0x1c74230/d .functor NOR 1, L_0x1c74140, L_0x1c73e60, C4<0>, C4<0>;
L_0x1c74230 .delay (20000,20000,20000) L_0x1c74230/d;
L_0x1c743d0/d .functor NOT 1, L_0x1c74230, C4<0>, C4<0>, C4<0>;
L_0x1c743d0 .delay (10000,10000,10000) L_0x1c743d0/d;
v0x1935e80_0 .net "and_in0ncom", 0 0, L_0x1c74140; 1 drivers
v0x1935f40_0 .net "and_in1com", 0 0, L_0x1c73e60; 1 drivers
v0x1935fe0_0 .alias "in0", 0 0, v0x193b2c0_0;
v0x1936080_0 .alias "in1", 0 0, v0x193b440_0;
v0x1936100_0 .net "nand_in0ncom", 0 0, L_0x1c74030; 1 drivers
v0x19361a0_0 .net "nand_in1com", 0 0, L_0x1c73d80; 1 drivers
v0x1936240_0 .net "ncom", 0 0, L_0x1c73f70; 1 drivers
v0x19362e0_0 .net "nor_wire", 0 0, L_0x1c74230; 1 drivers
v0x1936380_0 .alias "result", 0 0, v0x19372e0_0;
v0x1936400_0 .alias "sel0", 0 0, v0x1937050_0;
S_0x1935640 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1934e20;
 .timescale -9 -12;
L_0x1c74500/d .functor NAND 1, L_0x1c743d0, L_0x1c75670, C4<1>, C4<1>;
L_0x1c74500 .delay (20000,20000,20000) L_0x1c74500/d;
L_0x1c74670/d .functor NOT 1, L_0x1c74500, C4<0>, C4<0>, C4<0>;
L_0x1c74670 .delay (10000,10000,10000) L_0x1c74670/d;
L_0x1c74780/d .functor NOT 1, L_0x1c75670, C4<0>, C4<0>, C4<0>;
L_0x1c74780 .delay (10000,10000,10000) L_0x1c74780/d;
L_0x1c74840/d .functor NAND 1, L_0x1c73c50, L_0x1c74780, C4<1>, C4<1>;
L_0x1c74840 .delay (20000,20000,20000) L_0x1c74840/d;
L_0x1c74990/d .functor NOT 1, L_0x1c74840, C4<0>, C4<0>, C4<0>;
L_0x1c74990 .delay (10000,10000,10000) L_0x1c74990/d;
L_0x1c74a80/d .functor NOR 1, L_0x1c74990, L_0x1c74670, C4<0>, C4<0>;
L_0x1c74a80 .delay (20000,20000,20000) L_0x1c74a80/d;
L_0x1c74c20/d .functor NOT 1, L_0x1c74a80, C4<0>, C4<0>, C4<0>;
L_0x1c74c20 .delay (10000,10000,10000) L_0x1c74c20/d;
v0x1935730_0 .net "and_in0ncom", 0 0, L_0x1c74990; 1 drivers
v0x19357f0_0 .net "and_in1com", 0 0, L_0x1c74670; 1 drivers
v0x1935890_0 .alias "in0", 0 0, v0x1937200_0;
v0x1935930_0 .alias "in1", 0 0, v0x19372e0_0;
v0x19359b0_0 .net "nand_in0ncom", 0 0, L_0x1c74840; 1 drivers
v0x1935a50_0 .net "nand_in1com", 0 0, L_0x1c74500; 1 drivers
v0x1935af0_0 .net "ncom", 0 0, L_0x1c74780; 1 drivers
v0x1935b90_0 .net "nor_wire", 0 0, L_0x1c74a80; 1 drivers
v0x1935c30_0 .alias "result", 0 0, v0x1937360_0;
v0x1935cb0_0 .alias "sel0", 0 0, v0x19370d0_0;
S_0x1934f10 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1934e20;
 .timescale -9 -12;
L_0x1c74d50/d .functor NAND 1, C4<0>, L_0x1c757a0, C4<1>, C4<1>;
L_0x1c74d50 .delay (20000,20000,20000) L_0x1c74d50/d;
L_0x1c74ed0/d .functor NOT 1, L_0x1c74d50, C4<0>, C4<0>, C4<0>;
L_0x1c74ed0 .delay (10000,10000,10000) L_0x1c74ed0/d;
L_0x1c74fe0/d .functor NOT 1, L_0x1c757a0, C4<0>, C4<0>, C4<0>;
L_0x1c74fe0 .delay (10000,10000,10000) L_0x1c74fe0/d;
L_0x1c750a0/d .functor NAND 1, L_0x1c74c20, L_0x1c74fe0, C4<1>, C4<1>;
L_0x1c750a0 .delay (20000,20000,20000) L_0x1c750a0/d;
L_0x1c751f0/d .functor NOT 1, L_0x1c750a0, C4<0>, C4<0>, C4<0>;
L_0x1c751f0 .delay (10000,10000,10000) L_0x1c751f0/d;
L_0x1c752e0/d .functor NOR 1, L_0x1c751f0, L_0x1c74ed0, C4<0>, C4<0>;
L_0x1c752e0 .delay (20000,20000,20000) L_0x1c752e0/d;
L_0x1c75480/d .functor NOT 1, L_0x1c752e0, C4<0>, C4<0>, C4<0>;
L_0x1c75480 .delay (10000,10000,10000) L_0x1c75480/d;
v0x1935000_0 .net "and_in0ncom", 0 0, L_0x1c751f0; 1 drivers
v0x1935080_0 .net "and_in1com", 0 0, L_0x1c74ed0; 1 drivers
v0x1935120_0 .alias "in0", 0 0, v0x1937360_0;
v0x19351c0_0 .alias "in1", 0 0, v0x1936f20_0;
v0x1935240_0 .net "nand_in0ncom", 0 0, L_0x1c750a0; 1 drivers
v0x19352e0_0 .net "nand_in1com", 0 0, L_0x1c74d50; 1 drivers
v0x19353c0_0 .net "ncom", 0 0, L_0x1c74fe0; 1 drivers
v0x1935460_0 .net "nor_wire", 0 0, L_0x1c752e0; 1 drivers
v0x1935500_0 .alias "result", 0 0, v0x193b050_0;
v0x19355a0_0 .alias "sel0", 0 0, v0x1937150_0;
S_0x192e1a0 .scope generate, "ALU32[27]" "ALU32[27]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x192cb08 .param/l "i" 2 105, +C4<011011>;
S_0x192e2d0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x192e1a0;
 .timescale -9 -12;
L_0x1938910/d .functor NOT 1, L_0x1c75a40, C4<0>, C4<0>, C4<0>;
L_0x1938910 .delay (10000,10000,10000) L_0x1938910/d;
v0x1934100_0 .net "carryin", 0 0, L_0x1c75ae0; 1 drivers
v0x19341a0_0 .net "carryout", 0 0, L_0x1c77300; 1 drivers
v0x1934220_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x19342a0_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x1934320_0 .net "notB", 0 0, L_0x1938910; 1 drivers
v0x19343a0_0 .net "operandA", 0 0, L_0x1c6fed0; 1 drivers
v0x1934420_0 .net "operandB", 0 0, L_0x1c75a40; 1 drivers
v0x1934530_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19345b0_0 .net "result", 0 0, L_0x1c7ad30; 1 drivers
v0x1934680_0 .net "trueB", 0 0, L_0x1c76280; 1 drivers
v0x1934760_0 .net "wAddSub", 0 0, L_0x1c76c40; 1 drivers
v0x1934870_0 .net "wNandAnd", 0 0, L_0x1c783c0; 1 drivers
v0x19349f0_0 .net "wNorOr", 0 0, L_0x1c78e00; 1 drivers
v0x1934b00_0 .net "wXor", 0 0, L_0x1c77960; 1 drivers
L_0x1c7ae60 .part v0x1a11260_0, 0, 1;
L_0x1c7af20 .part v0x1a11260_0, 1, 1;
L_0x1c7b050 .part v0x1a11260_0, 2, 1;
S_0x1933930 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x192e2d0;
 .timescale -9 -12;
L_0x1936ec0/d .functor NAND 1, L_0x1938910, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1936ec0 .delay (20000,20000,20000) L_0x1936ec0/d;
L_0x1c75e60/d .functor NOT 1, L_0x1936ec0, C4<0>, C4<0>, C4<0>;
L_0x1c75e60 .delay (10000,10000,10000) L_0x1c75e60/d;
L_0x1c75ec0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c75ec0 .delay (10000,10000,10000) L_0x1c75ec0/d;
L_0x1c75f20/d .functor NAND 1, L_0x1c75a40, L_0x1c75ec0, C4<1>, C4<1>;
L_0x1c75f20 .delay (20000,20000,20000) L_0x1c75f20/d;
L_0x1c76010/d .functor NOT 1, L_0x1c75f20, C4<0>, C4<0>, C4<0>;
L_0x1c76010 .delay (10000,10000,10000) L_0x1c76010/d;
L_0x1c76100/d .functor NOR 1, L_0x1c76010, L_0x1c75e60, C4<0>, C4<0>;
L_0x1c76100 .delay (20000,20000,20000) L_0x1c76100/d;
L_0x1c76280/d .functor NOT 1, L_0x1c76100, C4<0>, C4<0>, C4<0>;
L_0x1c76280 .delay (10000,10000,10000) L_0x1c76280/d;
v0x1933a20_0 .net "and_in0ncom", 0 0, L_0x1c76010; 1 drivers
v0x1933ae0_0 .net "and_in1com", 0 0, L_0x1c75e60; 1 drivers
v0x1933b80_0 .alias "in0", 0 0, v0x1934420_0;
v0x1933c00_0 .alias "in1", 0 0, v0x1934320_0;
v0x1933c80_0 .net "nand_in0ncom", 0 0, L_0x1c75f20; 1 drivers
v0x1933d20_0 .net "nand_in1com", 0 0, L_0x1936ec0; 1 drivers
v0x1933dc0_0 .net "ncom", 0 0, L_0x1c75ec0; 1 drivers
v0x1933e60_0 .net "nor_wire", 0 0, L_0x1c76100; 1 drivers
v0x1933f50_0 .alias "result", 0 0, v0x1934680_0;
v0x1934020_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x1932640 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x192e2d0;
 .timescale -9 -12;
L_0x1c76d70/d .functor NAND 1, L_0x1c6fed0, L_0x1c76280, C4<1>, C4<1>;
L_0x1c76d70 .delay (20000,20000,20000) L_0x1c76d70/d;
L_0x1c76f00/d .functor NOT 1, L_0x1c76d70, C4<0>, C4<0>, C4<0>;
L_0x1c76f00 .delay (10000,10000,10000) L_0x1c76f00/d;
L_0x1c76ff0/d .functor NAND 1, L_0x1c75ae0, L_0x1c76720, C4<1>, C4<1>;
L_0x1c76ff0 .delay (20000,20000,20000) L_0x1c76ff0/d;
L_0x1c770b0/d .functor NOT 1, L_0x1c76ff0, C4<0>, C4<0>, C4<0>;
L_0x1c770b0 .delay (10000,10000,10000) L_0x1c770b0/d;
L_0x1c771c0/d .functor NOR 1, L_0x1c770b0, L_0x1c76f00, C4<0>, C4<0>;
L_0x1c771c0 .delay (20000,20000,20000) L_0x1c771c0/d;
L_0x1c77300/d .functor NOT 1, L_0x1c771c0, C4<0>, C4<0>, C4<0>;
L_0x1c77300 .delay (10000,10000,10000) L_0x1c77300/d;
v0x1933220_0 .alias "a", 0 0, v0x19343a0_0;
v0x1933330_0 .net "and_ab", 0 0, L_0x1c76f00; 1 drivers
v0x19333d0_0 .net "and_xor_ab_c", 0 0, L_0x1c770b0; 1 drivers
v0x1933470_0 .alias "b", 0 0, v0x1934680_0;
v0x19334f0_0 .alias "carryin", 0 0, v0x1934100_0;
v0x1933570_0 .alias "carryout", 0 0, v0x19341a0_0;
v0x1933630_0 .net "nand_ab", 0 0, L_0x1c76d70; 1 drivers
v0x19336b0_0 .net "nand_xor_ab_c", 0 0, L_0x1c76ff0; 1 drivers
v0x1933730_0 .net "nco", 0 0, L_0x1c771c0; 1 drivers
v0x19337d0_0 .alias "sum", 0 0, v0x1934760_0;
v0x19338b0_0 .net "xor_ab", 0 0, L_0x1c76720; 1 drivers
S_0x1932cd0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1932640;
 .timescale -9 -12;
L_0x1c763b0/d .functor NAND 1, L_0x1c6fed0, L_0x1c76280, C4<1>, C4<1>;
L_0x1c763b0 .delay (20000,20000,20000) L_0x1c763b0/d;
L_0x1c76450/d .functor NOR 1, L_0x1c6fed0, L_0x1c76280, C4<0>, C4<0>;
L_0x1c76450 .delay (20000,20000,20000) L_0x1c76450/d;
L_0x1c764f0/d .functor NOT 1, L_0x1c76450, C4<0>, C4<0>, C4<0>;
L_0x1c764f0 .delay (10000,10000,10000) L_0x1c764f0/d;
L_0x1c765e0/d .functor NAND 1, L_0x1c764f0, L_0x1c763b0, C4<1>, C4<1>;
L_0x1c765e0 .delay (20000,20000,20000) L_0x1c765e0/d;
L_0x1c76720/d .functor NOT 1, L_0x1c765e0, C4<0>, C4<0>, C4<0>;
L_0x1c76720 .delay (10000,10000,10000) L_0x1c76720/d;
v0x1932dc0_0 .alias "a", 0 0, v0x19343a0_0;
v0x1932e60_0 .alias "b", 0 0, v0x1934680_0;
v0x1932f00_0 .net "nand_ab", 0 0, L_0x1c763b0; 1 drivers
v0x1932fa0_0 .net "nor_ab", 0 0, L_0x1c76450; 1 drivers
v0x1933020_0 .net "nxor_ab", 0 0, L_0x1c765e0; 1 drivers
v0x19330c0_0 .net "or_ab", 0 0, L_0x1c764f0; 1 drivers
v0x19331a0_0 .alias "result", 0 0, v0x19338b0_0;
S_0x1932730 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1932640;
 .timescale -9 -12;
L_0x1c76810/d .functor NAND 1, L_0x1c76720, L_0x1c75ae0, C4<1>, C4<1>;
L_0x1c76810 .delay (20000,20000,20000) L_0x1c76810/d;
L_0x1c76940/d .functor NOR 1, L_0x1c76720, L_0x1c75ae0, C4<0>, C4<0>;
L_0x1c76940 .delay (20000,20000,20000) L_0x1c76940/d;
L_0x1c76a70/d .functor NOT 1, L_0x1c76940, C4<0>, C4<0>, C4<0>;
L_0x1c76a70 .delay (10000,10000,10000) L_0x1c76a70/d;
L_0x1c76b30/d .functor NAND 1, L_0x1c76a70, L_0x1c76810, C4<1>, C4<1>;
L_0x1c76b30 .delay (20000,20000,20000) L_0x1c76b30/d;
L_0x1c76c40/d .functor NOT 1, L_0x1c76b30, C4<0>, C4<0>, C4<0>;
L_0x1c76c40 .delay (10000,10000,10000) L_0x1c76c40/d;
v0x1932820_0 .alias "a", 0 0, v0x19338b0_0;
v0x19328c0_0 .alias "b", 0 0, v0x1934100_0;
v0x1932960_0 .net "nand_ab", 0 0, L_0x1c76810; 1 drivers
v0x1932a00_0 .net "nor_ab", 0 0, L_0x1c76940; 1 drivers
v0x1932a80_0 .net "nxor_ab", 0 0, L_0x1c76b30; 1 drivers
v0x1932b20_0 .net "or_ab", 0 0, L_0x1c76a70; 1 drivers
v0x1932c00_0 .alias "result", 0 0, v0x1934760_0;
S_0x19320f0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x192e2d0;
 .timescale -9 -12;
L_0x1c774c0/d .functor NAND 1, L_0x1c6fed0, L_0x1c75a40, C4<1>, C4<1>;
L_0x1c774c0 .delay (20000,20000,20000) L_0x1c774c0/d;
L_0x1c775a0/d .functor NOR 1, L_0x1c6fed0, L_0x1c75a40, C4<0>, C4<0>;
L_0x1c775a0 .delay (20000,20000,20000) L_0x1c775a0/d;
L_0x1c77730/d .functor NOT 1, L_0x1c775a0, C4<0>, C4<0>, C4<0>;
L_0x1c77730 .delay (10000,10000,10000) L_0x1c77730/d;
L_0x1c77820/d .functor NAND 1, L_0x1c77730, L_0x1c774c0, C4<1>, C4<1>;
L_0x1c77820 .delay (20000,20000,20000) L_0x1c77820/d;
L_0x1c77960/d .functor NOT 1, L_0x1c77820, C4<0>, C4<0>, C4<0>;
L_0x1c77960 .delay (10000,10000,10000) L_0x1c77960/d;
v0x19321e0_0 .alias "a", 0 0, v0x19343a0_0;
v0x1932260_0 .alias "b", 0 0, v0x1934420_0;
v0x1932330_0 .net "nand_ab", 0 0, L_0x1c774c0; 1 drivers
v0x19323b0_0 .net "nor_ab", 0 0, L_0x1c775a0; 1 drivers
v0x1932430_0 .net "nxor_ab", 0 0, L_0x1c77820; 1 drivers
v0x19324b0_0 .net "or_ab", 0 0, L_0x1c77730; 1 drivers
v0x1932570_0 .alias "result", 0 0, v0x1934b00_0;
S_0x1931580 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x192e2d0;
 .timescale -9 -12;
L_0x1c77ab0/d .functor NAND 1, L_0x1c6fed0, L_0x1c75a40, C4<1>, C4<1>;
L_0x1c77ab0 .delay (20000,20000,20000) L_0x1c77ab0/d;
L_0x1c77c00/d .functor NOT 1, L_0x1c77ab0, C4<0>, C4<0>, C4<0>;
L_0x1c77c00 .delay (10000,10000,10000) L_0x1c77c00/d;
v0x1931d70_0 .alias "a", 0 0, v0x19343a0_0;
v0x1931e10_0 .net "and_ab", 0 0, L_0x1c77c00; 1 drivers
v0x1931e90_0 .alias "b", 0 0, v0x1934420_0;
v0x1931f10_0 .net "nand_ab", 0 0, L_0x1c77ab0; 1 drivers
v0x1931ff0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1932070_0 .alias "result", 0 0, v0x1934870_0;
S_0x1931670 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1931580;
 .timescale -9 -12;
L_0x1c77d30/d .functor NAND 1, L_0x1c77c00, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c77d30 .delay (20000,20000,20000) L_0x1c77d30/d;
L_0x1c77e10/d .functor NOT 1, L_0x1c77d30, C4<0>, C4<0>, C4<0>;
L_0x1c77e10 .delay (10000,10000,10000) L_0x1c77e10/d;
L_0x1c77f20/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c77f20 .delay (10000,10000,10000) L_0x1c77f20/d;
L_0x1c77fe0/d .functor NAND 1, L_0x1c77ab0, L_0x1c77f20, C4<1>, C4<1>;
L_0x1c77fe0 .delay (20000,20000,20000) L_0x1c77fe0/d;
L_0x1c78130/d .functor NOT 1, L_0x1c77fe0, C4<0>, C4<0>, C4<0>;
L_0x1c78130 .delay (10000,10000,10000) L_0x1c78130/d;
L_0x1c78220/d .functor NOR 1, L_0x1c78130, L_0x1c77e10, C4<0>, C4<0>;
L_0x1c78220 .delay (20000,20000,20000) L_0x1c78220/d;
L_0x1c783c0/d .functor NOT 1, L_0x1c78220, C4<0>, C4<0>, C4<0>;
L_0x1c783c0 .delay (10000,10000,10000) L_0x1c783c0/d;
v0x1924bc0_0 .net "and_in0ncom", 0 0, L_0x1c78130; 1 drivers
v0x1931760_0 .net "and_in1com", 0 0, L_0x1c77e10; 1 drivers
v0x19317e0_0 .alias "in0", 0 0, v0x1931f10_0;
v0x1931880_0 .alias "in1", 0 0, v0x1931e10_0;
v0x1931900_0 .net "nand_in0ncom", 0 0, L_0x1c77fe0; 1 drivers
v0x19319a0_0 .net "nand_in1com", 0 0, L_0x1c77d30; 1 drivers
v0x1931a80_0 .net "ncom", 0 0, L_0x1c77f20; 1 drivers
v0x1931b20_0 .net "nor_wire", 0 0, L_0x1c78220; 1 drivers
v0x1931bc0_0 .alias "result", 0 0, v0x1934870_0;
v0x1931c90_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1930950 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x192e2d0;
 .timescale -9 -12;
L_0x1c784f0/d .functor NOR 1, L_0x1c6fed0, L_0x1c75a40, C4<0>, C4<0>;
L_0x1c784f0 .delay (20000,20000,20000) L_0x1c784f0/d;
L_0x1c78640/d .functor NOT 1, L_0x1c784f0, C4<0>, C4<0>, C4<0>;
L_0x1c78640 .delay (10000,10000,10000) L_0x1c78640/d;
v0x19310d0_0 .alias "a", 0 0, v0x19343a0_0;
v0x1931150_0 .alias "b", 0 0, v0x1934420_0;
v0x19311f0_0 .net "nor_ab", 0 0, L_0x1c784f0; 1 drivers
v0x1931270_0 .net "or_ab", 0 0, L_0x1c78640; 1 drivers
v0x19312f0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1924b40_0 .alias "result", 0 0, v0x19349f0_0;
S_0x1930a40 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1930950;
 .timescale -9 -12;
L_0x1c78770/d .functor NAND 1, L_0x1c78640, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c78770 .delay (20000,20000,20000) L_0x1c78770/d;
L_0x1c78850/d .functor NOT 1, L_0x1c78770, C4<0>, C4<0>, C4<0>;
L_0x1c78850 .delay (10000,10000,10000) L_0x1c78850/d;
L_0x1c78960/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c78960 .delay (10000,10000,10000) L_0x1c78960/d;
L_0x1c78a20/d .functor NAND 1, L_0x1c784f0, L_0x1c78960, C4<1>, C4<1>;
L_0x1c78a20 .delay (20000,20000,20000) L_0x1c78a20/d;
L_0x1c78b70/d .functor NOT 1, L_0x1c78a20, C4<0>, C4<0>, C4<0>;
L_0x1c78b70 .delay (10000,10000,10000) L_0x1c78b70/d;
L_0x1c78c60/d .functor NOR 1, L_0x1c78b70, L_0x1c78850, C4<0>, C4<0>;
L_0x1c78c60 .delay (20000,20000,20000) L_0x1c78c60/d;
L_0x1c78e00/d .functor NOT 1, L_0x1c78c60, C4<0>, C4<0>, C4<0>;
L_0x1c78e00 .delay (10000,10000,10000) L_0x1c78e00/d;
v0x1930b30_0 .net "and_in0ncom", 0 0, L_0x1c78b70; 1 drivers
v0x1930bb0_0 .net "and_in1com", 0 0, L_0x1c78850; 1 drivers
v0x1930c30_0 .alias "in0", 0 0, v0x19311f0_0;
v0x1930cb0_0 .alias "in1", 0 0, v0x1931270_0;
v0x1930d30_0 .net "nand_in0ncom", 0 0, L_0x1c78a20; 1 drivers
v0x1930db0_0 .net "nand_in1com", 0 0, L_0x1c78770; 1 drivers
v0x1930e30_0 .net "ncom", 0 0, L_0x1c78960; 1 drivers
v0x1930eb0_0 .net "nor_wire", 0 0, L_0x1c78c60; 1 drivers
v0x1930f80_0 .alias "result", 0 0, v0x19349f0_0;
v0x1931050_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x192e3c0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x192e2d0;
 .timescale -9 -12;
v0x19301d0_0 .alias "in0", 0 0, v0x1934760_0;
v0x1930250_0 .alias "in1", 0 0, v0x1934b00_0;
v0x1930300_0 .alias "in2", 0 0, v0x1934870_0;
v0x19303b0_0 .alias "in3", 0 0, v0x19349f0_0;
v0x1930490_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1930540_0 .alias "result", 0 0, v0x19345b0_0;
v0x19305c0_0 .net "sel0", 0 0, L_0x1c7ae60; 1 drivers
v0x1930640_0 .net "sel1", 0 0, L_0x1c7af20; 1 drivers
v0x19306c0_0 .net "sel2", 0 0, L_0x1c7b050; 1 drivers
v0x1930770_0 .net "w0", 0 0, L_0x1c795c0; 1 drivers
v0x1930850_0 .net "w1", 0 0, L_0x1c79d40; 1 drivers
v0x19308d0_0 .net "w2", 0 0, L_0x1c7a4d0; 1 drivers
S_0x192fa80 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x192e3c0;
 .timescale -9 -12;
L_0x1c78f30/d .functor NAND 1, L_0x1c77960, L_0x1c7ae60, C4<1>, C4<1>;
L_0x1c78f30 .delay (20000,20000,20000) L_0x1c78f30/d;
L_0x1c79010/d .functor NOT 1, L_0x1c78f30, C4<0>, C4<0>, C4<0>;
L_0x1c79010 .delay (10000,10000,10000) L_0x1c79010/d;
L_0x1c79120/d .functor NOT 1, L_0x1c7ae60, C4<0>, C4<0>, C4<0>;
L_0x1c79120 .delay (10000,10000,10000) L_0x1c79120/d;
L_0x1c79270/d .functor NAND 1, L_0x1c76c40, L_0x1c79120, C4<1>, C4<1>;
L_0x1c79270 .delay (20000,20000,20000) L_0x1c79270/d;
L_0x1c79330/d .functor NOT 1, L_0x1c79270, C4<0>, C4<0>, C4<0>;
L_0x1c79330 .delay (10000,10000,10000) L_0x1c79330/d;
L_0x1c79420/d .functor NOR 1, L_0x1c79330, L_0x1c79010, C4<0>, C4<0>;
L_0x1c79420 .delay (20000,20000,20000) L_0x1c79420/d;
L_0x1c795c0/d .functor NOT 1, L_0x1c79420, C4<0>, C4<0>, C4<0>;
L_0x1c795c0 .delay (10000,10000,10000) L_0x1c795c0/d;
v0x192fb70_0 .net "and_in0ncom", 0 0, L_0x1c79330; 1 drivers
v0x192fc30_0 .net "and_in1com", 0 0, L_0x1c79010; 1 drivers
v0x192fcd0_0 .alias "in0", 0 0, v0x1934760_0;
v0x192fd70_0 .alias "in1", 0 0, v0x1934b00_0;
v0x192fdf0_0 .net "nand_in0ncom", 0 0, L_0x1c79270; 1 drivers
v0x192fe90_0 .net "nand_in1com", 0 0, L_0x1c78f30; 1 drivers
v0x192ff30_0 .net "ncom", 0 0, L_0x1c79120; 1 drivers
v0x192ffd0_0 .net "nor_wire", 0 0, L_0x1c79420; 1 drivers
v0x1930070_0 .alias "result", 0 0, v0x1930770_0;
v0x19300f0_0 .alias "sel0", 0 0, v0x19305c0_0;
S_0x192f330 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x192e3c0;
 .timescale -9 -12;
L_0x1c796f0/d .functor NAND 1, L_0x1c78e00, L_0x1c7ae60, C4<1>, C4<1>;
L_0x1c796f0 .delay (20000,20000,20000) L_0x1c796f0/d;
L_0x1c797d0/d .functor NOT 1, L_0x1c796f0, C4<0>, C4<0>, C4<0>;
L_0x1c797d0 .delay (10000,10000,10000) L_0x1c797d0/d;
L_0x1c798e0/d .functor NOT 1, L_0x1c7ae60, C4<0>, C4<0>, C4<0>;
L_0x1c798e0 .delay (10000,10000,10000) L_0x1c798e0/d;
L_0x1c799a0/d .functor NAND 1, L_0x1c783c0, L_0x1c798e0, C4<1>, C4<1>;
L_0x1c799a0 .delay (20000,20000,20000) L_0x1c799a0/d;
L_0x1c79ab0/d .functor NOT 1, L_0x1c799a0, C4<0>, C4<0>, C4<0>;
L_0x1c79ab0 .delay (10000,10000,10000) L_0x1c79ab0/d;
L_0x1c79ba0/d .functor NOR 1, L_0x1c79ab0, L_0x1c797d0, C4<0>, C4<0>;
L_0x1c79ba0 .delay (20000,20000,20000) L_0x1c79ba0/d;
L_0x1c79d40/d .functor NOT 1, L_0x1c79ba0, C4<0>, C4<0>, C4<0>;
L_0x1c79d40 .delay (10000,10000,10000) L_0x1c79d40/d;
v0x192f420_0 .net "and_in0ncom", 0 0, L_0x1c79ab0; 1 drivers
v0x192f4e0_0 .net "and_in1com", 0 0, L_0x1c797d0; 1 drivers
v0x192f580_0 .alias "in0", 0 0, v0x1934870_0;
v0x192f620_0 .alias "in1", 0 0, v0x19349f0_0;
v0x192f6a0_0 .net "nand_in0ncom", 0 0, L_0x1c799a0; 1 drivers
v0x192f740_0 .net "nand_in1com", 0 0, L_0x1c796f0; 1 drivers
v0x192f7e0_0 .net "ncom", 0 0, L_0x1c798e0; 1 drivers
v0x192f880_0 .net "nor_wire", 0 0, L_0x1c79ba0; 1 drivers
v0x192f920_0 .alias "result", 0 0, v0x1930850_0;
v0x192f9a0_0 .alias "sel0", 0 0, v0x19305c0_0;
S_0x192ebe0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x192e3c0;
 .timescale -9 -12;
L_0x1c79e70/d .functor NAND 1, L_0x1c79d40, L_0x1c7af20, C4<1>, C4<1>;
L_0x1c79e70 .delay (20000,20000,20000) L_0x1c79e70/d;
L_0x1930430/d .functor NOT 1, L_0x1c79e70, C4<0>, C4<0>, C4<0>;
L_0x1930430 .delay (10000,10000,10000) L_0x1930430/d;
L_0x1c7a070/d .functor NOT 1, L_0x1c7af20, C4<0>, C4<0>, C4<0>;
L_0x1c7a070 .delay (10000,10000,10000) L_0x1c7a070/d;
L_0x1c7a110/d .functor NAND 1, L_0x1c795c0, L_0x1c7a070, C4<1>, C4<1>;
L_0x1c7a110 .delay (20000,20000,20000) L_0x1c7a110/d;
L_0x1c7a240/d .functor NOT 1, L_0x1c7a110, C4<0>, C4<0>, C4<0>;
L_0x1c7a240 .delay (10000,10000,10000) L_0x1c7a240/d;
L_0x1c7a330/d .functor NOR 1, L_0x1c7a240, L_0x1930430, C4<0>, C4<0>;
L_0x1c7a330 .delay (20000,20000,20000) L_0x1c7a330/d;
L_0x1c7a4d0/d .functor NOT 1, L_0x1c7a330, C4<0>, C4<0>, C4<0>;
L_0x1c7a4d0 .delay (10000,10000,10000) L_0x1c7a4d0/d;
v0x192ecd0_0 .net "and_in0ncom", 0 0, L_0x1c7a240; 1 drivers
v0x192ed90_0 .net "and_in1com", 0 0, L_0x1930430; 1 drivers
v0x192ee30_0 .alias "in0", 0 0, v0x1930770_0;
v0x192eed0_0 .alias "in1", 0 0, v0x1930850_0;
v0x192ef50_0 .net "nand_in0ncom", 0 0, L_0x1c7a110; 1 drivers
v0x192eff0_0 .net "nand_in1com", 0 0, L_0x1c79e70; 1 drivers
v0x192f090_0 .net "ncom", 0 0, L_0x1c7a070; 1 drivers
v0x192f130_0 .net "nor_wire", 0 0, L_0x1c7a330; 1 drivers
v0x192f1d0_0 .alias "result", 0 0, v0x19308d0_0;
v0x192f250_0 .alias "sel0", 0 0, v0x1930640_0;
S_0x192e4b0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x192e3c0;
 .timescale -9 -12;
L_0x1c7a600/d .functor NAND 1, C4<0>, L_0x1c7b050, C4<1>, C4<1>;
L_0x1c7a600 .delay (20000,20000,20000) L_0x1c7a600/d;
L_0x1c7a780/d .functor NOT 1, L_0x1c7a600, C4<0>, C4<0>, C4<0>;
L_0x1c7a780 .delay (10000,10000,10000) L_0x1c7a780/d;
L_0x1c7a890/d .functor NOT 1, L_0x1c7b050, C4<0>, C4<0>, C4<0>;
L_0x1c7a890 .delay (10000,10000,10000) L_0x1c7a890/d;
L_0x1c7a950/d .functor NAND 1, L_0x1c7a4d0, L_0x1c7a890, C4<1>, C4<1>;
L_0x1c7a950 .delay (20000,20000,20000) L_0x1c7a950/d;
L_0x1c7aaa0/d .functor NOT 1, L_0x1c7a950, C4<0>, C4<0>, C4<0>;
L_0x1c7aaa0 .delay (10000,10000,10000) L_0x1c7aaa0/d;
L_0x1c7ab90/d .functor NOR 1, L_0x1c7aaa0, L_0x1c7a780, C4<0>, C4<0>;
L_0x1c7ab90 .delay (20000,20000,20000) L_0x1c7ab90/d;
L_0x1c7ad30/d .functor NOT 1, L_0x1c7ab90, C4<0>, C4<0>, C4<0>;
L_0x1c7ad30 .delay (10000,10000,10000) L_0x1c7ad30/d;
v0x192e5a0_0 .net "and_in0ncom", 0 0, L_0x1c7aaa0; 1 drivers
v0x192e620_0 .net "and_in1com", 0 0, L_0x1c7a780; 1 drivers
v0x192e6c0_0 .alias "in0", 0 0, v0x19308d0_0;
v0x192e760_0 .alias "in1", 0 0, v0x1930490_0;
v0x192e7e0_0 .net "nand_in0ncom", 0 0, L_0x1c7a950; 1 drivers
v0x192e880_0 .net "nand_in1com", 0 0, L_0x1c7a600; 1 drivers
v0x192e960_0 .net "ncom", 0 0, L_0x1c7a890; 1 drivers
v0x192ea00_0 .net "nor_wire", 0 0, L_0x1c7ab90; 1 drivers
v0x192eaa0_0 .alias "result", 0 0, v0x19345b0_0;
v0x192eb40_0 .alias "sel0", 0 0, v0x19306c0_0;
S_0x19277b0 .scope generate, "ALU32[28]" "ALU32[28]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x1926158 .param/l "i" 2 105, +C4<011100>;
S_0x19278e0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x19277b0;
 .timescale -9 -12;
L_0x1c75b80/d .functor NOT 1, L_0x1c7b580, C4<0>, C4<0>, C4<0>;
L_0x1c75b80 .delay (10000,10000,10000) L_0x1c75b80/d;
v0x192d6a0_0 .net "carryin", 0 0, L_0x1c7b620; 1 drivers
v0x192d740_0 .net "carryout", 0 0, L_0x1c7ce20; 1 drivers
v0x192d7c0_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x192d840_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x192d8c0_0 .net "notB", 0 0, L_0x1c75b80; 1 drivers
v0x192d940_0 .net "operandA", 0 0, L_0x1c7b4e0; 1 drivers
v0x192d9c0_0 .net "operandB", 0 0, L_0x1c7b580; 1 drivers
v0x192dad0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x192db50_0 .net "result", 0 0, L_0x1c80910; 1 drivers
v0x192dc20_0 .net "trueB", 0 0, L_0x1c7bc00; 1 drivers
v0x192dd00_0 .net "wAddSub", 0 0, L_0x1c7c720; 1 drivers
v0x192de10_0 .net "wNandAnd", 0 0, L_0x1c7dee0; 1 drivers
v0x192df90_0 .net "wNorOr", 0 0, L_0x1c7e920; 1 drivers
v0x192e0a0_0 .net "wXor", 0 0, L_0x1c7d480; 1 drivers
L_0x1c80a40 .part v0x1a11260_0, 0, 1;
L_0x1c80b00 .part v0x1a11260_0, 1, 1;
L_0x1c80c30 .part v0x1a11260_0, 2, 1;
S_0x192ce40 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x19278e0;
 .timescale -9 -12;
L_0x1c75c80/d .functor NAND 1, L_0x1c75b80, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c75c80 .delay (20000,20000,20000) L_0x1c75c80/d;
L_0x1c75d60/d .functor NOT 1, L_0x1c75c80, C4<0>, C4<0>, C4<0>;
L_0x1c75d60 .delay (10000,10000,10000) L_0x1c75d60/d;
L_0x1c7b880/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c7b880 .delay (10000,10000,10000) L_0x1c7b880/d;
L_0x1c7b8e0/d .functor NAND 1, L_0x1c7b580, L_0x1c7b880, C4<1>, C4<1>;
L_0x1c7b8e0 .delay (20000,20000,20000) L_0x1c7b8e0/d;
L_0x1c7b990/d .functor NOT 1, L_0x1c7b8e0, C4<0>, C4<0>, C4<0>;
L_0x1c7b990 .delay (10000,10000,10000) L_0x1c7b990/d;
L_0x1c7ba80/d .functor NOR 1, L_0x1c7b990, L_0x1c75d60, C4<0>, C4<0>;
L_0x1c7ba80 .delay (20000,20000,20000) L_0x1c7ba80/d;
L_0x1c7bc00/d .functor NOT 1, L_0x1c7ba80, C4<0>, C4<0>, C4<0>;
L_0x1c7bc00 .delay (10000,10000,10000) L_0x1c7bc00/d;
v0x192cf30_0 .net "and_in0ncom", 0 0, L_0x1c7b990; 1 drivers
v0x192cff0_0 .net "and_in1com", 0 0, L_0x1c75d60; 1 drivers
v0x192d090_0 .alias "in0", 0 0, v0x192d9c0_0;
v0x192d110_0 .alias "in1", 0 0, v0x192d8c0_0;
v0x192d190_0 .net "nand_in0ncom", 0 0, L_0x1c7b8e0; 1 drivers
v0x192d230_0 .net "nand_in1com", 0 0, L_0x1c75c80; 1 drivers
v0x192d2d0_0 .net "ncom", 0 0, L_0x1c7b880; 1 drivers
v0x192d370_0 .net "nor_wire", 0 0, L_0x1c7ba80; 1 drivers
v0x192d460_0 .alias "result", 0 0, v0x192dc20_0;
v0x192d530_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x192bb50 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x19278e0;
 .timescale -9 -12;
L_0x1c7c830/d .functor NAND 1, L_0x1c7b4e0, L_0x1c7bc00, C4<1>, C4<1>;
L_0x1c7c830 .delay (20000,20000,20000) L_0x1c7c830/d;
L_0x1c7c9c0/d .functor NOT 1, L_0x1c7c830, C4<0>, C4<0>, C4<0>;
L_0x1c7c9c0 .delay (10000,10000,10000) L_0x1c7c9c0/d;
L_0x1c7cab0/d .functor NAND 1, L_0x1c7b620, L_0x1c7c180, C4<1>, C4<1>;
L_0x1c7cab0 .delay (20000,20000,20000) L_0x1c7cab0/d;
L_0x1c7cb70/d .functor NOT 1, L_0x1c7cab0, C4<0>, C4<0>, C4<0>;
L_0x1c7cb70 .delay (10000,10000,10000) L_0x1c7cb70/d;
L_0x1c7ccb0/d .functor NOR 1, L_0x1c7cb70, L_0x1c7c9c0, C4<0>, C4<0>;
L_0x1c7ccb0 .delay (20000,20000,20000) L_0x1c7ccb0/d;
L_0x1c7ce20/d .functor NOT 1, L_0x1c7ccb0, C4<0>, C4<0>, C4<0>;
L_0x1c7ce20 .delay (10000,10000,10000) L_0x1c7ce20/d;
v0x192c730_0 .alias "a", 0 0, v0x192d940_0;
v0x192c840_0 .net "and_ab", 0 0, L_0x1c7c9c0; 1 drivers
v0x192c8e0_0 .net "and_xor_ab_c", 0 0, L_0x1c7cb70; 1 drivers
v0x192c980_0 .alias "b", 0 0, v0x192dc20_0;
v0x192ca00_0 .alias "carryin", 0 0, v0x192d6a0_0;
v0x192ca80_0 .alias "carryout", 0 0, v0x192d740_0;
v0x192cb40_0 .net "nand_ab", 0 0, L_0x1c7c830; 1 drivers
v0x192cbc0_0 .net "nand_xor_ab_c", 0 0, L_0x1c7cab0; 1 drivers
v0x192cc40_0 .net "nco", 0 0, L_0x1c7ccb0; 1 drivers
v0x192cce0_0 .alias "sum", 0 0, v0x192dd00_0;
v0x192cdc0_0 .net "xor_ab", 0 0, L_0x1c7c180; 1 drivers
S_0x192c1e0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x192bb50;
 .timescale -9 -12;
L_0x1c7bd70/d .functor NAND 1, L_0x1c7b4e0, L_0x1c7bc00, C4<1>, C4<1>;
L_0x1c7bd70 .delay (20000,20000,20000) L_0x1c7bd70/d;
L_0x1c7be50/d .functor NOR 1, L_0x1c7b4e0, L_0x1c7bc00, C4<0>, C4<0>;
L_0x1c7be50 .delay (20000,20000,20000) L_0x1c7be50/d;
L_0x1c7bf10/d .functor NOT 1, L_0x1c7be50, C4<0>, C4<0>, C4<0>;
L_0x1c7bf10 .delay (10000,10000,10000) L_0x1c7bf10/d;
L_0x1c7c020/d .functor NAND 1, L_0x1c7bf10, L_0x1c7bd70, C4<1>, C4<1>;
L_0x1c7c020 .delay (20000,20000,20000) L_0x1c7c020/d;
L_0x1c7c180/d .functor NOT 1, L_0x1c7c020, C4<0>, C4<0>, C4<0>;
L_0x1c7c180 .delay (10000,10000,10000) L_0x1c7c180/d;
v0x192c2d0_0 .alias "a", 0 0, v0x192d940_0;
v0x192c370_0 .alias "b", 0 0, v0x192dc20_0;
v0x192c410_0 .net "nand_ab", 0 0, L_0x1c7bd70; 1 drivers
v0x192c4b0_0 .net "nor_ab", 0 0, L_0x1c7be50; 1 drivers
v0x192c530_0 .net "nxor_ab", 0 0, L_0x1c7c020; 1 drivers
v0x192c5d0_0 .net "or_ab", 0 0, L_0x1c7bf10; 1 drivers
v0x192c6b0_0 .alias "result", 0 0, v0x192cdc0_0;
S_0x192bc40 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x192bb50;
 .timescale -9 -12;
L_0x1c7c290/d .functor NAND 1, L_0x1c7c180, L_0x1c7b620, C4<1>, C4<1>;
L_0x1c7c290 .delay (20000,20000,20000) L_0x1c7c290/d;
L_0x1c7c400/d .functor NOR 1, L_0x1c7c180, L_0x1c7b620, C4<0>, C4<0>;
L_0x1c7c400 .delay (20000,20000,20000) L_0x1c7c400/d;
L_0x1c7c550/d .functor NOT 1, L_0x1c7c400, C4<0>, C4<0>, C4<0>;
L_0x1c7c550 .delay (10000,10000,10000) L_0x1c7c550/d;
L_0x1c7c610/d .functor NAND 1, L_0x1c7c550, L_0x1c7c290, C4<1>, C4<1>;
L_0x1c7c610 .delay (20000,20000,20000) L_0x1c7c610/d;
L_0x1c7c720/d .functor NOT 1, L_0x1c7c610, C4<0>, C4<0>, C4<0>;
L_0x1c7c720 .delay (10000,10000,10000) L_0x1c7c720/d;
v0x192bd30_0 .alias "a", 0 0, v0x192cdc0_0;
v0x192bdd0_0 .alias "b", 0 0, v0x192d6a0_0;
v0x192be70_0 .net "nand_ab", 0 0, L_0x1c7c290; 1 drivers
v0x192bf10_0 .net "nor_ab", 0 0, L_0x1c7c400; 1 drivers
v0x192bf90_0 .net "nxor_ab", 0 0, L_0x1c7c610; 1 drivers
v0x192c030_0 .net "or_ab", 0 0, L_0x1c7c550; 1 drivers
v0x192c110_0 .alias "result", 0 0, v0x192dd00_0;
S_0x192b600 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x19278e0;
 .timescale -9 -12;
L_0x1c7cfe0/d .functor NAND 1, L_0x1c7b4e0, L_0x1c7b580, C4<1>, C4<1>;
L_0x1c7cfe0 .delay (20000,20000,20000) L_0x1c7cfe0/d;
L_0x1c7d0c0/d .functor NOR 1, L_0x1c7b4e0, L_0x1c7b580, C4<0>, C4<0>;
L_0x1c7d0c0 .delay (20000,20000,20000) L_0x1c7d0c0/d;
L_0x1c7d250/d .functor NOT 1, L_0x1c7d0c0, C4<0>, C4<0>, C4<0>;
L_0x1c7d250 .delay (10000,10000,10000) L_0x1c7d250/d;
L_0x1c7d340/d .functor NAND 1, L_0x1c7d250, L_0x1c7cfe0, C4<1>, C4<1>;
L_0x1c7d340 .delay (20000,20000,20000) L_0x1c7d340/d;
L_0x1c7d480/d .functor NOT 1, L_0x1c7d340, C4<0>, C4<0>, C4<0>;
L_0x1c7d480 .delay (10000,10000,10000) L_0x1c7d480/d;
v0x192b6f0_0 .alias "a", 0 0, v0x192d940_0;
v0x192b770_0 .alias "b", 0 0, v0x192d9c0_0;
v0x192b840_0 .net "nand_ab", 0 0, L_0x1c7cfe0; 1 drivers
v0x192b8c0_0 .net "nor_ab", 0 0, L_0x1c7d0c0; 1 drivers
v0x192b940_0 .net "nxor_ab", 0 0, L_0x1c7d340; 1 drivers
v0x192b9c0_0 .net "or_ab", 0 0, L_0x1c7d250; 1 drivers
v0x192ba80_0 .alias "result", 0 0, v0x192e0a0_0;
S_0x192aa10 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x19278e0;
 .timescale -9 -12;
L_0x1c7d5d0/d .functor NAND 1, L_0x1c7b4e0, L_0x1c7b580, C4<1>, C4<1>;
L_0x1c7d5d0 .delay (20000,20000,20000) L_0x1c7d5d0/d;
L_0x1c7d720/d .functor NOT 1, L_0x1c7d5d0, C4<0>, C4<0>, C4<0>;
L_0x1c7d720 .delay (10000,10000,10000) L_0x1c7d720/d;
v0x192b280_0 .alias "a", 0 0, v0x192d940_0;
v0x192b320_0 .net "and_ab", 0 0, L_0x1c7d720; 1 drivers
v0x192b3a0_0 .alias "b", 0 0, v0x192d9c0_0;
v0x192b420_0 .net "nand_ab", 0 0, L_0x1c7d5d0; 1 drivers
v0x192b500_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x192b580_0 .alias "result", 0 0, v0x192de10_0;
S_0x192ab00 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x192aa10;
 .timescale -9 -12;
L_0x1c7d850/d .functor NAND 1, L_0x1c7d720, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c7d850 .delay (20000,20000,20000) L_0x1c7d850/d;
L_0x1c7d930/d .functor NOT 1, L_0x1c7d850, C4<0>, C4<0>, C4<0>;
L_0x1c7d930 .delay (10000,10000,10000) L_0x1c7d930/d;
L_0x1c7da40/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c7da40 .delay (10000,10000,10000) L_0x1c7da40/d;
L_0x1c7db00/d .functor NAND 1, L_0x1c7d5d0, L_0x1c7da40, C4<1>, C4<1>;
L_0x1c7db00 .delay (20000,20000,20000) L_0x1c7db00/d;
L_0x1c7dc50/d .functor NOT 1, L_0x1c7db00, C4<0>, C4<0>, C4<0>;
L_0x1c7dc50 .delay (10000,10000,10000) L_0x1c7dc50/d;
L_0x1c7dd40/d .functor NOR 1, L_0x1c7dc50, L_0x1c7d930, C4<0>, C4<0>;
L_0x1c7dd40 .delay (20000,20000,20000) L_0x1c7dd40/d;
L_0x1c7dee0/d .functor NOT 1, L_0x1c7dd40, C4<0>, C4<0>, C4<0>;
L_0x1c7dee0 .delay (10000,10000,10000) L_0x1c7dee0/d;
v0x192abf0_0 .net "and_in0ncom", 0 0, L_0x1c7dc50; 1 drivers
v0x192ac70_0 .net "and_in1com", 0 0, L_0x1c7d930; 1 drivers
v0x192acf0_0 .alias "in0", 0 0, v0x192b420_0;
v0x192ad90_0 .alias "in1", 0 0, v0x192b320_0;
v0x192ae10_0 .net "nand_in0ncom", 0 0, L_0x1c7db00; 1 drivers
v0x192aeb0_0 .net "nand_in1com", 0 0, L_0x1c7d850; 1 drivers
v0x192af90_0 .net "ncom", 0 0, L_0x1c7da40; 1 drivers
v0x192b030_0 .net "nor_wire", 0 0, L_0x1c7dd40; 1 drivers
v0x192b0d0_0 .alias "result", 0 0, v0x192de10_0;
v0x192b1a0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1929f70 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x19278e0;
 .timescale -9 -12;
L_0x1c7e010/d .functor NOR 1, L_0x1c7b4e0, L_0x1c7b580, C4<0>, C4<0>;
L_0x1c7e010 .delay (20000,20000,20000) L_0x1c7e010/d;
L_0x1c7e160/d .functor NOT 1, L_0x1c7e010, C4<0>, C4<0>, C4<0>;
L_0x1c7e160 .delay (10000,10000,10000) L_0x1c7e160/d;
v0x192a6f0_0 .alias "a", 0 0, v0x192d940_0;
v0x192a770_0 .alias "b", 0 0, v0x192d9c0_0;
v0x192a810_0 .net "nor_ab", 0 0, L_0x1c7e010; 1 drivers
v0x192a890_0 .net "or_ab", 0 0, L_0x1c7e160; 1 drivers
v0x192a910_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x192a990_0 .alias "result", 0 0, v0x192df90_0;
S_0x192a060 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1929f70;
 .timescale -9 -12;
L_0x1c7e290/d .functor NAND 1, L_0x1c7e160, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c7e290 .delay (20000,20000,20000) L_0x1c7e290/d;
L_0x1c7e370/d .functor NOT 1, L_0x1c7e290, C4<0>, C4<0>, C4<0>;
L_0x1c7e370 .delay (10000,10000,10000) L_0x1c7e370/d;
L_0x1c7e480/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c7e480 .delay (10000,10000,10000) L_0x1c7e480/d;
L_0x1c7e540/d .functor NAND 1, L_0x1c7e010, L_0x1c7e480, C4<1>, C4<1>;
L_0x1c7e540 .delay (20000,20000,20000) L_0x1c7e540/d;
L_0x1c7e690/d .functor NOT 1, L_0x1c7e540, C4<0>, C4<0>, C4<0>;
L_0x1c7e690 .delay (10000,10000,10000) L_0x1c7e690/d;
L_0x1c7e780/d .functor NOR 1, L_0x1c7e690, L_0x1c7e370, C4<0>, C4<0>;
L_0x1c7e780 .delay (20000,20000,20000) L_0x1c7e780/d;
L_0x1c7e920/d .functor NOT 1, L_0x1c7e780, C4<0>, C4<0>, C4<0>;
L_0x1c7e920 .delay (10000,10000,10000) L_0x1c7e920/d;
v0x192a150_0 .net "and_in0ncom", 0 0, L_0x1c7e690; 1 drivers
v0x192a1d0_0 .net "and_in1com", 0 0, L_0x1c7e370; 1 drivers
v0x192a250_0 .alias "in0", 0 0, v0x192a810_0;
v0x192a2d0_0 .alias "in1", 0 0, v0x192a890_0;
v0x192a350_0 .net "nand_in0ncom", 0 0, L_0x1c7e540; 1 drivers
v0x192a3d0_0 .net "nand_in1com", 0 0, L_0x1c7e290; 1 drivers
v0x192a450_0 .net "ncom", 0 0, L_0x1c7e480; 1 drivers
v0x192a4d0_0 .net "nor_wire", 0 0, L_0x1c7e780; 1 drivers
v0x192a5a0_0 .alias "result", 0 0, v0x192df90_0;
v0x192a670_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x19279d0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x19278e0;
 .timescale -9 -12;
v0x19297c0_0 .alias "in0", 0 0, v0x192dd00_0;
v0x1929870_0 .alias "in1", 0 0, v0x192e0a0_0;
v0x1929920_0 .alias "in2", 0 0, v0x192de10_0;
v0x19299d0_0 .alias "in3", 0 0, v0x192df90_0;
v0x1929ab0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1929b60_0 .alias "result", 0 0, v0x192db50_0;
v0x1929be0_0 .net "sel0", 0 0, L_0x1c80a40; 1 drivers
v0x1929c60_0 .net "sel1", 0 0, L_0x1c80b00; 1 drivers
v0x1929ce0_0 .net "sel2", 0 0, L_0x1c80c30; 1 drivers
v0x1929d90_0 .net "w0", 0 0, L_0x1c7f0e0; 1 drivers
v0x1929e70_0 .net "w1", 0 0, L_0x1c7f860; 1 drivers
v0x1929ef0_0 .net "w2", 0 0, L_0x1c800b0; 1 drivers
S_0x1929070 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x19279d0;
 .timescale -9 -12;
L_0x1c7ea50/d .functor NAND 1, L_0x1c7d480, L_0x1c80a40, C4<1>, C4<1>;
L_0x1c7ea50 .delay (20000,20000,20000) L_0x1c7ea50/d;
L_0x1c7eb30/d .functor NOT 1, L_0x1c7ea50, C4<0>, C4<0>, C4<0>;
L_0x1c7eb30 .delay (10000,10000,10000) L_0x1c7eb30/d;
L_0x1c7ec40/d .functor NOT 1, L_0x1c80a40, C4<0>, C4<0>, C4<0>;
L_0x1c7ec40 .delay (10000,10000,10000) L_0x1c7ec40/d;
L_0x1c7ed90/d .functor NAND 1, L_0x1c7c720, L_0x1c7ec40, C4<1>, C4<1>;
L_0x1c7ed90 .delay (20000,20000,20000) L_0x1c7ed90/d;
L_0x1c7ee50/d .functor NOT 1, L_0x1c7ed90, C4<0>, C4<0>, C4<0>;
L_0x1c7ee50 .delay (10000,10000,10000) L_0x1c7ee50/d;
L_0x1c7ef40/d .functor NOR 1, L_0x1c7ee50, L_0x1c7eb30, C4<0>, C4<0>;
L_0x1c7ef40 .delay (20000,20000,20000) L_0x1c7ef40/d;
L_0x1c7f0e0/d .functor NOT 1, L_0x1c7ef40, C4<0>, C4<0>, C4<0>;
L_0x1c7f0e0 .delay (10000,10000,10000) L_0x1c7f0e0/d;
v0x1929160_0 .net "and_in0ncom", 0 0, L_0x1c7ee50; 1 drivers
v0x1929220_0 .net "and_in1com", 0 0, L_0x1c7eb30; 1 drivers
v0x19292c0_0 .alias "in0", 0 0, v0x192dd00_0;
v0x1929360_0 .alias "in1", 0 0, v0x192e0a0_0;
v0x19293e0_0 .net "nand_in0ncom", 0 0, L_0x1c7ed90; 1 drivers
v0x1929480_0 .net "nand_in1com", 0 0, L_0x1c7ea50; 1 drivers
v0x1929520_0 .net "ncom", 0 0, L_0x1c7ec40; 1 drivers
v0x19295c0_0 .net "nor_wire", 0 0, L_0x1c7ef40; 1 drivers
v0x1929660_0 .alias "result", 0 0, v0x1929d90_0;
v0x19296e0_0 .alias "sel0", 0 0, v0x1929be0_0;
S_0x1928920 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x19279d0;
 .timescale -9 -12;
L_0x1c7f210/d .functor NAND 1, L_0x1c7e920, L_0x1c80a40, C4<1>, C4<1>;
L_0x1c7f210 .delay (20000,20000,20000) L_0x1c7f210/d;
L_0x1c7f2f0/d .functor NOT 1, L_0x1c7f210, C4<0>, C4<0>, C4<0>;
L_0x1c7f2f0 .delay (10000,10000,10000) L_0x1c7f2f0/d;
L_0x1c7f400/d .functor NOT 1, L_0x1c80a40, C4<0>, C4<0>, C4<0>;
L_0x1c7f400 .delay (10000,10000,10000) L_0x1c7f400/d;
L_0x1c7f4c0/d .functor NAND 1, L_0x1c7dee0, L_0x1c7f400, C4<1>, C4<1>;
L_0x1c7f4c0 .delay (20000,20000,20000) L_0x1c7f4c0/d;
L_0x1c7f5d0/d .functor NOT 1, L_0x1c7f4c0, C4<0>, C4<0>, C4<0>;
L_0x1c7f5d0 .delay (10000,10000,10000) L_0x1c7f5d0/d;
L_0x1c7f6c0/d .functor NOR 1, L_0x1c7f5d0, L_0x1c7f2f0, C4<0>, C4<0>;
L_0x1c7f6c0 .delay (20000,20000,20000) L_0x1c7f6c0/d;
L_0x1c7f860/d .functor NOT 1, L_0x1c7f6c0, C4<0>, C4<0>, C4<0>;
L_0x1c7f860 .delay (10000,10000,10000) L_0x1c7f860/d;
v0x1928a10_0 .net "and_in0ncom", 0 0, L_0x1c7f5d0; 1 drivers
v0x1928ad0_0 .net "and_in1com", 0 0, L_0x1c7f2f0; 1 drivers
v0x1928b70_0 .alias "in0", 0 0, v0x192de10_0;
v0x1928c10_0 .alias "in1", 0 0, v0x192df90_0;
v0x1928c90_0 .net "nand_in0ncom", 0 0, L_0x1c7f4c0; 1 drivers
v0x1928d30_0 .net "nand_in1com", 0 0, L_0x1c7f210; 1 drivers
v0x1928dd0_0 .net "ncom", 0 0, L_0x1c7f400; 1 drivers
v0x1928e70_0 .net "nor_wire", 0 0, L_0x1c7f6c0; 1 drivers
v0x1928f10_0 .alias "result", 0 0, v0x1929e70_0;
v0x1928f90_0 .alias "sel0", 0 0, v0x1929be0_0;
S_0x19281d0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x19279d0;
 .timescale -9 -12;
L_0x1c7f990/d .functor NAND 1, L_0x1c7f860, L_0x1c80b00, C4<1>, C4<1>;
L_0x1c7f990 .delay (20000,20000,20000) L_0x1c7f990/d;
L_0x1c7fb00/d .functor NOT 1, L_0x1c7f990, C4<0>, C4<0>, C4<0>;
L_0x1c7fb00 .delay (10000,10000,10000) L_0x1c7fb00/d;
L_0x1c7fc10/d .functor NOT 1, L_0x1c80b00, C4<0>, C4<0>, C4<0>;
L_0x1c7fc10 .delay (10000,10000,10000) L_0x1c7fc10/d;
L_0x1c7fcd0/d .functor NAND 1, L_0x1c7f0e0, L_0x1c7fc10, C4<1>, C4<1>;
L_0x1c7fcd0 .delay (20000,20000,20000) L_0x1c7fcd0/d;
L_0x1c7fe20/d .functor NOT 1, L_0x1c7fcd0, C4<0>, C4<0>, C4<0>;
L_0x1c7fe20 .delay (10000,10000,10000) L_0x1c7fe20/d;
L_0x1c7ff10/d .functor NOR 1, L_0x1c7fe20, L_0x1c7fb00, C4<0>, C4<0>;
L_0x1c7ff10 .delay (20000,20000,20000) L_0x1c7ff10/d;
L_0x1c800b0/d .functor NOT 1, L_0x1c7ff10, C4<0>, C4<0>, C4<0>;
L_0x1c800b0 .delay (10000,10000,10000) L_0x1c800b0/d;
v0x19282c0_0 .net "and_in0ncom", 0 0, L_0x1c7fe20; 1 drivers
v0x1928380_0 .net "and_in1com", 0 0, L_0x1c7fb00; 1 drivers
v0x1928420_0 .alias "in0", 0 0, v0x1929d90_0;
v0x19284c0_0 .alias "in1", 0 0, v0x1929e70_0;
v0x1928540_0 .net "nand_in0ncom", 0 0, L_0x1c7fcd0; 1 drivers
v0x19285e0_0 .net "nand_in1com", 0 0, L_0x1c7f990; 1 drivers
v0x1928680_0 .net "ncom", 0 0, L_0x1c7fc10; 1 drivers
v0x1928720_0 .net "nor_wire", 0 0, L_0x1c7ff10; 1 drivers
v0x19287c0_0 .alias "result", 0 0, v0x1929ef0_0;
v0x1928840_0 .alias "sel0", 0 0, v0x1929c60_0;
S_0x1927ac0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x19279d0;
 .timescale -9 -12;
L_0x1c801e0/d .functor NAND 1, C4<0>, L_0x1c80c30, C4<1>, C4<1>;
L_0x1c801e0 .delay (20000,20000,20000) L_0x1c801e0/d;
L_0x1c80360/d .functor NOT 1, L_0x1c801e0, C4<0>, C4<0>, C4<0>;
L_0x1c80360 .delay (10000,10000,10000) L_0x1c80360/d;
L_0x1c80470/d .functor NOT 1, L_0x1c80c30, C4<0>, C4<0>, C4<0>;
L_0x1c80470 .delay (10000,10000,10000) L_0x1c80470/d;
L_0x1c80530/d .functor NAND 1, L_0x1c800b0, L_0x1c80470, C4<1>, C4<1>;
L_0x1c80530 .delay (20000,20000,20000) L_0x1c80530/d;
L_0x1c80680/d .functor NOT 1, L_0x1c80530, C4<0>, C4<0>, C4<0>;
L_0x1c80680 .delay (10000,10000,10000) L_0x1c80680/d;
L_0x1c80770/d .functor NOR 1, L_0x1c80680, L_0x1c80360, C4<0>, C4<0>;
L_0x1c80770 .delay (20000,20000,20000) L_0x1c80770/d;
L_0x1c80910/d .functor NOT 1, L_0x1c80770, C4<0>, C4<0>, C4<0>;
L_0x1c80910 .delay (10000,10000,10000) L_0x1c80910/d;
v0x1927bb0_0 .net "and_in0ncom", 0 0, L_0x1c80680; 1 drivers
v0x1927c30_0 .net "and_in1com", 0 0, L_0x1c80360; 1 drivers
v0x1927cb0_0 .alias "in0", 0 0, v0x1929ef0_0;
v0x1927d50_0 .alias "in1", 0 0, v0x1929ab0_0;
v0x1927dd0_0 .net "nand_in0ncom", 0 0, L_0x1c80530; 1 drivers
v0x1927e70_0 .net "nand_in1com", 0 0, L_0x1c801e0; 1 drivers
v0x1927f50_0 .net "ncom", 0 0, L_0x1c80470; 1 drivers
v0x1927ff0_0 .net "nor_wire", 0 0, L_0x1c80770; 1 drivers
v0x1928090_0 .alias "result", 0 0, v0x192db50_0;
v0x1928130_0 .alias "sel0", 0 0, v0x1929ce0_0;
S_0x1920cb0 .scope generate, "ALU32[29]" "ALU32[29]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x191f6a8 .param/l "i" 2 105, +C4<011101>;
S_0x1920e00 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1920cb0;
 .timescale -9 -12;
L_0x1929a50/d .functor NOT 1, L_0x1c80ed0, C4<0>, C4<0>, C4<0>;
L_0x1929a50 .delay (10000,10000,10000) L_0x1929a50/d;
v0x1926c60_0 .net "carryin", 0 0, L_0x1c80f70; 1 drivers
v0x1926d50_0 .net "carryout", 0 0, L_0x1c82940; 1 drivers
v0x1926dd0_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x1926e50_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x1926ed0_0 .net "notB", 0 0, L_0x1929a50; 1 drivers
v0x1926f50_0 .net "operandA", 0 0, L_0x1c7b390; 1 drivers
v0x1926fd0_0 .net "operandB", 0 0, L_0x1c80ed0; 1 drivers
v0x19270e0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1927160_0 .net "result", 0 0, L_0x1c86430; 1 drivers
v0x1927230_0 .net "trueB", 0 0, L_0x1c81760; 1 drivers
v0x1927310_0 .net "wAddSub", 0 0, L_0x1c82240; 1 drivers
v0x1927420_0 .net "wNandAnd", 0 0, L_0x1c83a00; 1 drivers
v0x19275a0_0 .net "wNorOr", 0 0, L_0x1c84440; 1 drivers
v0x19276b0_0 .net "wXor", 0 0, L_0x1c82fa0; 1 drivers
L_0x1c86560 .part v0x1a11260_0, 0, 1;
L_0x1c86620 .part v0x1a11260_0, 1, 1;
L_0x1c86750 .part v0x1a11260_0, 2, 1;
S_0x1926490 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1920e00;
 .timescale -9 -12;
L_0x1c7b760/d .functor NAND 1, L_0x1929a50, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c7b760 .delay (20000,20000,20000) L_0x1c7b760/d;
L_0x1c81340/d .functor NOT 1, L_0x1c7b760, C4<0>, C4<0>, C4<0>;
L_0x1c81340 .delay (10000,10000,10000) L_0x1c81340/d;
L_0x1c813a0/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c813a0 .delay (10000,10000,10000) L_0x1c813a0/d;
L_0x1c81400/d .functor NAND 1, L_0x1c80ed0, L_0x1c813a0, C4<1>, C4<1>;
L_0x1c81400 .delay (20000,20000,20000) L_0x1c81400/d;
L_0x1c814f0/d .functor NOT 1, L_0x1c81400, C4<0>, C4<0>, C4<0>;
L_0x1c814f0 .delay (10000,10000,10000) L_0x1c814f0/d;
L_0x1c815e0/d .functor NOR 1, L_0x1c814f0, L_0x1c81340, C4<0>, C4<0>;
L_0x1c815e0 .delay (20000,20000,20000) L_0x1c815e0/d;
L_0x1c81760/d .functor NOT 1, L_0x1c815e0, C4<0>, C4<0>, C4<0>;
L_0x1c81760 .delay (10000,10000,10000) L_0x1c81760/d;
v0x1926580_0 .net "and_in0ncom", 0 0, L_0x1c814f0; 1 drivers
v0x1926640_0 .net "and_in1com", 0 0, L_0x1c81340; 1 drivers
v0x19266e0_0 .alias "in0", 0 0, v0x1926fd0_0;
v0x1926760_0 .alias "in1", 0 0, v0x1926ed0_0;
v0x19267e0_0 .net "nand_in0ncom", 0 0, L_0x1c81400; 1 drivers
v0x1926880_0 .net "nand_in1com", 0 0, L_0x1c7b760; 1 drivers
v0x1926920_0 .net "ncom", 0 0, L_0x1c813a0; 1 drivers
v0x19269c0_0 .net "nor_wire", 0 0, L_0x1c815e0; 1 drivers
v0x1926ab0_0 .alias "result", 0 0, v0x1927230_0;
v0x1926b80_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x19251a0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1920e00;
 .timescale -9 -12;
L_0x1c82350/d .functor NAND 1, L_0x1c7b390, L_0x1c81760, C4<1>, C4<1>;
L_0x1c82350 .delay (20000,20000,20000) L_0x1c82350/d;
L_0x1c824e0/d .functor NOT 1, L_0x1c82350, C4<0>, C4<0>, C4<0>;
L_0x1c824e0 .delay (10000,10000,10000) L_0x1c824e0/d;
L_0x1c825d0/d .functor NAND 1, L_0x1c80f70, L_0x1c81ca0, C4<1>, C4<1>;
L_0x1c825d0 .delay (20000,20000,20000) L_0x1c825d0/d;
L_0x1c82690/d .functor NOT 1, L_0x1c825d0, C4<0>, C4<0>, C4<0>;
L_0x1c82690 .delay (10000,10000,10000) L_0x1c82690/d;
L_0x1c827d0/d .functor NOR 1, L_0x1c82690, L_0x1c824e0, C4<0>, C4<0>;
L_0x1c827d0 .delay (20000,20000,20000) L_0x1c827d0/d;
L_0x1c82940/d .functor NOT 1, L_0x1c827d0, C4<0>, C4<0>, C4<0>;
L_0x1c82940 .delay (10000,10000,10000) L_0x1c82940/d;
v0x1925d80_0 .alias "a", 0 0, v0x1926f50_0;
v0x1925e90_0 .net "and_ab", 0 0, L_0x1c824e0; 1 drivers
v0x1925f30_0 .net "and_xor_ab_c", 0 0, L_0x1c82690; 1 drivers
v0x1925fd0_0 .alias "b", 0 0, v0x1927230_0;
v0x1926050_0 .alias "carryin", 0 0, v0x1926c60_0;
v0x19260d0_0 .alias "carryout", 0 0, v0x1926d50_0;
v0x1926190_0 .net "nand_ab", 0 0, L_0x1c82350; 1 drivers
v0x1926210_0 .net "nand_xor_ab_c", 0 0, L_0x1c825d0; 1 drivers
v0x1926290_0 .net "nco", 0 0, L_0x1c827d0; 1 drivers
v0x1926330_0 .alias "sum", 0 0, v0x1927310_0;
v0x1926410_0 .net "xor_ab", 0 0, L_0x1c81ca0; 1 drivers
S_0x1925830 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19251a0;
 .timescale -9 -12;
L_0x1c81890/d .functor NAND 1, L_0x1c7b390, L_0x1c81760, C4<1>, C4<1>;
L_0x1c81890 .delay (20000,20000,20000) L_0x1c81890/d;
L_0x1c81970/d .functor NOR 1, L_0x1c7b390, L_0x1c81760, C4<0>, C4<0>;
L_0x1c81970 .delay (20000,20000,20000) L_0x1c81970/d;
L_0x1c81a30/d .functor NOT 1, L_0x1c81970, C4<0>, C4<0>, C4<0>;
L_0x1c81a30 .delay (10000,10000,10000) L_0x1c81a30/d;
L_0x1c81b40/d .functor NAND 1, L_0x1c81a30, L_0x1c81890, C4<1>, C4<1>;
L_0x1c81b40 .delay (20000,20000,20000) L_0x1c81b40/d;
L_0x1c81ca0/d .functor NOT 1, L_0x1c81b40, C4<0>, C4<0>, C4<0>;
L_0x1c81ca0 .delay (10000,10000,10000) L_0x1c81ca0/d;
v0x1925920_0 .alias "a", 0 0, v0x1926f50_0;
v0x19259c0_0 .alias "b", 0 0, v0x1927230_0;
v0x1925a60_0 .net "nand_ab", 0 0, L_0x1c81890; 1 drivers
v0x1925b00_0 .net "nor_ab", 0 0, L_0x1c81970; 1 drivers
v0x1925b80_0 .net "nxor_ab", 0 0, L_0x1c81b40; 1 drivers
v0x1925c20_0 .net "or_ab", 0 0, L_0x1c81a30; 1 drivers
v0x1925d00_0 .alias "result", 0 0, v0x1926410_0;
S_0x1925290 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19251a0;
 .timescale -9 -12;
L_0x1c81db0/d .functor NAND 1, L_0x1c81ca0, L_0x1c80f70, C4<1>, C4<1>;
L_0x1c81db0 .delay (20000,20000,20000) L_0x1c81db0/d;
L_0x1c81f20/d .functor NOR 1, L_0x1c81ca0, L_0x1c80f70, C4<0>, C4<0>;
L_0x1c81f20 .delay (20000,20000,20000) L_0x1c81f20/d;
L_0x1c82070/d .functor NOT 1, L_0x1c81f20, C4<0>, C4<0>, C4<0>;
L_0x1c82070 .delay (10000,10000,10000) L_0x1c82070/d;
L_0x1c82130/d .functor NAND 1, L_0x1c82070, L_0x1c81db0, C4<1>, C4<1>;
L_0x1c82130 .delay (20000,20000,20000) L_0x1c82130/d;
L_0x1c82240/d .functor NOT 1, L_0x1c82130, C4<0>, C4<0>, C4<0>;
L_0x1c82240 .delay (10000,10000,10000) L_0x1c82240/d;
v0x1925380_0 .alias "a", 0 0, v0x1926410_0;
v0x1925420_0 .alias "b", 0 0, v0x1926c60_0;
v0x19254c0_0 .net "nand_ab", 0 0, L_0x1c81db0; 1 drivers
v0x1925560_0 .net "nor_ab", 0 0, L_0x1c81f20; 1 drivers
v0x19255e0_0 .net "nxor_ab", 0 0, L_0x1c82130; 1 drivers
v0x1925680_0 .net "or_ab", 0 0, L_0x1c82070; 1 drivers
v0x1925760_0 .alias "result", 0 0, v0x1927310_0;
S_0x1924c50 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1920e00;
 .timescale -9 -12;
L_0x1c82b00/d .functor NAND 1, L_0x1c7b390, L_0x1c80ed0, C4<1>, C4<1>;
L_0x1c82b00 .delay (20000,20000,20000) L_0x1c82b00/d;
L_0x1c82be0/d .functor NOR 1, L_0x1c7b390, L_0x1c80ed0, C4<0>, C4<0>;
L_0x1c82be0 .delay (20000,20000,20000) L_0x1c82be0/d;
L_0x1c82d70/d .functor NOT 1, L_0x1c82be0, C4<0>, C4<0>, C4<0>;
L_0x1c82d70 .delay (10000,10000,10000) L_0x1c82d70/d;
L_0x1c82e60/d .functor NAND 1, L_0x1c82d70, L_0x1c82b00, C4<1>, C4<1>;
L_0x1c82e60 .delay (20000,20000,20000) L_0x1c82e60/d;
L_0x1c82fa0/d .functor NOT 1, L_0x1c82e60, C4<0>, C4<0>, C4<0>;
L_0x1c82fa0 .delay (10000,10000,10000) L_0x1c82fa0/d;
v0x1924d40_0 .alias "a", 0 0, v0x1926f50_0;
v0x1924dc0_0 .alias "b", 0 0, v0x1926fd0_0;
v0x1924e90_0 .net "nand_ab", 0 0, L_0x1c82b00; 1 drivers
v0x1924f10_0 .net "nor_ab", 0 0, L_0x1c82be0; 1 drivers
v0x1924f90_0 .net "nxor_ab", 0 0, L_0x1c82e60; 1 drivers
v0x1925010_0 .net "or_ab", 0 0, L_0x1c82d70; 1 drivers
v0x19250d0_0 .alias "result", 0 0, v0x19276b0_0;
S_0x1923fd0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1920e00;
 .timescale -9 -12;
L_0x1c830f0/d .functor NAND 1, L_0x1c7b390, L_0x1c80ed0, C4<1>, C4<1>;
L_0x1c830f0 .delay (20000,20000,20000) L_0x1c830f0/d;
L_0x1c83240/d .functor NOT 1, L_0x1c830f0, C4<0>, C4<0>, C4<0>;
L_0x1c83240 .delay (10000,10000,10000) L_0x1c83240/d;
v0x1924840_0 .alias "a", 0 0, v0x1926f50_0;
v0x19248e0_0 .net "and_ab", 0 0, L_0x1c83240; 1 drivers
v0x1924960_0 .alias "b", 0 0, v0x1926fd0_0;
v0x19249e0_0 .net "nand_ab", 0 0, L_0x1c830f0; 1 drivers
v0x1924ac0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1920620_0 .alias "result", 0 0, v0x1927420_0;
S_0x19240c0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1923fd0;
 .timescale -9 -12;
L_0x1c83370/d .functor NAND 1, L_0x1c83240, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c83370 .delay (20000,20000,20000) L_0x1c83370/d;
L_0x1c83450/d .functor NOT 1, L_0x1c83370, C4<0>, C4<0>, C4<0>;
L_0x1c83450 .delay (10000,10000,10000) L_0x1c83450/d;
L_0x1c83560/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c83560 .delay (10000,10000,10000) L_0x1c83560/d;
L_0x1c83620/d .functor NAND 1, L_0x1c830f0, L_0x1c83560, C4<1>, C4<1>;
L_0x1c83620 .delay (20000,20000,20000) L_0x1c83620/d;
L_0x1c83770/d .functor NOT 1, L_0x1c83620, C4<0>, C4<0>, C4<0>;
L_0x1c83770 .delay (10000,10000,10000) L_0x1c83770/d;
L_0x1c83860/d .functor NOR 1, L_0x1c83770, L_0x1c83450, C4<0>, C4<0>;
L_0x1c83860 .delay (20000,20000,20000) L_0x1c83860/d;
L_0x1c83a00/d .functor NOT 1, L_0x1c83860, C4<0>, C4<0>, C4<0>;
L_0x1c83a00 .delay (10000,10000,10000) L_0x1c83a00/d;
v0x19241b0_0 .net "and_in0ncom", 0 0, L_0x1c83770; 1 drivers
v0x1924230_0 .net "and_in1com", 0 0, L_0x1c83450; 1 drivers
v0x19242b0_0 .alias "in0", 0 0, v0x19249e0_0;
v0x1924350_0 .alias "in1", 0 0, v0x19248e0_0;
v0x19243d0_0 .net "nand_in0ncom", 0 0, L_0x1c83620; 1 drivers
v0x1924470_0 .net "nand_in1com", 0 0, L_0x1c83370; 1 drivers
v0x1924550_0 .net "ncom", 0 0, L_0x1c83560; 1 drivers
v0x19245f0_0 .net "nor_wire", 0 0, L_0x1c83860; 1 drivers
v0x1924690_0 .alias "result", 0 0, v0x1927420_0;
v0x1924760_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1923530 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1920e00;
 .timescale -9 -12;
L_0x1c83b30/d .functor NOR 1, L_0x1c7b390, L_0x1c80ed0, C4<0>, C4<0>;
L_0x1c83b30 .delay (20000,20000,20000) L_0x1c83b30/d;
L_0x1c83c80/d .functor NOT 1, L_0x1c83b30, C4<0>, C4<0>, C4<0>;
L_0x1c83c80 .delay (10000,10000,10000) L_0x1c83c80/d;
v0x1923cb0_0 .alias "a", 0 0, v0x1926f50_0;
v0x1923d30_0 .alias "b", 0 0, v0x1926fd0_0;
v0x1923dd0_0 .net "nor_ab", 0 0, L_0x1c83b30; 1 drivers
v0x1923e50_0 .net "or_ab", 0 0, L_0x1c83c80; 1 drivers
v0x1923ed0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x1923f50_0 .alias "result", 0 0, v0x19275a0_0;
S_0x1923620 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1923530;
 .timescale -9 -12;
L_0x1c83db0/d .functor NAND 1, L_0x1c83c80, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c83db0 .delay (20000,20000,20000) L_0x1c83db0/d;
L_0x1c83e90/d .functor NOT 1, L_0x1c83db0, C4<0>, C4<0>, C4<0>;
L_0x1c83e90 .delay (10000,10000,10000) L_0x1c83e90/d;
L_0x1c83fa0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c83fa0 .delay (10000,10000,10000) L_0x1c83fa0/d;
L_0x1c84060/d .functor NAND 1, L_0x1c83b30, L_0x1c83fa0, C4<1>, C4<1>;
L_0x1c84060 .delay (20000,20000,20000) L_0x1c84060/d;
L_0x1c841b0/d .functor NOT 1, L_0x1c84060, C4<0>, C4<0>, C4<0>;
L_0x1c841b0 .delay (10000,10000,10000) L_0x1c841b0/d;
L_0x1c842a0/d .functor NOR 1, L_0x1c841b0, L_0x1c83e90, C4<0>, C4<0>;
L_0x1c842a0 .delay (20000,20000,20000) L_0x1c842a0/d;
L_0x1c84440/d .functor NOT 1, L_0x1c842a0, C4<0>, C4<0>, C4<0>;
L_0x1c84440 .delay (10000,10000,10000) L_0x1c84440/d;
v0x1923710_0 .net "and_in0ncom", 0 0, L_0x1c841b0; 1 drivers
v0x1923790_0 .net "and_in1com", 0 0, L_0x1c83e90; 1 drivers
v0x1923810_0 .alias "in0", 0 0, v0x1923dd0_0;
v0x1923890_0 .alias "in1", 0 0, v0x1923e50_0;
v0x1923910_0 .net "nand_in0ncom", 0 0, L_0x1c84060; 1 drivers
v0x1923990_0 .net "nand_in1com", 0 0, L_0x1c83db0; 1 drivers
v0x1923a10_0 .net "ncom", 0 0, L_0x1c83fa0; 1 drivers
v0x1923a90_0 .net "nor_wire", 0 0, L_0x1c842a0; 1 drivers
v0x1923b60_0 .alias "result", 0 0, v0x19275a0_0;
v0x1923c30_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x1920ef0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1920e00;
 .timescale -9 -12;
v0x1922d80_0 .alias "in0", 0 0, v0x1927310_0;
v0x1922e30_0 .alias "in1", 0 0, v0x19276b0_0;
v0x1922ee0_0 .alias "in2", 0 0, v0x1927420_0;
v0x1922f90_0 .alias "in3", 0 0, v0x19275a0_0;
v0x1923070_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1923120_0 .alias "result", 0 0, v0x1927160_0;
v0x19231a0_0 .net "sel0", 0 0, L_0x1c86560; 1 drivers
v0x1923220_0 .net "sel1", 0 0, L_0x1c86620; 1 drivers
v0x19232a0_0 .net "sel2", 0 0, L_0x1c86750; 1 drivers
v0x1923350_0 .net "w0", 0 0, L_0x1c84c00; 1 drivers
v0x1923430_0 .net "w1", 0 0, L_0x1c85380; 1 drivers
v0x19234b0_0 .net "w2", 0 0, L_0x1c85bd0; 1 drivers
S_0x19225d0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1920ef0;
 .timescale -9 -12;
L_0x1c84570/d .functor NAND 1, L_0x1c82fa0, L_0x1c86560, C4<1>, C4<1>;
L_0x1c84570 .delay (20000,20000,20000) L_0x1c84570/d;
L_0x1c84650/d .functor NOT 1, L_0x1c84570, C4<0>, C4<0>, C4<0>;
L_0x1c84650 .delay (10000,10000,10000) L_0x1c84650/d;
L_0x1c84760/d .functor NOT 1, L_0x1c86560, C4<0>, C4<0>, C4<0>;
L_0x1c84760 .delay (10000,10000,10000) L_0x1c84760/d;
L_0x1c848b0/d .functor NAND 1, L_0x1c82240, L_0x1c84760, C4<1>, C4<1>;
L_0x1c848b0 .delay (20000,20000,20000) L_0x1c848b0/d;
L_0x1c84970/d .functor NOT 1, L_0x1c848b0, C4<0>, C4<0>, C4<0>;
L_0x1c84970 .delay (10000,10000,10000) L_0x1c84970/d;
L_0x1c84a60/d .functor NOR 1, L_0x1c84970, L_0x1c84650, C4<0>, C4<0>;
L_0x1c84a60 .delay (20000,20000,20000) L_0x1c84a60/d;
L_0x1c84c00/d .functor NOT 1, L_0x1c84a60, C4<0>, C4<0>, C4<0>;
L_0x1c84c00 .delay (10000,10000,10000) L_0x1c84c00/d;
v0x19226c0_0 .net "and_in0ncom", 0 0, L_0x1c84970; 1 drivers
v0x1922780_0 .net "and_in1com", 0 0, L_0x1c84650; 1 drivers
v0x1922820_0 .alias "in0", 0 0, v0x1927310_0;
v0x19228c0_0 .alias "in1", 0 0, v0x19276b0_0;
v0x1922970_0 .net "nand_in0ncom", 0 0, L_0x1c848b0; 1 drivers
v0x1922a10_0 .net "nand_in1com", 0 0, L_0x1c84570; 1 drivers
v0x1922ab0_0 .net "ncom", 0 0, L_0x1c84760; 1 drivers
v0x1922b50_0 .net "nor_wire", 0 0, L_0x1c84a60; 1 drivers
v0x1922bf0_0 .alias "result", 0 0, v0x1923350_0;
v0x1922c70_0 .alias "sel0", 0 0, v0x19231a0_0;
S_0x1921e80 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1920ef0;
 .timescale -9 -12;
L_0x1c84d30/d .functor NAND 1, L_0x1c84440, L_0x1c86560, C4<1>, C4<1>;
L_0x1c84d30 .delay (20000,20000,20000) L_0x1c84d30/d;
L_0x1c84e10/d .functor NOT 1, L_0x1c84d30, C4<0>, C4<0>, C4<0>;
L_0x1c84e10 .delay (10000,10000,10000) L_0x1c84e10/d;
L_0x1c84f20/d .functor NOT 1, L_0x1c86560, C4<0>, C4<0>, C4<0>;
L_0x1c84f20 .delay (10000,10000,10000) L_0x1c84f20/d;
L_0x1c84fe0/d .functor NAND 1, L_0x1c83a00, L_0x1c84f20, C4<1>, C4<1>;
L_0x1c84fe0 .delay (20000,20000,20000) L_0x1c84fe0/d;
L_0x1c850f0/d .functor NOT 1, L_0x1c84fe0, C4<0>, C4<0>, C4<0>;
L_0x1c850f0 .delay (10000,10000,10000) L_0x1c850f0/d;
L_0x1c851e0/d .functor NOR 1, L_0x1c850f0, L_0x1c84e10, C4<0>, C4<0>;
L_0x1c851e0 .delay (20000,20000,20000) L_0x1c851e0/d;
L_0x1c85380/d .functor NOT 1, L_0x1c851e0, C4<0>, C4<0>, C4<0>;
L_0x1c85380 .delay (10000,10000,10000) L_0x1c85380/d;
v0x1921f70_0 .net "and_in0ncom", 0 0, L_0x1c850f0; 1 drivers
v0x1922030_0 .net "and_in1com", 0 0, L_0x1c84e10; 1 drivers
v0x19220d0_0 .alias "in0", 0 0, v0x1927420_0;
v0x1922170_0 .alias "in1", 0 0, v0x19275a0_0;
v0x19221f0_0 .net "nand_in0ncom", 0 0, L_0x1c84fe0; 1 drivers
v0x1922290_0 .net "nand_in1com", 0 0, L_0x1c84d30; 1 drivers
v0x1922330_0 .net "ncom", 0 0, L_0x1c84f20; 1 drivers
v0x19223d0_0 .net "nor_wire", 0 0, L_0x1c851e0; 1 drivers
v0x1922470_0 .alias "result", 0 0, v0x1923430_0;
v0x19224f0_0 .alias "sel0", 0 0, v0x19231a0_0;
S_0x1921730 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1920ef0;
 .timescale -9 -12;
L_0x1c854b0/d .functor NAND 1, L_0x1c85380, L_0x1c86620, C4<1>, C4<1>;
L_0x1c854b0 .delay (20000,20000,20000) L_0x1c854b0/d;
L_0x1c85620/d .functor NOT 1, L_0x1c854b0, C4<0>, C4<0>, C4<0>;
L_0x1c85620 .delay (10000,10000,10000) L_0x1c85620/d;
L_0x1c85730/d .functor NOT 1, L_0x1c86620, C4<0>, C4<0>, C4<0>;
L_0x1c85730 .delay (10000,10000,10000) L_0x1c85730/d;
L_0x1c857f0/d .functor NAND 1, L_0x1c84c00, L_0x1c85730, C4<1>, C4<1>;
L_0x1c857f0 .delay (20000,20000,20000) L_0x1c857f0/d;
L_0x1c85940/d .functor NOT 1, L_0x1c857f0, C4<0>, C4<0>, C4<0>;
L_0x1c85940 .delay (10000,10000,10000) L_0x1c85940/d;
L_0x1c85a30/d .functor NOR 1, L_0x1c85940, L_0x1c85620, C4<0>, C4<0>;
L_0x1c85a30 .delay (20000,20000,20000) L_0x1c85a30/d;
L_0x1c85bd0/d .functor NOT 1, L_0x1c85a30, C4<0>, C4<0>, C4<0>;
L_0x1c85bd0 .delay (10000,10000,10000) L_0x1c85bd0/d;
v0x1921820_0 .net "and_in0ncom", 0 0, L_0x1c85940; 1 drivers
v0x19218e0_0 .net "and_in1com", 0 0, L_0x1c85620; 1 drivers
v0x1921980_0 .alias "in0", 0 0, v0x1923350_0;
v0x1921a20_0 .alias "in1", 0 0, v0x1923430_0;
v0x1921aa0_0 .net "nand_in0ncom", 0 0, L_0x1c857f0; 1 drivers
v0x1921b40_0 .net "nand_in1com", 0 0, L_0x1c854b0; 1 drivers
v0x1921be0_0 .net "ncom", 0 0, L_0x1c85730; 1 drivers
v0x1921c80_0 .net "nor_wire", 0 0, L_0x1c85a30; 1 drivers
v0x1921d20_0 .alias "result", 0 0, v0x19234b0_0;
v0x1921da0_0 .alias "sel0", 0 0, v0x1923220_0;
S_0x1920fe0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1920ef0;
 .timescale -9 -12;
L_0x1c85d00/d .functor NAND 1, C4<0>, L_0x1c86750, C4<1>, C4<1>;
L_0x1c85d00 .delay (20000,20000,20000) L_0x1c85d00/d;
L_0x1c85e80/d .functor NOT 1, L_0x1c85d00, C4<0>, C4<0>, C4<0>;
L_0x1c85e80 .delay (10000,10000,10000) L_0x1c85e80/d;
L_0x1c85f90/d .functor NOT 1, L_0x1c86750, C4<0>, C4<0>, C4<0>;
L_0x1c85f90 .delay (10000,10000,10000) L_0x1c85f90/d;
L_0x1c86050/d .functor NAND 1, L_0x1c85bd0, L_0x1c85f90, C4<1>, C4<1>;
L_0x1c86050 .delay (20000,20000,20000) L_0x1c86050/d;
L_0x1c861a0/d .functor NOT 1, L_0x1c86050, C4<0>, C4<0>, C4<0>;
L_0x1c861a0 .delay (10000,10000,10000) L_0x1c861a0/d;
L_0x1c86290/d .functor NOR 1, L_0x1c861a0, L_0x1c85e80, C4<0>, C4<0>;
L_0x1c86290 .delay (20000,20000,20000) L_0x1c86290/d;
L_0x1c86430/d .functor NOT 1, L_0x1c86290, C4<0>, C4<0>, C4<0>;
L_0x1c86430 .delay (10000,10000,10000) L_0x1c86430/d;
v0x19210d0_0 .net "and_in0ncom", 0 0, L_0x1c861a0; 1 drivers
v0x1921170_0 .net "and_in1com", 0 0, L_0x1c85e80; 1 drivers
v0x1921210_0 .alias "in0", 0 0, v0x19234b0_0;
v0x19212b0_0 .alias "in1", 0 0, v0x1923070_0;
v0x1921330_0 .net "nand_in0ncom", 0 0, L_0x1c86050; 1 drivers
v0x19213d0_0 .net "nand_in1com", 0 0, L_0x1c85d00; 1 drivers
v0x19214b0_0 .net "ncom", 0 0, L_0x1c85f90; 1 drivers
v0x1921550_0 .net "nor_wire", 0 0, L_0x1c86290; 1 drivers
v0x19215f0_0 .alias "result", 0 0, v0x1927160_0;
v0x1921690_0 .alias "sel0", 0 0, v0x19232a0_0;
S_0x191a070 .scope generate, "ALU32[30]" "ALU32[30]" 2 105, 2 105, S_0x1919f80;
 .timescale -9 -12;
P_0x19198c8 .param/l "i" 2 105, +C4<011110>;
S_0x191a1e0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x191a070;
 .timescale -9 -12;
L_0x1923010/d .functor NOT 1, L_0x1c86b50, C4<0>, C4<0>, C4<0>;
L_0x1923010 .delay (10000,10000,10000) L_0x1923010/d;
v0x1920190_0 .net "carryin", 0 0, L_0x1c86bf0; 1 drivers
v0x1920210_0 .net "carryout", 0 0, L_0x1c88c70; 1 drivers
v0x1920290_0 .alias "invertB", 0 0, v0x1a12c30_0;
v0x1920310_0 .alias "muxIndex", 2 0, v0x1a12cb0_0;
v0x1920390_0 .net "notB", 0 0, L_0x1923010; 1 drivers
v0x1920410_0 .net "operandA", 0 0, L_0x1c30280; 1 drivers
v0x1920490_0 .net "operandB", 0 0, L_0x1c86b50; 1 drivers
v0x19205a0_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x19206b0_0 .net "result", 0 0, L_0x1c8c760; 1 drivers
v0x1920730_0 .net "trueB", 0 0, L_0x1a10560; 1 drivers
v0x1920810_0 .net "wAddSub", 0 0, L_0x1c885b0; 1 drivers
v0x1920920_0 .net "wNandAnd", 0 0, L_0x1c89d30; 1 drivers
v0x1920aa0_0 .net "wNorOr", 0 0, L_0x1c8a770; 1 drivers
v0x1920bb0_0 .net "wXor", 0 0, L_0x1c892d0; 1 drivers
L_0x1c8c890 .part v0x1a11260_0, 0, 1;
L_0x1c8c950 .part v0x1a11260_0, 1, 1;
L_0x1c8ca80 .part v0x1a11260_0, 2, 1;
S_0x191f9e0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x191a1e0;
 .timescale -9 -12;
L_0x1c810b0/d .functor NAND 1, L_0x1923010, v0x1a111e0_0, C4<1>, C4<1>;
L_0x1c810b0 .delay (20000,20000,20000) L_0x1c810b0/d;
L_0x1c81190/d .functor NOT 1, L_0x1c810b0, C4<0>, C4<0>, C4<0>;
L_0x1c81190 .delay (10000,10000,10000) L_0x1c81190/d;
L_0x1c81250/d .functor NOT 1, v0x1a111e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c81250 .delay (10000,10000,10000) L_0x1c81250/d;
L_0x1c812d0/d .functor NAND 1, L_0x1c86b50, L_0x1c81250, C4<1>, C4<1>;
L_0x1c812d0 .delay (20000,20000,20000) L_0x1c812d0/d;
L_0x1a102b0/d .functor NOT 1, L_0x1c812d0, C4<0>, C4<0>, C4<0>;
L_0x1a102b0 .delay (10000,10000,10000) L_0x1a102b0/d;
L_0x1a103a0/d .functor NOR 1, L_0x1a102b0, L_0x1c81190, C4<0>, C4<0>;
L_0x1a103a0 .delay (20000,20000,20000) L_0x1a103a0/d;
L_0x1a10560/d .functor NOT 1, L_0x1a103a0, C4<0>, C4<0>, C4<0>;
L_0x1a10560 .delay (10000,10000,10000) L_0x1a10560/d;
v0x191fad0_0 .net "and_in0ncom", 0 0, L_0x1a102b0; 1 drivers
v0x191fb90_0 .net "and_in1com", 0 0, L_0x1c81190; 1 drivers
v0x191fc30_0 .alias "in0", 0 0, v0x1920490_0;
v0x191fcb0_0 .alias "in1", 0 0, v0x1920390_0;
v0x191fd30_0 .net "nand_in0ncom", 0 0, L_0x1c812d0; 1 drivers
v0x191fdd0_0 .net "nand_in1com", 0 0, L_0x1c810b0; 1 drivers
v0x191fe70_0 .net "ncom", 0 0, L_0x1c81250; 1 drivers
v0x191ff10_0 .net "nor_wire", 0 0, L_0x1a103a0; 1 drivers
v0x191ffe0_0 .alias "result", 0 0, v0x1920730_0;
v0x19200b0_0 .alias "sel0", 0 0, v0x1a12c30_0;
S_0x191e6f0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x191a1e0;
 .timescale -9 -12;
L_0x1c886e0/d .functor NAND 1, L_0x1c30280, L_0x1a10560, C4<1>, C4<1>;
L_0x1c886e0 .delay (20000,20000,20000) L_0x1c886e0/d;
L_0x1c88870/d .functor NOT 1, L_0x1c886e0, C4<0>, C4<0>, C4<0>;
L_0x1c88870 .delay (10000,10000,10000) L_0x1c88870/d;
L_0x1c88960/d .functor NAND 1, L_0x1c86bf0, L_0x1c880d0, C4<1>, C4<1>;
L_0x1c88960 .delay (20000,20000,20000) L_0x1c88960/d;
L_0x1c88a20/d .functor NOT 1, L_0x1c88960, C4<0>, C4<0>, C4<0>;
L_0x1c88a20 .delay (10000,10000,10000) L_0x1c88a20/d;
L_0x1c88b30/d .functor NOR 1, L_0x1c88a20, L_0x1c88870, C4<0>, C4<0>;
L_0x1c88b30 .delay (20000,20000,20000) L_0x1c88b30/d;
L_0x1c88c70/d .functor NOT 1, L_0x1c88b30, C4<0>, C4<0>, C4<0>;
L_0x1c88c70 .delay (10000,10000,10000) L_0x1c88c70/d;
v0x191f2d0_0 .alias "a", 0 0, v0x1920410_0;
v0x191f3e0_0 .net "and_ab", 0 0, L_0x1c88870; 1 drivers
v0x191f480_0 .net "and_xor_ab_c", 0 0, L_0x1c88a20; 1 drivers
v0x191f520_0 .alias "b", 0 0, v0x1920730_0;
v0x191f5a0_0 .alias "carryin", 0 0, v0x1920190_0;
v0x191f620_0 .alias "carryout", 0 0, v0x1920210_0;
v0x191f6e0_0 .net "nand_ab", 0 0, L_0x1c886e0; 1 drivers
v0x191f760_0 .net "nand_xor_ab_c", 0 0, L_0x1c88960; 1 drivers
v0x191f7e0_0 .net "nco", 0 0, L_0x1c88b30; 1 drivers
v0x191f880_0 .alias "sum", 0 0, v0x1920810_0;
v0x191f960_0 .net "xor_ab", 0 0, L_0x1c880d0; 1 drivers
S_0x191ed80 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x191e6f0;
 .timescale -9 -12;
L_0x1a106d0/d .functor NAND 1, L_0x1c30280, L_0x1a10560, C4<1>, C4<1>;
L_0x1a106d0 .delay (20000,20000,20000) L_0x1a106d0/d;
L_0x1a107b0/d .functor NOR 1, L_0x1c30280, L_0x1a10560, C4<0>, C4<0>;
L_0x1a107b0 .delay (20000,20000,20000) L_0x1a107b0/d;
L_0x1a10870/d .functor NOT 1, L_0x1a107b0, C4<0>, C4<0>, C4<0>;
L_0x1a10870 .delay (10000,10000,10000) L_0x1a10870/d;
L_0x1a10980/d .functor NAND 1, L_0x1a10870, L_0x1a106d0, C4<1>, C4<1>;
L_0x1a10980 .delay (20000,20000,20000) L_0x1a10980/d;
L_0x1c880d0/d .functor NOT 1, L_0x1a10980, C4<0>, C4<0>, C4<0>;
L_0x1c880d0 .delay (10000,10000,10000) L_0x1c880d0/d;
v0x191ee70_0 .alias "a", 0 0, v0x1920410_0;
v0x191ef10_0 .alias "b", 0 0, v0x1920730_0;
v0x191efb0_0 .net "nand_ab", 0 0, L_0x1a106d0; 1 drivers
v0x191f050_0 .net "nor_ab", 0 0, L_0x1a107b0; 1 drivers
v0x191f0d0_0 .net "nxor_ab", 0 0, L_0x1a10980; 1 drivers
v0x191f170_0 .net "or_ab", 0 0, L_0x1a10870; 1 drivers
v0x191f250_0 .alias "result", 0 0, v0x191f960_0;
S_0x191e7e0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x191e6f0;
 .timescale -9 -12;
L_0x1c881c0/d .functor NAND 1, L_0x1c880d0, L_0x1c86bf0, C4<1>, C4<1>;
L_0x1c881c0 .delay (20000,20000,20000) L_0x1c881c0/d;
L_0x1c882f0/d .functor NOR 1, L_0x1c880d0, L_0x1c86bf0, C4<0>, C4<0>;
L_0x1c882f0 .delay (20000,20000,20000) L_0x1c882f0/d;
L_0x1c88420/d .functor NOT 1, L_0x1c882f0, C4<0>, C4<0>, C4<0>;
L_0x1c88420 .delay (10000,10000,10000) L_0x1c88420/d;
L_0x1c884c0/d .functor NAND 1, L_0x1c88420, L_0x1c881c0, C4<1>, C4<1>;
L_0x1c884c0 .delay (20000,20000,20000) L_0x1c884c0/d;
L_0x1c885b0/d .functor NOT 1, L_0x1c884c0, C4<0>, C4<0>, C4<0>;
L_0x1c885b0 .delay (10000,10000,10000) L_0x1c885b0/d;
v0x191e8d0_0 .alias "a", 0 0, v0x191f960_0;
v0x191e970_0 .alias "b", 0 0, v0x1920190_0;
v0x191ea10_0 .net "nand_ab", 0 0, L_0x1c881c0; 1 drivers
v0x191eab0_0 .net "nor_ab", 0 0, L_0x1c882f0; 1 drivers
v0x191eb30_0 .net "nxor_ab", 0 0, L_0x1c884c0; 1 drivers
v0x191ebd0_0 .net "or_ab", 0 0, L_0x1c88420; 1 drivers
v0x191ecb0_0 .alias "result", 0 0, v0x1920810_0;
S_0x191e150 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x191a1e0;
 .timescale -9 -12;
L_0x1c88e30/d .functor NAND 1, L_0x1c30280, L_0x1c86b50, C4<1>, C4<1>;
L_0x1c88e30 .delay (20000,20000,20000) L_0x1c88e30/d;
L_0x1c88f10/d .functor NOR 1, L_0x1c30280, L_0x1c86b50, C4<0>, C4<0>;
L_0x1c88f10 .delay (20000,20000,20000) L_0x1c88f10/d;
L_0x1c890a0/d .functor NOT 1, L_0x1c88f10, C4<0>, C4<0>, C4<0>;
L_0x1c890a0 .delay (10000,10000,10000) L_0x1c890a0/d;
L_0x1c89190/d .functor NAND 1, L_0x1c890a0, L_0x1c88e30, C4<1>, C4<1>;
L_0x1c89190 .delay (20000,20000,20000) L_0x1c89190/d;
L_0x1c892d0/d .functor NOT 1, L_0x1c89190, C4<0>, C4<0>, C4<0>;
L_0x1c892d0 .delay (10000,10000,10000) L_0x1c892d0/d;
v0x191e240_0 .alias "a", 0 0, v0x1920410_0;
v0x191e310_0 .alias "b", 0 0, v0x1920490_0;
v0x191e3e0_0 .net "nand_ab", 0 0, L_0x1c88e30; 1 drivers
v0x191e460_0 .net "nor_ab", 0 0, L_0x1c88f10; 1 drivers
v0x191e4e0_0 .net "nxor_ab", 0 0, L_0x1c89190; 1 drivers
v0x191e560_0 .net "or_ab", 0 0, L_0x1c890a0; 1 drivers
v0x191e620_0 .alias "result", 0 0, v0x1920bb0_0;
S_0x191d580 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x191a1e0;
 .timescale -9 -12;
L_0x1c89420/d .functor NAND 1, L_0x1c30280, L_0x1c86b50, C4<1>, C4<1>;
L_0x1c89420 .delay (20000,20000,20000) L_0x1c89420/d;
L_0x1c89570/d .functor NOT 1, L_0x1c89420, C4<0>, C4<0>, C4<0>;
L_0x1c89570 .delay (10000,10000,10000) L_0x1c89570/d;
v0x191ddd0_0 .alias "a", 0 0, v0x1920410_0;
v0x191de70_0 .net "and_ab", 0 0, L_0x1c89570; 1 drivers
v0x191def0_0 .alias "b", 0 0, v0x1920490_0;
v0x191df70_0 .net "nand_ab", 0 0, L_0x1c89420; 1 drivers
v0x191e050_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x191e0d0_0 .alias "result", 0 0, v0x1920920_0;
S_0x191d670 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x191d580;
 .timescale -9 -12;
L_0x1c896a0/d .functor NAND 1, L_0x1c89570, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c896a0 .delay (20000,20000,20000) L_0x1c896a0/d;
L_0x1c89780/d .functor NOT 1, L_0x1c896a0, C4<0>, C4<0>, C4<0>;
L_0x1c89780 .delay (10000,10000,10000) L_0x1c89780/d;
L_0x1c89890/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c89890 .delay (10000,10000,10000) L_0x1c89890/d;
L_0x1c89950/d .functor NAND 1, L_0x1c89420, L_0x1c89890, C4<1>, C4<1>;
L_0x1c89950 .delay (20000,20000,20000) L_0x1c89950/d;
L_0x1c89aa0/d .functor NOT 1, L_0x1c89950, C4<0>, C4<0>, C4<0>;
L_0x1c89aa0 .delay (10000,10000,10000) L_0x1c89aa0/d;
L_0x1c89b90/d .functor NOR 1, L_0x1c89aa0, L_0x1c89780, C4<0>, C4<0>;
L_0x1c89b90 .delay (20000,20000,20000) L_0x1c89b90/d;
L_0x1c89d30/d .functor NOT 1, L_0x1c89b90, C4<0>, C4<0>, C4<0>;
L_0x1c89d30 .delay (10000,10000,10000) L_0x1c89d30/d;
v0x191d760_0 .net "and_in0ncom", 0 0, L_0x1c89aa0; 1 drivers
v0x191d7e0_0 .net "and_in1com", 0 0, L_0x1c89780; 1 drivers
v0x191d860_0 .alias "in0", 0 0, v0x191df70_0;
v0x191d8e0_0 .alias "in1", 0 0, v0x191de70_0;
v0x191d960_0 .net "nand_in0ncom", 0 0, L_0x1c89950; 1 drivers
v0x191da00_0 .net "nand_in1com", 0 0, L_0x1c896a0; 1 drivers
v0x191dae0_0 .net "ncom", 0 0, L_0x1c89890; 1 drivers
v0x191db80_0 .net "nor_wire", 0 0, L_0x1c89b90; 1 drivers
v0x191dc20_0 .alias "result", 0 0, v0x1920920_0;
v0x191dcf0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x191cac0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x191a1e0;
 .timescale -9 -12;
L_0x1c89e60/d .functor NOR 1, L_0x1c30280, L_0x1c86b50, C4<0>, C4<0>;
L_0x1c89e60 .delay (20000,20000,20000) L_0x1c89e60/d;
L_0x1c89fb0/d .functor NOT 1, L_0x1c89e60, C4<0>, C4<0>, C4<0>;
L_0x1c89fb0 .delay (10000,10000,10000) L_0x1c89fb0/d;
v0x191d240_0 .alias "a", 0 0, v0x1920410_0;
v0x191d2e0_0 .alias "b", 0 0, v0x1920490_0;
v0x191d380_0 .net "nor_ab", 0 0, L_0x1c89e60; 1 drivers
v0x191d400_0 .net "or_ab", 0 0, L_0x1c89fb0; 1 drivers
v0x191d480_0 .alias "othercontrolsignal", 0 0, v0x1a12e80_0;
v0x191d500_0 .alias "result", 0 0, v0x1920aa0_0;
S_0x191cbb0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x191cac0;
 .timescale -9 -12;
L_0x1c8a0e0/d .functor NAND 1, L_0x1c89fb0, v0x198a9d0_0, C4<1>, C4<1>;
L_0x1c8a0e0 .delay (20000,20000,20000) L_0x1c8a0e0/d;
L_0x1c8a1c0/d .functor NOT 1, L_0x1c8a0e0, C4<0>, C4<0>, C4<0>;
L_0x1c8a1c0 .delay (10000,10000,10000) L_0x1c8a1c0/d;
L_0x1c8a2d0/d .functor NOT 1, v0x198a9d0_0, C4<0>, C4<0>, C4<0>;
L_0x1c8a2d0 .delay (10000,10000,10000) L_0x1c8a2d0/d;
L_0x1c8a390/d .functor NAND 1, L_0x1c89e60, L_0x1c8a2d0, C4<1>, C4<1>;
L_0x1c8a390 .delay (20000,20000,20000) L_0x1c8a390/d;
L_0x1c8a4e0/d .functor NOT 1, L_0x1c8a390, C4<0>, C4<0>, C4<0>;
L_0x1c8a4e0 .delay (10000,10000,10000) L_0x1c8a4e0/d;
L_0x1c8a5d0/d .functor NOR 1, L_0x1c8a4e0, L_0x1c8a1c0, C4<0>, C4<0>;
L_0x1c8a5d0 .delay (20000,20000,20000) L_0x1c8a5d0/d;
L_0x1c8a770/d .functor NOT 1, L_0x1c8a5d0, C4<0>, C4<0>, C4<0>;
L_0x1c8a770 .delay (10000,10000,10000) L_0x1c8a770/d;
v0x191cca0_0 .net "and_in0ncom", 0 0, L_0x1c8a4e0; 1 drivers
v0x191cd20_0 .net "and_in1com", 0 0, L_0x1c8a1c0; 1 drivers
v0x191cda0_0 .alias "in0", 0 0, v0x191d380_0;
v0x191ce20_0 .alias "in1", 0 0, v0x191d400_0;
v0x191cea0_0 .net "nand_in0ncom", 0 0, L_0x1c8a390; 1 drivers
v0x191cf20_0 .net "nand_in1com", 0 0, L_0x1c8a0e0; 1 drivers
v0x191cfa0_0 .net "ncom", 0 0, L_0x1c8a2d0; 1 drivers
v0x191d020_0 .net "nor_wire", 0 0, L_0x1c8a5d0; 1 drivers
v0x191d0f0_0 .alias "result", 0 0, v0x1920aa0_0;
v0x191d1c0_0 .alias "sel0", 0 0, v0x1a12e80_0;
S_0x191a2d0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x191a1e0;
 .timescale -9 -12;
v0x191c220_0 .alias "in0", 0 0, v0x1920810_0;
v0x191c2d0_0 .alias "in1", 0 0, v0x1920bb0_0;
v0x191c380_0 .alias "in2", 0 0, v0x1920920_0;
v0x191c430_0 .alias "in3", 0 0, v0x1920aa0_0;
v0x191c510_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x191c5c0_0 .alias "result", 0 0, v0x19206b0_0;
v0x191c640_0 .net "sel0", 0 0, L_0x1c8c890; 1 drivers
v0x191c6c0_0 .net "sel1", 0 0, L_0x1c8c950; 1 drivers
v0x191c790_0 .net "sel2", 0 0, L_0x1c8ca80; 1 drivers
v0x191c840_0 .net "w0", 0 0, L_0x1c8af30; 1 drivers
v0x191c920_0 .net "w1", 0 0, L_0x1c8b6b0; 1 drivers
v0x191c9f0_0 .net "w2", 0 0, L_0x1c8bf00; 1 drivers
S_0x191ba70 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x191a2d0;
 .timescale -9 -12;
L_0x1c8a8a0/d .functor NAND 1, L_0x1c892d0, L_0x1c8c890, C4<1>, C4<1>;
L_0x1c8a8a0 .delay (20000,20000,20000) L_0x1c8a8a0/d;
L_0x1c8a980/d .functor NOT 1, L_0x1c8a8a0, C4<0>, C4<0>, C4<0>;
L_0x1c8a980 .delay (10000,10000,10000) L_0x1c8a980/d;
L_0x1c8aa90/d .functor NOT 1, L_0x1c8c890, C4<0>, C4<0>, C4<0>;
L_0x1c8aa90 .delay (10000,10000,10000) L_0x1c8aa90/d;
L_0x1c8abe0/d .functor NAND 1, L_0x1c885b0, L_0x1c8aa90, C4<1>, C4<1>;
L_0x1c8abe0 .delay (20000,20000,20000) L_0x1c8abe0/d;
L_0x1c8aca0/d .functor NOT 1, L_0x1c8abe0, C4<0>, C4<0>, C4<0>;
L_0x1c8aca0 .delay (10000,10000,10000) L_0x1c8aca0/d;
L_0x1c8ad90/d .functor NOR 1, L_0x1c8aca0, L_0x1c8a980, C4<0>, C4<0>;
L_0x1c8ad90 .delay (20000,20000,20000) L_0x1c8ad90/d;
L_0x1c8af30/d .functor NOT 1, L_0x1c8ad90, C4<0>, C4<0>, C4<0>;
L_0x1c8af30 .delay (10000,10000,10000) L_0x1c8af30/d;
v0x191bb60_0 .net "and_in0ncom", 0 0, L_0x1c8aca0; 1 drivers
v0x191bc20_0 .net "and_in1com", 0 0, L_0x1c8a980; 1 drivers
v0x191bcc0_0 .alias "in0", 0 0, v0x1920810_0;
v0x191bd60_0 .alias "in1", 0 0, v0x1920bb0_0;
v0x191be10_0 .net "nand_in0ncom", 0 0, L_0x1c8abe0; 1 drivers
v0x191beb0_0 .net "nand_in1com", 0 0, L_0x1c8a8a0; 1 drivers
v0x191bf50_0 .net "ncom", 0 0, L_0x1c8aa90; 1 drivers
v0x191bff0_0 .net "nor_wire", 0 0, L_0x1c8ad90; 1 drivers
v0x191c090_0 .alias "result", 0 0, v0x191c840_0;
v0x191c110_0 .alias "sel0", 0 0, v0x191c640_0;
S_0x191b2f0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x191a2d0;
 .timescale -9 -12;
L_0x1c8b060/d .functor NAND 1, L_0x1c8a770, L_0x1c8c890, C4<1>, C4<1>;
L_0x1c8b060 .delay (20000,20000,20000) L_0x1c8b060/d;
L_0x1c8b140/d .functor NOT 1, L_0x1c8b060, C4<0>, C4<0>, C4<0>;
L_0x1c8b140 .delay (10000,10000,10000) L_0x1c8b140/d;
L_0x1c8b250/d .functor NOT 1, L_0x1c8c890, C4<0>, C4<0>, C4<0>;
L_0x1c8b250 .delay (10000,10000,10000) L_0x1c8b250/d;
L_0x1c8b310/d .functor NAND 1, L_0x1c89d30, L_0x1c8b250, C4<1>, C4<1>;
L_0x1c8b310 .delay (20000,20000,20000) L_0x1c8b310/d;
L_0x1c8b420/d .functor NOT 1, L_0x1c8b310, C4<0>, C4<0>, C4<0>;
L_0x1c8b420 .delay (10000,10000,10000) L_0x1c8b420/d;
L_0x1c8b510/d .functor NOR 1, L_0x1c8b420, L_0x1c8b140, C4<0>, C4<0>;
L_0x1c8b510 .delay (20000,20000,20000) L_0x1c8b510/d;
L_0x1c8b6b0/d .functor NOT 1, L_0x1c8b510, C4<0>, C4<0>, C4<0>;
L_0x1c8b6b0 .delay (10000,10000,10000) L_0x1c8b6b0/d;
v0x191b3e0_0 .net "and_in0ncom", 0 0, L_0x1c8b420; 1 drivers
v0x191b4a0_0 .net "and_in1com", 0 0, L_0x1c8b140; 1 drivers
v0x191b540_0 .alias "in0", 0 0, v0x1920920_0;
v0x191b5e0_0 .alias "in1", 0 0, v0x1920aa0_0;
v0x191b690_0 .net "nand_in0ncom", 0 0, L_0x1c8b310; 1 drivers
v0x191b730_0 .net "nand_in1com", 0 0, L_0x1c8b060; 1 drivers
v0x191b7d0_0 .net "ncom", 0 0, L_0x1c8b250; 1 drivers
v0x191b870_0 .net "nor_wire", 0 0, L_0x1c8b510; 1 drivers
v0x191b910_0 .alias "result", 0 0, v0x191c920_0;
v0x191b990_0 .alias "sel0", 0 0, v0x191c640_0;
S_0x191aba0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x191a2d0;
 .timescale -9 -12;
L_0x1c8b7e0/d .functor NAND 1, L_0x1c8b6b0, L_0x1c8c950, C4<1>, C4<1>;
L_0x1c8b7e0 .delay (20000,20000,20000) L_0x1c8b7e0/d;
L_0x1c8b950/d .functor NOT 1, L_0x1c8b7e0, C4<0>, C4<0>, C4<0>;
L_0x1c8b950 .delay (10000,10000,10000) L_0x1c8b950/d;
L_0x1c8ba60/d .functor NOT 1, L_0x1c8c950, C4<0>, C4<0>, C4<0>;
L_0x1c8ba60 .delay (10000,10000,10000) L_0x1c8ba60/d;
L_0x1c8bb20/d .functor NAND 1, L_0x1c8af30, L_0x1c8ba60, C4<1>, C4<1>;
L_0x1c8bb20 .delay (20000,20000,20000) L_0x1c8bb20/d;
L_0x1c8bc70/d .functor NOT 1, L_0x1c8bb20, C4<0>, C4<0>, C4<0>;
L_0x1c8bc70 .delay (10000,10000,10000) L_0x1c8bc70/d;
L_0x1c8bd60/d .functor NOR 1, L_0x1c8bc70, L_0x1c8b950, C4<0>, C4<0>;
L_0x1c8bd60 .delay (20000,20000,20000) L_0x1c8bd60/d;
L_0x1c8bf00/d .functor NOT 1, L_0x1c8bd60, C4<0>, C4<0>, C4<0>;
L_0x1c8bf00 .delay (10000,10000,10000) L_0x1c8bf00/d;
v0x191ac90_0 .net "and_in0ncom", 0 0, L_0x1c8bc70; 1 drivers
v0x191ad50_0 .net "and_in1com", 0 0, L_0x1c8b950; 1 drivers
v0x191adf0_0 .alias "in0", 0 0, v0x191c840_0;
v0x191ae90_0 .alias "in1", 0 0, v0x191c920_0;
v0x191af10_0 .net "nand_in0ncom", 0 0, L_0x1c8bb20; 1 drivers
v0x191afb0_0 .net "nand_in1com", 0 0, L_0x1c8b7e0; 1 drivers
v0x191b050_0 .net "ncom", 0 0, L_0x1c8ba60; 1 drivers
v0x191b0f0_0 .net "nor_wire", 0 0, L_0x1c8bd60; 1 drivers
v0x191b190_0 .alias "result", 0 0, v0x191c9f0_0;
v0x191b210_0 .alias "sel0", 0 0, v0x191c6c0_0;
S_0x191a3c0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x191a2d0;
 .timescale -9 -12;
L_0x1c8c030/d .functor NAND 1, C4<0>, L_0x1c8ca80, C4<1>, C4<1>;
L_0x1c8c030 .delay (20000,20000,20000) L_0x1c8c030/d;
L_0x1c8c1b0/d .functor NOT 1, L_0x1c8c030, C4<0>, C4<0>, C4<0>;
L_0x1c8c1b0 .delay (10000,10000,10000) L_0x1c8c1b0/d;
L_0x1c8c2c0/d .functor NOT 1, L_0x1c8ca80, C4<0>, C4<0>, C4<0>;
L_0x1c8c2c0 .delay (10000,10000,10000) L_0x1c8c2c0/d;
L_0x1c8c380/d .functor NAND 1, L_0x1c8bf00, L_0x1c8c2c0, C4<1>, C4<1>;
L_0x1c8c380 .delay (20000,20000,20000) L_0x1c8c380/d;
L_0x1c8c4d0/d .functor NOT 1, L_0x1c8c380, C4<0>, C4<0>, C4<0>;
L_0x1c8c4d0 .delay (10000,10000,10000) L_0x1c8c4d0/d;
L_0x1c8c5c0/d .functor NOR 1, L_0x1c8c4d0, L_0x1c8c1b0, C4<0>, C4<0>;
L_0x1c8c5c0 .delay (20000,20000,20000) L_0x1c8c5c0/d;
L_0x1c8c760/d .functor NOT 1, L_0x1c8c5c0, C4<0>, C4<0>, C4<0>;
L_0x1c8c760 .delay (10000,10000,10000) L_0x1c8c760/d;
v0x191a4b0_0 .net "and_in0ncom", 0 0, L_0x1c8c4d0; 1 drivers
v0x191a550_0 .net "and_in1com", 0 0, L_0x1c8c1b0; 1 drivers
v0x191a5f0_0 .alias "in0", 0 0, v0x191c9f0_0;
v0x191a690_0 .alias "in1", 0 0, v0x191c510_0;
v0x191a740_0 .net "nand_in0ncom", 0 0, L_0x1c8c380; 1 drivers
v0x191a7e0_0 .net "nand_in1com", 0 0, L_0x1c8c030; 1 drivers
v0x191a8c0_0 .net "ncom", 0 0, L_0x1c8c2c0; 1 drivers
v0x191a960_0 .net "nor_wire", 0 0, L_0x1c8c5c0; 1 drivers
v0x191aa00_0 .alias "result", 0 0, v0x19206b0_0;
v0x191aaa0_0 .alias "sel0", 0 0, v0x191c790_0;
S_0x1919c30 .scope module, "signXtend" "signextend" 7 81, 10 8, S_0x13e8a30;
 .timescale -9 -12;
v0x1919d20_0 .net *"_s1", 0 0, L_0x1c8cf90; 1 drivers
v0x1919dc0_0 .net *"_s2", 15 0, L_0x1c9d3e0; 1 drivers
v0x1919e60_0 .alias "extended_imm", 31 0, v0x1afd730_0;
v0x1919f00_0 .net "immediate", 15 0, L_0x1c929e0; 1 drivers
L_0x1c8cf90 .part L_0x1c929e0, 15, 1;
LS_0x1c9d3e0_0_0 .concat [ 1 1 1 1], L_0x1c8cf90, L_0x1c8cf90, L_0x1c8cf90, L_0x1c8cf90;
LS_0x1c9d3e0_0_4 .concat [ 1 1 1 1], L_0x1c8cf90, L_0x1c8cf90, L_0x1c8cf90, L_0x1c8cf90;
LS_0x1c9d3e0_0_8 .concat [ 1 1 1 1], L_0x1c8cf90, L_0x1c8cf90, L_0x1c8cf90, L_0x1c8cf90;
LS_0x1c9d3e0_0_12 .concat [ 1 1 1 1], L_0x1c8cf90, L_0x1c8cf90, L_0x1c8cf90, L_0x1c8cf90;
L_0x1c9d3e0 .concat [ 4 4 4 4], LS_0x1c9d3e0_0_0, LS_0x1c9d3e0_0_4, LS_0x1c9d3e0_0_8, LS_0x1c9d3e0_0_12;
L_0x1c928f0 .concat [ 16 16 0 0], L_0x1c929e0, L_0x1c9d3e0;
S_0x19194b0 .scope module, "alu_mux" "mux_1bit" 7 83, 3 2, S_0x13e8a30;
 .timescale -9 -12;
L_0x1be0870/d .functor NAND 1, L_0x1c8ce00, v0x142ddf0_0, C4<1>, C4<1>;
L_0x1be0870 .delay (20000,20000,20000) L_0x1be0870/d;
L_0x1c9d9a0/d .functor NOT 1, L_0x1be0870, C4<0>, C4<0>, C4<0>;
L_0x1c9d9a0 .delay (10000,10000,10000) L_0x1c9d9a0/d;
L_0x1c9da50/d .functor NOT 1, v0x142ddf0_0, C4<0>, C4<0>, C4<0>;
L_0x1c9da50 .delay (10000,10000,10000) L_0x1c9da50/d;
L_0x1c9db40/d .functor NAND 1, L_0x1c8cc90, L_0x1c9da50, C4<1>, C4<1>;
L_0x1c9db40 .delay (20000,20000,20000) L_0x1c9db40/d;
L_0x1c9dbe0/d .functor NOT 1, L_0x1c9db40, C4<0>, C4<0>, C4<0>;
L_0x1c9dbe0 .delay (10000,10000,10000) L_0x1c9dbe0/d;
L_0x1c9dcd0/d .functor NOR 1, L_0x1c9dbe0, L_0x1c9d9a0, C4<0>, C4<0>;
L_0x1c9dcd0 .delay (20000,20000,20000) L_0x1c9dcd0/d;
L_0x1c9eca0/d .functor NOT 1, L_0x1c9dcd0, C4<0>, C4<0>, C4<0>;
L_0x1c9eca0 .delay (10000,10000,10000) L_0x1c9eca0/d;
v0x19195a0_0 .net "and_in0ncom", 0 0, L_0x1c9dbe0; 1 drivers
v0x1919620_0 .net "and_in1com", 0 0, L_0x1c9d9a0; 1 drivers
v0x19196a0_0 .net "in0", 0 0, L_0x1c8cc90; 1 drivers
v0x1919720_0 .net "in1", 0 0, L_0x1c8ce00; 1 drivers
v0x19197a0_0 .net "nand_in0ncom", 0 0, L_0x1c9db40; 1 drivers
v0x1919840_0 .net "nand_in1com", 0 0, L_0x1be0870; 1 drivers
v0x1919920_0 .net "ncom", 0 0, L_0x1c9da50; 1 drivers
v0x19199c0_0 .net "nor_wire", 0 0, L_0x1c9dcd0; 1 drivers
v0x1919ab0_0 .net "result", 0 0, L_0x1c9eca0; 1 drivers
v0x1919b50_0 .alias "sel0", 0 0, v0x1afd440_0;
S_0x181ff70 .scope module, "BigAlu" "ALU" 7 85, 2 81, S_0x13e8a30;
 .timescale -9 -12;
L_0x1d52170 .functor NOT 1, L_0x1d521f0, C4<0>, C4<0>, C4<0>;
L_0x1d59d70/0/0 .functor OR 1, L_0x1d5b5d0, L_0x1d5af20, L_0x1d5b010, L_0x1d5b100;
L_0x1d59d70/0/4 .functor OR 1, L_0x1d5b1f0, L_0x1d5b2e0, L_0x1d5bc10, L_0x1d5b6c0;
L_0x1d59d70/0/8 .functor OR 1, L_0x1d5b760, L_0x1d5b850, L_0x1d5b940, L_0x1d5ba30;
L_0x1d59d70/0/12 .functor OR 1, L_0x1d5bb20, L_0x1d5c240, L_0x1d5c2e0, L_0x1d59f30;
L_0x1d59d70/0/16 .functor OR 1, L_0x1d5bcb0, L_0x1d5bd50, L_0x1d5bdf0, L_0x1d5bee0;
L_0x1d59d70/0/20 .functor OR 1, L_0x1d5bfd0, L_0x1d5c0c0, L_0x1d5c950, L_0x1d59fd0;
L_0x1d59d70/0/24 .functor OR 1, L_0x1d5a070, L_0x1d5c380, L_0x1d5c470, L_0x1d5c560;
L_0x1d59d70/0/28 .functor OR 1, L_0x1d5c650, L_0x1d5c740, L_0x1d5b420, L_0x1d5c830;
L_0x1d59d70/1/0 .functor OR 1, L_0x1d59d70/0/0, L_0x1d59d70/0/4, L_0x1d59d70/0/8, L_0x1d59d70/0/12;
L_0x1d59d70/1/4 .functor OR 1, L_0x1d59d70/0/16, L_0x1d59d70/0/20, L_0x1d59d70/0/24, L_0x1d59d70/0/28;
L_0x1d59d70/d .functor NOR 1, L_0x1d59d70/1/0, L_0x1d59d70/1/4, C4<0>, C4<0>;
L_0x1d59d70 .delay (320000,320000,320000) L_0x1d59d70/d;
v0x18b0b10_0 .net *"_s227", 0 0, L_0x1d521f0; 1 drivers
v0x18b0b90_0 .net *"_s237", 0 0, L_0x1d5b5d0; 1 drivers
v0x1917730_0 .net *"_s239", 0 0, L_0x1d5af20; 1 drivers
v0x19177b0_0 .net *"_s241", 0 0, L_0x1d5b010; 1 drivers
v0x1917830_0 .net *"_s243", 0 0, L_0x1d5b100; 1 drivers
v0x19178b0_0 .net *"_s245", 0 0, L_0x1d5b1f0; 1 drivers
v0x1917930_0 .net *"_s247", 0 0, L_0x1d5b2e0; 1 drivers
v0x19179b0_0 .net *"_s249", 0 0, L_0x1d5bc10; 1 drivers
v0x1917a30_0 .net *"_s251", 0 0, L_0x1d5b6c0; 1 drivers
v0x1917ab0_0 .net *"_s253", 0 0, L_0x1d5b760; 1 drivers
v0x1917b30_0 .net *"_s255", 0 0, L_0x1d5b850; 1 drivers
v0x1917bb0_0 .net *"_s257", 0 0, L_0x1d5b940; 1 drivers
v0x1917c30_0 .net *"_s259", 0 0, L_0x1d5ba30; 1 drivers
v0x1917cb0_0 .net *"_s261", 0 0, L_0x1d5bb20; 1 drivers
v0x1917db0_0 .net *"_s263", 0 0, L_0x1d5c240; 1 drivers
v0x1917e30_0 .net *"_s265", 0 0, L_0x1d5c2e0; 1 drivers
v0x1917d30_0 .net *"_s267", 0 0, L_0x1d59f30; 1 drivers
v0x1917f60_0 .net *"_s269", 0 0, L_0x1d5bcb0; 1 drivers
v0x1918080_0 .net *"_s271", 0 0, L_0x1d5bd50; 1 drivers
v0x1918100_0 .net *"_s273", 0 0, L_0x1d5bdf0; 1 drivers
v0x1917fe0_0 .net *"_s275", 0 0, L_0x1d5bee0; 1 drivers
v0x1918230_0 .net *"_s277", 0 0, L_0x1d5bfd0; 1 drivers
v0x1918180_0 .net *"_s279", 0 0, L_0x1d5c0c0; 1 drivers
v0x1918370_0 .net *"_s281", 0 0, L_0x1d5c950; 1 drivers
v0x19182d0_0 .net *"_s283", 0 0, L_0x1d59fd0; 1 drivers
v0x19184c0_0 .net *"_s285", 0 0, L_0x1d5a070; 1 drivers
v0x1918410_0 .net *"_s287", 0 0, L_0x1d5c380; 1 drivers
v0x1918620_0 .net *"_s289", 0 0, L_0x1d5c470; 1 drivers
v0x1918560_0 .net *"_s291", 0 0, L_0x1d5c560; 1 drivers
v0x1918790_0 .net *"_s293", 0 0, L_0x1d5c650; 1 drivers
v0x19186a0_0 .net *"_s295", 0 0, L_0x1d5c740; 1 drivers
v0x1918910_0 .net *"_s297", 0 0, L_0x1d5b420; 1 drivers
v0x1918810_0 .net *"_s299", 0 0, L_0x1d5c830; 1 drivers
v0x1918aa0_0 .alias "carryout", 0 0, v0x1afdf20_0;
v0x1918990_0 .alias "command", 2 0, v0x1afd210_0;
RS_0x7f5a7232e958/0/0 .resolv tri, L_0x1ca4b00, L_0x1c9f110, L_0x1cb0400, L_0x1caa730;
RS_0x7f5a7232e958/0/4 .resolv tri, L_0x1cbbcc0, L_0x1cbbec0, L_0x1cc7030, L_0x1cc7280;
RS_0x7f5a7232e958/0/8 .resolv tri, L_0x1cd2970, L_0x1cd2a10, L_0x1cde1c0, L_0x1cde620;
RS_0x7f5a7232e958/0/12 .resolv tri, L_0x1ce9890, L_0x1ce9930, L_0x1cf5280, L_0x1cef460;
RS_0x7f5a7232e958/0/16 .resolv tri, L_0x1d00750, L_0x1cfae40, L_0x1d0bf20, L_0x1d06320;
RS_0x7f5a7232e958/0/20 .resolv tri, L_0x1d176c0, L_0x1d11ae0, L_0x1d22980, L_0x1d1d310;
RS_0x7f5a7232e958/0/24 .resolv tri, L_0x1d2efd0, L_0x1d293f0, L_0x1d3a5b0, L_0x1d34bc0;
RS_0x7f5a7232e958/0/28 .resolv tri, L_0x1d45d90, L_0x1ce3c90, L_0x1d51ec0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f5a7232e958/1/0 .resolv tri, RS_0x7f5a7232e958/0/0, RS_0x7f5a7232e958/0/4, RS_0x7f5a7232e958/0/8, RS_0x7f5a7232e958/0/12;
RS_0x7f5a7232e958/1/4 .resolv tri, RS_0x7f5a7232e958/0/16, RS_0x7f5a7232e958/0/20, RS_0x7f5a7232e958/0/24, RS_0x7f5a7232e958/0/28;
RS_0x7f5a7232e958 .resolv tri, RS_0x7f5a7232e958/1/0, RS_0x7f5a7232e958/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1918a10_0 .net8 "int_carryout", 30 0, RS_0x7f5a7232e958; 31 drivers
v0x1918c50_0 .net "invertB", 0 0, v0x1917220_0; 1 drivers
v0x1918cd0_0 .net "muxIndex", 2 0, v0x19172a0_0; 1 drivers
v0x1918b20_0 .alias "operandA", 31 0, v0x1afc9f0_0;
v0x1918bc0_0 .alias "operandB", 31 0, v0x1afd6b0_0;
v0x1918ea0_0 .net "othercontrolsignal", 0 0, v0x18b0a90_0; 1 drivers
v0x1918f20_0 .alias "overflow", 0 0, v0x1afddd0_0;
v0x1918da0_0 .alias "result", 31 0, v0x1afc1a0_0;
v0x1918e20_0 .net "resultFirst", 0 0, L_0x1d51a30; 1 drivers
v0x19191a0_0 .net "sltValue", 0 0, L_0x1d58730; 1 drivers
v0x1919220_0 .net "sub_b", 0 0, L_0x1d52170; 1 drivers
v0x1918ff0_0 .net "sub_carryout", 0 0, L_0x1d59a70; 1 drivers
v0x1919070_0 .net "sub_sumleft", 0 0, L_0x1d59350; 1 drivers
v0x1919430_0 .alias "zero", 0 0, v0x1afe310_0;
L_0x1ca49b0 .part/pv L_0x1ca4520, 1, 1, 32;
L_0x1ca4b00 .part/pv L_0x1ca0a30, 1, 1, 31;
L_0x1ca4ba0 .part L_0x1bde560, 1, 1;
L_0x1ca4c40 .part L_0x1c9ed90, 1, 1;
L_0x1ca4ce0 .part RS_0x7f5a7232e958, 0, 1;
L_0x1c9ef10 .part/pv L_0x1caa170, 2, 1, 32;
L_0x1c9f110 .part/pv L_0x1ca6680, 2, 1, 31;
L_0x1caa8d0 .part L_0x1bde560, 2, 1;
L_0x1caa970 .part L_0x1c9ed90, 2, 1;
L_0x1caaaa0 .part RS_0x7f5a7232e958, 1, 1;
L_0x1cb02d0 .part/pv L_0x1cafe40, 3, 1, 32;
L_0x1cb0400 .part/pv L_0x1cac350, 3, 1, 31;
L_0x1cb04a0 .part L_0x1bde560, 3, 1;
L_0x1cb0650 .part L_0x1c9ed90, 3, 1;
L_0x1cb06f0 .part RS_0x7f5a7232e958, 2, 1;
L_0x1caa600 .part/pv L_0x1cb5a90, 4, 1, 32;
L_0x1caa730 .part/pv L_0x1cb1fa0, 4, 1, 31;
L_0x1caa7d0 .part L_0x1bde560, 4, 1;
L_0x1cb62a0 .part L_0x1c9ed90, 4, 1;
L_0x1cb6340 .part RS_0x7f5a7232e958, 3, 1;
L_0x1cbbb90 .part/pv L_0x1cbb700, 5, 1, 32;
L_0x1cbbcc0 .part/pv L_0x1cb7c10, 5, 1, 31;
L_0x1cb64f0 .part L_0x1bde560, 5, 1;
L_0x1cbbe20 .part L_0x1c9ed90, 5, 1;
L_0x1cbbd60 .part RS_0x7f5a7232e958, 4, 1;
L_0x1cb5f20 .part/pv L_0x1cc0d40, 6, 1, 32;
L_0x1cbbec0 .part/pv L_0x1cbd290, 6, 1, 31;
L_0x1cc14c0 .part L_0x1bde560, 6, 1;
L_0x1cc1560 .part L_0x1c9ed90, 6, 1;
L_0x1cc1710 .part RS_0x7f5a7232e958, 5, 1;
L_0x1cc6f00 .part/pv L_0x1cc6a70, 7, 1, 32;
L_0x1cc7030 .part/pv L_0x1cc2f80, 7, 1, 31;
L_0x1cc17b0 .part L_0x1bde560, 7, 1;
L_0x1cc71e0 .part L_0x1c9ed90, 7, 1;
L_0x1cc70d0 .part RS_0x7f5a7232e958, 6, 1;
L_0x1cc11d0 .part/pv L_0x1ccc640, 8, 1, 32;
L_0x1cc7280 .part/pv L_0x1cc8b50, 8, 1, 31;
L_0x1cccdd0 .part L_0x1bde560, 8, 1;
L_0x1ccce70 .part L_0x1c9ed90, 8, 1;
L_0x1cccf10 .part RS_0x7f5a7232e958, 7, 1;
L_0x1cd2840 .part/pv L_0x1cd23b0, 9, 1, 32;
L_0x1cd2970 .part/pv L_0x1cce8c0, 9, 1, 31;
L_0x1ccd1c0 .part L_0x1bde560, 9, 1;
L_0x1ccd260 .part L_0x1c9ed90, 9, 1;
L_0x1cd2b80 .part RS_0x7f5a7232e958, 8, 1;
L_0x1cccad0 .part/pv L_0x1cd7f80, 10, 1, 32;
L_0x1cd2a10 .part/pv L_0x1cd4490, 10, 1, 31;
L_0x1cd2ab0 .part L_0x1bde560, 10, 1;
L_0x1cd8720 .part L_0x1c9ed90, 10, 1;
L_0x1cd87c0 .part RS_0x7f5a7232e958, 9, 1;
L_0x19175c0 .part/pv L_0x1cdd820, 11, 1, 32;
L_0x1cde1c0 .part/pv L_0x1cda0b0, 11, 1, 31;
L_0x1cd8860 .part L_0x1bde560, 11, 1;
L_0x1cd8900 .part L_0x1c9ed90, 11, 1;
L_0x1cb0540 .part RS_0x7f5a7232e958, 10, 1;
L_0x1cd8410 .part/pv L_0x1ce36d0, 12, 1, 32;
L_0x1cde620 .part/pv L_0x1cdfbe0, 12, 1, 31;
L_0x1cde6c0 .part L_0x1bde560, 12, 1;
L_0x1ce3e80 .part L_0x1c9ed90, 12, 1;
L_0x1ce3f20 .part RS_0x7f5a7232e958, 11, 1;
L_0x1ce9760 .part/pv L_0x1ce92d0, 13, 1, 32;
L_0x1ce9890 .part/pv L_0x1ce57c0, 13, 1, 31;
L_0x1ce3fc0 .part L_0x1bde560, 13, 1;
L_0x1ce4060 .part L_0x1c9ed90, 13, 1;
L_0x1ce4100 .part RS_0x7f5a7232e958, 12, 1;
L_0x1ce3b60 .part/pv L_0x1ceeea0, 14, 1, 32;
L_0x1ce9930 .part/pv L_0x1ceb3b0, 14, 1, 31;
L_0x1ce99d0 .part L_0x1bde560, 14, 1;
L_0x1ce9a70 .part L_0x1c9ed90, 14, 1;
L_0x1cc1600 .part RS_0x7f5a7232e958, 13, 1;
L_0x1cf5150 .part/pv L_0x1cf4cc0, 15, 1, 32;
L_0x1cf5280 .part/pv L_0x1cf11d0, 15, 1, 31;
L_0x1cefaa0 .part L_0x1bde560, 15, 1;
L_0x1cefb40 .part L_0x1c9ed90, 15, 1;
L_0x1cefbe0 .part RS_0x7f5a7232e958, 14, 1;
L_0x1cef330 .part/pv L_0x1cfa880, 16, 1, 32;
L_0x1cef460 .part/pv L_0x1cf6d90, 16, 1, 31;
L_0x1cef500 .part L_0x1bde560, 16, 1;
L_0x1cef5a0 .part L_0x1c9ed90, 16, 1;
L_0x1cf5320 .part RS_0x7f5a7232e958, 15, 1;
L_0x1d00620 .part/pv L_0x1d00190, 17, 1, 32;
L_0x1d00750 .part/pv L_0x1cfc740, 17, 1, 31;
L_0x1cfb6e0 .part L_0x1bde560, 17, 1;
L_0x1cfb780 .part L_0x1c9ed90, 17, 1;
L_0x1cfb820 .part RS_0x7f5a7232e958, 16, 1;
L_0x1cfad10 .part/pv L_0x1d05d60, 18, 1, 32;
L_0x1cfae40 .part/pv L_0x1d02270, 18, 1, 31;
L_0x1cfaee0 .part L_0x1bde560, 18, 1;
L_0x1cfaf80 .part L_0x1c9ed90, 18, 1;
L_0x1d007f0 .part RS_0x7f5a7232e958, 17, 1;
L_0x1d0bdf0 .part/pv L_0x1d0b960, 19, 1, 32;
L_0x1d0bf20 .part/pv L_0x1d07e70, 19, 1, 31;
L_0x1d06540 .part L_0x1bde560, 19, 1;
L_0x1d065e0 .part L_0x1c9ed90, 19, 1;
L_0x1d06680 .part RS_0x7f5a7232e958, 18, 1;
L_0x1d061f0 .part/pv L_0x1d11520, 20, 1, 32;
L_0x1d06320 .part/pv L_0x1d0da30, 20, 1, 31;
L_0x1d063c0 .part L_0x1bde560, 20, 1;
L_0x1d06460 .part L_0x1c9ed90, 20, 1;
L_0x1d0bfc0 .part RS_0x7f5a7232e958, 19, 1;
L_0x1d17590 .part/pv L_0x1d17100, 21, 1, 32;
L_0x1d176c0 .part/pv L_0x1d13610, 21, 1, 31;
L_0x1d11d10 .part L_0x1bde560, 21, 1;
L_0x1d11db0 .part L_0x1c9ed90, 21, 1;
L_0x1d11e50 .part RS_0x7f5a7232e958, 20, 1;
L_0x1d119b0 .part/pv L_0x1d1cd50, 22, 1, 32;
L_0x1d11ae0 .part/pv L_0x1d19260, 22, 1, 31;
L_0x1d11b80 .part L_0x1bde560, 22, 1;
L_0x1d11c20 .part L_0x1c9ed90, 22, 1;
L_0x1d17760 .part RS_0x7f5a7232e958, 21, 1;
L_0x1d22850 .part/pv L_0x1d223c0, 23, 1, 32;
L_0x1d22980 .part/pv L_0x1d1ee60, 23, 1, 31;
L_0x1d1d550 .part L_0x1bde560, 23, 1;
L_0x1d1d5f0 .part L_0x1c9ed90, 23, 1;
L_0x1d1d690 .part RS_0x7f5a7232e958, 22, 1;
L_0x1d1d1e0 .part/pv L_0x1d28e30, 24, 1, 32;
L_0x1d1d310 .part/pv L_0x1d24490, 24, 1, 31;
L_0x1d1d3b0 .part L_0x1bde560, 24, 1;
L_0x1d1d450 .part L_0x1c9ed90, 24, 1;
L_0x1d22a20 .part RS_0x7f5a7232e958, 23, 1;
L_0x1d2eea0 .part/pv L_0x1d2ea10, 25, 1, 32;
L_0x1d2efd0 .part/pv L_0x1d2af20, 25, 1, 31;
L_0x1d29640 .part L_0x1bde560, 25, 1;
L_0x1d296e0 .part L_0x1c9ed90, 25, 1;
L_0x1d29780 .part RS_0x7f5a7232e958, 24, 1;
L_0x1d292c0 .part/pv L_0x1d34600, 26, 1, 32;
L_0x1d293f0 .part/pv L_0x1d30b10, 26, 1, 31;
L_0x1d29490 .part L_0x1bde560, 26, 1;
L_0x1d29530 .part L_0x1c9ed90, 26, 1;
L_0x1d2f070 .part RS_0x7f5a7232e958, 25, 1;
L_0x1d3a480 .part/pv L_0x1d39ff0, 27, 1, 32;
L_0x1d3a5b0 .part/pv L_0x1d36500, 27, 1, 31;
L_0x1d34e20 .part L_0x1bde560, 27, 1;
L_0x1cde410 .part L_0x1c9ed90, 27, 1;
L_0x1cde4b0 .part RS_0x7f5a7232e958, 26, 1;
L_0x1d34a90 .part/pv L_0x1d3fc90, 28, 1, 32;
L_0x1d34bc0 .part/pv L_0x1d3c1a0, 28, 1, 31;
L_0x1d34c60 .part L_0x1bde560, 28, 1;
L_0x1d34d00 .part L_0x1c9ed90, 28, 1;
L_0x1d3ae90 .part RS_0x7f5a7232e958, 27, 1;
L_0x1d45c60 .part/pv L_0x1d457d0, 29, 1, 32;
L_0x1d45d90 .part/pv L_0x1d41ce0, 29, 1, 31;
L_0x1d40480 .part L_0x1bde560, 29, 1;
L_0x1d40520 .part L_0x1c9ed90, 29, 1;
L_0x1d405c0 .part RS_0x7f5a7232e958, 28, 1;
L_0x1d400e0 .part/pv L_0x1d4bb10, 30, 1, 32;
L_0x1ce3c90 .part/pv L_0x1d48020, 30, 1, 31;
L_0x1ce3d30 .part L_0x1bde560, 30, 1;
L_0x1d40180 .part L_0x1c9ed90, 30, 1;
L_0x1cef890 .part RS_0x7f5a7232e958, 29, 1;
L_0x1d51ec0 .part/pv L_0x1d4df40, 0, 1, 31;
L_0x1d51f60 .part L_0x1bde560, 0, 1;
L_0x1d4c760 .part L_0x1c9ed90, 0, 1;
L_0x1cddee0 .part/pv L_0x1d57360, 31, 1, 32;
L_0x1cde010 .part L_0x1bde560, 31, 1;
L_0x1cde0b0 .part L_0x1c9ed90, 31, 1;
L_0x1d4bfa0 .part RS_0x7f5a7232e958, 30, 1;
L_0x1d520d0 .part RS_0x7f5a7232e958, 30, 1;
L_0x1d521f0 .part L_0x1c9ed90, 31, 1;
L_0x1d59c30 .part L_0x1bde560, 31, 1;
L_0x1d58690 .part RS_0x7f5a7232e958, 30, 1;
L_0x1d5ae80 .part/pv L_0x1d5ad70, 0, 1, 32;
L_0x1d59cd0 .part v0x19172a0_0, 2, 1;
L_0x1d5b5d0 .part RS_0x7f5a7236fd98, 0, 1;
L_0x1d5af20 .part RS_0x7f5a7236fd98, 1, 1;
L_0x1d5b010 .part RS_0x7f5a7236fd98, 2, 1;
L_0x1d5b100 .part RS_0x7f5a7236fd98, 3, 1;
L_0x1d5b1f0 .part RS_0x7f5a7236fd98, 4, 1;
L_0x1d5b2e0 .part RS_0x7f5a7236fd98, 5, 1;
L_0x1d5bc10 .part RS_0x7f5a7236fd98, 6, 1;
L_0x1d5b6c0 .part RS_0x7f5a7236fd98, 7, 1;
L_0x1d5b760 .part RS_0x7f5a7236fd98, 8, 1;
L_0x1d5b850 .part RS_0x7f5a7236fd98, 9, 1;
L_0x1d5b940 .part RS_0x7f5a7236fd98, 10, 1;
L_0x1d5ba30 .part RS_0x7f5a7236fd98, 11, 1;
L_0x1d5bb20 .part RS_0x7f5a7236fd98, 12, 1;
L_0x1d5c240 .part RS_0x7f5a7236fd98, 13, 1;
L_0x1d5c2e0 .part RS_0x7f5a7236fd98, 14, 1;
L_0x1d59f30 .part RS_0x7f5a7236fd98, 15, 1;
L_0x1d5bcb0 .part RS_0x7f5a7236fd98, 16, 1;
L_0x1d5bd50 .part RS_0x7f5a7236fd98, 17, 1;
L_0x1d5bdf0 .part RS_0x7f5a7236fd98, 18, 1;
L_0x1d5bee0 .part RS_0x7f5a7236fd98, 19, 1;
L_0x1d5bfd0 .part RS_0x7f5a7236fd98, 20, 1;
L_0x1d5c0c0 .part RS_0x7f5a7236fd98, 21, 1;
L_0x1d5c950 .part RS_0x7f5a7236fd98, 22, 1;
L_0x1d59fd0 .part RS_0x7f5a7236fd98, 23, 1;
L_0x1d5a070 .part RS_0x7f5a7236fd98, 24, 1;
L_0x1d5c380 .part RS_0x7f5a7236fd98, 25, 1;
L_0x1d5c470 .part RS_0x7f5a7236fd98, 26, 1;
L_0x1d5c560 .part RS_0x7f5a7236fd98, 27, 1;
L_0x1d5c650 .part RS_0x7f5a7236fd98, 28, 1;
L_0x1d5c740 .part RS_0x7f5a7236fd98, 29, 1;
L_0x1d5b420 .part RS_0x7f5a7236fd98, 30, 1;
L_0x1d5c830 .part RS_0x7f5a7236fd98, 31, 1;
S_0x19170b0 .scope module, "controlLUT" "ALUcontrolLUT" 2 95, 2 144, S_0x181ff70;
 .timescale -9 -12;
v0x19171a0_0 .alias "ALUcommand", 2 0, v0x1afd210_0;
v0x1917220_0 .var "invertB", 0 0;
v0x19172a0_0 .var "muxindex", 2 0;
v0x18b0a90_0 .var "othercontrolsignal", 0 0;
E_0x1912480 .event edge, v0x142dc10_0;
S_0x1910580 .scope module, "aluFirst" "ALU_1bit" 2 100, 2 3, S_0x181ff70;
 .timescale -9 -12;
L_0x1cef930/d .functor NOT 1, L_0x1d4c760, C4<0>, C4<0>, C4<0>;
L_0x1cef930 .delay (10000,10000,10000) L_0x1cef930/d;
v0x18b0600_0 .alias "carryin", 0 0, v0x1918c50_0;
v0x18b06a0_0 .net "carryout", 0 0, L_0x1d4df40; 1 drivers
v0x18b0720_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18b07a0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18b0820_0 .net "notB", 0 0, L_0x1cef930; 1 drivers
v0x18b08a0_0 .net "operandA", 0 0, L_0x1d51f60; 1 drivers
v0x18b0920_0 .net "operandB", 0 0, L_0x1d4c760; 1 drivers
v0x1916b00_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1916b80_0 .alias "result", 0 0, v0x1918e20_0;
v0x1916c00_0 .net "trueB", 0 0, L_0x1d4ce50; 1 drivers
v0x1916c80_0 .net "wAddSub", 0 0, L_0x1d4d870; 1 drivers
v0x1916d90_0 .net "wNandAnd", 0 0, L_0x1d4f000; 1 drivers
v0x1916ea0_0 .net "wNorOr", 0 0, L_0x1d4fa40; 1 drivers
v0x1916fb0_0 .net "wXor", 0 0, L_0x1d4e5a0; 1 drivers
L_0x1d51b60 .part v0x19172a0_0, 0, 1;
L_0x1d51c20 .part v0x19172a0_0, 1, 1;
L_0x1d51d50 .part v0x19172a0_0, 2, 1;
S_0x1915a90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1910580;
 .timescale -9 -12;
L_0x1cef9f0/d .functor NAND 1, L_0x1cef930, v0x1917220_0, C4<1>, C4<1>;
L_0x1cef9f0 .delay (20000,20000,20000) L_0x1cef9f0/d;
L_0x1d46240/d .functor NOT 1, L_0x1cef9f0, C4<0>, C4<0>, C4<0>;
L_0x1d46240 .delay (10000,10000,10000) L_0x1d46240/d;
L_0x1d40270/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d40270 .delay (10000,10000,10000) L_0x1d40270/d;
L_0x1d40330/d .functor NAND 1, L_0x1d4c760, L_0x1d40270, C4<1>, C4<1>;
L_0x1d40330 .delay (20000,20000,20000) L_0x1d40330/d;
L_0x1d4cc20/d .functor NOT 1, L_0x1d40330, C4<0>, C4<0>, C4<0>;
L_0x1d4cc20 .delay (10000,10000,10000) L_0x1d4cc20/d;
L_0x1d4ccd0/d .functor NOR 1, L_0x1d4cc20, L_0x1d46240, C4<0>, C4<0>;
L_0x1d4ccd0 .delay (20000,20000,20000) L_0x1d4ccd0/d;
L_0x1d4ce50/d .functor NOT 1, L_0x1d4ccd0, C4<0>, C4<0>, C4<0>;
L_0x1d4ce50 .delay (10000,10000,10000) L_0x1d4ce50/d;
v0x1915b80_0 .net "and_in0ncom", 0 0, L_0x1d4cc20; 1 drivers
v0x1915c40_0 .net "and_in1com", 0 0, L_0x1d46240; 1 drivers
v0x1915ce0_0 .alias "in0", 0 0, v0x18b0920_0;
v0x1915d60_0 .alias "in1", 0 0, v0x18b0820_0;
v0x1915de0_0 .net "nand_in0ncom", 0 0, L_0x1d40330; 1 drivers
v0x1915e80_0 .net "nand_in1com", 0 0, L_0x1cef9f0; 1 drivers
v0x1915f20_0 .net "ncom", 0 0, L_0x1d40270; 1 drivers
v0x1915fc0_0 .net "nor_wire", 0 0, L_0x1d4ccd0; 1 drivers
v0x19160b0_0 .alias "result", 0 0, v0x1916c00_0;
v0x1916180_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x19147a0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1910580;
 .timescale -9 -12;
L_0x1d4d980/d .functor NAND 1, L_0x1d51f60, L_0x1d4ce50, C4<1>, C4<1>;
L_0x1d4d980 .delay (20000,20000,20000) L_0x1d4d980/d;
L_0x1d4db10/d .functor NOT 1, L_0x1d4d980, C4<0>, C4<0>, C4<0>;
L_0x1d4db10 .delay (10000,10000,10000) L_0x1d4db10/d;
L_0x1d4dc00/d .functor NAND 1, v0x1917220_0, L_0x1d4d2f0, C4<1>, C4<1>;
L_0x1d4dc00 .delay (20000,20000,20000) L_0x1d4dc00/d;
L_0x1d4dcc0/d .functor NOT 1, L_0x1d4dc00, C4<0>, C4<0>, C4<0>;
L_0x1d4dcc0 .delay (10000,10000,10000) L_0x1d4dcc0/d;
L_0x1d4ddd0/d .functor NOR 1, L_0x1d4dcc0, L_0x1d4db10, C4<0>, C4<0>;
L_0x1d4ddd0 .delay (20000,20000,20000) L_0x1d4ddd0/d;
L_0x1d4df40/d .functor NOT 1, L_0x1d4ddd0, C4<0>, C4<0>, C4<0>;
L_0x1d4df40 .delay (10000,10000,10000) L_0x1d4df40/d;
v0x1915360_0 .alias "a", 0 0, v0x18b08a0_0;
v0x1915470_0 .net "and_ab", 0 0, L_0x1d4db10; 1 drivers
v0x1915510_0 .net "and_xor_ab_c", 0 0, L_0x1d4dcc0; 1 drivers
v0x19155b0_0 .alias "b", 0 0, v0x1916c00_0;
v0x1915630_0 .alias "carryin", 0 0, v0x1918c50_0;
v0x19156b0_0 .alias "carryout", 0 0, v0x18b06a0_0;
v0x1915770_0 .net "nand_ab", 0 0, L_0x1d4d980; 1 drivers
v0x19157f0_0 .net "nand_xor_ab_c", 0 0, L_0x1d4dc00; 1 drivers
v0x1915890_0 .net "nco", 0 0, L_0x1d4ddd0; 1 drivers
v0x1915930_0 .alias "sum", 0 0, v0x1916c80_0;
v0x1915a10_0 .net "xor_ab", 0 0, L_0x1d4d2f0; 1 drivers
S_0x1914e10 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19147a0;
 .timescale -9 -12;
L_0x1d4cf80/d .functor NAND 1, L_0x1d51f60, L_0x1d4ce50, C4<1>, C4<1>;
L_0x1d4cf80 .delay (20000,20000,20000) L_0x1d4cf80/d;
L_0x1d4d020/d .functor NOR 1, L_0x1d51f60, L_0x1d4ce50, C4<0>, C4<0>;
L_0x1d4d020 .delay (20000,20000,20000) L_0x1d4d020/d;
L_0x1d4d0c0/d .functor NOT 1, L_0x1d4d020, C4<0>, C4<0>, C4<0>;
L_0x1d4d0c0 .delay (10000,10000,10000) L_0x1d4d0c0/d;
L_0x1d4d1b0/d .functor NAND 1, L_0x1d4d0c0, L_0x1d4cf80, C4<1>, C4<1>;
L_0x1d4d1b0 .delay (20000,20000,20000) L_0x1d4d1b0/d;
L_0x1d4d2f0/d .functor NOT 1, L_0x1d4d1b0, C4<0>, C4<0>, C4<0>;
L_0x1d4d2f0 .delay (10000,10000,10000) L_0x1d4d2f0/d;
v0x1914f00_0 .alias "a", 0 0, v0x18b08a0_0;
v0x1914fa0_0 .alias "b", 0 0, v0x1916c00_0;
v0x1915040_0 .net "nand_ab", 0 0, L_0x1d4cf80; 1 drivers
v0x19150e0_0 .net "nor_ab", 0 0, L_0x1d4d020; 1 drivers
v0x1915160_0 .net "nxor_ab", 0 0, L_0x1d4d1b0; 1 drivers
v0x1915200_0 .net "or_ab", 0 0, L_0x1d4d0c0; 1 drivers
v0x19152e0_0 .alias "result", 0 0, v0x1915a10_0;
S_0x1914890 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19147a0;
 .timescale -9 -12;
L_0x1d4d420/d .functor NAND 1, L_0x1d4d2f0, v0x1917220_0, C4<1>, C4<1>;
L_0x1d4d420 .delay (20000,20000,20000) L_0x1d4d420/d;
L_0x1d4d590/d .functor NOR 1, L_0x1d4d2f0, v0x1917220_0, C4<0>, C4<0>;
L_0x1d4d590 .delay (20000,20000,20000) L_0x1d4d590/d;
L_0x1d4d650/d .functor NOT 1, L_0x1d4d590, C4<0>, C4<0>, C4<0>;
L_0x1d4d650 .delay (10000,10000,10000) L_0x1d4d650/d;
L_0x1d4d710/d .functor NAND 1, L_0x1d4d650, L_0x1d4d420, C4<1>, C4<1>;
L_0x1d4d710 .delay (20000,20000,20000) L_0x1d4d710/d;
L_0x1d4d870/d .functor NOT 1, L_0x1d4d710, C4<0>, C4<0>, C4<0>;
L_0x1d4d870 .delay (10000,10000,10000) L_0x1d4d870/d;
v0x1914980_0 .alias "a", 0 0, v0x1915a10_0;
v0x1914a20_0 .alias "b", 0 0, v0x1918c50_0;
v0x1914aa0_0 .net "nand_ab", 0 0, L_0x1d4d420; 1 drivers
v0x1914b40_0 .net "nor_ab", 0 0, L_0x1d4d590; 1 drivers
v0x1914bc0_0 .net "nxor_ab", 0 0, L_0x1d4d710; 1 drivers
v0x1914c60_0 .net "or_ab", 0 0, L_0x1d4d650; 1 drivers
v0x1914d40_0 .alias "result", 0 0, v0x1916c80_0;
S_0x1914250 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1910580;
 .timescale -9 -12;
L_0x1d4e100/d .functor NAND 1, L_0x1d51f60, L_0x1d4c760, C4<1>, C4<1>;
L_0x1d4e100 .delay (20000,20000,20000) L_0x1d4e100/d;
L_0x1d4e1e0/d .functor NOR 1, L_0x1d51f60, L_0x1d4c760, C4<0>, C4<0>;
L_0x1d4e1e0 .delay (20000,20000,20000) L_0x1d4e1e0/d;
L_0x1d4e370/d .functor NOT 1, L_0x1d4e1e0, C4<0>, C4<0>, C4<0>;
L_0x1d4e370 .delay (10000,10000,10000) L_0x1d4e370/d;
L_0x1d4e460/d .functor NAND 1, L_0x1d4e370, L_0x1d4e100, C4<1>, C4<1>;
L_0x1d4e460 .delay (20000,20000,20000) L_0x1d4e460/d;
L_0x1d4e5a0/d .functor NOT 1, L_0x1d4e460, C4<0>, C4<0>, C4<0>;
L_0x1d4e5a0 .delay (10000,10000,10000) L_0x1d4e5a0/d;
v0x1914340_0 .alias "a", 0 0, v0x18b08a0_0;
v0x19143c0_0 .alias "b", 0 0, v0x18b0920_0;
v0x1914490_0 .net "nand_ab", 0 0, L_0x1d4e100; 1 drivers
v0x1914510_0 .net "nor_ab", 0 0, L_0x1d4e1e0; 1 drivers
v0x1914590_0 .net "nxor_ab", 0 0, L_0x1d4e460; 1 drivers
v0x1914610_0 .net "or_ab", 0 0, L_0x1d4e370; 1 drivers
v0x19146d0_0 .alias "result", 0 0, v0x1916fb0_0;
S_0x1913690 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1910580;
 .timescale -9 -12;
L_0x1d4e6f0/d .functor NAND 1, L_0x1d51f60, L_0x1d4c760, C4<1>, C4<1>;
L_0x1d4e6f0 .delay (20000,20000,20000) L_0x1d4e6f0/d;
L_0x1d4e840/d .functor NOT 1, L_0x1d4e6f0, C4<0>, C4<0>, C4<0>;
L_0x1d4e840 .delay (10000,10000,10000) L_0x1d4e840/d;
v0x1913f00_0 .alias "a", 0 0, v0x18b08a0_0;
v0x1913fa0_0 .net "and_ab", 0 0, L_0x1d4e840; 1 drivers
v0x1914020_0 .alias "b", 0 0, v0x18b0920_0;
v0x19140a0_0 .net "nand_ab", 0 0, L_0x1d4e6f0; 1 drivers
v0x1914150_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x19141d0_0 .alias "result", 0 0, v0x1916d90_0;
S_0x1913780 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1913690;
 .timescale -9 -12;
L_0x1d4e970/d .functor NAND 1, L_0x1d4e840, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d4e970 .delay (20000,20000,20000) L_0x1d4e970/d;
L_0x1d4ea50/d .functor NOT 1, L_0x1d4e970, C4<0>, C4<0>, C4<0>;
L_0x1d4ea50 .delay (10000,10000,10000) L_0x1d4ea50/d;
L_0x1d4eb60/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d4eb60 .delay (10000,10000,10000) L_0x1d4eb60/d;
L_0x1d4ec20/d .functor NAND 1, L_0x1d4e6f0, L_0x1d4eb60, C4<1>, C4<1>;
L_0x1d4ec20 .delay (20000,20000,20000) L_0x1d4ec20/d;
L_0x1d4ed70/d .functor NOT 1, L_0x1d4ec20, C4<0>, C4<0>, C4<0>;
L_0x1d4ed70 .delay (10000,10000,10000) L_0x1d4ed70/d;
L_0x1d4ee60/d .functor NOR 1, L_0x1d4ed70, L_0x1d4ea50, C4<0>, C4<0>;
L_0x1d4ee60 .delay (20000,20000,20000) L_0x1d4ee60/d;
L_0x1d4f000/d .functor NOT 1, L_0x1d4ee60, C4<0>, C4<0>, C4<0>;
L_0x1d4f000 .delay (10000,10000,10000) L_0x1d4f000/d;
v0x1913870_0 .net "and_in0ncom", 0 0, L_0x1d4ed70; 1 drivers
v0x19138f0_0 .net "and_in1com", 0 0, L_0x1d4ea50; 1 drivers
v0x1913970_0 .alias "in0", 0 0, v0x19140a0_0;
v0x1913a10_0 .alias "in1", 0 0, v0x1913fa0_0;
v0x1913a90_0 .net "nand_in0ncom", 0 0, L_0x1d4ec20; 1 drivers
v0x1913b30_0 .net "nand_in1com", 0 0, L_0x1d4e970; 1 drivers
v0x1913c10_0 .net "ncom", 0 0, L_0x1d4eb60; 1 drivers
v0x1913cb0_0 .net "nor_wire", 0 0, L_0x1d4ee60; 1 drivers
v0x1913d50_0 .alias "result", 0 0, v0x1916d90_0;
v0x1913e20_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1912bd0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1910580;
 .timescale -9 -12;
L_0x1d4f130/d .functor NOR 1, L_0x1d51f60, L_0x1d4c760, C4<0>, C4<0>;
L_0x1d4f130 .delay (20000,20000,20000) L_0x1d4f130/d;
L_0x1d4f280/d .functor NOT 1, L_0x1d4f130, C4<0>, C4<0>, C4<0>;
L_0x1d4f280 .delay (10000,10000,10000) L_0x1d4f280/d;
v0x1913350_0 .alias "a", 0 0, v0x18b08a0_0;
v0x19133f0_0 .alias "b", 0 0, v0x18b0920_0;
v0x1913490_0 .net "nor_ab", 0 0, L_0x1d4f130; 1 drivers
v0x1913510_0 .net "or_ab", 0 0, L_0x1d4f280; 1 drivers
v0x1913590_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1913610_0 .alias "result", 0 0, v0x1916ea0_0;
S_0x1912cc0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1912bd0;
 .timescale -9 -12;
L_0x1d4f3b0/d .functor NAND 1, L_0x1d4f280, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d4f3b0 .delay (20000,20000,20000) L_0x1d4f3b0/d;
L_0x1d4f490/d .functor NOT 1, L_0x1d4f3b0, C4<0>, C4<0>, C4<0>;
L_0x1d4f490 .delay (10000,10000,10000) L_0x1d4f490/d;
L_0x1d4f5a0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d4f5a0 .delay (10000,10000,10000) L_0x1d4f5a0/d;
L_0x1d4f660/d .functor NAND 1, L_0x1d4f130, L_0x1d4f5a0, C4<1>, C4<1>;
L_0x1d4f660 .delay (20000,20000,20000) L_0x1d4f660/d;
L_0x1d4f7b0/d .functor NOT 1, L_0x1d4f660, C4<0>, C4<0>, C4<0>;
L_0x1d4f7b0 .delay (10000,10000,10000) L_0x1d4f7b0/d;
L_0x1d4f8a0/d .functor NOR 1, L_0x1d4f7b0, L_0x1d4f490, C4<0>, C4<0>;
L_0x1d4f8a0 .delay (20000,20000,20000) L_0x1d4f8a0/d;
L_0x1d4fa40/d .functor NOT 1, L_0x1d4f8a0, C4<0>, C4<0>, C4<0>;
L_0x1d4fa40 .delay (10000,10000,10000) L_0x1d4fa40/d;
v0x1912db0_0 .net "and_in0ncom", 0 0, L_0x1d4f7b0; 1 drivers
v0x1912e30_0 .net "and_in1com", 0 0, L_0x1d4f490; 1 drivers
v0x1912eb0_0 .alias "in0", 0 0, v0x1913490_0;
v0x1912f30_0 .alias "in1", 0 0, v0x1913510_0;
v0x1912fb0_0 .net "nand_in0ncom", 0 0, L_0x1d4f660; 1 drivers
v0x1913030_0 .net "nand_in1com", 0 0, L_0x1d4f3b0; 1 drivers
v0x19130b0_0 .net "ncom", 0 0, L_0x1d4f5a0; 1 drivers
v0x1913130_0 .net "nor_wire", 0 0, L_0x1d4f8a0; 1 drivers
v0x1913200_0 .alias "result", 0 0, v0x1916ea0_0;
v0x19132d0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1910670 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1910580;
 .timescale -9 -12;
v0x1912400_0 .alias "in0", 0 0, v0x1916c80_0;
v0x19124b0_0 .alias "in1", 0 0, v0x1916fb0_0;
v0x1912560_0 .alias "in2", 0 0, v0x1916d90_0;
v0x1912610_0 .alias "in3", 0 0, v0x1916ea0_0;
v0x19126f0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x19127a0_0 .alias "result", 0 0, v0x1918e20_0;
v0x1912820_0 .net "sel0", 0 0, L_0x1d51b60; 1 drivers
v0x19128a0_0 .net "sel1", 0 0, L_0x1d51c20; 1 drivers
v0x1912920_0 .net "sel2", 0 0, L_0x1d51d50; 1 drivers
v0x19129a0_0 .net "w0", 0 0, L_0x1d50200; 1 drivers
v0x1912a80_0 .net "w1", 0 0, L_0x1d50980; 1 drivers
v0x1912b00_0 .net "w2", 0 0, L_0x1d511d0; 1 drivers
S_0x1911cb0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1910670;
 .timescale -9 -12;
L_0x1d4fb70/d .functor NAND 1, L_0x1d4e5a0, L_0x1d51b60, C4<1>, C4<1>;
L_0x1d4fb70 .delay (20000,20000,20000) L_0x1d4fb70/d;
L_0x1d4fc50/d .functor NOT 1, L_0x1d4fb70, C4<0>, C4<0>, C4<0>;
L_0x1d4fc50 .delay (10000,10000,10000) L_0x1d4fc50/d;
L_0x1d4fd60/d .functor NOT 1, L_0x1d51b60, C4<0>, C4<0>, C4<0>;
L_0x1d4fd60 .delay (10000,10000,10000) L_0x1d4fd60/d;
L_0x1d4feb0/d .functor NAND 1, L_0x1d4d870, L_0x1d4fd60, C4<1>, C4<1>;
L_0x1d4feb0 .delay (20000,20000,20000) L_0x1d4feb0/d;
L_0x1d4ff70/d .functor NOT 1, L_0x1d4feb0, C4<0>, C4<0>, C4<0>;
L_0x1d4ff70 .delay (10000,10000,10000) L_0x1d4ff70/d;
L_0x1d50060/d .functor NOR 1, L_0x1d4ff70, L_0x1d4fc50, C4<0>, C4<0>;
L_0x1d50060 .delay (20000,20000,20000) L_0x1d50060/d;
L_0x1d50200/d .functor NOT 1, L_0x1d50060, C4<0>, C4<0>, C4<0>;
L_0x1d50200 .delay (10000,10000,10000) L_0x1d50200/d;
v0x1911da0_0 .net "and_in0ncom", 0 0, L_0x1d4ff70; 1 drivers
v0x1911e60_0 .net "and_in1com", 0 0, L_0x1d4fc50; 1 drivers
v0x1911f00_0 .alias "in0", 0 0, v0x1916c80_0;
v0x1911fa0_0 .alias "in1", 0 0, v0x1916fb0_0;
v0x1912020_0 .net "nand_in0ncom", 0 0, L_0x1d4feb0; 1 drivers
v0x19120c0_0 .net "nand_in1com", 0 0, L_0x1d4fb70; 1 drivers
v0x1912160_0 .net "ncom", 0 0, L_0x1d4fd60; 1 drivers
v0x1912200_0 .net "nor_wire", 0 0, L_0x1d50060; 1 drivers
v0x19122a0_0 .alias "result", 0 0, v0x19129a0_0;
v0x1912320_0 .alias "sel0", 0 0, v0x1912820_0;
S_0x1911560 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1910670;
 .timescale -9 -12;
L_0x1d50330/d .functor NAND 1, L_0x1d4fa40, L_0x1d51b60, C4<1>, C4<1>;
L_0x1d50330 .delay (20000,20000,20000) L_0x1d50330/d;
L_0x1d50410/d .functor NOT 1, L_0x1d50330, C4<0>, C4<0>, C4<0>;
L_0x1d50410 .delay (10000,10000,10000) L_0x1d50410/d;
L_0x1d50520/d .functor NOT 1, L_0x1d51b60, C4<0>, C4<0>, C4<0>;
L_0x1d50520 .delay (10000,10000,10000) L_0x1d50520/d;
L_0x1d505e0/d .functor NAND 1, L_0x1d4f000, L_0x1d50520, C4<1>, C4<1>;
L_0x1d505e0 .delay (20000,20000,20000) L_0x1d505e0/d;
L_0x1d506f0/d .functor NOT 1, L_0x1d505e0, C4<0>, C4<0>, C4<0>;
L_0x1d506f0 .delay (10000,10000,10000) L_0x1d506f0/d;
L_0x1d507e0/d .functor NOR 1, L_0x1d506f0, L_0x1d50410, C4<0>, C4<0>;
L_0x1d507e0 .delay (20000,20000,20000) L_0x1d507e0/d;
L_0x1d50980/d .functor NOT 1, L_0x1d507e0, C4<0>, C4<0>, C4<0>;
L_0x1d50980 .delay (10000,10000,10000) L_0x1d50980/d;
v0x1911650_0 .net "and_in0ncom", 0 0, L_0x1d506f0; 1 drivers
v0x1911710_0 .net "and_in1com", 0 0, L_0x1d50410; 1 drivers
v0x19117b0_0 .alias "in0", 0 0, v0x1916d90_0;
v0x1911850_0 .alias "in1", 0 0, v0x1916ea0_0;
v0x19118d0_0 .net "nand_in0ncom", 0 0, L_0x1d505e0; 1 drivers
v0x1911970_0 .net "nand_in1com", 0 0, L_0x1d50330; 1 drivers
v0x1911a10_0 .net "ncom", 0 0, L_0x1d50520; 1 drivers
v0x1911ab0_0 .net "nor_wire", 0 0, L_0x1d507e0; 1 drivers
v0x1911b50_0 .alias "result", 0 0, v0x1912a80_0;
v0x1911bd0_0 .alias "sel0", 0 0, v0x1912820_0;
S_0x1910e10 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1910670;
 .timescale -9 -12;
L_0x1d50ab0/d .functor NAND 1, L_0x1d50980, L_0x1d51c20, C4<1>, C4<1>;
L_0x1d50ab0 .delay (20000,20000,20000) L_0x1d50ab0/d;
L_0x1d50c20/d .functor NOT 1, L_0x1d50ab0, C4<0>, C4<0>, C4<0>;
L_0x1d50c20 .delay (10000,10000,10000) L_0x1d50c20/d;
L_0x1d50d30/d .functor NOT 1, L_0x1d51c20, C4<0>, C4<0>, C4<0>;
L_0x1d50d30 .delay (10000,10000,10000) L_0x1d50d30/d;
L_0x1d50df0/d .functor NAND 1, L_0x1d50200, L_0x1d50d30, C4<1>, C4<1>;
L_0x1d50df0 .delay (20000,20000,20000) L_0x1d50df0/d;
L_0x1d50f40/d .functor NOT 1, L_0x1d50df0, C4<0>, C4<0>, C4<0>;
L_0x1d50f40 .delay (10000,10000,10000) L_0x1d50f40/d;
L_0x1d51030/d .functor NOR 1, L_0x1d50f40, L_0x1d50c20, C4<0>, C4<0>;
L_0x1d51030 .delay (20000,20000,20000) L_0x1d51030/d;
L_0x1d511d0/d .functor NOT 1, L_0x1d51030, C4<0>, C4<0>, C4<0>;
L_0x1d511d0 .delay (10000,10000,10000) L_0x1d511d0/d;
v0x1910f00_0 .net "and_in0ncom", 0 0, L_0x1d50f40; 1 drivers
v0x1910fc0_0 .net "and_in1com", 0 0, L_0x1d50c20; 1 drivers
v0x1911060_0 .alias "in0", 0 0, v0x19129a0_0;
v0x1911100_0 .alias "in1", 0 0, v0x1912a80_0;
v0x1911180_0 .net "nand_in0ncom", 0 0, L_0x1d50df0; 1 drivers
v0x1911220_0 .net "nand_in1com", 0 0, L_0x1d50ab0; 1 drivers
v0x19112c0_0 .net "ncom", 0 0, L_0x1d50d30; 1 drivers
v0x1911360_0 .net "nor_wire", 0 0, L_0x1d51030; 1 drivers
v0x1911400_0 .alias "result", 0 0, v0x1912b00_0;
v0x1911480_0 .alias "sel0", 0 0, v0x19128a0_0;
S_0x1910760 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1910670;
 .timescale -9 -12;
L_0x1d51300/d .functor NAND 1, C4<0>, L_0x1d51d50, C4<1>, C4<1>;
L_0x1d51300 .delay (20000,20000,20000) L_0x1d51300/d;
L_0x1d51480/d .functor NOT 1, L_0x1d51300, C4<0>, C4<0>, C4<0>;
L_0x1d51480 .delay (10000,10000,10000) L_0x1d51480/d;
L_0x1d51590/d .functor NOT 1, L_0x1d51d50, C4<0>, C4<0>, C4<0>;
L_0x1d51590 .delay (10000,10000,10000) L_0x1d51590/d;
L_0x1d51650/d .functor NAND 1, L_0x1d511d0, L_0x1d51590, C4<1>, C4<1>;
L_0x1d51650 .delay (20000,20000,20000) L_0x1d51650/d;
L_0x1d517a0/d .functor NOT 1, L_0x1d51650, C4<0>, C4<0>, C4<0>;
L_0x1d517a0 .delay (10000,10000,10000) L_0x1d517a0/d;
L_0x1d51890/d .functor NOR 1, L_0x1d517a0, L_0x1d51480, C4<0>, C4<0>;
L_0x1d51890 .delay (20000,20000,20000) L_0x1d51890/d;
L_0x1d51a30/d .functor NOT 1, L_0x1d51890, C4<0>, C4<0>, C4<0>;
L_0x1d51a30 .delay (10000,10000,10000) L_0x1d51a30/d;
v0x1910850_0 .net "and_in0ncom", 0 0, L_0x1d517a0; 1 drivers
v0x19108d0_0 .net "and_in1com", 0 0, L_0x1d51480; 1 drivers
v0x1910970_0 .alias "in0", 0 0, v0x1912b00_0;
v0x1910a10_0 .alias "in1", 0 0, v0x19126f0_0;
v0x1910a90_0 .net "nand_in0ncom", 0 0, L_0x1d51650; 1 drivers
v0x1910b30_0 .net "nand_in1com", 0 0, L_0x1d51300; 1 drivers
v0x1910bd0_0 .net "ncom", 0 0, L_0x1d51590; 1 drivers
v0x1910c70_0 .net "nor_wire", 0 0, L_0x1d51890; 1 drivers
v0x1910d10_0 .alias "result", 0 0, v0x1918e20_0;
v0x1910d90_0 .alias "sel0", 0 0, v0x1912920_0;
S_0x1909ba0 .scope module, "aluLast" "ALU_1bit" 2 112, 2 3, S_0x181ff70;
 .timescale -9 -12;
L_0x1d4c800/d .functor NOT 1, L_0x1cde0b0, C4<0>, C4<0>, C4<0>;
L_0x1d4c800 .delay (10000,10000,10000) L_0x1d4c800/d;
v0x190fa30_0 .net "carryin", 0 0, L_0x1d4bfa0; 1 drivers
v0x190fad0_0 .alias "carryout", 0 0, v0x1afdf20_0;
v0x190fba0_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x190fc20_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x190fca0_0 .net "notB", 0 0, L_0x1d4c800; 1 drivers
v0x190fd20_0 .net "operandA", 0 0, L_0x1cde010; 1 drivers
v0x190fda0_0 .net "operandB", 0 0, L_0x1cde0b0; 1 drivers
v0x190feb0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x190ff30_0 .net "result", 0 0, L_0x1d57360; 1 drivers
v0x1910000_0 .net "trueB", 0 0, L_0x1d52790; 1 drivers
v0x19100e0_0 .net "wAddSub", 0 0, L_0x1d531f0; 1 drivers
v0x19101f0_0 .net "wNandAnd", 0 0, L_0x1d54930; 1 drivers
v0x1910370_0 .net "wNorOr", 0 0, L_0x1d55370; 1 drivers
v0x1910480_0 .net "wXor", 0 0, L_0x1d53ed0; 1 drivers
L_0x1d57490 .part v0x19172a0_0, 0, 1;
L_0x1d57550 .part v0x19172a0_0, 1, 1;
L_0x1cdd9b0 .part v0x19172a0_0, 2, 1;
S_0x190f280 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1909ba0;
 .timescale -9 -12;
L_0x1d4c900/d .functor NAND 1, L_0x1d4c800, v0x1917220_0, C4<1>, C4<1>;
L_0x1d4c900 .delay (20000,20000,20000) L_0x1d4c900/d;
L_0x1d4c9e0/d .functor NOT 1, L_0x1d4c900, C4<0>, C4<0>, C4<0>;
L_0x1d4c9e0 .delay (10000,10000,10000) L_0x1d4c9e0/d;
L_0x1d4caa0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d4caa0 .delay (10000,10000,10000) L_0x1d4caa0/d;
L_0x1d4cb60/d .functor NAND 1, L_0x1cde0b0, L_0x1d4caa0, C4<1>, C4<1>;
L_0x1d4cb60 .delay (20000,20000,20000) L_0x1d4cb60/d;
L_0x1d52520/d .functor NOT 1, L_0x1d4cb60, C4<0>, C4<0>, C4<0>;
L_0x1d52520 .delay (10000,10000,10000) L_0x1d52520/d;
L_0x1d52610/d .functor NOR 1, L_0x1d52520, L_0x1d4c9e0, C4<0>, C4<0>;
L_0x1d52610 .delay (20000,20000,20000) L_0x1d52610/d;
L_0x1d52790/d .functor NOT 1, L_0x1d52610, C4<0>, C4<0>, C4<0>;
L_0x1d52790 .delay (10000,10000,10000) L_0x1d52790/d;
v0x190f370_0 .net "and_in0ncom", 0 0, L_0x1d52520; 1 drivers
v0x190f410_0 .net "and_in1com", 0 0, L_0x1d4c9e0; 1 drivers
v0x190f4b0_0 .alias "in0", 0 0, v0x190fda0_0;
v0x190f530_0 .alias "in1", 0 0, v0x190fca0_0;
v0x190f5b0_0 .net "nand_in0ncom", 0 0, L_0x1d4cb60; 1 drivers
v0x190f650_0 .net "nand_in1com", 0 0, L_0x1d4c900; 1 drivers
v0x190f6f0_0 .net "ncom", 0 0, L_0x1d4caa0; 1 drivers
v0x190f790_0 .net "nor_wire", 0 0, L_0x1d52610; 1 drivers
v0x190f880_0 .alias "result", 0 0, v0x1910000_0;
v0x190f950_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x190dfb0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1909ba0;
 .timescale -9 -12;
L_0x1d53300/d .functor NAND 1, L_0x1cde010, L_0x1d52790, C4<1>, C4<1>;
L_0x1d53300 .delay (20000,20000,20000) L_0x1d53300/d;
L_0x1d53490/d .functor NOT 1, L_0x1d53300, C4<0>, C4<0>, C4<0>;
L_0x1d53490 .delay (10000,10000,10000) L_0x1d53490/d;
L_0x1d53580/d .functor NAND 1, L_0x1d4bfa0, L_0x1d52c30, C4<1>, C4<1>;
L_0x1d53580 .delay (20000,20000,20000) L_0x1d53580/d;
L_0x1d53640/d .functor NOT 1, L_0x1d53580, C4<0>, C4<0>, C4<0>;
L_0x1d53640 .delay (10000,10000,10000) L_0x1d53640/d;
L_0x1d53750/d .functor NOR 1, L_0x1d53640, L_0x1d53490, C4<0>, C4<0>;
L_0x1d53750 .delay (20000,20000,20000) L_0x1d53750/d;
L_0x1d538c0/d .functor NOT 1, L_0x1d53750, C4<0>, C4<0>, C4<0>;
L_0x1d538c0 .delay (10000,10000,10000) L_0x1d538c0/d;
v0x190eb90_0 .alias "a", 0 0, v0x190fd20_0;
v0x190eca0_0 .net "and_ab", 0 0, L_0x1d53490; 1 drivers
v0x190ed40_0 .net "and_xor_ab_c", 0 0, L_0x1d53640; 1 drivers
v0x190ede0_0 .alias "b", 0 0, v0x1910000_0;
v0x190ee60_0 .alias "carryin", 0 0, v0x190fa30_0;
v0x190eee0_0 .alias "carryout", 0 0, v0x1afdf20_0;
v0x190efa0_0 .net "nand_ab", 0 0, L_0x1d53300; 1 drivers
v0x190f020_0 .net "nand_xor_ab_c", 0 0, L_0x1d53580; 1 drivers
v0x190f0a0_0 .net "nco", 0 0, L_0x1d53750; 1 drivers
v0x190f120_0 .alias "sum", 0 0, v0x19100e0_0;
v0x190f200_0 .net "xor_ab", 0 0, L_0x1d52c30; 1 drivers
S_0x190e640 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x190dfb0;
 .timescale -9 -12;
L_0x1d528c0/d .functor NAND 1, L_0x1cde010, L_0x1d52790, C4<1>, C4<1>;
L_0x1d528c0 .delay (20000,20000,20000) L_0x1d528c0/d;
L_0x1d52960/d .functor NOR 1, L_0x1cde010, L_0x1d52790, C4<0>, C4<0>;
L_0x1d52960 .delay (20000,20000,20000) L_0x1d52960/d;
L_0x1d52a00/d .functor NOT 1, L_0x1d52960, C4<0>, C4<0>, C4<0>;
L_0x1d52a00 .delay (10000,10000,10000) L_0x1d52a00/d;
L_0x1d52af0/d .functor NAND 1, L_0x1d52a00, L_0x1d528c0, C4<1>, C4<1>;
L_0x1d52af0 .delay (20000,20000,20000) L_0x1d52af0/d;
L_0x1d52c30/d .functor NOT 1, L_0x1d52af0, C4<0>, C4<0>, C4<0>;
L_0x1d52c30 .delay (10000,10000,10000) L_0x1d52c30/d;
v0x190e730_0 .alias "a", 0 0, v0x190fd20_0;
v0x190e7d0_0 .alias "b", 0 0, v0x1910000_0;
v0x190e870_0 .net "nand_ab", 0 0, L_0x1d528c0; 1 drivers
v0x190e910_0 .net "nor_ab", 0 0, L_0x1d52960; 1 drivers
v0x190e990_0 .net "nxor_ab", 0 0, L_0x1d52af0; 1 drivers
v0x190ea30_0 .net "or_ab", 0 0, L_0x1d52a00; 1 drivers
v0x190eb10_0 .alias "result", 0 0, v0x190f200_0;
S_0x190e0a0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x190dfb0;
 .timescale -9 -12;
L_0x1d52d60/d .functor NAND 1, L_0x1d52c30, L_0x1d4bfa0, C4<1>, C4<1>;
L_0x1d52d60 .delay (20000,20000,20000) L_0x1d52d60/d;
L_0x1d52ed0/d .functor NOR 1, L_0x1d52c30, L_0x1d4bfa0, C4<0>, C4<0>;
L_0x1d52ed0 .delay (20000,20000,20000) L_0x1d52ed0/d;
L_0x1d53020/d .functor NOT 1, L_0x1d52ed0, C4<0>, C4<0>, C4<0>;
L_0x1d53020 .delay (10000,10000,10000) L_0x1d53020/d;
L_0x1d530e0/d .functor NAND 1, L_0x1d53020, L_0x1d52d60, C4<1>, C4<1>;
L_0x1d530e0 .delay (20000,20000,20000) L_0x1d530e0/d;
L_0x1d531f0/d .functor NOT 1, L_0x1d530e0, C4<0>, C4<0>, C4<0>;
L_0x1d531f0 .delay (10000,10000,10000) L_0x1d531f0/d;
v0x190e190_0 .alias "a", 0 0, v0x190f200_0;
v0x190e230_0 .alias "b", 0 0, v0x190fa30_0;
v0x190e2d0_0 .net "nand_ab", 0 0, L_0x1d52d60; 1 drivers
v0x190e370_0 .net "nor_ab", 0 0, L_0x1d52ed0; 1 drivers
v0x190e3f0_0 .net "nxor_ab", 0 0, L_0x1d530e0; 1 drivers
v0x190e490_0 .net "or_ab", 0 0, L_0x1d53020; 1 drivers
v0x190e570_0 .alias "result", 0 0, v0x19100e0_0;
S_0x190da60 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1909ba0;
 .timescale -9 -12;
L_0x1d53a30/d .functor NAND 1, L_0x1cde010, L_0x1cde0b0, C4<1>, C4<1>;
L_0x1d53a30 .delay (20000,20000,20000) L_0x1d53a30/d;
L_0x1d53b10/d .functor NOR 1, L_0x1cde010, L_0x1cde0b0, C4<0>, C4<0>;
L_0x1d53b10 .delay (20000,20000,20000) L_0x1d53b10/d;
L_0x1d53ca0/d .functor NOT 1, L_0x1d53b10, C4<0>, C4<0>, C4<0>;
L_0x1d53ca0 .delay (10000,10000,10000) L_0x1d53ca0/d;
L_0x1d53d90/d .functor NAND 1, L_0x1d53ca0, L_0x1d53a30, C4<1>, C4<1>;
L_0x1d53d90 .delay (20000,20000,20000) L_0x1d53d90/d;
L_0x1d53ed0/d .functor NOT 1, L_0x1d53d90, C4<0>, C4<0>, C4<0>;
L_0x1d53ed0 .delay (10000,10000,10000) L_0x1d53ed0/d;
v0x190db50_0 .alias "a", 0 0, v0x190fd20_0;
v0x190dbd0_0 .alias "b", 0 0, v0x190fda0_0;
v0x190dca0_0 .net "nand_ab", 0 0, L_0x1d53a30; 1 drivers
v0x190dd20_0 .net "nor_ab", 0 0, L_0x1d53b10; 1 drivers
v0x190dda0_0 .net "nxor_ab", 0 0, L_0x1d53d90; 1 drivers
v0x190de20_0 .net "or_ab", 0 0, L_0x1d53ca0; 1 drivers
v0x190dee0_0 .alias "result", 0 0, v0x1910480_0;
S_0x190ce70 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1909ba0;
 .timescale -9 -12;
L_0x1d54020/d .functor NAND 1, L_0x1cde010, L_0x1cde0b0, C4<1>, C4<1>;
L_0x1d54020 .delay (20000,20000,20000) L_0x1d54020/d;
L_0x1d54170/d .functor NOT 1, L_0x1d54020, C4<0>, C4<0>, C4<0>;
L_0x1d54170 .delay (10000,10000,10000) L_0x1d54170/d;
v0x190d6e0_0 .alias "a", 0 0, v0x190fd20_0;
v0x190d780_0 .net "and_ab", 0 0, L_0x1d54170; 1 drivers
v0x190d800_0 .alias "b", 0 0, v0x190fda0_0;
v0x190d880_0 .net "nand_ab", 0 0, L_0x1d54020; 1 drivers
v0x190d960_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x190d9e0_0 .alias "result", 0 0, v0x19101f0_0;
S_0x190cf60 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x190ce70;
 .timescale -9 -12;
L_0x1d542a0/d .functor NAND 1, L_0x1d54170, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d542a0 .delay (20000,20000,20000) L_0x1d542a0/d;
L_0x1d54380/d .functor NOT 1, L_0x1d542a0, C4<0>, C4<0>, C4<0>;
L_0x1d54380 .delay (10000,10000,10000) L_0x1d54380/d;
L_0x1d54490/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d54490 .delay (10000,10000,10000) L_0x1d54490/d;
L_0x1d54550/d .functor NAND 1, L_0x1d54020, L_0x1d54490, C4<1>, C4<1>;
L_0x1d54550 .delay (20000,20000,20000) L_0x1d54550/d;
L_0x1d546a0/d .functor NOT 1, L_0x1d54550, C4<0>, C4<0>, C4<0>;
L_0x1d546a0 .delay (10000,10000,10000) L_0x1d546a0/d;
L_0x1d54790/d .functor NOR 1, L_0x1d546a0, L_0x1d54380, C4<0>, C4<0>;
L_0x1d54790 .delay (20000,20000,20000) L_0x1d54790/d;
L_0x1d54930/d .functor NOT 1, L_0x1d54790, C4<0>, C4<0>, C4<0>;
L_0x1d54930 .delay (10000,10000,10000) L_0x1d54930/d;
v0x190d050_0 .net "and_in0ncom", 0 0, L_0x1d546a0; 1 drivers
v0x190d0d0_0 .net "and_in1com", 0 0, L_0x1d54380; 1 drivers
v0x190d150_0 .alias "in0", 0 0, v0x190d880_0;
v0x190d1f0_0 .alias "in1", 0 0, v0x190d780_0;
v0x190d270_0 .net "nand_in0ncom", 0 0, L_0x1d54550; 1 drivers
v0x190d310_0 .net "nand_in1com", 0 0, L_0x1d542a0; 1 drivers
v0x190d3f0_0 .net "ncom", 0 0, L_0x1d54490; 1 drivers
v0x190d490_0 .net "nor_wire", 0 0, L_0x1d54790; 1 drivers
v0x190d530_0 .alias "result", 0 0, v0x19101f0_0;
v0x190d600_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x190c3d0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1909ba0;
 .timescale -9 -12;
L_0x1d54a60/d .functor NOR 1, L_0x1cde010, L_0x1cde0b0, C4<0>, C4<0>;
L_0x1d54a60 .delay (20000,20000,20000) L_0x1d54a60/d;
L_0x1d54bb0/d .functor NOT 1, L_0x1d54a60, C4<0>, C4<0>, C4<0>;
L_0x1d54bb0 .delay (10000,10000,10000) L_0x1d54bb0/d;
v0x190cb50_0 .alias "a", 0 0, v0x190fd20_0;
v0x190cbd0_0 .alias "b", 0 0, v0x190fda0_0;
v0x190cc70_0 .net "nor_ab", 0 0, L_0x1d54a60; 1 drivers
v0x190ccf0_0 .net "or_ab", 0 0, L_0x1d54bb0; 1 drivers
v0x190cd70_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x190cdf0_0 .alias "result", 0 0, v0x1910370_0;
S_0x190c4c0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x190c3d0;
 .timescale -9 -12;
L_0x1d54ce0/d .functor NAND 1, L_0x1d54bb0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d54ce0 .delay (20000,20000,20000) L_0x1d54ce0/d;
L_0x1d54dc0/d .functor NOT 1, L_0x1d54ce0, C4<0>, C4<0>, C4<0>;
L_0x1d54dc0 .delay (10000,10000,10000) L_0x1d54dc0/d;
L_0x1d54ed0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d54ed0 .delay (10000,10000,10000) L_0x1d54ed0/d;
L_0x1d54f90/d .functor NAND 1, L_0x1d54a60, L_0x1d54ed0, C4<1>, C4<1>;
L_0x1d54f90 .delay (20000,20000,20000) L_0x1d54f90/d;
L_0x1d550e0/d .functor NOT 1, L_0x1d54f90, C4<0>, C4<0>, C4<0>;
L_0x1d550e0 .delay (10000,10000,10000) L_0x1d550e0/d;
L_0x1d551d0/d .functor NOR 1, L_0x1d550e0, L_0x1d54dc0, C4<0>, C4<0>;
L_0x1d551d0 .delay (20000,20000,20000) L_0x1d551d0/d;
L_0x1d55370/d .functor NOT 1, L_0x1d551d0, C4<0>, C4<0>, C4<0>;
L_0x1d55370 .delay (10000,10000,10000) L_0x1d55370/d;
v0x190c5b0_0 .net "and_in0ncom", 0 0, L_0x1d550e0; 1 drivers
v0x190c630_0 .net "and_in1com", 0 0, L_0x1d54dc0; 1 drivers
v0x190c6b0_0 .alias "in0", 0 0, v0x190cc70_0;
v0x190c730_0 .alias "in1", 0 0, v0x190ccf0_0;
v0x190c7b0_0 .net "nand_in0ncom", 0 0, L_0x1d54f90; 1 drivers
v0x190c830_0 .net "nand_in1com", 0 0, L_0x1d54ce0; 1 drivers
v0x190c8b0_0 .net "ncom", 0 0, L_0x1d54ed0; 1 drivers
v0x190c930_0 .net "nor_wire", 0 0, L_0x1d551d0; 1 drivers
v0x190ca00_0 .alias "result", 0 0, v0x1910370_0;
v0x190cad0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1909c90 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1909ba0;
 .timescale -9 -12;
v0x190bb80_0 .alias "in0", 0 0, v0x19100e0_0;
v0x190bc30_0 .alias "in1", 0 0, v0x1910480_0;
v0x190bce0_0 .alias "in2", 0 0, v0x19101f0_0;
v0x190bd90_0 .alias "in3", 0 0, v0x1910370_0;
v0x190be70_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x190bf20_0 .alias "result", 0 0, v0x190ff30_0;
v0x190bfa0_0 .net "sel0", 0 0, L_0x1d57490; 1 drivers
v0x190c020_0 .net "sel1", 0 0, L_0x1d57550; 1 drivers
v0x190c0a0_0 .net "sel2", 0 0, L_0x1cdd9b0; 1 drivers
v0x190c150_0 .net "w0", 0 0, L_0x1d55b30; 1 drivers
v0x190c230_0 .net "w1", 0 0, L_0x1d562b0; 1 drivers
v0x190c300_0 .net "w2", 0 0, L_0x1d56b00; 1 drivers
S_0x190b3d0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1909c90;
 .timescale -9 -12;
L_0x1d554a0/d .functor NAND 1, L_0x1d53ed0, L_0x1d57490, C4<1>, C4<1>;
L_0x1d554a0 .delay (20000,20000,20000) L_0x1d554a0/d;
L_0x1d55580/d .functor NOT 1, L_0x1d554a0, C4<0>, C4<0>, C4<0>;
L_0x1d55580 .delay (10000,10000,10000) L_0x1d55580/d;
L_0x1d55690/d .functor NOT 1, L_0x1d57490, C4<0>, C4<0>, C4<0>;
L_0x1d55690 .delay (10000,10000,10000) L_0x1d55690/d;
L_0x1d557e0/d .functor NAND 1, L_0x1d531f0, L_0x1d55690, C4<1>, C4<1>;
L_0x1d557e0 .delay (20000,20000,20000) L_0x1d557e0/d;
L_0x1d558a0/d .functor NOT 1, L_0x1d557e0, C4<0>, C4<0>, C4<0>;
L_0x1d558a0 .delay (10000,10000,10000) L_0x1d558a0/d;
L_0x1d55990/d .functor NOR 1, L_0x1d558a0, L_0x1d55580, C4<0>, C4<0>;
L_0x1d55990 .delay (20000,20000,20000) L_0x1d55990/d;
L_0x1d55b30/d .functor NOT 1, L_0x1d55990, C4<0>, C4<0>, C4<0>;
L_0x1d55b30 .delay (10000,10000,10000) L_0x1d55b30/d;
v0x190b4c0_0 .net "and_in0ncom", 0 0, L_0x1d558a0; 1 drivers
v0x190b580_0 .net "and_in1com", 0 0, L_0x1d55580; 1 drivers
v0x190b620_0 .alias "in0", 0 0, v0x19100e0_0;
v0x190b6c0_0 .alias "in1", 0 0, v0x1910480_0;
v0x190b770_0 .net "nand_in0ncom", 0 0, L_0x1d557e0; 1 drivers
v0x190b810_0 .net "nand_in1com", 0 0, L_0x1d554a0; 1 drivers
v0x190b8b0_0 .net "ncom", 0 0, L_0x1d55690; 1 drivers
v0x190b950_0 .net "nor_wire", 0 0, L_0x1d55990; 1 drivers
v0x190b9f0_0 .alias "result", 0 0, v0x190c150_0;
v0x190ba70_0 .alias "sel0", 0 0, v0x190bfa0_0;
S_0x190ac80 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1909c90;
 .timescale -9 -12;
L_0x1d55c60/d .functor NAND 1, L_0x1d55370, L_0x1d57490, C4<1>, C4<1>;
L_0x1d55c60 .delay (20000,20000,20000) L_0x1d55c60/d;
L_0x1d55d40/d .functor NOT 1, L_0x1d55c60, C4<0>, C4<0>, C4<0>;
L_0x1d55d40 .delay (10000,10000,10000) L_0x1d55d40/d;
L_0x1d55e50/d .functor NOT 1, L_0x1d57490, C4<0>, C4<0>, C4<0>;
L_0x1d55e50 .delay (10000,10000,10000) L_0x1d55e50/d;
L_0x1d55f10/d .functor NAND 1, L_0x1d54930, L_0x1d55e50, C4<1>, C4<1>;
L_0x1d55f10 .delay (20000,20000,20000) L_0x1d55f10/d;
L_0x1d56020/d .functor NOT 1, L_0x1d55f10, C4<0>, C4<0>, C4<0>;
L_0x1d56020 .delay (10000,10000,10000) L_0x1d56020/d;
L_0x1d56110/d .functor NOR 1, L_0x1d56020, L_0x1d55d40, C4<0>, C4<0>;
L_0x1d56110 .delay (20000,20000,20000) L_0x1d56110/d;
L_0x1d562b0/d .functor NOT 1, L_0x1d56110, C4<0>, C4<0>, C4<0>;
L_0x1d562b0 .delay (10000,10000,10000) L_0x1d562b0/d;
v0x190ad70_0 .net "and_in0ncom", 0 0, L_0x1d56020; 1 drivers
v0x190ae30_0 .net "and_in1com", 0 0, L_0x1d55d40; 1 drivers
v0x190aed0_0 .alias "in0", 0 0, v0x19101f0_0;
v0x190af70_0 .alias "in1", 0 0, v0x1910370_0;
v0x190aff0_0 .net "nand_in0ncom", 0 0, L_0x1d55f10; 1 drivers
v0x190b090_0 .net "nand_in1com", 0 0, L_0x1d55c60; 1 drivers
v0x190b130_0 .net "ncom", 0 0, L_0x1d55e50; 1 drivers
v0x190b1d0_0 .net "nor_wire", 0 0, L_0x1d56110; 1 drivers
v0x190b270_0 .alias "result", 0 0, v0x190c230_0;
v0x190b2f0_0 .alias "sel0", 0 0, v0x190bfa0_0;
S_0x190a530 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1909c90;
 .timescale -9 -12;
L_0x1d563e0/d .functor NAND 1, L_0x1d562b0, L_0x1d57550, C4<1>, C4<1>;
L_0x1d563e0 .delay (20000,20000,20000) L_0x1d563e0/d;
L_0x1d56550/d .functor NOT 1, L_0x1d563e0, C4<0>, C4<0>, C4<0>;
L_0x1d56550 .delay (10000,10000,10000) L_0x1d56550/d;
L_0x1d56660/d .functor NOT 1, L_0x1d57550, C4<0>, C4<0>, C4<0>;
L_0x1d56660 .delay (10000,10000,10000) L_0x1d56660/d;
L_0x1d56720/d .functor NAND 1, L_0x1d55b30, L_0x1d56660, C4<1>, C4<1>;
L_0x1d56720 .delay (20000,20000,20000) L_0x1d56720/d;
L_0x1d56870/d .functor NOT 1, L_0x1d56720, C4<0>, C4<0>, C4<0>;
L_0x1d56870 .delay (10000,10000,10000) L_0x1d56870/d;
L_0x1d56960/d .functor NOR 1, L_0x1d56870, L_0x1d56550, C4<0>, C4<0>;
L_0x1d56960 .delay (20000,20000,20000) L_0x1d56960/d;
L_0x1d56b00/d .functor NOT 1, L_0x1d56960, C4<0>, C4<0>, C4<0>;
L_0x1d56b00 .delay (10000,10000,10000) L_0x1d56b00/d;
v0x190a620_0 .net "and_in0ncom", 0 0, L_0x1d56870; 1 drivers
v0x190a6e0_0 .net "and_in1com", 0 0, L_0x1d56550; 1 drivers
v0x190a780_0 .alias "in0", 0 0, v0x190c150_0;
v0x190a820_0 .alias "in1", 0 0, v0x190c230_0;
v0x190a8a0_0 .net "nand_in0ncom", 0 0, L_0x1d56720; 1 drivers
v0x190a940_0 .net "nand_in1com", 0 0, L_0x1d563e0; 1 drivers
v0x190a9e0_0 .net "ncom", 0 0, L_0x1d56660; 1 drivers
v0x190aa80_0 .net "nor_wire", 0 0, L_0x1d56960; 1 drivers
v0x190ab20_0 .alias "result", 0 0, v0x190c300_0;
v0x190aba0_0 .alias "sel0", 0 0, v0x190c020_0;
S_0x1909d80 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1909c90;
 .timescale -9 -12;
L_0x1d56c30/d .functor NAND 1, C4<0>, L_0x1cdd9b0, C4<1>, C4<1>;
L_0x1d56c30 .delay (20000,20000,20000) L_0x1d56c30/d;
L_0x1d56db0/d .functor NOT 1, L_0x1d56c30, C4<0>, C4<0>, C4<0>;
L_0x1d56db0 .delay (10000,10000,10000) L_0x1d56db0/d;
L_0x1d56ec0/d .functor NOT 1, L_0x1cdd9b0, C4<0>, C4<0>, C4<0>;
L_0x1d56ec0 .delay (10000,10000,10000) L_0x1d56ec0/d;
L_0x1d56f80/d .functor NAND 1, L_0x1d56b00, L_0x1d56ec0, C4<1>, C4<1>;
L_0x1d56f80 .delay (20000,20000,20000) L_0x1d56f80/d;
L_0x1d570d0/d .functor NOT 1, L_0x1d56f80, C4<0>, C4<0>, C4<0>;
L_0x1d570d0 .delay (10000,10000,10000) L_0x1d570d0/d;
L_0x1d571c0/d .functor NOR 1, L_0x1d570d0, L_0x1d56db0, C4<0>, C4<0>;
L_0x1d571c0 .delay (20000,20000,20000) L_0x1d571c0/d;
L_0x1d57360/d .functor NOT 1, L_0x1d571c0, C4<0>, C4<0>, C4<0>;
L_0x1d57360 .delay (10000,10000,10000) L_0x1d57360/d;
v0x1909e70_0 .net "and_in0ncom", 0 0, L_0x1d570d0; 1 drivers
v0x1909f10_0 .net "and_in1com", 0 0, L_0x1d56db0; 1 drivers
v0x1909fb0_0 .alias "in0", 0 0, v0x190c300_0;
v0x190a050_0 .alias "in1", 0 0, v0x190be70_0;
v0x190a0d0_0 .net "nand_in0ncom", 0 0, L_0x1d56f80; 1 drivers
v0x190a170_0 .net "nand_in1com", 0 0, L_0x1d56c30; 1 drivers
v0x190a250_0 .net "ncom", 0 0, L_0x1d56ec0; 1 drivers
v0x190a2f0_0 .net "nor_wire", 0 0, L_0x1d571c0; 1 drivers
v0x190a390_0 .alias "result", 0 0, v0x190ff30_0;
v0x190a430_0 .alias "sel0", 0 0, v0x190c0a0_0;
S_0x1909670 .scope module, "xor_overflow" "xor_1bit" 2 115, 2 224, S_0x181ff70;
 .timescale -9 -12;
L_0x190be10/d .functor NAND 1, L_0x1d520d0, L_0x1d538c0, C4<1>, C4<1>;
L_0x190be10 .delay (20000,20000,20000) L_0x190be10/d;
L_0x1d4c0a0/d .functor NOR 1, L_0x1d520d0, L_0x1d538c0, C4<0>, C4<0>;
L_0x1d4c0a0 .delay (20000,20000,20000) L_0x1d4c0a0/d;
L_0x1d4c160/d .functor NOT 1, L_0x1d4c0a0, C4<0>, C4<0>, C4<0>;
L_0x1d4c160 .delay (10000,10000,10000) L_0x1d4c160/d;
L_0x1d4c220/d .functor NAND 1, L_0x1d4c160, L_0x190be10, C4<1>, C4<1>;
L_0x1d4c220 .delay (20000,20000,20000) L_0x1d4c220/d;
L_0x1d4c2e0/d .functor NOT 1, L_0x1d4c220, C4<0>, C4<0>, C4<0>;
L_0x1d4c2e0 .delay (10000,10000,10000) L_0x1d4c2e0/d;
v0x1909760_0 .net "a", 0 0, L_0x1d520d0; 1 drivers
v0x1909820_0 .alias "b", 0 0, v0x1afdf20_0;
v0x19098c0_0 .net "nand_ab", 0 0, L_0x190be10; 1 drivers
v0x1909960_0 .net "nor_ab", 0 0, L_0x1d4c0a0; 1 drivers
v0x19099e0_0 .net "nxor_ab", 0 0, L_0x1d4c220; 1 drivers
v0x1909a80_0 .net "or_ab", 0 0, L_0x1d4c160; 1 drivers
v0x1909b20_0 .alias "result", 0 0, v0x1afddd0_0;
S_0x19083f0 .scope module, "aluSub" "adder_1bit" 2 120, 2 167, S_0x181ff70;
 .timescale -9 -12;
L_0x1d594c0/d .functor NAND 1, L_0x1d59c30, L_0x1d52170, C4<1>, C4<1>;
L_0x1d594c0 .delay (20000,20000,20000) L_0x1d594c0/d;
L_0x1d59630/d .functor NOT 1, L_0x1d594c0, C4<0>, C4<0>, C4<0>;
L_0x1d59630 .delay (10000,10000,10000) L_0x1d59630/d;
L_0x1d596f0/d .functor NAND 1, L_0x1d58690, L_0x1d58e00, C4<1>, C4<1>;
L_0x1d596f0 .delay (20000,20000,20000) L_0x1d596f0/d;
L_0x1d59840/d .functor NOT 1, L_0x1d596f0, C4<0>, C4<0>, C4<0>;
L_0x1d59840 .delay (10000,10000,10000) L_0x1d59840/d;
L_0x1d59900/d .functor NOR 1, L_0x1d59840, L_0x1d59630, C4<0>, C4<0>;
L_0x1d59900 .delay (20000,20000,20000) L_0x1d59900/d;
L_0x1d59a70/d .functor NOT 1, L_0x1d59900, C4<0>, C4<0>, C4<0>;
L_0x1d59a70 .delay (10000,10000,10000) L_0x1d59a70/d;
v0x1908f80_0 .net "a", 0 0, L_0x1d59c30; 1 drivers
v0x1909000_0 .net "and_ab", 0 0, L_0x1d59630; 1 drivers
v0x1909080_0 .net "and_xor_ab_c", 0 0, L_0x1d59840; 1 drivers
v0x1909120_0 .alias "b", 0 0, v0x1919220_0;
v0x1909200_0 .net "carryin", 0 0, L_0x1d58690; 1 drivers
v0x19092b0_0 .alias "carryout", 0 0, v0x1918ff0_0;
v0x1909370_0 .net "nand_ab", 0 0, L_0x1d594c0; 1 drivers
v0x19093f0_0 .net "nand_xor_ab_c", 0 0, L_0x1d596f0; 1 drivers
v0x1909470_0 .net "nco", 0 0, L_0x1d59900; 1 drivers
v0x1909510_0 .alias "sum", 0 0, v0x1919070_0;
v0x19095f0_0 .net "xor_ab", 0 0, L_0x1d58e00; 1 drivers
S_0x1908a30 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x19083f0;
 .timescale -9 -12;
L_0x1d52290/d .functor NAND 1, L_0x1d59c30, L_0x1d52170, C4<1>, C4<1>;
L_0x1d52290 .delay (20000,20000,20000) L_0x1d52290/d;
L_0x1d52450/d .functor NOR 1, L_0x1d59c30, L_0x1d52170, C4<0>, C4<0>;
L_0x1d52450 .delay (20000,20000,20000) L_0x1d52450/d;
L_0x1d58bd0/d .functor NOT 1, L_0x1d52450, C4<0>, C4<0>, C4<0>;
L_0x1d58bd0 .delay (10000,10000,10000) L_0x1d58bd0/d;
L_0x1d58cc0/d .functor NAND 1, L_0x1d58bd0, L_0x1d52290, C4<1>, C4<1>;
L_0x1d58cc0 .delay (20000,20000,20000) L_0x1d58cc0/d;
L_0x1d58e00/d .functor NOT 1, L_0x1d58cc0, C4<0>, C4<0>, C4<0>;
L_0x1d58e00 .delay (10000,10000,10000) L_0x1d58e00/d;
v0x1908b20_0 .alias "a", 0 0, v0x1908f80_0;
v0x1908bc0_0 .alias "b", 0 0, v0x1919220_0;
v0x1908c60_0 .net "nand_ab", 0 0, L_0x1d52290; 1 drivers
v0x1908d00_0 .net "nor_ab", 0 0, L_0x1d52450; 1 drivers
v0x1908d80_0 .net "nxor_ab", 0 0, L_0x1d58cc0; 1 drivers
v0x1908e20_0 .net "or_ab", 0 0, L_0x1d58bd0; 1 drivers
v0x1908f00_0 .alias "result", 0 0, v0x19095f0_0;
S_0x19084e0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x19083f0;
 .timescale -9 -12;
L_0x1d58ef0/d .functor NAND 1, L_0x1d58e00, L_0x1d58690, C4<1>, C4<1>;
L_0x1d58ef0 .delay (20000,20000,20000) L_0x1d58ef0/d;
L_0x1d59020/d .functor NOR 1, L_0x1d58e00, L_0x1d58690, C4<0>, C4<0>;
L_0x1d59020 .delay (20000,20000,20000) L_0x1d59020/d;
L_0x1d590e0/d .functor NOT 1, L_0x1d59020, C4<0>, C4<0>, C4<0>;
L_0x1d590e0 .delay (10000,10000,10000) L_0x1d590e0/d;
L_0x1d591f0/d .functor NAND 1, L_0x1d590e0, L_0x1d58ef0, C4<1>, C4<1>;
L_0x1d591f0 .delay (20000,20000,20000) L_0x1d591f0/d;
L_0x1d59350/d .functor NOT 1, L_0x1d591f0, C4<0>, C4<0>, C4<0>;
L_0x1d59350 .delay (10000,10000,10000) L_0x1d59350/d;
v0x19085d0_0 .alias "a", 0 0, v0x19095f0_0;
v0x1908670_0 .alias "b", 0 0, v0x1909200_0;
v0x1908710_0 .net "nand_ab", 0 0, L_0x1d58ef0; 1 drivers
v0x19087b0_0 .net "nor_ab", 0 0, L_0x1d59020; 1 drivers
v0x1908830_0 .net "nxor_ab", 0 0, L_0x1d591f0; 1 drivers
v0x19088d0_0 .net "or_ab", 0 0, L_0x1d590e0; 1 drivers
v0x19089b0_0 .alias "result", 0 0, v0x1919070_0;
S_0x1907ec0 .scope module, "xor_slt" "xor_1bit" 2 124, 2 224, S_0x181ff70;
 .timescale -9 -12;
L_0x1cfb2d0/d .functor NAND 1, L_0x1d59350, L_0x1d4c2e0, C4<1>, C4<1>;
L_0x1cfb2d0 .delay (20000,20000,20000) L_0x1cfb2d0/d;
L_0x1cfb3b0/d .functor NOR 1, L_0x1d59350, L_0x1d4c2e0, C4<0>, C4<0>;
L_0x1cfb3b0 .delay (20000,20000,20000) L_0x1cfb3b0/d;
L_0x1cfb470/d .functor NOT 1, L_0x1cfb3b0, C4<0>, C4<0>, C4<0>;
L_0x1cfb470 .delay (10000,10000,10000) L_0x1cfb470/d;
L_0x1cfb580/d .functor NAND 1, L_0x1cfb470, L_0x1cfb2d0, C4<1>, C4<1>;
L_0x1cfb580 .delay (20000,20000,20000) L_0x1cfb580/d;
L_0x1d58730/d .functor NOT 1, L_0x1cfb580, C4<0>, C4<0>, C4<0>;
L_0x1d58730 .delay (10000,10000,10000) L_0x1d58730/d;
v0x1907fb0_0 .alias "a", 0 0, v0x1919070_0;
v0x1908070_0 .alias "b", 0 0, v0x1afddd0_0;
v0x1908110_0 .net "nand_ab", 0 0, L_0x1cfb2d0; 1 drivers
v0x19081b0_0 .net "nor_ab", 0 0, L_0x1cfb3b0; 1 drivers
v0x1908230_0 .net "nxor_ab", 0 0, L_0x1cfb580; 1 drivers
v0x19082d0_0 .net "or_ab", 0 0, L_0x1cfb470; 1 drivers
v0x1908370_0 .alias "result", 0 0, v0x19191a0_0;
S_0x19077f0 .scope module, "sltOut" "mux_1bit" 2 125, 3 2, S_0x181ff70;
 .timescale -9 -12;
L_0x1d58840/d .functor NAND 1, L_0x1d58730, L_0x1d59cd0, C4<1>, C4<1>;
L_0x1d58840 .delay (20000,20000,20000) L_0x1d58840/d;
L_0x1d58990/d .functor NOT 1, L_0x1d58840, C4<0>, C4<0>, C4<0>;
L_0x1d58990 .delay (10000,10000,10000) L_0x1d58990/d;
L_0x1d58a50/d .functor NOT 1, L_0x1d59cd0, C4<0>, C4<0>, C4<0>;
L_0x1d58a50 .delay (10000,10000,10000) L_0x1d58a50/d;
L_0x1d5a9f0/d .functor NAND 1, L_0x1d51a30, L_0x1d58a50, C4<1>, C4<1>;
L_0x1d5a9f0 .delay (20000,20000,20000) L_0x1d5a9f0/d;
L_0x1d5aae0/d .functor NOT 1, L_0x1d5a9f0, C4<0>, C4<0>, C4<0>;
L_0x1d5aae0 .delay (10000,10000,10000) L_0x1d5aae0/d;
L_0x1d5abd0/d .functor NOR 1, L_0x1d5aae0, L_0x1d58990, C4<0>, C4<0>;
L_0x1d5abd0 .delay (20000,20000,20000) L_0x1d5abd0/d;
L_0x1d5ad70/d .functor NOT 1, L_0x1d5abd0, C4<0>, C4<0>, C4<0>;
L_0x1d5ad70 .delay (10000,10000,10000) L_0x1d5ad70/d;
v0x19078e0_0 .net "and_in0ncom", 0 0, L_0x1d5aae0; 1 drivers
v0x1907960_0 .net "and_in1com", 0 0, L_0x1d58990; 1 drivers
v0x19079e0_0 .alias "in0", 0 0, v0x1918e20_0;
v0x1907a80_0 .alias "in1", 0 0, v0x19191a0_0;
v0x1907b00_0 .net "nand_in0ncom", 0 0, L_0x1d5a9f0; 1 drivers
v0x1907ba0_0 .net "nand_in1com", 0 0, L_0x1d58840; 1 drivers
v0x1907c40_0 .net "ncom", 0 0, L_0x1d58a50; 1 drivers
v0x1907ce0_0 .net "nor_wire", 0 0, L_0x1d5abd0; 1 drivers
v0x1907d80_0 .net "result", 0 0, L_0x1d5ad70; 1 drivers
v0x1907e20_0 .net "sel0", 0 0, L_0x1d59cd0; 1 drivers
S_0x1900e40 .scope generate, "ALU32[1]" "ALU32[1]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18ff818 .param/l "i" 2 105, +C4<01>;
S_0x1900f70 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1900e40;
 .timescale -9 -12;
L_0x1c9f1d0/d .functor NOT 1, L_0x1ca4c40, C4<0>, C4<0>, C4<0>;
L_0x1c9f1d0 .delay (10000,10000,10000) L_0x1c9f1d0/d;
v0x1906cf0_0 .net "carryin", 0 0, L_0x1ca4ce0; 1 drivers
v0x1906d90_0 .net "carryout", 0 0, L_0x1ca0a30; 1 drivers
v0x1906e10_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x1906e90_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x1906f10_0 .net "notB", 0 0, L_0x1c9f1d0; 1 drivers
v0x1906f90_0 .net "operandA", 0 0, L_0x1ca4ba0; 1 drivers
v0x1907010_0 .net "operandB", 0 0, L_0x1ca4c40; 1 drivers
v0x1907120_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x19071a0_0 .net "result", 0 0, L_0x1ca4520; 1 drivers
v0x1907270_0 .net "trueB", 0 0, L_0x1c9f870; 1 drivers
v0x1907350_0 .net "wAddSub", 0 0, L_0x1ca0390; 1 drivers
v0x1907460_0 .net "wNandAnd", 0 0, L_0x1ca1af0; 1 drivers
v0x19075e0_0 .net "wNorOr", 0 0, L_0x1ca2530; 1 drivers
v0x19076f0_0 .net "wXor", 0 0, L_0x1ca1090; 1 drivers
L_0x1ca4650 .part v0x19172a0_0, 0, 1;
L_0x1ca4710 .part v0x19172a0_0, 1, 1;
L_0x1ca4840 .part v0x19172a0_0, 2, 1;
S_0x1906520 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1900f70;
 .timescale -9 -12;
L_0x1c9f2c0/d .functor NAND 1, L_0x1c9f1d0, v0x1917220_0, C4<1>, C4<1>;
L_0x1c9f2c0 .delay (20000,20000,20000) L_0x1c9f2c0/d;
L_0x1c9f360/d .functor NOT 1, L_0x1c9f2c0, C4<0>, C4<0>, C4<0>;
L_0x1c9f360 .delay (10000,10000,10000) L_0x1c9f360/d;
L_0x1c9f450/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1c9f450 .delay (10000,10000,10000) L_0x1c9f450/d;
L_0x1c9f4f0/d .functor NAND 1, L_0x1ca4c40, L_0x1c9f450, C4<1>, C4<1>;
L_0x1c9f4f0 .delay (20000,20000,20000) L_0x1c9f4f0/d;
L_0x1c9f5e0/d .functor NOT 1, L_0x1c9f4f0, C4<0>, C4<0>, C4<0>;
L_0x1c9f5e0 .delay (10000,10000,10000) L_0x1c9f5e0/d;
L_0x1c9f6d0/d .functor NOR 1, L_0x1c9f5e0, L_0x1c9f360, C4<0>, C4<0>;
L_0x1c9f6d0 .delay (20000,20000,20000) L_0x1c9f6d0/d;
L_0x1c9f870/d .functor NOT 1, L_0x1c9f6d0, C4<0>, C4<0>, C4<0>;
L_0x1c9f870 .delay (10000,10000,10000) L_0x1c9f870/d;
v0x1906610_0 .net "and_in0ncom", 0 0, L_0x1c9f5e0; 1 drivers
v0x19066d0_0 .net "and_in1com", 0 0, L_0x1c9f360; 1 drivers
v0x1906770_0 .alias "in0", 0 0, v0x1907010_0;
v0x19067f0_0 .alias "in1", 0 0, v0x1906f10_0;
v0x1906870_0 .net "nand_in0ncom", 0 0, L_0x1c9f4f0; 1 drivers
v0x1906910_0 .net "nand_in1com", 0 0, L_0x1c9f2c0; 1 drivers
v0x19069b0_0 .net "ncom", 0 0, L_0x1c9f450; 1 drivers
v0x1906a50_0 .net "nor_wire", 0 0, L_0x1c9f6d0; 1 drivers
v0x1906b40_0 .alias "result", 0 0, v0x1907270_0;
v0x1906c10_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x1905230 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1900f70;
 .timescale -9 -12;
L_0x1ca04a0/d .functor NAND 1, L_0x1ca4ba0, L_0x1c9f870, C4<1>, C4<1>;
L_0x1ca04a0 .delay (20000,20000,20000) L_0x1ca04a0/d;
L_0x1ca0630/d .functor NOT 1, L_0x1ca04a0, C4<0>, C4<0>, C4<0>;
L_0x1ca0630 .delay (10000,10000,10000) L_0x1ca0630/d;
L_0x1ca0720/d .functor NAND 1, L_0x1ca4ce0, L_0x1c9fdf0, C4<1>, C4<1>;
L_0x1ca0720 .delay (20000,20000,20000) L_0x1ca0720/d;
L_0x1ca07e0/d .functor NOT 1, L_0x1ca0720, C4<0>, C4<0>, C4<0>;
L_0x1ca07e0 .delay (10000,10000,10000) L_0x1ca07e0/d;
L_0x1ca08f0/d .functor NOR 1, L_0x1ca07e0, L_0x1ca0630, C4<0>, C4<0>;
L_0x1ca08f0 .delay (20000,20000,20000) L_0x1ca08f0/d;
L_0x1ca0a30/d .functor NOT 1, L_0x1ca08f0, C4<0>, C4<0>, C4<0>;
L_0x1ca0a30 .delay (10000,10000,10000) L_0x1ca0a30/d;
v0x1905e10_0 .alias "a", 0 0, v0x1906f90_0;
v0x1905f20_0 .net "and_ab", 0 0, L_0x1ca0630; 1 drivers
v0x1905fc0_0 .net "and_xor_ab_c", 0 0, L_0x1ca07e0; 1 drivers
v0x1906060_0 .alias "b", 0 0, v0x1907270_0;
v0x19060e0_0 .alias "carryin", 0 0, v0x1906cf0_0;
v0x1906160_0 .alias "carryout", 0 0, v0x1906d90_0;
v0x1906220_0 .net "nand_ab", 0 0, L_0x1ca04a0; 1 drivers
v0x19062a0_0 .net "nand_xor_ab_c", 0 0, L_0x1ca0720; 1 drivers
v0x1906320_0 .net "nco", 0 0, L_0x1ca08f0; 1 drivers
v0x19063c0_0 .alias "sum", 0 0, v0x1907350_0;
v0x19064a0_0 .net "xor_ab", 0 0, L_0x1c9fdf0; 1 drivers
S_0x19058c0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1905230;
 .timescale -9 -12;
L_0x1c9f9e0/d .functor NAND 1, L_0x1ca4ba0, L_0x1c9f870, C4<1>, C4<1>;
L_0x1c9f9e0 .delay (20000,20000,20000) L_0x1c9f9e0/d;
L_0x1c9fac0/d .functor NOR 1, L_0x1ca4ba0, L_0x1c9f870, C4<0>, C4<0>;
L_0x1c9fac0 .delay (20000,20000,20000) L_0x1c9fac0/d;
L_0x1c9fb80/d .functor NOT 1, L_0x1c9fac0, C4<0>, C4<0>, C4<0>;
L_0x1c9fb80 .delay (10000,10000,10000) L_0x1c9fb80/d;
L_0x1c9fc90/d .functor NAND 1, L_0x1c9fb80, L_0x1c9f9e0, C4<1>, C4<1>;
L_0x1c9fc90 .delay (20000,20000,20000) L_0x1c9fc90/d;
L_0x1c9fdf0/d .functor NOT 1, L_0x1c9fc90, C4<0>, C4<0>, C4<0>;
L_0x1c9fdf0 .delay (10000,10000,10000) L_0x1c9fdf0/d;
v0x19059b0_0 .alias "a", 0 0, v0x1906f90_0;
v0x1905a50_0 .alias "b", 0 0, v0x1907270_0;
v0x1905af0_0 .net "nand_ab", 0 0, L_0x1c9f9e0; 1 drivers
v0x1905b90_0 .net "nor_ab", 0 0, L_0x1c9fac0; 1 drivers
v0x1905c10_0 .net "nxor_ab", 0 0, L_0x1c9fc90; 1 drivers
v0x1905cb0_0 .net "or_ab", 0 0, L_0x1c9fb80; 1 drivers
v0x1905d90_0 .alias "result", 0 0, v0x19064a0_0;
S_0x1905320 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1905230;
 .timescale -9 -12;
L_0x1c9ff00/d .functor NAND 1, L_0x1c9fdf0, L_0x1ca4ce0, C4<1>, C4<1>;
L_0x1c9ff00 .delay (20000,20000,20000) L_0x1c9ff00/d;
L_0x1ca0070/d .functor NOR 1, L_0x1c9fdf0, L_0x1ca4ce0, C4<0>, C4<0>;
L_0x1ca0070 .delay (20000,20000,20000) L_0x1ca0070/d;
L_0x1ca01c0/d .functor NOT 1, L_0x1ca0070, C4<0>, C4<0>, C4<0>;
L_0x1ca01c0 .delay (10000,10000,10000) L_0x1ca01c0/d;
L_0x1ca0280/d .functor NAND 1, L_0x1ca01c0, L_0x1c9ff00, C4<1>, C4<1>;
L_0x1ca0280 .delay (20000,20000,20000) L_0x1ca0280/d;
L_0x1ca0390/d .functor NOT 1, L_0x1ca0280, C4<0>, C4<0>, C4<0>;
L_0x1ca0390 .delay (10000,10000,10000) L_0x1ca0390/d;
v0x1905410_0 .alias "a", 0 0, v0x19064a0_0;
v0x19054b0_0 .alias "b", 0 0, v0x1906cf0_0;
v0x1905550_0 .net "nand_ab", 0 0, L_0x1c9ff00; 1 drivers
v0x19055f0_0 .net "nor_ab", 0 0, L_0x1ca0070; 1 drivers
v0x1905670_0 .net "nxor_ab", 0 0, L_0x1ca0280; 1 drivers
v0x1905710_0 .net "or_ab", 0 0, L_0x1ca01c0; 1 drivers
v0x19057f0_0 .alias "result", 0 0, v0x1907350_0;
S_0x1904ce0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1900f70;
 .timescale -9 -12;
L_0x1ca0bf0/d .functor NAND 1, L_0x1ca4ba0, L_0x1ca4c40, C4<1>, C4<1>;
L_0x1ca0bf0 .delay (20000,20000,20000) L_0x1ca0bf0/d;
L_0x1ca0cd0/d .functor NOR 1, L_0x1ca4ba0, L_0x1ca4c40, C4<0>, C4<0>;
L_0x1ca0cd0 .delay (20000,20000,20000) L_0x1ca0cd0/d;
L_0x1ca0e60/d .functor NOT 1, L_0x1ca0cd0, C4<0>, C4<0>, C4<0>;
L_0x1ca0e60 .delay (10000,10000,10000) L_0x1ca0e60/d;
L_0x1ca0f50/d .functor NAND 1, L_0x1ca0e60, L_0x1ca0bf0, C4<1>, C4<1>;
L_0x1ca0f50 .delay (20000,20000,20000) L_0x1ca0f50/d;
L_0x1ca1090/d .functor NOT 1, L_0x1ca0f50, C4<0>, C4<0>, C4<0>;
L_0x1ca1090 .delay (10000,10000,10000) L_0x1ca1090/d;
v0x1904dd0_0 .alias "a", 0 0, v0x1906f90_0;
v0x1904e50_0 .alias "b", 0 0, v0x1907010_0;
v0x1904f20_0 .net "nand_ab", 0 0, L_0x1ca0bf0; 1 drivers
v0x1904fa0_0 .net "nor_ab", 0 0, L_0x1ca0cd0; 1 drivers
v0x1905020_0 .net "nxor_ab", 0 0, L_0x1ca0f50; 1 drivers
v0x19050a0_0 .net "or_ab", 0 0, L_0x1ca0e60; 1 drivers
v0x1905160_0 .alias "result", 0 0, v0x19076f0_0;
S_0x19040f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1900f70;
 .timescale -9 -12;
L_0x1ca11e0/d .functor NAND 1, L_0x1ca4ba0, L_0x1ca4c40, C4<1>, C4<1>;
L_0x1ca11e0 .delay (20000,20000,20000) L_0x1ca11e0/d;
L_0x1ca1330/d .functor NOT 1, L_0x1ca11e0, C4<0>, C4<0>, C4<0>;
L_0x1ca1330 .delay (10000,10000,10000) L_0x1ca1330/d;
v0x1904960_0 .alias "a", 0 0, v0x1906f90_0;
v0x1904a00_0 .net "and_ab", 0 0, L_0x1ca1330; 1 drivers
v0x1904a80_0 .alias "b", 0 0, v0x1907010_0;
v0x1904b00_0 .net "nand_ab", 0 0, L_0x1ca11e0; 1 drivers
v0x1904be0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1904c60_0 .alias "result", 0 0, v0x1907460_0;
S_0x19041e0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x19040f0;
 .timescale -9 -12;
L_0x1ca1460/d .functor NAND 1, L_0x1ca1330, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1ca1460 .delay (20000,20000,20000) L_0x1ca1460/d;
L_0x1ca1540/d .functor NOT 1, L_0x1ca1460, C4<0>, C4<0>, C4<0>;
L_0x1ca1540 .delay (10000,10000,10000) L_0x1ca1540/d;
L_0x1ca1650/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1ca1650 .delay (10000,10000,10000) L_0x1ca1650/d;
L_0x1ca1710/d .functor NAND 1, L_0x1ca11e0, L_0x1ca1650, C4<1>, C4<1>;
L_0x1ca1710 .delay (20000,20000,20000) L_0x1ca1710/d;
L_0x1ca1860/d .functor NOT 1, L_0x1ca1710, C4<0>, C4<0>, C4<0>;
L_0x1ca1860 .delay (10000,10000,10000) L_0x1ca1860/d;
L_0x1ca1950/d .functor NOR 1, L_0x1ca1860, L_0x1ca1540, C4<0>, C4<0>;
L_0x1ca1950 .delay (20000,20000,20000) L_0x1ca1950/d;
L_0x1ca1af0/d .functor NOT 1, L_0x1ca1950, C4<0>, C4<0>, C4<0>;
L_0x1ca1af0 .delay (10000,10000,10000) L_0x1ca1af0/d;
v0x19042d0_0 .net "and_in0ncom", 0 0, L_0x1ca1860; 1 drivers
v0x1904350_0 .net "and_in1com", 0 0, L_0x1ca1540; 1 drivers
v0x19043d0_0 .alias "in0", 0 0, v0x1904b00_0;
v0x1904470_0 .alias "in1", 0 0, v0x1904a00_0;
v0x19044f0_0 .net "nand_in0ncom", 0 0, L_0x1ca1710; 1 drivers
v0x1904590_0 .net "nand_in1com", 0 0, L_0x1ca1460; 1 drivers
v0x1904670_0 .net "ncom", 0 0, L_0x1ca1650; 1 drivers
v0x1904710_0 .net "nor_wire", 0 0, L_0x1ca1950; 1 drivers
v0x19047b0_0 .alias "result", 0 0, v0x1907460_0;
v0x1904880_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1903650 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1900f70;
 .timescale -9 -12;
L_0x1ca1c20/d .functor NOR 1, L_0x1ca4ba0, L_0x1ca4c40, C4<0>, C4<0>;
L_0x1ca1c20 .delay (20000,20000,20000) L_0x1ca1c20/d;
L_0x1ca1d70/d .functor NOT 1, L_0x1ca1c20, C4<0>, C4<0>, C4<0>;
L_0x1ca1d70 .delay (10000,10000,10000) L_0x1ca1d70/d;
v0x1903dd0_0 .alias "a", 0 0, v0x1906f90_0;
v0x1903e50_0 .alias "b", 0 0, v0x1907010_0;
v0x1903ef0_0 .net "nor_ab", 0 0, L_0x1ca1c20; 1 drivers
v0x1903f70_0 .net "or_ab", 0 0, L_0x1ca1d70; 1 drivers
v0x1903ff0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1904070_0 .alias "result", 0 0, v0x19075e0_0;
S_0x1903740 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1903650;
 .timescale -9 -12;
L_0x1ca1ea0/d .functor NAND 1, L_0x1ca1d70, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1ca1ea0 .delay (20000,20000,20000) L_0x1ca1ea0/d;
L_0x1ca1f80/d .functor NOT 1, L_0x1ca1ea0, C4<0>, C4<0>, C4<0>;
L_0x1ca1f80 .delay (10000,10000,10000) L_0x1ca1f80/d;
L_0x1ca2090/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1ca2090 .delay (10000,10000,10000) L_0x1ca2090/d;
L_0x1ca2150/d .functor NAND 1, L_0x1ca1c20, L_0x1ca2090, C4<1>, C4<1>;
L_0x1ca2150 .delay (20000,20000,20000) L_0x1ca2150/d;
L_0x1ca22a0/d .functor NOT 1, L_0x1ca2150, C4<0>, C4<0>, C4<0>;
L_0x1ca22a0 .delay (10000,10000,10000) L_0x1ca22a0/d;
L_0x1ca2390/d .functor NOR 1, L_0x1ca22a0, L_0x1ca1f80, C4<0>, C4<0>;
L_0x1ca2390 .delay (20000,20000,20000) L_0x1ca2390/d;
L_0x1ca2530/d .functor NOT 1, L_0x1ca2390, C4<0>, C4<0>, C4<0>;
L_0x1ca2530 .delay (10000,10000,10000) L_0x1ca2530/d;
v0x1903830_0 .net "and_in0ncom", 0 0, L_0x1ca22a0; 1 drivers
v0x19038b0_0 .net "and_in1com", 0 0, L_0x1ca1f80; 1 drivers
v0x1903930_0 .alias "in0", 0 0, v0x1903ef0_0;
v0x19039b0_0 .alias "in1", 0 0, v0x1903f70_0;
v0x1903a30_0 .net "nand_in0ncom", 0 0, L_0x1ca2150; 1 drivers
v0x1903ab0_0 .net "nand_in1com", 0 0, L_0x1ca1ea0; 1 drivers
v0x1903b30_0 .net "ncom", 0 0, L_0x1ca2090; 1 drivers
v0x1903bb0_0 .net "nor_wire", 0 0, L_0x1ca2390; 1 drivers
v0x1903c80_0 .alias "result", 0 0, v0x19075e0_0;
v0x1903d50_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1901060 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1900f70;
 .timescale -9 -12;
v0x1902ea0_0 .alias "in0", 0 0, v0x1907350_0;
v0x1902f50_0 .alias "in1", 0 0, v0x19076f0_0;
v0x1903000_0 .alias "in2", 0 0, v0x1907460_0;
v0x19030b0_0 .alias "in3", 0 0, v0x19075e0_0;
v0x1903190_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1903240_0 .alias "result", 0 0, v0x19071a0_0;
v0x19032c0_0 .net "sel0", 0 0, L_0x1ca4650; 1 drivers
v0x1903340_0 .net "sel1", 0 0, L_0x1ca4710; 1 drivers
v0x19033c0_0 .net "sel2", 0 0, L_0x1ca4840; 1 drivers
v0x1903470_0 .net "w0", 0 0, L_0x1ca2cf0; 1 drivers
v0x1903550_0 .net "w1", 0 0, L_0x1ca3470; 1 drivers
v0x19035d0_0 .net "w2", 0 0, L_0x1ca3cc0; 1 drivers
S_0x1902720 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1901060;
 .timescale -9 -12;
L_0x1ca2660/d .functor NAND 1, L_0x1ca1090, L_0x1ca4650, C4<1>, C4<1>;
L_0x1ca2660 .delay (20000,20000,20000) L_0x1ca2660/d;
L_0x1ca2740/d .functor NOT 1, L_0x1ca2660, C4<0>, C4<0>, C4<0>;
L_0x1ca2740 .delay (10000,10000,10000) L_0x1ca2740/d;
L_0x1ca2850/d .functor NOT 1, L_0x1ca4650, C4<0>, C4<0>, C4<0>;
L_0x1ca2850 .delay (10000,10000,10000) L_0x1ca2850/d;
L_0x1ca29a0/d .functor NAND 1, L_0x1ca0390, L_0x1ca2850, C4<1>, C4<1>;
L_0x1ca29a0 .delay (20000,20000,20000) L_0x1ca29a0/d;
L_0x1ca2a60/d .functor NOT 1, L_0x1ca29a0, C4<0>, C4<0>, C4<0>;
L_0x1ca2a60 .delay (10000,10000,10000) L_0x1ca2a60/d;
L_0x1ca2b50/d .functor NOR 1, L_0x1ca2a60, L_0x1ca2740, C4<0>, C4<0>;
L_0x1ca2b50 .delay (20000,20000,20000) L_0x1ca2b50/d;
L_0x1ca2cf0/d .functor NOT 1, L_0x1ca2b50, C4<0>, C4<0>, C4<0>;
L_0x1ca2cf0 .delay (10000,10000,10000) L_0x1ca2cf0/d;
v0x1902810_0 .net "and_in0ncom", 0 0, L_0x1ca2a60; 1 drivers
v0x19028d0_0 .net "and_in1com", 0 0, L_0x1ca2740; 1 drivers
v0x1902970_0 .alias "in0", 0 0, v0x1907350_0;
v0x1902a10_0 .alias "in1", 0 0, v0x19076f0_0;
v0x1902a90_0 .net "nand_in0ncom", 0 0, L_0x1ca29a0; 1 drivers
v0x1902b30_0 .net "nand_in1com", 0 0, L_0x1ca2660; 1 drivers
v0x1902bd0_0 .net "ncom", 0 0, L_0x1ca2850; 1 drivers
v0x1902c70_0 .net "nor_wire", 0 0, L_0x1ca2b50; 1 drivers
v0x1902d10_0 .alias "result", 0 0, v0x1903470_0;
v0x1902d90_0 .alias "sel0", 0 0, v0x19032c0_0;
S_0x1901fd0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1901060;
 .timescale -9 -12;
L_0x1ca2e20/d .functor NAND 1, L_0x1ca2530, L_0x1ca4650, C4<1>, C4<1>;
L_0x1ca2e20 .delay (20000,20000,20000) L_0x1ca2e20/d;
L_0x1ca2f00/d .functor NOT 1, L_0x1ca2e20, C4<0>, C4<0>, C4<0>;
L_0x1ca2f00 .delay (10000,10000,10000) L_0x1ca2f00/d;
L_0x1ca3010/d .functor NOT 1, L_0x1ca4650, C4<0>, C4<0>, C4<0>;
L_0x1ca3010 .delay (10000,10000,10000) L_0x1ca3010/d;
L_0x1ca30d0/d .functor NAND 1, L_0x1ca1af0, L_0x1ca3010, C4<1>, C4<1>;
L_0x1ca30d0 .delay (20000,20000,20000) L_0x1ca30d0/d;
L_0x1ca31e0/d .functor NOT 1, L_0x1ca30d0, C4<0>, C4<0>, C4<0>;
L_0x1ca31e0 .delay (10000,10000,10000) L_0x1ca31e0/d;
L_0x1ca32d0/d .functor NOR 1, L_0x1ca31e0, L_0x1ca2f00, C4<0>, C4<0>;
L_0x1ca32d0 .delay (20000,20000,20000) L_0x1ca32d0/d;
L_0x1ca3470/d .functor NOT 1, L_0x1ca32d0, C4<0>, C4<0>, C4<0>;
L_0x1ca3470 .delay (10000,10000,10000) L_0x1ca3470/d;
v0x19020c0_0 .net "and_in0ncom", 0 0, L_0x1ca31e0; 1 drivers
v0x1902180_0 .net "and_in1com", 0 0, L_0x1ca2f00; 1 drivers
v0x1902220_0 .alias "in0", 0 0, v0x1907460_0;
v0x19022c0_0 .alias "in1", 0 0, v0x19075e0_0;
v0x1902340_0 .net "nand_in0ncom", 0 0, L_0x1ca30d0; 1 drivers
v0x19023e0_0 .net "nand_in1com", 0 0, L_0x1ca2e20; 1 drivers
v0x1902480_0 .net "ncom", 0 0, L_0x1ca3010; 1 drivers
v0x1902520_0 .net "nor_wire", 0 0, L_0x1ca32d0; 1 drivers
v0x19025c0_0 .alias "result", 0 0, v0x1903550_0;
v0x1902640_0 .alias "sel0", 0 0, v0x19032c0_0;
S_0x1901880 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1901060;
 .timescale -9 -12;
L_0x1ca35a0/d .functor NAND 1, L_0x1ca3470, L_0x1ca4710, C4<1>, C4<1>;
L_0x1ca35a0 .delay (20000,20000,20000) L_0x1ca35a0/d;
L_0x1ca3710/d .functor NOT 1, L_0x1ca35a0, C4<0>, C4<0>, C4<0>;
L_0x1ca3710 .delay (10000,10000,10000) L_0x1ca3710/d;
L_0x1ca3820/d .functor NOT 1, L_0x1ca4710, C4<0>, C4<0>, C4<0>;
L_0x1ca3820 .delay (10000,10000,10000) L_0x1ca3820/d;
L_0x1ca38e0/d .functor NAND 1, L_0x1ca2cf0, L_0x1ca3820, C4<1>, C4<1>;
L_0x1ca38e0 .delay (20000,20000,20000) L_0x1ca38e0/d;
L_0x1ca3a30/d .functor NOT 1, L_0x1ca38e0, C4<0>, C4<0>, C4<0>;
L_0x1ca3a30 .delay (10000,10000,10000) L_0x1ca3a30/d;
L_0x1ca3b20/d .functor NOR 1, L_0x1ca3a30, L_0x1ca3710, C4<0>, C4<0>;
L_0x1ca3b20 .delay (20000,20000,20000) L_0x1ca3b20/d;
L_0x1ca3cc0/d .functor NOT 1, L_0x1ca3b20, C4<0>, C4<0>, C4<0>;
L_0x1ca3cc0 .delay (10000,10000,10000) L_0x1ca3cc0/d;
v0x1901970_0 .net "and_in0ncom", 0 0, L_0x1ca3a30; 1 drivers
v0x1901a30_0 .net "and_in1com", 0 0, L_0x1ca3710; 1 drivers
v0x1901ad0_0 .alias "in0", 0 0, v0x1903470_0;
v0x1901b70_0 .alias "in1", 0 0, v0x1903550_0;
v0x1901bf0_0 .net "nand_in0ncom", 0 0, L_0x1ca38e0; 1 drivers
v0x1901c90_0 .net "nand_in1com", 0 0, L_0x1ca35a0; 1 drivers
v0x1901d30_0 .net "ncom", 0 0, L_0x1ca3820; 1 drivers
v0x1901dd0_0 .net "nor_wire", 0 0, L_0x1ca3b20; 1 drivers
v0x1901e70_0 .alias "result", 0 0, v0x19035d0_0;
v0x1901ef0_0 .alias "sel0", 0 0, v0x1903340_0;
S_0x1901150 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1901060;
 .timescale -9 -12;
L_0x1ca3df0/d .functor NAND 1, C4<0>, L_0x1ca4840, C4<1>, C4<1>;
L_0x1ca3df0 .delay (20000,20000,20000) L_0x1ca3df0/d;
L_0x1ca3f70/d .functor NOT 1, L_0x1ca3df0, C4<0>, C4<0>, C4<0>;
L_0x1ca3f70 .delay (10000,10000,10000) L_0x1ca3f70/d;
L_0x1ca4080/d .functor NOT 1, L_0x1ca4840, C4<0>, C4<0>, C4<0>;
L_0x1ca4080 .delay (10000,10000,10000) L_0x1ca4080/d;
L_0x1ca4140/d .functor NAND 1, L_0x1ca3cc0, L_0x1ca4080, C4<1>, C4<1>;
L_0x1ca4140 .delay (20000,20000,20000) L_0x1ca4140/d;
L_0x1ca4290/d .functor NOT 1, L_0x1ca4140, C4<0>, C4<0>, C4<0>;
L_0x1ca4290 .delay (10000,10000,10000) L_0x1ca4290/d;
L_0x1ca4380/d .functor NOR 1, L_0x1ca4290, L_0x1ca3f70, C4<0>, C4<0>;
L_0x1ca4380 .delay (20000,20000,20000) L_0x1ca4380/d;
L_0x1ca4520/d .functor NOT 1, L_0x1ca4380, C4<0>, C4<0>, C4<0>;
L_0x1ca4520 .delay (10000,10000,10000) L_0x1ca4520/d;
v0x1901240_0 .net "and_in0ncom", 0 0, L_0x1ca4290; 1 drivers
v0x19012c0_0 .net "and_in1com", 0 0, L_0x1ca3f70; 1 drivers
v0x1901360_0 .alias "in0", 0 0, v0x19035d0_0;
v0x1901400_0 .alias "in1", 0 0, v0x1903190_0;
v0x1901480_0 .net "nand_in0ncom", 0 0, L_0x1ca4140; 1 drivers
v0x1901520_0 .net "nand_in1com", 0 0, L_0x1ca3df0; 1 drivers
v0x1901600_0 .net "ncom", 0 0, L_0x1ca4080; 1 drivers
v0x19016a0_0 .net "nor_wire", 0 0, L_0x1ca4380; 1 drivers
v0x1901740_0 .alias "result", 0 0, v0x19071a0_0;
v0x19017e0_0 .alias "sel0", 0 0, v0x19033c0_0;
S_0x18fa4c0 .scope generate, "ALU32[2]" "ALU32[2]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18f8eb8 .param/l "i" 2 105, +C4<010>;
S_0x18fa5f0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18fa4c0;
 .timescale -9 -12;
L_0x1ca4d80/d .functor NOT 1, L_0x1caa970, C4<0>, C4<0>, C4<0>;
L_0x1ca4d80 .delay (10000,10000,10000) L_0x1ca4d80/d;
v0x1900340_0 .net "carryin", 0 0, L_0x1caaaa0; 1 drivers
v0x19003e0_0 .net "carryout", 0 0, L_0x1ca6680; 1 drivers
v0x1900460_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x19004e0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x1900560_0 .net "notB", 0 0, L_0x1ca4d80; 1 drivers
v0x19005e0_0 .net "operandA", 0 0, L_0x1caa8d0; 1 drivers
v0x1900660_0 .net "operandB", 0 0, L_0x1caa970; 1 drivers
v0x1900770_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x19007f0_0 .net "result", 0 0, L_0x1caa170; 1 drivers
v0x19008c0_0 .net "trueB", 0 0, L_0x1ca5460; 1 drivers
v0x19009a0_0 .net "wAddSub", 0 0, L_0x1ca5fe0; 1 drivers
v0x1900ab0_0 .net "wNandAnd", 0 0, L_0x1ca7740; 1 drivers
v0x1900c30_0 .net "wNorOr", 0 0, L_0x1ca8180; 1 drivers
v0x1900d40_0 .net "wXor", 0 0, L_0x1ca6ce0; 1 drivers
L_0x1caa2a0 .part v0x19172a0_0, 0, 1;
L_0x1caa360 .part v0x19172a0_0, 1, 1;
L_0x1caa490 .part v0x19172a0_0, 2, 1;
S_0x18ffb70 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18fa5f0;
 .timescale -9 -12;
L_0x1ca4e60/d .functor NAND 1, L_0x1ca4d80, v0x1917220_0, C4<1>, C4<1>;
L_0x1ca4e60 .delay (20000,20000,20000) L_0x1ca4e60/d;
L_0x1ca4f40/d .functor NOT 1, L_0x1ca4e60, C4<0>, C4<0>, C4<0>;
L_0x1ca4f40 .delay (10000,10000,10000) L_0x1ca4f40/d;
L_0x1ca5000/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1ca5000 .delay (10000,10000,10000) L_0x1ca5000/d;
L_0x1ca50c0/d .functor NAND 1, L_0x1caa970, L_0x1ca5000, C4<1>, C4<1>;
L_0x1ca50c0 .delay (20000,20000,20000) L_0x1ca50c0/d;
L_0x1ca51d0/d .functor NOT 1, L_0x1ca50c0, C4<0>, C4<0>, C4<0>;
L_0x1ca51d0 .delay (10000,10000,10000) L_0x1ca51d0/d;
L_0x1ca52c0/d .functor NOR 1, L_0x1ca51d0, L_0x1ca4f40, C4<0>, C4<0>;
L_0x1ca52c0 .delay (20000,20000,20000) L_0x1ca52c0/d;
L_0x1ca5460/d .functor NOT 1, L_0x1ca52c0, C4<0>, C4<0>, C4<0>;
L_0x1ca5460 .delay (10000,10000,10000) L_0x1ca5460/d;
v0x18ffc60_0 .net "and_in0ncom", 0 0, L_0x1ca51d0; 1 drivers
v0x18ffd20_0 .net "and_in1com", 0 0, L_0x1ca4f40; 1 drivers
v0x18ffdc0_0 .alias "in0", 0 0, v0x1900660_0;
v0x18ffe40_0 .alias "in1", 0 0, v0x1900560_0;
v0x18ffec0_0 .net "nand_in0ncom", 0 0, L_0x1ca50c0; 1 drivers
v0x18fff60_0 .net "nand_in1com", 0 0, L_0x1ca4e60; 1 drivers
v0x1900000_0 .net "ncom", 0 0, L_0x1ca5000; 1 drivers
v0x19000a0_0 .net "nor_wire", 0 0, L_0x1ca52c0; 1 drivers
v0x1900190_0 .alias "result", 0 0, v0x19008c0_0;
v0x1900260_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18fe880 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18fa5f0;
 .timescale -9 -12;
L_0x1ca60f0/d .functor NAND 1, L_0x1caa8d0, L_0x1ca5460, C4<1>, C4<1>;
L_0x1ca60f0 .delay (20000,20000,20000) L_0x1ca60f0/d;
L_0x1ca6280/d .functor NOT 1, L_0x1ca60f0, C4<0>, C4<0>, C4<0>;
L_0x1ca6280 .delay (10000,10000,10000) L_0x1ca6280/d;
L_0x1ca6370/d .functor NAND 1, L_0x1caaaa0, L_0x1ca5a40, C4<1>, C4<1>;
L_0x1ca6370 .delay (20000,20000,20000) L_0x1ca6370/d;
L_0x1ca6430/d .functor NOT 1, L_0x1ca6370, C4<0>, C4<0>, C4<0>;
L_0x1ca6430 .delay (10000,10000,10000) L_0x1ca6430/d;
L_0x1ca6540/d .functor NOR 1, L_0x1ca6430, L_0x1ca6280, C4<0>, C4<0>;
L_0x1ca6540 .delay (20000,20000,20000) L_0x1ca6540/d;
L_0x1ca6680/d .functor NOT 1, L_0x1ca6540, C4<0>, C4<0>, C4<0>;
L_0x1ca6680 .delay (10000,10000,10000) L_0x1ca6680/d;
v0x18ff3e0_0 .alias "a", 0 0, v0x19005e0_0;
v0x18ff4f0_0 .net "and_ab", 0 0, L_0x1ca6280; 1 drivers
v0x18ff590_0 .net "and_xor_ab_c", 0 0, L_0x1ca6430; 1 drivers
v0x18ff630_0 .alias "b", 0 0, v0x19008c0_0;
v0x18ff710_0 .alias "carryin", 0 0, v0x1900340_0;
v0x18ff790_0 .alias "carryout", 0 0, v0x19003e0_0;
v0x18ff850_0 .net "nand_ab", 0 0, L_0x1ca60f0; 1 drivers
v0x18ff8d0_0 .net "nand_xor_ab_c", 0 0, L_0x1ca6370; 1 drivers
v0x18ff970_0 .net "nco", 0 0, L_0x1ca6540; 1 drivers
v0x18ffa10_0 .alias "sum", 0 0, v0x19009a0_0;
v0x18ffaf0_0 .net "xor_ab", 0 0, L_0x1ca5a40; 1 drivers
S_0x18fef10 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18fe880;
 .timescale -9 -12;
L_0x1ca55d0/d .functor NAND 1, L_0x1caa8d0, L_0x1ca5460, C4<1>, C4<1>;
L_0x1ca55d0 .delay (20000,20000,20000) L_0x1ca55d0/d;
L_0x1ca56d0/d .functor NOR 1, L_0x1caa8d0, L_0x1ca5460, C4<0>, C4<0>;
L_0x1ca56d0 .delay (20000,20000,20000) L_0x1ca56d0/d;
L_0x1ca57b0/d .functor NOT 1, L_0x1ca56d0, C4<0>, C4<0>, C4<0>;
L_0x1ca57b0 .delay (10000,10000,10000) L_0x1ca57b0/d;
L_0x1ca58c0/d .functor NAND 1, L_0x1ca57b0, L_0x1ca55d0, C4<1>, C4<1>;
L_0x1ca58c0 .delay (20000,20000,20000) L_0x1ca58c0/d;
L_0x1ca5a40/d .functor NOT 1, L_0x1ca58c0, C4<0>, C4<0>, C4<0>;
L_0x1ca5a40 .delay (10000,10000,10000) L_0x1ca5a40/d;
v0x18ff000_0 .alias "a", 0 0, v0x19005e0_0;
v0x18ff080_0 .alias "b", 0 0, v0x19008c0_0;
v0x18ff100_0 .net "nand_ab", 0 0, L_0x1ca55d0; 1 drivers
v0x18ff180_0 .net "nor_ab", 0 0, L_0x1ca56d0; 1 drivers
v0x18ff200_0 .net "nxor_ab", 0 0, L_0x1ca58c0; 1 drivers
v0x18ff280_0 .net "or_ab", 0 0, L_0x1ca57b0; 1 drivers
v0x18ff360_0 .alias "result", 0 0, v0x18ffaf0_0;
S_0x18fe970 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18fe880;
 .timescale -9 -12;
L_0x1ca5b50/d .functor NAND 1, L_0x1ca5a40, L_0x1caaaa0, C4<1>, C4<1>;
L_0x1ca5b50 .delay (20000,20000,20000) L_0x1ca5b50/d;
L_0x1ca5cc0/d .functor NOR 1, L_0x1ca5a40, L_0x1caaaa0, C4<0>, C4<0>;
L_0x1ca5cc0 .delay (20000,20000,20000) L_0x1ca5cc0/d;
L_0x1ca5e10/d .functor NOT 1, L_0x1ca5cc0, C4<0>, C4<0>, C4<0>;
L_0x1ca5e10 .delay (10000,10000,10000) L_0x1ca5e10/d;
L_0x1ca5ed0/d .functor NAND 1, L_0x1ca5e10, L_0x1ca5b50, C4<1>, C4<1>;
L_0x1ca5ed0 .delay (20000,20000,20000) L_0x1ca5ed0/d;
L_0x1ca5fe0/d .functor NOT 1, L_0x1ca5ed0, C4<0>, C4<0>, C4<0>;
L_0x1ca5fe0 .delay (10000,10000,10000) L_0x1ca5fe0/d;
v0x18fea60_0 .alias "a", 0 0, v0x18ffaf0_0;
v0x18feb00_0 .alias "b", 0 0, v0x1900340_0;
v0x18feba0_0 .net "nand_ab", 0 0, L_0x1ca5b50; 1 drivers
v0x18fec40_0 .net "nor_ab", 0 0, L_0x1ca5cc0; 1 drivers
v0x18fecc0_0 .net "nxor_ab", 0 0, L_0x1ca5ed0; 1 drivers
v0x18fed60_0 .net "or_ab", 0 0, L_0x1ca5e10; 1 drivers
v0x18fee40_0 .alias "result", 0 0, v0x19009a0_0;
S_0x18fe330 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18fa5f0;
 .timescale -9 -12;
L_0x1ca6840/d .functor NAND 1, L_0x1caa8d0, L_0x1caa970, C4<1>, C4<1>;
L_0x1ca6840 .delay (20000,20000,20000) L_0x1ca6840/d;
L_0x1ca6920/d .functor NOR 1, L_0x1caa8d0, L_0x1caa970, C4<0>, C4<0>;
L_0x1ca6920 .delay (20000,20000,20000) L_0x1ca6920/d;
L_0x1ca6ab0/d .functor NOT 1, L_0x1ca6920, C4<0>, C4<0>, C4<0>;
L_0x1ca6ab0 .delay (10000,10000,10000) L_0x1ca6ab0/d;
L_0x1ca6ba0/d .functor NAND 1, L_0x1ca6ab0, L_0x1ca6840, C4<1>, C4<1>;
L_0x1ca6ba0 .delay (20000,20000,20000) L_0x1ca6ba0/d;
L_0x1ca6ce0/d .functor NOT 1, L_0x1ca6ba0, C4<0>, C4<0>, C4<0>;
L_0x1ca6ce0 .delay (10000,10000,10000) L_0x1ca6ce0/d;
v0x18fe420_0 .alias "a", 0 0, v0x19005e0_0;
v0x18fe4a0_0 .alias "b", 0 0, v0x1900660_0;
v0x18fe570_0 .net "nand_ab", 0 0, L_0x1ca6840; 1 drivers
v0x18fe5f0_0 .net "nor_ab", 0 0, L_0x1ca6920; 1 drivers
v0x18fe670_0 .net "nxor_ab", 0 0, L_0x1ca6ba0; 1 drivers
v0x18fe6f0_0 .net "or_ab", 0 0, L_0x1ca6ab0; 1 drivers
v0x18fe7b0_0 .alias "result", 0 0, v0x1900d40_0;
S_0x18fd740 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18fa5f0;
 .timescale -9 -12;
L_0x1ca6e30/d .functor NAND 1, L_0x1caa8d0, L_0x1caa970, C4<1>, C4<1>;
L_0x1ca6e30 .delay (20000,20000,20000) L_0x1ca6e30/d;
L_0x1ca6f80/d .functor NOT 1, L_0x1ca6e30, C4<0>, C4<0>, C4<0>;
L_0x1ca6f80 .delay (10000,10000,10000) L_0x1ca6f80/d;
v0x18fdfb0_0 .alias "a", 0 0, v0x19005e0_0;
v0x18fe050_0 .net "and_ab", 0 0, L_0x1ca6f80; 1 drivers
v0x18fe0d0_0 .alias "b", 0 0, v0x1900660_0;
v0x18fe150_0 .net "nand_ab", 0 0, L_0x1ca6e30; 1 drivers
v0x18fe230_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18fe2b0_0 .alias "result", 0 0, v0x1900ab0_0;
S_0x18fd830 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18fd740;
 .timescale -9 -12;
L_0x1ca70b0/d .functor NAND 1, L_0x1ca6f80, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1ca70b0 .delay (20000,20000,20000) L_0x1ca70b0/d;
L_0x1ca7190/d .functor NOT 1, L_0x1ca70b0, C4<0>, C4<0>, C4<0>;
L_0x1ca7190 .delay (10000,10000,10000) L_0x1ca7190/d;
L_0x1ca72a0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1ca72a0 .delay (10000,10000,10000) L_0x1ca72a0/d;
L_0x1ca7360/d .functor NAND 1, L_0x1ca6e30, L_0x1ca72a0, C4<1>, C4<1>;
L_0x1ca7360 .delay (20000,20000,20000) L_0x1ca7360/d;
L_0x1ca74b0/d .functor NOT 1, L_0x1ca7360, C4<0>, C4<0>, C4<0>;
L_0x1ca74b0 .delay (10000,10000,10000) L_0x1ca74b0/d;
L_0x1ca75a0/d .functor NOR 1, L_0x1ca74b0, L_0x1ca7190, C4<0>, C4<0>;
L_0x1ca75a0 .delay (20000,20000,20000) L_0x1ca75a0/d;
L_0x1ca7740/d .functor NOT 1, L_0x1ca75a0, C4<0>, C4<0>, C4<0>;
L_0x1ca7740 .delay (10000,10000,10000) L_0x1ca7740/d;
v0x18fd920_0 .net "and_in0ncom", 0 0, L_0x1ca74b0; 1 drivers
v0x18fd9a0_0 .net "and_in1com", 0 0, L_0x1ca7190; 1 drivers
v0x18fda20_0 .alias "in0", 0 0, v0x18fe150_0;
v0x18fdac0_0 .alias "in1", 0 0, v0x18fe050_0;
v0x18fdb40_0 .net "nand_in0ncom", 0 0, L_0x1ca7360; 1 drivers
v0x18fdbe0_0 .net "nand_in1com", 0 0, L_0x1ca70b0; 1 drivers
v0x18fdcc0_0 .net "ncom", 0 0, L_0x1ca72a0; 1 drivers
v0x18fdd60_0 .net "nor_wire", 0 0, L_0x1ca75a0; 1 drivers
v0x18fde00_0 .alias "result", 0 0, v0x1900ab0_0;
v0x18fded0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18fcca0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18fa5f0;
 .timescale -9 -12;
L_0x1ca7870/d .functor NOR 1, L_0x1caa8d0, L_0x1caa970, C4<0>, C4<0>;
L_0x1ca7870 .delay (20000,20000,20000) L_0x1ca7870/d;
L_0x1ca79c0/d .functor NOT 1, L_0x1ca7870, C4<0>, C4<0>, C4<0>;
L_0x1ca79c0 .delay (10000,10000,10000) L_0x1ca79c0/d;
v0x18fd420_0 .alias "a", 0 0, v0x19005e0_0;
v0x18fd4a0_0 .alias "b", 0 0, v0x1900660_0;
v0x18fd540_0 .net "nor_ab", 0 0, L_0x1ca7870; 1 drivers
v0x18fd5c0_0 .net "or_ab", 0 0, L_0x1ca79c0; 1 drivers
v0x18fd640_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18fd6c0_0 .alias "result", 0 0, v0x1900c30_0;
S_0x18fcd90 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18fcca0;
 .timescale -9 -12;
L_0x1ca7af0/d .functor NAND 1, L_0x1ca79c0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1ca7af0 .delay (20000,20000,20000) L_0x1ca7af0/d;
L_0x1ca7bd0/d .functor NOT 1, L_0x1ca7af0, C4<0>, C4<0>, C4<0>;
L_0x1ca7bd0 .delay (10000,10000,10000) L_0x1ca7bd0/d;
L_0x1ca7ce0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1ca7ce0 .delay (10000,10000,10000) L_0x1ca7ce0/d;
L_0x1ca7da0/d .functor NAND 1, L_0x1ca7870, L_0x1ca7ce0, C4<1>, C4<1>;
L_0x1ca7da0 .delay (20000,20000,20000) L_0x1ca7da0/d;
L_0x1ca7ef0/d .functor NOT 1, L_0x1ca7da0, C4<0>, C4<0>, C4<0>;
L_0x1ca7ef0 .delay (10000,10000,10000) L_0x1ca7ef0/d;
L_0x1ca7fe0/d .functor NOR 1, L_0x1ca7ef0, L_0x1ca7bd0, C4<0>, C4<0>;
L_0x1ca7fe0 .delay (20000,20000,20000) L_0x1ca7fe0/d;
L_0x1ca8180/d .functor NOT 1, L_0x1ca7fe0, C4<0>, C4<0>, C4<0>;
L_0x1ca8180 .delay (10000,10000,10000) L_0x1ca8180/d;
v0x18fce80_0 .net "and_in0ncom", 0 0, L_0x1ca7ef0; 1 drivers
v0x18fcf00_0 .net "and_in1com", 0 0, L_0x1ca7bd0; 1 drivers
v0x18fcf80_0 .alias "in0", 0 0, v0x18fd540_0;
v0x18fd000_0 .alias "in1", 0 0, v0x18fd5c0_0;
v0x18fd080_0 .net "nand_in0ncom", 0 0, L_0x1ca7da0; 1 drivers
v0x18fd100_0 .net "nand_in1com", 0 0, L_0x1ca7af0; 1 drivers
v0x18fd180_0 .net "ncom", 0 0, L_0x1ca7ce0; 1 drivers
v0x18fd200_0 .net "nor_wire", 0 0, L_0x1ca7fe0; 1 drivers
v0x18fd2d0_0 .alias "result", 0 0, v0x1900c30_0;
v0x18fd3a0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18fa6e0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18fa5f0;
 .timescale -9 -12;
v0x18fc4f0_0 .alias "in0", 0 0, v0x19009a0_0;
v0x18fc5a0_0 .alias "in1", 0 0, v0x1900d40_0;
v0x18fc650_0 .alias "in2", 0 0, v0x1900ab0_0;
v0x18fc700_0 .alias "in3", 0 0, v0x1900c30_0;
v0x18fc7e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18fc890_0 .alias "result", 0 0, v0x19007f0_0;
v0x18fc910_0 .net "sel0", 0 0, L_0x1caa2a0; 1 drivers
v0x18fc990_0 .net "sel1", 0 0, L_0x1caa360; 1 drivers
v0x18fca10_0 .net "sel2", 0 0, L_0x1caa490; 1 drivers
v0x18fcac0_0 .net "w0", 0 0, L_0x1ca8940; 1 drivers
v0x18fcba0_0 .net "w1", 0 0, L_0x1ca90c0; 1 drivers
v0x18fcc20_0 .net "w2", 0 0, L_0x1ca9910; 1 drivers
S_0x18fbda0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18fa6e0;
 .timescale -9 -12;
L_0x1ca82b0/d .functor NAND 1, L_0x1ca6ce0, L_0x1caa2a0, C4<1>, C4<1>;
L_0x1ca82b0 .delay (20000,20000,20000) L_0x1ca82b0/d;
L_0x1ca8390/d .functor NOT 1, L_0x1ca82b0, C4<0>, C4<0>, C4<0>;
L_0x1ca8390 .delay (10000,10000,10000) L_0x1ca8390/d;
L_0x1ca84a0/d .functor NOT 1, L_0x1caa2a0, C4<0>, C4<0>, C4<0>;
L_0x1ca84a0 .delay (10000,10000,10000) L_0x1ca84a0/d;
L_0x1ca85f0/d .functor NAND 1, L_0x1ca5fe0, L_0x1ca84a0, C4<1>, C4<1>;
L_0x1ca85f0 .delay (20000,20000,20000) L_0x1ca85f0/d;
L_0x1ca86b0/d .functor NOT 1, L_0x1ca85f0, C4<0>, C4<0>, C4<0>;
L_0x1ca86b0 .delay (10000,10000,10000) L_0x1ca86b0/d;
L_0x1ca87a0/d .functor NOR 1, L_0x1ca86b0, L_0x1ca8390, C4<0>, C4<0>;
L_0x1ca87a0 .delay (20000,20000,20000) L_0x1ca87a0/d;
L_0x1ca8940/d .functor NOT 1, L_0x1ca87a0, C4<0>, C4<0>, C4<0>;
L_0x1ca8940 .delay (10000,10000,10000) L_0x1ca8940/d;
v0x18fbe90_0 .net "and_in0ncom", 0 0, L_0x1ca86b0; 1 drivers
v0x18fbf50_0 .net "and_in1com", 0 0, L_0x1ca8390; 1 drivers
v0x18fbff0_0 .alias "in0", 0 0, v0x19009a0_0;
v0x18fc090_0 .alias "in1", 0 0, v0x1900d40_0;
v0x18fc110_0 .net "nand_in0ncom", 0 0, L_0x1ca85f0; 1 drivers
v0x18fc1b0_0 .net "nand_in1com", 0 0, L_0x1ca82b0; 1 drivers
v0x18fc250_0 .net "ncom", 0 0, L_0x1ca84a0; 1 drivers
v0x18fc2f0_0 .net "nor_wire", 0 0, L_0x1ca87a0; 1 drivers
v0x18fc390_0 .alias "result", 0 0, v0x18fcac0_0;
v0x18fc410_0 .alias "sel0", 0 0, v0x18fc910_0;
S_0x18fb650 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18fa6e0;
 .timescale -9 -12;
L_0x1ca8a70/d .functor NAND 1, L_0x1ca8180, L_0x1caa2a0, C4<1>, C4<1>;
L_0x1ca8a70 .delay (20000,20000,20000) L_0x1ca8a70/d;
L_0x1ca8b50/d .functor NOT 1, L_0x1ca8a70, C4<0>, C4<0>, C4<0>;
L_0x1ca8b50 .delay (10000,10000,10000) L_0x1ca8b50/d;
L_0x1ca8c60/d .functor NOT 1, L_0x1caa2a0, C4<0>, C4<0>, C4<0>;
L_0x1ca8c60 .delay (10000,10000,10000) L_0x1ca8c60/d;
L_0x1ca8d20/d .functor NAND 1, L_0x1ca7740, L_0x1ca8c60, C4<1>, C4<1>;
L_0x1ca8d20 .delay (20000,20000,20000) L_0x1ca8d20/d;
L_0x1ca8e30/d .functor NOT 1, L_0x1ca8d20, C4<0>, C4<0>, C4<0>;
L_0x1ca8e30 .delay (10000,10000,10000) L_0x1ca8e30/d;
L_0x1ca8f20/d .functor NOR 1, L_0x1ca8e30, L_0x1ca8b50, C4<0>, C4<0>;
L_0x1ca8f20 .delay (20000,20000,20000) L_0x1ca8f20/d;
L_0x1ca90c0/d .functor NOT 1, L_0x1ca8f20, C4<0>, C4<0>, C4<0>;
L_0x1ca90c0 .delay (10000,10000,10000) L_0x1ca90c0/d;
v0x18fb740_0 .net "and_in0ncom", 0 0, L_0x1ca8e30; 1 drivers
v0x18fb800_0 .net "and_in1com", 0 0, L_0x1ca8b50; 1 drivers
v0x18fb8a0_0 .alias "in0", 0 0, v0x1900ab0_0;
v0x18fb940_0 .alias "in1", 0 0, v0x1900c30_0;
v0x18fb9c0_0 .net "nand_in0ncom", 0 0, L_0x1ca8d20; 1 drivers
v0x18fba60_0 .net "nand_in1com", 0 0, L_0x1ca8a70; 1 drivers
v0x18fbb00_0 .net "ncom", 0 0, L_0x1ca8c60; 1 drivers
v0x18fbba0_0 .net "nor_wire", 0 0, L_0x1ca8f20; 1 drivers
v0x18fbc40_0 .alias "result", 0 0, v0x18fcba0_0;
v0x18fbcc0_0 .alias "sel0", 0 0, v0x18fc910_0;
S_0x18faf00 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18fa6e0;
 .timescale -9 -12;
L_0x1ca91f0/d .functor NAND 1, L_0x1ca90c0, L_0x1caa360, C4<1>, C4<1>;
L_0x1ca91f0 .delay (20000,20000,20000) L_0x1ca91f0/d;
L_0x1ca9360/d .functor NOT 1, L_0x1ca91f0, C4<0>, C4<0>, C4<0>;
L_0x1ca9360 .delay (10000,10000,10000) L_0x1ca9360/d;
L_0x1ca9470/d .functor NOT 1, L_0x1caa360, C4<0>, C4<0>, C4<0>;
L_0x1ca9470 .delay (10000,10000,10000) L_0x1ca9470/d;
L_0x1ca9530/d .functor NAND 1, L_0x1ca8940, L_0x1ca9470, C4<1>, C4<1>;
L_0x1ca9530 .delay (20000,20000,20000) L_0x1ca9530/d;
L_0x1ca9680/d .functor NOT 1, L_0x1ca9530, C4<0>, C4<0>, C4<0>;
L_0x1ca9680 .delay (10000,10000,10000) L_0x1ca9680/d;
L_0x1ca9770/d .functor NOR 1, L_0x1ca9680, L_0x1ca9360, C4<0>, C4<0>;
L_0x1ca9770 .delay (20000,20000,20000) L_0x1ca9770/d;
L_0x1ca9910/d .functor NOT 1, L_0x1ca9770, C4<0>, C4<0>, C4<0>;
L_0x1ca9910 .delay (10000,10000,10000) L_0x1ca9910/d;
v0x18faff0_0 .net "and_in0ncom", 0 0, L_0x1ca9680; 1 drivers
v0x18fb0b0_0 .net "and_in1com", 0 0, L_0x1ca9360; 1 drivers
v0x18fb150_0 .alias "in0", 0 0, v0x18fcac0_0;
v0x18fb1f0_0 .alias "in1", 0 0, v0x18fcba0_0;
v0x18fb270_0 .net "nand_in0ncom", 0 0, L_0x1ca9530; 1 drivers
v0x18fb310_0 .net "nand_in1com", 0 0, L_0x1ca91f0; 1 drivers
v0x18fb3b0_0 .net "ncom", 0 0, L_0x1ca9470; 1 drivers
v0x18fb450_0 .net "nor_wire", 0 0, L_0x1ca9770; 1 drivers
v0x18fb4f0_0 .alias "result", 0 0, v0x18fcc20_0;
v0x18fb570_0 .alias "sel0", 0 0, v0x18fc990_0;
S_0x18fa7d0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18fa6e0;
 .timescale -9 -12;
L_0x1ca9a40/d .functor NAND 1, C4<0>, L_0x1caa490, C4<1>, C4<1>;
L_0x1ca9a40 .delay (20000,20000,20000) L_0x1ca9a40/d;
L_0x1ca9bc0/d .functor NOT 1, L_0x1ca9a40, C4<0>, C4<0>, C4<0>;
L_0x1ca9bc0 .delay (10000,10000,10000) L_0x1ca9bc0/d;
L_0x1ca9cd0/d .functor NOT 1, L_0x1caa490, C4<0>, C4<0>, C4<0>;
L_0x1ca9cd0 .delay (10000,10000,10000) L_0x1ca9cd0/d;
L_0x1ca9d90/d .functor NAND 1, L_0x1ca9910, L_0x1ca9cd0, C4<1>, C4<1>;
L_0x1ca9d90 .delay (20000,20000,20000) L_0x1ca9d90/d;
L_0x1ca9ee0/d .functor NOT 1, L_0x1ca9d90, C4<0>, C4<0>, C4<0>;
L_0x1ca9ee0 .delay (10000,10000,10000) L_0x1ca9ee0/d;
L_0x1ca9fd0/d .functor NOR 1, L_0x1ca9ee0, L_0x1ca9bc0, C4<0>, C4<0>;
L_0x1ca9fd0 .delay (20000,20000,20000) L_0x1ca9fd0/d;
L_0x1caa170/d .functor NOT 1, L_0x1ca9fd0, C4<0>, C4<0>, C4<0>;
L_0x1caa170 .delay (10000,10000,10000) L_0x1caa170/d;
v0x18fa8c0_0 .net "and_in0ncom", 0 0, L_0x1ca9ee0; 1 drivers
v0x18fa940_0 .net "and_in1com", 0 0, L_0x1ca9bc0; 1 drivers
v0x18fa9e0_0 .alias "in0", 0 0, v0x18fcc20_0;
v0x18faa80_0 .alias "in1", 0 0, v0x18fc7e0_0;
v0x18fab00_0 .net "nand_in0ncom", 0 0, L_0x1ca9d90; 1 drivers
v0x18faba0_0 .net "nand_in1com", 0 0, L_0x1ca9a40; 1 drivers
v0x18fac80_0 .net "ncom", 0 0, L_0x1ca9cd0; 1 drivers
v0x18fad20_0 .net "nor_wire", 0 0, L_0x1ca9fd0; 1 drivers
v0x18fadc0_0 .alias "result", 0 0, v0x19007f0_0;
v0x18fae60_0 .alias "sel0", 0 0, v0x18fca10_0;
S_0x18f3b40 .scope generate, "ALU32[3]" "ALU32[3]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18f2538 .param/l "i" 2 105, +C4<011>;
S_0x18f3c70 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18f3b40;
 .timescale -9 -12;
L_0x1caac30/d .functor NOT 1, L_0x1cb0650, C4<0>, C4<0>, C4<0>;
L_0x1caac30 .delay (10000,10000,10000) L_0x1caac30/d;
v0x18f99c0_0 .net "carryin", 0 0, L_0x1cb06f0; 1 drivers
v0x18f9a60_0 .net "carryout", 0 0, L_0x1cac350; 1 drivers
v0x18f9ae0_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18f9b60_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18f9be0_0 .net "notB", 0 0, L_0x1caac30; 1 drivers
v0x18f9c60_0 .net "operandA", 0 0, L_0x1cb04a0; 1 drivers
v0x18f9ce0_0 .net "operandB", 0 0, L_0x1cb0650; 1 drivers
v0x18f9df0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18f9e70_0 .net "result", 0 0, L_0x1cafe40; 1 drivers
v0x18f9f40_0 .net "trueB", 0 0, L_0x1cab190; 1 drivers
v0x18fa020_0 .net "wAddSub", 0 0, L_0x1cabcb0; 1 drivers
v0x18fa130_0 .net "wNandAnd", 0 0, L_0x1cad410; 1 drivers
v0x18fa2b0_0 .net "wNorOr", 0 0, L_0x1cade50; 1 drivers
v0x18fa3c0_0 .net "wXor", 0 0, L_0x1cac9b0; 1 drivers
L_0x1caff70 .part v0x19172a0_0, 0, 1;
L_0x1cb0030 .part v0x19172a0_0, 1, 1;
L_0x1cb0160 .part v0x19172a0_0, 2, 1;
S_0x18f91f0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18f3c70;
 .timescale -9 -12;
L_0x1caacd0/d .functor NAND 1, L_0x1caac30, v0x1917220_0, C4<1>, C4<1>;
L_0x1caacd0 .delay (20000,20000,20000) L_0x1caacd0/d;
L_0x1caadb0/d .functor NOT 1, L_0x1caacd0, C4<0>, C4<0>, C4<0>;
L_0x1caadb0 .delay (10000,10000,10000) L_0x1caadb0/d;
L_0x1caae70/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1caae70 .delay (10000,10000,10000) L_0x1caae70/d;
L_0x1caaf30/d .functor NAND 1, L_0x1cb0650, L_0x1caae70, C4<1>, C4<1>;
L_0x1caaf30 .delay (20000,20000,20000) L_0x1caaf30/d;
L_0x1caaff0/d .functor NOT 1, L_0x1caaf30, C4<0>, C4<0>, C4<0>;
L_0x1caaff0 .delay (10000,10000,10000) L_0x1caaff0/d;
L_0x1cab090/d .functor NOR 1, L_0x1caaff0, L_0x1caadb0, C4<0>, C4<0>;
L_0x1cab090 .delay (20000,20000,20000) L_0x1cab090/d;
L_0x1cab190/d .functor NOT 1, L_0x1cab090, C4<0>, C4<0>, C4<0>;
L_0x1cab190 .delay (10000,10000,10000) L_0x1cab190/d;
v0x18f92e0_0 .net "and_in0ncom", 0 0, L_0x1caaff0; 1 drivers
v0x18f93a0_0 .net "and_in1com", 0 0, L_0x1caadb0; 1 drivers
v0x18f9440_0 .alias "in0", 0 0, v0x18f9ce0_0;
v0x18f94c0_0 .alias "in1", 0 0, v0x18f9be0_0;
v0x18f9540_0 .net "nand_in0ncom", 0 0, L_0x1caaf30; 1 drivers
v0x18f95e0_0 .net "nand_in1com", 0 0, L_0x1caacd0; 1 drivers
v0x18f9680_0 .net "ncom", 0 0, L_0x1caae70; 1 drivers
v0x18f9720_0 .net "nor_wire", 0 0, L_0x1cab090; 1 drivers
v0x18f9810_0 .alias "result", 0 0, v0x18f9f40_0;
v0x18f98e0_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18f7f00 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18f3c70;
 .timescale -9 -12;
L_0x1cabdc0/d .functor NAND 1, L_0x1cb04a0, L_0x1cab190, C4<1>, C4<1>;
L_0x1cabdc0 .delay (20000,20000,20000) L_0x1cabdc0/d;
L_0x1cabf50/d .functor NOT 1, L_0x1cabdc0, C4<0>, C4<0>, C4<0>;
L_0x1cabf50 .delay (10000,10000,10000) L_0x1cabf50/d;
L_0x1cac040/d .functor NAND 1, L_0x1cb06f0, L_0x1cab710, C4<1>, C4<1>;
L_0x1cac040 .delay (20000,20000,20000) L_0x1cac040/d;
L_0x1cac100/d .functor NOT 1, L_0x1cac040, C4<0>, C4<0>, C4<0>;
L_0x1cac100 .delay (10000,10000,10000) L_0x1cac100/d;
L_0x1cac210/d .functor NOR 1, L_0x1cac100, L_0x1cabf50, C4<0>, C4<0>;
L_0x1cac210 .delay (20000,20000,20000) L_0x1cac210/d;
L_0x1cac350/d .functor NOT 1, L_0x1cac210, C4<0>, C4<0>, C4<0>;
L_0x1cac350 .delay (10000,10000,10000) L_0x1cac350/d;
v0x18f8ae0_0 .alias "a", 0 0, v0x18f9c60_0;
v0x18f8bf0_0 .net "and_ab", 0 0, L_0x1cabf50; 1 drivers
v0x18f8c90_0 .net "and_xor_ab_c", 0 0, L_0x1cac100; 1 drivers
v0x18f8d30_0 .alias "b", 0 0, v0x18f9f40_0;
v0x18f8db0_0 .alias "carryin", 0 0, v0x18f99c0_0;
v0x18f8e30_0 .alias "carryout", 0 0, v0x18f9a60_0;
v0x18f8ef0_0 .net "nand_ab", 0 0, L_0x1cabdc0; 1 drivers
v0x18f8f70_0 .net "nand_xor_ab_c", 0 0, L_0x1cac040; 1 drivers
v0x18f8ff0_0 .net "nco", 0 0, L_0x1cac210; 1 drivers
v0x18f9090_0 .alias "sum", 0 0, v0x18fa020_0;
v0x18f9170_0 .net "xor_ab", 0 0, L_0x1cab710; 1 drivers
S_0x18f8590 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18f7f00;
 .timescale -9 -12;
L_0x1cab300/d .functor NAND 1, L_0x1cb04a0, L_0x1cab190, C4<1>, C4<1>;
L_0x1cab300 .delay (20000,20000,20000) L_0x1cab300/d;
L_0x1cab3e0/d .functor NOR 1, L_0x1cb04a0, L_0x1cab190, C4<0>, C4<0>;
L_0x1cab3e0 .delay (20000,20000,20000) L_0x1cab3e0/d;
L_0x1cab4a0/d .functor NOT 1, L_0x1cab3e0, C4<0>, C4<0>, C4<0>;
L_0x1cab4a0 .delay (10000,10000,10000) L_0x1cab4a0/d;
L_0x1cab5b0/d .functor NAND 1, L_0x1cab4a0, L_0x1cab300, C4<1>, C4<1>;
L_0x1cab5b0 .delay (20000,20000,20000) L_0x1cab5b0/d;
L_0x1cab710/d .functor NOT 1, L_0x1cab5b0, C4<0>, C4<0>, C4<0>;
L_0x1cab710 .delay (10000,10000,10000) L_0x1cab710/d;
v0x18f8680_0 .alias "a", 0 0, v0x18f9c60_0;
v0x18f8720_0 .alias "b", 0 0, v0x18f9f40_0;
v0x18f87c0_0 .net "nand_ab", 0 0, L_0x1cab300; 1 drivers
v0x18f8860_0 .net "nor_ab", 0 0, L_0x1cab3e0; 1 drivers
v0x18f88e0_0 .net "nxor_ab", 0 0, L_0x1cab5b0; 1 drivers
v0x18f8980_0 .net "or_ab", 0 0, L_0x1cab4a0; 1 drivers
v0x18f8a60_0 .alias "result", 0 0, v0x18f9170_0;
S_0x18f7ff0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18f7f00;
 .timescale -9 -12;
L_0x1cab820/d .functor NAND 1, L_0x1cab710, L_0x1cb06f0, C4<1>, C4<1>;
L_0x1cab820 .delay (20000,20000,20000) L_0x1cab820/d;
L_0x1cab990/d .functor NOR 1, L_0x1cab710, L_0x1cb06f0, C4<0>, C4<0>;
L_0x1cab990 .delay (20000,20000,20000) L_0x1cab990/d;
L_0x1cabae0/d .functor NOT 1, L_0x1cab990, C4<0>, C4<0>, C4<0>;
L_0x1cabae0 .delay (10000,10000,10000) L_0x1cabae0/d;
L_0x1cabba0/d .functor NAND 1, L_0x1cabae0, L_0x1cab820, C4<1>, C4<1>;
L_0x1cabba0 .delay (20000,20000,20000) L_0x1cabba0/d;
L_0x1cabcb0/d .functor NOT 1, L_0x1cabba0, C4<0>, C4<0>, C4<0>;
L_0x1cabcb0 .delay (10000,10000,10000) L_0x1cabcb0/d;
v0x18f80e0_0 .alias "a", 0 0, v0x18f9170_0;
v0x18f8180_0 .alias "b", 0 0, v0x18f99c0_0;
v0x18f8220_0 .net "nand_ab", 0 0, L_0x1cab820; 1 drivers
v0x18f82c0_0 .net "nor_ab", 0 0, L_0x1cab990; 1 drivers
v0x18f8340_0 .net "nxor_ab", 0 0, L_0x1cabba0; 1 drivers
v0x18f83e0_0 .net "or_ab", 0 0, L_0x1cabae0; 1 drivers
v0x18f84c0_0 .alias "result", 0 0, v0x18fa020_0;
S_0x18f79b0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18f3c70;
 .timescale -9 -12;
L_0x1cac510/d .functor NAND 1, L_0x1cb04a0, L_0x1cb0650, C4<1>, C4<1>;
L_0x1cac510 .delay (20000,20000,20000) L_0x1cac510/d;
L_0x1cac5f0/d .functor NOR 1, L_0x1cb04a0, L_0x1cb0650, C4<0>, C4<0>;
L_0x1cac5f0 .delay (20000,20000,20000) L_0x1cac5f0/d;
L_0x1cac780/d .functor NOT 1, L_0x1cac5f0, C4<0>, C4<0>, C4<0>;
L_0x1cac780 .delay (10000,10000,10000) L_0x1cac780/d;
L_0x1cac870/d .functor NAND 1, L_0x1cac780, L_0x1cac510, C4<1>, C4<1>;
L_0x1cac870 .delay (20000,20000,20000) L_0x1cac870/d;
L_0x1cac9b0/d .functor NOT 1, L_0x1cac870, C4<0>, C4<0>, C4<0>;
L_0x1cac9b0 .delay (10000,10000,10000) L_0x1cac9b0/d;
v0x18f7aa0_0 .alias "a", 0 0, v0x18f9c60_0;
v0x18f7b20_0 .alias "b", 0 0, v0x18f9ce0_0;
v0x18f7bf0_0 .net "nand_ab", 0 0, L_0x1cac510; 1 drivers
v0x18f7c70_0 .net "nor_ab", 0 0, L_0x1cac5f0; 1 drivers
v0x18f7cf0_0 .net "nxor_ab", 0 0, L_0x1cac870; 1 drivers
v0x18f7d70_0 .net "or_ab", 0 0, L_0x1cac780; 1 drivers
v0x18f7e30_0 .alias "result", 0 0, v0x18fa3c0_0;
S_0x18f6dc0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18f3c70;
 .timescale -9 -12;
L_0x1cacb00/d .functor NAND 1, L_0x1cb04a0, L_0x1cb0650, C4<1>, C4<1>;
L_0x1cacb00 .delay (20000,20000,20000) L_0x1cacb00/d;
L_0x1cacc50/d .functor NOT 1, L_0x1cacb00, C4<0>, C4<0>, C4<0>;
L_0x1cacc50 .delay (10000,10000,10000) L_0x1cacc50/d;
v0x18f7630_0 .alias "a", 0 0, v0x18f9c60_0;
v0x18f76d0_0 .net "and_ab", 0 0, L_0x1cacc50; 1 drivers
v0x18f7750_0 .alias "b", 0 0, v0x18f9ce0_0;
v0x18f77d0_0 .net "nand_ab", 0 0, L_0x1cacb00; 1 drivers
v0x18f78b0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18f7930_0 .alias "result", 0 0, v0x18fa130_0;
S_0x18f6eb0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18f6dc0;
 .timescale -9 -12;
L_0x1cacd80/d .functor NAND 1, L_0x1cacc50, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cacd80 .delay (20000,20000,20000) L_0x1cacd80/d;
L_0x1cace60/d .functor NOT 1, L_0x1cacd80, C4<0>, C4<0>, C4<0>;
L_0x1cace60 .delay (10000,10000,10000) L_0x1cace60/d;
L_0x1cacf70/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cacf70 .delay (10000,10000,10000) L_0x1cacf70/d;
L_0x1cad030/d .functor NAND 1, L_0x1cacb00, L_0x1cacf70, C4<1>, C4<1>;
L_0x1cad030 .delay (20000,20000,20000) L_0x1cad030/d;
L_0x1cad180/d .functor NOT 1, L_0x1cad030, C4<0>, C4<0>, C4<0>;
L_0x1cad180 .delay (10000,10000,10000) L_0x1cad180/d;
L_0x1cad270/d .functor NOR 1, L_0x1cad180, L_0x1cace60, C4<0>, C4<0>;
L_0x1cad270 .delay (20000,20000,20000) L_0x1cad270/d;
L_0x1cad410/d .functor NOT 1, L_0x1cad270, C4<0>, C4<0>, C4<0>;
L_0x1cad410 .delay (10000,10000,10000) L_0x1cad410/d;
v0x18f6fa0_0 .net "and_in0ncom", 0 0, L_0x1cad180; 1 drivers
v0x18f7020_0 .net "and_in1com", 0 0, L_0x1cace60; 1 drivers
v0x18f70a0_0 .alias "in0", 0 0, v0x18f77d0_0;
v0x18f7140_0 .alias "in1", 0 0, v0x18f76d0_0;
v0x18f71c0_0 .net "nand_in0ncom", 0 0, L_0x1cad030; 1 drivers
v0x18f7260_0 .net "nand_in1com", 0 0, L_0x1cacd80; 1 drivers
v0x18f7340_0 .net "ncom", 0 0, L_0x1cacf70; 1 drivers
v0x18f73e0_0 .net "nor_wire", 0 0, L_0x1cad270; 1 drivers
v0x18f7480_0 .alias "result", 0 0, v0x18fa130_0;
v0x18f7550_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18f6320 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18f3c70;
 .timescale -9 -12;
L_0x1cad540/d .functor NOR 1, L_0x1cb04a0, L_0x1cb0650, C4<0>, C4<0>;
L_0x1cad540 .delay (20000,20000,20000) L_0x1cad540/d;
L_0x1cad690/d .functor NOT 1, L_0x1cad540, C4<0>, C4<0>, C4<0>;
L_0x1cad690 .delay (10000,10000,10000) L_0x1cad690/d;
v0x18f6aa0_0 .alias "a", 0 0, v0x18f9c60_0;
v0x18f6b20_0 .alias "b", 0 0, v0x18f9ce0_0;
v0x18f6bc0_0 .net "nor_ab", 0 0, L_0x1cad540; 1 drivers
v0x18f6c40_0 .net "or_ab", 0 0, L_0x1cad690; 1 drivers
v0x18f6cc0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18f6d40_0 .alias "result", 0 0, v0x18fa2b0_0;
S_0x18f6410 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18f6320;
 .timescale -9 -12;
L_0x1cad7c0/d .functor NAND 1, L_0x1cad690, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cad7c0 .delay (20000,20000,20000) L_0x1cad7c0/d;
L_0x1cad8a0/d .functor NOT 1, L_0x1cad7c0, C4<0>, C4<0>, C4<0>;
L_0x1cad8a0 .delay (10000,10000,10000) L_0x1cad8a0/d;
L_0x1cad9b0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cad9b0 .delay (10000,10000,10000) L_0x1cad9b0/d;
L_0x1cada70/d .functor NAND 1, L_0x1cad540, L_0x1cad9b0, C4<1>, C4<1>;
L_0x1cada70 .delay (20000,20000,20000) L_0x1cada70/d;
L_0x1cadbc0/d .functor NOT 1, L_0x1cada70, C4<0>, C4<0>, C4<0>;
L_0x1cadbc0 .delay (10000,10000,10000) L_0x1cadbc0/d;
L_0x1cadcb0/d .functor NOR 1, L_0x1cadbc0, L_0x1cad8a0, C4<0>, C4<0>;
L_0x1cadcb0 .delay (20000,20000,20000) L_0x1cadcb0/d;
L_0x1cade50/d .functor NOT 1, L_0x1cadcb0, C4<0>, C4<0>, C4<0>;
L_0x1cade50 .delay (10000,10000,10000) L_0x1cade50/d;
v0x18f6500_0 .net "and_in0ncom", 0 0, L_0x1cadbc0; 1 drivers
v0x18f6580_0 .net "and_in1com", 0 0, L_0x1cad8a0; 1 drivers
v0x18f6600_0 .alias "in0", 0 0, v0x18f6bc0_0;
v0x18f6680_0 .alias "in1", 0 0, v0x18f6c40_0;
v0x18f6700_0 .net "nand_in0ncom", 0 0, L_0x1cada70; 1 drivers
v0x18f6780_0 .net "nand_in1com", 0 0, L_0x1cad7c0; 1 drivers
v0x18f6800_0 .net "ncom", 0 0, L_0x1cad9b0; 1 drivers
v0x18f6880_0 .net "nor_wire", 0 0, L_0x1cadcb0; 1 drivers
v0x18f6950_0 .alias "result", 0 0, v0x18fa2b0_0;
v0x18f6a20_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18f3d60 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18f3c70;
 .timescale -9 -12;
v0x18f5b70_0 .alias "in0", 0 0, v0x18fa020_0;
v0x18f5c20_0 .alias "in1", 0 0, v0x18fa3c0_0;
v0x18f5cd0_0 .alias "in2", 0 0, v0x18fa130_0;
v0x18f5d80_0 .alias "in3", 0 0, v0x18fa2b0_0;
v0x18f5e60_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18f5f10_0 .alias "result", 0 0, v0x18f9e70_0;
v0x18f5f90_0 .net "sel0", 0 0, L_0x1caff70; 1 drivers
v0x18f6010_0 .net "sel1", 0 0, L_0x1cb0030; 1 drivers
v0x18f6090_0 .net "sel2", 0 0, L_0x1cb0160; 1 drivers
v0x18f6140_0 .net "w0", 0 0, L_0x1cae610; 1 drivers
v0x18f6220_0 .net "w1", 0 0, L_0x1caed90; 1 drivers
v0x18f62a0_0 .net "w2", 0 0, L_0x1caf5e0; 1 drivers
S_0x18f5420 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18f3d60;
 .timescale -9 -12;
L_0x1cadf80/d .functor NAND 1, L_0x1cac9b0, L_0x1caff70, C4<1>, C4<1>;
L_0x1cadf80 .delay (20000,20000,20000) L_0x1cadf80/d;
L_0x1cae060/d .functor NOT 1, L_0x1cadf80, C4<0>, C4<0>, C4<0>;
L_0x1cae060 .delay (10000,10000,10000) L_0x1cae060/d;
L_0x1cae170/d .functor NOT 1, L_0x1caff70, C4<0>, C4<0>, C4<0>;
L_0x1cae170 .delay (10000,10000,10000) L_0x1cae170/d;
L_0x1cae2c0/d .functor NAND 1, L_0x1cabcb0, L_0x1cae170, C4<1>, C4<1>;
L_0x1cae2c0 .delay (20000,20000,20000) L_0x1cae2c0/d;
L_0x1cae380/d .functor NOT 1, L_0x1cae2c0, C4<0>, C4<0>, C4<0>;
L_0x1cae380 .delay (10000,10000,10000) L_0x1cae380/d;
L_0x1cae470/d .functor NOR 1, L_0x1cae380, L_0x1cae060, C4<0>, C4<0>;
L_0x1cae470 .delay (20000,20000,20000) L_0x1cae470/d;
L_0x1cae610/d .functor NOT 1, L_0x1cae470, C4<0>, C4<0>, C4<0>;
L_0x1cae610 .delay (10000,10000,10000) L_0x1cae610/d;
v0x18f5510_0 .net "and_in0ncom", 0 0, L_0x1cae380; 1 drivers
v0x18f55d0_0 .net "and_in1com", 0 0, L_0x1cae060; 1 drivers
v0x18f5670_0 .alias "in0", 0 0, v0x18fa020_0;
v0x18f5710_0 .alias "in1", 0 0, v0x18fa3c0_0;
v0x18f5790_0 .net "nand_in0ncom", 0 0, L_0x1cae2c0; 1 drivers
v0x18f5830_0 .net "nand_in1com", 0 0, L_0x1cadf80; 1 drivers
v0x18f58d0_0 .net "ncom", 0 0, L_0x1cae170; 1 drivers
v0x18f5970_0 .net "nor_wire", 0 0, L_0x1cae470; 1 drivers
v0x18f5a10_0 .alias "result", 0 0, v0x18f6140_0;
v0x18f5a90_0 .alias "sel0", 0 0, v0x18f5f90_0;
S_0x18f4cd0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18f3d60;
 .timescale -9 -12;
L_0x1cae740/d .functor NAND 1, L_0x1cade50, L_0x1caff70, C4<1>, C4<1>;
L_0x1cae740 .delay (20000,20000,20000) L_0x1cae740/d;
L_0x1cae820/d .functor NOT 1, L_0x1cae740, C4<0>, C4<0>, C4<0>;
L_0x1cae820 .delay (10000,10000,10000) L_0x1cae820/d;
L_0x1cae930/d .functor NOT 1, L_0x1caff70, C4<0>, C4<0>, C4<0>;
L_0x1cae930 .delay (10000,10000,10000) L_0x1cae930/d;
L_0x1cae9f0/d .functor NAND 1, L_0x1cad410, L_0x1cae930, C4<1>, C4<1>;
L_0x1cae9f0 .delay (20000,20000,20000) L_0x1cae9f0/d;
L_0x1caeb00/d .functor NOT 1, L_0x1cae9f0, C4<0>, C4<0>, C4<0>;
L_0x1caeb00 .delay (10000,10000,10000) L_0x1caeb00/d;
L_0x1caebf0/d .functor NOR 1, L_0x1caeb00, L_0x1cae820, C4<0>, C4<0>;
L_0x1caebf0 .delay (20000,20000,20000) L_0x1caebf0/d;
L_0x1caed90/d .functor NOT 1, L_0x1caebf0, C4<0>, C4<0>, C4<0>;
L_0x1caed90 .delay (10000,10000,10000) L_0x1caed90/d;
v0x18f4dc0_0 .net "and_in0ncom", 0 0, L_0x1caeb00; 1 drivers
v0x18f4e80_0 .net "and_in1com", 0 0, L_0x1cae820; 1 drivers
v0x18f4f20_0 .alias "in0", 0 0, v0x18fa130_0;
v0x18f4fc0_0 .alias "in1", 0 0, v0x18fa2b0_0;
v0x18f5040_0 .net "nand_in0ncom", 0 0, L_0x1cae9f0; 1 drivers
v0x18f50e0_0 .net "nand_in1com", 0 0, L_0x1cae740; 1 drivers
v0x18f5180_0 .net "ncom", 0 0, L_0x1cae930; 1 drivers
v0x18f5220_0 .net "nor_wire", 0 0, L_0x1caebf0; 1 drivers
v0x18f52c0_0 .alias "result", 0 0, v0x18f6220_0;
v0x18f5340_0 .alias "sel0", 0 0, v0x18f5f90_0;
S_0x18f4580 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18f3d60;
 .timescale -9 -12;
L_0x1caeec0/d .functor NAND 1, L_0x1caed90, L_0x1cb0030, C4<1>, C4<1>;
L_0x1caeec0 .delay (20000,20000,20000) L_0x1caeec0/d;
L_0x1caf030/d .functor NOT 1, L_0x1caeec0, C4<0>, C4<0>, C4<0>;
L_0x1caf030 .delay (10000,10000,10000) L_0x1caf030/d;
L_0x1caf140/d .functor NOT 1, L_0x1cb0030, C4<0>, C4<0>, C4<0>;
L_0x1caf140 .delay (10000,10000,10000) L_0x1caf140/d;
L_0x1caf200/d .functor NAND 1, L_0x1cae610, L_0x1caf140, C4<1>, C4<1>;
L_0x1caf200 .delay (20000,20000,20000) L_0x1caf200/d;
L_0x1caf350/d .functor NOT 1, L_0x1caf200, C4<0>, C4<0>, C4<0>;
L_0x1caf350 .delay (10000,10000,10000) L_0x1caf350/d;
L_0x1caf440/d .functor NOR 1, L_0x1caf350, L_0x1caf030, C4<0>, C4<0>;
L_0x1caf440 .delay (20000,20000,20000) L_0x1caf440/d;
L_0x1caf5e0/d .functor NOT 1, L_0x1caf440, C4<0>, C4<0>, C4<0>;
L_0x1caf5e0 .delay (10000,10000,10000) L_0x1caf5e0/d;
v0x18f4670_0 .net "and_in0ncom", 0 0, L_0x1caf350; 1 drivers
v0x18f4730_0 .net "and_in1com", 0 0, L_0x1caf030; 1 drivers
v0x18f47d0_0 .alias "in0", 0 0, v0x18f6140_0;
v0x18f4870_0 .alias "in1", 0 0, v0x18f6220_0;
v0x18f48f0_0 .net "nand_in0ncom", 0 0, L_0x1caf200; 1 drivers
v0x18f4990_0 .net "nand_in1com", 0 0, L_0x1caeec0; 1 drivers
v0x18f4a30_0 .net "ncom", 0 0, L_0x1caf140; 1 drivers
v0x18f4ad0_0 .net "nor_wire", 0 0, L_0x1caf440; 1 drivers
v0x18f4b70_0 .alias "result", 0 0, v0x18f62a0_0;
v0x18f4bf0_0 .alias "sel0", 0 0, v0x18f6010_0;
S_0x18f3e50 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18f3d60;
 .timescale -9 -12;
L_0x1caf710/d .functor NAND 1, C4<0>, L_0x1cb0160, C4<1>, C4<1>;
L_0x1caf710 .delay (20000,20000,20000) L_0x1caf710/d;
L_0x1caf890/d .functor NOT 1, L_0x1caf710, C4<0>, C4<0>, C4<0>;
L_0x1caf890 .delay (10000,10000,10000) L_0x1caf890/d;
L_0x1caf9a0/d .functor NOT 1, L_0x1cb0160, C4<0>, C4<0>, C4<0>;
L_0x1caf9a0 .delay (10000,10000,10000) L_0x1caf9a0/d;
L_0x1cafa60/d .functor NAND 1, L_0x1caf5e0, L_0x1caf9a0, C4<1>, C4<1>;
L_0x1cafa60 .delay (20000,20000,20000) L_0x1cafa60/d;
L_0x1cafbb0/d .functor NOT 1, L_0x1cafa60, C4<0>, C4<0>, C4<0>;
L_0x1cafbb0 .delay (10000,10000,10000) L_0x1cafbb0/d;
L_0x1cafca0/d .functor NOR 1, L_0x1cafbb0, L_0x1caf890, C4<0>, C4<0>;
L_0x1cafca0 .delay (20000,20000,20000) L_0x1cafca0/d;
L_0x1cafe40/d .functor NOT 1, L_0x1cafca0, C4<0>, C4<0>, C4<0>;
L_0x1cafe40 .delay (10000,10000,10000) L_0x1cafe40/d;
v0x18f3f40_0 .net "and_in0ncom", 0 0, L_0x1cafbb0; 1 drivers
v0x18f3fc0_0 .net "and_in1com", 0 0, L_0x1caf890; 1 drivers
v0x18f4060_0 .alias "in0", 0 0, v0x18f62a0_0;
v0x18f4100_0 .alias "in1", 0 0, v0x18f5e60_0;
v0x18f4180_0 .net "nand_in0ncom", 0 0, L_0x1cafa60; 1 drivers
v0x18f4220_0 .net "nand_in1com", 0 0, L_0x1caf710; 1 drivers
v0x18f4300_0 .net "ncom", 0 0, L_0x1caf9a0; 1 drivers
v0x18f43a0_0 .net "nor_wire", 0 0, L_0x1cafca0; 1 drivers
v0x18f4440_0 .alias "result", 0 0, v0x18f9e70_0;
v0x18f44e0_0 .alias "sel0", 0 0, v0x18f6090_0;
S_0x18ed1c0 .scope generate, "ALU32[4]" "ALU32[4]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18ebbb8 .param/l "i" 2 105, +C4<0100>;
S_0x18ed2f0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18ed1c0;
 .timescale -9 -12;
L_0x1caabd0/d .functor NOT 1, L_0x1cb62a0, C4<0>, C4<0>, C4<0>;
L_0x1caabd0 .delay (10000,10000,10000) L_0x1caabd0/d;
v0x18f3040_0 .net "carryin", 0 0, L_0x1cb6340; 1 drivers
v0x18f30e0_0 .net "carryout", 0 0, L_0x1cb1fa0; 1 drivers
v0x18f3160_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18f31e0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18f3260_0 .net "notB", 0 0, L_0x1caabd0; 1 drivers
v0x18f32e0_0 .net "operandA", 0 0, L_0x1caa7d0; 1 drivers
v0x18f3360_0 .net "operandB", 0 0, L_0x1cb62a0; 1 drivers
v0x18f3470_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18f34f0_0 .net "result", 0 0, L_0x1cb5a90; 1 drivers
v0x18f35c0_0 .net "trueB", 0 0, L_0x1cb0de0; 1 drivers
v0x18f36a0_0 .net "wAddSub", 0 0, L_0x1cb1900; 1 drivers
v0x18f37b0_0 .net "wNandAnd", 0 0, L_0x1cb3060; 1 drivers
v0x18f3930_0 .net "wNorOr", 0 0, L_0x1cb3aa0; 1 drivers
v0x18f3a40_0 .net "wXor", 0 0, L_0x1cb2600; 1 drivers
L_0x1cb5bc0 .part v0x19172a0_0, 0, 1;
L_0x1cb5c80 .part v0x19172a0_0, 1, 1;
L_0x1cb5db0 .part v0x19172a0_0, 2, 1;
S_0x18f2870 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18ed2f0;
 .timescale -9 -12;
L_0x1cb0830/d .functor NAND 1, L_0x1caabd0, v0x1917220_0, C4<1>, C4<1>;
L_0x1cb0830 .delay (20000,20000,20000) L_0x1cb0830/d;
L_0x1cb0910/d .functor NOT 1, L_0x1cb0830, C4<0>, C4<0>, C4<0>;
L_0x1cb0910 .delay (10000,10000,10000) L_0x1cb0910/d;
L_0x1cb09d0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1cb09d0 .delay (10000,10000,10000) L_0x1cb09d0/d;
L_0x1cb0a90/d .functor NAND 1, L_0x1cb62a0, L_0x1cb09d0, C4<1>, C4<1>;
L_0x1cb0a90 .delay (20000,20000,20000) L_0x1cb0a90/d;
L_0x1cb0b50/d .functor NOT 1, L_0x1cb0a90, C4<0>, C4<0>, C4<0>;
L_0x1cb0b50 .delay (10000,10000,10000) L_0x1cb0b50/d;
L_0x1cb0c40/d .functor NOR 1, L_0x1cb0b50, L_0x1cb0910, C4<0>, C4<0>;
L_0x1cb0c40 .delay (20000,20000,20000) L_0x1cb0c40/d;
L_0x1cb0de0/d .functor NOT 1, L_0x1cb0c40, C4<0>, C4<0>, C4<0>;
L_0x1cb0de0 .delay (10000,10000,10000) L_0x1cb0de0/d;
v0x18f2960_0 .net "and_in0ncom", 0 0, L_0x1cb0b50; 1 drivers
v0x18f2a20_0 .net "and_in1com", 0 0, L_0x1cb0910; 1 drivers
v0x18f2ac0_0 .alias "in0", 0 0, v0x18f3360_0;
v0x18f2b40_0 .alias "in1", 0 0, v0x18f3260_0;
v0x18f2bc0_0 .net "nand_in0ncom", 0 0, L_0x1cb0a90; 1 drivers
v0x18f2c60_0 .net "nand_in1com", 0 0, L_0x1cb0830; 1 drivers
v0x18f2d00_0 .net "ncom", 0 0, L_0x1cb09d0; 1 drivers
v0x18f2da0_0 .net "nor_wire", 0 0, L_0x1cb0c40; 1 drivers
v0x18f2e90_0 .alias "result", 0 0, v0x18f35c0_0;
v0x18f2f60_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18f1580 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18ed2f0;
 .timescale -9 -12;
L_0x1cb1a10/d .functor NAND 1, L_0x1caa7d0, L_0x1cb0de0, C4<1>, C4<1>;
L_0x1cb1a10 .delay (20000,20000,20000) L_0x1cb1a10/d;
L_0x1cb1ba0/d .functor NOT 1, L_0x1cb1a10, C4<0>, C4<0>, C4<0>;
L_0x1cb1ba0 .delay (10000,10000,10000) L_0x1cb1ba0/d;
L_0x1cb1c90/d .functor NAND 1, L_0x1cb6340, L_0x1cb1360, C4<1>, C4<1>;
L_0x1cb1c90 .delay (20000,20000,20000) L_0x1cb1c90/d;
L_0x1cb1d50/d .functor NOT 1, L_0x1cb1c90, C4<0>, C4<0>, C4<0>;
L_0x1cb1d50 .delay (10000,10000,10000) L_0x1cb1d50/d;
L_0x1cb1e60/d .functor NOR 1, L_0x1cb1d50, L_0x1cb1ba0, C4<0>, C4<0>;
L_0x1cb1e60 .delay (20000,20000,20000) L_0x1cb1e60/d;
L_0x1cb1fa0/d .functor NOT 1, L_0x1cb1e60, C4<0>, C4<0>, C4<0>;
L_0x1cb1fa0 .delay (10000,10000,10000) L_0x1cb1fa0/d;
v0x18f2160_0 .alias "a", 0 0, v0x18f32e0_0;
v0x18f2270_0 .net "and_ab", 0 0, L_0x1cb1ba0; 1 drivers
v0x18f2310_0 .net "and_xor_ab_c", 0 0, L_0x1cb1d50; 1 drivers
v0x18f23b0_0 .alias "b", 0 0, v0x18f35c0_0;
v0x18f2430_0 .alias "carryin", 0 0, v0x18f3040_0;
v0x18f24b0_0 .alias "carryout", 0 0, v0x18f30e0_0;
v0x18f2570_0 .net "nand_ab", 0 0, L_0x1cb1a10; 1 drivers
v0x18f25f0_0 .net "nand_xor_ab_c", 0 0, L_0x1cb1c90; 1 drivers
v0x18f2670_0 .net "nco", 0 0, L_0x1cb1e60; 1 drivers
v0x18f2710_0 .alias "sum", 0 0, v0x18f36a0_0;
v0x18f27f0_0 .net "xor_ab", 0 0, L_0x1cb1360; 1 drivers
S_0x18f1c10 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18f1580;
 .timescale -9 -12;
L_0x1cb0f50/d .functor NAND 1, L_0x1caa7d0, L_0x1cb0de0, C4<1>, C4<1>;
L_0x1cb0f50 .delay (20000,20000,20000) L_0x1cb0f50/d;
L_0x1cb1030/d .functor NOR 1, L_0x1caa7d0, L_0x1cb0de0, C4<0>, C4<0>;
L_0x1cb1030 .delay (20000,20000,20000) L_0x1cb1030/d;
L_0x1cb10f0/d .functor NOT 1, L_0x1cb1030, C4<0>, C4<0>, C4<0>;
L_0x1cb10f0 .delay (10000,10000,10000) L_0x1cb10f0/d;
L_0x1cb1200/d .functor NAND 1, L_0x1cb10f0, L_0x1cb0f50, C4<1>, C4<1>;
L_0x1cb1200 .delay (20000,20000,20000) L_0x1cb1200/d;
L_0x1cb1360/d .functor NOT 1, L_0x1cb1200, C4<0>, C4<0>, C4<0>;
L_0x1cb1360 .delay (10000,10000,10000) L_0x1cb1360/d;
v0x18f1d00_0 .alias "a", 0 0, v0x18f32e0_0;
v0x18f1da0_0 .alias "b", 0 0, v0x18f35c0_0;
v0x18f1e40_0 .net "nand_ab", 0 0, L_0x1cb0f50; 1 drivers
v0x18f1ee0_0 .net "nor_ab", 0 0, L_0x1cb1030; 1 drivers
v0x18f1f60_0 .net "nxor_ab", 0 0, L_0x1cb1200; 1 drivers
v0x18f2000_0 .net "or_ab", 0 0, L_0x1cb10f0; 1 drivers
v0x18f20e0_0 .alias "result", 0 0, v0x18f27f0_0;
S_0x18f1670 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18f1580;
 .timescale -9 -12;
L_0x1cb1470/d .functor NAND 1, L_0x1cb1360, L_0x1cb6340, C4<1>, C4<1>;
L_0x1cb1470 .delay (20000,20000,20000) L_0x1cb1470/d;
L_0x1cb15e0/d .functor NOR 1, L_0x1cb1360, L_0x1cb6340, C4<0>, C4<0>;
L_0x1cb15e0 .delay (20000,20000,20000) L_0x1cb15e0/d;
L_0x1cb1730/d .functor NOT 1, L_0x1cb15e0, C4<0>, C4<0>, C4<0>;
L_0x1cb1730 .delay (10000,10000,10000) L_0x1cb1730/d;
L_0x1cb17f0/d .functor NAND 1, L_0x1cb1730, L_0x1cb1470, C4<1>, C4<1>;
L_0x1cb17f0 .delay (20000,20000,20000) L_0x1cb17f0/d;
L_0x1cb1900/d .functor NOT 1, L_0x1cb17f0, C4<0>, C4<0>, C4<0>;
L_0x1cb1900 .delay (10000,10000,10000) L_0x1cb1900/d;
v0x18f1760_0 .alias "a", 0 0, v0x18f27f0_0;
v0x18f1800_0 .alias "b", 0 0, v0x18f3040_0;
v0x18f18a0_0 .net "nand_ab", 0 0, L_0x1cb1470; 1 drivers
v0x18f1940_0 .net "nor_ab", 0 0, L_0x1cb15e0; 1 drivers
v0x18f19c0_0 .net "nxor_ab", 0 0, L_0x1cb17f0; 1 drivers
v0x18f1a60_0 .net "or_ab", 0 0, L_0x1cb1730; 1 drivers
v0x18f1b40_0 .alias "result", 0 0, v0x18f36a0_0;
S_0x18f1030 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18ed2f0;
 .timescale -9 -12;
L_0x1cb2160/d .functor NAND 1, L_0x1caa7d0, L_0x1cb62a0, C4<1>, C4<1>;
L_0x1cb2160 .delay (20000,20000,20000) L_0x1cb2160/d;
L_0x1cb2240/d .functor NOR 1, L_0x1caa7d0, L_0x1cb62a0, C4<0>, C4<0>;
L_0x1cb2240 .delay (20000,20000,20000) L_0x1cb2240/d;
L_0x1cb23d0/d .functor NOT 1, L_0x1cb2240, C4<0>, C4<0>, C4<0>;
L_0x1cb23d0 .delay (10000,10000,10000) L_0x1cb23d0/d;
L_0x1cb24c0/d .functor NAND 1, L_0x1cb23d0, L_0x1cb2160, C4<1>, C4<1>;
L_0x1cb24c0 .delay (20000,20000,20000) L_0x1cb24c0/d;
L_0x1cb2600/d .functor NOT 1, L_0x1cb24c0, C4<0>, C4<0>, C4<0>;
L_0x1cb2600 .delay (10000,10000,10000) L_0x1cb2600/d;
v0x18f1120_0 .alias "a", 0 0, v0x18f32e0_0;
v0x18f11a0_0 .alias "b", 0 0, v0x18f3360_0;
v0x18f1270_0 .net "nand_ab", 0 0, L_0x1cb2160; 1 drivers
v0x18f12f0_0 .net "nor_ab", 0 0, L_0x1cb2240; 1 drivers
v0x18f1370_0 .net "nxor_ab", 0 0, L_0x1cb24c0; 1 drivers
v0x18f13f0_0 .net "or_ab", 0 0, L_0x1cb23d0; 1 drivers
v0x18f14b0_0 .alias "result", 0 0, v0x18f3a40_0;
S_0x18f0440 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18ed2f0;
 .timescale -9 -12;
L_0x1cb2750/d .functor NAND 1, L_0x1caa7d0, L_0x1cb62a0, C4<1>, C4<1>;
L_0x1cb2750 .delay (20000,20000,20000) L_0x1cb2750/d;
L_0x1cb28a0/d .functor NOT 1, L_0x1cb2750, C4<0>, C4<0>, C4<0>;
L_0x1cb28a0 .delay (10000,10000,10000) L_0x1cb28a0/d;
v0x18f0cb0_0 .alias "a", 0 0, v0x18f32e0_0;
v0x18f0d50_0 .net "and_ab", 0 0, L_0x1cb28a0; 1 drivers
v0x18f0dd0_0 .alias "b", 0 0, v0x18f3360_0;
v0x18f0e50_0 .net "nand_ab", 0 0, L_0x1cb2750; 1 drivers
v0x18f0f30_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18f0fb0_0 .alias "result", 0 0, v0x18f37b0_0;
S_0x18f0530 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18f0440;
 .timescale -9 -12;
L_0x1cb29d0/d .functor NAND 1, L_0x1cb28a0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cb29d0 .delay (20000,20000,20000) L_0x1cb29d0/d;
L_0x1cb2ab0/d .functor NOT 1, L_0x1cb29d0, C4<0>, C4<0>, C4<0>;
L_0x1cb2ab0 .delay (10000,10000,10000) L_0x1cb2ab0/d;
L_0x1cb2bc0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cb2bc0 .delay (10000,10000,10000) L_0x1cb2bc0/d;
L_0x1cb2c80/d .functor NAND 1, L_0x1cb2750, L_0x1cb2bc0, C4<1>, C4<1>;
L_0x1cb2c80 .delay (20000,20000,20000) L_0x1cb2c80/d;
L_0x1cb2dd0/d .functor NOT 1, L_0x1cb2c80, C4<0>, C4<0>, C4<0>;
L_0x1cb2dd0 .delay (10000,10000,10000) L_0x1cb2dd0/d;
L_0x1cb2ec0/d .functor NOR 1, L_0x1cb2dd0, L_0x1cb2ab0, C4<0>, C4<0>;
L_0x1cb2ec0 .delay (20000,20000,20000) L_0x1cb2ec0/d;
L_0x1cb3060/d .functor NOT 1, L_0x1cb2ec0, C4<0>, C4<0>, C4<0>;
L_0x1cb3060 .delay (10000,10000,10000) L_0x1cb3060/d;
v0x18f0620_0 .net "and_in0ncom", 0 0, L_0x1cb2dd0; 1 drivers
v0x18f06a0_0 .net "and_in1com", 0 0, L_0x1cb2ab0; 1 drivers
v0x18f0720_0 .alias "in0", 0 0, v0x18f0e50_0;
v0x18f07c0_0 .alias "in1", 0 0, v0x18f0d50_0;
v0x18f0840_0 .net "nand_in0ncom", 0 0, L_0x1cb2c80; 1 drivers
v0x18f08e0_0 .net "nand_in1com", 0 0, L_0x1cb29d0; 1 drivers
v0x18f09c0_0 .net "ncom", 0 0, L_0x1cb2bc0; 1 drivers
v0x18f0a60_0 .net "nor_wire", 0 0, L_0x1cb2ec0; 1 drivers
v0x18f0b00_0 .alias "result", 0 0, v0x18f37b0_0;
v0x18f0bd0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18ef9a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18ed2f0;
 .timescale -9 -12;
L_0x1cb3190/d .functor NOR 1, L_0x1caa7d0, L_0x1cb62a0, C4<0>, C4<0>;
L_0x1cb3190 .delay (20000,20000,20000) L_0x1cb3190/d;
L_0x1cb32e0/d .functor NOT 1, L_0x1cb3190, C4<0>, C4<0>, C4<0>;
L_0x1cb32e0 .delay (10000,10000,10000) L_0x1cb32e0/d;
v0x18f0120_0 .alias "a", 0 0, v0x18f32e0_0;
v0x18f01a0_0 .alias "b", 0 0, v0x18f3360_0;
v0x18f0240_0 .net "nor_ab", 0 0, L_0x1cb3190; 1 drivers
v0x18f02c0_0 .net "or_ab", 0 0, L_0x1cb32e0; 1 drivers
v0x18f0340_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18f03c0_0 .alias "result", 0 0, v0x18f3930_0;
S_0x18efa90 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18ef9a0;
 .timescale -9 -12;
L_0x1cb3410/d .functor NAND 1, L_0x1cb32e0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cb3410 .delay (20000,20000,20000) L_0x1cb3410/d;
L_0x1cb34f0/d .functor NOT 1, L_0x1cb3410, C4<0>, C4<0>, C4<0>;
L_0x1cb34f0 .delay (10000,10000,10000) L_0x1cb34f0/d;
L_0x1cb3600/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cb3600 .delay (10000,10000,10000) L_0x1cb3600/d;
L_0x1cb36c0/d .functor NAND 1, L_0x1cb3190, L_0x1cb3600, C4<1>, C4<1>;
L_0x1cb36c0 .delay (20000,20000,20000) L_0x1cb36c0/d;
L_0x1cb3810/d .functor NOT 1, L_0x1cb36c0, C4<0>, C4<0>, C4<0>;
L_0x1cb3810 .delay (10000,10000,10000) L_0x1cb3810/d;
L_0x1cb3900/d .functor NOR 1, L_0x1cb3810, L_0x1cb34f0, C4<0>, C4<0>;
L_0x1cb3900 .delay (20000,20000,20000) L_0x1cb3900/d;
L_0x1cb3aa0/d .functor NOT 1, L_0x1cb3900, C4<0>, C4<0>, C4<0>;
L_0x1cb3aa0 .delay (10000,10000,10000) L_0x1cb3aa0/d;
v0x18efb80_0 .net "and_in0ncom", 0 0, L_0x1cb3810; 1 drivers
v0x18efc00_0 .net "and_in1com", 0 0, L_0x1cb34f0; 1 drivers
v0x18efc80_0 .alias "in0", 0 0, v0x18f0240_0;
v0x18efd00_0 .alias "in1", 0 0, v0x18f02c0_0;
v0x18efd80_0 .net "nand_in0ncom", 0 0, L_0x1cb36c0; 1 drivers
v0x18efe00_0 .net "nand_in1com", 0 0, L_0x1cb3410; 1 drivers
v0x18efe80_0 .net "ncom", 0 0, L_0x1cb3600; 1 drivers
v0x18eff00_0 .net "nor_wire", 0 0, L_0x1cb3900; 1 drivers
v0x18effd0_0 .alias "result", 0 0, v0x18f3930_0;
v0x18f00a0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18ed3e0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18ed2f0;
 .timescale -9 -12;
v0x18ef1f0_0 .alias "in0", 0 0, v0x18f36a0_0;
v0x18ef2a0_0 .alias "in1", 0 0, v0x18f3a40_0;
v0x18ef350_0 .alias "in2", 0 0, v0x18f37b0_0;
v0x18ef400_0 .alias "in3", 0 0, v0x18f3930_0;
v0x18ef4e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18ef590_0 .alias "result", 0 0, v0x18f34f0_0;
v0x18ef610_0 .net "sel0", 0 0, L_0x1cb5bc0; 1 drivers
v0x18ef690_0 .net "sel1", 0 0, L_0x1cb5c80; 1 drivers
v0x18ef710_0 .net "sel2", 0 0, L_0x1cb5db0; 1 drivers
v0x18ef7c0_0 .net "w0", 0 0, L_0x1cb4260; 1 drivers
v0x18ef8a0_0 .net "w1", 0 0, L_0x1cb49e0; 1 drivers
v0x18ef920_0 .net "w2", 0 0, L_0x1cb5230; 1 drivers
S_0x18eeaa0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18ed3e0;
 .timescale -9 -12;
L_0x1cb3bd0/d .functor NAND 1, L_0x1cb2600, L_0x1cb5bc0, C4<1>, C4<1>;
L_0x1cb3bd0 .delay (20000,20000,20000) L_0x1cb3bd0/d;
L_0x1cb3cb0/d .functor NOT 1, L_0x1cb3bd0, C4<0>, C4<0>, C4<0>;
L_0x1cb3cb0 .delay (10000,10000,10000) L_0x1cb3cb0/d;
L_0x1cb3dc0/d .functor NOT 1, L_0x1cb5bc0, C4<0>, C4<0>, C4<0>;
L_0x1cb3dc0 .delay (10000,10000,10000) L_0x1cb3dc0/d;
L_0x1cb3f10/d .functor NAND 1, L_0x1cb1900, L_0x1cb3dc0, C4<1>, C4<1>;
L_0x1cb3f10 .delay (20000,20000,20000) L_0x1cb3f10/d;
L_0x1cb3fd0/d .functor NOT 1, L_0x1cb3f10, C4<0>, C4<0>, C4<0>;
L_0x1cb3fd0 .delay (10000,10000,10000) L_0x1cb3fd0/d;
L_0x1cb40c0/d .functor NOR 1, L_0x1cb3fd0, L_0x1cb3cb0, C4<0>, C4<0>;
L_0x1cb40c0 .delay (20000,20000,20000) L_0x1cb40c0/d;
L_0x1cb4260/d .functor NOT 1, L_0x1cb40c0, C4<0>, C4<0>, C4<0>;
L_0x1cb4260 .delay (10000,10000,10000) L_0x1cb4260/d;
v0x18eeb90_0 .net "and_in0ncom", 0 0, L_0x1cb3fd0; 1 drivers
v0x18eec50_0 .net "and_in1com", 0 0, L_0x1cb3cb0; 1 drivers
v0x18eecf0_0 .alias "in0", 0 0, v0x18f36a0_0;
v0x18eed90_0 .alias "in1", 0 0, v0x18f3a40_0;
v0x18eee10_0 .net "nand_in0ncom", 0 0, L_0x1cb3f10; 1 drivers
v0x18eeeb0_0 .net "nand_in1com", 0 0, L_0x1cb3bd0; 1 drivers
v0x18eef50_0 .net "ncom", 0 0, L_0x1cb3dc0; 1 drivers
v0x18eeff0_0 .net "nor_wire", 0 0, L_0x1cb40c0; 1 drivers
v0x18ef090_0 .alias "result", 0 0, v0x18ef7c0_0;
v0x18ef110_0 .alias "sel0", 0 0, v0x18ef610_0;
S_0x18ee350 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18ed3e0;
 .timescale -9 -12;
L_0x1cb4390/d .functor NAND 1, L_0x1cb3aa0, L_0x1cb5bc0, C4<1>, C4<1>;
L_0x1cb4390 .delay (20000,20000,20000) L_0x1cb4390/d;
L_0x1cb4470/d .functor NOT 1, L_0x1cb4390, C4<0>, C4<0>, C4<0>;
L_0x1cb4470 .delay (10000,10000,10000) L_0x1cb4470/d;
L_0x1cb4580/d .functor NOT 1, L_0x1cb5bc0, C4<0>, C4<0>, C4<0>;
L_0x1cb4580 .delay (10000,10000,10000) L_0x1cb4580/d;
L_0x1cb4640/d .functor NAND 1, L_0x1cb3060, L_0x1cb4580, C4<1>, C4<1>;
L_0x1cb4640 .delay (20000,20000,20000) L_0x1cb4640/d;
L_0x1cb4750/d .functor NOT 1, L_0x1cb4640, C4<0>, C4<0>, C4<0>;
L_0x1cb4750 .delay (10000,10000,10000) L_0x1cb4750/d;
L_0x1cb4840/d .functor NOR 1, L_0x1cb4750, L_0x1cb4470, C4<0>, C4<0>;
L_0x1cb4840 .delay (20000,20000,20000) L_0x1cb4840/d;
L_0x1cb49e0/d .functor NOT 1, L_0x1cb4840, C4<0>, C4<0>, C4<0>;
L_0x1cb49e0 .delay (10000,10000,10000) L_0x1cb49e0/d;
v0x18ee440_0 .net "and_in0ncom", 0 0, L_0x1cb4750; 1 drivers
v0x18ee500_0 .net "and_in1com", 0 0, L_0x1cb4470; 1 drivers
v0x18ee5a0_0 .alias "in0", 0 0, v0x18f37b0_0;
v0x18ee640_0 .alias "in1", 0 0, v0x18f3930_0;
v0x18ee6c0_0 .net "nand_in0ncom", 0 0, L_0x1cb4640; 1 drivers
v0x18ee760_0 .net "nand_in1com", 0 0, L_0x1cb4390; 1 drivers
v0x18ee800_0 .net "ncom", 0 0, L_0x1cb4580; 1 drivers
v0x18ee8a0_0 .net "nor_wire", 0 0, L_0x1cb4840; 1 drivers
v0x18ee940_0 .alias "result", 0 0, v0x18ef8a0_0;
v0x18ee9c0_0 .alias "sel0", 0 0, v0x18ef610_0;
S_0x18edc00 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18ed3e0;
 .timescale -9 -12;
L_0x1cb4b10/d .functor NAND 1, L_0x1cb49e0, L_0x1cb5c80, C4<1>, C4<1>;
L_0x1cb4b10 .delay (20000,20000,20000) L_0x1cb4b10/d;
L_0x1cb4c80/d .functor NOT 1, L_0x1cb4b10, C4<0>, C4<0>, C4<0>;
L_0x1cb4c80 .delay (10000,10000,10000) L_0x1cb4c80/d;
L_0x1cb4d90/d .functor NOT 1, L_0x1cb5c80, C4<0>, C4<0>, C4<0>;
L_0x1cb4d90 .delay (10000,10000,10000) L_0x1cb4d90/d;
L_0x1cb4e50/d .functor NAND 1, L_0x1cb4260, L_0x1cb4d90, C4<1>, C4<1>;
L_0x1cb4e50 .delay (20000,20000,20000) L_0x1cb4e50/d;
L_0x1cb4fa0/d .functor NOT 1, L_0x1cb4e50, C4<0>, C4<0>, C4<0>;
L_0x1cb4fa0 .delay (10000,10000,10000) L_0x1cb4fa0/d;
L_0x1cb5090/d .functor NOR 1, L_0x1cb4fa0, L_0x1cb4c80, C4<0>, C4<0>;
L_0x1cb5090 .delay (20000,20000,20000) L_0x1cb5090/d;
L_0x1cb5230/d .functor NOT 1, L_0x1cb5090, C4<0>, C4<0>, C4<0>;
L_0x1cb5230 .delay (10000,10000,10000) L_0x1cb5230/d;
v0x18edcf0_0 .net "and_in0ncom", 0 0, L_0x1cb4fa0; 1 drivers
v0x18eddb0_0 .net "and_in1com", 0 0, L_0x1cb4c80; 1 drivers
v0x18ede50_0 .alias "in0", 0 0, v0x18ef7c0_0;
v0x18edef0_0 .alias "in1", 0 0, v0x18ef8a0_0;
v0x18edf70_0 .net "nand_in0ncom", 0 0, L_0x1cb4e50; 1 drivers
v0x18ee010_0 .net "nand_in1com", 0 0, L_0x1cb4b10; 1 drivers
v0x18ee0b0_0 .net "ncom", 0 0, L_0x1cb4d90; 1 drivers
v0x18ee150_0 .net "nor_wire", 0 0, L_0x1cb5090; 1 drivers
v0x18ee1f0_0 .alias "result", 0 0, v0x18ef920_0;
v0x18ee270_0 .alias "sel0", 0 0, v0x18ef690_0;
S_0x18ed4d0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18ed3e0;
 .timescale -9 -12;
L_0x1cb5360/d .functor NAND 1, C4<0>, L_0x1cb5db0, C4<1>, C4<1>;
L_0x1cb5360 .delay (20000,20000,20000) L_0x1cb5360/d;
L_0x1cb54e0/d .functor NOT 1, L_0x1cb5360, C4<0>, C4<0>, C4<0>;
L_0x1cb54e0 .delay (10000,10000,10000) L_0x1cb54e0/d;
L_0x1cb55f0/d .functor NOT 1, L_0x1cb5db0, C4<0>, C4<0>, C4<0>;
L_0x1cb55f0 .delay (10000,10000,10000) L_0x1cb55f0/d;
L_0x1cb56b0/d .functor NAND 1, L_0x1cb5230, L_0x1cb55f0, C4<1>, C4<1>;
L_0x1cb56b0 .delay (20000,20000,20000) L_0x1cb56b0/d;
L_0x1cb5800/d .functor NOT 1, L_0x1cb56b0, C4<0>, C4<0>, C4<0>;
L_0x1cb5800 .delay (10000,10000,10000) L_0x1cb5800/d;
L_0x1cb58f0/d .functor NOR 1, L_0x1cb5800, L_0x1cb54e0, C4<0>, C4<0>;
L_0x1cb58f0 .delay (20000,20000,20000) L_0x1cb58f0/d;
L_0x1cb5a90/d .functor NOT 1, L_0x1cb58f0, C4<0>, C4<0>, C4<0>;
L_0x1cb5a90 .delay (10000,10000,10000) L_0x1cb5a90/d;
v0x18ed5c0_0 .net "and_in0ncom", 0 0, L_0x1cb5800; 1 drivers
v0x18ed640_0 .net "and_in1com", 0 0, L_0x1cb54e0; 1 drivers
v0x18ed6e0_0 .alias "in0", 0 0, v0x18ef920_0;
v0x18ed780_0 .alias "in1", 0 0, v0x18ef4e0_0;
v0x18ed800_0 .net "nand_in0ncom", 0 0, L_0x1cb56b0; 1 drivers
v0x18ed8a0_0 .net "nand_in1com", 0 0, L_0x1cb5360; 1 drivers
v0x18ed980_0 .net "ncom", 0 0, L_0x1cb55f0; 1 drivers
v0x18eda20_0 .net "nor_wire", 0 0, L_0x1cb58f0; 1 drivers
v0x18edac0_0 .alias "result", 0 0, v0x18f34f0_0;
v0x18edb60_0 .alias "sel0", 0 0, v0x18ef710_0;
S_0x18e6040 .scope generate, "ALU32[5]" "ALU32[5]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18e4a38 .param/l "i" 2 105, +C4<0101>;
S_0x18e6170 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18e6040;
 .timescale -9 -12;
L_0x1caa870/d .functor NOT 1, L_0x1cbbe20, C4<0>, C4<0>, C4<0>;
L_0x1caa870 .delay (10000,10000,10000) L_0x1caa870/d;
v0x18ec6c0_0 .net "carryin", 0 0, L_0x1cbbd60; 1 drivers
v0x18ec760_0 .net "carryout", 0 0, L_0x1cb7c10; 1 drivers
v0x18ec7e0_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18ec860_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18ec8e0_0 .net "notB", 0 0, L_0x1caa870; 1 drivers
v0x18ec960_0 .net "operandA", 0 0, L_0x1cb64f0; 1 drivers
v0x18ec9e0_0 .net "operandB", 0 0, L_0x1cbbe20; 1 drivers
v0x18ecaf0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18ecb70_0 .net "result", 0 0, L_0x1cbb700; 1 drivers
v0x18ecc40_0 .net "trueB", 0 0, L_0x1cb6a50; 1 drivers
v0x18ecd20_0 .net "wAddSub", 0 0, L_0x1cb7570; 1 drivers
v0x18ece30_0 .net "wNandAnd", 0 0, L_0x1cb8cd0; 1 drivers
v0x18ecfb0_0 .net "wNorOr", 0 0, L_0x1cb9710; 1 drivers
v0x18ed0c0_0 .net "wXor", 0 0, L_0x1cb8270; 1 drivers
L_0x1cbb830 .part v0x19172a0_0, 0, 1;
L_0x1cbb8f0 .part v0x19172a0_0, 1, 1;
L_0x1cbba20 .part v0x19172a0_0, 2, 1;
S_0x18ebef0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18e6170;
 .timescale -9 -12;
L_0x1caab60/d .functor NAND 1, L_0x1caa870, v0x1917220_0, C4<1>, C4<1>;
L_0x1caab60 .delay (20000,20000,20000) L_0x1caab60/d;
L_0x1cb65a0/d .functor NOT 1, L_0x1caab60, C4<0>, C4<0>, C4<0>;
L_0x1cb65a0 .delay (10000,10000,10000) L_0x1cb65a0/d;
L_0x1cb6640/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1cb6640 .delay (10000,10000,10000) L_0x1cb6640/d;
L_0x1cb6700/d .functor NAND 1, L_0x1cbbe20, L_0x1cb6640, C4<1>, C4<1>;
L_0x1cb6700 .delay (20000,20000,20000) L_0x1cb6700/d;
L_0x1cb67c0/d .functor NOT 1, L_0x1cb6700, C4<0>, C4<0>, C4<0>;
L_0x1cb67c0 .delay (10000,10000,10000) L_0x1cb67c0/d;
L_0x1cb68b0/d .functor NOR 1, L_0x1cb67c0, L_0x1cb65a0, C4<0>, C4<0>;
L_0x1cb68b0 .delay (20000,20000,20000) L_0x1cb68b0/d;
L_0x1cb6a50/d .functor NOT 1, L_0x1cb68b0, C4<0>, C4<0>, C4<0>;
L_0x1cb6a50 .delay (10000,10000,10000) L_0x1cb6a50/d;
v0x18ebfe0_0 .net "and_in0ncom", 0 0, L_0x1cb67c0; 1 drivers
v0x18ec0a0_0 .net "and_in1com", 0 0, L_0x1cb65a0; 1 drivers
v0x18ec140_0 .alias "in0", 0 0, v0x18ec9e0_0;
v0x18ec1c0_0 .alias "in1", 0 0, v0x18ec8e0_0;
v0x18ec240_0 .net "nand_in0ncom", 0 0, L_0x1cb6700; 1 drivers
v0x18ec2e0_0 .net "nand_in1com", 0 0, L_0x1caab60; 1 drivers
v0x18ec380_0 .net "ncom", 0 0, L_0x1cb6640; 1 drivers
v0x18ec420_0 .net "nor_wire", 0 0, L_0x1cb68b0; 1 drivers
v0x18ec510_0 .alias "result", 0 0, v0x18ecc40_0;
v0x18ec5e0_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x1896650 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18e6170;
 .timescale -9 -12;
L_0x1cb7680/d .functor NAND 1, L_0x1cb64f0, L_0x1cb6a50, C4<1>, C4<1>;
L_0x1cb7680 .delay (20000,20000,20000) L_0x1cb7680/d;
L_0x1cb7810/d .functor NOT 1, L_0x1cb7680, C4<0>, C4<0>, C4<0>;
L_0x1cb7810 .delay (10000,10000,10000) L_0x1cb7810/d;
L_0x1cb7900/d .functor NAND 1, L_0x1cbbd60, L_0x1cb6fd0, C4<1>, C4<1>;
L_0x1cb7900 .delay (20000,20000,20000) L_0x1cb7900/d;
L_0x1cb79c0/d .functor NOT 1, L_0x1cb7900, C4<0>, C4<0>, C4<0>;
L_0x1cb79c0 .delay (10000,10000,10000) L_0x1cb79c0/d;
L_0x1cb7ad0/d .functor NOR 1, L_0x1cb79c0, L_0x1cb7810, C4<0>, C4<0>;
L_0x1cb7ad0 .delay (20000,20000,20000) L_0x1cb7ad0/d;
L_0x1cb7c10/d .functor NOT 1, L_0x1cb7ad0, C4<0>, C4<0>, C4<0>;
L_0x1cb7c10 .delay (10000,10000,10000) L_0x1cb7c10/d;
v0x18eb7e0_0 .alias "a", 0 0, v0x18ec960_0;
v0x18eb8f0_0 .net "and_ab", 0 0, L_0x1cb7810; 1 drivers
v0x18eb990_0 .net "and_xor_ab_c", 0 0, L_0x1cb79c0; 1 drivers
v0x18eba30_0 .alias "b", 0 0, v0x18ecc40_0;
v0x18ebab0_0 .alias "carryin", 0 0, v0x18ec6c0_0;
v0x18ebb30_0 .alias "carryout", 0 0, v0x18ec760_0;
v0x18ebbf0_0 .net "nand_ab", 0 0, L_0x1cb7680; 1 drivers
v0x18ebc70_0 .net "nand_xor_ab_c", 0 0, L_0x1cb7900; 1 drivers
v0x18ebcf0_0 .net "nco", 0 0, L_0x1cb7ad0; 1 drivers
v0x18ebd90_0 .alias "sum", 0 0, v0x18ecd20_0;
v0x18ebe70_0 .net "xor_ab", 0 0, L_0x1cb6fd0; 1 drivers
S_0x18eb290 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1896650;
 .timescale -9 -12;
L_0x1cb6bc0/d .functor NAND 1, L_0x1cb64f0, L_0x1cb6a50, C4<1>, C4<1>;
L_0x1cb6bc0 .delay (20000,20000,20000) L_0x1cb6bc0/d;
L_0x1cb6ca0/d .functor NOR 1, L_0x1cb64f0, L_0x1cb6a50, C4<0>, C4<0>;
L_0x1cb6ca0 .delay (20000,20000,20000) L_0x1cb6ca0/d;
L_0x1cb6d60/d .functor NOT 1, L_0x1cb6ca0, C4<0>, C4<0>, C4<0>;
L_0x1cb6d60 .delay (10000,10000,10000) L_0x1cb6d60/d;
L_0x1cb6e70/d .functor NAND 1, L_0x1cb6d60, L_0x1cb6bc0, C4<1>, C4<1>;
L_0x1cb6e70 .delay (20000,20000,20000) L_0x1cb6e70/d;
L_0x1cb6fd0/d .functor NOT 1, L_0x1cb6e70, C4<0>, C4<0>, C4<0>;
L_0x1cb6fd0 .delay (10000,10000,10000) L_0x1cb6fd0/d;
v0x18eb380_0 .alias "a", 0 0, v0x18ec960_0;
v0x18eb420_0 .alias "b", 0 0, v0x18ecc40_0;
v0x18eb4c0_0 .net "nand_ab", 0 0, L_0x1cb6bc0; 1 drivers
v0x18eb560_0 .net "nor_ab", 0 0, L_0x1cb6ca0; 1 drivers
v0x18eb5e0_0 .net "nxor_ab", 0 0, L_0x1cb6e70; 1 drivers
v0x18eb680_0 .net "or_ab", 0 0, L_0x1cb6d60; 1 drivers
v0x18eb760_0 .alias "result", 0 0, v0x18ebe70_0;
S_0x1896740 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1896650;
 .timescale -9 -12;
L_0x1cb70e0/d .functor NAND 1, L_0x1cb6fd0, L_0x1cbbd60, C4<1>, C4<1>;
L_0x1cb70e0 .delay (20000,20000,20000) L_0x1cb70e0/d;
L_0x1cb7250/d .functor NOR 1, L_0x1cb6fd0, L_0x1cbbd60, C4<0>, C4<0>;
L_0x1cb7250 .delay (20000,20000,20000) L_0x1cb7250/d;
L_0x1cb73a0/d .functor NOT 1, L_0x1cb7250, C4<0>, C4<0>, C4<0>;
L_0x1cb73a0 .delay (10000,10000,10000) L_0x1cb73a0/d;
L_0x1cb7460/d .functor NAND 1, L_0x1cb73a0, L_0x1cb70e0, C4<1>, C4<1>;
L_0x1cb7460 .delay (20000,20000,20000) L_0x1cb7460/d;
L_0x1cb7570/d .functor NOT 1, L_0x1cb7460, C4<0>, C4<0>, C4<0>;
L_0x1cb7570 .delay (10000,10000,10000) L_0x1cb7570/d;
v0x18eae40_0 .alias "a", 0 0, v0x18ebe70_0;
v0x18eaec0_0 .alias "b", 0 0, v0x18ec6c0_0;
v0x18eaf40_0 .net "nand_ab", 0 0, L_0x1cb70e0; 1 drivers
v0x18eafc0_0 .net "nor_ab", 0 0, L_0x1cb7250; 1 drivers
v0x18eb040_0 .net "nxor_ab", 0 0, L_0x1cb7460; 1 drivers
v0x18eb0e0_0 .net "or_ab", 0 0, L_0x1cb73a0; 1 drivers
v0x18eb1c0_0 .alias "result", 0 0, v0x18ecd20_0;
S_0x1896100 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18e6170;
 .timescale -9 -12;
L_0x1cb7dd0/d .functor NAND 1, L_0x1cb64f0, L_0x1cbbe20, C4<1>, C4<1>;
L_0x1cb7dd0 .delay (20000,20000,20000) L_0x1cb7dd0/d;
L_0x1cb7eb0/d .functor NOR 1, L_0x1cb64f0, L_0x1cbbe20, C4<0>, C4<0>;
L_0x1cb7eb0 .delay (20000,20000,20000) L_0x1cb7eb0/d;
L_0x1cb8040/d .functor NOT 1, L_0x1cb7eb0, C4<0>, C4<0>, C4<0>;
L_0x1cb8040 .delay (10000,10000,10000) L_0x1cb8040/d;
L_0x1cb8130/d .functor NAND 1, L_0x1cb8040, L_0x1cb7dd0, C4<1>, C4<1>;
L_0x1cb8130 .delay (20000,20000,20000) L_0x1cb8130/d;
L_0x1cb8270/d .functor NOT 1, L_0x1cb8130, C4<0>, C4<0>, C4<0>;
L_0x1cb8270 .delay (10000,10000,10000) L_0x1cb8270/d;
v0x18961f0_0 .alias "a", 0 0, v0x18ec960_0;
v0x1896270_0 .alias "b", 0 0, v0x18ec9e0_0;
v0x1896340_0 .net "nand_ab", 0 0, L_0x1cb7dd0; 1 drivers
v0x18963c0_0 .net "nor_ab", 0 0, L_0x1cb7eb0; 1 drivers
v0x1896440_0 .net "nxor_ab", 0 0, L_0x1cb8130; 1 drivers
v0x18964c0_0 .net "or_ab", 0 0, L_0x1cb8040; 1 drivers
v0x1896580_0 .alias "result", 0 0, v0x18ed0c0_0;
S_0x18e92c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18e6170;
 .timescale -9 -12;
L_0x1cb83c0/d .functor NAND 1, L_0x1cb64f0, L_0x1cbbe20, C4<1>, C4<1>;
L_0x1cb83c0 .delay (20000,20000,20000) L_0x1cb83c0/d;
L_0x1cb8510/d .functor NOT 1, L_0x1cb83c0, C4<0>, C4<0>, C4<0>;
L_0x1cb8510 .delay (10000,10000,10000) L_0x1cb8510/d;
v0x18e9b30_0 .alias "a", 0 0, v0x18ec960_0;
v0x18e9bd0_0 .net "and_ab", 0 0, L_0x1cb8510; 1 drivers
v0x18e9c50_0 .alias "b", 0 0, v0x18ec9e0_0;
v0x18e9cd0_0 .net "nand_ab", 0 0, L_0x1cb83c0; 1 drivers
v0x18e9db0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1896080_0 .alias "result", 0 0, v0x18ece30_0;
S_0x18e93b0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18e92c0;
 .timescale -9 -12;
L_0x1cb8640/d .functor NAND 1, L_0x1cb8510, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cb8640 .delay (20000,20000,20000) L_0x1cb8640/d;
L_0x1cb8720/d .functor NOT 1, L_0x1cb8640, C4<0>, C4<0>, C4<0>;
L_0x1cb8720 .delay (10000,10000,10000) L_0x1cb8720/d;
L_0x1cb8830/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cb8830 .delay (10000,10000,10000) L_0x1cb8830/d;
L_0x1cb88f0/d .functor NAND 1, L_0x1cb83c0, L_0x1cb8830, C4<1>, C4<1>;
L_0x1cb88f0 .delay (20000,20000,20000) L_0x1cb88f0/d;
L_0x1cb8a40/d .functor NOT 1, L_0x1cb88f0, C4<0>, C4<0>, C4<0>;
L_0x1cb8a40 .delay (10000,10000,10000) L_0x1cb8a40/d;
L_0x1cb8b30/d .functor NOR 1, L_0x1cb8a40, L_0x1cb8720, C4<0>, C4<0>;
L_0x1cb8b30 .delay (20000,20000,20000) L_0x1cb8b30/d;
L_0x1cb8cd0/d .functor NOT 1, L_0x1cb8b30, C4<0>, C4<0>, C4<0>;
L_0x1cb8cd0 .delay (10000,10000,10000) L_0x1cb8cd0/d;
v0x18e94a0_0 .net "and_in0ncom", 0 0, L_0x1cb8a40; 1 drivers
v0x18e9520_0 .net "and_in1com", 0 0, L_0x1cb8720; 1 drivers
v0x18e95a0_0 .alias "in0", 0 0, v0x18e9cd0_0;
v0x18e9640_0 .alias "in1", 0 0, v0x18e9bd0_0;
v0x18e96c0_0 .net "nand_in0ncom", 0 0, L_0x1cb88f0; 1 drivers
v0x18e9760_0 .net "nand_in1com", 0 0, L_0x1cb8640; 1 drivers
v0x18e9840_0 .net "ncom", 0 0, L_0x1cb8830; 1 drivers
v0x18e98e0_0 .net "nor_wire", 0 0, L_0x1cb8b30; 1 drivers
v0x18e9980_0 .alias "result", 0 0, v0x18ece30_0;
v0x18e9a50_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18e8820 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18e6170;
 .timescale -9 -12;
L_0x1cb8e00/d .functor NOR 1, L_0x1cb64f0, L_0x1cbbe20, C4<0>, C4<0>;
L_0x1cb8e00 .delay (20000,20000,20000) L_0x1cb8e00/d;
L_0x1cb8f50/d .functor NOT 1, L_0x1cb8e00, C4<0>, C4<0>, C4<0>;
L_0x1cb8f50 .delay (10000,10000,10000) L_0x1cb8f50/d;
v0x18e8fa0_0 .alias "a", 0 0, v0x18ec960_0;
v0x18e9020_0 .alias "b", 0 0, v0x18ec9e0_0;
v0x18e90c0_0 .net "nor_ab", 0 0, L_0x1cb8e00; 1 drivers
v0x18e9140_0 .net "or_ab", 0 0, L_0x1cb8f50; 1 drivers
v0x18e91c0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18e9240_0 .alias "result", 0 0, v0x18ecfb0_0;
S_0x18e8910 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18e8820;
 .timescale -9 -12;
L_0x1cb9080/d .functor NAND 1, L_0x1cb8f50, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cb9080 .delay (20000,20000,20000) L_0x1cb9080/d;
L_0x1cb9160/d .functor NOT 1, L_0x1cb9080, C4<0>, C4<0>, C4<0>;
L_0x1cb9160 .delay (10000,10000,10000) L_0x1cb9160/d;
L_0x1cb9270/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cb9270 .delay (10000,10000,10000) L_0x1cb9270/d;
L_0x1cb9330/d .functor NAND 1, L_0x1cb8e00, L_0x1cb9270, C4<1>, C4<1>;
L_0x1cb9330 .delay (20000,20000,20000) L_0x1cb9330/d;
L_0x1cb9480/d .functor NOT 1, L_0x1cb9330, C4<0>, C4<0>, C4<0>;
L_0x1cb9480 .delay (10000,10000,10000) L_0x1cb9480/d;
L_0x1cb9570/d .functor NOR 1, L_0x1cb9480, L_0x1cb9160, C4<0>, C4<0>;
L_0x1cb9570 .delay (20000,20000,20000) L_0x1cb9570/d;
L_0x1cb9710/d .functor NOT 1, L_0x1cb9570, C4<0>, C4<0>, C4<0>;
L_0x1cb9710 .delay (10000,10000,10000) L_0x1cb9710/d;
v0x18e8a00_0 .net "and_in0ncom", 0 0, L_0x1cb9480; 1 drivers
v0x18e8a80_0 .net "and_in1com", 0 0, L_0x1cb9160; 1 drivers
v0x18e8b00_0 .alias "in0", 0 0, v0x18e90c0_0;
v0x18e8b80_0 .alias "in1", 0 0, v0x18e9140_0;
v0x18e8c00_0 .net "nand_in0ncom", 0 0, L_0x1cb9330; 1 drivers
v0x18e8c80_0 .net "nand_in1com", 0 0, L_0x1cb9080; 1 drivers
v0x18e8d00_0 .net "ncom", 0 0, L_0x1cb9270; 1 drivers
v0x18e8d80_0 .net "nor_wire", 0 0, L_0x1cb9570; 1 drivers
v0x18e8e50_0 .alias "result", 0 0, v0x18ecfb0_0;
v0x18e8f20_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18e6260 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18e6170;
 .timescale -9 -12;
v0x18e8070_0 .alias "in0", 0 0, v0x18ecd20_0;
v0x18e8120_0 .alias "in1", 0 0, v0x18ed0c0_0;
v0x18e81d0_0 .alias "in2", 0 0, v0x18ece30_0;
v0x18e8280_0 .alias "in3", 0 0, v0x18ecfb0_0;
v0x18e8360_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18e8410_0 .alias "result", 0 0, v0x18ecb70_0;
v0x18e8490_0 .net "sel0", 0 0, L_0x1cbb830; 1 drivers
v0x18e8510_0 .net "sel1", 0 0, L_0x1cbb8f0; 1 drivers
v0x18e8590_0 .net "sel2", 0 0, L_0x1cbba20; 1 drivers
v0x18e8640_0 .net "w0", 0 0, L_0x1cb9ed0; 1 drivers
v0x18e8720_0 .net "w1", 0 0, L_0x1cba650; 1 drivers
v0x18e87a0_0 .net "w2", 0 0, L_0x1cbaea0; 1 drivers
S_0x18e7920 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18e6260;
 .timescale -9 -12;
L_0x1cb9840/d .functor NAND 1, L_0x1cb8270, L_0x1cbb830, C4<1>, C4<1>;
L_0x1cb9840 .delay (20000,20000,20000) L_0x1cb9840/d;
L_0x1cb9920/d .functor NOT 1, L_0x1cb9840, C4<0>, C4<0>, C4<0>;
L_0x1cb9920 .delay (10000,10000,10000) L_0x1cb9920/d;
L_0x1cb9a30/d .functor NOT 1, L_0x1cbb830, C4<0>, C4<0>, C4<0>;
L_0x1cb9a30 .delay (10000,10000,10000) L_0x1cb9a30/d;
L_0x1cb9b80/d .functor NAND 1, L_0x1cb7570, L_0x1cb9a30, C4<1>, C4<1>;
L_0x1cb9b80 .delay (20000,20000,20000) L_0x1cb9b80/d;
L_0x1cb9c40/d .functor NOT 1, L_0x1cb9b80, C4<0>, C4<0>, C4<0>;
L_0x1cb9c40 .delay (10000,10000,10000) L_0x1cb9c40/d;
L_0x1cb9d30/d .functor NOR 1, L_0x1cb9c40, L_0x1cb9920, C4<0>, C4<0>;
L_0x1cb9d30 .delay (20000,20000,20000) L_0x1cb9d30/d;
L_0x1cb9ed0/d .functor NOT 1, L_0x1cb9d30, C4<0>, C4<0>, C4<0>;
L_0x1cb9ed0 .delay (10000,10000,10000) L_0x1cb9ed0/d;
v0x18e7a10_0 .net "and_in0ncom", 0 0, L_0x1cb9c40; 1 drivers
v0x18e7ad0_0 .net "and_in1com", 0 0, L_0x1cb9920; 1 drivers
v0x18e7b70_0 .alias "in0", 0 0, v0x18ecd20_0;
v0x18e7c10_0 .alias "in1", 0 0, v0x18ed0c0_0;
v0x18e7c90_0 .net "nand_in0ncom", 0 0, L_0x1cb9b80; 1 drivers
v0x18e7d30_0 .net "nand_in1com", 0 0, L_0x1cb9840; 1 drivers
v0x18e7dd0_0 .net "ncom", 0 0, L_0x1cb9a30; 1 drivers
v0x18e7e70_0 .net "nor_wire", 0 0, L_0x1cb9d30; 1 drivers
v0x18e7f10_0 .alias "result", 0 0, v0x18e8640_0;
v0x18e7f90_0 .alias "sel0", 0 0, v0x18e8490_0;
S_0x18e71d0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18e6260;
 .timescale -9 -12;
L_0x1cba000/d .functor NAND 1, L_0x1cb9710, L_0x1cbb830, C4<1>, C4<1>;
L_0x1cba000 .delay (20000,20000,20000) L_0x1cba000/d;
L_0x1cba0e0/d .functor NOT 1, L_0x1cba000, C4<0>, C4<0>, C4<0>;
L_0x1cba0e0 .delay (10000,10000,10000) L_0x1cba0e0/d;
L_0x1cba1f0/d .functor NOT 1, L_0x1cbb830, C4<0>, C4<0>, C4<0>;
L_0x1cba1f0 .delay (10000,10000,10000) L_0x1cba1f0/d;
L_0x1cba2b0/d .functor NAND 1, L_0x1cb8cd0, L_0x1cba1f0, C4<1>, C4<1>;
L_0x1cba2b0 .delay (20000,20000,20000) L_0x1cba2b0/d;
L_0x1cba3c0/d .functor NOT 1, L_0x1cba2b0, C4<0>, C4<0>, C4<0>;
L_0x1cba3c0 .delay (10000,10000,10000) L_0x1cba3c0/d;
L_0x1cba4b0/d .functor NOR 1, L_0x1cba3c0, L_0x1cba0e0, C4<0>, C4<0>;
L_0x1cba4b0 .delay (20000,20000,20000) L_0x1cba4b0/d;
L_0x1cba650/d .functor NOT 1, L_0x1cba4b0, C4<0>, C4<0>, C4<0>;
L_0x1cba650 .delay (10000,10000,10000) L_0x1cba650/d;
v0x18e72c0_0 .net "and_in0ncom", 0 0, L_0x1cba3c0; 1 drivers
v0x18e7380_0 .net "and_in1com", 0 0, L_0x1cba0e0; 1 drivers
v0x18e7420_0 .alias "in0", 0 0, v0x18ece30_0;
v0x18e74c0_0 .alias "in1", 0 0, v0x18ecfb0_0;
v0x18e7540_0 .net "nand_in0ncom", 0 0, L_0x1cba2b0; 1 drivers
v0x18e75e0_0 .net "nand_in1com", 0 0, L_0x1cba000; 1 drivers
v0x18e7680_0 .net "ncom", 0 0, L_0x1cba1f0; 1 drivers
v0x18e7720_0 .net "nor_wire", 0 0, L_0x1cba4b0; 1 drivers
v0x18e77c0_0 .alias "result", 0 0, v0x18e8720_0;
v0x18e7840_0 .alias "sel0", 0 0, v0x18e8490_0;
S_0x18e6a80 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18e6260;
 .timescale -9 -12;
L_0x1cba780/d .functor NAND 1, L_0x1cba650, L_0x1cbb8f0, C4<1>, C4<1>;
L_0x1cba780 .delay (20000,20000,20000) L_0x1cba780/d;
L_0x1cba8f0/d .functor NOT 1, L_0x1cba780, C4<0>, C4<0>, C4<0>;
L_0x1cba8f0 .delay (10000,10000,10000) L_0x1cba8f0/d;
L_0x1cbaa00/d .functor NOT 1, L_0x1cbb8f0, C4<0>, C4<0>, C4<0>;
L_0x1cbaa00 .delay (10000,10000,10000) L_0x1cbaa00/d;
L_0x1cbaac0/d .functor NAND 1, L_0x1cb9ed0, L_0x1cbaa00, C4<1>, C4<1>;
L_0x1cbaac0 .delay (20000,20000,20000) L_0x1cbaac0/d;
L_0x1cbac10/d .functor NOT 1, L_0x1cbaac0, C4<0>, C4<0>, C4<0>;
L_0x1cbac10 .delay (10000,10000,10000) L_0x1cbac10/d;
L_0x1cbad00/d .functor NOR 1, L_0x1cbac10, L_0x1cba8f0, C4<0>, C4<0>;
L_0x1cbad00 .delay (20000,20000,20000) L_0x1cbad00/d;
L_0x1cbaea0/d .functor NOT 1, L_0x1cbad00, C4<0>, C4<0>, C4<0>;
L_0x1cbaea0 .delay (10000,10000,10000) L_0x1cbaea0/d;
v0x18e6b70_0 .net "and_in0ncom", 0 0, L_0x1cbac10; 1 drivers
v0x18e6c30_0 .net "and_in1com", 0 0, L_0x1cba8f0; 1 drivers
v0x18e6cd0_0 .alias "in0", 0 0, v0x18e8640_0;
v0x18e6d70_0 .alias "in1", 0 0, v0x18e8720_0;
v0x18e6df0_0 .net "nand_in0ncom", 0 0, L_0x1cbaac0; 1 drivers
v0x18e6e90_0 .net "nand_in1com", 0 0, L_0x1cba780; 1 drivers
v0x18e6f30_0 .net "ncom", 0 0, L_0x1cbaa00; 1 drivers
v0x18e6fd0_0 .net "nor_wire", 0 0, L_0x1cbad00; 1 drivers
v0x18e7070_0 .alias "result", 0 0, v0x18e87a0_0;
v0x18e70f0_0 .alias "sel0", 0 0, v0x18e8510_0;
S_0x18e6350 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18e6260;
 .timescale -9 -12;
L_0x1cbafd0/d .functor NAND 1, C4<0>, L_0x1cbba20, C4<1>, C4<1>;
L_0x1cbafd0 .delay (20000,20000,20000) L_0x1cbafd0/d;
L_0x1cbb150/d .functor NOT 1, L_0x1cbafd0, C4<0>, C4<0>, C4<0>;
L_0x1cbb150 .delay (10000,10000,10000) L_0x1cbb150/d;
L_0x1cbb260/d .functor NOT 1, L_0x1cbba20, C4<0>, C4<0>, C4<0>;
L_0x1cbb260 .delay (10000,10000,10000) L_0x1cbb260/d;
L_0x1cbb320/d .functor NAND 1, L_0x1cbaea0, L_0x1cbb260, C4<1>, C4<1>;
L_0x1cbb320 .delay (20000,20000,20000) L_0x1cbb320/d;
L_0x1cbb470/d .functor NOT 1, L_0x1cbb320, C4<0>, C4<0>, C4<0>;
L_0x1cbb470 .delay (10000,10000,10000) L_0x1cbb470/d;
L_0x1cbb560/d .functor NOR 1, L_0x1cbb470, L_0x1cbb150, C4<0>, C4<0>;
L_0x1cbb560 .delay (20000,20000,20000) L_0x1cbb560/d;
L_0x1cbb700/d .functor NOT 1, L_0x1cbb560, C4<0>, C4<0>, C4<0>;
L_0x1cbb700 .delay (10000,10000,10000) L_0x1cbb700/d;
v0x18e6440_0 .net "and_in0ncom", 0 0, L_0x1cbb470; 1 drivers
v0x18e64c0_0 .net "and_in1com", 0 0, L_0x1cbb150; 1 drivers
v0x18e6560_0 .alias "in0", 0 0, v0x18e87a0_0;
v0x18e6600_0 .alias "in1", 0 0, v0x18e8360_0;
v0x18e6680_0 .net "nand_in0ncom", 0 0, L_0x1cbb320; 1 drivers
v0x18e6720_0 .net "nand_in1com", 0 0, L_0x1cbafd0; 1 drivers
v0x18e6800_0 .net "ncom", 0 0, L_0x1cbb260; 1 drivers
v0x18e68a0_0 .net "nor_wire", 0 0, L_0x1cbb560; 1 drivers
v0x18e6940_0 .alias "result", 0 0, v0x18ecb70_0;
v0x18e69e0_0 .alias "sel0", 0 0, v0x18e8590_0;
S_0x18df690 .scope generate, "ALU32[6]" "ALU32[6]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18de7f8 .param/l "i" 2 105, +C4<0110>;
S_0x18df7c0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18df690;
 .timescale -9 -12;
L_0x1cbbf90/d .functor NOT 1, L_0x1cc1560, C4<0>, C4<0>, C4<0>;
L_0x1cbbf90 .delay (10000,10000,10000) L_0x1cbbf90/d;
v0x18e5540_0 .net "carryin", 0 0, L_0x1cc1710; 1 drivers
v0x18e55e0_0 .net "carryout", 0 0, L_0x1cbd290; 1 drivers
v0x18e5660_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18e56e0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18e5760_0 .net "notB", 0 0, L_0x1cbbf90; 1 drivers
v0x18e57e0_0 .net "operandA", 0 0, L_0x1cc14c0; 1 drivers
v0x18e5860_0 .net "operandB", 0 0, L_0x1cc1560; 1 drivers
v0x18e5970_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18e59f0_0 .net "result", 0 0, L_0x1cc0d40; 1 drivers
v0x18e5ac0_0 .net "trueB", 0 0, L_0x1cbc2f0; 1 drivers
v0x18e5ba0_0 .net "wAddSub", 0 0, L_0x1cbcc70; 1 drivers
v0x18e5cb0_0 .net "wNandAnd", 0 0, L_0x1cbe310; 1 drivers
v0x18e5e30_0 .net "wNorOr", 0 0, L_0x1cbed50; 1 drivers
v0x18e5f40_0 .net "wXor", 0 0, L_0x1cbd8b0; 1 drivers
L_0x1cc0e70 .part v0x19172a0_0, 0, 1;
L_0x1cc0f30 .part v0x19172a0_0, 1, 1;
L_0x1cc1060 .part v0x19172a0_0, 2, 1;
S_0x18e4d70 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18df7c0;
 .timescale -9 -12;
L_0x18e9d50/d .functor NAND 1, L_0x1cbbf90, v0x1917220_0, C4<1>, C4<1>;
L_0x18e9d50 .delay (20000,20000,20000) L_0x18e9d50/d;
L_0x18e8300/d .functor NOT 1, L_0x18e9d50, C4<0>, C4<0>, C4<0>;
L_0x18e8300 .delay (10000,10000,10000) L_0x18e8300/d;
L_0x18f7850/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x18f7850 .delay (10000,10000,10000) L_0x18f7850/d;
L_0x18fc780/d .functor NAND 1, L_0x1cc1560, L_0x18f7850, C4<1>, C4<1>;
L_0x18fc780 .delay (20000,20000,20000) L_0x18fc780/d;
L_0x1cbc080/d .functor NOT 1, L_0x18fc780, C4<0>, C4<0>, C4<0>;
L_0x1cbc080 .delay (10000,10000,10000) L_0x1cbc080/d;
L_0x1cbc170/d .functor NOR 1, L_0x1cbc080, L_0x18e8300, C4<0>, C4<0>;
L_0x1cbc170 .delay (20000,20000,20000) L_0x1cbc170/d;
L_0x1cbc2f0/d .functor NOT 1, L_0x1cbc170, C4<0>, C4<0>, C4<0>;
L_0x1cbc2f0 .delay (10000,10000,10000) L_0x1cbc2f0/d;
v0x18e4e60_0 .net "and_in0ncom", 0 0, L_0x1cbc080; 1 drivers
v0x18e4f20_0 .net "and_in1com", 0 0, L_0x18e8300; 1 drivers
v0x18e4fc0_0 .alias "in0", 0 0, v0x18e5860_0;
v0x18e5040_0 .alias "in1", 0 0, v0x18e5760_0;
v0x18e50c0_0 .net "nand_in0ncom", 0 0, L_0x18fc780; 1 drivers
v0x18e5160_0 .net "nand_in1com", 0 0, L_0x18e9d50; 1 drivers
v0x18e5200_0 .net "ncom", 0 0, L_0x18f7850; 1 drivers
v0x18e52a0_0 .net "nor_wire", 0 0, L_0x1cbc170; 1 drivers
v0x18e5390_0 .alias "result", 0 0, v0x18e5ac0_0;
v0x18e5460_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18e3a80 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18df7c0;
 .timescale -9 -12;
L_0x1cbcd60/d .functor NAND 1, L_0x1cc14c0, L_0x1cbc2f0, C4<1>, C4<1>;
L_0x1cbcd60 .delay (20000,20000,20000) L_0x1cbcd60/d;
L_0x1cbced0/d .functor NOT 1, L_0x1cbcd60, C4<0>, C4<0>, C4<0>;
L_0x1cbced0 .delay (10000,10000,10000) L_0x1cbced0/d;
L_0x1cbcfc0/d .functor NAND 1, L_0x1cc1710, L_0x1cbc790, C4<1>, C4<1>;
L_0x1cbcfc0 .delay (20000,20000,20000) L_0x1cbcfc0/d;
L_0x1cbd060/d .functor NOT 1, L_0x1cbcfc0, C4<0>, C4<0>, C4<0>;
L_0x1cbd060 .delay (10000,10000,10000) L_0x1cbd060/d;
L_0x1cbd150/d .functor NOR 1, L_0x1cbd060, L_0x1cbced0, C4<0>, C4<0>;
L_0x1cbd150 .delay (20000,20000,20000) L_0x1cbd150/d;
L_0x1cbd290/d .functor NOT 1, L_0x1cbd150, C4<0>, C4<0>, C4<0>;
L_0x1cbd290 .delay (10000,10000,10000) L_0x1cbd290/d;
v0x18e4660_0 .alias "a", 0 0, v0x18e57e0_0;
v0x18e4770_0 .net "and_ab", 0 0, L_0x1cbced0; 1 drivers
v0x18e4810_0 .net "and_xor_ab_c", 0 0, L_0x1cbd060; 1 drivers
v0x18e48b0_0 .alias "b", 0 0, v0x18e5ac0_0;
v0x18e4930_0 .alias "carryin", 0 0, v0x18e5540_0;
v0x18e49b0_0 .alias "carryout", 0 0, v0x18e55e0_0;
v0x18e4a70_0 .net "nand_ab", 0 0, L_0x1cbcd60; 1 drivers
v0x18e4af0_0 .net "nand_xor_ab_c", 0 0, L_0x1cbcfc0; 1 drivers
v0x18e4b70_0 .net "nco", 0 0, L_0x1cbd150; 1 drivers
v0x18e4c10_0 .alias "sum", 0 0, v0x18e5ba0_0;
v0x18e4cf0_0 .net "xor_ab", 0 0, L_0x1cbc790; 1 drivers
S_0x18e4110 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18e3a80;
 .timescale -9 -12;
L_0x1cbc420/d .functor NAND 1, L_0x1cc14c0, L_0x1cbc2f0, C4<1>, C4<1>;
L_0x1cbc420 .delay (20000,20000,20000) L_0x1cbc420/d;
L_0x1cbc4c0/d .functor NOR 1, L_0x1cc14c0, L_0x1cbc2f0, C4<0>, C4<0>;
L_0x1cbc4c0 .delay (20000,20000,20000) L_0x1cbc4c0/d;
L_0x1cbc560/d .functor NOT 1, L_0x1cbc4c0, C4<0>, C4<0>, C4<0>;
L_0x1cbc560 .delay (10000,10000,10000) L_0x1cbc560/d;
L_0x1cbc650/d .functor NAND 1, L_0x1cbc560, L_0x1cbc420, C4<1>, C4<1>;
L_0x1cbc650 .delay (20000,20000,20000) L_0x1cbc650/d;
L_0x1cbc790/d .functor NOT 1, L_0x1cbc650, C4<0>, C4<0>, C4<0>;
L_0x1cbc790 .delay (10000,10000,10000) L_0x1cbc790/d;
v0x18e4200_0 .alias "a", 0 0, v0x18e57e0_0;
v0x18e42a0_0 .alias "b", 0 0, v0x18e5ac0_0;
v0x18e4340_0 .net "nand_ab", 0 0, L_0x1cbc420; 1 drivers
v0x18e43e0_0 .net "nor_ab", 0 0, L_0x1cbc4c0; 1 drivers
v0x18e4460_0 .net "nxor_ab", 0 0, L_0x1cbc650; 1 drivers
v0x18e4500_0 .net "or_ab", 0 0, L_0x1cbc560; 1 drivers
v0x18e45e0_0 .alias "result", 0 0, v0x18e4cf0_0;
S_0x18e3b70 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18e3a80;
 .timescale -9 -12;
L_0x1cbc880/d .functor NAND 1, L_0x1cbc790, L_0x1cc1710, C4<1>, C4<1>;
L_0x1cbc880 .delay (20000,20000,20000) L_0x1cbc880/d;
L_0x1cbc9b0/d .functor NOR 1, L_0x1cbc790, L_0x1cc1710, C4<0>, C4<0>;
L_0x1cbc9b0 .delay (20000,20000,20000) L_0x1cbc9b0/d;
L_0x1cbcae0/d .functor NOT 1, L_0x1cbc9b0, C4<0>, C4<0>, C4<0>;
L_0x1cbcae0 .delay (10000,10000,10000) L_0x1cbcae0/d;
L_0x1cbcb80/d .functor NAND 1, L_0x1cbcae0, L_0x1cbc880, C4<1>, C4<1>;
L_0x1cbcb80 .delay (20000,20000,20000) L_0x1cbcb80/d;
L_0x1cbcc70/d .functor NOT 1, L_0x1cbcb80, C4<0>, C4<0>, C4<0>;
L_0x1cbcc70 .delay (10000,10000,10000) L_0x1cbcc70/d;
v0x18e3c60_0 .alias "a", 0 0, v0x18e4cf0_0;
v0x18e3d00_0 .alias "b", 0 0, v0x18e5540_0;
v0x18e3da0_0 .net "nand_ab", 0 0, L_0x1cbc880; 1 drivers
v0x18e3e40_0 .net "nor_ab", 0 0, L_0x1cbc9b0; 1 drivers
v0x18e3ec0_0 .net "nxor_ab", 0 0, L_0x1cbcb80; 1 drivers
v0x18e3f60_0 .net "or_ab", 0 0, L_0x1cbcae0; 1 drivers
v0x18e4040_0 .alias "result", 0 0, v0x18e5ba0_0;
S_0x18e3530 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18df7c0;
 .timescale -9 -12;
L_0x1cbd410/d .functor NAND 1, L_0x1cc14c0, L_0x1cc1560, C4<1>, C4<1>;
L_0x1cbd410 .delay (20000,20000,20000) L_0x1cbd410/d;
L_0x1cbd4f0/d .functor NOR 1, L_0x1cc14c0, L_0x1cc1560, C4<0>, C4<0>;
L_0x1cbd4f0 .delay (20000,20000,20000) L_0x1cbd4f0/d;
L_0x1cbd680/d .functor NOT 1, L_0x1cbd4f0, C4<0>, C4<0>, C4<0>;
L_0x1cbd680 .delay (10000,10000,10000) L_0x1cbd680/d;
L_0x1cbd770/d .functor NAND 1, L_0x1cbd680, L_0x1cbd410, C4<1>, C4<1>;
L_0x1cbd770 .delay (20000,20000,20000) L_0x1cbd770/d;
L_0x1cbd8b0/d .functor NOT 1, L_0x1cbd770, C4<0>, C4<0>, C4<0>;
L_0x1cbd8b0 .delay (10000,10000,10000) L_0x1cbd8b0/d;
v0x18e3620_0 .alias "a", 0 0, v0x18e57e0_0;
v0x18e36a0_0 .alias "b", 0 0, v0x18e5860_0;
v0x18e3770_0 .net "nand_ab", 0 0, L_0x1cbd410; 1 drivers
v0x18e37f0_0 .net "nor_ab", 0 0, L_0x1cbd4f0; 1 drivers
v0x18e3870_0 .net "nxor_ab", 0 0, L_0x1cbd770; 1 drivers
v0x18e38f0_0 .net "or_ab", 0 0, L_0x1cbd680; 1 drivers
v0x18e39b0_0 .alias "result", 0 0, v0x18e5f40_0;
S_0x18e2940 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18df7c0;
 .timescale -9 -12;
L_0x1cbda00/d .functor NAND 1, L_0x1cc14c0, L_0x1cc1560, C4<1>, C4<1>;
L_0x1cbda00 .delay (20000,20000,20000) L_0x1cbda00/d;
L_0x1cbdb50/d .functor NOT 1, L_0x1cbda00, C4<0>, C4<0>, C4<0>;
L_0x1cbdb50 .delay (10000,10000,10000) L_0x1cbdb50/d;
v0x18e31b0_0 .alias "a", 0 0, v0x18e57e0_0;
v0x18e3250_0 .net "and_ab", 0 0, L_0x1cbdb50; 1 drivers
v0x18e32d0_0 .alias "b", 0 0, v0x18e5860_0;
v0x18e3350_0 .net "nand_ab", 0 0, L_0x1cbda00; 1 drivers
v0x18e3430_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18e34b0_0 .alias "result", 0 0, v0x18e5cb0_0;
S_0x18e2a30 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18e2940;
 .timescale -9 -12;
L_0x1cbdc80/d .functor NAND 1, L_0x1cbdb50, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cbdc80 .delay (20000,20000,20000) L_0x1cbdc80/d;
L_0x1cbdd60/d .functor NOT 1, L_0x1cbdc80, C4<0>, C4<0>, C4<0>;
L_0x1cbdd60 .delay (10000,10000,10000) L_0x1cbdd60/d;
L_0x1cbde70/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cbde70 .delay (10000,10000,10000) L_0x1cbde70/d;
L_0x1cbdf30/d .functor NAND 1, L_0x1cbda00, L_0x1cbde70, C4<1>, C4<1>;
L_0x1cbdf30 .delay (20000,20000,20000) L_0x1cbdf30/d;
L_0x1cbe080/d .functor NOT 1, L_0x1cbdf30, C4<0>, C4<0>, C4<0>;
L_0x1cbe080 .delay (10000,10000,10000) L_0x1cbe080/d;
L_0x1cbe170/d .functor NOR 1, L_0x1cbe080, L_0x1cbdd60, C4<0>, C4<0>;
L_0x1cbe170 .delay (20000,20000,20000) L_0x1cbe170/d;
L_0x1cbe310/d .functor NOT 1, L_0x1cbe170, C4<0>, C4<0>, C4<0>;
L_0x1cbe310 .delay (10000,10000,10000) L_0x1cbe310/d;
v0x18e2b20_0 .net "and_in0ncom", 0 0, L_0x1cbe080; 1 drivers
v0x18e2ba0_0 .net "and_in1com", 0 0, L_0x1cbdd60; 1 drivers
v0x18e2c20_0 .alias "in0", 0 0, v0x18e3350_0;
v0x18e2cc0_0 .alias "in1", 0 0, v0x18e3250_0;
v0x18e2d40_0 .net "nand_in0ncom", 0 0, L_0x1cbdf30; 1 drivers
v0x18e2de0_0 .net "nand_in1com", 0 0, L_0x1cbdc80; 1 drivers
v0x18e2ec0_0 .net "ncom", 0 0, L_0x1cbde70; 1 drivers
v0x18e2f60_0 .net "nor_wire", 0 0, L_0x1cbe170; 1 drivers
v0x18e3000_0 .alias "result", 0 0, v0x18e5cb0_0;
v0x18e30d0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18e1ea0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18df7c0;
 .timescale -9 -12;
L_0x1cbe440/d .functor NOR 1, L_0x1cc14c0, L_0x1cc1560, C4<0>, C4<0>;
L_0x1cbe440 .delay (20000,20000,20000) L_0x1cbe440/d;
L_0x1cbe590/d .functor NOT 1, L_0x1cbe440, C4<0>, C4<0>, C4<0>;
L_0x1cbe590 .delay (10000,10000,10000) L_0x1cbe590/d;
v0x18e2620_0 .alias "a", 0 0, v0x18e57e0_0;
v0x18e26a0_0 .alias "b", 0 0, v0x18e5860_0;
v0x18e2740_0 .net "nor_ab", 0 0, L_0x1cbe440; 1 drivers
v0x18e27c0_0 .net "or_ab", 0 0, L_0x1cbe590; 1 drivers
v0x18e2840_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18e28c0_0 .alias "result", 0 0, v0x18e5e30_0;
S_0x18e1f90 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18e1ea0;
 .timescale -9 -12;
L_0x1cbe6c0/d .functor NAND 1, L_0x1cbe590, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cbe6c0 .delay (20000,20000,20000) L_0x1cbe6c0/d;
L_0x1cbe7a0/d .functor NOT 1, L_0x1cbe6c0, C4<0>, C4<0>, C4<0>;
L_0x1cbe7a0 .delay (10000,10000,10000) L_0x1cbe7a0/d;
L_0x1cbe8b0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cbe8b0 .delay (10000,10000,10000) L_0x1cbe8b0/d;
L_0x1cbe970/d .functor NAND 1, L_0x1cbe440, L_0x1cbe8b0, C4<1>, C4<1>;
L_0x1cbe970 .delay (20000,20000,20000) L_0x1cbe970/d;
L_0x1cbeac0/d .functor NOT 1, L_0x1cbe970, C4<0>, C4<0>, C4<0>;
L_0x1cbeac0 .delay (10000,10000,10000) L_0x1cbeac0/d;
L_0x1cbebb0/d .functor NOR 1, L_0x1cbeac0, L_0x1cbe7a0, C4<0>, C4<0>;
L_0x1cbebb0 .delay (20000,20000,20000) L_0x1cbebb0/d;
L_0x1cbed50/d .functor NOT 1, L_0x1cbebb0, C4<0>, C4<0>, C4<0>;
L_0x1cbed50 .delay (10000,10000,10000) L_0x1cbed50/d;
v0x18e2080_0 .net "and_in0ncom", 0 0, L_0x1cbeac0; 1 drivers
v0x18e2100_0 .net "and_in1com", 0 0, L_0x1cbe7a0; 1 drivers
v0x18e2180_0 .alias "in0", 0 0, v0x18e2740_0;
v0x18e2200_0 .alias "in1", 0 0, v0x18e27c0_0;
v0x18e2280_0 .net "nand_in0ncom", 0 0, L_0x1cbe970; 1 drivers
v0x18e2300_0 .net "nand_in1com", 0 0, L_0x1cbe6c0; 1 drivers
v0x18e2380_0 .net "ncom", 0 0, L_0x1cbe8b0; 1 drivers
v0x18e2400_0 .net "nor_wire", 0 0, L_0x1cbebb0; 1 drivers
v0x18e24d0_0 .alias "result", 0 0, v0x18e5e30_0;
v0x18e25a0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18df8b0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18df7c0;
 .timescale -9 -12;
v0x18e16f0_0 .alias "in0", 0 0, v0x18e5ba0_0;
v0x18e17a0_0 .alias "in1", 0 0, v0x18e5f40_0;
v0x18e1850_0 .alias "in2", 0 0, v0x18e5cb0_0;
v0x18e1900_0 .alias "in3", 0 0, v0x18e5e30_0;
v0x18e19e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18e1a90_0 .alias "result", 0 0, v0x18e59f0_0;
v0x18e1b10_0 .net "sel0", 0 0, L_0x1cc0e70; 1 drivers
v0x18e1b90_0 .net "sel1", 0 0, L_0x1cc0f30; 1 drivers
v0x18e1c10_0 .net "sel2", 0 0, L_0x1cc1060; 1 drivers
v0x18e1cc0_0 .net "w0", 0 0, L_0x1cbf510; 1 drivers
v0x18e1da0_0 .net "w1", 0 0, L_0x1cbfc90; 1 drivers
v0x18e1e20_0 .net "w2", 0 0, L_0x1cc04e0; 1 drivers
S_0x18e0f70 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18df8b0;
 .timescale -9 -12;
L_0x1cbee80/d .functor NAND 1, L_0x1cbd8b0, L_0x1cc0e70, C4<1>, C4<1>;
L_0x1cbee80 .delay (20000,20000,20000) L_0x1cbee80/d;
L_0x1cbef60/d .functor NOT 1, L_0x1cbee80, C4<0>, C4<0>, C4<0>;
L_0x1cbef60 .delay (10000,10000,10000) L_0x1cbef60/d;
L_0x1cbf070/d .functor NOT 1, L_0x1cc0e70, C4<0>, C4<0>, C4<0>;
L_0x1cbf070 .delay (10000,10000,10000) L_0x1cbf070/d;
L_0x1cbf1c0/d .functor NAND 1, L_0x1cbcc70, L_0x1cbf070, C4<1>, C4<1>;
L_0x1cbf1c0 .delay (20000,20000,20000) L_0x1cbf1c0/d;
L_0x1cbf280/d .functor NOT 1, L_0x1cbf1c0, C4<0>, C4<0>, C4<0>;
L_0x1cbf280 .delay (10000,10000,10000) L_0x1cbf280/d;
L_0x1cbf370/d .functor NOR 1, L_0x1cbf280, L_0x1cbef60, C4<0>, C4<0>;
L_0x1cbf370 .delay (20000,20000,20000) L_0x1cbf370/d;
L_0x1cbf510/d .functor NOT 1, L_0x1cbf370, C4<0>, C4<0>, C4<0>;
L_0x1cbf510 .delay (10000,10000,10000) L_0x1cbf510/d;
v0x18e1060_0 .net "and_in0ncom", 0 0, L_0x1cbf280; 1 drivers
v0x18e1120_0 .net "and_in1com", 0 0, L_0x1cbef60; 1 drivers
v0x18e11c0_0 .alias "in0", 0 0, v0x18e5ba0_0;
v0x18e1260_0 .alias "in1", 0 0, v0x18e5f40_0;
v0x18e12e0_0 .net "nand_in0ncom", 0 0, L_0x1cbf1c0; 1 drivers
v0x18e1380_0 .net "nand_in1com", 0 0, L_0x1cbee80; 1 drivers
v0x18e1420_0 .net "ncom", 0 0, L_0x1cbf070; 1 drivers
v0x18e14c0_0 .net "nor_wire", 0 0, L_0x1cbf370; 1 drivers
v0x18e1560_0 .alias "result", 0 0, v0x18e1cc0_0;
v0x18e15e0_0 .alias "sel0", 0 0, v0x18e1b10_0;
S_0x18e0820 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18df8b0;
 .timescale -9 -12;
L_0x1cbf640/d .functor NAND 1, L_0x1cbed50, L_0x1cc0e70, C4<1>, C4<1>;
L_0x1cbf640 .delay (20000,20000,20000) L_0x1cbf640/d;
L_0x1cbf720/d .functor NOT 1, L_0x1cbf640, C4<0>, C4<0>, C4<0>;
L_0x1cbf720 .delay (10000,10000,10000) L_0x1cbf720/d;
L_0x1cbf830/d .functor NOT 1, L_0x1cc0e70, C4<0>, C4<0>, C4<0>;
L_0x1cbf830 .delay (10000,10000,10000) L_0x1cbf830/d;
L_0x1cbf8f0/d .functor NAND 1, L_0x1cbe310, L_0x1cbf830, C4<1>, C4<1>;
L_0x1cbf8f0 .delay (20000,20000,20000) L_0x1cbf8f0/d;
L_0x1cbfa00/d .functor NOT 1, L_0x1cbf8f0, C4<0>, C4<0>, C4<0>;
L_0x1cbfa00 .delay (10000,10000,10000) L_0x1cbfa00/d;
L_0x1cbfaf0/d .functor NOR 1, L_0x1cbfa00, L_0x1cbf720, C4<0>, C4<0>;
L_0x1cbfaf0 .delay (20000,20000,20000) L_0x1cbfaf0/d;
L_0x1cbfc90/d .functor NOT 1, L_0x1cbfaf0, C4<0>, C4<0>, C4<0>;
L_0x1cbfc90 .delay (10000,10000,10000) L_0x1cbfc90/d;
v0x18e0910_0 .net "and_in0ncom", 0 0, L_0x1cbfa00; 1 drivers
v0x18e09d0_0 .net "and_in1com", 0 0, L_0x1cbf720; 1 drivers
v0x18e0a70_0 .alias "in0", 0 0, v0x18e5cb0_0;
v0x18e0b10_0 .alias "in1", 0 0, v0x18e5e30_0;
v0x18e0b90_0 .net "nand_in0ncom", 0 0, L_0x1cbf8f0; 1 drivers
v0x18e0c30_0 .net "nand_in1com", 0 0, L_0x1cbf640; 1 drivers
v0x18e0cd0_0 .net "ncom", 0 0, L_0x1cbf830; 1 drivers
v0x18e0d70_0 .net "nor_wire", 0 0, L_0x1cbfaf0; 1 drivers
v0x18e0e10_0 .alias "result", 0 0, v0x18e1da0_0;
v0x18e0e90_0 .alias "sel0", 0 0, v0x18e1b10_0;
S_0x18e00d0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18df8b0;
 .timescale -9 -12;
L_0x1cbfdc0/d .functor NAND 1, L_0x1cbfc90, L_0x1cc0f30, C4<1>, C4<1>;
L_0x1cbfdc0 .delay (20000,20000,20000) L_0x1cbfdc0/d;
L_0x1cbff30/d .functor NOT 1, L_0x1cbfdc0, C4<0>, C4<0>, C4<0>;
L_0x1cbff30 .delay (10000,10000,10000) L_0x1cbff30/d;
L_0x1cc0040/d .functor NOT 1, L_0x1cc0f30, C4<0>, C4<0>, C4<0>;
L_0x1cc0040 .delay (10000,10000,10000) L_0x1cc0040/d;
L_0x1cc0100/d .functor NAND 1, L_0x1cbf510, L_0x1cc0040, C4<1>, C4<1>;
L_0x1cc0100 .delay (20000,20000,20000) L_0x1cc0100/d;
L_0x1cc0250/d .functor NOT 1, L_0x1cc0100, C4<0>, C4<0>, C4<0>;
L_0x1cc0250 .delay (10000,10000,10000) L_0x1cc0250/d;
L_0x1cc0340/d .functor NOR 1, L_0x1cc0250, L_0x1cbff30, C4<0>, C4<0>;
L_0x1cc0340 .delay (20000,20000,20000) L_0x1cc0340/d;
L_0x1cc04e0/d .functor NOT 1, L_0x1cc0340, C4<0>, C4<0>, C4<0>;
L_0x1cc04e0 .delay (10000,10000,10000) L_0x1cc04e0/d;
v0x18e01c0_0 .net "and_in0ncom", 0 0, L_0x1cc0250; 1 drivers
v0x18e0280_0 .net "and_in1com", 0 0, L_0x1cbff30; 1 drivers
v0x18e0320_0 .alias "in0", 0 0, v0x18e1cc0_0;
v0x18e03c0_0 .alias "in1", 0 0, v0x18e1da0_0;
v0x18e0440_0 .net "nand_in0ncom", 0 0, L_0x1cc0100; 1 drivers
v0x18e04e0_0 .net "nand_in1com", 0 0, L_0x1cbfdc0; 1 drivers
v0x18e0580_0 .net "ncom", 0 0, L_0x1cc0040; 1 drivers
v0x18e0620_0 .net "nor_wire", 0 0, L_0x1cc0340; 1 drivers
v0x18e06c0_0 .alias "result", 0 0, v0x18e1e20_0;
v0x18e0740_0 .alias "sel0", 0 0, v0x18e1b90_0;
S_0x18df9a0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18df8b0;
 .timescale -9 -12;
L_0x1cc0610/d .functor NAND 1, C4<0>, L_0x1cc1060, C4<1>, C4<1>;
L_0x1cc0610 .delay (20000,20000,20000) L_0x1cc0610/d;
L_0x1cc0790/d .functor NOT 1, L_0x1cc0610, C4<0>, C4<0>, C4<0>;
L_0x1cc0790 .delay (10000,10000,10000) L_0x1cc0790/d;
L_0x1cc08a0/d .functor NOT 1, L_0x1cc1060, C4<0>, C4<0>, C4<0>;
L_0x1cc08a0 .delay (10000,10000,10000) L_0x1cc08a0/d;
L_0x1cc0960/d .functor NAND 1, L_0x1cc04e0, L_0x1cc08a0, C4<1>, C4<1>;
L_0x1cc0960 .delay (20000,20000,20000) L_0x1cc0960/d;
L_0x1cc0ab0/d .functor NOT 1, L_0x1cc0960, C4<0>, C4<0>, C4<0>;
L_0x1cc0ab0 .delay (10000,10000,10000) L_0x1cc0ab0/d;
L_0x1cc0ba0/d .functor NOR 1, L_0x1cc0ab0, L_0x1cc0790, C4<0>, C4<0>;
L_0x1cc0ba0 .delay (20000,20000,20000) L_0x1cc0ba0/d;
L_0x1cc0d40/d .functor NOT 1, L_0x1cc0ba0, C4<0>, C4<0>, C4<0>;
L_0x1cc0d40 .delay (10000,10000,10000) L_0x1cc0d40/d;
v0x18dfa90_0 .net "and_in0ncom", 0 0, L_0x1cc0ab0; 1 drivers
v0x18dfb10_0 .net "and_in1com", 0 0, L_0x1cc0790; 1 drivers
v0x18dfbb0_0 .alias "in0", 0 0, v0x18e1e20_0;
v0x18dfc50_0 .alias "in1", 0 0, v0x18e19e0_0;
v0x18dfcd0_0 .net "nand_in0ncom", 0 0, L_0x1cc0960; 1 drivers
v0x18dfd70_0 .net "nand_in1com", 0 0, L_0x1cc0610; 1 drivers
v0x18dfe50_0 .net "ncom", 0 0, L_0x1cc08a0; 1 drivers
v0x18dfef0_0 .net "nor_wire", 0 0, L_0x1cc0ba0; 1 drivers
v0x18dff90_0 .alias "result", 0 0, v0x18e59f0_0;
v0x18e0030_0 .alias "sel0", 0 0, v0x18e1c10_0;
S_0x18d8d30 .scope generate, "ALU32[7]" "ALU32[7]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18d7728 .param/l "i" 2 105, +C4<0111>;
S_0x18d8e60 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18d8d30;
 .timescale -9 -12;
L_0x1caaa10/d .functor NOT 1, L_0x1cc71e0, C4<0>, C4<0>, C4<0>;
L_0x1caaa10 .delay (10000,10000,10000) L_0x1caaa10/d;
v0x18deb90_0 .net "carryin", 0 0, L_0x1cc70d0; 1 drivers
v0x18dec30_0 .net "carryout", 0 0, L_0x1cc2f80; 1 drivers
v0x18decb0_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18ded30_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18dedb0_0 .net "notB", 0 0, L_0x1caaa10; 1 drivers
v0x18dee30_0 .net "operandA", 0 0, L_0x1cc17b0; 1 drivers
v0x18deeb0_0 .net "operandB", 0 0, L_0x1cc71e0; 1 drivers
v0x18defc0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18df040_0 .net "result", 0 0, L_0x1cc6a70; 1 drivers
v0x18df110_0 .net "trueB", 0 0, L_0x1cc1da0; 1 drivers
v0x18df1f0_0 .net "wAddSub", 0 0, L_0x1cc28c0; 1 drivers
v0x18df300_0 .net "wNandAnd", 0 0, L_0x1cc4040; 1 drivers
v0x18df480_0 .net "wNorOr", 0 0, L_0x1cc4a80; 1 drivers
v0x18df590_0 .net "wXor", 0 0, L_0x1cc35e0; 1 drivers
L_0x1cc6ba0 .part v0x19172a0_0, 0, 1;
L_0x1cc6c60 .part v0x19172a0_0, 1, 1;
L_0x1cc6d90 .part v0x19172a0_0, 2, 1;
S_0x18de380 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18d8e60;
 .timescale -9 -12;
L_0x1cb60f0/d .functor NAND 1, L_0x1caaa10, v0x1917220_0, C4<1>, C4<1>;
L_0x1cb60f0 .delay (20000,20000,20000) L_0x1cb60f0/d;
L_0x1cc18d0/d .functor NOT 1, L_0x1cb60f0, C4<0>, C4<0>, C4<0>;
L_0x1cc18d0 .delay (10000,10000,10000) L_0x1cc18d0/d;
L_0x1cc1990/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1cc1990 .delay (10000,10000,10000) L_0x1cc1990/d;
L_0x1cc1a50/d .functor NAND 1, L_0x1cc71e0, L_0x1cc1990, C4<1>, C4<1>;
L_0x1cc1a50 .delay (20000,20000,20000) L_0x1cc1a50/d;
L_0x1cc1b10/d .functor NOT 1, L_0x1cc1a50, C4<0>, C4<0>, C4<0>;
L_0x1cc1b10 .delay (10000,10000,10000) L_0x1cc1b10/d;
L_0x1cc1c00/d .functor NOR 1, L_0x1cc1b10, L_0x1cc18d0, C4<0>, C4<0>;
L_0x1cc1c00 .delay (20000,20000,20000) L_0x1cc1c00/d;
L_0x1cc1da0/d .functor NOT 1, L_0x1cc1c00, C4<0>, C4<0>, C4<0>;
L_0x1cc1da0 .delay (10000,10000,10000) L_0x1cc1da0/d;
v0x18de470_0 .net "and_in0ncom", 0 0, L_0x1cc1b10; 1 drivers
v0x18de530_0 .net "and_in1com", 0 0, L_0x1cc18d0; 1 drivers
v0x18de5d0_0 .alias "in0", 0 0, v0x18deeb0_0;
v0x18de650_0 .alias "in1", 0 0, v0x18dedb0_0;
v0x18de6d0_0 .net "nand_in0ncom", 0 0, L_0x1cc1a50; 1 drivers
v0x18de770_0 .net "nand_in1com", 0 0, L_0x1cb60f0; 1 drivers
v0x18de850_0 .net "ncom", 0 0, L_0x1cc1990; 1 drivers
v0x18de8f0_0 .net "nor_wire", 0 0, L_0x1cc1c00; 1 drivers
v0x18de9e0_0 .alias "result", 0 0, v0x18df110_0;
v0x18deab0_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18dd0f0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18d8e60;
 .timescale -9 -12;
L_0x1cc29d0/d .functor NAND 1, L_0x1cc17b0, L_0x1cc1da0, C4<1>, C4<1>;
L_0x1cc29d0 .delay (20000,20000,20000) L_0x1cc29d0/d;
L_0x1cc2b60/d .functor NOT 1, L_0x1cc29d0, C4<0>, C4<0>, C4<0>;
L_0x1cc2b60 .delay (10000,10000,10000) L_0x1cc2b60/d;
L_0x1cc2c50/d .functor NAND 1, L_0x1cc70d0, L_0x1cc2320, C4<1>, C4<1>;
L_0x1cc2c50 .delay (20000,20000,20000) L_0x1cc2c50/d;
L_0x1cc2d10/d .functor NOT 1, L_0x1cc2c50, C4<0>, C4<0>, C4<0>;
L_0x1cc2d10 .delay (10000,10000,10000) L_0x1cc2d10/d;
L_0x1cc2e20/d .functor NOR 1, L_0x1cc2d10, L_0x1cc2b60, C4<0>, C4<0>;
L_0x1cc2e20 .delay (20000,20000,20000) L_0x1cc2e20/d;
L_0x1cc2f80/d .functor NOT 1, L_0x1cc2e20, C4<0>, C4<0>, C4<0>;
L_0x1cc2f80 .delay (10000,10000,10000) L_0x1cc2f80/d;
v0x18ddcd0_0 .alias "a", 0 0, v0x18dee30_0;
v0x18ddde0_0 .net "and_ab", 0 0, L_0x1cc2b60; 1 drivers
v0x18dde80_0 .net "and_xor_ab_c", 0 0, L_0x1cc2d10; 1 drivers
v0x18ddf20_0 .alias "b", 0 0, v0x18df110_0;
v0x18ddfa0_0 .alias "carryin", 0 0, v0x18deb90_0;
v0x18de020_0 .alias "carryout", 0 0, v0x18dec30_0;
v0x18de0a0_0 .net "nand_ab", 0 0, L_0x1cc29d0; 1 drivers
v0x18de120_0 .net "nand_xor_ab_c", 0 0, L_0x1cc2c50; 1 drivers
v0x18de1a0_0 .net "nco", 0 0, L_0x1cc2e20; 1 drivers
v0x18de220_0 .alias "sum", 0 0, v0x18df1f0_0;
v0x18de300_0 .net "xor_ab", 0 0, L_0x1cc2320; 1 drivers
S_0x18dd780 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18dd0f0;
 .timescale -9 -12;
L_0x1cc1f10/d .functor NAND 1, L_0x1cc17b0, L_0x1cc1da0, C4<1>, C4<1>;
L_0x1cc1f10 .delay (20000,20000,20000) L_0x1cc1f10/d;
L_0x1cc1ff0/d .functor NOR 1, L_0x1cc17b0, L_0x1cc1da0, C4<0>, C4<0>;
L_0x1cc1ff0 .delay (20000,20000,20000) L_0x1cc1ff0/d;
L_0x1cc20b0/d .functor NOT 1, L_0x1cc1ff0, C4<0>, C4<0>, C4<0>;
L_0x1cc20b0 .delay (10000,10000,10000) L_0x1cc20b0/d;
L_0x1cc21c0/d .functor NAND 1, L_0x1cc20b0, L_0x1cc1f10, C4<1>, C4<1>;
L_0x1cc21c0 .delay (20000,20000,20000) L_0x1cc21c0/d;
L_0x1cc2320/d .functor NOT 1, L_0x1cc21c0, C4<0>, C4<0>, C4<0>;
L_0x1cc2320 .delay (10000,10000,10000) L_0x1cc2320/d;
v0x18dd870_0 .alias "a", 0 0, v0x18dee30_0;
v0x18dd910_0 .alias "b", 0 0, v0x18df110_0;
v0x18dd9b0_0 .net "nand_ab", 0 0, L_0x1cc1f10; 1 drivers
v0x18dda50_0 .net "nor_ab", 0 0, L_0x1cc1ff0; 1 drivers
v0x18ddad0_0 .net "nxor_ab", 0 0, L_0x1cc21c0; 1 drivers
v0x18ddb70_0 .net "or_ab", 0 0, L_0x1cc20b0; 1 drivers
v0x18ddc50_0 .alias "result", 0 0, v0x18de300_0;
S_0x18dd1e0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18dd0f0;
 .timescale -9 -12;
L_0x1cc2430/d .functor NAND 1, L_0x1cc2320, L_0x1cc70d0, C4<1>, C4<1>;
L_0x1cc2430 .delay (20000,20000,20000) L_0x1cc2430/d;
L_0x1cc25a0/d .functor NOR 1, L_0x1cc2320, L_0x1cc70d0, C4<0>, C4<0>;
L_0x1cc25a0 .delay (20000,20000,20000) L_0x1cc25a0/d;
L_0x1cc26f0/d .functor NOT 1, L_0x1cc25a0, C4<0>, C4<0>, C4<0>;
L_0x1cc26f0 .delay (10000,10000,10000) L_0x1cc26f0/d;
L_0x1cc27b0/d .functor NAND 1, L_0x1cc26f0, L_0x1cc2430, C4<1>, C4<1>;
L_0x1cc27b0 .delay (20000,20000,20000) L_0x1cc27b0/d;
L_0x1cc28c0/d .functor NOT 1, L_0x1cc27b0, C4<0>, C4<0>, C4<0>;
L_0x1cc28c0 .delay (10000,10000,10000) L_0x1cc28c0/d;
v0x18dd2d0_0 .alias "a", 0 0, v0x18de300_0;
v0x18dd370_0 .alias "b", 0 0, v0x18deb90_0;
v0x18dd410_0 .net "nand_ab", 0 0, L_0x1cc2430; 1 drivers
v0x18dd4b0_0 .net "nor_ab", 0 0, L_0x1cc25a0; 1 drivers
v0x18dd530_0 .net "nxor_ab", 0 0, L_0x1cc27b0; 1 drivers
v0x18dd5d0_0 .net "or_ab", 0 0, L_0x1cc26f0; 1 drivers
v0x18dd6b0_0 .alias "result", 0 0, v0x18df1f0_0;
S_0x18dcba0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18d8e60;
 .timescale -9 -12;
L_0x1cc3140/d .functor NAND 1, L_0x1cc17b0, L_0x1cc71e0, C4<1>, C4<1>;
L_0x1cc3140 .delay (20000,20000,20000) L_0x1cc3140/d;
L_0x1cc3220/d .functor NOR 1, L_0x1cc17b0, L_0x1cc71e0, C4<0>, C4<0>;
L_0x1cc3220 .delay (20000,20000,20000) L_0x1cc3220/d;
L_0x1cc33b0/d .functor NOT 1, L_0x1cc3220, C4<0>, C4<0>, C4<0>;
L_0x1cc33b0 .delay (10000,10000,10000) L_0x1cc33b0/d;
L_0x1cc34a0/d .functor NAND 1, L_0x1cc33b0, L_0x1cc3140, C4<1>, C4<1>;
L_0x1cc34a0 .delay (20000,20000,20000) L_0x1cc34a0/d;
L_0x1cc35e0/d .functor NOT 1, L_0x1cc34a0, C4<0>, C4<0>, C4<0>;
L_0x1cc35e0 .delay (10000,10000,10000) L_0x1cc35e0/d;
v0x18dcc90_0 .alias "a", 0 0, v0x18dee30_0;
v0x18dcd10_0 .alias "b", 0 0, v0x18deeb0_0;
v0x18dcde0_0 .net "nand_ab", 0 0, L_0x1cc3140; 1 drivers
v0x18dce60_0 .net "nor_ab", 0 0, L_0x1cc3220; 1 drivers
v0x18dcee0_0 .net "nxor_ab", 0 0, L_0x1cc34a0; 1 drivers
v0x18dcf60_0 .net "or_ab", 0 0, L_0x1cc33b0; 1 drivers
v0x18dd020_0 .alias "result", 0 0, v0x18df590_0;
S_0x18dbfb0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18d8e60;
 .timescale -9 -12;
L_0x1cc3730/d .functor NAND 1, L_0x1cc17b0, L_0x1cc71e0, C4<1>, C4<1>;
L_0x1cc3730 .delay (20000,20000,20000) L_0x1cc3730/d;
L_0x1cc3880/d .functor NOT 1, L_0x1cc3730, C4<0>, C4<0>, C4<0>;
L_0x1cc3880 .delay (10000,10000,10000) L_0x1cc3880/d;
v0x18dc820_0 .alias "a", 0 0, v0x18dee30_0;
v0x18dc8c0_0 .net "and_ab", 0 0, L_0x1cc3880; 1 drivers
v0x18dc940_0 .alias "b", 0 0, v0x18deeb0_0;
v0x18dc9c0_0 .net "nand_ab", 0 0, L_0x1cc3730; 1 drivers
v0x18dcaa0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18dcb20_0 .alias "result", 0 0, v0x18df300_0;
S_0x18dc0a0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18dbfb0;
 .timescale -9 -12;
L_0x1cc39b0/d .functor NAND 1, L_0x1cc3880, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cc39b0 .delay (20000,20000,20000) L_0x1cc39b0/d;
L_0x1cc3a90/d .functor NOT 1, L_0x1cc39b0, C4<0>, C4<0>, C4<0>;
L_0x1cc3a90 .delay (10000,10000,10000) L_0x1cc3a90/d;
L_0x1cc3ba0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cc3ba0 .delay (10000,10000,10000) L_0x1cc3ba0/d;
L_0x1cc3c60/d .functor NAND 1, L_0x1cc3730, L_0x1cc3ba0, C4<1>, C4<1>;
L_0x1cc3c60 .delay (20000,20000,20000) L_0x1cc3c60/d;
L_0x1cc3db0/d .functor NOT 1, L_0x1cc3c60, C4<0>, C4<0>, C4<0>;
L_0x1cc3db0 .delay (10000,10000,10000) L_0x1cc3db0/d;
L_0x1cc3ea0/d .functor NOR 1, L_0x1cc3db0, L_0x1cc3a90, C4<0>, C4<0>;
L_0x1cc3ea0 .delay (20000,20000,20000) L_0x1cc3ea0/d;
L_0x1cc4040/d .functor NOT 1, L_0x1cc3ea0, C4<0>, C4<0>, C4<0>;
L_0x1cc4040 .delay (10000,10000,10000) L_0x1cc4040/d;
v0x18dc190_0 .net "and_in0ncom", 0 0, L_0x1cc3db0; 1 drivers
v0x18dc210_0 .net "and_in1com", 0 0, L_0x1cc3a90; 1 drivers
v0x18dc290_0 .alias "in0", 0 0, v0x18dc9c0_0;
v0x18dc330_0 .alias "in1", 0 0, v0x18dc8c0_0;
v0x18dc3b0_0 .net "nand_in0ncom", 0 0, L_0x1cc3c60; 1 drivers
v0x18dc450_0 .net "nand_in1com", 0 0, L_0x1cc39b0; 1 drivers
v0x18dc530_0 .net "ncom", 0 0, L_0x1cc3ba0; 1 drivers
v0x18dc5d0_0 .net "nor_wire", 0 0, L_0x1cc3ea0; 1 drivers
v0x18dc670_0 .alias "result", 0 0, v0x18df300_0;
v0x18dc740_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18db510 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18d8e60;
 .timescale -9 -12;
L_0x1cc4170/d .functor NOR 1, L_0x1cc17b0, L_0x1cc71e0, C4<0>, C4<0>;
L_0x1cc4170 .delay (20000,20000,20000) L_0x1cc4170/d;
L_0x1cc42c0/d .functor NOT 1, L_0x1cc4170, C4<0>, C4<0>, C4<0>;
L_0x1cc42c0 .delay (10000,10000,10000) L_0x1cc42c0/d;
v0x18dbc90_0 .alias "a", 0 0, v0x18dee30_0;
v0x18dbd10_0 .alias "b", 0 0, v0x18deeb0_0;
v0x18dbdb0_0 .net "nor_ab", 0 0, L_0x1cc4170; 1 drivers
v0x18dbe30_0 .net "or_ab", 0 0, L_0x1cc42c0; 1 drivers
v0x18dbeb0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18dbf30_0 .alias "result", 0 0, v0x18df480_0;
S_0x18db600 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18db510;
 .timescale -9 -12;
L_0x1cc43f0/d .functor NAND 1, L_0x1cc42c0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cc43f0 .delay (20000,20000,20000) L_0x1cc43f0/d;
L_0x1cc44d0/d .functor NOT 1, L_0x1cc43f0, C4<0>, C4<0>, C4<0>;
L_0x1cc44d0 .delay (10000,10000,10000) L_0x1cc44d0/d;
L_0x1cc45e0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cc45e0 .delay (10000,10000,10000) L_0x1cc45e0/d;
L_0x1cc46a0/d .functor NAND 1, L_0x1cc4170, L_0x1cc45e0, C4<1>, C4<1>;
L_0x1cc46a0 .delay (20000,20000,20000) L_0x1cc46a0/d;
L_0x1cc47f0/d .functor NOT 1, L_0x1cc46a0, C4<0>, C4<0>, C4<0>;
L_0x1cc47f0 .delay (10000,10000,10000) L_0x1cc47f0/d;
L_0x1cc48e0/d .functor NOR 1, L_0x1cc47f0, L_0x1cc44d0, C4<0>, C4<0>;
L_0x1cc48e0 .delay (20000,20000,20000) L_0x1cc48e0/d;
L_0x1cc4a80/d .functor NOT 1, L_0x1cc48e0, C4<0>, C4<0>, C4<0>;
L_0x1cc4a80 .delay (10000,10000,10000) L_0x1cc4a80/d;
v0x18db6f0_0 .net "and_in0ncom", 0 0, L_0x1cc47f0; 1 drivers
v0x18db770_0 .net "and_in1com", 0 0, L_0x1cc44d0; 1 drivers
v0x18db7f0_0 .alias "in0", 0 0, v0x18dbdb0_0;
v0x18db870_0 .alias "in1", 0 0, v0x18dbe30_0;
v0x18db8f0_0 .net "nand_in0ncom", 0 0, L_0x1cc46a0; 1 drivers
v0x18db970_0 .net "nand_in1com", 0 0, L_0x1cc43f0; 1 drivers
v0x18db9f0_0 .net "ncom", 0 0, L_0x1cc45e0; 1 drivers
v0x18dba70_0 .net "nor_wire", 0 0, L_0x1cc48e0; 1 drivers
v0x18dbb40_0 .alias "result", 0 0, v0x18df480_0;
v0x18dbc10_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18d8f50 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18d8e60;
 .timescale -9 -12;
v0x18dad60_0 .alias "in0", 0 0, v0x18df1f0_0;
v0x18dae10_0 .alias "in1", 0 0, v0x18df590_0;
v0x18daec0_0 .alias "in2", 0 0, v0x18df300_0;
v0x18daf70_0 .alias "in3", 0 0, v0x18df480_0;
v0x18db050_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18db100_0 .alias "result", 0 0, v0x18df040_0;
v0x18db180_0 .net "sel0", 0 0, L_0x1cc6ba0; 1 drivers
v0x18db200_0 .net "sel1", 0 0, L_0x1cc6c60; 1 drivers
v0x18db280_0 .net "sel2", 0 0, L_0x1cc6d90; 1 drivers
v0x18db330_0 .net "w0", 0 0, L_0x1cc5240; 1 drivers
v0x18db410_0 .net "w1", 0 0, L_0x1cc59c0; 1 drivers
v0x18db490_0 .net "w2", 0 0, L_0x1cc6210; 1 drivers
S_0x18da610 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18d8f50;
 .timescale -9 -12;
L_0x1cc4bb0/d .functor NAND 1, L_0x1cc35e0, L_0x1cc6ba0, C4<1>, C4<1>;
L_0x1cc4bb0 .delay (20000,20000,20000) L_0x1cc4bb0/d;
L_0x1cc4c90/d .functor NOT 1, L_0x1cc4bb0, C4<0>, C4<0>, C4<0>;
L_0x1cc4c90 .delay (10000,10000,10000) L_0x1cc4c90/d;
L_0x1cc4da0/d .functor NOT 1, L_0x1cc6ba0, C4<0>, C4<0>, C4<0>;
L_0x1cc4da0 .delay (10000,10000,10000) L_0x1cc4da0/d;
L_0x1cc4ef0/d .functor NAND 1, L_0x1cc28c0, L_0x1cc4da0, C4<1>, C4<1>;
L_0x1cc4ef0 .delay (20000,20000,20000) L_0x1cc4ef0/d;
L_0x1cc4fb0/d .functor NOT 1, L_0x1cc4ef0, C4<0>, C4<0>, C4<0>;
L_0x1cc4fb0 .delay (10000,10000,10000) L_0x1cc4fb0/d;
L_0x1cc50a0/d .functor NOR 1, L_0x1cc4fb0, L_0x1cc4c90, C4<0>, C4<0>;
L_0x1cc50a0 .delay (20000,20000,20000) L_0x1cc50a0/d;
L_0x1cc5240/d .functor NOT 1, L_0x1cc50a0, C4<0>, C4<0>, C4<0>;
L_0x1cc5240 .delay (10000,10000,10000) L_0x1cc5240/d;
v0x18da700_0 .net "and_in0ncom", 0 0, L_0x1cc4fb0; 1 drivers
v0x18da7c0_0 .net "and_in1com", 0 0, L_0x1cc4c90; 1 drivers
v0x18da860_0 .alias "in0", 0 0, v0x18df1f0_0;
v0x18da900_0 .alias "in1", 0 0, v0x18df590_0;
v0x18da980_0 .net "nand_in0ncom", 0 0, L_0x1cc4ef0; 1 drivers
v0x18daa20_0 .net "nand_in1com", 0 0, L_0x1cc4bb0; 1 drivers
v0x18daac0_0 .net "ncom", 0 0, L_0x1cc4da0; 1 drivers
v0x18dab60_0 .net "nor_wire", 0 0, L_0x1cc50a0; 1 drivers
v0x18dac00_0 .alias "result", 0 0, v0x18db330_0;
v0x18dac80_0 .alias "sel0", 0 0, v0x18db180_0;
S_0x18d9ec0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18d8f50;
 .timescale -9 -12;
L_0x1cc5370/d .functor NAND 1, L_0x1cc4a80, L_0x1cc6ba0, C4<1>, C4<1>;
L_0x1cc5370 .delay (20000,20000,20000) L_0x1cc5370/d;
L_0x1cc5450/d .functor NOT 1, L_0x1cc5370, C4<0>, C4<0>, C4<0>;
L_0x1cc5450 .delay (10000,10000,10000) L_0x1cc5450/d;
L_0x1cc5560/d .functor NOT 1, L_0x1cc6ba0, C4<0>, C4<0>, C4<0>;
L_0x1cc5560 .delay (10000,10000,10000) L_0x1cc5560/d;
L_0x1cc5620/d .functor NAND 1, L_0x1cc4040, L_0x1cc5560, C4<1>, C4<1>;
L_0x1cc5620 .delay (20000,20000,20000) L_0x1cc5620/d;
L_0x1cc5730/d .functor NOT 1, L_0x1cc5620, C4<0>, C4<0>, C4<0>;
L_0x1cc5730 .delay (10000,10000,10000) L_0x1cc5730/d;
L_0x1cc5820/d .functor NOR 1, L_0x1cc5730, L_0x1cc5450, C4<0>, C4<0>;
L_0x1cc5820 .delay (20000,20000,20000) L_0x1cc5820/d;
L_0x1cc59c0/d .functor NOT 1, L_0x1cc5820, C4<0>, C4<0>, C4<0>;
L_0x1cc59c0 .delay (10000,10000,10000) L_0x1cc59c0/d;
v0x18d9fb0_0 .net "and_in0ncom", 0 0, L_0x1cc5730; 1 drivers
v0x18da070_0 .net "and_in1com", 0 0, L_0x1cc5450; 1 drivers
v0x18da110_0 .alias "in0", 0 0, v0x18df300_0;
v0x18da1b0_0 .alias "in1", 0 0, v0x18df480_0;
v0x18da230_0 .net "nand_in0ncom", 0 0, L_0x1cc5620; 1 drivers
v0x18da2d0_0 .net "nand_in1com", 0 0, L_0x1cc5370; 1 drivers
v0x18da370_0 .net "ncom", 0 0, L_0x1cc5560; 1 drivers
v0x18da410_0 .net "nor_wire", 0 0, L_0x1cc5820; 1 drivers
v0x18da4b0_0 .alias "result", 0 0, v0x18db410_0;
v0x18da530_0 .alias "sel0", 0 0, v0x18db180_0;
S_0x18d9770 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18d8f50;
 .timescale -9 -12;
L_0x1cc5af0/d .functor NAND 1, L_0x1cc59c0, L_0x1cc6c60, C4<1>, C4<1>;
L_0x1cc5af0 .delay (20000,20000,20000) L_0x1cc5af0/d;
L_0x1cc5c60/d .functor NOT 1, L_0x1cc5af0, C4<0>, C4<0>, C4<0>;
L_0x1cc5c60 .delay (10000,10000,10000) L_0x1cc5c60/d;
L_0x1cc5d70/d .functor NOT 1, L_0x1cc6c60, C4<0>, C4<0>, C4<0>;
L_0x1cc5d70 .delay (10000,10000,10000) L_0x1cc5d70/d;
L_0x1cc5e30/d .functor NAND 1, L_0x1cc5240, L_0x1cc5d70, C4<1>, C4<1>;
L_0x1cc5e30 .delay (20000,20000,20000) L_0x1cc5e30/d;
L_0x1cc5f80/d .functor NOT 1, L_0x1cc5e30, C4<0>, C4<0>, C4<0>;
L_0x1cc5f80 .delay (10000,10000,10000) L_0x1cc5f80/d;
L_0x1cc6070/d .functor NOR 1, L_0x1cc5f80, L_0x1cc5c60, C4<0>, C4<0>;
L_0x1cc6070 .delay (20000,20000,20000) L_0x1cc6070/d;
L_0x1cc6210/d .functor NOT 1, L_0x1cc6070, C4<0>, C4<0>, C4<0>;
L_0x1cc6210 .delay (10000,10000,10000) L_0x1cc6210/d;
v0x18d9860_0 .net "and_in0ncom", 0 0, L_0x1cc5f80; 1 drivers
v0x18d9920_0 .net "and_in1com", 0 0, L_0x1cc5c60; 1 drivers
v0x18d99c0_0 .alias "in0", 0 0, v0x18db330_0;
v0x18d9a60_0 .alias "in1", 0 0, v0x18db410_0;
v0x18d9ae0_0 .net "nand_in0ncom", 0 0, L_0x1cc5e30; 1 drivers
v0x18d9b80_0 .net "nand_in1com", 0 0, L_0x1cc5af0; 1 drivers
v0x18d9c20_0 .net "ncom", 0 0, L_0x1cc5d70; 1 drivers
v0x18d9cc0_0 .net "nor_wire", 0 0, L_0x1cc6070; 1 drivers
v0x18d9d60_0 .alias "result", 0 0, v0x18db490_0;
v0x18d9de0_0 .alias "sel0", 0 0, v0x18db200_0;
S_0x18d9040 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18d8f50;
 .timescale -9 -12;
L_0x1cc6340/d .functor NAND 1, C4<0>, L_0x1cc6d90, C4<1>, C4<1>;
L_0x1cc6340 .delay (20000,20000,20000) L_0x1cc6340/d;
L_0x1cc64c0/d .functor NOT 1, L_0x1cc6340, C4<0>, C4<0>, C4<0>;
L_0x1cc64c0 .delay (10000,10000,10000) L_0x1cc64c0/d;
L_0x1cc65d0/d .functor NOT 1, L_0x1cc6d90, C4<0>, C4<0>, C4<0>;
L_0x1cc65d0 .delay (10000,10000,10000) L_0x1cc65d0/d;
L_0x1cc6690/d .functor NAND 1, L_0x1cc6210, L_0x1cc65d0, C4<1>, C4<1>;
L_0x1cc6690 .delay (20000,20000,20000) L_0x1cc6690/d;
L_0x1cc67e0/d .functor NOT 1, L_0x1cc6690, C4<0>, C4<0>, C4<0>;
L_0x1cc67e0 .delay (10000,10000,10000) L_0x1cc67e0/d;
L_0x1cc68d0/d .functor NOR 1, L_0x1cc67e0, L_0x1cc64c0, C4<0>, C4<0>;
L_0x1cc68d0 .delay (20000,20000,20000) L_0x1cc68d0/d;
L_0x1cc6a70/d .functor NOT 1, L_0x1cc68d0, C4<0>, C4<0>, C4<0>;
L_0x1cc6a70 .delay (10000,10000,10000) L_0x1cc6a70/d;
v0x18d9130_0 .net "and_in0ncom", 0 0, L_0x1cc67e0; 1 drivers
v0x18d91b0_0 .net "and_in1com", 0 0, L_0x1cc64c0; 1 drivers
v0x18d9250_0 .alias "in0", 0 0, v0x18db490_0;
v0x18d92f0_0 .alias "in1", 0 0, v0x18db050_0;
v0x18d9370_0 .net "nand_in0ncom", 0 0, L_0x1cc6690; 1 drivers
v0x18d9410_0 .net "nand_in1com", 0 0, L_0x1cc6340; 1 drivers
v0x18d94f0_0 .net "ncom", 0 0, L_0x1cc65d0; 1 drivers
v0x18d9590_0 .net "nor_wire", 0 0, L_0x1cc68d0; 1 drivers
v0x18d9630_0 .alias "result", 0 0, v0x18df040_0;
v0x18d96d0_0 .alias "sel0", 0 0, v0x18db280_0;
S_0x18d23b0 .scope generate, "ALU32[8]" "ALU32[8]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18d0da8 .param/l "i" 2 105, +C4<01000>;
S_0x18d24e0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18d23b0;
 .timescale -9 -12;
L_0x1cc1850/d .functor NOT 1, L_0x1ccce70, C4<0>, C4<0>, C4<0>;
L_0x1cc1850 .delay (10000,10000,10000) L_0x1cc1850/d;
v0x18d8230_0 .net "carryin", 0 0, L_0x1cccf10; 1 drivers
v0x18d82d0_0 .net "carryout", 0 0, L_0x1cc8b50; 1 drivers
v0x18d8350_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18d83d0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18d8450_0 .net "notB", 0 0, L_0x1cc1850; 1 drivers
v0x18d84d0_0 .net "operandA", 0 0, L_0x1cccdd0; 1 drivers
v0x18d8550_0 .net "operandB", 0 0, L_0x1ccce70; 1 drivers
v0x18d8660_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18d86e0_0 .net "result", 0 0, L_0x1ccc640; 1 drivers
v0x18d87b0_0 .net "trueB", 0 0, L_0x1cc7990; 1 drivers
v0x18d8890_0 .net "wAddSub", 0 0, L_0x1cc84b0; 1 drivers
v0x18d89a0_0 .net "wNandAnd", 0 0, L_0x1cc9c10; 1 drivers
v0x18d8b20_0 .net "wNorOr", 0 0, L_0x1cca650; 1 drivers
v0x18d8c30_0 .net "wXor", 0 0, L_0x1cc91b0; 1 drivers
L_0x1ccc770 .part v0x19172a0_0, 0, 1;
L_0x1ccc830 .part v0x19172a0_0, 1, 1;
L_0x1ccc960 .part v0x19172a0_0, 2, 1;
S_0x18d7a60 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18d24e0;
 .timescale -9 -12;
L_0x1cc73e0/d .functor NAND 1, L_0x1cc1850, v0x1917220_0, C4<1>, C4<1>;
L_0x1cc73e0 .delay (20000,20000,20000) L_0x1cc73e0/d;
L_0x1cc74c0/d .functor NOT 1, L_0x1cc73e0, C4<0>, C4<0>, C4<0>;
L_0x1cc74c0 .delay (10000,10000,10000) L_0x1cc74c0/d;
L_0x1cc7580/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1cc7580 .delay (10000,10000,10000) L_0x1cc7580/d;
L_0x1cc7640/d .functor NAND 1, L_0x1ccce70, L_0x1cc7580, C4<1>, C4<1>;
L_0x1cc7640 .delay (20000,20000,20000) L_0x1cc7640/d;
L_0x1cc7700/d .functor NOT 1, L_0x1cc7640, C4<0>, C4<0>, C4<0>;
L_0x1cc7700 .delay (10000,10000,10000) L_0x1cc7700/d;
L_0x1cc77f0/d .functor NOR 1, L_0x1cc7700, L_0x1cc74c0, C4<0>, C4<0>;
L_0x1cc77f0 .delay (20000,20000,20000) L_0x1cc77f0/d;
L_0x1cc7990/d .functor NOT 1, L_0x1cc77f0, C4<0>, C4<0>, C4<0>;
L_0x1cc7990 .delay (10000,10000,10000) L_0x1cc7990/d;
v0x18d7b50_0 .net "and_in0ncom", 0 0, L_0x1cc7700; 1 drivers
v0x18d7c10_0 .net "and_in1com", 0 0, L_0x1cc74c0; 1 drivers
v0x18d7cb0_0 .alias "in0", 0 0, v0x18d8550_0;
v0x18d7d30_0 .alias "in1", 0 0, v0x18d8450_0;
v0x18d7db0_0 .net "nand_in0ncom", 0 0, L_0x1cc7640; 1 drivers
v0x18d7e50_0 .net "nand_in1com", 0 0, L_0x1cc73e0; 1 drivers
v0x18d7ef0_0 .net "ncom", 0 0, L_0x1cc7580; 1 drivers
v0x18d7f90_0 .net "nor_wire", 0 0, L_0x1cc77f0; 1 drivers
v0x18d8080_0 .alias "result", 0 0, v0x18d87b0_0;
v0x18d8150_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18d6770 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18d24e0;
 .timescale -9 -12;
L_0x1cc85c0/d .functor NAND 1, L_0x1cccdd0, L_0x1cc7990, C4<1>, C4<1>;
L_0x1cc85c0 .delay (20000,20000,20000) L_0x1cc85c0/d;
L_0x1cc8750/d .functor NOT 1, L_0x1cc85c0, C4<0>, C4<0>, C4<0>;
L_0x1cc8750 .delay (10000,10000,10000) L_0x1cc8750/d;
L_0x1cc8840/d .functor NAND 1, L_0x1cccf10, L_0x1cc7f10, C4<1>, C4<1>;
L_0x1cc8840 .delay (20000,20000,20000) L_0x1cc8840/d;
L_0x1cc8900/d .functor NOT 1, L_0x1cc8840, C4<0>, C4<0>, C4<0>;
L_0x1cc8900 .delay (10000,10000,10000) L_0x1cc8900/d;
L_0x1cc8a10/d .functor NOR 1, L_0x1cc8900, L_0x1cc8750, C4<0>, C4<0>;
L_0x1cc8a10 .delay (20000,20000,20000) L_0x1cc8a10/d;
L_0x1cc8b50/d .functor NOT 1, L_0x1cc8a10, C4<0>, C4<0>, C4<0>;
L_0x1cc8b50 .delay (10000,10000,10000) L_0x1cc8b50/d;
v0x18d7350_0 .alias "a", 0 0, v0x18d84d0_0;
v0x18d7460_0 .net "and_ab", 0 0, L_0x1cc8750; 1 drivers
v0x18d7500_0 .net "and_xor_ab_c", 0 0, L_0x1cc8900; 1 drivers
v0x18d75a0_0 .alias "b", 0 0, v0x18d87b0_0;
v0x18d7620_0 .alias "carryin", 0 0, v0x18d8230_0;
v0x18d76a0_0 .alias "carryout", 0 0, v0x18d82d0_0;
v0x18d7760_0 .net "nand_ab", 0 0, L_0x1cc85c0; 1 drivers
v0x18d77e0_0 .net "nand_xor_ab_c", 0 0, L_0x1cc8840; 1 drivers
v0x18d7860_0 .net "nco", 0 0, L_0x1cc8a10; 1 drivers
v0x18d7900_0 .alias "sum", 0 0, v0x18d8890_0;
v0x18d79e0_0 .net "xor_ab", 0 0, L_0x1cc7f10; 1 drivers
S_0x18d6e00 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18d6770;
 .timescale -9 -12;
L_0x1cc7b00/d .functor NAND 1, L_0x1cccdd0, L_0x1cc7990, C4<1>, C4<1>;
L_0x1cc7b00 .delay (20000,20000,20000) L_0x1cc7b00/d;
L_0x1cc7be0/d .functor NOR 1, L_0x1cccdd0, L_0x1cc7990, C4<0>, C4<0>;
L_0x1cc7be0 .delay (20000,20000,20000) L_0x1cc7be0/d;
L_0x1cc7ca0/d .functor NOT 1, L_0x1cc7be0, C4<0>, C4<0>, C4<0>;
L_0x1cc7ca0 .delay (10000,10000,10000) L_0x1cc7ca0/d;
L_0x1cc7db0/d .functor NAND 1, L_0x1cc7ca0, L_0x1cc7b00, C4<1>, C4<1>;
L_0x1cc7db0 .delay (20000,20000,20000) L_0x1cc7db0/d;
L_0x1cc7f10/d .functor NOT 1, L_0x1cc7db0, C4<0>, C4<0>, C4<0>;
L_0x1cc7f10 .delay (10000,10000,10000) L_0x1cc7f10/d;
v0x18d6ef0_0 .alias "a", 0 0, v0x18d84d0_0;
v0x18d6f90_0 .alias "b", 0 0, v0x18d87b0_0;
v0x18d7030_0 .net "nand_ab", 0 0, L_0x1cc7b00; 1 drivers
v0x18d70d0_0 .net "nor_ab", 0 0, L_0x1cc7be0; 1 drivers
v0x18d7150_0 .net "nxor_ab", 0 0, L_0x1cc7db0; 1 drivers
v0x18d71f0_0 .net "or_ab", 0 0, L_0x1cc7ca0; 1 drivers
v0x18d72d0_0 .alias "result", 0 0, v0x18d79e0_0;
S_0x18d6860 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18d6770;
 .timescale -9 -12;
L_0x1cc8020/d .functor NAND 1, L_0x1cc7f10, L_0x1cccf10, C4<1>, C4<1>;
L_0x1cc8020 .delay (20000,20000,20000) L_0x1cc8020/d;
L_0x1cc8190/d .functor NOR 1, L_0x1cc7f10, L_0x1cccf10, C4<0>, C4<0>;
L_0x1cc8190 .delay (20000,20000,20000) L_0x1cc8190/d;
L_0x1cc82e0/d .functor NOT 1, L_0x1cc8190, C4<0>, C4<0>, C4<0>;
L_0x1cc82e0 .delay (10000,10000,10000) L_0x1cc82e0/d;
L_0x1cc83a0/d .functor NAND 1, L_0x1cc82e0, L_0x1cc8020, C4<1>, C4<1>;
L_0x1cc83a0 .delay (20000,20000,20000) L_0x1cc83a0/d;
L_0x1cc84b0/d .functor NOT 1, L_0x1cc83a0, C4<0>, C4<0>, C4<0>;
L_0x1cc84b0 .delay (10000,10000,10000) L_0x1cc84b0/d;
v0x18d6950_0 .alias "a", 0 0, v0x18d79e0_0;
v0x18d69f0_0 .alias "b", 0 0, v0x18d8230_0;
v0x18d6a90_0 .net "nand_ab", 0 0, L_0x1cc8020; 1 drivers
v0x18d6b30_0 .net "nor_ab", 0 0, L_0x1cc8190; 1 drivers
v0x18d6bb0_0 .net "nxor_ab", 0 0, L_0x1cc83a0; 1 drivers
v0x18d6c50_0 .net "or_ab", 0 0, L_0x1cc82e0; 1 drivers
v0x18d6d30_0 .alias "result", 0 0, v0x18d8890_0;
S_0x18d6220 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18d24e0;
 .timescale -9 -12;
L_0x1cc8d10/d .functor NAND 1, L_0x1cccdd0, L_0x1ccce70, C4<1>, C4<1>;
L_0x1cc8d10 .delay (20000,20000,20000) L_0x1cc8d10/d;
L_0x1cc8df0/d .functor NOR 1, L_0x1cccdd0, L_0x1ccce70, C4<0>, C4<0>;
L_0x1cc8df0 .delay (20000,20000,20000) L_0x1cc8df0/d;
L_0x1cc8f80/d .functor NOT 1, L_0x1cc8df0, C4<0>, C4<0>, C4<0>;
L_0x1cc8f80 .delay (10000,10000,10000) L_0x1cc8f80/d;
L_0x1cc9070/d .functor NAND 1, L_0x1cc8f80, L_0x1cc8d10, C4<1>, C4<1>;
L_0x1cc9070 .delay (20000,20000,20000) L_0x1cc9070/d;
L_0x1cc91b0/d .functor NOT 1, L_0x1cc9070, C4<0>, C4<0>, C4<0>;
L_0x1cc91b0 .delay (10000,10000,10000) L_0x1cc91b0/d;
v0x18d6310_0 .alias "a", 0 0, v0x18d84d0_0;
v0x18d6390_0 .alias "b", 0 0, v0x18d8550_0;
v0x18d6460_0 .net "nand_ab", 0 0, L_0x1cc8d10; 1 drivers
v0x18d64e0_0 .net "nor_ab", 0 0, L_0x1cc8df0; 1 drivers
v0x18d6560_0 .net "nxor_ab", 0 0, L_0x1cc9070; 1 drivers
v0x18d65e0_0 .net "or_ab", 0 0, L_0x1cc8f80; 1 drivers
v0x18d66a0_0 .alias "result", 0 0, v0x18d8c30_0;
S_0x18d5630 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18d24e0;
 .timescale -9 -12;
L_0x1cc9300/d .functor NAND 1, L_0x1cccdd0, L_0x1ccce70, C4<1>, C4<1>;
L_0x1cc9300 .delay (20000,20000,20000) L_0x1cc9300/d;
L_0x1cc9450/d .functor NOT 1, L_0x1cc9300, C4<0>, C4<0>, C4<0>;
L_0x1cc9450 .delay (10000,10000,10000) L_0x1cc9450/d;
v0x18d5ea0_0 .alias "a", 0 0, v0x18d84d0_0;
v0x18d5f40_0 .net "and_ab", 0 0, L_0x1cc9450; 1 drivers
v0x18d5fc0_0 .alias "b", 0 0, v0x18d8550_0;
v0x18d6040_0 .net "nand_ab", 0 0, L_0x1cc9300; 1 drivers
v0x18d6120_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18d61a0_0 .alias "result", 0 0, v0x18d89a0_0;
S_0x18d5720 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18d5630;
 .timescale -9 -12;
L_0x1cc9580/d .functor NAND 1, L_0x1cc9450, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cc9580 .delay (20000,20000,20000) L_0x1cc9580/d;
L_0x1cc9660/d .functor NOT 1, L_0x1cc9580, C4<0>, C4<0>, C4<0>;
L_0x1cc9660 .delay (10000,10000,10000) L_0x1cc9660/d;
L_0x1cc9770/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cc9770 .delay (10000,10000,10000) L_0x1cc9770/d;
L_0x1cc9830/d .functor NAND 1, L_0x1cc9300, L_0x1cc9770, C4<1>, C4<1>;
L_0x1cc9830 .delay (20000,20000,20000) L_0x1cc9830/d;
L_0x1cc9980/d .functor NOT 1, L_0x1cc9830, C4<0>, C4<0>, C4<0>;
L_0x1cc9980 .delay (10000,10000,10000) L_0x1cc9980/d;
L_0x1cc9a70/d .functor NOR 1, L_0x1cc9980, L_0x1cc9660, C4<0>, C4<0>;
L_0x1cc9a70 .delay (20000,20000,20000) L_0x1cc9a70/d;
L_0x1cc9c10/d .functor NOT 1, L_0x1cc9a70, C4<0>, C4<0>, C4<0>;
L_0x1cc9c10 .delay (10000,10000,10000) L_0x1cc9c10/d;
v0x18d5810_0 .net "and_in0ncom", 0 0, L_0x1cc9980; 1 drivers
v0x18d5890_0 .net "and_in1com", 0 0, L_0x1cc9660; 1 drivers
v0x18d5910_0 .alias "in0", 0 0, v0x18d6040_0;
v0x18d59b0_0 .alias "in1", 0 0, v0x18d5f40_0;
v0x18d5a30_0 .net "nand_in0ncom", 0 0, L_0x1cc9830; 1 drivers
v0x18d5ad0_0 .net "nand_in1com", 0 0, L_0x1cc9580; 1 drivers
v0x18d5bb0_0 .net "ncom", 0 0, L_0x1cc9770; 1 drivers
v0x18d5c50_0 .net "nor_wire", 0 0, L_0x1cc9a70; 1 drivers
v0x18d5cf0_0 .alias "result", 0 0, v0x18d89a0_0;
v0x18d5dc0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18d4b90 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18d24e0;
 .timescale -9 -12;
L_0x1cc9d40/d .functor NOR 1, L_0x1cccdd0, L_0x1ccce70, C4<0>, C4<0>;
L_0x1cc9d40 .delay (20000,20000,20000) L_0x1cc9d40/d;
L_0x1cc9e90/d .functor NOT 1, L_0x1cc9d40, C4<0>, C4<0>, C4<0>;
L_0x1cc9e90 .delay (10000,10000,10000) L_0x1cc9e90/d;
v0x18d5310_0 .alias "a", 0 0, v0x18d84d0_0;
v0x18d5390_0 .alias "b", 0 0, v0x18d8550_0;
v0x18d5430_0 .net "nor_ab", 0 0, L_0x1cc9d40; 1 drivers
v0x18d54b0_0 .net "or_ab", 0 0, L_0x1cc9e90; 1 drivers
v0x18d5530_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18d55b0_0 .alias "result", 0 0, v0x18d8b20_0;
S_0x18d4c80 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18d4b90;
 .timescale -9 -12;
L_0x1cc9fc0/d .functor NAND 1, L_0x1cc9e90, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cc9fc0 .delay (20000,20000,20000) L_0x1cc9fc0/d;
L_0x1cca0a0/d .functor NOT 1, L_0x1cc9fc0, C4<0>, C4<0>, C4<0>;
L_0x1cca0a0 .delay (10000,10000,10000) L_0x1cca0a0/d;
L_0x1cca1b0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cca1b0 .delay (10000,10000,10000) L_0x1cca1b0/d;
L_0x1cca270/d .functor NAND 1, L_0x1cc9d40, L_0x1cca1b0, C4<1>, C4<1>;
L_0x1cca270 .delay (20000,20000,20000) L_0x1cca270/d;
L_0x1cca3c0/d .functor NOT 1, L_0x1cca270, C4<0>, C4<0>, C4<0>;
L_0x1cca3c0 .delay (10000,10000,10000) L_0x1cca3c0/d;
L_0x1cca4b0/d .functor NOR 1, L_0x1cca3c0, L_0x1cca0a0, C4<0>, C4<0>;
L_0x1cca4b0 .delay (20000,20000,20000) L_0x1cca4b0/d;
L_0x1cca650/d .functor NOT 1, L_0x1cca4b0, C4<0>, C4<0>, C4<0>;
L_0x1cca650 .delay (10000,10000,10000) L_0x1cca650/d;
v0x18d4d70_0 .net "and_in0ncom", 0 0, L_0x1cca3c0; 1 drivers
v0x18d4df0_0 .net "and_in1com", 0 0, L_0x1cca0a0; 1 drivers
v0x18d4e70_0 .alias "in0", 0 0, v0x18d5430_0;
v0x18d4ef0_0 .alias "in1", 0 0, v0x18d54b0_0;
v0x18d4f70_0 .net "nand_in0ncom", 0 0, L_0x1cca270; 1 drivers
v0x18d4ff0_0 .net "nand_in1com", 0 0, L_0x1cc9fc0; 1 drivers
v0x18d5070_0 .net "ncom", 0 0, L_0x1cca1b0; 1 drivers
v0x18d50f0_0 .net "nor_wire", 0 0, L_0x1cca4b0; 1 drivers
v0x18d51c0_0 .alias "result", 0 0, v0x18d8b20_0;
v0x18d5290_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18d25d0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18d24e0;
 .timescale -9 -12;
v0x18d43e0_0 .alias "in0", 0 0, v0x18d8890_0;
v0x18d4490_0 .alias "in1", 0 0, v0x18d8c30_0;
v0x18d4540_0 .alias "in2", 0 0, v0x18d89a0_0;
v0x18d45f0_0 .alias "in3", 0 0, v0x18d8b20_0;
v0x18d46d0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18d4780_0 .alias "result", 0 0, v0x18d86e0_0;
v0x18d4800_0 .net "sel0", 0 0, L_0x1ccc770; 1 drivers
v0x18d4880_0 .net "sel1", 0 0, L_0x1ccc830; 1 drivers
v0x18d4900_0 .net "sel2", 0 0, L_0x1ccc960; 1 drivers
v0x18d49b0_0 .net "w0", 0 0, L_0x1ccae10; 1 drivers
v0x18d4a90_0 .net "w1", 0 0, L_0x1ccb590; 1 drivers
v0x18d4b10_0 .net "w2", 0 0, L_0x1ccbde0; 1 drivers
S_0x18d3c90 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18d25d0;
 .timescale -9 -12;
L_0x1cca780/d .functor NAND 1, L_0x1cc91b0, L_0x1ccc770, C4<1>, C4<1>;
L_0x1cca780 .delay (20000,20000,20000) L_0x1cca780/d;
L_0x1cca860/d .functor NOT 1, L_0x1cca780, C4<0>, C4<0>, C4<0>;
L_0x1cca860 .delay (10000,10000,10000) L_0x1cca860/d;
L_0x1cca970/d .functor NOT 1, L_0x1ccc770, C4<0>, C4<0>, C4<0>;
L_0x1cca970 .delay (10000,10000,10000) L_0x1cca970/d;
L_0x1ccaac0/d .functor NAND 1, L_0x1cc84b0, L_0x1cca970, C4<1>, C4<1>;
L_0x1ccaac0 .delay (20000,20000,20000) L_0x1ccaac0/d;
L_0x1ccab80/d .functor NOT 1, L_0x1ccaac0, C4<0>, C4<0>, C4<0>;
L_0x1ccab80 .delay (10000,10000,10000) L_0x1ccab80/d;
L_0x1ccac70/d .functor NOR 1, L_0x1ccab80, L_0x1cca860, C4<0>, C4<0>;
L_0x1ccac70 .delay (20000,20000,20000) L_0x1ccac70/d;
L_0x1ccae10/d .functor NOT 1, L_0x1ccac70, C4<0>, C4<0>, C4<0>;
L_0x1ccae10 .delay (10000,10000,10000) L_0x1ccae10/d;
v0x18d3d80_0 .net "and_in0ncom", 0 0, L_0x1ccab80; 1 drivers
v0x18d3e40_0 .net "and_in1com", 0 0, L_0x1cca860; 1 drivers
v0x18d3ee0_0 .alias "in0", 0 0, v0x18d8890_0;
v0x18d3f80_0 .alias "in1", 0 0, v0x18d8c30_0;
v0x18d4000_0 .net "nand_in0ncom", 0 0, L_0x1ccaac0; 1 drivers
v0x18d40a0_0 .net "nand_in1com", 0 0, L_0x1cca780; 1 drivers
v0x18d4140_0 .net "ncom", 0 0, L_0x1cca970; 1 drivers
v0x18d41e0_0 .net "nor_wire", 0 0, L_0x1ccac70; 1 drivers
v0x18d4280_0 .alias "result", 0 0, v0x18d49b0_0;
v0x18d4300_0 .alias "sel0", 0 0, v0x18d4800_0;
S_0x18d3540 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18d25d0;
 .timescale -9 -12;
L_0x1ccaf40/d .functor NAND 1, L_0x1cca650, L_0x1ccc770, C4<1>, C4<1>;
L_0x1ccaf40 .delay (20000,20000,20000) L_0x1ccaf40/d;
L_0x1ccb020/d .functor NOT 1, L_0x1ccaf40, C4<0>, C4<0>, C4<0>;
L_0x1ccb020 .delay (10000,10000,10000) L_0x1ccb020/d;
L_0x1ccb130/d .functor NOT 1, L_0x1ccc770, C4<0>, C4<0>, C4<0>;
L_0x1ccb130 .delay (10000,10000,10000) L_0x1ccb130/d;
L_0x1ccb1f0/d .functor NAND 1, L_0x1cc9c10, L_0x1ccb130, C4<1>, C4<1>;
L_0x1ccb1f0 .delay (20000,20000,20000) L_0x1ccb1f0/d;
L_0x1ccb300/d .functor NOT 1, L_0x1ccb1f0, C4<0>, C4<0>, C4<0>;
L_0x1ccb300 .delay (10000,10000,10000) L_0x1ccb300/d;
L_0x1ccb3f0/d .functor NOR 1, L_0x1ccb300, L_0x1ccb020, C4<0>, C4<0>;
L_0x1ccb3f0 .delay (20000,20000,20000) L_0x1ccb3f0/d;
L_0x1ccb590/d .functor NOT 1, L_0x1ccb3f0, C4<0>, C4<0>, C4<0>;
L_0x1ccb590 .delay (10000,10000,10000) L_0x1ccb590/d;
v0x18d3630_0 .net "and_in0ncom", 0 0, L_0x1ccb300; 1 drivers
v0x18d36f0_0 .net "and_in1com", 0 0, L_0x1ccb020; 1 drivers
v0x18d3790_0 .alias "in0", 0 0, v0x18d89a0_0;
v0x18d3830_0 .alias "in1", 0 0, v0x18d8b20_0;
v0x18d38b0_0 .net "nand_in0ncom", 0 0, L_0x1ccb1f0; 1 drivers
v0x18d3950_0 .net "nand_in1com", 0 0, L_0x1ccaf40; 1 drivers
v0x18d39f0_0 .net "ncom", 0 0, L_0x1ccb130; 1 drivers
v0x18d3a90_0 .net "nor_wire", 0 0, L_0x1ccb3f0; 1 drivers
v0x18d3b30_0 .alias "result", 0 0, v0x18d4a90_0;
v0x18d3bb0_0 .alias "sel0", 0 0, v0x18d4800_0;
S_0x18d2df0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18d25d0;
 .timescale -9 -12;
L_0x1ccb6c0/d .functor NAND 1, L_0x1ccb590, L_0x1ccc830, C4<1>, C4<1>;
L_0x1ccb6c0 .delay (20000,20000,20000) L_0x1ccb6c0/d;
L_0x1ccb830/d .functor NOT 1, L_0x1ccb6c0, C4<0>, C4<0>, C4<0>;
L_0x1ccb830 .delay (10000,10000,10000) L_0x1ccb830/d;
L_0x1ccb940/d .functor NOT 1, L_0x1ccc830, C4<0>, C4<0>, C4<0>;
L_0x1ccb940 .delay (10000,10000,10000) L_0x1ccb940/d;
L_0x1ccba00/d .functor NAND 1, L_0x1ccae10, L_0x1ccb940, C4<1>, C4<1>;
L_0x1ccba00 .delay (20000,20000,20000) L_0x1ccba00/d;
L_0x1ccbb50/d .functor NOT 1, L_0x1ccba00, C4<0>, C4<0>, C4<0>;
L_0x1ccbb50 .delay (10000,10000,10000) L_0x1ccbb50/d;
L_0x1ccbc40/d .functor NOR 1, L_0x1ccbb50, L_0x1ccb830, C4<0>, C4<0>;
L_0x1ccbc40 .delay (20000,20000,20000) L_0x1ccbc40/d;
L_0x1ccbde0/d .functor NOT 1, L_0x1ccbc40, C4<0>, C4<0>, C4<0>;
L_0x1ccbde0 .delay (10000,10000,10000) L_0x1ccbde0/d;
v0x18d2ee0_0 .net "and_in0ncom", 0 0, L_0x1ccbb50; 1 drivers
v0x18d2fa0_0 .net "and_in1com", 0 0, L_0x1ccb830; 1 drivers
v0x18d3040_0 .alias "in0", 0 0, v0x18d49b0_0;
v0x18d30e0_0 .alias "in1", 0 0, v0x18d4a90_0;
v0x18d3160_0 .net "nand_in0ncom", 0 0, L_0x1ccba00; 1 drivers
v0x18d3200_0 .net "nand_in1com", 0 0, L_0x1ccb6c0; 1 drivers
v0x18d32a0_0 .net "ncom", 0 0, L_0x1ccb940; 1 drivers
v0x18d3340_0 .net "nor_wire", 0 0, L_0x1ccbc40; 1 drivers
v0x18d33e0_0 .alias "result", 0 0, v0x18d4b10_0;
v0x18d3460_0 .alias "sel0", 0 0, v0x18d4880_0;
S_0x18d26c0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18d25d0;
 .timescale -9 -12;
L_0x1ccbf10/d .functor NAND 1, C4<0>, L_0x1ccc960, C4<1>, C4<1>;
L_0x1ccbf10 .delay (20000,20000,20000) L_0x1ccbf10/d;
L_0x1ccc090/d .functor NOT 1, L_0x1ccbf10, C4<0>, C4<0>, C4<0>;
L_0x1ccc090 .delay (10000,10000,10000) L_0x1ccc090/d;
L_0x1ccc1a0/d .functor NOT 1, L_0x1ccc960, C4<0>, C4<0>, C4<0>;
L_0x1ccc1a0 .delay (10000,10000,10000) L_0x1ccc1a0/d;
L_0x1ccc260/d .functor NAND 1, L_0x1ccbde0, L_0x1ccc1a0, C4<1>, C4<1>;
L_0x1ccc260 .delay (20000,20000,20000) L_0x1ccc260/d;
L_0x1ccc3b0/d .functor NOT 1, L_0x1ccc260, C4<0>, C4<0>, C4<0>;
L_0x1ccc3b0 .delay (10000,10000,10000) L_0x1ccc3b0/d;
L_0x1ccc4a0/d .functor NOR 1, L_0x1ccc3b0, L_0x1ccc090, C4<0>, C4<0>;
L_0x1ccc4a0 .delay (20000,20000,20000) L_0x1ccc4a0/d;
L_0x1ccc640/d .functor NOT 1, L_0x1ccc4a0, C4<0>, C4<0>, C4<0>;
L_0x1ccc640 .delay (10000,10000,10000) L_0x1ccc640/d;
v0x18d27b0_0 .net "and_in0ncom", 0 0, L_0x1ccc3b0; 1 drivers
v0x18d2830_0 .net "and_in1com", 0 0, L_0x1ccc090; 1 drivers
v0x18d28d0_0 .alias "in0", 0 0, v0x18d4b10_0;
v0x18d2970_0 .alias "in1", 0 0, v0x18d46d0_0;
v0x18d29f0_0 .net "nand_in0ncom", 0 0, L_0x1ccc260; 1 drivers
v0x18d2a90_0 .net "nand_in1com", 0 0, L_0x1ccbf10; 1 drivers
v0x18d2b70_0 .net "ncom", 0 0, L_0x1ccc1a0; 1 drivers
v0x18d2c10_0 .net "nor_wire", 0 0, L_0x1ccc4a0; 1 drivers
v0x18d2cb0_0 .alias "result", 0 0, v0x18d86e0_0;
v0x18d2d50_0 .alias "sel0", 0 0, v0x18d4900_0;
S_0x18cba30 .scope generate, "ALU32[9]" "ALU32[9]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18ca428 .param/l "i" 2 105, +C4<01001>;
S_0x18cbb60 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18cba30;
 .timescale -9 -12;
L_0x1cc7320/d .functor NOT 1, L_0x1ccd260, C4<0>, C4<0>, C4<0>;
L_0x1cc7320 .delay (10000,10000,10000) L_0x1cc7320/d;
v0x18d18b0_0 .net "carryin", 0 0, L_0x1cd2b80; 1 drivers
v0x18d1950_0 .net "carryout", 0 0, L_0x1cce8c0; 1 drivers
v0x18d19d0_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18d1a50_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18d1ad0_0 .net "notB", 0 0, L_0x1cc7320; 1 drivers
v0x18d1b50_0 .net "operandA", 0 0, L_0x1ccd1c0; 1 drivers
v0x18d1bd0_0 .net "operandB", 0 0, L_0x1ccd260; 1 drivers
v0x18d1ce0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18d1d60_0 .net "result", 0 0, L_0x1cd23b0; 1 drivers
v0x18d1e30_0 .net "trueB", 0 0, L_0x1ccd700; 1 drivers
v0x18d1f10_0 .net "wAddSub", 0 0, L_0x1cce220; 1 drivers
v0x18d2020_0 .net "wNandAnd", 0 0, L_0x1ccf980; 1 drivers
v0x18d21a0_0 .net "wNorOr", 0 0, L_0x1cd03c0; 1 drivers
v0x18d22b0_0 .net "wXor", 0 0, L_0x1ccef20; 1 drivers
L_0x1cd24e0 .part v0x19172a0_0, 0, 1;
L_0x1cd25a0 .part v0x19172a0_0, 1, 1;
L_0x1cd26d0 .part v0x19172a0_0, 2, 1;
S_0x18d10e0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18cbb60;
 .timescale -9 -12;
L_0x1cb6460/d .functor NAND 1, L_0x1cc7320, v0x1917220_0, C4<1>, C4<1>;
L_0x1cb6460 .delay (20000,20000,20000) L_0x1cb6460/d;
L_0x1cc1360/d .functor NOT 1, L_0x1cb6460, C4<0>, C4<0>, C4<0>;
L_0x1cc1360 .delay (10000,10000,10000) L_0x1cc1360/d;
L_0x1ccd310/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1ccd310 .delay (10000,10000,10000) L_0x1ccd310/d;
L_0x1ccd3b0/d .functor NAND 1, L_0x1ccd260, L_0x1ccd310, C4<1>, C4<1>;
L_0x1ccd3b0 .delay (20000,20000,20000) L_0x1ccd3b0/d;
L_0x1ccd470/d .functor NOT 1, L_0x1ccd3b0, C4<0>, C4<0>, C4<0>;
L_0x1ccd470 .delay (10000,10000,10000) L_0x1ccd470/d;
L_0x1ccd560/d .functor NOR 1, L_0x1ccd470, L_0x1cc1360, C4<0>, C4<0>;
L_0x1ccd560 .delay (20000,20000,20000) L_0x1ccd560/d;
L_0x1ccd700/d .functor NOT 1, L_0x1ccd560, C4<0>, C4<0>, C4<0>;
L_0x1ccd700 .delay (10000,10000,10000) L_0x1ccd700/d;
v0x18d11d0_0 .net "and_in0ncom", 0 0, L_0x1ccd470; 1 drivers
v0x18d1290_0 .net "and_in1com", 0 0, L_0x1cc1360; 1 drivers
v0x18d1330_0 .alias "in0", 0 0, v0x18d1bd0_0;
v0x18d13b0_0 .alias "in1", 0 0, v0x18d1ad0_0;
v0x18d1430_0 .net "nand_in0ncom", 0 0, L_0x1ccd3b0; 1 drivers
v0x18d14d0_0 .net "nand_in1com", 0 0, L_0x1cb6460; 1 drivers
v0x18d1570_0 .net "ncom", 0 0, L_0x1ccd310; 1 drivers
v0x18d1610_0 .net "nor_wire", 0 0, L_0x1ccd560; 1 drivers
v0x18d1700_0 .alias "result", 0 0, v0x18d1e30_0;
v0x18d17d0_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18cfdf0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18cbb60;
 .timescale -9 -12;
L_0x1cce330/d .functor NAND 1, L_0x1ccd1c0, L_0x1ccd700, C4<1>, C4<1>;
L_0x1cce330 .delay (20000,20000,20000) L_0x1cce330/d;
L_0x1cce4c0/d .functor NOT 1, L_0x1cce330, C4<0>, C4<0>, C4<0>;
L_0x1cce4c0 .delay (10000,10000,10000) L_0x1cce4c0/d;
L_0x1cce5b0/d .functor NAND 1, L_0x1cd2b80, L_0x1ccdc80, C4<1>, C4<1>;
L_0x1cce5b0 .delay (20000,20000,20000) L_0x1cce5b0/d;
L_0x1cce670/d .functor NOT 1, L_0x1cce5b0, C4<0>, C4<0>, C4<0>;
L_0x1cce670 .delay (10000,10000,10000) L_0x1cce670/d;
L_0x1cce780/d .functor NOR 1, L_0x1cce670, L_0x1cce4c0, C4<0>, C4<0>;
L_0x1cce780 .delay (20000,20000,20000) L_0x1cce780/d;
L_0x1cce8c0/d .functor NOT 1, L_0x1cce780, C4<0>, C4<0>, C4<0>;
L_0x1cce8c0 .delay (10000,10000,10000) L_0x1cce8c0/d;
v0x18d09d0_0 .alias "a", 0 0, v0x18d1b50_0;
v0x18d0ae0_0 .net "and_ab", 0 0, L_0x1cce4c0; 1 drivers
v0x18d0b80_0 .net "and_xor_ab_c", 0 0, L_0x1cce670; 1 drivers
v0x18d0c20_0 .alias "b", 0 0, v0x18d1e30_0;
v0x18d0ca0_0 .alias "carryin", 0 0, v0x18d18b0_0;
v0x18d0d20_0 .alias "carryout", 0 0, v0x18d1950_0;
v0x18d0de0_0 .net "nand_ab", 0 0, L_0x1cce330; 1 drivers
v0x18d0e60_0 .net "nand_xor_ab_c", 0 0, L_0x1cce5b0; 1 drivers
v0x18d0ee0_0 .net "nco", 0 0, L_0x1cce780; 1 drivers
v0x18d0f80_0 .alias "sum", 0 0, v0x18d1f10_0;
v0x18d1060_0 .net "xor_ab", 0 0, L_0x1ccdc80; 1 drivers
S_0x18d0480 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18cfdf0;
 .timescale -9 -12;
L_0x1ccd870/d .functor NAND 1, L_0x1ccd1c0, L_0x1ccd700, C4<1>, C4<1>;
L_0x1ccd870 .delay (20000,20000,20000) L_0x1ccd870/d;
L_0x1ccd950/d .functor NOR 1, L_0x1ccd1c0, L_0x1ccd700, C4<0>, C4<0>;
L_0x1ccd950 .delay (20000,20000,20000) L_0x1ccd950/d;
L_0x1ccda10/d .functor NOT 1, L_0x1ccd950, C4<0>, C4<0>, C4<0>;
L_0x1ccda10 .delay (10000,10000,10000) L_0x1ccda10/d;
L_0x1ccdb20/d .functor NAND 1, L_0x1ccda10, L_0x1ccd870, C4<1>, C4<1>;
L_0x1ccdb20 .delay (20000,20000,20000) L_0x1ccdb20/d;
L_0x1ccdc80/d .functor NOT 1, L_0x1ccdb20, C4<0>, C4<0>, C4<0>;
L_0x1ccdc80 .delay (10000,10000,10000) L_0x1ccdc80/d;
v0x18d0570_0 .alias "a", 0 0, v0x18d1b50_0;
v0x18d0610_0 .alias "b", 0 0, v0x18d1e30_0;
v0x18d06b0_0 .net "nand_ab", 0 0, L_0x1ccd870; 1 drivers
v0x18d0750_0 .net "nor_ab", 0 0, L_0x1ccd950; 1 drivers
v0x18d07d0_0 .net "nxor_ab", 0 0, L_0x1ccdb20; 1 drivers
v0x18d0870_0 .net "or_ab", 0 0, L_0x1ccda10; 1 drivers
v0x18d0950_0 .alias "result", 0 0, v0x18d1060_0;
S_0x18cfee0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18cfdf0;
 .timescale -9 -12;
L_0x1ccdd90/d .functor NAND 1, L_0x1ccdc80, L_0x1cd2b80, C4<1>, C4<1>;
L_0x1ccdd90 .delay (20000,20000,20000) L_0x1ccdd90/d;
L_0x1ccdf00/d .functor NOR 1, L_0x1ccdc80, L_0x1cd2b80, C4<0>, C4<0>;
L_0x1ccdf00 .delay (20000,20000,20000) L_0x1ccdf00/d;
L_0x1cce050/d .functor NOT 1, L_0x1ccdf00, C4<0>, C4<0>, C4<0>;
L_0x1cce050 .delay (10000,10000,10000) L_0x1cce050/d;
L_0x1cce110/d .functor NAND 1, L_0x1cce050, L_0x1ccdd90, C4<1>, C4<1>;
L_0x1cce110 .delay (20000,20000,20000) L_0x1cce110/d;
L_0x1cce220/d .functor NOT 1, L_0x1cce110, C4<0>, C4<0>, C4<0>;
L_0x1cce220 .delay (10000,10000,10000) L_0x1cce220/d;
v0x18cffd0_0 .alias "a", 0 0, v0x18d1060_0;
v0x18d0070_0 .alias "b", 0 0, v0x18d18b0_0;
v0x18d0110_0 .net "nand_ab", 0 0, L_0x1ccdd90; 1 drivers
v0x18d01b0_0 .net "nor_ab", 0 0, L_0x1ccdf00; 1 drivers
v0x18d0230_0 .net "nxor_ab", 0 0, L_0x1cce110; 1 drivers
v0x18d02d0_0 .net "or_ab", 0 0, L_0x1cce050; 1 drivers
v0x18d03b0_0 .alias "result", 0 0, v0x18d1f10_0;
S_0x18cf8a0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18cbb60;
 .timescale -9 -12;
L_0x1ccea80/d .functor NAND 1, L_0x1ccd1c0, L_0x1ccd260, C4<1>, C4<1>;
L_0x1ccea80 .delay (20000,20000,20000) L_0x1ccea80/d;
L_0x1cceb60/d .functor NOR 1, L_0x1ccd1c0, L_0x1ccd260, C4<0>, C4<0>;
L_0x1cceb60 .delay (20000,20000,20000) L_0x1cceb60/d;
L_0x1ccecf0/d .functor NOT 1, L_0x1cceb60, C4<0>, C4<0>, C4<0>;
L_0x1ccecf0 .delay (10000,10000,10000) L_0x1ccecf0/d;
L_0x1ccede0/d .functor NAND 1, L_0x1ccecf0, L_0x1ccea80, C4<1>, C4<1>;
L_0x1ccede0 .delay (20000,20000,20000) L_0x1ccede0/d;
L_0x1ccef20/d .functor NOT 1, L_0x1ccede0, C4<0>, C4<0>, C4<0>;
L_0x1ccef20 .delay (10000,10000,10000) L_0x1ccef20/d;
v0x18cf990_0 .alias "a", 0 0, v0x18d1b50_0;
v0x18cfa10_0 .alias "b", 0 0, v0x18d1bd0_0;
v0x18cfae0_0 .net "nand_ab", 0 0, L_0x1ccea80; 1 drivers
v0x18cfb60_0 .net "nor_ab", 0 0, L_0x1cceb60; 1 drivers
v0x18cfbe0_0 .net "nxor_ab", 0 0, L_0x1ccede0; 1 drivers
v0x18cfc60_0 .net "or_ab", 0 0, L_0x1ccecf0; 1 drivers
v0x18cfd20_0 .alias "result", 0 0, v0x18d22b0_0;
S_0x18cecb0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18cbb60;
 .timescale -9 -12;
L_0x1ccf070/d .functor NAND 1, L_0x1ccd1c0, L_0x1ccd260, C4<1>, C4<1>;
L_0x1ccf070 .delay (20000,20000,20000) L_0x1ccf070/d;
L_0x1ccf1c0/d .functor NOT 1, L_0x1ccf070, C4<0>, C4<0>, C4<0>;
L_0x1ccf1c0 .delay (10000,10000,10000) L_0x1ccf1c0/d;
v0x18cf520_0 .alias "a", 0 0, v0x18d1b50_0;
v0x18cf5c0_0 .net "and_ab", 0 0, L_0x1ccf1c0; 1 drivers
v0x18cf640_0 .alias "b", 0 0, v0x18d1bd0_0;
v0x18cf6c0_0 .net "nand_ab", 0 0, L_0x1ccf070; 1 drivers
v0x18cf7a0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18cf820_0 .alias "result", 0 0, v0x18d2020_0;
S_0x18ceda0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18cecb0;
 .timescale -9 -12;
L_0x1ccf2f0/d .functor NAND 1, L_0x1ccf1c0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1ccf2f0 .delay (20000,20000,20000) L_0x1ccf2f0/d;
L_0x1ccf3d0/d .functor NOT 1, L_0x1ccf2f0, C4<0>, C4<0>, C4<0>;
L_0x1ccf3d0 .delay (10000,10000,10000) L_0x1ccf3d0/d;
L_0x1ccf4e0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1ccf4e0 .delay (10000,10000,10000) L_0x1ccf4e0/d;
L_0x1ccf5a0/d .functor NAND 1, L_0x1ccf070, L_0x1ccf4e0, C4<1>, C4<1>;
L_0x1ccf5a0 .delay (20000,20000,20000) L_0x1ccf5a0/d;
L_0x1ccf6f0/d .functor NOT 1, L_0x1ccf5a0, C4<0>, C4<0>, C4<0>;
L_0x1ccf6f0 .delay (10000,10000,10000) L_0x1ccf6f0/d;
L_0x1ccf7e0/d .functor NOR 1, L_0x1ccf6f0, L_0x1ccf3d0, C4<0>, C4<0>;
L_0x1ccf7e0 .delay (20000,20000,20000) L_0x1ccf7e0/d;
L_0x1ccf980/d .functor NOT 1, L_0x1ccf7e0, C4<0>, C4<0>, C4<0>;
L_0x1ccf980 .delay (10000,10000,10000) L_0x1ccf980/d;
v0x18cee90_0 .net "and_in0ncom", 0 0, L_0x1ccf6f0; 1 drivers
v0x18cef10_0 .net "and_in1com", 0 0, L_0x1ccf3d0; 1 drivers
v0x18cef90_0 .alias "in0", 0 0, v0x18cf6c0_0;
v0x18cf030_0 .alias "in1", 0 0, v0x18cf5c0_0;
v0x18cf0b0_0 .net "nand_in0ncom", 0 0, L_0x1ccf5a0; 1 drivers
v0x18cf150_0 .net "nand_in1com", 0 0, L_0x1ccf2f0; 1 drivers
v0x18cf230_0 .net "ncom", 0 0, L_0x1ccf4e0; 1 drivers
v0x18cf2d0_0 .net "nor_wire", 0 0, L_0x1ccf7e0; 1 drivers
v0x18cf370_0 .alias "result", 0 0, v0x18d2020_0;
v0x18cf440_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18ce210 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18cbb60;
 .timescale -9 -12;
L_0x1ccfab0/d .functor NOR 1, L_0x1ccd1c0, L_0x1ccd260, C4<0>, C4<0>;
L_0x1ccfab0 .delay (20000,20000,20000) L_0x1ccfab0/d;
L_0x1ccfc00/d .functor NOT 1, L_0x1ccfab0, C4<0>, C4<0>, C4<0>;
L_0x1ccfc00 .delay (10000,10000,10000) L_0x1ccfc00/d;
v0x18ce990_0 .alias "a", 0 0, v0x18d1b50_0;
v0x18cea10_0 .alias "b", 0 0, v0x18d1bd0_0;
v0x18ceab0_0 .net "nor_ab", 0 0, L_0x1ccfab0; 1 drivers
v0x18ceb30_0 .net "or_ab", 0 0, L_0x1ccfc00; 1 drivers
v0x18cebb0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18cec30_0 .alias "result", 0 0, v0x18d21a0_0;
S_0x18ce300 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18ce210;
 .timescale -9 -12;
L_0x1ccfd30/d .functor NAND 1, L_0x1ccfc00, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1ccfd30 .delay (20000,20000,20000) L_0x1ccfd30/d;
L_0x1ccfe10/d .functor NOT 1, L_0x1ccfd30, C4<0>, C4<0>, C4<0>;
L_0x1ccfe10 .delay (10000,10000,10000) L_0x1ccfe10/d;
L_0x1ccff20/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1ccff20 .delay (10000,10000,10000) L_0x1ccff20/d;
L_0x1ccffe0/d .functor NAND 1, L_0x1ccfab0, L_0x1ccff20, C4<1>, C4<1>;
L_0x1ccffe0 .delay (20000,20000,20000) L_0x1ccffe0/d;
L_0x1cd0130/d .functor NOT 1, L_0x1ccffe0, C4<0>, C4<0>, C4<0>;
L_0x1cd0130 .delay (10000,10000,10000) L_0x1cd0130/d;
L_0x1cd0220/d .functor NOR 1, L_0x1cd0130, L_0x1ccfe10, C4<0>, C4<0>;
L_0x1cd0220 .delay (20000,20000,20000) L_0x1cd0220/d;
L_0x1cd03c0/d .functor NOT 1, L_0x1cd0220, C4<0>, C4<0>, C4<0>;
L_0x1cd03c0 .delay (10000,10000,10000) L_0x1cd03c0/d;
v0x18ce3f0_0 .net "and_in0ncom", 0 0, L_0x1cd0130; 1 drivers
v0x18ce470_0 .net "and_in1com", 0 0, L_0x1ccfe10; 1 drivers
v0x18ce4f0_0 .alias "in0", 0 0, v0x18ceab0_0;
v0x18ce570_0 .alias "in1", 0 0, v0x18ceb30_0;
v0x18ce5f0_0 .net "nand_in0ncom", 0 0, L_0x1ccffe0; 1 drivers
v0x18ce670_0 .net "nand_in1com", 0 0, L_0x1ccfd30; 1 drivers
v0x18ce6f0_0 .net "ncom", 0 0, L_0x1ccff20; 1 drivers
v0x18ce770_0 .net "nor_wire", 0 0, L_0x1cd0220; 1 drivers
v0x18ce840_0 .alias "result", 0 0, v0x18d21a0_0;
v0x18ce910_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18cbc50 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18cbb60;
 .timescale -9 -12;
v0x18cda60_0 .alias "in0", 0 0, v0x18d1f10_0;
v0x18cdb10_0 .alias "in1", 0 0, v0x18d22b0_0;
v0x18cdbc0_0 .alias "in2", 0 0, v0x18d2020_0;
v0x18cdc70_0 .alias "in3", 0 0, v0x18d21a0_0;
v0x18cdd50_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18cde00_0 .alias "result", 0 0, v0x18d1d60_0;
v0x18cde80_0 .net "sel0", 0 0, L_0x1cd24e0; 1 drivers
v0x18cdf00_0 .net "sel1", 0 0, L_0x1cd25a0; 1 drivers
v0x18cdf80_0 .net "sel2", 0 0, L_0x1cd26d0; 1 drivers
v0x18ce030_0 .net "w0", 0 0, L_0x1cd0b80; 1 drivers
v0x18ce110_0 .net "w1", 0 0, L_0x1cd1300; 1 drivers
v0x18ce190_0 .net "w2", 0 0, L_0x1cd1b50; 1 drivers
S_0x18cd310 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18cbc50;
 .timescale -9 -12;
L_0x1cd04f0/d .functor NAND 1, L_0x1ccef20, L_0x1cd24e0, C4<1>, C4<1>;
L_0x1cd04f0 .delay (20000,20000,20000) L_0x1cd04f0/d;
L_0x1cd05d0/d .functor NOT 1, L_0x1cd04f0, C4<0>, C4<0>, C4<0>;
L_0x1cd05d0 .delay (10000,10000,10000) L_0x1cd05d0/d;
L_0x1cd06e0/d .functor NOT 1, L_0x1cd24e0, C4<0>, C4<0>, C4<0>;
L_0x1cd06e0 .delay (10000,10000,10000) L_0x1cd06e0/d;
L_0x1cd0830/d .functor NAND 1, L_0x1cce220, L_0x1cd06e0, C4<1>, C4<1>;
L_0x1cd0830 .delay (20000,20000,20000) L_0x1cd0830/d;
L_0x1cd08f0/d .functor NOT 1, L_0x1cd0830, C4<0>, C4<0>, C4<0>;
L_0x1cd08f0 .delay (10000,10000,10000) L_0x1cd08f0/d;
L_0x1cd09e0/d .functor NOR 1, L_0x1cd08f0, L_0x1cd05d0, C4<0>, C4<0>;
L_0x1cd09e0 .delay (20000,20000,20000) L_0x1cd09e0/d;
L_0x1cd0b80/d .functor NOT 1, L_0x1cd09e0, C4<0>, C4<0>, C4<0>;
L_0x1cd0b80 .delay (10000,10000,10000) L_0x1cd0b80/d;
v0x18cd400_0 .net "and_in0ncom", 0 0, L_0x1cd08f0; 1 drivers
v0x18cd4c0_0 .net "and_in1com", 0 0, L_0x1cd05d0; 1 drivers
v0x18cd560_0 .alias "in0", 0 0, v0x18d1f10_0;
v0x18cd600_0 .alias "in1", 0 0, v0x18d22b0_0;
v0x18cd680_0 .net "nand_in0ncom", 0 0, L_0x1cd0830; 1 drivers
v0x18cd720_0 .net "nand_in1com", 0 0, L_0x1cd04f0; 1 drivers
v0x18cd7c0_0 .net "ncom", 0 0, L_0x1cd06e0; 1 drivers
v0x18cd860_0 .net "nor_wire", 0 0, L_0x1cd09e0; 1 drivers
v0x18cd900_0 .alias "result", 0 0, v0x18ce030_0;
v0x18cd980_0 .alias "sel0", 0 0, v0x18cde80_0;
S_0x18ccbc0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18cbc50;
 .timescale -9 -12;
L_0x1cd0cb0/d .functor NAND 1, L_0x1cd03c0, L_0x1cd24e0, C4<1>, C4<1>;
L_0x1cd0cb0 .delay (20000,20000,20000) L_0x1cd0cb0/d;
L_0x1cd0d90/d .functor NOT 1, L_0x1cd0cb0, C4<0>, C4<0>, C4<0>;
L_0x1cd0d90 .delay (10000,10000,10000) L_0x1cd0d90/d;
L_0x1cd0ea0/d .functor NOT 1, L_0x1cd24e0, C4<0>, C4<0>, C4<0>;
L_0x1cd0ea0 .delay (10000,10000,10000) L_0x1cd0ea0/d;
L_0x1cd0f60/d .functor NAND 1, L_0x1ccf980, L_0x1cd0ea0, C4<1>, C4<1>;
L_0x1cd0f60 .delay (20000,20000,20000) L_0x1cd0f60/d;
L_0x1cd1070/d .functor NOT 1, L_0x1cd0f60, C4<0>, C4<0>, C4<0>;
L_0x1cd1070 .delay (10000,10000,10000) L_0x1cd1070/d;
L_0x1cd1160/d .functor NOR 1, L_0x1cd1070, L_0x1cd0d90, C4<0>, C4<0>;
L_0x1cd1160 .delay (20000,20000,20000) L_0x1cd1160/d;
L_0x1cd1300/d .functor NOT 1, L_0x1cd1160, C4<0>, C4<0>, C4<0>;
L_0x1cd1300 .delay (10000,10000,10000) L_0x1cd1300/d;
v0x18cccb0_0 .net "and_in0ncom", 0 0, L_0x1cd1070; 1 drivers
v0x18ccd70_0 .net "and_in1com", 0 0, L_0x1cd0d90; 1 drivers
v0x18cce10_0 .alias "in0", 0 0, v0x18d2020_0;
v0x18cceb0_0 .alias "in1", 0 0, v0x18d21a0_0;
v0x18ccf30_0 .net "nand_in0ncom", 0 0, L_0x1cd0f60; 1 drivers
v0x18ccfd0_0 .net "nand_in1com", 0 0, L_0x1cd0cb0; 1 drivers
v0x18cd070_0 .net "ncom", 0 0, L_0x1cd0ea0; 1 drivers
v0x18cd110_0 .net "nor_wire", 0 0, L_0x1cd1160; 1 drivers
v0x18cd1b0_0 .alias "result", 0 0, v0x18ce110_0;
v0x18cd230_0 .alias "sel0", 0 0, v0x18cde80_0;
S_0x18cc470 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18cbc50;
 .timescale -9 -12;
L_0x1cd1430/d .functor NAND 1, L_0x1cd1300, L_0x1cd25a0, C4<1>, C4<1>;
L_0x1cd1430 .delay (20000,20000,20000) L_0x1cd1430/d;
L_0x1cd15a0/d .functor NOT 1, L_0x1cd1430, C4<0>, C4<0>, C4<0>;
L_0x1cd15a0 .delay (10000,10000,10000) L_0x1cd15a0/d;
L_0x1cd16b0/d .functor NOT 1, L_0x1cd25a0, C4<0>, C4<0>, C4<0>;
L_0x1cd16b0 .delay (10000,10000,10000) L_0x1cd16b0/d;
L_0x1cd1770/d .functor NAND 1, L_0x1cd0b80, L_0x1cd16b0, C4<1>, C4<1>;
L_0x1cd1770 .delay (20000,20000,20000) L_0x1cd1770/d;
L_0x1cd18c0/d .functor NOT 1, L_0x1cd1770, C4<0>, C4<0>, C4<0>;
L_0x1cd18c0 .delay (10000,10000,10000) L_0x1cd18c0/d;
L_0x1cd19b0/d .functor NOR 1, L_0x1cd18c0, L_0x1cd15a0, C4<0>, C4<0>;
L_0x1cd19b0 .delay (20000,20000,20000) L_0x1cd19b0/d;
L_0x1cd1b50/d .functor NOT 1, L_0x1cd19b0, C4<0>, C4<0>, C4<0>;
L_0x1cd1b50 .delay (10000,10000,10000) L_0x1cd1b50/d;
v0x18cc560_0 .net "and_in0ncom", 0 0, L_0x1cd18c0; 1 drivers
v0x18cc620_0 .net "and_in1com", 0 0, L_0x1cd15a0; 1 drivers
v0x18cc6c0_0 .alias "in0", 0 0, v0x18ce030_0;
v0x18cc760_0 .alias "in1", 0 0, v0x18ce110_0;
v0x18cc7e0_0 .net "nand_in0ncom", 0 0, L_0x1cd1770; 1 drivers
v0x18cc880_0 .net "nand_in1com", 0 0, L_0x1cd1430; 1 drivers
v0x18cc920_0 .net "ncom", 0 0, L_0x1cd16b0; 1 drivers
v0x18cc9c0_0 .net "nor_wire", 0 0, L_0x1cd19b0; 1 drivers
v0x18cca60_0 .alias "result", 0 0, v0x18ce190_0;
v0x18ccae0_0 .alias "sel0", 0 0, v0x18cdf00_0;
S_0x18cbd40 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18cbc50;
 .timescale -9 -12;
L_0x1cd1c80/d .functor NAND 1, C4<0>, L_0x1cd26d0, C4<1>, C4<1>;
L_0x1cd1c80 .delay (20000,20000,20000) L_0x1cd1c80/d;
L_0x1cd1e00/d .functor NOT 1, L_0x1cd1c80, C4<0>, C4<0>, C4<0>;
L_0x1cd1e00 .delay (10000,10000,10000) L_0x1cd1e00/d;
L_0x1cd1f10/d .functor NOT 1, L_0x1cd26d0, C4<0>, C4<0>, C4<0>;
L_0x1cd1f10 .delay (10000,10000,10000) L_0x1cd1f10/d;
L_0x1cd1fd0/d .functor NAND 1, L_0x1cd1b50, L_0x1cd1f10, C4<1>, C4<1>;
L_0x1cd1fd0 .delay (20000,20000,20000) L_0x1cd1fd0/d;
L_0x1cd2120/d .functor NOT 1, L_0x1cd1fd0, C4<0>, C4<0>, C4<0>;
L_0x1cd2120 .delay (10000,10000,10000) L_0x1cd2120/d;
L_0x1cd2210/d .functor NOR 1, L_0x1cd2120, L_0x1cd1e00, C4<0>, C4<0>;
L_0x1cd2210 .delay (20000,20000,20000) L_0x1cd2210/d;
L_0x1cd23b0/d .functor NOT 1, L_0x1cd2210, C4<0>, C4<0>, C4<0>;
L_0x1cd23b0 .delay (10000,10000,10000) L_0x1cd23b0/d;
v0x18cbe30_0 .net "and_in0ncom", 0 0, L_0x1cd2120; 1 drivers
v0x18cbeb0_0 .net "and_in1com", 0 0, L_0x1cd1e00; 1 drivers
v0x18cbf50_0 .alias "in0", 0 0, v0x18ce190_0;
v0x18cbff0_0 .alias "in1", 0 0, v0x18cdd50_0;
v0x18cc070_0 .net "nand_in0ncom", 0 0, L_0x1cd1fd0; 1 drivers
v0x18cc110_0 .net "nand_in1com", 0 0, L_0x1cd1c80; 1 drivers
v0x18cc1f0_0 .net "ncom", 0 0, L_0x1cd1f10; 1 drivers
v0x18cc290_0 .net "nor_wire", 0 0, L_0x1cd2210; 1 drivers
v0x18cc330_0 .alias "result", 0 0, v0x18d1d60_0;
v0x18cc3d0_0 .alias "sel0", 0 0, v0x18cdf80_0;
S_0x18c50b0 .scope generate, "ALU32[10]" "ALU32[10]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18c3aa8 .param/l "i" 2 105, +C4<01010>;
S_0x18c51e0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18c50b0;
 .timescale -9 -12;
L_0x1cd2c20/d .functor NOT 1, L_0x1cd8720, C4<0>, C4<0>, C4<0>;
L_0x1cd2c20 .delay (10000,10000,10000) L_0x1cd2c20/d;
v0x18caf30_0 .net "carryin", 0 0, L_0x1cd87c0; 1 drivers
v0x18cafd0_0 .net "carryout", 0 0, L_0x1cd4490; 1 drivers
v0x18cb050_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18cb0d0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18cb150_0 .net "notB", 0 0, L_0x1cd2c20; 1 drivers
v0x18cb1d0_0 .net "operandA", 0 0, L_0x1cd2ab0; 1 drivers
v0x18cb250_0 .net "operandB", 0 0, L_0x1cd8720; 1 drivers
v0x18cb360_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18cb3e0_0 .net "result", 0 0, L_0x1cd7f80; 1 drivers
v0x18cb4b0_0 .net "trueB", 0 0, L_0x1cd32d0; 1 drivers
v0x18cb590_0 .net "wAddSub", 0 0, L_0x1cd3df0; 1 drivers
v0x18cb6a0_0 .net "wNandAnd", 0 0, L_0x1cd5550; 1 drivers
v0x18cb820_0 .net "wNorOr", 0 0, L_0x1cd5f90; 1 drivers
v0x18cb930_0 .net "wXor", 0 0, L_0x1cd4af0; 1 drivers
L_0x1cd80b0 .part v0x19172a0_0, 0, 1;
L_0x1cd8170 .part v0x19172a0_0, 1, 1;
L_0x1cd82a0 .part v0x19172a0_0, 2, 1;
S_0x18ca760 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18c51e0;
 .timescale -9 -12;
L_0x1cd2d20/d .functor NAND 1, L_0x1cd2c20, v0x1917220_0, C4<1>, C4<1>;
L_0x1cd2d20 .delay (20000,20000,20000) L_0x1cd2d20/d;
L_0x1cd2e00/d .functor NOT 1, L_0x1cd2d20, C4<0>, C4<0>, C4<0>;
L_0x1cd2e00 .delay (10000,10000,10000) L_0x1cd2e00/d;
L_0x1cd2ec0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1cd2ec0 .delay (10000,10000,10000) L_0x1cd2ec0/d;
L_0x1cd2f80/d .functor NAND 1, L_0x1cd8720, L_0x1cd2ec0, C4<1>, C4<1>;
L_0x1cd2f80 .delay (20000,20000,20000) L_0x1cd2f80/d;
L_0x1cd3040/d .functor NOT 1, L_0x1cd2f80, C4<0>, C4<0>, C4<0>;
L_0x1cd3040 .delay (10000,10000,10000) L_0x1cd3040/d;
L_0x1cd3130/d .functor NOR 1, L_0x1cd3040, L_0x1cd2e00, C4<0>, C4<0>;
L_0x1cd3130 .delay (20000,20000,20000) L_0x1cd3130/d;
L_0x1cd32d0/d .functor NOT 1, L_0x1cd3130, C4<0>, C4<0>, C4<0>;
L_0x1cd32d0 .delay (10000,10000,10000) L_0x1cd32d0/d;
v0x18ca850_0 .net "and_in0ncom", 0 0, L_0x1cd3040; 1 drivers
v0x18ca910_0 .net "and_in1com", 0 0, L_0x1cd2e00; 1 drivers
v0x18ca9b0_0 .alias "in0", 0 0, v0x18cb250_0;
v0x18caa30_0 .alias "in1", 0 0, v0x18cb150_0;
v0x18caab0_0 .net "nand_in0ncom", 0 0, L_0x1cd2f80; 1 drivers
v0x18cab50_0 .net "nand_in1com", 0 0, L_0x1cd2d20; 1 drivers
v0x18cabf0_0 .net "ncom", 0 0, L_0x1cd2ec0; 1 drivers
v0x18cac90_0 .net "nor_wire", 0 0, L_0x1cd3130; 1 drivers
v0x18cad80_0 .alias "result", 0 0, v0x18cb4b0_0;
v0x18cae50_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18c9470 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18c51e0;
 .timescale -9 -12;
L_0x1cd3f00/d .functor NAND 1, L_0x1cd2ab0, L_0x1cd32d0, C4<1>, C4<1>;
L_0x1cd3f00 .delay (20000,20000,20000) L_0x1cd3f00/d;
L_0x1cd4090/d .functor NOT 1, L_0x1cd3f00, C4<0>, C4<0>, C4<0>;
L_0x1cd4090 .delay (10000,10000,10000) L_0x1cd4090/d;
L_0x1cd4180/d .functor NAND 1, L_0x1cd87c0, L_0x1cd3850, C4<1>, C4<1>;
L_0x1cd4180 .delay (20000,20000,20000) L_0x1cd4180/d;
L_0x1cd4240/d .functor NOT 1, L_0x1cd4180, C4<0>, C4<0>, C4<0>;
L_0x1cd4240 .delay (10000,10000,10000) L_0x1cd4240/d;
L_0x1cd4350/d .functor NOR 1, L_0x1cd4240, L_0x1cd4090, C4<0>, C4<0>;
L_0x1cd4350 .delay (20000,20000,20000) L_0x1cd4350/d;
L_0x1cd4490/d .functor NOT 1, L_0x1cd4350, C4<0>, C4<0>, C4<0>;
L_0x1cd4490 .delay (10000,10000,10000) L_0x1cd4490/d;
v0x18ca050_0 .alias "a", 0 0, v0x18cb1d0_0;
v0x18ca160_0 .net "and_ab", 0 0, L_0x1cd4090; 1 drivers
v0x18ca200_0 .net "and_xor_ab_c", 0 0, L_0x1cd4240; 1 drivers
v0x18ca2a0_0 .alias "b", 0 0, v0x18cb4b0_0;
v0x18ca320_0 .alias "carryin", 0 0, v0x18caf30_0;
v0x18ca3a0_0 .alias "carryout", 0 0, v0x18cafd0_0;
v0x18ca460_0 .net "nand_ab", 0 0, L_0x1cd3f00; 1 drivers
v0x18ca4e0_0 .net "nand_xor_ab_c", 0 0, L_0x1cd4180; 1 drivers
v0x18ca560_0 .net "nco", 0 0, L_0x1cd4350; 1 drivers
v0x18ca600_0 .alias "sum", 0 0, v0x18cb590_0;
v0x18ca6e0_0 .net "xor_ab", 0 0, L_0x1cd3850; 1 drivers
S_0x18c9b00 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18c9470;
 .timescale -9 -12;
L_0x1cd3440/d .functor NAND 1, L_0x1cd2ab0, L_0x1cd32d0, C4<1>, C4<1>;
L_0x1cd3440 .delay (20000,20000,20000) L_0x1cd3440/d;
L_0x1cd3520/d .functor NOR 1, L_0x1cd2ab0, L_0x1cd32d0, C4<0>, C4<0>;
L_0x1cd3520 .delay (20000,20000,20000) L_0x1cd3520/d;
L_0x1cd35e0/d .functor NOT 1, L_0x1cd3520, C4<0>, C4<0>, C4<0>;
L_0x1cd35e0 .delay (10000,10000,10000) L_0x1cd35e0/d;
L_0x1cd36f0/d .functor NAND 1, L_0x1cd35e0, L_0x1cd3440, C4<1>, C4<1>;
L_0x1cd36f0 .delay (20000,20000,20000) L_0x1cd36f0/d;
L_0x1cd3850/d .functor NOT 1, L_0x1cd36f0, C4<0>, C4<0>, C4<0>;
L_0x1cd3850 .delay (10000,10000,10000) L_0x1cd3850/d;
v0x18c9bf0_0 .alias "a", 0 0, v0x18cb1d0_0;
v0x18c9c90_0 .alias "b", 0 0, v0x18cb4b0_0;
v0x18c9d30_0 .net "nand_ab", 0 0, L_0x1cd3440; 1 drivers
v0x18c9dd0_0 .net "nor_ab", 0 0, L_0x1cd3520; 1 drivers
v0x18c9e50_0 .net "nxor_ab", 0 0, L_0x1cd36f0; 1 drivers
v0x18c9ef0_0 .net "or_ab", 0 0, L_0x1cd35e0; 1 drivers
v0x18c9fd0_0 .alias "result", 0 0, v0x18ca6e0_0;
S_0x18c9560 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18c9470;
 .timescale -9 -12;
L_0x1cd3960/d .functor NAND 1, L_0x1cd3850, L_0x1cd87c0, C4<1>, C4<1>;
L_0x1cd3960 .delay (20000,20000,20000) L_0x1cd3960/d;
L_0x1cd3ad0/d .functor NOR 1, L_0x1cd3850, L_0x1cd87c0, C4<0>, C4<0>;
L_0x1cd3ad0 .delay (20000,20000,20000) L_0x1cd3ad0/d;
L_0x1cd3c20/d .functor NOT 1, L_0x1cd3ad0, C4<0>, C4<0>, C4<0>;
L_0x1cd3c20 .delay (10000,10000,10000) L_0x1cd3c20/d;
L_0x1cd3ce0/d .functor NAND 1, L_0x1cd3c20, L_0x1cd3960, C4<1>, C4<1>;
L_0x1cd3ce0 .delay (20000,20000,20000) L_0x1cd3ce0/d;
L_0x1cd3df0/d .functor NOT 1, L_0x1cd3ce0, C4<0>, C4<0>, C4<0>;
L_0x1cd3df0 .delay (10000,10000,10000) L_0x1cd3df0/d;
v0x18c9650_0 .alias "a", 0 0, v0x18ca6e0_0;
v0x18c96f0_0 .alias "b", 0 0, v0x18caf30_0;
v0x18c9790_0 .net "nand_ab", 0 0, L_0x1cd3960; 1 drivers
v0x18c9830_0 .net "nor_ab", 0 0, L_0x1cd3ad0; 1 drivers
v0x18c98b0_0 .net "nxor_ab", 0 0, L_0x1cd3ce0; 1 drivers
v0x18c9950_0 .net "or_ab", 0 0, L_0x1cd3c20; 1 drivers
v0x18c9a30_0 .alias "result", 0 0, v0x18cb590_0;
S_0x18c8f20 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18c51e0;
 .timescale -9 -12;
L_0x1cd4650/d .functor NAND 1, L_0x1cd2ab0, L_0x1cd8720, C4<1>, C4<1>;
L_0x1cd4650 .delay (20000,20000,20000) L_0x1cd4650/d;
L_0x1cd4730/d .functor NOR 1, L_0x1cd2ab0, L_0x1cd8720, C4<0>, C4<0>;
L_0x1cd4730 .delay (20000,20000,20000) L_0x1cd4730/d;
L_0x1cd48c0/d .functor NOT 1, L_0x1cd4730, C4<0>, C4<0>, C4<0>;
L_0x1cd48c0 .delay (10000,10000,10000) L_0x1cd48c0/d;
L_0x1cd49b0/d .functor NAND 1, L_0x1cd48c0, L_0x1cd4650, C4<1>, C4<1>;
L_0x1cd49b0 .delay (20000,20000,20000) L_0x1cd49b0/d;
L_0x1cd4af0/d .functor NOT 1, L_0x1cd49b0, C4<0>, C4<0>, C4<0>;
L_0x1cd4af0 .delay (10000,10000,10000) L_0x1cd4af0/d;
v0x18c9010_0 .alias "a", 0 0, v0x18cb1d0_0;
v0x18c9090_0 .alias "b", 0 0, v0x18cb250_0;
v0x18c9160_0 .net "nand_ab", 0 0, L_0x1cd4650; 1 drivers
v0x18c91e0_0 .net "nor_ab", 0 0, L_0x1cd4730; 1 drivers
v0x18c9260_0 .net "nxor_ab", 0 0, L_0x1cd49b0; 1 drivers
v0x18c92e0_0 .net "or_ab", 0 0, L_0x1cd48c0; 1 drivers
v0x18c93a0_0 .alias "result", 0 0, v0x18cb930_0;
S_0x18c8330 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18c51e0;
 .timescale -9 -12;
L_0x1cd4c40/d .functor NAND 1, L_0x1cd2ab0, L_0x1cd8720, C4<1>, C4<1>;
L_0x1cd4c40 .delay (20000,20000,20000) L_0x1cd4c40/d;
L_0x1cd4d90/d .functor NOT 1, L_0x1cd4c40, C4<0>, C4<0>, C4<0>;
L_0x1cd4d90 .delay (10000,10000,10000) L_0x1cd4d90/d;
v0x18c8ba0_0 .alias "a", 0 0, v0x18cb1d0_0;
v0x18c8c40_0 .net "and_ab", 0 0, L_0x1cd4d90; 1 drivers
v0x18c8cc0_0 .alias "b", 0 0, v0x18cb250_0;
v0x18c8d40_0 .net "nand_ab", 0 0, L_0x1cd4c40; 1 drivers
v0x18c8e20_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18c8ea0_0 .alias "result", 0 0, v0x18cb6a0_0;
S_0x18c8420 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18c8330;
 .timescale -9 -12;
L_0x1cd4ec0/d .functor NAND 1, L_0x1cd4d90, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cd4ec0 .delay (20000,20000,20000) L_0x1cd4ec0/d;
L_0x1cd4fa0/d .functor NOT 1, L_0x1cd4ec0, C4<0>, C4<0>, C4<0>;
L_0x1cd4fa0 .delay (10000,10000,10000) L_0x1cd4fa0/d;
L_0x1cd50b0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cd50b0 .delay (10000,10000,10000) L_0x1cd50b0/d;
L_0x1cd5170/d .functor NAND 1, L_0x1cd4c40, L_0x1cd50b0, C4<1>, C4<1>;
L_0x1cd5170 .delay (20000,20000,20000) L_0x1cd5170/d;
L_0x1cd52c0/d .functor NOT 1, L_0x1cd5170, C4<0>, C4<0>, C4<0>;
L_0x1cd52c0 .delay (10000,10000,10000) L_0x1cd52c0/d;
L_0x1cd53b0/d .functor NOR 1, L_0x1cd52c0, L_0x1cd4fa0, C4<0>, C4<0>;
L_0x1cd53b0 .delay (20000,20000,20000) L_0x1cd53b0/d;
L_0x1cd5550/d .functor NOT 1, L_0x1cd53b0, C4<0>, C4<0>, C4<0>;
L_0x1cd5550 .delay (10000,10000,10000) L_0x1cd5550/d;
v0x18c8510_0 .net "and_in0ncom", 0 0, L_0x1cd52c0; 1 drivers
v0x18c8590_0 .net "and_in1com", 0 0, L_0x1cd4fa0; 1 drivers
v0x18c8610_0 .alias "in0", 0 0, v0x18c8d40_0;
v0x18c86b0_0 .alias "in1", 0 0, v0x18c8c40_0;
v0x18c8730_0 .net "nand_in0ncom", 0 0, L_0x1cd5170; 1 drivers
v0x18c87d0_0 .net "nand_in1com", 0 0, L_0x1cd4ec0; 1 drivers
v0x18c88b0_0 .net "ncom", 0 0, L_0x1cd50b0; 1 drivers
v0x18c8950_0 .net "nor_wire", 0 0, L_0x1cd53b0; 1 drivers
v0x18c89f0_0 .alias "result", 0 0, v0x18cb6a0_0;
v0x18c8ac0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18c7890 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18c51e0;
 .timescale -9 -12;
L_0x1cd5680/d .functor NOR 1, L_0x1cd2ab0, L_0x1cd8720, C4<0>, C4<0>;
L_0x1cd5680 .delay (20000,20000,20000) L_0x1cd5680/d;
L_0x1cd57d0/d .functor NOT 1, L_0x1cd5680, C4<0>, C4<0>, C4<0>;
L_0x1cd57d0 .delay (10000,10000,10000) L_0x1cd57d0/d;
v0x18c8010_0 .alias "a", 0 0, v0x18cb1d0_0;
v0x18c8090_0 .alias "b", 0 0, v0x18cb250_0;
v0x18c8130_0 .net "nor_ab", 0 0, L_0x1cd5680; 1 drivers
v0x18c81b0_0 .net "or_ab", 0 0, L_0x1cd57d0; 1 drivers
v0x18c8230_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18c82b0_0 .alias "result", 0 0, v0x18cb820_0;
S_0x18c7980 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18c7890;
 .timescale -9 -12;
L_0x1cd5900/d .functor NAND 1, L_0x1cd57d0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cd5900 .delay (20000,20000,20000) L_0x1cd5900/d;
L_0x1cd59e0/d .functor NOT 1, L_0x1cd5900, C4<0>, C4<0>, C4<0>;
L_0x1cd59e0 .delay (10000,10000,10000) L_0x1cd59e0/d;
L_0x1cd5af0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cd5af0 .delay (10000,10000,10000) L_0x1cd5af0/d;
L_0x1cd5bb0/d .functor NAND 1, L_0x1cd5680, L_0x1cd5af0, C4<1>, C4<1>;
L_0x1cd5bb0 .delay (20000,20000,20000) L_0x1cd5bb0/d;
L_0x1cd5d00/d .functor NOT 1, L_0x1cd5bb0, C4<0>, C4<0>, C4<0>;
L_0x1cd5d00 .delay (10000,10000,10000) L_0x1cd5d00/d;
L_0x1cd5df0/d .functor NOR 1, L_0x1cd5d00, L_0x1cd59e0, C4<0>, C4<0>;
L_0x1cd5df0 .delay (20000,20000,20000) L_0x1cd5df0/d;
L_0x1cd5f90/d .functor NOT 1, L_0x1cd5df0, C4<0>, C4<0>, C4<0>;
L_0x1cd5f90 .delay (10000,10000,10000) L_0x1cd5f90/d;
v0x18c7a70_0 .net "and_in0ncom", 0 0, L_0x1cd5d00; 1 drivers
v0x18c7af0_0 .net "and_in1com", 0 0, L_0x1cd59e0; 1 drivers
v0x18c7b70_0 .alias "in0", 0 0, v0x18c8130_0;
v0x18c7bf0_0 .alias "in1", 0 0, v0x18c81b0_0;
v0x18c7c70_0 .net "nand_in0ncom", 0 0, L_0x1cd5bb0; 1 drivers
v0x18c7cf0_0 .net "nand_in1com", 0 0, L_0x1cd5900; 1 drivers
v0x18c7d70_0 .net "ncom", 0 0, L_0x1cd5af0; 1 drivers
v0x18c7df0_0 .net "nor_wire", 0 0, L_0x1cd5df0; 1 drivers
v0x18c7ec0_0 .alias "result", 0 0, v0x18cb820_0;
v0x18c7f90_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18c52d0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18c51e0;
 .timescale -9 -12;
v0x18c70e0_0 .alias "in0", 0 0, v0x18cb590_0;
v0x18c7190_0 .alias "in1", 0 0, v0x18cb930_0;
v0x18c7240_0 .alias "in2", 0 0, v0x18cb6a0_0;
v0x18c72f0_0 .alias "in3", 0 0, v0x18cb820_0;
v0x18c73d0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18c7480_0 .alias "result", 0 0, v0x18cb3e0_0;
v0x18c7500_0 .net "sel0", 0 0, L_0x1cd80b0; 1 drivers
v0x18c7580_0 .net "sel1", 0 0, L_0x1cd8170; 1 drivers
v0x18c7600_0 .net "sel2", 0 0, L_0x1cd82a0; 1 drivers
v0x18c76b0_0 .net "w0", 0 0, L_0x1cd6750; 1 drivers
v0x18c7790_0 .net "w1", 0 0, L_0x1cd6ed0; 1 drivers
v0x18c7810_0 .net "w2", 0 0, L_0x1cd7720; 1 drivers
S_0x18c6990 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18c52d0;
 .timescale -9 -12;
L_0x1cd60c0/d .functor NAND 1, L_0x1cd4af0, L_0x1cd80b0, C4<1>, C4<1>;
L_0x1cd60c0 .delay (20000,20000,20000) L_0x1cd60c0/d;
L_0x1cd61a0/d .functor NOT 1, L_0x1cd60c0, C4<0>, C4<0>, C4<0>;
L_0x1cd61a0 .delay (10000,10000,10000) L_0x1cd61a0/d;
L_0x1cd62b0/d .functor NOT 1, L_0x1cd80b0, C4<0>, C4<0>, C4<0>;
L_0x1cd62b0 .delay (10000,10000,10000) L_0x1cd62b0/d;
L_0x1cd6400/d .functor NAND 1, L_0x1cd3df0, L_0x1cd62b0, C4<1>, C4<1>;
L_0x1cd6400 .delay (20000,20000,20000) L_0x1cd6400/d;
L_0x1cd64c0/d .functor NOT 1, L_0x1cd6400, C4<0>, C4<0>, C4<0>;
L_0x1cd64c0 .delay (10000,10000,10000) L_0x1cd64c0/d;
L_0x1cd65b0/d .functor NOR 1, L_0x1cd64c0, L_0x1cd61a0, C4<0>, C4<0>;
L_0x1cd65b0 .delay (20000,20000,20000) L_0x1cd65b0/d;
L_0x1cd6750/d .functor NOT 1, L_0x1cd65b0, C4<0>, C4<0>, C4<0>;
L_0x1cd6750 .delay (10000,10000,10000) L_0x1cd6750/d;
v0x18c6a80_0 .net "and_in0ncom", 0 0, L_0x1cd64c0; 1 drivers
v0x18c6b40_0 .net "and_in1com", 0 0, L_0x1cd61a0; 1 drivers
v0x18c6be0_0 .alias "in0", 0 0, v0x18cb590_0;
v0x18c6c80_0 .alias "in1", 0 0, v0x18cb930_0;
v0x18c6d00_0 .net "nand_in0ncom", 0 0, L_0x1cd6400; 1 drivers
v0x18c6da0_0 .net "nand_in1com", 0 0, L_0x1cd60c0; 1 drivers
v0x18c6e40_0 .net "ncom", 0 0, L_0x1cd62b0; 1 drivers
v0x18c6ee0_0 .net "nor_wire", 0 0, L_0x1cd65b0; 1 drivers
v0x18c6f80_0 .alias "result", 0 0, v0x18c76b0_0;
v0x18c7000_0 .alias "sel0", 0 0, v0x18c7500_0;
S_0x18c6240 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18c52d0;
 .timescale -9 -12;
L_0x1cd6880/d .functor NAND 1, L_0x1cd5f90, L_0x1cd80b0, C4<1>, C4<1>;
L_0x1cd6880 .delay (20000,20000,20000) L_0x1cd6880/d;
L_0x1cd6960/d .functor NOT 1, L_0x1cd6880, C4<0>, C4<0>, C4<0>;
L_0x1cd6960 .delay (10000,10000,10000) L_0x1cd6960/d;
L_0x1cd6a70/d .functor NOT 1, L_0x1cd80b0, C4<0>, C4<0>, C4<0>;
L_0x1cd6a70 .delay (10000,10000,10000) L_0x1cd6a70/d;
L_0x1cd6b30/d .functor NAND 1, L_0x1cd5550, L_0x1cd6a70, C4<1>, C4<1>;
L_0x1cd6b30 .delay (20000,20000,20000) L_0x1cd6b30/d;
L_0x1cd6c40/d .functor NOT 1, L_0x1cd6b30, C4<0>, C4<0>, C4<0>;
L_0x1cd6c40 .delay (10000,10000,10000) L_0x1cd6c40/d;
L_0x1cd6d30/d .functor NOR 1, L_0x1cd6c40, L_0x1cd6960, C4<0>, C4<0>;
L_0x1cd6d30 .delay (20000,20000,20000) L_0x1cd6d30/d;
L_0x1cd6ed0/d .functor NOT 1, L_0x1cd6d30, C4<0>, C4<0>, C4<0>;
L_0x1cd6ed0 .delay (10000,10000,10000) L_0x1cd6ed0/d;
v0x18c6330_0 .net "and_in0ncom", 0 0, L_0x1cd6c40; 1 drivers
v0x18c63f0_0 .net "and_in1com", 0 0, L_0x1cd6960; 1 drivers
v0x18c6490_0 .alias "in0", 0 0, v0x18cb6a0_0;
v0x18c6530_0 .alias "in1", 0 0, v0x18cb820_0;
v0x18c65b0_0 .net "nand_in0ncom", 0 0, L_0x1cd6b30; 1 drivers
v0x18c6650_0 .net "nand_in1com", 0 0, L_0x1cd6880; 1 drivers
v0x18c66f0_0 .net "ncom", 0 0, L_0x1cd6a70; 1 drivers
v0x18c6790_0 .net "nor_wire", 0 0, L_0x1cd6d30; 1 drivers
v0x18c6830_0 .alias "result", 0 0, v0x18c7790_0;
v0x18c68b0_0 .alias "sel0", 0 0, v0x18c7500_0;
S_0x18c5af0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18c52d0;
 .timescale -9 -12;
L_0x1cd7000/d .functor NAND 1, L_0x1cd6ed0, L_0x1cd8170, C4<1>, C4<1>;
L_0x1cd7000 .delay (20000,20000,20000) L_0x1cd7000/d;
L_0x1cd7170/d .functor NOT 1, L_0x1cd7000, C4<0>, C4<0>, C4<0>;
L_0x1cd7170 .delay (10000,10000,10000) L_0x1cd7170/d;
L_0x1cd7280/d .functor NOT 1, L_0x1cd8170, C4<0>, C4<0>, C4<0>;
L_0x1cd7280 .delay (10000,10000,10000) L_0x1cd7280/d;
L_0x1cd7340/d .functor NAND 1, L_0x1cd6750, L_0x1cd7280, C4<1>, C4<1>;
L_0x1cd7340 .delay (20000,20000,20000) L_0x1cd7340/d;
L_0x1cd7490/d .functor NOT 1, L_0x1cd7340, C4<0>, C4<0>, C4<0>;
L_0x1cd7490 .delay (10000,10000,10000) L_0x1cd7490/d;
L_0x1cd7580/d .functor NOR 1, L_0x1cd7490, L_0x1cd7170, C4<0>, C4<0>;
L_0x1cd7580 .delay (20000,20000,20000) L_0x1cd7580/d;
L_0x1cd7720/d .functor NOT 1, L_0x1cd7580, C4<0>, C4<0>, C4<0>;
L_0x1cd7720 .delay (10000,10000,10000) L_0x1cd7720/d;
v0x18c5be0_0 .net "and_in0ncom", 0 0, L_0x1cd7490; 1 drivers
v0x18c5ca0_0 .net "and_in1com", 0 0, L_0x1cd7170; 1 drivers
v0x18c5d40_0 .alias "in0", 0 0, v0x18c76b0_0;
v0x18c5de0_0 .alias "in1", 0 0, v0x18c7790_0;
v0x18c5e60_0 .net "nand_in0ncom", 0 0, L_0x1cd7340; 1 drivers
v0x18c5f00_0 .net "nand_in1com", 0 0, L_0x1cd7000; 1 drivers
v0x18c5fa0_0 .net "ncom", 0 0, L_0x1cd7280; 1 drivers
v0x18c6040_0 .net "nor_wire", 0 0, L_0x1cd7580; 1 drivers
v0x18c60e0_0 .alias "result", 0 0, v0x18c7810_0;
v0x18c6160_0 .alias "sel0", 0 0, v0x18c7580_0;
S_0x18c53c0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18c52d0;
 .timescale -9 -12;
L_0x1cd7850/d .functor NAND 1, C4<0>, L_0x1cd82a0, C4<1>, C4<1>;
L_0x1cd7850 .delay (20000,20000,20000) L_0x1cd7850/d;
L_0x1cd79d0/d .functor NOT 1, L_0x1cd7850, C4<0>, C4<0>, C4<0>;
L_0x1cd79d0 .delay (10000,10000,10000) L_0x1cd79d0/d;
L_0x1cd7ae0/d .functor NOT 1, L_0x1cd82a0, C4<0>, C4<0>, C4<0>;
L_0x1cd7ae0 .delay (10000,10000,10000) L_0x1cd7ae0/d;
L_0x1cd7ba0/d .functor NAND 1, L_0x1cd7720, L_0x1cd7ae0, C4<1>, C4<1>;
L_0x1cd7ba0 .delay (20000,20000,20000) L_0x1cd7ba0/d;
L_0x1cd7cf0/d .functor NOT 1, L_0x1cd7ba0, C4<0>, C4<0>, C4<0>;
L_0x1cd7cf0 .delay (10000,10000,10000) L_0x1cd7cf0/d;
L_0x1cd7de0/d .functor NOR 1, L_0x1cd7cf0, L_0x1cd79d0, C4<0>, C4<0>;
L_0x1cd7de0 .delay (20000,20000,20000) L_0x1cd7de0/d;
L_0x1cd7f80/d .functor NOT 1, L_0x1cd7de0, C4<0>, C4<0>, C4<0>;
L_0x1cd7f80 .delay (10000,10000,10000) L_0x1cd7f80/d;
v0x18c54b0_0 .net "and_in0ncom", 0 0, L_0x1cd7cf0; 1 drivers
v0x18c5530_0 .net "and_in1com", 0 0, L_0x1cd79d0; 1 drivers
v0x18c55d0_0 .alias "in0", 0 0, v0x18c7810_0;
v0x18c5670_0 .alias "in1", 0 0, v0x18c73d0_0;
v0x18c56f0_0 .net "nand_in0ncom", 0 0, L_0x1cd7ba0; 1 drivers
v0x18c5790_0 .net "nand_in1com", 0 0, L_0x1cd7850; 1 drivers
v0x18c5870_0 .net "ncom", 0 0, L_0x1cd7ae0; 1 drivers
v0x18c5910_0 .net "nor_wire", 0 0, L_0x1cd7de0; 1 drivers
v0x18c59b0_0 .alias "result", 0 0, v0x18cb3e0_0;
v0x18c5a50_0 .alias "sel0", 0 0, v0x18c7600_0;
S_0x18be700 .scope generate, "ALU32[11]" "ALU32[11]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18bd868 .param/l "i" 2 105, +C4<01011>;
S_0x18be830 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18be700;
 .timescale -9 -12;
L_0x1cccc00/d .functor NOT 1, L_0x1cd8900, C4<0>, C4<0>, C4<0>;
L_0x1cccc00 .delay (10000,10000,10000) L_0x1cccc00/d;
v0x18c45b0_0 .net "carryin", 0 0, L_0x1cb0540; 1 drivers
v0x18c4650_0 .net "carryout", 0 0, L_0x1cda0b0; 1 drivers
v0x18c46d0_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18c4750_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18c47d0_0 .net "notB", 0 0, L_0x1cccc00; 1 drivers
v0x18c4850_0 .net "operandA", 0 0, L_0x1cd8860; 1 drivers
v0x18c48d0_0 .net "operandB", 0 0, L_0x1cd8900; 1 drivers
v0x18c49e0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18c4a60_0 .net "result", 0 0, L_0x1cdd820; 1 drivers
v0x18c4b30_0 .net "trueB", 0 0, L_0x1cd8ef0; 1 drivers
v0x18c4c10_0 .net "wAddSub", 0 0, L_0x1cd9a10; 1 drivers
v0x18c4d20_0 .net "wNandAnd", 0 0, L_0x1cdb170; 1 drivers
v0x18c4ea0_0 .net "wNorOr", 0 0, L_0x1cdbbb0; 1 drivers
v0x18c4fb0_0 .net "wXor", 0 0, L_0x1cda710; 1 drivers
L_0x1cdd910 .part v0x19172a0_0, 0, 1;
L_0x1917320 .part v0x19172a0_0, 1, 1;
L_0x1917450 .part v0x19172a0_0, 2, 1;
S_0x18c3de0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18be830;
 .timescale -9 -12;
L_0x1ccccc0/d .functor NAND 1, L_0x1cccc00, v0x1917220_0, C4<1>, C4<1>;
L_0x1ccccc0 .delay (20000,20000,20000) L_0x1ccccc0/d;
L_0x1cd8a00/d .functor NOT 1, L_0x1ccccc0, C4<0>, C4<0>, C4<0>;
L_0x1cd8a00 .delay (10000,10000,10000) L_0x1cd8a00/d;
L_0x1cd8ac0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1cd8ac0 .delay (10000,10000,10000) L_0x1cd8ac0/d;
L_0x1cd8b80/d .functor NAND 1, L_0x1cd8900, L_0x1cd8ac0, C4<1>, C4<1>;
L_0x1cd8b80 .delay (20000,20000,20000) L_0x1cd8b80/d;
L_0x1cd8c40/d .functor NOT 1, L_0x1cd8b80, C4<0>, C4<0>, C4<0>;
L_0x1cd8c40 .delay (10000,10000,10000) L_0x1cd8c40/d;
L_0x1cd8d50/d .functor NOR 1, L_0x1cd8c40, L_0x1cd8a00, C4<0>, C4<0>;
L_0x1cd8d50 .delay (20000,20000,20000) L_0x1cd8d50/d;
L_0x1cd8ef0/d .functor NOT 1, L_0x1cd8d50, C4<0>, C4<0>, C4<0>;
L_0x1cd8ef0 .delay (10000,10000,10000) L_0x1cd8ef0/d;
v0x18c3ed0_0 .net "and_in0ncom", 0 0, L_0x1cd8c40; 1 drivers
v0x18c3f90_0 .net "and_in1com", 0 0, L_0x1cd8a00; 1 drivers
v0x18c4030_0 .alias "in0", 0 0, v0x18c48d0_0;
v0x18c40b0_0 .alias "in1", 0 0, v0x18c47d0_0;
v0x18c4130_0 .net "nand_in0ncom", 0 0, L_0x1cd8b80; 1 drivers
v0x18c41d0_0 .net "nand_in1com", 0 0, L_0x1ccccc0; 1 drivers
v0x18c4270_0 .net "ncom", 0 0, L_0x1cd8ac0; 1 drivers
v0x18c4310_0 .net "nor_wire", 0 0, L_0x1cd8d50; 1 drivers
v0x18c4400_0 .alias "result", 0 0, v0x18c4b30_0;
v0x18c44d0_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18c2af0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18be830;
 .timescale -9 -12;
L_0x1cd9b20/d .functor NAND 1, L_0x1cd8860, L_0x1cd8ef0, C4<1>, C4<1>;
L_0x1cd9b20 .delay (20000,20000,20000) L_0x1cd9b20/d;
L_0x1cd9cb0/d .functor NOT 1, L_0x1cd9b20, C4<0>, C4<0>, C4<0>;
L_0x1cd9cb0 .delay (10000,10000,10000) L_0x1cd9cb0/d;
L_0x1cd9da0/d .functor NAND 1, L_0x1cb0540, L_0x1cd9470, C4<1>, C4<1>;
L_0x1cd9da0 .delay (20000,20000,20000) L_0x1cd9da0/d;
L_0x1cd9e60/d .functor NOT 1, L_0x1cd9da0, C4<0>, C4<0>, C4<0>;
L_0x1cd9e60 .delay (10000,10000,10000) L_0x1cd9e60/d;
L_0x1cd9f70/d .functor NOR 1, L_0x1cd9e60, L_0x1cd9cb0, C4<0>, C4<0>;
L_0x1cd9f70 .delay (20000,20000,20000) L_0x1cd9f70/d;
L_0x1cda0b0/d .functor NOT 1, L_0x1cd9f70, C4<0>, C4<0>, C4<0>;
L_0x1cda0b0 .delay (10000,10000,10000) L_0x1cda0b0/d;
v0x18c36d0_0 .alias "a", 0 0, v0x18c4850_0;
v0x18c37e0_0 .net "and_ab", 0 0, L_0x1cd9cb0; 1 drivers
v0x18c3880_0 .net "and_xor_ab_c", 0 0, L_0x1cd9e60; 1 drivers
v0x18c3920_0 .alias "b", 0 0, v0x18c4b30_0;
v0x18c39a0_0 .alias "carryin", 0 0, v0x18c45b0_0;
v0x18c3a20_0 .alias "carryout", 0 0, v0x18c4650_0;
v0x18c3ae0_0 .net "nand_ab", 0 0, L_0x1cd9b20; 1 drivers
v0x18c3b60_0 .net "nand_xor_ab_c", 0 0, L_0x1cd9da0; 1 drivers
v0x18c3be0_0 .net "nco", 0 0, L_0x1cd9f70; 1 drivers
v0x18c3c80_0 .alias "sum", 0 0, v0x18c4c10_0;
v0x18c3d60_0 .net "xor_ab", 0 0, L_0x1cd9470; 1 drivers
S_0x18c3180 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18c2af0;
 .timescale -9 -12;
L_0x1cd9060/d .functor NAND 1, L_0x1cd8860, L_0x1cd8ef0, C4<1>, C4<1>;
L_0x1cd9060 .delay (20000,20000,20000) L_0x1cd9060/d;
L_0x1cd9140/d .functor NOR 1, L_0x1cd8860, L_0x1cd8ef0, C4<0>, C4<0>;
L_0x1cd9140 .delay (20000,20000,20000) L_0x1cd9140/d;
L_0x1cd9200/d .functor NOT 1, L_0x1cd9140, C4<0>, C4<0>, C4<0>;
L_0x1cd9200 .delay (10000,10000,10000) L_0x1cd9200/d;
L_0x1cd9310/d .functor NAND 1, L_0x1cd9200, L_0x1cd9060, C4<1>, C4<1>;
L_0x1cd9310 .delay (20000,20000,20000) L_0x1cd9310/d;
L_0x1cd9470/d .functor NOT 1, L_0x1cd9310, C4<0>, C4<0>, C4<0>;
L_0x1cd9470 .delay (10000,10000,10000) L_0x1cd9470/d;
v0x18c3270_0 .alias "a", 0 0, v0x18c4850_0;
v0x18c3310_0 .alias "b", 0 0, v0x18c4b30_0;
v0x18c33b0_0 .net "nand_ab", 0 0, L_0x1cd9060; 1 drivers
v0x18c3450_0 .net "nor_ab", 0 0, L_0x1cd9140; 1 drivers
v0x18c34d0_0 .net "nxor_ab", 0 0, L_0x1cd9310; 1 drivers
v0x18c3570_0 .net "or_ab", 0 0, L_0x1cd9200; 1 drivers
v0x18c3650_0 .alias "result", 0 0, v0x18c3d60_0;
S_0x18c2be0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18c2af0;
 .timescale -9 -12;
L_0x1cd9580/d .functor NAND 1, L_0x1cd9470, L_0x1cb0540, C4<1>, C4<1>;
L_0x1cd9580 .delay (20000,20000,20000) L_0x1cd9580/d;
L_0x1cd96f0/d .functor NOR 1, L_0x1cd9470, L_0x1cb0540, C4<0>, C4<0>;
L_0x1cd96f0 .delay (20000,20000,20000) L_0x1cd96f0/d;
L_0x1cd9840/d .functor NOT 1, L_0x1cd96f0, C4<0>, C4<0>, C4<0>;
L_0x1cd9840 .delay (10000,10000,10000) L_0x1cd9840/d;
L_0x1cd9900/d .functor NAND 1, L_0x1cd9840, L_0x1cd9580, C4<1>, C4<1>;
L_0x1cd9900 .delay (20000,20000,20000) L_0x1cd9900/d;
L_0x1cd9a10/d .functor NOT 1, L_0x1cd9900, C4<0>, C4<0>, C4<0>;
L_0x1cd9a10 .delay (10000,10000,10000) L_0x1cd9a10/d;
v0x18c2cd0_0 .alias "a", 0 0, v0x18c3d60_0;
v0x18c2d70_0 .alias "b", 0 0, v0x18c45b0_0;
v0x18c2e10_0 .net "nand_ab", 0 0, L_0x1cd9580; 1 drivers
v0x18c2eb0_0 .net "nor_ab", 0 0, L_0x1cd96f0; 1 drivers
v0x18c2f30_0 .net "nxor_ab", 0 0, L_0x1cd9900; 1 drivers
v0x18c2fd0_0 .net "or_ab", 0 0, L_0x1cd9840; 1 drivers
v0x18c30b0_0 .alias "result", 0 0, v0x18c4c10_0;
S_0x18c25a0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18be830;
 .timescale -9 -12;
L_0x1cda270/d .functor NAND 1, L_0x1cd8860, L_0x1cd8900, C4<1>, C4<1>;
L_0x1cda270 .delay (20000,20000,20000) L_0x1cda270/d;
L_0x1cda350/d .functor NOR 1, L_0x1cd8860, L_0x1cd8900, C4<0>, C4<0>;
L_0x1cda350 .delay (20000,20000,20000) L_0x1cda350/d;
L_0x1cda4e0/d .functor NOT 1, L_0x1cda350, C4<0>, C4<0>, C4<0>;
L_0x1cda4e0 .delay (10000,10000,10000) L_0x1cda4e0/d;
L_0x1cda5d0/d .functor NAND 1, L_0x1cda4e0, L_0x1cda270, C4<1>, C4<1>;
L_0x1cda5d0 .delay (20000,20000,20000) L_0x1cda5d0/d;
L_0x1cda710/d .functor NOT 1, L_0x1cda5d0, C4<0>, C4<0>, C4<0>;
L_0x1cda710 .delay (10000,10000,10000) L_0x1cda710/d;
v0x18c2690_0 .alias "a", 0 0, v0x18c4850_0;
v0x18c2710_0 .alias "b", 0 0, v0x18c48d0_0;
v0x18c27e0_0 .net "nand_ab", 0 0, L_0x1cda270; 1 drivers
v0x18c2860_0 .net "nor_ab", 0 0, L_0x1cda350; 1 drivers
v0x18c28e0_0 .net "nxor_ab", 0 0, L_0x1cda5d0; 1 drivers
v0x18c2960_0 .net "or_ab", 0 0, L_0x1cda4e0; 1 drivers
v0x18c2a20_0 .alias "result", 0 0, v0x18c4fb0_0;
S_0x18c19b0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18be830;
 .timescale -9 -12;
L_0x1cda860/d .functor NAND 1, L_0x1cd8860, L_0x1cd8900, C4<1>, C4<1>;
L_0x1cda860 .delay (20000,20000,20000) L_0x1cda860/d;
L_0x1cda9b0/d .functor NOT 1, L_0x1cda860, C4<0>, C4<0>, C4<0>;
L_0x1cda9b0 .delay (10000,10000,10000) L_0x1cda9b0/d;
v0x18c2220_0 .alias "a", 0 0, v0x18c4850_0;
v0x18c22c0_0 .net "and_ab", 0 0, L_0x1cda9b0; 1 drivers
v0x18c2340_0 .alias "b", 0 0, v0x18c48d0_0;
v0x18c23c0_0 .net "nand_ab", 0 0, L_0x1cda860; 1 drivers
v0x18c24a0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18c2520_0 .alias "result", 0 0, v0x18c4d20_0;
S_0x18c1aa0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18c19b0;
 .timescale -9 -12;
L_0x1cdaae0/d .functor NAND 1, L_0x1cda9b0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cdaae0 .delay (20000,20000,20000) L_0x1cdaae0/d;
L_0x1cdabc0/d .functor NOT 1, L_0x1cdaae0, C4<0>, C4<0>, C4<0>;
L_0x1cdabc0 .delay (10000,10000,10000) L_0x1cdabc0/d;
L_0x1cdacd0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cdacd0 .delay (10000,10000,10000) L_0x1cdacd0/d;
L_0x1cdad90/d .functor NAND 1, L_0x1cda860, L_0x1cdacd0, C4<1>, C4<1>;
L_0x1cdad90 .delay (20000,20000,20000) L_0x1cdad90/d;
L_0x1cdaee0/d .functor NOT 1, L_0x1cdad90, C4<0>, C4<0>, C4<0>;
L_0x1cdaee0 .delay (10000,10000,10000) L_0x1cdaee0/d;
L_0x1cdafd0/d .functor NOR 1, L_0x1cdaee0, L_0x1cdabc0, C4<0>, C4<0>;
L_0x1cdafd0 .delay (20000,20000,20000) L_0x1cdafd0/d;
L_0x1cdb170/d .functor NOT 1, L_0x1cdafd0, C4<0>, C4<0>, C4<0>;
L_0x1cdb170 .delay (10000,10000,10000) L_0x1cdb170/d;
v0x18c1b90_0 .net "and_in0ncom", 0 0, L_0x1cdaee0; 1 drivers
v0x18c1c10_0 .net "and_in1com", 0 0, L_0x1cdabc0; 1 drivers
v0x18c1c90_0 .alias "in0", 0 0, v0x18c23c0_0;
v0x18c1d30_0 .alias "in1", 0 0, v0x18c22c0_0;
v0x18c1db0_0 .net "nand_in0ncom", 0 0, L_0x1cdad90; 1 drivers
v0x18c1e50_0 .net "nand_in1com", 0 0, L_0x1cdaae0; 1 drivers
v0x18c1f30_0 .net "ncom", 0 0, L_0x1cdacd0; 1 drivers
v0x18c1fd0_0 .net "nor_wire", 0 0, L_0x1cdafd0; 1 drivers
v0x18c2070_0 .alias "result", 0 0, v0x18c4d20_0;
v0x18c2140_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18c0f10 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18be830;
 .timescale -9 -12;
L_0x1cdb2a0/d .functor NOR 1, L_0x1cd8860, L_0x1cd8900, C4<0>, C4<0>;
L_0x1cdb2a0 .delay (20000,20000,20000) L_0x1cdb2a0/d;
L_0x1cdb3f0/d .functor NOT 1, L_0x1cdb2a0, C4<0>, C4<0>, C4<0>;
L_0x1cdb3f0 .delay (10000,10000,10000) L_0x1cdb3f0/d;
v0x18c1690_0 .alias "a", 0 0, v0x18c4850_0;
v0x18c1710_0 .alias "b", 0 0, v0x18c48d0_0;
v0x18c17b0_0 .net "nor_ab", 0 0, L_0x1cdb2a0; 1 drivers
v0x18c1830_0 .net "or_ab", 0 0, L_0x1cdb3f0; 1 drivers
v0x18c18b0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18c1930_0 .alias "result", 0 0, v0x18c4ea0_0;
S_0x18c1000 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18c0f10;
 .timescale -9 -12;
L_0x1cdb520/d .functor NAND 1, L_0x1cdb3f0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cdb520 .delay (20000,20000,20000) L_0x1cdb520/d;
L_0x1cdb600/d .functor NOT 1, L_0x1cdb520, C4<0>, C4<0>, C4<0>;
L_0x1cdb600 .delay (10000,10000,10000) L_0x1cdb600/d;
L_0x1cdb710/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cdb710 .delay (10000,10000,10000) L_0x1cdb710/d;
L_0x1cdb7d0/d .functor NAND 1, L_0x1cdb2a0, L_0x1cdb710, C4<1>, C4<1>;
L_0x1cdb7d0 .delay (20000,20000,20000) L_0x1cdb7d0/d;
L_0x1cdb920/d .functor NOT 1, L_0x1cdb7d0, C4<0>, C4<0>, C4<0>;
L_0x1cdb920 .delay (10000,10000,10000) L_0x1cdb920/d;
L_0x1cdba10/d .functor NOR 1, L_0x1cdb920, L_0x1cdb600, C4<0>, C4<0>;
L_0x1cdba10 .delay (20000,20000,20000) L_0x1cdba10/d;
L_0x1cdbbb0/d .functor NOT 1, L_0x1cdba10, C4<0>, C4<0>, C4<0>;
L_0x1cdbbb0 .delay (10000,10000,10000) L_0x1cdbbb0/d;
v0x18c10f0_0 .net "and_in0ncom", 0 0, L_0x1cdb920; 1 drivers
v0x18c1170_0 .net "and_in1com", 0 0, L_0x1cdb600; 1 drivers
v0x18c11f0_0 .alias "in0", 0 0, v0x18c17b0_0;
v0x18c1270_0 .alias "in1", 0 0, v0x18c1830_0;
v0x18c12f0_0 .net "nand_in0ncom", 0 0, L_0x1cdb7d0; 1 drivers
v0x18c1370_0 .net "nand_in1com", 0 0, L_0x1cdb520; 1 drivers
v0x18c13f0_0 .net "ncom", 0 0, L_0x1cdb710; 1 drivers
v0x18c1470_0 .net "nor_wire", 0 0, L_0x1cdba10; 1 drivers
v0x18c1540_0 .alias "result", 0 0, v0x18c4ea0_0;
v0x18c1610_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18be920 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18be830;
 .timescale -9 -12;
v0x18c0760_0 .alias "in0", 0 0, v0x18c4c10_0;
v0x18c0810_0 .alias "in1", 0 0, v0x18c4fb0_0;
v0x18c08c0_0 .alias "in2", 0 0, v0x18c4d20_0;
v0x18c0970_0 .alias "in3", 0 0, v0x18c4ea0_0;
v0x18c0a50_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18c0b00_0 .alias "result", 0 0, v0x18c4a60_0;
v0x18c0b80_0 .net "sel0", 0 0, L_0x1cdd910; 1 drivers
v0x18c0c00_0 .net "sel1", 0 0, L_0x1917320; 1 drivers
v0x18c0c80_0 .net "sel2", 0 0, L_0x1917450; 1 drivers
v0x18c0d30_0 .net "w0", 0 0, L_0x1cdc370; 1 drivers
v0x18c0e10_0 .net "w1", 0 0, L_0x1cdcaf0; 1 drivers
v0x18c0e90_0 .net "w2", 0 0, L_0x1cdd0c0; 1 drivers
S_0x18bffe0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18be920;
 .timescale -9 -12;
L_0x1cdbce0/d .functor NAND 1, L_0x1cda710, L_0x1cdd910, C4<1>, C4<1>;
L_0x1cdbce0 .delay (20000,20000,20000) L_0x1cdbce0/d;
L_0x1cdbdc0/d .functor NOT 1, L_0x1cdbce0, C4<0>, C4<0>, C4<0>;
L_0x1cdbdc0 .delay (10000,10000,10000) L_0x1cdbdc0/d;
L_0x1cdbed0/d .functor NOT 1, L_0x1cdd910, C4<0>, C4<0>, C4<0>;
L_0x1cdbed0 .delay (10000,10000,10000) L_0x1cdbed0/d;
L_0x1cdc020/d .functor NAND 1, L_0x1cd9a10, L_0x1cdbed0, C4<1>, C4<1>;
L_0x1cdc020 .delay (20000,20000,20000) L_0x1cdc020/d;
L_0x1cdc0e0/d .functor NOT 1, L_0x1cdc020, C4<0>, C4<0>, C4<0>;
L_0x1cdc0e0 .delay (10000,10000,10000) L_0x1cdc0e0/d;
L_0x1cdc1d0/d .functor NOR 1, L_0x1cdc0e0, L_0x1cdbdc0, C4<0>, C4<0>;
L_0x1cdc1d0 .delay (20000,20000,20000) L_0x1cdc1d0/d;
L_0x1cdc370/d .functor NOT 1, L_0x1cdc1d0, C4<0>, C4<0>, C4<0>;
L_0x1cdc370 .delay (10000,10000,10000) L_0x1cdc370/d;
v0x18c00d0_0 .net "and_in0ncom", 0 0, L_0x1cdc0e0; 1 drivers
v0x18c0190_0 .net "and_in1com", 0 0, L_0x1cdbdc0; 1 drivers
v0x18c0230_0 .alias "in0", 0 0, v0x18c4c10_0;
v0x18c02d0_0 .alias "in1", 0 0, v0x18c4fb0_0;
v0x18c0350_0 .net "nand_in0ncom", 0 0, L_0x1cdc020; 1 drivers
v0x18c03f0_0 .net "nand_in1com", 0 0, L_0x1cdbce0; 1 drivers
v0x18c0490_0 .net "ncom", 0 0, L_0x1cdbed0; 1 drivers
v0x18c0530_0 .net "nor_wire", 0 0, L_0x1cdc1d0; 1 drivers
v0x18c05d0_0 .alias "result", 0 0, v0x18c0d30_0;
v0x18c0650_0 .alias "sel0", 0 0, v0x18c0b80_0;
S_0x18bf890 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18be920;
 .timescale -9 -12;
L_0x1cdc4a0/d .functor NAND 1, L_0x1cdbbb0, L_0x1cdd910, C4<1>, C4<1>;
L_0x1cdc4a0 .delay (20000,20000,20000) L_0x1cdc4a0/d;
L_0x1cdc580/d .functor NOT 1, L_0x1cdc4a0, C4<0>, C4<0>, C4<0>;
L_0x1cdc580 .delay (10000,10000,10000) L_0x1cdc580/d;
L_0x1cdc690/d .functor NOT 1, L_0x1cdd910, C4<0>, C4<0>, C4<0>;
L_0x1cdc690 .delay (10000,10000,10000) L_0x1cdc690/d;
L_0x1cdc750/d .functor NAND 1, L_0x1cdb170, L_0x1cdc690, C4<1>, C4<1>;
L_0x1cdc750 .delay (20000,20000,20000) L_0x1cdc750/d;
L_0x1cdc860/d .functor NOT 1, L_0x1cdc750, C4<0>, C4<0>, C4<0>;
L_0x1cdc860 .delay (10000,10000,10000) L_0x1cdc860/d;
L_0x1cdc950/d .functor NOR 1, L_0x1cdc860, L_0x1cdc580, C4<0>, C4<0>;
L_0x1cdc950 .delay (20000,20000,20000) L_0x1cdc950/d;
L_0x1cdcaf0/d .functor NOT 1, L_0x1cdc950, C4<0>, C4<0>, C4<0>;
L_0x1cdcaf0 .delay (10000,10000,10000) L_0x1cdcaf0/d;
v0x18bf980_0 .net "and_in0ncom", 0 0, L_0x1cdc860; 1 drivers
v0x18bfa40_0 .net "and_in1com", 0 0, L_0x1cdc580; 1 drivers
v0x18bfae0_0 .alias "in0", 0 0, v0x18c4d20_0;
v0x18bfb80_0 .alias "in1", 0 0, v0x18c4ea0_0;
v0x18bfc00_0 .net "nand_in0ncom", 0 0, L_0x1cdc750; 1 drivers
v0x18bfca0_0 .net "nand_in1com", 0 0, L_0x1cdc4a0; 1 drivers
v0x18bfd40_0 .net "ncom", 0 0, L_0x1cdc690; 1 drivers
v0x18bfde0_0 .net "nor_wire", 0 0, L_0x1cdc950; 1 drivers
v0x18bfe80_0 .alias "result", 0 0, v0x18c0e10_0;
v0x18bff00_0 .alias "sel0", 0 0, v0x18c0b80_0;
S_0x18bf140 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18be920;
 .timescale -9 -12;
L_0x1cdcc20/d .functor NAND 1, L_0x1cdcaf0, L_0x1917320, C4<1>, C4<1>;
L_0x1cdcc20 .delay (20000,20000,20000) L_0x1cdcc20/d;
L_0x1cdcd90/d .functor NOT 1, L_0x1cdcc20, C4<0>, C4<0>, C4<0>;
L_0x1cdcd90 .delay (10000,10000,10000) L_0x1cdcd90/d;
L_0x1cdcea0/d .functor NOT 1, L_0x1917320, C4<0>, C4<0>, C4<0>;
L_0x1cdcea0 .delay (10000,10000,10000) L_0x1cdcea0/d;
L_0x1cdcf60/d .functor NAND 1, L_0x1cdc370, L_0x1cdcea0, C4<1>, C4<1>;
L_0x1cdcf60 .delay (20000,20000,20000) L_0x1cdcf60/d;
L_0x18c2440/d .functor NOT 1, L_0x1cdcf60, C4<0>, C4<0>, C4<0>;
L_0x18c2440 .delay (10000,10000,10000) L_0x18c2440/d;
L_0x18d60c0/d .functor NOR 1, L_0x18c2440, L_0x1cdcd90, C4<0>, C4<0>;
L_0x18d60c0 .delay (20000,20000,20000) L_0x18d60c0/d;
L_0x1cdd0c0/d .functor NOT 1, L_0x18d60c0, C4<0>, C4<0>, C4<0>;
L_0x1cdd0c0 .delay (10000,10000,10000) L_0x1cdd0c0/d;
v0x18bf230_0 .net "and_in0ncom", 0 0, L_0x18c2440; 1 drivers
v0x18bf2f0_0 .net "and_in1com", 0 0, L_0x1cdcd90; 1 drivers
v0x18bf390_0 .alias "in0", 0 0, v0x18c0d30_0;
v0x18bf430_0 .alias "in1", 0 0, v0x18c0e10_0;
v0x18bf4b0_0 .net "nand_in0ncom", 0 0, L_0x1cdcf60; 1 drivers
v0x18bf550_0 .net "nand_in1com", 0 0, L_0x1cdcc20; 1 drivers
v0x18bf5f0_0 .net "ncom", 0 0, L_0x1cdcea0; 1 drivers
v0x18bf690_0 .net "nor_wire", 0 0, L_0x18d60c0; 1 drivers
v0x18bf730_0 .alias "result", 0 0, v0x18c0e90_0;
v0x18bf7b0_0 .alias "sel0", 0 0, v0x18c0c00_0;
S_0x18bea10 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18be920;
 .timescale -9 -12;
L_0x1cdd1b0/d .functor NAND 1, C4<0>, L_0x1917450, C4<1>, C4<1>;
L_0x1cdd1b0 .delay (20000,20000,20000) L_0x1cdd1b0/d;
L_0x1cdd2f0/d .functor NOT 1, L_0x1cdd1b0, C4<0>, C4<0>, C4<0>;
L_0x1cdd2f0 .delay (10000,10000,10000) L_0x1cdd2f0/d;
L_0x1cdd3e0/d .functor NOT 1, L_0x1917450, C4<0>, C4<0>, C4<0>;
L_0x1cdd3e0 .delay (10000,10000,10000) L_0x1cdd3e0/d;
L_0x1cdd480/d .functor NAND 1, L_0x1cdd0c0, L_0x1cdd3e0, C4<1>, C4<1>;
L_0x1cdd480 .delay (20000,20000,20000) L_0x1cdd480/d;
L_0x1cdd5b0/d .functor NOT 1, L_0x1cdd480, C4<0>, C4<0>, C4<0>;
L_0x1cdd5b0 .delay (10000,10000,10000) L_0x1cdd5b0/d;
L_0x1cdd6a0/d .functor NOR 1, L_0x1cdd5b0, L_0x1cdd2f0, C4<0>, C4<0>;
L_0x1cdd6a0 .delay (20000,20000,20000) L_0x1cdd6a0/d;
L_0x1cdd820/d .functor NOT 1, L_0x1cdd6a0, C4<0>, C4<0>, C4<0>;
L_0x1cdd820 .delay (10000,10000,10000) L_0x1cdd820/d;
v0x18beb00_0 .net "and_in0ncom", 0 0, L_0x1cdd5b0; 1 drivers
v0x18beb80_0 .net "and_in1com", 0 0, L_0x1cdd2f0; 1 drivers
v0x18bec20_0 .alias "in0", 0 0, v0x18c0e90_0;
v0x18becc0_0 .alias "in1", 0 0, v0x18c0a50_0;
v0x18bed40_0 .net "nand_in0ncom", 0 0, L_0x1cdd480; 1 drivers
v0x18bede0_0 .net "nand_in1com", 0 0, L_0x1cdd1b0; 1 drivers
v0x18beec0_0 .net "ncom", 0 0, L_0x1cdd3e0; 1 drivers
v0x18bef60_0 .net "nor_wire", 0 0, L_0x1cdd6a0; 1 drivers
v0x18bf000_0 .alias "result", 0 0, v0x18c4a60_0;
v0x18bf0a0_0 .alias "sel0", 0 0, v0x18c0c80_0;
S_0x18b7da0 .scope generate, "ALU32[12]" "ALU32[12]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18b6798 .param/l "i" 2 105, +C4<01100>;
S_0x18b7ed0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18b7da0;
 .timescale -9 -12;
L_0x1cd89a0/d .functor NOT 1, L_0x1ce3e80, C4<0>, C4<0>, C4<0>;
L_0x1cd89a0 .delay (10000,10000,10000) L_0x1cd89a0/d;
v0x18bdc00_0 .net "carryin", 0 0, L_0x1ce3f20; 1 drivers
v0x18bdca0_0 .net "carryout", 0 0, L_0x1cdfbe0; 1 drivers
v0x18bdd20_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18bdda0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18bde20_0 .net "notB", 0 0, L_0x1cd89a0; 1 drivers
v0x18bdea0_0 .net "operandA", 0 0, L_0x1cde6c0; 1 drivers
v0x18bdf20_0 .net "operandB", 0 0, L_0x1ce3e80; 1 drivers
v0x18be030_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18be0b0_0 .net "result", 0 0, L_0x1ce36d0; 1 drivers
v0x18be180_0 .net "trueB", 0 0, L_0x1cdeba0; 1 drivers
v0x18be260_0 .net "wAddSub", 0 0, L_0x1cdf520; 1 drivers
v0x18be370_0 .net "wNandAnd", 0 0, L_0x1ce0ca0; 1 drivers
v0x18be4f0_0 .net "wNorOr", 0 0, L_0x1ce16e0; 1 drivers
v0x18be600_0 .net "wXor", 0 0, L_0x1ce0240; 1 drivers
L_0x1ce3800 .part v0x19172a0_0, 0, 1;
L_0x1ce38c0 .part v0x19172a0_0, 1, 1;
L_0x1ce39f0 .part v0x19172a0_0, 2, 1;
S_0x18bd3f0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18b7ed0;
 .timescale -9 -12;
L_0x1cde260/d .functor NAND 1, L_0x1cd89a0, v0x1917220_0, C4<1>, C4<1>;
L_0x1cde260 .delay (20000,20000,20000) L_0x1cde260/d;
L_0x1cde340/d .functor NOT 1, L_0x1cde260, C4<0>, C4<0>, C4<0>;
L_0x1cde340 .delay (10000,10000,10000) L_0x1cde340/d;
L_0x1cde7e0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1cde7e0 .delay (10000,10000,10000) L_0x1cde7e0/d;
L_0x1cde840/d .functor NAND 1, L_0x1ce3e80, L_0x1cde7e0, C4<1>, C4<1>;
L_0x1cde840 .delay (20000,20000,20000) L_0x1cde840/d;
L_0x1cde930/d .functor NOT 1, L_0x1cde840, C4<0>, C4<0>, C4<0>;
L_0x1cde930 .delay (10000,10000,10000) L_0x1cde930/d;
L_0x1cdea20/d .functor NOR 1, L_0x1cde930, L_0x1cde340, C4<0>, C4<0>;
L_0x1cdea20 .delay (20000,20000,20000) L_0x1cdea20/d;
L_0x1cdeba0/d .functor NOT 1, L_0x1cdea20, C4<0>, C4<0>, C4<0>;
L_0x1cdeba0 .delay (10000,10000,10000) L_0x1cdeba0/d;
v0x18bd4e0_0 .net "and_in0ncom", 0 0, L_0x1cde930; 1 drivers
v0x18bd5a0_0 .net "and_in1com", 0 0, L_0x1cde340; 1 drivers
v0x18bd640_0 .alias "in0", 0 0, v0x18bdf20_0;
v0x18bd6c0_0 .alias "in1", 0 0, v0x18bde20_0;
v0x18bd740_0 .net "nand_in0ncom", 0 0, L_0x1cde840; 1 drivers
v0x18bd7e0_0 .net "nand_in1com", 0 0, L_0x1cde260; 1 drivers
v0x18bd8c0_0 .net "ncom", 0 0, L_0x1cde7e0; 1 drivers
v0x18bd960_0 .net "nor_wire", 0 0, L_0x1cdea20; 1 drivers
v0x18bda50_0 .alias "result", 0 0, v0x18be180_0;
v0x18bdb20_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18bc160 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18b7ed0;
 .timescale -9 -12;
L_0x1cdf630/d .functor NAND 1, L_0x1cde6c0, L_0x1cdeba0, C4<1>, C4<1>;
L_0x1cdf630 .delay (20000,20000,20000) L_0x1cdf630/d;
L_0x1cdf7c0/d .functor NOT 1, L_0x1cdf630, C4<0>, C4<0>, C4<0>;
L_0x1cdf7c0 .delay (10000,10000,10000) L_0x1cdf7c0/d;
L_0x1cdf8b0/d .functor NAND 1, L_0x1ce3f20, L_0x1cdf040, C4<1>, C4<1>;
L_0x1cdf8b0 .delay (20000,20000,20000) L_0x1cdf8b0/d;
L_0x1cdf970/d .functor NOT 1, L_0x1cdf8b0, C4<0>, C4<0>, C4<0>;
L_0x1cdf970 .delay (10000,10000,10000) L_0x1cdf970/d;
L_0x1cdfa80/d .functor NOR 1, L_0x1cdf970, L_0x1cdf7c0, C4<0>, C4<0>;
L_0x1cdfa80 .delay (20000,20000,20000) L_0x1cdfa80/d;
L_0x1cdfbe0/d .functor NOT 1, L_0x1cdfa80, C4<0>, C4<0>, C4<0>;
L_0x1cdfbe0 .delay (10000,10000,10000) L_0x1cdfbe0/d;
v0x18bcd40_0 .alias "a", 0 0, v0x18bdea0_0;
v0x18bce50_0 .net "and_ab", 0 0, L_0x1cdf7c0; 1 drivers
v0x18bcef0_0 .net "and_xor_ab_c", 0 0, L_0x1cdf970; 1 drivers
v0x18bcf90_0 .alias "b", 0 0, v0x18be180_0;
v0x18bd010_0 .alias "carryin", 0 0, v0x18bdc00_0;
v0x18bd090_0 .alias "carryout", 0 0, v0x18bdca0_0;
v0x18bd110_0 .net "nand_ab", 0 0, L_0x1cdf630; 1 drivers
v0x18bd190_0 .net "nand_xor_ab_c", 0 0, L_0x1cdf8b0; 1 drivers
v0x18bd210_0 .net "nco", 0 0, L_0x1cdfa80; 1 drivers
v0x18bd290_0 .alias "sum", 0 0, v0x18be260_0;
v0x18bd370_0 .net "xor_ab", 0 0, L_0x1cdf040; 1 drivers
S_0x18bc7f0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18bc160;
 .timescale -9 -12;
L_0x1cdecd0/d .functor NAND 1, L_0x1cde6c0, L_0x1cdeba0, C4<1>, C4<1>;
L_0x1cdecd0 .delay (20000,20000,20000) L_0x1cdecd0/d;
L_0x1cded70/d .functor NOR 1, L_0x1cde6c0, L_0x1cdeba0, C4<0>, C4<0>;
L_0x1cded70 .delay (20000,20000,20000) L_0x1cded70/d;
L_0x1cdee10/d .functor NOT 1, L_0x1cded70, C4<0>, C4<0>, C4<0>;
L_0x1cdee10 .delay (10000,10000,10000) L_0x1cdee10/d;
L_0x1cdef00/d .functor NAND 1, L_0x1cdee10, L_0x1cdecd0, C4<1>, C4<1>;
L_0x1cdef00 .delay (20000,20000,20000) L_0x1cdef00/d;
L_0x1cdf040/d .functor NOT 1, L_0x1cdef00, C4<0>, C4<0>, C4<0>;
L_0x1cdf040 .delay (10000,10000,10000) L_0x1cdf040/d;
v0x18bc8e0_0 .alias "a", 0 0, v0x18bdea0_0;
v0x18bc980_0 .alias "b", 0 0, v0x18be180_0;
v0x18bca20_0 .net "nand_ab", 0 0, L_0x1cdecd0; 1 drivers
v0x18bcac0_0 .net "nor_ab", 0 0, L_0x1cded70; 1 drivers
v0x18bcb40_0 .net "nxor_ab", 0 0, L_0x1cdef00; 1 drivers
v0x18bcbe0_0 .net "or_ab", 0 0, L_0x1cdee10; 1 drivers
v0x18bccc0_0 .alias "result", 0 0, v0x18bd370_0;
S_0x18bc250 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18bc160;
 .timescale -9 -12;
L_0x1cdf130/d .functor NAND 1, L_0x1cdf040, L_0x1ce3f20, C4<1>, C4<1>;
L_0x1cdf130 .delay (20000,20000,20000) L_0x1cdf130/d;
L_0x1cdf260/d .functor NOR 1, L_0x1cdf040, L_0x1ce3f20, C4<0>, C4<0>;
L_0x1cdf260 .delay (20000,20000,20000) L_0x1cdf260/d;
L_0x1cdf390/d .functor NOT 1, L_0x1cdf260, C4<0>, C4<0>, C4<0>;
L_0x1cdf390 .delay (10000,10000,10000) L_0x1cdf390/d;
L_0x1cdf430/d .functor NAND 1, L_0x1cdf390, L_0x1cdf130, C4<1>, C4<1>;
L_0x1cdf430 .delay (20000,20000,20000) L_0x1cdf430/d;
L_0x1cdf520/d .functor NOT 1, L_0x1cdf430, C4<0>, C4<0>, C4<0>;
L_0x1cdf520 .delay (10000,10000,10000) L_0x1cdf520/d;
v0x18bc340_0 .alias "a", 0 0, v0x18bd370_0;
v0x18bc3e0_0 .alias "b", 0 0, v0x18bdc00_0;
v0x18bc480_0 .net "nand_ab", 0 0, L_0x1cdf130; 1 drivers
v0x18bc520_0 .net "nor_ab", 0 0, L_0x1cdf260; 1 drivers
v0x18bc5a0_0 .net "nxor_ab", 0 0, L_0x1cdf430; 1 drivers
v0x18bc640_0 .net "or_ab", 0 0, L_0x1cdf390; 1 drivers
v0x18bc720_0 .alias "result", 0 0, v0x18be260_0;
S_0x18bbc10 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18b7ed0;
 .timescale -9 -12;
L_0x1cdfda0/d .functor NAND 1, L_0x1cde6c0, L_0x1ce3e80, C4<1>, C4<1>;
L_0x1cdfda0 .delay (20000,20000,20000) L_0x1cdfda0/d;
L_0x1cdfe80/d .functor NOR 1, L_0x1cde6c0, L_0x1ce3e80, C4<0>, C4<0>;
L_0x1cdfe80 .delay (20000,20000,20000) L_0x1cdfe80/d;
L_0x1ce0010/d .functor NOT 1, L_0x1cdfe80, C4<0>, C4<0>, C4<0>;
L_0x1ce0010 .delay (10000,10000,10000) L_0x1ce0010/d;
L_0x1ce0100/d .functor NAND 1, L_0x1ce0010, L_0x1cdfda0, C4<1>, C4<1>;
L_0x1ce0100 .delay (20000,20000,20000) L_0x1ce0100/d;
L_0x1ce0240/d .functor NOT 1, L_0x1ce0100, C4<0>, C4<0>, C4<0>;
L_0x1ce0240 .delay (10000,10000,10000) L_0x1ce0240/d;
v0x18bbd00_0 .alias "a", 0 0, v0x18bdea0_0;
v0x18bbd80_0 .alias "b", 0 0, v0x18bdf20_0;
v0x18bbe50_0 .net "nand_ab", 0 0, L_0x1cdfda0; 1 drivers
v0x18bbed0_0 .net "nor_ab", 0 0, L_0x1cdfe80; 1 drivers
v0x18bbf50_0 .net "nxor_ab", 0 0, L_0x1ce0100; 1 drivers
v0x18bbfd0_0 .net "or_ab", 0 0, L_0x1ce0010; 1 drivers
v0x18bc090_0 .alias "result", 0 0, v0x18be600_0;
S_0x18bb020 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18b7ed0;
 .timescale -9 -12;
L_0x1ce0390/d .functor NAND 1, L_0x1cde6c0, L_0x1ce3e80, C4<1>, C4<1>;
L_0x1ce0390 .delay (20000,20000,20000) L_0x1ce0390/d;
L_0x1ce04e0/d .functor NOT 1, L_0x1ce0390, C4<0>, C4<0>, C4<0>;
L_0x1ce04e0 .delay (10000,10000,10000) L_0x1ce04e0/d;
v0x18bb890_0 .alias "a", 0 0, v0x18bdea0_0;
v0x18bb930_0 .net "and_ab", 0 0, L_0x1ce04e0; 1 drivers
v0x18bb9b0_0 .alias "b", 0 0, v0x18bdf20_0;
v0x18bba30_0 .net "nand_ab", 0 0, L_0x1ce0390; 1 drivers
v0x18bbb10_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18bbb90_0 .alias "result", 0 0, v0x18be370_0;
S_0x18bb110 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18bb020;
 .timescale -9 -12;
L_0x1ce0610/d .functor NAND 1, L_0x1ce04e0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1ce0610 .delay (20000,20000,20000) L_0x1ce0610/d;
L_0x1ce06f0/d .functor NOT 1, L_0x1ce0610, C4<0>, C4<0>, C4<0>;
L_0x1ce06f0 .delay (10000,10000,10000) L_0x1ce06f0/d;
L_0x1ce0800/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1ce0800 .delay (10000,10000,10000) L_0x1ce0800/d;
L_0x1ce08c0/d .functor NAND 1, L_0x1ce0390, L_0x1ce0800, C4<1>, C4<1>;
L_0x1ce08c0 .delay (20000,20000,20000) L_0x1ce08c0/d;
L_0x1ce0a10/d .functor NOT 1, L_0x1ce08c0, C4<0>, C4<0>, C4<0>;
L_0x1ce0a10 .delay (10000,10000,10000) L_0x1ce0a10/d;
L_0x1ce0b00/d .functor NOR 1, L_0x1ce0a10, L_0x1ce06f0, C4<0>, C4<0>;
L_0x1ce0b00 .delay (20000,20000,20000) L_0x1ce0b00/d;
L_0x1ce0ca0/d .functor NOT 1, L_0x1ce0b00, C4<0>, C4<0>, C4<0>;
L_0x1ce0ca0 .delay (10000,10000,10000) L_0x1ce0ca0/d;
v0x18bb200_0 .net "and_in0ncom", 0 0, L_0x1ce0a10; 1 drivers
v0x18bb280_0 .net "and_in1com", 0 0, L_0x1ce06f0; 1 drivers
v0x18bb300_0 .alias "in0", 0 0, v0x18bba30_0;
v0x18bb3a0_0 .alias "in1", 0 0, v0x18bb930_0;
v0x18bb420_0 .net "nand_in0ncom", 0 0, L_0x1ce08c0; 1 drivers
v0x18bb4c0_0 .net "nand_in1com", 0 0, L_0x1ce0610; 1 drivers
v0x18bb5a0_0 .net "ncom", 0 0, L_0x1ce0800; 1 drivers
v0x18bb640_0 .net "nor_wire", 0 0, L_0x1ce0b00; 1 drivers
v0x18bb6e0_0 .alias "result", 0 0, v0x18be370_0;
v0x18bb7b0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18ba580 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18b7ed0;
 .timescale -9 -12;
L_0x1ce0dd0/d .functor NOR 1, L_0x1cde6c0, L_0x1ce3e80, C4<0>, C4<0>;
L_0x1ce0dd0 .delay (20000,20000,20000) L_0x1ce0dd0/d;
L_0x1ce0f20/d .functor NOT 1, L_0x1ce0dd0, C4<0>, C4<0>, C4<0>;
L_0x1ce0f20 .delay (10000,10000,10000) L_0x1ce0f20/d;
v0x18bad00_0 .alias "a", 0 0, v0x18bdea0_0;
v0x18bad80_0 .alias "b", 0 0, v0x18bdf20_0;
v0x18bae20_0 .net "nor_ab", 0 0, L_0x1ce0dd0; 1 drivers
v0x18baea0_0 .net "or_ab", 0 0, L_0x1ce0f20; 1 drivers
v0x18baf20_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18bafa0_0 .alias "result", 0 0, v0x18be4f0_0;
S_0x18ba670 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18ba580;
 .timescale -9 -12;
L_0x1ce1050/d .functor NAND 1, L_0x1ce0f20, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1ce1050 .delay (20000,20000,20000) L_0x1ce1050/d;
L_0x1ce1130/d .functor NOT 1, L_0x1ce1050, C4<0>, C4<0>, C4<0>;
L_0x1ce1130 .delay (10000,10000,10000) L_0x1ce1130/d;
L_0x1ce1240/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1ce1240 .delay (10000,10000,10000) L_0x1ce1240/d;
L_0x1ce1300/d .functor NAND 1, L_0x1ce0dd0, L_0x1ce1240, C4<1>, C4<1>;
L_0x1ce1300 .delay (20000,20000,20000) L_0x1ce1300/d;
L_0x1ce1450/d .functor NOT 1, L_0x1ce1300, C4<0>, C4<0>, C4<0>;
L_0x1ce1450 .delay (10000,10000,10000) L_0x1ce1450/d;
L_0x1ce1540/d .functor NOR 1, L_0x1ce1450, L_0x1ce1130, C4<0>, C4<0>;
L_0x1ce1540 .delay (20000,20000,20000) L_0x1ce1540/d;
L_0x1ce16e0/d .functor NOT 1, L_0x1ce1540, C4<0>, C4<0>, C4<0>;
L_0x1ce16e0 .delay (10000,10000,10000) L_0x1ce16e0/d;
v0x18ba760_0 .net "and_in0ncom", 0 0, L_0x1ce1450; 1 drivers
v0x18ba7e0_0 .net "and_in1com", 0 0, L_0x1ce1130; 1 drivers
v0x18ba860_0 .alias "in0", 0 0, v0x18bae20_0;
v0x18ba8e0_0 .alias "in1", 0 0, v0x18baea0_0;
v0x18ba960_0 .net "nand_in0ncom", 0 0, L_0x1ce1300; 1 drivers
v0x18ba9e0_0 .net "nand_in1com", 0 0, L_0x1ce1050; 1 drivers
v0x18baa60_0 .net "ncom", 0 0, L_0x1ce1240; 1 drivers
v0x18baae0_0 .net "nor_wire", 0 0, L_0x1ce1540; 1 drivers
v0x18babb0_0 .alias "result", 0 0, v0x18be4f0_0;
v0x18bac80_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18b7fc0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18b7ed0;
 .timescale -9 -12;
v0x18b9dd0_0 .alias "in0", 0 0, v0x18be260_0;
v0x18b9e80_0 .alias "in1", 0 0, v0x18be600_0;
v0x18b9f30_0 .alias "in2", 0 0, v0x18be370_0;
v0x18b9fe0_0 .alias "in3", 0 0, v0x18be4f0_0;
v0x18ba0c0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18ba170_0 .alias "result", 0 0, v0x18be0b0_0;
v0x18ba1f0_0 .net "sel0", 0 0, L_0x1ce3800; 1 drivers
v0x18ba270_0 .net "sel1", 0 0, L_0x1ce38c0; 1 drivers
v0x18ba2f0_0 .net "sel2", 0 0, L_0x1ce39f0; 1 drivers
v0x18ba3a0_0 .net "w0", 0 0, L_0x1ce1ea0; 1 drivers
v0x18ba480_0 .net "w1", 0 0, L_0x1ce2620; 1 drivers
v0x18ba500_0 .net "w2", 0 0, L_0x1ce2e70; 1 drivers
S_0x18b9680 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18b7fc0;
 .timescale -9 -12;
L_0x1ce1810/d .functor NAND 1, L_0x1ce0240, L_0x1ce3800, C4<1>, C4<1>;
L_0x1ce1810 .delay (20000,20000,20000) L_0x1ce1810/d;
L_0x1ce18f0/d .functor NOT 1, L_0x1ce1810, C4<0>, C4<0>, C4<0>;
L_0x1ce18f0 .delay (10000,10000,10000) L_0x1ce18f0/d;
L_0x1ce1a00/d .functor NOT 1, L_0x1ce3800, C4<0>, C4<0>, C4<0>;
L_0x1ce1a00 .delay (10000,10000,10000) L_0x1ce1a00/d;
L_0x1ce1b50/d .functor NAND 1, L_0x1cdf520, L_0x1ce1a00, C4<1>, C4<1>;
L_0x1ce1b50 .delay (20000,20000,20000) L_0x1ce1b50/d;
L_0x1ce1c10/d .functor NOT 1, L_0x1ce1b50, C4<0>, C4<0>, C4<0>;
L_0x1ce1c10 .delay (10000,10000,10000) L_0x1ce1c10/d;
L_0x1ce1d00/d .functor NOR 1, L_0x1ce1c10, L_0x1ce18f0, C4<0>, C4<0>;
L_0x1ce1d00 .delay (20000,20000,20000) L_0x1ce1d00/d;
L_0x1ce1ea0/d .functor NOT 1, L_0x1ce1d00, C4<0>, C4<0>, C4<0>;
L_0x1ce1ea0 .delay (10000,10000,10000) L_0x1ce1ea0/d;
v0x18b9770_0 .net "and_in0ncom", 0 0, L_0x1ce1c10; 1 drivers
v0x18b9830_0 .net "and_in1com", 0 0, L_0x1ce18f0; 1 drivers
v0x18b98d0_0 .alias "in0", 0 0, v0x18be260_0;
v0x18b9970_0 .alias "in1", 0 0, v0x18be600_0;
v0x18b99f0_0 .net "nand_in0ncom", 0 0, L_0x1ce1b50; 1 drivers
v0x18b9a90_0 .net "nand_in1com", 0 0, L_0x1ce1810; 1 drivers
v0x18b9b30_0 .net "ncom", 0 0, L_0x1ce1a00; 1 drivers
v0x18b9bd0_0 .net "nor_wire", 0 0, L_0x1ce1d00; 1 drivers
v0x18b9c70_0 .alias "result", 0 0, v0x18ba3a0_0;
v0x18b9cf0_0 .alias "sel0", 0 0, v0x18ba1f0_0;
S_0x18b8f30 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18b7fc0;
 .timescale -9 -12;
L_0x1ce1fd0/d .functor NAND 1, L_0x1ce16e0, L_0x1ce3800, C4<1>, C4<1>;
L_0x1ce1fd0 .delay (20000,20000,20000) L_0x1ce1fd0/d;
L_0x1ce20b0/d .functor NOT 1, L_0x1ce1fd0, C4<0>, C4<0>, C4<0>;
L_0x1ce20b0 .delay (10000,10000,10000) L_0x1ce20b0/d;
L_0x1ce21c0/d .functor NOT 1, L_0x1ce3800, C4<0>, C4<0>, C4<0>;
L_0x1ce21c0 .delay (10000,10000,10000) L_0x1ce21c0/d;
L_0x1ce2280/d .functor NAND 1, L_0x1ce0ca0, L_0x1ce21c0, C4<1>, C4<1>;
L_0x1ce2280 .delay (20000,20000,20000) L_0x1ce2280/d;
L_0x1ce2390/d .functor NOT 1, L_0x1ce2280, C4<0>, C4<0>, C4<0>;
L_0x1ce2390 .delay (10000,10000,10000) L_0x1ce2390/d;
L_0x1ce2480/d .functor NOR 1, L_0x1ce2390, L_0x1ce20b0, C4<0>, C4<0>;
L_0x1ce2480 .delay (20000,20000,20000) L_0x1ce2480/d;
L_0x1ce2620/d .functor NOT 1, L_0x1ce2480, C4<0>, C4<0>, C4<0>;
L_0x1ce2620 .delay (10000,10000,10000) L_0x1ce2620/d;
v0x18b9020_0 .net "and_in0ncom", 0 0, L_0x1ce2390; 1 drivers
v0x18b90e0_0 .net "and_in1com", 0 0, L_0x1ce20b0; 1 drivers
v0x18b9180_0 .alias "in0", 0 0, v0x18be370_0;
v0x18b9220_0 .alias "in1", 0 0, v0x18be4f0_0;
v0x18b92a0_0 .net "nand_in0ncom", 0 0, L_0x1ce2280; 1 drivers
v0x18b9340_0 .net "nand_in1com", 0 0, L_0x1ce1fd0; 1 drivers
v0x18b93e0_0 .net "ncom", 0 0, L_0x1ce21c0; 1 drivers
v0x18b9480_0 .net "nor_wire", 0 0, L_0x1ce2480; 1 drivers
v0x18b9520_0 .alias "result", 0 0, v0x18ba480_0;
v0x18b95a0_0 .alias "sel0", 0 0, v0x18ba1f0_0;
S_0x18b87e0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18b7fc0;
 .timescale -9 -12;
L_0x1ce2750/d .functor NAND 1, L_0x1ce2620, L_0x1ce38c0, C4<1>, C4<1>;
L_0x1ce2750 .delay (20000,20000,20000) L_0x1ce2750/d;
L_0x1ce28c0/d .functor NOT 1, L_0x1ce2750, C4<0>, C4<0>, C4<0>;
L_0x1ce28c0 .delay (10000,10000,10000) L_0x1ce28c0/d;
L_0x1ce29d0/d .functor NOT 1, L_0x1ce38c0, C4<0>, C4<0>, C4<0>;
L_0x1ce29d0 .delay (10000,10000,10000) L_0x1ce29d0/d;
L_0x1ce2a90/d .functor NAND 1, L_0x1ce1ea0, L_0x1ce29d0, C4<1>, C4<1>;
L_0x1ce2a90 .delay (20000,20000,20000) L_0x1ce2a90/d;
L_0x1ce2be0/d .functor NOT 1, L_0x1ce2a90, C4<0>, C4<0>, C4<0>;
L_0x1ce2be0 .delay (10000,10000,10000) L_0x1ce2be0/d;
L_0x1ce2cd0/d .functor NOR 1, L_0x1ce2be0, L_0x1ce28c0, C4<0>, C4<0>;
L_0x1ce2cd0 .delay (20000,20000,20000) L_0x1ce2cd0/d;
L_0x1ce2e70/d .functor NOT 1, L_0x1ce2cd0, C4<0>, C4<0>, C4<0>;
L_0x1ce2e70 .delay (10000,10000,10000) L_0x1ce2e70/d;
v0x18b88d0_0 .net "and_in0ncom", 0 0, L_0x1ce2be0; 1 drivers
v0x18b8990_0 .net "and_in1com", 0 0, L_0x1ce28c0; 1 drivers
v0x18b8a30_0 .alias "in0", 0 0, v0x18ba3a0_0;
v0x18b8ad0_0 .alias "in1", 0 0, v0x18ba480_0;
v0x18b8b50_0 .net "nand_in0ncom", 0 0, L_0x1ce2a90; 1 drivers
v0x18b8bf0_0 .net "nand_in1com", 0 0, L_0x1ce2750; 1 drivers
v0x18b8c90_0 .net "ncom", 0 0, L_0x1ce29d0; 1 drivers
v0x18b8d30_0 .net "nor_wire", 0 0, L_0x1ce2cd0; 1 drivers
v0x18b8dd0_0 .alias "result", 0 0, v0x18ba500_0;
v0x18b8e50_0 .alias "sel0", 0 0, v0x18ba270_0;
S_0x18b80b0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18b7fc0;
 .timescale -9 -12;
L_0x1ce2fa0/d .functor NAND 1, C4<0>, L_0x1ce39f0, C4<1>, C4<1>;
L_0x1ce2fa0 .delay (20000,20000,20000) L_0x1ce2fa0/d;
L_0x1ce3120/d .functor NOT 1, L_0x1ce2fa0, C4<0>, C4<0>, C4<0>;
L_0x1ce3120 .delay (10000,10000,10000) L_0x1ce3120/d;
L_0x1ce3230/d .functor NOT 1, L_0x1ce39f0, C4<0>, C4<0>, C4<0>;
L_0x1ce3230 .delay (10000,10000,10000) L_0x1ce3230/d;
L_0x1ce32f0/d .functor NAND 1, L_0x1ce2e70, L_0x1ce3230, C4<1>, C4<1>;
L_0x1ce32f0 .delay (20000,20000,20000) L_0x1ce32f0/d;
L_0x1ce3440/d .functor NOT 1, L_0x1ce32f0, C4<0>, C4<0>, C4<0>;
L_0x1ce3440 .delay (10000,10000,10000) L_0x1ce3440/d;
L_0x1ce3530/d .functor NOR 1, L_0x1ce3440, L_0x1ce3120, C4<0>, C4<0>;
L_0x1ce3530 .delay (20000,20000,20000) L_0x1ce3530/d;
L_0x1ce36d0/d .functor NOT 1, L_0x1ce3530, C4<0>, C4<0>, C4<0>;
L_0x1ce36d0 .delay (10000,10000,10000) L_0x1ce36d0/d;
v0x18b81a0_0 .net "and_in0ncom", 0 0, L_0x1ce3440; 1 drivers
v0x18b8220_0 .net "and_in1com", 0 0, L_0x1ce3120; 1 drivers
v0x18b82c0_0 .alias "in0", 0 0, v0x18ba500_0;
v0x18b8360_0 .alias "in1", 0 0, v0x18ba0c0_0;
v0x18b83e0_0 .net "nand_in0ncom", 0 0, L_0x1ce32f0; 1 drivers
v0x18b8480_0 .net "nand_in1com", 0 0, L_0x1ce2fa0; 1 drivers
v0x18b8560_0 .net "ncom", 0 0, L_0x1ce3230; 1 drivers
v0x18b8600_0 .net "nor_wire", 0 0, L_0x1ce3530; 1 drivers
v0x18b86a0_0 .alias "result", 0 0, v0x18be0b0_0;
v0x18b8740_0 .alias "sel0", 0 0, v0x18ba2f0_0;
S_0x18b1430 .scope generate, "ALU32[13]" "ALU32[13]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18afaf8 .param/l "i" 2 105, +C4<01101>;
S_0x18b1560 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18b1430;
 .timescale -9 -12;
L_0x1cde760/d .functor NOT 1, L_0x1ce4060, C4<0>, C4<0>, C4<0>;
L_0x1cde760 .delay (10000,10000,10000) L_0x1cde760/d;
v0x18b72a0_0 .net "carryin", 0 0, L_0x1ce4100; 1 drivers
v0x18b7340_0 .net "carryout", 0 0, L_0x1ce57c0; 1 drivers
v0x18b73c0_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18b7440_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18b74c0_0 .net "notB", 0 0, L_0x1cde760; 1 drivers
v0x18b7540_0 .net "operandA", 0 0, L_0x1ce3fc0; 1 drivers
v0x18b75c0_0 .net "operandB", 0 0, L_0x1ce4060; 1 drivers
v0x18b76d0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18b7750_0 .net "result", 0 0, L_0x1ce92d0; 1 drivers
v0x18b7820_0 .net "trueB", 0 0, L_0x1ce4600; 1 drivers
v0x18b7900_0 .net "wAddSub", 0 0, L_0x1ce5120; 1 drivers
v0x18b7a10_0 .net "wNandAnd", 0 0, L_0x1ce6880; 1 drivers
v0x18b7b90_0 .net "wNorOr", 0 0, L_0x1ce72c0; 1 drivers
v0x18b7ca0_0 .net "wXor", 0 0, L_0x1ce5e20; 1 drivers
L_0x1ce9400 .part v0x19172a0_0, 0, 1;
L_0x1ce94c0 .part v0x19172a0_0, 1, 1;
L_0x1ce95f0 .part v0x19172a0_0, 2, 1;
S_0x18b6ad0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18b1560;
 .timescale -9 -12;
L_0x1cd85c0/d .functor NAND 1, L_0x1cde760, v0x1917220_0, C4<1>, C4<1>;
L_0x1cd85c0 .delay (20000,20000,20000) L_0x1cd85c0/d;
L_0x1cd86a0/d .functor NOT 1, L_0x1cd85c0, C4<0>, C4<0>, C4<0>;
L_0x1cd86a0 .delay (10000,10000,10000) L_0x1cd86a0/d;
L_0x1ce41f0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1ce41f0 .delay (10000,10000,10000) L_0x1ce41f0/d;
L_0x1ce42b0/d .functor NAND 1, L_0x1ce4060, L_0x1ce41f0, C4<1>, C4<1>;
L_0x1ce42b0 .delay (20000,20000,20000) L_0x1ce42b0/d;
L_0x1ce4370/d .functor NOT 1, L_0x1ce42b0, C4<0>, C4<0>, C4<0>;
L_0x1ce4370 .delay (10000,10000,10000) L_0x1ce4370/d;
L_0x1ce4460/d .functor NOR 1, L_0x1ce4370, L_0x1cd86a0, C4<0>, C4<0>;
L_0x1ce4460 .delay (20000,20000,20000) L_0x1ce4460/d;
L_0x1ce4600/d .functor NOT 1, L_0x1ce4460, C4<0>, C4<0>, C4<0>;
L_0x1ce4600 .delay (10000,10000,10000) L_0x1ce4600/d;
v0x18b6bc0_0 .net "and_in0ncom", 0 0, L_0x1ce4370; 1 drivers
v0x18b6c80_0 .net "and_in1com", 0 0, L_0x1cd86a0; 1 drivers
v0x18b6d20_0 .alias "in0", 0 0, v0x18b75c0_0;
v0x18b6da0_0 .alias "in1", 0 0, v0x18b74c0_0;
v0x18b6e20_0 .net "nand_in0ncom", 0 0, L_0x1ce42b0; 1 drivers
v0x18b6ec0_0 .net "nand_in1com", 0 0, L_0x1cd85c0; 1 drivers
v0x18b6f60_0 .net "ncom", 0 0, L_0x1ce41f0; 1 drivers
v0x18b7000_0 .net "nor_wire", 0 0, L_0x1ce4460; 1 drivers
v0x18b70f0_0 .alias "result", 0 0, v0x18b7820_0;
v0x18b71c0_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18b57e0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18b1560;
 .timescale -9 -12;
L_0x1ce5230/d .functor NAND 1, L_0x1ce3fc0, L_0x1ce4600, C4<1>, C4<1>;
L_0x1ce5230 .delay (20000,20000,20000) L_0x1ce5230/d;
L_0x1ce53c0/d .functor NOT 1, L_0x1ce5230, C4<0>, C4<0>, C4<0>;
L_0x1ce53c0 .delay (10000,10000,10000) L_0x1ce53c0/d;
L_0x1ce54b0/d .functor NAND 1, L_0x1ce4100, L_0x1ce4b80, C4<1>, C4<1>;
L_0x1ce54b0 .delay (20000,20000,20000) L_0x1ce54b0/d;
L_0x1ce5570/d .functor NOT 1, L_0x1ce54b0, C4<0>, C4<0>, C4<0>;
L_0x1ce5570 .delay (10000,10000,10000) L_0x1ce5570/d;
L_0x1ce5680/d .functor NOR 1, L_0x1ce5570, L_0x1ce53c0, C4<0>, C4<0>;
L_0x1ce5680 .delay (20000,20000,20000) L_0x1ce5680/d;
L_0x1ce57c0/d .functor NOT 1, L_0x1ce5680, C4<0>, C4<0>, C4<0>;
L_0x1ce57c0 .delay (10000,10000,10000) L_0x1ce57c0/d;
v0x18b63c0_0 .alias "a", 0 0, v0x18b7540_0;
v0x18b64d0_0 .net "and_ab", 0 0, L_0x1ce53c0; 1 drivers
v0x18b6570_0 .net "and_xor_ab_c", 0 0, L_0x1ce5570; 1 drivers
v0x18b6610_0 .alias "b", 0 0, v0x18b7820_0;
v0x18b6690_0 .alias "carryin", 0 0, v0x18b72a0_0;
v0x18b6710_0 .alias "carryout", 0 0, v0x18b7340_0;
v0x18b67d0_0 .net "nand_ab", 0 0, L_0x1ce5230; 1 drivers
v0x18b6850_0 .net "nand_xor_ab_c", 0 0, L_0x1ce54b0; 1 drivers
v0x18b68d0_0 .net "nco", 0 0, L_0x1ce5680; 1 drivers
v0x18b6970_0 .alias "sum", 0 0, v0x18b7900_0;
v0x18b6a50_0 .net "xor_ab", 0 0, L_0x1ce4b80; 1 drivers
S_0x18b5e70 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18b57e0;
 .timescale -9 -12;
L_0x1ce4770/d .functor NAND 1, L_0x1ce3fc0, L_0x1ce4600, C4<1>, C4<1>;
L_0x1ce4770 .delay (20000,20000,20000) L_0x1ce4770/d;
L_0x1ce4850/d .functor NOR 1, L_0x1ce3fc0, L_0x1ce4600, C4<0>, C4<0>;
L_0x1ce4850 .delay (20000,20000,20000) L_0x1ce4850/d;
L_0x1ce4910/d .functor NOT 1, L_0x1ce4850, C4<0>, C4<0>, C4<0>;
L_0x1ce4910 .delay (10000,10000,10000) L_0x1ce4910/d;
L_0x1ce4a20/d .functor NAND 1, L_0x1ce4910, L_0x1ce4770, C4<1>, C4<1>;
L_0x1ce4a20 .delay (20000,20000,20000) L_0x1ce4a20/d;
L_0x1ce4b80/d .functor NOT 1, L_0x1ce4a20, C4<0>, C4<0>, C4<0>;
L_0x1ce4b80 .delay (10000,10000,10000) L_0x1ce4b80/d;
v0x18b5f60_0 .alias "a", 0 0, v0x18b7540_0;
v0x18b6000_0 .alias "b", 0 0, v0x18b7820_0;
v0x18b60a0_0 .net "nand_ab", 0 0, L_0x1ce4770; 1 drivers
v0x18b6140_0 .net "nor_ab", 0 0, L_0x1ce4850; 1 drivers
v0x18b61c0_0 .net "nxor_ab", 0 0, L_0x1ce4a20; 1 drivers
v0x18b6260_0 .net "or_ab", 0 0, L_0x1ce4910; 1 drivers
v0x18b6340_0 .alias "result", 0 0, v0x18b6a50_0;
S_0x18b58d0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18b57e0;
 .timescale -9 -12;
L_0x1ce4c90/d .functor NAND 1, L_0x1ce4b80, L_0x1ce4100, C4<1>, C4<1>;
L_0x1ce4c90 .delay (20000,20000,20000) L_0x1ce4c90/d;
L_0x1ce4e00/d .functor NOR 1, L_0x1ce4b80, L_0x1ce4100, C4<0>, C4<0>;
L_0x1ce4e00 .delay (20000,20000,20000) L_0x1ce4e00/d;
L_0x1ce4f50/d .functor NOT 1, L_0x1ce4e00, C4<0>, C4<0>, C4<0>;
L_0x1ce4f50 .delay (10000,10000,10000) L_0x1ce4f50/d;
L_0x1ce5010/d .functor NAND 1, L_0x1ce4f50, L_0x1ce4c90, C4<1>, C4<1>;
L_0x1ce5010 .delay (20000,20000,20000) L_0x1ce5010/d;
L_0x1ce5120/d .functor NOT 1, L_0x1ce5010, C4<0>, C4<0>, C4<0>;
L_0x1ce5120 .delay (10000,10000,10000) L_0x1ce5120/d;
v0x18b59c0_0 .alias "a", 0 0, v0x18b6a50_0;
v0x18b5a60_0 .alias "b", 0 0, v0x18b72a0_0;
v0x18b5b00_0 .net "nand_ab", 0 0, L_0x1ce4c90; 1 drivers
v0x18b5ba0_0 .net "nor_ab", 0 0, L_0x1ce4e00; 1 drivers
v0x18b5c20_0 .net "nxor_ab", 0 0, L_0x1ce5010; 1 drivers
v0x18b5cc0_0 .net "or_ab", 0 0, L_0x1ce4f50; 1 drivers
v0x18b5da0_0 .alias "result", 0 0, v0x18b7900_0;
S_0x18b5290 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18b1560;
 .timescale -9 -12;
L_0x1ce5980/d .functor NAND 1, L_0x1ce3fc0, L_0x1ce4060, C4<1>, C4<1>;
L_0x1ce5980 .delay (20000,20000,20000) L_0x1ce5980/d;
L_0x1ce5a60/d .functor NOR 1, L_0x1ce3fc0, L_0x1ce4060, C4<0>, C4<0>;
L_0x1ce5a60 .delay (20000,20000,20000) L_0x1ce5a60/d;
L_0x1ce5bf0/d .functor NOT 1, L_0x1ce5a60, C4<0>, C4<0>, C4<0>;
L_0x1ce5bf0 .delay (10000,10000,10000) L_0x1ce5bf0/d;
L_0x1ce5ce0/d .functor NAND 1, L_0x1ce5bf0, L_0x1ce5980, C4<1>, C4<1>;
L_0x1ce5ce0 .delay (20000,20000,20000) L_0x1ce5ce0/d;
L_0x1ce5e20/d .functor NOT 1, L_0x1ce5ce0, C4<0>, C4<0>, C4<0>;
L_0x1ce5e20 .delay (10000,10000,10000) L_0x1ce5e20/d;
v0x18b5380_0 .alias "a", 0 0, v0x18b7540_0;
v0x18b5400_0 .alias "b", 0 0, v0x18b75c0_0;
v0x18b54d0_0 .net "nand_ab", 0 0, L_0x1ce5980; 1 drivers
v0x18b5550_0 .net "nor_ab", 0 0, L_0x1ce5a60; 1 drivers
v0x18b55d0_0 .net "nxor_ab", 0 0, L_0x1ce5ce0; 1 drivers
v0x18b5650_0 .net "or_ab", 0 0, L_0x1ce5bf0; 1 drivers
v0x18b5710_0 .alias "result", 0 0, v0x18b7ca0_0;
S_0x18b46a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18b1560;
 .timescale -9 -12;
L_0x1ce5f70/d .functor NAND 1, L_0x1ce3fc0, L_0x1ce4060, C4<1>, C4<1>;
L_0x1ce5f70 .delay (20000,20000,20000) L_0x1ce5f70/d;
L_0x1ce60c0/d .functor NOT 1, L_0x1ce5f70, C4<0>, C4<0>, C4<0>;
L_0x1ce60c0 .delay (10000,10000,10000) L_0x1ce60c0/d;
v0x18b4f10_0 .alias "a", 0 0, v0x18b7540_0;
v0x18b4fb0_0 .net "and_ab", 0 0, L_0x1ce60c0; 1 drivers
v0x18b5030_0 .alias "b", 0 0, v0x18b75c0_0;
v0x18b50b0_0 .net "nand_ab", 0 0, L_0x1ce5f70; 1 drivers
v0x18b5190_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18b5210_0 .alias "result", 0 0, v0x18b7a10_0;
S_0x18b4790 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18b46a0;
 .timescale -9 -12;
L_0x1ce61f0/d .functor NAND 1, L_0x1ce60c0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1ce61f0 .delay (20000,20000,20000) L_0x1ce61f0/d;
L_0x1ce62d0/d .functor NOT 1, L_0x1ce61f0, C4<0>, C4<0>, C4<0>;
L_0x1ce62d0 .delay (10000,10000,10000) L_0x1ce62d0/d;
L_0x1ce63e0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1ce63e0 .delay (10000,10000,10000) L_0x1ce63e0/d;
L_0x1ce64a0/d .functor NAND 1, L_0x1ce5f70, L_0x1ce63e0, C4<1>, C4<1>;
L_0x1ce64a0 .delay (20000,20000,20000) L_0x1ce64a0/d;
L_0x1ce65f0/d .functor NOT 1, L_0x1ce64a0, C4<0>, C4<0>, C4<0>;
L_0x1ce65f0 .delay (10000,10000,10000) L_0x1ce65f0/d;
L_0x1ce66e0/d .functor NOR 1, L_0x1ce65f0, L_0x1ce62d0, C4<0>, C4<0>;
L_0x1ce66e0 .delay (20000,20000,20000) L_0x1ce66e0/d;
L_0x1ce6880/d .functor NOT 1, L_0x1ce66e0, C4<0>, C4<0>, C4<0>;
L_0x1ce6880 .delay (10000,10000,10000) L_0x1ce6880/d;
v0x18b4880_0 .net "and_in0ncom", 0 0, L_0x1ce65f0; 1 drivers
v0x18b4900_0 .net "and_in1com", 0 0, L_0x1ce62d0; 1 drivers
v0x18b4980_0 .alias "in0", 0 0, v0x18b50b0_0;
v0x18b4a20_0 .alias "in1", 0 0, v0x18b4fb0_0;
v0x18b4aa0_0 .net "nand_in0ncom", 0 0, L_0x1ce64a0; 1 drivers
v0x18b4b40_0 .net "nand_in1com", 0 0, L_0x1ce61f0; 1 drivers
v0x18b4c20_0 .net "ncom", 0 0, L_0x1ce63e0; 1 drivers
v0x18b4cc0_0 .net "nor_wire", 0 0, L_0x1ce66e0; 1 drivers
v0x18b4d60_0 .alias "result", 0 0, v0x18b7a10_0;
v0x18b4e30_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18b3c00 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18b1560;
 .timescale -9 -12;
L_0x1ce69b0/d .functor NOR 1, L_0x1ce3fc0, L_0x1ce4060, C4<0>, C4<0>;
L_0x1ce69b0 .delay (20000,20000,20000) L_0x1ce69b0/d;
L_0x1ce6b00/d .functor NOT 1, L_0x1ce69b0, C4<0>, C4<0>, C4<0>;
L_0x1ce6b00 .delay (10000,10000,10000) L_0x1ce6b00/d;
v0x18b4380_0 .alias "a", 0 0, v0x18b7540_0;
v0x18b4400_0 .alias "b", 0 0, v0x18b75c0_0;
v0x18b44a0_0 .net "nor_ab", 0 0, L_0x1ce69b0; 1 drivers
v0x18b4520_0 .net "or_ab", 0 0, L_0x1ce6b00; 1 drivers
v0x18b45a0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18b4620_0 .alias "result", 0 0, v0x18b7b90_0;
S_0x18b3cf0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18b3c00;
 .timescale -9 -12;
L_0x1ce6c30/d .functor NAND 1, L_0x1ce6b00, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1ce6c30 .delay (20000,20000,20000) L_0x1ce6c30/d;
L_0x1ce6d10/d .functor NOT 1, L_0x1ce6c30, C4<0>, C4<0>, C4<0>;
L_0x1ce6d10 .delay (10000,10000,10000) L_0x1ce6d10/d;
L_0x1ce6e20/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1ce6e20 .delay (10000,10000,10000) L_0x1ce6e20/d;
L_0x1ce6ee0/d .functor NAND 1, L_0x1ce69b0, L_0x1ce6e20, C4<1>, C4<1>;
L_0x1ce6ee0 .delay (20000,20000,20000) L_0x1ce6ee0/d;
L_0x1ce7030/d .functor NOT 1, L_0x1ce6ee0, C4<0>, C4<0>, C4<0>;
L_0x1ce7030 .delay (10000,10000,10000) L_0x1ce7030/d;
L_0x1ce7120/d .functor NOR 1, L_0x1ce7030, L_0x1ce6d10, C4<0>, C4<0>;
L_0x1ce7120 .delay (20000,20000,20000) L_0x1ce7120/d;
L_0x1ce72c0/d .functor NOT 1, L_0x1ce7120, C4<0>, C4<0>, C4<0>;
L_0x1ce72c0 .delay (10000,10000,10000) L_0x1ce72c0/d;
v0x18b3de0_0 .net "and_in0ncom", 0 0, L_0x1ce7030; 1 drivers
v0x18b3e60_0 .net "and_in1com", 0 0, L_0x1ce6d10; 1 drivers
v0x18b3ee0_0 .alias "in0", 0 0, v0x18b44a0_0;
v0x18b3f60_0 .alias "in1", 0 0, v0x18b4520_0;
v0x18b3fe0_0 .net "nand_in0ncom", 0 0, L_0x1ce6ee0; 1 drivers
v0x18b4060_0 .net "nand_in1com", 0 0, L_0x1ce6c30; 1 drivers
v0x18b40e0_0 .net "ncom", 0 0, L_0x1ce6e20; 1 drivers
v0x18b4160_0 .net "nor_wire", 0 0, L_0x1ce7120; 1 drivers
v0x18b4230_0 .alias "result", 0 0, v0x18b7b90_0;
v0x18b4300_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18b1650 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18b1560;
 .timescale -9 -12;
v0x18b3450_0 .alias "in0", 0 0, v0x18b7900_0;
v0x18b3500_0 .alias "in1", 0 0, v0x18b7ca0_0;
v0x18b35b0_0 .alias "in2", 0 0, v0x18b7a10_0;
v0x18b3660_0 .alias "in3", 0 0, v0x18b7b90_0;
v0x18b3740_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18b37f0_0 .alias "result", 0 0, v0x18b7750_0;
v0x18b3870_0 .net "sel0", 0 0, L_0x1ce9400; 1 drivers
v0x18b38f0_0 .net "sel1", 0 0, L_0x1ce94c0; 1 drivers
v0x18b3970_0 .net "sel2", 0 0, L_0x1ce95f0; 1 drivers
v0x18b3a20_0 .net "w0", 0 0, L_0x1ce7a80; 1 drivers
v0x18b3b00_0 .net "w1", 0 0, L_0x1ce8200; 1 drivers
v0x18b3b80_0 .net "w2", 0 0, L_0x1ce8a50; 1 drivers
S_0x18b2cd0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18b1650;
 .timescale -9 -12;
L_0x1ce73f0/d .functor NAND 1, L_0x1ce5e20, L_0x1ce9400, C4<1>, C4<1>;
L_0x1ce73f0 .delay (20000,20000,20000) L_0x1ce73f0/d;
L_0x1ce74d0/d .functor NOT 1, L_0x1ce73f0, C4<0>, C4<0>, C4<0>;
L_0x1ce74d0 .delay (10000,10000,10000) L_0x1ce74d0/d;
L_0x1ce75e0/d .functor NOT 1, L_0x1ce9400, C4<0>, C4<0>, C4<0>;
L_0x1ce75e0 .delay (10000,10000,10000) L_0x1ce75e0/d;
L_0x1ce7730/d .functor NAND 1, L_0x1ce5120, L_0x1ce75e0, C4<1>, C4<1>;
L_0x1ce7730 .delay (20000,20000,20000) L_0x1ce7730/d;
L_0x1ce77f0/d .functor NOT 1, L_0x1ce7730, C4<0>, C4<0>, C4<0>;
L_0x1ce77f0 .delay (10000,10000,10000) L_0x1ce77f0/d;
L_0x1ce78e0/d .functor NOR 1, L_0x1ce77f0, L_0x1ce74d0, C4<0>, C4<0>;
L_0x1ce78e0 .delay (20000,20000,20000) L_0x1ce78e0/d;
L_0x1ce7a80/d .functor NOT 1, L_0x1ce78e0, C4<0>, C4<0>, C4<0>;
L_0x1ce7a80 .delay (10000,10000,10000) L_0x1ce7a80/d;
v0x18b2dc0_0 .net "and_in0ncom", 0 0, L_0x1ce77f0; 1 drivers
v0x18b2e80_0 .net "and_in1com", 0 0, L_0x1ce74d0; 1 drivers
v0x18b2f20_0 .alias "in0", 0 0, v0x18b7900_0;
v0x18b2fc0_0 .alias "in1", 0 0, v0x18b7ca0_0;
v0x18b3040_0 .net "nand_in0ncom", 0 0, L_0x1ce7730; 1 drivers
v0x18b30e0_0 .net "nand_in1com", 0 0, L_0x1ce73f0; 1 drivers
v0x18b3180_0 .net "ncom", 0 0, L_0x1ce75e0; 1 drivers
v0x18b3220_0 .net "nor_wire", 0 0, L_0x1ce78e0; 1 drivers
v0x18b32c0_0 .alias "result", 0 0, v0x18b3a20_0;
v0x18b3340_0 .alias "sel0", 0 0, v0x18b3870_0;
S_0x18b2580 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18b1650;
 .timescale -9 -12;
L_0x1ce7bb0/d .functor NAND 1, L_0x1ce72c0, L_0x1ce9400, C4<1>, C4<1>;
L_0x1ce7bb0 .delay (20000,20000,20000) L_0x1ce7bb0/d;
L_0x1ce7c90/d .functor NOT 1, L_0x1ce7bb0, C4<0>, C4<0>, C4<0>;
L_0x1ce7c90 .delay (10000,10000,10000) L_0x1ce7c90/d;
L_0x1ce7da0/d .functor NOT 1, L_0x1ce9400, C4<0>, C4<0>, C4<0>;
L_0x1ce7da0 .delay (10000,10000,10000) L_0x1ce7da0/d;
L_0x1ce7e60/d .functor NAND 1, L_0x1ce6880, L_0x1ce7da0, C4<1>, C4<1>;
L_0x1ce7e60 .delay (20000,20000,20000) L_0x1ce7e60/d;
L_0x1ce7f70/d .functor NOT 1, L_0x1ce7e60, C4<0>, C4<0>, C4<0>;
L_0x1ce7f70 .delay (10000,10000,10000) L_0x1ce7f70/d;
L_0x1ce8060/d .functor NOR 1, L_0x1ce7f70, L_0x1ce7c90, C4<0>, C4<0>;
L_0x1ce8060 .delay (20000,20000,20000) L_0x1ce8060/d;
L_0x1ce8200/d .functor NOT 1, L_0x1ce8060, C4<0>, C4<0>, C4<0>;
L_0x1ce8200 .delay (10000,10000,10000) L_0x1ce8200/d;
v0x18b2670_0 .net "and_in0ncom", 0 0, L_0x1ce7f70; 1 drivers
v0x18b2730_0 .net "and_in1com", 0 0, L_0x1ce7c90; 1 drivers
v0x18b27d0_0 .alias "in0", 0 0, v0x18b7a10_0;
v0x18b2870_0 .alias "in1", 0 0, v0x18b7b90_0;
v0x18b28f0_0 .net "nand_in0ncom", 0 0, L_0x1ce7e60; 1 drivers
v0x18b2990_0 .net "nand_in1com", 0 0, L_0x1ce7bb0; 1 drivers
v0x18b2a30_0 .net "ncom", 0 0, L_0x1ce7da0; 1 drivers
v0x18b2ad0_0 .net "nor_wire", 0 0, L_0x1ce8060; 1 drivers
v0x18b2b70_0 .alias "result", 0 0, v0x18b3b00_0;
v0x18b2bf0_0 .alias "sel0", 0 0, v0x18b3870_0;
S_0x18b1e10 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18b1650;
 .timescale -9 -12;
L_0x1ce8330/d .functor NAND 1, L_0x1ce8200, L_0x1ce94c0, C4<1>, C4<1>;
L_0x1ce8330 .delay (20000,20000,20000) L_0x1ce8330/d;
L_0x1ce84a0/d .functor NOT 1, L_0x1ce8330, C4<0>, C4<0>, C4<0>;
L_0x1ce84a0 .delay (10000,10000,10000) L_0x1ce84a0/d;
L_0x1ce85b0/d .functor NOT 1, L_0x1ce94c0, C4<0>, C4<0>, C4<0>;
L_0x1ce85b0 .delay (10000,10000,10000) L_0x1ce85b0/d;
L_0x1ce8670/d .functor NAND 1, L_0x1ce7a80, L_0x1ce85b0, C4<1>, C4<1>;
L_0x1ce8670 .delay (20000,20000,20000) L_0x1ce8670/d;
L_0x1ce87c0/d .functor NOT 1, L_0x1ce8670, C4<0>, C4<0>, C4<0>;
L_0x1ce87c0 .delay (10000,10000,10000) L_0x1ce87c0/d;
L_0x1ce88b0/d .functor NOR 1, L_0x1ce87c0, L_0x1ce84a0, C4<0>, C4<0>;
L_0x1ce88b0 .delay (20000,20000,20000) L_0x1ce88b0/d;
L_0x1ce8a50/d .functor NOT 1, L_0x1ce88b0, C4<0>, C4<0>, C4<0>;
L_0x1ce8a50 .delay (10000,10000,10000) L_0x1ce8a50/d;
v0x18b1f00_0 .net "and_in0ncom", 0 0, L_0x1ce87c0; 1 drivers
v0x18b1fc0_0 .net "and_in1com", 0 0, L_0x1ce84a0; 1 drivers
v0x18b2060_0 .alias "in0", 0 0, v0x18b3a20_0;
v0x18b2100_0 .alias "in1", 0 0, v0x18b3b00_0;
v0x18b2180_0 .net "nand_in0ncom", 0 0, L_0x1ce8670; 1 drivers
v0x18b2220_0 .net "nand_in1com", 0 0, L_0x1ce8330; 1 drivers
v0x18b22c0_0 .net "ncom", 0 0, L_0x1ce85b0; 1 drivers
v0x18b2360_0 .net "nor_wire", 0 0, L_0x1ce88b0; 1 drivers
v0x18b2400_0 .alias "result", 0 0, v0x18b3b80_0;
v0x18b2480_0 .alias "sel0", 0 0, v0x18b38f0_0;
S_0x18b1740 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18b1650;
 .timescale -9 -12;
L_0x1ce8b80/d .functor NAND 1, C4<0>, L_0x1ce95f0, C4<1>, C4<1>;
L_0x1ce8b80 .delay (20000,20000,20000) L_0x1ce8b80/d;
L_0x1ce8d00/d .functor NOT 1, L_0x1ce8b80, C4<0>, C4<0>, C4<0>;
L_0x1ce8d00 .delay (10000,10000,10000) L_0x1ce8d00/d;
L_0x1ce8e10/d .functor NOT 1, L_0x1ce95f0, C4<0>, C4<0>, C4<0>;
L_0x1ce8e10 .delay (10000,10000,10000) L_0x1ce8e10/d;
L_0x1ce8ed0/d .functor NAND 1, L_0x1ce8a50, L_0x1ce8e10, C4<1>, C4<1>;
L_0x1ce8ed0 .delay (20000,20000,20000) L_0x1ce8ed0/d;
L_0x1ce9040/d .functor NOT 1, L_0x1ce8ed0, C4<0>, C4<0>, C4<0>;
L_0x1ce9040 .delay (10000,10000,10000) L_0x1ce9040/d;
L_0x1ce9130/d .functor NOR 1, L_0x1ce9040, L_0x1ce8d00, C4<0>, C4<0>;
L_0x1ce9130 .delay (20000,20000,20000) L_0x1ce9130/d;
L_0x1ce92d0/d .functor NOT 1, L_0x1ce9130, C4<0>, C4<0>, C4<0>;
L_0x1ce92d0 .delay (10000,10000,10000) L_0x1ce92d0/d;
v0x18b1830_0 .net "and_in0ncom", 0 0, L_0x1ce9040; 1 drivers
v0x18b18b0_0 .net "and_in1com", 0 0, L_0x1ce8d00; 1 drivers
v0x18b1930_0 .alias "in0", 0 0, v0x18b3b80_0;
v0x18b19b0_0 .alias "in1", 0 0, v0x18b3740_0;
v0x18b1a30_0 .net "nand_in0ncom", 0 0, L_0x1ce8ed0; 1 drivers
v0x18b1ab0_0 .net "nand_in1com", 0 0, L_0x1ce8b80; 1 drivers
v0x18b1b90_0 .net "ncom", 0 0, L_0x1ce8e10; 1 drivers
v0x18b1c30_0 .net "nor_wire", 0 0, L_0x1ce9130; 1 drivers
v0x18b1cd0_0 .alias "result", 0 0, v0x18b7750_0;
v0x18b1d70_0 .alias "sel0", 0 0, v0x18b3970_0;
S_0x18aa780 .scope generate, "ALU32[14]" "ALU32[14]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18a9178 .param/l "i" 2 105, +C4<01110>;
S_0x18aa8b0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18aa780;
 .timescale -9 -12;
L_0x1ce9b40/d .functor NOT 1, L_0x1ce9a70, C4<0>, C4<0>, C4<0>;
L_0x1ce9b40 .delay (10000,10000,10000) L_0x1ce9b40/d;
v0x185b3e0_0 .net "carryin", 0 0, L_0x1cc1600; 1 drivers
v0x185b480_0 .net "carryout", 0 0, L_0x1ceb3b0; 1 drivers
v0x185b500_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18b0a10_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x185b770_0 .net "notB", 0 0, L_0x1ce9b40; 1 drivers
v0x185b7f0_0 .net "operandA", 0 0, L_0x1ce99d0; 1 drivers
v0x18b0ca0_0 .net "operandB", 0 0, L_0x1ce9a70; 1 drivers
v0x18b0db0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18b0e30_0 .net "result", 0 0, L_0x1ceeea0; 1 drivers
v0x18b0eb0_0 .net "trueB", 0 0, L_0x1cea1f0; 1 drivers
v0x18b0f90_0 .net "wAddSub", 0 0, L_0x1cead10; 1 drivers
v0x18b10a0_0 .net "wNandAnd", 0 0, L_0x1cec470; 1 drivers
v0x18b1220_0 .net "wNorOr", 0 0, L_0x1ceceb0; 1 drivers
v0x18b1330_0 .net "wXor", 0 0, L_0x1ceba10; 1 drivers
L_0x1ceefd0 .part v0x19172a0_0, 0, 1;
L_0x1cef090 .part v0x19172a0_0, 1, 1;
L_0x1cef1c0 .part v0x19172a0_0, 2, 1;
S_0x18afe30 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18aa8b0;
 .timescale -9 -12;
L_0x1ce9c40/d .functor NAND 1, L_0x1ce9b40, v0x1917220_0, C4<1>, C4<1>;
L_0x1ce9c40 .delay (20000,20000,20000) L_0x1ce9c40/d;
L_0x1ce9d20/d .functor NOT 1, L_0x1ce9c40, C4<0>, C4<0>, C4<0>;
L_0x1ce9d20 .delay (10000,10000,10000) L_0x1ce9d20/d;
L_0x1ce9de0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1ce9de0 .delay (10000,10000,10000) L_0x1ce9de0/d;
L_0x1ce9ea0/d .functor NAND 1, L_0x1ce9a70, L_0x1ce9de0, C4<1>, C4<1>;
L_0x1ce9ea0 .delay (20000,20000,20000) L_0x1ce9ea0/d;
L_0x1ce9f60/d .functor NOT 1, L_0x1ce9ea0, C4<0>, C4<0>, C4<0>;
L_0x1ce9f60 .delay (10000,10000,10000) L_0x1ce9f60/d;
L_0x1cea050/d .functor NOR 1, L_0x1ce9f60, L_0x1ce9d20, C4<0>, C4<0>;
L_0x1cea050 .delay (20000,20000,20000) L_0x1cea050/d;
L_0x1cea1f0/d .functor NOT 1, L_0x1cea050, C4<0>, C4<0>, C4<0>;
L_0x1cea1f0 .delay (10000,10000,10000) L_0x1cea1f0/d;
v0x18aff20_0 .net "and_in0ncom", 0 0, L_0x1ce9f60; 1 drivers
v0x18affe0_0 .net "and_in1com", 0 0, L_0x1ce9d20; 1 drivers
v0x18b0080_0 .alias "in0", 0 0, v0x18b0ca0_0;
v0x18b0100_0 .alias "in1", 0 0, v0x185b770_0;
v0x18b0180_0 .net "nand_in0ncom", 0 0, L_0x1ce9ea0; 1 drivers
v0x18b0220_0 .net "nand_in1com", 0 0, L_0x1ce9c40; 1 drivers
v0x18b02c0_0 .net "ncom", 0 0, L_0x1ce9de0; 1 drivers
v0x18b0360_0 .net "nor_wire", 0 0, L_0x1cea050; 1 drivers
v0x18b0450_0 .alias "result", 0 0, v0x18b0eb0_0;
v0x18b0520_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18aeb40 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18aa8b0;
 .timescale -9 -12;
L_0x1ceae20/d .functor NAND 1, L_0x1ce99d0, L_0x1cea1f0, C4<1>, C4<1>;
L_0x1ceae20 .delay (20000,20000,20000) L_0x1ceae20/d;
L_0x1ceafb0/d .functor NOT 1, L_0x1ceae20, C4<0>, C4<0>, C4<0>;
L_0x1ceafb0 .delay (10000,10000,10000) L_0x1ceafb0/d;
L_0x1ceb0a0/d .functor NAND 1, L_0x1cc1600, L_0x1cea770, C4<1>, C4<1>;
L_0x1ceb0a0 .delay (20000,20000,20000) L_0x1ceb0a0/d;
L_0x1ceb160/d .functor NOT 1, L_0x1ceb0a0, C4<0>, C4<0>, C4<0>;
L_0x1ceb160 .delay (10000,10000,10000) L_0x1ceb160/d;
L_0x1ceb270/d .functor NOR 1, L_0x1ceb160, L_0x1ceafb0, C4<0>, C4<0>;
L_0x1ceb270 .delay (20000,20000,20000) L_0x1ceb270/d;
L_0x1ceb3b0/d .functor NOT 1, L_0x1ceb270, C4<0>, C4<0>, C4<0>;
L_0x1ceb3b0 .delay (10000,10000,10000) L_0x1ceb3b0/d;
v0x18af720_0 .alias "a", 0 0, v0x185b7f0_0;
v0x18af830_0 .net "and_ab", 0 0, L_0x1ceafb0; 1 drivers
v0x18af8d0_0 .net "and_xor_ab_c", 0 0, L_0x1ceb160; 1 drivers
v0x18af970_0 .alias "b", 0 0, v0x18b0eb0_0;
v0x18af9f0_0 .alias "carryin", 0 0, v0x185b3e0_0;
v0x18afa70_0 .alias "carryout", 0 0, v0x185b480_0;
v0x18afb30_0 .net "nand_ab", 0 0, L_0x1ceae20; 1 drivers
v0x18afbb0_0 .net "nand_xor_ab_c", 0 0, L_0x1ceb0a0; 1 drivers
v0x18afc30_0 .net "nco", 0 0, L_0x1ceb270; 1 drivers
v0x18afcd0_0 .alias "sum", 0 0, v0x18b0f90_0;
v0x18afdb0_0 .net "xor_ab", 0 0, L_0x1cea770; 1 drivers
S_0x18af1d0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18aeb40;
 .timescale -9 -12;
L_0x1cea360/d .functor NAND 1, L_0x1ce99d0, L_0x1cea1f0, C4<1>, C4<1>;
L_0x1cea360 .delay (20000,20000,20000) L_0x1cea360/d;
L_0x1cea440/d .functor NOR 1, L_0x1ce99d0, L_0x1cea1f0, C4<0>, C4<0>;
L_0x1cea440 .delay (20000,20000,20000) L_0x1cea440/d;
L_0x1cea500/d .functor NOT 1, L_0x1cea440, C4<0>, C4<0>, C4<0>;
L_0x1cea500 .delay (10000,10000,10000) L_0x1cea500/d;
L_0x1cea610/d .functor NAND 1, L_0x1cea500, L_0x1cea360, C4<1>, C4<1>;
L_0x1cea610 .delay (20000,20000,20000) L_0x1cea610/d;
L_0x1cea770/d .functor NOT 1, L_0x1cea610, C4<0>, C4<0>, C4<0>;
L_0x1cea770 .delay (10000,10000,10000) L_0x1cea770/d;
v0x18af2c0_0 .alias "a", 0 0, v0x185b7f0_0;
v0x18af360_0 .alias "b", 0 0, v0x18b0eb0_0;
v0x18af400_0 .net "nand_ab", 0 0, L_0x1cea360; 1 drivers
v0x18af4a0_0 .net "nor_ab", 0 0, L_0x1cea440; 1 drivers
v0x18af520_0 .net "nxor_ab", 0 0, L_0x1cea610; 1 drivers
v0x18af5c0_0 .net "or_ab", 0 0, L_0x1cea500; 1 drivers
v0x18af6a0_0 .alias "result", 0 0, v0x18afdb0_0;
S_0x18aec30 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18aeb40;
 .timescale -9 -12;
L_0x1cea880/d .functor NAND 1, L_0x1cea770, L_0x1cc1600, C4<1>, C4<1>;
L_0x1cea880 .delay (20000,20000,20000) L_0x1cea880/d;
L_0x1cea9f0/d .functor NOR 1, L_0x1cea770, L_0x1cc1600, C4<0>, C4<0>;
L_0x1cea9f0 .delay (20000,20000,20000) L_0x1cea9f0/d;
L_0x1ceab40/d .functor NOT 1, L_0x1cea9f0, C4<0>, C4<0>, C4<0>;
L_0x1ceab40 .delay (10000,10000,10000) L_0x1ceab40/d;
L_0x1ceac00/d .functor NAND 1, L_0x1ceab40, L_0x1cea880, C4<1>, C4<1>;
L_0x1ceac00 .delay (20000,20000,20000) L_0x1ceac00/d;
L_0x1cead10/d .functor NOT 1, L_0x1ceac00, C4<0>, C4<0>, C4<0>;
L_0x1cead10 .delay (10000,10000,10000) L_0x1cead10/d;
v0x18aed20_0 .alias "a", 0 0, v0x18afdb0_0;
v0x18aedc0_0 .alias "b", 0 0, v0x185b3e0_0;
v0x18aee60_0 .net "nand_ab", 0 0, L_0x1cea880; 1 drivers
v0x18aef00_0 .net "nor_ab", 0 0, L_0x1cea9f0; 1 drivers
v0x18aef80_0 .net "nxor_ab", 0 0, L_0x1ceac00; 1 drivers
v0x18af020_0 .net "or_ab", 0 0, L_0x1ceab40; 1 drivers
v0x18af100_0 .alias "result", 0 0, v0x18b0f90_0;
S_0x18ae5f0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18aa8b0;
 .timescale -9 -12;
L_0x1ceb570/d .functor NAND 1, L_0x1ce99d0, L_0x1ce9a70, C4<1>, C4<1>;
L_0x1ceb570 .delay (20000,20000,20000) L_0x1ceb570/d;
L_0x1ceb650/d .functor NOR 1, L_0x1ce99d0, L_0x1ce9a70, C4<0>, C4<0>;
L_0x1ceb650 .delay (20000,20000,20000) L_0x1ceb650/d;
L_0x1ceb7e0/d .functor NOT 1, L_0x1ceb650, C4<0>, C4<0>, C4<0>;
L_0x1ceb7e0 .delay (10000,10000,10000) L_0x1ceb7e0/d;
L_0x1ceb8d0/d .functor NAND 1, L_0x1ceb7e0, L_0x1ceb570, C4<1>, C4<1>;
L_0x1ceb8d0 .delay (20000,20000,20000) L_0x1ceb8d0/d;
L_0x1ceba10/d .functor NOT 1, L_0x1ceb8d0, C4<0>, C4<0>, C4<0>;
L_0x1ceba10 .delay (10000,10000,10000) L_0x1ceba10/d;
v0x18ae6e0_0 .alias "a", 0 0, v0x185b7f0_0;
v0x18ae760_0 .alias "b", 0 0, v0x18b0ca0_0;
v0x18ae830_0 .net "nand_ab", 0 0, L_0x1ceb570; 1 drivers
v0x18ae8b0_0 .net "nor_ab", 0 0, L_0x1ceb650; 1 drivers
v0x18ae930_0 .net "nxor_ab", 0 0, L_0x1ceb8d0; 1 drivers
v0x18ae9b0_0 .net "or_ab", 0 0, L_0x1ceb7e0; 1 drivers
v0x18aea70_0 .alias "result", 0 0, v0x18b1330_0;
S_0x18ada00 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18aa8b0;
 .timescale -9 -12;
L_0x1cebb60/d .functor NAND 1, L_0x1ce99d0, L_0x1ce9a70, C4<1>, C4<1>;
L_0x1cebb60 .delay (20000,20000,20000) L_0x1cebb60/d;
L_0x1cebcb0/d .functor NOT 1, L_0x1cebb60, C4<0>, C4<0>, C4<0>;
L_0x1cebcb0 .delay (10000,10000,10000) L_0x1cebcb0/d;
v0x18ae270_0 .alias "a", 0 0, v0x185b7f0_0;
v0x18ae310_0 .net "and_ab", 0 0, L_0x1cebcb0; 1 drivers
v0x18ae390_0 .alias "b", 0 0, v0x18b0ca0_0;
v0x18ae410_0 .net "nand_ab", 0 0, L_0x1cebb60; 1 drivers
v0x18ae4f0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18ae570_0 .alias "result", 0 0, v0x18b10a0_0;
S_0x18adaf0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18ada00;
 .timescale -9 -12;
L_0x1cebde0/d .functor NAND 1, L_0x1cebcb0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cebde0 .delay (20000,20000,20000) L_0x1cebde0/d;
L_0x1cebec0/d .functor NOT 1, L_0x1cebde0, C4<0>, C4<0>, C4<0>;
L_0x1cebec0 .delay (10000,10000,10000) L_0x1cebec0/d;
L_0x1cebfd0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cebfd0 .delay (10000,10000,10000) L_0x1cebfd0/d;
L_0x1cec090/d .functor NAND 1, L_0x1cebb60, L_0x1cebfd0, C4<1>, C4<1>;
L_0x1cec090 .delay (20000,20000,20000) L_0x1cec090/d;
L_0x1cec1e0/d .functor NOT 1, L_0x1cec090, C4<0>, C4<0>, C4<0>;
L_0x1cec1e0 .delay (10000,10000,10000) L_0x1cec1e0/d;
L_0x1cec2d0/d .functor NOR 1, L_0x1cec1e0, L_0x1cebec0, C4<0>, C4<0>;
L_0x1cec2d0 .delay (20000,20000,20000) L_0x1cec2d0/d;
L_0x1cec470/d .functor NOT 1, L_0x1cec2d0, C4<0>, C4<0>, C4<0>;
L_0x1cec470 .delay (10000,10000,10000) L_0x1cec470/d;
v0x18adbe0_0 .net "and_in0ncom", 0 0, L_0x1cec1e0; 1 drivers
v0x18adc60_0 .net "and_in1com", 0 0, L_0x1cebec0; 1 drivers
v0x18adce0_0 .alias "in0", 0 0, v0x18ae410_0;
v0x18add80_0 .alias "in1", 0 0, v0x18ae310_0;
v0x18ade00_0 .net "nand_in0ncom", 0 0, L_0x1cec090; 1 drivers
v0x18adea0_0 .net "nand_in1com", 0 0, L_0x1cebde0; 1 drivers
v0x18adf80_0 .net "ncom", 0 0, L_0x1cebfd0; 1 drivers
v0x18ae020_0 .net "nor_wire", 0 0, L_0x1cec2d0; 1 drivers
v0x18ae0c0_0 .alias "result", 0 0, v0x18b10a0_0;
v0x18ae190_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18acf60 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18aa8b0;
 .timescale -9 -12;
L_0x1cec5a0/d .functor NOR 1, L_0x1ce99d0, L_0x1ce9a70, C4<0>, C4<0>;
L_0x1cec5a0 .delay (20000,20000,20000) L_0x1cec5a0/d;
L_0x1cec6f0/d .functor NOT 1, L_0x1cec5a0, C4<0>, C4<0>, C4<0>;
L_0x1cec6f0 .delay (10000,10000,10000) L_0x1cec6f0/d;
v0x18ad6e0_0 .alias "a", 0 0, v0x185b7f0_0;
v0x18ad760_0 .alias "b", 0 0, v0x18b0ca0_0;
v0x18ad800_0 .net "nor_ab", 0 0, L_0x1cec5a0; 1 drivers
v0x18ad880_0 .net "or_ab", 0 0, L_0x1cec6f0; 1 drivers
v0x18ad900_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18ad980_0 .alias "result", 0 0, v0x18b1220_0;
S_0x18ad050 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18acf60;
 .timescale -9 -12;
L_0x1cec820/d .functor NAND 1, L_0x1cec6f0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cec820 .delay (20000,20000,20000) L_0x1cec820/d;
L_0x1cec900/d .functor NOT 1, L_0x1cec820, C4<0>, C4<0>, C4<0>;
L_0x1cec900 .delay (10000,10000,10000) L_0x1cec900/d;
L_0x1ceca10/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1ceca10 .delay (10000,10000,10000) L_0x1ceca10/d;
L_0x1cecad0/d .functor NAND 1, L_0x1cec5a0, L_0x1ceca10, C4<1>, C4<1>;
L_0x1cecad0 .delay (20000,20000,20000) L_0x1cecad0/d;
L_0x1cecc20/d .functor NOT 1, L_0x1cecad0, C4<0>, C4<0>, C4<0>;
L_0x1cecc20 .delay (10000,10000,10000) L_0x1cecc20/d;
L_0x1cecd10/d .functor NOR 1, L_0x1cecc20, L_0x1cec900, C4<0>, C4<0>;
L_0x1cecd10 .delay (20000,20000,20000) L_0x1cecd10/d;
L_0x1ceceb0/d .functor NOT 1, L_0x1cecd10, C4<0>, C4<0>, C4<0>;
L_0x1ceceb0 .delay (10000,10000,10000) L_0x1ceceb0/d;
v0x18ad140_0 .net "and_in0ncom", 0 0, L_0x1cecc20; 1 drivers
v0x18ad1c0_0 .net "and_in1com", 0 0, L_0x1cec900; 1 drivers
v0x18ad240_0 .alias "in0", 0 0, v0x18ad800_0;
v0x18ad2c0_0 .alias "in1", 0 0, v0x18ad880_0;
v0x18ad340_0 .net "nand_in0ncom", 0 0, L_0x1cecad0; 1 drivers
v0x18ad3c0_0 .net "nand_in1com", 0 0, L_0x1cec820; 1 drivers
v0x18ad440_0 .net "ncom", 0 0, L_0x1ceca10; 1 drivers
v0x18ad4c0_0 .net "nor_wire", 0 0, L_0x1cecd10; 1 drivers
v0x18ad590_0 .alias "result", 0 0, v0x18b1220_0;
v0x18ad660_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18aa9a0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18aa8b0;
 .timescale -9 -12;
v0x18ac7b0_0 .alias "in0", 0 0, v0x18b0f90_0;
v0x18ac860_0 .alias "in1", 0 0, v0x18b1330_0;
v0x18ac910_0 .alias "in2", 0 0, v0x18b10a0_0;
v0x18ac9c0_0 .alias "in3", 0 0, v0x18b1220_0;
v0x18acaa0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18acb50_0 .alias "result", 0 0, v0x18b0e30_0;
v0x18acbd0_0 .net "sel0", 0 0, L_0x1ceefd0; 1 drivers
v0x18acc50_0 .net "sel1", 0 0, L_0x1cef090; 1 drivers
v0x18accd0_0 .net "sel2", 0 0, L_0x1cef1c0; 1 drivers
v0x18acd80_0 .net "w0", 0 0, L_0x1ced670; 1 drivers
v0x18ace60_0 .net "w1", 0 0, L_0x1ceddf0; 1 drivers
v0x18acee0_0 .net "w2", 0 0, L_0x1cee640; 1 drivers
S_0x18ac060 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18aa9a0;
 .timescale -9 -12;
L_0x1cecfe0/d .functor NAND 1, L_0x1ceba10, L_0x1ceefd0, C4<1>, C4<1>;
L_0x1cecfe0 .delay (20000,20000,20000) L_0x1cecfe0/d;
L_0x1ced0c0/d .functor NOT 1, L_0x1cecfe0, C4<0>, C4<0>, C4<0>;
L_0x1ced0c0 .delay (10000,10000,10000) L_0x1ced0c0/d;
L_0x1ced1d0/d .functor NOT 1, L_0x1ceefd0, C4<0>, C4<0>, C4<0>;
L_0x1ced1d0 .delay (10000,10000,10000) L_0x1ced1d0/d;
L_0x1ced320/d .functor NAND 1, L_0x1cead10, L_0x1ced1d0, C4<1>, C4<1>;
L_0x1ced320 .delay (20000,20000,20000) L_0x1ced320/d;
L_0x1ced3e0/d .functor NOT 1, L_0x1ced320, C4<0>, C4<0>, C4<0>;
L_0x1ced3e0 .delay (10000,10000,10000) L_0x1ced3e0/d;
L_0x1ced4d0/d .functor NOR 1, L_0x1ced3e0, L_0x1ced0c0, C4<0>, C4<0>;
L_0x1ced4d0 .delay (20000,20000,20000) L_0x1ced4d0/d;
L_0x1ced670/d .functor NOT 1, L_0x1ced4d0, C4<0>, C4<0>, C4<0>;
L_0x1ced670 .delay (10000,10000,10000) L_0x1ced670/d;
v0x18ac150_0 .net "and_in0ncom", 0 0, L_0x1ced3e0; 1 drivers
v0x18ac210_0 .net "and_in1com", 0 0, L_0x1ced0c0; 1 drivers
v0x18ac2b0_0 .alias "in0", 0 0, v0x18b0f90_0;
v0x18ac350_0 .alias "in1", 0 0, v0x18b1330_0;
v0x18ac3d0_0 .net "nand_in0ncom", 0 0, L_0x1ced320; 1 drivers
v0x18ac470_0 .net "nand_in1com", 0 0, L_0x1cecfe0; 1 drivers
v0x18ac510_0 .net "ncom", 0 0, L_0x1ced1d0; 1 drivers
v0x18ac5b0_0 .net "nor_wire", 0 0, L_0x1ced4d0; 1 drivers
v0x18ac650_0 .alias "result", 0 0, v0x18acd80_0;
v0x18ac6d0_0 .alias "sel0", 0 0, v0x18acbd0_0;
S_0x18ab910 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18aa9a0;
 .timescale -9 -12;
L_0x1ced7a0/d .functor NAND 1, L_0x1ceceb0, L_0x1ceefd0, C4<1>, C4<1>;
L_0x1ced7a0 .delay (20000,20000,20000) L_0x1ced7a0/d;
L_0x1ced880/d .functor NOT 1, L_0x1ced7a0, C4<0>, C4<0>, C4<0>;
L_0x1ced880 .delay (10000,10000,10000) L_0x1ced880/d;
L_0x1ced990/d .functor NOT 1, L_0x1ceefd0, C4<0>, C4<0>, C4<0>;
L_0x1ced990 .delay (10000,10000,10000) L_0x1ced990/d;
L_0x1ceda50/d .functor NAND 1, L_0x1cec470, L_0x1ced990, C4<1>, C4<1>;
L_0x1ceda50 .delay (20000,20000,20000) L_0x1ceda50/d;
L_0x1cedb60/d .functor NOT 1, L_0x1ceda50, C4<0>, C4<0>, C4<0>;
L_0x1cedb60 .delay (10000,10000,10000) L_0x1cedb60/d;
L_0x1cedc50/d .functor NOR 1, L_0x1cedb60, L_0x1ced880, C4<0>, C4<0>;
L_0x1cedc50 .delay (20000,20000,20000) L_0x1cedc50/d;
L_0x1ceddf0/d .functor NOT 1, L_0x1cedc50, C4<0>, C4<0>, C4<0>;
L_0x1ceddf0 .delay (10000,10000,10000) L_0x1ceddf0/d;
v0x18aba00_0 .net "and_in0ncom", 0 0, L_0x1cedb60; 1 drivers
v0x18abac0_0 .net "and_in1com", 0 0, L_0x1ced880; 1 drivers
v0x18abb60_0 .alias "in0", 0 0, v0x18b10a0_0;
v0x18abc00_0 .alias "in1", 0 0, v0x18b1220_0;
v0x18abc80_0 .net "nand_in0ncom", 0 0, L_0x1ceda50; 1 drivers
v0x18abd20_0 .net "nand_in1com", 0 0, L_0x1ced7a0; 1 drivers
v0x18abdc0_0 .net "ncom", 0 0, L_0x1ced990; 1 drivers
v0x18abe60_0 .net "nor_wire", 0 0, L_0x1cedc50; 1 drivers
v0x18abf00_0 .alias "result", 0 0, v0x18ace60_0;
v0x18abf80_0 .alias "sel0", 0 0, v0x18acbd0_0;
S_0x18ab1c0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18aa9a0;
 .timescale -9 -12;
L_0x1cedf20/d .functor NAND 1, L_0x1ceddf0, L_0x1cef090, C4<1>, C4<1>;
L_0x1cedf20 .delay (20000,20000,20000) L_0x1cedf20/d;
L_0x1cee090/d .functor NOT 1, L_0x1cedf20, C4<0>, C4<0>, C4<0>;
L_0x1cee090 .delay (10000,10000,10000) L_0x1cee090/d;
L_0x1cee1a0/d .functor NOT 1, L_0x1cef090, C4<0>, C4<0>, C4<0>;
L_0x1cee1a0 .delay (10000,10000,10000) L_0x1cee1a0/d;
L_0x1cee260/d .functor NAND 1, L_0x1ced670, L_0x1cee1a0, C4<1>, C4<1>;
L_0x1cee260 .delay (20000,20000,20000) L_0x1cee260/d;
L_0x1cee3b0/d .functor NOT 1, L_0x1cee260, C4<0>, C4<0>, C4<0>;
L_0x1cee3b0 .delay (10000,10000,10000) L_0x1cee3b0/d;
L_0x1cee4a0/d .functor NOR 1, L_0x1cee3b0, L_0x1cee090, C4<0>, C4<0>;
L_0x1cee4a0 .delay (20000,20000,20000) L_0x1cee4a0/d;
L_0x1cee640/d .functor NOT 1, L_0x1cee4a0, C4<0>, C4<0>, C4<0>;
L_0x1cee640 .delay (10000,10000,10000) L_0x1cee640/d;
v0x18ab2b0_0 .net "and_in0ncom", 0 0, L_0x1cee3b0; 1 drivers
v0x18ab370_0 .net "and_in1com", 0 0, L_0x1cee090; 1 drivers
v0x18ab410_0 .alias "in0", 0 0, v0x18acd80_0;
v0x18ab4b0_0 .alias "in1", 0 0, v0x18ace60_0;
v0x18ab530_0 .net "nand_in0ncom", 0 0, L_0x1cee260; 1 drivers
v0x18ab5d0_0 .net "nand_in1com", 0 0, L_0x1cedf20; 1 drivers
v0x18ab670_0 .net "ncom", 0 0, L_0x1cee1a0; 1 drivers
v0x18ab710_0 .net "nor_wire", 0 0, L_0x1cee4a0; 1 drivers
v0x18ab7b0_0 .alias "result", 0 0, v0x18acee0_0;
v0x18ab830_0 .alias "sel0", 0 0, v0x18acc50_0;
S_0x18aaa90 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18aa9a0;
 .timescale -9 -12;
L_0x1cee770/d .functor NAND 1, C4<0>, L_0x1cef1c0, C4<1>, C4<1>;
L_0x1cee770 .delay (20000,20000,20000) L_0x1cee770/d;
L_0x1cee8f0/d .functor NOT 1, L_0x1cee770, C4<0>, C4<0>, C4<0>;
L_0x1cee8f0 .delay (10000,10000,10000) L_0x1cee8f0/d;
L_0x1ceea00/d .functor NOT 1, L_0x1cef1c0, C4<0>, C4<0>, C4<0>;
L_0x1ceea00 .delay (10000,10000,10000) L_0x1ceea00/d;
L_0x1ceeac0/d .functor NAND 1, L_0x1cee640, L_0x1ceea00, C4<1>, C4<1>;
L_0x1ceeac0 .delay (20000,20000,20000) L_0x1ceeac0/d;
L_0x1ceec10/d .functor NOT 1, L_0x1ceeac0, C4<0>, C4<0>, C4<0>;
L_0x1ceec10 .delay (10000,10000,10000) L_0x1ceec10/d;
L_0x1ceed00/d .functor NOR 1, L_0x1ceec10, L_0x1cee8f0, C4<0>, C4<0>;
L_0x1ceed00 .delay (20000,20000,20000) L_0x1ceed00/d;
L_0x1ceeea0/d .functor NOT 1, L_0x1ceed00, C4<0>, C4<0>, C4<0>;
L_0x1ceeea0 .delay (10000,10000,10000) L_0x1ceeea0/d;
v0x18aab80_0 .net "and_in0ncom", 0 0, L_0x1ceec10; 1 drivers
v0x18aac00_0 .net "and_in1com", 0 0, L_0x1cee8f0; 1 drivers
v0x18aaca0_0 .alias "in0", 0 0, v0x18acee0_0;
v0x18aad40_0 .alias "in1", 0 0, v0x18acaa0_0;
v0x18aadc0_0 .net "nand_in0ncom", 0 0, L_0x1ceeac0; 1 drivers
v0x18aae60_0 .net "nand_in1com", 0 0, L_0x1cee770; 1 drivers
v0x18aaf40_0 .net "ncom", 0 0, L_0x1ceea00; 1 drivers
v0x18aafe0_0 .net "nor_wire", 0 0, L_0x1ceed00; 1 drivers
v0x18ab080_0 .alias "result", 0 0, v0x18b0e30_0;
v0x18ab120_0 .alias "sel0", 0 0, v0x18accd0_0;
S_0x18a3e00 .scope generate, "ALU32[15]" "ALU32[15]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18a27f8 .param/l "i" 2 105, +C4<01111>;
S_0x18a3f30 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18a3e00;
 .timescale -9 -12;
L_0x1ce3e10/d .functor NOT 1, L_0x1cefb40, C4<0>, C4<0>, C4<0>;
L_0x1ce3e10 .delay (10000,10000,10000) L_0x1ce3e10/d;
v0x18a9c80_0 .net "carryin", 0 0, L_0x1cefbe0; 1 drivers
v0x18a9d20_0 .net "carryout", 0 0, L_0x1cf11d0; 1 drivers
v0x18a9da0_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18a9e20_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18a9ea0_0 .net "notB", 0 0, L_0x1ce3e10; 1 drivers
v0x18a9f20_0 .net "operandA", 0 0, L_0x1cefaa0; 1 drivers
v0x18a9fa0_0 .net "operandB", 0 0, L_0x1cefb40; 1 drivers
v0x18aa0b0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18aa130_0 .net "result", 0 0, L_0x1cf4cc0; 1 drivers
v0x18aa200_0 .net "trueB", 0 0, L_0x1cf0010; 1 drivers
v0x18aa2e0_0 .net "wAddSub", 0 0, L_0x1cf0b30; 1 drivers
v0x18aa3f0_0 .net "wNandAnd", 0 0, L_0x1cf2290; 1 drivers
v0x18aa570_0 .net "wNorOr", 0 0, L_0x1cf2cd0; 1 drivers
v0x18aa680_0 .net "wXor", 0 0, L_0x1cf1830; 1 drivers
L_0x1cf4df0 .part v0x19172a0_0, 0, 1;
L_0x1cf4eb0 .part v0x19172a0_0, 1, 1;
L_0x1cf4fe0 .part v0x19172a0_0, 2, 1;
S_0x18a94b0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18a3f30;
 .timescale -9 -12;
L_0x1cb6070/d .functor NAND 1, L_0x1ce3e10, v0x1917220_0, C4<1>, C4<1>;
L_0x1cb6070 .delay (20000,20000,20000) L_0x1cb6070/d;
L_0x1cef6e0/d .functor NOT 1, L_0x1cb6070, C4<0>, C4<0>, C4<0>;
L_0x1cef6e0 .delay (10000,10000,10000) L_0x1cef6e0/d;
L_0x1cef7a0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1cef7a0 .delay (10000,10000,10000) L_0x1cef7a0/d;
L_0x1cefce0/d .functor NAND 1, L_0x1cefb40, L_0x1cef7a0, C4<1>, C4<1>;
L_0x1cefce0 .delay (20000,20000,20000) L_0x1cefce0/d;
L_0x1cefd80/d .functor NOT 1, L_0x1cefce0, C4<0>, C4<0>, C4<0>;
L_0x1cefd80 .delay (10000,10000,10000) L_0x1cefd80/d;
L_0x1cefe70/d .functor NOR 1, L_0x1cefd80, L_0x1cef6e0, C4<0>, C4<0>;
L_0x1cefe70 .delay (20000,20000,20000) L_0x1cefe70/d;
L_0x1cf0010/d .functor NOT 1, L_0x1cefe70, C4<0>, C4<0>, C4<0>;
L_0x1cf0010 .delay (10000,10000,10000) L_0x1cf0010/d;
v0x18a95a0_0 .net "and_in0ncom", 0 0, L_0x1cefd80; 1 drivers
v0x18a9660_0 .net "and_in1com", 0 0, L_0x1cef6e0; 1 drivers
v0x18a9700_0 .alias "in0", 0 0, v0x18a9fa0_0;
v0x18a9780_0 .alias "in1", 0 0, v0x18a9ea0_0;
v0x18a9800_0 .net "nand_in0ncom", 0 0, L_0x1cefce0; 1 drivers
v0x18a98a0_0 .net "nand_in1com", 0 0, L_0x1cb6070; 1 drivers
v0x18a9940_0 .net "ncom", 0 0, L_0x1cef7a0; 1 drivers
v0x18a99e0_0 .net "nor_wire", 0 0, L_0x1cefe70; 1 drivers
v0x18a9ad0_0 .alias "result", 0 0, v0x18aa200_0;
v0x18a9ba0_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18a81c0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18a3f30;
 .timescale -9 -12;
L_0x1cf0c40/d .functor NAND 1, L_0x1cefaa0, L_0x1cf0010, C4<1>, C4<1>;
L_0x1cf0c40 .delay (20000,20000,20000) L_0x1cf0c40/d;
L_0x1cf0dd0/d .functor NOT 1, L_0x1cf0c40, C4<0>, C4<0>, C4<0>;
L_0x1cf0dd0 .delay (10000,10000,10000) L_0x1cf0dd0/d;
L_0x1cf0ec0/d .functor NAND 1, L_0x1cefbe0, L_0x1cf0590, C4<1>, C4<1>;
L_0x1cf0ec0 .delay (20000,20000,20000) L_0x1cf0ec0/d;
L_0x1cf0f80/d .functor NOT 1, L_0x1cf0ec0, C4<0>, C4<0>, C4<0>;
L_0x1cf0f80 .delay (10000,10000,10000) L_0x1cf0f80/d;
L_0x1cf1090/d .functor NOR 1, L_0x1cf0f80, L_0x1cf0dd0, C4<0>, C4<0>;
L_0x1cf1090 .delay (20000,20000,20000) L_0x1cf1090/d;
L_0x1cf11d0/d .functor NOT 1, L_0x1cf1090, C4<0>, C4<0>, C4<0>;
L_0x1cf11d0 .delay (10000,10000,10000) L_0x1cf11d0/d;
v0x18a8da0_0 .alias "a", 0 0, v0x18a9f20_0;
v0x18a8eb0_0 .net "and_ab", 0 0, L_0x1cf0dd0; 1 drivers
v0x18a8f50_0 .net "and_xor_ab_c", 0 0, L_0x1cf0f80; 1 drivers
v0x18a8ff0_0 .alias "b", 0 0, v0x18aa200_0;
v0x18a9070_0 .alias "carryin", 0 0, v0x18a9c80_0;
v0x18a90f0_0 .alias "carryout", 0 0, v0x18a9d20_0;
v0x18a91b0_0 .net "nand_ab", 0 0, L_0x1cf0c40; 1 drivers
v0x18a9230_0 .net "nand_xor_ab_c", 0 0, L_0x1cf0ec0; 1 drivers
v0x18a92b0_0 .net "nco", 0 0, L_0x1cf1090; 1 drivers
v0x18a9350_0 .alias "sum", 0 0, v0x18aa2e0_0;
v0x18a9430_0 .net "xor_ab", 0 0, L_0x1cf0590; 1 drivers
S_0x18a8850 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18a81c0;
 .timescale -9 -12;
L_0x1cf0180/d .functor NAND 1, L_0x1cefaa0, L_0x1cf0010, C4<1>, C4<1>;
L_0x1cf0180 .delay (20000,20000,20000) L_0x1cf0180/d;
L_0x1cf0260/d .functor NOR 1, L_0x1cefaa0, L_0x1cf0010, C4<0>, C4<0>;
L_0x1cf0260 .delay (20000,20000,20000) L_0x1cf0260/d;
L_0x1cf0320/d .functor NOT 1, L_0x1cf0260, C4<0>, C4<0>, C4<0>;
L_0x1cf0320 .delay (10000,10000,10000) L_0x1cf0320/d;
L_0x1cf0430/d .functor NAND 1, L_0x1cf0320, L_0x1cf0180, C4<1>, C4<1>;
L_0x1cf0430 .delay (20000,20000,20000) L_0x1cf0430/d;
L_0x1cf0590/d .functor NOT 1, L_0x1cf0430, C4<0>, C4<0>, C4<0>;
L_0x1cf0590 .delay (10000,10000,10000) L_0x1cf0590/d;
v0x18a8940_0 .alias "a", 0 0, v0x18a9f20_0;
v0x18a89e0_0 .alias "b", 0 0, v0x18aa200_0;
v0x18a8a80_0 .net "nand_ab", 0 0, L_0x1cf0180; 1 drivers
v0x18a8b20_0 .net "nor_ab", 0 0, L_0x1cf0260; 1 drivers
v0x18a8ba0_0 .net "nxor_ab", 0 0, L_0x1cf0430; 1 drivers
v0x18a8c40_0 .net "or_ab", 0 0, L_0x1cf0320; 1 drivers
v0x18a8d20_0 .alias "result", 0 0, v0x18a9430_0;
S_0x18a82b0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18a81c0;
 .timescale -9 -12;
L_0x1cf06a0/d .functor NAND 1, L_0x1cf0590, L_0x1cefbe0, C4<1>, C4<1>;
L_0x1cf06a0 .delay (20000,20000,20000) L_0x1cf06a0/d;
L_0x1cf0810/d .functor NOR 1, L_0x1cf0590, L_0x1cefbe0, C4<0>, C4<0>;
L_0x1cf0810 .delay (20000,20000,20000) L_0x1cf0810/d;
L_0x1cf0960/d .functor NOT 1, L_0x1cf0810, C4<0>, C4<0>, C4<0>;
L_0x1cf0960 .delay (10000,10000,10000) L_0x1cf0960/d;
L_0x1cf0a20/d .functor NAND 1, L_0x1cf0960, L_0x1cf06a0, C4<1>, C4<1>;
L_0x1cf0a20 .delay (20000,20000,20000) L_0x1cf0a20/d;
L_0x1cf0b30/d .functor NOT 1, L_0x1cf0a20, C4<0>, C4<0>, C4<0>;
L_0x1cf0b30 .delay (10000,10000,10000) L_0x1cf0b30/d;
v0x18a83a0_0 .alias "a", 0 0, v0x18a9430_0;
v0x18a8440_0 .alias "b", 0 0, v0x18a9c80_0;
v0x18a84e0_0 .net "nand_ab", 0 0, L_0x1cf06a0; 1 drivers
v0x18a8580_0 .net "nor_ab", 0 0, L_0x1cf0810; 1 drivers
v0x18a8600_0 .net "nxor_ab", 0 0, L_0x1cf0a20; 1 drivers
v0x18a86a0_0 .net "or_ab", 0 0, L_0x1cf0960; 1 drivers
v0x18a8780_0 .alias "result", 0 0, v0x18aa2e0_0;
S_0x18a7c70 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18a3f30;
 .timescale -9 -12;
L_0x1cf1390/d .functor NAND 1, L_0x1cefaa0, L_0x1cefb40, C4<1>, C4<1>;
L_0x1cf1390 .delay (20000,20000,20000) L_0x1cf1390/d;
L_0x1cf1470/d .functor NOR 1, L_0x1cefaa0, L_0x1cefb40, C4<0>, C4<0>;
L_0x1cf1470 .delay (20000,20000,20000) L_0x1cf1470/d;
L_0x1cf1600/d .functor NOT 1, L_0x1cf1470, C4<0>, C4<0>, C4<0>;
L_0x1cf1600 .delay (10000,10000,10000) L_0x1cf1600/d;
L_0x1cf16f0/d .functor NAND 1, L_0x1cf1600, L_0x1cf1390, C4<1>, C4<1>;
L_0x1cf16f0 .delay (20000,20000,20000) L_0x1cf16f0/d;
L_0x1cf1830/d .functor NOT 1, L_0x1cf16f0, C4<0>, C4<0>, C4<0>;
L_0x1cf1830 .delay (10000,10000,10000) L_0x1cf1830/d;
v0x18a7d60_0 .alias "a", 0 0, v0x18a9f20_0;
v0x18a7de0_0 .alias "b", 0 0, v0x18a9fa0_0;
v0x18a7eb0_0 .net "nand_ab", 0 0, L_0x1cf1390; 1 drivers
v0x18a7f30_0 .net "nor_ab", 0 0, L_0x1cf1470; 1 drivers
v0x18a7fb0_0 .net "nxor_ab", 0 0, L_0x1cf16f0; 1 drivers
v0x18a8030_0 .net "or_ab", 0 0, L_0x1cf1600; 1 drivers
v0x18a80f0_0 .alias "result", 0 0, v0x18aa680_0;
S_0x18a7080 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18a3f30;
 .timescale -9 -12;
L_0x1cf1980/d .functor NAND 1, L_0x1cefaa0, L_0x1cefb40, C4<1>, C4<1>;
L_0x1cf1980 .delay (20000,20000,20000) L_0x1cf1980/d;
L_0x1cf1ad0/d .functor NOT 1, L_0x1cf1980, C4<0>, C4<0>, C4<0>;
L_0x1cf1ad0 .delay (10000,10000,10000) L_0x1cf1ad0/d;
v0x18a78f0_0 .alias "a", 0 0, v0x18a9f20_0;
v0x18a7990_0 .net "and_ab", 0 0, L_0x1cf1ad0; 1 drivers
v0x18a7a10_0 .alias "b", 0 0, v0x18a9fa0_0;
v0x18a7a90_0 .net "nand_ab", 0 0, L_0x1cf1980; 1 drivers
v0x18a7b70_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18a7bf0_0 .alias "result", 0 0, v0x18aa3f0_0;
S_0x18a7170 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18a7080;
 .timescale -9 -12;
L_0x1cf1c00/d .functor NAND 1, L_0x1cf1ad0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cf1c00 .delay (20000,20000,20000) L_0x1cf1c00/d;
L_0x1cf1ce0/d .functor NOT 1, L_0x1cf1c00, C4<0>, C4<0>, C4<0>;
L_0x1cf1ce0 .delay (10000,10000,10000) L_0x1cf1ce0/d;
L_0x1cf1df0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cf1df0 .delay (10000,10000,10000) L_0x1cf1df0/d;
L_0x1cf1eb0/d .functor NAND 1, L_0x1cf1980, L_0x1cf1df0, C4<1>, C4<1>;
L_0x1cf1eb0 .delay (20000,20000,20000) L_0x1cf1eb0/d;
L_0x1cf2000/d .functor NOT 1, L_0x1cf1eb0, C4<0>, C4<0>, C4<0>;
L_0x1cf2000 .delay (10000,10000,10000) L_0x1cf2000/d;
L_0x1cf20f0/d .functor NOR 1, L_0x1cf2000, L_0x1cf1ce0, C4<0>, C4<0>;
L_0x1cf20f0 .delay (20000,20000,20000) L_0x1cf20f0/d;
L_0x1cf2290/d .functor NOT 1, L_0x1cf20f0, C4<0>, C4<0>, C4<0>;
L_0x1cf2290 .delay (10000,10000,10000) L_0x1cf2290/d;
v0x18a7260_0 .net "and_in0ncom", 0 0, L_0x1cf2000; 1 drivers
v0x18a72e0_0 .net "and_in1com", 0 0, L_0x1cf1ce0; 1 drivers
v0x18a7360_0 .alias "in0", 0 0, v0x18a7a90_0;
v0x18a7400_0 .alias "in1", 0 0, v0x18a7990_0;
v0x18a7480_0 .net "nand_in0ncom", 0 0, L_0x1cf1eb0; 1 drivers
v0x18a7520_0 .net "nand_in1com", 0 0, L_0x1cf1c00; 1 drivers
v0x18a7600_0 .net "ncom", 0 0, L_0x1cf1df0; 1 drivers
v0x18a76a0_0 .net "nor_wire", 0 0, L_0x1cf20f0; 1 drivers
v0x18a7740_0 .alias "result", 0 0, v0x18aa3f0_0;
v0x18a7810_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18a65e0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18a3f30;
 .timescale -9 -12;
L_0x1cf23c0/d .functor NOR 1, L_0x1cefaa0, L_0x1cefb40, C4<0>, C4<0>;
L_0x1cf23c0 .delay (20000,20000,20000) L_0x1cf23c0/d;
L_0x1cf2510/d .functor NOT 1, L_0x1cf23c0, C4<0>, C4<0>, C4<0>;
L_0x1cf2510 .delay (10000,10000,10000) L_0x1cf2510/d;
v0x18a6d60_0 .alias "a", 0 0, v0x18a9f20_0;
v0x18a6de0_0 .alias "b", 0 0, v0x18a9fa0_0;
v0x18a6e80_0 .net "nor_ab", 0 0, L_0x1cf23c0; 1 drivers
v0x18a6f00_0 .net "or_ab", 0 0, L_0x1cf2510; 1 drivers
v0x18a6f80_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18a7000_0 .alias "result", 0 0, v0x18aa570_0;
S_0x18a66d0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18a65e0;
 .timescale -9 -12;
L_0x1cf2640/d .functor NAND 1, L_0x1cf2510, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cf2640 .delay (20000,20000,20000) L_0x1cf2640/d;
L_0x1cf2720/d .functor NOT 1, L_0x1cf2640, C4<0>, C4<0>, C4<0>;
L_0x1cf2720 .delay (10000,10000,10000) L_0x1cf2720/d;
L_0x1cf2830/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cf2830 .delay (10000,10000,10000) L_0x1cf2830/d;
L_0x1cf28f0/d .functor NAND 1, L_0x1cf23c0, L_0x1cf2830, C4<1>, C4<1>;
L_0x1cf28f0 .delay (20000,20000,20000) L_0x1cf28f0/d;
L_0x1cf2a40/d .functor NOT 1, L_0x1cf28f0, C4<0>, C4<0>, C4<0>;
L_0x1cf2a40 .delay (10000,10000,10000) L_0x1cf2a40/d;
L_0x1cf2b30/d .functor NOR 1, L_0x1cf2a40, L_0x1cf2720, C4<0>, C4<0>;
L_0x1cf2b30 .delay (20000,20000,20000) L_0x1cf2b30/d;
L_0x1cf2cd0/d .functor NOT 1, L_0x1cf2b30, C4<0>, C4<0>, C4<0>;
L_0x1cf2cd0 .delay (10000,10000,10000) L_0x1cf2cd0/d;
v0x18a67c0_0 .net "and_in0ncom", 0 0, L_0x1cf2a40; 1 drivers
v0x18a6840_0 .net "and_in1com", 0 0, L_0x1cf2720; 1 drivers
v0x18a68c0_0 .alias "in0", 0 0, v0x18a6e80_0;
v0x18a6940_0 .alias "in1", 0 0, v0x18a6f00_0;
v0x18a69c0_0 .net "nand_in0ncom", 0 0, L_0x1cf28f0; 1 drivers
v0x18a6a40_0 .net "nand_in1com", 0 0, L_0x1cf2640; 1 drivers
v0x18a6ac0_0 .net "ncom", 0 0, L_0x1cf2830; 1 drivers
v0x18a6b40_0 .net "nor_wire", 0 0, L_0x1cf2b30; 1 drivers
v0x18a6c10_0 .alias "result", 0 0, v0x18aa570_0;
v0x18a6ce0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18a4020 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18a3f30;
 .timescale -9 -12;
v0x18a5e30_0 .alias "in0", 0 0, v0x18aa2e0_0;
v0x18a5ee0_0 .alias "in1", 0 0, v0x18aa680_0;
v0x18a5f90_0 .alias "in2", 0 0, v0x18aa3f0_0;
v0x18a6040_0 .alias "in3", 0 0, v0x18aa570_0;
v0x18a6120_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18a61d0_0 .alias "result", 0 0, v0x18aa130_0;
v0x18a6250_0 .net "sel0", 0 0, L_0x1cf4df0; 1 drivers
v0x18a62d0_0 .net "sel1", 0 0, L_0x1cf4eb0; 1 drivers
v0x18a6350_0 .net "sel2", 0 0, L_0x1cf4fe0; 1 drivers
v0x18a6400_0 .net "w0", 0 0, L_0x1cf3490; 1 drivers
v0x18a64e0_0 .net "w1", 0 0, L_0x1cf3c10; 1 drivers
v0x18a6560_0 .net "w2", 0 0, L_0x1cf4460; 1 drivers
S_0x18a56e0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18a4020;
 .timescale -9 -12;
L_0x1cf2e00/d .functor NAND 1, L_0x1cf1830, L_0x1cf4df0, C4<1>, C4<1>;
L_0x1cf2e00 .delay (20000,20000,20000) L_0x1cf2e00/d;
L_0x1cf2ee0/d .functor NOT 1, L_0x1cf2e00, C4<0>, C4<0>, C4<0>;
L_0x1cf2ee0 .delay (10000,10000,10000) L_0x1cf2ee0/d;
L_0x1cf2ff0/d .functor NOT 1, L_0x1cf4df0, C4<0>, C4<0>, C4<0>;
L_0x1cf2ff0 .delay (10000,10000,10000) L_0x1cf2ff0/d;
L_0x1cf3140/d .functor NAND 1, L_0x1cf0b30, L_0x1cf2ff0, C4<1>, C4<1>;
L_0x1cf3140 .delay (20000,20000,20000) L_0x1cf3140/d;
L_0x1cf3200/d .functor NOT 1, L_0x1cf3140, C4<0>, C4<0>, C4<0>;
L_0x1cf3200 .delay (10000,10000,10000) L_0x1cf3200/d;
L_0x1cf32f0/d .functor NOR 1, L_0x1cf3200, L_0x1cf2ee0, C4<0>, C4<0>;
L_0x1cf32f0 .delay (20000,20000,20000) L_0x1cf32f0/d;
L_0x1cf3490/d .functor NOT 1, L_0x1cf32f0, C4<0>, C4<0>, C4<0>;
L_0x1cf3490 .delay (10000,10000,10000) L_0x1cf3490/d;
v0x18a57d0_0 .net "and_in0ncom", 0 0, L_0x1cf3200; 1 drivers
v0x18a5890_0 .net "and_in1com", 0 0, L_0x1cf2ee0; 1 drivers
v0x18a5930_0 .alias "in0", 0 0, v0x18aa2e0_0;
v0x18a59d0_0 .alias "in1", 0 0, v0x18aa680_0;
v0x18a5a50_0 .net "nand_in0ncom", 0 0, L_0x1cf3140; 1 drivers
v0x18a5af0_0 .net "nand_in1com", 0 0, L_0x1cf2e00; 1 drivers
v0x18a5b90_0 .net "ncom", 0 0, L_0x1cf2ff0; 1 drivers
v0x18a5c30_0 .net "nor_wire", 0 0, L_0x1cf32f0; 1 drivers
v0x18a5cd0_0 .alias "result", 0 0, v0x18a6400_0;
v0x18a5d50_0 .alias "sel0", 0 0, v0x18a6250_0;
S_0x18a4f90 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18a4020;
 .timescale -9 -12;
L_0x1cf35c0/d .functor NAND 1, L_0x1cf2cd0, L_0x1cf4df0, C4<1>, C4<1>;
L_0x1cf35c0 .delay (20000,20000,20000) L_0x1cf35c0/d;
L_0x1cf36a0/d .functor NOT 1, L_0x1cf35c0, C4<0>, C4<0>, C4<0>;
L_0x1cf36a0 .delay (10000,10000,10000) L_0x1cf36a0/d;
L_0x1cf37b0/d .functor NOT 1, L_0x1cf4df0, C4<0>, C4<0>, C4<0>;
L_0x1cf37b0 .delay (10000,10000,10000) L_0x1cf37b0/d;
L_0x1cf3870/d .functor NAND 1, L_0x1cf2290, L_0x1cf37b0, C4<1>, C4<1>;
L_0x1cf3870 .delay (20000,20000,20000) L_0x1cf3870/d;
L_0x1cf3980/d .functor NOT 1, L_0x1cf3870, C4<0>, C4<0>, C4<0>;
L_0x1cf3980 .delay (10000,10000,10000) L_0x1cf3980/d;
L_0x1cf3a70/d .functor NOR 1, L_0x1cf3980, L_0x1cf36a0, C4<0>, C4<0>;
L_0x1cf3a70 .delay (20000,20000,20000) L_0x1cf3a70/d;
L_0x1cf3c10/d .functor NOT 1, L_0x1cf3a70, C4<0>, C4<0>, C4<0>;
L_0x1cf3c10 .delay (10000,10000,10000) L_0x1cf3c10/d;
v0x18a5080_0 .net "and_in0ncom", 0 0, L_0x1cf3980; 1 drivers
v0x18a5140_0 .net "and_in1com", 0 0, L_0x1cf36a0; 1 drivers
v0x18a51e0_0 .alias "in0", 0 0, v0x18aa3f0_0;
v0x18a5280_0 .alias "in1", 0 0, v0x18aa570_0;
v0x18a5300_0 .net "nand_in0ncom", 0 0, L_0x1cf3870; 1 drivers
v0x18a53a0_0 .net "nand_in1com", 0 0, L_0x1cf35c0; 1 drivers
v0x18a5440_0 .net "ncom", 0 0, L_0x1cf37b0; 1 drivers
v0x18a54e0_0 .net "nor_wire", 0 0, L_0x1cf3a70; 1 drivers
v0x18a5580_0 .alias "result", 0 0, v0x18a64e0_0;
v0x18a5600_0 .alias "sel0", 0 0, v0x18a6250_0;
S_0x18a4840 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18a4020;
 .timescale -9 -12;
L_0x1cf3d40/d .functor NAND 1, L_0x1cf3c10, L_0x1cf4eb0, C4<1>, C4<1>;
L_0x1cf3d40 .delay (20000,20000,20000) L_0x1cf3d40/d;
L_0x1cf3eb0/d .functor NOT 1, L_0x1cf3d40, C4<0>, C4<0>, C4<0>;
L_0x1cf3eb0 .delay (10000,10000,10000) L_0x1cf3eb0/d;
L_0x1cf3fc0/d .functor NOT 1, L_0x1cf4eb0, C4<0>, C4<0>, C4<0>;
L_0x1cf3fc0 .delay (10000,10000,10000) L_0x1cf3fc0/d;
L_0x1cf4080/d .functor NAND 1, L_0x1cf3490, L_0x1cf3fc0, C4<1>, C4<1>;
L_0x1cf4080 .delay (20000,20000,20000) L_0x1cf4080/d;
L_0x1cf41d0/d .functor NOT 1, L_0x1cf4080, C4<0>, C4<0>, C4<0>;
L_0x1cf41d0 .delay (10000,10000,10000) L_0x1cf41d0/d;
L_0x1cf42c0/d .functor NOR 1, L_0x1cf41d0, L_0x1cf3eb0, C4<0>, C4<0>;
L_0x1cf42c0 .delay (20000,20000,20000) L_0x1cf42c0/d;
L_0x1cf4460/d .functor NOT 1, L_0x1cf42c0, C4<0>, C4<0>, C4<0>;
L_0x1cf4460 .delay (10000,10000,10000) L_0x1cf4460/d;
v0x18a4930_0 .net "and_in0ncom", 0 0, L_0x1cf41d0; 1 drivers
v0x18a49f0_0 .net "and_in1com", 0 0, L_0x1cf3eb0; 1 drivers
v0x18a4a90_0 .alias "in0", 0 0, v0x18a6400_0;
v0x18a4b30_0 .alias "in1", 0 0, v0x18a64e0_0;
v0x18a4bb0_0 .net "nand_in0ncom", 0 0, L_0x1cf4080; 1 drivers
v0x18a4c50_0 .net "nand_in1com", 0 0, L_0x1cf3d40; 1 drivers
v0x18a4cf0_0 .net "ncom", 0 0, L_0x1cf3fc0; 1 drivers
v0x18a4d90_0 .net "nor_wire", 0 0, L_0x1cf42c0; 1 drivers
v0x18a4e30_0 .alias "result", 0 0, v0x18a6560_0;
v0x18a4eb0_0 .alias "sel0", 0 0, v0x18a62d0_0;
S_0x18a4110 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18a4020;
 .timescale -9 -12;
L_0x1cf4590/d .functor NAND 1, C4<0>, L_0x1cf4fe0, C4<1>, C4<1>;
L_0x1cf4590 .delay (20000,20000,20000) L_0x1cf4590/d;
L_0x1cf4710/d .functor NOT 1, L_0x1cf4590, C4<0>, C4<0>, C4<0>;
L_0x1cf4710 .delay (10000,10000,10000) L_0x1cf4710/d;
L_0x1cf4820/d .functor NOT 1, L_0x1cf4fe0, C4<0>, C4<0>, C4<0>;
L_0x1cf4820 .delay (10000,10000,10000) L_0x1cf4820/d;
L_0x1cf48e0/d .functor NAND 1, L_0x1cf4460, L_0x1cf4820, C4<1>, C4<1>;
L_0x1cf48e0 .delay (20000,20000,20000) L_0x1cf48e0/d;
L_0x1cf4a30/d .functor NOT 1, L_0x1cf48e0, C4<0>, C4<0>, C4<0>;
L_0x1cf4a30 .delay (10000,10000,10000) L_0x1cf4a30/d;
L_0x1cf4b20/d .functor NOR 1, L_0x1cf4a30, L_0x1cf4710, C4<0>, C4<0>;
L_0x1cf4b20 .delay (20000,20000,20000) L_0x1cf4b20/d;
L_0x1cf4cc0/d .functor NOT 1, L_0x1cf4b20, C4<0>, C4<0>, C4<0>;
L_0x1cf4cc0 .delay (10000,10000,10000) L_0x1cf4cc0/d;
v0x18a4200_0 .net "and_in0ncom", 0 0, L_0x1cf4a30; 1 drivers
v0x18a4280_0 .net "and_in1com", 0 0, L_0x1cf4710; 1 drivers
v0x18a4320_0 .alias "in0", 0 0, v0x18a6560_0;
v0x18a43c0_0 .alias "in1", 0 0, v0x18a6120_0;
v0x18a4440_0 .net "nand_in0ncom", 0 0, L_0x1cf48e0; 1 drivers
v0x18a44e0_0 .net "nand_in1com", 0 0, L_0x1cf4590; 1 drivers
v0x18a45c0_0 .net "ncom", 0 0, L_0x1cf4820; 1 drivers
v0x18a4660_0 .net "nor_wire", 0 0, L_0x1cf4b20; 1 drivers
v0x18a4700_0 .alias "result", 0 0, v0x18aa130_0;
v0x18a47a0_0 .alias "sel0", 0 0, v0x18a6350_0;
S_0x189d450 .scope generate, "ALU32[16]" "ALU32[16]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x189c5b8 .param/l "i" 2 105, +C4<010000>;
S_0x189d580 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x189d450;
 .timescale -9 -12;
L_0x1cefc80/d .functor NOT 1, L_0x1cef5a0, C4<0>, C4<0>, C4<0>;
L_0x1cefc80 .delay (10000,10000,10000) L_0x1cefc80/d;
v0x18a3300_0 .net "carryin", 0 0, L_0x1cf5320; 1 drivers
v0x18a33a0_0 .net "carryout", 0 0, L_0x1cf6d90; 1 drivers
v0x18a3420_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18a34a0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x18a3520_0 .net "notB", 0 0, L_0x1cefc80; 1 drivers
v0x18a35a0_0 .net "operandA", 0 0, L_0x1cef500; 1 drivers
v0x18a3620_0 .net "operandB", 0 0, L_0x1cef5a0; 1 drivers
v0x18a3730_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18a37b0_0 .net "result", 0 0, L_0x1cfa880; 1 drivers
v0x18a3880_0 .net "trueB", 0 0, L_0x1cf5bd0; 1 drivers
v0x18a3960_0 .net "wAddSub", 0 0, L_0x1cf66f0; 1 drivers
v0x18a3a70_0 .net "wNandAnd", 0 0, L_0x1cf7e50; 1 drivers
v0x18a3bf0_0 .net "wNorOr", 0 0, L_0x1cf8890; 1 drivers
v0x18a3d00_0 .net "wXor", 0 0, L_0x1cf73f0; 1 drivers
L_0x1cfa9b0 .part v0x19172a0_0, 0, 1;
L_0x1cfaa70 .part v0x19172a0_0, 1, 1;
L_0x1cfaba0 .part v0x19172a0_0, 2, 1;
S_0x18a2b30 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x189d580;
 .timescale -9 -12;
L_0x1cf5620/d .functor NAND 1, L_0x1cefc80, v0x1917220_0, C4<1>, C4<1>;
L_0x1cf5620 .delay (20000,20000,20000) L_0x1cf5620/d;
L_0x1cf5700/d .functor NOT 1, L_0x1cf5620, C4<0>, C4<0>, C4<0>;
L_0x1cf5700 .delay (10000,10000,10000) L_0x1cf5700/d;
L_0x1cf57c0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1cf57c0 .delay (10000,10000,10000) L_0x1cf57c0/d;
L_0x1cf5880/d .functor NAND 1, L_0x1cef5a0, L_0x1cf57c0, C4<1>, C4<1>;
L_0x1cf5880 .delay (20000,20000,20000) L_0x1cf5880/d;
L_0x1cf5940/d .functor NOT 1, L_0x1cf5880, C4<0>, C4<0>, C4<0>;
L_0x1cf5940 .delay (10000,10000,10000) L_0x1cf5940/d;
L_0x1cf5a30/d .functor NOR 1, L_0x1cf5940, L_0x1cf5700, C4<0>, C4<0>;
L_0x1cf5a30 .delay (20000,20000,20000) L_0x1cf5a30/d;
L_0x1cf5bd0/d .functor NOT 1, L_0x1cf5a30, C4<0>, C4<0>, C4<0>;
L_0x1cf5bd0 .delay (10000,10000,10000) L_0x1cf5bd0/d;
v0x18a2c20_0 .net "and_in0ncom", 0 0, L_0x1cf5940; 1 drivers
v0x18a2ce0_0 .net "and_in1com", 0 0, L_0x1cf5700; 1 drivers
v0x18a2d80_0 .alias "in0", 0 0, v0x18a3620_0;
v0x18a2e00_0 .alias "in1", 0 0, v0x18a3520_0;
v0x18a2e80_0 .net "nand_in0ncom", 0 0, L_0x1cf5880; 1 drivers
v0x18a2f20_0 .net "nand_in1com", 0 0, L_0x1cf5620; 1 drivers
v0x18a2fc0_0 .net "ncom", 0 0, L_0x1cf57c0; 1 drivers
v0x18a3060_0 .net "nor_wire", 0 0, L_0x1cf5a30; 1 drivers
v0x18a3150_0 .alias "result", 0 0, v0x18a3880_0;
v0x18a3220_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x18a1840 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x189d580;
 .timescale -9 -12;
L_0x1cf6800/d .functor NAND 1, L_0x1cef500, L_0x1cf5bd0, C4<1>, C4<1>;
L_0x1cf6800 .delay (20000,20000,20000) L_0x1cf6800/d;
L_0x1cf6990/d .functor NOT 1, L_0x1cf6800, C4<0>, C4<0>, C4<0>;
L_0x1cf6990 .delay (10000,10000,10000) L_0x1cf6990/d;
L_0x1cf6a80/d .functor NAND 1, L_0x1cf5320, L_0x1cf6150, C4<1>, C4<1>;
L_0x1cf6a80 .delay (20000,20000,20000) L_0x1cf6a80/d;
L_0x1cf6b40/d .functor NOT 1, L_0x1cf6a80, C4<0>, C4<0>, C4<0>;
L_0x1cf6b40 .delay (10000,10000,10000) L_0x1cf6b40/d;
L_0x1cf6c50/d .functor NOR 1, L_0x1cf6b40, L_0x1cf6990, C4<0>, C4<0>;
L_0x1cf6c50 .delay (20000,20000,20000) L_0x1cf6c50/d;
L_0x1cf6d90/d .functor NOT 1, L_0x1cf6c50, C4<0>, C4<0>, C4<0>;
L_0x1cf6d90 .delay (10000,10000,10000) L_0x1cf6d90/d;
v0x18a2420_0 .alias "a", 0 0, v0x18a35a0_0;
v0x18a2530_0 .net "and_ab", 0 0, L_0x1cf6990; 1 drivers
v0x18a25d0_0 .net "and_xor_ab_c", 0 0, L_0x1cf6b40; 1 drivers
v0x18a2670_0 .alias "b", 0 0, v0x18a3880_0;
v0x18a26f0_0 .alias "carryin", 0 0, v0x18a3300_0;
v0x18a2770_0 .alias "carryout", 0 0, v0x18a33a0_0;
v0x18a2830_0 .net "nand_ab", 0 0, L_0x1cf6800; 1 drivers
v0x18a28b0_0 .net "nand_xor_ab_c", 0 0, L_0x1cf6a80; 1 drivers
v0x18a2930_0 .net "nco", 0 0, L_0x1cf6c50; 1 drivers
v0x18a29d0_0 .alias "sum", 0 0, v0x18a3960_0;
v0x18a2ab0_0 .net "xor_ab", 0 0, L_0x1cf6150; 1 drivers
S_0x18a1ed0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x18a1840;
 .timescale -9 -12;
L_0x1cf5d40/d .functor NAND 1, L_0x1cef500, L_0x1cf5bd0, C4<1>, C4<1>;
L_0x1cf5d40 .delay (20000,20000,20000) L_0x1cf5d40/d;
L_0x1cf5e20/d .functor NOR 1, L_0x1cef500, L_0x1cf5bd0, C4<0>, C4<0>;
L_0x1cf5e20 .delay (20000,20000,20000) L_0x1cf5e20/d;
L_0x1cf5ee0/d .functor NOT 1, L_0x1cf5e20, C4<0>, C4<0>, C4<0>;
L_0x1cf5ee0 .delay (10000,10000,10000) L_0x1cf5ee0/d;
L_0x1cf5ff0/d .functor NAND 1, L_0x1cf5ee0, L_0x1cf5d40, C4<1>, C4<1>;
L_0x1cf5ff0 .delay (20000,20000,20000) L_0x1cf5ff0/d;
L_0x1cf6150/d .functor NOT 1, L_0x1cf5ff0, C4<0>, C4<0>, C4<0>;
L_0x1cf6150 .delay (10000,10000,10000) L_0x1cf6150/d;
v0x18a1fc0_0 .alias "a", 0 0, v0x18a35a0_0;
v0x18a2060_0 .alias "b", 0 0, v0x18a3880_0;
v0x18a2100_0 .net "nand_ab", 0 0, L_0x1cf5d40; 1 drivers
v0x18a21a0_0 .net "nor_ab", 0 0, L_0x1cf5e20; 1 drivers
v0x18a2220_0 .net "nxor_ab", 0 0, L_0x1cf5ff0; 1 drivers
v0x18a22c0_0 .net "or_ab", 0 0, L_0x1cf5ee0; 1 drivers
v0x18a23a0_0 .alias "result", 0 0, v0x18a2ab0_0;
S_0x18a1930 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x18a1840;
 .timescale -9 -12;
L_0x1cf6260/d .functor NAND 1, L_0x1cf6150, L_0x1cf5320, C4<1>, C4<1>;
L_0x1cf6260 .delay (20000,20000,20000) L_0x1cf6260/d;
L_0x1cf63d0/d .functor NOR 1, L_0x1cf6150, L_0x1cf5320, C4<0>, C4<0>;
L_0x1cf63d0 .delay (20000,20000,20000) L_0x1cf63d0/d;
L_0x1cf6520/d .functor NOT 1, L_0x1cf63d0, C4<0>, C4<0>, C4<0>;
L_0x1cf6520 .delay (10000,10000,10000) L_0x1cf6520/d;
L_0x1cf65e0/d .functor NAND 1, L_0x1cf6520, L_0x1cf6260, C4<1>, C4<1>;
L_0x1cf65e0 .delay (20000,20000,20000) L_0x1cf65e0/d;
L_0x1cf66f0/d .functor NOT 1, L_0x1cf65e0, C4<0>, C4<0>, C4<0>;
L_0x1cf66f0 .delay (10000,10000,10000) L_0x1cf66f0/d;
v0x18a1a20_0 .alias "a", 0 0, v0x18a2ab0_0;
v0x18a1ac0_0 .alias "b", 0 0, v0x18a3300_0;
v0x18a1b60_0 .net "nand_ab", 0 0, L_0x1cf6260; 1 drivers
v0x18a1c00_0 .net "nor_ab", 0 0, L_0x1cf63d0; 1 drivers
v0x18a1c80_0 .net "nxor_ab", 0 0, L_0x1cf65e0; 1 drivers
v0x18a1d20_0 .net "or_ab", 0 0, L_0x1cf6520; 1 drivers
v0x18a1e00_0 .alias "result", 0 0, v0x18a3960_0;
S_0x18a12f0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x189d580;
 .timescale -9 -12;
L_0x1cf6f50/d .functor NAND 1, L_0x1cef500, L_0x1cef5a0, C4<1>, C4<1>;
L_0x1cf6f50 .delay (20000,20000,20000) L_0x1cf6f50/d;
L_0x1cf7030/d .functor NOR 1, L_0x1cef500, L_0x1cef5a0, C4<0>, C4<0>;
L_0x1cf7030 .delay (20000,20000,20000) L_0x1cf7030/d;
L_0x1cf71c0/d .functor NOT 1, L_0x1cf7030, C4<0>, C4<0>, C4<0>;
L_0x1cf71c0 .delay (10000,10000,10000) L_0x1cf71c0/d;
L_0x1cf72b0/d .functor NAND 1, L_0x1cf71c0, L_0x1cf6f50, C4<1>, C4<1>;
L_0x1cf72b0 .delay (20000,20000,20000) L_0x1cf72b0/d;
L_0x1cf73f0/d .functor NOT 1, L_0x1cf72b0, C4<0>, C4<0>, C4<0>;
L_0x1cf73f0 .delay (10000,10000,10000) L_0x1cf73f0/d;
v0x18a13e0_0 .alias "a", 0 0, v0x18a35a0_0;
v0x18a1460_0 .alias "b", 0 0, v0x18a3620_0;
v0x18a1530_0 .net "nand_ab", 0 0, L_0x1cf6f50; 1 drivers
v0x18a15b0_0 .net "nor_ab", 0 0, L_0x1cf7030; 1 drivers
v0x18a1630_0 .net "nxor_ab", 0 0, L_0x1cf72b0; 1 drivers
v0x18a16b0_0 .net "or_ab", 0 0, L_0x1cf71c0; 1 drivers
v0x18a1770_0 .alias "result", 0 0, v0x18a3d00_0;
S_0x18a0700 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x189d580;
 .timescale -9 -12;
L_0x1cf7540/d .functor NAND 1, L_0x1cef500, L_0x1cef5a0, C4<1>, C4<1>;
L_0x1cf7540 .delay (20000,20000,20000) L_0x1cf7540/d;
L_0x1cf7690/d .functor NOT 1, L_0x1cf7540, C4<0>, C4<0>, C4<0>;
L_0x1cf7690 .delay (10000,10000,10000) L_0x1cf7690/d;
v0x18a0f70_0 .alias "a", 0 0, v0x18a35a0_0;
v0x18a1010_0 .net "and_ab", 0 0, L_0x1cf7690; 1 drivers
v0x18a1090_0 .alias "b", 0 0, v0x18a3620_0;
v0x18a1110_0 .net "nand_ab", 0 0, L_0x1cf7540; 1 drivers
v0x18a11f0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18a1270_0 .alias "result", 0 0, v0x18a3a70_0;
S_0x18a07f0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18a0700;
 .timescale -9 -12;
L_0x1cf77c0/d .functor NAND 1, L_0x1cf7690, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cf77c0 .delay (20000,20000,20000) L_0x1cf77c0/d;
L_0x1cf78a0/d .functor NOT 1, L_0x1cf77c0, C4<0>, C4<0>, C4<0>;
L_0x1cf78a0 .delay (10000,10000,10000) L_0x1cf78a0/d;
L_0x1cf79b0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cf79b0 .delay (10000,10000,10000) L_0x1cf79b0/d;
L_0x1cf7a70/d .functor NAND 1, L_0x1cf7540, L_0x1cf79b0, C4<1>, C4<1>;
L_0x1cf7a70 .delay (20000,20000,20000) L_0x1cf7a70/d;
L_0x1cf7bc0/d .functor NOT 1, L_0x1cf7a70, C4<0>, C4<0>, C4<0>;
L_0x1cf7bc0 .delay (10000,10000,10000) L_0x1cf7bc0/d;
L_0x1cf7cb0/d .functor NOR 1, L_0x1cf7bc0, L_0x1cf78a0, C4<0>, C4<0>;
L_0x1cf7cb0 .delay (20000,20000,20000) L_0x1cf7cb0/d;
L_0x1cf7e50/d .functor NOT 1, L_0x1cf7cb0, C4<0>, C4<0>, C4<0>;
L_0x1cf7e50 .delay (10000,10000,10000) L_0x1cf7e50/d;
v0x18a08e0_0 .net "and_in0ncom", 0 0, L_0x1cf7bc0; 1 drivers
v0x18a0960_0 .net "and_in1com", 0 0, L_0x1cf78a0; 1 drivers
v0x18a09e0_0 .alias "in0", 0 0, v0x18a1110_0;
v0x18a0a80_0 .alias "in1", 0 0, v0x18a1010_0;
v0x18a0b00_0 .net "nand_in0ncom", 0 0, L_0x1cf7a70; 1 drivers
v0x18a0ba0_0 .net "nand_in1com", 0 0, L_0x1cf77c0; 1 drivers
v0x18a0c80_0 .net "ncom", 0 0, L_0x1cf79b0; 1 drivers
v0x18a0d20_0 .net "nor_wire", 0 0, L_0x1cf7cb0; 1 drivers
v0x18a0dc0_0 .alias "result", 0 0, v0x18a3a70_0;
v0x18a0e90_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x189fc60 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x189d580;
 .timescale -9 -12;
L_0x1cf7f80/d .functor NOR 1, L_0x1cef500, L_0x1cef5a0, C4<0>, C4<0>;
L_0x1cf7f80 .delay (20000,20000,20000) L_0x1cf7f80/d;
L_0x1cf80d0/d .functor NOT 1, L_0x1cf7f80, C4<0>, C4<0>, C4<0>;
L_0x1cf80d0 .delay (10000,10000,10000) L_0x1cf80d0/d;
v0x18a03e0_0 .alias "a", 0 0, v0x18a35a0_0;
v0x18a0460_0 .alias "b", 0 0, v0x18a3620_0;
v0x18a0500_0 .net "nor_ab", 0 0, L_0x1cf7f80; 1 drivers
v0x18a0580_0 .net "or_ab", 0 0, L_0x1cf80d0; 1 drivers
v0x18a0600_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18a0680_0 .alias "result", 0 0, v0x18a3bf0_0;
S_0x189fd50 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x189fc60;
 .timescale -9 -12;
L_0x1cf8200/d .functor NAND 1, L_0x1cf80d0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cf8200 .delay (20000,20000,20000) L_0x1cf8200/d;
L_0x1cf82e0/d .functor NOT 1, L_0x1cf8200, C4<0>, C4<0>, C4<0>;
L_0x1cf82e0 .delay (10000,10000,10000) L_0x1cf82e0/d;
L_0x1cf83f0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cf83f0 .delay (10000,10000,10000) L_0x1cf83f0/d;
L_0x1cf84b0/d .functor NAND 1, L_0x1cf7f80, L_0x1cf83f0, C4<1>, C4<1>;
L_0x1cf84b0 .delay (20000,20000,20000) L_0x1cf84b0/d;
L_0x1cf8600/d .functor NOT 1, L_0x1cf84b0, C4<0>, C4<0>, C4<0>;
L_0x1cf8600 .delay (10000,10000,10000) L_0x1cf8600/d;
L_0x1cf86f0/d .functor NOR 1, L_0x1cf8600, L_0x1cf82e0, C4<0>, C4<0>;
L_0x1cf86f0 .delay (20000,20000,20000) L_0x1cf86f0/d;
L_0x1cf8890/d .functor NOT 1, L_0x1cf86f0, C4<0>, C4<0>, C4<0>;
L_0x1cf8890 .delay (10000,10000,10000) L_0x1cf8890/d;
v0x189fe40_0 .net "and_in0ncom", 0 0, L_0x1cf8600; 1 drivers
v0x189fec0_0 .net "and_in1com", 0 0, L_0x1cf82e0; 1 drivers
v0x189ff40_0 .alias "in0", 0 0, v0x18a0500_0;
v0x189ffc0_0 .alias "in1", 0 0, v0x18a0580_0;
v0x18a0040_0 .net "nand_in0ncom", 0 0, L_0x1cf84b0; 1 drivers
v0x18a00c0_0 .net "nand_in1com", 0 0, L_0x1cf8200; 1 drivers
v0x18a0140_0 .net "ncom", 0 0, L_0x1cf83f0; 1 drivers
v0x18a01c0_0 .net "nor_wire", 0 0, L_0x1cf86f0; 1 drivers
v0x18a0290_0 .alias "result", 0 0, v0x18a3bf0_0;
v0x18a0360_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x189d670 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x189d580;
 .timescale -9 -12;
v0x189f4b0_0 .alias "in0", 0 0, v0x18a3960_0;
v0x189f560_0 .alias "in1", 0 0, v0x18a3d00_0;
v0x189f610_0 .alias "in2", 0 0, v0x18a3a70_0;
v0x189f6c0_0 .alias "in3", 0 0, v0x18a3bf0_0;
v0x189f7a0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x189f850_0 .alias "result", 0 0, v0x18a37b0_0;
v0x189f8d0_0 .net "sel0", 0 0, L_0x1cfa9b0; 1 drivers
v0x189f950_0 .net "sel1", 0 0, L_0x1cfaa70; 1 drivers
v0x189f9d0_0 .net "sel2", 0 0, L_0x1cfaba0; 1 drivers
v0x189fa80_0 .net "w0", 0 0, L_0x1cf9050; 1 drivers
v0x189fb60_0 .net "w1", 0 0, L_0x1cf97d0; 1 drivers
v0x189fbe0_0 .net "w2", 0 0, L_0x1cfa020; 1 drivers
S_0x189ed30 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x189d670;
 .timescale -9 -12;
L_0x1cf89c0/d .functor NAND 1, L_0x1cf73f0, L_0x1cfa9b0, C4<1>, C4<1>;
L_0x1cf89c0 .delay (20000,20000,20000) L_0x1cf89c0/d;
L_0x1cf8aa0/d .functor NOT 1, L_0x1cf89c0, C4<0>, C4<0>, C4<0>;
L_0x1cf8aa0 .delay (10000,10000,10000) L_0x1cf8aa0/d;
L_0x1cf8bb0/d .functor NOT 1, L_0x1cfa9b0, C4<0>, C4<0>, C4<0>;
L_0x1cf8bb0 .delay (10000,10000,10000) L_0x1cf8bb0/d;
L_0x1cf8d00/d .functor NAND 1, L_0x1cf66f0, L_0x1cf8bb0, C4<1>, C4<1>;
L_0x1cf8d00 .delay (20000,20000,20000) L_0x1cf8d00/d;
L_0x1cf8dc0/d .functor NOT 1, L_0x1cf8d00, C4<0>, C4<0>, C4<0>;
L_0x1cf8dc0 .delay (10000,10000,10000) L_0x1cf8dc0/d;
L_0x1cf8eb0/d .functor NOR 1, L_0x1cf8dc0, L_0x1cf8aa0, C4<0>, C4<0>;
L_0x1cf8eb0 .delay (20000,20000,20000) L_0x1cf8eb0/d;
L_0x1cf9050/d .functor NOT 1, L_0x1cf8eb0, C4<0>, C4<0>, C4<0>;
L_0x1cf9050 .delay (10000,10000,10000) L_0x1cf9050/d;
v0x189ee20_0 .net "and_in0ncom", 0 0, L_0x1cf8dc0; 1 drivers
v0x189eee0_0 .net "and_in1com", 0 0, L_0x1cf8aa0; 1 drivers
v0x189ef80_0 .alias "in0", 0 0, v0x18a3960_0;
v0x189f020_0 .alias "in1", 0 0, v0x18a3d00_0;
v0x189f0a0_0 .net "nand_in0ncom", 0 0, L_0x1cf8d00; 1 drivers
v0x189f140_0 .net "nand_in1com", 0 0, L_0x1cf89c0; 1 drivers
v0x189f1e0_0 .net "ncom", 0 0, L_0x1cf8bb0; 1 drivers
v0x189f280_0 .net "nor_wire", 0 0, L_0x1cf8eb0; 1 drivers
v0x189f320_0 .alias "result", 0 0, v0x189fa80_0;
v0x189f3a0_0 .alias "sel0", 0 0, v0x189f8d0_0;
S_0x189e5e0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x189d670;
 .timescale -9 -12;
L_0x1cf9180/d .functor NAND 1, L_0x1cf8890, L_0x1cfa9b0, C4<1>, C4<1>;
L_0x1cf9180 .delay (20000,20000,20000) L_0x1cf9180/d;
L_0x1cf9260/d .functor NOT 1, L_0x1cf9180, C4<0>, C4<0>, C4<0>;
L_0x1cf9260 .delay (10000,10000,10000) L_0x1cf9260/d;
L_0x1cf9370/d .functor NOT 1, L_0x1cfa9b0, C4<0>, C4<0>, C4<0>;
L_0x1cf9370 .delay (10000,10000,10000) L_0x1cf9370/d;
L_0x1cf9430/d .functor NAND 1, L_0x1cf7e50, L_0x1cf9370, C4<1>, C4<1>;
L_0x1cf9430 .delay (20000,20000,20000) L_0x1cf9430/d;
L_0x1cf9540/d .functor NOT 1, L_0x1cf9430, C4<0>, C4<0>, C4<0>;
L_0x1cf9540 .delay (10000,10000,10000) L_0x1cf9540/d;
L_0x1cf9630/d .functor NOR 1, L_0x1cf9540, L_0x1cf9260, C4<0>, C4<0>;
L_0x1cf9630 .delay (20000,20000,20000) L_0x1cf9630/d;
L_0x1cf97d0/d .functor NOT 1, L_0x1cf9630, C4<0>, C4<0>, C4<0>;
L_0x1cf97d0 .delay (10000,10000,10000) L_0x1cf97d0/d;
v0x189e6d0_0 .net "and_in0ncom", 0 0, L_0x1cf9540; 1 drivers
v0x189e790_0 .net "and_in1com", 0 0, L_0x1cf9260; 1 drivers
v0x189e830_0 .alias "in0", 0 0, v0x18a3a70_0;
v0x189e8d0_0 .alias "in1", 0 0, v0x18a3bf0_0;
v0x189e950_0 .net "nand_in0ncom", 0 0, L_0x1cf9430; 1 drivers
v0x189e9f0_0 .net "nand_in1com", 0 0, L_0x1cf9180; 1 drivers
v0x189ea90_0 .net "ncom", 0 0, L_0x1cf9370; 1 drivers
v0x189eb30_0 .net "nor_wire", 0 0, L_0x1cf9630; 1 drivers
v0x189ebd0_0 .alias "result", 0 0, v0x189fb60_0;
v0x189ec50_0 .alias "sel0", 0 0, v0x189f8d0_0;
S_0x189de90 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x189d670;
 .timescale -9 -12;
L_0x1cf9900/d .functor NAND 1, L_0x1cf97d0, L_0x1cfaa70, C4<1>, C4<1>;
L_0x1cf9900 .delay (20000,20000,20000) L_0x1cf9900/d;
L_0x1cf9a70/d .functor NOT 1, L_0x1cf9900, C4<0>, C4<0>, C4<0>;
L_0x1cf9a70 .delay (10000,10000,10000) L_0x1cf9a70/d;
L_0x1cf9b80/d .functor NOT 1, L_0x1cfaa70, C4<0>, C4<0>, C4<0>;
L_0x1cf9b80 .delay (10000,10000,10000) L_0x1cf9b80/d;
L_0x1cf9c40/d .functor NAND 1, L_0x1cf9050, L_0x1cf9b80, C4<1>, C4<1>;
L_0x1cf9c40 .delay (20000,20000,20000) L_0x1cf9c40/d;
L_0x1cf9d90/d .functor NOT 1, L_0x1cf9c40, C4<0>, C4<0>, C4<0>;
L_0x1cf9d90 .delay (10000,10000,10000) L_0x1cf9d90/d;
L_0x1cf9e80/d .functor NOR 1, L_0x1cf9d90, L_0x1cf9a70, C4<0>, C4<0>;
L_0x1cf9e80 .delay (20000,20000,20000) L_0x1cf9e80/d;
L_0x1cfa020/d .functor NOT 1, L_0x1cf9e80, C4<0>, C4<0>, C4<0>;
L_0x1cfa020 .delay (10000,10000,10000) L_0x1cfa020/d;
v0x189df80_0 .net "and_in0ncom", 0 0, L_0x1cf9d90; 1 drivers
v0x189e040_0 .net "and_in1com", 0 0, L_0x1cf9a70; 1 drivers
v0x189e0e0_0 .alias "in0", 0 0, v0x189fa80_0;
v0x189e180_0 .alias "in1", 0 0, v0x189fb60_0;
v0x189e200_0 .net "nand_in0ncom", 0 0, L_0x1cf9c40; 1 drivers
v0x189e2a0_0 .net "nand_in1com", 0 0, L_0x1cf9900; 1 drivers
v0x189e340_0 .net "ncom", 0 0, L_0x1cf9b80; 1 drivers
v0x189e3e0_0 .net "nor_wire", 0 0, L_0x1cf9e80; 1 drivers
v0x189e480_0 .alias "result", 0 0, v0x189fbe0_0;
v0x189e500_0 .alias "sel0", 0 0, v0x189f950_0;
S_0x189d760 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x189d670;
 .timescale -9 -12;
L_0x1cfa150/d .functor NAND 1, C4<0>, L_0x1cfaba0, C4<1>, C4<1>;
L_0x1cfa150 .delay (20000,20000,20000) L_0x1cfa150/d;
L_0x1cfa2d0/d .functor NOT 1, L_0x1cfa150, C4<0>, C4<0>, C4<0>;
L_0x1cfa2d0 .delay (10000,10000,10000) L_0x1cfa2d0/d;
L_0x1cfa3e0/d .functor NOT 1, L_0x1cfaba0, C4<0>, C4<0>, C4<0>;
L_0x1cfa3e0 .delay (10000,10000,10000) L_0x1cfa3e0/d;
L_0x1cfa4a0/d .functor NAND 1, L_0x1cfa020, L_0x1cfa3e0, C4<1>, C4<1>;
L_0x1cfa4a0 .delay (20000,20000,20000) L_0x1cfa4a0/d;
L_0x1cfa5f0/d .functor NOT 1, L_0x1cfa4a0, C4<0>, C4<0>, C4<0>;
L_0x1cfa5f0 .delay (10000,10000,10000) L_0x1cfa5f0/d;
L_0x1cfa6e0/d .functor NOR 1, L_0x1cfa5f0, L_0x1cfa2d0, C4<0>, C4<0>;
L_0x1cfa6e0 .delay (20000,20000,20000) L_0x1cfa6e0/d;
L_0x1cfa880/d .functor NOT 1, L_0x1cfa6e0, C4<0>, C4<0>, C4<0>;
L_0x1cfa880 .delay (10000,10000,10000) L_0x1cfa880/d;
v0x189d850_0 .net "and_in0ncom", 0 0, L_0x1cfa5f0; 1 drivers
v0x189d8d0_0 .net "and_in1com", 0 0, L_0x1cfa2d0; 1 drivers
v0x189d970_0 .alias "in0", 0 0, v0x189fbe0_0;
v0x189da10_0 .alias "in1", 0 0, v0x189f7a0_0;
v0x189da90_0 .net "nand_in0ncom", 0 0, L_0x1cfa4a0; 1 drivers
v0x189db30_0 .net "nand_in1com", 0 0, L_0x1cfa150; 1 drivers
v0x189dc10_0 .net "ncom", 0 0, L_0x1cfa3e0; 1 drivers
v0x189dcb0_0 .net "nor_wire", 0 0, L_0x1cfa6e0; 1 drivers
v0x189dd50_0 .alias "result", 0 0, v0x18a37b0_0;
v0x189ddf0_0 .alias "sel0", 0 0, v0x189f9d0_0;
S_0x1896ab0 .scope generate, "ALU32[17]" "ALU32[17]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x18950c8 .param/l "i" 2 105, +C4<010001>;
S_0x1896be0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1896ab0;
 .timescale -9 -12;
L_0x18a1190/d .functor NOT 1, L_0x1cfb780, C4<0>, C4<0>, C4<0>;
L_0x18a1190 .delay (10000,10000,10000) L_0x18a1190/d;
v0x189c950_0 .net "carryin", 0 0, L_0x1cfb820; 1 drivers
v0x189c9f0_0 .net "carryout", 0 0, L_0x1cfc740; 1 drivers
v0x189ca70_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x189caf0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x189cb70_0 .net "notB", 0 0, L_0x18a1190; 1 drivers
v0x189cbf0_0 .net "operandA", 0 0, L_0x1cfb6e0; 1 drivers
v0x189cc70_0 .net "operandB", 0 0, L_0x1cfb780; 1 drivers
v0x189cd80_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x189ce00_0 .net "result", 0 0, L_0x1d00190; 1 drivers
v0x189ced0_0 .net "trueB", 0 0, L_0x1cfb090; 1 drivers
v0x189cfb0_0 .net "wAddSub", 0 0, L_0x1cfc120; 1 drivers
v0x189d0c0_0 .net "wNandAnd", 0 0, L_0x1cfd7e0; 1 drivers
v0x189d240_0 .net "wNorOr", 0 0, L_0x1cfe1c0; 1 drivers
v0x189d350_0 .net "wXor", 0 0, L_0x1cfcd80; 1 drivers
L_0x1d002c0 .part v0x19172a0_0, 0, 1;
L_0x1d00380 .part v0x19172a0_0, 1, 1;
L_0x1d004b0 .part v0x19172a0_0, 2, 1;
S_0x189c180 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1896be0;
 .timescale -9 -12;
L_0x189f740/d .functor NAND 1, L_0x18a1190, v0x1917220_0, C4<1>, C4<1>;
L_0x189f740 .delay (20000,20000,20000) L_0x189f740/d;
L_0x18a7b10/d .functor NOT 1, L_0x189f740, C4<0>, C4<0>, C4<0>;
L_0x18a7b10 .delay (10000,10000,10000) L_0x18a7b10/d;
L_0x18b5130/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x18b5130 .delay (10000,10000,10000) L_0x18b5130/d;
L_0x1cf5410/d .functor NAND 1, L_0x1cfb780, L_0x18b5130, C4<1>, C4<1>;
L_0x1cf5410 .delay (20000,20000,20000) L_0x1cf5410/d;
L_0x1cf5500/d .functor NOT 1, L_0x1cf5410, C4<0>, C4<0>, C4<0>;
L_0x1cf5500 .delay (10000,10000,10000) L_0x1cf5500/d;
L_0x1ccd040/d .functor NOR 1, L_0x1cf5500, L_0x18a7b10, C4<0>, C4<0>;
L_0x1ccd040 .delay (20000,20000,20000) L_0x1ccd040/d;
L_0x1cfb090/d .functor NOT 1, L_0x1ccd040, C4<0>, C4<0>, C4<0>;
L_0x1cfb090 .delay (10000,10000,10000) L_0x1cfb090/d;
v0x189c270_0 .net "and_in0ncom", 0 0, L_0x1cf5500; 1 drivers
v0x189c2f0_0 .net "and_in1com", 0 0, L_0x18a7b10; 1 drivers
v0x189c370_0 .alias "in0", 0 0, v0x189cc70_0;
v0x189c3f0_0 .alias "in1", 0 0, v0x189cb70_0;
v0x189c490_0 .net "nand_in0ncom", 0 0, L_0x1cf5410; 1 drivers
v0x189c530_0 .net "nand_in1com", 0 0, L_0x189f740; 1 drivers
v0x189c610_0 .net "ncom", 0 0, L_0x18b5130; 1 drivers
v0x189c6b0_0 .net "nor_wire", 0 0, L_0x1ccd040; 1 drivers
v0x189c7a0_0 .alias "result", 0 0, v0x189ced0_0;
v0x189c870_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x189aeb0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1896be0;
 .timescale -9 -12;
L_0x1cfc210/d .functor NAND 1, L_0x1cfb6e0, L_0x1cfb090, C4<1>, C4<1>;
L_0x1cfc210 .delay (20000,20000,20000) L_0x1cfc210/d;
L_0x1cfc380/d .functor NOT 1, L_0x1cfc210, C4<0>, C4<0>, C4<0>;
L_0x1cfc380 .delay (10000,10000,10000) L_0x1cfc380/d;
L_0x1cfc470/d .functor NAND 1, L_0x1cfb820, L_0x1cfbc40, C4<1>, C4<1>;
L_0x1cfc470 .delay (20000,20000,20000) L_0x1cfc470/d;
L_0x1cfc510/d .functor NOT 1, L_0x1cfc470, C4<0>, C4<0>, C4<0>;
L_0x1cfc510 .delay (10000,10000,10000) L_0x1cfc510/d;
L_0x1cfc600/d .functor NOR 1, L_0x1cfc510, L_0x1cfc380, C4<0>, C4<0>;
L_0x1cfc600 .delay (20000,20000,20000) L_0x1cfc600/d;
L_0x1cfc740/d .functor NOT 1, L_0x1cfc600, C4<0>, C4<0>, C4<0>;
L_0x1cfc740 .delay (10000,10000,10000) L_0x1cfc740/d;
v0x189ba90_0 .alias "a", 0 0, v0x189cbf0_0;
v0x189bba0_0 .net "and_ab", 0 0, L_0x1cfc380; 1 drivers
v0x189bc40_0 .net "and_xor_ab_c", 0 0, L_0x1cfc510; 1 drivers
v0x189bce0_0 .alias "b", 0 0, v0x189ced0_0;
v0x189bd60_0 .alias "carryin", 0 0, v0x189c950_0;
v0x189bde0_0 .alias "carryout", 0 0, v0x189c9f0_0;
v0x189bea0_0 .net "nand_ab", 0 0, L_0x1cfc210; 1 drivers
v0x189bf20_0 .net "nand_xor_ab_c", 0 0, L_0x1cfc470; 1 drivers
v0x189bfa0_0 .net "nco", 0 0, L_0x1cfc600; 1 drivers
v0x189c020_0 .alias "sum", 0 0, v0x189cfb0_0;
v0x189c100_0 .net "xor_ab", 0 0, L_0x1cfbc40; 1 drivers
S_0x189b540 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x189aeb0;
 .timescale -9 -12;
L_0x1cfb1e0/d .functor NAND 1, L_0x1cfb6e0, L_0x1cfb090, C4<1>, C4<1>;
L_0x1cfb1e0 .delay (20000,20000,20000) L_0x1cfb1e0/d;
L_0x1cfb970/d .functor NOR 1, L_0x1cfb6e0, L_0x1cfb090, C4<0>, C4<0>;
L_0x1cfb970 .delay (20000,20000,20000) L_0x1cfb970/d;
L_0x1cfba10/d .functor NOT 1, L_0x1cfb970, C4<0>, C4<0>, C4<0>;
L_0x1cfba10 .delay (10000,10000,10000) L_0x1cfba10/d;
L_0x1cfbb00/d .functor NAND 1, L_0x1cfba10, L_0x1cfb1e0, C4<1>, C4<1>;
L_0x1cfbb00 .delay (20000,20000,20000) L_0x1cfbb00/d;
L_0x1cfbc40/d .functor NOT 1, L_0x1cfbb00, C4<0>, C4<0>, C4<0>;
L_0x1cfbc40 .delay (10000,10000,10000) L_0x1cfbc40/d;
v0x189b630_0 .alias "a", 0 0, v0x189cbf0_0;
v0x189b6d0_0 .alias "b", 0 0, v0x189ced0_0;
v0x189b770_0 .net "nand_ab", 0 0, L_0x1cfb1e0; 1 drivers
v0x189b810_0 .net "nor_ab", 0 0, L_0x1cfb970; 1 drivers
v0x189b890_0 .net "nxor_ab", 0 0, L_0x1cfbb00; 1 drivers
v0x189b930_0 .net "or_ab", 0 0, L_0x1cfba10; 1 drivers
v0x189ba10_0 .alias "result", 0 0, v0x189c100_0;
S_0x189afa0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x189aeb0;
 .timescale -9 -12;
L_0x1cfbd30/d .functor NAND 1, L_0x1cfbc40, L_0x1cfb820, C4<1>, C4<1>;
L_0x1cfbd30 .delay (20000,20000,20000) L_0x1cfbd30/d;
L_0x1cfbe60/d .functor NOR 1, L_0x1cfbc40, L_0x1cfb820, C4<0>, C4<0>;
L_0x1cfbe60 .delay (20000,20000,20000) L_0x1cfbe60/d;
L_0x1cfbf90/d .functor NOT 1, L_0x1cfbe60, C4<0>, C4<0>, C4<0>;
L_0x1cfbf90 .delay (10000,10000,10000) L_0x1cfbf90/d;
L_0x1cfc030/d .functor NAND 1, L_0x1cfbf90, L_0x1cfbd30, C4<1>, C4<1>;
L_0x1cfc030 .delay (20000,20000,20000) L_0x1cfc030/d;
L_0x1cfc120/d .functor NOT 1, L_0x1cfc030, C4<0>, C4<0>, C4<0>;
L_0x1cfc120 .delay (10000,10000,10000) L_0x1cfc120/d;
v0x189b090_0 .alias "a", 0 0, v0x189c100_0;
v0x189b130_0 .alias "b", 0 0, v0x189c950_0;
v0x189b1d0_0 .net "nand_ab", 0 0, L_0x1cfbd30; 1 drivers
v0x189b270_0 .net "nor_ab", 0 0, L_0x1cfbe60; 1 drivers
v0x189b2f0_0 .net "nxor_ab", 0 0, L_0x1cfc030; 1 drivers
v0x189b390_0 .net "or_ab", 0 0, L_0x1cfbf90; 1 drivers
v0x189b470_0 .alias "result", 0 0, v0x189cfb0_0;
S_0x189a960 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1896be0;
 .timescale -9 -12;
L_0x1cfc8e0/d .functor NAND 1, L_0x1cfb6e0, L_0x1cfb780, C4<1>, C4<1>;
L_0x1cfc8e0 .delay (20000,20000,20000) L_0x1cfc8e0/d;
L_0x1cfc9c0/d .functor NOR 1, L_0x1cfb6e0, L_0x1cfb780, C4<0>, C4<0>;
L_0x1cfc9c0 .delay (20000,20000,20000) L_0x1cfc9c0/d;
L_0x1cfcb50/d .functor NOT 1, L_0x1cfc9c0, C4<0>, C4<0>, C4<0>;
L_0x1cfcb50 .delay (10000,10000,10000) L_0x1cfcb50/d;
L_0x1cfcc40/d .functor NAND 1, L_0x1cfcb50, L_0x1cfc8e0, C4<1>, C4<1>;
L_0x1cfcc40 .delay (20000,20000,20000) L_0x1cfcc40/d;
L_0x1cfcd80/d .functor NOT 1, L_0x1cfcc40, C4<0>, C4<0>, C4<0>;
L_0x1cfcd80 .delay (10000,10000,10000) L_0x1cfcd80/d;
v0x189aa50_0 .alias "a", 0 0, v0x189cbf0_0;
v0x189aad0_0 .alias "b", 0 0, v0x189cc70_0;
v0x189aba0_0 .net "nand_ab", 0 0, L_0x1cfc8e0; 1 drivers
v0x189ac20_0 .net "nor_ab", 0 0, L_0x1cfc9c0; 1 drivers
v0x189aca0_0 .net "nxor_ab", 0 0, L_0x1cfcc40; 1 drivers
v0x189ad20_0 .net "or_ab", 0 0, L_0x1cfcb50; 1 drivers
v0x189ade0_0 .alias "result", 0 0, v0x189d350_0;
S_0x1899d70 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1896be0;
 .timescale -9 -12;
L_0x1cfced0/d .functor NAND 1, L_0x1cfb6e0, L_0x1cfb780, C4<1>, C4<1>;
L_0x1cfced0 .delay (20000,20000,20000) L_0x1cfced0/d;
L_0x1cfd020/d .functor NOT 1, L_0x1cfced0, C4<0>, C4<0>, C4<0>;
L_0x1cfd020 .delay (10000,10000,10000) L_0x1cfd020/d;
v0x189a5e0_0 .alias "a", 0 0, v0x189cbf0_0;
v0x189a680_0 .net "and_ab", 0 0, L_0x1cfd020; 1 drivers
v0x189a700_0 .alias "b", 0 0, v0x189cc70_0;
v0x189a780_0 .net "nand_ab", 0 0, L_0x1cfced0; 1 drivers
v0x189a860_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x189a8e0_0 .alias "result", 0 0, v0x189d0c0_0;
S_0x1899e60 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1899d70;
 .timescale -9 -12;
L_0x1cfd150/d .functor NAND 1, L_0x1cfd020, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cfd150 .delay (20000,20000,20000) L_0x1cfd150/d;
L_0x1cfd230/d .functor NOT 1, L_0x1cfd150, C4<0>, C4<0>, C4<0>;
L_0x1cfd230 .delay (10000,10000,10000) L_0x1cfd230/d;
L_0x1cfd340/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cfd340 .delay (10000,10000,10000) L_0x1cfd340/d;
L_0x1cfd400/d .functor NAND 1, L_0x1cfced0, L_0x1cfd340, C4<1>, C4<1>;
L_0x1cfd400 .delay (20000,20000,20000) L_0x1cfd400/d;
L_0x1cfd550/d .functor NOT 1, L_0x1cfd400, C4<0>, C4<0>, C4<0>;
L_0x1cfd550 .delay (10000,10000,10000) L_0x1cfd550/d;
L_0x1cfd640/d .functor NOR 1, L_0x1cfd550, L_0x1cfd230, C4<0>, C4<0>;
L_0x1cfd640 .delay (20000,20000,20000) L_0x1cfd640/d;
L_0x1cfd7e0/d .functor NOT 1, L_0x1cfd640, C4<0>, C4<0>, C4<0>;
L_0x1cfd7e0 .delay (10000,10000,10000) L_0x1cfd7e0/d;
v0x1899f50_0 .net "and_in0ncom", 0 0, L_0x1cfd550; 1 drivers
v0x1899fd0_0 .net "and_in1com", 0 0, L_0x1cfd230; 1 drivers
v0x189a050_0 .alias "in0", 0 0, v0x189a780_0;
v0x189a0f0_0 .alias "in1", 0 0, v0x189a680_0;
v0x189a170_0 .net "nand_in0ncom", 0 0, L_0x1cfd400; 1 drivers
v0x189a210_0 .net "nand_in1com", 0 0, L_0x1cfd150; 1 drivers
v0x189a2f0_0 .net "ncom", 0 0, L_0x1cfd340; 1 drivers
v0x189a390_0 .net "nor_wire", 0 0, L_0x1cfd640; 1 drivers
v0x189a430_0 .alias "result", 0 0, v0x189d0c0_0;
v0x189a500_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1899320 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1896be0;
 .timescale -9 -12;
L_0x1cfd910/d .functor NOR 1, L_0x1cfb6e0, L_0x1cfb780, C4<0>, C4<0>;
L_0x1cfd910 .delay (20000,20000,20000) L_0x1cfd910/d;
L_0x1cfda60/d .functor NOT 1, L_0x1cfd910, C4<0>, C4<0>, C4<0>;
L_0x1cfda60 .delay (10000,10000,10000) L_0x1cfda60/d;
v0x1899a50_0 .alias "a", 0 0, v0x189cbf0_0;
v0x1899ad0_0 .alias "b", 0 0, v0x189cc70_0;
v0x1899b70_0 .net "nor_ab", 0 0, L_0x1cfd910; 1 drivers
v0x1899bf0_0 .net "or_ab", 0 0, L_0x1cfda60; 1 drivers
v0x1899c70_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1899cf0_0 .alias "result", 0 0, v0x189d240_0;
S_0x1899410 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1899320;
 .timescale -9 -12;
L_0x1cfdb90/d .functor NAND 1, L_0x1cfda60, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1cfdb90 .delay (20000,20000,20000) L_0x1cfdb90/d;
L_0x1cfdc70/d .functor NOT 1, L_0x1cfdb90, C4<0>, C4<0>, C4<0>;
L_0x1cfdc70 .delay (10000,10000,10000) L_0x1cfdc70/d;
L_0x1cfdd80/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1cfdd80 .delay (10000,10000,10000) L_0x1cfdd80/d;
L_0x1cfde40/d .functor NAND 1, L_0x1cfd910, L_0x1cfdd80, C4<1>, C4<1>;
L_0x1cfde40 .delay (20000,20000,20000) L_0x1cfde40/d;
L_0x1cfdf90/d .functor NOT 1, L_0x1cfde40, C4<0>, C4<0>, C4<0>;
L_0x1cfdf90 .delay (10000,10000,10000) L_0x1cfdf90/d;
L_0x1cfe040/d .functor NOR 1, L_0x1cfdf90, L_0x1cfdc70, C4<0>, C4<0>;
L_0x1cfe040 .delay (20000,20000,20000) L_0x1cfe040/d;
L_0x1cfe1c0/d .functor NOT 1, L_0x1cfe040, C4<0>, C4<0>, C4<0>;
L_0x1cfe1c0 .delay (10000,10000,10000) L_0x1cfe1c0/d;
v0x1899500_0 .net "and_in0ncom", 0 0, L_0x1cfdf90; 1 drivers
v0x1899580_0 .net "and_in1com", 0 0, L_0x1cfdc70; 1 drivers
v0x1899600_0 .alias "in0", 0 0, v0x1899b70_0;
v0x1899680_0 .alias "in1", 0 0, v0x1899bf0_0;
v0x1899700_0 .net "nand_in0ncom", 0 0, L_0x1cfde40; 1 drivers
v0x1899780_0 .net "nand_in1com", 0 0, L_0x1cfdb90; 1 drivers
v0x1899800_0 .net "ncom", 0 0, L_0x1cfdd80; 1 drivers
v0x1899880_0 .net "nor_wire", 0 0, L_0x1cfe040; 1 drivers
v0x1899900_0 .alias "result", 0 0, v0x189d240_0;
v0x18999d0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1896cd0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1896be0;
 .timescale -9 -12;
v0x1898b00_0 .alias "in0", 0 0, v0x189cfb0_0;
v0x1898bb0_0 .alias "in1", 0 0, v0x189d350_0;
v0x1898c60_0 .alias "in2", 0 0, v0x189d0c0_0;
v0x1898d10_0 .alias "in3", 0 0, v0x189d240_0;
v0x1898df0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1898ea0_0 .alias "result", 0 0, v0x189ce00_0;
v0x1898f20_0 .net "sel0", 0 0, L_0x1d002c0; 1 drivers
v0x1898fa0_0 .net "sel1", 0 0, L_0x1d00380; 1 drivers
v0x1899020_0 .net "sel2", 0 0, L_0x1d004b0; 1 drivers
v0x18990d0_0 .net "w0", 0 0, L_0x1cfe920; 1 drivers
v0x18991b0_0 .net "w1", 0 0, L_0x1cff0a0; 1 drivers
v0x1899230_0 .net "w2", 0 0, L_0x1cff8f0; 1 drivers
S_0x1898350 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1896cd0;
 .timescale -9 -12;
L_0x1cfe2b0/d .functor NAND 1, L_0x1cfcd80, L_0x1d002c0, C4<1>, C4<1>;
L_0x1cfe2b0 .delay (20000,20000,20000) L_0x1cfe2b0/d;
L_0x1cfe350/d .functor NOT 1, L_0x1cfe2b0, C4<0>, C4<0>, C4<0>;
L_0x1cfe350 .delay (10000,10000,10000) L_0x1cfe350/d;
L_0x1cfe460/d .functor NOT 1, L_0x1d002c0, C4<0>, C4<0>, C4<0>;
L_0x1cfe460 .delay (10000,10000,10000) L_0x1cfe460/d;
L_0x1cfe5b0/d .functor NAND 1, L_0x1cfc120, L_0x1cfe460, C4<1>, C4<1>;
L_0x1cfe5b0 .delay (20000,20000,20000) L_0x1cfe5b0/d;
L_0x1cfe670/d .functor NOT 1, L_0x1cfe5b0, C4<0>, C4<0>, C4<0>;
L_0x1cfe670 .delay (10000,10000,10000) L_0x1cfe670/d;
L_0x1cfe780/d .functor NOR 1, L_0x1cfe670, L_0x1cfe350, C4<0>, C4<0>;
L_0x1cfe780 .delay (20000,20000,20000) L_0x1cfe780/d;
L_0x1cfe920/d .functor NOT 1, L_0x1cfe780, C4<0>, C4<0>, C4<0>;
L_0x1cfe920 .delay (10000,10000,10000) L_0x1cfe920/d;
v0x1898440_0 .net "and_in0ncom", 0 0, L_0x1cfe670; 1 drivers
v0x1898500_0 .net "and_in1com", 0 0, L_0x1cfe350; 1 drivers
v0x18985a0_0 .alias "in0", 0 0, v0x189cfb0_0;
v0x1898640_0 .alias "in1", 0 0, v0x189d350_0;
v0x18986f0_0 .net "nand_in0ncom", 0 0, L_0x1cfe5b0; 1 drivers
v0x1898790_0 .net "nand_in1com", 0 0, L_0x1cfe2b0; 1 drivers
v0x1898830_0 .net "ncom", 0 0, L_0x1cfe460; 1 drivers
v0x18988d0_0 .net "nor_wire", 0 0, L_0x1cfe780; 1 drivers
v0x1898970_0 .alias "result", 0 0, v0x18990d0_0;
v0x18989f0_0 .alias "sel0", 0 0, v0x1898f20_0;
S_0x1897c00 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1896cd0;
 .timescale -9 -12;
L_0x1cfea50/d .functor NAND 1, L_0x1cfe1c0, L_0x1d002c0, C4<1>, C4<1>;
L_0x1cfea50 .delay (20000,20000,20000) L_0x1cfea50/d;
L_0x1cfeb30/d .functor NOT 1, L_0x1cfea50, C4<0>, C4<0>, C4<0>;
L_0x1cfeb30 .delay (10000,10000,10000) L_0x1cfeb30/d;
L_0x1cfec40/d .functor NOT 1, L_0x1d002c0, C4<0>, C4<0>, C4<0>;
L_0x1cfec40 .delay (10000,10000,10000) L_0x1cfec40/d;
L_0x1cfed00/d .functor NAND 1, L_0x1cfd7e0, L_0x1cfec40, C4<1>, C4<1>;
L_0x1cfed00 .delay (20000,20000,20000) L_0x1cfed00/d;
L_0x1cfee10/d .functor NOT 1, L_0x1cfed00, C4<0>, C4<0>, C4<0>;
L_0x1cfee10 .delay (10000,10000,10000) L_0x1cfee10/d;
L_0x1cfef00/d .functor NOR 1, L_0x1cfee10, L_0x1cfeb30, C4<0>, C4<0>;
L_0x1cfef00 .delay (20000,20000,20000) L_0x1cfef00/d;
L_0x1cff0a0/d .functor NOT 1, L_0x1cfef00, C4<0>, C4<0>, C4<0>;
L_0x1cff0a0 .delay (10000,10000,10000) L_0x1cff0a0/d;
v0x1897cf0_0 .net "and_in0ncom", 0 0, L_0x1cfee10; 1 drivers
v0x1897db0_0 .net "and_in1com", 0 0, L_0x1cfeb30; 1 drivers
v0x1897e50_0 .alias "in0", 0 0, v0x189d0c0_0;
v0x1897ef0_0 .alias "in1", 0 0, v0x189d240_0;
v0x1897f70_0 .net "nand_in0ncom", 0 0, L_0x1cfed00; 1 drivers
v0x1898010_0 .net "nand_in1com", 0 0, L_0x1cfea50; 1 drivers
v0x18980b0_0 .net "ncom", 0 0, L_0x1cfec40; 1 drivers
v0x1898150_0 .net "nor_wire", 0 0, L_0x1cfef00; 1 drivers
v0x18981f0_0 .alias "result", 0 0, v0x18991b0_0;
v0x1898270_0 .alias "sel0", 0 0, v0x1898f20_0;
S_0x1897490 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1896cd0;
 .timescale -9 -12;
L_0x1cff1d0/d .functor NAND 1, L_0x1cff0a0, L_0x1d00380, C4<1>, C4<1>;
L_0x1cff1d0 .delay (20000,20000,20000) L_0x1cff1d0/d;
L_0x1cff340/d .functor NOT 1, L_0x1cff1d0, C4<0>, C4<0>, C4<0>;
L_0x1cff340 .delay (10000,10000,10000) L_0x1cff340/d;
L_0x1cff450/d .functor NOT 1, L_0x1d00380, C4<0>, C4<0>, C4<0>;
L_0x1cff450 .delay (10000,10000,10000) L_0x1cff450/d;
L_0x1cff510/d .functor NAND 1, L_0x1cfe920, L_0x1cff450, C4<1>, C4<1>;
L_0x1cff510 .delay (20000,20000,20000) L_0x1cff510/d;
L_0x1cff660/d .functor NOT 1, L_0x1cff510, C4<0>, C4<0>, C4<0>;
L_0x1cff660 .delay (10000,10000,10000) L_0x1cff660/d;
L_0x1cff750/d .functor NOR 1, L_0x1cff660, L_0x1cff340, C4<0>, C4<0>;
L_0x1cff750 .delay (20000,20000,20000) L_0x1cff750/d;
L_0x1cff8f0/d .functor NOT 1, L_0x1cff750, C4<0>, C4<0>, C4<0>;
L_0x1cff8f0 .delay (10000,10000,10000) L_0x1cff8f0/d;
v0x1897580_0 .net "and_in0ncom", 0 0, L_0x1cff660; 1 drivers
v0x1897640_0 .net "and_in1com", 0 0, L_0x1cff340; 1 drivers
v0x18976e0_0 .alias "in0", 0 0, v0x18990d0_0;
v0x1897780_0 .alias "in1", 0 0, v0x18991b0_0;
v0x1897800_0 .net "nand_in0ncom", 0 0, L_0x1cff510; 1 drivers
v0x18978a0_0 .net "nand_in1com", 0 0, L_0x1cff1d0; 1 drivers
v0x1897940_0 .net "ncom", 0 0, L_0x1cff450; 1 drivers
v0x18979e0_0 .net "nor_wire", 0 0, L_0x1cff750; 1 drivers
v0x1897a80_0 .alias "result", 0 0, v0x1899230_0;
v0x1897b00_0 .alias "sel0", 0 0, v0x1898fa0_0;
S_0x1896dc0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1896cd0;
 .timescale -9 -12;
L_0x1cffa20/d .functor NAND 1, C4<0>, L_0x1d004b0, C4<1>, C4<1>;
L_0x1cffa20 .delay (20000,20000,20000) L_0x1cffa20/d;
L_0x1cffba0/d .functor NOT 1, L_0x1cffa20, C4<0>, C4<0>, C4<0>;
L_0x1cffba0 .delay (10000,10000,10000) L_0x1cffba0/d;
L_0x1cffcd0/d .functor NOT 1, L_0x1d004b0, C4<0>, C4<0>, C4<0>;
L_0x1cffcd0 .delay (10000,10000,10000) L_0x1cffcd0/d;
L_0x1cffd90/d .functor NAND 1, L_0x1cff8f0, L_0x1cffcd0, C4<1>, C4<1>;
L_0x1cffd90 .delay (20000,20000,20000) L_0x1cffd90/d;
L_0x1cfff00/d .functor NOT 1, L_0x1cffd90, C4<0>, C4<0>, C4<0>;
L_0x1cfff00 .delay (10000,10000,10000) L_0x1cfff00/d;
L_0x1cffff0/d .functor NOR 1, L_0x1cfff00, L_0x1cffba0, C4<0>, C4<0>;
L_0x1cffff0 .delay (20000,20000,20000) L_0x1cffff0/d;
L_0x1d00190/d .functor NOT 1, L_0x1cffff0, C4<0>, C4<0>, C4<0>;
L_0x1d00190 .delay (10000,10000,10000) L_0x1d00190/d;
v0x1896eb0_0 .net "and_in0ncom", 0 0, L_0x1cfff00; 1 drivers
v0x1896f30_0 .net "and_in1com", 0 0, L_0x1cffba0; 1 drivers
v0x1896fb0_0 .alias "in0", 0 0, v0x1899230_0;
v0x1897030_0 .alias "in1", 0 0, v0x1898df0_0;
v0x18970b0_0 .net "nand_in0ncom", 0 0, L_0x1cffd90; 1 drivers
v0x1897130_0 .net "nand_in1com", 0 0, L_0x1cffa20; 1 drivers
v0x1897210_0 .net "ncom", 0 0, L_0x1cffcd0; 1 drivers
v0x18972b0_0 .net "nor_wire", 0 0, L_0x1cffff0; 1 drivers
v0x1897350_0 .alias "result", 0 0, v0x189ce00_0;
v0x18973f0_0 .alias "sel0", 0 0, v0x1899020_0;
S_0x188fd50 .scope generate, "ALU32[18]" "ALU32[18]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x188e748 .param/l "i" 2 105, +C4<010010>;
S_0x188fe80 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x188fd50;
 .timescale -9 -12;
L_0x1cfb8c0/d .functor NOT 1, L_0x1cfaf80, C4<0>, C4<0>, C4<0>;
L_0x1cfb8c0 .delay (10000,10000,10000) L_0x1cfb8c0/d;
v0x1895bd0_0 .net "carryin", 0 0, L_0x1d007f0; 1 drivers
v0x1895c70_0 .net "carryout", 0 0, L_0x1d02270; 1 drivers
v0x1895cf0_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x1895d70_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x1895df0_0 .net "notB", 0 0, L_0x1cfb8c0; 1 drivers
v0x1895e70_0 .net "operandA", 0 0, L_0x1cfaee0; 1 drivers
v0x1895ef0_0 .net "operandB", 0 0, L_0x1cfaf80; 1 drivers
v0x1896000_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x184bb50_0 .net "result", 0 0, L_0x1d05d60; 1 drivers
v0x184bc20_0 .net "trueB", 0 0, L_0x1d010b0; 1 drivers
v0x184bd00_0 .net "wAddSub", 0 0, L_0x1d01bd0; 1 drivers
v0x184be10_0 .net "wNandAnd", 0 0, L_0x1d03330; 1 drivers
v0x1896920_0 .net "wNorOr", 0 0, L_0x1d03d70; 1 drivers
v0x1896a30_0 .net "wXor", 0 0, L_0x1d028d0; 1 drivers
L_0x1d05e90 .part v0x19172a0_0, 0, 1;
L_0x1d05f50 .part v0x19172a0_0, 1, 1;
L_0x1d06080 .part v0x19172a0_0, 2, 1;
S_0x1895400 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x188fe80;
 .timescale -9 -12;
L_0x1d00b00/d .functor NAND 1, L_0x1cfb8c0, v0x1917220_0, C4<1>, C4<1>;
L_0x1d00b00 .delay (20000,20000,20000) L_0x1d00b00/d;
L_0x1d00be0/d .functor NOT 1, L_0x1d00b00, C4<0>, C4<0>, C4<0>;
L_0x1d00be0 .delay (10000,10000,10000) L_0x1d00be0/d;
L_0x1d00ca0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d00ca0 .delay (10000,10000,10000) L_0x1d00ca0/d;
L_0x1d00d60/d .functor NAND 1, L_0x1cfaf80, L_0x1d00ca0, C4<1>, C4<1>;
L_0x1d00d60 .delay (20000,20000,20000) L_0x1d00d60/d;
L_0x1d00e20/d .functor NOT 1, L_0x1d00d60, C4<0>, C4<0>, C4<0>;
L_0x1d00e20 .delay (10000,10000,10000) L_0x1d00e20/d;
L_0x1d00f10/d .functor NOR 1, L_0x1d00e20, L_0x1d00be0, C4<0>, C4<0>;
L_0x1d00f10 .delay (20000,20000,20000) L_0x1d00f10/d;
L_0x1d010b0/d .functor NOT 1, L_0x1d00f10, C4<0>, C4<0>, C4<0>;
L_0x1d010b0 .delay (10000,10000,10000) L_0x1d010b0/d;
v0x18954f0_0 .net "and_in0ncom", 0 0, L_0x1d00e20; 1 drivers
v0x18955b0_0 .net "and_in1com", 0 0, L_0x1d00be0; 1 drivers
v0x1895650_0 .alias "in0", 0 0, v0x1895ef0_0;
v0x18956d0_0 .alias "in1", 0 0, v0x1895df0_0;
v0x1895750_0 .net "nand_in0ncom", 0 0, L_0x1d00d60; 1 drivers
v0x18957f0_0 .net "nand_in1com", 0 0, L_0x1d00b00; 1 drivers
v0x1895890_0 .net "ncom", 0 0, L_0x1d00ca0; 1 drivers
v0x1895930_0 .net "nor_wire", 0 0, L_0x1d00f10; 1 drivers
v0x1895a20_0 .alias "result", 0 0, v0x184bc20_0;
v0x1895af0_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x1894110 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x188fe80;
 .timescale -9 -12;
L_0x1d01ce0/d .functor NAND 1, L_0x1cfaee0, L_0x1d010b0, C4<1>, C4<1>;
L_0x1d01ce0 .delay (20000,20000,20000) L_0x1d01ce0/d;
L_0x1d01e70/d .functor NOT 1, L_0x1d01ce0, C4<0>, C4<0>, C4<0>;
L_0x1d01e70 .delay (10000,10000,10000) L_0x1d01e70/d;
L_0x1d01f60/d .functor NAND 1, L_0x1d007f0, L_0x1d01630, C4<1>, C4<1>;
L_0x1d01f60 .delay (20000,20000,20000) L_0x1d01f60/d;
L_0x1d02020/d .functor NOT 1, L_0x1d01f60, C4<0>, C4<0>, C4<0>;
L_0x1d02020 .delay (10000,10000,10000) L_0x1d02020/d;
L_0x1d02130/d .functor NOR 1, L_0x1d02020, L_0x1d01e70, C4<0>, C4<0>;
L_0x1d02130 .delay (20000,20000,20000) L_0x1d02130/d;
L_0x1d02270/d .functor NOT 1, L_0x1d02130, C4<0>, C4<0>, C4<0>;
L_0x1d02270 .delay (10000,10000,10000) L_0x1d02270/d;
v0x1894cf0_0 .alias "a", 0 0, v0x1895e70_0;
v0x1894e00_0 .net "and_ab", 0 0, L_0x1d01e70; 1 drivers
v0x1894ea0_0 .net "and_xor_ab_c", 0 0, L_0x1d02020; 1 drivers
v0x1894f40_0 .alias "b", 0 0, v0x184bc20_0;
v0x1894fc0_0 .alias "carryin", 0 0, v0x1895bd0_0;
v0x1895040_0 .alias "carryout", 0 0, v0x1895c70_0;
v0x1895100_0 .net "nand_ab", 0 0, L_0x1d01ce0; 1 drivers
v0x1895180_0 .net "nand_xor_ab_c", 0 0, L_0x1d01f60; 1 drivers
v0x1895200_0 .net "nco", 0 0, L_0x1d02130; 1 drivers
v0x18952a0_0 .alias "sum", 0 0, v0x184bd00_0;
v0x1895380_0 .net "xor_ab", 0 0, L_0x1d01630; 1 drivers
S_0x18947a0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1894110;
 .timescale -9 -12;
L_0x1d01220/d .functor NAND 1, L_0x1cfaee0, L_0x1d010b0, C4<1>, C4<1>;
L_0x1d01220 .delay (20000,20000,20000) L_0x1d01220/d;
L_0x1d01300/d .functor NOR 1, L_0x1cfaee0, L_0x1d010b0, C4<0>, C4<0>;
L_0x1d01300 .delay (20000,20000,20000) L_0x1d01300/d;
L_0x1d013c0/d .functor NOT 1, L_0x1d01300, C4<0>, C4<0>, C4<0>;
L_0x1d013c0 .delay (10000,10000,10000) L_0x1d013c0/d;
L_0x1d014d0/d .functor NAND 1, L_0x1d013c0, L_0x1d01220, C4<1>, C4<1>;
L_0x1d014d0 .delay (20000,20000,20000) L_0x1d014d0/d;
L_0x1d01630/d .functor NOT 1, L_0x1d014d0, C4<0>, C4<0>, C4<0>;
L_0x1d01630 .delay (10000,10000,10000) L_0x1d01630/d;
v0x1894890_0 .alias "a", 0 0, v0x1895e70_0;
v0x1894930_0 .alias "b", 0 0, v0x184bc20_0;
v0x18949d0_0 .net "nand_ab", 0 0, L_0x1d01220; 1 drivers
v0x1894a70_0 .net "nor_ab", 0 0, L_0x1d01300; 1 drivers
v0x1894af0_0 .net "nxor_ab", 0 0, L_0x1d014d0; 1 drivers
v0x1894b90_0 .net "or_ab", 0 0, L_0x1d013c0; 1 drivers
v0x1894c70_0 .alias "result", 0 0, v0x1895380_0;
S_0x1894200 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1894110;
 .timescale -9 -12;
L_0x1d01740/d .functor NAND 1, L_0x1d01630, L_0x1d007f0, C4<1>, C4<1>;
L_0x1d01740 .delay (20000,20000,20000) L_0x1d01740/d;
L_0x1d018b0/d .functor NOR 1, L_0x1d01630, L_0x1d007f0, C4<0>, C4<0>;
L_0x1d018b0 .delay (20000,20000,20000) L_0x1d018b0/d;
L_0x1d01a00/d .functor NOT 1, L_0x1d018b0, C4<0>, C4<0>, C4<0>;
L_0x1d01a00 .delay (10000,10000,10000) L_0x1d01a00/d;
L_0x1d01ac0/d .functor NAND 1, L_0x1d01a00, L_0x1d01740, C4<1>, C4<1>;
L_0x1d01ac0 .delay (20000,20000,20000) L_0x1d01ac0/d;
L_0x1d01bd0/d .functor NOT 1, L_0x1d01ac0, C4<0>, C4<0>, C4<0>;
L_0x1d01bd0 .delay (10000,10000,10000) L_0x1d01bd0/d;
v0x18942f0_0 .alias "a", 0 0, v0x1895380_0;
v0x1894390_0 .alias "b", 0 0, v0x1895bd0_0;
v0x1894430_0 .net "nand_ab", 0 0, L_0x1d01740; 1 drivers
v0x18944d0_0 .net "nor_ab", 0 0, L_0x1d018b0; 1 drivers
v0x1894550_0 .net "nxor_ab", 0 0, L_0x1d01ac0; 1 drivers
v0x18945f0_0 .net "or_ab", 0 0, L_0x1d01a00; 1 drivers
v0x18946d0_0 .alias "result", 0 0, v0x184bd00_0;
S_0x1893bc0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x188fe80;
 .timescale -9 -12;
L_0x1d02430/d .functor NAND 1, L_0x1cfaee0, L_0x1cfaf80, C4<1>, C4<1>;
L_0x1d02430 .delay (20000,20000,20000) L_0x1d02430/d;
L_0x1d02510/d .functor NOR 1, L_0x1cfaee0, L_0x1cfaf80, C4<0>, C4<0>;
L_0x1d02510 .delay (20000,20000,20000) L_0x1d02510/d;
L_0x1d026a0/d .functor NOT 1, L_0x1d02510, C4<0>, C4<0>, C4<0>;
L_0x1d026a0 .delay (10000,10000,10000) L_0x1d026a0/d;
L_0x1d02790/d .functor NAND 1, L_0x1d026a0, L_0x1d02430, C4<1>, C4<1>;
L_0x1d02790 .delay (20000,20000,20000) L_0x1d02790/d;
L_0x1d028d0/d .functor NOT 1, L_0x1d02790, C4<0>, C4<0>, C4<0>;
L_0x1d028d0 .delay (10000,10000,10000) L_0x1d028d0/d;
v0x1893cb0_0 .alias "a", 0 0, v0x1895e70_0;
v0x1893d30_0 .alias "b", 0 0, v0x1895ef0_0;
v0x1893e00_0 .net "nand_ab", 0 0, L_0x1d02430; 1 drivers
v0x1893e80_0 .net "nor_ab", 0 0, L_0x1d02510; 1 drivers
v0x1893f00_0 .net "nxor_ab", 0 0, L_0x1d02790; 1 drivers
v0x1893f80_0 .net "or_ab", 0 0, L_0x1d026a0; 1 drivers
v0x1894040_0 .alias "result", 0 0, v0x1896a30_0;
S_0x1892fd0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x188fe80;
 .timescale -9 -12;
L_0x1d02a20/d .functor NAND 1, L_0x1cfaee0, L_0x1cfaf80, C4<1>, C4<1>;
L_0x1d02a20 .delay (20000,20000,20000) L_0x1d02a20/d;
L_0x1d02b70/d .functor NOT 1, L_0x1d02a20, C4<0>, C4<0>, C4<0>;
L_0x1d02b70 .delay (10000,10000,10000) L_0x1d02b70/d;
v0x1893840_0 .alias "a", 0 0, v0x1895e70_0;
v0x18938e0_0 .net "and_ab", 0 0, L_0x1d02b70; 1 drivers
v0x1893960_0 .alias "b", 0 0, v0x1895ef0_0;
v0x18939e0_0 .net "nand_ab", 0 0, L_0x1d02a20; 1 drivers
v0x1893ac0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1893b40_0 .alias "result", 0 0, v0x184be10_0;
S_0x18930c0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1892fd0;
 .timescale -9 -12;
L_0x1d02ca0/d .functor NAND 1, L_0x1d02b70, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d02ca0 .delay (20000,20000,20000) L_0x1d02ca0/d;
L_0x1d02d80/d .functor NOT 1, L_0x1d02ca0, C4<0>, C4<0>, C4<0>;
L_0x1d02d80 .delay (10000,10000,10000) L_0x1d02d80/d;
L_0x1d02e90/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d02e90 .delay (10000,10000,10000) L_0x1d02e90/d;
L_0x1d02f50/d .functor NAND 1, L_0x1d02a20, L_0x1d02e90, C4<1>, C4<1>;
L_0x1d02f50 .delay (20000,20000,20000) L_0x1d02f50/d;
L_0x1d030a0/d .functor NOT 1, L_0x1d02f50, C4<0>, C4<0>, C4<0>;
L_0x1d030a0 .delay (10000,10000,10000) L_0x1d030a0/d;
L_0x1d03190/d .functor NOR 1, L_0x1d030a0, L_0x1d02d80, C4<0>, C4<0>;
L_0x1d03190 .delay (20000,20000,20000) L_0x1d03190/d;
L_0x1d03330/d .functor NOT 1, L_0x1d03190, C4<0>, C4<0>, C4<0>;
L_0x1d03330 .delay (10000,10000,10000) L_0x1d03330/d;
v0x18931b0_0 .net "and_in0ncom", 0 0, L_0x1d030a0; 1 drivers
v0x1893230_0 .net "and_in1com", 0 0, L_0x1d02d80; 1 drivers
v0x18932b0_0 .alias "in0", 0 0, v0x18939e0_0;
v0x1893350_0 .alias "in1", 0 0, v0x18938e0_0;
v0x18933d0_0 .net "nand_in0ncom", 0 0, L_0x1d02f50; 1 drivers
v0x1893470_0 .net "nand_in1com", 0 0, L_0x1d02ca0; 1 drivers
v0x1893550_0 .net "ncom", 0 0, L_0x1d02e90; 1 drivers
v0x18935f0_0 .net "nor_wire", 0 0, L_0x1d03190; 1 drivers
v0x1893690_0 .alias "result", 0 0, v0x184be10_0;
v0x1893760_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1892530 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x188fe80;
 .timescale -9 -12;
L_0x1d03460/d .functor NOR 1, L_0x1cfaee0, L_0x1cfaf80, C4<0>, C4<0>;
L_0x1d03460 .delay (20000,20000,20000) L_0x1d03460/d;
L_0x1d035b0/d .functor NOT 1, L_0x1d03460, C4<0>, C4<0>, C4<0>;
L_0x1d035b0 .delay (10000,10000,10000) L_0x1d035b0/d;
v0x1892cb0_0 .alias "a", 0 0, v0x1895e70_0;
v0x1892d30_0 .alias "b", 0 0, v0x1895ef0_0;
v0x1892dd0_0 .net "nor_ab", 0 0, L_0x1d03460; 1 drivers
v0x1892e50_0 .net "or_ab", 0 0, L_0x1d035b0; 1 drivers
v0x1892ed0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1892f50_0 .alias "result", 0 0, v0x1896920_0;
S_0x1892620 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1892530;
 .timescale -9 -12;
L_0x1d036e0/d .functor NAND 1, L_0x1d035b0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d036e0 .delay (20000,20000,20000) L_0x1d036e0/d;
L_0x1d037c0/d .functor NOT 1, L_0x1d036e0, C4<0>, C4<0>, C4<0>;
L_0x1d037c0 .delay (10000,10000,10000) L_0x1d037c0/d;
L_0x1d038d0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d038d0 .delay (10000,10000,10000) L_0x1d038d0/d;
L_0x1d03990/d .functor NAND 1, L_0x1d03460, L_0x1d038d0, C4<1>, C4<1>;
L_0x1d03990 .delay (20000,20000,20000) L_0x1d03990/d;
L_0x1d03ae0/d .functor NOT 1, L_0x1d03990, C4<0>, C4<0>, C4<0>;
L_0x1d03ae0 .delay (10000,10000,10000) L_0x1d03ae0/d;
L_0x1d03bd0/d .functor NOR 1, L_0x1d03ae0, L_0x1d037c0, C4<0>, C4<0>;
L_0x1d03bd0 .delay (20000,20000,20000) L_0x1d03bd0/d;
L_0x1d03d70/d .functor NOT 1, L_0x1d03bd0, C4<0>, C4<0>, C4<0>;
L_0x1d03d70 .delay (10000,10000,10000) L_0x1d03d70/d;
v0x1892710_0 .net "and_in0ncom", 0 0, L_0x1d03ae0; 1 drivers
v0x1892790_0 .net "and_in1com", 0 0, L_0x1d037c0; 1 drivers
v0x1892810_0 .alias "in0", 0 0, v0x1892dd0_0;
v0x1892890_0 .alias "in1", 0 0, v0x1892e50_0;
v0x1892910_0 .net "nand_in0ncom", 0 0, L_0x1d03990; 1 drivers
v0x1892990_0 .net "nand_in1com", 0 0, L_0x1d036e0; 1 drivers
v0x1892a10_0 .net "ncom", 0 0, L_0x1d038d0; 1 drivers
v0x1892a90_0 .net "nor_wire", 0 0, L_0x1d03bd0; 1 drivers
v0x1892b60_0 .alias "result", 0 0, v0x1896920_0;
v0x1892c30_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x188ff70 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x188fe80;
 .timescale -9 -12;
v0x1891d80_0 .alias "in0", 0 0, v0x184bd00_0;
v0x1891e30_0 .alias "in1", 0 0, v0x1896a30_0;
v0x1891ee0_0 .alias "in2", 0 0, v0x184be10_0;
v0x1891f90_0 .alias "in3", 0 0, v0x1896920_0;
v0x1892070_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1892120_0 .alias "result", 0 0, v0x184bb50_0;
v0x18921a0_0 .net "sel0", 0 0, L_0x1d05e90; 1 drivers
v0x1892220_0 .net "sel1", 0 0, L_0x1d05f50; 1 drivers
v0x18922a0_0 .net "sel2", 0 0, L_0x1d06080; 1 drivers
v0x1892350_0 .net "w0", 0 0, L_0x1d04530; 1 drivers
v0x1892430_0 .net "w1", 0 0, L_0x1d04cb0; 1 drivers
v0x18924b0_0 .net "w2", 0 0, L_0x1d05500; 1 drivers
S_0x1891630 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x188ff70;
 .timescale -9 -12;
L_0x1d03ea0/d .functor NAND 1, L_0x1d028d0, L_0x1d05e90, C4<1>, C4<1>;
L_0x1d03ea0 .delay (20000,20000,20000) L_0x1d03ea0/d;
L_0x1d03f80/d .functor NOT 1, L_0x1d03ea0, C4<0>, C4<0>, C4<0>;
L_0x1d03f80 .delay (10000,10000,10000) L_0x1d03f80/d;
L_0x1d04090/d .functor NOT 1, L_0x1d05e90, C4<0>, C4<0>, C4<0>;
L_0x1d04090 .delay (10000,10000,10000) L_0x1d04090/d;
L_0x1d041e0/d .functor NAND 1, L_0x1d01bd0, L_0x1d04090, C4<1>, C4<1>;
L_0x1d041e0 .delay (20000,20000,20000) L_0x1d041e0/d;
L_0x1d042a0/d .functor NOT 1, L_0x1d041e0, C4<0>, C4<0>, C4<0>;
L_0x1d042a0 .delay (10000,10000,10000) L_0x1d042a0/d;
L_0x1d04390/d .functor NOR 1, L_0x1d042a0, L_0x1d03f80, C4<0>, C4<0>;
L_0x1d04390 .delay (20000,20000,20000) L_0x1d04390/d;
L_0x1d04530/d .functor NOT 1, L_0x1d04390, C4<0>, C4<0>, C4<0>;
L_0x1d04530 .delay (10000,10000,10000) L_0x1d04530/d;
v0x1891720_0 .net "and_in0ncom", 0 0, L_0x1d042a0; 1 drivers
v0x18917e0_0 .net "and_in1com", 0 0, L_0x1d03f80; 1 drivers
v0x1891880_0 .alias "in0", 0 0, v0x184bd00_0;
v0x1891920_0 .alias "in1", 0 0, v0x1896a30_0;
v0x18919a0_0 .net "nand_in0ncom", 0 0, L_0x1d041e0; 1 drivers
v0x1891a40_0 .net "nand_in1com", 0 0, L_0x1d03ea0; 1 drivers
v0x1891ae0_0 .net "ncom", 0 0, L_0x1d04090; 1 drivers
v0x1891b80_0 .net "nor_wire", 0 0, L_0x1d04390; 1 drivers
v0x1891c20_0 .alias "result", 0 0, v0x1892350_0;
v0x1891ca0_0 .alias "sel0", 0 0, v0x18921a0_0;
S_0x1890ee0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x188ff70;
 .timescale -9 -12;
L_0x1d04660/d .functor NAND 1, L_0x1d03d70, L_0x1d05e90, C4<1>, C4<1>;
L_0x1d04660 .delay (20000,20000,20000) L_0x1d04660/d;
L_0x1d04740/d .functor NOT 1, L_0x1d04660, C4<0>, C4<0>, C4<0>;
L_0x1d04740 .delay (10000,10000,10000) L_0x1d04740/d;
L_0x1d04850/d .functor NOT 1, L_0x1d05e90, C4<0>, C4<0>, C4<0>;
L_0x1d04850 .delay (10000,10000,10000) L_0x1d04850/d;
L_0x1d04910/d .functor NAND 1, L_0x1d03330, L_0x1d04850, C4<1>, C4<1>;
L_0x1d04910 .delay (20000,20000,20000) L_0x1d04910/d;
L_0x1d04a20/d .functor NOT 1, L_0x1d04910, C4<0>, C4<0>, C4<0>;
L_0x1d04a20 .delay (10000,10000,10000) L_0x1d04a20/d;
L_0x1d04b10/d .functor NOR 1, L_0x1d04a20, L_0x1d04740, C4<0>, C4<0>;
L_0x1d04b10 .delay (20000,20000,20000) L_0x1d04b10/d;
L_0x1d04cb0/d .functor NOT 1, L_0x1d04b10, C4<0>, C4<0>, C4<0>;
L_0x1d04cb0 .delay (10000,10000,10000) L_0x1d04cb0/d;
v0x1890fd0_0 .net "and_in0ncom", 0 0, L_0x1d04a20; 1 drivers
v0x1891090_0 .net "and_in1com", 0 0, L_0x1d04740; 1 drivers
v0x1891130_0 .alias "in0", 0 0, v0x184be10_0;
v0x18911d0_0 .alias "in1", 0 0, v0x1896920_0;
v0x1891250_0 .net "nand_in0ncom", 0 0, L_0x1d04910; 1 drivers
v0x18912f0_0 .net "nand_in1com", 0 0, L_0x1d04660; 1 drivers
v0x1891390_0 .net "ncom", 0 0, L_0x1d04850; 1 drivers
v0x1891430_0 .net "nor_wire", 0 0, L_0x1d04b10; 1 drivers
v0x18914d0_0 .alias "result", 0 0, v0x1892430_0;
v0x1891550_0 .alias "sel0", 0 0, v0x18921a0_0;
S_0x1890790 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x188ff70;
 .timescale -9 -12;
L_0x1d04de0/d .functor NAND 1, L_0x1d04cb0, L_0x1d05f50, C4<1>, C4<1>;
L_0x1d04de0 .delay (20000,20000,20000) L_0x1d04de0/d;
L_0x1d04f50/d .functor NOT 1, L_0x1d04de0, C4<0>, C4<0>, C4<0>;
L_0x1d04f50 .delay (10000,10000,10000) L_0x1d04f50/d;
L_0x1d05060/d .functor NOT 1, L_0x1d05f50, C4<0>, C4<0>, C4<0>;
L_0x1d05060 .delay (10000,10000,10000) L_0x1d05060/d;
L_0x1d05120/d .functor NAND 1, L_0x1d04530, L_0x1d05060, C4<1>, C4<1>;
L_0x1d05120 .delay (20000,20000,20000) L_0x1d05120/d;
L_0x1d05270/d .functor NOT 1, L_0x1d05120, C4<0>, C4<0>, C4<0>;
L_0x1d05270 .delay (10000,10000,10000) L_0x1d05270/d;
L_0x1d05360/d .functor NOR 1, L_0x1d05270, L_0x1d04f50, C4<0>, C4<0>;
L_0x1d05360 .delay (20000,20000,20000) L_0x1d05360/d;
L_0x1d05500/d .functor NOT 1, L_0x1d05360, C4<0>, C4<0>, C4<0>;
L_0x1d05500 .delay (10000,10000,10000) L_0x1d05500/d;
v0x1890880_0 .net "and_in0ncom", 0 0, L_0x1d05270; 1 drivers
v0x1890940_0 .net "and_in1com", 0 0, L_0x1d04f50; 1 drivers
v0x18909e0_0 .alias "in0", 0 0, v0x1892350_0;
v0x1890a80_0 .alias "in1", 0 0, v0x1892430_0;
v0x1890b00_0 .net "nand_in0ncom", 0 0, L_0x1d05120; 1 drivers
v0x1890ba0_0 .net "nand_in1com", 0 0, L_0x1d04de0; 1 drivers
v0x1890c40_0 .net "ncom", 0 0, L_0x1d05060; 1 drivers
v0x1890ce0_0 .net "nor_wire", 0 0, L_0x1d05360; 1 drivers
v0x1890d80_0 .alias "result", 0 0, v0x18924b0_0;
v0x1890e00_0 .alias "sel0", 0 0, v0x1892220_0;
S_0x1890060 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x188ff70;
 .timescale -9 -12;
L_0x1d05630/d .functor NAND 1, C4<0>, L_0x1d06080, C4<1>, C4<1>;
L_0x1d05630 .delay (20000,20000,20000) L_0x1d05630/d;
L_0x1d057b0/d .functor NOT 1, L_0x1d05630, C4<0>, C4<0>, C4<0>;
L_0x1d057b0 .delay (10000,10000,10000) L_0x1d057b0/d;
L_0x1d058c0/d .functor NOT 1, L_0x1d06080, C4<0>, C4<0>, C4<0>;
L_0x1d058c0 .delay (10000,10000,10000) L_0x1d058c0/d;
L_0x1d05980/d .functor NAND 1, L_0x1d05500, L_0x1d058c0, C4<1>, C4<1>;
L_0x1d05980 .delay (20000,20000,20000) L_0x1d05980/d;
L_0x1d05ad0/d .functor NOT 1, L_0x1d05980, C4<0>, C4<0>, C4<0>;
L_0x1d05ad0 .delay (10000,10000,10000) L_0x1d05ad0/d;
L_0x1d05bc0/d .functor NOR 1, L_0x1d05ad0, L_0x1d057b0, C4<0>, C4<0>;
L_0x1d05bc0 .delay (20000,20000,20000) L_0x1d05bc0/d;
L_0x1d05d60/d .functor NOT 1, L_0x1d05bc0, C4<0>, C4<0>, C4<0>;
L_0x1d05d60 .delay (10000,10000,10000) L_0x1d05d60/d;
v0x1890150_0 .net "and_in0ncom", 0 0, L_0x1d05ad0; 1 drivers
v0x18901d0_0 .net "and_in1com", 0 0, L_0x1d057b0; 1 drivers
v0x1890270_0 .alias "in0", 0 0, v0x18924b0_0;
v0x1890310_0 .alias "in1", 0 0, v0x1892070_0;
v0x1890390_0 .net "nand_in0ncom", 0 0, L_0x1d05980; 1 drivers
v0x1890430_0 .net "nand_in1com", 0 0, L_0x1d05630; 1 drivers
v0x1890510_0 .net "ncom", 0 0, L_0x1d058c0; 1 drivers
v0x18905b0_0 .net "nor_wire", 0 0, L_0x1d05bc0; 1 drivers
v0x1890650_0 .alias "result", 0 0, v0x184bb50_0;
v0x18906f0_0 .alias "sel0", 0 0, v0x18922a0_0;
S_0x18693a0 .scope generate, "ALU32[19]" "ALU32[19]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x1867d98 .param/l "i" 2 105, +C4<010011>;
S_0x18694d0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18693a0;
 .timescale -9 -12;
L_0x1d00890/d .functor NOT 1, L_0x1d065e0, C4<0>, C4<0>, C4<0>;
L_0x1d00890 .delay (10000,10000,10000) L_0x1d00890/d;
v0x188f250_0 .net "carryin", 0 0, L_0x1d06680; 1 drivers
v0x188f2f0_0 .net "carryout", 0 0, L_0x1d07e70; 1 drivers
v0x188f370_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x188f3f0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x188f470_0 .net "notB", 0 0, L_0x1d00890; 1 drivers
v0x188f4f0_0 .net "operandA", 0 0, L_0x1d06540; 1 drivers
v0x188f570_0 .net "operandB", 0 0, L_0x1d065e0; 1 drivers
v0x188f680_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x188f700_0 .net "result", 0 0, L_0x1d0b960; 1 drivers
v0x188f7d0_0 .net "trueB", 0 0, L_0x1d06cb0; 1 drivers
v0x188f8b0_0 .net "wAddSub", 0 0, L_0x1d077d0; 1 drivers
v0x188f9c0_0 .net "wNandAnd", 0 0, L_0x1d08f30; 1 drivers
v0x188fb40_0 .net "wNorOr", 0 0, L_0x1d09970; 1 drivers
v0x188fc50_0 .net "wXor", 0 0, L_0x1d084d0; 1 drivers
L_0x1d0ba90 .part v0x19172a0_0, 0, 1;
L_0x1d0bb50 .part v0x19172a0_0, 1, 1;
L_0x1d0bc80 .part v0x19172a0_0, 2, 1;
S_0x188ea80 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18694d0;
 .timescale -9 -12;
L_0x1d00990/d .functor NAND 1, L_0x1d00890, v0x1917220_0, C4<1>, C4<1>;
L_0x1d00990 .delay (20000,20000,20000) L_0x1d00990/d;
L_0x1d06820/d .functor NOT 1, L_0x1d00990, C4<0>, C4<0>, C4<0>;
L_0x1d06820 .delay (10000,10000,10000) L_0x1d06820/d;
L_0x1d068c0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d068c0 .delay (10000,10000,10000) L_0x1d068c0/d;
L_0x1d06960/d .functor NAND 1, L_0x1d065e0, L_0x1d068c0, C4<1>, C4<1>;
L_0x1d06960 .delay (20000,20000,20000) L_0x1d06960/d;
L_0x1d06a20/d .functor NOT 1, L_0x1d06960, C4<0>, C4<0>, C4<0>;
L_0x1d06a20 .delay (10000,10000,10000) L_0x1d06a20/d;
L_0x1d06b10/d .functor NOR 1, L_0x1d06a20, L_0x1d06820, C4<0>, C4<0>;
L_0x1d06b10 .delay (20000,20000,20000) L_0x1d06b10/d;
L_0x1d06cb0/d .functor NOT 1, L_0x1d06b10, C4<0>, C4<0>, C4<0>;
L_0x1d06cb0 .delay (10000,10000,10000) L_0x1d06cb0/d;
v0x188eb70_0 .net "and_in0ncom", 0 0, L_0x1d06a20; 1 drivers
v0x188ec30_0 .net "and_in1com", 0 0, L_0x1d06820; 1 drivers
v0x188ecd0_0 .alias "in0", 0 0, v0x188f570_0;
v0x188ed50_0 .alias "in1", 0 0, v0x188f470_0;
v0x188edd0_0 .net "nand_in0ncom", 0 0, L_0x1d06960; 1 drivers
v0x188ee70_0 .net "nand_in1com", 0 0, L_0x1d00990; 1 drivers
v0x188ef10_0 .net "ncom", 0 0, L_0x1d068c0; 1 drivers
v0x188efb0_0 .net "nor_wire", 0 0, L_0x1d06b10; 1 drivers
v0x188f0a0_0 .alias "result", 0 0, v0x188f7d0_0;
v0x188f170_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x188d790 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18694d0;
 .timescale -9 -12;
L_0x1d078e0/d .functor NAND 1, L_0x1d06540, L_0x1d06cb0, C4<1>, C4<1>;
L_0x1d078e0 .delay (20000,20000,20000) L_0x1d078e0/d;
L_0x1d07a70/d .functor NOT 1, L_0x1d078e0, C4<0>, C4<0>, C4<0>;
L_0x1d07a70 .delay (10000,10000,10000) L_0x1d07a70/d;
L_0x1d07b60/d .functor NAND 1, L_0x1d06680, L_0x1d07230, C4<1>, C4<1>;
L_0x1d07b60 .delay (20000,20000,20000) L_0x1d07b60/d;
L_0x1d07c20/d .functor NOT 1, L_0x1d07b60, C4<0>, C4<0>, C4<0>;
L_0x1d07c20 .delay (10000,10000,10000) L_0x1d07c20/d;
L_0x1d07d30/d .functor NOR 1, L_0x1d07c20, L_0x1d07a70, C4<0>, C4<0>;
L_0x1d07d30 .delay (20000,20000,20000) L_0x1d07d30/d;
L_0x1d07e70/d .functor NOT 1, L_0x1d07d30, C4<0>, C4<0>, C4<0>;
L_0x1d07e70 .delay (10000,10000,10000) L_0x1d07e70/d;
v0x188e370_0 .alias "a", 0 0, v0x188f4f0_0;
v0x188e480_0 .net "and_ab", 0 0, L_0x1d07a70; 1 drivers
v0x188e520_0 .net "and_xor_ab_c", 0 0, L_0x1d07c20; 1 drivers
v0x188e5c0_0 .alias "b", 0 0, v0x188f7d0_0;
v0x188e640_0 .alias "carryin", 0 0, v0x188f250_0;
v0x188e6c0_0 .alias "carryout", 0 0, v0x188f2f0_0;
v0x188e780_0 .net "nand_ab", 0 0, L_0x1d078e0; 1 drivers
v0x188e800_0 .net "nand_xor_ab_c", 0 0, L_0x1d07b60; 1 drivers
v0x188e880_0 .net "nco", 0 0, L_0x1d07d30; 1 drivers
v0x188e920_0 .alias "sum", 0 0, v0x188f8b0_0;
v0x188ea00_0 .net "xor_ab", 0 0, L_0x1d07230; 1 drivers
S_0x188de20 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x188d790;
 .timescale -9 -12;
L_0x1d06e20/d .functor NAND 1, L_0x1d06540, L_0x1d06cb0, C4<1>, C4<1>;
L_0x1d06e20 .delay (20000,20000,20000) L_0x1d06e20/d;
L_0x1d06f00/d .functor NOR 1, L_0x1d06540, L_0x1d06cb0, C4<0>, C4<0>;
L_0x1d06f00 .delay (20000,20000,20000) L_0x1d06f00/d;
L_0x1d06fc0/d .functor NOT 1, L_0x1d06f00, C4<0>, C4<0>, C4<0>;
L_0x1d06fc0 .delay (10000,10000,10000) L_0x1d06fc0/d;
L_0x1d070d0/d .functor NAND 1, L_0x1d06fc0, L_0x1d06e20, C4<1>, C4<1>;
L_0x1d070d0 .delay (20000,20000,20000) L_0x1d070d0/d;
L_0x1d07230/d .functor NOT 1, L_0x1d070d0, C4<0>, C4<0>, C4<0>;
L_0x1d07230 .delay (10000,10000,10000) L_0x1d07230/d;
v0x188df10_0 .alias "a", 0 0, v0x188f4f0_0;
v0x188dfb0_0 .alias "b", 0 0, v0x188f7d0_0;
v0x188e050_0 .net "nand_ab", 0 0, L_0x1d06e20; 1 drivers
v0x188e0f0_0 .net "nor_ab", 0 0, L_0x1d06f00; 1 drivers
v0x188e170_0 .net "nxor_ab", 0 0, L_0x1d070d0; 1 drivers
v0x188e210_0 .net "or_ab", 0 0, L_0x1d06fc0; 1 drivers
v0x188e2f0_0 .alias "result", 0 0, v0x188ea00_0;
S_0x188d880 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x188d790;
 .timescale -9 -12;
L_0x1d07340/d .functor NAND 1, L_0x1d07230, L_0x1d06680, C4<1>, C4<1>;
L_0x1d07340 .delay (20000,20000,20000) L_0x1d07340/d;
L_0x1d074b0/d .functor NOR 1, L_0x1d07230, L_0x1d06680, C4<0>, C4<0>;
L_0x1d074b0 .delay (20000,20000,20000) L_0x1d074b0/d;
L_0x1d07600/d .functor NOT 1, L_0x1d074b0, C4<0>, C4<0>, C4<0>;
L_0x1d07600 .delay (10000,10000,10000) L_0x1d07600/d;
L_0x1d076c0/d .functor NAND 1, L_0x1d07600, L_0x1d07340, C4<1>, C4<1>;
L_0x1d076c0 .delay (20000,20000,20000) L_0x1d076c0/d;
L_0x1d077d0/d .functor NOT 1, L_0x1d076c0, C4<0>, C4<0>, C4<0>;
L_0x1d077d0 .delay (10000,10000,10000) L_0x1d077d0/d;
v0x188d970_0 .alias "a", 0 0, v0x188ea00_0;
v0x188da10_0 .alias "b", 0 0, v0x188f250_0;
v0x188dab0_0 .net "nand_ab", 0 0, L_0x1d07340; 1 drivers
v0x188db50_0 .net "nor_ab", 0 0, L_0x1d074b0; 1 drivers
v0x188dbd0_0 .net "nxor_ab", 0 0, L_0x1d076c0; 1 drivers
v0x188dc70_0 .net "or_ab", 0 0, L_0x1d07600; 1 drivers
v0x188dd50_0 .alias "result", 0 0, v0x188f8b0_0;
S_0x188d240 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18694d0;
 .timescale -9 -12;
L_0x1d08030/d .functor NAND 1, L_0x1d06540, L_0x1d065e0, C4<1>, C4<1>;
L_0x1d08030 .delay (20000,20000,20000) L_0x1d08030/d;
L_0x1d08110/d .functor NOR 1, L_0x1d06540, L_0x1d065e0, C4<0>, C4<0>;
L_0x1d08110 .delay (20000,20000,20000) L_0x1d08110/d;
L_0x1d082a0/d .functor NOT 1, L_0x1d08110, C4<0>, C4<0>, C4<0>;
L_0x1d082a0 .delay (10000,10000,10000) L_0x1d082a0/d;
L_0x1d08390/d .functor NAND 1, L_0x1d082a0, L_0x1d08030, C4<1>, C4<1>;
L_0x1d08390 .delay (20000,20000,20000) L_0x1d08390/d;
L_0x1d084d0/d .functor NOT 1, L_0x1d08390, C4<0>, C4<0>, C4<0>;
L_0x1d084d0 .delay (10000,10000,10000) L_0x1d084d0/d;
v0x188d330_0 .alias "a", 0 0, v0x188f4f0_0;
v0x188d3b0_0 .alias "b", 0 0, v0x188f570_0;
v0x188d480_0 .net "nand_ab", 0 0, L_0x1d08030; 1 drivers
v0x188d500_0 .net "nor_ab", 0 0, L_0x1d08110; 1 drivers
v0x188d580_0 .net "nxor_ab", 0 0, L_0x1d08390; 1 drivers
v0x188d600_0 .net "or_ab", 0 0, L_0x1d082a0; 1 drivers
v0x188d6c0_0 .alias "result", 0 0, v0x188fc50_0;
S_0x188c620 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18694d0;
 .timescale -9 -12;
L_0x1d08620/d .functor NAND 1, L_0x1d06540, L_0x1d065e0, C4<1>, C4<1>;
L_0x1d08620 .delay (20000,20000,20000) L_0x1d08620/d;
L_0x1d08770/d .functor NOT 1, L_0x1d08620, C4<0>, C4<0>, C4<0>;
L_0x1d08770 .delay (10000,10000,10000) L_0x1d08770/d;
v0x188ce90_0 .alias "a", 0 0, v0x188f4f0_0;
v0x188cf30_0 .net "and_ab", 0 0, L_0x1d08770; 1 drivers
v0x188cfb0_0 .alias "b", 0 0, v0x188f570_0;
v0x188d060_0 .net "nand_ab", 0 0, L_0x1d08620; 1 drivers
v0x188d140_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x188d1c0_0 .alias "result", 0 0, v0x188f9c0_0;
S_0x188c710 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x188c620;
 .timescale -9 -12;
L_0x1d088a0/d .functor NAND 1, L_0x1d08770, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d088a0 .delay (20000,20000,20000) L_0x1d088a0/d;
L_0x1d08980/d .functor NOT 1, L_0x1d088a0, C4<0>, C4<0>, C4<0>;
L_0x1d08980 .delay (10000,10000,10000) L_0x1d08980/d;
L_0x1d08a90/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d08a90 .delay (10000,10000,10000) L_0x1d08a90/d;
L_0x1d08b50/d .functor NAND 1, L_0x1d08620, L_0x1d08a90, C4<1>, C4<1>;
L_0x1d08b50 .delay (20000,20000,20000) L_0x1d08b50/d;
L_0x1d08ca0/d .functor NOT 1, L_0x1d08b50, C4<0>, C4<0>, C4<0>;
L_0x1d08ca0 .delay (10000,10000,10000) L_0x1d08ca0/d;
L_0x1d08d90/d .functor NOR 1, L_0x1d08ca0, L_0x1d08980, C4<0>, C4<0>;
L_0x1d08d90 .delay (20000,20000,20000) L_0x1d08d90/d;
L_0x1d08f30/d .functor NOT 1, L_0x1d08d90, C4<0>, C4<0>, C4<0>;
L_0x1d08f30 .delay (10000,10000,10000) L_0x1d08f30/d;
v0x188c800_0 .net "and_in0ncom", 0 0, L_0x1d08ca0; 1 drivers
v0x188c880_0 .net "and_in1com", 0 0, L_0x1d08980; 1 drivers
v0x188c900_0 .alias "in0", 0 0, v0x188d060_0;
v0x188c9a0_0 .alias "in1", 0 0, v0x188cf30_0;
v0x188ca20_0 .net "nand_in0ncom", 0 0, L_0x1d08b50; 1 drivers
v0x188cac0_0 .net "nand_in1com", 0 0, L_0x1d088a0; 1 drivers
v0x188cba0_0 .net "ncom", 0 0, L_0x1d08a90; 1 drivers
v0x188cc40_0 .net "nor_wire", 0 0, L_0x1d08d90; 1 drivers
v0x188cce0_0 .alias "result", 0 0, v0x188f9c0_0;
v0x188cdb0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x186bb80 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18694d0;
 .timescale -9 -12;
L_0x1d09060/d .functor NOR 1, L_0x1d06540, L_0x1d065e0, C4<0>, C4<0>;
L_0x1d09060 .delay (20000,20000,20000) L_0x1d09060/d;
L_0x1d091b0/d .functor NOT 1, L_0x1d09060, C4<0>, C4<0>, C4<0>;
L_0x1d091b0 .delay (10000,10000,10000) L_0x1d091b0/d;
v0x188c290_0 .alias "a", 0 0, v0x188f4f0_0;
v0x188c350_0 .alias "b", 0 0, v0x188f570_0;
v0x188c3f0_0 .net "nor_ab", 0 0, L_0x1d09060; 1 drivers
v0x188c470_0 .net "or_ab", 0 0, L_0x1d091b0; 1 drivers
v0x188c520_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x188c5a0_0 .alias "result", 0 0, v0x188fb40_0;
S_0x186bc70 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x186bb80;
 .timescale -9 -12;
L_0x1d092e0/d .functor NAND 1, L_0x1d091b0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d092e0 .delay (20000,20000,20000) L_0x1d092e0/d;
L_0x1d093c0/d .functor NOT 1, L_0x1d092e0, C4<0>, C4<0>, C4<0>;
L_0x1d093c0 .delay (10000,10000,10000) L_0x1d093c0/d;
L_0x1d094d0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d094d0 .delay (10000,10000,10000) L_0x1d094d0/d;
L_0x1d09590/d .functor NAND 1, L_0x1d09060, L_0x1d094d0, C4<1>, C4<1>;
L_0x1d09590 .delay (20000,20000,20000) L_0x1d09590/d;
L_0x1d096e0/d .functor NOT 1, L_0x1d09590, C4<0>, C4<0>, C4<0>;
L_0x1d096e0 .delay (10000,10000,10000) L_0x1d096e0/d;
L_0x1d097d0/d .functor NOR 1, L_0x1d096e0, L_0x1d093c0, C4<0>, C4<0>;
L_0x1d097d0 .delay (20000,20000,20000) L_0x1d097d0/d;
L_0x1d09970/d .functor NOT 1, L_0x1d097d0, C4<0>, C4<0>, C4<0>;
L_0x1d09970 .delay (10000,10000,10000) L_0x1d09970/d;
v0x186bd60_0 .net "and_in0ncom", 0 0, L_0x1d096e0; 1 drivers
v0x188bbe0_0 .net "and_in1com", 0 0, L_0x1d093c0; 1 drivers
v0x188bc80_0 .alias "in0", 0 0, v0x188c3f0_0;
v0x188bd20_0 .alias "in1", 0 0, v0x188c470_0;
v0x188bdd0_0 .net "nand_in0ncom", 0 0, L_0x1d09590; 1 drivers
v0x188be70_0 .net "nand_in1com", 0 0, L_0x1d092e0; 1 drivers
v0x188bf50_0 .net "ncom", 0 0, L_0x1d094d0; 1 drivers
v0x188bff0_0 .net "nor_wire", 0 0, L_0x1d097d0; 1 drivers
v0x188c0e0_0 .alias "result", 0 0, v0x188fb40_0;
v0x188c1b0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18695c0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18694d0;
 .timescale -9 -12;
v0x186b3d0_0 .alias "in0", 0 0, v0x188f8b0_0;
v0x186b480_0 .alias "in1", 0 0, v0x188fc50_0;
v0x186b530_0 .alias "in2", 0 0, v0x188f9c0_0;
v0x186b5e0_0 .alias "in3", 0 0, v0x188fb40_0;
v0x186b6c0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x186b770_0 .alias "result", 0 0, v0x188f700_0;
v0x186b7f0_0 .net "sel0", 0 0, L_0x1d0ba90; 1 drivers
v0x186b870_0 .net "sel1", 0 0, L_0x1d0bb50; 1 drivers
v0x186b8f0_0 .net "sel2", 0 0, L_0x1d0bc80; 1 drivers
v0x186b9a0_0 .net "w0", 0 0, L_0x1d0a130; 1 drivers
v0x186ba80_0 .net "w1", 0 0, L_0x1d0a8b0; 1 drivers
v0x186bb00_0 .net "w2", 0 0, L_0x1d0b100; 1 drivers
S_0x186ac80 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18695c0;
 .timescale -9 -12;
L_0x1d09aa0/d .functor NAND 1, L_0x1d084d0, L_0x1d0ba90, C4<1>, C4<1>;
L_0x1d09aa0 .delay (20000,20000,20000) L_0x1d09aa0/d;
L_0x1d09b80/d .functor NOT 1, L_0x1d09aa0, C4<0>, C4<0>, C4<0>;
L_0x1d09b80 .delay (10000,10000,10000) L_0x1d09b80/d;
L_0x1d09c90/d .functor NOT 1, L_0x1d0ba90, C4<0>, C4<0>, C4<0>;
L_0x1d09c90 .delay (10000,10000,10000) L_0x1d09c90/d;
L_0x1d09de0/d .functor NAND 1, L_0x1d077d0, L_0x1d09c90, C4<1>, C4<1>;
L_0x1d09de0 .delay (20000,20000,20000) L_0x1d09de0/d;
L_0x1d09ea0/d .functor NOT 1, L_0x1d09de0, C4<0>, C4<0>, C4<0>;
L_0x1d09ea0 .delay (10000,10000,10000) L_0x1d09ea0/d;
L_0x1d09f90/d .functor NOR 1, L_0x1d09ea0, L_0x1d09b80, C4<0>, C4<0>;
L_0x1d09f90 .delay (20000,20000,20000) L_0x1d09f90/d;
L_0x1d0a130/d .functor NOT 1, L_0x1d09f90, C4<0>, C4<0>, C4<0>;
L_0x1d0a130 .delay (10000,10000,10000) L_0x1d0a130/d;
v0x186ad70_0 .net "and_in0ncom", 0 0, L_0x1d09ea0; 1 drivers
v0x186ae30_0 .net "and_in1com", 0 0, L_0x1d09b80; 1 drivers
v0x186aed0_0 .alias "in0", 0 0, v0x188f8b0_0;
v0x186af70_0 .alias "in1", 0 0, v0x188fc50_0;
v0x186aff0_0 .net "nand_in0ncom", 0 0, L_0x1d09de0; 1 drivers
v0x186b090_0 .net "nand_in1com", 0 0, L_0x1d09aa0; 1 drivers
v0x186b130_0 .net "ncom", 0 0, L_0x1d09c90; 1 drivers
v0x186b1d0_0 .net "nor_wire", 0 0, L_0x1d09f90; 1 drivers
v0x186b270_0 .alias "result", 0 0, v0x186b9a0_0;
v0x186b2f0_0 .alias "sel0", 0 0, v0x186b7f0_0;
S_0x186a530 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18695c0;
 .timescale -9 -12;
L_0x1d0a260/d .functor NAND 1, L_0x1d09970, L_0x1d0ba90, C4<1>, C4<1>;
L_0x1d0a260 .delay (20000,20000,20000) L_0x1d0a260/d;
L_0x1d0a340/d .functor NOT 1, L_0x1d0a260, C4<0>, C4<0>, C4<0>;
L_0x1d0a340 .delay (10000,10000,10000) L_0x1d0a340/d;
L_0x1d0a450/d .functor NOT 1, L_0x1d0ba90, C4<0>, C4<0>, C4<0>;
L_0x1d0a450 .delay (10000,10000,10000) L_0x1d0a450/d;
L_0x1d0a510/d .functor NAND 1, L_0x1d08f30, L_0x1d0a450, C4<1>, C4<1>;
L_0x1d0a510 .delay (20000,20000,20000) L_0x1d0a510/d;
L_0x1d0a620/d .functor NOT 1, L_0x1d0a510, C4<0>, C4<0>, C4<0>;
L_0x1d0a620 .delay (10000,10000,10000) L_0x1d0a620/d;
L_0x1d0a710/d .functor NOR 1, L_0x1d0a620, L_0x1d0a340, C4<0>, C4<0>;
L_0x1d0a710 .delay (20000,20000,20000) L_0x1d0a710/d;
L_0x1d0a8b0/d .functor NOT 1, L_0x1d0a710, C4<0>, C4<0>, C4<0>;
L_0x1d0a8b0 .delay (10000,10000,10000) L_0x1d0a8b0/d;
v0x186a620_0 .net "and_in0ncom", 0 0, L_0x1d0a620; 1 drivers
v0x186a6e0_0 .net "and_in1com", 0 0, L_0x1d0a340; 1 drivers
v0x186a780_0 .alias "in0", 0 0, v0x188f9c0_0;
v0x186a820_0 .alias "in1", 0 0, v0x188fb40_0;
v0x186a8a0_0 .net "nand_in0ncom", 0 0, L_0x1d0a510; 1 drivers
v0x186a940_0 .net "nand_in1com", 0 0, L_0x1d0a260; 1 drivers
v0x186a9e0_0 .net "ncom", 0 0, L_0x1d0a450; 1 drivers
v0x186aa80_0 .net "nor_wire", 0 0, L_0x1d0a710; 1 drivers
v0x186ab20_0 .alias "result", 0 0, v0x186ba80_0;
v0x186aba0_0 .alias "sel0", 0 0, v0x186b7f0_0;
S_0x1869de0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18695c0;
 .timescale -9 -12;
L_0x1d0a9e0/d .functor NAND 1, L_0x1d0a8b0, L_0x1d0bb50, C4<1>, C4<1>;
L_0x1d0a9e0 .delay (20000,20000,20000) L_0x1d0a9e0/d;
L_0x1d0ab50/d .functor NOT 1, L_0x1d0a9e0, C4<0>, C4<0>, C4<0>;
L_0x1d0ab50 .delay (10000,10000,10000) L_0x1d0ab50/d;
L_0x1d0ac60/d .functor NOT 1, L_0x1d0bb50, C4<0>, C4<0>, C4<0>;
L_0x1d0ac60 .delay (10000,10000,10000) L_0x1d0ac60/d;
L_0x1d0ad20/d .functor NAND 1, L_0x1d0a130, L_0x1d0ac60, C4<1>, C4<1>;
L_0x1d0ad20 .delay (20000,20000,20000) L_0x1d0ad20/d;
L_0x1d0ae70/d .functor NOT 1, L_0x1d0ad20, C4<0>, C4<0>, C4<0>;
L_0x1d0ae70 .delay (10000,10000,10000) L_0x1d0ae70/d;
L_0x1d0af60/d .functor NOR 1, L_0x1d0ae70, L_0x1d0ab50, C4<0>, C4<0>;
L_0x1d0af60 .delay (20000,20000,20000) L_0x1d0af60/d;
L_0x1d0b100/d .functor NOT 1, L_0x1d0af60, C4<0>, C4<0>, C4<0>;
L_0x1d0b100 .delay (10000,10000,10000) L_0x1d0b100/d;
v0x1869ed0_0 .net "and_in0ncom", 0 0, L_0x1d0ae70; 1 drivers
v0x1869f90_0 .net "and_in1com", 0 0, L_0x1d0ab50; 1 drivers
v0x186a030_0 .alias "in0", 0 0, v0x186b9a0_0;
v0x186a0d0_0 .alias "in1", 0 0, v0x186ba80_0;
v0x186a150_0 .net "nand_in0ncom", 0 0, L_0x1d0ad20; 1 drivers
v0x186a1f0_0 .net "nand_in1com", 0 0, L_0x1d0a9e0; 1 drivers
v0x186a290_0 .net "ncom", 0 0, L_0x1d0ac60; 1 drivers
v0x186a330_0 .net "nor_wire", 0 0, L_0x1d0af60; 1 drivers
v0x186a3d0_0 .alias "result", 0 0, v0x186bb00_0;
v0x186a450_0 .alias "sel0", 0 0, v0x186b870_0;
S_0x18696b0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18695c0;
 .timescale -9 -12;
L_0x1d0b230/d .functor NAND 1, C4<0>, L_0x1d0bc80, C4<1>, C4<1>;
L_0x1d0b230 .delay (20000,20000,20000) L_0x1d0b230/d;
L_0x1d0b3b0/d .functor NOT 1, L_0x1d0b230, C4<0>, C4<0>, C4<0>;
L_0x1d0b3b0 .delay (10000,10000,10000) L_0x1d0b3b0/d;
L_0x1d0b4c0/d .functor NOT 1, L_0x1d0bc80, C4<0>, C4<0>, C4<0>;
L_0x1d0b4c0 .delay (10000,10000,10000) L_0x1d0b4c0/d;
L_0x1d0b580/d .functor NAND 1, L_0x1d0b100, L_0x1d0b4c0, C4<1>, C4<1>;
L_0x1d0b580 .delay (20000,20000,20000) L_0x1d0b580/d;
L_0x1d0b6d0/d .functor NOT 1, L_0x1d0b580, C4<0>, C4<0>, C4<0>;
L_0x1d0b6d0 .delay (10000,10000,10000) L_0x1d0b6d0/d;
L_0x1d0b7c0/d .functor NOR 1, L_0x1d0b6d0, L_0x1d0b3b0, C4<0>, C4<0>;
L_0x1d0b7c0 .delay (20000,20000,20000) L_0x1d0b7c0/d;
L_0x1d0b960/d .functor NOT 1, L_0x1d0b7c0, C4<0>, C4<0>, C4<0>;
L_0x1d0b960 .delay (10000,10000,10000) L_0x1d0b960/d;
v0x18697a0_0 .net "and_in0ncom", 0 0, L_0x1d0b6d0; 1 drivers
v0x1869820_0 .net "and_in1com", 0 0, L_0x1d0b3b0; 1 drivers
v0x18698c0_0 .alias "in0", 0 0, v0x186bb00_0;
v0x1869960_0 .alias "in1", 0 0, v0x186b6c0_0;
v0x18699e0_0 .net "nand_in0ncom", 0 0, L_0x1d0b580; 1 drivers
v0x1869a80_0 .net "nand_in1com", 0 0, L_0x1d0b230; 1 drivers
v0x1869b60_0 .net "ncom", 0 0, L_0x1d0b4c0; 1 drivers
v0x1869c00_0 .net "nor_wire", 0 0, L_0x1d0b7c0; 1 drivers
v0x1869ca0_0 .alias "result", 0 0, v0x188f700_0;
v0x1869d40_0 .alias "sel0", 0 0, v0x186b8f0_0;
S_0x1862a20 .scope generate, "ALU32[20]" "ALU32[20]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x1861418 .param/l "i" 2 105, +C4<010100>;
S_0x1862b50 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1862a20;
 .timescale -9 -12;
L_0x1d06720/d .functor NOT 1, L_0x1d06460, C4<0>, C4<0>, C4<0>;
L_0x1d06720 .delay (10000,10000,10000) L_0x1d06720/d;
v0x18688a0_0 .net "carryin", 0 0, L_0x1d0bfc0; 1 drivers
v0x1868940_0 .net "carryout", 0 0, L_0x1d0da30; 1 drivers
v0x18689c0_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x1868a40_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x1868ac0_0 .net "notB", 0 0, L_0x1d06720; 1 drivers
v0x1868b40_0 .net "operandA", 0 0, L_0x1d063c0; 1 drivers
v0x1868bc0_0 .net "operandB", 0 0, L_0x1d06460; 1 drivers
v0x1868cd0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1868d50_0 .net "result", 0 0, L_0x1d11520; 1 drivers
v0x1868e20_0 .net "trueB", 0 0, L_0x1d0c870; 1 drivers
v0x1868f00_0 .net "wAddSub", 0 0, L_0x1d0d390; 1 drivers
v0x1869010_0 .net "wNandAnd", 0 0, L_0x1d0eaf0; 1 drivers
v0x1869190_0 .net "wNorOr", 0 0, L_0x1d0f530; 1 drivers
v0x18692a0_0 .net "wXor", 0 0, L_0x1d0e090; 1 drivers
L_0x1d11650 .part v0x19172a0_0, 0, 1;
L_0x1d11710 .part v0x19172a0_0, 1, 1;
L_0x1d11840 .part v0x19172a0_0, 2, 1;
S_0x18680d0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1862b50;
 .timescale -9 -12;
L_0x1d0c2c0/d .functor NAND 1, L_0x1d06720, v0x1917220_0, C4<1>, C4<1>;
L_0x1d0c2c0 .delay (20000,20000,20000) L_0x1d0c2c0/d;
L_0x1d0c3a0/d .functor NOT 1, L_0x1d0c2c0, C4<0>, C4<0>, C4<0>;
L_0x1d0c3a0 .delay (10000,10000,10000) L_0x1d0c3a0/d;
L_0x1d0c460/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d0c460 .delay (10000,10000,10000) L_0x1d0c460/d;
L_0x1d0c520/d .functor NAND 1, L_0x1d06460, L_0x1d0c460, C4<1>, C4<1>;
L_0x1d0c520 .delay (20000,20000,20000) L_0x1d0c520/d;
L_0x1d0c5e0/d .functor NOT 1, L_0x1d0c520, C4<0>, C4<0>, C4<0>;
L_0x1d0c5e0 .delay (10000,10000,10000) L_0x1d0c5e0/d;
L_0x1d0c6d0/d .functor NOR 1, L_0x1d0c5e0, L_0x1d0c3a0, C4<0>, C4<0>;
L_0x1d0c6d0 .delay (20000,20000,20000) L_0x1d0c6d0/d;
L_0x1d0c870/d .functor NOT 1, L_0x1d0c6d0, C4<0>, C4<0>, C4<0>;
L_0x1d0c870 .delay (10000,10000,10000) L_0x1d0c870/d;
v0x18681c0_0 .net "and_in0ncom", 0 0, L_0x1d0c5e0; 1 drivers
v0x1868280_0 .net "and_in1com", 0 0, L_0x1d0c3a0; 1 drivers
v0x1868320_0 .alias "in0", 0 0, v0x1868bc0_0;
v0x18683a0_0 .alias "in1", 0 0, v0x1868ac0_0;
v0x1868420_0 .net "nand_in0ncom", 0 0, L_0x1d0c520; 1 drivers
v0x18684c0_0 .net "nand_in1com", 0 0, L_0x1d0c2c0; 1 drivers
v0x1868560_0 .net "ncom", 0 0, L_0x1d0c460; 1 drivers
v0x1868600_0 .net "nor_wire", 0 0, L_0x1d0c6d0; 1 drivers
v0x18686f0_0 .alias "result", 0 0, v0x1868e20_0;
v0x18687c0_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x1866de0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1862b50;
 .timescale -9 -12;
L_0x1d0d4a0/d .functor NAND 1, L_0x1d063c0, L_0x1d0c870, C4<1>, C4<1>;
L_0x1d0d4a0 .delay (20000,20000,20000) L_0x1d0d4a0/d;
L_0x1d0d630/d .functor NOT 1, L_0x1d0d4a0, C4<0>, C4<0>, C4<0>;
L_0x1d0d630 .delay (10000,10000,10000) L_0x1d0d630/d;
L_0x1d0d720/d .functor NAND 1, L_0x1d0bfc0, L_0x1d0cdf0, C4<1>, C4<1>;
L_0x1d0d720 .delay (20000,20000,20000) L_0x1d0d720/d;
L_0x1d0d7e0/d .functor NOT 1, L_0x1d0d720, C4<0>, C4<0>, C4<0>;
L_0x1d0d7e0 .delay (10000,10000,10000) L_0x1d0d7e0/d;
L_0x1d0d8f0/d .functor NOR 1, L_0x1d0d7e0, L_0x1d0d630, C4<0>, C4<0>;
L_0x1d0d8f0 .delay (20000,20000,20000) L_0x1d0d8f0/d;
L_0x1d0da30/d .functor NOT 1, L_0x1d0d8f0, C4<0>, C4<0>, C4<0>;
L_0x1d0da30 .delay (10000,10000,10000) L_0x1d0da30/d;
v0x18679c0_0 .alias "a", 0 0, v0x1868b40_0;
v0x1867ad0_0 .net "and_ab", 0 0, L_0x1d0d630; 1 drivers
v0x1867b70_0 .net "and_xor_ab_c", 0 0, L_0x1d0d7e0; 1 drivers
v0x1867c10_0 .alias "b", 0 0, v0x1868e20_0;
v0x1867c90_0 .alias "carryin", 0 0, v0x18688a0_0;
v0x1867d10_0 .alias "carryout", 0 0, v0x1868940_0;
v0x1867dd0_0 .net "nand_ab", 0 0, L_0x1d0d4a0; 1 drivers
v0x1867e50_0 .net "nand_xor_ab_c", 0 0, L_0x1d0d720; 1 drivers
v0x1867ed0_0 .net "nco", 0 0, L_0x1d0d8f0; 1 drivers
v0x1867f70_0 .alias "sum", 0 0, v0x1868f00_0;
v0x1868050_0 .net "xor_ab", 0 0, L_0x1d0cdf0; 1 drivers
S_0x1867470 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1866de0;
 .timescale -9 -12;
L_0x1d0c9e0/d .functor NAND 1, L_0x1d063c0, L_0x1d0c870, C4<1>, C4<1>;
L_0x1d0c9e0 .delay (20000,20000,20000) L_0x1d0c9e0/d;
L_0x1d0cac0/d .functor NOR 1, L_0x1d063c0, L_0x1d0c870, C4<0>, C4<0>;
L_0x1d0cac0 .delay (20000,20000,20000) L_0x1d0cac0/d;
L_0x1d0cb80/d .functor NOT 1, L_0x1d0cac0, C4<0>, C4<0>, C4<0>;
L_0x1d0cb80 .delay (10000,10000,10000) L_0x1d0cb80/d;
L_0x1d0cc90/d .functor NAND 1, L_0x1d0cb80, L_0x1d0c9e0, C4<1>, C4<1>;
L_0x1d0cc90 .delay (20000,20000,20000) L_0x1d0cc90/d;
L_0x1d0cdf0/d .functor NOT 1, L_0x1d0cc90, C4<0>, C4<0>, C4<0>;
L_0x1d0cdf0 .delay (10000,10000,10000) L_0x1d0cdf0/d;
v0x1867560_0 .alias "a", 0 0, v0x1868b40_0;
v0x1867600_0 .alias "b", 0 0, v0x1868e20_0;
v0x18676a0_0 .net "nand_ab", 0 0, L_0x1d0c9e0; 1 drivers
v0x1867740_0 .net "nor_ab", 0 0, L_0x1d0cac0; 1 drivers
v0x18677c0_0 .net "nxor_ab", 0 0, L_0x1d0cc90; 1 drivers
v0x1867860_0 .net "or_ab", 0 0, L_0x1d0cb80; 1 drivers
v0x1867940_0 .alias "result", 0 0, v0x1868050_0;
S_0x1866ed0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1866de0;
 .timescale -9 -12;
L_0x1d0cf00/d .functor NAND 1, L_0x1d0cdf0, L_0x1d0bfc0, C4<1>, C4<1>;
L_0x1d0cf00 .delay (20000,20000,20000) L_0x1d0cf00/d;
L_0x1d0d070/d .functor NOR 1, L_0x1d0cdf0, L_0x1d0bfc0, C4<0>, C4<0>;
L_0x1d0d070 .delay (20000,20000,20000) L_0x1d0d070/d;
L_0x1d0d1c0/d .functor NOT 1, L_0x1d0d070, C4<0>, C4<0>, C4<0>;
L_0x1d0d1c0 .delay (10000,10000,10000) L_0x1d0d1c0/d;
L_0x1d0d280/d .functor NAND 1, L_0x1d0d1c0, L_0x1d0cf00, C4<1>, C4<1>;
L_0x1d0d280 .delay (20000,20000,20000) L_0x1d0d280/d;
L_0x1d0d390/d .functor NOT 1, L_0x1d0d280, C4<0>, C4<0>, C4<0>;
L_0x1d0d390 .delay (10000,10000,10000) L_0x1d0d390/d;
v0x1866fc0_0 .alias "a", 0 0, v0x1868050_0;
v0x1867060_0 .alias "b", 0 0, v0x18688a0_0;
v0x1867100_0 .net "nand_ab", 0 0, L_0x1d0cf00; 1 drivers
v0x18671a0_0 .net "nor_ab", 0 0, L_0x1d0d070; 1 drivers
v0x1867220_0 .net "nxor_ab", 0 0, L_0x1d0d280; 1 drivers
v0x18672c0_0 .net "or_ab", 0 0, L_0x1d0d1c0; 1 drivers
v0x18673a0_0 .alias "result", 0 0, v0x1868f00_0;
S_0x1866890 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1862b50;
 .timescale -9 -12;
L_0x1d0dbf0/d .functor NAND 1, L_0x1d063c0, L_0x1d06460, C4<1>, C4<1>;
L_0x1d0dbf0 .delay (20000,20000,20000) L_0x1d0dbf0/d;
L_0x1d0dcd0/d .functor NOR 1, L_0x1d063c0, L_0x1d06460, C4<0>, C4<0>;
L_0x1d0dcd0 .delay (20000,20000,20000) L_0x1d0dcd0/d;
L_0x1d0de60/d .functor NOT 1, L_0x1d0dcd0, C4<0>, C4<0>, C4<0>;
L_0x1d0de60 .delay (10000,10000,10000) L_0x1d0de60/d;
L_0x1d0df50/d .functor NAND 1, L_0x1d0de60, L_0x1d0dbf0, C4<1>, C4<1>;
L_0x1d0df50 .delay (20000,20000,20000) L_0x1d0df50/d;
L_0x1d0e090/d .functor NOT 1, L_0x1d0df50, C4<0>, C4<0>, C4<0>;
L_0x1d0e090 .delay (10000,10000,10000) L_0x1d0e090/d;
v0x1866980_0 .alias "a", 0 0, v0x1868b40_0;
v0x1866a00_0 .alias "b", 0 0, v0x1868bc0_0;
v0x1866ad0_0 .net "nand_ab", 0 0, L_0x1d0dbf0; 1 drivers
v0x1866b50_0 .net "nor_ab", 0 0, L_0x1d0dcd0; 1 drivers
v0x1866bd0_0 .net "nxor_ab", 0 0, L_0x1d0df50; 1 drivers
v0x1866c50_0 .net "or_ab", 0 0, L_0x1d0de60; 1 drivers
v0x1866d10_0 .alias "result", 0 0, v0x18692a0_0;
S_0x1865ca0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1862b50;
 .timescale -9 -12;
L_0x1d0e1e0/d .functor NAND 1, L_0x1d063c0, L_0x1d06460, C4<1>, C4<1>;
L_0x1d0e1e0 .delay (20000,20000,20000) L_0x1d0e1e0/d;
L_0x1d0e330/d .functor NOT 1, L_0x1d0e1e0, C4<0>, C4<0>, C4<0>;
L_0x1d0e330 .delay (10000,10000,10000) L_0x1d0e330/d;
v0x1866510_0 .alias "a", 0 0, v0x1868b40_0;
v0x18665b0_0 .net "and_ab", 0 0, L_0x1d0e330; 1 drivers
v0x1866630_0 .alias "b", 0 0, v0x1868bc0_0;
v0x18666b0_0 .net "nand_ab", 0 0, L_0x1d0e1e0; 1 drivers
v0x1866790_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1866810_0 .alias "result", 0 0, v0x1869010_0;
S_0x1865d90 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1865ca0;
 .timescale -9 -12;
L_0x1d0e460/d .functor NAND 1, L_0x1d0e330, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d0e460 .delay (20000,20000,20000) L_0x1d0e460/d;
L_0x1d0e540/d .functor NOT 1, L_0x1d0e460, C4<0>, C4<0>, C4<0>;
L_0x1d0e540 .delay (10000,10000,10000) L_0x1d0e540/d;
L_0x1d0e650/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d0e650 .delay (10000,10000,10000) L_0x1d0e650/d;
L_0x1d0e710/d .functor NAND 1, L_0x1d0e1e0, L_0x1d0e650, C4<1>, C4<1>;
L_0x1d0e710 .delay (20000,20000,20000) L_0x1d0e710/d;
L_0x1d0e860/d .functor NOT 1, L_0x1d0e710, C4<0>, C4<0>, C4<0>;
L_0x1d0e860 .delay (10000,10000,10000) L_0x1d0e860/d;
L_0x1d0e950/d .functor NOR 1, L_0x1d0e860, L_0x1d0e540, C4<0>, C4<0>;
L_0x1d0e950 .delay (20000,20000,20000) L_0x1d0e950/d;
L_0x1d0eaf0/d .functor NOT 1, L_0x1d0e950, C4<0>, C4<0>, C4<0>;
L_0x1d0eaf0 .delay (10000,10000,10000) L_0x1d0eaf0/d;
v0x1865e80_0 .net "and_in0ncom", 0 0, L_0x1d0e860; 1 drivers
v0x1865f00_0 .net "and_in1com", 0 0, L_0x1d0e540; 1 drivers
v0x1865f80_0 .alias "in0", 0 0, v0x18666b0_0;
v0x1866020_0 .alias "in1", 0 0, v0x18665b0_0;
v0x18660a0_0 .net "nand_in0ncom", 0 0, L_0x1d0e710; 1 drivers
v0x1866140_0 .net "nand_in1com", 0 0, L_0x1d0e460; 1 drivers
v0x1866220_0 .net "ncom", 0 0, L_0x1d0e650; 1 drivers
v0x18662c0_0 .net "nor_wire", 0 0, L_0x1d0e950; 1 drivers
v0x1866360_0 .alias "result", 0 0, v0x1869010_0;
v0x1866430_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1865200 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1862b50;
 .timescale -9 -12;
L_0x1d0ec20/d .functor NOR 1, L_0x1d063c0, L_0x1d06460, C4<0>, C4<0>;
L_0x1d0ec20 .delay (20000,20000,20000) L_0x1d0ec20/d;
L_0x1d0ed70/d .functor NOT 1, L_0x1d0ec20, C4<0>, C4<0>, C4<0>;
L_0x1d0ed70 .delay (10000,10000,10000) L_0x1d0ed70/d;
v0x1865980_0 .alias "a", 0 0, v0x1868b40_0;
v0x1865a00_0 .alias "b", 0 0, v0x1868bc0_0;
v0x1865aa0_0 .net "nor_ab", 0 0, L_0x1d0ec20; 1 drivers
v0x1865b20_0 .net "or_ab", 0 0, L_0x1d0ed70; 1 drivers
v0x1865ba0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1865c20_0 .alias "result", 0 0, v0x1869190_0;
S_0x18652f0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1865200;
 .timescale -9 -12;
L_0x1d0eea0/d .functor NAND 1, L_0x1d0ed70, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d0eea0 .delay (20000,20000,20000) L_0x1d0eea0/d;
L_0x1d0ef80/d .functor NOT 1, L_0x1d0eea0, C4<0>, C4<0>, C4<0>;
L_0x1d0ef80 .delay (10000,10000,10000) L_0x1d0ef80/d;
L_0x1d0f090/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d0f090 .delay (10000,10000,10000) L_0x1d0f090/d;
L_0x1d0f150/d .functor NAND 1, L_0x1d0ec20, L_0x1d0f090, C4<1>, C4<1>;
L_0x1d0f150 .delay (20000,20000,20000) L_0x1d0f150/d;
L_0x1d0f2a0/d .functor NOT 1, L_0x1d0f150, C4<0>, C4<0>, C4<0>;
L_0x1d0f2a0 .delay (10000,10000,10000) L_0x1d0f2a0/d;
L_0x1d0f390/d .functor NOR 1, L_0x1d0f2a0, L_0x1d0ef80, C4<0>, C4<0>;
L_0x1d0f390 .delay (20000,20000,20000) L_0x1d0f390/d;
L_0x1d0f530/d .functor NOT 1, L_0x1d0f390, C4<0>, C4<0>, C4<0>;
L_0x1d0f530 .delay (10000,10000,10000) L_0x1d0f530/d;
v0x18653e0_0 .net "and_in0ncom", 0 0, L_0x1d0f2a0; 1 drivers
v0x1865460_0 .net "and_in1com", 0 0, L_0x1d0ef80; 1 drivers
v0x18654e0_0 .alias "in0", 0 0, v0x1865aa0_0;
v0x1865560_0 .alias "in1", 0 0, v0x1865b20_0;
v0x18655e0_0 .net "nand_in0ncom", 0 0, L_0x1d0f150; 1 drivers
v0x1865660_0 .net "nand_in1com", 0 0, L_0x1d0eea0; 1 drivers
v0x18656e0_0 .net "ncom", 0 0, L_0x1d0f090; 1 drivers
v0x1865760_0 .net "nor_wire", 0 0, L_0x1d0f390; 1 drivers
v0x1865830_0 .alias "result", 0 0, v0x1869190_0;
v0x1865900_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1862c40 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1862b50;
 .timescale -9 -12;
v0x1864a50_0 .alias "in0", 0 0, v0x1868f00_0;
v0x1864b00_0 .alias "in1", 0 0, v0x18692a0_0;
v0x1864bb0_0 .alias "in2", 0 0, v0x1869010_0;
v0x1864c60_0 .alias "in3", 0 0, v0x1869190_0;
v0x1864d40_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1864df0_0 .alias "result", 0 0, v0x1868d50_0;
v0x1864e70_0 .net "sel0", 0 0, L_0x1d11650; 1 drivers
v0x1864ef0_0 .net "sel1", 0 0, L_0x1d11710; 1 drivers
v0x1864f70_0 .net "sel2", 0 0, L_0x1d11840; 1 drivers
v0x1865020_0 .net "w0", 0 0, L_0x1d0fcf0; 1 drivers
v0x1865100_0 .net "w1", 0 0, L_0x1d10470; 1 drivers
v0x1865180_0 .net "w2", 0 0, L_0x1d10cc0; 1 drivers
S_0x1864300 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1862c40;
 .timescale -9 -12;
L_0x1d0f660/d .functor NAND 1, L_0x1d0e090, L_0x1d11650, C4<1>, C4<1>;
L_0x1d0f660 .delay (20000,20000,20000) L_0x1d0f660/d;
L_0x1d0f740/d .functor NOT 1, L_0x1d0f660, C4<0>, C4<0>, C4<0>;
L_0x1d0f740 .delay (10000,10000,10000) L_0x1d0f740/d;
L_0x1d0f850/d .functor NOT 1, L_0x1d11650, C4<0>, C4<0>, C4<0>;
L_0x1d0f850 .delay (10000,10000,10000) L_0x1d0f850/d;
L_0x1d0f9a0/d .functor NAND 1, L_0x1d0d390, L_0x1d0f850, C4<1>, C4<1>;
L_0x1d0f9a0 .delay (20000,20000,20000) L_0x1d0f9a0/d;
L_0x1d0fa60/d .functor NOT 1, L_0x1d0f9a0, C4<0>, C4<0>, C4<0>;
L_0x1d0fa60 .delay (10000,10000,10000) L_0x1d0fa60/d;
L_0x1d0fb50/d .functor NOR 1, L_0x1d0fa60, L_0x1d0f740, C4<0>, C4<0>;
L_0x1d0fb50 .delay (20000,20000,20000) L_0x1d0fb50/d;
L_0x1d0fcf0/d .functor NOT 1, L_0x1d0fb50, C4<0>, C4<0>, C4<0>;
L_0x1d0fcf0 .delay (10000,10000,10000) L_0x1d0fcf0/d;
v0x18643f0_0 .net "and_in0ncom", 0 0, L_0x1d0fa60; 1 drivers
v0x18644b0_0 .net "and_in1com", 0 0, L_0x1d0f740; 1 drivers
v0x1864550_0 .alias "in0", 0 0, v0x1868f00_0;
v0x18645f0_0 .alias "in1", 0 0, v0x18692a0_0;
v0x1864670_0 .net "nand_in0ncom", 0 0, L_0x1d0f9a0; 1 drivers
v0x1864710_0 .net "nand_in1com", 0 0, L_0x1d0f660; 1 drivers
v0x18647b0_0 .net "ncom", 0 0, L_0x1d0f850; 1 drivers
v0x1864850_0 .net "nor_wire", 0 0, L_0x1d0fb50; 1 drivers
v0x18648f0_0 .alias "result", 0 0, v0x1865020_0;
v0x1864970_0 .alias "sel0", 0 0, v0x1864e70_0;
S_0x1863bb0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1862c40;
 .timescale -9 -12;
L_0x1d0fe20/d .functor NAND 1, L_0x1d0f530, L_0x1d11650, C4<1>, C4<1>;
L_0x1d0fe20 .delay (20000,20000,20000) L_0x1d0fe20/d;
L_0x1d0ff00/d .functor NOT 1, L_0x1d0fe20, C4<0>, C4<0>, C4<0>;
L_0x1d0ff00 .delay (10000,10000,10000) L_0x1d0ff00/d;
L_0x1d10010/d .functor NOT 1, L_0x1d11650, C4<0>, C4<0>, C4<0>;
L_0x1d10010 .delay (10000,10000,10000) L_0x1d10010/d;
L_0x1d100d0/d .functor NAND 1, L_0x1d0eaf0, L_0x1d10010, C4<1>, C4<1>;
L_0x1d100d0 .delay (20000,20000,20000) L_0x1d100d0/d;
L_0x1d101e0/d .functor NOT 1, L_0x1d100d0, C4<0>, C4<0>, C4<0>;
L_0x1d101e0 .delay (10000,10000,10000) L_0x1d101e0/d;
L_0x1d102d0/d .functor NOR 1, L_0x1d101e0, L_0x1d0ff00, C4<0>, C4<0>;
L_0x1d102d0 .delay (20000,20000,20000) L_0x1d102d0/d;
L_0x1d10470/d .functor NOT 1, L_0x1d102d0, C4<0>, C4<0>, C4<0>;
L_0x1d10470 .delay (10000,10000,10000) L_0x1d10470/d;
v0x1863ca0_0 .net "and_in0ncom", 0 0, L_0x1d101e0; 1 drivers
v0x1863d60_0 .net "and_in1com", 0 0, L_0x1d0ff00; 1 drivers
v0x1863e00_0 .alias "in0", 0 0, v0x1869010_0;
v0x1863ea0_0 .alias "in1", 0 0, v0x1869190_0;
v0x1863f20_0 .net "nand_in0ncom", 0 0, L_0x1d100d0; 1 drivers
v0x1863fc0_0 .net "nand_in1com", 0 0, L_0x1d0fe20; 1 drivers
v0x1864060_0 .net "ncom", 0 0, L_0x1d10010; 1 drivers
v0x1864100_0 .net "nor_wire", 0 0, L_0x1d102d0; 1 drivers
v0x18641a0_0 .alias "result", 0 0, v0x1865100_0;
v0x1864220_0 .alias "sel0", 0 0, v0x1864e70_0;
S_0x1863460 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1862c40;
 .timescale -9 -12;
L_0x1d105a0/d .functor NAND 1, L_0x1d10470, L_0x1d11710, C4<1>, C4<1>;
L_0x1d105a0 .delay (20000,20000,20000) L_0x1d105a0/d;
L_0x1d10710/d .functor NOT 1, L_0x1d105a0, C4<0>, C4<0>, C4<0>;
L_0x1d10710 .delay (10000,10000,10000) L_0x1d10710/d;
L_0x1d10820/d .functor NOT 1, L_0x1d11710, C4<0>, C4<0>, C4<0>;
L_0x1d10820 .delay (10000,10000,10000) L_0x1d10820/d;
L_0x1d108e0/d .functor NAND 1, L_0x1d0fcf0, L_0x1d10820, C4<1>, C4<1>;
L_0x1d108e0 .delay (20000,20000,20000) L_0x1d108e0/d;
L_0x1d10a30/d .functor NOT 1, L_0x1d108e0, C4<0>, C4<0>, C4<0>;
L_0x1d10a30 .delay (10000,10000,10000) L_0x1d10a30/d;
L_0x1d10b20/d .functor NOR 1, L_0x1d10a30, L_0x1d10710, C4<0>, C4<0>;
L_0x1d10b20 .delay (20000,20000,20000) L_0x1d10b20/d;
L_0x1d10cc0/d .functor NOT 1, L_0x1d10b20, C4<0>, C4<0>, C4<0>;
L_0x1d10cc0 .delay (10000,10000,10000) L_0x1d10cc0/d;
v0x1863550_0 .net "and_in0ncom", 0 0, L_0x1d10a30; 1 drivers
v0x1863610_0 .net "and_in1com", 0 0, L_0x1d10710; 1 drivers
v0x18636b0_0 .alias "in0", 0 0, v0x1865020_0;
v0x1863750_0 .alias "in1", 0 0, v0x1865100_0;
v0x18637d0_0 .net "nand_in0ncom", 0 0, L_0x1d108e0; 1 drivers
v0x1863870_0 .net "nand_in1com", 0 0, L_0x1d105a0; 1 drivers
v0x1863910_0 .net "ncom", 0 0, L_0x1d10820; 1 drivers
v0x18639b0_0 .net "nor_wire", 0 0, L_0x1d10b20; 1 drivers
v0x1863a50_0 .alias "result", 0 0, v0x1865180_0;
v0x1863ad0_0 .alias "sel0", 0 0, v0x1864ef0_0;
S_0x1862d30 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1862c40;
 .timescale -9 -12;
L_0x1d10df0/d .functor NAND 1, C4<0>, L_0x1d11840, C4<1>, C4<1>;
L_0x1d10df0 .delay (20000,20000,20000) L_0x1d10df0/d;
L_0x1d10f70/d .functor NOT 1, L_0x1d10df0, C4<0>, C4<0>, C4<0>;
L_0x1d10f70 .delay (10000,10000,10000) L_0x1d10f70/d;
L_0x1d11080/d .functor NOT 1, L_0x1d11840, C4<0>, C4<0>, C4<0>;
L_0x1d11080 .delay (10000,10000,10000) L_0x1d11080/d;
L_0x1d11140/d .functor NAND 1, L_0x1d10cc0, L_0x1d11080, C4<1>, C4<1>;
L_0x1d11140 .delay (20000,20000,20000) L_0x1d11140/d;
L_0x1d11290/d .functor NOT 1, L_0x1d11140, C4<0>, C4<0>, C4<0>;
L_0x1d11290 .delay (10000,10000,10000) L_0x1d11290/d;
L_0x1d11380/d .functor NOR 1, L_0x1d11290, L_0x1d10f70, C4<0>, C4<0>;
L_0x1d11380 .delay (20000,20000,20000) L_0x1d11380/d;
L_0x1d11520/d .functor NOT 1, L_0x1d11380, C4<0>, C4<0>, C4<0>;
L_0x1d11520 .delay (10000,10000,10000) L_0x1d11520/d;
v0x1862e20_0 .net "and_in0ncom", 0 0, L_0x1d11290; 1 drivers
v0x1862ea0_0 .net "and_in1com", 0 0, L_0x1d10f70; 1 drivers
v0x1862f40_0 .alias "in0", 0 0, v0x1865180_0;
v0x1862fe0_0 .alias "in1", 0 0, v0x1864d40_0;
v0x1863060_0 .net "nand_in0ncom", 0 0, L_0x1d11140; 1 drivers
v0x1863100_0 .net "nand_in1com", 0 0, L_0x1d10df0; 1 drivers
v0x18631e0_0 .net "ncom", 0 0, L_0x1d11080; 1 drivers
v0x1863280_0 .net "nor_wire", 0 0, L_0x1d11380; 1 drivers
v0x1863320_0 .alias "result", 0 0, v0x1868d50_0;
v0x18633c0_0 .alias "sel0", 0 0, v0x1864f70_0;
S_0x185c080 .scope generate, "ALU32[21]" "ALU32[21]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x185a8b8 .param/l "i" 2 105, +C4<010101>;
S_0x185c1b0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x185c080;
 .timescale -9 -12;
L_0x1d0c060/d .functor NOT 1, L_0x1d11db0, C4<0>, C4<0>, C4<0>;
L_0x1d0c060 .delay (10000,10000,10000) L_0x1d0c060/d;
v0x1861f20_0 .net "carryin", 0 0, L_0x1d11e50; 1 drivers
v0x1861fc0_0 .net "carryout", 0 0, L_0x1d13610; 1 drivers
v0x1862040_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18620c0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x1862140_0 .net "notB", 0 0, L_0x1d0c060; 1 drivers
v0x18621c0_0 .net "operandA", 0 0, L_0x1d11d10; 1 drivers
v0x1862240_0 .net "operandB", 0 0, L_0x1d11db0; 1 drivers
v0x1862350_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18623d0_0 .net "result", 0 0, L_0x1d17100; 1 drivers
v0x18624a0_0 .net "trueB", 0 0, L_0x1d12450; 1 drivers
v0x1862580_0 .net "wAddSub", 0 0, L_0x1d12f70; 1 drivers
v0x1862690_0 .net "wNandAnd", 0 0, L_0x1d146d0; 1 drivers
v0x1862810_0 .net "wNorOr", 0 0, L_0x1d15110; 1 drivers
v0x1862920_0 .net "wXor", 0 0, L_0x1d13c70; 1 drivers
L_0x1d17230 .part v0x19172a0_0, 0, 1;
L_0x1d172f0 .part v0x19172a0_0, 1, 1;
L_0x1d17420 .part v0x19172a0_0, 2, 1;
S_0x1861750 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x185c1b0;
 .timescale -9 -12;
L_0x1d0c120/d .functor NAND 1, L_0x1d0c060, v0x1917220_0, C4<1>, C4<1>;
L_0x1d0c120 .delay (20000,20000,20000) L_0x1d0c120/d;
L_0x1d0c200/d .functor NOT 1, L_0x1d0c120, C4<0>, C4<0>, C4<0>;
L_0x1d0c200 .delay (10000,10000,10000) L_0x1d0c200/d;
L_0x1d12040/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d12040 .delay (10000,10000,10000) L_0x1d12040/d;
L_0x1d12100/d .functor NAND 1, L_0x1d11db0, L_0x1d12040, C4<1>, C4<1>;
L_0x1d12100 .delay (20000,20000,20000) L_0x1d12100/d;
L_0x1d121c0/d .functor NOT 1, L_0x1d12100, C4<0>, C4<0>, C4<0>;
L_0x1d121c0 .delay (10000,10000,10000) L_0x1d121c0/d;
L_0x1d122b0/d .functor NOR 1, L_0x1d121c0, L_0x1d0c200, C4<0>, C4<0>;
L_0x1d122b0 .delay (20000,20000,20000) L_0x1d122b0/d;
L_0x1d12450/d .functor NOT 1, L_0x1d122b0, C4<0>, C4<0>, C4<0>;
L_0x1d12450 .delay (10000,10000,10000) L_0x1d12450/d;
v0x1861840_0 .net "and_in0ncom", 0 0, L_0x1d121c0; 1 drivers
v0x1861900_0 .net "and_in1com", 0 0, L_0x1d0c200; 1 drivers
v0x18619a0_0 .alias "in0", 0 0, v0x1862240_0;
v0x1861a20_0 .alias "in1", 0 0, v0x1862140_0;
v0x1861aa0_0 .net "nand_in0ncom", 0 0, L_0x1d12100; 1 drivers
v0x1861b40_0 .net "nand_in1com", 0 0, L_0x1d0c120; 1 drivers
v0x1861be0_0 .net "ncom", 0 0, L_0x1d12040; 1 drivers
v0x1861c80_0 .net "nor_wire", 0 0, L_0x1d122b0; 1 drivers
v0x1861d70_0 .alias "result", 0 0, v0x18624a0_0;
v0x1861e40_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x1860460 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x185c1b0;
 .timescale -9 -12;
L_0x1d13080/d .functor NAND 1, L_0x1d11d10, L_0x1d12450, C4<1>, C4<1>;
L_0x1d13080 .delay (20000,20000,20000) L_0x1d13080/d;
L_0x1d13210/d .functor NOT 1, L_0x1d13080, C4<0>, C4<0>, C4<0>;
L_0x1d13210 .delay (10000,10000,10000) L_0x1d13210/d;
L_0x1d13300/d .functor NAND 1, L_0x1d11e50, L_0x1d129d0, C4<1>, C4<1>;
L_0x1d13300 .delay (20000,20000,20000) L_0x1d13300/d;
L_0x1d133c0/d .functor NOT 1, L_0x1d13300, C4<0>, C4<0>, C4<0>;
L_0x1d133c0 .delay (10000,10000,10000) L_0x1d133c0/d;
L_0x1d134d0/d .functor NOR 1, L_0x1d133c0, L_0x1d13210, C4<0>, C4<0>;
L_0x1d134d0 .delay (20000,20000,20000) L_0x1d134d0/d;
L_0x1d13610/d .functor NOT 1, L_0x1d134d0, C4<0>, C4<0>, C4<0>;
L_0x1d13610 .delay (10000,10000,10000) L_0x1d13610/d;
v0x1861040_0 .alias "a", 0 0, v0x18621c0_0;
v0x1861150_0 .net "and_ab", 0 0, L_0x1d13210; 1 drivers
v0x18611f0_0 .net "and_xor_ab_c", 0 0, L_0x1d133c0; 1 drivers
v0x1861290_0 .alias "b", 0 0, v0x18624a0_0;
v0x1861310_0 .alias "carryin", 0 0, v0x1861f20_0;
v0x1861390_0 .alias "carryout", 0 0, v0x1861fc0_0;
v0x1861450_0 .net "nand_ab", 0 0, L_0x1d13080; 1 drivers
v0x18614d0_0 .net "nand_xor_ab_c", 0 0, L_0x1d13300; 1 drivers
v0x1861550_0 .net "nco", 0 0, L_0x1d134d0; 1 drivers
v0x18615f0_0 .alias "sum", 0 0, v0x1862580_0;
v0x18616d0_0 .net "xor_ab", 0 0, L_0x1d129d0; 1 drivers
S_0x1860af0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1860460;
 .timescale -9 -12;
L_0x1d125c0/d .functor NAND 1, L_0x1d11d10, L_0x1d12450, C4<1>, C4<1>;
L_0x1d125c0 .delay (20000,20000,20000) L_0x1d125c0/d;
L_0x1d126a0/d .functor NOR 1, L_0x1d11d10, L_0x1d12450, C4<0>, C4<0>;
L_0x1d126a0 .delay (20000,20000,20000) L_0x1d126a0/d;
L_0x1d12760/d .functor NOT 1, L_0x1d126a0, C4<0>, C4<0>, C4<0>;
L_0x1d12760 .delay (10000,10000,10000) L_0x1d12760/d;
L_0x1d12870/d .functor NAND 1, L_0x1d12760, L_0x1d125c0, C4<1>, C4<1>;
L_0x1d12870 .delay (20000,20000,20000) L_0x1d12870/d;
L_0x1d129d0/d .functor NOT 1, L_0x1d12870, C4<0>, C4<0>, C4<0>;
L_0x1d129d0 .delay (10000,10000,10000) L_0x1d129d0/d;
v0x1860be0_0 .alias "a", 0 0, v0x18621c0_0;
v0x1860c80_0 .alias "b", 0 0, v0x18624a0_0;
v0x1860d20_0 .net "nand_ab", 0 0, L_0x1d125c0; 1 drivers
v0x1860dc0_0 .net "nor_ab", 0 0, L_0x1d126a0; 1 drivers
v0x1860e40_0 .net "nxor_ab", 0 0, L_0x1d12870; 1 drivers
v0x1860ee0_0 .net "or_ab", 0 0, L_0x1d12760; 1 drivers
v0x1860fc0_0 .alias "result", 0 0, v0x18616d0_0;
S_0x1860550 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1860460;
 .timescale -9 -12;
L_0x1d12ae0/d .functor NAND 1, L_0x1d129d0, L_0x1d11e50, C4<1>, C4<1>;
L_0x1d12ae0 .delay (20000,20000,20000) L_0x1d12ae0/d;
L_0x1d12c50/d .functor NOR 1, L_0x1d129d0, L_0x1d11e50, C4<0>, C4<0>;
L_0x1d12c50 .delay (20000,20000,20000) L_0x1d12c50/d;
L_0x1d12da0/d .functor NOT 1, L_0x1d12c50, C4<0>, C4<0>, C4<0>;
L_0x1d12da0 .delay (10000,10000,10000) L_0x1d12da0/d;
L_0x1d12e60/d .functor NAND 1, L_0x1d12da0, L_0x1d12ae0, C4<1>, C4<1>;
L_0x1d12e60 .delay (20000,20000,20000) L_0x1d12e60/d;
L_0x1d12f70/d .functor NOT 1, L_0x1d12e60, C4<0>, C4<0>, C4<0>;
L_0x1d12f70 .delay (10000,10000,10000) L_0x1d12f70/d;
v0x1860640_0 .alias "a", 0 0, v0x18616d0_0;
v0x18606e0_0 .alias "b", 0 0, v0x1861f20_0;
v0x1860780_0 .net "nand_ab", 0 0, L_0x1d12ae0; 1 drivers
v0x1860820_0 .net "nor_ab", 0 0, L_0x1d12c50; 1 drivers
v0x18608a0_0 .net "nxor_ab", 0 0, L_0x1d12e60; 1 drivers
v0x1860940_0 .net "or_ab", 0 0, L_0x1d12da0; 1 drivers
v0x1860a20_0 .alias "result", 0 0, v0x1862580_0;
S_0x185ff10 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x185c1b0;
 .timescale -9 -12;
L_0x1d137d0/d .functor NAND 1, L_0x1d11d10, L_0x1d11db0, C4<1>, C4<1>;
L_0x1d137d0 .delay (20000,20000,20000) L_0x1d137d0/d;
L_0x1d138b0/d .functor NOR 1, L_0x1d11d10, L_0x1d11db0, C4<0>, C4<0>;
L_0x1d138b0 .delay (20000,20000,20000) L_0x1d138b0/d;
L_0x1d13a40/d .functor NOT 1, L_0x1d138b0, C4<0>, C4<0>, C4<0>;
L_0x1d13a40 .delay (10000,10000,10000) L_0x1d13a40/d;
L_0x1d13b30/d .functor NAND 1, L_0x1d13a40, L_0x1d137d0, C4<1>, C4<1>;
L_0x1d13b30 .delay (20000,20000,20000) L_0x1d13b30/d;
L_0x1d13c70/d .functor NOT 1, L_0x1d13b30, C4<0>, C4<0>, C4<0>;
L_0x1d13c70 .delay (10000,10000,10000) L_0x1d13c70/d;
v0x1860000_0 .alias "a", 0 0, v0x18621c0_0;
v0x1860080_0 .alias "b", 0 0, v0x1862240_0;
v0x1860150_0 .net "nand_ab", 0 0, L_0x1d137d0; 1 drivers
v0x18601d0_0 .net "nor_ab", 0 0, L_0x1d138b0; 1 drivers
v0x1860250_0 .net "nxor_ab", 0 0, L_0x1d13b30; 1 drivers
v0x18602d0_0 .net "or_ab", 0 0, L_0x1d13a40; 1 drivers
v0x1860390_0 .alias "result", 0 0, v0x1862920_0;
S_0x185f320 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x185c1b0;
 .timescale -9 -12;
L_0x1d13dc0/d .functor NAND 1, L_0x1d11d10, L_0x1d11db0, C4<1>, C4<1>;
L_0x1d13dc0 .delay (20000,20000,20000) L_0x1d13dc0/d;
L_0x1d13f10/d .functor NOT 1, L_0x1d13dc0, C4<0>, C4<0>, C4<0>;
L_0x1d13f10 .delay (10000,10000,10000) L_0x1d13f10/d;
v0x185fb90_0 .alias "a", 0 0, v0x18621c0_0;
v0x185fc30_0 .net "and_ab", 0 0, L_0x1d13f10; 1 drivers
v0x185fcb0_0 .alias "b", 0 0, v0x1862240_0;
v0x185fd30_0 .net "nand_ab", 0 0, L_0x1d13dc0; 1 drivers
v0x185fe10_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x185fe90_0 .alias "result", 0 0, v0x1862690_0;
S_0x185f410 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x185f320;
 .timescale -9 -12;
L_0x1d14040/d .functor NAND 1, L_0x1d13f10, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d14040 .delay (20000,20000,20000) L_0x1d14040/d;
L_0x1d14120/d .functor NOT 1, L_0x1d14040, C4<0>, C4<0>, C4<0>;
L_0x1d14120 .delay (10000,10000,10000) L_0x1d14120/d;
L_0x1d14230/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d14230 .delay (10000,10000,10000) L_0x1d14230/d;
L_0x1d142f0/d .functor NAND 1, L_0x1d13dc0, L_0x1d14230, C4<1>, C4<1>;
L_0x1d142f0 .delay (20000,20000,20000) L_0x1d142f0/d;
L_0x1d14440/d .functor NOT 1, L_0x1d142f0, C4<0>, C4<0>, C4<0>;
L_0x1d14440 .delay (10000,10000,10000) L_0x1d14440/d;
L_0x1d14530/d .functor NOR 1, L_0x1d14440, L_0x1d14120, C4<0>, C4<0>;
L_0x1d14530 .delay (20000,20000,20000) L_0x1d14530/d;
L_0x1d146d0/d .functor NOT 1, L_0x1d14530, C4<0>, C4<0>, C4<0>;
L_0x1d146d0 .delay (10000,10000,10000) L_0x1d146d0/d;
v0x185f500_0 .net "and_in0ncom", 0 0, L_0x1d14440; 1 drivers
v0x185f580_0 .net "and_in1com", 0 0, L_0x1d14120; 1 drivers
v0x185f600_0 .alias "in0", 0 0, v0x185fd30_0;
v0x185f6a0_0 .alias "in1", 0 0, v0x185fc30_0;
v0x185f720_0 .net "nand_in0ncom", 0 0, L_0x1d142f0; 1 drivers
v0x185f7c0_0 .net "nand_in1com", 0 0, L_0x1d14040; 1 drivers
v0x185f8a0_0 .net "ncom", 0 0, L_0x1d14230; 1 drivers
v0x185f940_0 .net "nor_wire", 0 0, L_0x1d14530; 1 drivers
v0x185f9e0_0 .alias "result", 0 0, v0x1862690_0;
v0x185fab0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x185e880 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x185c1b0;
 .timescale -9 -12;
L_0x1d14800/d .functor NOR 1, L_0x1d11d10, L_0x1d11db0, C4<0>, C4<0>;
L_0x1d14800 .delay (20000,20000,20000) L_0x1d14800/d;
L_0x1d14950/d .functor NOT 1, L_0x1d14800, C4<0>, C4<0>, C4<0>;
L_0x1d14950 .delay (10000,10000,10000) L_0x1d14950/d;
v0x185f000_0 .alias "a", 0 0, v0x18621c0_0;
v0x185f080_0 .alias "b", 0 0, v0x1862240_0;
v0x185f120_0 .net "nor_ab", 0 0, L_0x1d14800; 1 drivers
v0x185f1a0_0 .net "or_ab", 0 0, L_0x1d14950; 1 drivers
v0x185f220_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x185f2a0_0 .alias "result", 0 0, v0x1862810_0;
S_0x185e970 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x185e880;
 .timescale -9 -12;
L_0x1d14a80/d .functor NAND 1, L_0x1d14950, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d14a80 .delay (20000,20000,20000) L_0x1d14a80/d;
L_0x1d14b60/d .functor NOT 1, L_0x1d14a80, C4<0>, C4<0>, C4<0>;
L_0x1d14b60 .delay (10000,10000,10000) L_0x1d14b60/d;
L_0x1d14c70/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d14c70 .delay (10000,10000,10000) L_0x1d14c70/d;
L_0x1d14d30/d .functor NAND 1, L_0x1d14800, L_0x1d14c70, C4<1>, C4<1>;
L_0x1d14d30 .delay (20000,20000,20000) L_0x1d14d30/d;
L_0x1d14e80/d .functor NOT 1, L_0x1d14d30, C4<0>, C4<0>, C4<0>;
L_0x1d14e80 .delay (10000,10000,10000) L_0x1d14e80/d;
L_0x1d14f70/d .functor NOR 1, L_0x1d14e80, L_0x1d14b60, C4<0>, C4<0>;
L_0x1d14f70 .delay (20000,20000,20000) L_0x1d14f70/d;
L_0x1d15110/d .functor NOT 1, L_0x1d14f70, C4<0>, C4<0>, C4<0>;
L_0x1d15110 .delay (10000,10000,10000) L_0x1d15110/d;
v0x185ea60_0 .net "and_in0ncom", 0 0, L_0x1d14e80; 1 drivers
v0x185eae0_0 .net "and_in1com", 0 0, L_0x1d14b60; 1 drivers
v0x185eb60_0 .alias "in0", 0 0, v0x185f120_0;
v0x185ebe0_0 .alias "in1", 0 0, v0x185f1a0_0;
v0x185ec60_0 .net "nand_in0ncom", 0 0, L_0x1d14d30; 1 drivers
v0x185ece0_0 .net "nand_in1com", 0 0, L_0x1d14a80; 1 drivers
v0x185ed60_0 .net "ncom", 0 0, L_0x1d14c70; 1 drivers
v0x185ede0_0 .net "nor_wire", 0 0, L_0x1d14f70; 1 drivers
v0x185eeb0_0 .alias "result", 0 0, v0x1862810_0;
v0x185ef80_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x185c2a0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x185c1b0;
 .timescale -9 -12;
v0x185e0d0_0 .alias "in0", 0 0, v0x1862580_0;
v0x185e180_0 .alias "in1", 0 0, v0x1862920_0;
v0x185e230_0 .alias "in2", 0 0, v0x1862690_0;
v0x185e2e0_0 .alias "in3", 0 0, v0x1862810_0;
v0x185e3c0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x185e470_0 .alias "result", 0 0, v0x18623d0_0;
v0x185e4f0_0 .net "sel0", 0 0, L_0x1d17230; 1 drivers
v0x185e570_0 .net "sel1", 0 0, L_0x1d172f0; 1 drivers
v0x185e5f0_0 .net "sel2", 0 0, L_0x1d17420; 1 drivers
v0x185e6a0_0 .net "w0", 0 0, L_0x1d158d0; 1 drivers
v0x185e780_0 .net "w1", 0 0, L_0x1d16050; 1 drivers
v0x185e800_0 .net "w2", 0 0, L_0x1d168a0; 1 drivers
S_0x185d980 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x185c2a0;
 .timescale -9 -12;
L_0x1d15240/d .functor NAND 1, L_0x1d13c70, L_0x1d17230, C4<1>, C4<1>;
L_0x1d15240 .delay (20000,20000,20000) L_0x1d15240/d;
L_0x1d15320/d .functor NOT 1, L_0x1d15240, C4<0>, C4<0>, C4<0>;
L_0x1d15320 .delay (10000,10000,10000) L_0x1d15320/d;
L_0x1d15430/d .functor NOT 1, L_0x1d17230, C4<0>, C4<0>, C4<0>;
L_0x1d15430 .delay (10000,10000,10000) L_0x1d15430/d;
L_0x1d15580/d .functor NAND 1, L_0x1d12f70, L_0x1d15430, C4<1>, C4<1>;
L_0x1d15580 .delay (20000,20000,20000) L_0x1d15580/d;
L_0x1d15640/d .functor NOT 1, L_0x1d15580, C4<0>, C4<0>, C4<0>;
L_0x1d15640 .delay (10000,10000,10000) L_0x1d15640/d;
L_0x1d15730/d .functor NOR 1, L_0x1d15640, L_0x1d15320, C4<0>, C4<0>;
L_0x1d15730 .delay (20000,20000,20000) L_0x1d15730/d;
L_0x1d158d0/d .functor NOT 1, L_0x1d15730, C4<0>, C4<0>, C4<0>;
L_0x1d158d0 .delay (10000,10000,10000) L_0x1d158d0/d;
v0x185da70_0 .net "and_in0ncom", 0 0, L_0x1d15640; 1 drivers
v0x185db30_0 .net "and_in1com", 0 0, L_0x1d15320; 1 drivers
v0x185dbd0_0 .alias "in0", 0 0, v0x1862580_0;
v0x185dc70_0 .alias "in1", 0 0, v0x1862920_0;
v0x185dcf0_0 .net "nand_in0ncom", 0 0, L_0x1d15580; 1 drivers
v0x185dd90_0 .net "nand_in1com", 0 0, L_0x1d15240; 1 drivers
v0x185de30_0 .net "ncom", 0 0, L_0x1d15430; 1 drivers
v0x185ded0_0 .net "nor_wire", 0 0, L_0x1d15730; 1 drivers
v0x185df70_0 .alias "result", 0 0, v0x185e6a0_0;
v0x185dff0_0 .alias "sel0", 0 0, v0x185e4f0_0;
S_0x185d230 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x185c2a0;
 .timescale -9 -12;
L_0x1d15a00/d .functor NAND 1, L_0x1d15110, L_0x1d17230, C4<1>, C4<1>;
L_0x1d15a00 .delay (20000,20000,20000) L_0x1d15a00/d;
L_0x1d15ae0/d .functor NOT 1, L_0x1d15a00, C4<0>, C4<0>, C4<0>;
L_0x1d15ae0 .delay (10000,10000,10000) L_0x1d15ae0/d;
L_0x1d15bf0/d .functor NOT 1, L_0x1d17230, C4<0>, C4<0>, C4<0>;
L_0x1d15bf0 .delay (10000,10000,10000) L_0x1d15bf0/d;
L_0x1d15cb0/d .functor NAND 1, L_0x1d146d0, L_0x1d15bf0, C4<1>, C4<1>;
L_0x1d15cb0 .delay (20000,20000,20000) L_0x1d15cb0/d;
L_0x1d15dc0/d .functor NOT 1, L_0x1d15cb0, C4<0>, C4<0>, C4<0>;
L_0x1d15dc0 .delay (10000,10000,10000) L_0x1d15dc0/d;
L_0x1d15eb0/d .functor NOR 1, L_0x1d15dc0, L_0x1d15ae0, C4<0>, C4<0>;
L_0x1d15eb0 .delay (20000,20000,20000) L_0x1d15eb0/d;
L_0x1d16050/d .functor NOT 1, L_0x1d15eb0, C4<0>, C4<0>, C4<0>;
L_0x1d16050 .delay (10000,10000,10000) L_0x1d16050/d;
v0x185d320_0 .net "and_in0ncom", 0 0, L_0x1d15dc0; 1 drivers
v0x185d3e0_0 .net "and_in1com", 0 0, L_0x1d15ae0; 1 drivers
v0x185d480_0 .alias "in0", 0 0, v0x1862690_0;
v0x185d520_0 .alias "in1", 0 0, v0x1862810_0;
v0x185d5a0_0 .net "nand_in0ncom", 0 0, L_0x1d15cb0; 1 drivers
v0x185d640_0 .net "nand_in1com", 0 0, L_0x1d15a00; 1 drivers
v0x185d6e0_0 .net "ncom", 0 0, L_0x1d15bf0; 1 drivers
v0x185d780_0 .net "nor_wire", 0 0, L_0x1d15eb0; 1 drivers
v0x185d820_0 .alias "result", 0 0, v0x185e780_0;
v0x185d8a0_0 .alias "sel0", 0 0, v0x185e4f0_0;
S_0x185cae0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x185c2a0;
 .timescale -9 -12;
L_0x1d16180/d .functor NAND 1, L_0x1d16050, L_0x1d172f0, C4<1>, C4<1>;
L_0x1d16180 .delay (20000,20000,20000) L_0x1d16180/d;
L_0x1d162f0/d .functor NOT 1, L_0x1d16180, C4<0>, C4<0>, C4<0>;
L_0x1d162f0 .delay (10000,10000,10000) L_0x1d162f0/d;
L_0x1d16400/d .functor NOT 1, L_0x1d172f0, C4<0>, C4<0>, C4<0>;
L_0x1d16400 .delay (10000,10000,10000) L_0x1d16400/d;
L_0x1d164c0/d .functor NAND 1, L_0x1d158d0, L_0x1d16400, C4<1>, C4<1>;
L_0x1d164c0 .delay (20000,20000,20000) L_0x1d164c0/d;
L_0x1d16610/d .functor NOT 1, L_0x1d164c0, C4<0>, C4<0>, C4<0>;
L_0x1d16610 .delay (10000,10000,10000) L_0x1d16610/d;
L_0x1d16700/d .functor NOR 1, L_0x1d16610, L_0x1d162f0, C4<0>, C4<0>;
L_0x1d16700 .delay (20000,20000,20000) L_0x1d16700/d;
L_0x1d168a0/d .functor NOT 1, L_0x1d16700, C4<0>, C4<0>, C4<0>;
L_0x1d168a0 .delay (10000,10000,10000) L_0x1d168a0/d;
v0x185cbd0_0 .net "and_in0ncom", 0 0, L_0x1d16610; 1 drivers
v0x185cc90_0 .net "and_in1com", 0 0, L_0x1d162f0; 1 drivers
v0x185cd30_0 .alias "in0", 0 0, v0x185e6a0_0;
v0x185cdd0_0 .alias "in1", 0 0, v0x185e780_0;
v0x185ce50_0 .net "nand_in0ncom", 0 0, L_0x1d164c0; 1 drivers
v0x185cef0_0 .net "nand_in1com", 0 0, L_0x1d16180; 1 drivers
v0x185cf90_0 .net "ncom", 0 0, L_0x1d16400; 1 drivers
v0x185d030_0 .net "nor_wire", 0 0, L_0x1d16700; 1 drivers
v0x185d0d0_0 .alias "result", 0 0, v0x185e800_0;
v0x185d150_0 .alias "sel0", 0 0, v0x185e570_0;
S_0x185c390 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x185c2a0;
 .timescale -9 -12;
L_0x1d169d0/d .functor NAND 1, C4<0>, L_0x1d17420, C4<1>, C4<1>;
L_0x1d169d0 .delay (20000,20000,20000) L_0x1d169d0/d;
L_0x1d16b50/d .functor NOT 1, L_0x1d169d0, C4<0>, C4<0>, C4<0>;
L_0x1d16b50 .delay (10000,10000,10000) L_0x1d16b50/d;
L_0x1d16c60/d .functor NOT 1, L_0x1d17420, C4<0>, C4<0>, C4<0>;
L_0x1d16c60 .delay (10000,10000,10000) L_0x1d16c60/d;
L_0x1d16d20/d .functor NAND 1, L_0x1d168a0, L_0x1d16c60, C4<1>, C4<1>;
L_0x1d16d20 .delay (20000,20000,20000) L_0x1d16d20/d;
L_0x1d16e70/d .functor NOT 1, L_0x1d16d20, C4<0>, C4<0>, C4<0>;
L_0x1d16e70 .delay (10000,10000,10000) L_0x1d16e70/d;
L_0x1d16f60/d .functor NOR 1, L_0x1d16e70, L_0x1d16b50, C4<0>, C4<0>;
L_0x1d16f60 .delay (20000,20000,20000) L_0x1d16f60/d;
L_0x1d17100/d .functor NOT 1, L_0x1d16f60, C4<0>, C4<0>, C4<0>;
L_0x1d17100 .delay (10000,10000,10000) L_0x1d17100/d;
v0x185c480_0 .net "and_in0ncom", 0 0, L_0x1d16e70; 1 drivers
v0x185c520_0 .net "and_in1com", 0 0, L_0x1d16b50; 1 drivers
v0x185c5c0_0 .alias "in0", 0 0, v0x185e800_0;
v0x185c660_0 .alias "in1", 0 0, v0x185e3c0_0;
v0x185c6e0_0 .net "nand_in0ncom", 0 0, L_0x1d16d20; 1 drivers
v0x185c780_0 .net "nand_in1com", 0 0, L_0x1d169d0; 1 drivers
v0x185c860_0 .net "ncom", 0 0, L_0x1d16c60; 1 drivers
v0x185c900_0 .net "nor_wire", 0 0, L_0x1d16f60; 1 drivers
v0x185c9a0_0 .alias "result", 0 0, v0x18623d0_0;
v0x185ca40_0 .alias "sel0", 0 0, v0x185e5f0_0;
S_0x1855560 .scope generate, "ALU32[22]" "ALU32[22]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x1853f58 .param/l "i" 2 105, +C4<010110>;
S_0x1855690 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1855560;
 .timescale -9 -12;
L_0x1d11ef0/d .functor NOT 1, L_0x1d11c20, C4<0>, C4<0>, C4<0>;
L_0x1d11ef0 .delay (10000,10000,10000) L_0x1d11ef0/d;
v0x1840b10_0 .net "carryin", 0 0, L_0x1d17760; 1 drivers
v0x185b5f0_0 .net "carryout", 0 0, L_0x1d19260; 1 drivers
v0x185b670_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x185b6f0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x1840dc0_0 .net "notB", 0 0, L_0x1d11ef0; 1 drivers
v0x185b880_0 .net "operandA", 0 0, L_0x1d11b80; 1 drivers
v0x185b900_0 .net "operandB", 0 0, L_0x1d11c20; 1 drivers
v0x185ba10_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x185ba90_0 .net "result", 0 0, L_0x1d1cd50; 1 drivers
v0x185bb60_0 .net "trueB", 0 0, L_0x1d18040; 1 drivers
v0x185bbe0_0 .net "wAddSub", 0 0, L_0x1d18bc0; 1 drivers
v0x185bcf0_0 .net "wNandAnd", 0 0, L_0x1d1a320; 1 drivers
v0x185be70_0 .net "wNorOr", 0 0, L_0x1d1ad60; 1 drivers
v0x185bf80_0 .net "wXor", 0 0, L_0x1d198c0; 1 drivers
L_0x1d1ce80 .part v0x19172a0_0, 0, 1;
L_0x1d1cf40 .part v0x19172a0_0, 1, 1;
L_0x1d1d070 .part v0x19172a0_0, 2, 1;
S_0x185ac10 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1855690;
 .timescale -9 -12;
L_0x1d17ab0/d .functor NAND 1, L_0x1d11ef0, v0x1917220_0, C4<1>, C4<1>;
L_0x1d17ab0 .delay (20000,20000,20000) L_0x1d17ab0/d;
L_0x1d17b50/d .functor NOT 1, L_0x1d17ab0, C4<0>, C4<0>, C4<0>;
L_0x1d17b50 .delay (10000,10000,10000) L_0x1d17b50/d;
L_0x1d17c10/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d17c10 .delay (10000,10000,10000) L_0x1d17c10/d;
L_0x1d17cd0/d .functor NAND 1, L_0x1d11c20, L_0x1d17c10, C4<1>, C4<1>;
L_0x1d17cd0 .delay (20000,20000,20000) L_0x1d17cd0/d;
L_0x1d17d90/d .functor NOT 1, L_0x1d17cd0, C4<0>, C4<0>, C4<0>;
L_0x1d17d90 .delay (10000,10000,10000) L_0x1d17d90/d;
L_0x1d17ea0/d .functor NOR 1, L_0x1d17d90, L_0x1d17b50, C4<0>, C4<0>;
L_0x1d17ea0 .delay (20000,20000,20000) L_0x1d17ea0/d;
L_0x1d18040/d .functor NOT 1, L_0x1d17ea0, C4<0>, C4<0>, C4<0>;
L_0x1d18040 .delay (10000,10000,10000) L_0x1d18040/d;
v0x185ad00_0 .net "and_in0ncom", 0 0, L_0x1d17d90; 1 drivers
v0x185adc0_0 .net "and_in1com", 0 0, L_0x1d17b50; 1 drivers
v0x185ae60_0 .alias "in0", 0 0, v0x185b900_0;
v0x185aee0_0 .alias "in1", 0 0, v0x1840dc0_0;
v0x185af60_0 .net "nand_in0ncom", 0 0, L_0x1d17cd0; 1 drivers
v0x185b000_0 .net "nand_in1com", 0 0, L_0x1d17ab0; 1 drivers
v0x185b0a0_0 .net "ncom", 0 0, L_0x1d17c10; 1 drivers
v0x185b140_0 .net "nor_wire", 0 0, L_0x1d17ea0; 1 drivers
v0x185b230_0 .alias "result", 0 0, v0x185bb60_0;
v0x185b300_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x1859920 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1855690;
 .timescale -9 -12;
L_0x1d18cd0/d .functor NAND 1, L_0x1d11b80, L_0x1d18040, C4<1>, C4<1>;
L_0x1d18cd0 .delay (20000,20000,20000) L_0x1d18cd0/d;
L_0x1d18e60/d .functor NOT 1, L_0x1d18cd0, C4<0>, C4<0>, C4<0>;
L_0x1d18e60 .delay (10000,10000,10000) L_0x1d18e60/d;
L_0x1d18f50/d .functor NAND 1, L_0x1d17760, L_0x1d18620, C4<1>, C4<1>;
L_0x1d18f50 .delay (20000,20000,20000) L_0x1d18f50/d;
L_0x1d19010/d .functor NOT 1, L_0x1d18f50, C4<0>, C4<0>, C4<0>;
L_0x1d19010 .delay (10000,10000,10000) L_0x1d19010/d;
L_0x1d19120/d .functor NOR 1, L_0x1d19010, L_0x1d18e60, C4<0>, C4<0>;
L_0x1d19120 .delay (20000,20000,20000) L_0x1d19120/d;
L_0x1d19260/d .functor NOT 1, L_0x1d19120, C4<0>, C4<0>, C4<0>;
L_0x1d19260 .delay (10000,10000,10000) L_0x1d19260/d;
v0x185a480_0 .alias "a", 0 0, v0x185b880_0;
v0x185a590_0 .net "and_ab", 0 0, L_0x1d18e60; 1 drivers
v0x185a630_0 .net "and_xor_ab_c", 0 0, L_0x1d19010; 1 drivers
v0x185a6d0_0 .alias "b", 0 0, v0x185bb60_0;
v0x185a7b0_0 .alias "carryin", 0 0, v0x1840b10_0;
v0x185a830_0 .alias "carryout", 0 0, v0x185b5f0_0;
v0x185a8f0_0 .net "nand_ab", 0 0, L_0x1d18cd0; 1 drivers
v0x185a970_0 .net "nand_xor_ab_c", 0 0, L_0x1d18f50; 1 drivers
v0x185aa10_0 .net "nco", 0 0, L_0x1d19120; 1 drivers
v0x185aab0_0 .alias "sum", 0 0, v0x185bbe0_0;
v0x185ab90_0 .net "xor_ab", 0 0, L_0x1d18620; 1 drivers
S_0x1859fb0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1859920;
 .timescale -9 -12;
L_0x1d181b0/d .functor NAND 1, L_0x1d11b80, L_0x1d18040, C4<1>, C4<1>;
L_0x1d181b0 .delay (20000,20000,20000) L_0x1d181b0/d;
L_0x1d182b0/d .functor NOR 1, L_0x1d11b80, L_0x1d18040, C4<0>, C4<0>;
L_0x1d182b0 .delay (20000,20000,20000) L_0x1d182b0/d;
L_0x1d18390/d .functor NOT 1, L_0x1d182b0, C4<0>, C4<0>, C4<0>;
L_0x1d18390 .delay (10000,10000,10000) L_0x1d18390/d;
L_0x1d184a0/d .functor NAND 1, L_0x1d18390, L_0x1d181b0, C4<1>, C4<1>;
L_0x1d184a0 .delay (20000,20000,20000) L_0x1d184a0/d;
L_0x1d18620/d .functor NOT 1, L_0x1d184a0, C4<0>, C4<0>, C4<0>;
L_0x1d18620 .delay (10000,10000,10000) L_0x1d18620/d;
v0x185a0a0_0 .alias "a", 0 0, v0x185b880_0;
v0x185a120_0 .alias "b", 0 0, v0x185bb60_0;
v0x185a1a0_0 .net "nand_ab", 0 0, L_0x1d181b0; 1 drivers
v0x185a220_0 .net "nor_ab", 0 0, L_0x1d182b0; 1 drivers
v0x185a2a0_0 .net "nxor_ab", 0 0, L_0x1d184a0; 1 drivers
v0x185a320_0 .net "or_ab", 0 0, L_0x1d18390; 1 drivers
v0x185a400_0 .alias "result", 0 0, v0x185ab90_0;
S_0x1859a10 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1859920;
 .timescale -9 -12;
L_0x1d18730/d .functor NAND 1, L_0x1d18620, L_0x1d17760, C4<1>, C4<1>;
L_0x1d18730 .delay (20000,20000,20000) L_0x1d18730/d;
L_0x1d188a0/d .functor NOR 1, L_0x1d18620, L_0x1d17760, C4<0>, C4<0>;
L_0x1d188a0 .delay (20000,20000,20000) L_0x1d188a0/d;
L_0x1d189f0/d .functor NOT 1, L_0x1d188a0, C4<0>, C4<0>, C4<0>;
L_0x1d189f0 .delay (10000,10000,10000) L_0x1d189f0/d;
L_0x1d18ab0/d .functor NAND 1, L_0x1d189f0, L_0x1d18730, C4<1>, C4<1>;
L_0x1d18ab0 .delay (20000,20000,20000) L_0x1d18ab0/d;
L_0x1d18bc0/d .functor NOT 1, L_0x1d18ab0, C4<0>, C4<0>, C4<0>;
L_0x1d18bc0 .delay (10000,10000,10000) L_0x1d18bc0/d;
v0x1859b00_0 .alias "a", 0 0, v0x185ab90_0;
v0x1859ba0_0 .alias "b", 0 0, v0x1840b10_0;
v0x1859c40_0 .net "nand_ab", 0 0, L_0x1d18730; 1 drivers
v0x1859ce0_0 .net "nor_ab", 0 0, L_0x1d188a0; 1 drivers
v0x1859d60_0 .net "nxor_ab", 0 0, L_0x1d18ab0; 1 drivers
v0x1859e00_0 .net "or_ab", 0 0, L_0x1d189f0; 1 drivers
v0x1859ee0_0 .alias "result", 0 0, v0x185bbe0_0;
S_0x18593d0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1855690;
 .timescale -9 -12;
L_0x1d19420/d .functor NAND 1, L_0x1d11b80, L_0x1d11c20, C4<1>, C4<1>;
L_0x1d19420 .delay (20000,20000,20000) L_0x1d19420/d;
L_0x1d19500/d .functor NOR 1, L_0x1d11b80, L_0x1d11c20, C4<0>, C4<0>;
L_0x1d19500 .delay (20000,20000,20000) L_0x1d19500/d;
L_0x1d19690/d .functor NOT 1, L_0x1d19500, C4<0>, C4<0>, C4<0>;
L_0x1d19690 .delay (10000,10000,10000) L_0x1d19690/d;
L_0x1d19780/d .functor NAND 1, L_0x1d19690, L_0x1d19420, C4<1>, C4<1>;
L_0x1d19780 .delay (20000,20000,20000) L_0x1d19780/d;
L_0x1d198c0/d .functor NOT 1, L_0x1d19780, C4<0>, C4<0>, C4<0>;
L_0x1d198c0 .delay (10000,10000,10000) L_0x1d198c0/d;
v0x18594c0_0 .alias "a", 0 0, v0x185b880_0;
v0x1859540_0 .alias "b", 0 0, v0x185b900_0;
v0x1859610_0 .net "nand_ab", 0 0, L_0x1d19420; 1 drivers
v0x1859690_0 .net "nor_ab", 0 0, L_0x1d19500; 1 drivers
v0x1859710_0 .net "nxor_ab", 0 0, L_0x1d19780; 1 drivers
v0x1859790_0 .net "or_ab", 0 0, L_0x1d19690; 1 drivers
v0x1859850_0 .alias "result", 0 0, v0x185bf80_0;
S_0x18587e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1855690;
 .timescale -9 -12;
L_0x1d19a10/d .functor NAND 1, L_0x1d11b80, L_0x1d11c20, C4<1>, C4<1>;
L_0x1d19a10 .delay (20000,20000,20000) L_0x1d19a10/d;
L_0x1d19b60/d .functor NOT 1, L_0x1d19a10, C4<0>, C4<0>, C4<0>;
L_0x1d19b60 .delay (10000,10000,10000) L_0x1d19b60/d;
v0x1859050_0 .alias "a", 0 0, v0x185b880_0;
v0x18590f0_0 .net "and_ab", 0 0, L_0x1d19b60; 1 drivers
v0x1859170_0 .alias "b", 0 0, v0x185b900_0;
v0x18591f0_0 .net "nand_ab", 0 0, L_0x1d19a10; 1 drivers
v0x18592d0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1859350_0 .alias "result", 0 0, v0x185bcf0_0;
S_0x18588d0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18587e0;
 .timescale -9 -12;
L_0x1d19c90/d .functor NAND 1, L_0x1d19b60, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d19c90 .delay (20000,20000,20000) L_0x1d19c90/d;
L_0x1d19d70/d .functor NOT 1, L_0x1d19c90, C4<0>, C4<0>, C4<0>;
L_0x1d19d70 .delay (10000,10000,10000) L_0x1d19d70/d;
L_0x1d19e80/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d19e80 .delay (10000,10000,10000) L_0x1d19e80/d;
L_0x1d19f40/d .functor NAND 1, L_0x1d19a10, L_0x1d19e80, C4<1>, C4<1>;
L_0x1d19f40 .delay (20000,20000,20000) L_0x1d19f40/d;
L_0x1d1a090/d .functor NOT 1, L_0x1d19f40, C4<0>, C4<0>, C4<0>;
L_0x1d1a090 .delay (10000,10000,10000) L_0x1d1a090/d;
L_0x1d1a180/d .functor NOR 1, L_0x1d1a090, L_0x1d19d70, C4<0>, C4<0>;
L_0x1d1a180 .delay (20000,20000,20000) L_0x1d1a180/d;
L_0x1d1a320/d .functor NOT 1, L_0x1d1a180, C4<0>, C4<0>, C4<0>;
L_0x1d1a320 .delay (10000,10000,10000) L_0x1d1a320/d;
v0x18589c0_0 .net "and_in0ncom", 0 0, L_0x1d1a090; 1 drivers
v0x1858a40_0 .net "and_in1com", 0 0, L_0x1d19d70; 1 drivers
v0x1858ac0_0 .alias "in0", 0 0, v0x18591f0_0;
v0x1858b60_0 .alias "in1", 0 0, v0x18590f0_0;
v0x1858be0_0 .net "nand_in0ncom", 0 0, L_0x1d19f40; 1 drivers
v0x1858c80_0 .net "nand_in1com", 0 0, L_0x1d19c90; 1 drivers
v0x1858d60_0 .net "ncom", 0 0, L_0x1d19e80; 1 drivers
v0x1858e00_0 .net "nor_wire", 0 0, L_0x1d1a180; 1 drivers
v0x1858ea0_0 .alias "result", 0 0, v0x185bcf0_0;
v0x1858f70_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1857d40 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1855690;
 .timescale -9 -12;
L_0x1d1a450/d .functor NOR 1, L_0x1d11b80, L_0x1d11c20, C4<0>, C4<0>;
L_0x1d1a450 .delay (20000,20000,20000) L_0x1d1a450/d;
L_0x1d1a5a0/d .functor NOT 1, L_0x1d1a450, C4<0>, C4<0>, C4<0>;
L_0x1d1a5a0 .delay (10000,10000,10000) L_0x1d1a5a0/d;
v0x18584c0_0 .alias "a", 0 0, v0x185b880_0;
v0x1858540_0 .alias "b", 0 0, v0x185b900_0;
v0x18585e0_0 .net "nor_ab", 0 0, L_0x1d1a450; 1 drivers
v0x1858660_0 .net "or_ab", 0 0, L_0x1d1a5a0; 1 drivers
v0x18586e0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1858760_0 .alias "result", 0 0, v0x185be70_0;
S_0x1857e30 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1857d40;
 .timescale -9 -12;
L_0x1d1a6d0/d .functor NAND 1, L_0x1d1a5a0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d1a6d0 .delay (20000,20000,20000) L_0x1d1a6d0/d;
L_0x1d1a7b0/d .functor NOT 1, L_0x1d1a6d0, C4<0>, C4<0>, C4<0>;
L_0x1d1a7b0 .delay (10000,10000,10000) L_0x1d1a7b0/d;
L_0x1d1a8c0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d1a8c0 .delay (10000,10000,10000) L_0x1d1a8c0/d;
L_0x1d1a980/d .functor NAND 1, L_0x1d1a450, L_0x1d1a8c0, C4<1>, C4<1>;
L_0x1d1a980 .delay (20000,20000,20000) L_0x1d1a980/d;
L_0x1d1aad0/d .functor NOT 1, L_0x1d1a980, C4<0>, C4<0>, C4<0>;
L_0x1d1aad0 .delay (10000,10000,10000) L_0x1d1aad0/d;
L_0x1d1abc0/d .functor NOR 1, L_0x1d1aad0, L_0x1d1a7b0, C4<0>, C4<0>;
L_0x1d1abc0 .delay (20000,20000,20000) L_0x1d1abc0/d;
L_0x1d1ad60/d .functor NOT 1, L_0x1d1abc0, C4<0>, C4<0>, C4<0>;
L_0x1d1ad60 .delay (10000,10000,10000) L_0x1d1ad60/d;
v0x1857f20_0 .net "and_in0ncom", 0 0, L_0x1d1aad0; 1 drivers
v0x1857fa0_0 .net "and_in1com", 0 0, L_0x1d1a7b0; 1 drivers
v0x1858020_0 .alias "in0", 0 0, v0x18585e0_0;
v0x18580a0_0 .alias "in1", 0 0, v0x1858660_0;
v0x1858120_0 .net "nand_in0ncom", 0 0, L_0x1d1a980; 1 drivers
v0x18581a0_0 .net "nand_in1com", 0 0, L_0x1d1a6d0; 1 drivers
v0x1858220_0 .net "ncom", 0 0, L_0x1d1a8c0; 1 drivers
v0x18582a0_0 .net "nor_wire", 0 0, L_0x1d1abc0; 1 drivers
v0x1858370_0 .alias "result", 0 0, v0x185be70_0;
v0x1858440_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1855780 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1855690;
 .timescale -9 -12;
v0x1857590_0 .alias "in0", 0 0, v0x185bbe0_0;
v0x1857640_0 .alias "in1", 0 0, v0x185bf80_0;
v0x18576f0_0 .alias "in2", 0 0, v0x185bcf0_0;
v0x18577a0_0 .alias "in3", 0 0, v0x185be70_0;
v0x1857880_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1857930_0 .alias "result", 0 0, v0x185ba90_0;
v0x18579b0_0 .net "sel0", 0 0, L_0x1d1ce80; 1 drivers
v0x1857a30_0 .net "sel1", 0 0, L_0x1d1cf40; 1 drivers
v0x1857ab0_0 .net "sel2", 0 0, L_0x1d1d070; 1 drivers
v0x1857b60_0 .net "w0", 0 0, L_0x1d1b520; 1 drivers
v0x1857c40_0 .net "w1", 0 0, L_0x1d1bca0; 1 drivers
v0x1857cc0_0 .net "w2", 0 0, L_0x1d1c4f0; 1 drivers
S_0x1856e40 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1855780;
 .timescale -9 -12;
L_0x1d1ae90/d .functor NAND 1, L_0x1d198c0, L_0x1d1ce80, C4<1>, C4<1>;
L_0x1d1ae90 .delay (20000,20000,20000) L_0x1d1ae90/d;
L_0x1d1af70/d .functor NOT 1, L_0x1d1ae90, C4<0>, C4<0>, C4<0>;
L_0x1d1af70 .delay (10000,10000,10000) L_0x1d1af70/d;
L_0x1d1b080/d .functor NOT 1, L_0x1d1ce80, C4<0>, C4<0>, C4<0>;
L_0x1d1b080 .delay (10000,10000,10000) L_0x1d1b080/d;
L_0x1d1b1d0/d .functor NAND 1, L_0x1d18bc0, L_0x1d1b080, C4<1>, C4<1>;
L_0x1d1b1d0 .delay (20000,20000,20000) L_0x1d1b1d0/d;
L_0x1d1b290/d .functor NOT 1, L_0x1d1b1d0, C4<0>, C4<0>, C4<0>;
L_0x1d1b290 .delay (10000,10000,10000) L_0x1d1b290/d;
L_0x1d1b380/d .functor NOR 1, L_0x1d1b290, L_0x1d1af70, C4<0>, C4<0>;
L_0x1d1b380 .delay (20000,20000,20000) L_0x1d1b380/d;
L_0x1d1b520/d .functor NOT 1, L_0x1d1b380, C4<0>, C4<0>, C4<0>;
L_0x1d1b520 .delay (10000,10000,10000) L_0x1d1b520/d;
v0x1856f30_0 .net "and_in0ncom", 0 0, L_0x1d1b290; 1 drivers
v0x1856ff0_0 .net "and_in1com", 0 0, L_0x1d1af70; 1 drivers
v0x1857090_0 .alias "in0", 0 0, v0x185bbe0_0;
v0x1857130_0 .alias "in1", 0 0, v0x185bf80_0;
v0x18571b0_0 .net "nand_in0ncom", 0 0, L_0x1d1b1d0; 1 drivers
v0x1857250_0 .net "nand_in1com", 0 0, L_0x1d1ae90; 1 drivers
v0x18572f0_0 .net "ncom", 0 0, L_0x1d1b080; 1 drivers
v0x1857390_0 .net "nor_wire", 0 0, L_0x1d1b380; 1 drivers
v0x1857430_0 .alias "result", 0 0, v0x1857b60_0;
v0x18574b0_0 .alias "sel0", 0 0, v0x18579b0_0;
S_0x18566f0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1855780;
 .timescale -9 -12;
L_0x1d1b650/d .functor NAND 1, L_0x1d1ad60, L_0x1d1ce80, C4<1>, C4<1>;
L_0x1d1b650 .delay (20000,20000,20000) L_0x1d1b650/d;
L_0x1d1b730/d .functor NOT 1, L_0x1d1b650, C4<0>, C4<0>, C4<0>;
L_0x1d1b730 .delay (10000,10000,10000) L_0x1d1b730/d;
L_0x1d1b840/d .functor NOT 1, L_0x1d1ce80, C4<0>, C4<0>, C4<0>;
L_0x1d1b840 .delay (10000,10000,10000) L_0x1d1b840/d;
L_0x1d1b900/d .functor NAND 1, L_0x1d1a320, L_0x1d1b840, C4<1>, C4<1>;
L_0x1d1b900 .delay (20000,20000,20000) L_0x1d1b900/d;
L_0x1d1ba10/d .functor NOT 1, L_0x1d1b900, C4<0>, C4<0>, C4<0>;
L_0x1d1ba10 .delay (10000,10000,10000) L_0x1d1ba10/d;
L_0x1d1bb00/d .functor NOR 1, L_0x1d1ba10, L_0x1d1b730, C4<0>, C4<0>;
L_0x1d1bb00 .delay (20000,20000,20000) L_0x1d1bb00/d;
L_0x1d1bca0/d .functor NOT 1, L_0x1d1bb00, C4<0>, C4<0>, C4<0>;
L_0x1d1bca0 .delay (10000,10000,10000) L_0x1d1bca0/d;
v0x18567e0_0 .net "and_in0ncom", 0 0, L_0x1d1ba10; 1 drivers
v0x18568a0_0 .net "and_in1com", 0 0, L_0x1d1b730; 1 drivers
v0x1856940_0 .alias "in0", 0 0, v0x185bcf0_0;
v0x18569e0_0 .alias "in1", 0 0, v0x185be70_0;
v0x1856a60_0 .net "nand_in0ncom", 0 0, L_0x1d1b900; 1 drivers
v0x1856b00_0 .net "nand_in1com", 0 0, L_0x1d1b650; 1 drivers
v0x1856ba0_0 .net "ncom", 0 0, L_0x1d1b840; 1 drivers
v0x1856c40_0 .net "nor_wire", 0 0, L_0x1d1bb00; 1 drivers
v0x1856ce0_0 .alias "result", 0 0, v0x1857c40_0;
v0x1856d60_0 .alias "sel0", 0 0, v0x18579b0_0;
S_0x1855fa0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1855780;
 .timescale -9 -12;
L_0x1d1bdd0/d .functor NAND 1, L_0x1d1bca0, L_0x1d1cf40, C4<1>, C4<1>;
L_0x1d1bdd0 .delay (20000,20000,20000) L_0x1d1bdd0/d;
L_0x1d1bf40/d .functor NOT 1, L_0x1d1bdd0, C4<0>, C4<0>, C4<0>;
L_0x1d1bf40 .delay (10000,10000,10000) L_0x1d1bf40/d;
L_0x1d1c050/d .functor NOT 1, L_0x1d1cf40, C4<0>, C4<0>, C4<0>;
L_0x1d1c050 .delay (10000,10000,10000) L_0x1d1c050/d;
L_0x1d1c110/d .functor NAND 1, L_0x1d1b520, L_0x1d1c050, C4<1>, C4<1>;
L_0x1d1c110 .delay (20000,20000,20000) L_0x1d1c110/d;
L_0x1d1c260/d .functor NOT 1, L_0x1d1c110, C4<0>, C4<0>, C4<0>;
L_0x1d1c260 .delay (10000,10000,10000) L_0x1d1c260/d;
L_0x1d1c350/d .functor NOR 1, L_0x1d1c260, L_0x1d1bf40, C4<0>, C4<0>;
L_0x1d1c350 .delay (20000,20000,20000) L_0x1d1c350/d;
L_0x1d1c4f0/d .functor NOT 1, L_0x1d1c350, C4<0>, C4<0>, C4<0>;
L_0x1d1c4f0 .delay (10000,10000,10000) L_0x1d1c4f0/d;
v0x1856090_0 .net "and_in0ncom", 0 0, L_0x1d1c260; 1 drivers
v0x1856150_0 .net "and_in1com", 0 0, L_0x1d1bf40; 1 drivers
v0x18561f0_0 .alias "in0", 0 0, v0x1857b60_0;
v0x1856290_0 .alias "in1", 0 0, v0x1857c40_0;
v0x1856310_0 .net "nand_in0ncom", 0 0, L_0x1d1c110; 1 drivers
v0x18563b0_0 .net "nand_in1com", 0 0, L_0x1d1bdd0; 1 drivers
v0x1856450_0 .net "ncom", 0 0, L_0x1d1c050; 1 drivers
v0x18564f0_0 .net "nor_wire", 0 0, L_0x1d1c350; 1 drivers
v0x1856590_0 .alias "result", 0 0, v0x1857cc0_0;
v0x1856610_0 .alias "sel0", 0 0, v0x1857a30_0;
S_0x1855870 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1855780;
 .timescale -9 -12;
L_0x1d1c620/d .functor NAND 1, C4<0>, L_0x1d1d070, C4<1>, C4<1>;
L_0x1d1c620 .delay (20000,20000,20000) L_0x1d1c620/d;
L_0x1d1c7a0/d .functor NOT 1, L_0x1d1c620, C4<0>, C4<0>, C4<0>;
L_0x1d1c7a0 .delay (10000,10000,10000) L_0x1d1c7a0/d;
L_0x1d1c8b0/d .functor NOT 1, L_0x1d1d070, C4<0>, C4<0>, C4<0>;
L_0x1d1c8b0 .delay (10000,10000,10000) L_0x1d1c8b0/d;
L_0x1d1c970/d .functor NAND 1, L_0x1d1c4f0, L_0x1d1c8b0, C4<1>, C4<1>;
L_0x1d1c970 .delay (20000,20000,20000) L_0x1d1c970/d;
L_0x1d1cac0/d .functor NOT 1, L_0x1d1c970, C4<0>, C4<0>, C4<0>;
L_0x1d1cac0 .delay (10000,10000,10000) L_0x1d1cac0/d;
L_0x1d1cbb0/d .functor NOR 1, L_0x1d1cac0, L_0x1d1c7a0, C4<0>, C4<0>;
L_0x1d1cbb0 .delay (20000,20000,20000) L_0x1d1cbb0/d;
L_0x1d1cd50/d .functor NOT 1, L_0x1d1cbb0, C4<0>, C4<0>, C4<0>;
L_0x1d1cd50 .delay (10000,10000,10000) L_0x1d1cd50/d;
v0x1855960_0 .net "and_in0ncom", 0 0, L_0x1d1cac0; 1 drivers
v0x18559e0_0 .net "and_in1com", 0 0, L_0x1d1c7a0; 1 drivers
v0x1855a80_0 .alias "in0", 0 0, v0x1857cc0_0;
v0x1855b20_0 .alias "in1", 0 0, v0x1857880_0;
v0x1855ba0_0 .net "nand_in0ncom", 0 0, L_0x1d1c970; 1 drivers
v0x1855c40_0 .net "nand_in1com", 0 0, L_0x1d1c620; 1 drivers
v0x1855d20_0 .net "ncom", 0 0, L_0x1d1c8b0; 1 drivers
v0x1855dc0_0 .net "nor_wire", 0 0, L_0x1d1cbb0; 1 drivers
v0x1855e60_0 .alias "result", 0 0, v0x185ba90_0;
v0x1855f00_0 .alias "sel0", 0 0, v0x1857ab0_0;
S_0x184ebb0 .scope generate, "ALU32[23]" "ALU32[23]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x184d5a8 .param/l "i" 2 105, +C4<010111>;
S_0x184ece0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x184ebb0;
 .timescale -9 -12;
L_0x1d17800/d .functor NOT 1, L_0x1d1d5f0, C4<0>, C4<0>, C4<0>;
L_0x1d17800 .delay (10000,10000,10000) L_0x1d17800/d;
v0x1854a60_0 .net "carryin", 0 0, L_0x1d1d690; 1 drivers
v0x1854b00_0 .net "carryout", 0 0, L_0x1d1ee60; 1 drivers
v0x1854b80_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x1854c00_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x1854c80_0 .net "notB", 0 0, L_0x1d17800; 1 drivers
v0x1854d00_0 .net "operandA", 0 0, L_0x1d1d550; 1 drivers
v0x1854d80_0 .net "operandB", 0 0, L_0x1d1d5f0; 1 drivers
v0x1854e90_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1854f10_0 .net "result", 0 0, L_0x1d223c0; 1 drivers
v0x1854fe0_0 .net "trueB", 0 0, L_0x1d1dca0; 1 drivers
v0x18550c0_0 .net "wAddSub", 0 0, L_0x1d1e7c0; 1 drivers
v0x18551d0_0 .net "wNandAnd", 0 0, L_0x1d1fb10; 1 drivers
v0x1855350_0 .net "wNorOr", 0 0, L_0x1d203d0; 1 drivers
v0x1855460_0 .net "wXor", 0 0, L_0x1d1f230; 1 drivers
L_0x1d224f0 .part v0x19172a0_0, 0, 1;
L_0x1d225b0 .part v0x19172a0_0, 1, 1;
L_0x1d226e0 .part v0x19172a0_0, 2, 1;
S_0x1854290 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x184ece0;
 .timescale -9 -12;
L_0x1d17900/d .functor NAND 1, L_0x1d17800, v0x1917220_0, C4<1>, C4<1>;
L_0x1d17900 .delay (20000,20000,20000) L_0x1d17900/d;
L_0x1d179e0/d .functor NOT 1, L_0x1d17900, C4<0>, C4<0>, C4<0>;
L_0x1d179e0 .delay (10000,10000,10000) L_0x1d179e0/d;
L_0x1d1d8d0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d1d8d0 .delay (10000,10000,10000) L_0x1d1d8d0/d;
L_0x1d1d970/d .functor NAND 1, L_0x1d1d5f0, L_0x1d1d8d0, C4<1>, C4<1>;
L_0x1d1d970 .delay (20000,20000,20000) L_0x1d1d970/d;
L_0x1d1da10/d .functor NOT 1, L_0x1d1d970, C4<0>, C4<0>, C4<0>;
L_0x1d1da10 .delay (10000,10000,10000) L_0x1d1da10/d;
L_0x1d1db00/d .functor NOR 1, L_0x1d1da10, L_0x1d179e0, C4<0>, C4<0>;
L_0x1d1db00 .delay (20000,20000,20000) L_0x1d1db00/d;
L_0x1d1dca0/d .functor NOT 1, L_0x1d1db00, C4<0>, C4<0>, C4<0>;
L_0x1d1dca0 .delay (10000,10000,10000) L_0x1d1dca0/d;
v0x1854380_0 .net "and_in0ncom", 0 0, L_0x1d1da10; 1 drivers
v0x1854440_0 .net "and_in1com", 0 0, L_0x1d179e0; 1 drivers
v0x18544e0_0 .alias "in0", 0 0, v0x1854d80_0;
v0x1854560_0 .alias "in1", 0 0, v0x1854c80_0;
v0x18545e0_0 .net "nand_in0ncom", 0 0, L_0x1d1d970; 1 drivers
v0x1854680_0 .net "nand_in1com", 0 0, L_0x1d17900; 1 drivers
v0x1854720_0 .net "ncom", 0 0, L_0x1d1d8d0; 1 drivers
v0x18547c0_0 .net "nor_wire", 0 0, L_0x1d1db00; 1 drivers
v0x18548b0_0 .alias "result", 0 0, v0x1854fe0_0;
v0x1854980_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x1852fa0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x184ece0;
 .timescale -9 -12;
L_0x1d1e8d0/d .functor NAND 1, L_0x1d1d550, L_0x1d1dca0, C4<1>, C4<1>;
L_0x1d1e8d0 .delay (20000,20000,20000) L_0x1d1e8d0/d;
L_0x1d1ea60/d .functor NOT 1, L_0x1d1e8d0, C4<0>, C4<0>, C4<0>;
L_0x1d1ea60 .delay (10000,10000,10000) L_0x1d1ea60/d;
L_0x1d1eb50/d .functor NAND 1, L_0x1d1d690, L_0x1d1e220, C4<1>, C4<1>;
L_0x1d1eb50 .delay (20000,20000,20000) L_0x1d1eb50/d;
L_0x1d1ec10/d .functor NOT 1, L_0x1d1eb50, C4<0>, C4<0>, C4<0>;
L_0x1d1ec10 .delay (10000,10000,10000) L_0x1d1ec10/d;
L_0x1d1ed20/d .functor NOR 1, L_0x1d1ec10, L_0x1d1ea60, C4<0>, C4<0>;
L_0x1d1ed20 .delay (20000,20000,20000) L_0x1d1ed20/d;
L_0x1d1ee60/d .functor NOT 1, L_0x1d1ed20, C4<0>, C4<0>, C4<0>;
L_0x1d1ee60 .delay (10000,10000,10000) L_0x1d1ee60/d;
v0x1853b80_0 .alias "a", 0 0, v0x1854d00_0;
v0x1853c90_0 .net "and_ab", 0 0, L_0x1d1ea60; 1 drivers
v0x1853d30_0 .net "and_xor_ab_c", 0 0, L_0x1d1ec10; 1 drivers
v0x1853dd0_0 .alias "b", 0 0, v0x1854fe0_0;
v0x1853e50_0 .alias "carryin", 0 0, v0x1854a60_0;
v0x1853ed0_0 .alias "carryout", 0 0, v0x1854b00_0;
v0x1853f90_0 .net "nand_ab", 0 0, L_0x1d1e8d0; 1 drivers
v0x1854010_0 .net "nand_xor_ab_c", 0 0, L_0x1d1eb50; 1 drivers
v0x1854090_0 .net "nco", 0 0, L_0x1d1ed20; 1 drivers
v0x1854130_0 .alias "sum", 0 0, v0x18550c0_0;
v0x1854210_0 .net "xor_ab", 0 0, L_0x1d1e220; 1 drivers
S_0x1853630 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1852fa0;
 .timescale -9 -12;
L_0x1d1de10/d .functor NAND 1, L_0x1d1d550, L_0x1d1dca0, C4<1>, C4<1>;
L_0x1d1de10 .delay (20000,20000,20000) L_0x1d1de10/d;
L_0x1d1def0/d .functor NOR 1, L_0x1d1d550, L_0x1d1dca0, C4<0>, C4<0>;
L_0x1d1def0 .delay (20000,20000,20000) L_0x1d1def0/d;
L_0x1d1dfb0/d .functor NOT 1, L_0x1d1def0, C4<0>, C4<0>, C4<0>;
L_0x1d1dfb0 .delay (10000,10000,10000) L_0x1d1dfb0/d;
L_0x1d1e0c0/d .functor NAND 1, L_0x1d1dfb0, L_0x1d1de10, C4<1>, C4<1>;
L_0x1d1e0c0 .delay (20000,20000,20000) L_0x1d1e0c0/d;
L_0x1d1e220/d .functor NOT 1, L_0x1d1e0c0, C4<0>, C4<0>, C4<0>;
L_0x1d1e220 .delay (10000,10000,10000) L_0x1d1e220/d;
v0x1853720_0 .alias "a", 0 0, v0x1854d00_0;
v0x18537c0_0 .alias "b", 0 0, v0x1854fe0_0;
v0x1853860_0 .net "nand_ab", 0 0, L_0x1d1de10; 1 drivers
v0x1853900_0 .net "nor_ab", 0 0, L_0x1d1def0; 1 drivers
v0x1853980_0 .net "nxor_ab", 0 0, L_0x1d1e0c0; 1 drivers
v0x1853a20_0 .net "or_ab", 0 0, L_0x1d1dfb0; 1 drivers
v0x1853b00_0 .alias "result", 0 0, v0x1854210_0;
S_0x1853090 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1852fa0;
 .timescale -9 -12;
L_0x1d1e330/d .functor NAND 1, L_0x1d1e220, L_0x1d1d690, C4<1>, C4<1>;
L_0x1d1e330 .delay (20000,20000,20000) L_0x1d1e330/d;
L_0x1d1e4a0/d .functor NOR 1, L_0x1d1e220, L_0x1d1d690, C4<0>, C4<0>;
L_0x1d1e4a0 .delay (20000,20000,20000) L_0x1d1e4a0/d;
L_0x1d1e5f0/d .functor NOT 1, L_0x1d1e4a0, C4<0>, C4<0>, C4<0>;
L_0x1d1e5f0 .delay (10000,10000,10000) L_0x1d1e5f0/d;
L_0x1d1e6b0/d .functor NAND 1, L_0x1d1e5f0, L_0x1d1e330, C4<1>, C4<1>;
L_0x1d1e6b0 .delay (20000,20000,20000) L_0x1d1e6b0/d;
L_0x1d1e7c0/d .functor NOT 1, L_0x1d1e6b0, C4<0>, C4<0>, C4<0>;
L_0x1d1e7c0 .delay (10000,10000,10000) L_0x1d1e7c0/d;
v0x1853180_0 .alias "a", 0 0, v0x1854210_0;
v0x1853220_0 .alias "b", 0 0, v0x1854a60_0;
v0x18532c0_0 .net "nand_ab", 0 0, L_0x1d1e330; 1 drivers
v0x1853360_0 .net "nor_ab", 0 0, L_0x1d1e4a0; 1 drivers
v0x18533e0_0 .net "nxor_ab", 0 0, L_0x1d1e6b0; 1 drivers
v0x1853480_0 .net "or_ab", 0 0, L_0x1d1e5f0; 1 drivers
v0x1853560_0 .alias "result", 0 0, v0x18550c0_0;
S_0x1852a50 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x184ece0;
 .timescale -9 -12;
L_0x1859270/d .functor NAND 1, L_0x1d1d550, L_0x1d1d5f0, C4<1>, C4<1>;
L_0x1859270 .delay (20000,20000,20000) L_0x1859270/d;
L_0x185fdb0/d .functor NOR 1, L_0x1d1d550, L_0x1d1d5f0, C4<0>, C4<0>;
L_0x185fdb0 .delay (20000,20000,20000) L_0x185fdb0/d;
L_0x188d0e0/d .functor NOT 1, L_0x185fdb0, C4<0>, C4<0>, C4<0>;
L_0x188d0e0 .delay (10000,10000,10000) L_0x188d0e0/d;
L_0x1d1f0f0/d .functor NAND 1, L_0x188d0e0, L_0x1859270, C4<1>, C4<1>;
L_0x1d1f0f0 .delay (20000,20000,20000) L_0x1d1f0f0/d;
L_0x1d1f230/d .functor NOT 1, L_0x1d1f0f0, C4<0>, C4<0>, C4<0>;
L_0x1d1f230 .delay (10000,10000,10000) L_0x1d1f230/d;
v0x1852b40_0 .alias "a", 0 0, v0x1854d00_0;
v0x1852bc0_0 .alias "b", 0 0, v0x1854d80_0;
v0x1852c90_0 .net "nand_ab", 0 0, L_0x1859270; 1 drivers
v0x1852d10_0 .net "nor_ab", 0 0, L_0x185fdb0; 1 drivers
v0x1852d90_0 .net "nxor_ab", 0 0, L_0x1d1f0f0; 1 drivers
v0x1852e10_0 .net "or_ab", 0 0, L_0x188d0e0; 1 drivers
v0x1852ed0_0 .alias "result", 0 0, v0x1855460_0;
S_0x1851e60 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x184ece0;
 .timescale -9 -12;
L_0x1d1f360/d .functor NAND 1, L_0x1d1d550, L_0x1d1d5f0, C4<1>, C4<1>;
L_0x1d1f360 .delay (20000,20000,20000) L_0x1d1f360/d;
L_0x1d1f450/d .functor NOT 1, L_0x1d1f360, C4<0>, C4<0>, C4<0>;
L_0x1d1f450 .delay (10000,10000,10000) L_0x1d1f450/d;
v0x18526d0_0 .alias "a", 0 0, v0x1854d00_0;
v0x1852770_0 .net "and_ab", 0 0, L_0x1d1f450; 1 drivers
v0x18527f0_0 .alias "b", 0 0, v0x1854d80_0;
v0x1852870_0 .net "nand_ab", 0 0, L_0x1d1f360; 1 drivers
v0x1852950_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18529d0_0 .alias "result", 0 0, v0x18551d0_0;
S_0x1851f50 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1851e60;
 .timescale -9 -12;
L_0x1d1f540/d .functor NAND 1, L_0x1d1f450, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d1f540 .delay (20000,20000,20000) L_0x1d1f540/d;
L_0x1d1f5e0/d .functor NOT 1, L_0x1d1f540, C4<0>, C4<0>, C4<0>;
L_0x1d1f5e0 .delay (10000,10000,10000) L_0x1d1f5e0/d;
L_0x1d1f6d0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d1f6d0 .delay (10000,10000,10000) L_0x1d1f6d0/d;
L_0x1d1f770/d .functor NAND 1, L_0x1d1f360, L_0x1d1f6d0, C4<1>, C4<1>;
L_0x1d1f770 .delay (20000,20000,20000) L_0x1d1f770/d;
L_0x1d1f8a0/d .functor NOT 1, L_0x1d1f770, C4<0>, C4<0>, C4<0>;
L_0x1d1f8a0 .delay (10000,10000,10000) L_0x1d1f8a0/d;
L_0x1d1f990/d .functor NOR 1, L_0x1d1f8a0, L_0x1d1f5e0, C4<0>, C4<0>;
L_0x1d1f990 .delay (20000,20000,20000) L_0x1d1f990/d;
L_0x1d1fb10/d .functor NOT 1, L_0x1d1f990, C4<0>, C4<0>, C4<0>;
L_0x1d1fb10 .delay (10000,10000,10000) L_0x1d1fb10/d;
v0x1852040_0 .net "and_in0ncom", 0 0, L_0x1d1f8a0; 1 drivers
v0x18520c0_0 .net "and_in1com", 0 0, L_0x1d1f5e0; 1 drivers
v0x1852140_0 .alias "in0", 0 0, v0x1852870_0;
v0x18521e0_0 .alias "in1", 0 0, v0x1852770_0;
v0x1852260_0 .net "nand_in0ncom", 0 0, L_0x1d1f770; 1 drivers
v0x1852300_0 .net "nand_in1com", 0 0, L_0x1d1f540; 1 drivers
v0x18523e0_0 .net "ncom", 0 0, L_0x1d1f6d0; 1 drivers
v0x1852480_0 .net "nor_wire", 0 0, L_0x1d1f990; 1 drivers
v0x1852520_0 .alias "result", 0 0, v0x18551d0_0;
v0x18525f0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18513c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x184ece0;
 .timescale -9 -12;
L_0x1d1fc00/d .functor NOR 1, L_0x1d1d550, L_0x1d1d5f0, C4<0>, C4<0>;
L_0x1d1fc00 .delay (20000,20000,20000) L_0x1d1fc00/d;
L_0x1d1fcf0/d .functor NOT 1, L_0x1d1fc00, C4<0>, C4<0>, C4<0>;
L_0x1d1fcf0 .delay (10000,10000,10000) L_0x1d1fcf0/d;
v0x1851b40_0 .alias "a", 0 0, v0x1854d00_0;
v0x1851bc0_0 .alias "b", 0 0, v0x1854d80_0;
v0x1851c60_0 .net "nor_ab", 0 0, L_0x1d1fc00; 1 drivers
v0x1851ce0_0 .net "or_ab", 0 0, L_0x1d1fcf0; 1 drivers
v0x1851d60_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1851de0_0 .alias "result", 0 0, v0x1855350_0;
S_0x18514b0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18513c0;
 .timescale -9 -12;
L_0x1d1fde0/d .functor NAND 1, L_0x1d1fcf0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d1fde0 .delay (20000,20000,20000) L_0x1d1fde0/d;
L_0x1d1fe80/d .functor NOT 1, L_0x1d1fde0, C4<0>, C4<0>, C4<0>;
L_0x1d1fe80 .delay (10000,10000,10000) L_0x1d1fe80/d;
L_0x1d1ff70/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d1ff70 .delay (10000,10000,10000) L_0x1d1ff70/d;
L_0x1d20010/d .functor NAND 1, L_0x1d1fc00, L_0x1d1ff70, C4<1>, C4<1>;
L_0x1d20010 .delay (20000,20000,20000) L_0x1d20010/d;
L_0x1d20140/d .functor NOT 1, L_0x1d20010, C4<0>, C4<0>, C4<0>;
L_0x1d20140 .delay (10000,10000,10000) L_0x1d20140/d;
L_0x1d20230/d .functor NOR 1, L_0x1d20140, L_0x1d1fe80, C4<0>, C4<0>;
L_0x1d20230 .delay (20000,20000,20000) L_0x1d20230/d;
L_0x1d203d0/d .functor NOT 1, L_0x1d20230, C4<0>, C4<0>, C4<0>;
L_0x1d203d0 .delay (10000,10000,10000) L_0x1d203d0/d;
v0x18515a0_0 .net "and_in0ncom", 0 0, L_0x1d20140; 1 drivers
v0x1851620_0 .net "and_in1com", 0 0, L_0x1d1fe80; 1 drivers
v0x18516a0_0 .alias "in0", 0 0, v0x1851c60_0;
v0x1851720_0 .alias "in1", 0 0, v0x1851ce0_0;
v0x18517a0_0 .net "nand_in0ncom", 0 0, L_0x1d20010; 1 drivers
v0x1851820_0 .net "nand_in1com", 0 0, L_0x1d1fde0; 1 drivers
v0x18518a0_0 .net "ncom", 0 0, L_0x1d1ff70; 1 drivers
v0x1851920_0 .net "nor_wire", 0 0, L_0x1d20230; 1 drivers
v0x18519f0_0 .alias "result", 0 0, v0x1855350_0;
v0x1851ac0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x184edd0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x184ece0;
 .timescale -9 -12;
v0x1850c10_0 .alias "in0", 0 0, v0x18550c0_0;
v0x1850cc0_0 .alias "in1", 0 0, v0x1855460_0;
v0x1850d70_0 .alias "in2", 0 0, v0x18551d0_0;
v0x1850e20_0 .alias "in3", 0 0, v0x1855350_0;
v0x1850f00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1850fb0_0 .alias "result", 0 0, v0x1854f10_0;
v0x1851030_0 .net "sel0", 0 0, L_0x1d224f0; 1 drivers
v0x18510b0_0 .net "sel1", 0 0, L_0x1d225b0; 1 drivers
v0x1851130_0 .net "sel2", 0 0, L_0x1d226e0; 1 drivers
v0x18511e0_0 .net "w0", 0 0, L_0x1d20b90; 1 drivers
v0x18512c0_0 .net "w1", 0 0, L_0x1d21310; 1 drivers
v0x1851340_0 .net "w2", 0 0, L_0x1d21b60; 1 drivers
S_0x1850490 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x184edd0;
 .timescale -9 -12;
L_0x1d20500/d .functor NAND 1, L_0x1d1f230, L_0x1d224f0, C4<1>, C4<1>;
L_0x1d20500 .delay (20000,20000,20000) L_0x1d20500/d;
L_0x1d205e0/d .functor NOT 1, L_0x1d20500, C4<0>, C4<0>, C4<0>;
L_0x1d205e0 .delay (10000,10000,10000) L_0x1d205e0/d;
L_0x1d206f0/d .functor NOT 1, L_0x1d224f0, C4<0>, C4<0>, C4<0>;
L_0x1d206f0 .delay (10000,10000,10000) L_0x1d206f0/d;
L_0x1d20840/d .functor NAND 1, L_0x1d1e7c0, L_0x1d206f0, C4<1>, C4<1>;
L_0x1d20840 .delay (20000,20000,20000) L_0x1d20840/d;
L_0x1d20900/d .functor NOT 1, L_0x1d20840, C4<0>, C4<0>, C4<0>;
L_0x1d20900 .delay (10000,10000,10000) L_0x1d20900/d;
L_0x1d209f0/d .functor NOR 1, L_0x1d20900, L_0x1d205e0, C4<0>, C4<0>;
L_0x1d209f0 .delay (20000,20000,20000) L_0x1d209f0/d;
L_0x1d20b90/d .functor NOT 1, L_0x1d209f0, C4<0>, C4<0>, C4<0>;
L_0x1d20b90 .delay (10000,10000,10000) L_0x1d20b90/d;
v0x1850580_0 .net "and_in0ncom", 0 0, L_0x1d20900; 1 drivers
v0x1850640_0 .net "and_in1com", 0 0, L_0x1d205e0; 1 drivers
v0x18506e0_0 .alias "in0", 0 0, v0x18550c0_0;
v0x1850780_0 .alias "in1", 0 0, v0x1855460_0;
v0x1850800_0 .net "nand_in0ncom", 0 0, L_0x1d20840; 1 drivers
v0x18508a0_0 .net "nand_in1com", 0 0, L_0x1d20500; 1 drivers
v0x1850940_0 .net "ncom", 0 0, L_0x1d206f0; 1 drivers
v0x18509e0_0 .net "nor_wire", 0 0, L_0x1d209f0; 1 drivers
v0x1850a80_0 .alias "result", 0 0, v0x18511e0_0;
v0x1850b00_0 .alias "sel0", 0 0, v0x1851030_0;
S_0x184fd40 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x184edd0;
 .timescale -9 -12;
L_0x1d20cc0/d .functor NAND 1, L_0x1d203d0, L_0x1d224f0, C4<1>, C4<1>;
L_0x1d20cc0 .delay (20000,20000,20000) L_0x1d20cc0/d;
L_0x1d20da0/d .functor NOT 1, L_0x1d20cc0, C4<0>, C4<0>, C4<0>;
L_0x1d20da0 .delay (10000,10000,10000) L_0x1d20da0/d;
L_0x1d20eb0/d .functor NOT 1, L_0x1d224f0, C4<0>, C4<0>, C4<0>;
L_0x1d20eb0 .delay (10000,10000,10000) L_0x1d20eb0/d;
L_0x1d20f70/d .functor NAND 1, L_0x1d1fb10, L_0x1d20eb0, C4<1>, C4<1>;
L_0x1d20f70 .delay (20000,20000,20000) L_0x1d20f70/d;
L_0x1d21080/d .functor NOT 1, L_0x1d20f70, C4<0>, C4<0>, C4<0>;
L_0x1d21080 .delay (10000,10000,10000) L_0x1d21080/d;
L_0x1d21170/d .functor NOR 1, L_0x1d21080, L_0x1d20da0, C4<0>, C4<0>;
L_0x1d21170 .delay (20000,20000,20000) L_0x1d21170/d;
L_0x1d21310/d .functor NOT 1, L_0x1d21170, C4<0>, C4<0>, C4<0>;
L_0x1d21310 .delay (10000,10000,10000) L_0x1d21310/d;
v0x184fe30_0 .net "and_in0ncom", 0 0, L_0x1d21080; 1 drivers
v0x184fef0_0 .net "and_in1com", 0 0, L_0x1d20da0; 1 drivers
v0x184ff90_0 .alias "in0", 0 0, v0x18551d0_0;
v0x1850030_0 .alias "in1", 0 0, v0x1855350_0;
v0x18500b0_0 .net "nand_in0ncom", 0 0, L_0x1d20f70; 1 drivers
v0x1850150_0 .net "nand_in1com", 0 0, L_0x1d20cc0; 1 drivers
v0x18501f0_0 .net "ncom", 0 0, L_0x1d20eb0; 1 drivers
v0x1850290_0 .net "nor_wire", 0 0, L_0x1d21170; 1 drivers
v0x1850330_0 .alias "result", 0 0, v0x18512c0_0;
v0x18503b0_0 .alias "sel0", 0 0, v0x1851030_0;
S_0x184f5f0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x184edd0;
 .timescale -9 -12;
L_0x1d21440/d .functor NAND 1, L_0x1d21310, L_0x1d225b0, C4<1>, C4<1>;
L_0x1d21440 .delay (20000,20000,20000) L_0x1d21440/d;
L_0x1d215b0/d .functor NOT 1, L_0x1d21440, C4<0>, C4<0>, C4<0>;
L_0x1d215b0 .delay (10000,10000,10000) L_0x1d215b0/d;
L_0x1d216c0/d .functor NOT 1, L_0x1d225b0, C4<0>, C4<0>, C4<0>;
L_0x1d216c0 .delay (10000,10000,10000) L_0x1d216c0/d;
L_0x1d21780/d .functor NAND 1, L_0x1d20b90, L_0x1d216c0, C4<1>, C4<1>;
L_0x1d21780 .delay (20000,20000,20000) L_0x1d21780/d;
L_0x1d218d0/d .functor NOT 1, L_0x1d21780, C4<0>, C4<0>, C4<0>;
L_0x1d218d0 .delay (10000,10000,10000) L_0x1d218d0/d;
L_0x1d219c0/d .functor NOR 1, L_0x1d218d0, L_0x1d215b0, C4<0>, C4<0>;
L_0x1d219c0 .delay (20000,20000,20000) L_0x1d219c0/d;
L_0x1d21b60/d .functor NOT 1, L_0x1d219c0, C4<0>, C4<0>, C4<0>;
L_0x1d21b60 .delay (10000,10000,10000) L_0x1d21b60/d;
v0x184f6e0_0 .net "and_in0ncom", 0 0, L_0x1d218d0; 1 drivers
v0x184f7a0_0 .net "and_in1com", 0 0, L_0x1d215b0; 1 drivers
v0x184f840_0 .alias "in0", 0 0, v0x18511e0_0;
v0x184f8e0_0 .alias "in1", 0 0, v0x18512c0_0;
v0x184f960_0 .net "nand_in0ncom", 0 0, L_0x1d21780; 1 drivers
v0x184fa00_0 .net "nand_in1com", 0 0, L_0x1d21440; 1 drivers
v0x184faa0_0 .net "ncom", 0 0, L_0x1d216c0; 1 drivers
v0x184fb40_0 .net "nor_wire", 0 0, L_0x1d219c0; 1 drivers
v0x184fbe0_0 .alias "result", 0 0, v0x1851340_0;
v0x184fc60_0 .alias "sel0", 0 0, v0x18510b0_0;
S_0x184eec0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x184edd0;
 .timescale -9 -12;
L_0x1d21c90/d .functor NAND 1, C4<0>, L_0x1d226e0, C4<1>, C4<1>;
L_0x1d21c90 .delay (20000,20000,20000) L_0x1d21c90/d;
L_0x1d21e10/d .functor NOT 1, L_0x1d21c90, C4<0>, C4<0>, C4<0>;
L_0x1d21e10 .delay (10000,10000,10000) L_0x1d21e10/d;
L_0x1d21f20/d .functor NOT 1, L_0x1d226e0, C4<0>, C4<0>, C4<0>;
L_0x1d21f20 .delay (10000,10000,10000) L_0x1d21f20/d;
L_0x1d21fe0/d .functor NAND 1, L_0x1d21b60, L_0x1d21f20, C4<1>, C4<1>;
L_0x1d21fe0 .delay (20000,20000,20000) L_0x1d21fe0/d;
L_0x1d22130/d .functor NOT 1, L_0x1d21fe0, C4<0>, C4<0>, C4<0>;
L_0x1d22130 .delay (10000,10000,10000) L_0x1d22130/d;
L_0x1d22220/d .functor NOR 1, L_0x1d22130, L_0x1d21e10, C4<0>, C4<0>;
L_0x1d22220 .delay (20000,20000,20000) L_0x1d22220/d;
L_0x1d223c0/d .functor NOT 1, L_0x1d22220, C4<0>, C4<0>, C4<0>;
L_0x1d223c0 .delay (10000,10000,10000) L_0x1d223c0/d;
v0x184efb0_0 .net "and_in0ncom", 0 0, L_0x1d22130; 1 drivers
v0x184f030_0 .net "and_in1com", 0 0, L_0x1d21e10; 1 drivers
v0x184f0d0_0 .alias "in0", 0 0, v0x1851340_0;
v0x184f170_0 .alias "in1", 0 0, v0x1850f00_0;
v0x184f1f0_0 .net "nand_in0ncom", 0 0, L_0x1d21fe0; 1 drivers
v0x184f290_0 .net "nand_in1com", 0 0, L_0x1d21c90; 1 drivers
v0x184f370_0 .net "ncom", 0 0, L_0x1d21f20; 1 drivers
v0x184f410_0 .net "nor_wire", 0 0, L_0x1d22220; 1 drivers
v0x184f4b0_0 .alias "result", 0 0, v0x1854f10_0;
v0x184f550_0 .alias "sel0", 0 0, v0x1851130_0;
S_0x1848060 .scope generate, "ALU32[24]" "ALU32[24]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x1846a58 .param/l "i" 2 105, +C4<011000>;
S_0x1848190 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1848060;
 .timescale -9 -12;
L_0x1d1d730/d .functor NOT 1, L_0x1d1d450, C4<0>, C4<0>, C4<0>;
L_0x1d1d730 .delay (10000,10000,10000) L_0x1d1d730/d;
v0x184e0b0_0 .net "carryin", 0 0, L_0x1d22a20; 1 drivers
v0x184e150_0 .net "carryout", 0 0, L_0x1d24490; 1 drivers
v0x184e1d0_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x184e250_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x184e2d0_0 .net "notB", 0 0, L_0x1d1d730; 1 drivers
v0x184e350_0 .net "operandA", 0 0, L_0x1d1d3b0; 1 drivers
v0x184e3d0_0 .net "operandB", 0 0, L_0x1d1d450; 1 drivers
v0x184e4e0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x184e560_0 .net "result", 0 0, L_0x1d28e30; 1 drivers
v0x184e630_0 .net "trueB", 0 0, L_0x1d232d0; 1 drivers
v0x184e710_0 .net "wAddSub", 0 0, L_0x1d23df0; 1 drivers
v0x184e820_0 .net "wNandAnd", 0 0, L_0x1d25550; 1 drivers
v0x184e9a0_0 .net "wNorOr", 0 0, L_0x18ea3d0; 1 drivers
v0x184eab0_0 .net "wXor", 0 0, L_0x1d24af0; 1 drivers
L_0x1d28f60 .part v0x19172a0_0, 0, 1;
L_0x1d29020 .part v0x19172a0_0, 1, 1;
L_0x1d29150 .part v0x19172a0_0, 2, 1;
S_0x184d8e0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1848190;
 .timescale -9 -12;
L_0x1d1d830/d .functor NAND 1, L_0x1d1d730, v0x1917220_0, C4<1>, C4<1>;
L_0x1d1d830 .delay (20000,20000,20000) L_0x1d1d830/d;
L_0x1d22e00/d .functor NOT 1, L_0x1d1d830, C4<0>, C4<0>, C4<0>;
L_0x1d22e00 .delay (10000,10000,10000) L_0x1d22e00/d;
L_0x1d22ec0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d22ec0 .delay (10000,10000,10000) L_0x1d22ec0/d;
L_0x1d22f80/d .functor NAND 1, L_0x1d1d450, L_0x1d22ec0, C4<1>, C4<1>;
L_0x1d22f80 .delay (20000,20000,20000) L_0x1d22f80/d;
L_0x1d23040/d .functor NOT 1, L_0x1d22f80, C4<0>, C4<0>, C4<0>;
L_0x1d23040 .delay (10000,10000,10000) L_0x1d23040/d;
L_0x1d23130/d .functor NOR 1, L_0x1d23040, L_0x1d22e00, C4<0>, C4<0>;
L_0x1d23130 .delay (20000,20000,20000) L_0x1d23130/d;
L_0x1d232d0/d .functor NOT 1, L_0x1d23130, C4<0>, C4<0>, C4<0>;
L_0x1d232d0 .delay (10000,10000,10000) L_0x1d232d0/d;
v0x184d9d0_0 .net "and_in0ncom", 0 0, L_0x1d23040; 1 drivers
v0x184da90_0 .net "and_in1com", 0 0, L_0x1d22e00; 1 drivers
v0x184db30_0 .alias "in0", 0 0, v0x184e3d0_0;
v0x184dbb0_0 .alias "in1", 0 0, v0x184e2d0_0;
v0x184dc30_0 .net "nand_in0ncom", 0 0, L_0x1d22f80; 1 drivers
v0x184dcd0_0 .net "nand_in1com", 0 0, L_0x1d1d830; 1 drivers
v0x184dd70_0 .net "ncom", 0 0, L_0x1d22ec0; 1 drivers
v0x184de10_0 .net "nor_wire", 0 0, L_0x1d23130; 1 drivers
v0x184df00_0 .alias "result", 0 0, v0x184e630_0;
v0x184dfd0_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x184c630 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1848190;
 .timescale -9 -12;
L_0x1d23f00/d .functor NAND 1, L_0x1d1d3b0, L_0x1d232d0, C4<1>, C4<1>;
L_0x1d23f00 .delay (20000,20000,20000) L_0x1d23f00/d;
L_0x1d24090/d .functor NOT 1, L_0x1d23f00, C4<0>, C4<0>, C4<0>;
L_0x1d24090 .delay (10000,10000,10000) L_0x1d24090/d;
L_0x1d24180/d .functor NAND 1, L_0x1d22a20, L_0x1d23850, C4<1>, C4<1>;
L_0x1d24180 .delay (20000,20000,20000) L_0x1d24180/d;
L_0x1d24240/d .functor NOT 1, L_0x1d24180, C4<0>, C4<0>, C4<0>;
L_0x1d24240 .delay (10000,10000,10000) L_0x1d24240/d;
L_0x1d24350/d .functor NOR 1, L_0x1d24240, L_0x1d24090, C4<0>, C4<0>;
L_0x1d24350 .delay (20000,20000,20000) L_0x1d24350/d;
L_0x1d24490/d .functor NOT 1, L_0x1d24350, C4<0>, C4<0>, C4<0>;
L_0x1d24490 .delay (10000,10000,10000) L_0x1d24490/d;
v0x184d1d0_0 .alias "a", 0 0, v0x184e350_0;
v0x184d2e0_0 .net "and_ab", 0 0, L_0x1d24090; 1 drivers
v0x184d380_0 .net "and_xor_ab_c", 0 0, L_0x1d24240; 1 drivers
v0x184d420_0 .alias "b", 0 0, v0x184e630_0;
v0x184d4a0_0 .alias "carryin", 0 0, v0x184e0b0_0;
v0x184d520_0 .alias "carryout", 0 0, v0x184e150_0;
v0x184d5e0_0 .net "nand_ab", 0 0, L_0x1d23f00; 1 drivers
v0x184d660_0 .net "nand_xor_ab_c", 0 0, L_0x1d24180; 1 drivers
v0x184d6e0_0 .net "nco", 0 0, L_0x1d24350; 1 drivers
v0x184d780_0 .alias "sum", 0 0, v0x184e710_0;
v0x184d860_0 .net "xor_ab", 0 0, L_0x1d23850; 1 drivers
S_0x184cc80 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x184c630;
 .timescale -9 -12;
L_0x1d23440/d .functor NAND 1, L_0x1d1d3b0, L_0x1d232d0, C4<1>, C4<1>;
L_0x1d23440 .delay (20000,20000,20000) L_0x1d23440/d;
L_0x1d23520/d .functor NOR 1, L_0x1d1d3b0, L_0x1d232d0, C4<0>, C4<0>;
L_0x1d23520 .delay (20000,20000,20000) L_0x1d23520/d;
L_0x1d235e0/d .functor NOT 1, L_0x1d23520, C4<0>, C4<0>, C4<0>;
L_0x1d235e0 .delay (10000,10000,10000) L_0x1d235e0/d;
L_0x1d236f0/d .functor NAND 1, L_0x1d235e0, L_0x1d23440, C4<1>, C4<1>;
L_0x1d236f0 .delay (20000,20000,20000) L_0x1d236f0/d;
L_0x1d23850/d .functor NOT 1, L_0x1d236f0, C4<0>, C4<0>, C4<0>;
L_0x1d23850 .delay (10000,10000,10000) L_0x1d23850/d;
v0x184cd70_0 .alias "a", 0 0, v0x184e350_0;
v0x184ce10_0 .alias "b", 0 0, v0x184e630_0;
v0x184ceb0_0 .net "nand_ab", 0 0, L_0x1d23440; 1 drivers
v0x184cf50_0 .net "nor_ab", 0 0, L_0x1d23520; 1 drivers
v0x184cfd0_0 .net "nxor_ab", 0 0, L_0x1d236f0; 1 drivers
v0x184d070_0 .net "or_ab", 0 0, L_0x1d235e0; 1 drivers
v0x184d150_0 .alias "result", 0 0, v0x184d860_0;
S_0x184c720 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x184c630;
 .timescale -9 -12;
L_0x1d23960/d .functor NAND 1, L_0x1d23850, L_0x1d22a20, C4<1>, C4<1>;
L_0x1d23960 .delay (20000,20000,20000) L_0x1d23960/d;
L_0x1d23ad0/d .functor NOR 1, L_0x1d23850, L_0x1d22a20, C4<0>, C4<0>;
L_0x1d23ad0 .delay (20000,20000,20000) L_0x1d23ad0/d;
L_0x1d23c20/d .functor NOT 1, L_0x1d23ad0, C4<0>, C4<0>, C4<0>;
L_0x1d23c20 .delay (10000,10000,10000) L_0x1d23c20/d;
L_0x1d23ce0/d .functor NAND 1, L_0x1d23c20, L_0x1d23960, C4<1>, C4<1>;
L_0x1d23ce0 .delay (20000,20000,20000) L_0x1d23ce0/d;
L_0x1d23df0/d .functor NOT 1, L_0x1d23ce0, C4<0>, C4<0>, C4<0>;
L_0x1d23df0 .delay (10000,10000,10000) L_0x1d23df0/d;
v0x184c810_0 .alias "a", 0 0, v0x184d860_0;
v0x184c890_0 .alias "b", 0 0, v0x184e0b0_0;
v0x184c910_0 .net "nand_ab", 0 0, L_0x1d23960; 1 drivers
v0x184c9b0_0 .net "nor_ab", 0 0, L_0x1d23ad0; 1 drivers
v0x184ca30_0 .net "nxor_ab", 0 0, L_0x1d23ce0; 1 drivers
v0x184cad0_0 .net "or_ab", 0 0, L_0x1d23c20; 1 drivers
v0x184cbb0_0 .alias "result", 0 0, v0x184e710_0;
S_0x184c0e0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1848190;
 .timescale -9 -12;
L_0x1d24650/d .functor NAND 1, L_0x1d1d3b0, L_0x1d1d450, C4<1>, C4<1>;
L_0x1d24650 .delay (20000,20000,20000) L_0x1d24650/d;
L_0x1d24730/d .functor NOR 1, L_0x1d1d3b0, L_0x1d1d450, C4<0>, C4<0>;
L_0x1d24730 .delay (20000,20000,20000) L_0x1d24730/d;
L_0x1d248c0/d .functor NOT 1, L_0x1d24730, C4<0>, C4<0>, C4<0>;
L_0x1d248c0 .delay (10000,10000,10000) L_0x1d248c0/d;
L_0x1d249b0/d .functor NAND 1, L_0x1d248c0, L_0x1d24650, C4<1>, C4<1>;
L_0x1d249b0 .delay (20000,20000,20000) L_0x1d249b0/d;
L_0x1d24af0/d .functor NOT 1, L_0x1d249b0, C4<0>, C4<0>, C4<0>;
L_0x1d24af0 .delay (10000,10000,10000) L_0x1d24af0/d;
v0x184c1d0_0 .alias "a", 0 0, v0x184e350_0;
v0x184c250_0 .alias "b", 0 0, v0x184e3d0_0;
v0x184c320_0 .net "nand_ab", 0 0, L_0x1d24650; 1 drivers
v0x184c3a0_0 .net "nor_ab", 0 0, L_0x1d24730; 1 drivers
v0x184c420_0 .net "nxor_ab", 0 0, L_0x1d249b0; 1 drivers
v0x184c4a0_0 .net "or_ab", 0 0, L_0x1d248c0; 1 drivers
v0x184c560_0 .alias "result", 0 0, v0x184eab0_0;
S_0x184b2e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1848190;
 .timescale -9 -12;
L_0x1d24c40/d .functor NAND 1, L_0x1d1d3b0, L_0x1d1d450, C4<1>, C4<1>;
L_0x1d24c40 .delay (20000,20000,20000) L_0x1d24c40/d;
L_0x1d24d90/d .functor NOT 1, L_0x1d24c40, C4<0>, C4<0>, C4<0>;
L_0x1d24d90 .delay (10000,10000,10000) L_0x1d24d90/d;
v0x18373c0_0 .alias "a", 0 0, v0x184e350_0;
v0x1837460_0 .net "and_ab", 0 0, L_0x1d24d90; 1 drivers
v0x18374e0_0 .alias "b", 0 0, v0x184e3d0_0;
v0x184bf60_0 .net "nand_ab", 0 0, L_0x1d24c40; 1 drivers
v0x184bfe0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x184c060_0 .alias "result", 0 0, v0x184e820_0;
S_0x184b3d0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x184b2e0;
 .timescale -9 -12;
L_0x1d24ec0/d .functor NAND 1, L_0x1d24d90, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d24ec0 .delay (20000,20000,20000) L_0x1d24ec0/d;
L_0x1d24fa0/d .functor NOT 1, L_0x1d24ec0, C4<0>, C4<0>, C4<0>;
L_0x1d24fa0 .delay (10000,10000,10000) L_0x1d24fa0/d;
L_0x1d250b0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d250b0 .delay (10000,10000,10000) L_0x1d250b0/d;
L_0x1d25170/d .functor NAND 1, L_0x1d24c40, L_0x1d250b0, C4<1>, C4<1>;
L_0x1d25170 .delay (20000,20000,20000) L_0x1d25170/d;
L_0x1d252c0/d .functor NOT 1, L_0x1d25170, C4<0>, C4<0>, C4<0>;
L_0x1d252c0 .delay (10000,10000,10000) L_0x1d252c0/d;
L_0x1d253b0/d .functor NOR 1, L_0x1d252c0, L_0x1d24fa0, C4<0>, C4<0>;
L_0x1d253b0 .delay (20000,20000,20000) L_0x1d253b0/d;
L_0x1d25550/d .functor NOT 1, L_0x1d253b0, C4<0>, C4<0>, C4<0>;
L_0x1d25550 .delay (10000,10000,10000) L_0x1d25550/d;
v0x184b4c0_0 .net "and_in0ncom", 0 0, L_0x1d252c0; 1 drivers
v0x184b540_0 .net "and_in1com", 0 0, L_0x1d24fa0; 1 drivers
v0x184b5c0_0 .alias "in0", 0 0, v0x184bf60_0;
v0x184b660_0 .alias "in1", 0 0, v0x1837460_0;
v0x184b6e0_0 .net "nand_in0ncom", 0 0, L_0x1d25170; 1 drivers
v0x184b780_0 .net "nand_in1com", 0 0, L_0x1d24ec0; 1 drivers
v0x184b860_0 .net "ncom", 0 0, L_0x1d250b0; 1 drivers
v0x184b900_0 .net "nor_wire", 0 0, L_0x1d253b0; 1 drivers
v0x184b9a0_0 .alias "result", 0 0, v0x184e820_0;
v0x184ba70_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x184a840 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1848190;
 .timescale -9 -12;
L_0x1d25680/d .functor NOR 1, L_0x1d1d3b0, L_0x1d1d450, C4<0>, C4<0>;
L_0x1d25680 .delay (20000,20000,20000) L_0x1d25680/d;
L_0x1d257d0/d .functor NOT 1, L_0x1d25680, C4<0>, C4<0>, C4<0>;
L_0x1d257d0 .delay (10000,10000,10000) L_0x1d257d0/d;
v0x184afc0_0 .alias "a", 0 0, v0x184e350_0;
v0x184b040_0 .alias "b", 0 0, v0x184e3d0_0;
v0x184b0e0_0 .net "nor_ab", 0 0, L_0x1d25680; 1 drivers
v0x184b160_0 .net "or_ab", 0 0, L_0x1d257d0; 1 drivers
v0x184b1e0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x184b260_0 .alias "result", 0 0, v0x184e9a0_0;
S_0x184a930 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x184a840;
 .timescale -9 -12;
L_0x1d25900/d .functor NAND 1, L_0x1d257d0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d25900 .delay (20000,20000,20000) L_0x1d25900/d;
L_0x184a320/d .functor NOT 1, L_0x1d25900, C4<0>, C4<0>, C4<0>;
L_0x184a320 .delay (10000,10000,10000) L_0x184a320/d;
L_0x18e9f10/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x18e9f10 .delay (10000,10000,10000) L_0x18e9f10/d;
L_0x18e9fd0/d .functor NAND 1, L_0x1d25680, L_0x18e9f10, C4<1>, C4<1>;
L_0x18e9fd0 .delay (20000,20000,20000) L_0x18e9fd0/d;
L_0x18ea120/d .functor NOT 1, L_0x18e9fd0, C4<0>, C4<0>, C4<0>;
L_0x18ea120 .delay (10000,10000,10000) L_0x18ea120/d;
L_0x18ea230/d .functor NOR 1, L_0x18ea120, L_0x184a320, C4<0>, C4<0>;
L_0x18ea230 .delay (20000,20000,20000) L_0x18ea230/d;
L_0x18ea3d0/d .functor NOT 1, L_0x18ea230, C4<0>, C4<0>, C4<0>;
L_0x18ea3d0 .delay (10000,10000,10000) L_0x18ea3d0/d;
v0x184aa20_0 .net "and_in0ncom", 0 0, L_0x18ea120; 1 drivers
v0x184aaa0_0 .net "and_in1com", 0 0, L_0x184a320; 1 drivers
v0x184ab20_0 .alias "in0", 0 0, v0x184b0e0_0;
v0x184aba0_0 .alias "in1", 0 0, v0x184b160_0;
v0x184ac20_0 .net "nand_in0ncom", 0 0, L_0x18e9fd0; 1 drivers
v0x184aca0_0 .net "nand_in1com", 0 0, L_0x1d25900; 1 drivers
v0x184ad20_0 .net "ncom", 0 0, L_0x18e9f10; 1 drivers
v0x184ada0_0 .net "nor_wire", 0 0, L_0x18ea230; 1 drivers
v0x184ae70_0 .alias "result", 0 0, v0x184e9a0_0;
v0x184af40_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1848280 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1848190;
 .timescale -9 -12;
v0x184a090_0 .alias "in0", 0 0, v0x184e710_0;
v0x184a140_0 .alias "in1", 0 0, v0x184eab0_0;
v0x184a1f0_0 .alias "in2", 0 0, v0x184e820_0;
v0x184a2a0_0 .alias "in3", 0 0, v0x184e9a0_0;
v0x184a380_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x184a430_0 .alias "result", 0 0, v0x184e560_0;
v0x184a4b0_0 .net "sel0", 0 0, L_0x1d28f60; 1 drivers
v0x184a530_0 .net "sel1", 0 0, L_0x1d29020; 1 drivers
v0x184a5b0_0 .net "sel2", 0 0, L_0x1d29150; 1 drivers
v0x184a660_0 .net "w0", 0 0, L_0x18eab90; 1 drivers
v0x184a740_0 .net "w1", 0 0, L_0x1d27de0; 1 drivers
v0x184a7c0_0 .net "w2", 0 0, L_0x1d285d0; 1 drivers
S_0x1849940 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1848280;
 .timescale -9 -12;
L_0x18ea500/d .functor NAND 1, L_0x1d24af0, L_0x1d28f60, C4<1>, C4<1>;
L_0x18ea500 .delay (20000,20000,20000) L_0x18ea500/d;
L_0x18ea5e0/d .functor NOT 1, L_0x18ea500, C4<0>, C4<0>, C4<0>;
L_0x18ea5e0 .delay (10000,10000,10000) L_0x18ea5e0/d;
L_0x18ea6f0/d .functor NOT 1, L_0x1d28f60, C4<0>, C4<0>, C4<0>;
L_0x18ea6f0 .delay (10000,10000,10000) L_0x18ea6f0/d;
L_0x18ea840/d .functor NAND 1, L_0x1d23df0, L_0x18ea6f0, C4<1>, C4<1>;
L_0x18ea840 .delay (20000,20000,20000) L_0x18ea840/d;
L_0x18ea900/d .functor NOT 1, L_0x18ea840, C4<0>, C4<0>, C4<0>;
L_0x18ea900 .delay (10000,10000,10000) L_0x18ea900/d;
L_0x18ea9f0/d .functor NOR 1, L_0x18ea900, L_0x18ea5e0, C4<0>, C4<0>;
L_0x18ea9f0 .delay (20000,20000,20000) L_0x18ea9f0/d;
L_0x18eab90/d .functor NOT 1, L_0x18ea9f0, C4<0>, C4<0>, C4<0>;
L_0x18eab90 .delay (10000,10000,10000) L_0x18eab90/d;
v0x1849a30_0 .net "and_in0ncom", 0 0, L_0x18ea900; 1 drivers
v0x1849af0_0 .net "and_in1com", 0 0, L_0x18ea5e0; 1 drivers
v0x1849b90_0 .alias "in0", 0 0, v0x184e710_0;
v0x1849c30_0 .alias "in1", 0 0, v0x184eab0_0;
v0x1849cb0_0 .net "nand_in0ncom", 0 0, L_0x18ea840; 1 drivers
v0x1849d50_0 .net "nand_in1com", 0 0, L_0x18ea500; 1 drivers
v0x1849df0_0 .net "ncom", 0 0, L_0x18ea6f0; 1 drivers
v0x1849e90_0 .net "nor_wire", 0 0, L_0x18ea9f0; 1 drivers
v0x1849f30_0 .alias "result", 0 0, v0x184a660_0;
v0x1849fb0_0 .alias "sel0", 0 0, v0x184a4b0_0;
S_0x18491f0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1848280;
 .timescale -9 -12;
L_0x18eacc0/d .functor NAND 1, L_0x18ea3d0, L_0x1d28f60, C4<1>, C4<1>;
L_0x18eacc0 .delay (20000,20000,20000) L_0x18eacc0/d;
L_0x18eada0/d .functor NOT 1, L_0x18eacc0, C4<0>, C4<0>, C4<0>;
L_0x18eada0 .delay (10000,10000,10000) L_0x18eada0/d;
L_0x1d279e0/d .functor NOT 1, L_0x1d28f60, C4<0>, C4<0>, C4<0>;
L_0x1d279e0 .delay (10000,10000,10000) L_0x1d279e0/d;
L_0x1d27a80/d .functor NAND 1, L_0x1d25550, L_0x1d279e0, C4<1>, C4<1>;
L_0x1d27a80 .delay (20000,20000,20000) L_0x1d27a80/d;
L_0x1d27b70/d .functor NOT 1, L_0x1d27a80, C4<0>, C4<0>, C4<0>;
L_0x1d27b70 .delay (10000,10000,10000) L_0x1d27b70/d;
L_0x1d27c60/d .functor NOR 1, L_0x1d27b70, L_0x18eada0, C4<0>, C4<0>;
L_0x1d27c60 .delay (20000,20000,20000) L_0x1d27c60/d;
L_0x1d27de0/d .functor NOT 1, L_0x1d27c60, C4<0>, C4<0>, C4<0>;
L_0x1d27de0 .delay (10000,10000,10000) L_0x1d27de0/d;
v0x18492e0_0 .net "and_in0ncom", 0 0, L_0x1d27b70; 1 drivers
v0x18493a0_0 .net "and_in1com", 0 0, L_0x18eada0; 1 drivers
v0x1849440_0 .alias "in0", 0 0, v0x184e820_0;
v0x18494e0_0 .alias "in1", 0 0, v0x184e9a0_0;
v0x1849560_0 .net "nand_in0ncom", 0 0, L_0x1d27a80; 1 drivers
v0x1849600_0 .net "nand_in1com", 0 0, L_0x18eacc0; 1 drivers
v0x18496a0_0 .net "ncom", 0 0, L_0x1d279e0; 1 drivers
v0x1849740_0 .net "nor_wire", 0 0, L_0x1d27c60; 1 drivers
v0x18497e0_0 .alias "result", 0 0, v0x184a740_0;
v0x1849860_0 .alias "sel0", 0 0, v0x184a4b0_0;
S_0x1848aa0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1848280;
 .timescale -9 -12;
L_0x1d27ed0/d .functor NAND 1, L_0x1d27de0, L_0x1d29020, C4<1>, C4<1>;
L_0x1d27ed0 .delay (20000,20000,20000) L_0x1d27ed0/d;
L_0x1d28020/d .functor NOT 1, L_0x1d27ed0, C4<0>, C4<0>, C4<0>;
L_0x1d28020 .delay (10000,10000,10000) L_0x1d28020/d;
L_0x1d28130/d .functor NOT 1, L_0x1d29020, C4<0>, C4<0>, C4<0>;
L_0x1d28130 .delay (10000,10000,10000) L_0x1d28130/d;
L_0x1d281f0/d .functor NAND 1, L_0x18eab90, L_0x1d28130, C4<1>, C4<1>;
L_0x1d281f0 .delay (20000,20000,20000) L_0x1d281f0/d;
L_0x1d28340/d .functor NOT 1, L_0x1d281f0, C4<0>, C4<0>, C4<0>;
L_0x1d28340 .delay (10000,10000,10000) L_0x1d28340/d;
L_0x1d28430/d .functor NOR 1, L_0x1d28340, L_0x1d28020, C4<0>, C4<0>;
L_0x1d28430 .delay (20000,20000,20000) L_0x1d28430/d;
L_0x1d285d0/d .functor NOT 1, L_0x1d28430, C4<0>, C4<0>, C4<0>;
L_0x1d285d0 .delay (10000,10000,10000) L_0x1d285d0/d;
v0x1848b90_0 .net "and_in0ncom", 0 0, L_0x1d28340; 1 drivers
v0x1848c50_0 .net "and_in1com", 0 0, L_0x1d28020; 1 drivers
v0x1848cf0_0 .alias "in0", 0 0, v0x184a660_0;
v0x1848d90_0 .alias "in1", 0 0, v0x184a740_0;
v0x1848e10_0 .net "nand_in0ncom", 0 0, L_0x1d281f0; 1 drivers
v0x1848eb0_0 .net "nand_in1com", 0 0, L_0x1d27ed0; 1 drivers
v0x1848f50_0 .net "ncom", 0 0, L_0x1d28130; 1 drivers
v0x1848ff0_0 .net "nor_wire", 0 0, L_0x1d28430; 1 drivers
v0x1849090_0 .alias "result", 0 0, v0x184a7c0_0;
v0x1849110_0 .alias "sel0", 0 0, v0x184a530_0;
S_0x1848370 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1848280;
 .timescale -9 -12;
L_0x1d28700/d .functor NAND 1, C4<0>, L_0x1d29150, C4<1>, C4<1>;
L_0x1d28700 .delay (20000,20000,20000) L_0x1d28700/d;
L_0x1d28880/d .functor NOT 1, L_0x1d28700, C4<0>, C4<0>, C4<0>;
L_0x1d28880 .delay (10000,10000,10000) L_0x1d28880/d;
L_0x1d28990/d .functor NOT 1, L_0x1d29150, C4<0>, C4<0>, C4<0>;
L_0x1d28990 .delay (10000,10000,10000) L_0x1d28990/d;
L_0x1d28a50/d .functor NAND 1, L_0x1d285d0, L_0x1d28990, C4<1>, C4<1>;
L_0x1d28a50 .delay (20000,20000,20000) L_0x1d28a50/d;
L_0x1d28ba0/d .functor NOT 1, L_0x1d28a50, C4<0>, C4<0>, C4<0>;
L_0x1d28ba0 .delay (10000,10000,10000) L_0x1d28ba0/d;
L_0x1d28c90/d .functor NOR 1, L_0x1d28ba0, L_0x1d28880, C4<0>, C4<0>;
L_0x1d28c90 .delay (20000,20000,20000) L_0x1d28c90/d;
L_0x1d28e30/d .functor NOT 1, L_0x1d28c90, C4<0>, C4<0>, C4<0>;
L_0x1d28e30 .delay (10000,10000,10000) L_0x1d28e30/d;
v0x1848460_0 .net "and_in0ncom", 0 0, L_0x1d28ba0; 1 drivers
v0x18484e0_0 .net "and_in1com", 0 0, L_0x1d28880; 1 drivers
v0x1848580_0 .alias "in0", 0 0, v0x184a7c0_0;
v0x1848620_0 .alias "in1", 0 0, v0x184a380_0;
v0x18486a0_0 .net "nand_in0ncom", 0 0, L_0x1d28a50; 1 drivers
v0x1848740_0 .net "nand_in1com", 0 0, L_0x1d28700; 1 drivers
v0x1848820_0 .net "ncom", 0 0, L_0x1d28990; 1 drivers
v0x18488c0_0 .net "nor_wire", 0 0, L_0x1d28c90; 1 drivers
v0x1848960_0 .alias "result", 0 0, v0x184e560_0;
v0x1848a00_0 .alias "sel0", 0 0, v0x184a5b0_0;
S_0x18416e0 .scope generate, "ALU32[25]" "ALU32[25]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x1840008 .param/l "i" 2 105, +C4<011001>;
S_0x1841810 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18416e0;
 .timescale -9 -12;
L_0x1d1d4f0/d .functor NOT 1, L_0x1d296e0, C4<0>, C4<0>, C4<0>;
L_0x1d1d4f0 .delay (10000,10000,10000) L_0x1d1d4f0/d;
v0x1847560_0 .net "carryin", 0 0, L_0x1d29780; 1 drivers
v0x1847600_0 .net "carryout", 0 0, L_0x1d2af20; 1 drivers
v0x1847680_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x1847700_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x1847780_0 .net "notB", 0 0, L_0x1d1d4f0; 1 drivers
v0x1847800_0 .net "operandA", 0 0, L_0x1d29640; 1 drivers
v0x1847880_0 .net "operandB", 0 0, L_0x1d296e0; 1 drivers
v0x1847990_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1847a10_0 .net "result", 0 0, L_0x1d2ea10; 1 drivers
v0x1847ae0_0 .net "trueB", 0 0, L_0x1d29d60; 1 drivers
v0x1847bc0_0 .net "wAddSub", 0 0, L_0x1d2a880; 1 drivers
v0x1847cd0_0 .net "wNandAnd", 0 0, L_0x1d2bfe0; 1 drivers
v0x1847e50_0 .net "wNorOr", 0 0, L_0x1d2ca20; 1 drivers
v0x1847f60_0 .net "wXor", 0 0, L_0x1d2b580; 1 drivers
L_0x1d2eb40 .part v0x19172a0_0, 0, 1;
L_0x1d2ec00 .part v0x19172a0_0, 1, 1;
L_0x1d2ed30 .part v0x19172a0_0, 2, 1;
S_0x1846d90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1841810;
 .timescale -9 -12;
L_0x1d22b60/d .functor NAND 1, L_0x1d1d4f0, v0x1917220_0, C4<1>, C4<1>;
L_0x1d22b60 .delay (20000,20000,20000) L_0x1d22b60/d;
L_0x1d22c40/d .functor NOT 1, L_0x1d22b60, C4<0>, C4<0>, C4<0>;
L_0x1d22c40 .delay (10000,10000,10000) L_0x1d22c40/d;
L_0x1d22d00/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d22d00 .delay (10000,10000,10000) L_0x1d22d00/d;
L_0x1d29a10/d .functor NAND 1, L_0x1d296e0, L_0x1d22d00, C4<1>, C4<1>;
L_0x1d29a10 .delay (20000,20000,20000) L_0x1d29a10/d;
L_0x1d29ad0/d .functor NOT 1, L_0x1d29a10, C4<0>, C4<0>, C4<0>;
L_0x1d29ad0 .delay (10000,10000,10000) L_0x1d29ad0/d;
L_0x1d29bc0/d .functor NOR 1, L_0x1d29ad0, L_0x1d22c40, C4<0>, C4<0>;
L_0x1d29bc0 .delay (20000,20000,20000) L_0x1d29bc0/d;
L_0x1d29d60/d .functor NOT 1, L_0x1d29bc0, C4<0>, C4<0>, C4<0>;
L_0x1d29d60 .delay (10000,10000,10000) L_0x1d29d60/d;
v0x1846e80_0 .net "and_in0ncom", 0 0, L_0x1d29ad0; 1 drivers
v0x1846f40_0 .net "and_in1com", 0 0, L_0x1d22c40; 1 drivers
v0x1846fe0_0 .alias "in0", 0 0, v0x1847880_0;
v0x1847060_0 .alias "in1", 0 0, v0x1847780_0;
v0x18470e0_0 .net "nand_in0ncom", 0 0, L_0x1d29a10; 1 drivers
v0x1847180_0 .net "nand_in1com", 0 0, L_0x1d22b60; 1 drivers
v0x1847220_0 .net "ncom", 0 0, L_0x1d22d00; 1 drivers
v0x18472c0_0 .net "nor_wire", 0 0, L_0x1d29bc0; 1 drivers
v0x18473b0_0 .alias "result", 0 0, v0x1847ae0_0;
v0x1847480_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x1845aa0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1841810;
 .timescale -9 -12;
L_0x1d2a990/d .functor NAND 1, L_0x1d29640, L_0x1d29d60, C4<1>, C4<1>;
L_0x1d2a990 .delay (20000,20000,20000) L_0x1d2a990/d;
L_0x1d2ab20/d .functor NOT 1, L_0x1d2a990, C4<0>, C4<0>, C4<0>;
L_0x1d2ab20 .delay (10000,10000,10000) L_0x1d2ab20/d;
L_0x1d2ac10/d .functor NAND 1, L_0x1d29780, L_0x1d2a2e0, C4<1>, C4<1>;
L_0x1d2ac10 .delay (20000,20000,20000) L_0x1d2ac10/d;
L_0x1d2acd0/d .functor NOT 1, L_0x1d2ac10, C4<0>, C4<0>, C4<0>;
L_0x1d2acd0 .delay (10000,10000,10000) L_0x1d2acd0/d;
L_0x1d2ade0/d .functor NOR 1, L_0x1d2acd0, L_0x1d2ab20, C4<0>, C4<0>;
L_0x1d2ade0 .delay (20000,20000,20000) L_0x1d2ade0/d;
L_0x1d2af20/d .functor NOT 1, L_0x1d2ade0, C4<0>, C4<0>, C4<0>;
L_0x1d2af20 .delay (10000,10000,10000) L_0x1d2af20/d;
v0x1846680_0 .alias "a", 0 0, v0x1847800_0;
v0x1846790_0 .net "and_ab", 0 0, L_0x1d2ab20; 1 drivers
v0x1846830_0 .net "and_xor_ab_c", 0 0, L_0x1d2acd0; 1 drivers
v0x18468d0_0 .alias "b", 0 0, v0x1847ae0_0;
v0x1846950_0 .alias "carryin", 0 0, v0x1847560_0;
v0x18469d0_0 .alias "carryout", 0 0, v0x1847600_0;
v0x1846a90_0 .net "nand_ab", 0 0, L_0x1d2a990; 1 drivers
v0x1846b10_0 .net "nand_xor_ab_c", 0 0, L_0x1d2ac10; 1 drivers
v0x1846b90_0 .net "nco", 0 0, L_0x1d2ade0; 1 drivers
v0x1846c30_0 .alias "sum", 0 0, v0x1847bc0_0;
v0x1846d10_0 .net "xor_ab", 0 0, L_0x1d2a2e0; 1 drivers
S_0x1846130 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1845aa0;
 .timescale -9 -12;
L_0x1d29ed0/d .functor NAND 1, L_0x1d29640, L_0x1d29d60, C4<1>, C4<1>;
L_0x1d29ed0 .delay (20000,20000,20000) L_0x1d29ed0/d;
L_0x1d29fb0/d .functor NOR 1, L_0x1d29640, L_0x1d29d60, C4<0>, C4<0>;
L_0x1d29fb0 .delay (20000,20000,20000) L_0x1d29fb0/d;
L_0x1d2a070/d .functor NOT 1, L_0x1d29fb0, C4<0>, C4<0>, C4<0>;
L_0x1d2a070 .delay (10000,10000,10000) L_0x1d2a070/d;
L_0x1d2a180/d .functor NAND 1, L_0x1d2a070, L_0x1d29ed0, C4<1>, C4<1>;
L_0x1d2a180 .delay (20000,20000,20000) L_0x1d2a180/d;
L_0x1d2a2e0/d .functor NOT 1, L_0x1d2a180, C4<0>, C4<0>, C4<0>;
L_0x1d2a2e0 .delay (10000,10000,10000) L_0x1d2a2e0/d;
v0x1846220_0 .alias "a", 0 0, v0x1847800_0;
v0x18462c0_0 .alias "b", 0 0, v0x1847ae0_0;
v0x1846360_0 .net "nand_ab", 0 0, L_0x1d29ed0; 1 drivers
v0x1846400_0 .net "nor_ab", 0 0, L_0x1d29fb0; 1 drivers
v0x1846480_0 .net "nxor_ab", 0 0, L_0x1d2a180; 1 drivers
v0x1846520_0 .net "or_ab", 0 0, L_0x1d2a070; 1 drivers
v0x1846600_0 .alias "result", 0 0, v0x1846d10_0;
S_0x1845b90 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1845aa0;
 .timescale -9 -12;
L_0x1d2a3f0/d .functor NAND 1, L_0x1d2a2e0, L_0x1d29780, C4<1>, C4<1>;
L_0x1d2a3f0 .delay (20000,20000,20000) L_0x1d2a3f0/d;
L_0x1d2a560/d .functor NOR 1, L_0x1d2a2e0, L_0x1d29780, C4<0>, C4<0>;
L_0x1d2a560 .delay (20000,20000,20000) L_0x1d2a560/d;
L_0x1d2a6b0/d .functor NOT 1, L_0x1d2a560, C4<0>, C4<0>, C4<0>;
L_0x1d2a6b0 .delay (10000,10000,10000) L_0x1d2a6b0/d;
L_0x1d2a770/d .functor NAND 1, L_0x1d2a6b0, L_0x1d2a3f0, C4<1>, C4<1>;
L_0x1d2a770 .delay (20000,20000,20000) L_0x1d2a770/d;
L_0x1d2a880/d .functor NOT 1, L_0x1d2a770, C4<0>, C4<0>, C4<0>;
L_0x1d2a880 .delay (10000,10000,10000) L_0x1d2a880/d;
v0x1845c80_0 .alias "a", 0 0, v0x1846d10_0;
v0x1845d20_0 .alias "b", 0 0, v0x1847560_0;
v0x1845dc0_0 .net "nand_ab", 0 0, L_0x1d2a3f0; 1 drivers
v0x1845e60_0 .net "nor_ab", 0 0, L_0x1d2a560; 1 drivers
v0x1845ee0_0 .net "nxor_ab", 0 0, L_0x1d2a770; 1 drivers
v0x1845f80_0 .net "or_ab", 0 0, L_0x1d2a6b0; 1 drivers
v0x1846060_0 .alias "result", 0 0, v0x1847bc0_0;
S_0x1845550 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1841810;
 .timescale -9 -12;
L_0x1d2b0e0/d .functor NAND 1, L_0x1d29640, L_0x1d296e0, C4<1>, C4<1>;
L_0x1d2b0e0 .delay (20000,20000,20000) L_0x1d2b0e0/d;
L_0x1d2b1c0/d .functor NOR 1, L_0x1d29640, L_0x1d296e0, C4<0>, C4<0>;
L_0x1d2b1c0 .delay (20000,20000,20000) L_0x1d2b1c0/d;
L_0x1d2b350/d .functor NOT 1, L_0x1d2b1c0, C4<0>, C4<0>, C4<0>;
L_0x1d2b350 .delay (10000,10000,10000) L_0x1d2b350/d;
L_0x1d2b440/d .functor NAND 1, L_0x1d2b350, L_0x1d2b0e0, C4<1>, C4<1>;
L_0x1d2b440 .delay (20000,20000,20000) L_0x1d2b440/d;
L_0x1d2b580/d .functor NOT 1, L_0x1d2b440, C4<0>, C4<0>, C4<0>;
L_0x1d2b580 .delay (10000,10000,10000) L_0x1d2b580/d;
v0x1845640_0 .alias "a", 0 0, v0x1847800_0;
v0x18456c0_0 .alias "b", 0 0, v0x1847880_0;
v0x1845790_0 .net "nand_ab", 0 0, L_0x1d2b0e0; 1 drivers
v0x1845810_0 .net "nor_ab", 0 0, L_0x1d2b1c0; 1 drivers
v0x1845890_0 .net "nxor_ab", 0 0, L_0x1d2b440; 1 drivers
v0x1845910_0 .net "or_ab", 0 0, L_0x1d2b350; 1 drivers
v0x18459d0_0 .alias "result", 0 0, v0x1847f60_0;
S_0x1844960 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1841810;
 .timescale -9 -12;
L_0x1d2b6d0/d .functor NAND 1, L_0x1d29640, L_0x1d296e0, C4<1>, C4<1>;
L_0x1d2b6d0 .delay (20000,20000,20000) L_0x1d2b6d0/d;
L_0x1d2b820/d .functor NOT 1, L_0x1d2b6d0, C4<0>, C4<0>, C4<0>;
L_0x1d2b820 .delay (10000,10000,10000) L_0x1d2b820/d;
v0x18451d0_0 .alias "a", 0 0, v0x1847800_0;
v0x1845270_0 .net "and_ab", 0 0, L_0x1d2b820; 1 drivers
v0x18452f0_0 .alias "b", 0 0, v0x1847880_0;
v0x1845370_0 .net "nand_ab", 0 0, L_0x1d2b6d0; 1 drivers
v0x1845450_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18454d0_0 .alias "result", 0 0, v0x1847cd0_0;
S_0x1844a50 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1844960;
 .timescale -9 -12;
L_0x1d2b950/d .functor NAND 1, L_0x1d2b820, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d2b950 .delay (20000,20000,20000) L_0x1d2b950/d;
L_0x1d2ba30/d .functor NOT 1, L_0x1d2b950, C4<0>, C4<0>, C4<0>;
L_0x1d2ba30 .delay (10000,10000,10000) L_0x1d2ba30/d;
L_0x1d2bb40/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d2bb40 .delay (10000,10000,10000) L_0x1d2bb40/d;
L_0x1d2bc00/d .functor NAND 1, L_0x1d2b6d0, L_0x1d2bb40, C4<1>, C4<1>;
L_0x1d2bc00 .delay (20000,20000,20000) L_0x1d2bc00/d;
L_0x1d2bd50/d .functor NOT 1, L_0x1d2bc00, C4<0>, C4<0>, C4<0>;
L_0x1d2bd50 .delay (10000,10000,10000) L_0x1d2bd50/d;
L_0x1d2be40/d .functor NOR 1, L_0x1d2bd50, L_0x1d2ba30, C4<0>, C4<0>;
L_0x1d2be40 .delay (20000,20000,20000) L_0x1d2be40/d;
L_0x1d2bfe0/d .functor NOT 1, L_0x1d2be40, C4<0>, C4<0>, C4<0>;
L_0x1d2bfe0 .delay (10000,10000,10000) L_0x1d2bfe0/d;
v0x1844b40_0 .net "and_in0ncom", 0 0, L_0x1d2bd50; 1 drivers
v0x1844bc0_0 .net "and_in1com", 0 0, L_0x1d2ba30; 1 drivers
v0x1844c40_0 .alias "in0", 0 0, v0x1845370_0;
v0x1844ce0_0 .alias "in1", 0 0, v0x1845270_0;
v0x1844d60_0 .net "nand_in0ncom", 0 0, L_0x1d2bc00; 1 drivers
v0x1844e00_0 .net "nand_in1com", 0 0, L_0x1d2b950; 1 drivers
v0x1844ee0_0 .net "ncom", 0 0, L_0x1d2bb40; 1 drivers
v0x1844f80_0 .net "nor_wire", 0 0, L_0x1d2be40; 1 drivers
v0x1845020_0 .alias "result", 0 0, v0x1847cd0_0;
v0x18450f0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1843ec0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1841810;
 .timescale -9 -12;
L_0x1d2c110/d .functor NOR 1, L_0x1d29640, L_0x1d296e0, C4<0>, C4<0>;
L_0x1d2c110 .delay (20000,20000,20000) L_0x1d2c110/d;
L_0x1d2c260/d .functor NOT 1, L_0x1d2c110, C4<0>, C4<0>, C4<0>;
L_0x1d2c260 .delay (10000,10000,10000) L_0x1d2c260/d;
v0x1844640_0 .alias "a", 0 0, v0x1847800_0;
v0x18446c0_0 .alias "b", 0 0, v0x1847880_0;
v0x1844760_0 .net "nor_ab", 0 0, L_0x1d2c110; 1 drivers
v0x18447e0_0 .net "or_ab", 0 0, L_0x1d2c260; 1 drivers
v0x1844860_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18448e0_0 .alias "result", 0 0, v0x1847e50_0;
S_0x1843fb0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1843ec0;
 .timescale -9 -12;
L_0x1d2c390/d .functor NAND 1, L_0x1d2c260, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d2c390 .delay (20000,20000,20000) L_0x1d2c390/d;
L_0x1d2c470/d .functor NOT 1, L_0x1d2c390, C4<0>, C4<0>, C4<0>;
L_0x1d2c470 .delay (10000,10000,10000) L_0x1d2c470/d;
L_0x1d2c580/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d2c580 .delay (10000,10000,10000) L_0x1d2c580/d;
L_0x1d2c640/d .functor NAND 1, L_0x1d2c110, L_0x1d2c580, C4<1>, C4<1>;
L_0x1d2c640 .delay (20000,20000,20000) L_0x1d2c640/d;
L_0x1d2c790/d .functor NOT 1, L_0x1d2c640, C4<0>, C4<0>, C4<0>;
L_0x1d2c790 .delay (10000,10000,10000) L_0x1d2c790/d;
L_0x1d2c880/d .functor NOR 1, L_0x1d2c790, L_0x1d2c470, C4<0>, C4<0>;
L_0x1d2c880 .delay (20000,20000,20000) L_0x1d2c880/d;
L_0x1d2ca20/d .functor NOT 1, L_0x1d2c880, C4<0>, C4<0>, C4<0>;
L_0x1d2ca20 .delay (10000,10000,10000) L_0x1d2ca20/d;
v0x18440a0_0 .net "and_in0ncom", 0 0, L_0x1d2c790; 1 drivers
v0x1844120_0 .net "and_in1com", 0 0, L_0x1d2c470; 1 drivers
v0x18441a0_0 .alias "in0", 0 0, v0x1844760_0;
v0x1844220_0 .alias "in1", 0 0, v0x18447e0_0;
v0x18442a0_0 .net "nand_in0ncom", 0 0, L_0x1d2c640; 1 drivers
v0x1844320_0 .net "nand_in1com", 0 0, L_0x1d2c390; 1 drivers
v0x18443a0_0 .net "ncom", 0 0, L_0x1d2c580; 1 drivers
v0x1844420_0 .net "nor_wire", 0 0, L_0x1d2c880; 1 drivers
v0x18444f0_0 .alias "result", 0 0, v0x1847e50_0;
v0x18445c0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1841900 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1841810;
 .timescale -9 -12;
v0x1843710_0 .alias "in0", 0 0, v0x1847bc0_0;
v0x18437c0_0 .alias "in1", 0 0, v0x1847f60_0;
v0x1843870_0 .alias "in2", 0 0, v0x1847cd0_0;
v0x1843920_0 .alias "in3", 0 0, v0x1847e50_0;
v0x1843a00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1843ab0_0 .alias "result", 0 0, v0x1847a10_0;
v0x1843b30_0 .net "sel0", 0 0, L_0x1d2eb40; 1 drivers
v0x1843bb0_0 .net "sel1", 0 0, L_0x1d2ec00; 1 drivers
v0x1843c30_0 .net "sel2", 0 0, L_0x1d2ed30; 1 drivers
v0x1843ce0_0 .net "w0", 0 0, L_0x1d2d1e0; 1 drivers
v0x1843dc0_0 .net "w1", 0 0, L_0x1d2d960; 1 drivers
v0x1843e40_0 .net "w2", 0 0, L_0x1d2e1b0; 1 drivers
S_0x1842fc0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1841900;
 .timescale -9 -12;
L_0x1d2cb50/d .functor NAND 1, L_0x1d2b580, L_0x1d2eb40, C4<1>, C4<1>;
L_0x1d2cb50 .delay (20000,20000,20000) L_0x1d2cb50/d;
L_0x1d2cc30/d .functor NOT 1, L_0x1d2cb50, C4<0>, C4<0>, C4<0>;
L_0x1d2cc30 .delay (10000,10000,10000) L_0x1d2cc30/d;
L_0x1d2cd40/d .functor NOT 1, L_0x1d2eb40, C4<0>, C4<0>, C4<0>;
L_0x1d2cd40 .delay (10000,10000,10000) L_0x1d2cd40/d;
L_0x1d2ce90/d .functor NAND 1, L_0x1d2a880, L_0x1d2cd40, C4<1>, C4<1>;
L_0x1d2ce90 .delay (20000,20000,20000) L_0x1d2ce90/d;
L_0x1d2cf50/d .functor NOT 1, L_0x1d2ce90, C4<0>, C4<0>, C4<0>;
L_0x1d2cf50 .delay (10000,10000,10000) L_0x1d2cf50/d;
L_0x1d2d040/d .functor NOR 1, L_0x1d2cf50, L_0x1d2cc30, C4<0>, C4<0>;
L_0x1d2d040 .delay (20000,20000,20000) L_0x1d2d040/d;
L_0x1d2d1e0/d .functor NOT 1, L_0x1d2d040, C4<0>, C4<0>, C4<0>;
L_0x1d2d1e0 .delay (10000,10000,10000) L_0x1d2d1e0/d;
v0x18430b0_0 .net "and_in0ncom", 0 0, L_0x1d2cf50; 1 drivers
v0x1843170_0 .net "and_in1com", 0 0, L_0x1d2cc30; 1 drivers
v0x1843210_0 .alias "in0", 0 0, v0x1847bc0_0;
v0x18432b0_0 .alias "in1", 0 0, v0x1847f60_0;
v0x1843330_0 .net "nand_in0ncom", 0 0, L_0x1d2ce90; 1 drivers
v0x18433d0_0 .net "nand_in1com", 0 0, L_0x1d2cb50; 1 drivers
v0x1843470_0 .net "ncom", 0 0, L_0x1d2cd40; 1 drivers
v0x1843510_0 .net "nor_wire", 0 0, L_0x1d2d040; 1 drivers
v0x18435b0_0 .alias "result", 0 0, v0x1843ce0_0;
v0x1843630_0 .alias "sel0", 0 0, v0x1843b30_0;
S_0x1842870 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1841900;
 .timescale -9 -12;
L_0x1d2d310/d .functor NAND 1, L_0x1d2ca20, L_0x1d2eb40, C4<1>, C4<1>;
L_0x1d2d310 .delay (20000,20000,20000) L_0x1d2d310/d;
L_0x1d2d3f0/d .functor NOT 1, L_0x1d2d310, C4<0>, C4<0>, C4<0>;
L_0x1d2d3f0 .delay (10000,10000,10000) L_0x1d2d3f0/d;
L_0x1d2d500/d .functor NOT 1, L_0x1d2eb40, C4<0>, C4<0>, C4<0>;
L_0x1d2d500 .delay (10000,10000,10000) L_0x1d2d500/d;
L_0x1d2d5c0/d .functor NAND 1, L_0x1d2bfe0, L_0x1d2d500, C4<1>, C4<1>;
L_0x1d2d5c0 .delay (20000,20000,20000) L_0x1d2d5c0/d;
L_0x1d2d6d0/d .functor NOT 1, L_0x1d2d5c0, C4<0>, C4<0>, C4<0>;
L_0x1d2d6d0 .delay (10000,10000,10000) L_0x1d2d6d0/d;
L_0x1d2d7c0/d .functor NOR 1, L_0x1d2d6d0, L_0x1d2d3f0, C4<0>, C4<0>;
L_0x1d2d7c0 .delay (20000,20000,20000) L_0x1d2d7c0/d;
L_0x1d2d960/d .functor NOT 1, L_0x1d2d7c0, C4<0>, C4<0>, C4<0>;
L_0x1d2d960 .delay (10000,10000,10000) L_0x1d2d960/d;
v0x1842960_0 .net "and_in0ncom", 0 0, L_0x1d2d6d0; 1 drivers
v0x1842a20_0 .net "and_in1com", 0 0, L_0x1d2d3f0; 1 drivers
v0x1842ac0_0 .alias "in0", 0 0, v0x1847cd0_0;
v0x1842b60_0 .alias "in1", 0 0, v0x1847e50_0;
v0x1842be0_0 .net "nand_in0ncom", 0 0, L_0x1d2d5c0; 1 drivers
v0x1842c80_0 .net "nand_in1com", 0 0, L_0x1d2d310; 1 drivers
v0x1842d20_0 .net "ncom", 0 0, L_0x1d2d500; 1 drivers
v0x1842dc0_0 .net "nor_wire", 0 0, L_0x1d2d7c0; 1 drivers
v0x1842e60_0 .alias "result", 0 0, v0x1843dc0_0;
v0x1842ee0_0 .alias "sel0", 0 0, v0x1843b30_0;
S_0x1842120 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1841900;
 .timescale -9 -12;
L_0x1d2da90/d .functor NAND 1, L_0x1d2d960, L_0x1d2ec00, C4<1>, C4<1>;
L_0x1d2da90 .delay (20000,20000,20000) L_0x1d2da90/d;
L_0x1d2dc00/d .functor NOT 1, L_0x1d2da90, C4<0>, C4<0>, C4<0>;
L_0x1d2dc00 .delay (10000,10000,10000) L_0x1d2dc00/d;
L_0x1d2dd10/d .functor NOT 1, L_0x1d2ec00, C4<0>, C4<0>, C4<0>;
L_0x1d2dd10 .delay (10000,10000,10000) L_0x1d2dd10/d;
L_0x1d2ddd0/d .functor NAND 1, L_0x1d2d1e0, L_0x1d2dd10, C4<1>, C4<1>;
L_0x1d2ddd0 .delay (20000,20000,20000) L_0x1d2ddd0/d;
L_0x1d2df20/d .functor NOT 1, L_0x1d2ddd0, C4<0>, C4<0>, C4<0>;
L_0x1d2df20 .delay (10000,10000,10000) L_0x1d2df20/d;
L_0x1d2e010/d .functor NOR 1, L_0x1d2df20, L_0x1d2dc00, C4<0>, C4<0>;
L_0x1d2e010 .delay (20000,20000,20000) L_0x1d2e010/d;
L_0x1d2e1b0/d .functor NOT 1, L_0x1d2e010, C4<0>, C4<0>, C4<0>;
L_0x1d2e1b0 .delay (10000,10000,10000) L_0x1d2e1b0/d;
v0x1842210_0 .net "and_in0ncom", 0 0, L_0x1d2df20; 1 drivers
v0x18422d0_0 .net "and_in1com", 0 0, L_0x1d2dc00; 1 drivers
v0x1842370_0 .alias "in0", 0 0, v0x1843ce0_0;
v0x1842410_0 .alias "in1", 0 0, v0x1843dc0_0;
v0x1842490_0 .net "nand_in0ncom", 0 0, L_0x1d2ddd0; 1 drivers
v0x1842530_0 .net "nand_in1com", 0 0, L_0x1d2da90; 1 drivers
v0x18425d0_0 .net "ncom", 0 0, L_0x1d2dd10; 1 drivers
v0x1842670_0 .net "nor_wire", 0 0, L_0x1d2e010; 1 drivers
v0x1842710_0 .alias "result", 0 0, v0x1843e40_0;
v0x1842790_0 .alias "sel0", 0 0, v0x1843bb0_0;
S_0x18419f0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1841900;
 .timescale -9 -12;
L_0x1d2e2e0/d .functor NAND 1, C4<0>, L_0x1d2ed30, C4<1>, C4<1>;
L_0x1d2e2e0 .delay (20000,20000,20000) L_0x1d2e2e0/d;
L_0x1d2e460/d .functor NOT 1, L_0x1d2e2e0, C4<0>, C4<0>, C4<0>;
L_0x1d2e460 .delay (10000,10000,10000) L_0x1d2e460/d;
L_0x1d2e570/d .functor NOT 1, L_0x1d2ed30, C4<0>, C4<0>, C4<0>;
L_0x1d2e570 .delay (10000,10000,10000) L_0x1d2e570/d;
L_0x1d2e630/d .functor NAND 1, L_0x1d2e1b0, L_0x1d2e570, C4<1>, C4<1>;
L_0x1d2e630 .delay (20000,20000,20000) L_0x1d2e630/d;
L_0x1d2e780/d .functor NOT 1, L_0x1d2e630, C4<0>, C4<0>, C4<0>;
L_0x1d2e780 .delay (10000,10000,10000) L_0x1d2e780/d;
L_0x1d2e870/d .functor NOR 1, L_0x1d2e780, L_0x1d2e460, C4<0>, C4<0>;
L_0x1d2e870 .delay (20000,20000,20000) L_0x1d2e870/d;
L_0x1d2ea10/d .functor NOT 1, L_0x1d2e870, C4<0>, C4<0>, C4<0>;
L_0x1d2ea10 .delay (10000,10000,10000) L_0x1d2ea10/d;
v0x1841ae0_0 .net "and_in0ncom", 0 0, L_0x1d2e780; 1 drivers
v0x1841b60_0 .net "and_in1com", 0 0, L_0x1d2e460; 1 drivers
v0x1841c00_0 .alias "in0", 0 0, v0x1843e40_0;
v0x1841ca0_0 .alias "in1", 0 0, v0x1843a00_0;
v0x1841d20_0 .net "nand_in0ncom", 0 0, L_0x1d2e630; 1 drivers
v0x1841dc0_0 .net "nand_in1com", 0 0, L_0x1d2e2e0; 1 drivers
v0x1841ea0_0 .net "ncom", 0 0, L_0x1d2e570; 1 drivers
v0x1841f40_0 .net "nor_wire", 0 0, L_0x1d2e870; 1 drivers
v0x1841fe0_0 .alias "result", 0 0, v0x1847a10_0;
v0x1842080_0 .alias "sel0", 0 0, v0x1843c30_0;
S_0x183ac60 .scope generate, "ALU32[26]" "ALU32[26]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x1839658 .param/l "i" 2 105, +C4<011010>;
S_0x183ad90 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x183ac60;
 .timescale -9 -12;
L_0x1d29820/d .functor NOT 1, L_0x1d29530, C4<0>, C4<0>, C4<0>;
L_0x1d29820 .delay (10000,10000,10000) L_0x1d29820/d;
v0x1833660_0 .net "carryin", 0 0, L_0x1d2f070; 1 drivers
v0x1840c40_0 .net "carryout", 0 0, L_0x1d30b10; 1 drivers
v0x1840cc0_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x1840d40_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x1840e50_0 .net "notB", 0 0, L_0x1d29820; 1 drivers
v0x1840ed0_0 .net "operandA", 0 0, L_0x1d29490; 1 drivers
v0x1840f50_0 .net "operandB", 0 0, L_0x1d29530; 1 drivers
v0x1841060_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18410e0_0 .net "result", 0 0, L_0x1d34600; 1 drivers
v0x1841160_0 .net "trueB", 0 0, L_0x1d2f950; 1 drivers
v0x1841240_0 .net "wAddSub", 0 0, L_0x1d30470; 1 drivers
v0x1841350_0 .net "wNandAnd", 0 0, L_0x1d31bd0; 1 drivers
v0x18414d0_0 .net "wNorOr", 0 0, L_0x1d32610; 1 drivers
v0x18415e0_0 .net "wXor", 0 0, L_0x1d31170; 1 drivers
L_0x1d34730 .part v0x19172a0_0, 0, 1;
L_0x1d347f0 .part v0x19172a0_0, 1, 1;
L_0x1d34920 .part v0x19172a0_0, 2, 1;
S_0x1840340 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x183ad90;
 .timescale -9 -12;
L_0x1d29920/d .functor NAND 1, L_0x1d29820, v0x1917220_0, C4<1>, C4<1>;
L_0x1d29920 .delay (20000,20000,20000) L_0x1d29920/d;
L_0x1d2f460/d .functor NOT 1, L_0x1d29920, C4<0>, C4<0>, C4<0>;
L_0x1d2f460 .delay (10000,10000,10000) L_0x1d2f460/d;
L_0x1d2f520/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d2f520 .delay (10000,10000,10000) L_0x1d2f520/d;
L_0x1d2f5e0/d .functor NAND 1, L_0x1d29530, L_0x1d2f520, C4<1>, C4<1>;
L_0x1d2f5e0 .delay (20000,20000,20000) L_0x1d2f5e0/d;
L_0x1d2f6a0/d .functor NOT 1, L_0x1d2f5e0, C4<0>, C4<0>, C4<0>;
L_0x1d2f6a0 .delay (10000,10000,10000) L_0x1d2f6a0/d;
L_0x1d2f7b0/d .functor NOR 1, L_0x1d2f6a0, L_0x1d2f460, C4<0>, C4<0>;
L_0x1d2f7b0 .delay (20000,20000,20000) L_0x1d2f7b0/d;
L_0x1d2f950/d .functor NOT 1, L_0x1d2f7b0, C4<0>, C4<0>, C4<0>;
L_0x1d2f950 .delay (10000,10000,10000) L_0x1d2f950/d;
v0x1840430_0 .net "and_in0ncom", 0 0, L_0x1d2f6a0; 1 drivers
v0x18404f0_0 .net "and_in1com", 0 0, L_0x1d2f460; 1 drivers
v0x1840590_0 .alias "in0", 0 0, v0x1840f50_0;
v0x1840610_0 .alias "in1", 0 0, v0x1840e50_0;
v0x1840690_0 .net "nand_in0ncom", 0 0, L_0x1d2f5e0; 1 drivers
v0x1840730_0 .net "nand_in1com", 0 0, L_0x1d29920; 1 drivers
v0x18407d0_0 .net "ncom", 0 0, L_0x1d2f520; 1 drivers
v0x1840870_0 .net "nor_wire", 0 0, L_0x1d2f7b0; 1 drivers
v0x1840960_0 .alias "result", 0 0, v0x1841160_0;
v0x1840a30_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x183f050 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x183ad90;
 .timescale -9 -12;
L_0x1d30580/d .functor NAND 1, L_0x1d29490, L_0x1d2f950, C4<1>, C4<1>;
L_0x1d30580 .delay (20000,20000,20000) L_0x1d30580/d;
L_0x1d30710/d .functor NOT 1, L_0x1d30580, C4<0>, C4<0>, C4<0>;
L_0x1d30710 .delay (10000,10000,10000) L_0x1d30710/d;
L_0x1d30800/d .functor NAND 1, L_0x1d2f070, L_0x1d2fed0, C4<1>, C4<1>;
L_0x1d30800 .delay (20000,20000,20000) L_0x1d30800/d;
L_0x1d308c0/d .functor NOT 1, L_0x1d30800, C4<0>, C4<0>, C4<0>;
L_0x1d308c0 .delay (10000,10000,10000) L_0x1d308c0/d;
L_0x1d309d0/d .functor NOR 1, L_0x1d308c0, L_0x1d30710, C4<0>, C4<0>;
L_0x1d309d0 .delay (20000,20000,20000) L_0x1d309d0/d;
L_0x1d30b10/d .functor NOT 1, L_0x1d309d0, C4<0>, C4<0>, C4<0>;
L_0x1d30b10 .delay (10000,10000,10000) L_0x1d30b10/d;
v0x183fc30_0 .alias "a", 0 0, v0x1840ed0_0;
v0x183fd40_0 .net "and_ab", 0 0, L_0x1d30710; 1 drivers
v0x183fde0_0 .net "and_xor_ab_c", 0 0, L_0x1d308c0; 1 drivers
v0x183fe80_0 .alias "b", 0 0, v0x1841160_0;
v0x183ff00_0 .alias "carryin", 0 0, v0x1833660_0;
v0x183ff80_0 .alias "carryout", 0 0, v0x1840c40_0;
v0x1840040_0 .net "nand_ab", 0 0, L_0x1d30580; 1 drivers
v0x18400c0_0 .net "nand_xor_ab_c", 0 0, L_0x1d30800; 1 drivers
v0x1840140_0 .net "nco", 0 0, L_0x1d309d0; 1 drivers
v0x18401e0_0 .alias "sum", 0 0, v0x1841240_0;
v0x18402c0_0 .net "xor_ab", 0 0, L_0x1d2fed0; 1 drivers
S_0x183f6e0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x183f050;
 .timescale -9 -12;
L_0x1d2fac0/d .functor NAND 1, L_0x1d29490, L_0x1d2f950, C4<1>, C4<1>;
L_0x1d2fac0 .delay (20000,20000,20000) L_0x1d2fac0/d;
L_0x1d2fba0/d .functor NOR 1, L_0x1d29490, L_0x1d2f950, C4<0>, C4<0>;
L_0x1d2fba0 .delay (20000,20000,20000) L_0x1d2fba0/d;
L_0x1d2fc60/d .functor NOT 1, L_0x1d2fba0, C4<0>, C4<0>, C4<0>;
L_0x1d2fc60 .delay (10000,10000,10000) L_0x1d2fc60/d;
L_0x1d2fd70/d .functor NAND 1, L_0x1d2fc60, L_0x1d2fac0, C4<1>, C4<1>;
L_0x1d2fd70 .delay (20000,20000,20000) L_0x1d2fd70/d;
L_0x1d2fed0/d .functor NOT 1, L_0x1d2fd70, C4<0>, C4<0>, C4<0>;
L_0x1d2fed0 .delay (10000,10000,10000) L_0x1d2fed0/d;
v0x183f7d0_0 .alias "a", 0 0, v0x1840ed0_0;
v0x183f870_0 .alias "b", 0 0, v0x1841160_0;
v0x183f910_0 .net "nand_ab", 0 0, L_0x1d2fac0; 1 drivers
v0x183f9b0_0 .net "nor_ab", 0 0, L_0x1d2fba0; 1 drivers
v0x183fa30_0 .net "nxor_ab", 0 0, L_0x1d2fd70; 1 drivers
v0x183fad0_0 .net "or_ab", 0 0, L_0x1d2fc60; 1 drivers
v0x183fbb0_0 .alias "result", 0 0, v0x18402c0_0;
S_0x183f140 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x183f050;
 .timescale -9 -12;
L_0x1d2ffe0/d .functor NAND 1, L_0x1d2fed0, L_0x1d2f070, C4<1>, C4<1>;
L_0x1d2ffe0 .delay (20000,20000,20000) L_0x1d2ffe0/d;
L_0x1d30150/d .functor NOR 1, L_0x1d2fed0, L_0x1d2f070, C4<0>, C4<0>;
L_0x1d30150 .delay (20000,20000,20000) L_0x1d30150/d;
L_0x1d302a0/d .functor NOT 1, L_0x1d30150, C4<0>, C4<0>, C4<0>;
L_0x1d302a0 .delay (10000,10000,10000) L_0x1d302a0/d;
L_0x1d30360/d .functor NAND 1, L_0x1d302a0, L_0x1d2ffe0, C4<1>, C4<1>;
L_0x1d30360 .delay (20000,20000,20000) L_0x1d30360/d;
L_0x1d30470/d .functor NOT 1, L_0x1d30360, C4<0>, C4<0>, C4<0>;
L_0x1d30470 .delay (10000,10000,10000) L_0x1d30470/d;
v0x183f230_0 .alias "a", 0 0, v0x18402c0_0;
v0x183f2d0_0 .alias "b", 0 0, v0x1833660_0;
v0x183f370_0 .net "nand_ab", 0 0, L_0x1d2ffe0; 1 drivers
v0x183f410_0 .net "nor_ab", 0 0, L_0x1d30150; 1 drivers
v0x183f490_0 .net "nxor_ab", 0 0, L_0x1d30360; 1 drivers
v0x183f530_0 .net "or_ab", 0 0, L_0x1d302a0; 1 drivers
v0x183f610_0 .alias "result", 0 0, v0x1841240_0;
S_0x183eb00 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x183ad90;
 .timescale -9 -12;
L_0x1d30cd0/d .functor NAND 1, L_0x1d29490, L_0x1d29530, C4<1>, C4<1>;
L_0x1d30cd0 .delay (20000,20000,20000) L_0x1d30cd0/d;
L_0x1d30db0/d .functor NOR 1, L_0x1d29490, L_0x1d29530, C4<0>, C4<0>;
L_0x1d30db0 .delay (20000,20000,20000) L_0x1d30db0/d;
L_0x1d30f40/d .functor NOT 1, L_0x1d30db0, C4<0>, C4<0>, C4<0>;
L_0x1d30f40 .delay (10000,10000,10000) L_0x1d30f40/d;
L_0x1d31030/d .functor NAND 1, L_0x1d30f40, L_0x1d30cd0, C4<1>, C4<1>;
L_0x1d31030 .delay (20000,20000,20000) L_0x1d31030/d;
L_0x1d31170/d .functor NOT 1, L_0x1d31030, C4<0>, C4<0>, C4<0>;
L_0x1d31170 .delay (10000,10000,10000) L_0x1d31170/d;
v0x183ebf0_0 .alias "a", 0 0, v0x1840ed0_0;
v0x183ec70_0 .alias "b", 0 0, v0x1840f50_0;
v0x183ed40_0 .net "nand_ab", 0 0, L_0x1d30cd0; 1 drivers
v0x183edc0_0 .net "nor_ab", 0 0, L_0x1d30db0; 1 drivers
v0x183ee40_0 .net "nxor_ab", 0 0, L_0x1d31030; 1 drivers
v0x183eec0_0 .net "or_ab", 0 0, L_0x1d30f40; 1 drivers
v0x183ef80_0 .alias "result", 0 0, v0x18415e0_0;
S_0x183df10 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x183ad90;
 .timescale -9 -12;
L_0x1d312c0/d .functor NAND 1, L_0x1d29490, L_0x1d29530, C4<1>, C4<1>;
L_0x1d312c0 .delay (20000,20000,20000) L_0x1d312c0/d;
L_0x1d31410/d .functor NOT 1, L_0x1d312c0, C4<0>, C4<0>, C4<0>;
L_0x1d31410 .delay (10000,10000,10000) L_0x1d31410/d;
v0x183e780_0 .alias "a", 0 0, v0x1840ed0_0;
v0x183e820_0 .net "and_ab", 0 0, L_0x1d31410; 1 drivers
v0x183e8a0_0 .alias "b", 0 0, v0x1840f50_0;
v0x183e920_0 .net "nand_ab", 0 0, L_0x1d312c0; 1 drivers
v0x183ea00_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x183ea80_0 .alias "result", 0 0, v0x1841350_0;
S_0x183e000 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x183df10;
 .timescale -9 -12;
L_0x1d31540/d .functor NAND 1, L_0x1d31410, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d31540 .delay (20000,20000,20000) L_0x1d31540/d;
L_0x1d31620/d .functor NOT 1, L_0x1d31540, C4<0>, C4<0>, C4<0>;
L_0x1d31620 .delay (10000,10000,10000) L_0x1d31620/d;
L_0x1d31730/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d31730 .delay (10000,10000,10000) L_0x1d31730/d;
L_0x1d317f0/d .functor NAND 1, L_0x1d312c0, L_0x1d31730, C4<1>, C4<1>;
L_0x1d317f0 .delay (20000,20000,20000) L_0x1d317f0/d;
L_0x1d31940/d .functor NOT 1, L_0x1d317f0, C4<0>, C4<0>, C4<0>;
L_0x1d31940 .delay (10000,10000,10000) L_0x1d31940/d;
L_0x1d31a30/d .functor NOR 1, L_0x1d31940, L_0x1d31620, C4<0>, C4<0>;
L_0x1d31a30 .delay (20000,20000,20000) L_0x1d31a30/d;
L_0x1d31bd0/d .functor NOT 1, L_0x1d31a30, C4<0>, C4<0>, C4<0>;
L_0x1d31bd0 .delay (10000,10000,10000) L_0x1d31bd0/d;
v0x183e0f0_0 .net "and_in0ncom", 0 0, L_0x1d31940; 1 drivers
v0x183e170_0 .net "and_in1com", 0 0, L_0x1d31620; 1 drivers
v0x183e1f0_0 .alias "in0", 0 0, v0x183e920_0;
v0x183e290_0 .alias "in1", 0 0, v0x183e820_0;
v0x183e310_0 .net "nand_in0ncom", 0 0, L_0x1d317f0; 1 drivers
v0x183e3b0_0 .net "nand_in1com", 0 0, L_0x1d31540; 1 drivers
v0x183e490_0 .net "ncom", 0 0, L_0x1d31730; 1 drivers
v0x183e530_0 .net "nor_wire", 0 0, L_0x1d31a30; 1 drivers
v0x183e5d0_0 .alias "result", 0 0, v0x1841350_0;
v0x183e6a0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x183d470 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x183ad90;
 .timescale -9 -12;
L_0x1d31d00/d .functor NOR 1, L_0x1d29490, L_0x1d29530, C4<0>, C4<0>;
L_0x1d31d00 .delay (20000,20000,20000) L_0x1d31d00/d;
L_0x1d31e50/d .functor NOT 1, L_0x1d31d00, C4<0>, C4<0>, C4<0>;
L_0x1d31e50 .delay (10000,10000,10000) L_0x1d31e50/d;
v0x183dbf0_0 .alias "a", 0 0, v0x1840ed0_0;
v0x183dc70_0 .alias "b", 0 0, v0x1840f50_0;
v0x183dd10_0 .net "nor_ab", 0 0, L_0x1d31d00; 1 drivers
v0x183dd90_0 .net "or_ab", 0 0, L_0x1d31e50; 1 drivers
v0x183de10_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x183de90_0 .alias "result", 0 0, v0x18414d0_0;
S_0x183d560 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x183d470;
 .timescale -9 -12;
L_0x1d31f80/d .functor NAND 1, L_0x1d31e50, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d31f80 .delay (20000,20000,20000) L_0x1d31f80/d;
L_0x1d32060/d .functor NOT 1, L_0x1d31f80, C4<0>, C4<0>, C4<0>;
L_0x1d32060 .delay (10000,10000,10000) L_0x1d32060/d;
L_0x1d32170/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d32170 .delay (10000,10000,10000) L_0x1d32170/d;
L_0x1d32230/d .functor NAND 1, L_0x1d31d00, L_0x1d32170, C4<1>, C4<1>;
L_0x1d32230 .delay (20000,20000,20000) L_0x1d32230/d;
L_0x1d32380/d .functor NOT 1, L_0x1d32230, C4<0>, C4<0>, C4<0>;
L_0x1d32380 .delay (10000,10000,10000) L_0x1d32380/d;
L_0x1d32470/d .functor NOR 1, L_0x1d32380, L_0x1d32060, C4<0>, C4<0>;
L_0x1d32470 .delay (20000,20000,20000) L_0x1d32470/d;
L_0x1d32610/d .functor NOT 1, L_0x1d32470, C4<0>, C4<0>, C4<0>;
L_0x1d32610 .delay (10000,10000,10000) L_0x1d32610/d;
v0x183d650_0 .net "and_in0ncom", 0 0, L_0x1d32380; 1 drivers
v0x183d6d0_0 .net "and_in1com", 0 0, L_0x1d32060; 1 drivers
v0x183d750_0 .alias "in0", 0 0, v0x183dd10_0;
v0x183d7d0_0 .alias "in1", 0 0, v0x183dd90_0;
v0x183d850_0 .net "nand_in0ncom", 0 0, L_0x1d32230; 1 drivers
v0x183d8d0_0 .net "nand_in1com", 0 0, L_0x1d31f80; 1 drivers
v0x183d950_0 .net "ncom", 0 0, L_0x1d32170; 1 drivers
v0x183d9d0_0 .net "nor_wire", 0 0, L_0x1d32470; 1 drivers
v0x183daa0_0 .alias "result", 0 0, v0x18414d0_0;
v0x183db70_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x183ae80 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x183ad90;
 .timescale -9 -12;
v0x183ccc0_0 .alias "in0", 0 0, v0x1841240_0;
v0x183cd70_0 .alias "in1", 0 0, v0x18415e0_0;
v0x183ce20_0 .alias "in2", 0 0, v0x1841350_0;
v0x183ced0_0 .alias "in3", 0 0, v0x18414d0_0;
v0x183cfb0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x183d060_0 .alias "result", 0 0, v0x18410e0_0;
v0x183d0e0_0 .net "sel0", 0 0, L_0x1d34730; 1 drivers
v0x183d160_0 .net "sel1", 0 0, L_0x1d347f0; 1 drivers
v0x183d1e0_0 .net "sel2", 0 0, L_0x1d34920; 1 drivers
v0x183d290_0 .net "w0", 0 0, L_0x1d32dd0; 1 drivers
v0x183d370_0 .net "w1", 0 0, L_0x1d33550; 1 drivers
v0x183d3f0_0 .net "w2", 0 0, L_0x1d33da0; 1 drivers
S_0x183c540 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x183ae80;
 .timescale -9 -12;
L_0x1d32740/d .functor NAND 1, L_0x1d31170, L_0x1d34730, C4<1>, C4<1>;
L_0x1d32740 .delay (20000,20000,20000) L_0x1d32740/d;
L_0x1d32820/d .functor NOT 1, L_0x1d32740, C4<0>, C4<0>, C4<0>;
L_0x1d32820 .delay (10000,10000,10000) L_0x1d32820/d;
L_0x1d32930/d .functor NOT 1, L_0x1d34730, C4<0>, C4<0>, C4<0>;
L_0x1d32930 .delay (10000,10000,10000) L_0x1d32930/d;
L_0x1d32a80/d .functor NAND 1, L_0x1d30470, L_0x1d32930, C4<1>, C4<1>;
L_0x1d32a80 .delay (20000,20000,20000) L_0x1d32a80/d;
L_0x1d32b40/d .functor NOT 1, L_0x1d32a80, C4<0>, C4<0>, C4<0>;
L_0x1d32b40 .delay (10000,10000,10000) L_0x1d32b40/d;
L_0x1d32c30/d .functor NOR 1, L_0x1d32b40, L_0x1d32820, C4<0>, C4<0>;
L_0x1d32c30 .delay (20000,20000,20000) L_0x1d32c30/d;
L_0x1d32dd0/d .functor NOT 1, L_0x1d32c30, C4<0>, C4<0>, C4<0>;
L_0x1d32dd0 .delay (10000,10000,10000) L_0x1d32dd0/d;
v0x183c630_0 .net "and_in0ncom", 0 0, L_0x1d32b40; 1 drivers
v0x183c6f0_0 .net "and_in1com", 0 0, L_0x1d32820; 1 drivers
v0x183c790_0 .alias "in0", 0 0, v0x1841240_0;
v0x183c830_0 .alias "in1", 0 0, v0x18415e0_0;
v0x183c8b0_0 .net "nand_in0ncom", 0 0, L_0x1d32a80; 1 drivers
v0x183c950_0 .net "nand_in1com", 0 0, L_0x1d32740; 1 drivers
v0x183c9f0_0 .net "ncom", 0 0, L_0x1d32930; 1 drivers
v0x183ca90_0 .net "nor_wire", 0 0, L_0x1d32c30; 1 drivers
v0x183cb30_0 .alias "result", 0 0, v0x183d290_0;
v0x183cbb0_0 .alias "sel0", 0 0, v0x183d0e0_0;
S_0x183bdf0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x183ae80;
 .timescale -9 -12;
L_0x1d32f00/d .functor NAND 1, L_0x1d32610, L_0x1d34730, C4<1>, C4<1>;
L_0x1d32f00 .delay (20000,20000,20000) L_0x1d32f00/d;
L_0x1d32fe0/d .functor NOT 1, L_0x1d32f00, C4<0>, C4<0>, C4<0>;
L_0x1d32fe0 .delay (10000,10000,10000) L_0x1d32fe0/d;
L_0x1d330f0/d .functor NOT 1, L_0x1d34730, C4<0>, C4<0>, C4<0>;
L_0x1d330f0 .delay (10000,10000,10000) L_0x1d330f0/d;
L_0x1d331b0/d .functor NAND 1, L_0x1d31bd0, L_0x1d330f0, C4<1>, C4<1>;
L_0x1d331b0 .delay (20000,20000,20000) L_0x1d331b0/d;
L_0x1d332c0/d .functor NOT 1, L_0x1d331b0, C4<0>, C4<0>, C4<0>;
L_0x1d332c0 .delay (10000,10000,10000) L_0x1d332c0/d;
L_0x1d333b0/d .functor NOR 1, L_0x1d332c0, L_0x1d32fe0, C4<0>, C4<0>;
L_0x1d333b0 .delay (20000,20000,20000) L_0x1d333b0/d;
L_0x1d33550/d .functor NOT 1, L_0x1d333b0, C4<0>, C4<0>, C4<0>;
L_0x1d33550 .delay (10000,10000,10000) L_0x1d33550/d;
v0x183bee0_0 .net "and_in0ncom", 0 0, L_0x1d332c0; 1 drivers
v0x183bfa0_0 .net "and_in1com", 0 0, L_0x1d32fe0; 1 drivers
v0x183c040_0 .alias "in0", 0 0, v0x1841350_0;
v0x183c0e0_0 .alias "in1", 0 0, v0x18414d0_0;
v0x183c160_0 .net "nand_in0ncom", 0 0, L_0x1d331b0; 1 drivers
v0x183c200_0 .net "nand_in1com", 0 0, L_0x1d32f00; 1 drivers
v0x183c2a0_0 .net "ncom", 0 0, L_0x1d330f0; 1 drivers
v0x183c340_0 .net "nor_wire", 0 0, L_0x1d333b0; 1 drivers
v0x183c3e0_0 .alias "result", 0 0, v0x183d370_0;
v0x183c460_0 .alias "sel0", 0 0, v0x183d0e0_0;
S_0x183b6a0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x183ae80;
 .timescale -9 -12;
L_0x1d33680/d .functor NAND 1, L_0x1d33550, L_0x1d347f0, C4<1>, C4<1>;
L_0x1d33680 .delay (20000,20000,20000) L_0x1d33680/d;
L_0x1d337f0/d .functor NOT 1, L_0x1d33680, C4<0>, C4<0>, C4<0>;
L_0x1d337f0 .delay (10000,10000,10000) L_0x1d337f0/d;
L_0x1d33900/d .functor NOT 1, L_0x1d347f0, C4<0>, C4<0>, C4<0>;
L_0x1d33900 .delay (10000,10000,10000) L_0x1d33900/d;
L_0x1d339c0/d .functor NAND 1, L_0x1d32dd0, L_0x1d33900, C4<1>, C4<1>;
L_0x1d339c0 .delay (20000,20000,20000) L_0x1d339c0/d;
L_0x1d33b10/d .functor NOT 1, L_0x1d339c0, C4<0>, C4<0>, C4<0>;
L_0x1d33b10 .delay (10000,10000,10000) L_0x1d33b10/d;
L_0x1d33c00/d .functor NOR 1, L_0x1d33b10, L_0x1d337f0, C4<0>, C4<0>;
L_0x1d33c00 .delay (20000,20000,20000) L_0x1d33c00/d;
L_0x1d33da0/d .functor NOT 1, L_0x1d33c00, C4<0>, C4<0>, C4<0>;
L_0x1d33da0 .delay (10000,10000,10000) L_0x1d33da0/d;
v0x183b790_0 .net "and_in0ncom", 0 0, L_0x1d33b10; 1 drivers
v0x183b850_0 .net "and_in1com", 0 0, L_0x1d337f0; 1 drivers
v0x183b8f0_0 .alias "in0", 0 0, v0x183d290_0;
v0x183b990_0 .alias "in1", 0 0, v0x183d370_0;
v0x183ba10_0 .net "nand_in0ncom", 0 0, L_0x1d339c0; 1 drivers
v0x183bab0_0 .net "nand_in1com", 0 0, L_0x1d33680; 1 drivers
v0x183bb50_0 .net "ncom", 0 0, L_0x1d33900; 1 drivers
v0x183bbf0_0 .net "nor_wire", 0 0, L_0x1d33c00; 1 drivers
v0x183bc90_0 .alias "result", 0 0, v0x183d3f0_0;
v0x183bd10_0 .alias "sel0", 0 0, v0x183d160_0;
S_0x183af70 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x183ae80;
 .timescale -9 -12;
L_0x1d33ed0/d .functor NAND 1, C4<0>, L_0x1d34920, C4<1>, C4<1>;
L_0x1d33ed0 .delay (20000,20000,20000) L_0x1d33ed0/d;
L_0x1d34050/d .functor NOT 1, L_0x1d33ed0, C4<0>, C4<0>, C4<0>;
L_0x1d34050 .delay (10000,10000,10000) L_0x1d34050/d;
L_0x1d34160/d .functor NOT 1, L_0x1d34920, C4<0>, C4<0>, C4<0>;
L_0x1d34160 .delay (10000,10000,10000) L_0x1d34160/d;
L_0x1d34220/d .functor NAND 1, L_0x1d33da0, L_0x1d34160, C4<1>, C4<1>;
L_0x1d34220 .delay (20000,20000,20000) L_0x1d34220/d;
L_0x1d34370/d .functor NOT 1, L_0x1d34220, C4<0>, C4<0>, C4<0>;
L_0x1d34370 .delay (10000,10000,10000) L_0x1d34370/d;
L_0x1d34460/d .functor NOR 1, L_0x1d34370, L_0x1d34050, C4<0>, C4<0>;
L_0x1d34460 .delay (20000,20000,20000) L_0x1d34460/d;
L_0x1d34600/d .functor NOT 1, L_0x1d34460, C4<0>, C4<0>, C4<0>;
L_0x1d34600 .delay (10000,10000,10000) L_0x1d34600/d;
v0x183b060_0 .net "and_in0ncom", 0 0, L_0x1d34370; 1 drivers
v0x183b0e0_0 .net "and_in1com", 0 0, L_0x1d34050; 1 drivers
v0x183b180_0 .alias "in0", 0 0, v0x183d3f0_0;
v0x183b220_0 .alias "in1", 0 0, v0x183cfb0_0;
v0x183b2a0_0 .net "nand_in0ncom", 0 0, L_0x1d34220; 1 drivers
v0x183b340_0 .net "nand_in1com", 0 0, L_0x1d33ed0; 1 drivers
v0x183b420_0 .net "ncom", 0 0, L_0x1d34160; 1 drivers
v0x183b4c0_0 .net "nor_wire", 0 0, L_0x1d34460; 1 drivers
v0x183b560_0 .alias "result", 0 0, v0x18410e0_0;
v0x183b600_0 .alias "sel0", 0 0, v0x183d1e0_0;
S_0x18341f0 .scope generate, "ALU32[27]" "ALU32[27]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x1832b58 .param/l "i" 2 105, +C4<011011>;
S_0x1834320 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x18341f0;
 .timescale -9 -12;
L_0x18394c0/d .functor NOT 1, L_0x1cde410, C4<0>, C4<0>, C4<0>;
L_0x18394c0 .delay (10000,10000,10000) L_0x18394c0/d;
v0x183a160_0 .net "carryin", 0 0, L_0x1cde4b0; 1 drivers
v0x183a200_0 .net "carryout", 0 0, L_0x1d36500; 1 drivers
v0x183a280_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x183a300_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x183a380_0 .net "notB", 0 0, L_0x18394c0; 1 drivers
v0x183a400_0 .net "operandA", 0 0, L_0x1d34e20; 1 drivers
v0x183a480_0 .net "operandB", 0 0, L_0x1cde410; 1 drivers
v0x183a590_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x183a610_0 .net "result", 0 0, L_0x1d39ff0; 1 drivers
v0x183a6e0_0 .net "trueB", 0 0, L_0x1d353c0; 1 drivers
v0x183a7c0_0 .net "wAddSub", 0 0, L_0x1d35e20; 1 drivers
v0x183a8d0_0 .net "wNandAnd", 0 0, L_0x1d375c0; 1 drivers
v0x183aa50_0 .net "wNorOr", 0 0, L_0x1d38000; 1 drivers
v0x183ab60_0 .net "wXor", 0 0, L_0x1d36b60; 1 drivers
L_0x1d3a120 .part v0x19172a0_0, 0, 1;
L_0x1d3a1e0 .part v0x19172a0_0, 1, 1;
L_0x1d3a310 .part v0x19172a0_0, 2, 1;
S_0x1839990 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1834320;
 .timescale -9 -12;
L_0x183e9a0/d .functor NAND 1, L_0x18394c0, v0x1917220_0, C4<1>, C4<1>;
L_0x183e9a0 .delay (20000,20000,20000) L_0x183e9a0/d;
L_0x183cf50/d .functor NOT 1, L_0x183e9a0, C4<0>, C4<0>, C4<0>;
L_0x183cf50 .delay (10000,10000,10000) L_0x183cf50/d;
L_0x18453f0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x18453f0 .delay (10000,10000,10000) L_0x18453f0/d;
L_0x1d2f2f0/d .functor NAND 1, L_0x1cde410, L_0x18453f0, C4<1>, C4<1>;
L_0x1d2f2f0 .delay (20000,20000,20000) L_0x1d2f2f0/d;
L_0x1d2f3b0/d .functor NOT 1, L_0x1d2f2f0, C4<0>, C4<0>, C4<0>;
L_0x1d2f3b0 .delay (10000,10000,10000) L_0x1d2f3b0/d;
L_0x1d35240/d .functor NOR 1, L_0x1d2f3b0, L_0x183cf50, C4<0>, C4<0>;
L_0x1d35240 .delay (20000,20000,20000) L_0x1d35240/d;
L_0x1d353c0/d .functor NOT 1, L_0x1d35240, C4<0>, C4<0>, C4<0>;
L_0x1d353c0 .delay (10000,10000,10000) L_0x1d353c0/d;
v0x1839a80_0 .net "and_in0ncom", 0 0, L_0x1d2f3b0; 1 drivers
v0x1839b40_0 .net "and_in1com", 0 0, L_0x183cf50; 1 drivers
v0x1839be0_0 .alias "in0", 0 0, v0x183a480_0;
v0x1839c60_0 .alias "in1", 0 0, v0x183a380_0;
v0x1839ce0_0 .net "nand_in0ncom", 0 0, L_0x1d2f2f0; 1 drivers
v0x1839d80_0 .net "nand_in1com", 0 0, L_0x183e9a0; 1 drivers
v0x1839e20_0 .net "ncom", 0 0, L_0x18453f0; 1 drivers
v0x1839ec0_0 .net "nor_wire", 0 0, L_0x1d35240; 1 drivers
v0x1839fb0_0 .alias "result", 0 0, v0x183a6e0_0;
v0x183a080_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x1838690 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1834320;
 .timescale -9 -12;
L_0x1d35f30/d .functor NAND 1, L_0x1d34e20, L_0x1d353c0, C4<1>, C4<1>;
L_0x1d35f30 .delay (20000,20000,20000) L_0x1d35f30/d;
L_0x1d360c0/d .functor NOT 1, L_0x1d35f30, C4<0>, C4<0>, C4<0>;
L_0x1d360c0 .delay (10000,10000,10000) L_0x1d360c0/d;
L_0x1d361d0/d .functor NAND 1, L_0x1cde4b0, L_0x1d35860, C4<1>, C4<1>;
L_0x1d361d0 .delay (20000,20000,20000) L_0x1d361d0/d;
L_0x1d36290/d .functor NOT 1, L_0x1d361d0, C4<0>, C4<0>, C4<0>;
L_0x1d36290 .delay (10000,10000,10000) L_0x1d36290/d;
L_0x1d363c0/d .functor NOR 1, L_0x1d36290, L_0x1d360c0, C4<0>, C4<0>;
L_0x1d363c0 .delay (20000,20000,20000) L_0x1d363c0/d;
L_0x1d36500/d .functor NOT 1, L_0x1d363c0, C4<0>, C4<0>, C4<0>;
L_0x1d36500 .delay (10000,10000,10000) L_0x1d36500/d;
v0x1839230_0 .alias "a", 0 0, v0x183a400_0;
v0x1839340_0 .net "and_ab", 0 0, L_0x1d360c0; 1 drivers
v0x18393c0_0 .net "and_xor_ab_c", 0 0, L_0x1d36290; 1 drivers
v0x1839440_0 .alias "b", 0 0, v0x183a6e0_0;
v0x1839520_0 .alias "carryin", 0 0, v0x183a160_0;
v0x18395d0_0 .alias "carryout", 0 0, v0x183a200_0;
v0x1839690_0 .net "nand_ab", 0 0, L_0x1d35f30; 1 drivers
v0x1839710_0 .net "nand_xor_ab_c", 0 0, L_0x1d361d0; 1 drivers
v0x1839790_0 .net "nco", 0 0, L_0x1d363c0; 1 drivers
v0x1839830_0 .alias "sum", 0 0, v0x183a7c0_0;
v0x1839910_0 .net "xor_ab", 0 0, L_0x1d35860; 1 drivers
S_0x1838d20 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1838690;
 .timescale -9 -12;
L_0x1d354f0/d .functor NAND 1, L_0x1d34e20, L_0x1d353c0, C4<1>, C4<1>;
L_0x1d354f0 .delay (20000,20000,20000) L_0x1d354f0/d;
L_0x1d35590/d .functor NOR 1, L_0x1d34e20, L_0x1d353c0, C4<0>, C4<0>;
L_0x1d35590 .delay (20000,20000,20000) L_0x1d35590/d;
L_0x1d35630/d .functor NOT 1, L_0x1d35590, C4<0>, C4<0>, C4<0>;
L_0x1d35630 .delay (10000,10000,10000) L_0x1d35630/d;
L_0x1d35720/d .functor NAND 1, L_0x1d35630, L_0x1d354f0, C4<1>, C4<1>;
L_0x1d35720 .delay (20000,20000,20000) L_0x1d35720/d;
L_0x1d35860/d .functor NOT 1, L_0x1d35720, C4<0>, C4<0>, C4<0>;
L_0x1d35860 .delay (10000,10000,10000) L_0x1d35860/d;
v0x1838e10_0 .alias "a", 0 0, v0x183a400_0;
v0x1838eb0_0 .alias "b", 0 0, v0x183a6e0_0;
v0x1838f50_0 .net "nand_ab", 0 0, L_0x1d354f0; 1 drivers
v0x1838ff0_0 .net "nor_ab", 0 0, L_0x1d35590; 1 drivers
v0x1839070_0 .net "nxor_ab", 0 0, L_0x1d35720; 1 drivers
v0x18390f0_0 .net "or_ab", 0 0, L_0x1d35630; 1 drivers
v0x18391b0_0 .alias "result", 0 0, v0x1839910_0;
S_0x1838780 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1838690;
 .timescale -9 -12;
L_0x1d35990/d .functor NAND 1, L_0x1d35860, L_0x1cde4b0, C4<1>, C4<1>;
L_0x1d35990 .delay (20000,20000,20000) L_0x1d35990/d;
L_0x1d35b00/d .functor NOR 1, L_0x1d35860, L_0x1cde4b0, C4<0>, C4<0>;
L_0x1d35b00 .delay (20000,20000,20000) L_0x1d35b00/d;
L_0x1d35c50/d .functor NOT 1, L_0x1d35b00, C4<0>, C4<0>, C4<0>;
L_0x1d35c50 .delay (10000,10000,10000) L_0x1d35c50/d;
L_0x1d35d10/d .functor NAND 1, L_0x1d35c50, L_0x1d35990, C4<1>, C4<1>;
L_0x1d35d10 .delay (20000,20000,20000) L_0x1d35d10/d;
L_0x1d35e20/d .functor NOT 1, L_0x1d35d10, C4<0>, C4<0>, C4<0>;
L_0x1d35e20 .delay (10000,10000,10000) L_0x1d35e20/d;
v0x1838870_0 .alias "a", 0 0, v0x1839910_0;
v0x1838910_0 .alias "b", 0 0, v0x183a160_0;
v0x18389b0_0 .net "nand_ab", 0 0, L_0x1d35990; 1 drivers
v0x1838a50_0 .net "nor_ab", 0 0, L_0x1d35b00; 1 drivers
v0x1838ad0_0 .net "nxor_ab", 0 0, L_0x1d35d10; 1 drivers
v0x1838b70_0 .net "or_ab", 0 0, L_0x1d35c50; 1 drivers
v0x1838c50_0 .alias "result", 0 0, v0x183a7c0_0;
S_0x1838140 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1834320;
 .timescale -9 -12;
L_0x1d366c0/d .functor NAND 1, L_0x1d34e20, L_0x1cde410, C4<1>, C4<1>;
L_0x1d366c0 .delay (20000,20000,20000) L_0x1d366c0/d;
L_0x1d367a0/d .functor NOR 1, L_0x1d34e20, L_0x1cde410, C4<0>, C4<0>;
L_0x1d367a0 .delay (20000,20000,20000) L_0x1d367a0/d;
L_0x1d36930/d .functor NOT 1, L_0x1d367a0, C4<0>, C4<0>, C4<0>;
L_0x1d36930 .delay (10000,10000,10000) L_0x1d36930/d;
L_0x1d36a20/d .functor NAND 1, L_0x1d36930, L_0x1d366c0, C4<1>, C4<1>;
L_0x1d36a20 .delay (20000,20000,20000) L_0x1d36a20/d;
L_0x1d36b60/d .functor NOT 1, L_0x1d36a20, C4<0>, C4<0>, C4<0>;
L_0x1d36b60 .delay (10000,10000,10000) L_0x1d36b60/d;
v0x1838230_0 .alias "a", 0 0, v0x183a400_0;
v0x18382b0_0 .alias "b", 0 0, v0x183a480_0;
v0x1838380_0 .net "nand_ab", 0 0, L_0x1d366c0; 1 drivers
v0x1838400_0 .net "nor_ab", 0 0, L_0x1d367a0; 1 drivers
v0x1838480_0 .net "nxor_ab", 0 0, L_0x1d36a20; 1 drivers
v0x1838500_0 .net "or_ab", 0 0, L_0x1d36930; 1 drivers
v0x18385c0_0 .alias "result", 0 0, v0x183ab60_0;
S_0x18375d0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1834320;
 .timescale -9 -12;
L_0x1d36cb0/d .functor NAND 1, L_0x1d34e20, L_0x1cde410, C4<1>, C4<1>;
L_0x1d36cb0 .delay (20000,20000,20000) L_0x1d36cb0/d;
L_0x1d36e00/d .functor NOT 1, L_0x1d36cb0, C4<0>, C4<0>, C4<0>;
L_0x1d36e00 .delay (10000,10000,10000) L_0x1d36e00/d;
v0x1837dc0_0 .alias "a", 0 0, v0x183a400_0;
v0x1837e60_0 .net "and_ab", 0 0, L_0x1d36e00; 1 drivers
v0x1837ee0_0 .alias "b", 0 0, v0x183a480_0;
v0x1837f60_0 .net "nand_ab", 0 0, L_0x1d36cb0; 1 drivers
v0x1838040_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18380c0_0 .alias "result", 0 0, v0x183a8d0_0;
S_0x18376c0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18375d0;
 .timescale -9 -12;
L_0x1d36f30/d .functor NAND 1, L_0x1d36e00, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d36f30 .delay (20000,20000,20000) L_0x1d36f30/d;
L_0x1d37010/d .functor NOT 1, L_0x1d36f30, C4<0>, C4<0>, C4<0>;
L_0x1d37010 .delay (10000,10000,10000) L_0x1d37010/d;
L_0x1d37120/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d37120 .delay (10000,10000,10000) L_0x1d37120/d;
L_0x1d371e0/d .functor NAND 1, L_0x1d36cb0, L_0x1d37120, C4<1>, C4<1>;
L_0x1d371e0 .delay (20000,20000,20000) L_0x1d371e0/d;
L_0x1d37330/d .functor NOT 1, L_0x1d371e0, C4<0>, C4<0>, C4<0>;
L_0x1d37330 .delay (10000,10000,10000) L_0x1d37330/d;
L_0x1d37420/d .functor NOR 1, L_0x1d37330, L_0x1d37010, C4<0>, C4<0>;
L_0x1d37420 .delay (20000,20000,20000) L_0x1d37420/d;
L_0x1d375c0/d .functor NOT 1, L_0x1d37420, C4<0>, C4<0>, C4<0>;
L_0x1d375c0 .delay (10000,10000,10000) L_0x1d375c0/d;
v0x182ac10_0 .net "and_in0ncom", 0 0, L_0x1d37330; 1 drivers
v0x18377b0_0 .net "and_in1com", 0 0, L_0x1d37010; 1 drivers
v0x1837830_0 .alias "in0", 0 0, v0x1837f60_0;
v0x18378d0_0 .alias "in1", 0 0, v0x1837e60_0;
v0x1837950_0 .net "nand_in0ncom", 0 0, L_0x1d371e0; 1 drivers
v0x18379f0_0 .net "nand_in1com", 0 0, L_0x1d36f30; 1 drivers
v0x1837ad0_0 .net "ncom", 0 0, L_0x1d37120; 1 drivers
v0x1837b70_0 .net "nor_wire", 0 0, L_0x1d37420; 1 drivers
v0x1837c10_0 .alias "result", 0 0, v0x183a8d0_0;
v0x1837ce0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18369a0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1834320;
 .timescale -9 -12;
L_0x1d376f0/d .functor NOR 1, L_0x1d34e20, L_0x1cde410, C4<0>, C4<0>;
L_0x1d376f0 .delay (20000,20000,20000) L_0x1d376f0/d;
L_0x1d37840/d .functor NOT 1, L_0x1d376f0, C4<0>, C4<0>, C4<0>;
L_0x1d37840 .delay (10000,10000,10000) L_0x1d37840/d;
v0x1837120_0 .alias "a", 0 0, v0x183a400_0;
v0x18371a0_0 .alias "b", 0 0, v0x183a480_0;
v0x1837240_0 .net "nor_ab", 0 0, L_0x1d376f0; 1 drivers
v0x18372c0_0 .net "or_ab", 0 0, L_0x1d37840; 1 drivers
v0x1837340_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x182ab90_0 .alias "result", 0 0, v0x183aa50_0;
S_0x1836a90 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x18369a0;
 .timescale -9 -12;
L_0x1d37970/d .functor NAND 1, L_0x1d37840, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d37970 .delay (20000,20000,20000) L_0x1d37970/d;
L_0x1d37a50/d .functor NOT 1, L_0x1d37970, C4<0>, C4<0>, C4<0>;
L_0x1d37a50 .delay (10000,10000,10000) L_0x1d37a50/d;
L_0x1d37b60/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d37b60 .delay (10000,10000,10000) L_0x1d37b60/d;
L_0x1d37c20/d .functor NAND 1, L_0x1d376f0, L_0x1d37b60, C4<1>, C4<1>;
L_0x1d37c20 .delay (20000,20000,20000) L_0x1d37c20/d;
L_0x1d37d70/d .functor NOT 1, L_0x1d37c20, C4<0>, C4<0>, C4<0>;
L_0x1d37d70 .delay (10000,10000,10000) L_0x1d37d70/d;
L_0x1d37e60/d .functor NOR 1, L_0x1d37d70, L_0x1d37a50, C4<0>, C4<0>;
L_0x1d37e60 .delay (20000,20000,20000) L_0x1d37e60/d;
L_0x1d38000/d .functor NOT 1, L_0x1d37e60, C4<0>, C4<0>, C4<0>;
L_0x1d38000 .delay (10000,10000,10000) L_0x1d38000/d;
v0x1836b80_0 .net "and_in0ncom", 0 0, L_0x1d37d70; 1 drivers
v0x1836c00_0 .net "and_in1com", 0 0, L_0x1d37a50; 1 drivers
v0x1836c80_0 .alias "in0", 0 0, v0x1837240_0;
v0x1836d00_0 .alias "in1", 0 0, v0x18372c0_0;
v0x1836d80_0 .net "nand_in0ncom", 0 0, L_0x1d37c20; 1 drivers
v0x1836e00_0 .net "nand_in1com", 0 0, L_0x1d37970; 1 drivers
v0x1836e80_0 .net "ncom", 0 0, L_0x1d37b60; 1 drivers
v0x1836f00_0 .net "nor_wire", 0 0, L_0x1d37e60; 1 drivers
v0x1836fd0_0 .alias "result", 0 0, v0x183aa50_0;
v0x18370a0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1834410 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1834320;
 .timescale -9 -12;
v0x1836220_0 .alias "in0", 0 0, v0x183a7c0_0;
v0x18362a0_0 .alias "in1", 0 0, v0x183ab60_0;
v0x1836350_0 .alias "in2", 0 0, v0x183a8d0_0;
v0x1836400_0 .alias "in3", 0 0, v0x183aa50_0;
v0x18364e0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1836590_0 .alias "result", 0 0, v0x183a610_0;
v0x1836610_0 .net "sel0", 0 0, L_0x1d3a120; 1 drivers
v0x1836690_0 .net "sel1", 0 0, L_0x1d3a1e0; 1 drivers
v0x1836710_0 .net "sel2", 0 0, L_0x1d3a310; 1 drivers
v0x18367c0_0 .net "w0", 0 0, L_0x1d387c0; 1 drivers
v0x18368a0_0 .net "w1", 0 0, L_0x1d38f40; 1 drivers
v0x1836920_0 .net "w2", 0 0, L_0x1d39790; 1 drivers
S_0x1835ad0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1834410;
 .timescale -9 -12;
L_0x1d38130/d .functor NAND 1, L_0x1d36b60, L_0x1d3a120, C4<1>, C4<1>;
L_0x1d38130 .delay (20000,20000,20000) L_0x1d38130/d;
L_0x1d38210/d .functor NOT 1, L_0x1d38130, C4<0>, C4<0>, C4<0>;
L_0x1d38210 .delay (10000,10000,10000) L_0x1d38210/d;
L_0x1d38320/d .functor NOT 1, L_0x1d3a120, C4<0>, C4<0>, C4<0>;
L_0x1d38320 .delay (10000,10000,10000) L_0x1d38320/d;
L_0x1d38470/d .functor NAND 1, L_0x1d35e20, L_0x1d38320, C4<1>, C4<1>;
L_0x1d38470 .delay (20000,20000,20000) L_0x1d38470/d;
L_0x1d38530/d .functor NOT 1, L_0x1d38470, C4<0>, C4<0>, C4<0>;
L_0x1d38530 .delay (10000,10000,10000) L_0x1d38530/d;
L_0x1d38620/d .functor NOR 1, L_0x1d38530, L_0x1d38210, C4<0>, C4<0>;
L_0x1d38620 .delay (20000,20000,20000) L_0x1d38620/d;
L_0x1d387c0/d .functor NOT 1, L_0x1d38620, C4<0>, C4<0>, C4<0>;
L_0x1d387c0 .delay (10000,10000,10000) L_0x1d387c0/d;
v0x1835bc0_0 .net "and_in0ncom", 0 0, L_0x1d38530; 1 drivers
v0x1835c80_0 .net "and_in1com", 0 0, L_0x1d38210; 1 drivers
v0x1835d20_0 .alias "in0", 0 0, v0x183a7c0_0;
v0x1835dc0_0 .alias "in1", 0 0, v0x183ab60_0;
v0x1835e40_0 .net "nand_in0ncom", 0 0, L_0x1d38470; 1 drivers
v0x1835ee0_0 .net "nand_in1com", 0 0, L_0x1d38130; 1 drivers
v0x1835f80_0 .net "ncom", 0 0, L_0x1d38320; 1 drivers
v0x1836020_0 .net "nor_wire", 0 0, L_0x1d38620; 1 drivers
v0x18360c0_0 .alias "result", 0 0, v0x18367c0_0;
v0x1836140_0 .alias "sel0", 0 0, v0x1836610_0;
S_0x1835380 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1834410;
 .timescale -9 -12;
L_0x1d388f0/d .functor NAND 1, L_0x1d38000, L_0x1d3a120, C4<1>, C4<1>;
L_0x1d388f0 .delay (20000,20000,20000) L_0x1d388f0/d;
L_0x1d389d0/d .functor NOT 1, L_0x1d388f0, C4<0>, C4<0>, C4<0>;
L_0x1d389d0 .delay (10000,10000,10000) L_0x1d389d0/d;
L_0x1d38ae0/d .functor NOT 1, L_0x1d3a120, C4<0>, C4<0>, C4<0>;
L_0x1d38ae0 .delay (10000,10000,10000) L_0x1d38ae0/d;
L_0x1d38ba0/d .functor NAND 1, L_0x1d375c0, L_0x1d38ae0, C4<1>, C4<1>;
L_0x1d38ba0 .delay (20000,20000,20000) L_0x1d38ba0/d;
L_0x1d38cb0/d .functor NOT 1, L_0x1d38ba0, C4<0>, C4<0>, C4<0>;
L_0x1d38cb0 .delay (10000,10000,10000) L_0x1d38cb0/d;
L_0x1d38da0/d .functor NOR 1, L_0x1d38cb0, L_0x1d389d0, C4<0>, C4<0>;
L_0x1d38da0 .delay (20000,20000,20000) L_0x1d38da0/d;
L_0x1d38f40/d .functor NOT 1, L_0x1d38da0, C4<0>, C4<0>, C4<0>;
L_0x1d38f40 .delay (10000,10000,10000) L_0x1d38f40/d;
v0x1835470_0 .net "and_in0ncom", 0 0, L_0x1d38cb0; 1 drivers
v0x1835530_0 .net "and_in1com", 0 0, L_0x1d389d0; 1 drivers
v0x18355d0_0 .alias "in0", 0 0, v0x183a8d0_0;
v0x1835670_0 .alias "in1", 0 0, v0x183aa50_0;
v0x18356f0_0 .net "nand_in0ncom", 0 0, L_0x1d38ba0; 1 drivers
v0x1835790_0 .net "nand_in1com", 0 0, L_0x1d388f0; 1 drivers
v0x1835830_0 .net "ncom", 0 0, L_0x1d38ae0; 1 drivers
v0x18358d0_0 .net "nor_wire", 0 0, L_0x1d38da0; 1 drivers
v0x1835970_0 .alias "result", 0 0, v0x18368a0_0;
v0x18359f0_0 .alias "sel0", 0 0, v0x1836610_0;
S_0x1834c30 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1834410;
 .timescale -9 -12;
L_0x1d39070/d .functor NAND 1, L_0x1d38f40, L_0x1d3a1e0, C4<1>, C4<1>;
L_0x1d39070 .delay (20000,20000,20000) L_0x1d39070/d;
L_0x1d391e0/d .functor NOT 1, L_0x1d39070, C4<0>, C4<0>, C4<0>;
L_0x1d391e0 .delay (10000,10000,10000) L_0x1d391e0/d;
L_0x1d392f0/d .functor NOT 1, L_0x1d3a1e0, C4<0>, C4<0>, C4<0>;
L_0x1d392f0 .delay (10000,10000,10000) L_0x1d392f0/d;
L_0x1d393b0/d .functor NAND 1, L_0x1d387c0, L_0x1d392f0, C4<1>, C4<1>;
L_0x1d393b0 .delay (20000,20000,20000) L_0x1d393b0/d;
L_0x1d39500/d .functor NOT 1, L_0x1d393b0, C4<0>, C4<0>, C4<0>;
L_0x1d39500 .delay (10000,10000,10000) L_0x1d39500/d;
L_0x1d395f0/d .functor NOR 1, L_0x1d39500, L_0x1d391e0, C4<0>, C4<0>;
L_0x1d395f0 .delay (20000,20000,20000) L_0x1d395f0/d;
L_0x1d39790/d .functor NOT 1, L_0x1d395f0, C4<0>, C4<0>, C4<0>;
L_0x1d39790 .delay (10000,10000,10000) L_0x1d39790/d;
v0x1834d20_0 .net "and_in0ncom", 0 0, L_0x1d39500; 1 drivers
v0x1834de0_0 .net "and_in1com", 0 0, L_0x1d391e0; 1 drivers
v0x1834e80_0 .alias "in0", 0 0, v0x18367c0_0;
v0x1834f20_0 .alias "in1", 0 0, v0x18368a0_0;
v0x1834fa0_0 .net "nand_in0ncom", 0 0, L_0x1d393b0; 1 drivers
v0x1835040_0 .net "nand_in1com", 0 0, L_0x1d39070; 1 drivers
v0x18350e0_0 .net "ncom", 0 0, L_0x1d392f0; 1 drivers
v0x1835180_0 .net "nor_wire", 0 0, L_0x1d395f0; 1 drivers
v0x1835220_0 .alias "result", 0 0, v0x1836920_0;
v0x18352a0_0 .alias "sel0", 0 0, v0x1836690_0;
S_0x1834500 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1834410;
 .timescale -9 -12;
L_0x1d398c0/d .functor NAND 1, C4<0>, L_0x1d3a310, C4<1>, C4<1>;
L_0x1d398c0 .delay (20000,20000,20000) L_0x1d398c0/d;
L_0x1d39a40/d .functor NOT 1, L_0x1d398c0, C4<0>, C4<0>, C4<0>;
L_0x1d39a40 .delay (10000,10000,10000) L_0x1d39a40/d;
L_0x1d39b50/d .functor NOT 1, L_0x1d3a310, C4<0>, C4<0>, C4<0>;
L_0x1d39b50 .delay (10000,10000,10000) L_0x1d39b50/d;
L_0x1d39c10/d .functor NAND 1, L_0x1d39790, L_0x1d39b50, C4<1>, C4<1>;
L_0x1d39c10 .delay (20000,20000,20000) L_0x1d39c10/d;
L_0x1d39d60/d .functor NOT 1, L_0x1d39c10, C4<0>, C4<0>, C4<0>;
L_0x1d39d60 .delay (10000,10000,10000) L_0x1d39d60/d;
L_0x1d39e50/d .functor NOR 1, L_0x1d39d60, L_0x1d39a40, C4<0>, C4<0>;
L_0x1d39e50 .delay (20000,20000,20000) L_0x1d39e50/d;
L_0x1d39ff0/d .functor NOT 1, L_0x1d39e50, C4<0>, C4<0>, C4<0>;
L_0x1d39ff0 .delay (10000,10000,10000) L_0x1d39ff0/d;
v0x18345f0_0 .net "and_in0ncom", 0 0, L_0x1d39d60; 1 drivers
v0x1834670_0 .net "and_in1com", 0 0, L_0x1d39a40; 1 drivers
v0x1834710_0 .alias "in0", 0 0, v0x1836920_0;
v0x18347b0_0 .alias "in1", 0 0, v0x18364e0_0;
v0x1834830_0 .net "nand_in0ncom", 0 0, L_0x1d39c10; 1 drivers
v0x18348d0_0 .net "nand_in1com", 0 0, L_0x1d398c0; 1 drivers
v0x18349b0_0 .net "ncom", 0 0, L_0x1d39b50; 1 drivers
v0x1834a50_0 .net "nor_wire", 0 0, L_0x1d39e50; 1 drivers
v0x1834af0_0 .alias "result", 0 0, v0x183a610_0;
v0x1834b90_0 .alias "sel0", 0 0, v0x1836710_0;
S_0x182d800 .scope generate, "ALU32[28]" "ALU32[28]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x182c1a8 .param/l "i" 2 105, +C4<011100>;
S_0x182d930 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x182d800;
 .timescale -9 -12;
L_0x1837fe0/d .functor NOT 1, L_0x1d34d00, C4<0>, C4<0>, C4<0>;
L_0x1837fe0 .delay (10000,10000,10000) L_0x1837fe0/d;
v0x18336f0_0 .net "carryin", 0 0, L_0x1d3ae90; 1 drivers
v0x1833790_0 .net "carryout", 0 0, L_0x1d3c1a0; 1 drivers
v0x1833810_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x1833890_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x1833910_0 .net "notB", 0 0, L_0x1837fe0; 1 drivers
v0x1833990_0 .net "operandA", 0 0, L_0x1d34c60; 1 drivers
v0x1833a10_0 .net "operandB", 0 0, L_0x1d34d00; 1 drivers
v0x1833b20_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1833ba0_0 .net "result", 0 0, L_0x1d3fc90; 1 drivers
v0x1833c70_0 .net "trueB", 0 0, L_0x1d3a880; 1 drivers
v0x1833d50_0 .net "wAddSub", 0 0, L_0x1d3bae0; 1 drivers
v0x1833e60_0 .net "wNandAnd", 0 0, L_0x1d3d260; 1 drivers
v0x1833fe0_0 .net "wNorOr", 0 0, L_0x1d3dca0; 1 drivers
v0x18340f0_0 .net "wXor", 0 0, L_0x1d3c800; 1 drivers
L_0x1d3fdc0 .part v0x19172a0_0, 0, 1;
L_0x1d3fe80 .part v0x19172a0_0, 1, 1;
L_0x1d3ffb0 .part v0x19172a0_0, 2, 1;
S_0x1832e90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x182d930;
 .timescale -9 -12;
L_0x1d34ec0/d .functor NAND 1, L_0x1837fe0, v0x1917220_0, C4<1>, C4<1>;
L_0x1d34ec0 .delay (20000,20000,20000) L_0x1d34ec0/d;
L_0x1d34fa0/d .functor NOT 1, L_0x1d34ec0, C4<0>, C4<0>, C4<0>;
L_0x1d34fa0 .delay (10000,10000,10000) L_0x1d34fa0/d;
L_0x1d35060/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d35060 .delay (10000,10000,10000) L_0x1d35060/d;
L_0x1d35120/d .functor NAND 1, L_0x1d34d00, L_0x1d35060, C4<1>, C4<1>;
L_0x1d35120 .delay (20000,20000,20000) L_0x1d35120/d;
L_0x1d351e0/d .functor NOT 1, L_0x1d35120, C4<0>, C4<0>, C4<0>;
L_0x1d351e0 .delay (10000,10000,10000) L_0x1d351e0/d;
L_0x1d3a6e0/d .functor NOR 1, L_0x1d351e0, L_0x1d34fa0, C4<0>, C4<0>;
L_0x1d3a6e0 .delay (20000,20000,20000) L_0x1d3a6e0/d;
L_0x1d3a880/d .functor NOT 1, L_0x1d3a6e0, C4<0>, C4<0>, C4<0>;
L_0x1d3a880 .delay (10000,10000,10000) L_0x1d3a880/d;
v0x1832f80_0 .net "and_in0ncom", 0 0, L_0x1d351e0; 1 drivers
v0x1833040_0 .net "and_in1com", 0 0, L_0x1d34fa0; 1 drivers
v0x18330e0_0 .alias "in0", 0 0, v0x1833a10_0;
v0x1833160_0 .alias "in1", 0 0, v0x1833910_0;
v0x18331e0_0 .net "nand_in0ncom", 0 0, L_0x1d35120; 1 drivers
v0x1833280_0 .net "nand_in1com", 0 0, L_0x1d34ec0; 1 drivers
v0x1833320_0 .net "ncom", 0 0, L_0x1d35060; 1 drivers
v0x18333c0_0 .net "nor_wire", 0 0, L_0x1d3a6e0; 1 drivers
v0x18334b0_0 .alias "result", 0 0, v0x1833c70_0;
v0x1833580_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x1831ba0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x182d930;
 .timescale -9 -12;
L_0x1d3bc10/d .functor NAND 1, L_0x1d34c60, L_0x1d3a880, C4<1>, C4<1>;
L_0x1d3bc10 .delay (20000,20000,20000) L_0x1d3bc10/d;
L_0x1d3bda0/d .functor NOT 1, L_0x1d3bc10, C4<0>, C4<0>, C4<0>;
L_0x1d3bda0 .delay (10000,10000,10000) L_0x1d3bda0/d;
L_0x1d3be90/d .functor NAND 1, L_0x1d3ae90, L_0x1d3b5e0, C4<1>, C4<1>;
L_0x1d3be90 .delay (20000,20000,20000) L_0x1d3be90/d;
L_0x1d3bf50/d .functor NOT 1, L_0x1d3be90, C4<0>, C4<0>, C4<0>;
L_0x1d3bf50 .delay (10000,10000,10000) L_0x1d3bf50/d;
L_0x1d3c060/d .functor NOR 1, L_0x1d3bf50, L_0x1d3bda0, C4<0>, C4<0>;
L_0x1d3c060 .delay (20000,20000,20000) L_0x1d3c060/d;
L_0x1d3c1a0/d .functor NOT 1, L_0x1d3c060, C4<0>, C4<0>, C4<0>;
L_0x1d3c1a0 .delay (10000,10000,10000) L_0x1d3c1a0/d;
v0x1832780_0 .alias "a", 0 0, v0x1833990_0;
v0x1832890_0 .net "and_ab", 0 0, L_0x1d3bda0; 1 drivers
v0x1832930_0 .net "and_xor_ab_c", 0 0, L_0x1d3bf50; 1 drivers
v0x18329d0_0 .alias "b", 0 0, v0x1833c70_0;
v0x1832a50_0 .alias "carryin", 0 0, v0x18336f0_0;
v0x1832ad0_0 .alias "carryout", 0 0, v0x1833790_0;
v0x1832b90_0 .net "nand_ab", 0 0, L_0x1d3bc10; 1 drivers
v0x1832c10_0 .net "nand_xor_ab_c", 0 0, L_0x1d3be90; 1 drivers
v0x1832c90_0 .net "nco", 0 0, L_0x1d3c060; 1 drivers
v0x1832d30_0 .alias "sum", 0 0, v0x1833d50_0;
v0x1832e10_0 .net "xor_ab", 0 0, L_0x1d3b5e0; 1 drivers
S_0x1832230 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1831ba0;
 .timescale -9 -12;
L_0x1d3a9f0/d .functor NAND 1, L_0x1d34c60, L_0x1d3a880, C4<1>, C4<1>;
L_0x1d3a9f0 .delay (20000,20000,20000) L_0x1d3a9f0/d;
L_0x1d3b310/d .functor NOR 1, L_0x1d34c60, L_0x1d3a880, C4<0>, C4<0>;
L_0x1d3b310 .delay (20000,20000,20000) L_0x1d3b310/d;
L_0x1d3b3b0/d .functor NOT 1, L_0x1d3b310, C4<0>, C4<0>, C4<0>;
L_0x1d3b3b0 .delay (10000,10000,10000) L_0x1d3b3b0/d;
L_0x1d3b4a0/d .functor NAND 1, L_0x1d3b3b0, L_0x1d3a9f0, C4<1>, C4<1>;
L_0x1d3b4a0 .delay (20000,20000,20000) L_0x1d3b4a0/d;
L_0x1d3b5e0/d .functor NOT 1, L_0x1d3b4a0, C4<0>, C4<0>, C4<0>;
L_0x1d3b5e0 .delay (10000,10000,10000) L_0x1d3b5e0/d;
v0x1832320_0 .alias "a", 0 0, v0x1833990_0;
v0x18323c0_0 .alias "b", 0 0, v0x1833c70_0;
v0x1832460_0 .net "nand_ab", 0 0, L_0x1d3a9f0; 1 drivers
v0x1832500_0 .net "nor_ab", 0 0, L_0x1d3b310; 1 drivers
v0x1832580_0 .net "nxor_ab", 0 0, L_0x1d3b4a0; 1 drivers
v0x1832620_0 .net "or_ab", 0 0, L_0x1d3b3b0; 1 drivers
v0x1832700_0 .alias "result", 0 0, v0x1832e10_0;
S_0x1831c90 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1831ba0;
 .timescale -9 -12;
L_0x1d3b6d0/d .functor NAND 1, L_0x1d3b5e0, L_0x1d3ae90, C4<1>, C4<1>;
L_0x1d3b6d0 .delay (20000,20000,20000) L_0x1d3b6d0/d;
L_0x1d3b800/d .functor NOR 1, L_0x1d3b5e0, L_0x1d3ae90, C4<0>, C4<0>;
L_0x1d3b800 .delay (20000,20000,20000) L_0x1d3b800/d;
L_0x1d3b930/d .functor NOT 1, L_0x1d3b800, C4<0>, C4<0>, C4<0>;
L_0x1d3b930 .delay (10000,10000,10000) L_0x1d3b930/d;
L_0x1d3b9d0/d .functor NAND 1, L_0x1d3b930, L_0x1d3b6d0, C4<1>, C4<1>;
L_0x1d3b9d0 .delay (20000,20000,20000) L_0x1d3b9d0/d;
L_0x1d3bae0/d .functor NOT 1, L_0x1d3b9d0, C4<0>, C4<0>, C4<0>;
L_0x1d3bae0 .delay (10000,10000,10000) L_0x1d3bae0/d;
v0x1831d80_0 .alias "a", 0 0, v0x1832e10_0;
v0x1831e20_0 .alias "b", 0 0, v0x18336f0_0;
v0x1831ec0_0 .net "nand_ab", 0 0, L_0x1d3b6d0; 1 drivers
v0x1831f60_0 .net "nor_ab", 0 0, L_0x1d3b800; 1 drivers
v0x1831fe0_0 .net "nxor_ab", 0 0, L_0x1d3b9d0; 1 drivers
v0x1832080_0 .net "or_ab", 0 0, L_0x1d3b930; 1 drivers
v0x1832160_0 .alias "result", 0 0, v0x1833d50_0;
S_0x1831650 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x182d930;
 .timescale -9 -12;
L_0x1d3c360/d .functor NAND 1, L_0x1d34c60, L_0x1d34d00, C4<1>, C4<1>;
L_0x1d3c360 .delay (20000,20000,20000) L_0x1d3c360/d;
L_0x1d3c440/d .functor NOR 1, L_0x1d34c60, L_0x1d34d00, C4<0>, C4<0>;
L_0x1d3c440 .delay (20000,20000,20000) L_0x1d3c440/d;
L_0x1d3c5d0/d .functor NOT 1, L_0x1d3c440, C4<0>, C4<0>, C4<0>;
L_0x1d3c5d0 .delay (10000,10000,10000) L_0x1d3c5d0/d;
L_0x1d3c6c0/d .functor NAND 1, L_0x1d3c5d0, L_0x1d3c360, C4<1>, C4<1>;
L_0x1d3c6c0 .delay (20000,20000,20000) L_0x1d3c6c0/d;
L_0x1d3c800/d .functor NOT 1, L_0x1d3c6c0, C4<0>, C4<0>, C4<0>;
L_0x1d3c800 .delay (10000,10000,10000) L_0x1d3c800/d;
v0x1831740_0 .alias "a", 0 0, v0x1833990_0;
v0x18317c0_0 .alias "b", 0 0, v0x1833a10_0;
v0x1831890_0 .net "nand_ab", 0 0, L_0x1d3c360; 1 drivers
v0x1831910_0 .net "nor_ab", 0 0, L_0x1d3c440; 1 drivers
v0x1831990_0 .net "nxor_ab", 0 0, L_0x1d3c6c0; 1 drivers
v0x1831a10_0 .net "or_ab", 0 0, L_0x1d3c5d0; 1 drivers
v0x1831ad0_0 .alias "result", 0 0, v0x18340f0_0;
S_0x1830a60 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x182d930;
 .timescale -9 -12;
L_0x1d3c950/d .functor NAND 1, L_0x1d34c60, L_0x1d34d00, C4<1>, C4<1>;
L_0x1d3c950 .delay (20000,20000,20000) L_0x1d3c950/d;
L_0x1d3caa0/d .functor NOT 1, L_0x1d3c950, C4<0>, C4<0>, C4<0>;
L_0x1d3caa0 .delay (10000,10000,10000) L_0x1d3caa0/d;
v0x18312d0_0 .alias "a", 0 0, v0x1833990_0;
v0x1831370_0 .net "and_ab", 0 0, L_0x1d3caa0; 1 drivers
v0x18313f0_0 .alias "b", 0 0, v0x1833a10_0;
v0x1831470_0 .net "nand_ab", 0 0, L_0x1d3c950; 1 drivers
v0x1831550_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18315d0_0 .alias "result", 0 0, v0x1833e60_0;
S_0x1830b50 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1830a60;
 .timescale -9 -12;
L_0x1d3cbd0/d .functor NAND 1, L_0x1d3caa0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d3cbd0 .delay (20000,20000,20000) L_0x1d3cbd0/d;
L_0x1d3ccb0/d .functor NOT 1, L_0x1d3cbd0, C4<0>, C4<0>, C4<0>;
L_0x1d3ccb0 .delay (10000,10000,10000) L_0x1d3ccb0/d;
L_0x1d3cdc0/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d3cdc0 .delay (10000,10000,10000) L_0x1d3cdc0/d;
L_0x1d3ce80/d .functor NAND 1, L_0x1d3c950, L_0x1d3cdc0, C4<1>, C4<1>;
L_0x1d3ce80 .delay (20000,20000,20000) L_0x1d3ce80/d;
L_0x1d3cfd0/d .functor NOT 1, L_0x1d3ce80, C4<0>, C4<0>, C4<0>;
L_0x1d3cfd0 .delay (10000,10000,10000) L_0x1d3cfd0/d;
L_0x1d3d0c0/d .functor NOR 1, L_0x1d3cfd0, L_0x1d3ccb0, C4<0>, C4<0>;
L_0x1d3d0c0 .delay (20000,20000,20000) L_0x1d3d0c0/d;
L_0x1d3d260/d .functor NOT 1, L_0x1d3d0c0, C4<0>, C4<0>, C4<0>;
L_0x1d3d260 .delay (10000,10000,10000) L_0x1d3d260/d;
v0x1830c40_0 .net "and_in0ncom", 0 0, L_0x1d3cfd0; 1 drivers
v0x1830cc0_0 .net "and_in1com", 0 0, L_0x1d3ccb0; 1 drivers
v0x1830d40_0 .alias "in0", 0 0, v0x1831470_0;
v0x1830de0_0 .alias "in1", 0 0, v0x1831370_0;
v0x1830e60_0 .net "nand_in0ncom", 0 0, L_0x1d3ce80; 1 drivers
v0x1830f00_0 .net "nand_in1com", 0 0, L_0x1d3cbd0; 1 drivers
v0x1830fe0_0 .net "ncom", 0 0, L_0x1d3cdc0; 1 drivers
v0x1831080_0 .net "nor_wire", 0 0, L_0x1d3d0c0; 1 drivers
v0x1831120_0 .alias "result", 0 0, v0x1833e60_0;
v0x18311f0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x182ffc0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x182d930;
 .timescale -9 -12;
L_0x1d3d390/d .functor NOR 1, L_0x1d34c60, L_0x1d34d00, C4<0>, C4<0>;
L_0x1d3d390 .delay (20000,20000,20000) L_0x1d3d390/d;
L_0x1d3d4e0/d .functor NOT 1, L_0x1d3d390, C4<0>, C4<0>, C4<0>;
L_0x1d3d4e0 .delay (10000,10000,10000) L_0x1d3d4e0/d;
v0x1830740_0 .alias "a", 0 0, v0x1833990_0;
v0x18307c0_0 .alias "b", 0 0, v0x1833a10_0;
v0x1830860_0 .net "nor_ab", 0 0, L_0x1d3d390; 1 drivers
v0x18308e0_0 .net "or_ab", 0 0, L_0x1d3d4e0; 1 drivers
v0x1830960_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18309e0_0 .alias "result", 0 0, v0x1833fe0_0;
S_0x18300b0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x182ffc0;
 .timescale -9 -12;
L_0x1d3d610/d .functor NAND 1, L_0x1d3d4e0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d3d610 .delay (20000,20000,20000) L_0x1d3d610/d;
L_0x1d3d6f0/d .functor NOT 1, L_0x1d3d610, C4<0>, C4<0>, C4<0>;
L_0x1d3d6f0 .delay (10000,10000,10000) L_0x1d3d6f0/d;
L_0x1d3d800/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d3d800 .delay (10000,10000,10000) L_0x1d3d800/d;
L_0x1d3d8c0/d .functor NAND 1, L_0x1d3d390, L_0x1d3d800, C4<1>, C4<1>;
L_0x1d3d8c0 .delay (20000,20000,20000) L_0x1d3d8c0/d;
L_0x1d3da10/d .functor NOT 1, L_0x1d3d8c0, C4<0>, C4<0>, C4<0>;
L_0x1d3da10 .delay (10000,10000,10000) L_0x1d3da10/d;
L_0x1d3db00/d .functor NOR 1, L_0x1d3da10, L_0x1d3d6f0, C4<0>, C4<0>;
L_0x1d3db00 .delay (20000,20000,20000) L_0x1d3db00/d;
L_0x1d3dca0/d .functor NOT 1, L_0x1d3db00, C4<0>, C4<0>, C4<0>;
L_0x1d3dca0 .delay (10000,10000,10000) L_0x1d3dca0/d;
v0x18301a0_0 .net "and_in0ncom", 0 0, L_0x1d3da10; 1 drivers
v0x1830220_0 .net "and_in1com", 0 0, L_0x1d3d6f0; 1 drivers
v0x18302a0_0 .alias "in0", 0 0, v0x1830860_0;
v0x1830320_0 .alias "in1", 0 0, v0x18308e0_0;
v0x18303a0_0 .net "nand_in0ncom", 0 0, L_0x1d3d8c0; 1 drivers
v0x1830420_0 .net "nand_in1com", 0 0, L_0x1d3d610; 1 drivers
v0x18304a0_0 .net "ncom", 0 0, L_0x1d3d800; 1 drivers
v0x1830520_0 .net "nor_wire", 0 0, L_0x1d3db00; 1 drivers
v0x18305f0_0 .alias "result", 0 0, v0x1833fe0_0;
v0x18306c0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x182da20 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x182d930;
 .timescale -9 -12;
v0x182f810_0 .alias "in0", 0 0, v0x1833d50_0;
v0x182f8c0_0 .alias "in1", 0 0, v0x18340f0_0;
v0x182f970_0 .alias "in2", 0 0, v0x1833e60_0;
v0x182fa20_0 .alias "in3", 0 0, v0x1833fe0_0;
v0x182fb00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x182fbb0_0 .alias "result", 0 0, v0x1833ba0_0;
v0x182fc30_0 .net "sel0", 0 0, L_0x1d3fdc0; 1 drivers
v0x182fcb0_0 .net "sel1", 0 0, L_0x1d3fe80; 1 drivers
v0x182fd30_0 .net "sel2", 0 0, L_0x1d3ffb0; 1 drivers
v0x182fde0_0 .net "w0", 0 0, L_0x1d3e460; 1 drivers
v0x182fec0_0 .net "w1", 0 0, L_0x1d3ebe0; 1 drivers
v0x182ff40_0 .net "w2", 0 0, L_0x1d3f430; 1 drivers
S_0x182f0c0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x182da20;
 .timescale -9 -12;
L_0x1d3ddd0/d .functor NAND 1, L_0x1d3c800, L_0x1d3fdc0, C4<1>, C4<1>;
L_0x1d3ddd0 .delay (20000,20000,20000) L_0x1d3ddd0/d;
L_0x1d3deb0/d .functor NOT 1, L_0x1d3ddd0, C4<0>, C4<0>, C4<0>;
L_0x1d3deb0 .delay (10000,10000,10000) L_0x1d3deb0/d;
L_0x1d3dfc0/d .functor NOT 1, L_0x1d3fdc0, C4<0>, C4<0>, C4<0>;
L_0x1d3dfc0 .delay (10000,10000,10000) L_0x1d3dfc0/d;
L_0x1d3e110/d .functor NAND 1, L_0x1d3bae0, L_0x1d3dfc0, C4<1>, C4<1>;
L_0x1d3e110 .delay (20000,20000,20000) L_0x1d3e110/d;
L_0x1d3e1d0/d .functor NOT 1, L_0x1d3e110, C4<0>, C4<0>, C4<0>;
L_0x1d3e1d0 .delay (10000,10000,10000) L_0x1d3e1d0/d;
L_0x1d3e2c0/d .functor NOR 1, L_0x1d3e1d0, L_0x1d3deb0, C4<0>, C4<0>;
L_0x1d3e2c0 .delay (20000,20000,20000) L_0x1d3e2c0/d;
L_0x1d3e460/d .functor NOT 1, L_0x1d3e2c0, C4<0>, C4<0>, C4<0>;
L_0x1d3e460 .delay (10000,10000,10000) L_0x1d3e460/d;
v0x182f1b0_0 .net "and_in0ncom", 0 0, L_0x1d3e1d0; 1 drivers
v0x182f270_0 .net "and_in1com", 0 0, L_0x1d3deb0; 1 drivers
v0x182f310_0 .alias "in0", 0 0, v0x1833d50_0;
v0x182f3b0_0 .alias "in1", 0 0, v0x18340f0_0;
v0x182f430_0 .net "nand_in0ncom", 0 0, L_0x1d3e110; 1 drivers
v0x182f4d0_0 .net "nand_in1com", 0 0, L_0x1d3ddd0; 1 drivers
v0x182f570_0 .net "ncom", 0 0, L_0x1d3dfc0; 1 drivers
v0x182f610_0 .net "nor_wire", 0 0, L_0x1d3e2c0; 1 drivers
v0x182f6b0_0 .alias "result", 0 0, v0x182fde0_0;
v0x182f730_0 .alias "sel0", 0 0, v0x182fc30_0;
S_0x182e970 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x182da20;
 .timescale -9 -12;
L_0x1d3e590/d .functor NAND 1, L_0x1d3dca0, L_0x1d3fdc0, C4<1>, C4<1>;
L_0x1d3e590 .delay (20000,20000,20000) L_0x1d3e590/d;
L_0x1d3e670/d .functor NOT 1, L_0x1d3e590, C4<0>, C4<0>, C4<0>;
L_0x1d3e670 .delay (10000,10000,10000) L_0x1d3e670/d;
L_0x1d3e780/d .functor NOT 1, L_0x1d3fdc0, C4<0>, C4<0>, C4<0>;
L_0x1d3e780 .delay (10000,10000,10000) L_0x1d3e780/d;
L_0x1d3e840/d .functor NAND 1, L_0x1d3d260, L_0x1d3e780, C4<1>, C4<1>;
L_0x1d3e840 .delay (20000,20000,20000) L_0x1d3e840/d;
L_0x1d3e950/d .functor NOT 1, L_0x1d3e840, C4<0>, C4<0>, C4<0>;
L_0x1d3e950 .delay (10000,10000,10000) L_0x1d3e950/d;
L_0x1d3ea40/d .functor NOR 1, L_0x1d3e950, L_0x1d3e670, C4<0>, C4<0>;
L_0x1d3ea40 .delay (20000,20000,20000) L_0x1d3ea40/d;
L_0x1d3ebe0/d .functor NOT 1, L_0x1d3ea40, C4<0>, C4<0>, C4<0>;
L_0x1d3ebe0 .delay (10000,10000,10000) L_0x1d3ebe0/d;
v0x182ea60_0 .net "and_in0ncom", 0 0, L_0x1d3e950; 1 drivers
v0x182eb20_0 .net "and_in1com", 0 0, L_0x1d3e670; 1 drivers
v0x182ebc0_0 .alias "in0", 0 0, v0x1833e60_0;
v0x182ec60_0 .alias "in1", 0 0, v0x1833fe0_0;
v0x182ece0_0 .net "nand_in0ncom", 0 0, L_0x1d3e840; 1 drivers
v0x182ed80_0 .net "nand_in1com", 0 0, L_0x1d3e590; 1 drivers
v0x182ee20_0 .net "ncom", 0 0, L_0x1d3e780; 1 drivers
v0x182eec0_0 .net "nor_wire", 0 0, L_0x1d3ea40; 1 drivers
v0x182ef60_0 .alias "result", 0 0, v0x182fec0_0;
v0x182efe0_0 .alias "sel0", 0 0, v0x182fc30_0;
S_0x182e220 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x182da20;
 .timescale -9 -12;
L_0x1d3ed10/d .functor NAND 1, L_0x1d3ebe0, L_0x1d3fe80, C4<1>, C4<1>;
L_0x1d3ed10 .delay (20000,20000,20000) L_0x1d3ed10/d;
L_0x1d3ee80/d .functor NOT 1, L_0x1d3ed10, C4<0>, C4<0>, C4<0>;
L_0x1d3ee80 .delay (10000,10000,10000) L_0x1d3ee80/d;
L_0x1d3ef90/d .functor NOT 1, L_0x1d3fe80, C4<0>, C4<0>, C4<0>;
L_0x1d3ef90 .delay (10000,10000,10000) L_0x1d3ef90/d;
L_0x1d3f050/d .functor NAND 1, L_0x1d3e460, L_0x1d3ef90, C4<1>, C4<1>;
L_0x1d3f050 .delay (20000,20000,20000) L_0x1d3f050/d;
L_0x1d3f1a0/d .functor NOT 1, L_0x1d3f050, C4<0>, C4<0>, C4<0>;
L_0x1d3f1a0 .delay (10000,10000,10000) L_0x1d3f1a0/d;
L_0x1d3f290/d .functor NOR 1, L_0x1d3f1a0, L_0x1d3ee80, C4<0>, C4<0>;
L_0x1d3f290 .delay (20000,20000,20000) L_0x1d3f290/d;
L_0x1d3f430/d .functor NOT 1, L_0x1d3f290, C4<0>, C4<0>, C4<0>;
L_0x1d3f430 .delay (10000,10000,10000) L_0x1d3f430/d;
v0x182e310_0 .net "and_in0ncom", 0 0, L_0x1d3f1a0; 1 drivers
v0x182e3d0_0 .net "and_in1com", 0 0, L_0x1d3ee80; 1 drivers
v0x182e470_0 .alias "in0", 0 0, v0x182fde0_0;
v0x182e510_0 .alias "in1", 0 0, v0x182fec0_0;
v0x182e590_0 .net "nand_in0ncom", 0 0, L_0x1d3f050; 1 drivers
v0x182e630_0 .net "nand_in1com", 0 0, L_0x1d3ed10; 1 drivers
v0x182e6d0_0 .net "ncom", 0 0, L_0x1d3ef90; 1 drivers
v0x182e770_0 .net "nor_wire", 0 0, L_0x1d3f290; 1 drivers
v0x182e810_0 .alias "result", 0 0, v0x182ff40_0;
v0x182e890_0 .alias "sel0", 0 0, v0x182fcb0_0;
S_0x182db10 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x182da20;
 .timescale -9 -12;
L_0x1d3f560/d .functor NAND 1, C4<0>, L_0x1d3ffb0, C4<1>, C4<1>;
L_0x1d3f560 .delay (20000,20000,20000) L_0x1d3f560/d;
L_0x1d3f6e0/d .functor NOT 1, L_0x1d3f560, C4<0>, C4<0>, C4<0>;
L_0x1d3f6e0 .delay (10000,10000,10000) L_0x1d3f6e0/d;
L_0x1d3f7f0/d .functor NOT 1, L_0x1d3ffb0, C4<0>, C4<0>, C4<0>;
L_0x1d3f7f0 .delay (10000,10000,10000) L_0x1d3f7f0/d;
L_0x1d3f8b0/d .functor NAND 1, L_0x1d3f430, L_0x1d3f7f0, C4<1>, C4<1>;
L_0x1d3f8b0 .delay (20000,20000,20000) L_0x1d3f8b0/d;
L_0x1d3fa00/d .functor NOT 1, L_0x1d3f8b0, C4<0>, C4<0>, C4<0>;
L_0x1d3fa00 .delay (10000,10000,10000) L_0x1d3fa00/d;
L_0x1d3faf0/d .functor NOR 1, L_0x1d3fa00, L_0x1d3f6e0, C4<0>, C4<0>;
L_0x1d3faf0 .delay (20000,20000,20000) L_0x1d3faf0/d;
L_0x1d3fc90/d .functor NOT 1, L_0x1d3faf0, C4<0>, C4<0>, C4<0>;
L_0x1d3fc90 .delay (10000,10000,10000) L_0x1d3fc90/d;
v0x182dc00_0 .net "and_in0ncom", 0 0, L_0x1d3fa00; 1 drivers
v0x182dc80_0 .net "and_in1com", 0 0, L_0x1d3f6e0; 1 drivers
v0x182dd00_0 .alias "in0", 0 0, v0x182ff40_0;
v0x182dda0_0 .alias "in1", 0 0, v0x182fb00_0;
v0x182de20_0 .net "nand_in0ncom", 0 0, L_0x1d3f8b0; 1 drivers
v0x182dec0_0 .net "nand_in1com", 0 0, L_0x1d3f560; 1 drivers
v0x182dfa0_0 .net "ncom", 0 0, L_0x1d3f7f0; 1 drivers
v0x182e040_0 .net "nor_wire", 0 0, L_0x1d3faf0; 1 drivers
v0x182e0e0_0 .alias "result", 0 0, v0x1833ba0_0;
v0x182e180_0 .alias "sel0", 0 0, v0x182fd30_0;
S_0x1826d70 .scope generate, "ALU32[29]" "ALU32[29]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x1825708 .param/l "i" 2 105, +C4<011101>;
S_0x1826ea0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1826d70;
 .timescale -9 -12;
L_0x1d3af30/d .functor NOT 1, L_0x1d40520, C4<0>, C4<0>, C4<0>;
L_0x1d3af30 .delay (10000,10000,10000) L_0x1d3af30/d;
v0x182ccb0_0 .net "carryin", 0 0, L_0x1d405c0; 1 drivers
v0x182cda0_0 .net "carryout", 0 0, L_0x1d41ce0; 1 drivers
v0x182ce20_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x182cea0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x182cf20_0 .net "notB", 0 0, L_0x1d3af30; 1 drivers
v0x182cfa0_0 .net "operandA", 0 0, L_0x1d40480; 1 drivers
v0x182d020_0 .net "operandB", 0 0, L_0x1d40520; 1 drivers
v0x182d130_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x182d1b0_0 .net "result", 0 0, L_0x1d457d0; 1 drivers
v0x182d280_0 .net "trueB", 0 0, L_0x1d40bb0; 1 drivers
v0x182d360_0 .net "wAddSub", 0 0, L_0x1d41610; 1 drivers
v0x182d470_0 .net "wNandAnd", 0 0, L_0x1d42da0; 1 drivers
v0x182d5f0_0 .net "wNorOr", 0 0, L_0x1d437e0; 1 drivers
v0x182d700_0 .net "wXor", 0 0, L_0x1d42340; 1 drivers
L_0x1d45900 .part v0x19172a0_0, 0, 1;
L_0x1d459c0 .part v0x19172a0_0, 1, 1;
L_0x1d45af0 .part v0x19172a0_0, 2, 1;
S_0x182c4e0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1826ea0;
 .timescale -9 -12;
L_0x1d3b030/d .functor NAND 1, L_0x1d3af30, v0x1917220_0, C4<1>, C4<1>;
L_0x1d3b030 .delay (20000,20000,20000) L_0x1d3b030/d;
L_0x1d3b110/d .functor NOT 1, L_0x1d3b030, C4<0>, C4<0>, C4<0>;
L_0x1d3b110 .delay (10000,10000,10000) L_0x1d3b110/d;
L_0x1d3b1d0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d3b1d0 .delay (10000,10000,10000) L_0x1d3b1d0/d;
L_0x1d34da0/d .functor NAND 1, L_0x1d40520, L_0x1d3b1d0, C4<1>, C4<1>;
L_0x1d34da0 .delay (20000,20000,20000) L_0x1d34da0/d;
L_0x1d40940/d .functor NOT 1, L_0x1d34da0, C4<0>, C4<0>, C4<0>;
L_0x1d40940 .delay (10000,10000,10000) L_0x1d40940/d;
L_0x1d40a30/d .functor NOR 1, L_0x1d40940, L_0x1d3b110, C4<0>, C4<0>;
L_0x1d40a30 .delay (20000,20000,20000) L_0x1d40a30/d;
L_0x1d40bb0/d .functor NOT 1, L_0x1d40a30, C4<0>, C4<0>, C4<0>;
L_0x1d40bb0 .delay (10000,10000,10000) L_0x1d40bb0/d;
v0x182c5d0_0 .net "and_in0ncom", 0 0, L_0x1d40940; 1 drivers
v0x182c690_0 .net "and_in1com", 0 0, L_0x1d3b110; 1 drivers
v0x182c730_0 .alias "in0", 0 0, v0x182d020_0;
v0x182c7b0_0 .alias "in1", 0 0, v0x182cf20_0;
v0x182c830_0 .net "nand_in0ncom", 0 0, L_0x1d34da0; 1 drivers
v0x182c8d0_0 .net "nand_in1com", 0 0, L_0x1d3b030; 1 drivers
v0x182c970_0 .net "ncom", 0 0, L_0x1d3b1d0; 1 drivers
v0x182ca10_0 .net "nor_wire", 0 0, L_0x1d40a30; 1 drivers
v0x182cb00_0 .alias "result", 0 0, v0x182d280_0;
v0x182cbd0_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x182b1f0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1826ea0;
 .timescale -9 -12;
L_0x1d41720/d .functor NAND 1, L_0x1d40480, L_0x1d40bb0, C4<1>, C4<1>;
L_0x1d41720 .delay (20000,20000,20000) L_0x1d41720/d;
L_0x1d418b0/d .functor NOT 1, L_0x1d41720, C4<0>, C4<0>, C4<0>;
L_0x1d418b0 .delay (10000,10000,10000) L_0x1d418b0/d;
L_0x1d419a0/d .functor NAND 1, L_0x1d405c0, L_0x1d41050, C4<1>, C4<1>;
L_0x1d419a0 .delay (20000,20000,20000) L_0x1d419a0/d;
L_0x1d41a60/d .functor NOT 1, L_0x1d419a0, C4<0>, C4<0>, C4<0>;
L_0x1d41a60 .delay (10000,10000,10000) L_0x1d41a60/d;
L_0x1d41b70/d .functor NOR 1, L_0x1d41a60, L_0x1d418b0, C4<0>, C4<0>;
L_0x1d41b70 .delay (20000,20000,20000) L_0x1d41b70/d;
L_0x1d41ce0/d .functor NOT 1, L_0x1d41b70, C4<0>, C4<0>, C4<0>;
L_0x1d41ce0 .delay (10000,10000,10000) L_0x1d41ce0/d;
v0x182bdd0_0 .alias "a", 0 0, v0x182cfa0_0;
v0x182bee0_0 .net "and_ab", 0 0, L_0x1d418b0; 1 drivers
v0x182bf80_0 .net "and_xor_ab_c", 0 0, L_0x1d41a60; 1 drivers
v0x182c020_0 .alias "b", 0 0, v0x182d280_0;
v0x182c0a0_0 .alias "carryin", 0 0, v0x182ccb0_0;
v0x182c120_0 .alias "carryout", 0 0, v0x182cda0_0;
v0x182c1e0_0 .net "nand_ab", 0 0, L_0x1d41720; 1 drivers
v0x182c260_0 .net "nand_xor_ab_c", 0 0, L_0x1d419a0; 1 drivers
v0x182c2e0_0 .net "nco", 0 0, L_0x1d41b70; 1 drivers
v0x182c380_0 .alias "sum", 0 0, v0x182d360_0;
v0x182c460_0 .net "xor_ab", 0 0, L_0x1d41050; 1 drivers
S_0x182b880 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x182b1f0;
 .timescale -9 -12;
L_0x1d40ce0/d .functor NAND 1, L_0x1d40480, L_0x1d40bb0, C4<1>, C4<1>;
L_0x1d40ce0 .delay (20000,20000,20000) L_0x1d40ce0/d;
L_0x1d40d80/d .functor NOR 1, L_0x1d40480, L_0x1d40bb0, C4<0>, C4<0>;
L_0x1d40d80 .delay (20000,20000,20000) L_0x1d40d80/d;
L_0x1d40e20/d .functor NOT 1, L_0x1d40d80, C4<0>, C4<0>, C4<0>;
L_0x1d40e20 .delay (10000,10000,10000) L_0x1d40e20/d;
L_0x1d40f10/d .functor NAND 1, L_0x1d40e20, L_0x1d40ce0, C4<1>, C4<1>;
L_0x1d40f10 .delay (20000,20000,20000) L_0x1d40f10/d;
L_0x1d41050/d .functor NOT 1, L_0x1d40f10, C4<0>, C4<0>, C4<0>;
L_0x1d41050 .delay (10000,10000,10000) L_0x1d41050/d;
v0x182b970_0 .alias "a", 0 0, v0x182cfa0_0;
v0x182ba10_0 .alias "b", 0 0, v0x182d280_0;
v0x182bab0_0 .net "nand_ab", 0 0, L_0x1d40ce0; 1 drivers
v0x182bb50_0 .net "nor_ab", 0 0, L_0x1d40d80; 1 drivers
v0x182bbd0_0 .net "nxor_ab", 0 0, L_0x1d40f10; 1 drivers
v0x182bc70_0 .net "or_ab", 0 0, L_0x1d40e20; 1 drivers
v0x182bd50_0 .alias "result", 0 0, v0x182c460_0;
S_0x182b2e0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x182b1f0;
 .timescale -9 -12;
L_0x1d41180/d .functor NAND 1, L_0x1d41050, L_0x1d405c0, C4<1>, C4<1>;
L_0x1d41180 .delay (20000,20000,20000) L_0x1d41180/d;
L_0x1d412f0/d .functor NOR 1, L_0x1d41050, L_0x1d405c0, C4<0>, C4<0>;
L_0x1d412f0 .delay (20000,20000,20000) L_0x1d412f0/d;
L_0x1d41440/d .functor NOT 1, L_0x1d412f0, C4<0>, C4<0>, C4<0>;
L_0x1d41440 .delay (10000,10000,10000) L_0x1d41440/d;
L_0x1d41500/d .functor NAND 1, L_0x1d41440, L_0x1d41180, C4<1>, C4<1>;
L_0x1d41500 .delay (20000,20000,20000) L_0x1d41500/d;
L_0x1d41610/d .functor NOT 1, L_0x1d41500, C4<0>, C4<0>, C4<0>;
L_0x1d41610 .delay (10000,10000,10000) L_0x1d41610/d;
v0x182b3d0_0 .alias "a", 0 0, v0x182c460_0;
v0x182b470_0 .alias "b", 0 0, v0x182ccb0_0;
v0x182b510_0 .net "nand_ab", 0 0, L_0x1d41180; 1 drivers
v0x182b5b0_0 .net "nor_ab", 0 0, L_0x1d412f0; 1 drivers
v0x182b630_0 .net "nxor_ab", 0 0, L_0x1d41500; 1 drivers
v0x182b6d0_0 .net "or_ab", 0 0, L_0x1d41440; 1 drivers
v0x182b7b0_0 .alias "result", 0 0, v0x182d360_0;
S_0x182aca0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1826ea0;
 .timescale -9 -12;
L_0x1d41ea0/d .functor NAND 1, L_0x1d40480, L_0x1d40520, C4<1>, C4<1>;
L_0x1d41ea0 .delay (20000,20000,20000) L_0x1d41ea0/d;
L_0x1d41f80/d .functor NOR 1, L_0x1d40480, L_0x1d40520, C4<0>, C4<0>;
L_0x1d41f80 .delay (20000,20000,20000) L_0x1d41f80/d;
L_0x1d42110/d .functor NOT 1, L_0x1d41f80, C4<0>, C4<0>, C4<0>;
L_0x1d42110 .delay (10000,10000,10000) L_0x1d42110/d;
L_0x1d42200/d .functor NAND 1, L_0x1d42110, L_0x1d41ea0, C4<1>, C4<1>;
L_0x1d42200 .delay (20000,20000,20000) L_0x1d42200/d;
L_0x1d42340/d .functor NOT 1, L_0x1d42200, C4<0>, C4<0>, C4<0>;
L_0x1d42340 .delay (10000,10000,10000) L_0x1d42340/d;
v0x182ad90_0 .alias "a", 0 0, v0x182cfa0_0;
v0x182ae10_0 .alias "b", 0 0, v0x182d020_0;
v0x182aee0_0 .net "nand_ab", 0 0, L_0x1d41ea0; 1 drivers
v0x182af60_0 .net "nor_ab", 0 0, L_0x1d41f80; 1 drivers
v0x182afe0_0 .net "nxor_ab", 0 0, L_0x1d42200; 1 drivers
v0x182b060_0 .net "or_ab", 0 0, L_0x1d42110; 1 drivers
v0x182b120_0 .alias "result", 0 0, v0x182d700_0;
S_0x182a020 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1826ea0;
 .timescale -9 -12;
L_0x1d42490/d .functor NAND 1, L_0x1d40480, L_0x1d40520, C4<1>, C4<1>;
L_0x1d42490 .delay (20000,20000,20000) L_0x1d42490/d;
L_0x1d425e0/d .functor NOT 1, L_0x1d42490, C4<0>, C4<0>, C4<0>;
L_0x1d425e0 .delay (10000,10000,10000) L_0x1d425e0/d;
v0x182a890_0 .alias "a", 0 0, v0x182cfa0_0;
v0x182a930_0 .net "and_ab", 0 0, L_0x1d425e0; 1 drivers
v0x182a9b0_0 .alias "b", 0 0, v0x182d020_0;
v0x182aa30_0 .net "nand_ab", 0 0, L_0x1d42490; 1 drivers
v0x182ab10_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x18266e0_0 .alias "result", 0 0, v0x182d470_0;
S_0x182a110 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x182a020;
 .timescale -9 -12;
L_0x1d42710/d .functor NAND 1, L_0x1d425e0, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d42710 .delay (20000,20000,20000) L_0x1d42710/d;
L_0x1d427f0/d .functor NOT 1, L_0x1d42710, C4<0>, C4<0>, C4<0>;
L_0x1d427f0 .delay (10000,10000,10000) L_0x1d427f0/d;
L_0x1d42900/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d42900 .delay (10000,10000,10000) L_0x1d42900/d;
L_0x1d429c0/d .functor NAND 1, L_0x1d42490, L_0x1d42900, C4<1>, C4<1>;
L_0x1d429c0 .delay (20000,20000,20000) L_0x1d429c0/d;
L_0x1d42b10/d .functor NOT 1, L_0x1d429c0, C4<0>, C4<0>, C4<0>;
L_0x1d42b10 .delay (10000,10000,10000) L_0x1d42b10/d;
L_0x1d42c00/d .functor NOR 1, L_0x1d42b10, L_0x1d427f0, C4<0>, C4<0>;
L_0x1d42c00 .delay (20000,20000,20000) L_0x1d42c00/d;
L_0x1d42da0/d .functor NOT 1, L_0x1d42c00, C4<0>, C4<0>, C4<0>;
L_0x1d42da0 .delay (10000,10000,10000) L_0x1d42da0/d;
v0x182a200_0 .net "and_in0ncom", 0 0, L_0x1d42b10; 1 drivers
v0x182a280_0 .net "and_in1com", 0 0, L_0x1d427f0; 1 drivers
v0x182a300_0 .alias "in0", 0 0, v0x182aa30_0;
v0x182a3a0_0 .alias "in1", 0 0, v0x182a930_0;
v0x182a420_0 .net "nand_in0ncom", 0 0, L_0x1d429c0; 1 drivers
v0x182a4c0_0 .net "nand_in1com", 0 0, L_0x1d42710; 1 drivers
v0x182a5a0_0 .net "ncom", 0 0, L_0x1d42900; 1 drivers
v0x182a640_0 .net "nor_wire", 0 0, L_0x1d42c00; 1 drivers
v0x182a6e0_0 .alias "result", 0 0, v0x182d470_0;
v0x182a7b0_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1829580 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1826ea0;
 .timescale -9 -12;
L_0x1d42ed0/d .functor NOR 1, L_0x1d40480, L_0x1d40520, C4<0>, C4<0>;
L_0x1d42ed0 .delay (20000,20000,20000) L_0x1d42ed0/d;
L_0x1d43020/d .functor NOT 1, L_0x1d42ed0, C4<0>, C4<0>, C4<0>;
L_0x1d43020 .delay (10000,10000,10000) L_0x1d43020/d;
v0x1829d00_0 .alias "a", 0 0, v0x182cfa0_0;
v0x1829d80_0 .alias "b", 0 0, v0x182d020_0;
v0x1829e20_0 .net "nor_ab", 0 0, L_0x1d42ed0; 1 drivers
v0x1829ea0_0 .net "or_ab", 0 0, L_0x1d43020; 1 drivers
v0x1829f20_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1829fa0_0 .alias "result", 0 0, v0x182d5f0_0;
S_0x1829670 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1829580;
 .timescale -9 -12;
L_0x1d43150/d .functor NAND 1, L_0x1d43020, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d43150 .delay (20000,20000,20000) L_0x1d43150/d;
L_0x1d43230/d .functor NOT 1, L_0x1d43150, C4<0>, C4<0>, C4<0>;
L_0x1d43230 .delay (10000,10000,10000) L_0x1d43230/d;
L_0x1d43340/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d43340 .delay (10000,10000,10000) L_0x1d43340/d;
L_0x1d43400/d .functor NAND 1, L_0x1d42ed0, L_0x1d43340, C4<1>, C4<1>;
L_0x1d43400 .delay (20000,20000,20000) L_0x1d43400/d;
L_0x1d43550/d .functor NOT 1, L_0x1d43400, C4<0>, C4<0>, C4<0>;
L_0x1d43550 .delay (10000,10000,10000) L_0x1d43550/d;
L_0x1d43640/d .functor NOR 1, L_0x1d43550, L_0x1d43230, C4<0>, C4<0>;
L_0x1d43640 .delay (20000,20000,20000) L_0x1d43640/d;
L_0x1d437e0/d .functor NOT 1, L_0x1d43640, C4<0>, C4<0>, C4<0>;
L_0x1d437e0 .delay (10000,10000,10000) L_0x1d437e0/d;
v0x1829760_0 .net "and_in0ncom", 0 0, L_0x1d43550; 1 drivers
v0x18297e0_0 .net "and_in1com", 0 0, L_0x1d43230; 1 drivers
v0x1829860_0 .alias "in0", 0 0, v0x1829e20_0;
v0x18298e0_0 .alias "in1", 0 0, v0x1829ea0_0;
v0x1829960_0 .net "nand_in0ncom", 0 0, L_0x1d43400; 1 drivers
v0x18299e0_0 .net "nand_in1com", 0 0, L_0x1d43150; 1 drivers
v0x1829a60_0 .net "ncom", 0 0, L_0x1d43340; 1 drivers
v0x1829ae0_0 .net "nor_wire", 0 0, L_0x1d43640; 1 drivers
v0x1829bb0_0 .alias "result", 0 0, v0x182d5f0_0;
v0x1829c80_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1826f90 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1826ea0;
 .timescale -9 -12;
v0x1828dd0_0 .alias "in0", 0 0, v0x182d360_0;
v0x1828e80_0 .alias "in1", 0 0, v0x182d700_0;
v0x1828f30_0 .alias "in2", 0 0, v0x182d470_0;
v0x1828fe0_0 .alias "in3", 0 0, v0x182d5f0_0;
v0x18290c0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1829170_0 .alias "result", 0 0, v0x182d1b0_0;
v0x18291f0_0 .net "sel0", 0 0, L_0x1d45900; 1 drivers
v0x1829270_0 .net "sel1", 0 0, L_0x1d459c0; 1 drivers
v0x18292f0_0 .net "sel2", 0 0, L_0x1d45af0; 1 drivers
v0x18293a0_0 .net "w0", 0 0, L_0x1d43fa0; 1 drivers
v0x1829480_0 .net "w1", 0 0, L_0x1d44720; 1 drivers
v0x1829500_0 .net "w2", 0 0, L_0x1d44f70; 1 drivers
S_0x1828650 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1826f90;
 .timescale -9 -12;
L_0x1d43910/d .functor NAND 1, L_0x1d42340, L_0x1d45900, C4<1>, C4<1>;
L_0x1d43910 .delay (20000,20000,20000) L_0x1d43910/d;
L_0x1d439f0/d .functor NOT 1, L_0x1d43910, C4<0>, C4<0>, C4<0>;
L_0x1d439f0 .delay (10000,10000,10000) L_0x1d439f0/d;
L_0x1d43b00/d .functor NOT 1, L_0x1d45900, C4<0>, C4<0>, C4<0>;
L_0x1d43b00 .delay (10000,10000,10000) L_0x1d43b00/d;
L_0x1d43c50/d .functor NAND 1, L_0x1d41610, L_0x1d43b00, C4<1>, C4<1>;
L_0x1d43c50 .delay (20000,20000,20000) L_0x1d43c50/d;
L_0x1d43d10/d .functor NOT 1, L_0x1d43c50, C4<0>, C4<0>, C4<0>;
L_0x1d43d10 .delay (10000,10000,10000) L_0x1d43d10/d;
L_0x1d43e00/d .functor NOR 1, L_0x1d43d10, L_0x1d439f0, C4<0>, C4<0>;
L_0x1d43e00 .delay (20000,20000,20000) L_0x1d43e00/d;
L_0x1d43fa0/d .functor NOT 1, L_0x1d43e00, C4<0>, C4<0>, C4<0>;
L_0x1d43fa0 .delay (10000,10000,10000) L_0x1d43fa0/d;
v0x1828740_0 .net "and_in0ncom", 0 0, L_0x1d43d10; 1 drivers
v0x1828800_0 .net "and_in1com", 0 0, L_0x1d439f0; 1 drivers
v0x18288a0_0 .alias "in0", 0 0, v0x182d360_0;
v0x1828940_0 .alias "in1", 0 0, v0x182d700_0;
v0x18289c0_0 .net "nand_in0ncom", 0 0, L_0x1d43c50; 1 drivers
v0x1828a60_0 .net "nand_in1com", 0 0, L_0x1d43910; 1 drivers
v0x1828b00_0 .net "ncom", 0 0, L_0x1d43b00; 1 drivers
v0x1828ba0_0 .net "nor_wire", 0 0, L_0x1d43e00; 1 drivers
v0x1828c40_0 .alias "result", 0 0, v0x18293a0_0;
v0x1828cc0_0 .alias "sel0", 0 0, v0x18291f0_0;
S_0x1827f00 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1826f90;
 .timescale -9 -12;
L_0x1d440d0/d .functor NAND 1, L_0x1d437e0, L_0x1d45900, C4<1>, C4<1>;
L_0x1d440d0 .delay (20000,20000,20000) L_0x1d440d0/d;
L_0x1d441b0/d .functor NOT 1, L_0x1d440d0, C4<0>, C4<0>, C4<0>;
L_0x1d441b0 .delay (10000,10000,10000) L_0x1d441b0/d;
L_0x1d442c0/d .functor NOT 1, L_0x1d45900, C4<0>, C4<0>, C4<0>;
L_0x1d442c0 .delay (10000,10000,10000) L_0x1d442c0/d;
L_0x1d44380/d .functor NAND 1, L_0x1d42da0, L_0x1d442c0, C4<1>, C4<1>;
L_0x1d44380 .delay (20000,20000,20000) L_0x1d44380/d;
L_0x1d44490/d .functor NOT 1, L_0x1d44380, C4<0>, C4<0>, C4<0>;
L_0x1d44490 .delay (10000,10000,10000) L_0x1d44490/d;
L_0x1d44580/d .functor NOR 1, L_0x1d44490, L_0x1d441b0, C4<0>, C4<0>;
L_0x1d44580 .delay (20000,20000,20000) L_0x1d44580/d;
L_0x1d44720/d .functor NOT 1, L_0x1d44580, C4<0>, C4<0>, C4<0>;
L_0x1d44720 .delay (10000,10000,10000) L_0x1d44720/d;
v0x1827ff0_0 .net "and_in0ncom", 0 0, L_0x1d44490; 1 drivers
v0x18280b0_0 .net "and_in1com", 0 0, L_0x1d441b0; 1 drivers
v0x1828150_0 .alias "in0", 0 0, v0x182d470_0;
v0x18281f0_0 .alias "in1", 0 0, v0x182d5f0_0;
v0x1828270_0 .net "nand_in0ncom", 0 0, L_0x1d44380; 1 drivers
v0x1828310_0 .net "nand_in1com", 0 0, L_0x1d440d0; 1 drivers
v0x18283b0_0 .net "ncom", 0 0, L_0x1d442c0; 1 drivers
v0x1828450_0 .net "nor_wire", 0 0, L_0x1d44580; 1 drivers
v0x18284f0_0 .alias "result", 0 0, v0x1829480_0;
v0x1828570_0 .alias "sel0", 0 0, v0x18291f0_0;
S_0x18277b0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1826f90;
 .timescale -9 -12;
L_0x1d44850/d .functor NAND 1, L_0x1d44720, L_0x1d459c0, C4<1>, C4<1>;
L_0x1d44850 .delay (20000,20000,20000) L_0x1d44850/d;
L_0x1d449c0/d .functor NOT 1, L_0x1d44850, C4<0>, C4<0>, C4<0>;
L_0x1d449c0 .delay (10000,10000,10000) L_0x1d449c0/d;
L_0x1d44ad0/d .functor NOT 1, L_0x1d459c0, C4<0>, C4<0>, C4<0>;
L_0x1d44ad0 .delay (10000,10000,10000) L_0x1d44ad0/d;
L_0x1d44b90/d .functor NAND 1, L_0x1d43fa0, L_0x1d44ad0, C4<1>, C4<1>;
L_0x1d44b90 .delay (20000,20000,20000) L_0x1d44b90/d;
L_0x1d44ce0/d .functor NOT 1, L_0x1d44b90, C4<0>, C4<0>, C4<0>;
L_0x1d44ce0 .delay (10000,10000,10000) L_0x1d44ce0/d;
L_0x1d44dd0/d .functor NOR 1, L_0x1d44ce0, L_0x1d449c0, C4<0>, C4<0>;
L_0x1d44dd0 .delay (20000,20000,20000) L_0x1d44dd0/d;
L_0x1d44f70/d .functor NOT 1, L_0x1d44dd0, C4<0>, C4<0>, C4<0>;
L_0x1d44f70 .delay (10000,10000,10000) L_0x1d44f70/d;
v0x18278a0_0 .net "and_in0ncom", 0 0, L_0x1d44ce0; 1 drivers
v0x1827960_0 .net "and_in1com", 0 0, L_0x1d449c0; 1 drivers
v0x1827a00_0 .alias "in0", 0 0, v0x18293a0_0;
v0x1827aa0_0 .alias "in1", 0 0, v0x1829480_0;
v0x1827b20_0 .net "nand_in0ncom", 0 0, L_0x1d44b90; 1 drivers
v0x1827bc0_0 .net "nand_in1com", 0 0, L_0x1d44850; 1 drivers
v0x1827c60_0 .net "ncom", 0 0, L_0x1d44ad0; 1 drivers
v0x1827d00_0 .net "nor_wire", 0 0, L_0x1d44dd0; 1 drivers
v0x1827da0_0 .alias "result", 0 0, v0x1829500_0;
v0x1827e20_0 .alias "sel0", 0 0, v0x1829270_0;
S_0x1827080 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1826f90;
 .timescale -9 -12;
L_0x1d450a0/d .functor NAND 1, C4<0>, L_0x1d45af0, C4<1>, C4<1>;
L_0x1d450a0 .delay (20000,20000,20000) L_0x1d450a0/d;
L_0x1d45220/d .functor NOT 1, L_0x1d450a0, C4<0>, C4<0>, C4<0>;
L_0x1d45220 .delay (10000,10000,10000) L_0x1d45220/d;
L_0x1d45330/d .functor NOT 1, L_0x1d45af0, C4<0>, C4<0>, C4<0>;
L_0x1d45330 .delay (10000,10000,10000) L_0x1d45330/d;
L_0x1d453f0/d .functor NAND 1, L_0x1d44f70, L_0x1d45330, C4<1>, C4<1>;
L_0x1d453f0 .delay (20000,20000,20000) L_0x1d453f0/d;
L_0x1d45540/d .functor NOT 1, L_0x1d453f0, C4<0>, C4<0>, C4<0>;
L_0x1d45540 .delay (10000,10000,10000) L_0x1d45540/d;
L_0x1d45630/d .functor NOR 1, L_0x1d45540, L_0x1d45220, C4<0>, C4<0>;
L_0x1d45630 .delay (20000,20000,20000) L_0x1d45630/d;
L_0x1d457d0/d .functor NOT 1, L_0x1d45630, C4<0>, C4<0>, C4<0>;
L_0x1d457d0 .delay (10000,10000,10000) L_0x1d457d0/d;
v0x1827170_0 .net "and_in0ncom", 0 0, L_0x1d45540; 1 drivers
v0x18271f0_0 .net "and_in1com", 0 0, L_0x1d45220; 1 drivers
v0x1827290_0 .alias "in0", 0 0, v0x1829500_0;
v0x1827330_0 .alias "in1", 0 0, v0x18290c0_0;
v0x18273b0_0 .net "nand_in0ncom", 0 0, L_0x1d453f0; 1 drivers
v0x1827450_0 .net "nand_in1com", 0 0, L_0x1d450a0; 1 drivers
v0x1827530_0 .net "ncom", 0 0, L_0x1d45330; 1 drivers
v0x18275d0_0 .net "nor_wire", 0 0, L_0x1d45630; 1 drivers
v0x1827670_0 .alias "result", 0 0, v0x182d1b0_0;
v0x1827710_0 .alias "sel0", 0 0, v0x18292f0_0;
S_0x1820060 .scope generate, "ALU32[30]" "ALU32[30]" 2 105, 2 105, S_0x181ff70;
 .timescale -9 -12;
P_0x1820158 .param/l "i" 2 105, +C4<011110>;
S_0x18201f0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1820060;
 .timescale -9 -12;
L_0x1d40660/d .functor NOT 1, L_0x1d40180, C4<0>, C4<0>, C4<0>;
L_0x1d40660 .delay (10000,10000,10000) L_0x1d40660/d;
v0x1826230_0 .net "carryin", 0 0, L_0x1cef890; 1 drivers
v0x18262d0_0 .net "carryout", 0 0, L_0x1d48020; 1 drivers
v0x1826350_0 .alias "invertB", 0 0, v0x1918c50_0;
v0x18263d0_0 .alias "muxIndex", 2 0, v0x1918cd0_0;
v0x1826450_0 .net "notB", 0 0, L_0x1d40660; 1 drivers
v0x18264d0_0 .net "operandA", 0 0, L_0x1ce3d30; 1 drivers
v0x1826550_0 .net "operandB", 0 0, L_0x1d40180; 1 drivers
v0x1826660_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1826770_0 .net "result", 0 0, L_0x1d4bb10; 1 drivers
v0x18267f0_0 .net "trueB", 0 0, L_0x1916650; 1 drivers
v0x18268d0_0 .net "wAddSub", 0 0, L_0x1d47950; 1 drivers
v0x18269e0_0 .net "wNandAnd", 0 0, L_0x1d490e0; 1 drivers
v0x1826b60_0 .net "wNorOr", 0 0, L_0x1d49b20; 1 drivers
v0x1826c70_0 .net "wXor", 0 0, L_0x1d48680; 1 drivers
L_0x1d4bc40 .part v0x19172a0_0, 0, 1;
L_0x1d4bd00 .part v0x19172a0_0, 1, 1;
L_0x1d4be30 .part v0x19172a0_0, 2, 1;
S_0x1825a40 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x18201f0;
 .timescale -9 -12;
L_0x1d40760/d .functor NAND 1, L_0x1d40660, v0x1917220_0, C4<1>, C4<1>;
L_0x1d40760 .delay (20000,20000,20000) L_0x1d40760/d;
L_0x1d40840/d .functor NOT 1, L_0x1d40760, C4<0>, C4<0>, C4<0>;
L_0x1d40840 .delay (10000,10000,10000) L_0x1d40840/d;
L_0x1d462c0/d .functor NOT 1, v0x1917220_0, C4<0>, C4<0>, C4<0>;
L_0x1d462c0 .delay (10000,10000,10000) L_0x1d462c0/d;
L_0x19162b0/d .functor NAND 1, L_0x1d40180, L_0x1d462c0, C4<1>, C4<1>;
L_0x19162b0 .delay (20000,20000,20000) L_0x19162b0/d;
L_0x19163c0/d .functor NOT 1, L_0x19162b0, C4<0>, C4<0>, C4<0>;
L_0x19163c0 .delay (10000,10000,10000) L_0x19163c0/d;
L_0x19164b0/d .functor NOR 1, L_0x19163c0, L_0x1d40840, C4<0>, C4<0>;
L_0x19164b0 .delay (20000,20000,20000) L_0x19164b0/d;
L_0x1916650/d .functor NOT 1, L_0x19164b0, C4<0>, C4<0>, C4<0>;
L_0x1916650 .delay (10000,10000,10000) L_0x1916650/d;
v0x1825b30_0 .net "and_in0ncom", 0 0, L_0x19163c0; 1 drivers
v0x1825bf0_0 .net "and_in1com", 0 0, L_0x1d40840; 1 drivers
v0x1825c90_0 .alias "in0", 0 0, v0x1826550_0;
v0x1825d10_0 .alias "in1", 0 0, v0x1826450_0;
v0x1825d90_0 .net "nand_in0ncom", 0 0, L_0x19162b0; 1 drivers
v0x1825e30_0 .net "nand_in1com", 0 0, L_0x1d40760; 1 drivers
v0x1825ed0_0 .net "ncom", 0 0, L_0x1d462c0; 1 drivers
v0x1825f70_0 .net "nor_wire", 0 0, L_0x19164b0; 1 drivers
v0x1826060_0 .alias "result", 0 0, v0x18267f0_0;
v0x1826130_0 .alias "sel0", 0 0, v0x1918c50_0;
S_0x1824750 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x18201f0;
 .timescale -9 -12;
L_0x1d47a60/d .functor NAND 1, L_0x1ce3d30, L_0x1916650, C4<1>, C4<1>;
L_0x1d47a60 .delay (20000,20000,20000) L_0x1d47a60/d;
L_0x1d47bf0/d .functor NOT 1, L_0x1d47a60, C4<0>, C4<0>, C4<0>;
L_0x1d47bf0 .delay (10000,10000,10000) L_0x1d47bf0/d;
L_0x1d47ce0/d .functor NAND 1, L_0x1cef890, L_0x1d47470, C4<1>, C4<1>;
L_0x1d47ce0 .delay (20000,20000,20000) L_0x1d47ce0/d;
L_0x1d47da0/d .functor NOT 1, L_0x1d47ce0, C4<0>, C4<0>, C4<0>;
L_0x1d47da0 .delay (10000,10000,10000) L_0x1d47da0/d;
L_0x1d47eb0/d .functor NOR 1, L_0x1d47da0, L_0x1d47bf0, C4<0>, C4<0>;
L_0x1d47eb0 .delay (20000,20000,20000) L_0x1d47eb0/d;
L_0x1d48020/d .functor NOT 1, L_0x1d47eb0, C4<0>, C4<0>, C4<0>;
L_0x1d48020 .delay (10000,10000,10000) L_0x1d48020/d;
v0x1825330_0 .alias "a", 0 0, v0x18264d0_0;
v0x1825440_0 .net "and_ab", 0 0, L_0x1d47bf0; 1 drivers
v0x18254e0_0 .net "and_xor_ab_c", 0 0, L_0x1d47da0; 1 drivers
v0x1825580_0 .alias "b", 0 0, v0x18267f0_0;
v0x1825600_0 .alias "carryin", 0 0, v0x1826230_0;
v0x1825680_0 .alias "carryout", 0 0, v0x18262d0_0;
v0x1825740_0 .net "nand_ab", 0 0, L_0x1d47a60; 1 drivers
v0x18257c0_0 .net "nand_xor_ab_c", 0 0, L_0x1d47ce0; 1 drivers
v0x1825840_0 .net "nco", 0 0, L_0x1d47eb0; 1 drivers
v0x18258e0_0 .alias "sum", 0 0, v0x18268d0_0;
v0x18259c0_0 .net "xor_ab", 0 0, L_0x1d47470; 1 drivers
S_0x1824de0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1824750;
 .timescale -9 -12;
L_0x19167c0/d .functor NAND 1, L_0x1ce3d30, L_0x1916650, C4<1>, C4<1>;
L_0x19167c0 .delay (20000,20000,20000) L_0x19167c0/d;
L_0x19168a0/d .functor NOR 1, L_0x1ce3d30, L_0x1916650, C4<0>, C4<0>;
L_0x19168a0 .delay (20000,20000,20000) L_0x19168a0/d;
L_0x1916960/d .functor NOT 1, L_0x19168a0, C4<0>, C4<0>, C4<0>;
L_0x1916960 .delay (10000,10000,10000) L_0x1916960/d;
L_0x1d47330/d .functor NAND 1, L_0x1916960, L_0x19167c0, C4<1>, C4<1>;
L_0x1d47330 .delay (20000,20000,20000) L_0x1d47330/d;
L_0x1d47470/d .functor NOT 1, L_0x1d47330, C4<0>, C4<0>, C4<0>;
L_0x1d47470 .delay (10000,10000,10000) L_0x1d47470/d;
v0x1824ed0_0 .alias "a", 0 0, v0x18264d0_0;
v0x1824f70_0 .alias "b", 0 0, v0x18267f0_0;
v0x1825010_0 .net "nand_ab", 0 0, L_0x19167c0; 1 drivers
v0x18250b0_0 .net "nor_ab", 0 0, L_0x19168a0; 1 drivers
v0x1825130_0 .net "nxor_ab", 0 0, L_0x1d47330; 1 drivers
v0x18251d0_0 .net "or_ab", 0 0, L_0x1916960; 1 drivers
v0x18252b0_0 .alias "result", 0 0, v0x18259c0_0;
S_0x1824840 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1824750;
 .timescale -9 -12;
L_0x1d47560/d .functor NAND 1, L_0x1d47470, L_0x1cef890, C4<1>, C4<1>;
L_0x1d47560 .delay (20000,20000,20000) L_0x1d47560/d;
L_0x1d47690/d .functor NOR 1, L_0x1d47470, L_0x1cef890, C4<0>, C4<0>;
L_0x1d47690 .delay (20000,20000,20000) L_0x1d47690/d;
L_0x1d477c0/d .functor NOT 1, L_0x1d47690, C4<0>, C4<0>, C4<0>;
L_0x1d477c0 .delay (10000,10000,10000) L_0x1d477c0/d;
L_0x1d47860/d .functor NAND 1, L_0x1d477c0, L_0x1d47560, C4<1>, C4<1>;
L_0x1d47860 .delay (20000,20000,20000) L_0x1d47860/d;
L_0x1d47950/d .functor NOT 1, L_0x1d47860, C4<0>, C4<0>, C4<0>;
L_0x1d47950 .delay (10000,10000,10000) L_0x1d47950/d;
v0x1824930_0 .alias "a", 0 0, v0x18259c0_0;
v0x18249d0_0 .alias "b", 0 0, v0x1826230_0;
v0x1824a70_0 .net "nand_ab", 0 0, L_0x1d47560; 1 drivers
v0x1824b10_0 .net "nor_ab", 0 0, L_0x1d47690; 1 drivers
v0x1824b90_0 .net "nxor_ab", 0 0, L_0x1d47860; 1 drivers
v0x1824c30_0 .net "or_ab", 0 0, L_0x1d477c0; 1 drivers
v0x1824d10_0 .alias "result", 0 0, v0x18268d0_0;
S_0x18241b0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x18201f0;
 .timescale -9 -12;
L_0x1d481e0/d .functor NAND 1, L_0x1ce3d30, L_0x1d40180, C4<1>, C4<1>;
L_0x1d481e0 .delay (20000,20000,20000) L_0x1d481e0/d;
L_0x1d482c0/d .functor NOR 1, L_0x1ce3d30, L_0x1d40180, C4<0>, C4<0>;
L_0x1d482c0 .delay (20000,20000,20000) L_0x1d482c0/d;
L_0x1d48450/d .functor NOT 1, L_0x1d482c0, C4<0>, C4<0>, C4<0>;
L_0x1d48450 .delay (10000,10000,10000) L_0x1d48450/d;
L_0x1d48540/d .functor NAND 1, L_0x1d48450, L_0x1d481e0, C4<1>, C4<1>;
L_0x1d48540 .delay (20000,20000,20000) L_0x1d48540/d;
L_0x1d48680/d .functor NOT 1, L_0x1d48540, C4<0>, C4<0>, C4<0>;
L_0x1d48680 .delay (10000,10000,10000) L_0x1d48680/d;
v0x18242a0_0 .alias "a", 0 0, v0x18264d0_0;
v0x1824370_0 .alias "b", 0 0, v0x1826550_0;
v0x1824440_0 .net "nand_ab", 0 0, L_0x1d481e0; 1 drivers
v0x18244c0_0 .net "nor_ab", 0 0, L_0x1d482c0; 1 drivers
v0x1824540_0 .net "nxor_ab", 0 0, L_0x1d48540; 1 drivers
v0x18245c0_0 .net "or_ab", 0 0, L_0x1d48450; 1 drivers
v0x1824680_0 .alias "result", 0 0, v0x1826c70_0;
S_0x18235e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x18201f0;
 .timescale -9 -12;
L_0x1d487d0/d .functor NAND 1, L_0x1ce3d30, L_0x1d40180, C4<1>, C4<1>;
L_0x1d487d0 .delay (20000,20000,20000) L_0x1d487d0/d;
L_0x1d48920/d .functor NOT 1, L_0x1d487d0, C4<0>, C4<0>, C4<0>;
L_0x1d48920 .delay (10000,10000,10000) L_0x1d48920/d;
v0x1823e30_0 .alias "a", 0 0, v0x18264d0_0;
v0x1823ed0_0 .net "and_ab", 0 0, L_0x1d48920; 1 drivers
v0x1823f50_0 .alias "b", 0 0, v0x1826550_0;
v0x1823fd0_0 .net "nand_ab", 0 0, L_0x1d487d0; 1 drivers
v0x18240b0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1824130_0 .alias "result", 0 0, v0x18269e0_0;
S_0x18236d0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18235e0;
 .timescale -9 -12;
L_0x1d48a50/d .functor NAND 1, L_0x1d48920, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d48a50 .delay (20000,20000,20000) L_0x1d48a50/d;
L_0x1d48b30/d .functor NOT 1, L_0x1d48a50, C4<0>, C4<0>, C4<0>;
L_0x1d48b30 .delay (10000,10000,10000) L_0x1d48b30/d;
L_0x1d48c40/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d48c40 .delay (10000,10000,10000) L_0x1d48c40/d;
L_0x1d48d00/d .functor NAND 1, L_0x1d487d0, L_0x1d48c40, C4<1>, C4<1>;
L_0x1d48d00 .delay (20000,20000,20000) L_0x1d48d00/d;
L_0x1d48e50/d .functor NOT 1, L_0x1d48d00, C4<0>, C4<0>, C4<0>;
L_0x1d48e50 .delay (10000,10000,10000) L_0x1d48e50/d;
L_0x1d48f40/d .functor NOR 1, L_0x1d48e50, L_0x1d48b30, C4<0>, C4<0>;
L_0x1d48f40 .delay (20000,20000,20000) L_0x1d48f40/d;
L_0x1d490e0/d .functor NOT 1, L_0x1d48f40, C4<0>, C4<0>, C4<0>;
L_0x1d490e0 .delay (10000,10000,10000) L_0x1d490e0/d;
v0x18237c0_0 .net "and_in0ncom", 0 0, L_0x1d48e50; 1 drivers
v0x1823840_0 .net "and_in1com", 0 0, L_0x1d48b30; 1 drivers
v0x18238c0_0 .alias "in0", 0 0, v0x1823fd0_0;
v0x1823940_0 .alias "in1", 0 0, v0x1823ed0_0;
v0x18239c0_0 .net "nand_in0ncom", 0 0, L_0x1d48d00; 1 drivers
v0x1823a60_0 .net "nand_in1com", 0 0, L_0x1d48a50; 1 drivers
v0x1823b40_0 .net "ncom", 0 0, L_0x1d48c40; 1 drivers
v0x1823be0_0 .net "nor_wire", 0 0, L_0x1d48f40; 1 drivers
v0x1823c80_0 .alias "result", 0 0, v0x18269e0_0;
v0x1823d50_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x1822b20 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x18201f0;
 .timescale -9 -12;
L_0x1d49210/d .functor NOR 1, L_0x1ce3d30, L_0x1d40180, C4<0>, C4<0>;
L_0x1d49210 .delay (20000,20000,20000) L_0x1d49210/d;
L_0x1d49360/d .functor NOT 1, L_0x1d49210, C4<0>, C4<0>, C4<0>;
L_0x1d49360 .delay (10000,10000,10000) L_0x1d49360/d;
v0x18232a0_0 .alias "a", 0 0, v0x18264d0_0;
v0x1823340_0 .alias "b", 0 0, v0x1826550_0;
v0x18233e0_0 .net "nor_ab", 0 0, L_0x1d49210; 1 drivers
v0x1823460_0 .net "or_ab", 0 0, L_0x1d49360; 1 drivers
v0x18234e0_0 .alias "othercontrolsignal", 0 0, v0x1918ea0_0;
v0x1823560_0 .alias "result", 0 0, v0x1826b60_0;
S_0x1822c10 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1822b20;
 .timescale -9 -12;
L_0x1d49490/d .functor NAND 1, L_0x1d49360, v0x18b0a90_0, C4<1>, C4<1>;
L_0x1d49490 .delay (20000,20000,20000) L_0x1d49490/d;
L_0x1d49570/d .functor NOT 1, L_0x1d49490, C4<0>, C4<0>, C4<0>;
L_0x1d49570 .delay (10000,10000,10000) L_0x1d49570/d;
L_0x1d49680/d .functor NOT 1, v0x18b0a90_0, C4<0>, C4<0>, C4<0>;
L_0x1d49680 .delay (10000,10000,10000) L_0x1d49680/d;
L_0x1d49740/d .functor NAND 1, L_0x1d49210, L_0x1d49680, C4<1>, C4<1>;
L_0x1d49740 .delay (20000,20000,20000) L_0x1d49740/d;
L_0x1d49890/d .functor NOT 1, L_0x1d49740, C4<0>, C4<0>, C4<0>;
L_0x1d49890 .delay (10000,10000,10000) L_0x1d49890/d;
L_0x1d49980/d .functor NOR 1, L_0x1d49890, L_0x1d49570, C4<0>, C4<0>;
L_0x1d49980 .delay (20000,20000,20000) L_0x1d49980/d;
L_0x1d49b20/d .functor NOT 1, L_0x1d49980, C4<0>, C4<0>, C4<0>;
L_0x1d49b20 .delay (10000,10000,10000) L_0x1d49b20/d;
v0x1822d00_0 .net "and_in0ncom", 0 0, L_0x1d49890; 1 drivers
v0x1822d80_0 .net "and_in1com", 0 0, L_0x1d49570; 1 drivers
v0x1822e00_0 .alias "in0", 0 0, v0x18233e0_0;
v0x1822e80_0 .alias "in1", 0 0, v0x1823460_0;
v0x1822f00_0 .net "nand_in0ncom", 0 0, L_0x1d49740; 1 drivers
v0x1822f80_0 .net "nand_in1com", 0 0, L_0x1d49490; 1 drivers
v0x1823000_0 .net "ncom", 0 0, L_0x1d49680; 1 drivers
v0x1823080_0 .net "nor_wire", 0 0, L_0x1d49980; 1 drivers
v0x1823150_0 .alias "result", 0 0, v0x1826b60_0;
v0x1823220_0 .alias "sel0", 0 0, v0x1918ea0_0;
S_0x18202e0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x18201f0;
 .timescale -9 -12;
v0x1822280_0 .alias "in0", 0 0, v0x18268d0_0;
v0x1822330_0 .alias "in1", 0 0, v0x1826c70_0;
v0x18223e0_0 .alias "in2", 0 0, v0x18269e0_0;
v0x1822490_0 .alias "in3", 0 0, v0x1826b60_0;
v0x1822570_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1822620_0 .alias "result", 0 0, v0x1826770_0;
v0x18226a0_0 .net "sel0", 0 0, L_0x1d4bc40; 1 drivers
v0x1822720_0 .net "sel1", 0 0, L_0x1d4bd00; 1 drivers
v0x18227f0_0 .net "sel2", 0 0, L_0x1d4be30; 1 drivers
v0x18228a0_0 .net "w0", 0 0, L_0x1d4a2e0; 1 drivers
v0x1822980_0 .net "w1", 0 0, L_0x1d4aa60; 1 drivers
v0x1822a50_0 .net "w2", 0 0, L_0x1d4b2b0; 1 drivers
S_0x1821ad0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x18202e0;
 .timescale -9 -12;
L_0x1d49c50/d .functor NAND 1, L_0x1d48680, L_0x1d4bc40, C4<1>, C4<1>;
L_0x1d49c50 .delay (20000,20000,20000) L_0x1d49c50/d;
L_0x1d49d30/d .functor NOT 1, L_0x1d49c50, C4<0>, C4<0>, C4<0>;
L_0x1d49d30 .delay (10000,10000,10000) L_0x1d49d30/d;
L_0x1d49e40/d .functor NOT 1, L_0x1d4bc40, C4<0>, C4<0>, C4<0>;
L_0x1d49e40 .delay (10000,10000,10000) L_0x1d49e40/d;
L_0x1d49f90/d .functor NAND 1, L_0x1d47950, L_0x1d49e40, C4<1>, C4<1>;
L_0x1d49f90 .delay (20000,20000,20000) L_0x1d49f90/d;
L_0x1d4a050/d .functor NOT 1, L_0x1d49f90, C4<0>, C4<0>, C4<0>;
L_0x1d4a050 .delay (10000,10000,10000) L_0x1d4a050/d;
L_0x1d4a140/d .functor NOR 1, L_0x1d4a050, L_0x1d49d30, C4<0>, C4<0>;
L_0x1d4a140 .delay (20000,20000,20000) L_0x1d4a140/d;
L_0x1d4a2e0/d .functor NOT 1, L_0x1d4a140, C4<0>, C4<0>, C4<0>;
L_0x1d4a2e0 .delay (10000,10000,10000) L_0x1d4a2e0/d;
v0x1821bc0_0 .net "and_in0ncom", 0 0, L_0x1d4a050; 1 drivers
v0x1821c80_0 .net "and_in1com", 0 0, L_0x1d49d30; 1 drivers
v0x1821d20_0 .alias "in0", 0 0, v0x18268d0_0;
v0x1821dc0_0 .alias "in1", 0 0, v0x1826c70_0;
v0x1821e70_0 .net "nand_in0ncom", 0 0, L_0x1d49f90; 1 drivers
v0x1821f10_0 .net "nand_in1com", 0 0, L_0x1d49c50; 1 drivers
v0x1821fb0_0 .net "ncom", 0 0, L_0x1d49e40; 1 drivers
v0x1822050_0 .net "nor_wire", 0 0, L_0x1d4a140; 1 drivers
v0x18220f0_0 .alias "result", 0 0, v0x18228a0_0;
v0x1822170_0 .alias "sel0", 0 0, v0x18226a0_0;
S_0x1821350 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x18202e0;
 .timescale -9 -12;
L_0x1d4a410/d .functor NAND 1, L_0x1d49b20, L_0x1d4bc40, C4<1>, C4<1>;
L_0x1d4a410 .delay (20000,20000,20000) L_0x1d4a410/d;
L_0x1d4a4f0/d .functor NOT 1, L_0x1d4a410, C4<0>, C4<0>, C4<0>;
L_0x1d4a4f0 .delay (10000,10000,10000) L_0x1d4a4f0/d;
L_0x1d4a600/d .functor NOT 1, L_0x1d4bc40, C4<0>, C4<0>, C4<0>;
L_0x1d4a600 .delay (10000,10000,10000) L_0x1d4a600/d;
L_0x1d4a6c0/d .functor NAND 1, L_0x1d490e0, L_0x1d4a600, C4<1>, C4<1>;
L_0x1d4a6c0 .delay (20000,20000,20000) L_0x1d4a6c0/d;
L_0x1d4a7d0/d .functor NOT 1, L_0x1d4a6c0, C4<0>, C4<0>, C4<0>;
L_0x1d4a7d0 .delay (10000,10000,10000) L_0x1d4a7d0/d;
L_0x1d4a8c0/d .functor NOR 1, L_0x1d4a7d0, L_0x1d4a4f0, C4<0>, C4<0>;
L_0x1d4a8c0 .delay (20000,20000,20000) L_0x1d4a8c0/d;
L_0x1d4aa60/d .functor NOT 1, L_0x1d4a8c0, C4<0>, C4<0>, C4<0>;
L_0x1d4aa60 .delay (10000,10000,10000) L_0x1d4aa60/d;
v0x1821440_0 .net "and_in0ncom", 0 0, L_0x1d4a7d0; 1 drivers
v0x1821500_0 .net "and_in1com", 0 0, L_0x1d4a4f0; 1 drivers
v0x18215a0_0 .alias "in0", 0 0, v0x18269e0_0;
v0x1821640_0 .alias "in1", 0 0, v0x1826b60_0;
v0x18216f0_0 .net "nand_in0ncom", 0 0, L_0x1d4a6c0; 1 drivers
v0x1821790_0 .net "nand_in1com", 0 0, L_0x1d4a410; 1 drivers
v0x1821830_0 .net "ncom", 0 0, L_0x1d4a600; 1 drivers
v0x18218d0_0 .net "nor_wire", 0 0, L_0x1d4a8c0; 1 drivers
v0x1821970_0 .alias "result", 0 0, v0x1822980_0;
v0x18219f0_0 .alias "sel0", 0 0, v0x18226a0_0;
S_0x1820c00 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x18202e0;
 .timescale -9 -12;
L_0x1d4ab90/d .functor NAND 1, L_0x1d4aa60, L_0x1d4bd00, C4<1>, C4<1>;
L_0x1d4ab90 .delay (20000,20000,20000) L_0x1d4ab90/d;
L_0x1d4ad00/d .functor NOT 1, L_0x1d4ab90, C4<0>, C4<0>, C4<0>;
L_0x1d4ad00 .delay (10000,10000,10000) L_0x1d4ad00/d;
L_0x1d4ae10/d .functor NOT 1, L_0x1d4bd00, C4<0>, C4<0>, C4<0>;
L_0x1d4ae10 .delay (10000,10000,10000) L_0x1d4ae10/d;
L_0x1d4aed0/d .functor NAND 1, L_0x1d4a2e0, L_0x1d4ae10, C4<1>, C4<1>;
L_0x1d4aed0 .delay (20000,20000,20000) L_0x1d4aed0/d;
L_0x1d4b020/d .functor NOT 1, L_0x1d4aed0, C4<0>, C4<0>, C4<0>;
L_0x1d4b020 .delay (10000,10000,10000) L_0x1d4b020/d;
L_0x1d4b110/d .functor NOR 1, L_0x1d4b020, L_0x1d4ad00, C4<0>, C4<0>;
L_0x1d4b110 .delay (20000,20000,20000) L_0x1d4b110/d;
L_0x1d4b2b0/d .functor NOT 1, L_0x1d4b110, C4<0>, C4<0>, C4<0>;
L_0x1d4b2b0 .delay (10000,10000,10000) L_0x1d4b2b0/d;
v0x1820cf0_0 .net "and_in0ncom", 0 0, L_0x1d4b020; 1 drivers
v0x1820db0_0 .net "and_in1com", 0 0, L_0x1d4ad00; 1 drivers
v0x1820e50_0 .alias "in0", 0 0, v0x18228a0_0;
v0x1820ef0_0 .alias "in1", 0 0, v0x1822980_0;
v0x1820f70_0 .net "nand_in0ncom", 0 0, L_0x1d4aed0; 1 drivers
v0x1821010_0 .net "nand_in1com", 0 0, L_0x1d4ab90; 1 drivers
v0x18210b0_0 .net "ncom", 0 0, L_0x1d4ae10; 1 drivers
v0x1821150_0 .net "nor_wire", 0 0, L_0x1d4b110; 1 drivers
v0x18211f0_0 .alias "result", 0 0, v0x1822a50_0;
v0x1821270_0 .alias "sel0", 0 0, v0x1822720_0;
S_0x18203d0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x18202e0;
 .timescale -9 -12;
L_0x1d4b3e0/d .functor NAND 1, C4<0>, L_0x1d4be30, C4<1>, C4<1>;
L_0x1d4b3e0 .delay (20000,20000,20000) L_0x1d4b3e0/d;
L_0x1d4b560/d .functor NOT 1, L_0x1d4b3e0, C4<0>, C4<0>, C4<0>;
L_0x1d4b560 .delay (10000,10000,10000) L_0x1d4b560/d;
L_0x1d4b670/d .functor NOT 1, L_0x1d4be30, C4<0>, C4<0>, C4<0>;
L_0x1d4b670 .delay (10000,10000,10000) L_0x1d4b670/d;
L_0x1d4b730/d .functor NAND 1, L_0x1d4b2b0, L_0x1d4b670, C4<1>, C4<1>;
L_0x1d4b730 .delay (20000,20000,20000) L_0x1d4b730/d;
L_0x1d4b880/d .functor NOT 1, L_0x1d4b730, C4<0>, C4<0>, C4<0>;
L_0x1d4b880 .delay (10000,10000,10000) L_0x1d4b880/d;
L_0x1d4b970/d .functor NOR 1, L_0x1d4b880, L_0x1d4b560, C4<0>, C4<0>;
L_0x1d4b970 .delay (20000,20000,20000) L_0x1d4b970/d;
L_0x1d4bb10/d .functor NOT 1, L_0x1d4b970, C4<0>, C4<0>, C4<0>;
L_0x1d4bb10 .delay (10000,10000,10000) L_0x1d4bb10/d;
v0x18204c0_0 .net "and_in0ncom", 0 0, L_0x1d4b880; 1 drivers
v0x1820560_0 .net "and_in1com", 0 0, L_0x1d4b560; 1 drivers
v0x1820600_0 .alias "in0", 0 0, v0x1822a50_0;
v0x18206a0_0 .alias "in1", 0 0, v0x1822570_0;
v0x1820750_0 .net "nand_in0ncom", 0 0, L_0x1d4b730; 1 drivers
v0x18207f0_0 .net "nand_in1com", 0 0, L_0x1d4b3e0; 1 drivers
v0x18208d0_0 .net "ncom", 0 0, L_0x1d4b670; 1 drivers
v0x1820970_0 .net "nor_wire", 0 0, L_0x1d4b970; 1 drivers
v0x1820a60_0 .alias "result", 0 0, v0x1826770_0;
v0x1820b00_0 .alias "sel0", 0 0, v0x18227f0_0;
S_0x181fa60 .scope module, "Data_Memory" "datamemory" 7 87, 11 8, S_0x13e8a30;
 .timescale -9 -12;
L_0x1d4c3f0 .functor BUFZ 32, L_0x1d4c350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x181fb90_0 .net "Addr", 9 0, L_0x1d4c4a0; 1 drivers
v0x181fc50_0 .alias "DataIn", 31 0, v0x1afca70_0;
v0x181fcf0_0 .alias "DataOut", 31 0, v0x1afc270_0;
v0x181fd70_0 .net *"_s0", 31 0, L_0x1d4c350; 1 drivers
v0x181fdf0_0 .alias "clk", 0 0, v0x1afd4c0_0;
v0x181fe70 .array "mem", 0 1023, 31 0;
v0x181fef0_0 .alias "regWE", 0 0, v0x1afcc70_0;
E_0x18080e0 .event posedge, v0x181fdf0_0;
L_0x1d4c350 .array/port v0x181fe70, L_0x1d4c4a0;
S_0x181e480 .scope module, "DM_mux" "mux_3bit" 7 89, 3 21, S_0x13e8a30;
 .timescale -9 -12;
v0x181f4c0_0 .net *"_s14", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x181f580_0 .net *"_s3", 30 0, C4<0000000000000000000000000000000>; 1 drivers
v0x181f620_0 .alias "in1", 31 0, v0x1afc1a0_0;
v0x181f6c0_0 .alias "in2", 31 0, v0x1afc270_0;
v0x181f740_0 .alias "in3", 31 0, v0x1afc440_0;
v0x181f7e0_0 .net "muxtomux", 31 0, L_0x1d5ceb0; 1 drivers
v0x181f880_0 .net "out", 31 0, L_0x1d5e810; 1 drivers
v0x181f920_0 .alias "result", 31 0, v0x1afc340_0;
v0x181f9c0_0 .net "sel", 1 0, L_0x1d5ed10; 1 drivers
L_0x1d5ceb0 .concat [ 1 31 0 0], L_0x1d5cdc0, C4<0000000000000000000000000000000>;
L_0x1d5de30 .part L_0x1d5ed10, 1, 1;
L_0x1d5ded0 .part RS_0x7f5a7236fd98, 0, 1;
L_0x1d5dfc0 .part L_0x1d4c3f0, 0, 1;
L_0x1d5e810 .concat [ 1 31 0 0], L_0x1d5e720, C4<0000000000000000000000000000000>;
L_0x1cddb20 .part L_0x1d5ed10, 0, 1;
L_0x1cddc50 .part L_0x1d5ceb0, 0, 1;
L_0x1cddd90 .part RS_0x7f5a7236fdf8, 0, 1;
S_0x181ed30 .scope module, "mux1" "mux_1bit" 3 30, 3 2, S_0x181e480;
 .timescale -9 -12;
L_0x1d4c620/d .functor NAND 1, L_0x1d5dfc0, L_0x1d5de30, C4<1>, C4<1>;
L_0x1d4c620 .delay (20000,20000,20000) L_0x1d4c620/d;
L_0x1d4c6d0/d .functor NOT 1, L_0x1d4c620, C4<0>, C4<0>, C4<0>;
L_0x1d4c6d0 .delay (10000,10000,10000) L_0x1d4c6d0/d;
L_0x1d5c9f0/d .functor NOT 1, L_0x1d5de30, C4<0>, C4<0>, C4<0>;
L_0x1d5c9f0 .delay (10000,10000,10000) L_0x1d5c9f0/d;
L_0x1d5caa0/d .functor NAND 1, L_0x1d5ded0, L_0x1d5c9f0, C4<1>, C4<1>;
L_0x1d5caa0 .delay (20000,20000,20000) L_0x1d5caa0/d;
L_0x1d5cb50/d .functor NOT 1, L_0x1d5caa0, C4<0>, C4<0>, C4<0>;
L_0x1d5cb50 .delay (10000,10000,10000) L_0x1d5cb50/d;
L_0x1d5cc40/d .functor NOR 1, L_0x1d5cb50, L_0x1d4c6d0, C4<0>, C4<0>;
L_0x1d5cc40 .delay (20000,20000,20000) L_0x1d5cc40/d;
L_0x1d5cdc0/d .functor NOT 1, L_0x1d5cc40, C4<0>, C4<0>, C4<0>;
L_0x1d5cdc0 .delay (10000,10000,10000) L_0x1d5cdc0/d;
v0x181ee20_0 .net "and_in0ncom", 0 0, L_0x1d5cb50; 1 drivers
v0x181eee0_0 .net "and_in1com", 0 0, L_0x1d4c6d0; 1 drivers
v0x181ef80_0 .net "in0", 0 0, L_0x1d5ded0; 1 drivers
v0x181f020_0 .net "in1", 0 0, L_0x1d5dfc0; 1 drivers
v0x181f0a0_0 .net "nand_in0ncom", 0 0, L_0x1d5caa0; 1 drivers
v0x181f140_0 .net "nand_in1com", 0 0, L_0x1d4c620; 1 drivers
v0x181f1e0_0 .net "ncom", 0 0, L_0x1d5c9f0; 1 drivers
v0x181f280_0 .net "nor_wire", 0 0, L_0x1d5cc40; 1 drivers
v0x181f320_0 .net "result", 0 0, L_0x1d5cdc0; 1 drivers
v0x181f3c0_0 .net "sel0", 0 0, L_0x1d5de30; 1 drivers
S_0x181e570 .scope module, "mux2" "mux_1bit" 3 31, 3 2, S_0x181e480;
 .timescale -9 -12;
L_0x1d5e140/d .functor NAND 1, L_0x1cddd90, L_0x1cddb20, C4<1>, C4<1>;
L_0x1d5e140 .delay (20000,20000,20000) L_0x1d5e140/d;
L_0x1d5e1e0/d .functor NOT 1, L_0x1d5e140, C4<0>, C4<0>, C4<0>;
L_0x1d5e1e0 .delay (10000,10000,10000) L_0x1d5e1e0/d;
L_0x1d5e2d0/d .functor NOT 1, L_0x1cddb20, C4<0>, C4<0>, C4<0>;
L_0x1d5e2d0 .delay (10000,10000,10000) L_0x1d5e2d0/d;
L_0x1d5e3c0/d .functor NAND 1, L_0x1cddc50, L_0x1d5e2d0, C4<1>, C4<1>;
L_0x1d5e3c0 .delay (20000,20000,20000) L_0x1d5e3c0/d;
L_0x1d5e4b0/d .functor NOT 1, L_0x1d5e3c0, C4<0>, C4<0>, C4<0>;
L_0x1d5e4b0 .delay (10000,10000,10000) L_0x1d5e4b0/d;
L_0x1d5e5a0/d .functor NOR 1, L_0x1d5e4b0, L_0x1d5e1e0, C4<0>, C4<0>;
L_0x1d5e5a0 .delay (20000,20000,20000) L_0x1d5e5a0/d;
L_0x1d5e720/d .functor NOT 1, L_0x1d5e5a0, C4<0>, C4<0>, C4<0>;
L_0x1d5e720 .delay (10000,10000,10000) L_0x1d5e720/d;
v0x181e660_0 .net "and_in0ncom", 0 0, L_0x1d5e4b0; 1 drivers
v0x181e6e0_0 .net "and_in1com", 0 0, L_0x1d5e1e0; 1 drivers
v0x181e760_0 .net "in0", 0 0, L_0x1cddc50; 1 drivers
v0x181e800_0 .net "in1", 0 0, L_0x1cddd90; 1 drivers
v0x181e880_0 .net "nand_in0ncom", 0 0, L_0x1d5e3c0; 1 drivers
v0x181e920_0 .net "nand_in1com", 0 0, L_0x1d5e140; 1 drivers
v0x181ea00_0 .net "ncom", 0 0, L_0x1d5e2d0; 1 drivers
v0x181eaa0_0 .net "nor_wire", 0 0, L_0x1d5e5a0; 1 drivers
v0x181eb90_0 .net "result", 0 0, L_0x1d5e720; 1 drivers
v0x181ec30_0 .net "sel0", 0 0, L_0x1cddb20; 1 drivers
S_0x1468250 .scope module, "branchAlu" "ALU" 7 91, 2 81, S_0x13e8a30;
 .timescale -9 -12;
L_0x1e128b0 .functor NOT 1, L_0x1e12930, C4<0>, C4<0>, C4<0>;
L_0x1e1a280/0/0 .functor OR 1, L_0x1e1bae0, L_0x1e1b430, L_0x1e1b520, L_0x1e1b610;
L_0x1e1a280/0/4 .functor OR 1, L_0x1e1b700, L_0x1e1b7f0, L_0x1e1c120, L_0x1e1bbd0;
L_0x1e1a280/0/8 .functor OR 1, L_0x1e1bc70, L_0x1e1bd60, L_0x1e1be50, L_0x1e1bf40;
L_0x1e1a280/0/12 .functor OR 1, L_0x1e1c030, L_0x1e1c750, L_0x1e1c7f0, L_0x1e1a440;
L_0x1e1a280/0/16 .functor OR 1, L_0x1e1c1c0, L_0x1e1c260, L_0x1e1c300, L_0x1e1c3a0;
L_0x1e1a280/0/20 .functor OR 1, L_0x1e1c490, L_0x1e1c580, L_0x1e1c670, L_0x1e1ce70;
L_0x1e1a280/0/24 .functor OR 1, L_0x1e1cf60, L_0x1e1a530, L_0x1e1c890, L_0x1e1c980;
L_0x1e1a280/0/28 .functor OR 1, L_0x1e1ca70, L_0x1e1a620, L_0x1e1cb60, L_0x1e1cc50;
L_0x1e1a280/1/0 .functor OR 1, L_0x1e1a280/0/0, L_0x1e1a280/0/4, L_0x1e1a280/0/8, L_0x1e1a280/0/12;
L_0x1e1a280/1/4 .functor OR 1, L_0x1e1a280/0/16, L_0x1e1a280/0/20, L_0x1e1a280/0/24, L_0x1e1a280/0/28;
L_0x1e1a280/d .functor NOR 1, L_0x1e1a280/1/0, L_0x1e1a280/1/4, C4<0>, C4<0>;
L_0x1e1a280 .delay (320000,320000,320000) L_0x1e1a280/d;
v0x17b5a80_0 .net *"_s227", 0 0, L_0x1e12930; 1 drivers
v0x17b5b20_0 .net *"_s237", 0 0, L_0x1e1bae0; 1 drivers
v0x181c6e0_0 .net *"_s239", 0 0, L_0x1e1b430; 1 drivers
v0x181c760_0 .net *"_s241", 0 0, L_0x1e1b520; 1 drivers
v0x181c7e0_0 .net *"_s243", 0 0, L_0x1e1b610; 1 drivers
v0x181c860_0 .net *"_s245", 0 0, L_0x1e1b700; 1 drivers
v0x181c8e0_0 .net *"_s247", 0 0, L_0x1e1b7f0; 1 drivers
v0x181c960_0 .net *"_s249", 0 0, L_0x1e1c120; 1 drivers
v0x181c9e0_0 .net *"_s251", 0 0, L_0x1e1bbd0; 1 drivers
v0x181ca60_0 .net *"_s253", 0 0, L_0x1e1bc70; 1 drivers
v0x181cae0_0 .net *"_s255", 0 0, L_0x1e1bd60; 1 drivers
v0x181cb60_0 .net *"_s257", 0 0, L_0x1e1be50; 1 drivers
v0x181cbe0_0 .net *"_s259", 0 0, L_0x1e1bf40; 1 drivers
v0x181cc60_0 .net *"_s261", 0 0, L_0x1e1c030; 1 drivers
v0x181cd60_0 .net *"_s263", 0 0, L_0x1e1c750; 1 drivers
v0x181cde0_0 .net *"_s265", 0 0, L_0x1e1c7f0; 1 drivers
v0x181cce0_0 .net *"_s267", 0 0, L_0x1e1a440; 1 drivers
v0x181cf30_0 .net *"_s269", 0 0, L_0x1e1c1c0; 1 drivers
v0x181d050_0 .net *"_s271", 0 0, L_0x1e1c260; 1 drivers
v0x181d0d0_0 .net *"_s273", 0 0, L_0x1e1c300; 1 drivers
v0x181cfb0_0 .net *"_s275", 0 0, L_0x1e1c3a0; 1 drivers
v0x181d200_0 .net *"_s277", 0 0, L_0x1e1c490; 1 drivers
v0x181d150_0 .net *"_s279", 0 0, L_0x1e1c580; 1 drivers
v0x181d340_0 .net *"_s281", 0 0, L_0x1e1c670; 1 drivers
v0x181d2a0_0 .net *"_s283", 0 0, L_0x1e1ce70; 1 drivers
v0x181d490_0 .net *"_s285", 0 0, L_0x1e1cf60; 1 drivers
v0x181d3e0_0 .net *"_s287", 0 0, L_0x1e1a530; 1 drivers
v0x181d5f0_0 .net *"_s289", 0 0, L_0x1e1c890; 1 drivers
v0x181d530_0 .net *"_s291", 0 0, L_0x1e1c980; 1 drivers
v0x181d760_0 .net *"_s293", 0 0, L_0x1e1ca70; 1 drivers
v0x181d670_0 .net *"_s295", 0 0, L_0x1e1a620; 1 drivers
v0x181d8e0_0 .net *"_s297", 0 0, L_0x1e1cb60; 1 drivers
v0x181d7e0_0 .net *"_s299", 0 0, L_0x1e1cc50; 1 drivers
v0x181da70_0 .alias "carryout", 0 0, v0x1afd9d0_0;
v0x181d960_0 .net "command", 2 0, C4<000>; 1 drivers
RS_0x7f5a7236f888/0/0 .resolv tri, L_0x1d64710, L_0x1d5eab0, L_0x1d6ff00, L_0x1d6a340;
RS_0x7f5a7236f888/0/4 .resolv tri, L_0x1d7b980, L_0x1d7bb80, L_0x1d86ac0, L_0x1d86e20;
RS_0x7f5a7236f888/0/8 .resolv tri, L_0x1d922e0, L_0x1d8c800, L_0x1d9dda0, L_0x1d97ff0;
RS_0x7f5a7236f888/0/12 .resolv tri, L_0x1da95c0, L_0x1da3a70, L_0x1db4bc0, L_0x1daf2f0;
RS_0x7f5a7236f888/0/16 .resolv tri, L_0x1dc05a0, L_0x1dc0640, L_0x1dcbc70, L_0x1dcbd10;
RS_0x7f5a7236f888/0/20 .resolv tri, L_0x1dd7250, L_0x1dd1780, L_0x1de2820, L_0x1ddcca0;
RS_0x7f5a7236f888/0/24 .resolv tri, L_0x1deeee0, L_0x1de92b0, L_0x1dfaee0, L_0x1df5250;
RS_0x7f5a7236f888/0/28 .resolv tri, L_0x1da9440, L_0x1e00810, L_0x1e121d0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
RS_0x7f5a7236f888/1/0 .resolv tri, RS_0x7f5a7236f888/0/0, RS_0x7f5a7236f888/0/4, RS_0x7f5a7236f888/0/8, RS_0x7f5a7236f888/0/12;
RS_0x7f5a7236f888/1/4 .resolv tri, RS_0x7f5a7236f888/0/16, RS_0x7f5a7236f888/0/20, RS_0x7f5a7236f888/0/24, RS_0x7f5a7236f888/0/28;
RS_0x7f5a7236f888 .resolv tri, RS_0x7f5a7236f888/1/0, RS_0x7f5a7236f888/1/4, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x181d9e0_0 .net8 "int_carryout", 30 0, RS_0x7f5a7236f888; 31 drivers
v0x181dc20_0 .net "invertB", 0 0, v0x181c1d0_0; 1 drivers
v0x181dca0_0 .net "muxIndex", 2 0, v0x181c250_0; 1 drivers
v0x181daf0_0 .alias "operandA", 31 0, v0x1afd950_0;
v0x181db90_0 .alias "operandB", 31 0, v0x1afc780_0;
v0x181de70_0 .net "othercontrolsignal", 0 0, v0x17b5a00_0; 1 drivers
v0x181def0_0 .alias "overflow", 0 0, v0x1afdb80_0;
v0x181dd20_0 .alias "result", 31 0, v0x1afd5b0_0;
v0x181dda0_0 .net "resultFirst", 0 0, L_0x1e11d40; 1 drivers
v0x181e170_0 .net "sltValue", 0 0, L_0x1e18c40; 1 drivers
v0x181e1f0_0 .net "sub_b", 0 0, L_0x1e128b0; 1 drivers
v0x181df70_0 .net "sub_carryout", 0 0, L_0x1e19f80; 1 drivers
v0x181dff0_0 .net "sub_sumleft", 0 0, L_0x1e19860; 1 drivers
v0x181e400_0 .alias "zero", 0 0, v0x1afdcc0_0;
L_0x1d64530 .part/pv L_0x1d640a0, 1, 1, 32;
L_0x1d64710 .part/pv L_0x1d606a0, 1, 1, 31;
L_0x1d647b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 1, 1;
L_0x1d64850 .part RS_0x7f5a7236f8e8, 1, 1;
L_0x1d648f0 .part RS_0x7f5a7236f888, 0, 1;
L_0x1d5e940 .part/pv L_0x1d69cf0, 2, 1, 32;
L_0x1d5eab0 .part/pv L_0x1d66200, 2, 1, 31;
L_0x1d5eb50 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 2, 1;
L_0x1d5ebf0 .part RS_0x7f5a7236f8e8, 2, 1;
L_0x1d6a560 .part RS_0x7f5a7236f888, 1, 1;
L_0x1d6fdd0 .part/pv L_0x1d6f940, 3, 1, 32;
L_0x1d6ff00 .part/pv L_0x1d6be50, 3, 1, 31;
L_0x1d70010 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 3, 1;
L_0x1d70140 .part RS_0x7f5a7236f8e8, 3, 1;
L_0x1d70260 .part RS_0x7f5a7236f888, 2, 1;
L_0x1d6a180 .part/pv L_0x1d75610, 4, 1, 32;
L_0x1d6a340 .part/pv L_0x1d71b20, 4, 1, 31;
L_0x1d6a3e0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 4, 1;
L_0x1d75e90 .part RS_0x7f5a7236f8e8, 4, 1;
L_0x1d75f30 .part RS_0x7f5a7236f888, 3, 1;
L_0x1d7b7d0 .part/pv L_0x1d7b340, 5, 1, 32;
L_0x1d7b980 .part/pv L_0x1d77850, 5, 1, 31;
L_0x1d6a480 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 5, 1;
L_0x1d7bae0 .part RS_0x7f5a7236f8e8, 5, 1;
L_0x1d7ba20 .part RS_0x7f5a7236f888, 4, 1;
L_0x1d75aa0 .part/pv L_0x1d80f90, 6, 1, 32;
L_0x1d7bb80 .part/pv L_0x1d7d4a0, 6, 1, 31;
L_0x1d75cb0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 6, 1;
L_0x1d75bd0 .part RS_0x7f5a7236f8e8, 6, 1;
L_0x1d81820 .part RS_0x7f5a7236f888, 5, 1;
L_0x1d86990 .part/pv L_0x1d86500, 7, 1, 32;
L_0x1d86ac0 .part/pv L_0x1d82a70, 7, 1, 31;
L_0x1d75d50 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 7, 1;
L_0x1d86d80 .part RS_0x7f5a7236f8e8, 7, 1;
L_0x1d86b60 .part RS_0x7f5a7236f888, 6, 1;
L_0x1d81420 .part/pv L_0x1d8c0c0, 8, 1, 32;
L_0x1d86e20 .part/pv L_0x1d885d0, 8, 1, 31;
L_0x1d81680 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 8, 1;
L_0x1d81720 .part RS_0x7f5a7236f8e8, 8, 1;
L_0x1d81550 .part RS_0x7f5a7236f888, 7, 1;
L_0x1d921b0 .part/pv L_0x1d91d20, 9, 1, 32;
L_0x1d922e0 .part/pv L_0x1d8e230, 9, 1, 31;
L_0x1d8ccb0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 9, 1;
L_0x1d8cd50 .part RS_0x7f5a7236f8e8, 9, 1;
L_0x1d924f0 .part RS_0x7f5a7236f888, 8, 1;
L_0x1d8c550 .part/pv L_0x1d97860, 10, 1, 32;
L_0x1d8c800 .part/pv L_0x1d93d70, 10, 1, 31;
L_0x1d8c8a0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 10, 1;
L_0x1d92380 .part RS_0x7f5a7236f8e8, 10, 1;
L_0x1d92420 .part RS_0x7f5a7236f888, 9, 1;
L_0x181c570 .part/pv L_0x1d9d3c0, 11, 1, 32;
L_0x1d9dda0 .part/pv L_0x1d998d0, 11, 1, 31;
L_0x1d98110 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 11, 1;
L_0x1d981b0 .part RS_0x7f5a7236f8e8, 11, 1;
L_0x1d9e000 .part RS_0x7f5a7236f888, 10, 1;
L_0x1d97cf0 .part/pv L_0x1da32f0, 12, 1, 32;
L_0x1d97ff0 .part/pv L_0x1d9f810, 12, 1, 31;
L_0x1d9de40 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 12, 1;
L_0x1d9dee0 .part RS_0x7f5a7236f8e8, 12, 1;
L_0x1d97e20 .part RS_0x7f5a7236f888, 11, 1;
L_0x1da9310 .part/pv L_0x1da8e80, 13, 1, 32;
L_0x1da95c0 .part/pv L_0x1da5390, 13, 1, 31;
L_0x1da3b50 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 13, 1;
L_0x1da3bf0 .part RS_0x7f5a7236f8e8, 13, 1;
L_0x1da3c90 .part RS_0x7f5a7236f888, 12, 1;
L_0x1da3720 .part/pv L_0x1daeac0, 14, 1, 32;
L_0x1da3a70 .part/pv L_0x1daafd0, 14, 1, 31;
L_0x1da9660 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 14, 1;
L_0x1da9700 .part RS_0x7f5a7236f8e8, 14, 1;
L_0x1da97a0 .part RS_0x7f5a7236f888, 13, 1;
L_0x1db4a90 .part/pv L_0x1db4600, 15, 1, 32;
L_0x1db4bc0 .part/pv L_0x1db0b10, 15, 1, 31;
L_0x1daf390 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 15, 1;
L_0x1d86c70 .part RS_0x7f5a7236f8e8, 15, 1;
L_0x1daf430 .part RS_0x7f5a7236f888, 14, 1;
L_0x1daef50 .part/pv L_0x1dba240, 16, 1, 32;
L_0x1daf2f0 .part/pv L_0x1db6750, 16, 1, 31;
L_0x1db50c0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 16, 1;
L_0x1db5160 .part RS_0x7f5a7236f8e8, 16, 1;
L_0x1db5200 .part RS_0x7f5a7236f888, 15, 1;
L_0x1dc0470 .part/pv L_0x1dbffe0, 17, 1, 32;
L_0x1dc05a0 .part/pv L_0x1dbc4b0, 17, 1, 31;
L_0x1dbb1b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 17, 1;
L_0x1dbb250 .part RS_0x7f5a7236f8e8, 17, 1;
L_0x1dbb2f0 .part RS_0x7f5a7236f888, 16, 1;
L_0x1dba6d0 .part/pv L_0x1dc5ae0, 18, 1, 32;
L_0x1dc0640 .part/pv L_0x1dc2000, 18, 1, 31;
L_0x1dc06e0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 18, 1;
L_0x1dc0780 .part RS_0x7f5a7236f8e8, 18, 1;
L_0x1dc0820 .part RS_0x7f5a7236f888, 17, 1;
L_0x1dcbb40 .part/pv L_0x1dcb6b0, 19, 1, 32;
L_0x1dcbc70 .part/pv L_0x1dc7bd0, 19, 1, 31;
L_0x1dc63d0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 19, 1;
L_0x1dc6470 .part RS_0x7f5a7236f8e8, 19, 1;
L_0x1dc6510 .part RS_0x7f5a7236f888, 18, 1;
L_0x1dc5f70 .part/pv L_0x1dd11c0, 20, 1, 32;
L_0x1dcbd10 .part/pv L_0x1dcd610, 20, 1, 31;
L_0x1dcbdb0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 20, 1;
L_0x1dcbe50 .part RS_0x7f5a7236f8e8, 20, 1;
L_0x1dcbef0 .part RS_0x7f5a7236f888, 19, 1;
L_0x1dd7120 .part/pv L_0x1dd6c90, 21, 1, 32;
L_0x1dd7250 .part/pv L_0x1dd3120, 21, 1, 31;
L_0x1dc60a0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 21, 1;
L_0x1dc6140 .part RS_0x7f5a7236f8e8, 21, 1;
L_0x1dc61e0 .part RS_0x7f5a7236f888, 20, 1;
L_0x1dd1650 .part/pv L_0x1ddc6e0, 22, 1, 32;
L_0x1dd1780 .part/pv L_0x1dd8c50, 22, 1, 31;
L_0x1dd1820 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 22, 1;
L_0x1dd18c0 .part RS_0x7f5a7236f8e8, 22, 1;
L_0x1dd1960 .part RS_0x7f5a7236f888, 21, 1;
L_0x1de26f0 .part/pv L_0x1de2260, 23, 1, 32;
L_0x1de2820 .part/pv L_0x1dde750, 23, 1, 31;
L_0x1ddcff0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 23, 1;
L_0x1ddd090 .part RS_0x7f5a7236f8e8, 23, 1;
L_0x1ddd130 .part RS_0x7f5a7236f888, 22, 1;
L_0x1ddcb70 .part/pv L_0x1de8cf0, 24, 1, 32;
L_0x1ddcca0 .part/pv L_0x1de4260, 24, 1, 31;
L_0x1ddcd40 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 24, 1;
L_0x1ddcde0 .part RS_0x7f5a7236f8e8, 24, 1;
L_0x1ddce80 .part RS_0x7f5a7236f888, 23, 1;
L_0x1deedb0 .part/pv L_0x1dee920, 25, 1, 32;
L_0x1deeee0 .part/pv L_0x1deadb0, 25, 1, 31;
L_0x1de9610 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 25, 1;
L_0x1de96b0 .part RS_0x7f5a7236f8e8, 25, 1;
L_0x1de9750 .part RS_0x7f5a7236f888, 24, 1;
L_0x1de9180 .part/pv L_0x1df4c90, 26, 1, 32;
L_0x1de92b0 .part/pv L_0x1df1100, 26, 1, 31;
L_0x1de9350 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 26, 1;
L_0x1de93f0 .part RS_0x7f5a7236f8e8, 26, 1;
L_0x1de9490 .part RS_0x7f5a7236f888, 25, 1;
L_0x1dfadb0 .part/pv L_0x1dfa920, 27, 1, 32;
L_0x1dfaee0 .part/pv L_0x1df6c90, 27, 1, 31;
L_0x1df55c0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 27, 1;
L_0x1df5660 .part RS_0x7f5a7236f8e8, 27, 1;
L_0x1df5700 .part RS_0x7f5a7236f888, 26, 1;
L_0x1df5120 .part/pv L_0x1e00250, 28, 1, 32;
L_0x1df5250 .part/pv L_0x1dfc760, 28, 1, 31;
L_0x1df52f0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 28, 1;
L_0x1df5390 .part RS_0x7f5a7236f8e8, 28, 1;
L_0x1df5430 .part RS_0x7f5a7236f888, 27, 1;
L_0x1e061a0 .part/pv L_0x1e05d50, 29, 1, 32;
L_0x1da9440 .part/pv L_0x1e02260, 29, 1, 31;
L_0x1da94e0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 29, 1;
L_0x1e00b90 .part RS_0x7f5a7236f8e8, 29, 1;
L_0x1e00c30 .part RS_0x7f5a7236f888, 28, 1;
L_0x1e006e0 .part/pv L_0x1e0c250, 30, 1, 32;
L_0x1e00810 .part/pv L_0x1e08790, 30, 1, 31;
L_0x1e008b0 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 30, 1;
L_0x1e00950 .part RS_0x7f5a7236f8e8, 30, 1;
L_0x1e009f0 .part RS_0x7f5a7236f888, 29, 1;
L_0x1e121d0 .part/pv L_0x1e0e250, 0, 1, 31;
L_0x1e12270 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 0, 1;
L_0x1db4eb0 .part RS_0x7f5a7236f8e8, 0, 1;
L_0x1d9dbd0 .part/pv L_0x1e17870, 31, 1, 32;
L_0x1d9dd00 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 31, 1;
L_0x1e0c6e0 .part RS_0x7f5a7236f8e8, 31, 1;
L_0x1e0c780 .part RS_0x7f5a7236f888, 30, 1;
L_0x1e12810 .part RS_0x7f5a7236f888, 30, 1;
L_0x1e12930 .part RS_0x7f5a7236f8e8, 31, 1;
L_0x1e1a140 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 31, 1;
L_0x1e18ba0 .part RS_0x7f5a7236f888, 30, 1;
L_0x1e1b390 .part/pv L_0x1e1b280, 0, 1, 32;
L_0x1e1a1e0 .part v0x181c250_0, 2, 1;
L_0x1e1bae0 .part RS_0x7f5a7236f918, 0, 1;
L_0x1e1b430 .part RS_0x7f5a7236f918, 1, 1;
L_0x1e1b520 .part RS_0x7f5a7236f918, 2, 1;
L_0x1e1b610 .part RS_0x7f5a7236f918, 3, 1;
L_0x1e1b700 .part RS_0x7f5a7236f918, 4, 1;
L_0x1e1b7f0 .part RS_0x7f5a7236f918, 5, 1;
L_0x1e1c120 .part RS_0x7f5a7236f918, 6, 1;
L_0x1e1bbd0 .part RS_0x7f5a7236f918, 7, 1;
L_0x1e1bc70 .part RS_0x7f5a7236f918, 8, 1;
L_0x1e1bd60 .part RS_0x7f5a7236f918, 9, 1;
L_0x1e1be50 .part RS_0x7f5a7236f918, 10, 1;
L_0x1e1bf40 .part RS_0x7f5a7236f918, 11, 1;
L_0x1e1c030 .part RS_0x7f5a7236f918, 12, 1;
L_0x1e1c750 .part RS_0x7f5a7236f918, 13, 1;
L_0x1e1c7f0 .part RS_0x7f5a7236f918, 14, 1;
L_0x1e1a440 .part RS_0x7f5a7236f918, 15, 1;
L_0x1e1c1c0 .part RS_0x7f5a7236f918, 16, 1;
L_0x1e1c260 .part RS_0x7f5a7236f918, 17, 1;
L_0x1e1c300 .part RS_0x7f5a7236f918, 18, 1;
L_0x1e1c3a0 .part RS_0x7f5a7236f918, 19, 1;
L_0x1e1c490 .part RS_0x7f5a7236f918, 20, 1;
L_0x1e1c580 .part RS_0x7f5a7236f918, 21, 1;
L_0x1e1c670 .part RS_0x7f5a7236f918, 22, 1;
L_0x1e1ce70 .part RS_0x7f5a7236f918, 23, 1;
L_0x1e1cf60 .part RS_0x7f5a7236f918, 24, 1;
L_0x1e1a530 .part RS_0x7f5a7236f918, 25, 1;
L_0x1e1c890 .part RS_0x7f5a7236f918, 26, 1;
L_0x1e1c980 .part RS_0x7f5a7236f918, 27, 1;
L_0x1e1ca70 .part RS_0x7f5a7236f918, 28, 1;
L_0x1e1a620 .part RS_0x7f5a7236f918, 29, 1;
L_0x1e1cb60 .part RS_0x7f5a7236f918, 30, 1;
L_0x1e1cc50 .part RS_0x7f5a7236f918, 31, 1;
S_0x181c060 .scope module, "controlLUT" "ALUcontrolLUT" 2 95, 2 144, S_0x1468250;
 .timescale -9 -12;
v0x181c150_0 .alias "ALUcommand", 2 0, v0x181d960_0;
v0x181c1d0_0 .var "invertB", 0 0;
v0x181c250_0 .var "muxindex", 2 0;
v0x17b5a00_0 .var "othercontrolsignal", 0 0;
E_0x1817430 .event edge, v0x181c150_0;
S_0x1815530 .scope module, "aluFirst" "ALU_1bit" 2 100, 2 3, S_0x1468250;
 .timescale -9 -12;
L_0x1e00a90/d .functor NOT 1, L_0x1db4eb0, C4<0>, C4<0>, C4<0>;
L_0x1e00a90 .delay (10000,10000,10000) L_0x1e00a90/d;
v0x17b5570_0 .alias "carryin", 0 0, v0x181dc20_0;
v0x17b5610_0 .net "carryout", 0 0, L_0x1e0e250; 1 drivers
v0x17b5690_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17b5710_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17b5790_0 .net "notB", 0 0, L_0x1e00a90; 1 drivers
v0x17b5810_0 .net "operandA", 0 0, L_0x1e12270; 1 drivers
v0x17b5890_0 .net "operandB", 0 0, L_0x1db4eb0; 1 drivers
v0x181bab0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x181bb30_0 .alias "result", 0 0, v0x181dda0_0;
v0x181bbb0_0 .net "trueB", 0 0, L_0x1e0d140; 1 drivers
v0x181bc30_0 .net "wAddSub", 0 0, L_0x1e0db80; 1 drivers
v0x181bd40_0 .net "wNandAnd", 0 0, L_0x1e0f310; 1 drivers
v0x181be50_0 .net "wNorOr", 0 0, L_0x1e0fd50; 1 drivers
v0x181bf60_0 .net "wXor", 0 0, L_0x1e0e8b0; 1 drivers
L_0x1e11e70 .part v0x181c250_0, 0, 1;
L_0x1e11f30 .part v0x181c250_0, 1, 1;
L_0x1e12060 .part v0x181c250_0, 2, 1;
S_0x181aa40 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1815530;
 .timescale -9 -12;
L_0x1e06650/d .functor NAND 1, L_0x1e00a90, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1e06650 .delay (20000,20000,20000) L_0x1e06650/d;
L_0x1e066f0/d .functor NOT 1, L_0x1e06650, C4<0>, C4<0>, C4<0>;
L_0x1e066f0 .delay (10000,10000,10000) L_0x1e066f0/d;
L_0x1e067b0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e067b0 .delay (10000,10000,10000) L_0x1e067b0/d;
L_0x1e06870/d .functor NAND 1, L_0x1db4eb0, L_0x1e067b0, C4<1>, C4<1>;
L_0x1e06870 .delay (20000,20000,20000) L_0x1e06870/d;
L_0x1e06930/d .functor NOT 1, L_0x1e06870, C4<0>, C4<0>, C4<0>;
L_0x1e06930 .delay (10000,10000,10000) L_0x1e06930/d;
L_0x1e06a20/d .functor NOR 1, L_0x1e06930, L_0x1e066f0, C4<0>, C4<0>;
L_0x1e06a20 .delay (20000,20000,20000) L_0x1e06a20/d;
L_0x1e0d140/d .functor NOT 1, L_0x1e06a20, C4<0>, C4<0>, C4<0>;
L_0x1e0d140 .delay (10000,10000,10000) L_0x1e0d140/d;
v0x181ab30_0 .net "and_in0ncom", 0 0, L_0x1e06930; 1 drivers
v0x181abf0_0 .net "and_in1com", 0 0, L_0x1e066f0; 1 drivers
v0x181ac90_0 .alias "in0", 0 0, v0x17b5890_0;
v0x181ad10_0 .alias "in1", 0 0, v0x17b5790_0;
v0x181ad90_0 .net "nand_in0ncom", 0 0, L_0x1e06870; 1 drivers
v0x181ae30_0 .net "nand_in1com", 0 0, L_0x1e06650; 1 drivers
v0x181aed0_0 .net "ncom", 0 0, L_0x1e067b0; 1 drivers
v0x181af70_0 .net "nor_wire", 0 0, L_0x1e06a20; 1 drivers
v0x181b060_0 .alias "result", 0 0, v0x181bbb0_0;
v0x181b130_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x1819730 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1815530;
 .timescale -9 -12;
L_0x1e0dc90/d .functor NAND 1, L_0x1e12270, L_0x1e0d140, C4<1>, C4<1>;
L_0x1e0dc90 .delay (20000,20000,20000) L_0x1e0dc90/d;
L_0x1e0de20/d .functor NOT 1, L_0x1e0dc90, C4<0>, C4<0>, C4<0>;
L_0x1e0de20 .delay (10000,10000,10000) L_0x1e0de20/d;
L_0x1e0df10/d .functor NAND 1, v0x181c1d0_0, L_0x1e0d600, C4<1>, C4<1>;
L_0x1e0df10 .delay (20000,20000,20000) L_0x1e0df10/d;
L_0x1e0dfd0/d .functor NOT 1, L_0x1e0df10, C4<0>, C4<0>, C4<0>;
L_0x1e0dfd0 .delay (10000,10000,10000) L_0x1e0dfd0/d;
L_0x1e0e0e0/d .functor NOR 1, L_0x1e0dfd0, L_0x1e0de20, C4<0>, C4<0>;
L_0x1e0e0e0 .delay (20000,20000,20000) L_0x1e0e0e0/d;
L_0x1e0e250/d .functor NOT 1, L_0x1e0e0e0, C4<0>, C4<0>, C4<0>;
L_0x1e0e250 .delay (10000,10000,10000) L_0x1e0e250/d;
v0x181a310_0 .alias "a", 0 0, v0x17b5810_0;
v0x181a420_0 .net "and_ab", 0 0, L_0x1e0de20; 1 drivers
v0x181a4c0_0 .net "and_xor_ab_c", 0 0, L_0x1e0dfd0; 1 drivers
v0x181a560_0 .alias "b", 0 0, v0x181bbb0_0;
v0x181a5e0_0 .alias "carryin", 0 0, v0x181dc20_0;
v0x181a660_0 .alias "carryout", 0 0, v0x17b5610_0;
v0x181a720_0 .net "nand_ab", 0 0, L_0x1e0dc90; 1 drivers
v0x181a7a0_0 .net "nand_xor_ab_c", 0 0, L_0x1e0df10; 1 drivers
v0x181a840_0 .net "nco", 0 0, L_0x1e0e0e0; 1 drivers
v0x181a8e0_0 .alias "sum", 0 0, v0x181bc30_0;
v0x181a9c0_0 .net "xor_ab", 0 0, L_0x1e0d600; 1 drivers
S_0x1819dc0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1819730;
 .timescale -9 -12;
L_0x1e0d270/d .functor NAND 1, L_0x1e12270, L_0x1e0d140, C4<1>, C4<1>;
L_0x1e0d270 .delay (20000,20000,20000) L_0x1e0d270/d;
L_0x1e0d310/d .functor NOR 1, L_0x1e12270, L_0x1e0d140, C4<0>, C4<0>;
L_0x1e0d310 .delay (20000,20000,20000) L_0x1e0d310/d;
L_0x1e0d3b0/d .functor NOT 1, L_0x1e0d310, C4<0>, C4<0>, C4<0>;
L_0x1e0d3b0 .delay (10000,10000,10000) L_0x1e0d3b0/d;
L_0x1e0d4a0/d .functor NAND 1, L_0x1e0d3b0, L_0x1e0d270, C4<1>, C4<1>;
L_0x1e0d4a0 .delay (20000,20000,20000) L_0x1e0d4a0/d;
L_0x1e0d600/d .functor NOT 1, L_0x1e0d4a0, C4<0>, C4<0>, C4<0>;
L_0x1e0d600 .delay (10000,10000,10000) L_0x1e0d600/d;
v0x1819eb0_0 .alias "a", 0 0, v0x17b5810_0;
v0x1819f50_0 .alias "b", 0 0, v0x181bbb0_0;
v0x1819ff0_0 .net "nand_ab", 0 0, L_0x1e0d270; 1 drivers
v0x181a090_0 .net "nor_ab", 0 0, L_0x1e0d310; 1 drivers
v0x181a110_0 .net "nxor_ab", 0 0, L_0x1e0d4a0; 1 drivers
v0x181a1b0_0 .net "or_ab", 0 0, L_0x1e0d3b0; 1 drivers
v0x181a290_0 .alias "result", 0 0, v0x181a9c0_0;
S_0x1819820 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1819730;
 .timescale -9 -12;
L_0x1e0d730/d .functor NAND 1, L_0x1e0d600, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1e0d730 .delay (20000,20000,20000) L_0x1e0d730/d;
L_0x1e0d8a0/d .functor NOR 1, L_0x1e0d600, v0x181c1d0_0, C4<0>, C4<0>;
L_0x1e0d8a0 .delay (20000,20000,20000) L_0x1e0d8a0/d;
L_0x1e0d960/d .functor NOT 1, L_0x1e0d8a0, C4<0>, C4<0>, C4<0>;
L_0x1e0d960 .delay (10000,10000,10000) L_0x1e0d960/d;
L_0x1e0da20/d .functor NAND 1, L_0x1e0d960, L_0x1e0d730, C4<1>, C4<1>;
L_0x1e0da20 .delay (20000,20000,20000) L_0x1e0da20/d;
L_0x1e0db80/d .functor NOT 1, L_0x1e0da20, C4<0>, C4<0>, C4<0>;
L_0x1e0db80 .delay (10000,10000,10000) L_0x1e0db80/d;
v0x1819910_0 .alias "a", 0 0, v0x181a9c0_0;
v0x18199d0_0 .alias "b", 0 0, v0x181dc20_0;
v0x1819a50_0 .net "nand_ab", 0 0, L_0x1e0d730; 1 drivers
v0x1819af0_0 .net "nor_ab", 0 0, L_0x1e0d8a0; 1 drivers
v0x1819b70_0 .net "nxor_ab", 0 0, L_0x1e0da20; 1 drivers
v0x1819c10_0 .net "or_ab", 0 0, L_0x1e0d960; 1 drivers
v0x1819cf0_0 .alias "result", 0 0, v0x181bc30_0;
S_0x18191c0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1815530;
 .timescale -9 -12;
L_0x1e0e410/d .functor NAND 1, L_0x1e12270, L_0x1db4eb0, C4<1>, C4<1>;
L_0x1e0e410 .delay (20000,20000,20000) L_0x1e0e410/d;
L_0x1e0e4f0/d .functor NOR 1, L_0x1e12270, L_0x1db4eb0, C4<0>, C4<0>;
L_0x1e0e4f0 .delay (20000,20000,20000) L_0x1e0e4f0/d;
L_0x1e0e680/d .functor NOT 1, L_0x1e0e4f0, C4<0>, C4<0>, C4<0>;
L_0x1e0e680 .delay (10000,10000,10000) L_0x1e0e680/d;
L_0x1e0e770/d .functor NAND 1, L_0x1e0e680, L_0x1e0e410, C4<1>, C4<1>;
L_0x1e0e770 .delay (20000,20000,20000) L_0x1e0e770/d;
L_0x1e0e8b0/d .functor NOT 1, L_0x1e0e770, C4<0>, C4<0>, C4<0>;
L_0x1e0e8b0 .delay (10000,10000,10000) L_0x1e0e8b0/d;
v0x18192b0_0 .alias "a", 0 0, v0x17b5810_0;
v0x1819330_0 .alias "b", 0 0, v0x17b5890_0;
v0x1819400_0 .net "nand_ab", 0 0, L_0x1e0e410; 1 drivers
v0x1819480_0 .net "nor_ab", 0 0, L_0x1e0e4f0; 1 drivers
v0x1819500_0 .net "nxor_ab", 0 0, L_0x1e0e770; 1 drivers
v0x1819580_0 .net "or_ab", 0 0, L_0x1e0e680; 1 drivers
v0x1819660_0 .alias "result", 0 0, v0x181bf60_0;
S_0x18185b0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1815530;
 .timescale -9 -12;
L_0x1e0ea00/d .functor NAND 1, L_0x1e12270, L_0x1db4eb0, C4<1>, C4<1>;
L_0x1e0ea00 .delay (20000,20000,20000) L_0x1e0ea00/d;
L_0x1e0eb50/d .functor NOT 1, L_0x1e0ea00, C4<0>, C4<0>, C4<0>;
L_0x1e0eb50 .delay (10000,10000,10000) L_0x1e0eb50/d;
v0x1818e70_0 .alias "a", 0 0, v0x17b5810_0;
v0x1818f10_0 .net "and_ab", 0 0, L_0x1e0eb50; 1 drivers
v0x1818f90_0 .alias "b", 0 0, v0x17b5890_0;
v0x1819010_0 .net "nand_ab", 0 0, L_0x1e0ea00; 1 drivers
v0x18190c0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1819140_0 .alias "result", 0 0, v0x181bd40_0;
S_0x18186a0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18185b0;
 .timescale -9 -12;
L_0x1e0ec80/d .functor NAND 1, L_0x1e0eb50, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1e0ec80 .delay (20000,20000,20000) L_0x1e0ec80/d;
L_0x1e0ed60/d .functor NOT 1, L_0x1e0ec80, C4<0>, C4<0>, C4<0>;
L_0x1e0ed60 .delay (10000,10000,10000) L_0x1e0ed60/d;
L_0x1e0ee70/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1e0ee70 .delay (10000,10000,10000) L_0x1e0ee70/d;
L_0x1e0ef30/d .functor NAND 1, L_0x1e0ea00, L_0x1e0ee70, C4<1>, C4<1>;
L_0x1e0ef30 .delay (20000,20000,20000) L_0x1e0ef30/d;
L_0x1e0f080/d .functor NOT 1, L_0x1e0ef30, C4<0>, C4<0>, C4<0>;
L_0x1e0f080 .delay (10000,10000,10000) L_0x1e0f080/d;
L_0x1e0f170/d .functor NOR 1, L_0x1e0f080, L_0x1e0ed60, C4<0>, C4<0>;
L_0x1e0f170 .delay (20000,20000,20000) L_0x1e0f170/d;
L_0x1e0f310/d .functor NOT 1, L_0x1e0f170, C4<0>, C4<0>, C4<0>;
L_0x1e0f310 .delay (10000,10000,10000) L_0x1e0f310/d;
v0x1818790_0 .net "and_in0ncom", 0 0, L_0x1e0f080; 1 drivers
v0x1818810_0 .net "and_in1com", 0 0, L_0x1e0ed60; 1 drivers
v0x1818890_0 .alias "in0", 0 0, v0x1819010_0;
v0x1818930_0 .alias "in1", 0 0, v0x1818f10_0;
v0x18189b0_0 .net "nand_in0ncom", 0 0, L_0x1e0ef30; 1 drivers
v0x1818a50_0 .net "nand_in1com", 0 0, L_0x1e0ec80; 1 drivers
v0x1818b30_0 .net "ncom", 0 0, L_0x1e0ee70; 1 drivers
v0x1818bd0_0 .net "nor_wire", 0 0, L_0x1e0f170; 1 drivers
v0x1818cc0_0 .alias "result", 0 0, v0x181bd40_0;
v0x1818d90_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x1817b80 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1815530;
 .timescale -9 -12;
L_0x1e0f440/d .functor NOR 1, L_0x1e12270, L_0x1db4eb0, C4<0>, C4<0>;
L_0x1e0f440 .delay (20000,20000,20000) L_0x1e0f440/d;
L_0x1e0f590/d .functor NOT 1, L_0x1e0f440, C4<0>, C4<0>, C4<0>;
L_0x1e0f590 .delay (10000,10000,10000) L_0x1e0f590/d;
v0x18182b0_0 .alias "a", 0 0, v0x17b5810_0;
v0x1818330_0 .alias "b", 0 0, v0x17b5890_0;
v0x18183b0_0 .net "nor_ab", 0 0, L_0x1e0f440; 1 drivers
v0x1818430_0 .net "or_ab", 0 0, L_0x1e0f590; 1 drivers
v0x18184b0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1818530_0 .alias "result", 0 0, v0x181be50_0;
S_0x1817c70 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1817b80;
 .timescale -9 -12;
L_0x1e0f6c0/d .functor NAND 1, L_0x1e0f590, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1e0f6c0 .delay (20000,20000,20000) L_0x1e0f6c0/d;
L_0x1e0f7a0/d .functor NOT 1, L_0x1e0f6c0, C4<0>, C4<0>, C4<0>;
L_0x1e0f7a0 .delay (10000,10000,10000) L_0x1e0f7a0/d;
L_0x1e0f8b0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1e0f8b0 .delay (10000,10000,10000) L_0x1e0f8b0/d;
L_0x1e0f970/d .functor NAND 1, L_0x1e0f440, L_0x1e0f8b0, C4<1>, C4<1>;
L_0x1e0f970 .delay (20000,20000,20000) L_0x1e0f970/d;
L_0x1e0fac0/d .functor NOT 1, L_0x1e0f970, C4<0>, C4<0>, C4<0>;
L_0x1e0fac0 .delay (10000,10000,10000) L_0x1e0fac0/d;
L_0x1e0fbb0/d .functor NOR 1, L_0x1e0fac0, L_0x1e0f7a0, C4<0>, C4<0>;
L_0x1e0fbb0 .delay (20000,20000,20000) L_0x1e0fbb0/d;
L_0x1e0fd50/d .functor NOT 1, L_0x1e0fbb0, C4<0>, C4<0>, C4<0>;
L_0x1e0fd50 .delay (10000,10000,10000) L_0x1e0fd50/d;
v0x1817d60_0 .net "and_in0ncom", 0 0, L_0x1e0fac0; 1 drivers
v0x1817de0_0 .net "and_in1com", 0 0, L_0x1e0f7a0; 1 drivers
v0x1817e60_0 .alias "in0", 0 0, v0x18183b0_0;
v0x1817ee0_0 .alias "in1", 0 0, v0x1818430_0;
v0x1817f60_0 .net "nand_in0ncom", 0 0, L_0x1e0f970; 1 drivers
v0x1817fe0_0 .net "nand_in1com", 0 0, L_0x1e0f6c0; 1 drivers
v0x1818060_0 .net "ncom", 0 0, L_0x1e0f8b0; 1 drivers
v0x18180e0_0 .net "nor_wire", 0 0, L_0x1e0fbb0; 1 drivers
v0x1818160_0 .alias "result", 0 0, v0x181be50_0;
v0x1818230_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x1815620 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1815530;
 .timescale -9 -12;
v0x18173b0_0 .alias "in0", 0 0, v0x181bc30_0;
v0x1817460_0 .alias "in1", 0 0, v0x181bf60_0;
v0x1817510_0 .alias "in2", 0 0, v0x181bd40_0;
v0x18175c0_0 .alias "in3", 0 0, v0x181be50_0;
v0x18176a0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1817750_0 .alias "result", 0 0, v0x181dda0_0;
v0x18177d0_0 .net "sel0", 0 0, L_0x1e11e70; 1 drivers
v0x1817850_0 .net "sel1", 0 0, L_0x1e11f30; 1 drivers
v0x18178d0_0 .net "sel2", 0 0, L_0x1e12060; 1 drivers
v0x1817950_0 .net "w0", 0 0, L_0x1e10510; 1 drivers
v0x1817a30_0 .net "w1", 0 0, L_0x1e10c90; 1 drivers
v0x1817ab0_0 .net "w2", 0 0, L_0x1e114e0; 1 drivers
S_0x1816c60 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1815620;
 .timescale -9 -12;
L_0x1e0fe80/d .functor NAND 1, L_0x1e0e8b0, L_0x1e11e70, C4<1>, C4<1>;
L_0x1e0fe80 .delay (20000,20000,20000) L_0x1e0fe80/d;
L_0x1e0ff60/d .functor NOT 1, L_0x1e0fe80, C4<0>, C4<0>, C4<0>;
L_0x1e0ff60 .delay (10000,10000,10000) L_0x1e0ff60/d;
L_0x1e10070/d .functor NOT 1, L_0x1e11e70, C4<0>, C4<0>, C4<0>;
L_0x1e10070 .delay (10000,10000,10000) L_0x1e10070/d;
L_0x1e101c0/d .functor NAND 1, L_0x1e0db80, L_0x1e10070, C4<1>, C4<1>;
L_0x1e101c0 .delay (20000,20000,20000) L_0x1e101c0/d;
L_0x1e10280/d .functor NOT 1, L_0x1e101c0, C4<0>, C4<0>, C4<0>;
L_0x1e10280 .delay (10000,10000,10000) L_0x1e10280/d;
L_0x1e10370/d .functor NOR 1, L_0x1e10280, L_0x1e0ff60, C4<0>, C4<0>;
L_0x1e10370 .delay (20000,20000,20000) L_0x1e10370/d;
L_0x1e10510/d .functor NOT 1, L_0x1e10370, C4<0>, C4<0>, C4<0>;
L_0x1e10510 .delay (10000,10000,10000) L_0x1e10510/d;
v0x1816d50_0 .net "and_in0ncom", 0 0, L_0x1e10280; 1 drivers
v0x1816e10_0 .net "and_in1com", 0 0, L_0x1e0ff60; 1 drivers
v0x1816eb0_0 .alias "in0", 0 0, v0x181bc30_0;
v0x1816f50_0 .alias "in1", 0 0, v0x181bf60_0;
v0x1816fd0_0 .net "nand_in0ncom", 0 0, L_0x1e101c0; 1 drivers
v0x1817070_0 .net "nand_in1com", 0 0, L_0x1e0fe80; 1 drivers
v0x1817110_0 .net "ncom", 0 0, L_0x1e10070; 1 drivers
v0x18171b0_0 .net "nor_wire", 0 0, L_0x1e10370; 1 drivers
v0x1817250_0 .alias "result", 0 0, v0x1817950_0;
v0x18172d0_0 .alias "sel0", 0 0, v0x18177d0_0;
S_0x1816510 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1815620;
 .timescale -9 -12;
L_0x1e10640/d .functor NAND 1, L_0x1e0fd50, L_0x1e11e70, C4<1>, C4<1>;
L_0x1e10640 .delay (20000,20000,20000) L_0x1e10640/d;
L_0x1e10720/d .functor NOT 1, L_0x1e10640, C4<0>, C4<0>, C4<0>;
L_0x1e10720 .delay (10000,10000,10000) L_0x1e10720/d;
L_0x1e10830/d .functor NOT 1, L_0x1e11e70, C4<0>, C4<0>, C4<0>;
L_0x1e10830 .delay (10000,10000,10000) L_0x1e10830/d;
L_0x1e108f0/d .functor NAND 1, L_0x1e0f310, L_0x1e10830, C4<1>, C4<1>;
L_0x1e108f0 .delay (20000,20000,20000) L_0x1e108f0/d;
L_0x1e10a00/d .functor NOT 1, L_0x1e108f0, C4<0>, C4<0>, C4<0>;
L_0x1e10a00 .delay (10000,10000,10000) L_0x1e10a00/d;
L_0x1e10af0/d .functor NOR 1, L_0x1e10a00, L_0x1e10720, C4<0>, C4<0>;
L_0x1e10af0 .delay (20000,20000,20000) L_0x1e10af0/d;
L_0x1e10c90/d .functor NOT 1, L_0x1e10af0, C4<0>, C4<0>, C4<0>;
L_0x1e10c90 .delay (10000,10000,10000) L_0x1e10c90/d;
v0x1816600_0 .net "and_in0ncom", 0 0, L_0x1e10a00; 1 drivers
v0x18166c0_0 .net "and_in1com", 0 0, L_0x1e10720; 1 drivers
v0x1816760_0 .alias "in0", 0 0, v0x181bd40_0;
v0x1816800_0 .alias "in1", 0 0, v0x181be50_0;
v0x1816880_0 .net "nand_in0ncom", 0 0, L_0x1e108f0; 1 drivers
v0x1816920_0 .net "nand_in1com", 0 0, L_0x1e10640; 1 drivers
v0x18169c0_0 .net "ncom", 0 0, L_0x1e10830; 1 drivers
v0x1816a60_0 .net "nor_wire", 0 0, L_0x1e10af0; 1 drivers
v0x1816b00_0 .alias "result", 0 0, v0x1817a30_0;
v0x1816b80_0 .alias "sel0", 0 0, v0x18177d0_0;
S_0x1815dc0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1815620;
 .timescale -9 -12;
L_0x1e10dc0/d .functor NAND 1, L_0x1e10c90, L_0x1e11f30, C4<1>, C4<1>;
L_0x1e10dc0 .delay (20000,20000,20000) L_0x1e10dc0/d;
L_0x1e10f30/d .functor NOT 1, L_0x1e10dc0, C4<0>, C4<0>, C4<0>;
L_0x1e10f30 .delay (10000,10000,10000) L_0x1e10f30/d;
L_0x1e11040/d .functor NOT 1, L_0x1e11f30, C4<0>, C4<0>, C4<0>;
L_0x1e11040 .delay (10000,10000,10000) L_0x1e11040/d;
L_0x1e11100/d .functor NAND 1, L_0x1e10510, L_0x1e11040, C4<1>, C4<1>;
L_0x1e11100 .delay (20000,20000,20000) L_0x1e11100/d;
L_0x1e11250/d .functor NOT 1, L_0x1e11100, C4<0>, C4<0>, C4<0>;
L_0x1e11250 .delay (10000,10000,10000) L_0x1e11250/d;
L_0x1e11340/d .functor NOR 1, L_0x1e11250, L_0x1e10f30, C4<0>, C4<0>;
L_0x1e11340 .delay (20000,20000,20000) L_0x1e11340/d;
L_0x1e114e0/d .functor NOT 1, L_0x1e11340, C4<0>, C4<0>, C4<0>;
L_0x1e114e0 .delay (10000,10000,10000) L_0x1e114e0/d;
v0x1815eb0_0 .net "and_in0ncom", 0 0, L_0x1e11250; 1 drivers
v0x1815f70_0 .net "and_in1com", 0 0, L_0x1e10f30; 1 drivers
v0x1816010_0 .alias "in0", 0 0, v0x1817950_0;
v0x18160b0_0 .alias "in1", 0 0, v0x1817a30_0;
v0x1816130_0 .net "nand_in0ncom", 0 0, L_0x1e11100; 1 drivers
v0x18161d0_0 .net "nand_in1com", 0 0, L_0x1e10dc0; 1 drivers
v0x1816270_0 .net "ncom", 0 0, L_0x1e11040; 1 drivers
v0x1816310_0 .net "nor_wire", 0 0, L_0x1e11340; 1 drivers
v0x18163b0_0 .alias "result", 0 0, v0x1817ab0_0;
v0x1816430_0 .alias "sel0", 0 0, v0x1817850_0;
S_0x1815710 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1815620;
 .timescale -9 -12;
L_0x1e11610/d .functor NAND 1, C4<0>, L_0x1e12060, C4<1>, C4<1>;
L_0x1e11610 .delay (20000,20000,20000) L_0x1e11610/d;
L_0x1e11790/d .functor NOT 1, L_0x1e11610, C4<0>, C4<0>, C4<0>;
L_0x1e11790 .delay (10000,10000,10000) L_0x1e11790/d;
L_0x1e118a0/d .functor NOT 1, L_0x1e12060, C4<0>, C4<0>, C4<0>;
L_0x1e118a0 .delay (10000,10000,10000) L_0x1e118a0/d;
L_0x1e11960/d .functor NAND 1, L_0x1e114e0, L_0x1e118a0, C4<1>, C4<1>;
L_0x1e11960 .delay (20000,20000,20000) L_0x1e11960/d;
L_0x1e11ab0/d .functor NOT 1, L_0x1e11960, C4<0>, C4<0>, C4<0>;
L_0x1e11ab0 .delay (10000,10000,10000) L_0x1e11ab0/d;
L_0x1e11ba0/d .functor NOR 1, L_0x1e11ab0, L_0x1e11790, C4<0>, C4<0>;
L_0x1e11ba0 .delay (20000,20000,20000) L_0x1e11ba0/d;
L_0x1e11d40/d .functor NOT 1, L_0x1e11ba0, C4<0>, C4<0>, C4<0>;
L_0x1e11d40 .delay (10000,10000,10000) L_0x1e11d40/d;
v0x1815800_0 .net "and_in0ncom", 0 0, L_0x1e11ab0; 1 drivers
v0x1815880_0 .net "and_in1com", 0 0, L_0x1e11790; 1 drivers
v0x1815920_0 .alias "in0", 0 0, v0x1817ab0_0;
v0x18159c0_0 .alias "in1", 0 0, v0x18176a0_0;
v0x1815a40_0 .net "nand_in0ncom", 0 0, L_0x1e11960; 1 drivers
v0x1815ae0_0 .net "nand_in1com", 0 0, L_0x1e11610; 1 drivers
v0x1815b80_0 .net "ncom", 0 0, L_0x1e118a0; 1 drivers
v0x1815c20_0 .net "nor_wire", 0 0, L_0x1e11ba0; 1 drivers
v0x1815cc0_0 .alias "result", 0 0, v0x181dda0_0;
v0x1815d40_0 .alias "sel0", 0 0, v0x18178d0_0;
S_0x180eb50 .scope module, "aluLast" "ALU_1bit" 2 112, 2 3, S_0x1468250;
 .timescale -9 -12;
L_0x1817640/d .functor NOT 1, L_0x1e0c6e0, C4<0>, C4<0>, C4<0>;
L_0x1817640 .delay (10000,10000,10000) L_0x1817640/d;
v0x18149e0_0 .net "carryin", 0 0, L_0x1e0c780; 1 drivers
v0x1814a80_0 .alias "carryout", 0 0, v0x1afd9d0_0;
v0x1814b50_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x1814bd0_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x1814c50_0 .net "notB", 0 0, L_0x1817640; 1 drivers
v0x1814cd0_0 .net "operandA", 0 0, L_0x1d9dd00; 1 drivers
v0x1814d50_0 .net "operandB", 0 0, L_0x1e0c6e0; 1 drivers
v0x1814e60_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1814ee0_0 .net "result", 0 0, L_0x1e17870; 1 drivers
v0x1814fb0_0 .net "trueB", 0 0, L_0x1e12c80; 1 drivers
v0x1815090_0 .net "wAddSub", 0 0, L_0x1e13700; 1 drivers
v0x18151a0_0 .net "wNandAnd", 0 0, L_0x1e14e40; 1 drivers
v0x1815320_0 .net "wNorOr", 0 0, L_0x1e15880; 1 drivers
v0x1815430_0 .net "wXor", 0 0, L_0x1e143e0; 1 drivers
L_0x1e179a0 .part v0x181c250_0, 0, 1;
L_0x1e17a60 .part v0x181c250_0, 1, 1;
L_0x1d9d590 .part v0x181c250_0, 2, 1;
S_0x1814230 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x180eb50;
 .timescale -9 -12;
L_0x1db4ff0/d .functor NAND 1, L_0x1817640, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1db4ff0 .delay (20000,20000,20000) L_0x1db4ff0/d;
L_0x1e0cba0/d .functor NOT 1, L_0x1db4ff0, C4<0>, C4<0>, C4<0>;
L_0x1e0cba0 .delay (10000,10000,10000) L_0x1e0cba0/d;
L_0x1e0cc60/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e0cc60 .delay (10000,10000,10000) L_0x1e0cc60/d;
L_0x1e0cd20/d .functor NAND 1, L_0x1e0c6e0, L_0x1e0cc60, C4<1>, C4<1>;
L_0x1e0cd20 .delay (20000,20000,20000) L_0x1e0cd20/d;
L_0x1e0ce30/d .functor NOT 1, L_0x1e0cd20, C4<0>, C4<0>, C4<0>;
L_0x1e0ce30 .delay (10000,10000,10000) L_0x1e0ce30/d;
L_0x1e0cf40/d .functor NOR 1, L_0x1e0ce30, L_0x1e0cba0, C4<0>, C4<0>;
L_0x1e0cf40 .delay (20000,20000,20000) L_0x1e0cf40/d;
L_0x1e12c80/d .functor NOT 1, L_0x1e0cf40, C4<0>, C4<0>, C4<0>;
L_0x1e12c80 .delay (10000,10000,10000) L_0x1e12c80/d;
v0x1814320_0 .net "and_in0ncom", 0 0, L_0x1e0ce30; 1 drivers
v0x18143c0_0 .net "and_in1com", 0 0, L_0x1e0cba0; 1 drivers
v0x1814460_0 .alias "in0", 0 0, v0x1814d50_0;
v0x18144e0_0 .alias "in1", 0 0, v0x1814c50_0;
v0x1814560_0 .net "nand_in0ncom", 0 0, L_0x1e0cd20; 1 drivers
v0x1814600_0 .net "nand_in1com", 0 0, L_0x1db4ff0; 1 drivers
v0x18146a0_0 .net "ncom", 0 0, L_0x1e0cc60; 1 drivers
v0x1814740_0 .net "nor_wire", 0 0, L_0x1e0cf40; 1 drivers
v0x1814830_0 .alias "result", 0 0, v0x1814fb0_0;
v0x1814900_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x1812f60 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x180eb50;
 .timescale -9 -12;
L_0x1e13810/d .functor NAND 1, L_0x1d9dd00, L_0x1e12c80, C4<1>, C4<1>;
L_0x1e13810 .delay (20000,20000,20000) L_0x1e13810/d;
L_0x1e139a0/d .functor NOT 1, L_0x1e13810, C4<0>, C4<0>, C4<0>;
L_0x1e139a0 .delay (10000,10000,10000) L_0x1e139a0/d;
L_0x1e13a90/d .functor NAND 1, L_0x1e0c780, L_0x1e13140, C4<1>, C4<1>;
L_0x1e13a90 .delay (20000,20000,20000) L_0x1e13a90/d;
L_0x1e13b50/d .functor NOT 1, L_0x1e13a90, C4<0>, C4<0>, C4<0>;
L_0x1e13b50 .delay (10000,10000,10000) L_0x1e13b50/d;
L_0x1e13c60/d .functor NOR 1, L_0x1e13b50, L_0x1e139a0, C4<0>, C4<0>;
L_0x1e13c60 .delay (20000,20000,20000) L_0x1e13c60/d;
L_0x1e13dd0/d .functor NOT 1, L_0x1e13c60, C4<0>, C4<0>, C4<0>;
L_0x1e13dd0 .delay (10000,10000,10000) L_0x1e13dd0/d;
v0x1813b40_0 .alias "a", 0 0, v0x1814cd0_0;
v0x1813c50_0 .net "and_ab", 0 0, L_0x1e139a0; 1 drivers
v0x1813cf0_0 .net "and_xor_ab_c", 0 0, L_0x1e13b50; 1 drivers
v0x1813d90_0 .alias "b", 0 0, v0x1814fb0_0;
v0x1813e10_0 .alias "carryin", 0 0, v0x18149e0_0;
v0x1813e90_0 .alias "carryout", 0 0, v0x1afd9d0_0;
v0x1813f50_0 .net "nand_ab", 0 0, L_0x1e13810; 1 drivers
v0x1813fd0_0 .net "nand_xor_ab_c", 0 0, L_0x1e13a90; 1 drivers
v0x1814050_0 .net "nco", 0 0, L_0x1e13c60; 1 drivers
v0x18140d0_0 .alias "sum", 0 0, v0x1815090_0;
v0x18141b0_0 .net "xor_ab", 0 0, L_0x1e13140; 1 drivers
S_0x18135f0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1812f60;
 .timescale -9 -12;
L_0x1e12db0/d .functor NAND 1, L_0x1d9dd00, L_0x1e12c80, C4<1>, C4<1>;
L_0x1e12db0 .delay (20000,20000,20000) L_0x1e12db0/d;
L_0x1e12e50/d .functor NOR 1, L_0x1d9dd00, L_0x1e12c80, C4<0>, C4<0>;
L_0x1e12e50 .delay (20000,20000,20000) L_0x1e12e50/d;
L_0x1e12ef0/d .functor NOT 1, L_0x1e12e50, C4<0>, C4<0>, C4<0>;
L_0x1e12ef0 .delay (10000,10000,10000) L_0x1e12ef0/d;
L_0x1e12fe0/d .functor NAND 1, L_0x1e12ef0, L_0x1e12db0, C4<1>, C4<1>;
L_0x1e12fe0 .delay (20000,20000,20000) L_0x1e12fe0/d;
L_0x1e13140/d .functor NOT 1, L_0x1e12fe0, C4<0>, C4<0>, C4<0>;
L_0x1e13140 .delay (10000,10000,10000) L_0x1e13140/d;
v0x18136e0_0 .alias "a", 0 0, v0x1814cd0_0;
v0x1813780_0 .alias "b", 0 0, v0x1814fb0_0;
v0x1813820_0 .net "nand_ab", 0 0, L_0x1e12db0; 1 drivers
v0x18138c0_0 .net "nor_ab", 0 0, L_0x1e12e50; 1 drivers
v0x1813940_0 .net "nxor_ab", 0 0, L_0x1e12fe0; 1 drivers
v0x18139e0_0 .net "or_ab", 0 0, L_0x1e12ef0; 1 drivers
v0x1813ac0_0 .alias "result", 0 0, v0x18141b0_0;
S_0x1813050 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1812f60;
 .timescale -9 -12;
L_0x1e13270/d .functor NAND 1, L_0x1e13140, L_0x1e0c780, C4<1>, C4<1>;
L_0x1e13270 .delay (20000,20000,20000) L_0x1e13270/d;
L_0x1e133e0/d .functor NOR 1, L_0x1e13140, L_0x1e0c780, C4<0>, C4<0>;
L_0x1e133e0 .delay (20000,20000,20000) L_0x1e133e0/d;
L_0x1e13530/d .functor NOT 1, L_0x1e133e0, C4<0>, C4<0>, C4<0>;
L_0x1e13530 .delay (10000,10000,10000) L_0x1e13530/d;
L_0x1e135f0/d .functor NAND 1, L_0x1e13530, L_0x1e13270, C4<1>, C4<1>;
L_0x1e135f0 .delay (20000,20000,20000) L_0x1e135f0/d;
L_0x1e13700/d .functor NOT 1, L_0x1e135f0, C4<0>, C4<0>, C4<0>;
L_0x1e13700 .delay (10000,10000,10000) L_0x1e13700/d;
v0x1813140_0 .alias "a", 0 0, v0x18141b0_0;
v0x18131e0_0 .alias "b", 0 0, v0x18149e0_0;
v0x1813280_0 .net "nand_ab", 0 0, L_0x1e13270; 1 drivers
v0x1813320_0 .net "nor_ab", 0 0, L_0x1e133e0; 1 drivers
v0x18133a0_0 .net "nxor_ab", 0 0, L_0x1e135f0; 1 drivers
v0x1813440_0 .net "or_ab", 0 0, L_0x1e13530; 1 drivers
v0x1813520_0 .alias "result", 0 0, v0x1815090_0;
S_0x1812a10 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x180eb50;
 .timescale -9 -12;
L_0x1e13f40/d .functor NAND 1, L_0x1d9dd00, L_0x1e0c6e0, C4<1>, C4<1>;
L_0x1e13f40 .delay (20000,20000,20000) L_0x1e13f40/d;
L_0x1e14020/d .functor NOR 1, L_0x1d9dd00, L_0x1e0c6e0, C4<0>, C4<0>;
L_0x1e14020 .delay (20000,20000,20000) L_0x1e14020/d;
L_0x1e141b0/d .functor NOT 1, L_0x1e14020, C4<0>, C4<0>, C4<0>;
L_0x1e141b0 .delay (10000,10000,10000) L_0x1e141b0/d;
L_0x1e142a0/d .functor NAND 1, L_0x1e141b0, L_0x1e13f40, C4<1>, C4<1>;
L_0x1e142a0 .delay (20000,20000,20000) L_0x1e142a0/d;
L_0x1e143e0/d .functor NOT 1, L_0x1e142a0, C4<0>, C4<0>, C4<0>;
L_0x1e143e0 .delay (10000,10000,10000) L_0x1e143e0/d;
v0x1812b00_0 .alias "a", 0 0, v0x1814cd0_0;
v0x1812b80_0 .alias "b", 0 0, v0x1814d50_0;
v0x1812c50_0 .net "nand_ab", 0 0, L_0x1e13f40; 1 drivers
v0x1812cd0_0 .net "nor_ab", 0 0, L_0x1e14020; 1 drivers
v0x1812d50_0 .net "nxor_ab", 0 0, L_0x1e142a0; 1 drivers
v0x1812dd0_0 .net "or_ab", 0 0, L_0x1e141b0; 1 drivers
v0x1812e90_0 .alias "result", 0 0, v0x1815430_0;
S_0x1811e20 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x180eb50;
 .timescale -9 -12;
L_0x1e14530/d .functor NAND 1, L_0x1d9dd00, L_0x1e0c6e0, C4<1>, C4<1>;
L_0x1e14530 .delay (20000,20000,20000) L_0x1e14530/d;
L_0x1e14680/d .functor NOT 1, L_0x1e14530, C4<0>, C4<0>, C4<0>;
L_0x1e14680 .delay (10000,10000,10000) L_0x1e14680/d;
v0x1812690_0 .alias "a", 0 0, v0x1814cd0_0;
v0x1812730_0 .net "and_ab", 0 0, L_0x1e14680; 1 drivers
v0x18127b0_0 .alias "b", 0 0, v0x1814d50_0;
v0x1812830_0 .net "nand_ab", 0 0, L_0x1e14530; 1 drivers
v0x1812910_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1812990_0 .alias "result", 0 0, v0x18151a0_0;
S_0x1811f10 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1811e20;
 .timescale -9 -12;
L_0x1e147b0/d .functor NAND 1, L_0x1e14680, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1e147b0 .delay (20000,20000,20000) L_0x1e147b0/d;
L_0x1e14890/d .functor NOT 1, L_0x1e147b0, C4<0>, C4<0>, C4<0>;
L_0x1e14890 .delay (10000,10000,10000) L_0x1e14890/d;
L_0x1e149a0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1e149a0 .delay (10000,10000,10000) L_0x1e149a0/d;
L_0x1e14a60/d .functor NAND 1, L_0x1e14530, L_0x1e149a0, C4<1>, C4<1>;
L_0x1e14a60 .delay (20000,20000,20000) L_0x1e14a60/d;
L_0x1e14bb0/d .functor NOT 1, L_0x1e14a60, C4<0>, C4<0>, C4<0>;
L_0x1e14bb0 .delay (10000,10000,10000) L_0x1e14bb0/d;
L_0x1e14ca0/d .functor NOR 1, L_0x1e14bb0, L_0x1e14890, C4<0>, C4<0>;
L_0x1e14ca0 .delay (20000,20000,20000) L_0x1e14ca0/d;
L_0x1e14e40/d .functor NOT 1, L_0x1e14ca0, C4<0>, C4<0>, C4<0>;
L_0x1e14e40 .delay (10000,10000,10000) L_0x1e14e40/d;
v0x1812000_0 .net "and_in0ncom", 0 0, L_0x1e14bb0; 1 drivers
v0x1812080_0 .net "and_in1com", 0 0, L_0x1e14890; 1 drivers
v0x1812100_0 .alias "in0", 0 0, v0x1812830_0;
v0x18121a0_0 .alias "in1", 0 0, v0x1812730_0;
v0x1812220_0 .net "nand_in0ncom", 0 0, L_0x1e14a60; 1 drivers
v0x18122c0_0 .net "nand_in1com", 0 0, L_0x1e147b0; 1 drivers
v0x18123a0_0 .net "ncom", 0 0, L_0x1e149a0; 1 drivers
v0x1812440_0 .net "nor_wire", 0 0, L_0x1e14ca0; 1 drivers
v0x18124e0_0 .alias "result", 0 0, v0x18151a0_0;
v0x18125b0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x1811380 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x180eb50;
 .timescale -9 -12;
L_0x1e14f70/d .functor NOR 1, L_0x1d9dd00, L_0x1e0c6e0, C4<0>, C4<0>;
L_0x1e14f70 .delay (20000,20000,20000) L_0x1e14f70/d;
L_0x1e150c0/d .functor NOT 1, L_0x1e14f70, C4<0>, C4<0>, C4<0>;
L_0x1e150c0 .delay (10000,10000,10000) L_0x1e150c0/d;
v0x1811b00_0 .alias "a", 0 0, v0x1814cd0_0;
v0x1811b80_0 .alias "b", 0 0, v0x1814d50_0;
v0x1811c20_0 .net "nor_ab", 0 0, L_0x1e14f70; 1 drivers
v0x1811ca0_0 .net "or_ab", 0 0, L_0x1e150c0; 1 drivers
v0x1811d20_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1811da0_0 .alias "result", 0 0, v0x1815320_0;
S_0x1811470 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1811380;
 .timescale -9 -12;
L_0x1e151f0/d .functor NAND 1, L_0x1e150c0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1e151f0 .delay (20000,20000,20000) L_0x1e151f0/d;
L_0x1e152d0/d .functor NOT 1, L_0x1e151f0, C4<0>, C4<0>, C4<0>;
L_0x1e152d0 .delay (10000,10000,10000) L_0x1e152d0/d;
L_0x1e153e0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1e153e0 .delay (10000,10000,10000) L_0x1e153e0/d;
L_0x1e154a0/d .functor NAND 1, L_0x1e14f70, L_0x1e153e0, C4<1>, C4<1>;
L_0x1e154a0 .delay (20000,20000,20000) L_0x1e154a0/d;
L_0x1e155f0/d .functor NOT 1, L_0x1e154a0, C4<0>, C4<0>, C4<0>;
L_0x1e155f0 .delay (10000,10000,10000) L_0x1e155f0/d;
L_0x1e156e0/d .functor NOR 1, L_0x1e155f0, L_0x1e152d0, C4<0>, C4<0>;
L_0x1e156e0 .delay (20000,20000,20000) L_0x1e156e0/d;
L_0x1e15880/d .functor NOT 1, L_0x1e156e0, C4<0>, C4<0>, C4<0>;
L_0x1e15880 .delay (10000,10000,10000) L_0x1e15880/d;
v0x1811560_0 .net "and_in0ncom", 0 0, L_0x1e155f0; 1 drivers
v0x18115e0_0 .net "and_in1com", 0 0, L_0x1e152d0; 1 drivers
v0x1811660_0 .alias "in0", 0 0, v0x1811c20_0;
v0x18116e0_0 .alias "in1", 0 0, v0x1811ca0_0;
v0x1811760_0 .net "nand_in0ncom", 0 0, L_0x1e154a0; 1 drivers
v0x18117e0_0 .net "nand_in1com", 0 0, L_0x1e151f0; 1 drivers
v0x1811860_0 .net "ncom", 0 0, L_0x1e153e0; 1 drivers
v0x18118e0_0 .net "nor_wire", 0 0, L_0x1e156e0; 1 drivers
v0x18119b0_0 .alias "result", 0 0, v0x1815320_0;
v0x1811a80_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x180ec40 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x180eb50;
 .timescale -9 -12;
v0x1810b30_0 .alias "in0", 0 0, v0x1815090_0;
v0x1810be0_0 .alias "in1", 0 0, v0x1815430_0;
v0x1810c90_0 .alias "in2", 0 0, v0x18151a0_0;
v0x1810d40_0 .alias "in3", 0 0, v0x1815320_0;
v0x1810e20_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1810ed0_0 .alias "result", 0 0, v0x1814ee0_0;
v0x1810f50_0 .net "sel0", 0 0, L_0x1e179a0; 1 drivers
v0x1810fd0_0 .net "sel1", 0 0, L_0x1e17a60; 1 drivers
v0x1811050_0 .net "sel2", 0 0, L_0x1d9d590; 1 drivers
v0x1811100_0 .net "w0", 0 0, L_0x1e16040; 1 drivers
v0x18111e0_0 .net "w1", 0 0, L_0x1e167c0; 1 drivers
v0x18112b0_0 .net "w2", 0 0, L_0x1e17010; 1 drivers
S_0x1810380 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x180ec40;
 .timescale -9 -12;
L_0x1e159b0/d .functor NAND 1, L_0x1e143e0, L_0x1e179a0, C4<1>, C4<1>;
L_0x1e159b0 .delay (20000,20000,20000) L_0x1e159b0/d;
L_0x1e15a90/d .functor NOT 1, L_0x1e159b0, C4<0>, C4<0>, C4<0>;
L_0x1e15a90 .delay (10000,10000,10000) L_0x1e15a90/d;
L_0x1e15ba0/d .functor NOT 1, L_0x1e179a0, C4<0>, C4<0>, C4<0>;
L_0x1e15ba0 .delay (10000,10000,10000) L_0x1e15ba0/d;
L_0x1e15cf0/d .functor NAND 1, L_0x1e13700, L_0x1e15ba0, C4<1>, C4<1>;
L_0x1e15cf0 .delay (20000,20000,20000) L_0x1e15cf0/d;
L_0x1e15db0/d .functor NOT 1, L_0x1e15cf0, C4<0>, C4<0>, C4<0>;
L_0x1e15db0 .delay (10000,10000,10000) L_0x1e15db0/d;
L_0x1e15ea0/d .functor NOR 1, L_0x1e15db0, L_0x1e15a90, C4<0>, C4<0>;
L_0x1e15ea0 .delay (20000,20000,20000) L_0x1e15ea0/d;
L_0x1e16040/d .functor NOT 1, L_0x1e15ea0, C4<0>, C4<0>, C4<0>;
L_0x1e16040 .delay (10000,10000,10000) L_0x1e16040/d;
v0x1810470_0 .net "and_in0ncom", 0 0, L_0x1e15db0; 1 drivers
v0x1810530_0 .net "and_in1com", 0 0, L_0x1e15a90; 1 drivers
v0x18105d0_0 .alias "in0", 0 0, v0x1815090_0;
v0x1810670_0 .alias "in1", 0 0, v0x1815430_0;
v0x1810720_0 .net "nand_in0ncom", 0 0, L_0x1e15cf0; 1 drivers
v0x18107c0_0 .net "nand_in1com", 0 0, L_0x1e159b0; 1 drivers
v0x1810860_0 .net "ncom", 0 0, L_0x1e15ba0; 1 drivers
v0x1810900_0 .net "nor_wire", 0 0, L_0x1e15ea0; 1 drivers
v0x18109a0_0 .alias "result", 0 0, v0x1811100_0;
v0x1810a20_0 .alias "sel0", 0 0, v0x1810f50_0;
S_0x180fc30 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x180ec40;
 .timescale -9 -12;
L_0x1e16170/d .functor NAND 1, L_0x1e15880, L_0x1e179a0, C4<1>, C4<1>;
L_0x1e16170 .delay (20000,20000,20000) L_0x1e16170/d;
L_0x1e16250/d .functor NOT 1, L_0x1e16170, C4<0>, C4<0>, C4<0>;
L_0x1e16250 .delay (10000,10000,10000) L_0x1e16250/d;
L_0x1e16360/d .functor NOT 1, L_0x1e179a0, C4<0>, C4<0>, C4<0>;
L_0x1e16360 .delay (10000,10000,10000) L_0x1e16360/d;
L_0x1e16420/d .functor NAND 1, L_0x1e14e40, L_0x1e16360, C4<1>, C4<1>;
L_0x1e16420 .delay (20000,20000,20000) L_0x1e16420/d;
L_0x1e16530/d .functor NOT 1, L_0x1e16420, C4<0>, C4<0>, C4<0>;
L_0x1e16530 .delay (10000,10000,10000) L_0x1e16530/d;
L_0x1e16620/d .functor NOR 1, L_0x1e16530, L_0x1e16250, C4<0>, C4<0>;
L_0x1e16620 .delay (20000,20000,20000) L_0x1e16620/d;
L_0x1e167c0/d .functor NOT 1, L_0x1e16620, C4<0>, C4<0>, C4<0>;
L_0x1e167c0 .delay (10000,10000,10000) L_0x1e167c0/d;
v0x180fd20_0 .net "and_in0ncom", 0 0, L_0x1e16530; 1 drivers
v0x180fde0_0 .net "and_in1com", 0 0, L_0x1e16250; 1 drivers
v0x180fe80_0 .alias "in0", 0 0, v0x18151a0_0;
v0x180ff20_0 .alias "in1", 0 0, v0x1815320_0;
v0x180ffa0_0 .net "nand_in0ncom", 0 0, L_0x1e16420; 1 drivers
v0x1810040_0 .net "nand_in1com", 0 0, L_0x1e16170; 1 drivers
v0x18100e0_0 .net "ncom", 0 0, L_0x1e16360; 1 drivers
v0x1810180_0 .net "nor_wire", 0 0, L_0x1e16620; 1 drivers
v0x1810220_0 .alias "result", 0 0, v0x18111e0_0;
v0x18102a0_0 .alias "sel0", 0 0, v0x1810f50_0;
S_0x180f4e0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x180ec40;
 .timescale -9 -12;
L_0x1e168f0/d .functor NAND 1, L_0x1e167c0, L_0x1e17a60, C4<1>, C4<1>;
L_0x1e168f0 .delay (20000,20000,20000) L_0x1e168f0/d;
L_0x1e16a60/d .functor NOT 1, L_0x1e168f0, C4<0>, C4<0>, C4<0>;
L_0x1e16a60 .delay (10000,10000,10000) L_0x1e16a60/d;
L_0x1e16b70/d .functor NOT 1, L_0x1e17a60, C4<0>, C4<0>, C4<0>;
L_0x1e16b70 .delay (10000,10000,10000) L_0x1e16b70/d;
L_0x1e16c30/d .functor NAND 1, L_0x1e16040, L_0x1e16b70, C4<1>, C4<1>;
L_0x1e16c30 .delay (20000,20000,20000) L_0x1e16c30/d;
L_0x1e16d80/d .functor NOT 1, L_0x1e16c30, C4<0>, C4<0>, C4<0>;
L_0x1e16d80 .delay (10000,10000,10000) L_0x1e16d80/d;
L_0x1e16e70/d .functor NOR 1, L_0x1e16d80, L_0x1e16a60, C4<0>, C4<0>;
L_0x1e16e70 .delay (20000,20000,20000) L_0x1e16e70/d;
L_0x1e17010/d .functor NOT 1, L_0x1e16e70, C4<0>, C4<0>, C4<0>;
L_0x1e17010 .delay (10000,10000,10000) L_0x1e17010/d;
v0x180f5d0_0 .net "and_in0ncom", 0 0, L_0x1e16d80; 1 drivers
v0x180f690_0 .net "and_in1com", 0 0, L_0x1e16a60; 1 drivers
v0x180f730_0 .alias "in0", 0 0, v0x1811100_0;
v0x180f7d0_0 .alias "in1", 0 0, v0x18111e0_0;
v0x180f850_0 .net "nand_in0ncom", 0 0, L_0x1e16c30; 1 drivers
v0x180f8f0_0 .net "nand_in1com", 0 0, L_0x1e168f0; 1 drivers
v0x180f990_0 .net "ncom", 0 0, L_0x1e16b70; 1 drivers
v0x180fa30_0 .net "nor_wire", 0 0, L_0x1e16e70; 1 drivers
v0x180fad0_0 .alias "result", 0 0, v0x18112b0_0;
v0x180fb50_0 .alias "sel0", 0 0, v0x1810fd0_0;
S_0x180ed30 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x180ec40;
 .timescale -9 -12;
L_0x1e17140/d .functor NAND 1, C4<0>, L_0x1d9d590, C4<1>, C4<1>;
L_0x1e17140 .delay (20000,20000,20000) L_0x1e17140/d;
L_0x1e172c0/d .functor NOT 1, L_0x1e17140, C4<0>, C4<0>, C4<0>;
L_0x1e172c0 .delay (10000,10000,10000) L_0x1e172c0/d;
L_0x1e173d0/d .functor NOT 1, L_0x1d9d590, C4<0>, C4<0>, C4<0>;
L_0x1e173d0 .delay (10000,10000,10000) L_0x1e173d0/d;
L_0x1e17490/d .functor NAND 1, L_0x1e17010, L_0x1e173d0, C4<1>, C4<1>;
L_0x1e17490 .delay (20000,20000,20000) L_0x1e17490/d;
L_0x1e175e0/d .functor NOT 1, L_0x1e17490, C4<0>, C4<0>, C4<0>;
L_0x1e175e0 .delay (10000,10000,10000) L_0x1e175e0/d;
L_0x1e176d0/d .functor NOR 1, L_0x1e175e0, L_0x1e172c0, C4<0>, C4<0>;
L_0x1e176d0 .delay (20000,20000,20000) L_0x1e176d0/d;
L_0x1e17870/d .functor NOT 1, L_0x1e176d0, C4<0>, C4<0>, C4<0>;
L_0x1e17870 .delay (10000,10000,10000) L_0x1e17870/d;
v0x180ee20_0 .net "and_in0ncom", 0 0, L_0x1e175e0; 1 drivers
v0x180eec0_0 .net "and_in1com", 0 0, L_0x1e172c0; 1 drivers
v0x180ef60_0 .alias "in0", 0 0, v0x18112b0_0;
v0x180f000_0 .alias "in1", 0 0, v0x1810e20_0;
v0x180f080_0 .net "nand_in0ncom", 0 0, L_0x1e17490; 1 drivers
v0x180f120_0 .net "nand_in1com", 0 0, L_0x1e17140; 1 drivers
v0x180f200_0 .net "ncom", 0 0, L_0x1e173d0; 1 drivers
v0x180f2a0_0 .net "nor_wire", 0 0, L_0x1e176d0; 1 drivers
v0x180f340_0 .alias "result", 0 0, v0x1814ee0_0;
v0x180f3e0_0 .alias "sel0", 0 0, v0x1811050_0;
S_0x180e620 .scope module, "xor_overflow" "xor_1bit" 2 115, 2 224, S_0x1468250;
 .timescale -9 -12;
L_0x1810dc0/d .functor NAND 1, L_0x1e12810, L_0x1e13dd0, C4<1>, C4<1>;
L_0x1810dc0 .delay (20000,20000,20000) L_0x1810dc0/d;
L_0x1e0c880/d .functor NOR 1, L_0x1e12810, L_0x1e13dd0, C4<0>, C4<0>;
L_0x1e0c880 .delay (20000,20000,20000) L_0x1e0c880/d;
L_0x1e0c940/d .functor NOT 1, L_0x1e0c880, C4<0>, C4<0>, C4<0>;
L_0x1e0c940 .delay (10000,10000,10000) L_0x1e0c940/d;
L_0x1e0ca00/d .functor NAND 1, L_0x1e0c940, L_0x1810dc0, C4<1>, C4<1>;
L_0x1e0ca00 .delay (20000,20000,20000) L_0x1e0ca00/d;
L_0x1e0cb10/d .functor NOT 1, L_0x1e0ca00, C4<0>, C4<0>, C4<0>;
L_0x1e0cb10 .delay (10000,10000,10000) L_0x1e0cb10/d;
v0x180e710_0 .net "a", 0 0, L_0x1e12810; 1 drivers
v0x180e7d0_0 .alias "b", 0 0, v0x1afd9d0_0;
v0x180e870_0 .net "nand_ab", 0 0, L_0x1810dc0; 1 drivers
v0x180e910_0 .net "nor_ab", 0 0, L_0x1e0c880; 1 drivers
v0x180e990_0 .net "nxor_ab", 0 0, L_0x1e0ca00; 1 drivers
v0x180ea30_0 .net "or_ab", 0 0, L_0x1e0c940; 1 drivers
v0x180ead0_0 .alias "result", 0 0, v0x1afdb80_0;
S_0x180d3a0 .scope module, "aluSub" "adder_1bit" 2 120, 2 167, S_0x1468250;
 .timescale -9 -12;
L_0x1e199d0/d .functor NAND 1, L_0x1e1a140, L_0x1e128b0, C4<1>, C4<1>;
L_0x1e199d0 .delay (20000,20000,20000) L_0x1e199d0/d;
L_0x1e19b40/d .functor NOT 1, L_0x1e199d0, C4<0>, C4<0>, C4<0>;
L_0x1e19b40 .delay (10000,10000,10000) L_0x1e19b40/d;
L_0x1e19c00/d .functor NAND 1, L_0x1e18ba0, L_0x1e19310, C4<1>, C4<1>;
L_0x1e19c00 .delay (20000,20000,20000) L_0x1e19c00/d;
L_0x1e19d50/d .functor NOT 1, L_0x1e19c00, C4<0>, C4<0>, C4<0>;
L_0x1e19d50 .delay (10000,10000,10000) L_0x1e19d50/d;
L_0x1e19e10/d .functor NOR 1, L_0x1e19d50, L_0x1e19b40, C4<0>, C4<0>;
L_0x1e19e10 .delay (20000,20000,20000) L_0x1e19e10/d;
L_0x1e19f80/d .functor NOT 1, L_0x1e19e10, C4<0>, C4<0>, C4<0>;
L_0x1e19f80 .delay (10000,10000,10000) L_0x1e19f80/d;
v0x180df30_0 .net "a", 0 0, L_0x1e1a140; 1 drivers
v0x180dfb0_0 .net "and_ab", 0 0, L_0x1e19b40; 1 drivers
v0x180e030_0 .net "and_xor_ab_c", 0 0, L_0x1e19d50; 1 drivers
v0x180e0d0_0 .alias "b", 0 0, v0x181e1f0_0;
v0x180e1b0_0 .net "carryin", 0 0, L_0x1e18ba0; 1 drivers
v0x180e260_0 .alias "carryout", 0 0, v0x181df70_0;
v0x180e320_0 .net "nand_ab", 0 0, L_0x1e199d0; 1 drivers
v0x180e3a0_0 .net "nand_xor_ab_c", 0 0, L_0x1e19c00; 1 drivers
v0x180e420_0 .net "nco", 0 0, L_0x1e19e10; 1 drivers
v0x180e4c0_0 .alias "sum", 0 0, v0x181dff0_0;
v0x180e5a0_0 .net "xor_ab", 0 0, L_0x1e19310; 1 drivers
S_0x180d9e0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x180d3a0;
 .timescale -9 -12;
L_0x1e129d0/d .functor NAND 1, L_0x1e1a140, L_0x1e128b0, C4<1>, C4<1>;
L_0x1e129d0 .delay (20000,20000,20000) L_0x1e129d0/d;
L_0x1e12b90/d .functor NOR 1, L_0x1e1a140, L_0x1e128b0, C4<0>, C4<0>;
L_0x1e12b90 .delay (20000,20000,20000) L_0x1e12b90/d;
L_0x1e190e0/d .functor NOT 1, L_0x1e12b90, C4<0>, C4<0>, C4<0>;
L_0x1e190e0 .delay (10000,10000,10000) L_0x1e190e0/d;
L_0x1e191d0/d .functor NAND 1, L_0x1e190e0, L_0x1e129d0, C4<1>, C4<1>;
L_0x1e191d0 .delay (20000,20000,20000) L_0x1e191d0/d;
L_0x1e19310/d .functor NOT 1, L_0x1e191d0, C4<0>, C4<0>, C4<0>;
L_0x1e19310 .delay (10000,10000,10000) L_0x1e19310/d;
v0x180dad0_0 .alias "a", 0 0, v0x180df30_0;
v0x180db70_0 .alias "b", 0 0, v0x181e1f0_0;
v0x180dc10_0 .net "nand_ab", 0 0, L_0x1e129d0; 1 drivers
v0x180dcb0_0 .net "nor_ab", 0 0, L_0x1e12b90; 1 drivers
v0x180dd30_0 .net "nxor_ab", 0 0, L_0x1e191d0; 1 drivers
v0x180ddd0_0 .net "or_ab", 0 0, L_0x1e190e0; 1 drivers
v0x180deb0_0 .alias "result", 0 0, v0x180e5a0_0;
S_0x180d490 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x180d3a0;
 .timescale -9 -12;
L_0x1e19400/d .functor NAND 1, L_0x1e19310, L_0x1e18ba0, C4<1>, C4<1>;
L_0x1e19400 .delay (20000,20000,20000) L_0x1e19400/d;
L_0x1e19530/d .functor NOR 1, L_0x1e19310, L_0x1e18ba0, C4<0>, C4<0>;
L_0x1e19530 .delay (20000,20000,20000) L_0x1e19530/d;
L_0x1e195f0/d .functor NOT 1, L_0x1e19530, C4<0>, C4<0>, C4<0>;
L_0x1e195f0 .delay (10000,10000,10000) L_0x1e195f0/d;
L_0x1e19700/d .functor NAND 1, L_0x1e195f0, L_0x1e19400, C4<1>, C4<1>;
L_0x1e19700 .delay (20000,20000,20000) L_0x1e19700/d;
L_0x1e19860/d .functor NOT 1, L_0x1e19700, C4<0>, C4<0>, C4<0>;
L_0x1e19860 .delay (10000,10000,10000) L_0x1e19860/d;
v0x180d580_0 .alias "a", 0 0, v0x180e5a0_0;
v0x180d620_0 .alias "b", 0 0, v0x180e1b0_0;
v0x180d6c0_0 .net "nand_ab", 0 0, L_0x1e19400; 1 drivers
v0x180d760_0 .net "nor_ab", 0 0, L_0x1e19530; 1 drivers
v0x180d7e0_0 .net "nxor_ab", 0 0, L_0x1e19700; 1 drivers
v0x180d880_0 .net "or_ab", 0 0, L_0x1e195f0; 1 drivers
v0x180d960_0 .alias "result", 0 0, v0x181dff0_0;
S_0x180ce70 .scope module, "xor_slt" "xor_1bit" 2 124, 2 224, S_0x1468250;
 .timescale -9 -12;
L_0x1dbada0/d .functor NAND 1, L_0x1e19860, L_0x1e0cb10, C4<1>, C4<1>;
L_0x1dbada0 .delay (20000,20000,20000) L_0x1dbada0/d;
L_0x1dbae80/d .functor NOR 1, L_0x1e19860, L_0x1e0cb10, C4<0>, C4<0>;
L_0x1dbae80 .delay (20000,20000,20000) L_0x1dbae80/d;
L_0x1dbaf40/d .functor NOT 1, L_0x1dbae80, C4<0>, C4<0>, C4<0>;
L_0x1dbaf40 .delay (10000,10000,10000) L_0x1dbaf40/d;
L_0x1dbb050/d .functor NAND 1, L_0x1dbaf40, L_0x1dbada0, C4<1>, C4<1>;
L_0x1dbb050 .delay (20000,20000,20000) L_0x1dbb050/d;
L_0x1e18c40/d .functor NOT 1, L_0x1dbb050, C4<0>, C4<0>, C4<0>;
L_0x1e18c40 .delay (10000,10000,10000) L_0x1e18c40/d;
v0x180cf60_0 .alias "a", 0 0, v0x181dff0_0;
v0x180d020_0 .alias "b", 0 0, v0x1afdb80_0;
v0x180d0c0_0 .net "nand_ab", 0 0, L_0x1dbada0; 1 drivers
v0x180d160_0 .net "nor_ab", 0 0, L_0x1dbae80; 1 drivers
v0x180d1e0_0 .net "nxor_ab", 0 0, L_0x1dbb050; 1 drivers
v0x180d280_0 .net "or_ab", 0 0, L_0x1dbaf40; 1 drivers
v0x180d320_0 .alias "result", 0 0, v0x181e170_0;
S_0x180c7a0 .scope module, "sltOut" "mux_1bit" 2 125, 3 2, S_0x1468250;
 .timescale -9 -12;
L_0x1e18d50/d .functor NAND 1, L_0x1e18c40, L_0x1e1a1e0, C4<1>, C4<1>;
L_0x1e18d50 .delay (20000,20000,20000) L_0x1e18d50/d;
L_0x1e18ea0/d .functor NOT 1, L_0x1e18d50, C4<0>, C4<0>, C4<0>;
L_0x1e18ea0 .delay (10000,10000,10000) L_0x1e18ea0/d;
L_0x1e18f60/d .functor NOT 1, L_0x1e1a1e0, C4<0>, C4<0>, C4<0>;
L_0x1e18f60 .delay (10000,10000,10000) L_0x1e18f60/d;
L_0x1e1af00/d .functor NAND 1, L_0x1e11d40, L_0x1e18f60, C4<1>, C4<1>;
L_0x1e1af00 .delay (20000,20000,20000) L_0x1e1af00/d;
L_0x1e1aff0/d .functor NOT 1, L_0x1e1af00, C4<0>, C4<0>, C4<0>;
L_0x1e1aff0 .delay (10000,10000,10000) L_0x1e1aff0/d;
L_0x1e1b0e0/d .functor NOR 1, L_0x1e1aff0, L_0x1e18ea0, C4<0>, C4<0>;
L_0x1e1b0e0 .delay (20000,20000,20000) L_0x1e1b0e0/d;
L_0x1e1b280/d .functor NOT 1, L_0x1e1b0e0, C4<0>, C4<0>, C4<0>;
L_0x1e1b280 .delay (10000,10000,10000) L_0x1e1b280/d;
v0x180c890_0 .net "and_in0ncom", 0 0, L_0x1e1aff0; 1 drivers
v0x180c910_0 .net "and_in1com", 0 0, L_0x1e18ea0; 1 drivers
v0x180c990_0 .alias "in0", 0 0, v0x181dda0_0;
v0x180ca30_0 .alias "in1", 0 0, v0x181e170_0;
v0x180cab0_0 .net "nand_in0ncom", 0 0, L_0x1e1af00; 1 drivers
v0x180cb50_0 .net "nand_in1com", 0 0, L_0x1e18d50; 1 drivers
v0x180cbf0_0 .net "ncom", 0 0, L_0x1e18f60; 1 drivers
v0x180cc90_0 .net "nor_wire", 0 0, L_0x1e1b0e0; 1 drivers
v0x180cd30_0 .net "result", 0 0, L_0x1e1b280; 1 drivers
v0x180cdd0_0 .net "sel0", 0 0, L_0x1e1a1e0; 1 drivers
S_0x1805e20 .scope generate, "ALU32[1]" "ALU32[1]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x1804818 .param/l "i" 2 105, +C4<01>;
S_0x1805f50 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1805e20;
 .timescale -9 -12;
L_0x1d5edb0/d .functor NOT 1, L_0x1d64850, C4<0>, C4<0>, C4<0>;
L_0x1d5edb0 .delay (10000,10000,10000) L_0x1d5edb0/d;
v0x180bca0_0 .net "carryin", 0 0, L_0x1d648f0; 1 drivers
v0x180bd40_0 .net "carryout", 0 0, L_0x1d606a0; 1 drivers
v0x180bdc0_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x180be40_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x180bec0_0 .net "notB", 0 0, L_0x1d5edb0; 1 drivers
v0x180bf40_0 .net "operandA", 0 0, L_0x1d647b0; 1 drivers
v0x180bfc0_0 .net "operandB", 0 0, L_0x1d64850; 1 drivers
v0x180c0d0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x180c150_0 .net "result", 0 0, L_0x1d640a0; 1 drivers
v0x180c220_0 .net "trueB", 0 0, L_0x1d5f4e0; 1 drivers
v0x180c300_0 .net "wAddSub", 0 0, L_0x1d60000; 1 drivers
v0x180c410_0 .net "wNandAnd", 0 0, L_0x1d61670; 1 drivers
v0x180c590_0 .net "wNorOr", 0 0, L_0x1d620b0; 1 drivers
v0x180c6a0_0 .net "wXor", 0 0, L_0x1d60d00; 1 drivers
L_0x1d641d0 .part v0x181c250_0, 0, 1;
L_0x1d64290 .part v0x181c250_0, 1, 1;
L_0x1d643c0 .part v0x181c250_0, 2, 1;
S_0x180b4d0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1805f50;
 .timescale -9 -12;
L_0x1d5eeb0/d .functor NAND 1, L_0x1d5edb0, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1d5eeb0 .delay (20000,20000,20000) L_0x1d5eeb0/d;
L_0x1d5ef50/d .functor NOT 1, L_0x1d5eeb0, C4<0>, C4<0>, C4<0>;
L_0x1d5ef50 .delay (10000,10000,10000) L_0x1d5ef50/d;
L_0x1d5f060/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d5f060 .delay (10000,10000,10000) L_0x1d5f060/d;
L_0x1d5f120/d .functor NAND 1, L_0x1d64850, L_0x1d5f060, C4<1>, C4<1>;
L_0x1d5f120 .delay (20000,20000,20000) L_0x1d5f120/d;
L_0x1d5f230/d .functor NOT 1, L_0x1d5f120, C4<0>, C4<0>, C4<0>;
L_0x1d5f230 .delay (10000,10000,10000) L_0x1d5f230/d;
L_0x1d5f340/d .functor NOR 1, L_0x1d5f230, L_0x1d5ef50, C4<0>, C4<0>;
L_0x1d5f340 .delay (20000,20000,20000) L_0x1d5f340/d;
L_0x1d5f4e0/d .functor NOT 1, L_0x1d5f340, C4<0>, C4<0>, C4<0>;
L_0x1d5f4e0 .delay (10000,10000,10000) L_0x1d5f4e0/d;
v0x180b5c0_0 .net "and_in0ncom", 0 0, L_0x1d5f230; 1 drivers
v0x180b680_0 .net "and_in1com", 0 0, L_0x1d5ef50; 1 drivers
v0x180b720_0 .alias "in0", 0 0, v0x180bfc0_0;
v0x180b7a0_0 .alias "in1", 0 0, v0x180bec0_0;
v0x180b820_0 .net "nand_in0ncom", 0 0, L_0x1d5f120; 1 drivers
v0x180b8c0_0 .net "nand_in1com", 0 0, L_0x1d5eeb0; 1 drivers
v0x180b960_0 .net "ncom", 0 0, L_0x1d5f060; 1 drivers
v0x180ba00_0 .net "nor_wire", 0 0, L_0x1d5f340; 1 drivers
v0x180baf0_0 .alias "result", 0 0, v0x180c220_0;
v0x180bbc0_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x180a1e0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1805f50;
 .timescale -9 -12;
L_0x1d60110/d .functor NAND 1, L_0x1d647b0, L_0x1d5f4e0, C4<1>, C4<1>;
L_0x1d60110 .delay (20000,20000,20000) L_0x1d60110/d;
L_0x1d602a0/d .functor NOT 1, L_0x1d60110, C4<0>, C4<0>, C4<0>;
L_0x1d602a0 .delay (10000,10000,10000) L_0x1d602a0/d;
L_0x1d60390/d .functor NAND 1, L_0x1d648f0, L_0x1d5fa60, C4<1>, C4<1>;
L_0x1d60390 .delay (20000,20000,20000) L_0x1d60390/d;
L_0x1d60450/d .functor NOT 1, L_0x1d60390, C4<0>, C4<0>, C4<0>;
L_0x1d60450 .delay (10000,10000,10000) L_0x1d60450/d;
L_0x1d60560/d .functor NOR 1, L_0x1d60450, L_0x1d602a0, C4<0>, C4<0>;
L_0x1d60560 .delay (20000,20000,20000) L_0x1d60560/d;
L_0x1d606a0/d .functor NOT 1, L_0x1d60560, C4<0>, C4<0>, C4<0>;
L_0x1d606a0 .delay (10000,10000,10000) L_0x1d606a0/d;
v0x180adc0_0 .alias "a", 0 0, v0x180bf40_0;
v0x180aed0_0 .net "and_ab", 0 0, L_0x1d602a0; 1 drivers
v0x180af70_0 .net "and_xor_ab_c", 0 0, L_0x1d60450; 1 drivers
v0x180b010_0 .alias "b", 0 0, v0x180c220_0;
v0x180b090_0 .alias "carryin", 0 0, v0x180bca0_0;
v0x180b110_0 .alias "carryout", 0 0, v0x180bd40_0;
v0x180b1d0_0 .net "nand_ab", 0 0, L_0x1d60110; 1 drivers
v0x180b250_0 .net "nand_xor_ab_c", 0 0, L_0x1d60390; 1 drivers
v0x180b2d0_0 .net "nco", 0 0, L_0x1d60560; 1 drivers
v0x180b370_0 .alias "sum", 0 0, v0x180c300_0;
v0x180b450_0 .net "xor_ab", 0 0, L_0x1d5fa60; 1 drivers
S_0x180a870 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x180a1e0;
 .timescale -9 -12;
L_0x1d5f650/d .functor NAND 1, L_0x1d647b0, L_0x1d5f4e0, C4<1>, C4<1>;
L_0x1d5f650 .delay (20000,20000,20000) L_0x1d5f650/d;
L_0x1d5f730/d .functor NOR 1, L_0x1d647b0, L_0x1d5f4e0, C4<0>, C4<0>;
L_0x1d5f730 .delay (20000,20000,20000) L_0x1d5f730/d;
L_0x1d5f7f0/d .functor NOT 1, L_0x1d5f730, C4<0>, C4<0>, C4<0>;
L_0x1d5f7f0 .delay (10000,10000,10000) L_0x1d5f7f0/d;
L_0x1d5f900/d .functor NAND 1, L_0x1d5f7f0, L_0x1d5f650, C4<1>, C4<1>;
L_0x1d5f900 .delay (20000,20000,20000) L_0x1d5f900/d;
L_0x1d5fa60/d .functor NOT 1, L_0x1d5f900, C4<0>, C4<0>, C4<0>;
L_0x1d5fa60 .delay (10000,10000,10000) L_0x1d5fa60/d;
v0x180a960_0 .alias "a", 0 0, v0x180bf40_0;
v0x180aa00_0 .alias "b", 0 0, v0x180c220_0;
v0x180aaa0_0 .net "nand_ab", 0 0, L_0x1d5f650; 1 drivers
v0x180ab40_0 .net "nor_ab", 0 0, L_0x1d5f730; 1 drivers
v0x180abc0_0 .net "nxor_ab", 0 0, L_0x1d5f900; 1 drivers
v0x180ac60_0 .net "or_ab", 0 0, L_0x1d5f7f0; 1 drivers
v0x180ad40_0 .alias "result", 0 0, v0x180b450_0;
S_0x180a2d0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x180a1e0;
 .timescale -9 -12;
L_0x1d5fb70/d .functor NAND 1, L_0x1d5fa60, L_0x1d648f0, C4<1>, C4<1>;
L_0x1d5fb70 .delay (20000,20000,20000) L_0x1d5fb70/d;
L_0x1d5fce0/d .functor NOR 1, L_0x1d5fa60, L_0x1d648f0, C4<0>, C4<0>;
L_0x1d5fce0 .delay (20000,20000,20000) L_0x1d5fce0/d;
L_0x1d5fe30/d .functor NOT 1, L_0x1d5fce0, C4<0>, C4<0>, C4<0>;
L_0x1d5fe30 .delay (10000,10000,10000) L_0x1d5fe30/d;
L_0x1d5fef0/d .functor NAND 1, L_0x1d5fe30, L_0x1d5fb70, C4<1>, C4<1>;
L_0x1d5fef0 .delay (20000,20000,20000) L_0x1d5fef0/d;
L_0x1d60000/d .functor NOT 1, L_0x1d5fef0, C4<0>, C4<0>, C4<0>;
L_0x1d60000 .delay (10000,10000,10000) L_0x1d60000/d;
v0x180a3c0_0 .alias "a", 0 0, v0x180b450_0;
v0x180a460_0 .alias "b", 0 0, v0x180bca0_0;
v0x180a500_0 .net "nand_ab", 0 0, L_0x1d5fb70; 1 drivers
v0x180a5a0_0 .net "nor_ab", 0 0, L_0x1d5fce0; 1 drivers
v0x180a620_0 .net "nxor_ab", 0 0, L_0x1d5fef0; 1 drivers
v0x180a6c0_0 .net "or_ab", 0 0, L_0x1d5fe30; 1 drivers
v0x180a7a0_0 .alias "result", 0 0, v0x180c300_0;
S_0x1809c90 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1805f50;
 .timescale -9 -12;
L_0x1d60860/d .functor NAND 1, L_0x1d647b0, L_0x1d64850, C4<1>, C4<1>;
L_0x1d60860 .delay (20000,20000,20000) L_0x1d60860/d;
L_0x1d60940/d .functor NOR 1, L_0x1d647b0, L_0x1d64850, C4<0>, C4<0>;
L_0x1d60940 .delay (20000,20000,20000) L_0x1d60940/d;
L_0x1d60ad0/d .functor NOT 1, L_0x1d60940, C4<0>, C4<0>, C4<0>;
L_0x1d60ad0 .delay (10000,10000,10000) L_0x1d60ad0/d;
L_0x1d60bc0/d .functor NAND 1, L_0x1d60ad0, L_0x1d60860, C4<1>, C4<1>;
L_0x1d60bc0 .delay (20000,20000,20000) L_0x1d60bc0/d;
L_0x1d60d00/d .functor NOT 1, L_0x1d60bc0, C4<0>, C4<0>, C4<0>;
L_0x1d60d00 .delay (10000,10000,10000) L_0x1d60d00/d;
v0x1809d80_0 .alias "a", 0 0, v0x180bf40_0;
v0x1809e00_0 .alias "b", 0 0, v0x180bfc0_0;
v0x1809ed0_0 .net "nand_ab", 0 0, L_0x1d60860; 1 drivers
v0x1809f50_0 .net "nor_ab", 0 0, L_0x1d60940; 1 drivers
v0x1809fd0_0 .net "nxor_ab", 0 0, L_0x1d60bc0; 1 drivers
v0x180a050_0 .net "or_ab", 0 0, L_0x1d60ad0; 1 drivers
v0x180a110_0 .alias "result", 0 0, v0x180c6a0_0;
S_0x18090a0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1805f50;
 .timescale -9 -12;
L_0x1d60e50/d .functor NAND 1, L_0x1d647b0, L_0x1d64850, C4<1>, C4<1>;
L_0x1d60e50 .delay (20000,20000,20000) L_0x1d60e50/d;
L_0x1c8cd80/d .functor NOT 1, L_0x1d60e50, C4<0>, C4<0>, C4<0>;
L_0x1c8cd80 .delay (10000,10000,10000) L_0x1c8cd80/d;
v0x1809910_0 .alias "a", 0 0, v0x180bf40_0;
v0x18099b0_0 .net "and_ab", 0 0, L_0x1c8cd80; 1 drivers
v0x1809a30_0 .alias "b", 0 0, v0x180bfc0_0;
v0x1809ab0_0 .net "nand_ab", 0 0, L_0x1d60e50; 1 drivers
v0x1809b90_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1809c10_0 .alias "result", 0 0, v0x180c410_0;
S_0x1809190 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x18090a0;
 .timescale -9 -12;
L_0x1d61030/d .functor NAND 1, L_0x1c8cd80, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d61030 .delay (20000,20000,20000) L_0x1d61030/d;
L_0x1d610d0/d .functor NOT 1, L_0x1d61030, C4<0>, C4<0>, C4<0>;
L_0x1d610d0 .delay (10000,10000,10000) L_0x1d610d0/d;
L_0x1d611c0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d611c0 .delay (10000,10000,10000) L_0x1d611c0/d;
L_0x1d61260/d .functor NAND 1, L_0x1d60e50, L_0x1d611c0, C4<1>, C4<1>;
L_0x1d61260 .delay (20000,20000,20000) L_0x1d61260/d;
L_0x1d613c0/d .functor NOT 1, L_0x1d61260, C4<0>, C4<0>, C4<0>;
L_0x1d613c0 .delay (10000,10000,10000) L_0x1d613c0/d;
L_0x1d614d0/d .functor NOR 1, L_0x1d613c0, L_0x1d610d0, C4<0>, C4<0>;
L_0x1d614d0 .delay (20000,20000,20000) L_0x1d614d0/d;
L_0x1d61670/d .functor NOT 1, L_0x1d614d0, C4<0>, C4<0>, C4<0>;
L_0x1d61670 .delay (10000,10000,10000) L_0x1d61670/d;
v0x1809280_0 .net "and_in0ncom", 0 0, L_0x1d613c0; 1 drivers
v0x1809300_0 .net "and_in1com", 0 0, L_0x1d610d0; 1 drivers
v0x1809380_0 .alias "in0", 0 0, v0x1809ab0_0;
v0x1809420_0 .alias "in1", 0 0, v0x18099b0_0;
v0x18094a0_0 .net "nand_in0ncom", 0 0, L_0x1d61260; 1 drivers
v0x1809540_0 .net "nand_in1com", 0 0, L_0x1d61030; 1 drivers
v0x1809620_0 .net "ncom", 0 0, L_0x1d611c0; 1 drivers
v0x18096c0_0 .net "nor_wire", 0 0, L_0x1d614d0; 1 drivers
v0x1809760_0 .alias "result", 0 0, v0x180c410_0;
v0x1809830_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x1808600 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1805f50;
 .timescale -9 -12;
L_0x1d617a0/d .functor NOR 1, L_0x1d647b0, L_0x1d64850, C4<0>, C4<0>;
L_0x1d617a0 .delay (20000,20000,20000) L_0x1d617a0/d;
L_0x1d618f0/d .functor NOT 1, L_0x1d617a0, C4<0>, C4<0>, C4<0>;
L_0x1d618f0 .delay (10000,10000,10000) L_0x1d618f0/d;
v0x1808d80_0 .alias "a", 0 0, v0x180bf40_0;
v0x1808e00_0 .alias "b", 0 0, v0x180bfc0_0;
v0x1808ea0_0 .net "nor_ab", 0 0, L_0x1d617a0; 1 drivers
v0x1808f20_0 .net "or_ab", 0 0, L_0x1d618f0; 1 drivers
v0x1808fa0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1809020_0 .alias "result", 0 0, v0x180c590_0;
S_0x18086f0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1808600;
 .timescale -9 -12;
L_0x1d61a20/d .functor NAND 1, L_0x1d618f0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d61a20 .delay (20000,20000,20000) L_0x1d61a20/d;
L_0x1d61b00/d .functor NOT 1, L_0x1d61a20, C4<0>, C4<0>, C4<0>;
L_0x1d61b00 .delay (10000,10000,10000) L_0x1d61b00/d;
L_0x1d61c10/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d61c10 .delay (10000,10000,10000) L_0x1d61c10/d;
L_0x1d61cd0/d .functor NAND 1, L_0x1d617a0, L_0x1d61c10, C4<1>, C4<1>;
L_0x1d61cd0 .delay (20000,20000,20000) L_0x1d61cd0/d;
L_0x1d61e20/d .functor NOT 1, L_0x1d61cd0, C4<0>, C4<0>, C4<0>;
L_0x1d61e20 .delay (10000,10000,10000) L_0x1d61e20/d;
L_0x1d61f10/d .functor NOR 1, L_0x1d61e20, L_0x1d61b00, C4<0>, C4<0>;
L_0x1d61f10 .delay (20000,20000,20000) L_0x1d61f10/d;
L_0x1d620b0/d .functor NOT 1, L_0x1d61f10, C4<0>, C4<0>, C4<0>;
L_0x1d620b0 .delay (10000,10000,10000) L_0x1d620b0/d;
v0x18087e0_0 .net "and_in0ncom", 0 0, L_0x1d61e20; 1 drivers
v0x1808860_0 .net "and_in1com", 0 0, L_0x1d61b00; 1 drivers
v0x18088e0_0 .alias "in0", 0 0, v0x1808ea0_0;
v0x1808960_0 .alias "in1", 0 0, v0x1808f20_0;
v0x18089e0_0 .net "nand_in0ncom", 0 0, L_0x1d61cd0; 1 drivers
v0x1808a60_0 .net "nand_in1com", 0 0, L_0x1d61a20; 1 drivers
v0x1808ae0_0 .net "ncom", 0 0, L_0x1d61c10; 1 drivers
v0x1808b60_0 .net "nor_wire", 0 0, L_0x1d61f10; 1 drivers
v0x1808c30_0 .alias "result", 0 0, v0x180c590_0;
v0x1808d00_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x1806040 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1805f50;
 .timescale -9 -12;
v0x1807e50_0 .alias "in0", 0 0, v0x180c300_0;
v0x1807f00_0 .alias "in1", 0 0, v0x180c6a0_0;
v0x1807fb0_0 .alias "in2", 0 0, v0x180c410_0;
v0x1808060_0 .alias "in3", 0 0, v0x180c590_0;
v0x1808140_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x18081f0_0 .alias "result", 0 0, v0x180c150_0;
v0x1808270_0 .net "sel0", 0 0, L_0x1d641d0; 1 drivers
v0x18082f0_0 .net "sel1", 0 0, L_0x1d64290; 1 drivers
v0x1808370_0 .net "sel2", 0 0, L_0x1d643c0; 1 drivers
v0x1808420_0 .net "w0", 0 0, L_0x1d62870; 1 drivers
v0x1808500_0 .net "w1", 0 0, L_0x1d62ff0; 1 drivers
v0x1808580_0 .net "w2", 0 0, L_0x1d63840; 1 drivers
S_0x1807700 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1806040;
 .timescale -9 -12;
L_0x1d621e0/d .functor NAND 1, L_0x1d60d00, L_0x1d641d0, C4<1>, C4<1>;
L_0x1d621e0 .delay (20000,20000,20000) L_0x1d621e0/d;
L_0x1d622c0/d .functor NOT 1, L_0x1d621e0, C4<0>, C4<0>, C4<0>;
L_0x1d622c0 .delay (10000,10000,10000) L_0x1d622c0/d;
L_0x1d623d0/d .functor NOT 1, L_0x1d641d0, C4<0>, C4<0>, C4<0>;
L_0x1d623d0 .delay (10000,10000,10000) L_0x1d623d0/d;
L_0x1d62520/d .functor NAND 1, L_0x1d60000, L_0x1d623d0, C4<1>, C4<1>;
L_0x1d62520 .delay (20000,20000,20000) L_0x1d62520/d;
L_0x1d625e0/d .functor NOT 1, L_0x1d62520, C4<0>, C4<0>, C4<0>;
L_0x1d625e0 .delay (10000,10000,10000) L_0x1d625e0/d;
L_0x1d626d0/d .functor NOR 1, L_0x1d625e0, L_0x1d622c0, C4<0>, C4<0>;
L_0x1d626d0 .delay (20000,20000,20000) L_0x1d626d0/d;
L_0x1d62870/d .functor NOT 1, L_0x1d626d0, C4<0>, C4<0>, C4<0>;
L_0x1d62870 .delay (10000,10000,10000) L_0x1d62870/d;
v0x18077f0_0 .net "and_in0ncom", 0 0, L_0x1d625e0; 1 drivers
v0x18078b0_0 .net "and_in1com", 0 0, L_0x1d622c0; 1 drivers
v0x1807950_0 .alias "in0", 0 0, v0x180c300_0;
v0x18079f0_0 .alias "in1", 0 0, v0x180c6a0_0;
v0x1807a70_0 .net "nand_in0ncom", 0 0, L_0x1d62520; 1 drivers
v0x1807b10_0 .net "nand_in1com", 0 0, L_0x1d621e0; 1 drivers
v0x1807bb0_0 .net "ncom", 0 0, L_0x1d623d0; 1 drivers
v0x1807c50_0 .net "nor_wire", 0 0, L_0x1d626d0; 1 drivers
v0x1807cf0_0 .alias "result", 0 0, v0x1808420_0;
v0x1807d70_0 .alias "sel0", 0 0, v0x1808270_0;
S_0x1806fb0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1806040;
 .timescale -9 -12;
L_0x1d629a0/d .functor NAND 1, L_0x1d620b0, L_0x1d641d0, C4<1>, C4<1>;
L_0x1d629a0 .delay (20000,20000,20000) L_0x1d629a0/d;
L_0x1d62a80/d .functor NOT 1, L_0x1d629a0, C4<0>, C4<0>, C4<0>;
L_0x1d62a80 .delay (10000,10000,10000) L_0x1d62a80/d;
L_0x1d62b90/d .functor NOT 1, L_0x1d641d0, C4<0>, C4<0>, C4<0>;
L_0x1d62b90 .delay (10000,10000,10000) L_0x1d62b90/d;
L_0x1d62c50/d .functor NAND 1, L_0x1d61670, L_0x1d62b90, C4<1>, C4<1>;
L_0x1d62c50 .delay (20000,20000,20000) L_0x1d62c50/d;
L_0x1d62d60/d .functor NOT 1, L_0x1d62c50, C4<0>, C4<0>, C4<0>;
L_0x1d62d60 .delay (10000,10000,10000) L_0x1d62d60/d;
L_0x1d62e50/d .functor NOR 1, L_0x1d62d60, L_0x1d62a80, C4<0>, C4<0>;
L_0x1d62e50 .delay (20000,20000,20000) L_0x1d62e50/d;
L_0x1d62ff0/d .functor NOT 1, L_0x1d62e50, C4<0>, C4<0>, C4<0>;
L_0x1d62ff0 .delay (10000,10000,10000) L_0x1d62ff0/d;
v0x18070a0_0 .net "and_in0ncom", 0 0, L_0x1d62d60; 1 drivers
v0x1807160_0 .net "and_in1com", 0 0, L_0x1d62a80; 1 drivers
v0x1807200_0 .alias "in0", 0 0, v0x180c410_0;
v0x18072a0_0 .alias "in1", 0 0, v0x180c590_0;
v0x1807320_0 .net "nand_in0ncom", 0 0, L_0x1d62c50; 1 drivers
v0x18073c0_0 .net "nand_in1com", 0 0, L_0x1d629a0; 1 drivers
v0x1807460_0 .net "ncom", 0 0, L_0x1d62b90; 1 drivers
v0x1807500_0 .net "nor_wire", 0 0, L_0x1d62e50; 1 drivers
v0x18075a0_0 .alias "result", 0 0, v0x1808500_0;
v0x1807620_0 .alias "sel0", 0 0, v0x1808270_0;
S_0x1806860 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1806040;
 .timescale -9 -12;
L_0x1d63120/d .functor NAND 1, L_0x1d62ff0, L_0x1d64290, C4<1>, C4<1>;
L_0x1d63120 .delay (20000,20000,20000) L_0x1d63120/d;
L_0x1d63290/d .functor NOT 1, L_0x1d63120, C4<0>, C4<0>, C4<0>;
L_0x1d63290 .delay (10000,10000,10000) L_0x1d63290/d;
L_0x1d633a0/d .functor NOT 1, L_0x1d64290, C4<0>, C4<0>, C4<0>;
L_0x1d633a0 .delay (10000,10000,10000) L_0x1d633a0/d;
L_0x1d63460/d .functor NAND 1, L_0x1d62870, L_0x1d633a0, C4<1>, C4<1>;
L_0x1d63460 .delay (20000,20000,20000) L_0x1d63460/d;
L_0x1d635b0/d .functor NOT 1, L_0x1d63460, C4<0>, C4<0>, C4<0>;
L_0x1d635b0 .delay (10000,10000,10000) L_0x1d635b0/d;
L_0x1d636a0/d .functor NOR 1, L_0x1d635b0, L_0x1d63290, C4<0>, C4<0>;
L_0x1d636a0 .delay (20000,20000,20000) L_0x1d636a0/d;
L_0x1d63840/d .functor NOT 1, L_0x1d636a0, C4<0>, C4<0>, C4<0>;
L_0x1d63840 .delay (10000,10000,10000) L_0x1d63840/d;
v0x1806950_0 .net "and_in0ncom", 0 0, L_0x1d635b0; 1 drivers
v0x1806a10_0 .net "and_in1com", 0 0, L_0x1d63290; 1 drivers
v0x1806ab0_0 .alias "in0", 0 0, v0x1808420_0;
v0x1806b50_0 .alias "in1", 0 0, v0x1808500_0;
v0x1806bd0_0 .net "nand_in0ncom", 0 0, L_0x1d63460; 1 drivers
v0x1806c70_0 .net "nand_in1com", 0 0, L_0x1d63120; 1 drivers
v0x1806d10_0 .net "ncom", 0 0, L_0x1d633a0; 1 drivers
v0x1806db0_0 .net "nor_wire", 0 0, L_0x1d636a0; 1 drivers
v0x1806e50_0 .alias "result", 0 0, v0x1808580_0;
v0x1806ed0_0 .alias "sel0", 0 0, v0x18082f0_0;
S_0x1806130 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1806040;
 .timescale -9 -12;
L_0x1d63970/d .functor NAND 1, C4<0>, L_0x1d643c0, C4<1>, C4<1>;
L_0x1d63970 .delay (20000,20000,20000) L_0x1d63970/d;
L_0x1d63af0/d .functor NOT 1, L_0x1d63970, C4<0>, C4<0>, C4<0>;
L_0x1d63af0 .delay (10000,10000,10000) L_0x1d63af0/d;
L_0x1d63c00/d .functor NOT 1, L_0x1d643c0, C4<0>, C4<0>, C4<0>;
L_0x1d63c00 .delay (10000,10000,10000) L_0x1d63c00/d;
L_0x1d63cc0/d .functor NAND 1, L_0x1d63840, L_0x1d63c00, C4<1>, C4<1>;
L_0x1d63cc0 .delay (20000,20000,20000) L_0x1d63cc0/d;
L_0x1d63e10/d .functor NOT 1, L_0x1d63cc0, C4<0>, C4<0>, C4<0>;
L_0x1d63e10 .delay (10000,10000,10000) L_0x1d63e10/d;
L_0x1d63f00/d .functor NOR 1, L_0x1d63e10, L_0x1d63af0, C4<0>, C4<0>;
L_0x1d63f00 .delay (20000,20000,20000) L_0x1d63f00/d;
L_0x1d640a0/d .functor NOT 1, L_0x1d63f00, C4<0>, C4<0>, C4<0>;
L_0x1d640a0 .delay (10000,10000,10000) L_0x1d640a0/d;
v0x1806220_0 .net "and_in0ncom", 0 0, L_0x1d63e10; 1 drivers
v0x18062a0_0 .net "and_in1com", 0 0, L_0x1d63af0; 1 drivers
v0x1806340_0 .alias "in0", 0 0, v0x1808580_0;
v0x18063e0_0 .alias "in1", 0 0, v0x1808140_0;
v0x1806460_0 .net "nand_in0ncom", 0 0, L_0x1d63cc0; 1 drivers
v0x1806500_0 .net "nand_in1com", 0 0, L_0x1d63970; 1 drivers
v0x18065e0_0 .net "ncom", 0 0, L_0x1d63c00; 1 drivers
v0x1806680_0 .net "nor_wire", 0 0, L_0x1d63f00; 1 drivers
v0x1806720_0 .alias "result", 0 0, v0x180c150_0;
v0x18067c0_0 .alias "sel0", 0 0, v0x1808370_0;
S_0x17ff4a0 .scope generate, "ALU32[2]" "ALU32[2]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17fde98 .param/l "i" 2 105, +C4<010>;
S_0x17ff5d0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17ff4a0;
 .timescale -9 -12;
L_0x1afd3e0/d .functor NOT 1, L_0x1d5ebf0, C4<0>, C4<0>, C4<0>;
L_0x1afd3e0 .delay (10000,10000,10000) L_0x1afd3e0/d;
v0x1805320_0 .net "carryin", 0 0, L_0x1d6a560; 1 drivers
v0x18053c0_0 .net "carryout", 0 0, L_0x1d66200; 1 drivers
v0x1805440_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x18054c0_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x1805540_0 .net "notB", 0 0, L_0x1afd3e0; 1 drivers
v0x18055c0_0 .net "operandA", 0 0, L_0x1d5eb50; 1 drivers
v0x1805640_0 .net "operandB", 0 0, L_0x1d5ebf0; 1 drivers
v0x1805750_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x18057d0_0 .net "result", 0 0, L_0x1d69cf0; 1 drivers
v0x18058a0_0 .net "trueB", 0 0, L_0x1d65040; 1 drivers
v0x1805980_0 .net "wAddSub", 0 0, L_0x1d65b60; 1 drivers
v0x1805a90_0 .net "wNandAnd", 0 0, L_0x1d672c0; 1 drivers
v0x1805c10_0 .net "wNorOr", 0 0, L_0x1d67d00; 1 drivers
v0x1805d20_0 .net "wXor", 0 0, L_0x1d66860; 1 drivers
L_0x1d69e20 .part v0x181c250_0, 0, 1;
L_0x1d69ee0 .part v0x181c250_0, 1, 1;
L_0x1d6a010 .part v0x181c250_0, 2, 1;
S_0x1804b50 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17ff5d0;
 .timescale -9 -12;
L_0x1d649f0/d .functor NAND 1, L_0x1afd3e0, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1d649f0 .delay (20000,20000,20000) L_0x1d649f0/d;
L_0x1d64ad0/d .functor NOT 1, L_0x1d649f0, C4<0>, C4<0>, C4<0>;
L_0x1d64ad0 .delay (10000,10000,10000) L_0x1d64ad0/d;
L_0x1d64be0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d64be0 .delay (10000,10000,10000) L_0x1d64be0/d;
L_0x1d64ca0/d .functor NAND 1, L_0x1d5ebf0, L_0x1d64be0, C4<1>, C4<1>;
L_0x1d64ca0 .delay (20000,20000,20000) L_0x1d64ca0/d;
L_0x1d64db0/d .functor NOT 1, L_0x1d64ca0, C4<0>, C4<0>, C4<0>;
L_0x1d64db0 .delay (10000,10000,10000) L_0x1d64db0/d;
L_0x1d64ea0/d .functor NOR 1, L_0x1d64db0, L_0x1d64ad0, C4<0>, C4<0>;
L_0x1d64ea0 .delay (20000,20000,20000) L_0x1d64ea0/d;
L_0x1d65040/d .functor NOT 1, L_0x1d64ea0, C4<0>, C4<0>, C4<0>;
L_0x1d65040 .delay (10000,10000,10000) L_0x1d65040/d;
v0x1804c40_0 .net "and_in0ncom", 0 0, L_0x1d64db0; 1 drivers
v0x1804d00_0 .net "and_in1com", 0 0, L_0x1d64ad0; 1 drivers
v0x1804da0_0 .alias "in0", 0 0, v0x1805640_0;
v0x1804e20_0 .alias "in1", 0 0, v0x1805540_0;
v0x1804ea0_0 .net "nand_in0ncom", 0 0, L_0x1d64ca0; 1 drivers
v0x1804f40_0 .net "nand_in1com", 0 0, L_0x1d649f0; 1 drivers
v0x1804fe0_0 .net "ncom", 0 0, L_0x1d64be0; 1 drivers
v0x1805080_0 .net "nor_wire", 0 0, L_0x1d64ea0; 1 drivers
v0x1805170_0 .alias "result", 0 0, v0x18058a0_0;
v0x1805240_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x1803860 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17ff5d0;
 .timescale -9 -12;
L_0x1d65c70/d .functor NAND 1, L_0x1d5eb50, L_0x1d65040, C4<1>, C4<1>;
L_0x1d65c70 .delay (20000,20000,20000) L_0x1d65c70/d;
L_0x1d65e00/d .functor NOT 1, L_0x1d65c70, C4<0>, C4<0>, C4<0>;
L_0x1d65e00 .delay (10000,10000,10000) L_0x1d65e00/d;
L_0x1d65ef0/d .functor NAND 1, L_0x1d6a560, L_0x1d655c0, C4<1>, C4<1>;
L_0x1d65ef0 .delay (20000,20000,20000) L_0x1d65ef0/d;
L_0x1d65fb0/d .functor NOT 1, L_0x1d65ef0, C4<0>, C4<0>, C4<0>;
L_0x1d65fb0 .delay (10000,10000,10000) L_0x1d65fb0/d;
L_0x1d660c0/d .functor NOR 1, L_0x1d65fb0, L_0x1d65e00, C4<0>, C4<0>;
L_0x1d660c0 .delay (20000,20000,20000) L_0x1d660c0/d;
L_0x1d66200/d .functor NOT 1, L_0x1d660c0, C4<0>, C4<0>, C4<0>;
L_0x1d66200 .delay (10000,10000,10000) L_0x1d66200/d;
v0x1804440_0 .alias "a", 0 0, v0x18055c0_0;
v0x1804550_0 .net "and_ab", 0 0, L_0x1d65e00; 1 drivers
v0x18045f0_0 .net "and_xor_ab_c", 0 0, L_0x1d65fb0; 1 drivers
v0x1804690_0 .alias "b", 0 0, v0x18058a0_0;
v0x1804710_0 .alias "carryin", 0 0, v0x1805320_0;
v0x1804790_0 .alias "carryout", 0 0, v0x18053c0_0;
v0x1804850_0 .net "nand_ab", 0 0, L_0x1d65c70; 1 drivers
v0x18048d0_0 .net "nand_xor_ab_c", 0 0, L_0x1d65ef0; 1 drivers
v0x1804950_0 .net "nco", 0 0, L_0x1d660c0; 1 drivers
v0x18049f0_0 .alias "sum", 0 0, v0x1805980_0;
v0x1804ad0_0 .net "xor_ab", 0 0, L_0x1d655c0; 1 drivers
S_0x1803ef0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1803860;
 .timescale -9 -12;
L_0x1d651b0/d .functor NAND 1, L_0x1d5eb50, L_0x1d65040, C4<1>, C4<1>;
L_0x1d651b0 .delay (20000,20000,20000) L_0x1d651b0/d;
L_0x1d65290/d .functor NOR 1, L_0x1d5eb50, L_0x1d65040, C4<0>, C4<0>;
L_0x1d65290 .delay (20000,20000,20000) L_0x1d65290/d;
L_0x1d65350/d .functor NOT 1, L_0x1d65290, C4<0>, C4<0>, C4<0>;
L_0x1d65350 .delay (10000,10000,10000) L_0x1d65350/d;
L_0x1d65460/d .functor NAND 1, L_0x1d65350, L_0x1d651b0, C4<1>, C4<1>;
L_0x1d65460 .delay (20000,20000,20000) L_0x1d65460/d;
L_0x1d655c0/d .functor NOT 1, L_0x1d65460, C4<0>, C4<0>, C4<0>;
L_0x1d655c0 .delay (10000,10000,10000) L_0x1d655c0/d;
v0x1803fe0_0 .alias "a", 0 0, v0x18055c0_0;
v0x1804080_0 .alias "b", 0 0, v0x18058a0_0;
v0x1804120_0 .net "nand_ab", 0 0, L_0x1d651b0; 1 drivers
v0x18041c0_0 .net "nor_ab", 0 0, L_0x1d65290; 1 drivers
v0x1804240_0 .net "nxor_ab", 0 0, L_0x1d65460; 1 drivers
v0x18042e0_0 .net "or_ab", 0 0, L_0x1d65350; 1 drivers
v0x18043c0_0 .alias "result", 0 0, v0x1804ad0_0;
S_0x1803950 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1803860;
 .timescale -9 -12;
L_0x1d656d0/d .functor NAND 1, L_0x1d655c0, L_0x1d6a560, C4<1>, C4<1>;
L_0x1d656d0 .delay (20000,20000,20000) L_0x1d656d0/d;
L_0x1d65840/d .functor NOR 1, L_0x1d655c0, L_0x1d6a560, C4<0>, C4<0>;
L_0x1d65840 .delay (20000,20000,20000) L_0x1d65840/d;
L_0x1d65990/d .functor NOT 1, L_0x1d65840, C4<0>, C4<0>, C4<0>;
L_0x1d65990 .delay (10000,10000,10000) L_0x1d65990/d;
L_0x1d65a50/d .functor NAND 1, L_0x1d65990, L_0x1d656d0, C4<1>, C4<1>;
L_0x1d65a50 .delay (20000,20000,20000) L_0x1d65a50/d;
L_0x1d65b60/d .functor NOT 1, L_0x1d65a50, C4<0>, C4<0>, C4<0>;
L_0x1d65b60 .delay (10000,10000,10000) L_0x1d65b60/d;
v0x1803a40_0 .alias "a", 0 0, v0x1804ad0_0;
v0x1803ae0_0 .alias "b", 0 0, v0x1805320_0;
v0x1803b80_0 .net "nand_ab", 0 0, L_0x1d656d0; 1 drivers
v0x1803c20_0 .net "nor_ab", 0 0, L_0x1d65840; 1 drivers
v0x1803ca0_0 .net "nxor_ab", 0 0, L_0x1d65a50; 1 drivers
v0x1803d40_0 .net "or_ab", 0 0, L_0x1d65990; 1 drivers
v0x1803e20_0 .alias "result", 0 0, v0x1805980_0;
S_0x1803310 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17ff5d0;
 .timescale -9 -12;
L_0x1d663c0/d .functor NAND 1, L_0x1d5eb50, L_0x1d5ebf0, C4<1>, C4<1>;
L_0x1d663c0 .delay (20000,20000,20000) L_0x1d663c0/d;
L_0x1d664a0/d .functor NOR 1, L_0x1d5eb50, L_0x1d5ebf0, C4<0>, C4<0>;
L_0x1d664a0 .delay (20000,20000,20000) L_0x1d664a0/d;
L_0x1d66630/d .functor NOT 1, L_0x1d664a0, C4<0>, C4<0>, C4<0>;
L_0x1d66630 .delay (10000,10000,10000) L_0x1d66630/d;
L_0x1d66720/d .functor NAND 1, L_0x1d66630, L_0x1d663c0, C4<1>, C4<1>;
L_0x1d66720 .delay (20000,20000,20000) L_0x1d66720/d;
L_0x1d66860/d .functor NOT 1, L_0x1d66720, C4<0>, C4<0>, C4<0>;
L_0x1d66860 .delay (10000,10000,10000) L_0x1d66860/d;
v0x1803400_0 .alias "a", 0 0, v0x18055c0_0;
v0x1803480_0 .alias "b", 0 0, v0x1805640_0;
v0x1803550_0 .net "nand_ab", 0 0, L_0x1d663c0; 1 drivers
v0x18035d0_0 .net "nor_ab", 0 0, L_0x1d664a0; 1 drivers
v0x1803650_0 .net "nxor_ab", 0 0, L_0x1d66720; 1 drivers
v0x18036d0_0 .net "or_ab", 0 0, L_0x1d66630; 1 drivers
v0x1803790_0 .alias "result", 0 0, v0x1805d20_0;
S_0x1802720 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17ff5d0;
 .timescale -9 -12;
L_0x1d669b0/d .functor NAND 1, L_0x1d5eb50, L_0x1d5ebf0, C4<1>, C4<1>;
L_0x1d669b0 .delay (20000,20000,20000) L_0x1d669b0/d;
L_0x1d66b00/d .functor NOT 1, L_0x1d669b0, C4<0>, C4<0>, C4<0>;
L_0x1d66b00 .delay (10000,10000,10000) L_0x1d66b00/d;
v0x1802f90_0 .alias "a", 0 0, v0x18055c0_0;
v0x1803030_0 .net "and_ab", 0 0, L_0x1d66b00; 1 drivers
v0x18030b0_0 .alias "b", 0 0, v0x1805640_0;
v0x1803130_0 .net "nand_ab", 0 0, L_0x1d669b0; 1 drivers
v0x1803210_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1803290_0 .alias "result", 0 0, v0x1805a90_0;
S_0x1802810 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1802720;
 .timescale -9 -12;
L_0x1d66c30/d .functor NAND 1, L_0x1d66b00, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d66c30 .delay (20000,20000,20000) L_0x1d66c30/d;
L_0x1d66d10/d .functor NOT 1, L_0x1d66c30, C4<0>, C4<0>, C4<0>;
L_0x1d66d10 .delay (10000,10000,10000) L_0x1d66d10/d;
L_0x1d66e20/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d66e20 .delay (10000,10000,10000) L_0x1d66e20/d;
L_0x1d66ee0/d .functor NAND 1, L_0x1d669b0, L_0x1d66e20, C4<1>, C4<1>;
L_0x1d66ee0 .delay (20000,20000,20000) L_0x1d66ee0/d;
L_0x1d67030/d .functor NOT 1, L_0x1d66ee0, C4<0>, C4<0>, C4<0>;
L_0x1d67030 .delay (10000,10000,10000) L_0x1d67030/d;
L_0x1d67120/d .functor NOR 1, L_0x1d67030, L_0x1d66d10, C4<0>, C4<0>;
L_0x1d67120 .delay (20000,20000,20000) L_0x1d67120/d;
L_0x1d672c0/d .functor NOT 1, L_0x1d67120, C4<0>, C4<0>, C4<0>;
L_0x1d672c0 .delay (10000,10000,10000) L_0x1d672c0/d;
v0x1802900_0 .net "and_in0ncom", 0 0, L_0x1d67030; 1 drivers
v0x1802980_0 .net "and_in1com", 0 0, L_0x1d66d10; 1 drivers
v0x1802a00_0 .alias "in0", 0 0, v0x1803130_0;
v0x1802aa0_0 .alias "in1", 0 0, v0x1803030_0;
v0x1802b20_0 .net "nand_in0ncom", 0 0, L_0x1d66ee0; 1 drivers
v0x1802bc0_0 .net "nand_in1com", 0 0, L_0x1d66c30; 1 drivers
v0x1802ca0_0 .net "ncom", 0 0, L_0x1d66e20; 1 drivers
v0x1802d40_0 .net "nor_wire", 0 0, L_0x1d67120; 1 drivers
v0x1802de0_0 .alias "result", 0 0, v0x1805a90_0;
v0x1802eb0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x1801c80 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17ff5d0;
 .timescale -9 -12;
L_0x1d673f0/d .functor NOR 1, L_0x1d5eb50, L_0x1d5ebf0, C4<0>, C4<0>;
L_0x1d673f0 .delay (20000,20000,20000) L_0x1d673f0/d;
L_0x1d67540/d .functor NOT 1, L_0x1d673f0, C4<0>, C4<0>, C4<0>;
L_0x1d67540 .delay (10000,10000,10000) L_0x1d67540/d;
v0x1802400_0 .alias "a", 0 0, v0x18055c0_0;
v0x1802480_0 .alias "b", 0 0, v0x1805640_0;
v0x1802520_0 .net "nor_ab", 0 0, L_0x1d673f0; 1 drivers
v0x18025a0_0 .net "or_ab", 0 0, L_0x1d67540; 1 drivers
v0x1802620_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x18026a0_0 .alias "result", 0 0, v0x1805c10_0;
S_0x1801d70 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1801c80;
 .timescale -9 -12;
L_0x1d67670/d .functor NAND 1, L_0x1d67540, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d67670 .delay (20000,20000,20000) L_0x1d67670/d;
L_0x1d67750/d .functor NOT 1, L_0x1d67670, C4<0>, C4<0>, C4<0>;
L_0x1d67750 .delay (10000,10000,10000) L_0x1d67750/d;
L_0x1d67860/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d67860 .delay (10000,10000,10000) L_0x1d67860/d;
L_0x1d67920/d .functor NAND 1, L_0x1d673f0, L_0x1d67860, C4<1>, C4<1>;
L_0x1d67920 .delay (20000,20000,20000) L_0x1d67920/d;
L_0x1d67a70/d .functor NOT 1, L_0x1d67920, C4<0>, C4<0>, C4<0>;
L_0x1d67a70 .delay (10000,10000,10000) L_0x1d67a70/d;
L_0x1d67b60/d .functor NOR 1, L_0x1d67a70, L_0x1d67750, C4<0>, C4<0>;
L_0x1d67b60 .delay (20000,20000,20000) L_0x1d67b60/d;
L_0x1d67d00/d .functor NOT 1, L_0x1d67b60, C4<0>, C4<0>, C4<0>;
L_0x1d67d00 .delay (10000,10000,10000) L_0x1d67d00/d;
v0x1801e60_0 .net "and_in0ncom", 0 0, L_0x1d67a70; 1 drivers
v0x1801ee0_0 .net "and_in1com", 0 0, L_0x1d67750; 1 drivers
v0x1801f60_0 .alias "in0", 0 0, v0x1802520_0;
v0x1801fe0_0 .alias "in1", 0 0, v0x18025a0_0;
v0x1802060_0 .net "nand_in0ncom", 0 0, L_0x1d67920; 1 drivers
v0x18020e0_0 .net "nand_in1com", 0 0, L_0x1d67670; 1 drivers
v0x1802160_0 .net "ncom", 0 0, L_0x1d67860; 1 drivers
v0x18021e0_0 .net "nor_wire", 0 0, L_0x1d67b60; 1 drivers
v0x18022b0_0 .alias "result", 0 0, v0x1805c10_0;
v0x1802380_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17ff6c0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17ff5d0;
 .timescale -9 -12;
v0x18014d0_0 .alias "in0", 0 0, v0x1805980_0;
v0x1801580_0 .alias "in1", 0 0, v0x1805d20_0;
v0x1801630_0 .alias "in2", 0 0, v0x1805a90_0;
v0x18016e0_0 .alias "in3", 0 0, v0x1805c10_0;
v0x18017c0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1801870_0 .alias "result", 0 0, v0x18057d0_0;
v0x18018f0_0 .net "sel0", 0 0, L_0x1d69e20; 1 drivers
v0x1801970_0 .net "sel1", 0 0, L_0x1d69ee0; 1 drivers
v0x18019f0_0 .net "sel2", 0 0, L_0x1d6a010; 1 drivers
v0x1801aa0_0 .net "w0", 0 0, L_0x1d684c0; 1 drivers
v0x1801b80_0 .net "w1", 0 0, L_0x1d68c40; 1 drivers
v0x1801c00_0 .net "w2", 0 0, L_0x1d69490; 1 drivers
S_0x1800d80 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17ff6c0;
 .timescale -9 -12;
L_0x1d67e30/d .functor NAND 1, L_0x1d66860, L_0x1d69e20, C4<1>, C4<1>;
L_0x1d67e30 .delay (20000,20000,20000) L_0x1d67e30/d;
L_0x1d67f10/d .functor NOT 1, L_0x1d67e30, C4<0>, C4<0>, C4<0>;
L_0x1d67f10 .delay (10000,10000,10000) L_0x1d67f10/d;
L_0x1d68020/d .functor NOT 1, L_0x1d69e20, C4<0>, C4<0>, C4<0>;
L_0x1d68020 .delay (10000,10000,10000) L_0x1d68020/d;
L_0x1d68170/d .functor NAND 1, L_0x1d65b60, L_0x1d68020, C4<1>, C4<1>;
L_0x1d68170 .delay (20000,20000,20000) L_0x1d68170/d;
L_0x1d68230/d .functor NOT 1, L_0x1d68170, C4<0>, C4<0>, C4<0>;
L_0x1d68230 .delay (10000,10000,10000) L_0x1d68230/d;
L_0x1d68320/d .functor NOR 1, L_0x1d68230, L_0x1d67f10, C4<0>, C4<0>;
L_0x1d68320 .delay (20000,20000,20000) L_0x1d68320/d;
L_0x1d684c0/d .functor NOT 1, L_0x1d68320, C4<0>, C4<0>, C4<0>;
L_0x1d684c0 .delay (10000,10000,10000) L_0x1d684c0/d;
v0x1800e70_0 .net "and_in0ncom", 0 0, L_0x1d68230; 1 drivers
v0x1800f30_0 .net "and_in1com", 0 0, L_0x1d67f10; 1 drivers
v0x1800fd0_0 .alias "in0", 0 0, v0x1805980_0;
v0x1801070_0 .alias "in1", 0 0, v0x1805d20_0;
v0x18010f0_0 .net "nand_in0ncom", 0 0, L_0x1d68170; 1 drivers
v0x1801190_0 .net "nand_in1com", 0 0, L_0x1d67e30; 1 drivers
v0x1801230_0 .net "ncom", 0 0, L_0x1d68020; 1 drivers
v0x18012d0_0 .net "nor_wire", 0 0, L_0x1d68320; 1 drivers
v0x1801370_0 .alias "result", 0 0, v0x1801aa0_0;
v0x18013f0_0 .alias "sel0", 0 0, v0x18018f0_0;
S_0x1800630 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17ff6c0;
 .timescale -9 -12;
L_0x1d685f0/d .functor NAND 1, L_0x1d67d00, L_0x1d69e20, C4<1>, C4<1>;
L_0x1d685f0 .delay (20000,20000,20000) L_0x1d685f0/d;
L_0x1d686d0/d .functor NOT 1, L_0x1d685f0, C4<0>, C4<0>, C4<0>;
L_0x1d686d0 .delay (10000,10000,10000) L_0x1d686d0/d;
L_0x1d687e0/d .functor NOT 1, L_0x1d69e20, C4<0>, C4<0>, C4<0>;
L_0x1d687e0 .delay (10000,10000,10000) L_0x1d687e0/d;
L_0x1d688a0/d .functor NAND 1, L_0x1d672c0, L_0x1d687e0, C4<1>, C4<1>;
L_0x1d688a0 .delay (20000,20000,20000) L_0x1d688a0/d;
L_0x1d689b0/d .functor NOT 1, L_0x1d688a0, C4<0>, C4<0>, C4<0>;
L_0x1d689b0 .delay (10000,10000,10000) L_0x1d689b0/d;
L_0x1d68aa0/d .functor NOR 1, L_0x1d689b0, L_0x1d686d0, C4<0>, C4<0>;
L_0x1d68aa0 .delay (20000,20000,20000) L_0x1d68aa0/d;
L_0x1d68c40/d .functor NOT 1, L_0x1d68aa0, C4<0>, C4<0>, C4<0>;
L_0x1d68c40 .delay (10000,10000,10000) L_0x1d68c40/d;
v0x1800720_0 .net "and_in0ncom", 0 0, L_0x1d689b0; 1 drivers
v0x18007e0_0 .net "and_in1com", 0 0, L_0x1d686d0; 1 drivers
v0x1800880_0 .alias "in0", 0 0, v0x1805a90_0;
v0x1800920_0 .alias "in1", 0 0, v0x1805c10_0;
v0x18009a0_0 .net "nand_in0ncom", 0 0, L_0x1d688a0; 1 drivers
v0x1800a40_0 .net "nand_in1com", 0 0, L_0x1d685f0; 1 drivers
v0x1800ae0_0 .net "ncom", 0 0, L_0x1d687e0; 1 drivers
v0x1800b80_0 .net "nor_wire", 0 0, L_0x1d68aa0; 1 drivers
v0x1800c20_0 .alias "result", 0 0, v0x1801b80_0;
v0x1800ca0_0 .alias "sel0", 0 0, v0x18018f0_0;
S_0x17ffee0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17ff6c0;
 .timescale -9 -12;
L_0x1d68d70/d .functor NAND 1, L_0x1d68c40, L_0x1d69ee0, C4<1>, C4<1>;
L_0x1d68d70 .delay (20000,20000,20000) L_0x1d68d70/d;
L_0x1d68ee0/d .functor NOT 1, L_0x1d68d70, C4<0>, C4<0>, C4<0>;
L_0x1d68ee0 .delay (10000,10000,10000) L_0x1d68ee0/d;
L_0x1d68ff0/d .functor NOT 1, L_0x1d69ee0, C4<0>, C4<0>, C4<0>;
L_0x1d68ff0 .delay (10000,10000,10000) L_0x1d68ff0/d;
L_0x1d690b0/d .functor NAND 1, L_0x1d684c0, L_0x1d68ff0, C4<1>, C4<1>;
L_0x1d690b0 .delay (20000,20000,20000) L_0x1d690b0/d;
L_0x1d69200/d .functor NOT 1, L_0x1d690b0, C4<0>, C4<0>, C4<0>;
L_0x1d69200 .delay (10000,10000,10000) L_0x1d69200/d;
L_0x1d692f0/d .functor NOR 1, L_0x1d69200, L_0x1d68ee0, C4<0>, C4<0>;
L_0x1d692f0 .delay (20000,20000,20000) L_0x1d692f0/d;
L_0x1d69490/d .functor NOT 1, L_0x1d692f0, C4<0>, C4<0>, C4<0>;
L_0x1d69490 .delay (10000,10000,10000) L_0x1d69490/d;
v0x17fffd0_0 .net "and_in0ncom", 0 0, L_0x1d69200; 1 drivers
v0x1800090_0 .net "and_in1com", 0 0, L_0x1d68ee0; 1 drivers
v0x1800130_0 .alias "in0", 0 0, v0x1801aa0_0;
v0x18001d0_0 .alias "in1", 0 0, v0x1801b80_0;
v0x1800250_0 .net "nand_in0ncom", 0 0, L_0x1d690b0; 1 drivers
v0x18002f0_0 .net "nand_in1com", 0 0, L_0x1d68d70; 1 drivers
v0x1800390_0 .net "ncom", 0 0, L_0x1d68ff0; 1 drivers
v0x1800430_0 .net "nor_wire", 0 0, L_0x1d692f0; 1 drivers
v0x18004d0_0 .alias "result", 0 0, v0x1801c00_0;
v0x1800550_0 .alias "sel0", 0 0, v0x1801970_0;
S_0x17ff7b0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17ff6c0;
 .timescale -9 -12;
L_0x1d695c0/d .functor NAND 1, C4<0>, L_0x1d6a010, C4<1>, C4<1>;
L_0x1d695c0 .delay (20000,20000,20000) L_0x1d695c0/d;
L_0x1d69740/d .functor NOT 1, L_0x1d695c0, C4<0>, C4<0>, C4<0>;
L_0x1d69740 .delay (10000,10000,10000) L_0x1d69740/d;
L_0x1d69850/d .functor NOT 1, L_0x1d6a010, C4<0>, C4<0>, C4<0>;
L_0x1d69850 .delay (10000,10000,10000) L_0x1d69850/d;
L_0x1d69910/d .functor NAND 1, L_0x1d69490, L_0x1d69850, C4<1>, C4<1>;
L_0x1d69910 .delay (20000,20000,20000) L_0x1d69910/d;
L_0x1d69a60/d .functor NOT 1, L_0x1d69910, C4<0>, C4<0>, C4<0>;
L_0x1d69a60 .delay (10000,10000,10000) L_0x1d69a60/d;
L_0x1d69b50/d .functor NOR 1, L_0x1d69a60, L_0x1d69740, C4<0>, C4<0>;
L_0x1d69b50 .delay (20000,20000,20000) L_0x1d69b50/d;
L_0x1d69cf0/d .functor NOT 1, L_0x1d69b50, C4<0>, C4<0>, C4<0>;
L_0x1d69cf0 .delay (10000,10000,10000) L_0x1d69cf0/d;
v0x17ff8a0_0 .net "and_in0ncom", 0 0, L_0x1d69a60; 1 drivers
v0x17ff920_0 .net "and_in1com", 0 0, L_0x1d69740; 1 drivers
v0x17ff9c0_0 .alias "in0", 0 0, v0x1801c00_0;
v0x17ffa60_0 .alias "in1", 0 0, v0x18017c0_0;
v0x17ffae0_0 .net "nand_in0ncom", 0 0, L_0x1d69910; 1 drivers
v0x17ffb80_0 .net "nand_in1com", 0 0, L_0x1d695c0; 1 drivers
v0x17ffc60_0 .net "ncom", 0 0, L_0x1d69850; 1 drivers
v0x17ffd00_0 .net "nor_wire", 0 0, L_0x1d69b50; 1 drivers
v0x17ffda0_0 .alias "result", 0 0, v0x18057d0_0;
v0x17ffe40_0 .alias "sel0", 0 0, v0x18019f0_0;
S_0x17f8af0 .scope generate, "ALU32[3]" "ALU32[3]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17f74e8 .param/l "i" 2 105, +C4<011>;
S_0x17f8c20 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17f8af0;
 .timescale -9 -12;
L_0x1d6a690/d .functor NOT 1, L_0x1d70140, C4<0>, C4<0>, C4<0>;
L_0x1d6a690 .delay (10000,10000,10000) L_0x1d6a690/d;
v0x17fe9a0_0 .net "carryin", 0 0, L_0x1d70260; 1 drivers
v0x17fea40_0 .net "carryout", 0 0, L_0x1d6be50; 1 drivers
v0x17feac0_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17feb40_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17febc0_0 .net "notB", 0 0, L_0x1d6a690; 1 drivers
v0x17fec40_0 .net "operandA", 0 0, L_0x1d70010; 1 drivers
v0x17fecc0_0 .net "operandB", 0 0, L_0x1d70140; 1 drivers
v0x17fedd0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17fee50_0 .net "result", 0 0, L_0x1d6f940; 1 drivers
v0x17fef20_0 .net "trueB", 0 0, L_0x1d6ac90; 1 drivers
v0x17ff000_0 .net "wAddSub", 0 0, L_0x1d6b7b0; 1 drivers
v0x17ff110_0 .net "wNandAnd", 0 0, L_0x1d6cf10; 1 drivers
v0x17ff290_0 .net "wNorOr", 0 0, L_0x1d6d950; 1 drivers
v0x17ff3a0_0 .net "wXor", 0 0, L_0x1d6c4b0; 1 drivers
L_0x1d6fa70 .part v0x181c250_0, 0, 1;
L_0x1d6fb30 .part v0x181c250_0, 1, 1;
L_0x1d6fc60 .part v0x181c250_0, 2, 1;
S_0x17fe1d0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17f8c20;
 .timescale -9 -12;
L_0x1d6a730/d .functor NAND 1, L_0x1d6a690, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1d6a730 .delay (20000,20000,20000) L_0x1d6a730/d;
L_0x1d6a810/d .functor NOT 1, L_0x1d6a730, C4<0>, C4<0>, C4<0>;
L_0x1d6a810 .delay (10000,10000,10000) L_0x1d6a810/d;
L_0x1d6a8d0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d6a8d0 .delay (10000,10000,10000) L_0x1d6a8d0/d;
L_0x1d6a990/d .functor NAND 1, L_0x1d70140, L_0x1d6a8d0, C4<1>, C4<1>;
L_0x1d6a990 .delay (20000,20000,20000) L_0x1d6a990/d;
L_0x1d6aa50/d .functor NOT 1, L_0x1d6a990, C4<0>, C4<0>, C4<0>;
L_0x1d6aa50 .delay (10000,10000,10000) L_0x1d6aa50/d;
L_0x1d6aaf0/d .functor NOR 1, L_0x1d6aa50, L_0x1d6a810, C4<0>, C4<0>;
L_0x1d6aaf0 .delay (20000,20000,20000) L_0x1d6aaf0/d;
L_0x1d6ac90/d .functor NOT 1, L_0x1d6aaf0, C4<0>, C4<0>, C4<0>;
L_0x1d6ac90 .delay (10000,10000,10000) L_0x1d6ac90/d;
v0x17fe2c0_0 .net "and_in0ncom", 0 0, L_0x1d6aa50; 1 drivers
v0x17fe380_0 .net "and_in1com", 0 0, L_0x1d6a810; 1 drivers
v0x17fe420_0 .alias "in0", 0 0, v0x17fecc0_0;
v0x17fe4a0_0 .alias "in1", 0 0, v0x17febc0_0;
v0x17fe520_0 .net "nand_in0ncom", 0 0, L_0x1d6a990; 1 drivers
v0x17fe5c0_0 .net "nand_in1com", 0 0, L_0x1d6a730; 1 drivers
v0x17fe660_0 .net "ncom", 0 0, L_0x1d6a8d0; 1 drivers
v0x17fe700_0 .net "nor_wire", 0 0, L_0x1d6aaf0; 1 drivers
v0x17fe7f0_0 .alias "result", 0 0, v0x17fef20_0;
v0x17fe8c0_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17fcee0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17f8c20;
 .timescale -9 -12;
L_0x1d6b8c0/d .functor NAND 1, L_0x1d70010, L_0x1d6ac90, C4<1>, C4<1>;
L_0x1d6b8c0 .delay (20000,20000,20000) L_0x1d6b8c0/d;
L_0x1d6ba50/d .functor NOT 1, L_0x1d6b8c0, C4<0>, C4<0>, C4<0>;
L_0x1d6ba50 .delay (10000,10000,10000) L_0x1d6ba50/d;
L_0x1d6bb40/d .functor NAND 1, L_0x1d70260, L_0x1d6b210, C4<1>, C4<1>;
L_0x1d6bb40 .delay (20000,20000,20000) L_0x1d6bb40/d;
L_0x1d6bc00/d .functor NOT 1, L_0x1d6bb40, C4<0>, C4<0>, C4<0>;
L_0x1d6bc00 .delay (10000,10000,10000) L_0x1d6bc00/d;
L_0x1d6bd10/d .functor NOR 1, L_0x1d6bc00, L_0x1d6ba50, C4<0>, C4<0>;
L_0x1d6bd10 .delay (20000,20000,20000) L_0x1d6bd10/d;
L_0x1d6be50/d .functor NOT 1, L_0x1d6bd10, C4<0>, C4<0>, C4<0>;
L_0x1d6be50 .delay (10000,10000,10000) L_0x1d6be50/d;
v0x17fdac0_0 .alias "a", 0 0, v0x17fec40_0;
v0x17fdbd0_0 .net "and_ab", 0 0, L_0x1d6ba50; 1 drivers
v0x17fdc70_0 .net "and_xor_ab_c", 0 0, L_0x1d6bc00; 1 drivers
v0x17fdd10_0 .alias "b", 0 0, v0x17fef20_0;
v0x17fdd90_0 .alias "carryin", 0 0, v0x17fe9a0_0;
v0x17fde10_0 .alias "carryout", 0 0, v0x17fea40_0;
v0x17fded0_0 .net "nand_ab", 0 0, L_0x1d6b8c0; 1 drivers
v0x17fdf50_0 .net "nand_xor_ab_c", 0 0, L_0x1d6bb40; 1 drivers
v0x17fdfd0_0 .net "nco", 0 0, L_0x1d6bd10; 1 drivers
v0x17fe070_0 .alias "sum", 0 0, v0x17ff000_0;
v0x17fe150_0 .net "xor_ab", 0 0, L_0x1d6b210; 1 drivers
S_0x17fd570 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17fcee0;
 .timescale -9 -12;
L_0x1d6ae00/d .functor NAND 1, L_0x1d70010, L_0x1d6ac90, C4<1>, C4<1>;
L_0x1d6ae00 .delay (20000,20000,20000) L_0x1d6ae00/d;
L_0x1d6aee0/d .functor NOR 1, L_0x1d70010, L_0x1d6ac90, C4<0>, C4<0>;
L_0x1d6aee0 .delay (20000,20000,20000) L_0x1d6aee0/d;
L_0x1d6afa0/d .functor NOT 1, L_0x1d6aee0, C4<0>, C4<0>, C4<0>;
L_0x1d6afa0 .delay (10000,10000,10000) L_0x1d6afa0/d;
L_0x1d6b0b0/d .functor NAND 1, L_0x1d6afa0, L_0x1d6ae00, C4<1>, C4<1>;
L_0x1d6b0b0 .delay (20000,20000,20000) L_0x1d6b0b0/d;
L_0x1d6b210/d .functor NOT 1, L_0x1d6b0b0, C4<0>, C4<0>, C4<0>;
L_0x1d6b210 .delay (10000,10000,10000) L_0x1d6b210/d;
v0x17fd660_0 .alias "a", 0 0, v0x17fec40_0;
v0x17fd700_0 .alias "b", 0 0, v0x17fef20_0;
v0x17fd7a0_0 .net "nand_ab", 0 0, L_0x1d6ae00; 1 drivers
v0x17fd840_0 .net "nor_ab", 0 0, L_0x1d6aee0; 1 drivers
v0x17fd8c0_0 .net "nxor_ab", 0 0, L_0x1d6b0b0; 1 drivers
v0x17fd960_0 .net "or_ab", 0 0, L_0x1d6afa0; 1 drivers
v0x17fda40_0 .alias "result", 0 0, v0x17fe150_0;
S_0x17fcfd0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17fcee0;
 .timescale -9 -12;
L_0x1d6b320/d .functor NAND 1, L_0x1d6b210, L_0x1d70260, C4<1>, C4<1>;
L_0x1d6b320 .delay (20000,20000,20000) L_0x1d6b320/d;
L_0x1d6b490/d .functor NOR 1, L_0x1d6b210, L_0x1d70260, C4<0>, C4<0>;
L_0x1d6b490 .delay (20000,20000,20000) L_0x1d6b490/d;
L_0x1d6b5e0/d .functor NOT 1, L_0x1d6b490, C4<0>, C4<0>, C4<0>;
L_0x1d6b5e0 .delay (10000,10000,10000) L_0x1d6b5e0/d;
L_0x1d6b6a0/d .functor NAND 1, L_0x1d6b5e0, L_0x1d6b320, C4<1>, C4<1>;
L_0x1d6b6a0 .delay (20000,20000,20000) L_0x1d6b6a0/d;
L_0x1d6b7b0/d .functor NOT 1, L_0x1d6b6a0, C4<0>, C4<0>, C4<0>;
L_0x1d6b7b0 .delay (10000,10000,10000) L_0x1d6b7b0/d;
v0x17fd0c0_0 .alias "a", 0 0, v0x17fe150_0;
v0x17fd160_0 .alias "b", 0 0, v0x17fe9a0_0;
v0x17fd200_0 .net "nand_ab", 0 0, L_0x1d6b320; 1 drivers
v0x17fd2a0_0 .net "nor_ab", 0 0, L_0x1d6b490; 1 drivers
v0x17fd320_0 .net "nxor_ab", 0 0, L_0x1d6b6a0; 1 drivers
v0x17fd3c0_0 .net "or_ab", 0 0, L_0x1d6b5e0; 1 drivers
v0x17fd4a0_0 .alias "result", 0 0, v0x17ff000_0;
S_0x17fc990 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17f8c20;
 .timescale -9 -12;
L_0x1d6c010/d .functor NAND 1, L_0x1d70010, L_0x1d70140, C4<1>, C4<1>;
L_0x1d6c010 .delay (20000,20000,20000) L_0x1d6c010/d;
L_0x1d6c0f0/d .functor NOR 1, L_0x1d70010, L_0x1d70140, C4<0>, C4<0>;
L_0x1d6c0f0 .delay (20000,20000,20000) L_0x1d6c0f0/d;
L_0x1d6c280/d .functor NOT 1, L_0x1d6c0f0, C4<0>, C4<0>, C4<0>;
L_0x1d6c280 .delay (10000,10000,10000) L_0x1d6c280/d;
L_0x1d6c370/d .functor NAND 1, L_0x1d6c280, L_0x1d6c010, C4<1>, C4<1>;
L_0x1d6c370 .delay (20000,20000,20000) L_0x1d6c370/d;
L_0x1d6c4b0/d .functor NOT 1, L_0x1d6c370, C4<0>, C4<0>, C4<0>;
L_0x1d6c4b0 .delay (10000,10000,10000) L_0x1d6c4b0/d;
v0x17fca80_0 .alias "a", 0 0, v0x17fec40_0;
v0x17fcb00_0 .alias "b", 0 0, v0x17fecc0_0;
v0x17fcbd0_0 .net "nand_ab", 0 0, L_0x1d6c010; 1 drivers
v0x17fcc50_0 .net "nor_ab", 0 0, L_0x1d6c0f0; 1 drivers
v0x17fccd0_0 .net "nxor_ab", 0 0, L_0x1d6c370; 1 drivers
v0x17fcd50_0 .net "or_ab", 0 0, L_0x1d6c280; 1 drivers
v0x17fce10_0 .alias "result", 0 0, v0x17ff3a0_0;
S_0x17fbda0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17f8c20;
 .timescale -9 -12;
L_0x1d6c600/d .functor NAND 1, L_0x1d70010, L_0x1d70140, C4<1>, C4<1>;
L_0x1d6c600 .delay (20000,20000,20000) L_0x1d6c600/d;
L_0x1d6c750/d .functor NOT 1, L_0x1d6c600, C4<0>, C4<0>, C4<0>;
L_0x1d6c750 .delay (10000,10000,10000) L_0x1d6c750/d;
v0x17fc610_0 .alias "a", 0 0, v0x17fec40_0;
v0x17fc6b0_0 .net "and_ab", 0 0, L_0x1d6c750; 1 drivers
v0x17fc730_0 .alias "b", 0 0, v0x17fecc0_0;
v0x17fc7b0_0 .net "nand_ab", 0 0, L_0x1d6c600; 1 drivers
v0x17fc890_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17fc910_0 .alias "result", 0 0, v0x17ff110_0;
S_0x17fbe90 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17fbda0;
 .timescale -9 -12;
L_0x1d6c880/d .functor NAND 1, L_0x1d6c750, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d6c880 .delay (20000,20000,20000) L_0x1d6c880/d;
L_0x1d6c960/d .functor NOT 1, L_0x1d6c880, C4<0>, C4<0>, C4<0>;
L_0x1d6c960 .delay (10000,10000,10000) L_0x1d6c960/d;
L_0x1d6ca70/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d6ca70 .delay (10000,10000,10000) L_0x1d6ca70/d;
L_0x1d6cb30/d .functor NAND 1, L_0x1d6c600, L_0x1d6ca70, C4<1>, C4<1>;
L_0x1d6cb30 .delay (20000,20000,20000) L_0x1d6cb30/d;
L_0x1d6cc80/d .functor NOT 1, L_0x1d6cb30, C4<0>, C4<0>, C4<0>;
L_0x1d6cc80 .delay (10000,10000,10000) L_0x1d6cc80/d;
L_0x1d6cd70/d .functor NOR 1, L_0x1d6cc80, L_0x1d6c960, C4<0>, C4<0>;
L_0x1d6cd70 .delay (20000,20000,20000) L_0x1d6cd70/d;
L_0x1d6cf10/d .functor NOT 1, L_0x1d6cd70, C4<0>, C4<0>, C4<0>;
L_0x1d6cf10 .delay (10000,10000,10000) L_0x1d6cf10/d;
v0x17fbf80_0 .net "and_in0ncom", 0 0, L_0x1d6cc80; 1 drivers
v0x17fc000_0 .net "and_in1com", 0 0, L_0x1d6c960; 1 drivers
v0x17fc080_0 .alias "in0", 0 0, v0x17fc7b0_0;
v0x17fc120_0 .alias "in1", 0 0, v0x17fc6b0_0;
v0x17fc1a0_0 .net "nand_in0ncom", 0 0, L_0x1d6cb30; 1 drivers
v0x17fc240_0 .net "nand_in1com", 0 0, L_0x1d6c880; 1 drivers
v0x17fc320_0 .net "ncom", 0 0, L_0x1d6ca70; 1 drivers
v0x17fc3c0_0 .net "nor_wire", 0 0, L_0x1d6cd70; 1 drivers
v0x17fc460_0 .alias "result", 0 0, v0x17ff110_0;
v0x17fc530_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17fb300 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17f8c20;
 .timescale -9 -12;
L_0x1d6d040/d .functor NOR 1, L_0x1d70010, L_0x1d70140, C4<0>, C4<0>;
L_0x1d6d040 .delay (20000,20000,20000) L_0x1d6d040/d;
L_0x1d6d190/d .functor NOT 1, L_0x1d6d040, C4<0>, C4<0>, C4<0>;
L_0x1d6d190 .delay (10000,10000,10000) L_0x1d6d190/d;
v0x17fba80_0 .alias "a", 0 0, v0x17fec40_0;
v0x17fbb00_0 .alias "b", 0 0, v0x17fecc0_0;
v0x17fbba0_0 .net "nor_ab", 0 0, L_0x1d6d040; 1 drivers
v0x17fbc20_0 .net "or_ab", 0 0, L_0x1d6d190; 1 drivers
v0x17fbca0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17fbd20_0 .alias "result", 0 0, v0x17ff290_0;
S_0x17fb3f0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17fb300;
 .timescale -9 -12;
L_0x1d6d2c0/d .functor NAND 1, L_0x1d6d190, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d6d2c0 .delay (20000,20000,20000) L_0x1d6d2c0/d;
L_0x1d6d3a0/d .functor NOT 1, L_0x1d6d2c0, C4<0>, C4<0>, C4<0>;
L_0x1d6d3a0 .delay (10000,10000,10000) L_0x1d6d3a0/d;
L_0x1d6d4b0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d6d4b0 .delay (10000,10000,10000) L_0x1d6d4b0/d;
L_0x1d6d570/d .functor NAND 1, L_0x1d6d040, L_0x1d6d4b0, C4<1>, C4<1>;
L_0x1d6d570 .delay (20000,20000,20000) L_0x1d6d570/d;
L_0x1d6d6c0/d .functor NOT 1, L_0x1d6d570, C4<0>, C4<0>, C4<0>;
L_0x1d6d6c0 .delay (10000,10000,10000) L_0x1d6d6c0/d;
L_0x1d6d7b0/d .functor NOR 1, L_0x1d6d6c0, L_0x1d6d3a0, C4<0>, C4<0>;
L_0x1d6d7b0 .delay (20000,20000,20000) L_0x1d6d7b0/d;
L_0x1d6d950/d .functor NOT 1, L_0x1d6d7b0, C4<0>, C4<0>, C4<0>;
L_0x1d6d950 .delay (10000,10000,10000) L_0x1d6d950/d;
v0x17fb4e0_0 .net "and_in0ncom", 0 0, L_0x1d6d6c0; 1 drivers
v0x17fb560_0 .net "and_in1com", 0 0, L_0x1d6d3a0; 1 drivers
v0x17fb5e0_0 .alias "in0", 0 0, v0x17fbba0_0;
v0x17fb660_0 .alias "in1", 0 0, v0x17fbc20_0;
v0x17fb6e0_0 .net "nand_in0ncom", 0 0, L_0x1d6d570; 1 drivers
v0x17fb760_0 .net "nand_in1com", 0 0, L_0x1d6d2c0; 1 drivers
v0x17fb7e0_0 .net "ncom", 0 0, L_0x1d6d4b0; 1 drivers
v0x17fb860_0 .net "nor_wire", 0 0, L_0x1d6d7b0; 1 drivers
v0x17fb930_0 .alias "result", 0 0, v0x17ff290_0;
v0x17fba00_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17f8d10 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17f8c20;
 .timescale -9 -12;
v0x17fab50_0 .alias "in0", 0 0, v0x17ff000_0;
v0x17fac00_0 .alias "in1", 0 0, v0x17ff3a0_0;
v0x17facb0_0 .alias "in2", 0 0, v0x17ff110_0;
v0x17fad60_0 .alias "in3", 0 0, v0x17ff290_0;
v0x17fae40_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17faef0_0 .alias "result", 0 0, v0x17fee50_0;
v0x17faf70_0 .net "sel0", 0 0, L_0x1d6fa70; 1 drivers
v0x17faff0_0 .net "sel1", 0 0, L_0x1d6fb30; 1 drivers
v0x17fb070_0 .net "sel2", 0 0, L_0x1d6fc60; 1 drivers
v0x17fb120_0 .net "w0", 0 0, L_0x1d6e110; 1 drivers
v0x17fb200_0 .net "w1", 0 0, L_0x1d6e890; 1 drivers
v0x17fb280_0 .net "w2", 0 0, L_0x1d6f0e0; 1 drivers
S_0x17fa3d0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17f8d10;
 .timescale -9 -12;
L_0x1d6da80/d .functor NAND 1, L_0x1d6c4b0, L_0x1d6fa70, C4<1>, C4<1>;
L_0x1d6da80 .delay (20000,20000,20000) L_0x1d6da80/d;
L_0x1d6db60/d .functor NOT 1, L_0x1d6da80, C4<0>, C4<0>, C4<0>;
L_0x1d6db60 .delay (10000,10000,10000) L_0x1d6db60/d;
L_0x1d6dc70/d .functor NOT 1, L_0x1d6fa70, C4<0>, C4<0>, C4<0>;
L_0x1d6dc70 .delay (10000,10000,10000) L_0x1d6dc70/d;
L_0x1d6ddc0/d .functor NAND 1, L_0x1d6b7b0, L_0x1d6dc70, C4<1>, C4<1>;
L_0x1d6ddc0 .delay (20000,20000,20000) L_0x1d6ddc0/d;
L_0x1d6de80/d .functor NOT 1, L_0x1d6ddc0, C4<0>, C4<0>, C4<0>;
L_0x1d6de80 .delay (10000,10000,10000) L_0x1d6de80/d;
L_0x1d6df70/d .functor NOR 1, L_0x1d6de80, L_0x1d6db60, C4<0>, C4<0>;
L_0x1d6df70 .delay (20000,20000,20000) L_0x1d6df70/d;
L_0x1d6e110/d .functor NOT 1, L_0x1d6df70, C4<0>, C4<0>, C4<0>;
L_0x1d6e110 .delay (10000,10000,10000) L_0x1d6e110/d;
v0x17fa4c0_0 .net "and_in0ncom", 0 0, L_0x1d6de80; 1 drivers
v0x17fa580_0 .net "and_in1com", 0 0, L_0x1d6db60; 1 drivers
v0x17fa620_0 .alias "in0", 0 0, v0x17ff000_0;
v0x17fa6c0_0 .alias "in1", 0 0, v0x17ff3a0_0;
v0x17fa740_0 .net "nand_in0ncom", 0 0, L_0x1d6ddc0; 1 drivers
v0x17fa7e0_0 .net "nand_in1com", 0 0, L_0x1d6da80; 1 drivers
v0x17fa880_0 .net "ncom", 0 0, L_0x1d6dc70; 1 drivers
v0x17fa920_0 .net "nor_wire", 0 0, L_0x1d6df70; 1 drivers
v0x17fa9c0_0 .alias "result", 0 0, v0x17fb120_0;
v0x17faa40_0 .alias "sel0", 0 0, v0x17faf70_0;
S_0x17f9c80 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17f8d10;
 .timescale -9 -12;
L_0x1d6e240/d .functor NAND 1, L_0x1d6d950, L_0x1d6fa70, C4<1>, C4<1>;
L_0x1d6e240 .delay (20000,20000,20000) L_0x1d6e240/d;
L_0x1d6e320/d .functor NOT 1, L_0x1d6e240, C4<0>, C4<0>, C4<0>;
L_0x1d6e320 .delay (10000,10000,10000) L_0x1d6e320/d;
L_0x1d6e430/d .functor NOT 1, L_0x1d6fa70, C4<0>, C4<0>, C4<0>;
L_0x1d6e430 .delay (10000,10000,10000) L_0x1d6e430/d;
L_0x1d6e4f0/d .functor NAND 1, L_0x1d6cf10, L_0x1d6e430, C4<1>, C4<1>;
L_0x1d6e4f0 .delay (20000,20000,20000) L_0x1d6e4f0/d;
L_0x1d6e600/d .functor NOT 1, L_0x1d6e4f0, C4<0>, C4<0>, C4<0>;
L_0x1d6e600 .delay (10000,10000,10000) L_0x1d6e600/d;
L_0x1d6e6f0/d .functor NOR 1, L_0x1d6e600, L_0x1d6e320, C4<0>, C4<0>;
L_0x1d6e6f0 .delay (20000,20000,20000) L_0x1d6e6f0/d;
L_0x1d6e890/d .functor NOT 1, L_0x1d6e6f0, C4<0>, C4<0>, C4<0>;
L_0x1d6e890 .delay (10000,10000,10000) L_0x1d6e890/d;
v0x17f9d70_0 .net "and_in0ncom", 0 0, L_0x1d6e600; 1 drivers
v0x17f9e30_0 .net "and_in1com", 0 0, L_0x1d6e320; 1 drivers
v0x17f9ed0_0 .alias "in0", 0 0, v0x17ff110_0;
v0x17f9f70_0 .alias "in1", 0 0, v0x17ff290_0;
v0x17f9ff0_0 .net "nand_in0ncom", 0 0, L_0x1d6e4f0; 1 drivers
v0x17fa090_0 .net "nand_in1com", 0 0, L_0x1d6e240; 1 drivers
v0x17fa130_0 .net "ncom", 0 0, L_0x1d6e430; 1 drivers
v0x17fa1d0_0 .net "nor_wire", 0 0, L_0x1d6e6f0; 1 drivers
v0x17fa270_0 .alias "result", 0 0, v0x17fb200_0;
v0x17fa2f0_0 .alias "sel0", 0 0, v0x17faf70_0;
S_0x17f9530 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17f8d10;
 .timescale -9 -12;
L_0x1d6e9c0/d .functor NAND 1, L_0x1d6e890, L_0x1d6fb30, C4<1>, C4<1>;
L_0x1d6e9c0 .delay (20000,20000,20000) L_0x1d6e9c0/d;
L_0x1d6eb30/d .functor NOT 1, L_0x1d6e9c0, C4<0>, C4<0>, C4<0>;
L_0x1d6eb30 .delay (10000,10000,10000) L_0x1d6eb30/d;
L_0x1d6ec40/d .functor NOT 1, L_0x1d6fb30, C4<0>, C4<0>, C4<0>;
L_0x1d6ec40 .delay (10000,10000,10000) L_0x1d6ec40/d;
L_0x1d6ed00/d .functor NAND 1, L_0x1d6e110, L_0x1d6ec40, C4<1>, C4<1>;
L_0x1d6ed00 .delay (20000,20000,20000) L_0x1d6ed00/d;
L_0x1d6ee50/d .functor NOT 1, L_0x1d6ed00, C4<0>, C4<0>, C4<0>;
L_0x1d6ee50 .delay (10000,10000,10000) L_0x1d6ee50/d;
L_0x1d6ef40/d .functor NOR 1, L_0x1d6ee50, L_0x1d6eb30, C4<0>, C4<0>;
L_0x1d6ef40 .delay (20000,20000,20000) L_0x1d6ef40/d;
L_0x1d6f0e0/d .functor NOT 1, L_0x1d6ef40, C4<0>, C4<0>, C4<0>;
L_0x1d6f0e0 .delay (10000,10000,10000) L_0x1d6f0e0/d;
v0x17f9620_0 .net "and_in0ncom", 0 0, L_0x1d6ee50; 1 drivers
v0x17f96e0_0 .net "and_in1com", 0 0, L_0x1d6eb30; 1 drivers
v0x17f9780_0 .alias "in0", 0 0, v0x17fb120_0;
v0x17f9820_0 .alias "in1", 0 0, v0x17fb200_0;
v0x17f98a0_0 .net "nand_in0ncom", 0 0, L_0x1d6ed00; 1 drivers
v0x17f9940_0 .net "nand_in1com", 0 0, L_0x1d6e9c0; 1 drivers
v0x17f99e0_0 .net "ncom", 0 0, L_0x1d6ec40; 1 drivers
v0x17f9a80_0 .net "nor_wire", 0 0, L_0x1d6ef40; 1 drivers
v0x17f9b20_0 .alias "result", 0 0, v0x17fb280_0;
v0x17f9ba0_0 .alias "sel0", 0 0, v0x17faff0_0;
S_0x17f8e00 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17f8d10;
 .timescale -9 -12;
L_0x1d6f210/d .functor NAND 1, C4<0>, L_0x1d6fc60, C4<1>, C4<1>;
L_0x1d6f210 .delay (20000,20000,20000) L_0x1d6f210/d;
L_0x1d6f390/d .functor NOT 1, L_0x1d6f210, C4<0>, C4<0>, C4<0>;
L_0x1d6f390 .delay (10000,10000,10000) L_0x1d6f390/d;
L_0x1d6f4a0/d .functor NOT 1, L_0x1d6fc60, C4<0>, C4<0>, C4<0>;
L_0x1d6f4a0 .delay (10000,10000,10000) L_0x1d6f4a0/d;
L_0x1d6f560/d .functor NAND 1, L_0x1d6f0e0, L_0x1d6f4a0, C4<1>, C4<1>;
L_0x1d6f560 .delay (20000,20000,20000) L_0x1d6f560/d;
L_0x1d6f6b0/d .functor NOT 1, L_0x1d6f560, C4<0>, C4<0>, C4<0>;
L_0x1d6f6b0 .delay (10000,10000,10000) L_0x1d6f6b0/d;
L_0x1d6f7a0/d .functor NOR 1, L_0x1d6f6b0, L_0x1d6f390, C4<0>, C4<0>;
L_0x1d6f7a0 .delay (20000,20000,20000) L_0x1d6f7a0/d;
L_0x1d6f940/d .functor NOT 1, L_0x1d6f7a0, C4<0>, C4<0>, C4<0>;
L_0x1d6f940 .delay (10000,10000,10000) L_0x1d6f940/d;
v0x17f8ef0_0 .net "and_in0ncom", 0 0, L_0x1d6f6b0; 1 drivers
v0x17f8f70_0 .net "and_in1com", 0 0, L_0x1d6f390; 1 drivers
v0x17f9010_0 .alias "in0", 0 0, v0x17fb280_0;
v0x17f90b0_0 .alias "in1", 0 0, v0x17fae40_0;
v0x17f9130_0 .net "nand_in0ncom", 0 0, L_0x1d6f560; 1 drivers
v0x17f91d0_0 .net "nand_in1com", 0 0, L_0x1d6f210; 1 drivers
v0x17f92b0_0 .net "ncom", 0 0, L_0x1d6f4a0; 1 drivers
v0x17f9350_0 .net "nor_wire", 0 0, L_0x1d6f7a0; 1 drivers
v0x17f93f0_0 .alias "result", 0 0, v0x17fee50_0;
v0x17f9490_0 .alias "sel0", 0 0, v0x17fb070_0;
S_0x17f2170 .scope generate, "ALU32[4]" "ALU32[4]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17f0b68 .param/l "i" 2 105, +C4<0100>;
S_0x17f22a0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17f2170;
 .timescale -9 -12;
L_0x1d5ec90/d .functor NOT 1, L_0x1d75e90, C4<0>, C4<0>, C4<0>;
L_0x1d5ec90 .delay (10000,10000,10000) L_0x1d5ec90/d;
v0x17f7ff0_0 .net "carryin", 0 0, L_0x1d75f30; 1 drivers
v0x17f8090_0 .net "carryout", 0 0, L_0x1d71b20; 1 drivers
v0x17f8110_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17f8190_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17f8210_0 .net "notB", 0 0, L_0x1d5ec90; 1 drivers
v0x17f8290_0 .net "operandA", 0 0, L_0x1d6a3e0; 1 drivers
v0x17f8310_0 .net "operandB", 0 0, L_0x1d75e90; 1 drivers
v0x17f8420_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17f84a0_0 .net "result", 0 0, L_0x1d75610; 1 drivers
v0x17f8570_0 .net "trueB", 0 0, L_0x1d70900; 1 drivers
v0x17f8650_0 .net "wAddSub", 0 0, L_0x1d71440; 1 drivers
v0x17f8760_0 .net "wNandAnd", 0 0, L_0x1d72be0; 1 drivers
v0x17f88e0_0 .net "wNorOr", 0 0, L_0x1d73620; 1 drivers
v0x17f89f0_0 .net "wXor", 0 0, L_0x1d72180; 1 drivers
L_0x1d75740 .part v0x181c250_0, 0, 1;
L_0x1d75800 .part v0x181c250_0, 1, 1;
L_0x1d75930 .part v0x181c250_0, 2, 1;
S_0x17f7820 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17f22a0;
 .timescale -9 -12;
L_0x1d703a0/d .functor NAND 1, L_0x1d5ec90, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1d703a0 .delay (20000,20000,20000) L_0x1d703a0/d;
L_0x1d70480/d .functor NOT 1, L_0x1d703a0, C4<0>, C4<0>, C4<0>;
L_0x1d70480 .delay (10000,10000,10000) L_0x1d70480/d;
L_0x1d70540/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d70540 .delay (10000,10000,10000) L_0x1d70540/d;
L_0x1d70600/d .functor NAND 1, L_0x1d75e90, L_0x1d70540, C4<1>, C4<1>;
L_0x1d70600 .delay (20000,20000,20000) L_0x1d70600/d;
L_0x1d706c0/d .functor NOT 1, L_0x1d70600, C4<0>, C4<0>, C4<0>;
L_0x1d706c0 .delay (10000,10000,10000) L_0x1d706c0/d;
L_0x1d70760/d .functor NOR 1, L_0x1d706c0, L_0x1d70480, C4<0>, C4<0>;
L_0x1d70760 .delay (20000,20000,20000) L_0x1d70760/d;
L_0x1d70900/d .functor NOT 1, L_0x1d70760, C4<0>, C4<0>, C4<0>;
L_0x1d70900 .delay (10000,10000,10000) L_0x1d70900/d;
v0x17f7910_0 .net "and_in0ncom", 0 0, L_0x1d706c0; 1 drivers
v0x17f79d0_0 .net "and_in1com", 0 0, L_0x1d70480; 1 drivers
v0x17f7a70_0 .alias "in0", 0 0, v0x17f8310_0;
v0x17f7af0_0 .alias "in1", 0 0, v0x17f8210_0;
v0x17f7b70_0 .net "nand_in0ncom", 0 0, L_0x1d70600; 1 drivers
v0x17f7c10_0 .net "nand_in1com", 0 0, L_0x1d703a0; 1 drivers
v0x17f7cb0_0 .net "ncom", 0 0, L_0x1d70540; 1 drivers
v0x17f7d50_0 .net "nor_wire", 0 0, L_0x1d70760; 1 drivers
v0x17f7e40_0 .alias "result", 0 0, v0x17f8570_0;
v0x17f7f10_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17f6530 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17f22a0;
 .timescale -9 -12;
L_0x1d71550/d .functor NAND 1, L_0x1d6a3e0, L_0x1d70900, C4<1>, C4<1>;
L_0x1d71550 .delay (20000,20000,20000) L_0x1d71550/d;
L_0x1d716e0/d .functor NOT 1, L_0x1d71550, C4<0>, C4<0>, C4<0>;
L_0x1d716e0 .delay (10000,10000,10000) L_0x1d716e0/d;
L_0x1d717f0/d .functor NAND 1, L_0x1d75f30, L_0x1d70ea0, C4<1>, C4<1>;
L_0x1d717f0 .delay (20000,20000,20000) L_0x1d717f0/d;
L_0x1d718b0/d .functor NOT 1, L_0x1d717f0, C4<0>, C4<0>, C4<0>;
L_0x1d718b0 .delay (10000,10000,10000) L_0x1d718b0/d;
L_0x1d719e0/d .functor NOR 1, L_0x1d718b0, L_0x1d716e0, C4<0>, C4<0>;
L_0x1d719e0 .delay (20000,20000,20000) L_0x1d719e0/d;
L_0x1d71b20/d .functor NOT 1, L_0x1d719e0, C4<0>, C4<0>, C4<0>;
L_0x1d71b20 .delay (10000,10000,10000) L_0x1d71b20/d;
v0x17f70f0_0 .alias "a", 0 0, v0x17f8290_0;
v0x17f7200_0 .net "and_ab", 0 0, L_0x1d716e0; 1 drivers
v0x17f7280_0 .net "and_xor_ab_c", 0 0, L_0x1d718b0; 1 drivers
v0x17f7300_0 .alias "b", 0 0, v0x17f8570_0;
v0x17f73b0_0 .alias "carryin", 0 0, v0x17f7ff0_0;
v0x17f7460_0 .alias "carryout", 0 0, v0x17f8090_0;
v0x17f7520_0 .net "nand_ab", 0 0, L_0x1d71550; 1 drivers
v0x17f75a0_0 .net "nand_xor_ab_c", 0 0, L_0x1d717f0; 1 drivers
v0x17f7620_0 .net "nco", 0 0, L_0x1d719e0; 1 drivers
v0x17f76c0_0 .alias "sum", 0 0, v0x17f8650_0;
v0x17f77a0_0 .net "xor_ab", 0 0, L_0x1d70ea0; 1 drivers
S_0x17f6bc0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17f6530;
 .timescale -9 -12;
L_0x1d70a70/d .functor NAND 1, L_0x1d6a3e0, L_0x1d70900, C4<1>, C4<1>;
L_0x1d70a70 .delay (20000,20000,20000) L_0x1d70a70/d;
L_0x1d70b50/d .functor NOR 1, L_0x1d6a3e0, L_0x1d70900, C4<0>, C4<0>;
L_0x1d70b50 .delay (20000,20000,20000) L_0x1d70b50/d;
L_0x1d70c10/d .functor NOT 1, L_0x1d70b50, C4<0>, C4<0>, C4<0>;
L_0x1d70c10 .delay (10000,10000,10000) L_0x1d70c10/d;
L_0x1d70d40/d .functor NAND 1, L_0x1d70c10, L_0x1d70a70, C4<1>, C4<1>;
L_0x1d70d40 .delay (20000,20000,20000) L_0x1d70d40/d;
L_0x1d70ea0/d .functor NOT 1, L_0x1d70d40, C4<0>, C4<0>, C4<0>;
L_0x1d70ea0 .delay (10000,10000,10000) L_0x1d70ea0/d;
v0x17f6cb0_0 .alias "a", 0 0, v0x17f8290_0;
v0x17f6d50_0 .alias "b", 0 0, v0x17f8570_0;
v0x17f6df0_0 .net "nand_ab", 0 0, L_0x1d70a70; 1 drivers
v0x17f6e90_0 .net "nor_ab", 0 0, L_0x1d70b50; 1 drivers
v0x17f6f10_0 .net "nxor_ab", 0 0, L_0x1d70d40; 1 drivers
v0x17f6fb0_0 .net "or_ab", 0 0, L_0x1d70c10; 1 drivers
v0x17f7070_0 .alias "result", 0 0, v0x17f77a0_0;
S_0x17f6620 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17f6530;
 .timescale -9 -12;
L_0x1d70fb0/d .functor NAND 1, L_0x1d70ea0, L_0x1d75f30, C4<1>, C4<1>;
L_0x1d70fb0 .delay (20000,20000,20000) L_0x1d70fb0/d;
L_0x1d71120/d .functor NOR 1, L_0x1d70ea0, L_0x1d75f30, C4<0>, C4<0>;
L_0x1d71120 .delay (20000,20000,20000) L_0x1d71120/d;
L_0x1d71270/d .functor NOT 1, L_0x1d71120, C4<0>, C4<0>, C4<0>;
L_0x1d71270 .delay (10000,10000,10000) L_0x1d71270/d;
L_0x1d71330/d .functor NAND 1, L_0x1d71270, L_0x1d70fb0, C4<1>, C4<1>;
L_0x1d71330 .delay (20000,20000,20000) L_0x1d71330/d;
L_0x1d71440/d .functor NOT 1, L_0x1d71330, C4<0>, C4<0>, C4<0>;
L_0x1d71440 .delay (10000,10000,10000) L_0x1d71440/d;
v0x17f6710_0 .alias "a", 0 0, v0x17f77a0_0;
v0x17f67b0_0 .alias "b", 0 0, v0x17f7ff0_0;
v0x17f6850_0 .net "nand_ab", 0 0, L_0x1d70fb0; 1 drivers
v0x17f68f0_0 .net "nor_ab", 0 0, L_0x1d71120; 1 drivers
v0x17f6970_0 .net "nxor_ab", 0 0, L_0x1d71330; 1 drivers
v0x17f6a10_0 .net "or_ab", 0 0, L_0x1d71270; 1 drivers
v0x17f6af0_0 .alias "result", 0 0, v0x17f8650_0;
S_0x17f5fe0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17f22a0;
 .timescale -9 -12;
L_0x1d71ce0/d .functor NAND 1, L_0x1d6a3e0, L_0x1d75e90, C4<1>, C4<1>;
L_0x1d71ce0 .delay (20000,20000,20000) L_0x1d71ce0/d;
L_0x1d71dc0/d .functor NOR 1, L_0x1d6a3e0, L_0x1d75e90, C4<0>, C4<0>;
L_0x1d71dc0 .delay (20000,20000,20000) L_0x1d71dc0/d;
L_0x1d71f50/d .functor NOT 1, L_0x1d71dc0, C4<0>, C4<0>, C4<0>;
L_0x1d71f50 .delay (10000,10000,10000) L_0x1d71f50/d;
L_0x1d72040/d .functor NAND 1, L_0x1d71f50, L_0x1d71ce0, C4<1>, C4<1>;
L_0x1d72040 .delay (20000,20000,20000) L_0x1d72040/d;
L_0x1d72180/d .functor NOT 1, L_0x1d72040, C4<0>, C4<0>, C4<0>;
L_0x1d72180 .delay (10000,10000,10000) L_0x1d72180/d;
v0x17f60d0_0 .alias "a", 0 0, v0x17f8290_0;
v0x17f6150_0 .alias "b", 0 0, v0x17f8310_0;
v0x17f6220_0 .net "nand_ab", 0 0, L_0x1d71ce0; 1 drivers
v0x17f62a0_0 .net "nor_ab", 0 0, L_0x1d71dc0; 1 drivers
v0x17f6320_0 .net "nxor_ab", 0 0, L_0x1d72040; 1 drivers
v0x17f63a0_0 .net "or_ab", 0 0, L_0x1d71f50; 1 drivers
v0x17f6460_0 .alias "result", 0 0, v0x17f89f0_0;
S_0x17f53f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17f22a0;
 .timescale -9 -12;
L_0x1d722d0/d .functor NAND 1, L_0x1d6a3e0, L_0x1d75e90, C4<1>, C4<1>;
L_0x1d722d0 .delay (20000,20000,20000) L_0x1d722d0/d;
L_0x1d72420/d .functor NOT 1, L_0x1d722d0, C4<0>, C4<0>, C4<0>;
L_0x1d72420 .delay (10000,10000,10000) L_0x1d72420/d;
v0x17f5c60_0 .alias "a", 0 0, v0x17f8290_0;
v0x17f5d00_0 .net "and_ab", 0 0, L_0x1d72420; 1 drivers
v0x17f5d80_0 .alias "b", 0 0, v0x17f8310_0;
v0x17f5e00_0 .net "nand_ab", 0 0, L_0x1d722d0; 1 drivers
v0x17f5ee0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17f5f60_0 .alias "result", 0 0, v0x17f8760_0;
S_0x17f54e0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17f53f0;
 .timescale -9 -12;
L_0x1d72550/d .functor NAND 1, L_0x1d72420, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d72550 .delay (20000,20000,20000) L_0x1d72550/d;
L_0x1d72630/d .functor NOT 1, L_0x1d72550, C4<0>, C4<0>, C4<0>;
L_0x1d72630 .delay (10000,10000,10000) L_0x1d72630/d;
L_0x1d72740/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d72740 .delay (10000,10000,10000) L_0x1d72740/d;
L_0x1d72800/d .functor NAND 1, L_0x1d722d0, L_0x1d72740, C4<1>, C4<1>;
L_0x1d72800 .delay (20000,20000,20000) L_0x1d72800/d;
L_0x1d72950/d .functor NOT 1, L_0x1d72800, C4<0>, C4<0>, C4<0>;
L_0x1d72950 .delay (10000,10000,10000) L_0x1d72950/d;
L_0x1d72a40/d .functor NOR 1, L_0x1d72950, L_0x1d72630, C4<0>, C4<0>;
L_0x1d72a40 .delay (20000,20000,20000) L_0x1d72a40/d;
L_0x1d72be0/d .functor NOT 1, L_0x1d72a40, C4<0>, C4<0>, C4<0>;
L_0x1d72be0 .delay (10000,10000,10000) L_0x1d72be0/d;
v0x17f55d0_0 .net "and_in0ncom", 0 0, L_0x1d72950; 1 drivers
v0x17f5650_0 .net "and_in1com", 0 0, L_0x1d72630; 1 drivers
v0x17f56d0_0 .alias "in0", 0 0, v0x17f5e00_0;
v0x17f5770_0 .alias "in1", 0 0, v0x17f5d00_0;
v0x17f57f0_0 .net "nand_in0ncom", 0 0, L_0x1d72800; 1 drivers
v0x17f5890_0 .net "nand_in1com", 0 0, L_0x1d72550; 1 drivers
v0x17f5970_0 .net "ncom", 0 0, L_0x1d72740; 1 drivers
v0x17f5a10_0 .net "nor_wire", 0 0, L_0x1d72a40; 1 drivers
v0x17f5ab0_0 .alias "result", 0 0, v0x17f8760_0;
v0x17f5b80_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17f4950 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17f22a0;
 .timescale -9 -12;
L_0x1d72d10/d .functor NOR 1, L_0x1d6a3e0, L_0x1d75e90, C4<0>, C4<0>;
L_0x1d72d10 .delay (20000,20000,20000) L_0x1d72d10/d;
L_0x1d72e60/d .functor NOT 1, L_0x1d72d10, C4<0>, C4<0>, C4<0>;
L_0x1d72e60 .delay (10000,10000,10000) L_0x1d72e60/d;
v0x17f50d0_0 .alias "a", 0 0, v0x17f8290_0;
v0x17f5150_0 .alias "b", 0 0, v0x17f8310_0;
v0x17f51f0_0 .net "nor_ab", 0 0, L_0x1d72d10; 1 drivers
v0x17f5270_0 .net "or_ab", 0 0, L_0x1d72e60; 1 drivers
v0x17f52f0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17f5370_0 .alias "result", 0 0, v0x17f88e0_0;
S_0x17f4a40 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17f4950;
 .timescale -9 -12;
L_0x1d72f90/d .functor NAND 1, L_0x1d72e60, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d72f90 .delay (20000,20000,20000) L_0x1d72f90/d;
L_0x1d73070/d .functor NOT 1, L_0x1d72f90, C4<0>, C4<0>, C4<0>;
L_0x1d73070 .delay (10000,10000,10000) L_0x1d73070/d;
L_0x1d73180/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d73180 .delay (10000,10000,10000) L_0x1d73180/d;
L_0x1d73240/d .functor NAND 1, L_0x1d72d10, L_0x1d73180, C4<1>, C4<1>;
L_0x1d73240 .delay (20000,20000,20000) L_0x1d73240/d;
L_0x1d73390/d .functor NOT 1, L_0x1d73240, C4<0>, C4<0>, C4<0>;
L_0x1d73390 .delay (10000,10000,10000) L_0x1d73390/d;
L_0x1d73480/d .functor NOR 1, L_0x1d73390, L_0x1d73070, C4<0>, C4<0>;
L_0x1d73480 .delay (20000,20000,20000) L_0x1d73480/d;
L_0x1d73620/d .functor NOT 1, L_0x1d73480, C4<0>, C4<0>, C4<0>;
L_0x1d73620 .delay (10000,10000,10000) L_0x1d73620/d;
v0x17f4b30_0 .net "and_in0ncom", 0 0, L_0x1d73390; 1 drivers
v0x17f4bb0_0 .net "and_in1com", 0 0, L_0x1d73070; 1 drivers
v0x17f4c30_0 .alias "in0", 0 0, v0x17f51f0_0;
v0x17f4cb0_0 .alias "in1", 0 0, v0x17f5270_0;
v0x17f4d30_0 .net "nand_in0ncom", 0 0, L_0x1d73240; 1 drivers
v0x17f4db0_0 .net "nand_in1com", 0 0, L_0x1d72f90; 1 drivers
v0x17f4e30_0 .net "ncom", 0 0, L_0x1d73180; 1 drivers
v0x17f4eb0_0 .net "nor_wire", 0 0, L_0x1d73480; 1 drivers
v0x17f4f80_0 .alias "result", 0 0, v0x17f88e0_0;
v0x17f5050_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17f2390 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17f22a0;
 .timescale -9 -12;
v0x17f41a0_0 .alias "in0", 0 0, v0x17f8650_0;
v0x17f4250_0 .alias "in1", 0 0, v0x17f89f0_0;
v0x17f4300_0 .alias "in2", 0 0, v0x17f8760_0;
v0x17f43b0_0 .alias "in3", 0 0, v0x17f88e0_0;
v0x17f4490_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17f4540_0 .alias "result", 0 0, v0x17f84a0_0;
v0x17f45c0_0 .net "sel0", 0 0, L_0x1d75740; 1 drivers
v0x17f4640_0 .net "sel1", 0 0, L_0x1d75800; 1 drivers
v0x17f46c0_0 .net "sel2", 0 0, L_0x1d75930; 1 drivers
v0x17f4770_0 .net "w0", 0 0, L_0x1d73de0; 1 drivers
v0x17f4850_0 .net "w1", 0 0, L_0x1d74560; 1 drivers
v0x17f48d0_0 .net "w2", 0 0, L_0x1d74db0; 1 drivers
S_0x17f3a50 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17f2390;
 .timescale -9 -12;
L_0x1d73750/d .functor NAND 1, L_0x1d72180, L_0x1d75740, C4<1>, C4<1>;
L_0x1d73750 .delay (20000,20000,20000) L_0x1d73750/d;
L_0x1d73830/d .functor NOT 1, L_0x1d73750, C4<0>, C4<0>, C4<0>;
L_0x1d73830 .delay (10000,10000,10000) L_0x1d73830/d;
L_0x1d73940/d .functor NOT 1, L_0x1d75740, C4<0>, C4<0>, C4<0>;
L_0x1d73940 .delay (10000,10000,10000) L_0x1d73940/d;
L_0x1d73a90/d .functor NAND 1, L_0x1d71440, L_0x1d73940, C4<1>, C4<1>;
L_0x1d73a90 .delay (20000,20000,20000) L_0x1d73a90/d;
L_0x1d73b50/d .functor NOT 1, L_0x1d73a90, C4<0>, C4<0>, C4<0>;
L_0x1d73b50 .delay (10000,10000,10000) L_0x1d73b50/d;
L_0x1d73c40/d .functor NOR 1, L_0x1d73b50, L_0x1d73830, C4<0>, C4<0>;
L_0x1d73c40 .delay (20000,20000,20000) L_0x1d73c40/d;
L_0x1d73de0/d .functor NOT 1, L_0x1d73c40, C4<0>, C4<0>, C4<0>;
L_0x1d73de0 .delay (10000,10000,10000) L_0x1d73de0/d;
v0x17f3b40_0 .net "and_in0ncom", 0 0, L_0x1d73b50; 1 drivers
v0x17f3c00_0 .net "and_in1com", 0 0, L_0x1d73830; 1 drivers
v0x17f3ca0_0 .alias "in0", 0 0, v0x17f8650_0;
v0x17f3d40_0 .alias "in1", 0 0, v0x17f89f0_0;
v0x17f3dc0_0 .net "nand_in0ncom", 0 0, L_0x1d73a90; 1 drivers
v0x17f3e60_0 .net "nand_in1com", 0 0, L_0x1d73750; 1 drivers
v0x17f3f00_0 .net "ncom", 0 0, L_0x1d73940; 1 drivers
v0x17f3fa0_0 .net "nor_wire", 0 0, L_0x1d73c40; 1 drivers
v0x17f4040_0 .alias "result", 0 0, v0x17f4770_0;
v0x17f40c0_0 .alias "sel0", 0 0, v0x17f45c0_0;
S_0x17f3300 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17f2390;
 .timescale -9 -12;
L_0x1d73f10/d .functor NAND 1, L_0x1d73620, L_0x1d75740, C4<1>, C4<1>;
L_0x1d73f10 .delay (20000,20000,20000) L_0x1d73f10/d;
L_0x1d73ff0/d .functor NOT 1, L_0x1d73f10, C4<0>, C4<0>, C4<0>;
L_0x1d73ff0 .delay (10000,10000,10000) L_0x1d73ff0/d;
L_0x1d74100/d .functor NOT 1, L_0x1d75740, C4<0>, C4<0>, C4<0>;
L_0x1d74100 .delay (10000,10000,10000) L_0x1d74100/d;
L_0x1d741c0/d .functor NAND 1, L_0x1d72be0, L_0x1d74100, C4<1>, C4<1>;
L_0x1d741c0 .delay (20000,20000,20000) L_0x1d741c0/d;
L_0x1d742d0/d .functor NOT 1, L_0x1d741c0, C4<0>, C4<0>, C4<0>;
L_0x1d742d0 .delay (10000,10000,10000) L_0x1d742d0/d;
L_0x1d743c0/d .functor NOR 1, L_0x1d742d0, L_0x1d73ff0, C4<0>, C4<0>;
L_0x1d743c0 .delay (20000,20000,20000) L_0x1d743c0/d;
L_0x1d74560/d .functor NOT 1, L_0x1d743c0, C4<0>, C4<0>, C4<0>;
L_0x1d74560 .delay (10000,10000,10000) L_0x1d74560/d;
v0x17f33f0_0 .net "and_in0ncom", 0 0, L_0x1d742d0; 1 drivers
v0x17f34b0_0 .net "and_in1com", 0 0, L_0x1d73ff0; 1 drivers
v0x17f3550_0 .alias "in0", 0 0, v0x17f8760_0;
v0x17f35f0_0 .alias "in1", 0 0, v0x17f88e0_0;
v0x17f3670_0 .net "nand_in0ncom", 0 0, L_0x1d741c0; 1 drivers
v0x17f3710_0 .net "nand_in1com", 0 0, L_0x1d73f10; 1 drivers
v0x17f37b0_0 .net "ncom", 0 0, L_0x1d74100; 1 drivers
v0x17f3850_0 .net "nor_wire", 0 0, L_0x1d743c0; 1 drivers
v0x17f38f0_0 .alias "result", 0 0, v0x17f4850_0;
v0x17f3970_0 .alias "sel0", 0 0, v0x17f45c0_0;
S_0x17f2bb0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17f2390;
 .timescale -9 -12;
L_0x1d74690/d .functor NAND 1, L_0x1d74560, L_0x1d75800, C4<1>, C4<1>;
L_0x1d74690 .delay (20000,20000,20000) L_0x1d74690/d;
L_0x1d74800/d .functor NOT 1, L_0x1d74690, C4<0>, C4<0>, C4<0>;
L_0x1d74800 .delay (10000,10000,10000) L_0x1d74800/d;
L_0x1d74910/d .functor NOT 1, L_0x1d75800, C4<0>, C4<0>, C4<0>;
L_0x1d74910 .delay (10000,10000,10000) L_0x1d74910/d;
L_0x1d749d0/d .functor NAND 1, L_0x1d73de0, L_0x1d74910, C4<1>, C4<1>;
L_0x1d749d0 .delay (20000,20000,20000) L_0x1d749d0/d;
L_0x1d74b20/d .functor NOT 1, L_0x1d749d0, C4<0>, C4<0>, C4<0>;
L_0x1d74b20 .delay (10000,10000,10000) L_0x1d74b20/d;
L_0x1d74c10/d .functor NOR 1, L_0x1d74b20, L_0x1d74800, C4<0>, C4<0>;
L_0x1d74c10 .delay (20000,20000,20000) L_0x1d74c10/d;
L_0x1d74db0/d .functor NOT 1, L_0x1d74c10, C4<0>, C4<0>, C4<0>;
L_0x1d74db0 .delay (10000,10000,10000) L_0x1d74db0/d;
v0x17f2ca0_0 .net "and_in0ncom", 0 0, L_0x1d74b20; 1 drivers
v0x17f2d60_0 .net "and_in1com", 0 0, L_0x1d74800; 1 drivers
v0x17f2e00_0 .alias "in0", 0 0, v0x17f4770_0;
v0x17f2ea0_0 .alias "in1", 0 0, v0x17f4850_0;
v0x17f2f20_0 .net "nand_in0ncom", 0 0, L_0x1d749d0; 1 drivers
v0x17f2fc0_0 .net "nand_in1com", 0 0, L_0x1d74690; 1 drivers
v0x17f3060_0 .net "ncom", 0 0, L_0x1d74910; 1 drivers
v0x17f3100_0 .net "nor_wire", 0 0, L_0x1d74c10; 1 drivers
v0x17f31a0_0 .alias "result", 0 0, v0x17f48d0_0;
v0x17f3220_0 .alias "sel0", 0 0, v0x17f4640_0;
S_0x17f2480 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17f2390;
 .timescale -9 -12;
L_0x1d74ee0/d .functor NAND 1, C4<0>, L_0x1d75930, C4<1>, C4<1>;
L_0x1d74ee0 .delay (20000,20000,20000) L_0x1d74ee0/d;
L_0x1d75060/d .functor NOT 1, L_0x1d74ee0, C4<0>, C4<0>, C4<0>;
L_0x1d75060 .delay (10000,10000,10000) L_0x1d75060/d;
L_0x1d75170/d .functor NOT 1, L_0x1d75930, C4<0>, C4<0>, C4<0>;
L_0x1d75170 .delay (10000,10000,10000) L_0x1d75170/d;
L_0x1d75230/d .functor NAND 1, L_0x1d74db0, L_0x1d75170, C4<1>, C4<1>;
L_0x1d75230 .delay (20000,20000,20000) L_0x1d75230/d;
L_0x1d75380/d .functor NOT 1, L_0x1d75230, C4<0>, C4<0>, C4<0>;
L_0x1d75380 .delay (10000,10000,10000) L_0x1d75380/d;
L_0x1d75470/d .functor NOR 1, L_0x1d75380, L_0x1d75060, C4<0>, C4<0>;
L_0x1d75470 .delay (20000,20000,20000) L_0x1d75470/d;
L_0x1d75610/d .functor NOT 1, L_0x1d75470, C4<0>, C4<0>, C4<0>;
L_0x1d75610 .delay (10000,10000,10000) L_0x1d75610/d;
v0x17f2570_0 .net "and_in0ncom", 0 0, L_0x1d75380; 1 drivers
v0x17f25f0_0 .net "and_in1com", 0 0, L_0x1d75060; 1 drivers
v0x17f2690_0 .alias "in0", 0 0, v0x17f48d0_0;
v0x17f2730_0 .alias "in1", 0 0, v0x17f4490_0;
v0x17f27b0_0 .net "nand_in0ncom", 0 0, L_0x1d75230; 1 drivers
v0x17f2850_0 .net "nand_in1com", 0 0, L_0x1d74ee0; 1 drivers
v0x17f2930_0 .net "ncom", 0 0, L_0x1d75170; 1 drivers
v0x17f29d0_0 .net "nor_wire", 0 0, L_0x1d75470; 1 drivers
v0x17f2a70_0 .alias "result", 0 0, v0x17f84a0_0;
v0x17f2b10_0 .alias "sel0", 0 0, v0x17f46c0_0;
S_0x17eaff0 .scope generate, "ALU32[5]" "ALU32[5]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17e99e8 .param/l "i" 2 105, +C4<0101>;
S_0x17eb120 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17eaff0;
 .timescale -9 -12;
L_0x1d6a2b0/d .functor NOT 1, L_0x1d7bae0, C4<0>, C4<0>, C4<0>;
L_0x1d6a2b0 .delay (10000,10000,10000) L_0x1d6a2b0/d;
v0x17f1670_0 .net "carryin", 0 0, L_0x1d7ba20; 1 drivers
v0x17f1710_0 .net "carryout", 0 0, L_0x1d77850; 1 drivers
v0x17f1790_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17f1810_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17f1890_0 .net "notB", 0 0, L_0x1d6a2b0; 1 drivers
v0x17f1910_0 .net "operandA", 0 0, L_0x1d6a480; 1 drivers
v0x17f1990_0 .net "operandB", 0 0, L_0x1d7bae0; 1 drivers
v0x17f1aa0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17f1b20_0 .net "result", 0 0, L_0x1d7b340; 1 drivers
v0x17f1bf0_0 .net "trueB", 0 0, L_0x1d76690; 1 drivers
v0x17f1cd0_0 .net "wAddSub", 0 0, L_0x1d771b0; 1 drivers
v0x17f1de0_0 .net "wNandAnd", 0 0, L_0x1d78910; 1 drivers
v0x17f1f60_0 .net "wNorOr", 0 0, L_0x1d79350; 1 drivers
v0x17f2070_0 .net "wXor", 0 0, L_0x1d77eb0; 1 drivers
L_0x1d7b470 .part v0x181c250_0, 0, 1;
L_0x1d7b530 .part v0x181c250_0, 1, 1;
L_0x1d7b660 .part v0x181c250_0, 2, 1;
S_0x17f0ea0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17eb120;
 .timescale -9 -12;
L_0x1d760e0/d .functor NAND 1, L_0x1d6a2b0, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1d760e0 .delay (20000,20000,20000) L_0x1d760e0/d;
L_0x1d761c0/d .functor NOT 1, L_0x1d760e0, C4<0>, C4<0>, C4<0>;
L_0x1d761c0 .delay (10000,10000,10000) L_0x1d761c0/d;
L_0x1d76280/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d76280 .delay (10000,10000,10000) L_0x1d76280/d;
L_0x1d76340/d .functor NAND 1, L_0x1d7bae0, L_0x1d76280, C4<1>, C4<1>;
L_0x1d76340 .delay (20000,20000,20000) L_0x1d76340/d;
L_0x1d76400/d .functor NOT 1, L_0x1d76340, C4<0>, C4<0>, C4<0>;
L_0x1d76400 .delay (10000,10000,10000) L_0x1d76400/d;
L_0x1d764f0/d .functor NOR 1, L_0x1d76400, L_0x1d761c0, C4<0>, C4<0>;
L_0x1d764f0 .delay (20000,20000,20000) L_0x1d764f0/d;
L_0x1d76690/d .functor NOT 1, L_0x1d764f0, C4<0>, C4<0>, C4<0>;
L_0x1d76690 .delay (10000,10000,10000) L_0x1d76690/d;
v0x17f0f90_0 .net "and_in0ncom", 0 0, L_0x1d76400; 1 drivers
v0x17f1050_0 .net "and_in1com", 0 0, L_0x1d761c0; 1 drivers
v0x17f10f0_0 .alias "in0", 0 0, v0x17f1990_0;
v0x17f1170_0 .alias "in1", 0 0, v0x17f1890_0;
v0x17f11f0_0 .net "nand_in0ncom", 0 0, L_0x1d76340; 1 drivers
v0x17f1290_0 .net "nand_in1com", 0 0, L_0x1d760e0; 1 drivers
v0x17f1330_0 .net "ncom", 0 0, L_0x1d76280; 1 drivers
v0x17f13d0_0 .net "nor_wire", 0 0, L_0x1d764f0; 1 drivers
v0x17f14c0_0 .alias "result", 0 0, v0x17f1bf0_0;
v0x17f1590_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x179b610 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17eb120;
 .timescale -9 -12;
L_0x1d772c0/d .functor NAND 1, L_0x1d6a480, L_0x1d76690, C4<1>, C4<1>;
L_0x1d772c0 .delay (20000,20000,20000) L_0x1d772c0/d;
L_0x1d77450/d .functor NOT 1, L_0x1d772c0, C4<0>, C4<0>, C4<0>;
L_0x1d77450 .delay (10000,10000,10000) L_0x1d77450/d;
L_0x1d77540/d .functor NAND 1, L_0x1d7ba20, L_0x1d76c10, C4<1>, C4<1>;
L_0x1d77540 .delay (20000,20000,20000) L_0x1d77540/d;
L_0x1d77600/d .functor NOT 1, L_0x1d77540, C4<0>, C4<0>, C4<0>;
L_0x1d77600 .delay (10000,10000,10000) L_0x1d77600/d;
L_0x1d77710/d .functor NOR 1, L_0x1d77600, L_0x1d77450, C4<0>, C4<0>;
L_0x1d77710 .delay (20000,20000,20000) L_0x1d77710/d;
L_0x1d77850/d .functor NOT 1, L_0x1d77710, C4<0>, C4<0>, C4<0>;
L_0x1d77850 .delay (10000,10000,10000) L_0x1d77850/d;
v0x17f0790_0 .alias "a", 0 0, v0x17f1910_0;
v0x17f08a0_0 .net "and_ab", 0 0, L_0x1d77450; 1 drivers
v0x17f0940_0 .net "and_xor_ab_c", 0 0, L_0x1d77600; 1 drivers
v0x17f09e0_0 .alias "b", 0 0, v0x17f1bf0_0;
v0x17f0a60_0 .alias "carryin", 0 0, v0x17f1670_0;
v0x17f0ae0_0 .alias "carryout", 0 0, v0x17f1710_0;
v0x17f0ba0_0 .net "nand_ab", 0 0, L_0x1d772c0; 1 drivers
v0x17f0c20_0 .net "nand_xor_ab_c", 0 0, L_0x1d77540; 1 drivers
v0x17f0ca0_0 .net "nco", 0 0, L_0x1d77710; 1 drivers
v0x17f0d40_0 .alias "sum", 0 0, v0x17f1cd0_0;
v0x17f0e20_0 .net "xor_ab", 0 0, L_0x1d76c10; 1 drivers
S_0x17f0240 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x179b610;
 .timescale -9 -12;
L_0x1d76800/d .functor NAND 1, L_0x1d6a480, L_0x1d76690, C4<1>, C4<1>;
L_0x1d76800 .delay (20000,20000,20000) L_0x1d76800/d;
L_0x1d768e0/d .functor NOR 1, L_0x1d6a480, L_0x1d76690, C4<0>, C4<0>;
L_0x1d768e0 .delay (20000,20000,20000) L_0x1d768e0/d;
L_0x1d769a0/d .functor NOT 1, L_0x1d768e0, C4<0>, C4<0>, C4<0>;
L_0x1d769a0 .delay (10000,10000,10000) L_0x1d769a0/d;
L_0x1d76ab0/d .functor NAND 1, L_0x1d769a0, L_0x1d76800, C4<1>, C4<1>;
L_0x1d76ab0 .delay (20000,20000,20000) L_0x1d76ab0/d;
L_0x1d76c10/d .functor NOT 1, L_0x1d76ab0, C4<0>, C4<0>, C4<0>;
L_0x1d76c10 .delay (10000,10000,10000) L_0x1d76c10/d;
v0x17f0330_0 .alias "a", 0 0, v0x17f1910_0;
v0x17f03d0_0 .alias "b", 0 0, v0x17f1bf0_0;
v0x17f0470_0 .net "nand_ab", 0 0, L_0x1d76800; 1 drivers
v0x17f0510_0 .net "nor_ab", 0 0, L_0x1d768e0; 1 drivers
v0x17f0590_0 .net "nxor_ab", 0 0, L_0x1d76ab0; 1 drivers
v0x17f0630_0 .net "or_ab", 0 0, L_0x1d769a0; 1 drivers
v0x17f0710_0 .alias "result", 0 0, v0x17f0e20_0;
S_0x179b700 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x179b610;
 .timescale -9 -12;
L_0x1d76d20/d .functor NAND 1, L_0x1d76c10, L_0x1d7ba20, C4<1>, C4<1>;
L_0x1d76d20 .delay (20000,20000,20000) L_0x1d76d20/d;
L_0x1d76e90/d .functor NOR 1, L_0x1d76c10, L_0x1d7ba20, C4<0>, C4<0>;
L_0x1d76e90 .delay (20000,20000,20000) L_0x1d76e90/d;
L_0x1d76fe0/d .functor NOT 1, L_0x1d76e90, C4<0>, C4<0>, C4<0>;
L_0x1d76fe0 .delay (10000,10000,10000) L_0x1d76fe0/d;
L_0x1d770a0/d .functor NAND 1, L_0x1d76fe0, L_0x1d76d20, C4<1>, C4<1>;
L_0x1d770a0 .delay (20000,20000,20000) L_0x1d770a0/d;
L_0x1d771b0/d .functor NOT 1, L_0x1d770a0, C4<0>, C4<0>, C4<0>;
L_0x1d771b0 .delay (10000,10000,10000) L_0x1d771b0/d;
v0x17efdf0_0 .alias "a", 0 0, v0x17f0e20_0;
v0x17efe70_0 .alias "b", 0 0, v0x17f1670_0;
v0x17efef0_0 .net "nand_ab", 0 0, L_0x1d76d20; 1 drivers
v0x17eff70_0 .net "nor_ab", 0 0, L_0x1d76e90; 1 drivers
v0x17efff0_0 .net "nxor_ab", 0 0, L_0x1d770a0; 1 drivers
v0x17f0090_0 .net "or_ab", 0 0, L_0x1d76fe0; 1 drivers
v0x17f0170_0 .alias "result", 0 0, v0x17f1cd0_0;
S_0x179b0c0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17eb120;
 .timescale -9 -12;
L_0x1d77a10/d .functor NAND 1, L_0x1d6a480, L_0x1d7bae0, C4<1>, C4<1>;
L_0x1d77a10 .delay (20000,20000,20000) L_0x1d77a10/d;
L_0x1d77af0/d .functor NOR 1, L_0x1d6a480, L_0x1d7bae0, C4<0>, C4<0>;
L_0x1d77af0 .delay (20000,20000,20000) L_0x1d77af0/d;
L_0x1d77c80/d .functor NOT 1, L_0x1d77af0, C4<0>, C4<0>, C4<0>;
L_0x1d77c80 .delay (10000,10000,10000) L_0x1d77c80/d;
L_0x1d77d70/d .functor NAND 1, L_0x1d77c80, L_0x1d77a10, C4<1>, C4<1>;
L_0x1d77d70 .delay (20000,20000,20000) L_0x1d77d70/d;
L_0x1d77eb0/d .functor NOT 1, L_0x1d77d70, C4<0>, C4<0>, C4<0>;
L_0x1d77eb0 .delay (10000,10000,10000) L_0x1d77eb0/d;
v0x179b1b0_0 .alias "a", 0 0, v0x17f1910_0;
v0x179b230_0 .alias "b", 0 0, v0x17f1990_0;
v0x179b300_0 .net "nand_ab", 0 0, L_0x1d77a10; 1 drivers
v0x179b380_0 .net "nor_ab", 0 0, L_0x1d77af0; 1 drivers
v0x179b400_0 .net "nxor_ab", 0 0, L_0x1d77d70; 1 drivers
v0x179b480_0 .net "or_ab", 0 0, L_0x1d77c80; 1 drivers
v0x179b540_0 .alias "result", 0 0, v0x17f2070_0;
S_0x17ee270 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17eb120;
 .timescale -9 -12;
L_0x1d78000/d .functor NAND 1, L_0x1d6a480, L_0x1d7bae0, C4<1>, C4<1>;
L_0x1d78000 .delay (20000,20000,20000) L_0x1d78000/d;
L_0x1d78150/d .functor NOT 1, L_0x1d78000, C4<0>, C4<0>, C4<0>;
L_0x1d78150 .delay (10000,10000,10000) L_0x1d78150/d;
v0x17eeae0_0 .alias "a", 0 0, v0x17f1910_0;
v0x17eeb80_0 .net "and_ab", 0 0, L_0x1d78150; 1 drivers
v0x17eec00_0 .alias "b", 0 0, v0x17f1990_0;
v0x17eec80_0 .net "nand_ab", 0 0, L_0x1d78000; 1 drivers
v0x17eed60_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x179b040_0 .alias "result", 0 0, v0x17f1de0_0;
S_0x17ee360 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17ee270;
 .timescale -9 -12;
L_0x1d78280/d .functor NAND 1, L_0x1d78150, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d78280 .delay (20000,20000,20000) L_0x1d78280/d;
L_0x1d78360/d .functor NOT 1, L_0x1d78280, C4<0>, C4<0>, C4<0>;
L_0x1d78360 .delay (10000,10000,10000) L_0x1d78360/d;
L_0x1d78470/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d78470 .delay (10000,10000,10000) L_0x1d78470/d;
L_0x1d78530/d .functor NAND 1, L_0x1d78000, L_0x1d78470, C4<1>, C4<1>;
L_0x1d78530 .delay (20000,20000,20000) L_0x1d78530/d;
L_0x1d78680/d .functor NOT 1, L_0x1d78530, C4<0>, C4<0>, C4<0>;
L_0x1d78680 .delay (10000,10000,10000) L_0x1d78680/d;
L_0x1d78770/d .functor NOR 1, L_0x1d78680, L_0x1d78360, C4<0>, C4<0>;
L_0x1d78770 .delay (20000,20000,20000) L_0x1d78770/d;
L_0x1d78910/d .functor NOT 1, L_0x1d78770, C4<0>, C4<0>, C4<0>;
L_0x1d78910 .delay (10000,10000,10000) L_0x1d78910/d;
v0x17ee450_0 .net "and_in0ncom", 0 0, L_0x1d78680; 1 drivers
v0x17ee4d0_0 .net "and_in1com", 0 0, L_0x1d78360; 1 drivers
v0x17ee550_0 .alias "in0", 0 0, v0x17eec80_0;
v0x17ee5f0_0 .alias "in1", 0 0, v0x17eeb80_0;
v0x17ee670_0 .net "nand_in0ncom", 0 0, L_0x1d78530; 1 drivers
v0x17ee710_0 .net "nand_in1com", 0 0, L_0x1d78280; 1 drivers
v0x17ee7f0_0 .net "ncom", 0 0, L_0x1d78470; 1 drivers
v0x17ee890_0 .net "nor_wire", 0 0, L_0x1d78770; 1 drivers
v0x17ee930_0 .alias "result", 0 0, v0x17f1de0_0;
v0x17eea00_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17ed7d0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17eb120;
 .timescale -9 -12;
L_0x1d78a40/d .functor NOR 1, L_0x1d6a480, L_0x1d7bae0, C4<0>, C4<0>;
L_0x1d78a40 .delay (20000,20000,20000) L_0x1d78a40/d;
L_0x1d78b90/d .functor NOT 1, L_0x1d78a40, C4<0>, C4<0>, C4<0>;
L_0x1d78b90 .delay (10000,10000,10000) L_0x1d78b90/d;
v0x17edf50_0 .alias "a", 0 0, v0x17f1910_0;
v0x17edfd0_0 .alias "b", 0 0, v0x17f1990_0;
v0x17ee070_0 .net "nor_ab", 0 0, L_0x1d78a40; 1 drivers
v0x17ee0f0_0 .net "or_ab", 0 0, L_0x1d78b90; 1 drivers
v0x17ee170_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17ee1f0_0 .alias "result", 0 0, v0x17f1f60_0;
S_0x17ed8c0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17ed7d0;
 .timescale -9 -12;
L_0x1d78cc0/d .functor NAND 1, L_0x1d78b90, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d78cc0 .delay (20000,20000,20000) L_0x1d78cc0/d;
L_0x1d78da0/d .functor NOT 1, L_0x1d78cc0, C4<0>, C4<0>, C4<0>;
L_0x1d78da0 .delay (10000,10000,10000) L_0x1d78da0/d;
L_0x1d78eb0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d78eb0 .delay (10000,10000,10000) L_0x1d78eb0/d;
L_0x1d78f70/d .functor NAND 1, L_0x1d78a40, L_0x1d78eb0, C4<1>, C4<1>;
L_0x1d78f70 .delay (20000,20000,20000) L_0x1d78f70/d;
L_0x1d790c0/d .functor NOT 1, L_0x1d78f70, C4<0>, C4<0>, C4<0>;
L_0x1d790c0 .delay (10000,10000,10000) L_0x1d790c0/d;
L_0x1d791b0/d .functor NOR 1, L_0x1d790c0, L_0x1d78da0, C4<0>, C4<0>;
L_0x1d791b0 .delay (20000,20000,20000) L_0x1d791b0/d;
L_0x1d79350/d .functor NOT 1, L_0x1d791b0, C4<0>, C4<0>, C4<0>;
L_0x1d79350 .delay (10000,10000,10000) L_0x1d79350/d;
v0x17ed9b0_0 .net "and_in0ncom", 0 0, L_0x1d790c0; 1 drivers
v0x17eda30_0 .net "and_in1com", 0 0, L_0x1d78da0; 1 drivers
v0x17edab0_0 .alias "in0", 0 0, v0x17ee070_0;
v0x17edb30_0 .alias "in1", 0 0, v0x17ee0f0_0;
v0x17edbb0_0 .net "nand_in0ncom", 0 0, L_0x1d78f70; 1 drivers
v0x17edc30_0 .net "nand_in1com", 0 0, L_0x1d78cc0; 1 drivers
v0x17edcb0_0 .net "ncom", 0 0, L_0x1d78eb0; 1 drivers
v0x17edd30_0 .net "nor_wire", 0 0, L_0x1d791b0; 1 drivers
v0x17ede00_0 .alias "result", 0 0, v0x17f1f60_0;
v0x17eded0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17eb210 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17eb120;
 .timescale -9 -12;
v0x17ed020_0 .alias "in0", 0 0, v0x17f1cd0_0;
v0x17ed0d0_0 .alias "in1", 0 0, v0x17f2070_0;
v0x17ed180_0 .alias "in2", 0 0, v0x17f1de0_0;
v0x17ed230_0 .alias "in3", 0 0, v0x17f1f60_0;
v0x17ed310_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17ed3c0_0 .alias "result", 0 0, v0x17f1b20_0;
v0x17ed440_0 .net "sel0", 0 0, L_0x1d7b470; 1 drivers
v0x17ed4c0_0 .net "sel1", 0 0, L_0x1d7b530; 1 drivers
v0x17ed540_0 .net "sel2", 0 0, L_0x1d7b660; 1 drivers
v0x17ed5f0_0 .net "w0", 0 0, L_0x1d79b10; 1 drivers
v0x17ed6d0_0 .net "w1", 0 0, L_0x1d7a290; 1 drivers
v0x17ed750_0 .net "w2", 0 0, L_0x1d7aae0; 1 drivers
S_0x17ec8d0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17eb210;
 .timescale -9 -12;
L_0x1d79480/d .functor NAND 1, L_0x1d77eb0, L_0x1d7b470, C4<1>, C4<1>;
L_0x1d79480 .delay (20000,20000,20000) L_0x1d79480/d;
L_0x1d79560/d .functor NOT 1, L_0x1d79480, C4<0>, C4<0>, C4<0>;
L_0x1d79560 .delay (10000,10000,10000) L_0x1d79560/d;
L_0x1d79670/d .functor NOT 1, L_0x1d7b470, C4<0>, C4<0>, C4<0>;
L_0x1d79670 .delay (10000,10000,10000) L_0x1d79670/d;
L_0x1d797c0/d .functor NAND 1, L_0x1d771b0, L_0x1d79670, C4<1>, C4<1>;
L_0x1d797c0 .delay (20000,20000,20000) L_0x1d797c0/d;
L_0x1d79880/d .functor NOT 1, L_0x1d797c0, C4<0>, C4<0>, C4<0>;
L_0x1d79880 .delay (10000,10000,10000) L_0x1d79880/d;
L_0x1d79970/d .functor NOR 1, L_0x1d79880, L_0x1d79560, C4<0>, C4<0>;
L_0x1d79970 .delay (20000,20000,20000) L_0x1d79970/d;
L_0x1d79b10/d .functor NOT 1, L_0x1d79970, C4<0>, C4<0>, C4<0>;
L_0x1d79b10 .delay (10000,10000,10000) L_0x1d79b10/d;
v0x17ec9c0_0 .net "and_in0ncom", 0 0, L_0x1d79880; 1 drivers
v0x17eca80_0 .net "and_in1com", 0 0, L_0x1d79560; 1 drivers
v0x17ecb20_0 .alias "in0", 0 0, v0x17f1cd0_0;
v0x17ecbc0_0 .alias "in1", 0 0, v0x17f2070_0;
v0x17ecc40_0 .net "nand_in0ncom", 0 0, L_0x1d797c0; 1 drivers
v0x17ecce0_0 .net "nand_in1com", 0 0, L_0x1d79480; 1 drivers
v0x17ecd80_0 .net "ncom", 0 0, L_0x1d79670; 1 drivers
v0x17ece20_0 .net "nor_wire", 0 0, L_0x1d79970; 1 drivers
v0x17ecec0_0 .alias "result", 0 0, v0x17ed5f0_0;
v0x17ecf40_0 .alias "sel0", 0 0, v0x17ed440_0;
S_0x17ec180 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17eb210;
 .timescale -9 -12;
L_0x1d79c40/d .functor NAND 1, L_0x1d79350, L_0x1d7b470, C4<1>, C4<1>;
L_0x1d79c40 .delay (20000,20000,20000) L_0x1d79c40/d;
L_0x1d79d20/d .functor NOT 1, L_0x1d79c40, C4<0>, C4<0>, C4<0>;
L_0x1d79d20 .delay (10000,10000,10000) L_0x1d79d20/d;
L_0x1d79e30/d .functor NOT 1, L_0x1d7b470, C4<0>, C4<0>, C4<0>;
L_0x1d79e30 .delay (10000,10000,10000) L_0x1d79e30/d;
L_0x1d79ef0/d .functor NAND 1, L_0x1d78910, L_0x1d79e30, C4<1>, C4<1>;
L_0x1d79ef0 .delay (20000,20000,20000) L_0x1d79ef0/d;
L_0x1d7a000/d .functor NOT 1, L_0x1d79ef0, C4<0>, C4<0>, C4<0>;
L_0x1d7a000 .delay (10000,10000,10000) L_0x1d7a000/d;
L_0x1d7a0f0/d .functor NOR 1, L_0x1d7a000, L_0x1d79d20, C4<0>, C4<0>;
L_0x1d7a0f0 .delay (20000,20000,20000) L_0x1d7a0f0/d;
L_0x1d7a290/d .functor NOT 1, L_0x1d7a0f0, C4<0>, C4<0>, C4<0>;
L_0x1d7a290 .delay (10000,10000,10000) L_0x1d7a290/d;
v0x17ec270_0 .net "and_in0ncom", 0 0, L_0x1d7a000; 1 drivers
v0x17ec330_0 .net "and_in1com", 0 0, L_0x1d79d20; 1 drivers
v0x17ec3d0_0 .alias "in0", 0 0, v0x17f1de0_0;
v0x17ec470_0 .alias "in1", 0 0, v0x17f1f60_0;
v0x17ec4f0_0 .net "nand_in0ncom", 0 0, L_0x1d79ef0; 1 drivers
v0x17ec590_0 .net "nand_in1com", 0 0, L_0x1d79c40; 1 drivers
v0x17ec630_0 .net "ncom", 0 0, L_0x1d79e30; 1 drivers
v0x17ec6d0_0 .net "nor_wire", 0 0, L_0x1d7a0f0; 1 drivers
v0x17ec770_0 .alias "result", 0 0, v0x17ed6d0_0;
v0x17ec7f0_0 .alias "sel0", 0 0, v0x17ed440_0;
S_0x17eba30 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17eb210;
 .timescale -9 -12;
L_0x1d7a3c0/d .functor NAND 1, L_0x1d7a290, L_0x1d7b530, C4<1>, C4<1>;
L_0x1d7a3c0 .delay (20000,20000,20000) L_0x1d7a3c0/d;
L_0x1d7a530/d .functor NOT 1, L_0x1d7a3c0, C4<0>, C4<0>, C4<0>;
L_0x1d7a530 .delay (10000,10000,10000) L_0x1d7a530/d;
L_0x1d7a640/d .functor NOT 1, L_0x1d7b530, C4<0>, C4<0>, C4<0>;
L_0x1d7a640 .delay (10000,10000,10000) L_0x1d7a640/d;
L_0x1d7a700/d .functor NAND 1, L_0x1d79b10, L_0x1d7a640, C4<1>, C4<1>;
L_0x1d7a700 .delay (20000,20000,20000) L_0x1d7a700/d;
L_0x1d7a850/d .functor NOT 1, L_0x1d7a700, C4<0>, C4<0>, C4<0>;
L_0x1d7a850 .delay (10000,10000,10000) L_0x1d7a850/d;
L_0x1d7a940/d .functor NOR 1, L_0x1d7a850, L_0x1d7a530, C4<0>, C4<0>;
L_0x1d7a940 .delay (20000,20000,20000) L_0x1d7a940/d;
L_0x1d7aae0/d .functor NOT 1, L_0x1d7a940, C4<0>, C4<0>, C4<0>;
L_0x1d7aae0 .delay (10000,10000,10000) L_0x1d7aae0/d;
v0x17ebb20_0 .net "and_in0ncom", 0 0, L_0x1d7a850; 1 drivers
v0x17ebbe0_0 .net "and_in1com", 0 0, L_0x1d7a530; 1 drivers
v0x17ebc80_0 .alias "in0", 0 0, v0x17ed5f0_0;
v0x17ebd20_0 .alias "in1", 0 0, v0x17ed6d0_0;
v0x17ebda0_0 .net "nand_in0ncom", 0 0, L_0x1d7a700; 1 drivers
v0x17ebe40_0 .net "nand_in1com", 0 0, L_0x1d7a3c0; 1 drivers
v0x17ebee0_0 .net "ncom", 0 0, L_0x1d7a640; 1 drivers
v0x17ebf80_0 .net "nor_wire", 0 0, L_0x1d7a940; 1 drivers
v0x17ec020_0 .alias "result", 0 0, v0x17ed750_0;
v0x17ec0a0_0 .alias "sel0", 0 0, v0x17ed4c0_0;
S_0x17eb300 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17eb210;
 .timescale -9 -12;
L_0x1d7ac10/d .functor NAND 1, C4<0>, L_0x1d7b660, C4<1>, C4<1>;
L_0x1d7ac10 .delay (20000,20000,20000) L_0x1d7ac10/d;
L_0x1d7ad90/d .functor NOT 1, L_0x1d7ac10, C4<0>, C4<0>, C4<0>;
L_0x1d7ad90 .delay (10000,10000,10000) L_0x1d7ad90/d;
L_0x1d7aea0/d .functor NOT 1, L_0x1d7b660, C4<0>, C4<0>, C4<0>;
L_0x1d7aea0 .delay (10000,10000,10000) L_0x1d7aea0/d;
L_0x1d7af60/d .functor NAND 1, L_0x1d7aae0, L_0x1d7aea0, C4<1>, C4<1>;
L_0x1d7af60 .delay (20000,20000,20000) L_0x1d7af60/d;
L_0x1d7b0b0/d .functor NOT 1, L_0x1d7af60, C4<0>, C4<0>, C4<0>;
L_0x1d7b0b0 .delay (10000,10000,10000) L_0x1d7b0b0/d;
L_0x1d7b1a0/d .functor NOR 1, L_0x1d7b0b0, L_0x1d7ad90, C4<0>, C4<0>;
L_0x1d7b1a0 .delay (20000,20000,20000) L_0x1d7b1a0/d;
L_0x1d7b340/d .functor NOT 1, L_0x1d7b1a0, C4<0>, C4<0>, C4<0>;
L_0x1d7b340 .delay (10000,10000,10000) L_0x1d7b340/d;
v0x17eb3f0_0 .net "and_in0ncom", 0 0, L_0x1d7b0b0; 1 drivers
v0x17eb470_0 .net "and_in1com", 0 0, L_0x1d7ad90; 1 drivers
v0x17eb510_0 .alias "in0", 0 0, v0x17ed750_0;
v0x17eb5b0_0 .alias "in1", 0 0, v0x17ed310_0;
v0x17eb630_0 .net "nand_in0ncom", 0 0, L_0x1d7af60; 1 drivers
v0x17eb6d0_0 .net "nand_in1com", 0 0, L_0x1d7ac10; 1 drivers
v0x17eb7b0_0 .net "ncom", 0 0, L_0x1d7aea0; 1 drivers
v0x17eb850_0 .net "nor_wire", 0 0, L_0x1d7b1a0; 1 drivers
v0x17eb8f0_0 .alias "result", 0 0, v0x17f1b20_0;
v0x17eb990_0 .alias "sel0", 0 0, v0x17ed540_0;
S_0x17e4670 .scope generate, "ALU32[6]" "ALU32[6]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17e3068 .param/l "i" 2 105, +C4<0110>;
S_0x17e47a0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17e4670;
 .timescale -9 -12;
L_0x1d7bc50/d .functor NOT 1, L_0x1d75bd0, C4<0>, C4<0>, C4<0>;
L_0x1d7bc50 .delay (10000,10000,10000) L_0x1d7bc50/d;
v0x17ea4f0_0 .net "carryin", 0 0, L_0x1d81820; 1 drivers
v0x17ea590_0 .net "carryout", 0 0, L_0x1d7d4a0; 1 drivers
v0x17ea610_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17ea690_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17ea710_0 .net "notB", 0 0, L_0x1d7bc50; 1 drivers
v0x17ea790_0 .net "operandA", 0 0, L_0x1d75cb0; 1 drivers
v0x17ea810_0 .net "operandB", 0 0, L_0x1d75bd0; 1 drivers
v0x17ea920_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17ea9a0_0 .net "result", 0 0, L_0x1d80f90; 1 drivers
v0x17eaa70_0 .net "trueB", 0 0, L_0x1d7c2e0; 1 drivers
v0x17eab50_0 .net "wAddSub", 0 0, L_0x1d7ce00; 1 drivers
v0x17eac60_0 .net "wNandAnd", 0 0, L_0x1d7e560; 1 drivers
v0x17eade0_0 .net "wNorOr", 0 0, L_0x1d7efa0; 1 drivers
v0x17eaef0_0 .net "wXor", 0 0, L_0x1d7db00; 1 drivers
L_0x1d810c0 .part v0x181c250_0, 0, 1;
L_0x1d81180 .part v0x181c250_0, 1, 1;
L_0x1d812b0 .part v0x181c250_0, 2, 1;
S_0x17e9d20 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17e47a0;
 .timescale -9 -12;
L_0x1d7bd30/d .functor NAND 1, L_0x1d7bc50, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1d7bd30 .delay (20000,20000,20000) L_0x1d7bd30/d;
L_0x1d7be10/d .functor NOT 1, L_0x1d7bd30, C4<0>, C4<0>, C4<0>;
L_0x1d7be10 .delay (10000,10000,10000) L_0x1d7be10/d;
L_0x1d7bed0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d7bed0 .delay (10000,10000,10000) L_0x1d7bed0/d;
L_0x1d7bf90/d .functor NAND 1, L_0x1d75bd0, L_0x1d7bed0, C4<1>, C4<1>;
L_0x1d7bf90 .delay (20000,20000,20000) L_0x1d7bf90/d;
L_0x1d7c050/d .functor NOT 1, L_0x1d7bf90, C4<0>, C4<0>, C4<0>;
L_0x1d7c050 .delay (10000,10000,10000) L_0x1d7c050/d;
L_0x1d7c140/d .functor NOR 1, L_0x1d7c050, L_0x1d7be10, C4<0>, C4<0>;
L_0x1d7c140 .delay (20000,20000,20000) L_0x1d7c140/d;
L_0x1d7c2e0/d .functor NOT 1, L_0x1d7c140, C4<0>, C4<0>, C4<0>;
L_0x1d7c2e0 .delay (10000,10000,10000) L_0x1d7c2e0/d;
v0x17e9e10_0 .net "and_in0ncom", 0 0, L_0x1d7c050; 1 drivers
v0x17e9ed0_0 .net "and_in1com", 0 0, L_0x1d7be10; 1 drivers
v0x17e9f70_0 .alias "in0", 0 0, v0x17ea810_0;
v0x17e9ff0_0 .alias "in1", 0 0, v0x17ea710_0;
v0x17ea070_0 .net "nand_in0ncom", 0 0, L_0x1d7bf90; 1 drivers
v0x17ea110_0 .net "nand_in1com", 0 0, L_0x1d7bd30; 1 drivers
v0x17ea1b0_0 .net "ncom", 0 0, L_0x1d7bed0; 1 drivers
v0x17ea250_0 .net "nor_wire", 0 0, L_0x1d7c140; 1 drivers
v0x17ea340_0 .alias "result", 0 0, v0x17eaa70_0;
v0x17ea410_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17e8a30 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17e47a0;
 .timescale -9 -12;
L_0x1d7cf10/d .functor NAND 1, L_0x1d75cb0, L_0x1d7c2e0, C4<1>, C4<1>;
L_0x1d7cf10 .delay (20000,20000,20000) L_0x1d7cf10/d;
L_0x1d7d0a0/d .functor NOT 1, L_0x1d7cf10, C4<0>, C4<0>, C4<0>;
L_0x1d7d0a0 .delay (10000,10000,10000) L_0x1d7d0a0/d;
L_0x1d7d190/d .functor NAND 1, L_0x1d81820, L_0x1d7c860, C4<1>, C4<1>;
L_0x1d7d190 .delay (20000,20000,20000) L_0x1d7d190/d;
L_0x1d7d250/d .functor NOT 1, L_0x1d7d190, C4<0>, C4<0>, C4<0>;
L_0x1d7d250 .delay (10000,10000,10000) L_0x1d7d250/d;
L_0x1d7d360/d .functor NOR 1, L_0x1d7d250, L_0x1d7d0a0, C4<0>, C4<0>;
L_0x1d7d360 .delay (20000,20000,20000) L_0x1d7d360/d;
L_0x1d7d4a0/d .functor NOT 1, L_0x1d7d360, C4<0>, C4<0>, C4<0>;
L_0x1d7d4a0 .delay (10000,10000,10000) L_0x1d7d4a0/d;
v0x17e9610_0 .alias "a", 0 0, v0x17ea790_0;
v0x17e9720_0 .net "and_ab", 0 0, L_0x1d7d0a0; 1 drivers
v0x17e97c0_0 .net "and_xor_ab_c", 0 0, L_0x1d7d250; 1 drivers
v0x17e9860_0 .alias "b", 0 0, v0x17eaa70_0;
v0x17e98e0_0 .alias "carryin", 0 0, v0x17ea4f0_0;
v0x17e9960_0 .alias "carryout", 0 0, v0x17ea590_0;
v0x17e9a20_0 .net "nand_ab", 0 0, L_0x1d7cf10; 1 drivers
v0x17e9aa0_0 .net "nand_xor_ab_c", 0 0, L_0x1d7d190; 1 drivers
v0x17e9b20_0 .net "nco", 0 0, L_0x1d7d360; 1 drivers
v0x17e9bc0_0 .alias "sum", 0 0, v0x17eab50_0;
v0x17e9ca0_0 .net "xor_ab", 0 0, L_0x1d7c860; 1 drivers
S_0x17e90c0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17e8a30;
 .timescale -9 -12;
L_0x1d7c450/d .functor NAND 1, L_0x1d75cb0, L_0x1d7c2e0, C4<1>, C4<1>;
L_0x1d7c450 .delay (20000,20000,20000) L_0x1d7c450/d;
L_0x1d7c530/d .functor NOR 1, L_0x1d75cb0, L_0x1d7c2e0, C4<0>, C4<0>;
L_0x1d7c530 .delay (20000,20000,20000) L_0x1d7c530/d;
L_0x1d7c5f0/d .functor NOT 1, L_0x1d7c530, C4<0>, C4<0>, C4<0>;
L_0x1d7c5f0 .delay (10000,10000,10000) L_0x1d7c5f0/d;
L_0x1d7c700/d .functor NAND 1, L_0x1d7c5f0, L_0x1d7c450, C4<1>, C4<1>;
L_0x1d7c700 .delay (20000,20000,20000) L_0x1d7c700/d;
L_0x1d7c860/d .functor NOT 1, L_0x1d7c700, C4<0>, C4<0>, C4<0>;
L_0x1d7c860 .delay (10000,10000,10000) L_0x1d7c860/d;
v0x17e91b0_0 .alias "a", 0 0, v0x17ea790_0;
v0x17e9250_0 .alias "b", 0 0, v0x17eaa70_0;
v0x17e92f0_0 .net "nand_ab", 0 0, L_0x1d7c450; 1 drivers
v0x17e9390_0 .net "nor_ab", 0 0, L_0x1d7c530; 1 drivers
v0x17e9410_0 .net "nxor_ab", 0 0, L_0x1d7c700; 1 drivers
v0x17e94b0_0 .net "or_ab", 0 0, L_0x1d7c5f0; 1 drivers
v0x17e9590_0 .alias "result", 0 0, v0x17e9ca0_0;
S_0x17e8b20 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17e8a30;
 .timescale -9 -12;
L_0x1d7c970/d .functor NAND 1, L_0x1d7c860, L_0x1d81820, C4<1>, C4<1>;
L_0x1d7c970 .delay (20000,20000,20000) L_0x1d7c970/d;
L_0x1d7cae0/d .functor NOR 1, L_0x1d7c860, L_0x1d81820, C4<0>, C4<0>;
L_0x1d7cae0 .delay (20000,20000,20000) L_0x1d7cae0/d;
L_0x1d7cc30/d .functor NOT 1, L_0x1d7cae0, C4<0>, C4<0>, C4<0>;
L_0x1d7cc30 .delay (10000,10000,10000) L_0x1d7cc30/d;
L_0x1d7ccf0/d .functor NAND 1, L_0x1d7cc30, L_0x1d7c970, C4<1>, C4<1>;
L_0x1d7ccf0 .delay (20000,20000,20000) L_0x1d7ccf0/d;
L_0x1d7ce00/d .functor NOT 1, L_0x1d7ccf0, C4<0>, C4<0>, C4<0>;
L_0x1d7ce00 .delay (10000,10000,10000) L_0x1d7ce00/d;
v0x17e8c10_0 .alias "a", 0 0, v0x17e9ca0_0;
v0x17e8cb0_0 .alias "b", 0 0, v0x17ea4f0_0;
v0x17e8d50_0 .net "nand_ab", 0 0, L_0x1d7c970; 1 drivers
v0x17e8df0_0 .net "nor_ab", 0 0, L_0x1d7cae0; 1 drivers
v0x17e8e70_0 .net "nxor_ab", 0 0, L_0x1d7ccf0; 1 drivers
v0x17e8f10_0 .net "or_ab", 0 0, L_0x1d7cc30; 1 drivers
v0x17e8ff0_0 .alias "result", 0 0, v0x17eab50_0;
S_0x17e84e0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17e47a0;
 .timescale -9 -12;
L_0x1d7d660/d .functor NAND 1, L_0x1d75cb0, L_0x1d75bd0, C4<1>, C4<1>;
L_0x1d7d660 .delay (20000,20000,20000) L_0x1d7d660/d;
L_0x1d7d740/d .functor NOR 1, L_0x1d75cb0, L_0x1d75bd0, C4<0>, C4<0>;
L_0x1d7d740 .delay (20000,20000,20000) L_0x1d7d740/d;
L_0x1d7d8d0/d .functor NOT 1, L_0x1d7d740, C4<0>, C4<0>, C4<0>;
L_0x1d7d8d0 .delay (10000,10000,10000) L_0x1d7d8d0/d;
L_0x1d7d9c0/d .functor NAND 1, L_0x1d7d8d0, L_0x1d7d660, C4<1>, C4<1>;
L_0x1d7d9c0 .delay (20000,20000,20000) L_0x1d7d9c0/d;
L_0x1d7db00/d .functor NOT 1, L_0x1d7d9c0, C4<0>, C4<0>, C4<0>;
L_0x1d7db00 .delay (10000,10000,10000) L_0x1d7db00/d;
v0x17e85d0_0 .alias "a", 0 0, v0x17ea790_0;
v0x17e8650_0 .alias "b", 0 0, v0x17ea810_0;
v0x17e8720_0 .net "nand_ab", 0 0, L_0x1d7d660; 1 drivers
v0x17e87a0_0 .net "nor_ab", 0 0, L_0x1d7d740; 1 drivers
v0x17e8820_0 .net "nxor_ab", 0 0, L_0x1d7d9c0; 1 drivers
v0x17e88a0_0 .net "or_ab", 0 0, L_0x1d7d8d0; 1 drivers
v0x17e8960_0 .alias "result", 0 0, v0x17eaef0_0;
S_0x17e78f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17e47a0;
 .timescale -9 -12;
L_0x1d7dc50/d .functor NAND 1, L_0x1d75cb0, L_0x1d75bd0, C4<1>, C4<1>;
L_0x1d7dc50 .delay (20000,20000,20000) L_0x1d7dc50/d;
L_0x1d7dda0/d .functor NOT 1, L_0x1d7dc50, C4<0>, C4<0>, C4<0>;
L_0x1d7dda0 .delay (10000,10000,10000) L_0x1d7dda0/d;
v0x17e8160_0 .alias "a", 0 0, v0x17ea790_0;
v0x17e8200_0 .net "and_ab", 0 0, L_0x1d7dda0; 1 drivers
v0x17e8280_0 .alias "b", 0 0, v0x17ea810_0;
v0x17e8300_0 .net "nand_ab", 0 0, L_0x1d7dc50; 1 drivers
v0x17e83e0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17e8460_0 .alias "result", 0 0, v0x17eac60_0;
S_0x17e79e0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17e78f0;
 .timescale -9 -12;
L_0x1d7ded0/d .functor NAND 1, L_0x1d7dda0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d7ded0 .delay (20000,20000,20000) L_0x1d7ded0/d;
L_0x1d7dfb0/d .functor NOT 1, L_0x1d7ded0, C4<0>, C4<0>, C4<0>;
L_0x1d7dfb0 .delay (10000,10000,10000) L_0x1d7dfb0/d;
L_0x1d7e0c0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d7e0c0 .delay (10000,10000,10000) L_0x1d7e0c0/d;
L_0x1d7e180/d .functor NAND 1, L_0x1d7dc50, L_0x1d7e0c0, C4<1>, C4<1>;
L_0x1d7e180 .delay (20000,20000,20000) L_0x1d7e180/d;
L_0x1d7e2d0/d .functor NOT 1, L_0x1d7e180, C4<0>, C4<0>, C4<0>;
L_0x1d7e2d0 .delay (10000,10000,10000) L_0x1d7e2d0/d;
L_0x1d7e3c0/d .functor NOR 1, L_0x1d7e2d0, L_0x1d7dfb0, C4<0>, C4<0>;
L_0x1d7e3c0 .delay (20000,20000,20000) L_0x1d7e3c0/d;
L_0x1d7e560/d .functor NOT 1, L_0x1d7e3c0, C4<0>, C4<0>, C4<0>;
L_0x1d7e560 .delay (10000,10000,10000) L_0x1d7e560/d;
v0x17e7ad0_0 .net "and_in0ncom", 0 0, L_0x1d7e2d0; 1 drivers
v0x17e7b50_0 .net "and_in1com", 0 0, L_0x1d7dfb0; 1 drivers
v0x17e7bd0_0 .alias "in0", 0 0, v0x17e8300_0;
v0x17e7c70_0 .alias "in1", 0 0, v0x17e8200_0;
v0x17e7cf0_0 .net "nand_in0ncom", 0 0, L_0x1d7e180; 1 drivers
v0x17e7d90_0 .net "nand_in1com", 0 0, L_0x1d7ded0; 1 drivers
v0x17e7e70_0 .net "ncom", 0 0, L_0x1d7e0c0; 1 drivers
v0x17e7f10_0 .net "nor_wire", 0 0, L_0x1d7e3c0; 1 drivers
v0x17e7fb0_0 .alias "result", 0 0, v0x17eac60_0;
v0x17e8080_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17e6e50 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17e47a0;
 .timescale -9 -12;
L_0x1d7e690/d .functor NOR 1, L_0x1d75cb0, L_0x1d75bd0, C4<0>, C4<0>;
L_0x1d7e690 .delay (20000,20000,20000) L_0x1d7e690/d;
L_0x1d7e7e0/d .functor NOT 1, L_0x1d7e690, C4<0>, C4<0>, C4<0>;
L_0x1d7e7e0 .delay (10000,10000,10000) L_0x1d7e7e0/d;
v0x17e75d0_0 .alias "a", 0 0, v0x17ea790_0;
v0x17e7650_0 .alias "b", 0 0, v0x17ea810_0;
v0x17e76f0_0 .net "nor_ab", 0 0, L_0x1d7e690; 1 drivers
v0x17e7770_0 .net "or_ab", 0 0, L_0x1d7e7e0; 1 drivers
v0x17e77f0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17e7870_0 .alias "result", 0 0, v0x17eade0_0;
S_0x17e6f40 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17e6e50;
 .timescale -9 -12;
L_0x1d7e910/d .functor NAND 1, L_0x1d7e7e0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d7e910 .delay (20000,20000,20000) L_0x1d7e910/d;
L_0x1d7e9f0/d .functor NOT 1, L_0x1d7e910, C4<0>, C4<0>, C4<0>;
L_0x1d7e9f0 .delay (10000,10000,10000) L_0x1d7e9f0/d;
L_0x1d7eb00/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d7eb00 .delay (10000,10000,10000) L_0x1d7eb00/d;
L_0x1d7ebc0/d .functor NAND 1, L_0x1d7e690, L_0x1d7eb00, C4<1>, C4<1>;
L_0x1d7ebc0 .delay (20000,20000,20000) L_0x1d7ebc0/d;
L_0x1d7ed10/d .functor NOT 1, L_0x1d7ebc0, C4<0>, C4<0>, C4<0>;
L_0x1d7ed10 .delay (10000,10000,10000) L_0x1d7ed10/d;
L_0x1d7ee00/d .functor NOR 1, L_0x1d7ed10, L_0x1d7e9f0, C4<0>, C4<0>;
L_0x1d7ee00 .delay (20000,20000,20000) L_0x1d7ee00/d;
L_0x1d7efa0/d .functor NOT 1, L_0x1d7ee00, C4<0>, C4<0>, C4<0>;
L_0x1d7efa0 .delay (10000,10000,10000) L_0x1d7efa0/d;
v0x17e7030_0 .net "and_in0ncom", 0 0, L_0x1d7ed10; 1 drivers
v0x17e70b0_0 .net "and_in1com", 0 0, L_0x1d7e9f0; 1 drivers
v0x17e7130_0 .alias "in0", 0 0, v0x17e76f0_0;
v0x17e71b0_0 .alias "in1", 0 0, v0x17e7770_0;
v0x17e7230_0 .net "nand_in0ncom", 0 0, L_0x1d7ebc0; 1 drivers
v0x17e72b0_0 .net "nand_in1com", 0 0, L_0x1d7e910; 1 drivers
v0x17e7330_0 .net "ncom", 0 0, L_0x1d7eb00; 1 drivers
v0x17e73b0_0 .net "nor_wire", 0 0, L_0x1d7ee00; 1 drivers
v0x17e7480_0 .alias "result", 0 0, v0x17eade0_0;
v0x17e7550_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17e4890 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17e47a0;
 .timescale -9 -12;
v0x17e66a0_0 .alias "in0", 0 0, v0x17eab50_0;
v0x17e6750_0 .alias "in1", 0 0, v0x17eaef0_0;
v0x17e6800_0 .alias "in2", 0 0, v0x17eac60_0;
v0x17e68b0_0 .alias "in3", 0 0, v0x17eade0_0;
v0x17e6990_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17e6a40_0 .alias "result", 0 0, v0x17ea9a0_0;
v0x17e6ac0_0 .net "sel0", 0 0, L_0x1d810c0; 1 drivers
v0x17e6b40_0 .net "sel1", 0 0, L_0x1d81180; 1 drivers
v0x17e6bc0_0 .net "sel2", 0 0, L_0x1d812b0; 1 drivers
v0x17e6c70_0 .net "w0", 0 0, L_0x1d7f760; 1 drivers
v0x17e6d50_0 .net "w1", 0 0, L_0x1d7fee0; 1 drivers
v0x17e6dd0_0 .net "w2", 0 0, L_0x1d80730; 1 drivers
S_0x17e5f50 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17e4890;
 .timescale -9 -12;
L_0x1d7f0d0/d .functor NAND 1, L_0x1d7db00, L_0x1d810c0, C4<1>, C4<1>;
L_0x1d7f0d0 .delay (20000,20000,20000) L_0x1d7f0d0/d;
L_0x1d7f1b0/d .functor NOT 1, L_0x1d7f0d0, C4<0>, C4<0>, C4<0>;
L_0x1d7f1b0 .delay (10000,10000,10000) L_0x1d7f1b0/d;
L_0x1d7f2c0/d .functor NOT 1, L_0x1d810c0, C4<0>, C4<0>, C4<0>;
L_0x1d7f2c0 .delay (10000,10000,10000) L_0x1d7f2c0/d;
L_0x1d7f410/d .functor NAND 1, L_0x1d7ce00, L_0x1d7f2c0, C4<1>, C4<1>;
L_0x1d7f410 .delay (20000,20000,20000) L_0x1d7f410/d;
L_0x1d7f4d0/d .functor NOT 1, L_0x1d7f410, C4<0>, C4<0>, C4<0>;
L_0x1d7f4d0 .delay (10000,10000,10000) L_0x1d7f4d0/d;
L_0x1d7f5c0/d .functor NOR 1, L_0x1d7f4d0, L_0x1d7f1b0, C4<0>, C4<0>;
L_0x1d7f5c0 .delay (20000,20000,20000) L_0x1d7f5c0/d;
L_0x1d7f760/d .functor NOT 1, L_0x1d7f5c0, C4<0>, C4<0>, C4<0>;
L_0x1d7f760 .delay (10000,10000,10000) L_0x1d7f760/d;
v0x17e6040_0 .net "and_in0ncom", 0 0, L_0x1d7f4d0; 1 drivers
v0x17e6100_0 .net "and_in1com", 0 0, L_0x1d7f1b0; 1 drivers
v0x17e61a0_0 .alias "in0", 0 0, v0x17eab50_0;
v0x17e6240_0 .alias "in1", 0 0, v0x17eaef0_0;
v0x17e62c0_0 .net "nand_in0ncom", 0 0, L_0x1d7f410; 1 drivers
v0x17e6360_0 .net "nand_in1com", 0 0, L_0x1d7f0d0; 1 drivers
v0x17e6400_0 .net "ncom", 0 0, L_0x1d7f2c0; 1 drivers
v0x17e64a0_0 .net "nor_wire", 0 0, L_0x1d7f5c0; 1 drivers
v0x17e6540_0 .alias "result", 0 0, v0x17e6c70_0;
v0x17e65c0_0 .alias "sel0", 0 0, v0x17e6ac0_0;
S_0x17e5800 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17e4890;
 .timescale -9 -12;
L_0x1d7f890/d .functor NAND 1, L_0x1d7efa0, L_0x1d810c0, C4<1>, C4<1>;
L_0x1d7f890 .delay (20000,20000,20000) L_0x1d7f890/d;
L_0x1d7f970/d .functor NOT 1, L_0x1d7f890, C4<0>, C4<0>, C4<0>;
L_0x1d7f970 .delay (10000,10000,10000) L_0x1d7f970/d;
L_0x1d7fa80/d .functor NOT 1, L_0x1d810c0, C4<0>, C4<0>, C4<0>;
L_0x1d7fa80 .delay (10000,10000,10000) L_0x1d7fa80/d;
L_0x1d7fb40/d .functor NAND 1, L_0x1d7e560, L_0x1d7fa80, C4<1>, C4<1>;
L_0x1d7fb40 .delay (20000,20000,20000) L_0x1d7fb40/d;
L_0x1d7fc50/d .functor NOT 1, L_0x1d7fb40, C4<0>, C4<0>, C4<0>;
L_0x1d7fc50 .delay (10000,10000,10000) L_0x1d7fc50/d;
L_0x1d7fd40/d .functor NOR 1, L_0x1d7fc50, L_0x1d7f970, C4<0>, C4<0>;
L_0x1d7fd40 .delay (20000,20000,20000) L_0x1d7fd40/d;
L_0x1d7fee0/d .functor NOT 1, L_0x1d7fd40, C4<0>, C4<0>, C4<0>;
L_0x1d7fee0 .delay (10000,10000,10000) L_0x1d7fee0/d;
v0x17e58f0_0 .net "and_in0ncom", 0 0, L_0x1d7fc50; 1 drivers
v0x17e59b0_0 .net "and_in1com", 0 0, L_0x1d7f970; 1 drivers
v0x17e5a50_0 .alias "in0", 0 0, v0x17eac60_0;
v0x17e5af0_0 .alias "in1", 0 0, v0x17eade0_0;
v0x17e5b70_0 .net "nand_in0ncom", 0 0, L_0x1d7fb40; 1 drivers
v0x17e5c10_0 .net "nand_in1com", 0 0, L_0x1d7f890; 1 drivers
v0x17e5cb0_0 .net "ncom", 0 0, L_0x1d7fa80; 1 drivers
v0x17e5d50_0 .net "nor_wire", 0 0, L_0x1d7fd40; 1 drivers
v0x17e5df0_0 .alias "result", 0 0, v0x17e6d50_0;
v0x17e5e70_0 .alias "sel0", 0 0, v0x17e6ac0_0;
S_0x17e50b0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17e4890;
 .timescale -9 -12;
L_0x1d80010/d .functor NAND 1, L_0x1d7fee0, L_0x1d81180, C4<1>, C4<1>;
L_0x1d80010 .delay (20000,20000,20000) L_0x1d80010/d;
L_0x1d80180/d .functor NOT 1, L_0x1d80010, C4<0>, C4<0>, C4<0>;
L_0x1d80180 .delay (10000,10000,10000) L_0x1d80180/d;
L_0x1d80290/d .functor NOT 1, L_0x1d81180, C4<0>, C4<0>, C4<0>;
L_0x1d80290 .delay (10000,10000,10000) L_0x1d80290/d;
L_0x1d80350/d .functor NAND 1, L_0x1d7f760, L_0x1d80290, C4<1>, C4<1>;
L_0x1d80350 .delay (20000,20000,20000) L_0x1d80350/d;
L_0x1d804a0/d .functor NOT 1, L_0x1d80350, C4<0>, C4<0>, C4<0>;
L_0x1d804a0 .delay (10000,10000,10000) L_0x1d804a0/d;
L_0x1d80590/d .functor NOR 1, L_0x1d804a0, L_0x1d80180, C4<0>, C4<0>;
L_0x1d80590 .delay (20000,20000,20000) L_0x1d80590/d;
L_0x1d80730/d .functor NOT 1, L_0x1d80590, C4<0>, C4<0>, C4<0>;
L_0x1d80730 .delay (10000,10000,10000) L_0x1d80730/d;
v0x17e51a0_0 .net "and_in0ncom", 0 0, L_0x1d804a0; 1 drivers
v0x17e5260_0 .net "and_in1com", 0 0, L_0x1d80180; 1 drivers
v0x17e5300_0 .alias "in0", 0 0, v0x17e6c70_0;
v0x17e53a0_0 .alias "in1", 0 0, v0x17e6d50_0;
v0x17e5420_0 .net "nand_in0ncom", 0 0, L_0x1d80350; 1 drivers
v0x17e54c0_0 .net "nand_in1com", 0 0, L_0x1d80010; 1 drivers
v0x17e5560_0 .net "ncom", 0 0, L_0x1d80290; 1 drivers
v0x17e5600_0 .net "nor_wire", 0 0, L_0x1d80590; 1 drivers
v0x17e56a0_0 .alias "result", 0 0, v0x17e6dd0_0;
v0x17e5720_0 .alias "sel0", 0 0, v0x17e6b40_0;
S_0x17e4980 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17e4890;
 .timescale -9 -12;
L_0x1d80860/d .functor NAND 1, C4<0>, L_0x1d812b0, C4<1>, C4<1>;
L_0x1d80860 .delay (20000,20000,20000) L_0x1d80860/d;
L_0x1d809e0/d .functor NOT 1, L_0x1d80860, C4<0>, C4<0>, C4<0>;
L_0x1d809e0 .delay (10000,10000,10000) L_0x1d809e0/d;
L_0x1d80af0/d .functor NOT 1, L_0x1d812b0, C4<0>, C4<0>, C4<0>;
L_0x1d80af0 .delay (10000,10000,10000) L_0x1d80af0/d;
L_0x1d80bb0/d .functor NAND 1, L_0x1d80730, L_0x1d80af0, C4<1>, C4<1>;
L_0x1d80bb0 .delay (20000,20000,20000) L_0x1d80bb0/d;
L_0x1d80d00/d .functor NOT 1, L_0x1d80bb0, C4<0>, C4<0>, C4<0>;
L_0x1d80d00 .delay (10000,10000,10000) L_0x1d80d00/d;
L_0x1d80df0/d .functor NOR 1, L_0x1d80d00, L_0x1d809e0, C4<0>, C4<0>;
L_0x1d80df0 .delay (20000,20000,20000) L_0x1d80df0/d;
L_0x1d80f90/d .functor NOT 1, L_0x1d80df0, C4<0>, C4<0>, C4<0>;
L_0x1d80f90 .delay (10000,10000,10000) L_0x1d80f90/d;
v0x17e4a70_0 .net "and_in0ncom", 0 0, L_0x1d80d00; 1 drivers
v0x17e4af0_0 .net "and_in1com", 0 0, L_0x1d809e0; 1 drivers
v0x17e4b90_0 .alias "in0", 0 0, v0x17e6dd0_0;
v0x17e4c30_0 .alias "in1", 0 0, v0x17e6990_0;
v0x17e4cb0_0 .net "nand_in0ncom", 0 0, L_0x1d80bb0; 1 drivers
v0x17e4d50_0 .net "nand_in1com", 0 0, L_0x1d80860; 1 drivers
v0x17e4e30_0 .net "ncom", 0 0, L_0x1d80af0; 1 drivers
v0x17e4ed0_0 .net "nor_wire", 0 0, L_0x1d80df0; 1 drivers
v0x17e4f70_0 .alias "result", 0 0, v0x17ea9a0_0;
v0x17e5010_0 .alias "sel0", 0 0, v0x17e6bc0_0;
S_0x17ddcf0 .scope generate, "ALU32[7]" "ALU32[7]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17dc6e8 .param/l "i" 2 105, +C4<0111>;
S_0x17dde20 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17ddcf0;
 .timescale -9 -12;
L_0x17e8380/d .functor NOT 1, L_0x1d86d80, C4<0>, C4<0>, C4<0>;
L_0x17e8380 .delay (10000,10000,10000) L_0x17e8380/d;
v0x17e3b70_0 .net "carryin", 0 0, L_0x1d86b60; 1 drivers
v0x17e3c10_0 .net "carryout", 0 0, L_0x1d82a70; 1 drivers
v0x17e3c90_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17e3d10_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17e3d90_0 .net "notB", 0 0, L_0x17e8380; 1 drivers
v0x17e3e10_0 .net "operandA", 0 0, L_0x1d75d50; 1 drivers
v0x17e3e90_0 .net "operandB", 0 0, L_0x1d86d80; 1 drivers
v0x17e3fa0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17e4020_0 .net "result", 0 0, L_0x1d86500; 1 drivers
v0x17e40f0_0 .net "trueB", 0 0, L_0x1d81ad0; 1 drivers
v0x17e41d0_0 .net "wAddSub", 0 0, L_0x1d82450; 1 drivers
v0x17e42e0_0 .net "wNandAnd", 0 0, L_0x1d83ad0; 1 drivers
v0x17e4460_0 .net "wNorOr", 0 0, L_0x1d84510; 1 drivers
v0x17e4570_0 .net "wXor", 0 0, L_0x1d83050; 1 drivers
L_0x1d86630 .part v0x181c250_0, 0, 1;
L_0x1d866f0 .part v0x181c250_0, 1, 1;
L_0x1d86820 .part v0x181c250_0, 2, 1;
S_0x17e33a0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17dde20;
 .timescale -9 -12;
L_0x17e6930/d .functor NAND 1, L_0x17e8380, v0x181c1d0_0, C4<1>, C4<1>;
L_0x17e6930 .delay (20000,20000,20000) L_0x17e6930/d;
L_0x17eed00/d .functor NOT 1, L_0x17e6930, C4<0>, C4<0>, C4<0>;
L_0x17eed00 .delay (10000,10000,10000) L_0x17eed00/d;
L_0x17f5e80/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x17f5e80 .delay (10000,10000,10000) L_0x17f5e80/d;
L_0x17fc830/d .functor NAND 1, L_0x1d86d80, L_0x17f5e80, C4<1>, C4<1>;
L_0x17fc830 .delay (20000,20000,20000) L_0x17fc830/d;
L_0x1d701e0/d .functor NOT 1, L_0x17fc830, C4<0>, C4<0>, C4<0>;
L_0x1d701e0 .delay (10000,10000,10000) L_0x1d701e0/d;
L_0x1d81950/d .functor NOR 1, L_0x1d701e0, L_0x17eed00, C4<0>, C4<0>;
L_0x1d81950 .delay (20000,20000,20000) L_0x1d81950/d;
L_0x1d81ad0/d .functor NOT 1, L_0x1d81950, C4<0>, C4<0>, C4<0>;
L_0x1d81ad0 .delay (10000,10000,10000) L_0x1d81ad0/d;
v0x17e3490_0 .net "and_in0ncom", 0 0, L_0x1d701e0; 1 drivers
v0x17e3550_0 .net "and_in1com", 0 0, L_0x17eed00; 1 drivers
v0x17e35f0_0 .alias "in0", 0 0, v0x17e3e90_0;
v0x17e3670_0 .alias "in1", 0 0, v0x17e3d90_0;
v0x17e36f0_0 .net "nand_in0ncom", 0 0, L_0x17fc830; 1 drivers
v0x17e3790_0 .net "nand_in1com", 0 0, L_0x17e6930; 1 drivers
v0x17e3830_0 .net "ncom", 0 0, L_0x17f5e80; 1 drivers
v0x17e38d0_0 .net "nor_wire", 0 0, L_0x1d81950; 1 drivers
v0x17e39c0_0 .alias "result", 0 0, v0x17e40f0_0;
v0x17e3a90_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17e20b0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17dde20;
 .timescale -9 -12;
L_0x1d82540/d .functor NAND 1, L_0x1d75d50, L_0x1d81ad0, C4<1>, C4<1>;
L_0x1d82540 .delay (20000,20000,20000) L_0x1d82540/d;
L_0x1d826b0/d .functor NOT 1, L_0x1d82540, C4<0>, C4<0>, C4<0>;
L_0x1d826b0 .delay (10000,10000,10000) L_0x1d826b0/d;
L_0x1d827a0/d .functor NAND 1, L_0x1d86b60, L_0x1d81f70, C4<1>, C4<1>;
L_0x1d827a0 .delay (20000,20000,20000) L_0x1d827a0/d;
L_0x1d82840/d .functor NOT 1, L_0x1d827a0, C4<0>, C4<0>, C4<0>;
L_0x1d82840 .delay (10000,10000,10000) L_0x1d82840/d;
L_0x1d82930/d .functor NOR 1, L_0x1d82840, L_0x1d826b0, C4<0>, C4<0>;
L_0x1d82930 .delay (20000,20000,20000) L_0x1d82930/d;
L_0x1d82a70/d .functor NOT 1, L_0x1d82930, C4<0>, C4<0>, C4<0>;
L_0x1d82a70 .delay (10000,10000,10000) L_0x1d82a70/d;
v0x17e2c90_0 .alias "a", 0 0, v0x17e3e10_0;
v0x17e2da0_0 .net "and_ab", 0 0, L_0x1d826b0; 1 drivers
v0x17e2e40_0 .net "and_xor_ab_c", 0 0, L_0x1d82840; 1 drivers
v0x17e2ee0_0 .alias "b", 0 0, v0x17e40f0_0;
v0x17e2f60_0 .alias "carryin", 0 0, v0x17e3b70_0;
v0x17e2fe0_0 .alias "carryout", 0 0, v0x17e3c10_0;
v0x17e30a0_0 .net "nand_ab", 0 0, L_0x1d82540; 1 drivers
v0x17e3120_0 .net "nand_xor_ab_c", 0 0, L_0x1d827a0; 1 drivers
v0x17e31a0_0 .net "nco", 0 0, L_0x1d82930; 1 drivers
v0x17e3240_0 .alias "sum", 0 0, v0x17e41d0_0;
v0x17e3320_0 .net "xor_ab", 0 0, L_0x1d81f70; 1 drivers
S_0x17e2740 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17e20b0;
 .timescale -9 -12;
L_0x1d81c00/d .functor NAND 1, L_0x1d75d50, L_0x1d81ad0, C4<1>, C4<1>;
L_0x1d81c00 .delay (20000,20000,20000) L_0x1d81c00/d;
L_0x1d81ca0/d .functor NOR 1, L_0x1d75d50, L_0x1d81ad0, C4<0>, C4<0>;
L_0x1d81ca0 .delay (20000,20000,20000) L_0x1d81ca0/d;
L_0x1d81d40/d .functor NOT 1, L_0x1d81ca0, C4<0>, C4<0>, C4<0>;
L_0x1d81d40 .delay (10000,10000,10000) L_0x1d81d40/d;
L_0x1d81e30/d .functor NAND 1, L_0x1d81d40, L_0x1d81c00, C4<1>, C4<1>;
L_0x1d81e30 .delay (20000,20000,20000) L_0x1d81e30/d;
L_0x1d81f70/d .functor NOT 1, L_0x1d81e30, C4<0>, C4<0>, C4<0>;
L_0x1d81f70 .delay (10000,10000,10000) L_0x1d81f70/d;
v0x17e2830_0 .alias "a", 0 0, v0x17e3e10_0;
v0x17e28d0_0 .alias "b", 0 0, v0x17e40f0_0;
v0x17e2970_0 .net "nand_ab", 0 0, L_0x1d81c00; 1 drivers
v0x17e2a10_0 .net "nor_ab", 0 0, L_0x1d81ca0; 1 drivers
v0x17e2a90_0 .net "nxor_ab", 0 0, L_0x1d81e30; 1 drivers
v0x17e2b30_0 .net "or_ab", 0 0, L_0x1d81d40; 1 drivers
v0x17e2c10_0 .alias "result", 0 0, v0x17e3320_0;
S_0x17e21a0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17e20b0;
 .timescale -9 -12;
L_0x1d82060/d .functor NAND 1, L_0x1d81f70, L_0x1d86b60, C4<1>, C4<1>;
L_0x1d82060 .delay (20000,20000,20000) L_0x1d82060/d;
L_0x1d82190/d .functor NOR 1, L_0x1d81f70, L_0x1d86b60, C4<0>, C4<0>;
L_0x1d82190 .delay (20000,20000,20000) L_0x1d82190/d;
L_0x1d822c0/d .functor NOT 1, L_0x1d82190, C4<0>, C4<0>, C4<0>;
L_0x1d822c0 .delay (10000,10000,10000) L_0x1d822c0/d;
L_0x1d82360/d .functor NAND 1, L_0x1d822c0, L_0x1d82060, C4<1>, C4<1>;
L_0x1d82360 .delay (20000,20000,20000) L_0x1d82360/d;
L_0x1d82450/d .functor NOT 1, L_0x1d82360, C4<0>, C4<0>, C4<0>;
L_0x1d82450 .delay (10000,10000,10000) L_0x1d82450/d;
v0x17e2290_0 .alias "a", 0 0, v0x17e3320_0;
v0x17e2330_0 .alias "b", 0 0, v0x17e3b70_0;
v0x17e23d0_0 .net "nand_ab", 0 0, L_0x1d82060; 1 drivers
v0x17e2470_0 .net "nor_ab", 0 0, L_0x1d82190; 1 drivers
v0x17e24f0_0 .net "nxor_ab", 0 0, L_0x1d82360; 1 drivers
v0x17e2590_0 .net "or_ab", 0 0, L_0x1d822c0; 1 drivers
v0x17e2670_0 .alias "result", 0 0, v0x17e41d0_0;
S_0x17e1b60 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17dde20;
 .timescale -9 -12;
L_0x1d82bf0/d .functor NAND 1, L_0x1d75d50, L_0x1d86d80, C4<1>, C4<1>;
L_0x1d82bf0 .delay (20000,20000,20000) L_0x1d82bf0/d;
L_0x1d82c90/d .functor NOR 1, L_0x1d75d50, L_0x1d86d80, C4<0>, C4<0>;
L_0x1d82c90 .delay (20000,20000,20000) L_0x1d82c90/d;
L_0x1d82e20/d .functor NOT 1, L_0x1d82c90, C4<0>, C4<0>, C4<0>;
L_0x1d82e20 .delay (10000,10000,10000) L_0x1d82e20/d;
L_0x1d82f10/d .functor NAND 1, L_0x1d82e20, L_0x1d82bf0, C4<1>, C4<1>;
L_0x1d82f10 .delay (20000,20000,20000) L_0x1d82f10/d;
L_0x1d83050/d .functor NOT 1, L_0x1d82f10, C4<0>, C4<0>, C4<0>;
L_0x1d83050 .delay (10000,10000,10000) L_0x1d83050/d;
v0x17e1c50_0 .alias "a", 0 0, v0x17e3e10_0;
v0x17e1cd0_0 .alias "b", 0 0, v0x17e3e90_0;
v0x17e1da0_0 .net "nand_ab", 0 0, L_0x1d82bf0; 1 drivers
v0x17e1e20_0 .net "nor_ab", 0 0, L_0x1d82c90; 1 drivers
v0x17e1ea0_0 .net "nxor_ab", 0 0, L_0x1d82f10; 1 drivers
v0x17e1f20_0 .net "or_ab", 0 0, L_0x1d82e20; 1 drivers
v0x17e1fe0_0 .alias "result", 0 0, v0x17e4570_0;
S_0x17e0f70 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17dde20;
 .timescale -9 -12;
L_0x1d831c0/d .functor NAND 1, L_0x1d75d50, L_0x1d86d80, C4<1>, C4<1>;
L_0x1d831c0 .delay (20000,20000,20000) L_0x1d831c0/d;
L_0x1d83310/d .functor NOT 1, L_0x1d831c0, C4<0>, C4<0>, C4<0>;
L_0x1d83310 .delay (10000,10000,10000) L_0x1d83310/d;
v0x17e17e0_0 .alias "a", 0 0, v0x17e3e10_0;
v0x17e1880_0 .net "and_ab", 0 0, L_0x1d83310; 1 drivers
v0x17e1900_0 .alias "b", 0 0, v0x17e3e90_0;
v0x17e1980_0 .net "nand_ab", 0 0, L_0x1d831c0; 1 drivers
v0x17e1a60_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17e1ae0_0 .alias "result", 0 0, v0x17e42e0_0;
S_0x17e1060 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17e0f70;
 .timescale -9 -12;
L_0x1d83440/d .functor NAND 1, L_0x1d83310, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d83440 .delay (20000,20000,20000) L_0x1d83440/d;
L_0x1d83520/d .functor NOT 1, L_0x1d83440, C4<0>, C4<0>, C4<0>;
L_0x1d83520 .delay (10000,10000,10000) L_0x1d83520/d;
L_0x1d83630/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d83630 .delay (10000,10000,10000) L_0x1d83630/d;
L_0x1d836f0/d .functor NAND 1, L_0x1d831c0, L_0x1d83630, C4<1>, C4<1>;
L_0x1d836f0 .delay (20000,20000,20000) L_0x1d836f0/d;
L_0x1d83840/d .functor NOT 1, L_0x1d836f0, C4<0>, C4<0>, C4<0>;
L_0x1d83840 .delay (10000,10000,10000) L_0x1d83840/d;
L_0x1d83930/d .functor NOR 1, L_0x1d83840, L_0x1d83520, C4<0>, C4<0>;
L_0x1d83930 .delay (20000,20000,20000) L_0x1d83930/d;
L_0x1d83ad0/d .functor NOT 1, L_0x1d83930, C4<0>, C4<0>, C4<0>;
L_0x1d83ad0 .delay (10000,10000,10000) L_0x1d83ad0/d;
v0x17e1150_0 .net "and_in0ncom", 0 0, L_0x1d83840; 1 drivers
v0x17e11d0_0 .net "and_in1com", 0 0, L_0x1d83520; 1 drivers
v0x17e1250_0 .alias "in0", 0 0, v0x17e1980_0;
v0x17e12f0_0 .alias "in1", 0 0, v0x17e1880_0;
v0x17e1370_0 .net "nand_in0ncom", 0 0, L_0x1d836f0; 1 drivers
v0x17e1410_0 .net "nand_in1com", 0 0, L_0x1d83440; 1 drivers
v0x17e14f0_0 .net "ncom", 0 0, L_0x1d83630; 1 drivers
v0x17e1590_0 .net "nor_wire", 0 0, L_0x1d83930; 1 drivers
v0x17e1630_0 .alias "result", 0 0, v0x17e42e0_0;
v0x17e1700_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17e04d0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17dde20;
 .timescale -9 -12;
L_0x1d83c00/d .functor NOR 1, L_0x1d75d50, L_0x1d86d80, C4<0>, C4<0>;
L_0x1d83c00 .delay (20000,20000,20000) L_0x1d83c00/d;
L_0x1d83d50/d .functor NOT 1, L_0x1d83c00, C4<0>, C4<0>, C4<0>;
L_0x1d83d50 .delay (10000,10000,10000) L_0x1d83d50/d;
v0x17e0c50_0 .alias "a", 0 0, v0x17e3e10_0;
v0x17e0cd0_0 .alias "b", 0 0, v0x17e3e90_0;
v0x17e0d70_0 .net "nor_ab", 0 0, L_0x1d83c00; 1 drivers
v0x17e0df0_0 .net "or_ab", 0 0, L_0x1d83d50; 1 drivers
v0x17e0e70_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17e0ef0_0 .alias "result", 0 0, v0x17e4460_0;
S_0x17e05c0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17e04d0;
 .timescale -9 -12;
L_0x1d83e80/d .functor NAND 1, L_0x1d83d50, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d83e80 .delay (20000,20000,20000) L_0x1d83e80/d;
L_0x1d83f60/d .functor NOT 1, L_0x1d83e80, C4<0>, C4<0>, C4<0>;
L_0x1d83f60 .delay (10000,10000,10000) L_0x1d83f60/d;
L_0x1d84070/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d84070 .delay (10000,10000,10000) L_0x1d84070/d;
L_0x1d84130/d .functor NAND 1, L_0x1d83c00, L_0x1d84070, C4<1>, C4<1>;
L_0x1d84130 .delay (20000,20000,20000) L_0x1d84130/d;
L_0x1d84280/d .functor NOT 1, L_0x1d84130, C4<0>, C4<0>, C4<0>;
L_0x1d84280 .delay (10000,10000,10000) L_0x1d84280/d;
L_0x1d84370/d .functor NOR 1, L_0x1d84280, L_0x1d83f60, C4<0>, C4<0>;
L_0x1d84370 .delay (20000,20000,20000) L_0x1d84370/d;
L_0x1d84510/d .functor NOT 1, L_0x1d84370, C4<0>, C4<0>, C4<0>;
L_0x1d84510 .delay (10000,10000,10000) L_0x1d84510/d;
v0x17e06b0_0 .net "and_in0ncom", 0 0, L_0x1d84280; 1 drivers
v0x17e0730_0 .net "and_in1com", 0 0, L_0x1d83f60; 1 drivers
v0x17e07b0_0 .alias "in0", 0 0, v0x17e0d70_0;
v0x17e0830_0 .alias "in1", 0 0, v0x17e0df0_0;
v0x17e08b0_0 .net "nand_in0ncom", 0 0, L_0x1d84130; 1 drivers
v0x17e0930_0 .net "nand_in1com", 0 0, L_0x1d83e80; 1 drivers
v0x17e09b0_0 .net "ncom", 0 0, L_0x1d84070; 1 drivers
v0x17e0a30_0 .net "nor_wire", 0 0, L_0x1d84370; 1 drivers
v0x17e0b00_0 .alias "result", 0 0, v0x17e4460_0;
v0x17e0bd0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17ddf10 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17dde20;
 .timescale -9 -12;
v0x17dfd20_0 .alias "in0", 0 0, v0x17e41d0_0;
v0x17dfdd0_0 .alias "in1", 0 0, v0x17e4570_0;
v0x17dfe80_0 .alias "in2", 0 0, v0x17e42e0_0;
v0x17dff30_0 .alias "in3", 0 0, v0x17e4460_0;
v0x17e0010_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17e00c0_0 .alias "result", 0 0, v0x17e4020_0;
v0x17e0140_0 .net "sel0", 0 0, L_0x1d86630; 1 drivers
v0x17e01c0_0 .net "sel1", 0 0, L_0x1d866f0; 1 drivers
v0x17e0240_0 .net "sel2", 0 0, L_0x1d86820; 1 drivers
v0x17e02f0_0 .net "w0", 0 0, L_0x1d84cd0; 1 drivers
v0x17e03d0_0 .net "w1", 0 0, L_0x1d85450; 1 drivers
v0x17e0450_0 .net "w2", 0 0, L_0x1d85ca0; 1 drivers
S_0x17df5d0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17ddf10;
 .timescale -9 -12;
L_0x1d84640/d .functor NAND 1, L_0x1d83050, L_0x1d86630, C4<1>, C4<1>;
L_0x1d84640 .delay (20000,20000,20000) L_0x1d84640/d;
L_0x1d84720/d .functor NOT 1, L_0x1d84640, C4<0>, C4<0>, C4<0>;
L_0x1d84720 .delay (10000,10000,10000) L_0x1d84720/d;
L_0x1d84830/d .functor NOT 1, L_0x1d86630, C4<0>, C4<0>, C4<0>;
L_0x1d84830 .delay (10000,10000,10000) L_0x1d84830/d;
L_0x1d84980/d .functor NAND 1, L_0x1d82450, L_0x1d84830, C4<1>, C4<1>;
L_0x1d84980 .delay (20000,20000,20000) L_0x1d84980/d;
L_0x1d84a40/d .functor NOT 1, L_0x1d84980, C4<0>, C4<0>, C4<0>;
L_0x1d84a40 .delay (10000,10000,10000) L_0x1d84a40/d;
L_0x1d84b30/d .functor NOR 1, L_0x1d84a40, L_0x1d84720, C4<0>, C4<0>;
L_0x1d84b30 .delay (20000,20000,20000) L_0x1d84b30/d;
L_0x1d84cd0/d .functor NOT 1, L_0x1d84b30, C4<0>, C4<0>, C4<0>;
L_0x1d84cd0 .delay (10000,10000,10000) L_0x1d84cd0/d;
v0x17df6c0_0 .net "and_in0ncom", 0 0, L_0x1d84a40; 1 drivers
v0x17df780_0 .net "and_in1com", 0 0, L_0x1d84720; 1 drivers
v0x17df820_0 .alias "in0", 0 0, v0x17e41d0_0;
v0x17df8c0_0 .alias "in1", 0 0, v0x17e4570_0;
v0x17df940_0 .net "nand_in0ncom", 0 0, L_0x1d84980; 1 drivers
v0x17df9e0_0 .net "nand_in1com", 0 0, L_0x1d84640; 1 drivers
v0x17dfa80_0 .net "ncom", 0 0, L_0x1d84830; 1 drivers
v0x17dfb20_0 .net "nor_wire", 0 0, L_0x1d84b30; 1 drivers
v0x17dfbc0_0 .alias "result", 0 0, v0x17e02f0_0;
v0x17dfc40_0 .alias "sel0", 0 0, v0x17e0140_0;
S_0x17dee80 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17ddf10;
 .timescale -9 -12;
L_0x1d84e00/d .functor NAND 1, L_0x1d84510, L_0x1d86630, C4<1>, C4<1>;
L_0x1d84e00 .delay (20000,20000,20000) L_0x1d84e00/d;
L_0x1d84ee0/d .functor NOT 1, L_0x1d84e00, C4<0>, C4<0>, C4<0>;
L_0x1d84ee0 .delay (10000,10000,10000) L_0x1d84ee0/d;
L_0x1d84ff0/d .functor NOT 1, L_0x1d86630, C4<0>, C4<0>, C4<0>;
L_0x1d84ff0 .delay (10000,10000,10000) L_0x1d84ff0/d;
L_0x1d850b0/d .functor NAND 1, L_0x1d83ad0, L_0x1d84ff0, C4<1>, C4<1>;
L_0x1d850b0 .delay (20000,20000,20000) L_0x1d850b0/d;
L_0x1d851c0/d .functor NOT 1, L_0x1d850b0, C4<0>, C4<0>, C4<0>;
L_0x1d851c0 .delay (10000,10000,10000) L_0x1d851c0/d;
L_0x1d852b0/d .functor NOR 1, L_0x1d851c0, L_0x1d84ee0, C4<0>, C4<0>;
L_0x1d852b0 .delay (20000,20000,20000) L_0x1d852b0/d;
L_0x1d85450/d .functor NOT 1, L_0x1d852b0, C4<0>, C4<0>, C4<0>;
L_0x1d85450 .delay (10000,10000,10000) L_0x1d85450/d;
v0x17def70_0 .net "and_in0ncom", 0 0, L_0x1d851c0; 1 drivers
v0x17df030_0 .net "and_in1com", 0 0, L_0x1d84ee0; 1 drivers
v0x17df0d0_0 .alias "in0", 0 0, v0x17e42e0_0;
v0x17df170_0 .alias "in1", 0 0, v0x17e4460_0;
v0x17df1f0_0 .net "nand_in0ncom", 0 0, L_0x1d850b0; 1 drivers
v0x17df290_0 .net "nand_in1com", 0 0, L_0x1d84e00; 1 drivers
v0x17df330_0 .net "ncom", 0 0, L_0x1d84ff0; 1 drivers
v0x17df3d0_0 .net "nor_wire", 0 0, L_0x1d852b0; 1 drivers
v0x17df470_0 .alias "result", 0 0, v0x17e03d0_0;
v0x17df4f0_0 .alias "sel0", 0 0, v0x17e0140_0;
S_0x17de730 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17ddf10;
 .timescale -9 -12;
L_0x1d85580/d .functor NAND 1, L_0x1d85450, L_0x1d866f0, C4<1>, C4<1>;
L_0x1d85580 .delay (20000,20000,20000) L_0x1d85580/d;
L_0x1d856f0/d .functor NOT 1, L_0x1d85580, C4<0>, C4<0>, C4<0>;
L_0x1d856f0 .delay (10000,10000,10000) L_0x1d856f0/d;
L_0x1d85800/d .functor NOT 1, L_0x1d866f0, C4<0>, C4<0>, C4<0>;
L_0x1d85800 .delay (10000,10000,10000) L_0x1d85800/d;
L_0x1d858c0/d .functor NAND 1, L_0x1d84cd0, L_0x1d85800, C4<1>, C4<1>;
L_0x1d858c0 .delay (20000,20000,20000) L_0x1d858c0/d;
L_0x1d85a10/d .functor NOT 1, L_0x1d858c0, C4<0>, C4<0>, C4<0>;
L_0x1d85a10 .delay (10000,10000,10000) L_0x1d85a10/d;
L_0x1d85b00/d .functor NOR 1, L_0x1d85a10, L_0x1d856f0, C4<0>, C4<0>;
L_0x1d85b00 .delay (20000,20000,20000) L_0x1d85b00/d;
L_0x1d85ca0/d .functor NOT 1, L_0x1d85b00, C4<0>, C4<0>, C4<0>;
L_0x1d85ca0 .delay (10000,10000,10000) L_0x1d85ca0/d;
v0x17de820_0 .net "and_in0ncom", 0 0, L_0x1d85a10; 1 drivers
v0x17de8e0_0 .net "and_in1com", 0 0, L_0x1d856f0; 1 drivers
v0x17de980_0 .alias "in0", 0 0, v0x17e02f0_0;
v0x17dea20_0 .alias "in1", 0 0, v0x17e03d0_0;
v0x17deaa0_0 .net "nand_in0ncom", 0 0, L_0x1d858c0; 1 drivers
v0x17deb40_0 .net "nand_in1com", 0 0, L_0x1d85580; 1 drivers
v0x17debe0_0 .net "ncom", 0 0, L_0x1d85800; 1 drivers
v0x17dec80_0 .net "nor_wire", 0 0, L_0x1d85b00; 1 drivers
v0x17ded20_0 .alias "result", 0 0, v0x17e0450_0;
v0x17deda0_0 .alias "sel0", 0 0, v0x17e01c0_0;
S_0x17de000 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17ddf10;
 .timescale -9 -12;
L_0x1d85dd0/d .functor NAND 1, C4<0>, L_0x1d86820, C4<1>, C4<1>;
L_0x1d85dd0 .delay (20000,20000,20000) L_0x1d85dd0/d;
L_0x1d85f50/d .functor NOT 1, L_0x1d85dd0, C4<0>, C4<0>, C4<0>;
L_0x1d85f50 .delay (10000,10000,10000) L_0x1d85f50/d;
L_0x1d86060/d .functor NOT 1, L_0x1d86820, C4<0>, C4<0>, C4<0>;
L_0x1d86060 .delay (10000,10000,10000) L_0x1d86060/d;
L_0x1d86120/d .functor NAND 1, L_0x1d85ca0, L_0x1d86060, C4<1>, C4<1>;
L_0x1d86120 .delay (20000,20000,20000) L_0x1d86120/d;
L_0x1d86270/d .functor NOT 1, L_0x1d86120, C4<0>, C4<0>, C4<0>;
L_0x1d86270 .delay (10000,10000,10000) L_0x1d86270/d;
L_0x1d86360/d .functor NOR 1, L_0x1d86270, L_0x1d85f50, C4<0>, C4<0>;
L_0x1d86360 .delay (20000,20000,20000) L_0x1d86360/d;
L_0x1d86500/d .functor NOT 1, L_0x1d86360, C4<0>, C4<0>, C4<0>;
L_0x1d86500 .delay (10000,10000,10000) L_0x1d86500/d;
v0x17de0f0_0 .net "and_in0ncom", 0 0, L_0x1d86270; 1 drivers
v0x17de170_0 .net "and_in1com", 0 0, L_0x1d85f50; 1 drivers
v0x17de210_0 .alias "in0", 0 0, v0x17e0450_0;
v0x17de2b0_0 .alias "in1", 0 0, v0x17e0010_0;
v0x17de330_0 .net "nand_in0ncom", 0 0, L_0x1d86120; 1 drivers
v0x17de3d0_0 .net "nand_in1com", 0 0, L_0x1d85dd0; 1 drivers
v0x17de4b0_0 .net "ncom", 0 0, L_0x1d86060; 1 drivers
v0x17de550_0 .net "nor_wire", 0 0, L_0x1d86360; 1 drivers
v0x17de5f0_0 .alias "result", 0 0, v0x17e4020_0;
v0x17de690_0 .alias "sel0", 0 0, v0x17e0240_0;
S_0x17d7340 .scope generate, "ALU32[8]" "ALU32[8]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17d64a8 .param/l "i" 2 105, +C4<01000>;
S_0x17d7470 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17d7340;
 .timescale -9 -12;
L_0x1d75df0/d .functor NOT 1, L_0x1d81720, C4<0>, C4<0>, C4<0>;
L_0x1d75df0 .delay (10000,10000,10000) L_0x1d75df0/d;
v0x17dd1f0_0 .net "carryin", 0 0, L_0x1d81550; 1 drivers
v0x17dd290_0 .net "carryout", 0 0, L_0x1d885d0; 1 drivers
v0x17dd310_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17dd390_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17dd410_0 .net "notB", 0 0, L_0x1d75df0; 1 drivers
v0x17dd490_0 .net "operandA", 0 0, L_0x1d81680; 1 drivers
v0x17dd510_0 .net "operandB", 0 0, L_0x1d81720; 1 drivers
v0x17dd620_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17dd6a0_0 .net "result", 0 0, L_0x1d8c0c0; 1 drivers
v0x17dd770_0 .net "trueB", 0 0, L_0x1d873f0; 1 drivers
v0x17dd850_0 .net "wAddSub", 0 0, L_0x1d87ed0; 1 drivers
v0x17dd960_0 .net "wNandAnd", 0 0, L_0x1d89690; 1 drivers
v0x17ddae0_0 .net "wNorOr", 0 0, L_0x1d8a0d0; 1 drivers
v0x17ddbf0_0 .net "wXor", 0 0, L_0x1d88c30; 1 drivers
L_0x1d8c1f0 .part v0x181c250_0, 0, 1;
L_0x1d8c2b0 .part v0x181c250_0, 1, 1;
L_0x1d8c3e0 .part v0x181c250_0, 2, 1;
S_0x17dca20 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17d7470;
 .timescale -9 -12;
L_0x1d700b0/d .functor NAND 1, L_0x1d75df0, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1d700b0 .delay (20000,20000,20000) L_0x1d700b0/d;
L_0x1d86f40/d .functor NOT 1, L_0x1d700b0, C4<0>, C4<0>, C4<0>;
L_0x1d86f40 .delay (10000,10000,10000) L_0x1d86f40/d;
L_0x1d86ff0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d86ff0 .delay (10000,10000,10000) L_0x1d86ff0/d;
L_0x1d87090/d .functor NAND 1, L_0x1d81720, L_0x1d86ff0, C4<1>, C4<1>;
L_0x1d87090 .delay (20000,20000,20000) L_0x1d87090/d;
L_0x1d87180/d .functor NOT 1, L_0x1d87090, C4<0>, C4<0>, C4<0>;
L_0x1d87180 .delay (10000,10000,10000) L_0x1d87180/d;
L_0x1d87270/d .functor NOR 1, L_0x1d87180, L_0x1d86f40, C4<0>, C4<0>;
L_0x1d87270 .delay (20000,20000,20000) L_0x1d87270/d;
L_0x1d873f0/d .functor NOT 1, L_0x1d87270, C4<0>, C4<0>, C4<0>;
L_0x1d873f0 .delay (10000,10000,10000) L_0x1d873f0/d;
v0x17dcb10_0 .net "and_in0ncom", 0 0, L_0x1d87180; 1 drivers
v0x17dcbd0_0 .net "and_in1com", 0 0, L_0x1d86f40; 1 drivers
v0x17dcc70_0 .alias "in0", 0 0, v0x17dd510_0;
v0x17dccf0_0 .alias "in1", 0 0, v0x17dd410_0;
v0x17dcd70_0 .net "nand_in0ncom", 0 0, L_0x1d87090; 1 drivers
v0x17dce10_0 .net "nand_in1com", 0 0, L_0x1d700b0; 1 drivers
v0x17dceb0_0 .net "ncom", 0 0, L_0x1d86ff0; 1 drivers
v0x17dcf50_0 .net "nor_wire", 0 0, L_0x1d87270; 1 drivers
v0x17dd040_0 .alias "result", 0 0, v0x17dd770_0;
v0x17dd110_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17db730 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17d7470;
 .timescale -9 -12;
L_0x1d87fe0/d .functor NAND 1, L_0x1d81680, L_0x1d873f0, C4<1>, C4<1>;
L_0x1d87fe0 .delay (20000,20000,20000) L_0x1d87fe0/d;
L_0x1d88170/d .functor NOT 1, L_0x1d87fe0, C4<0>, C4<0>, C4<0>;
L_0x1d88170 .delay (10000,10000,10000) L_0x1d88170/d;
L_0x1d88260/d .functor NAND 1, L_0x1d81550, L_0x1d87930, C4<1>, C4<1>;
L_0x1d88260 .delay (20000,20000,20000) L_0x1d88260/d;
L_0x1d88320/d .functor NOT 1, L_0x1d88260, C4<0>, C4<0>, C4<0>;
L_0x1d88320 .delay (10000,10000,10000) L_0x1d88320/d;
L_0x1d88460/d .functor NOR 1, L_0x1d88320, L_0x1d88170, C4<0>, C4<0>;
L_0x1d88460 .delay (20000,20000,20000) L_0x1d88460/d;
L_0x1d885d0/d .functor NOT 1, L_0x1d88460, C4<0>, C4<0>, C4<0>;
L_0x1d885d0 .delay (10000,10000,10000) L_0x1d885d0/d;
v0x17dc310_0 .alias "a", 0 0, v0x17dd490_0;
v0x17dc420_0 .net "and_ab", 0 0, L_0x1d88170; 1 drivers
v0x17dc4c0_0 .net "and_xor_ab_c", 0 0, L_0x1d88320; 1 drivers
v0x17dc560_0 .alias "b", 0 0, v0x17dd770_0;
v0x17dc5e0_0 .alias "carryin", 0 0, v0x17dd1f0_0;
v0x17dc660_0 .alias "carryout", 0 0, v0x17dd290_0;
v0x17dc720_0 .net "nand_ab", 0 0, L_0x1d87fe0; 1 drivers
v0x17dc7a0_0 .net "nand_xor_ab_c", 0 0, L_0x1d88260; 1 drivers
v0x17dc820_0 .net "nco", 0 0, L_0x1d88460; 1 drivers
v0x17dc8c0_0 .alias "sum", 0 0, v0x17dd850_0;
v0x17dc9a0_0 .net "xor_ab", 0 0, L_0x1d87930; 1 drivers
S_0x17dbdc0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17db730;
 .timescale -9 -12;
L_0x1d87520/d .functor NAND 1, L_0x1d81680, L_0x1d873f0, C4<1>, C4<1>;
L_0x1d87520 .delay (20000,20000,20000) L_0x1d87520/d;
L_0x1d87600/d .functor NOR 1, L_0x1d81680, L_0x1d873f0, C4<0>, C4<0>;
L_0x1d87600 .delay (20000,20000,20000) L_0x1d87600/d;
L_0x1d876c0/d .functor NOT 1, L_0x1d87600, C4<0>, C4<0>, C4<0>;
L_0x1d876c0 .delay (10000,10000,10000) L_0x1d876c0/d;
L_0x1d877d0/d .functor NAND 1, L_0x1d876c0, L_0x1d87520, C4<1>, C4<1>;
L_0x1d877d0 .delay (20000,20000,20000) L_0x1d877d0/d;
L_0x1d87930/d .functor NOT 1, L_0x1d877d0, C4<0>, C4<0>, C4<0>;
L_0x1d87930 .delay (10000,10000,10000) L_0x1d87930/d;
v0x17dbeb0_0 .alias "a", 0 0, v0x17dd490_0;
v0x17dbf50_0 .alias "b", 0 0, v0x17dd770_0;
v0x17dbff0_0 .net "nand_ab", 0 0, L_0x1d87520; 1 drivers
v0x17dc090_0 .net "nor_ab", 0 0, L_0x1d87600; 1 drivers
v0x17dc110_0 .net "nxor_ab", 0 0, L_0x1d877d0; 1 drivers
v0x17dc1b0_0 .net "or_ab", 0 0, L_0x1d876c0; 1 drivers
v0x17dc290_0 .alias "result", 0 0, v0x17dc9a0_0;
S_0x17db820 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17db730;
 .timescale -9 -12;
L_0x1d87a40/d .functor NAND 1, L_0x1d87930, L_0x1d81550, C4<1>, C4<1>;
L_0x1d87a40 .delay (20000,20000,20000) L_0x1d87a40/d;
L_0x1d87bb0/d .functor NOR 1, L_0x1d87930, L_0x1d81550, C4<0>, C4<0>;
L_0x1d87bb0 .delay (20000,20000,20000) L_0x1d87bb0/d;
L_0x1d87d00/d .functor NOT 1, L_0x1d87bb0, C4<0>, C4<0>, C4<0>;
L_0x1d87d00 .delay (10000,10000,10000) L_0x1d87d00/d;
L_0x1d87dc0/d .functor NAND 1, L_0x1d87d00, L_0x1d87a40, C4<1>, C4<1>;
L_0x1d87dc0 .delay (20000,20000,20000) L_0x1d87dc0/d;
L_0x1d87ed0/d .functor NOT 1, L_0x1d87dc0, C4<0>, C4<0>, C4<0>;
L_0x1d87ed0 .delay (10000,10000,10000) L_0x1d87ed0/d;
v0x17db910_0 .alias "a", 0 0, v0x17dc9a0_0;
v0x17db9b0_0 .alias "b", 0 0, v0x17dd1f0_0;
v0x17dba50_0 .net "nand_ab", 0 0, L_0x1d87a40; 1 drivers
v0x17dbaf0_0 .net "nor_ab", 0 0, L_0x1d87bb0; 1 drivers
v0x17dbb70_0 .net "nxor_ab", 0 0, L_0x1d87dc0; 1 drivers
v0x17dbc10_0 .net "or_ab", 0 0, L_0x1d87d00; 1 drivers
v0x17dbcf0_0 .alias "result", 0 0, v0x17dd850_0;
S_0x17db1e0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17d7470;
 .timescale -9 -12;
L_0x1d88790/d .functor NAND 1, L_0x1d81680, L_0x1d81720, C4<1>, C4<1>;
L_0x1d88790 .delay (20000,20000,20000) L_0x1d88790/d;
L_0x1d88870/d .functor NOR 1, L_0x1d81680, L_0x1d81720, C4<0>, C4<0>;
L_0x1d88870 .delay (20000,20000,20000) L_0x1d88870/d;
L_0x1d88a00/d .functor NOT 1, L_0x1d88870, C4<0>, C4<0>, C4<0>;
L_0x1d88a00 .delay (10000,10000,10000) L_0x1d88a00/d;
L_0x1d88af0/d .functor NAND 1, L_0x1d88a00, L_0x1d88790, C4<1>, C4<1>;
L_0x1d88af0 .delay (20000,20000,20000) L_0x1d88af0/d;
L_0x1d88c30/d .functor NOT 1, L_0x1d88af0, C4<0>, C4<0>, C4<0>;
L_0x1d88c30 .delay (10000,10000,10000) L_0x1d88c30/d;
v0x17db2d0_0 .alias "a", 0 0, v0x17dd490_0;
v0x17db350_0 .alias "b", 0 0, v0x17dd510_0;
v0x17db420_0 .net "nand_ab", 0 0, L_0x1d88790; 1 drivers
v0x17db4a0_0 .net "nor_ab", 0 0, L_0x1d88870; 1 drivers
v0x17db520_0 .net "nxor_ab", 0 0, L_0x1d88af0; 1 drivers
v0x17db5a0_0 .net "or_ab", 0 0, L_0x1d88a00; 1 drivers
v0x17db660_0 .alias "result", 0 0, v0x17ddbf0_0;
S_0x17da5f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17d7470;
 .timescale -9 -12;
L_0x1d88d80/d .functor NAND 1, L_0x1d81680, L_0x1d81720, C4<1>, C4<1>;
L_0x1d88d80 .delay (20000,20000,20000) L_0x1d88d80/d;
L_0x1d88ed0/d .functor NOT 1, L_0x1d88d80, C4<0>, C4<0>, C4<0>;
L_0x1d88ed0 .delay (10000,10000,10000) L_0x1d88ed0/d;
v0x17dae60_0 .alias "a", 0 0, v0x17dd490_0;
v0x17daf00_0 .net "and_ab", 0 0, L_0x1d88ed0; 1 drivers
v0x17daf80_0 .alias "b", 0 0, v0x17dd510_0;
v0x17db000_0 .net "nand_ab", 0 0, L_0x1d88d80; 1 drivers
v0x17db0e0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17db160_0 .alias "result", 0 0, v0x17dd960_0;
S_0x17da6e0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17da5f0;
 .timescale -9 -12;
L_0x1d89000/d .functor NAND 1, L_0x1d88ed0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d89000 .delay (20000,20000,20000) L_0x1d89000/d;
L_0x1d890e0/d .functor NOT 1, L_0x1d89000, C4<0>, C4<0>, C4<0>;
L_0x1d890e0 .delay (10000,10000,10000) L_0x1d890e0/d;
L_0x1d891f0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d891f0 .delay (10000,10000,10000) L_0x1d891f0/d;
L_0x1d892b0/d .functor NAND 1, L_0x1d88d80, L_0x1d891f0, C4<1>, C4<1>;
L_0x1d892b0 .delay (20000,20000,20000) L_0x1d892b0/d;
L_0x1d89400/d .functor NOT 1, L_0x1d892b0, C4<0>, C4<0>, C4<0>;
L_0x1d89400 .delay (10000,10000,10000) L_0x1d89400/d;
L_0x1d894f0/d .functor NOR 1, L_0x1d89400, L_0x1d890e0, C4<0>, C4<0>;
L_0x1d894f0 .delay (20000,20000,20000) L_0x1d894f0/d;
L_0x1d89690/d .functor NOT 1, L_0x1d894f0, C4<0>, C4<0>, C4<0>;
L_0x1d89690 .delay (10000,10000,10000) L_0x1d89690/d;
v0x17da7d0_0 .net "and_in0ncom", 0 0, L_0x1d89400; 1 drivers
v0x17da850_0 .net "and_in1com", 0 0, L_0x1d890e0; 1 drivers
v0x17da8d0_0 .alias "in0", 0 0, v0x17db000_0;
v0x17da970_0 .alias "in1", 0 0, v0x17daf00_0;
v0x17da9f0_0 .net "nand_in0ncom", 0 0, L_0x1d892b0; 1 drivers
v0x17daa90_0 .net "nand_in1com", 0 0, L_0x1d89000; 1 drivers
v0x17dab70_0 .net "ncom", 0 0, L_0x1d891f0; 1 drivers
v0x17dac10_0 .net "nor_wire", 0 0, L_0x1d894f0; 1 drivers
v0x17dacb0_0 .alias "result", 0 0, v0x17dd960_0;
v0x17dad80_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17d9b50 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17d7470;
 .timescale -9 -12;
L_0x1d897c0/d .functor NOR 1, L_0x1d81680, L_0x1d81720, C4<0>, C4<0>;
L_0x1d897c0 .delay (20000,20000,20000) L_0x1d897c0/d;
L_0x1d89910/d .functor NOT 1, L_0x1d897c0, C4<0>, C4<0>, C4<0>;
L_0x1d89910 .delay (10000,10000,10000) L_0x1d89910/d;
v0x17da2d0_0 .alias "a", 0 0, v0x17dd490_0;
v0x17da350_0 .alias "b", 0 0, v0x17dd510_0;
v0x17da3f0_0 .net "nor_ab", 0 0, L_0x1d897c0; 1 drivers
v0x17da470_0 .net "or_ab", 0 0, L_0x1d89910; 1 drivers
v0x17da4f0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17da570_0 .alias "result", 0 0, v0x17ddae0_0;
S_0x17d9c40 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17d9b50;
 .timescale -9 -12;
L_0x1d89a40/d .functor NAND 1, L_0x1d89910, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d89a40 .delay (20000,20000,20000) L_0x1d89a40/d;
L_0x1d89b20/d .functor NOT 1, L_0x1d89a40, C4<0>, C4<0>, C4<0>;
L_0x1d89b20 .delay (10000,10000,10000) L_0x1d89b20/d;
L_0x1d89c30/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d89c30 .delay (10000,10000,10000) L_0x1d89c30/d;
L_0x1d89cf0/d .functor NAND 1, L_0x1d897c0, L_0x1d89c30, C4<1>, C4<1>;
L_0x1d89cf0 .delay (20000,20000,20000) L_0x1d89cf0/d;
L_0x1d89e40/d .functor NOT 1, L_0x1d89cf0, C4<0>, C4<0>, C4<0>;
L_0x1d89e40 .delay (10000,10000,10000) L_0x1d89e40/d;
L_0x1d89f30/d .functor NOR 1, L_0x1d89e40, L_0x1d89b20, C4<0>, C4<0>;
L_0x1d89f30 .delay (20000,20000,20000) L_0x1d89f30/d;
L_0x1d8a0d0/d .functor NOT 1, L_0x1d89f30, C4<0>, C4<0>, C4<0>;
L_0x1d8a0d0 .delay (10000,10000,10000) L_0x1d8a0d0/d;
v0x17d9d30_0 .net "and_in0ncom", 0 0, L_0x1d89e40; 1 drivers
v0x17d9db0_0 .net "and_in1com", 0 0, L_0x1d89b20; 1 drivers
v0x17d9e30_0 .alias "in0", 0 0, v0x17da3f0_0;
v0x17d9eb0_0 .alias "in1", 0 0, v0x17da470_0;
v0x17d9f30_0 .net "nand_in0ncom", 0 0, L_0x1d89cf0; 1 drivers
v0x17d9fb0_0 .net "nand_in1com", 0 0, L_0x1d89a40; 1 drivers
v0x17da030_0 .net "ncom", 0 0, L_0x1d89c30; 1 drivers
v0x17da0b0_0 .net "nor_wire", 0 0, L_0x1d89f30; 1 drivers
v0x17da180_0 .alias "result", 0 0, v0x17ddae0_0;
v0x17da250_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17d7560 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17d7470;
 .timescale -9 -12;
v0x17d93a0_0 .alias "in0", 0 0, v0x17dd850_0;
v0x17d9450_0 .alias "in1", 0 0, v0x17ddbf0_0;
v0x17d9500_0 .alias "in2", 0 0, v0x17dd960_0;
v0x17d95b0_0 .alias "in3", 0 0, v0x17ddae0_0;
v0x17d9690_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17d9740_0 .alias "result", 0 0, v0x17dd6a0_0;
v0x17d97c0_0 .net "sel0", 0 0, L_0x1d8c1f0; 1 drivers
v0x17d9840_0 .net "sel1", 0 0, L_0x1d8c2b0; 1 drivers
v0x17d98c0_0 .net "sel2", 0 0, L_0x1d8c3e0; 1 drivers
v0x17d9970_0 .net "w0", 0 0, L_0x1d8a890; 1 drivers
v0x17d9a50_0 .net "w1", 0 0, L_0x1d8b010; 1 drivers
v0x17d9ad0_0 .net "w2", 0 0, L_0x1d8b860; 1 drivers
S_0x17d8c20 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17d7560;
 .timescale -9 -12;
L_0x1d8a200/d .functor NAND 1, L_0x1d88c30, L_0x1d8c1f0, C4<1>, C4<1>;
L_0x1d8a200 .delay (20000,20000,20000) L_0x1d8a200/d;
L_0x1d8a2e0/d .functor NOT 1, L_0x1d8a200, C4<0>, C4<0>, C4<0>;
L_0x1d8a2e0 .delay (10000,10000,10000) L_0x1d8a2e0/d;
L_0x1d8a3f0/d .functor NOT 1, L_0x1d8c1f0, C4<0>, C4<0>, C4<0>;
L_0x1d8a3f0 .delay (10000,10000,10000) L_0x1d8a3f0/d;
L_0x1d8a540/d .functor NAND 1, L_0x1d87ed0, L_0x1d8a3f0, C4<1>, C4<1>;
L_0x1d8a540 .delay (20000,20000,20000) L_0x1d8a540/d;
L_0x1d8a600/d .functor NOT 1, L_0x1d8a540, C4<0>, C4<0>, C4<0>;
L_0x1d8a600 .delay (10000,10000,10000) L_0x1d8a600/d;
L_0x1d8a6f0/d .functor NOR 1, L_0x1d8a600, L_0x1d8a2e0, C4<0>, C4<0>;
L_0x1d8a6f0 .delay (20000,20000,20000) L_0x1d8a6f0/d;
L_0x1d8a890/d .functor NOT 1, L_0x1d8a6f0, C4<0>, C4<0>, C4<0>;
L_0x1d8a890 .delay (10000,10000,10000) L_0x1d8a890/d;
v0x17d8d10_0 .net "and_in0ncom", 0 0, L_0x1d8a600; 1 drivers
v0x17d8dd0_0 .net "and_in1com", 0 0, L_0x1d8a2e0; 1 drivers
v0x17d8e70_0 .alias "in0", 0 0, v0x17dd850_0;
v0x17d8f10_0 .alias "in1", 0 0, v0x17ddbf0_0;
v0x17d8f90_0 .net "nand_in0ncom", 0 0, L_0x1d8a540; 1 drivers
v0x17d9030_0 .net "nand_in1com", 0 0, L_0x1d8a200; 1 drivers
v0x17d90d0_0 .net "ncom", 0 0, L_0x1d8a3f0; 1 drivers
v0x17d9170_0 .net "nor_wire", 0 0, L_0x1d8a6f0; 1 drivers
v0x17d9210_0 .alias "result", 0 0, v0x17d9970_0;
v0x17d9290_0 .alias "sel0", 0 0, v0x17d97c0_0;
S_0x17d84d0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17d7560;
 .timescale -9 -12;
L_0x1d8a9c0/d .functor NAND 1, L_0x1d8a0d0, L_0x1d8c1f0, C4<1>, C4<1>;
L_0x1d8a9c0 .delay (20000,20000,20000) L_0x1d8a9c0/d;
L_0x1d8aaa0/d .functor NOT 1, L_0x1d8a9c0, C4<0>, C4<0>, C4<0>;
L_0x1d8aaa0 .delay (10000,10000,10000) L_0x1d8aaa0/d;
L_0x1d8abb0/d .functor NOT 1, L_0x1d8c1f0, C4<0>, C4<0>, C4<0>;
L_0x1d8abb0 .delay (10000,10000,10000) L_0x1d8abb0/d;
L_0x1d8ac70/d .functor NAND 1, L_0x1d89690, L_0x1d8abb0, C4<1>, C4<1>;
L_0x1d8ac70 .delay (20000,20000,20000) L_0x1d8ac70/d;
L_0x1d8ad80/d .functor NOT 1, L_0x1d8ac70, C4<0>, C4<0>, C4<0>;
L_0x1d8ad80 .delay (10000,10000,10000) L_0x1d8ad80/d;
L_0x1d8ae70/d .functor NOR 1, L_0x1d8ad80, L_0x1d8aaa0, C4<0>, C4<0>;
L_0x1d8ae70 .delay (20000,20000,20000) L_0x1d8ae70/d;
L_0x1d8b010/d .functor NOT 1, L_0x1d8ae70, C4<0>, C4<0>, C4<0>;
L_0x1d8b010 .delay (10000,10000,10000) L_0x1d8b010/d;
v0x17d85c0_0 .net "and_in0ncom", 0 0, L_0x1d8ad80; 1 drivers
v0x17d8680_0 .net "and_in1com", 0 0, L_0x1d8aaa0; 1 drivers
v0x17d8720_0 .alias "in0", 0 0, v0x17dd960_0;
v0x17d87c0_0 .alias "in1", 0 0, v0x17ddae0_0;
v0x17d8840_0 .net "nand_in0ncom", 0 0, L_0x1d8ac70; 1 drivers
v0x17d88e0_0 .net "nand_in1com", 0 0, L_0x1d8a9c0; 1 drivers
v0x17d8980_0 .net "ncom", 0 0, L_0x1d8abb0; 1 drivers
v0x17d8a20_0 .net "nor_wire", 0 0, L_0x1d8ae70; 1 drivers
v0x17d8ac0_0 .alias "result", 0 0, v0x17d9a50_0;
v0x17d8b40_0 .alias "sel0", 0 0, v0x17d97c0_0;
S_0x17d7d80 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17d7560;
 .timescale -9 -12;
L_0x1d8b140/d .functor NAND 1, L_0x1d8b010, L_0x1d8c2b0, C4<1>, C4<1>;
L_0x1d8b140 .delay (20000,20000,20000) L_0x1d8b140/d;
L_0x1d8b2b0/d .functor NOT 1, L_0x1d8b140, C4<0>, C4<0>, C4<0>;
L_0x1d8b2b0 .delay (10000,10000,10000) L_0x1d8b2b0/d;
L_0x1d8b3c0/d .functor NOT 1, L_0x1d8c2b0, C4<0>, C4<0>, C4<0>;
L_0x1d8b3c0 .delay (10000,10000,10000) L_0x1d8b3c0/d;
L_0x1d8b480/d .functor NAND 1, L_0x1d8a890, L_0x1d8b3c0, C4<1>, C4<1>;
L_0x1d8b480 .delay (20000,20000,20000) L_0x1d8b480/d;
L_0x1d8b5d0/d .functor NOT 1, L_0x1d8b480, C4<0>, C4<0>, C4<0>;
L_0x1d8b5d0 .delay (10000,10000,10000) L_0x1d8b5d0/d;
L_0x1d8b6c0/d .functor NOR 1, L_0x1d8b5d0, L_0x1d8b2b0, C4<0>, C4<0>;
L_0x1d8b6c0 .delay (20000,20000,20000) L_0x1d8b6c0/d;
L_0x1d8b860/d .functor NOT 1, L_0x1d8b6c0, C4<0>, C4<0>, C4<0>;
L_0x1d8b860 .delay (10000,10000,10000) L_0x1d8b860/d;
v0x17d7e70_0 .net "and_in0ncom", 0 0, L_0x1d8b5d0; 1 drivers
v0x17d7f30_0 .net "and_in1com", 0 0, L_0x1d8b2b0; 1 drivers
v0x17d7fd0_0 .alias "in0", 0 0, v0x17d9970_0;
v0x17d8070_0 .alias "in1", 0 0, v0x17d9a50_0;
v0x17d80f0_0 .net "nand_in0ncom", 0 0, L_0x1d8b480; 1 drivers
v0x17d8190_0 .net "nand_in1com", 0 0, L_0x1d8b140; 1 drivers
v0x17d8230_0 .net "ncom", 0 0, L_0x1d8b3c0; 1 drivers
v0x17d82d0_0 .net "nor_wire", 0 0, L_0x1d8b6c0; 1 drivers
v0x17d8370_0 .alias "result", 0 0, v0x17d9ad0_0;
v0x17d83f0_0 .alias "sel0", 0 0, v0x17d9840_0;
S_0x17d7650 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17d7560;
 .timescale -9 -12;
L_0x1d8b990/d .functor NAND 1, C4<0>, L_0x1d8c3e0, C4<1>, C4<1>;
L_0x1d8b990 .delay (20000,20000,20000) L_0x1d8b990/d;
L_0x1d8bb10/d .functor NOT 1, L_0x1d8b990, C4<0>, C4<0>, C4<0>;
L_0x1d8bb10 .delay (10000,10000,10000) L_0x1d8bb10/d;
L_0x1d8bc20/d .functor NOT 1, L_0x1d8c3e0, C4<0>, C4<0>, C4<0>;
L_0x1d8bc20 .delay (10000,10000,10000) L_0x1d8bc20/d;
L_0x1d8bce0/d .functor NAND 1, L_0x1d8b860, L_0x1d8bc20, C4<1>, C4<1>;
L_0x1d8bce0 .delay (20000,20000,20000) L_0x1d8bce0/d;
L_0x1d8be30/d .functor NOT 1, L_0x1d8bce0, C4<0>, C4<0>, C4<0>;
L_0x1d8be30 .delay (10000,10000,10000) L_0x1d8be30/d;
L_0x1d8bf20/d .functor NOR 1, L_0x1d8be30, L_0x1d8bb10, C4<0>, C4<0>;
L_0x1d8bf20 .delay (20000,20000,20000) L_0x1d8bf20/d;
L_0x1d8c0c0/d .functor NOT 1, L_0x1d8bf20, C4<0>, C4<0>, C4<0>;
L_0x1d8c0c0 .delay (10000,10000,10000) L_0x1d8c0c0/d;
v0x17d7740_0 .net "and_in0ncom", 0 0, L_0x1d8be30; 1 drivers
v0x17d77c0_0 .net "and_in1com", 0 0, L_0x1d8bb10; 1 drivers
v0x17d7860_0 .alias "in0", 0 0, v0x17d9ad0_0;
v0x17d7900_0 .alias "in1", 0 0, v0x17d9690_0;
v0x17d7980_0 .net "nand_in0ncom", 0 0, L_0x1d8bce0; 1 drivers
v0x17d7a20_0 .net "nand_in1com", 0 0, L_0x1d8b990; 1 drivers
v0x17d7b00_0 .net "ncom", 0 0, L_0x1d8bc20; 1 drivers
v0x17d7ba0_0 .net "nor_wire", 0 0, L_0x1d8bf20; 1 drivers
v0x17d7c40_0 .alias "result", 0 0, v0x17dd6a0_0;
v0x17d7ce0_0 .alias "sel0", 0 0, v0x17d98c0_0;
S_0x17d09e0 .scope generate, "ALU32[9]" "ALU32[9]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17cf3d8 .param/l "i" 2 105, +C4<01001>;
S_0x17d0b10 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17d09e0;
 .timescale -9 -12;
L_0x1d817c0/d .functor NOT 1, L_0x1d8cd50, C4<0>, C4<0>, C4<0>;
L_0x1d817c0 .delay (10000,10000,10000) L_0x1d817c0/d;
v0x17d6840_0 .net "carryin", 0 0, L_0x1d924f0; 1 drivers
v0x17d68e0_0 .net "carryout", 0 0, L_0x1d8e230; 1 drivers
v0x17d6960_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17d69e0_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17d6a60_0 .net "notB", 0 0, L_0x1d817c0; 1 drivers
v0x17d6ae0_0 .net "operandA", 0 0, L_0x1d8ccb0; 1 drivers
v0x17d6b60_0 .net "operandB", 0 0, L_0x1d8cd50; 1 drivers
v0x17d6c70_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17d6cf0_0 .net "result", 0 0, L_0x1d91d20; 1 drivers
v0x17d6dc0_0 .net "trueB", 0 0, L_0x1d8d080; 1 drivers
v0x17d6ea0_0 .net "wAddSub", 0 0, L_0x1d8db60; 1 drivers
v0x17d6fb0_0 .net "wNandAnd", 0 0, L_0x1d8f2f0; 1 drivers
v0x17d7130_0 .net "wNorOr", 0 0, L_0x1d8fd30; 1 drivers
v0x17d7240_0 .net "wXor", 0 0, L_0x1d8e890; 1 drivers
L_0x1d91e50 .part v0x181c250_0, 0, 1;
L_0x1d91f10 .part v0x181c250_0, 1, 1;
L_0x1d92040 .part v0x181c250_0, 2, 1;
S_0x17d6090 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17d0b10;
 .timescale -9 -12;
L_0x1d86ec0/d .functor NAND 1, L_0x1d817c0, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1d86ec0 .delay (20000,20000,20000) L_0x1d86ec0/d;
L_0x1d815f0/d .functor NOT 1, L_0x1d86ec0, C4<0>, C4<0>, C4<0>;
L_0x1d815f0 .delay (10000,10000,10000) L_0x1d815f0/d;
L_0x1d76060/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d76060 .delay (10000,10000,10000) L_0x1d76060/d;
L_0x1d8c9a0/d .functor NAND 1, L_0x1d8cd50, L_0x1d76060, C4<1>, C4<1>;
L_0x1d8c9a0 .delay (20000,20000,20000) L_0x1d8c9a0/d;
L_0x1d8ce50/d .functor NOT 1, L_0x1d8c9a0, C4<0>, C4<0>, C4<0>;
L_0x1d8ce50 .delay (10000,10000,10000) L_0x1d8ce50/d;
L_0x1d8cf00/d .functor NOR 1, L_0x1d8ce50, L_0x1d815f0, C4<0>, C4<0>;
L_0x1d8cf00 .delay (20000,20000,20000) L_0x1d8cf00/d;
L_0x1d8d080/d .functor NOT 1, L_0x1d8cf00, C4<0>, C4<0>, C4<0>;
L_0x1d8d080 .delay (10000,10000,10000) L_0x1d8d080/d;
v0x17d6180_0 .net "and_in0ncom", 0 0, L_0x1d8ce50; 1 drivers
v0x17d6200_0 .net "and_in1com", 0 0, L_0x1d815f0; 1 drivers
v0x17d6280_0 .alias "in0", 0 0, v0x17d6b60_0;
v0x17d6300_0 .alias "in1", 0 0, v0x17d6a60_0;
v0x17d6380_0 .net "nand_in0ncom", 0 0, L_0x1d8c9a0; 1 drivers
v0x17d6420_0 .net "nand_in1com", 0 0, L_0x1d86ec0; 1 drivers
v0x17d6500_0 .net "ncom", 0 0, L_0x1d76060; 1 drivers
v0x17d65a0_0 .net "nor_wire", 0 0, L_0x1d8cf00; 1 drivers
v0x17d6690_0 .alias "result", 0 0, v0x17d6dc0_0;
v0x17d6760_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17d4da0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17d0b10;
 .timescale -9 -12;
L_0x1d8dc70/d .functor NAND 1, L_0x1d8ccb0, L_0x1d8d080, C4<1>, C4<1>;
L_0x1d8dc70 .delay (20000,20000,20000) L_0x1d8dc70/d;
L_0x1d8de00/d .functor NOT 1, L_0x1d8dc70, C4<0>, C4<0>, C4<0>;
L_0x1d8de00 .delay (10000,10000,10000) L_0x1d8de00/d;
L_0x1d8def0/d .functor NAND 1, L_0x1d924f0, L_0x1d8d5c0, C4<1>, C4<1>;
L_0x1d8def0 .delay (20000,20000,20000) L_0x1d8def0/d;
L_0x1d8dfb0/d .functor NOT 1, L_0x1d8def0, C4<0>, C4<0>, C4<0>;
L_0x1d8dfb0 .delay (10000,10000,10000) L_0x1d8dfb0/d;
L_0x1d8e0c0/d .functor NOR 1, L_0x1d8dfb0, L_0x1d8de00, C4<0>, C4<0>;
L_0x1d8e0c0 .delay (20000,20000,20000) L_0x1d8e0c0/d;
L_0x1d8e230/d .functor NOT 1, L_0x1d8e0c0, C4<0>, C4<0>, C4<0>;
L_0x1d8e230 .delay (10000,10000,10000) L_0x1d8e230/d;
v0x17d5980_0 .alias "a", 0 0, v0x17d6ae0_0;
v0x17d5a90_0 .net "and_ab", 0 0, L_0x1d8de00; 1 drivers
v0x17d5b30_0 .net "and_xor_ab_c", 0 0, L_0x1d8dfb0; 1 drivers
v0x17d5bd0_0 .alias "b", 0 0, v0x17d6dc0_0;
v0x17d5c50_0 .alias "carryin", 0 0, v0x17d6840_0;
v0x17d5cd0_0 .alias "carryout", 0 0, v0x17d68e0_0;
v0x17d5d90_0 .net "nand_ab", 0 0, L_0x1d8dc70; 1 drivers
v0x17d5e10_0 .net "nand_xor_ab_c", 0 0, L_0x1d8def0; 1 drivers
v0x17d5e90_0 .net "nco", 0 0, L_0x1d8e0c0; 1 drivers
v0x17d5f30_0 .alias "sum", 0 0, v0x17d6ea0_0;
v0x17d6010_0 .net "xor_ab", 0 0, L_0x1d8d5c0; 1 drivers
S_0x17d5430 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17d4da0;
 .timescale -9 -12;
L_0x1d8d1b0/d .functor NAND 1, L_0x1d8ccb0, L_0x1d8d080, C4<1>, C4<1>;
L_0x1d8d1b0 .delay (20000,20000,20000) L_0x1d8d1b0/d;
L_0x1d8d290/d .functor NOR 1, L_0x1d8ccb0, L_0x1d8d080, C4<0>, C4<0>;
L_0x1d8d290 .delay (20000,20000,20000) L_0x1d8d290/d;
L_0x1d8d350/d .functor NOT 1, L_0x1d8d290, C4<0>, C4<0>, C4<0>;
L_0x1d8d350 .delay (10000,10000,10000) L_0x1d8d350/d;
L_0x1d8d460/d .functor NAND 1, L_0x1d8d350, L_0x1d8d1b0, C4<1>, C4<1>;
L_0x1d8d460 .delay (20000,20000,20000) L_0x1d8d460/d;
L_0x1d8d5c0/d .functor NOT 1, L_0x1d8d460, C4<0>, C4<0>, C4<0>;
L_0x1d8d5c0 .delay (10000,10000,10000) L_0x1d8d5c0/d;
v0x17d5520_0 .alias "a", 0 0, v0x17d6ae0_0;
v0x17d55c0_0 .alias "b", 0 0, v0x17d6dc0_0;
v0x17d5660_0 .net "nand_ab", 0 0, L_0x1d8d1b0; 1 drivers
v0x17d5700_0 .net "nor_ab", 0 0, L_0x1d8d290; 1 drivers
v0x17d5780_0 .net "nxor_ab", 0 0, L_0x1d8d460; 1 drivers
v0x17d5820_0 .net "or_ab", 0 0, L_0x1d8d350; 1 drivers
v0x17d5900_0 .alias "result", 0 0, v0x17d6010_0;
S_0x17d4e90 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17d4da0;
 .timescale -9 -12;
L_0x1d8d6d0/d .functor NAND 1, L_0x1d8d5c0, L_0x1d924f0, C4<1>, C4<1>;
L_0x1d8d6d0 .delay (20000,20000,20000) L_0x1d8d6d0/d;
L_0x1d8d840/d .functor NOR 1, L_0x1d8d5c0, L_0x1d924f0, C4<0>, C4<0>;
L_0x1d8d840 .delay (20000,20000,20000) L_0x1d8d840/d;
L_0x1d8d990/d .functor NOT 1, L_0x1d8d840, C4<0>, C4<0>, C4<0>;
L_0x1d8d990 .delay (10000,10000,10000) L_0x1d8d990/d;
L_0x1d8da50/d .functor NAND 1, L_0x1d8d990, L_0x1d8d6d0, C4<1>, C4<1>;
L_0x1d8da50 .delay (20000,20000,20000) L_0x1d8da50/d;
L_0x1d8db60/d .functor NOT 1, L_0x1d8da50, C4<0>, C4<0>, C4<0>;
L_0x1d8db60 .delay (10000,10000,10000) L_0x1d8db60/d;
v0x17d4f80_0 .alias "a", 0 0, v0x17d6010_0;
v0x17d5020_0 .alias "b", 0 0, v0x17d6840_0;
v0x17d50c0_0 .net "nand_ab", 0 0, L_0x1d8d6d0; 1 drivers
v0x17d5160_0 .net "nor_ab", 0 0, L_0x1d8d840; 1 drivers
v0x17d51e0_0 .net "nxor_ab", 0 0, L_0x1d8da50; 1 drivers
v0x17d5280_0 .net "or_ab", 0 0, L_0x1d8d990; 1 drivers
v0x17d5360_0 .alias "result", 0 0, v0x17d6ea0_0;
S_0x17d4850 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17d0b10;
 .timescale -9 -12;
L_0x1d8e3f0/d .functor NAND 1, L_0x1d8ccb0, L_0x1d8cd50, C4<1>, C4<1>;
L_0x1d8e3f0 .delay (20000,20000,20000) L_0x1d8e3f0/d;
L_0x1d8e4d0/d .functor NOR 1, L_0x1d8ccb0, L_0x1d8cd50, C4<0>, C4<0>;
L_0x1d8e4d0 .delay (20000,20000,20000) L_0x1d8e4d0/d;
L_0x1d8e660/d .functor NOT 1, L_0x1d8e4d0, C4<0>, C4<0>, C4<0>;
L_0x1d8e660 .delay (10000,10000,10000) L_0x1d8e660/d;
L_0x1d8e750/d .functor NAND 1, L_0x1d8e660, L_0x1d8e3f0, C4<1>, C4<1>;
L_0x1d8e750 .delay (20000,20000,20000) L_0x1d8e750/d;
L_0x1d8e890/d .functor NOT 1, L_0x1d8e750, C4<0>, C4<0>, C4<0>;
L_0x1d8e890 .delay (10000,10000,10000) L_0x1d8e890/d;
v0x17d4940_0 .alias "a", 0 0, v0x17d6ae0_0;
v0x17d49c0_0 .alias "b", 0 0, v0x17d6b60_0;
v0x17d4a90_0 .net "nand_ab", 0 0, L_0x1d8e3f0; 1 drivers
v0x17d4b10_0 .net "nor_ab", 0 0, L_0x1d8e4d0; 1 drivers
v0x17d4b90_0 .net "nxor_ab", 0 0, L_0x1d8e750; 1 drivers
v0x17d4c10_0 .net "or_ab", 0 0, L_0x1d8e660; 1 drivers
v0x17d4cd0_0 .alias "result", 0 0, v0x17d7240_0;
S_0x17d3c60 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17d0b10;
 .timescale -9 -12;
L_0x1d8e9e0/d .functor NAND 1, L_0x1d8ccb0, L_0x1d8cd50, C4<1>, C4<1>;
L_0x1d8e9e0 .delay (20000,20000,20000) L_0x1d8e9e0/d;
L_0x1d8eb30/d .functor NOT 1, L_0x1d8e9e0, C4<0>, C4<0>, C4<0>;
L_0x1d8eb30 .delay (10000,10000,10000) L_0x1d8eb30/d;
v0x17d44d0_0 .alias "a", 0 0, v0x17d6ae0_0;
v0x17d4570_0 .net "and_ab", 0 0, L_0x1d8eb30; 1 drivers
v0x17d45f0_0 .alias "b", 0 0, v0x17d6b60_0;
v0x17d4670_0 .net "nand_ab", 0 0, L_0x1d8e9e0; 1 drivers
v0x17d4750_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17d47d0_0 .alias "result", 0 0, v0x17d6fb0_0;
S_0x17d3d50 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17d3c60;
 .timescale -9 -12;
L_0x1d8ec60/d .functor NAND 1, L_0x1d8eb30, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d8ec60 .delay (20000,20000,20000) L_0x1d8ec60/d;
L_0x1d8ed40/d .functor NOT 1, L_0x1d8ec60, C4<0>, C4<0>, C4<0>;
L_0x1d8ed40 .delay (10000,10000,10000) L_0x1d8ed40/d;
L_0x1d8ee50/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d8ee50 .delay (10000,10000,10000) L_0x1d8ee50/d;
L_0x1d8ef10/d .functor NAND 1, L_0x1d8e9e0, L_0x1d8ee50, C4<1>, C4<1>;
L_0x1d8ef10 .delay (20000,20000,20000) L_0x1d8ef10/d;
L_0x1d8f060/d .functor NOT 1, L_0x1d8ef10, C4<0>, C4<0>, C4<0>;
L_0x1d8f060 .delay (10000,10000,10000) L_0x1d8f060/d;
L_0x1d8f150/d .functor NOR 1, L_0x1d8f060, L_0x1d8ed40, C4<0>, C4<0>;
L_0x1d8f150 .delay (20000,20000,20000) L_0x1d8f150/d;
L_0x1d8f2f0/d .functor NOT 1, L_0x1d8f150, C4<0>, C4<0>, C4<0>;
L_0x1d8f2f0 .delay (10000,10000,10000) L_0x1d8f2f0/d;
v0x17d3e40_0 .net "and_in0ncom", 0 0, L_0x1d8f060; 1 drivers
v0x17d3ec0_0 .net "and_in1com", 0 0, L_0x1d8ed40; 1 drivers
v0x17d3f40_0 .alias "in0", 0 0, v0x17d4670_0;
v0x17d3fe0_0 .alias "in1", 0 0, v0x17d4570_0;
v0x17d4060_0 .net "nand_in0ncom", 0 0, L_0x1d8ef10; 1 drivers
v0x17d4100_0 .net "nand_in1com", 0 0, L_0x1d8ec60; 1 drivers
v0x17d41e0_0 .net "ncom", 0 0, L_0x1d8ee50; 1 drivers
v0x17d4280_0 .net "nor_wire", 0 0, L_0x1d8f150; 1 drivers
v0x17d4320_0 .alias "result", 0 0, v0x17d6fb0_0;
v0x17d43f0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17d31c0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17d0b10;
 .timescale -9 -12;
L_0x1d8f420/d .functor NOR 1, L_0x1d8ccb0, L_0x1d8cd50, C4<0>, C4<0>;
L_0x1d8f420 .delay (20000,20000,20000) L_0x1d8f420/d;
L_0x1d8f570/d .functor NOT 1, L_0x1d8f420, C4<0>, C4<0>, C4<0>;
L_0x1d8f570 .delay (10000,10000,10000) L_0x1d8f570/d;
v0x17d3940_0 .alias "a", 0 0, v0x17d6ae0_0;
v0x17d39c0_0 .alias "b", 0 0, v0x17d6b60_0;
v0x17d3a60_0 .net "nor_ab", 0 0, L_0x1d8f420; 1 drivers
v0x17d3ae0_0 .net "or_ab", 0 0, L_0x1d8f570; 1 drivers
v0x17d3b60_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17d3be0_0 .alias "result", 0 0, v0x17d7130_0;
S_0x17d32b0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17d31c0;
 .timescale -9 -12;
L_0x1d8f6a0/d .functor NAND 1, L_0x1d8f570, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d8f6a0 .delay (20000,20000,20000) L_0x1d8f6a0/d;
L_0x1d8f780/d .functor NOT 1, L_0x1d8f6a0, C4<0>, C4<0>, C4<0>;
L_0x1d8f780 .delay (10000,10000,10000) L_0x1d8f780/d;
L_0x1d8f890/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d8f890 .delay (10000,10000,10000) L_0x1d8f890/d;
L_0x1d8f950/d .functor NAND 1, L_0x1d8f420, L_0x1d8f890, C4<1>, C4<1>;
L_0x1d8f950 .delay (20000,20000,20000) L_0x1d8f950/d;
L_0x1d8faa0/d .functor NOT 1, L_0x1d8f950, C4<0>, C4<0>, C4<0>;
L_0x1d8faa0 .delay (10000,10000,10000) L_0x1d8faa0/d;
L_0x1d8fb90/d .functor NOR 1, L_0x1d8faa0, L_0x1d8f780, C4<0>, C4<0>;
L_0x1d8fb90 .delay (20000,20000,20000) L_0x1d8fb90/d;
L_0x1d8fd30/d .functor NOT 1, L_0x1d8fb90, C4<0>, C4<0>, C4<0>;
L_0x1d8fd30 .delay (10000,10000,10000) L_0x1d8fd30/d;
v0x17d33a0_0 .net "and_in0ncom", 0 0, L_0x1d8faa0; 1 drivers
v0x17d3420_0 .net "and_in1com", 0 0, L_0x1d8f780; 1 drivers
v0x17d34a0_0 .alias "in0", 0 0, v0x17d3a60_0;
v0x17d3520_0 .alias "in1", 0 0, v0x17d3ae0_0;
v0x17d35a0_0 .net "nand_in0ncom", 0 0, L_0x1d8f950; 1 drivers
v0x17d3620_0 .net "nand_in1com", 0 0, L_0x1d8f6a0; 1 drivers
v0x17d36a0_0 .net "ncom", 0 0, L_0x1d8f890; 1 drivers
v0x17d3720_0 .net "nor_wire", 0 0, L_0x1d8fb90; 1 drivers
v0x17d37f0_0 .alias "result", 0 0, v0x17d7130_0;
v0x17d38c0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17d0c00 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17d0b10;
 .timescale -9 -12;
v0x17d2a10_0 .alias "in0", 0 0, v0x17d6ea0_0;
v0x17d2ac0_0 .alias "in1", 0 0, v0x17d7240_0;
v0x17d2b70_0 .alias "in2", 0 0, v0x17d6fb0_0;
v0x17d2c20_0 .alias "in3", 0 0, v0x17d7130_0;
v0x17d2d00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17d2db0_0 .alias "result", 0 0, v0x17d6cf0_0;
v0x17d2e30_0 .net "sel0", 0 0, L_0x1d91e50; 1 drivers
v0x17d2eb0_0 .net "sel1", 0 0, L_0x1d91f10; 1 drivers
v0x17d2f30_0 .net "sel2", 0 0, L_0x1d92040; 1 drivers
v0x17d2fe0_0 .net "w0", 0 0, L_0x1d904f0; 1 drivers
v0x17d30c0_0 .net "w1", 0 0, L_0x1d90c70; 1 drivers
v0x17d3140_0 .net "w2", 0 0, L_0x1d914c0; 1 drivers
S_0x17d22c0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17d0c00;
 .timescale -9 -12;
L_0x1d8fe60/d .functor NAND 1, L_0x1d8e890, L_0x1d91e50, C4<1>, C4<1>;
L_0x1d8fe60 .delay (20000,20000,20000) L_0x1d8fe60/d;
L_0x1d8ff40/d .functor NOT 1, L_0x1d8fe60, C4<0>, C4<0>, C4<0>;
L_0x1d8ff40 .delay (10000,10000,10000) L_0x1d8ff40/d;
L_0x1d90050/d .functor NOT 1, L_0x1d91e50, C4<0>, C4<0>, C4<0>;
L_0x1d90050 .delay (10000,10000,10000) L_0x1d90050/d;
L_0x1d901a0/d .functor NAND 1, L_0x1d8db60, L_0x1d90050, C4<1>, C4<1>;
L_0x1d901a0 .delay (20000,20000,20000) L_0x1d901a0/d;
L_0x1d90260/d .functor NOT 1, L_0x1d901a0, C4<0>, C4<0>, C4<0>;
L_0x1d90260 .delay (10000,10000,10000) L_0x1d90260/d;
L_0x1d90350/d .functor NOR 1, L_0x1d90260, L_0x1d8ff40, C4<0>, C4<0>;
L_0x1d90350 .delay (20000,20000,20000) L_0x1d90350/d;
L_0x1d904f0/d .functor NOT 1, L_0x1d90350, C4<0>, C4<0>, C4<0>;
L_0x1d904f0 .delay (10000,10000,10000) L_0x1d904f0/d;
v0x17d23b0_0 .net "and_in0ncom", 0 0, L_0x1d90260; 1 drivers
v0x17d2470_0 .net "and_in1com", 0 0, L_0x1d8ff40; 1 drivers
v0x17d2510_0 .alias "in0", 0 0, v0x17d6ea0_0;
v0x17d25b0_0 .alias "in1", 0 0, v0x17d7240_0;
v0x17d2630_0 .net "nand_in0ncom", 0 0, L_0x1d901a0; 1 drivers
v0x17d26d0_0 .net "nand_in1com", 0 0, L_0x1d8fe60; 1 drivers
v0x17d2770_0 .net "ncom", 0 0, L_0x1d90050; 1 drivers
v0x17d2810_0 .net "nor_wire", 0 0, L_0x1d90350; 1 drivers
v0x17d28b0_0 .alias "result", 0 0, v0x17d2fe0_0;
v0x17d2930_0 .alias "sel0", 0 0, v0x17d2e30_0;
S_0x17d1b70 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17d0c00;
 .timescale -9 -12;
L_0x1d90620/d .functor NAND 1, L_0x1d8fd30, L_0x1d91e50, C4<1>, C4<1>;
L_0x1d90620 .delay (20000,20000,20000) L_0x1d90620/d;
L_0x1d90700/d .functor NOT 1, L_0x1d90620, C4<0>, C4<0>, C4<0>;
L_0x1d90700 .delay (10000,10000,10000) L_0x1d90700/d;
L_0x1d90810/d .functor NOT 1, L_0x1d91e50, C4<0>, C4<0>, C4<0>;
L_0x1d90810 .delay (10000,10000,10000) L_0x1d90810/d;
L_0x1d908d0/d .functor NAND 1, L_0x1d8f2f0, L_0x1d90810, C4<1>, C4<1>;
L_0x1d908d0 .delay (20000,20000,20000) L_0x1d908d0/d;
L_0x1d909e0/d .functor NOT 1, L_0x1d908d0, C4<0>, C4<0>, C4<0>;
L_0x1d909e0 .delay (10000,10000,10000) L_0x1d909e0/d;
L_0x1d90ad0/d .functor NOR 1, L_0x1d909e0, L_0x1d90700, C4<0>, C4<0>;
L_0x1d90ad0 .delay (20000,20000,20000) L_0x1d90ad0/d;
L_0x1d90c70/d .functor NOT 1, L_0x1d90ad0, C4<0>, C4<0>, C4<0>;
L_0x1d90c70 .delay (10000,10000,10000) L_0x1d90c70/d;
v0x17d1c60_0 .net "and_in0ncom", 0 0, L_0x1d909e0; 1 drivers
v0x17d1d20_0 .net "and_in1com", 0 0, L_0x1d90700; 1 drivers
v0x17d1dc0_0 .alias "in0", 0 0, v0x17d6fb0_0;
v0x17d1e60_0 .alias "in1", 0 0, v0x17d7130_0;
v0x17d1ee0_0 .net "nand_in0ncom", 0 0, L_0x1d908d0; 1 drivers
v0x17d1f80_0 .net "nand_in1com", 0 0, L_0x1d90620; 1 drivers
v0x17d2020_0 .net "ncom", 0 0, L_0x1d90810; 1 drivers
v0x17d20c0_0 .net "nor_wire", 0 0, L_0x1d90ad0; 1 drivers
v0x17d2160_0 .alias "result", 0 0, v0x17d30c0_0;
v0x17d21e0_0 .alias "sel0", 0 0, v0x17d2e30_0;
S_0x17d1420 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17d0c00;
 .timescale -9 -12;
L_0x1d90da0/d .functor NAND 1, L_0x1d90c70, L_0x1d91f10, C4<1>, C4<1>;
L_0x1d90da0 .delay (20000,20000,20000) L_0x1d90da0/d;
L_0x1d90f10/d .functor NOT 1, L_0x1d90da0, C4<0>, C4<0>, C4<0>;
L_0x1d90f10 .delay (10000,10000,10000) L_0x1d90f10/d;
L_0x1d91020/d .functor NOT 1, L_0x1d91f10, C4<0>, C4<0>, C4<0>;
L_0x1d91020 .delay (10000,10000,10000) L_0x1d91020/d;
L_0x1d910e0/d .functor NAND 1, L_0x1d904f0, L_0x1d91020, C4<1>, C4<1>;
L_0x1d910e0 .delay (20000,20000,20000) L_0x1d910e0/d;
L_0x1d91230/d .functor NOT 1, L_0x1d910e0, C4<0>, C4<0>, C4<0>;
L_0x1d91230 .delay (10000,10000,10000) L_0x1d91230/d;
L_0x1d91320/d .functor NOR 1, L_0x1d91230, L_0x1d90f10, C4<0>, C4<0>;
L_0x1d91320 .delay (20000,20000,20000) L_0x1d91320/d;
L_0x1d914c0/d .functor NOT 1, L_0x1d91320, C4<0>, C4<0>, C4<0>;
L_0x1d914c0 .delay (10000,10000,10000) L_0x1d914c0/d;
v0x17d1510_0 .net "and_in0ncom", 0 0, L_0x1d91230; 1 drivers
v0x17d15d0_0 .net "and_in1com", 0 0, L_0x1d90f10; 1 drivers
v0x17d1670_0 .alias "in0", 0 0, v0x17d2fe0_0;
v0x17d1710_0 .alias "in1", 0 0, v0x17d30c0_0;
v0x17d1790_0 .net "nand_in0ncom", 0 0, L_0x1d910e0; 1 drivers
v0x17d1830_0 .net "nand_in1com", 0 0, L_0x1d90da0; 1 drivers
v0x17d18d0_0 .net "ncom", 0 0, L_0x1d91020; 1 drivers
v0x17d1970_0 .net "nor_wire", 0 0, L_0x1d91320; 1 drivers
v0x17d1a10_0 .alias "result", 0 0, v0x17d3140_0;
v0x17d1a90_0 .alias "sel0", 0 0, v0x17d2eb0_0;
S_0x17d0cf0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17d0c00;
 .timescale -9 -12;
L_0x1d915f0/d .functor NAND 1, C4<0>, L_0x1d92040, C4<1>, C4<1>;
L_0x1d915f0 .delay (20000,20000,20000) L_0x1d915f0/d;
L_0x1d91770/d .functor NOT 1, L_0x1d915f0, C4<0>, C4<0>, C4<0>;
L_0x1d91770 .delay (10000,10000,10000) L_0x1d91770/d;
L_0x1d91880/d .functor NOT 1, L_0x1d92040, C4<0>, C4<0>, C4<0>;
L_0x1d91880 .delay (10000,10000,10000) L_0x1d91880/d;
L_0x1d91940/d .functor NAND 1, L_0x1d914c0, L_0x1d91880, C4<1>, C4<1>;
L_0x1d91940 .delay (20000,20000,20000) L_0x1d91940/d;
L_0x1d91a90/d .functor NOT 1, L_0x1d91940, C4<0>, C4<0>, C4<0>;
L_0x1d91a90 .delay (10000,10000,10000) L_0x1d91a90/d;
L_0x1d91b80/d .functor NOR 1, L_0x1d91a90, L_0x1d91770, C4<0>, C4<0>;
L_0x1d91b80 .delay (20000,20000,20000) L_0x1d91b80/d;
L_0x1d91d20/d .functor NOT 1, L_0x1d91b80, C4<0>, C4<0>, C4<0>;
L_0x1d91d20 .delay (10000,10000,10000) L_0x1d91d20/d;
v0x17d0de0_0 .net "and_in0ncom", 0 0, L_0x1d91a90; 1 drivers
v0x17d0e60_0 .net "and_in1com", 0 0, L_0x1d91770; 1 drivers
v0x17d0f00_0 .alias "in0", 0 0, v0x17d3140_0;
v0x17d0fa0_0 .alias "in1", 0 0, v0x17d2d00_0;
v0x17d1020_0 .net "nand_in0ncom", 0 0, L_0x1d91940; 1 drivers
v0x17d10c0_0 .net "nand_in1com", 0 0, L_0x1d915f0; 1 drivers
v0x17d11a0_0 .net "ncom", 0 0, L_0x1d91880; 1 drivers
v0x17d1240_0 .net "nor_wire", 0 0, L_0x1d91b80; 1 drivers
v0x17d12e0_0 .alias "result", 0 0, v0x17d6cf0_0;
v0x17d1380_0 .alias "sel0", 0 0, v0x17d2f30_0;
S_0x17ca060 .scope generate, "ALU32[10]" "ALU32[10]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17c8a58 .param/l "i" 2 105, +C4<01010>;
S_0x17ca190 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17ca060;
 .timescale -9 -12;
L_0x17d46f0/d .functor NOT 1, L_0x1d92380, C4<0>, C4<0>, C4<0>;
L_0x17d46f0 .delay (10000,10000,10000) L_0x17d46f0/d;
v0x17cfee0_0 .net "carryin", 0 0, L_0x1d92420; 1 drivers
v0x17cff80_0 .net "carryout", 0 0, L_0x1d93d70; 1 drivers
v0x17d0000_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17d0080_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17d0100_0 .net "notB", 0 0, L_0x17d46f0; 1 drivers
v0x17d0180_0 .net "operandA", 0 0, L_0x1d8c8a0; 1 drivers
v0x17d0200_0 .net "operandB", 0 0, L_0x1d92380; 1 drivers
v0x17d0310_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17d0390_0 .net "result", 0 0, L_0x1d97860; 1 drivers
v0x17d0460_0 .net "trueB", 0 0, L_0x1d92b50; 1 drivers
v0x17d0540_0 .net "wAddSub", 0 0, L_0x1d93670; 1 drivers
v0x17d0650_0 .net "wNandAnd", 0 0, L_0x1d94e30; 1 drivers
v0x17d07d0_0 .net "wNorOr", 0 0, L_0x1d95870; 1 drivers
v0x17d08e0_0 .net "wXor", 0 0, L_0x1d943d0; 1 drivers
L_0x1d97990 .part v0x181c250_0, 0, 1;
L_0x1d97a50 .part v0x181c250_0, 1, 1;
L_0x1d97b80 .part v0x181c250_0, 2, 1;
S_0x17cf710 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17ca190;
 .timescale -9 -12;
L_0x1d92590/d .functor NAND 1, L_0x17d46f0, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1d92590 .delay (20000,20000,20000) L_0x1d92590/d;
L_0x1d925f0/d .functor NOT 1, L_0x1d92590, C4<0>, C4<0>, C4<0>;
L_0x1d925f0 .delay (10000,10000,10000) L_0x1d925f0/d;
L_0x1d926e0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d926e0 .delay (10000,10000,10000) L_0x1d926e0/d;
L_0x1d92780/d .functor NAND 1, L_0x1d92380, L_0x1d926e0, C4<1>, C4<1>;
L_0x1d92780 .delay (20000,20000,20000) L_0x1d92780/d;
L_0x1d928a0/d .functor NOT 1, L_0x1d92780, C4<0>, C4<0>, C4<0>;
L_0x1d928a0 .delay (10000,10000,10000) L_0x1d928a0/d;
L_0x1d929b0/d .functor NOR 1, L_0x1d928a0, L_0x1d925f0, C4<0>, C4<0>;
L_0x1d929b0 .delay (20000,20000,20000) L_0x1d929b0/d;
L_0x1d92b50/d .functor NOT 1, L_0x1d929b0, C4<0>, C4<0>, C4<0>;
L_0x1d92b50 .delay (10000,10000,10000) L_0x1d92b50/d;
v0x17cf800_0 .net "and_in0ncom", 0 0, L_0x1d928a0; 1 drivers
v0x17cf8c0_0 .net "and_in1com", 0 0, L_0x1d925f0; 1 drivers
v0x17cf960_0 .alias "in0", 0 0, v0x17d0200_0;
v0x17cf9e0_0 .alias "in1", 0 0, v0x17d0100_0;
v0x17cfa60_0 .net "nand_in0ncom", 0 0, L_0x1d92780; 1 drivers
v0x17cfb00_0 .net "nand_in1com", 0 0, L_0x1d92590; 1 drivers
v0x17cfba0_0 .net "ncom", 0 0, L_0x1d926e0; 1 drivers
v0x17cfc40_0 .net "nor_wire", 0 0, L_0x1d929b0; 1 drivers
v0x17cfd30_0 .alias "result", 0 0, v0x17d0460_0;
v0x17cfe00_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17ce420 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17ca190;
 .timescale -9 -12;
L_0x1d93780/d .functor NAND 1, L_0x1d8c8a0, L_0x1d92b50, C4<1>, C4<1>;
L_0x1d93780 .delay (20000,20000,20000) L_0x1d93780/d;
L_0x1d93910/d .functor NOT 1, L_0x1d93780, C4<0>, C4<0>, C4<0>;
L_0x1d93910 .delay (10000,10000,10000) L_0x1d93910/d;
L_0x1d93a00/d .functor NAND 1, L_0x1d92420, L_0x1d930d0, C4<1>, C4<1>;
L_0x1d93a00 .delay (20000,20000,20000) L_0x1d93a00/d;
L_0x1d93ac0/d .functor NOT 1, L_0x1d93a00, C4<0>, C4<0>, C4<0>;
L_0x1d93ac0 .delay (10000,10000,10000) L_0x1d93ac0/d;
L_0x1d93c00/d .functor NOR 1, L_0x1d93ac0, L_0x1d93910, C4<0>, C4<0>;
L_0x1d93c00 .delay (20000,20000,20000) L_0x1d93c00/d;
L_0x1d93d70/d .functor NOT 1, L_0x1d93c00, C4<0>, C4<0>, C4<0>;
L_0x1d93d70 .delay (10000,10000,10000) L_0x1d93d70/d;
v0x17cf000_0 .alias "a", 0 0, v0x17d0180_0;
v0x17cf110_0 .net "and_ab", 0 0, L_0x1d93910; 1 drivers
v0x17cf1b0_0 .net "and_xor_ab_c", 0 0, L_0x1d93ac0; 1 drivers
v0x17cf250_0 .alias "b", 0 0, v0x17d0460_0;
v0x17cf2d0_0 .alias "carryin", 0 0, v0x17cfee0_0;
v0x17cf350_0 .alias "carryout", 0 0, v0x17cff80_0;
v0x17cf410_0 .net "nand_ab", 0 0, L_0x1d93780; 1 drivers
v0x17cf490_0 .net "nand_xor_ab_c", 0 0, L_0x1d93a00; 1 drivers
v0x17cf510_0 .net "nco", 0 0, L_0x1d93c00; 1 drivers
v0x17cf5b0_0 .alias "sum", 0 0, v0x17d0540_0;
v0x17cf690_0 .net "xor_ab", 0 0, L_0x1d930d0; 1 drivers
S_0x17ceab0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17ce420;
 .timescale -9 -12;
L_0x1d92cc0/d .functor NAND 1, L_0x1d8c8a0, L_0x1d92b50, C4<1>, C4<1>;
L_0x1d92cc0 .delay (20000,20000,20000) L_0x1d92cc0/d;
L_0x1d92da0/d .functor NOR 1, L_0x1d8c8a0, L_0x1d92b50, C4<0>, C4<0>;
L_0x1d92da0 .delay (20000,20000,20000) L_0x1d92da0/d;
L_0x1d92e60/d .functor NOT 1, L_0x1d92da0, C4<0>, C4<0>, C4<0>;
L_0x1d92e60 .delay (10000,10000,10000) L_0x1d92e60/d;
L_0x1d92f70/d .functor NAND 1, L_0x1d92e60, L_0x1d92cc0, C4<1>, C4<1>;
L_0x1d92f70 .delay (20000,20000,20000) L_0x1d92f70/d;
L_0x1d930d0/d .functor NOT 1, L_0x1d92f70, C4<0>, C4<0>, C4<0>;
L_0x1d930d0 .delay (10000,10000,10000) L_0x1d930d0/d;
v0x17ceba0_0 .alias "a", 0 0, v0x17d0180_0;
v0x17cec40_0 .alias "b", 0 0, v0x17d0460_0;
v0x17cece0_0 .net "nand_ab", 0 0, L_0x1d92cc0; 1 drivers
v0x17ced80_0 .net "nor_ab", 0 0, L_0x1d92da0; 1 drivers
v0x17cee00_0 .net "nxor_ab", 0 0, L_0x1d92f70; 1 drivers
v0x17ceea0_0 .net "or_ab", 0 0, L_0x1d92e60; 1 drivers
v0x17cef80_0 .alias "result", 0 0, v0x17cf690_0;
S_0x17ce510 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17ce420;
 .timescale -9 -12;
L_0x1d931e0/d .functor NAND 1, L_0x1d930d0, L_0x1d92420, C4<1>, C4<1>;
L_0x1d931e0 .delay (20000,20000,20000) L_0x1d931e0/d;
L_0x1d93350/d .functor NOR 1, L_0x1d930d0, L_0x1d92420, C4<0>, C4<0>;
L_0x1d93350 .delay (20000,20000,20000) L_0x1d93350/d;
L_0x1d934a0/d .functor NOT 1, L_0x1d93350, C4<0>, C4<0>, C4<0>;
L_0x1d934a0 .delay (10000,10000,10000) L_0x1d934a0/d;
L_0x1d93560/d .functor NAND 1, L_0x1d934a0, L_0x1d931e0, C4<1>, C4<1>;
L_0x1d93560 .delay (20000,20000,20000) L_0x1d93560/d;
L_0x1d93670/d .functor NOT 1, L_0x1d93560, C4<0>, C4<0>, C4<0>;
L_0x1d93670 .delay (10000,10000,10000) L_0x1d93670/d;
v0x17ce600_0 .alias "a", 0 0, v0x17cf690_0;
v0x17ce6a0_0 .alias "b", 0 0, v0x17cfee0_0;
v0x17ce740_0 .net "nand_ab", 0 0, L_0x1d931e0; 1 drivers
v0x17ce7e0_0 .net "nor_ab", 0 0, L_0x1d93350; 1 drivers
v0x17ce860_0 .net "nxor_ab", 0 0, L_0x1d93560; 1 drivers
v0x17ce900_0 .net "or_ab", 0 0, L_0x1d934a0; 1 drivers
v0x17ce9e0_0 .alias "result", 0 0, v0x17d0540_0;
S_0x17cded0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17ca190;
 .timescale -9 -12;
L_0x1d93f30/d .functor NAND 1, L_0x1d8c8a0, L_0x1d92380, C4<1>, C4<1>;
L_0x1d93f30 .delay (20000,20000,20000) L_0x1d93f30/d;
L_0x1d94010/d .functor NOR 1, L_0x1d8c8a0, L_0x1d92380, C4<0>, C4<0>;
L_0x1d94010 .delay (20000,20000,20000) L_0x1d94010/d;
L_0x1d941a0/d .functor NOT 1, L_0x1d94010, C4<0>, C4<0>, C4<0>;
L_0x1d941a0 .delay (10000,10000,10000) L_0x1d941a0/d;
L_0x1d94290/d .functor NAND 1, L_0x1d941a0, L_0x1d93f30, C4<1>, C4<1>;
L_0x1d94290 .delay (20000,20000,20000) L_0x1d94290/d;
L_0x1d943d0/d .functor NOT 1, L_0x1d94290, C4<0>, C4<0>, C4<0>;
L_0x1d943d0 .delay (10000,10000,10000) L_0x1d943d0/d;
v0x17cdfc0_0 .alias "a", 0 0, v0x17d0180_0;
v0x17ce040_0 .alias "b", 0 0, v0x17d0200_0;
v0x17ce110_0 .net "nand_ab", 0 0, L_0x1d93f30; 1 drivers
v0x17ce190_0 .net "nor_ab", 0 0, L_0x1d94010; 1 drivers
v0x17ce210_0 .net "nxor_ab", 0 0, L_0x1d94290; 1 drivers
v0x17ce290_0 .net "or_ab", 0 0, L_0x1d941a0; 1 drivers
v0x17ce350_0 .alias "result", 0 0, v0x17d08e0_0;
S_0x17cd2e0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17ca190;
 .timescale -9 -12;
L_0x1d94520/d .functor NAND 1, L_0x1d8c8a0, L_0x1d92380, C4<1>, C4<1>;
L_0x1d94520 .delay (20000,20000,20000) L_0x1d94520/d;
L_0x1d94670/d .functor NOT 1, L_0x1d94520, C4<0>, C4<0>, C4<0>;
L_0x1d94670 .delay (10000,10000,10000) L_0x1d94670/d;
v0x17cdb50_0 .alias "a", 0 0, v0x17d0180_0;
v0x17cdbf0_0 .net "and_ab", 0 0, L_0x1d94670; 1 drivers
v0x17cdc70_0 .alias "b", 0 0, v0x17d0200_0;
v0x17cdcf0_0 .net "nand_ab", 0 0, L_0x1d94520; 1 drivers
v0x17cddd0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17cde50_0 .alias "result", 0 0, v0x17d0650_0;
S_0x17cd3d0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17cd2e0;
 .timescale -9 -12;
L_0x1d947a0/d .functor NAND 1, L_0x1d94670, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d947a0 .delay (20000,20000,20000) L_0x1d947a0/d;
L_0x1d94880/d .functor NOT 1, L_0x1d947a0, C4<0>, C4<0>, C4<0>;
L_0x1d94880 .delay (10000,10000,10000) L_0x1d94880/d;
L_0x1d94990/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d94990 .delay (10000,10000,10000) L_0x1d94990/d;
L_0x1d94a50/d .functor NAND 1, L_0x1d94520, L_0x1d94990, C4<1>, C4<1>;
L_0x1d94a50 .delay (20000,20000,20000) L_0x1d94a50/d;
L_0x1d94ba0/d .functor NOT 1, L_0x1d94a50, C4<0>, C4<0>, C4<0>;
L_0x1d94ba0 .delay (10000,10000,10000) L_0x1d94ba0/d;
L_0x1d94c90/d .functor NOR 1, L_0x1d94ba0, L_0x1d94880, C4<0>, C4<0>;
L_0x1d94c90 .delay (20000,20000,20000) L_0x1d94c90/d;
L_0x1d94e30/d .functor NOT 1, L_0x1d94c90, C4<0>, C4<0>, C4<0>;
L_0x1d94e30 .delay (10000,10000,10000) L_0x1d94e30/d;
v0x17cd4c0_0 .net "and_in0ncom", 0 0, L_0x1d94ba0; 1 drivers
v0x17cd540_0 .net "and_in1com", 0 0, L_0x1d94880; 1 drivers
v0x17cd5c0_0 .alias "in0", 0 0, v0x17cdcf0_0;
v0x17cd660_0 .alias "in1", 0 0, v0x17cdbf0_0;
v0x17cd6e0_0 .net "nand_in0ncom", 0 0, L_0x1d94a50; 1 drivers
v0x17cd780_0 .net "nand_in1com", 0 0, L_0x1d947a0; 1 drivers
v0x17cd860_0 .net "ncom", 0 0, L_0x1d94990; 1 drivers
v0x17cd900_0 .net "nor_wire", 0 0, L_0x1d94c90; 1 drivers
v0x17cd9a0_0 .alias "result", 0 0, v0x17d0650_0;
v0x17cda70_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17cc840 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17ca190;
 .timescale -9 -12;
L_0x1d94f60/d .functor NOR 1, L_0x1d8c8a0, L_0x1d92380, C4<0>, C4<0>;
L_0x1d94f60 .delay (20000,20000,20000) L_0x1d94f60/d;
L_0x1d950b0/d .functor NOT 1, L_0x1d94f60, C4<0>, C4<0>, C4<0>;
L_0x1d950b0 .delay (10000,10000,10000) L_0x1d950b0/d;
v0x17ccfc0_0 .alias "a", 0 0, v0x17d0180_0;
v0x17cd040_0 .alias "b", 0 0, v0x17d0200_0;
v0x17cd0e0_0 .net "nor_ab", 0 0, L_0x1d94f60; 1 drivers
v0x17cd160_0 .net "or_ab", 0 0, L_0x1d950b0; 1 drivers
v0x17cd1e0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17cd260_0 .alias "result", 0 0, v0x17d07d0_0;
S_0x17cc930 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17cc840;
 .timescale -9 -12;
L_0x1d951e0/d .functor NAND 1, L_0x1d950b0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d951e0 .delay (20000,20000,20000) L_0x1d951e0/d;
L_0x1d952c0/d .functor NOT 1, L_0x1d951e0, C4<0>, C4<0>, C4<0>;
L_0x1d952c0 .delay (10000,10000,10000) L_0x1d952c0/d;
L_0x1d953d0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d953d0 .delay (10000,10000,10000) L_0x1d953d0/d;
L_0x1d95490/d .functor NAND 1, L_0x1d94f60, L_0x1d953d0, C4<1>, C4<1>;
L_0x1d95490 .delay (20000,20000,20000) L_0x1d95490/d;
L_0x1d955e0/d .functor NOT 1, L_0x1d95490, C4<0>, C4<0>, C4<0>;
L_0x1d955e0 .delay (10000,10000,10000) L_0x1d955e0/d;
L_0x1d956d0/d .functor NOR 1, L_0x1d955e0, L_0x1d952c0, C4<0>, C4<0>;
L_0x1d956d0 .delay (20000,20000,20000) L_0x1d956d0/d;
L_0x1d95870/d .functor NOT 1, L_0x1d956d0, C4<0>, C4<0>, C4<0>;
L_0x1d95870 .delay (10000,10000,10000) L_0x1d95870/d;
v0x17cca20_0 .net "and_in0ncom", 0 0, L_0x1d955e0; 1 drivers
v0x17ccaa0_0 .net "and_in1com", 0 0, L_0x1d952c0; 1 drivers
v0x17ccb20_0 .alias "in0", 0 0, v0x17cd0e0_0;
v0x17ccba0_0 .alias "in1", 0 0, v0x17cd160_0;
v0x17ccc20_0 .net "nand_in0ncom", 0 0, L_0x1d95490; 1 drivers
v0x17ccca0_0 .net "nand_in1com", 0 0, L_0x1d951e0; 1 drivers
v0x17ccd20_0 .net "ncom", 0 0, L_0x1d953d0; 1 drivers
v0x17ccda0_0 .net "nor_wire", 0 0, L_0x1d956d0; 1 drivers
v0x17cce70_0 .alias "result", 0 0, v0x17d07d0_0;
v0x17ccf40_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17ca280 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17ca190;
 .timescale -9 -12;
v0x17cc090_0 .alias "in0", 0 0, v0x17d0540_0;
v0x17cc140_0 .alias "in1", 0 0, v0x17d08e0_0;
v0x17cc1f0_0 .alias "in2", 0 0, v0x17d0650_0;
v0x17cc2a0_0 .alias "in3", 0 0, v0x17d07d0_0;
v0x17cc380_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17cc430_0 .alias "result", 0 0, v0x17d0390_0;
v0x17cc4b0_0 .net "sel0", 0 0, L_0x1d97990; 1 drivers
v0x17cc530_0 .net "sel1", 0 0, L_0x1d97a50; 1 drivers
v0x17cc5b0_0 .net "sel2", 0 0, L_0x1d97b80; 1 drivers
v0x17cc660_0 .net "w0", 0 0, L_0x1d96030; 1 drivers
v0x17cc740_0 .net "w1", 0 0, L_0x1d967b0; 1 drivers
v0x17cc7c0_0 .net "w2", 0 0, L_0x1d97000; 1 drivers
S_0x17cb940 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17ca280;
 .timescale -9 -12;
L_0x1d959a0/d .functor NAND 1, L_0x1d943d0, L_0x1d97990, C4<1>, C4<1>;
L_0x1d959a0 .delay (20000,20000,20000) L_0x1d959a0/d;
L_0x1d95a80/d .functor NOT 1, L_0x1d959a0, C4<0>, C4<0>, C4<0>;
L_0x1d95a80 .delay (10000,10000,10000) L_0x1d95a80/d;
L_0x1d95b90/d .functor NOT 1, L_0x1d97990, C4<0>, C4<0>, C4<0>;
L_0x1d95b90 .delay (10000,10000,10000) L_0x1d95b90/d;
L_0x1d95ce0/d .functor NAND 1, L_0x1d93670, L_0x1d95b90, C4<1>, C4<1>;
L_0x1d95ce0 .delay (20000,20000,20000) L_0x1d95ce0/d;
L_0x1d95da0/d .functor NOT 1, L_0x1d95ce0, C4<0>, C4<0>, C4<0>;
L_0x1d95da0 .delay (10000,10000,10000) L_0x1d95da0/d;
L_0x1d95e90/d .functor NOR 1, L_0x1d95da0, L_0x1d95a80, C4<0>, C4<0>;
L_0x1d95e90 .delay (20000,20000,20000) L_0x1d95e90/d;
L_0x1d96030/d .functor NOT 1, L_0x1d95e90, C4<0>, C4<0>, C4<0>;
L_0x1d96030 .delay (10000,10000,10000) L_0x1d96030/d;
v0x17cba30_0 .net "and_in0ncom", 0 0, L_0x1d95da0; 1 drivers
v0x17cbaf0_0 .net "and_in1com", 0 0, L_0x1d95a80; 1 drivers
v0x17cbb90_0 .alias "in0", 0 0, v0x17d0540_0;
v0x17cbc30_0 .alias "in1", 0 0, v0x17d08e0_0;
v0x17cbcb0_0 .net "nand_in0ncom", 0 0, L_0x1d95ce0; 1 drivers
v0x17cbd50_0 .net "nand_in1com", 0 0, L_0x1d959a0; 1 drivers
v0x17cbdf0_0 .net "ncom", 0 0, L_0x1d95b90; 1 drivers
v0x17cbe90_0 .net "nor_wire", 0 0, L_0x1d95e90; 1 drivers
v0x17cbf30_0 .alias "result", 0 0, v0x17cc660_0;
v0x17cbfb0_0 .alias "sel0", 0 0, v0x17cc4b0_0;
S_0x17cb1f0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17ca280;
 .timescale -9 -12;
L_0x1d96160/d .functor NAND 1, L_0x1d95870, L_0x1d97990, C4<1>, C4<1>;
L_0x1d96160 .delay (20000,20000,20000) L_0x1d96160/d;
L_0x1d96240/d .functor NOT 1, L_0x1d96160, C4<0>, C4<0>, C4<0>;
L_0x1d96240 .delay (10000,10000,10000) L_0x1d96240/d;
L_0x1d96350/d .functor NOT 1, L_0x1d97990, C4<0>, C4<0>, C4<0>;
L_0x1d96350 .delay (10000,10000,10000) L_0x1d96350/d;
L_0x1d96410/d .functor NAND 1, L_0x1d94e30, L_0x1d96350, C4<1>, C4<1>;
L_0x1d96410 .delay (20000,20000,20000) L_0x1d96410/d;
L_0x1d96520/d .functor NOT 1, L_0x1d96410, C4<0>, C4<0>, C4<0>;
L_0x1d96520 .delay (10000,10000,10000) L_0x1d96520/d;
L_0x1d96610/d .functor NOR 1, L_0x1d96520, L_0x1d96240, C4<0>, C4<0>;
L_0x1d96610 .delay (20000,20000,20000) L_0x1d96610/d;
L_0x1d967b0/d .functor NOT 1, L_0x1d96610, C4<0>, C4<0>, C4<0>;
L_0x1d967b0 .delay (10000,10000,10000) L_0x1d967b0/d;
v0x17cb2e0_0 .net "and_in0ncom", 0 0, L_0x1d96520; 1 drivers
v0x17cb3a0_0 .net "and_in1com", 0 0, L_0x1d96240; 1 drivers
v0x17cb440_0 .alias "in0", 0 0, v0x17d0650_0;
v0x17cb4e0_0 .alias "in1", 0 0, v0x17d07d0_0;
v0x17cb560_0 .net "nand_in0ncom", 0 0, L_0x1d96410; 1 drivers
v0x17cb600_0 .net "nand_in1com", 0 0, L_0x1d96160; 1 drivers
v0x17cb6a0_0 .net "ncom", 0 0, L_0x1d96350; 1 drivers
v0x17cb740_0 .net "nor_wire", 0 0, L_0x1d96610; 1 drivers
v0x17cb7e0_0 .alias "result", 0 0, v0x17cc740_0;
v0x17cb860_0 .alias "sel0", 0 0, v0x17cc4b0_0;
S_0x17caaa0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17ca280;
 .timescale -9 -12;
L_0x1d968e0/d .functor NAND 1, L_0x1d967b0, L_0x1d97a50, C4<1>, C4<1>;
L_0x1d968e0 .delay (20000,20000,20000) L_0x1d968e0/d;
L_0x1d96a50/d .functor NOT 1, L_0x1d968e0, C4<0>, C4<0>, C4<0>;
L_0x1d96a50 .delay (10000,10000,10000) L_0x1d96a50/d;
L_0x1d96b60/d .functor NOT 1, L_0x1d97a50, C4<0>, C4<0>, C4<0>;
L_0x1d96b60 .delay (10000,10000,10000) L_0x1d96b60/d;
L_0x1d96c20/d .functor NAND 1, L_0x1d96030, L_0x1d96b60, C4<1>, C4<1>;
L_0x1d96c20 .delay (20000,20000,20000) L_0x1d96c20/d;
L_0x1d96d70/d .functor NOT 1, L_0x1d96c20, C4<0>, C4<0>, C4<0>;
L_0x1d96d70 .delay (10000,10000,10000) L_0x1d96d70/d;
L_0x1d96e60/d .functor NOR 1, L_0x1d96d70, L_0x1d96a50, C4<0>, C4<0>;
L_0x1d96e60 .delay (20000,20000,20000) L_0x1d96e60/d;
L_0x1d97000/d .functor NOT 1, L_0x1d96e60, C4<0>, C4<0>, C4<0>;
L_0x1d97000 .delay (10000,10000,10000) L_0x1d97000/d;
v0x17cab90_0 .net "and_in0ncom", 0 0, L_0x1d96d70; 1 drivers
v0x17cac50_0 .net "and_in1com", 0 0, L_0x1d96a50; 1 drivers
v0x17cacf0_0 .alias "in0", 0 0, v0x17cc660_0;
v0x17cad90_0 .alias "in1", 0 0, v0x17cc740_0;
v0x17cae10_0 .net "nand_in0ncom", 0 0, L_0x1d96c20; 1 drivers
v0x17caeb0_0 .net "nand_in1com", 0 0, L_0x1d968e0; 1 drivers
v0x17caf50_0 .net "ncom", 0 0, L_0x1d96b60; 1 drivers
v0x17caff0_0 .net "nor_wire", 0 0, L_0x1d96e60; 1 drivers
v0x17cb090_0 .alias "result", 0 0, v0x17cc7c0_0;
v0x17cb110_0 .alias "sel0", 0 0, v0x17cc530_0;
S_0x17ca370 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17ca280;
 .timescale -9 -12;
L_0x1d97130/d .functor NAND 1, C4<0>, L_0x1d97b80, C4<1>, C4<1>;
L_0x1d97130 .delay (20000,20000,20000) L_0x1d97130/d;
L_0x1d972b0/d .functor NOT 1, L_0x1d97130, C4<0>, C4<0>, C4<0>;
L_0x1d972b0 .delay (10000,10000,10000) L_0x1d972b0/d;
L_0x1d973c0/d .functor NOT 1, L_0x1d97b80, C4<0>, C4<0>, C4<0>;
L_0x1d973c0 .delay (10000,10000,10000) L_0x1d973c0/d;
L_0x1d97480/d .functor NAND 1, L_0x1d97000, L_0x1d973c0, C4<1>, C4<1>;
L_0x1d97480 .delay (20000,20000,20000) L_0x1d97480/d;
L_0x1d975d0/d .functor NOT 1, L_0x1d97480, C4<0>, C4<0>, C4<0>;
L_0x1d975d0 .delay (10000,10000,10000) L_0x1d975d0/d;
L_0x1d976c0/d .functor NOR 1, L_0x1d975d0, L_0x1d972b0, C4<0>, C4<0>;
L_0x1d976c0 .delay (20000,20000,20000) L_0x1d976c0/d;
L_0x1d97860/d .functor NOT 1, L_0x1d976c0, C4<0>, C4<0>, C4<0>;
L_0x1d97860 .delay (10000,10000,10000) L_0x1d97860/d;
v0x17ca460_0 .net "and_in0ncom", 0 0, L_0x1d975d0; 1 drivers
v0x17ca4e0_0 .net "and_in1com", 0 0, L_0x1d972b0; 1 drivers
v0x17ca580_0 .alias "in0", 0 0, v0x17cc7c0_0;
v0x17ca620_0 .alias "in1", 0 0, v0x17cc380_0;
v0x17ca6a0_0 .net "nand_in0ncom", 0 0, L_0x1d97480; 1 drivers
v0x17ca740_0 .net "nand_in1com", 0 0, L_0x1d97130; 1 drivers
v0x17ca820_0 .net "ncom", 0 0, L_0x1d973c0; 1 drivers
v0x17ca8c0_0 .net "nor_wire", 0 0, L_0x1d976c0; 1 drivers
v0x17ca960_0 .alias "result", 0 0, v0x17d0390_0;
v0x17caa00_0 .alias "sel0", 0 0, v0x17cc5b0_0;
S_0x17c36e0 .scope generate, "ALU32[11]" "ALU32[11]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17c20d8 .param/l "i" 2 105, +C4<01011>;
S_0x17c3810 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17c36e0;
 .timescale -9 -12;
L_0x1d8c680/d .functor NOT 1, L_0x1d981b0, C4<0>, C4<0>, C4<0>;
L_0x1d8c680 .delay (10000,10000,10000) L_0x1d8c680/d;
v0x17c9560_0 .net "carryin", 0 0, L_0x1d9e000; 1 drivers
v0x17c9600_0 .net "carryout", 0 0, L_0x1d998d0; 1 drivers
v0x17c9680_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17c9700_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17c9780_0 .net "notB", 0 0, L_0x1d8c680; 1 drivers
v0x17c9800_0 .net "operandA", 0 0, L_0x1d98110; 1 drivers
v0x17c9880_0 .net "operandB", 0 0, L_0x1d981b0; 1 drivers
v0x17c9990_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17c9a10_0 .net "result", 0 0, L_0x1d9d3c0; 1 drivers
v0x17c9ae0_0 .net "trueB", 0 0, L_0x1d98710; 1 drivers
v0x17c9bc0_0 .net "wAddSub", 0 0, L_0x1d991d0; 1 drivers
v0x17c9cd0_0 .net "wNandAnd", 0 0, L_0x1d9a990; 1 drivers
v0x17c9e50_0 .net "wNorOr", 0 0, L_0x1d9b3d0; 1 drivers
v0x17c9f60_0 .net "wXor", 0 0, L_0x1d99f30; 1 drivers
L_0x1d9d4f0 .part v0x181c250_0, 0, 1;
L_0x181c2d0 .part v0x181c250_0, 1, 1;
L_0x181c400 .part v0x181c250_0, 2, 1;
S_0x17c8d90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17c3810;
 .timescale -9 -12;
L_0x1d8c760/d .functor NAND 1, L_0x1d8c680, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1d8c760 .delay (20000,20000,20000) L_0x1d8c760/d;
L_0x1d982b0/d .functor NOT 1, L_0x1d8c760, C4<0>, C4<0>, C4<0>;
L_0x1d982b0 .delay (10000,10000,10000) L_0x1d982b0/d;
L_0x1d98310/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d98310 .delay (10000,10000,10000) L_0x1d98310/d;
L_0x1d983b0/d .functor NAND 1, L_0x1d981b0, L_0x1d98310, C4<1>, C4<1>;
L_0x1d983b0 .delay (20000,20000,20000) L_0x1d983b0/d;
L_0x1d984a0/d .functor NOT 1, L_0x1d983b0, C4<0>, C4<0>, C4<0>;
L_0x1d984a0 .delay (10000,10000,10000) L_0x1d984a0/d;
L_0x1d98590/d .functor NOR 1, L_0x1d984a0, L_0x1d982b0, C4<0>, C4<0>;
L_0x1d98590 .delay (20000,20000,20000) L_0x1d98590/d;
L_0x1d98710/d .functor NOT 1, L_0x1d98590, C4<0>, C4<0>, C4<0>;
L_0x1d98710 .delay (10000,10000,10000) L_0x1d98710/d;
v0x17c8e80_0 .net "and_in0ncom", 0 0, L_0x1d984a0; 1 drivers
v0x17c8f40_0 .net "and_in1com", 0 0, L_0x1d982b0; 1 drivers
v0x17c8fe0_0 .alias "in0", 0 0, v0x17c9880_0;
v0x17c9060_0 .alias "in1", 0 0, v0x17c9780_0;
v0x17c90e0_0 .net "nand_in0ncom", 0 0, L_0x1d983b0; 1 drivers
v0x17c9180_0 .net "nand_in1com", 0 0, L_0x1d8c760; 1 drivers
v0x17c9220_0 .net "ncom", 0 0, L_0x1d98310; 1 drivers
v0x17c92c0_0 .net "nor_wire", 0 0, L_0x1d98590; 1 drivers
v0x17c93b0_0 .alias "result", 0 0, v0x17c9ae0_0;
v0x17c9480_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17c7aa0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17c3810;
 .timescale -9 -12;
L_0x1d992e0/d .functor NAND 1, L_0x1d98110, L_0x1d98710, C4<1>, C4<1>;
L_0x1d992e0 .delay (20000,20000,20000) L_0x1d992e0/d;
L_0x1d99470/d .functor NOT 1, L_0x1d992e0, C4<0>, C4<0>, C4<0>;
L_0x1d99470 .delay (10000,10000,10000) L_0x1d99470/d;
L_0x1d99560/d .functor NAND 1, L_0x1d9e000, L_0x1d98c30, C4<1>, C4<1>;
L_0x1d99560 .delay (20000,20000,20000) L_0x1d99560/d;
L_0x1d99620/d .functor NOT 1, L_0x1d99560, C4<0>, C4<0>, C4<0>;
L_0x1d99620 .delay (10000,10000,10000) L_0x1d99620/d;
L_0x1d99760/d .functor NOR 1, L_0x1d99620, L_0x1d99470, C4<0>, C4<0>;
L_0x1d99760 .delay (20000,20000,20000) L_0x1d99760/d;
L_0x1d998d0/d .functor NOT 1, L_0x1d99760, C4<0>, C4<0>, C4<0>;
L_0x1d998d0 .delay (10000,10000,10000) L_0x1d998d0/d;
v0x17c8680_0 .alias "a", 0 0, v0x17c9800_0;
v0x17c8790_0 .net "and_ab", 0 0, L_0x1d99470; 1 drivers
v0x17c8830_0 .net "and_xor_ab_c", 0 0, L_0x1d99620; 1 drivers
v0x17c88d0_0 .alias "b", 0 0, v0x17c9ae0_0;
v0x17c8950_0 .alias "carryin", 0 0, v0x17c9560_0;
v0x17c89d0_0 .alias "carryout", 0 0, v0x17c9600_0;
v0x17c8a90_0 .net "nand_ab", 0 0, L_0x1d992e0; 1 drivers
v0x17c8b10_0 .net "nand_xor_ab_c", 0 0, L_0x1d99560; 1 drivers
v0x17c8b90_0 .net "nco", 0 0, L_0x1d99760; 1 drivers
v0x17c8c30_0 .alias "sum", 0 0, v0x17c9bc0_0;
v0x17c8d10_0 .net "xor_ab", 0 0, L_0x1d98c30; 1 drivers
S_0x17c8130 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17c7aa0;
 .timescale -9 -12;
L_0x1d98840/d .functor NAND 1, L_0x1d98110, L_0x1d98710, C4<1>, C4<1>;
L_0x1d98840 .delay (20000,20000,20000) L_0x1d98840/d;
L_0x1d98900/d .functor NOR 1, L_0x1d98110, L_0x1d98710, C4<0>, C4<0>;
L_0x1d98900 .delay (20000,20000,20000) L_0x1d98900/d;
L_0x1d989c0/d .functor NOT 1, L_0x1d98900, C4<0>, C4<0>, C4<0>;
L_0x1d989c0 .delay (10000,10000,10000) L_0x1d989c0/d;
L_0x1d98ad0/d .functor NAND 1, L_0x1d989c0, L_0x1d98840, C4<1>, C4<1>;
L_0x1d98ad0 .delay (20000,20000,20000) L_0x1d98ad0/d;
L_0x1d98c30/d .functor NOT 1, L_0x1d98ad0, C4<0>, C4<0>, C4<0>;
L_0x1d98c30 .delay (10000,10000,10000) L_0x1d98c30/d;
v0x17c8220_0 .alias "a", 0 0, v0x17c9800_0;
v0x17c82c0_0 .alias "b", 0 0, v0x17c9ae0_0;
v0x17c8360_0 .net "nand_ab", 0 0, L_0x1d98840; 1 drivers
v0x17c8400_0 .net "nor_ab", 0 0, L_0x1d98900; 1 drivers
v0x17c8480_0 .net "nxor_ab", 0 0, L_0x1d98ad0; 1 drivers
v0x17c8520_0 .net "or_ab", 0 0, L_0x1d989c0; 1 drivers
v0x17c8600_0 .alias "result", 0 0, v0x17c8d10_0;
S_0x17c7b90 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17c7aa0;
 .timescale -9 -12;
L_0x1d98d40/d .functor NAND 1, L_0x1d98c30, L_0x1d9e000, C4<1>, C4<1>;
L_0x1d98d40 .delay (20000,20000,20000) L_0x1d98d40/d;
L_0x1d98eb0/d .functor NOR 1, L_0x1d98c30, L_0x1d9e000, C4<0>, C4<0>;
L_0x1d98eb0 .delay (20000,20000,20000) L_0x1d98eb0/d;
L_0x1d99000/d .functor NOT 1, L_0x1d98eb0, C4<0>, C4<0>, C4<0>;
L_0x1d99000 .delay (10000,10000,10000) L_0x1d99000/d;
L_0x1d990c0/d .functor NAND 1, L_0x1d99000, L_0x1d98d40, C4<1>, C4<1>;
L_0x1d990c0 .delay (20000,20000,20000) L_0x1d990c0/d;
L_0x1d991d0/d .functor NOT 1, L_0x1d990c0, C4<0>, C4<0>, C4<0>;
L_0x1d991d0 .delay (10000,10000,10000) L_0x1d991d0/d;
v0x17c7c80_0 .alias "a", 0 0, v0x17c8d10_0;
v0x17c7d20_0 .alias "b", 0 0, v0x17c9560_0;
v0x17c7dc0_0 .net "nand_ab", 0 0, L_0x1d98d40; 1 drivers
v0x17c7e60_0 .net "nor_ab", 0 0, L_0x1d98eb0; 1 drivers
v0x17c7ee0_0 .net "nxor_ab", 0 0, L_0x1d990c0; 1 drivers
v0x17c7f80_0 .net "or_ab", 0 0, L_0x1d99000; 1 drivers
v0x17c8060_0 .alias "result", 0 0, v0x17c9bc0_0;
S_0x17c7550 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17c3810;
 .timescale -9 -12;
L_0x1d99a90/d .functor NAND 1, L_0x1d98110, L_0x1d981b0, C4<1>, C4<1>;
L_0x1d99a90 .delay (20000,20000,20000) L_0x1d99a90/d;
L_0x1d99b70/d .functor NOR 1, L_0x1d98110, L_0x1d981b0, C4<0>, C4<0>;
L_0x1d99b70 .delay (20000,20000,20000) L_0x1d99b70/d;
L_0x1d99d00/d .functor NOT 1, L_0x1d99b70, C4<0>, C4<0>, C4<0>;
L_0x1d99d00 .delay (10000,10000,10000) L_0x1d99d00/d;
L_0x1d99df0/d .functor NAND 1, L_0x1d99d00, L_0x1d99a90, C4<1>, C4<1>;
L_0x1d99df0 .delay (20000,20000,20000) L_0x1d99df0/d;
L_0x1d99f30/d .functor NOT 1, L_0x1d99df0, C4<0>, C4<0>, C4<0>;
L_0x1d99f30 .delay (10000,10000,10000) L_0x1d99f30/d;
v0x17c7640_0 .alias "a", 0 0, v0x17c9800_0;
v0x17c76c0_0 .alias "b", 0 0, v0x17c9880_0;
v0x17c7790_0 .net "nand_ab", 0 0, L_0x1d99a90; 1 drivers
v0x17c7810_0 .net "nor_ab", 0 0, L_0x1d99b70; 1 drivers
v0x17c7890_0 .net "nxor_ab", 0 0, L_0x1d99df0; 1 drivers
v0x17c7910_0 .net "or_ab", 0 0, L_0x1d99d00; 1 drivers
v0x17c79d0_0 .alias "result", 0 0, v0x17c9f60_0;
S_0x17c6960 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17c3810;
 .timescale -9 -12;
L_0x1d9a080/d .functor NAND 1, L_0x1d98110, L_0x1d981b0, C4<1>, C4<1>;
L_0x1d9a080 .delay (20000,20000,20000) L_0x1d9a080/d;
L_0x1d9a1d0/d .functor NOT 1, L_0x1d9a080, C4<0>, C4<0>, C4<0>;
L_0x1d9a1d0 .delay (10000,10000,10000) L_0x1d9a1d0/d;
v0x17c71d0_0 .alias "a", 0 0, v0x17c9800_0;
v0x17c7270_0 .net "and_ab", 0 0, L_0x1d9a1d0; 1 drivers
v0x17c72f0_0 .alias "b", 0 0, v0x17c9880_0;
v0x17c7370_0 .net "nand_ab", 0 0, L_0x1d9a080; 1 drivers
v0x17c7450_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17c74d0_0 .alias "result", 0 0, v0x17c9cd0_0;
S_0x17c6a50 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17c6960;
 .timescale -9 -12;
L_0x1d9a300/d .functor NAND 1, L_0x1d9a1d0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d9a300 .delay (20000,20000,20000) L_0x1d9a300/d;
L_0x1d9a3e0/d .functor NOT 1, L_0x1d9a300, C4<0>, C4<0>, C4<0>;
L_0x1d9a3e0 .delay (10000,10000,10000) L_0x1d9a3e0/d;
L_0x1d9a4f0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d9a4f0 .delay (10000,10000,10000) L_0x1d9a4f0/d;
L_0x1d9a5b0/d .functor NAND 1, L_0x1d9a080, L_0x1d9a4f0, C4<1>, C4<1>;
L_0x1d9a5b0 .delay (20000,20000,20000) L_0x1d9a5b0/d;
L_0x1d9a700/d .functor NOT 1, L_0x1d9a5b0, C4<0>, C4<0>, C4<0>;
L_0x1d9a700 .delay (10000,10000,10000) L_0x1d9a700/d;
L_0x1d9a7f0/d .functor NOR 1, L_0x1d9a700, L_0x1d9a3e0, C4<0>, C4<0>;
L_0x1d9a7f0 .delay (20000,20000,20000) L_0x1d9a7f0/d;
L_0x1d9a990/d .functor NOT 1, L_0x1d9a7f0, C4<0>, C4<0>, C4<0>;
L_0x1d9a990 .delay (10000,10000,10000) L_0x1d9a990/d;
v0x17c6b40_0 .net "and_in0ncom", 0 0, L_0x1d9a700; 1 drivers
v0x17c6bc0_0 .net "and_in1com", 0 0, L_0x1d9a3e0; 1 drivers
v0x17c6c40_0 .alias "in0", 0 0, v0x17c7370_0;
v0x17c6ce0_0 .alias "in1", 0 0, v0x17c7270_0;
v0x17c6d60_0 .net "nand_in0ncom", 0 0, L_0x1d9a5b0; 1 drivers
v0x17c6e00_0 .net "nand_in1com", 0 0, L_0x1d9a300; 1 drivers
v0x17c6ee0_0 .net "ncom", 0 0, L_0x1d9a4f0; 1 drivers
v0x17c6f80_0 .net "nor_wire", 0 0, L_0x1d9a7f0; 1 drivers
v0x17c7020_0 .alias "result", 0 0, v0x17c9cd0_0;
v0x17c70f0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17c5ec0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17c3810;
 .timescale -9 -12;
L_0x1d9aac0/d .functor NOR 1, L_0x1d98110, L_0x1d981b0, C4<0>, C4<0>;
L_0x1d9aac0 .delay (20000,20000,20000) L_0x1d9aac0/d;
L_0x1d9ac10/d .functor NOT 1, L_0x1d9aac0, C4<0>, C4<0>, C4<0>;
L_0x1d9ac10 .delay (10000,10000,10000) L_0x1d9ac10/d;
v0x17c6640_0 .alias "a", 0 0, v0x17c9800_0;
v0x17c66c0_0 .alias "b", 0 0, v0x17c9880_0;
v0x17c6760_0 .net "nor_ab", 0 0, L_0x1d9aac0; 1 drivers
v0x17c67e0_0 .net "or_ab", 0 0, L_0x1d9ac10; 1 drivers
v0x17c6860_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17c68e0_0 .alias "result", 0 0, v0x17c9e50_0;
S_0x17c5fb0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17c5ec0;
 .timescale -9 -12;
L_0x1d9ad40/d .functor NAND 1, L_0x1d9ac10, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1d9ad40 .delay (20000,20000,20000) L_0x1d9ad40/d;
L_0x1d9ae20/d .functor NOT 1, L_0x1d9ad40, C4<0>, C4<0>, C4<0>;
L_0x1d9ae20 .delay (10000,10000,10000) L_0x1d9ae20/d;
L_0x1d9af30/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1d9af30 .delay (10000,10000,10000) L_0x1d9af30/d;
L_0x1d9aff0/d .functor NAND 1, L_0x1d9aac0, L_0x1d9af30, C4<1>, C4<1>;
L_0x1d9aff0 .delay (20000,20000,20000) L_0x1d9aff0/d;
L_0x1d9b140/d .functor NOT 1, L_0x1d9aff0, C4<0>, C4<0>, C4<0>;
L_0x1d9b140 .delay (10000,10000,10000) L_0x1d9b140/d;
L_0x1d9b230/d .functor NOR 1, L_0x1d9b140, L_0x1d9ae20, C4<0>, C4<0>;
L_0x1d9b230 .delay (20000,20000,20000) L_0x1d9b230/d;
L_0x1d9b3d0/d .functor NOT 1, L_0x1d9b230, C4<0>, C4<0>, C4<0>;
L_0x1d9b3d0 .delay (10000,10000,10000) L_0x1d9b3d0/d;
v0x17c60a0_0 .net "and_in0ncom", 0 0, L_0x1d9b140; 1 drivers
v0x17c6120_0 .net "and_in1com", 0 0, L_0x1d9ae20; 1 drivers
v0x17c61a0_0 .alias "in0", 0 0, v0x17c6760_0;
v0x17c6220_0 .alias "in1", 0 0, v0x17c67e0_0;
v0x17c62a0_0 .net "nand_in0ncom", 0 0, L_0x1d9aff0; 1 drivers
v0x17c6320_0 .net "nand_in1com", 0 0, L_0x1d9ad40; 1 drivers
v0x17c63a0_0 .net "ncom", 0 0, L_0x1d9af30; 1 drivers
v0x17c6420_0 .net "nor_wire", 0 0, L_0x1d9b230; 1 drivers
v0x17c64f0_0 .alias "result", 0 0, v0x17c9e50_0;
v0x17c65c0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17c3900 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17c3810;
 .timescale -9 -12;
v0x17c5710_0 .alias "in0", 0 0, v0x17c9bc0_0;
v0x17c57c0_0 .alias "in1", 0 0, v0x17c9f60_0;
v0x17c5870_0 .alias "in2", 0 0, v0x17c9cd0_0;
v0x17c5920_0 .alias "in3", 0 0, v0x17c9e50_0;
v0x17c5a00_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17c5ab0_0 .alias "result", 0 0, v0x17c9a10_0;
v0x17c5b30_0 .net "sel0", 0 0, L_0x1d9d4f0; 1 drivers
v0x17c5bb0_0 .net "sel1", 0 0, L_0x181c2d0; 1 drivers
v0x17c5c30_0 .net "sel2", 0 0, L_0x181c400; 1 drivers
v0x17c5ce0_0 .net "w0", 0 0, L_0x1d9bb90; 1 drivers
v0x17c5dc0_0 .net "w1", 0 0, L_0x1d9c310; 1 drivers
v0x17c5e40_0 .net "w2", 0 0, L_0x1d9cb60; 1 drivers
S_0x17c4fc0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17c3900;
 .timescale -9 -12;
L_0x1d9b500/d .functor NAND 1, L_0x1d99f30, L_0x1d9d4f0, C4<1>, C4<1>;
L_0x1d9b500 .delay (20000,20000,20000) L_0x1d9b500/d;
L_0x1d9b5e0/d .functor NOT 1, L_0x1d9b500, C4<0>, C4<0>, C4<0>;
L_0x1d9b5e0 .delay (10000,10000,10000) L_0x1d9b5e0/d;
L_0x1d9b6f0/d .functor NOT 1, L_0x1d9d4f0, C4<0>, C4<0>, C4<0>;
L_0x1d9b6f0 .delay (10000,10000,10000) L_0x1d9b6f0/d;
L_0x1d9b840/d .functor NAND 1, L_0x1d991d0, L_0x1d9b6f0, C4<1>, C4<1>;
L_0x1d9b840 .delay (20000,20000,20000) L_0x1d9b840/d;
L_0x1d9b900/d .functor NOT 1, L_0x1d9b840, C4<0>, C4<0>, C4<0>;
L_0x1d9b900 .delay (10000,10000,10000) L_0x1d9b900/d;
L_0x1d9b9f0/d .functor NOR 1, L_0x1d9b900, L_0x1d9b5e0, C4<0>, C4<0>;
L_0x1d9b9f0 .delay (20000,20000,20000) L_0x1d9b9f0/d;
L_0x1d9bb90/d .functor NOT 1, L_0x1d9b9f0, C4<0>, C4<0>, C4<0>;
L_0x1d9bb90 .delay (10000,10000,10000) L_0x1d9bb90/d;
v0x17c50b0_0 .net "and_in0ncom", 0 0, L_0x1d9b900; 1 drivers
v0x17c5170_0 .net "and_in1com", 0 0, L_0x1d9b5e0; 1 drivers
v0x17c5210_0 .alias "in0", 0 0, v0x17c9bc0_0;
v0x17c52b0_0 .alias "in1", 0 0, v0x17c9f60_0;
v0x17c5330_0 .net "nand_in0ncom", 0 0, L_0x1d9b840; 1 drivers
v0x17c53d0_0 .net "nand_in1com", 0 0, L_0x1d9b500; 1 drivers
v0x17c5470_0 .net "ncom", 0 0, L_0x1d9b6f0; 1 drivers
v0x17c5510_0 .net "nor_wire", 0 0, L_0x1d9b9f0; 1 drivers
v0x17c55b0_0 .alias "result", 0 0, v0x17c5ce0_0;
v0x17c5630_0 .alias "sel0", 0 0, v0x17c5b30_0;
S_0x17c4870 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17c3900;
 .timescale -9 -12;
L_0x1d9bcc0/d .functor NAND 1, L_0x1d9b3d0, L_0x1d9d4f0, C4<1>, C4<1>;
L_0x1d9bcc0 .delay (20000,20000,20000) L_0x1d9bcc0/d;
L_0x1d9bda0/d .functor NOT 1, L_0x1d9bcc0, C4<0>, C4<0>, C4<0>;
L_0x1d9bda0 .delay (10000,10000,10000) L_0x1d9bda0/d;
L_0x1d9beb0/d .functor NOT 1, L_0x1d9d4f0, C4<0>, C4<0>, C4<0>;
L_0x1d9beb0 .delay (10000,10000,10000) L_0x1d9beb0/d;
L_0x1d9bf70/d .functor NAND 1, L_0x1d9a990, L_0x1d9beb0, C4<1>, C4<1>;
L_0x1d9bf70 .delay (20000,20000,20000) L_0x1d9bf70/d;
L_0x1d9c080/d .functor NOT 1, L_0x1d9bf70, C4<0>, C4<0>, C4<0>;
L_0x1d9c080 .delay (10000,10000,10000) L_0x1d9c080/d;
L_0x1d9c170/d .functor NOR 1, L_0x1d9c080, L_0x1d9bda0, C4<0>, C4<0>;
L_0x1d9c170 .delay (20000,20000,20000) L_0x1d9c170/d;
L_0x1d9c310/d .functor NOT 1, L_0x1d9c170, C4<0>, C4<0>, C4<0>;
L_0x1d9c310 .delay (10000,10000,10000) L_0x1d9c310/d;
v0x17c4960_0 .net "and_in0ncom", 0 0, L_0x1d9c080; 1 drivers
v0x17c4a20_0 .net "and_in1com", 0 0, L_0x1d9bda0; 1 drivers
v0x17c4ac0_0 .alias "in0", 0 0, v0x17c9cd0_0;
v0x17c4b60_0 .alias "in1", 0 0, v0x17c9e50_0;
v0x17c4be0_0 .net "nand_in0ncom", 0 0, L_0x1d9bf70; 1 drivers
v0x17c4c80_0 .net "nand_in1com", 0 0, L_0x1d9bcc0; 1 drivers
v0x17c4d20_0 .net "ncom", 0 0, L_0x1d9beb0; 1 drivers
v0x17c4dc0_0 .net "nor_wire", 0 0, L_0x1d9c170; 1 drivers
v0x17c4e60_0 .alias "result", 0 0, v0x17c5dc0_0;
v0x17c4ee0_0 .alias "sel0", 0 0, v0x17c5b30_0;
S_0x17c4120 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17c3900;
 .timescale -9 -12;
L_0x1d9c440/d .functor NAND 1, L_0x1d9c310, L_0x181c2d0, C4<1>, C4<1>;
L_0x1d9c440 .delay (20000,20000,20000) L_0x1d9c440/d;
L_0x1d9c5b0/d .functor NOT 1, L_0x1d9c440, C4<0>, C4<0>, C4<0>;
L_0x1d9c5b0 .delay (10000,10000,10000) L_0x1d9c5b0/d;
L_0x1d9c6c0/d .functor NOT 1, L_0x181c2d0, C4<0>, C4<0>, C4<0>;
L_0x1d9c6c0 .delay (10000,10000,10000) L_0x1d9c6c0/d;
L_0x1d9c780/d .functor NAND 1, L_0x1d9bb90, L_0x1d9c6c0, C4<1>, C4<1>;
L_0x1d9c780 .delay (20000,20000,20000) L_0x1d9c780/d;
L_0x1d9c8d0/d .functor NOT 1, L_0x1d9c780, C4<0>, C4<0>, C4<0>;
L_0x1d9c8d0 .delay (10000,10000,10000) L_0x1d9c8d0/d;
L_0x1d9c9c0/d .functor NOR 1, L_0x1d9c8d0, L_0x1d9c5b0, C4<0>, C4<0>;
L_0x1d9c9c0 .delay (20000,20000,20000) L_0x1d9c9c0/d;
L_0x1d9cb60/d .functor NOT 1, L_0x1d9c9c0, C4<0>, C4<0>, C4<0>;
L_0x1d9cb60 .delay (10000,10000,10000) L_0x1d9cb60/d;
v0x17c4210_0 .net "and_in0ncom", 0 0, L_0x1d9c8d0; 1 drivers
v0x17c42d0_0 .net "and_in1com", 0 0, L_0x1d9c5b0; 1 drivers
v0x17c4370_0 .alias "in0", 0 0, v0x17c5ce0_0;
v0x17c4410_0 .alias "in1", 0 0, v0x17c5dc0_0;
v0x17c4490_0 .net "nand_in0ncom", 0 0, L_0x1d9c780; 1 drivers
v0x17c4530_0 .net "nand_in1com", 0 0, L_0x1d9c440; 1 drivers
v0x17c45d0_0 .net "ncom", 0 0, L_0x1d9c6c0; 1 drivers
v0x17c4670_0 .net "nor_wire", 0 0, L_0x1d9c9c0; 1 drivers
v0x17c4710_0 .alias "result", 0 0, v0x17c5e40_0;
v0x17c4790_0 .alias "sel0", 0 0, v0x17c5bb0_0;
S_0x17c39f0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17c3900;
 .timescale -9 -12;
L_0x1d9cc90/d .functor NAND 1, C4<0>, L_0x181c400, C4<1>, C4<1>;
L_0x1d9cc90 .delay (20000,20000,20000) L_0x1d9cc90/d;
L_0x1d9ce10/d .functor NOT 1, L_0x1d9cc90, C4<0>, C4<0>, C4<0>;
L_0x1d9ce10 .delay (10000,10000,10000) L_0x1d9ce10/d;
L_0x1d9cf20/d .functor NOT 1, L_0x181c400, C4<0>, C4<0>, C4<0>;
L_0x1d9cf20 .delay (10000,10000,10000) L_0x1d9cf20/d;
L_0x1d9cfe0/d .functor NAND 1, L_0x1d9cb60, L_0x1d9cf20, C4<1>, C4<1>;
L_0x1d9cfe0 .delay (20000,20000,20000) L_0x1d9cfe0/d;
L_0x1d9d130/d .functor NOT 1, L_0x1d9cfe0, C4<0>, C4<0>, C4<0>;
L_0x1d9d130 .delay (10000,10000,10000) L_0x1d9d130/d;
L_0x1d9d220/d .functor NOR 1, L_0x1d9d130, L_0x1d9ce10, C4<0>, C4<0>;
L_0x1d9d220 .delay (20000,20000,20000) L_0x1d9d220/d;
L_0x1d9d3c0/d .functor NOT 1, L_0x1d9d220, C4<0>, C4<0>, C4<0>;
L_0x1d9d3c0 .delay (10000,10000,10000) L_0x1d9d3c0/d;
v0x17c3ae0_0 .net "and_in0ncom", 0 0, L_0x1d9d130; 1 drivers
v0x17c3b60_0 .net "and_in1com", 0 0, L_0x1d9ce10; 1 drivers
v0x17c3c00_0 .alias "in0", 0 0, v0x17c5e40_0;
v0x17c3ca0_0 .alias "in1", 0 0, v0x17c5a00_0;
v0x17c3d20_0 .net "nand_in0ncom", 0 0, L_0x1d9cfe0; 1 drivers
v0x17c3dc0_0 .net "nand_in1com", 0 0, L_0x1d9cc90; 1 drivers
v0x17c3ea0_0 .net "ncom", 0 0, L_0x1d9cf20; 1 drivers
v0x17c3f40_0 .net "nor_wire", 0 0, L_0x1d9d220; 1 drivers
v0x17c3fe0_0 .alias "result", 0 0, v0x17c9a10_0;
v0x17c4080_0 .alias "sel0", 0 0, v0x17c5c30_0;
S_0x17bcd60 .scope generate, "ALU32[12]" "ALU32[12]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17bb758 .param/l "i" 2 105, +C4<01100>;
S_0x17bce90 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17bcd60;
 .timescale -9 -12;
L_0x1d98250/d .functor NOT 1, L_0x1d9dee0, C4<0>, C4<0>, C4<0>;
L_0x1d98250 .delay (10000,10000,10000) L_0x1d98250/d;
v0x17c2be0_0 .net "carryin", 0 0, L_0x1d97e20; 1 drivers
v0x17c2c80_0 .net "carryout", 0 0, L_0x1d9f810; 1 drivers
v0x17c2d00_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17c2d80_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17c2e00_0 .net "notB", 0 0, L_0x1d98250; 1 drivers
v0x17c2e80_0 .net "operandA", 0 0, L_0x1d9de40; 1 drivers
v0x17c2f00_0 .net "operandB", 0 0, L_0x1d9dee0; 1 drivers
v0x17c3010_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17c3090_0 .net "result", 0 0, L_0x1da32f0; 1 drivers
v0x17c3160_0 .net "trueB", 0 0, L_0x1d9e5f0; 1 drivers
v0x17c3240_0 .net "wAddSub", 0 0, L_0x1d9f110; 1 drivers
v0x17c3350_0 .net "wNandAnd", 0 0, L_0x1da08d0; 1 drivers
v0x17c34d0_0 .net "wNorOr", 0 0, L_0x1da1310; 1 drivers
v0x17c35e0_0 .net "wXor", 0 0, L_0x1d9fe70; 1 drivers
L_0x1da33e0 .part v0x181c250_0, 0, 1;
L_0x1da3480 .part v0x181c250_0, 1, 1;
L_0x1da35b0 .part v0x181c250_0, 2, 1;
S_0x17c2410 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17bce90;
 .timescale -9 -12;
L_0x1d9e0a0/d .functor NAND 1, L_0x1d98250, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1d9e0a0 .delay (20000,20000,20000) L_0x1d9e0a0/d;
L_0x1d9e100/d .functor NOT 1, L_0x1d9e0a0, C4<0>, C4<0>, C4<0>;
L_0x1d9e100 .delay (10000,10000,10000) L_0x1d9e100/d;
L_0x1d9e1b0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d9e1b0 .delay (10000,10000,10000) L_0x1d9e1b0/d;
L_0x1d9e250/d .functor NAND 1, L_0x1d9dee0, L_0x1d9e1b0, C4<1>, C4<1>;
L_0x1d9e250 .delay (20000,20000,20000) L_0x1d9e250/d;
L_0x1d9e340/d .functor NOT 1, L_0x1d9e250, C4<0>, C4<0>, C4<0>;
L_0x1d9e340 .delay (10000,10000,10000) L_0x1d9e340/d;
L_0x1d9e450/d .functor NOR 1, L_0x1d9e340, L_0x1d9e100, C4<0>, C4<0>;
L_0x1d9e450 .delay (20000,20000,20000) L_0x1d9e450/d;
L_0x1d9e5f0/d .functor NOT 1, L_0x1d9e450, C4<0>, C4<0>, C4<0>;
L_0x1d9e5f0 .delay (10000,10000,10000) L_0x1d9e5f0/d;
v0x17c2500_0 .net "and_in0ncom", 0 0, L_0x1d9e340; 1 drivers
v0x17c25c0_0 .net "and_in1com", 0 0, L_0x1d9e100; 1 drivers
v0x17c2660_0 .alias "in0", 0 0, v0x17c2f00_0;
v0x17c26e0_0 .alias "in1", 0 0, v0x17c2e00_0;
v0x17c2760_0 .net "nand_in0ncom", 0 0, L_0x1d9e250; 1 drivers
v0x17c2800_0 .net "nand_in1com", 0 0, L_0x1d9e0a0; 1 drivers
v0x17c28a0_0 .net "ncom", 0 0, L_0x1d9e1b0; 1 drivers
v0x17c2940_0 .net "nor_wire", 0 0, L_0x1d9e450; 1 drivers
v0x17c2a30_0 .alias "result", 0 0, v0x17c3160_0;
v0x17c2b00_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17c1120 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17bce90;
 .timescale -9 -12;
L_0x1d9f220/d .functor NAND 1, L_0x1d9de40, L_0x1d9e5f0, C4<1>, C4<1>;
L_0x1d9f220 .delay (20000,20000,20000) L_0x1d9f220/d;
L_0x1d9f3b0/d .functor NOT 1, L_0x1d9f220, C4<0>, C4<0>, C4<0>;
L_0x1d9f3b0 .delay (10000,10000,10000) L_0x1d9f3b0/d;
L_0x1d9f4a0/d .functor NAND 1, L_0x1d97e20, L_0x1d9eb70, C4<1>, C4<1>;
L_0x1d9f4a0 .delay (20000,20000,20000) L_0x1d9f4a0/d;
L_0x1d9f560/d .functor NOT 1, L_0x1d9f4a0, C4<0>, C4<0>, C4<0>;
L_0x1d9f560 .delay (10000,10000,10000) L_0x1d9f560/d;
L_0x1d9f6a0/d .functor NOR 1, L_0x1d9f560, L_0x1d9f3b0, C4<0>, C4<0>;
L_0x1d9f6a0 .delay (20000,20000,20000) L_0x1d9f6a0/d;
L_0x1d9f810/d .functor NOT 1, L_0x1d9f6a0, C4<0>, C4<0>, C4<0>;
L_0x1d9f810 .delay (10000,10000,10000) L_0x1d9f810/d;
v0x17c1d00_0 .alias "a", 0 0, v0x17c2e80_0;
v0x17c1e10_0 .net "and_ab", 0 0, L_0x1d9f3b0; 1 drivers
v0x17c1eb0_0 .net "and_xor_ab_c", 0 0, L_0x1d9f560; 1 drivers
v0x17c1f50_0 .alias "b", 0 0, v0x17c3160_0;
v0x17c1fd0_0 .alias "carryin", 0 0, v0x17c2be0_0;
v0x17c2050_0 .alias "carryout", 0 0, v0x17c2c80_0;
v0x17c2110_0 .net "nand_ab", 0 0, L_0x1d9f220; 1 drivers
v0x17c2190_0 .net "nand_xor_ab_c", 0 0, L_0x1d9f4a0; 1 drivers
v0x17c2210_0 .net "nco", 0 0, L_0x1d9f6a0; 1 drivers
v0x17c22b0_0 .alias "sum", 0 0, v0x17c3240_0;
v0x17c2390_0 .net "xor_ab", 0 0, L_0x1d9eb70; 1 drivers
S_0x17c17b0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17c1120;
 .timescale -9 -12;
L_0x1d9e760/d .functor NAND 1, L_0x1d9de40, L_0x1d9e5f0, C4<1>, C4<1>;
L_0x1d9e760 .delay (20000,20000,20000) L_0x1d9e760/d;
L_0x1d9e840/d .functor NOR 1, L_0x1d9de40, L_0x1d9e5f0, C4<0>, C4<0>;
L_0x1d9e840 .delay (20000,20000,20000) L_0x1d9e840/d;
L_0x1d9e900/d .functor NOT 1, L_0x1d9e840, C4<0>, C4<0>, C4<0>;
L_0x1d9e900 .delay (10000,10000,10000) L_0x1d9e900/d;
L_0x1d9ea10/d .functor NAND 1, L_0x1d9e900, L_0x1d9e760, C4<1>, C4<1>;
L_0x1d9ea10 .delay (20000,20000,20000) L_0x1d9ea10/d;
L_0x1d9eb70/d .functor NOT 1, L_0x1d9ea10, C4<0>, C4<0>, C4<0>;
L_0x1d9eb70 .delay (10000,10000,10000) L_0x1d9eb70/d;
v0x17c18a0_0 .alias "a", 0 0, v0x17c2e80_0;
v0x17c1940_0 .alias "b", 0 0, v0x17c3160_0;
v0x17c19e0_0 .net "nand_ab", 0 0, L_0x1d9e760; 1 drivers
v0x17c1a80_0 .net "nor_ab", 0 0, L_0x1d9e840; 1 drivers
v0x17c1b00_0 .net "nxor_ab", 0 0, L_0x1d9ea10; 1 drivers
v0x17c1ba0_0 .net "or_ab", 0 0, L_0x1d9e900; 1 drivers
v0x17c1c80_0 .alias "result", 0 0, v0x17c2390_0;
S_0x17c1210 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17c1120;
 .timescale -9 -12;
L_0x1d9ec80/d .functor NAND 1, L_0x1d9eb70, L_0x1d97e20, C4<1>, C4<1>;
L_0x1d9ec80 .delay (20000,20000,20000) L_0x1d9ec80/d;
L_0x1d9edf0/d .functor NOR 1, L_0x1d9eb70, L_0x1d97e20, C4<0>, C4<0>;
L_0x1d9edf0 .delay (20000,20000,20000) L_0x1d9edf0/d;
L_0x1d9ef40/d .functor NOT 1, L_0x1d9edf0, C4<0>, C4<0>, C4<0>;
L_0x1d9ef40 .delay (10000,10000,10000) L_0x1d9ef40/d;
L_0x1d9f000/d .functor NAND 1, L_0x1d9ef40, L_0x1d9ec80, C4<1>, C4<1>;
L_0x1d9f000 .delay (20000,20000,20000) L_0x1d9f000/d;
L_0x1d9f110/d .functor NOT 1, L_0x1d9f000, C4<0>, C4<0>, C4<0>;
L_0x1d9f110 .delay (10000,10000,10000) L_0x1d9f110/d;
v0x17c1300_0 .alias "a", 0 0, v0x17c2390_0;
v0x17c13a0_0 .alias "b", 0 0, v0x17c2be0_0;
v0x17c1440_0 .net "nand_ab", 0 0, L_0x1d9ec80; 1 drivers
v0x17c14e0_0 .net "nor_ab", 0 0, L_0x1d9edf0; 1 drivers
v0x17c1560_0 .net "nxor_ab", 0 0, L_0x1d9f000; 1 drivers
v0x17c1600_0 .net "or_ab", 0 0, L_0x1d9ef40; 1 drivers
v0x17c16e0_0 .alias "result", 0 0, v0x17c3240_0;
S_0x17c0bd0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17bce90;
 .timescale -9 -12;
L_0x1d9f9d0/d .functor NAND 1, L_0x1d9de40, L_0x1d9dee0, C4<1>, C4<1>;
L_0x1d9f9d0 .delay (20000,20000,20000) L_0x1d9f9d0/d;
L_0x1d9fab0/d .functor NOR 1, L_0x1d9de40, L_0x1d9dee0, C4<0>, C4<0>;
L_0x1d9fab0 .delay (20000,20000,20000) L_0x1d9fab0/d;
L_0x1d9fc40/d .functor NOT 1, L_0x1d9fab0, C4<0>, C4<0>, C4<0>;
L_0x1d9fc40 .delay (10000,10000,10000) L_0x1d9fc40/d;
L_0x1d9fd30/d .functor NAND 1, L_0x1d9fc40, L_0x1d9f9d0, C4<1>, C4<1>;
L_0x1d9fd30 .delay (20000,20000,20000) L_0x1d9fd30/d;
L_0x1d9fe70/d .functor NOT 1, L_0x1d9fd30, C4<0>, C4<0>, C4<0>;
L_0x1d9fe70 .delay (10000,10000,10000) L_0x1d9fe70/d;
v0x17c0cc0_0 .alias "a", 0 0, v0x17c2e80_0;
v0x17c0d40_0 .alias "b", 0 0, v0x17c2f00_0;
v0x17c0e10_0 .net "nand_ab", 0 0, L_0x1d9f9d0; 1 drivers
v0x17c0e90_0 .net "nor_ab", 0 0, L_0x1d9fab0; 1 drivers
v0x17c0f10_0 .net "nxor_ab", 0 0, L_0x1d9fd30; 1 drivers
v0x17c0f90_0 .net "or_ab", 0 0, L_0x1d9fc40; 1 drivers
v0x17c1050_0 .alias "result", 0 0, v0x17c35e0_0;
S_0x17bffe0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17bce90;
 .timescale -9 -12;
L_0x1d9ffc0/d .functor NAND 1, L_0x1d9de40, L_0x1d9dee0, C4<1>, C4<1>;
L_0x1d9ffc0 .delay (20000,20000,20000) L_0x1d9ffc0/d;
L_0x1da0110/d .functor NOT 1, L_0x1d9ffc0, C4<0>, C4<0>, C4<0>;
L_0x1da0110 .delay (10000,10000,10000) L_0x1da0110/d;
v0x17c0850_0 .alias "a", 0 0, v0x17c2e80_0;
v0x17c08f0_0 .net "and_ab", 0 0, L_0x1da0110; 1 drivers
v0x17c0970_0 .alias "b", 0 0, v0x17c2f00_0;
v0x17c09f0_0 .net "nand_ab", 0 0, L_0x1d9ffc0; 1 drivers
v0x17c0ad0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17c0b50_0 .alias "result", 0 0, v0x17c3350_0;
S_0x17c00d0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17bffe0;
 .timescale -9 -12;
L_0x1da0240/d .functor NAND 1, L_0x1da0110, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1da0240 .delay (20000,20000,20000) L_0x1da0240/d;
L_0x1da0320/d .functor NOT 1, L_0x1da0240, C4<0>, C4<0>, C4<0>;
L_0x1da0320 .delay (10000,10000,10000) L_0x1da0320/d;
L_0x1da0430/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1da0430 .delay (10000,10000,10000) L_0x1da0430/d;
L_0x1da04f0/d .functor NAND 1, L_0x1d9ffc0, L_0x1da0430, C4<1>, C4<1>;
L_0x1da04f0 .delay (20000,20000,20000) L_0x1da04f0/d;
L_0x1da0640/d .functor NOT 1, L_0x1da04f0, C4<0>, C4<0>, C4<0>;
L_0x1da0640 .delay (10000,10000,10000) L_0x1da0640/d;
L_0x1da0730/d .functor NOR 1, L_0x1da0640, L_0x1da0320, C4<0>, C4<0>;
L_0x1da0730 .delay (20000,20000,20000) L_0x1da0730/d;
L_0x1da08d0/d .functor NOT 1, L_0x1da0730, C4<0>, C4<0>, C4<0>;
L_0x1da08d0 .delay (10000,10000,10000) L_0x1da08d0/d;
v0x17c01c0_0 .net "and_in0ncom", 0 0, L_0x1da0640; 1 drivers
v0x17c0240_0 .net "and_in1com", 0 0, L_0x1da0320; 1 drivers
v0x17c02c0_0 .alias "in0", 0 0, v0x17c09f0_0;
v0x17c0360_0 .alias "in1", 0 0, v0x17c08f0_0;
v0x17c03e0_0 .net "nand_in0ncom", 0 0, L_0x1da04f0; 1 drivers
v0x17c0480_0 .net "nand_in1com", 0 0, L_0x1da0240; 1 drivers
v0x17c0560_0 .net "ncom", 0 0, L_0x1da0430; 1 drivers
v0x17c0600_0 .net "nor_wire", 0 0, L_0x1da0730; 1 drivers
v0x17c06a0_0 .alias "result", 0 0, v0x17c3350_0;
v0x17c0770_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17bf540 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17bce90;
 .timescale -9 -12;
L_0x1da0a00/d .functor NOR 1, L_0x1d9de40, L_0x1d9dee0, C4<0>, C4<0>;
L_0x1da0a00 .delay (20000,20000,20000) L_0x1da0a00/d;
L_0x1da0b50/d .functor NOT 1, L_0x1da0a00, C4<0>, C4<0>, C4<0>;
L_0x1da0b50 .delay (10000,10000,10000) L_0x1da0b50/d;
v0x17bfcc0_0 .alias "a", 0 0, v0x17c2e80_0;
v0x17bfd40_0 .alias "b", 0 0, v0x17c2f00_0;
v0x17bfde0_0 .net "nor_ab", 0 0, L_0x1da0a00; 1 drivers
v0x17bfe60_0 .net "or_ab", 0 0, L_0x1da0b50; 1 drivers
v0x17bfee0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17bff60_0 .alias "result", 0 0, v0x17c34d0_0;
S_0x17bf630 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17bf540;
 .timescale -9 -12;
L_0x1da0c80/d .functor NAND 1, L_0x1da0b50, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1da0c80 .delay (20000,20000,20000) L_0x1da0c80/d;
L_0x1da0d60/d .functor NOT 1, L_0x1da0c80, C4<0>, C4<0>, C4<0>;
L_0x1da0d60 .delay (10000,10000,10000) L_0x1da0d60/d;
L_0x1da0e70/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1da0e70 .delay (10000,10000,10000) L_0x1da0e70/d;
L_0x1da0f30/d .functor NAND 1, L_0x1da0a00, L_0x1da0e70, C4<1>, C4<1>;
L_0x1da0f30 .delay (20000,20000,20000) L_0x1da0f30/d;
L_0x1da1080/d .functor NOT 1, L_0x1da0f30, C4<0>, C4<0>, C4<0>;
L_0x1da1080 .delay (10000,10000,10000) L_0x1da1080/d;
L_0x1da1170/d .functor NOR 1, L_0x1da1080, L_0x1da0d60, C4<0>, C4<0>;
L_0x1da1170 .delay (20000,20000,20000) L_0x1da1170/d;
L_0x1da1310/d .functor NOT 1, L_0x1da1170, C4<0>, C4<0>, C4<0>;
L_0x1da1310 .delay (10000,10000,10000) L_0x1da1310/d;
v0x17bf720_0 .net "and_in0ncom", 0 0, L_0x1da1080; 1 drivers
v0x17bf7a0_0 .net "and_in1com", 0 0, L_0x1da0d60; 1 drivers
v0x17bf820_0 .alias "in0", 0 0, v0x17bfde0_0;
v0x17bf8a0_0 .alias "in1", 0 0, v0x17bfe60_0;
v0x17bf920_0 .net "nand_in0ncom", 0 0, L_0x1da0f30; 1 drivers
v0x17bf9a0_0 .net "nand_in1com", 0 0, L_0x1da0c80; 1 drivers
v0x17bfa20_0 .net "ncom", 0 0, L_0x1da0e70; 1 drivers
v0x17bfaa0_0 .net "nor_wire", 0 0, L_0x1da1170; 1 drivers
v0x17bfb70_0 .alias "result", 0 0, v0x17c34d0_0;
v0x17bfc40_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17bcf80 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17bce90;
 .timescale -9 -12;
v0x17bed90_0 .alias "in0", 0 0, v0x17c3240_0;
v0x17bee40_0 .alias "in1", 0 0, v0x17c35e0_0;
v0x17beef0_0 .alias "in2", 0 0, v0x17c3350_0;
v0x17befa0_0 .alias "in3", 0 0, v0x17c34d0_0;
v0x17bf080_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17bf130_0 .alias "result", 0 0, v0x17c3090_0;
v0x17bf1b0_0 .net "sel0", 0 0, L_0x1da33e0; 1 drivers
v0x17bf230_0 .net "sel1", 0 0, L_0x1da3480; 1 drivers
v0x17bf2b0_0 .net "sel2", 0 0, L_0x1da35b0; 1 drivers
v0x17bf360_0 .net "w0", 0 0, L_0x1da1ad0; 1 drivers
v0x17bf440_0 .net "w1", 0 0, L_0x1da2250; 1 drivers
v0x17bf4c0_0 .net "w2", 0 0, L_0x1da2aa0; 1 drivers
S_0x17be640 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17bcf80;
 .timescale -9 -12;
L_0x1da1440/d .functor NAND 1, L_0x1d9fe70, L_0x1da33e0, C4<1>, C4<1>;
L_0x1da1440 .delay (20000,20000,20000) L_0x1da1440/d;
L_0x1da1520/d .functor NOT 1, L_0x1da1440, C4<0>, C4<0>, C4<0>;
L_0x1da1520 .delay (10000,10000,10000) L_0x1da1520/d;
L_0x1da1630/d .functor NOT 1, L_0x1da33e0, C4<0>, C4<0>, C4<0>;
L_0x1da1630 .delay (10000,10000,10000) L_0x1da1630/d;
L_0x1da1780/d .functor NAND 1, L_0x1d9f110, L_0x1da1630, C4<1>, C4<1>;
L_0x1da1780 .delay (20000,20000,20000) L_0x1da1780/d;
L_0x1da1840/d .functor NOT 1, L_0x1da1780, C4<0>, C4<0>, C4<0>;
L_0x1da1840 .delay (10000,10000,10000) L_0x1da1840/d;
L_0x1da1930/d .functor NOR 1, L_0x1da1840, L_0x1da1520, C4<0>, C4<0>;
L_0x1da1930 .delay (20000,20000,20000) L_0x1da1930/d;
L_0x1da1ad0/d .functor NOT 1, L_0x1da1930, C4<0>, C4<0>, C4<0>;
L_0x1da1ad0 .delay (10000,10000,10000) L_0x1da1ad0/d;
v0x17be730_0 .net "and_in0ncom", 0 0, L_0x1da1840; 1 drivers
v0x17be7f0_0 .net "and_in1com", 0 0, L_0x1da1520; 1 drivers
v0x17be890_0 .alias "in0", 0 0, v0x17c3240_0;
v0x17be930_0 .alias "in1", 0 0, v0x17c35e0_0;
v0x17be9b0_0 .net "nand_in0ncom", 0 0, L_0x1da1780; 1 drivers
v0x17bea50_0 .net "nand_in1com", 0 0, L_0x1da1440; 1 drivers
v0x17beaf0_0 .net "ncom", 0 0, L_0x1da1630; 1 drivers
v0x17beb90_0 .net "nor_wire", 0 0, L_0x1da1930; 1 drivers
v0x17bec30_0 .alias "result", 0 0, v0x17bf360_0;
v0x17becb0_0 .alias "sel0", 0 0, v0x17bf1b0_0;
S_0x17bdef0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17bcf80;
 .timescale -9 -12;
L_0x1da1c00/d .functor NAND 1, L_0x1da1310, L_0x1da33e0, C4<1>, C4<1>;
L_0x1da1c00 .delay (20000,20000,20000) L_0x1da1c00/d;
L_0x1da1ce0/d .functor NOT 1, L_0x1da1c00, C4<0>, C4<0>, C4<0>;
L_0x1da1ce0 .delay (10000,10000,10000) L_0x1da1ce0/d;
L_0x1da1df0/d .functor NOT 1, L_0x1da33e0, C4<0>, C4<0>, C4<0>;
L_0x1da1df0 .delay (10000,10000,10000) L_0x1da1df0/d;
L_0x1da1eb0/d .functor NAND 1, L_0x1da08d0, L_0x1da1df0, C4<1>, C4<1>;
L_0x1da1eb0 .delay (20000,20000,20000) L_0x1da1eb0/d;
L_0x1da1fc0/d .functor NOT 1, L_0x1da1eb0, C4<0>, C4<0>, C4<0>;
L_0x1da1fc0 .delay (10000,10000,10000) L_0x1da1fc0/d;
L_0x1da20b0/d .functor NOR 1, L_0x1da1fc0, L_0x1da1ce0, C4<0>, C4<0>;
L_0x1da20b0 .delay (20000,20000,20000) L_0x1da20b0/d;
L_0x1da2250/d .functor NOT 1, L_0x1da20b0, C4<0>, C4<0>, C4<0>;
L_0x1da2250 .delay (10000,10000,10000) L_0x1da2250/d;
v0x17bdfe0_0 .net "and_in0ncom", 0 0, L_0x1da1fc0; 1 drivers
v0x17be0a0_0 .net "and_in1com", 0 0, L_0x1da1ce0; 1 drivers
v0x17be140_0 .alias "in0", 0 0, v0x17c3350_0;
v0x17be1e0_0 .alias "in1", 0 0, v0x17c34d0_0;
v0x17be260_0 .net "nand_in0ncom", 0 0, L_0x1da1eb0; 1 drivers
v0x17be300_0 .net "nand_in1com", 0 0, L_0x1da1c00; 1 drivers
v0x17be3a0_0 .net "ncom", 0 0, L_0x1da1df0; 1 drivers
v0x17be440_0 .net "nor_wire", 0 0, L_0x1da20b0; 1 drivers
v0x17be4e0_0 .alias "result", 0 0, v0x17bf440_0;
v0x17be560_0 .alias "sel0", 0 0, v0x17bf1b0_0;
S_0x17bd7a0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17bcf80;
 .timescale -9 -12;
L_0x1da2380/d .functor NAND 1, L_0x1da2250, L_0x1da3480, C4<1>, C4<1>;
L_0x1da2380 .delay (20000,20000,20000) L_0x1da2380/d;
L_0x1da24f0/d .functor NOT 1, L_0x1da2380, C4<0>, C4<0>, C4<0>;
L_0x1da24f0 .delay (10000,10000,10000) L_0x1da24f0/d;
L_0x1da2600/d .functor NOT 1, L_0x1da3480, C4<0>, C4<0>, C4<0>;
L_0x1da2600 .delay (10000,10000,10000) L_0x1da2600/d;
L_0x1da26c0/d .functor NAND 1, L_0x1da1ad0, L_0x1da2600, C4<1>, C4<1>;
L_0x1da26c0 .delay (20000,20000,20000) L_0x1da26c0/d;
L_0x1da2810/d .functor NOT 1, L_0x1da26c0, C4<0>, C4<0>, C4<0>;
L_0x1da2810 .delay (10000,10000,10000) L_0x1da2810/d;
L_0x1da2900/d .functor NOR 1, L_0x1da2810, L_0x1da24f0, C4<0>, C4<0>;
L_0x1da2900 .delay (20000,20000,20000) L_0x1da2900/d;
L_0x1da2aa0/d .functor NOT 1, L_0x1da2900, C4<0>, C4<0>, C4<0>;
L_0x1da2aa0 .delay (10000,10000,10000) L_0x1da2aa0/d;
v0x17bd890_0 .net "and_in0ncom", 0 0, L_0x1da2810; 1 drivers
v0x17bd950_0 .net "and_in1com", 0 0, L_0x1da24f0; 1 drivers
v0x17bd9f0_0 .alias "in0", 0 0, v0x17bf360_0;
v0x17bda90_0 .alias "in1", 0 0, v0x17bf440_0;
v0x17bdb10_0 .net "nand_in0ncom", 0 0, L_0x1da26c0; 1 drivers
v0x17bdbb0_0 .net "nand_in1com", 0 0, L_0x1da2380; 1 drivers
v0x17bdc50_0 .net "ncom", 0 0, L_0x1da2600; 1 drivers
v0x17bdcf0_0 .net "nor_wire", 0 0, L_0x1da2900; 1 drivers
v0x17bdd90_0 .alias "result", 0 0, v0x17bf4c0_0;
v0x17bde10_0 .alias "sel0", 0 0, v0x17bf230_0;
S_0x17bd070 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17bcf80;
 .timescale -9 -12;
L_0x1da2bd0/d .functor NAND 1, C4<0>, L_0x1da35b0, C4<1>, C4<1>;
L_0x1da2bd0 .delay (20000,20000,20000) L_0x1da2bd0/d;
L_0x1da2d50/d .functor NOT 1, L_0x1da2bd0, C4<0>, C4<0>, C4<0>;
L_0x1da2d50 .delay (10000,10000,10000) L_0x1da2d50/d;
L_0x1da2e60/d .functor NOT 1, L_0x1da35b0, C4<0>, C4<0>, C4<0>;
L_0x1da2e60 .delay (10000,10000,10000) L_0x1da2e60/d;
L_0x1da2f20/d .functor NAND 1, L_0x1da2aa0, L_0x1da2e60, C4<1>, C4<1>;
L_0x1da2f20 .delay (20000,20000,20000) L_0x1da2f20/d;
L_0x1da3080/d .functor NOT 1, L_0x1da2f20, C4<0>, C4<0>, C4<0>;
L_0x1da3080 .delay (10000,10000,10000) L_0x1da3080/d;
L_0x1da3170/d .functor NOR 1, L_0x1da3080, L_0x1da2d50, C4<0>, C4<0>;
L_0x1da3170 .delay (20000,20000,20000) L_0x1da3170/d;
L_0x1da32f0/d .functor NOT 1, L_0x1da3170, C4<0>, C4<0>, C4<0>;
L_0x1da32f0 .delay (10000,10000,10000) L_0x1da32f0/d;
v0x17bd160_0 .net "and_in0ncom", 0 0, L_0x1da3080; 1 drivers
v0x17bd1e0_0 .net "and_in1com", 0 0, L_0x1da2d50; 1 drivers
v0x17bd280_0 .alias "in0", 0 0, v0x17bf4c0_0;
v0x17bd320_0 .alias "in1", 0 0, v0x17bf080_0;
v0x17bd3a0_0 .net "nand_in0ncom", 0 0, L_0x1da2f20; 1 drivers
v0x17bd440_0 .net "nand_in1com", 0 0, L_0x1da2bd0; 1 drivers
v0x17bd520_0 .net "ncom", 0 0, L_0x1da2e60; 1 drivers
v0x17bd5c0_0 .net "nor_wire", 0 0, L_0x1da3170; 1 drivers
v0x17bd660_0 .alias "result", 0 0, v0x17c3090_0;
v0x17bd700_0 .alias "sel0", 0 0, v0x17bf2b0_0;
S_0x17b63a0 .scope generate, "ALU32[13]" "ALU32[13]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17b4aa8 .param/l "i" 2 105, +C4<01101>;
S_0x17b64d0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17b63a0;
 .timescale -9 -12;
L_0x1d97ec0/d .functor NOT 1, L_0x1da3bf0, C4<0>, C4<0>, C4<0>;
L_0x1d97ec0 .delay (10000,10000,10000) L_0x1d97ec0/d;
v0x17bc260_0 .net "carryin", 0 0, L_0x1da3c90; 1 drivers
v0x17bc300_0 .net "carryout", 0 0, L_0x1da5390; 1 drivers
v0x17bc380_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17bc400_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17bc480_0 .net "notB", 0 0, L_0x1d97ec0; 1 drivers
v0x17bc500_0 .net "operandA", 0 0, L_0x1da3b50; 1 drivers
v0x17bc580_0 .net "operandB", 0 0, L_0x1da3bf0; 1 drivers
v0x17bc690_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17bc710_0 .net "result", 0 0, L_0x1da8e80; 1 drivers
v0x17bc7e0_0 .net "trueB", 0 0, L_0x1da4190; 1 drivers
v0x17bc8c0_0 .net "wAddSub", 0 0, L_0x1da4c90; 1 drivers
v0x17bc9d0_0 .net "wNandAnd", 0 0, L_0x1da6450; 1 drivers
v0x17bcb50_0 .net "wNorOr", 0 0, L_0x1da6e90; 1 drivers
v0x17bcc60_0 .net "wXor", 0 0, L_0x1da59f0; 1 drivers
L_0x1da8fb0 .part v0x181c250_0, 0, 1;
L_0x1da9070 .part v0x181c250_0, 1, 1;
L_0x1da91a0 .part v0x181c250_0, 2, 1;
S_0x17bba90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17b64d0;
 .timescale -9 -12;
L_0x1d98090/d .functor NAND 1, L_0x1d97ec0, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1d98090 .delay (20000,20000,20000) L_0x1d98090/d;
L_0x1d9df80/d .functor NOT 1, L_0x1d98090, C4<0>, C4<0>, C4<0>;
L_0x1d9df80 .delay (10000,10000,10000) L_0x1d9df80/d;
L_0x1da3d90/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1da3d90 .delay (10000,10000,10000) L_0x1da3d90/d;
L_0x1da3e30/d .functor NAND 1, L_0x1da3bf0, L_0x1da3d90, C4<1>, C4<1>;
L_0x1da3e30 .delay (20000,20000,20000) L_0x1da3e30/d;
L_0x1da3f20/d .functor NOT 1, L_0x1da3e30, C4<0>, C4<0>, C4<0>;
L_0x1da3f20 .delay (10000,10000,10000) L_0x1da3f20/d;
L_0x1da4010/d .functor NOR 1, L_0x1da3f20, L_0x1d9df80, C4<0>, C4<0>;
L_0x1da4010 .delay (20000,20000,20000) L_0x1da4010/d;
L_0x1da4190/d .functor NOT 1, L_0x1da4010, C4<0>, C4<0>, C4<0>;
L_0x1da4190 .delay (10000,10000,10000) L_0x1da4190/d;
v0x17bbb80_0 .net "and_in0ncom", 0 0, L_0x1da3f20; 1 drivers
v0x17bbc40_0 .net "and_in1com", 0 0, L_0x1d9df80; 1 drivers
v0x17bbce0_0 .alias "in0", 0 0, v0x17bc580_0;
v0x17bbd60_0 .alias "in1", 0 0, v0x17bc480_0;
v0x17bbde0_0 .net "nand_in0ncom", 0 0, L_0x1da3e30; 1 drivers
v0x17bbe80_0 .net "nand_in1com", 0 0, L_0x1d98090; 1 drivers
v0x17bbf20_0 .net "ncom", 0 0, L_0x1da3d90; 1 drivers
v0x17bbfc0_0 .net "nor_wire", 0 0, L_0x1da4010; 1 drivers
v0x17bc0b0_0 .alias "result", 0 0, v0x17bc7e0_0;
v0x17bc180_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17ba7a0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17b64d0;
 .timescale -9 -12;
L_0x1da4da0/d .functor NAND 1, L_0x1da3b50, L_0x1da4190, C4<1>, C4<1>;
L_0x1da4da0 .delay (20000,20000,20000) L_0x1da4da0/d;
L_0x1da4f30/d .functor NOT 1, L_0x1da4da0, C4<0>, C4<0>, C4<0>;
L_0x1da4f30 .delay (10000,10000,10000) L_0x1da4f30/d;
L_0x1da5020/d .functor NAND 1, L_0x1da3c90, L_0x1da46f0, C4<1>, C4<1>;
L_0x1da5020 .delay (20000,20000,20000) L_0x1da5020/d;
L_0x1da50e0/d .functor NOT 1, L_0x1da5020, C4<0>, C4<0>, C4<0>;
L_0x1da50e0 .delay (10000,10000,10000) L_0x1da50e0/d;
L_0x1da5220/d .functor NOR 1, L_0x1da50e0, L_0x1da4f30, C4<0>, C4<0>;
L_0x1da5220 .delay (20000,20000,20000) L_0x1da5220/d;
L_0x1da5390/d .functor NOT 1, L_0x1da5220, C4<0>, C4<0>, C4<0>;
L_0x1da5390 .delay (10000,10000,10000) L_0x1da5390/d;
v0x17bb380_0 .alias "a", 0 0, v0x17bc500_0;
v0x17bb490_0 .net "and_ab", 0 0, L_0x1da4f30; 1 drivers
v0x17bb530_0 .net "and_xor_ab_c", 0 0, L_0x1da50e0; 1 drivers
v0x17bb5d0_0 .alias "b", 0 0, v0x17bc7e0_0;
v0x17bb650_0 .alias "carryin", 0 0, v0x17bc260_0;
v0x17bb6d0_0 .alias "carryout", 0 0, v0x17bc300_0;
v0x17bb790_0 .net "nand_ab", 0 0, L_0x1da4da0; 1 drivers
v0x17bb810_0 .net "nand_xor_ab_c", 0 0, L_0x1da5020; 1 drivers
v0x17bb890_0 .net "nco", 0 0, L_0x1da5220; 1 drivers
v0x17bb930_0 .alias "sum", 0 0, v0x17bc8c0_0;
v0x17bba10_0 .net "xor_ab", 0 0, L_0x1da46f0; 1 drivers
S_0x17bae30 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17ba7a0;
 .timescale -9 -12;
L_0x1da42e0/d .functor NAND 1, L_0x1da3b50, L_0x1da4190, C4<1>, C4<1>;
L_0x1da42e0 .delay (20000,20000,20000) L_0x1da42e0/d;
L_0x1da43c0/d .functor NOR 1, L_0x1da3b50, L_0x1da4190, C4<0>, C4<0>;
L_0x1da43c0 .delay (20000,20000,20000) L_0x1da43c0/d;
L_0x1da4480/d .functor NOT 1, L_0x1da43c0, C4<0>, C4<0>, C4<0>;
L_0x1da4480 .delay (10000,10000,10000) L_0x1da4480/d;
L_0x1da4590/d .functor NAND 1, L_0x1da4480, L_0x1da42e0, C4<1>, C4<1>;
L_0x1da4590 .delay (20000,20000,20000) L_0x1da4590/d;
L_0x1da46f0/d .functor NOT 1, L_0x1da4590, C4<0>, C4<0>, C4<0>;
L_0x1da46f0 .delay (10000,10000,10000) L_0x1da46f0/d;
v0x17baf20_0 .alias "a", 0 0, v0x17bc500_0;
v0x17bafc0_0 .alias "b", 0 0, v0x17bc7e0_0;
v0x17bb060_0 .net "nand_ab", 0 0, L_0x1da42e0; 1 drivers
v0x17bb100_0 .net "nor_ab", 0 0, L_0x1da43c0; 1 drivers
v0x17bb180_0 .net "nxor_ab", 0 0, L_0x1da4590; 1 drivers
v0x17bb220_0 .net "or_ab", 0 0, L_0x1da4480; 1 drivers
v0x17bb300_0 .alias "result", 0 0, v0x17bba10_0;
S_0x17ba890 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17ba7a0;
 .timescale -9 -12;
L_0x1da4800/d .functor NAND 1, L_0x1da46f0, L_0x1da3c90, C4<1>, C4<1>;
L_0x1da4800 .delay (20000,20000,20000) L_0x1da4800/d;
L_0x1da4970/d .functor NOR 1, L_0x1da46f0, L_0x1da3c90, C4<0>, C4<0>;
L_0x1da4970 .delay (20000,20000,20000) L_0x1da4970/d;
L_0x1da4ac0/d .functor NOT 1, L_0x1da4970, C4<0>, C4<0>, C4<0>;
L_0x1da4ac0 .delay (10000,10000,10000) L_0x1da4ac0/d;
L_0x1da4b80/d .functor NAND 1, L_0x1da4ac0, L_0x1da4800, C4<1>, C4<1>;
L_0x1da4b80 .delay (20000,20000,20000) L_0x1da4b80/d;
L_0x1da4c90/d .functor NOT 1, L_0x1da4b80, C4<0>, C4<0>, C4<0>;
L_0x1da4c90 .delay (10000,10000,10000) L_0x1da4c90/d;
v0x17ba980_0 .alias "a", 0 0, v0x17bba10_0;
v0x17baa20_0 .alias "b", 0 0, v0x17bc260_0;
v0x17baac0_0 .net "nand_ab", 0 0, L_0x1da4800; 1 drivers
v0x17bab60_0 .net "nor_ab", 0 0, L_0x1da4970; 1 drivers
v0x17babe0_0 .net "nxor_ab", 0 0, L_0x1da4b80; 1 drivers
v0x17bac80_0 .net "or_ab", 0 0, L_0x1da4ac0; 1 drivers
v0x17bad60_0 .alias "result", 0 0, v0x17bc8c0_0;
S_0x17ba250 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17b64d0;
 .timescale -9 -12;
L_0x1da5550/d .functor NAND 1, L_0x1da3b50, L_0x1da3bf0, C4<1>, C4<1>;
L_0x1da5550 .delay (20000,20000,20000) L_0x1da5550/d;
L_0x1da5630/d .functor NOR 1, L_0x1da3b50, L_0x1da3bf0, C4<0>, C4<0>;
L_0x1da5630 .delay (20000,20000,20000) L_0x1da5630/d;
L_0x1da57c0/d .functor NOT 1, L_0x1da5630, C4<0>, C4<0>, C4<0>;
L_0x1da57c0 .delay (10000,10000,10000) L_0x1da57c0/d;
L_0x1da58b0/d .functor NAND 1, L_0x1da57c0, L_0x1da5550, C4<1>, C4<1>;
L_0x1da58b0 .delay (20000,20000,20000) L_0x1da58b0/d;
L_0x1da59f0/d .functor NOT 1, L_0x1da58b0, C4<0>, C4<0>, C4<0>;
L_0x1da59f0 .delay (10000,10000,10000) L_0x1da59f0/d;
v0x17ba340_0 .alias "a", 0 0, v0x17bc500_0;
v0x17ba3c0_0 .alias "b", 0 0, v0x17bc580_0;
v0x17ba490_0 .net "nand_ab", 0 0, L_0x1da5550; 1 drivers
v0x17ba510_0 .net "nor_ab", 0 0, L_0x1da5630; 1 drivers
v0x17ba590_0 .net "nxor_ab", 0 0, L_0x1da58b0; 1 drivers
v0x17ba610_0 .net "or_ab", 0 0, L_0x1da57c0; 1 drivers
v0x17ba6d0_0 .alias "result", 0 0, v0x17bcc60_0;
S_0x17b9660 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17b64d0;
 .timescale -9 -12;
L_0x1da5b40/d .functor NAND 1, L_0x1da3b50, L_0x1da3bf0, C4<1>, C4<1>;
L_0x1da5b40 .delay (20000,20000,20000) L_0x1da5b40/d;
L_0x1da5c90/d .functor NOT 1, L_0x1da5b40, C4<0>, C4<0>, C4<0>;
L_0x1da5c90 .delay (10000,10000,10000) L_0x1da5c90/d;
v0x17b9ed0_0 .alias "a", 0 0, v0x17bc500_0;
v0x17b9f70_0 .net "and_ab", 0 0, L_0x1da5c90; 1 drivers
v0x17b9ff0_0 .alias "b", 0 0, v0x17bc580_0;
v0x17ba070_0 .net "nand_ab", 0 0, L_0x1da5b40; 1 drivers
v0x17ba150_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17ba1d0_0 .alias "result", 0 0, v0x17bc9d0_0;
S_0x17b9750 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17b9660;
 .timescale -9 -12;
L_0x1da5dc0/d .functor NAND 1, L_0x1da5c90, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1da5dc0 .delay (20000,20000,20000) L_0x1da5dc0/d;
L_0x1da5ea0/d .functor NOT 1, L_0x1da5dc0, C4<0>, C4<0>, C4<0>;
L_0x1da5ea0 .delay (10000,10000,10000) L_0x1da5ea0/d;
L_0x1da5fb0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1da5fb0 .delay (10000,10000,10000) L_0x1da5fb0/d;
L_0x1da6070/d .functor NAND 1, L_0x1da5b40, L_0x1da5fb0, C4<1>, C4<1>;
L_0x1da6070 .delay (20000,20000,20000) L_0x1da6070/d;
L_0x1da61c0/d .functor NOT 1, L_0x1da6070, C4<0>, C4<0>, C4<0>;
L_0x1da61c0 .delay (10000,10000,10000) L_0x1da61c0/d;
L_0x1da62b0/d .functor NOR 1, L_0x1da61c0, L_0x1da5ea0, C4<0>, C4<0>;
L_0x1da62b0 .delay (20000,20000,20000) L_0x1da62b0/d;
L_0x1da6450/d .functor NOT 1, L_0x1da62b0, C4<0>, C4<0>, C4<0>;
L_0x1da6450 .delay (10000,10000,10000) L_0x1da6450/d;
v0x17b9840_0 .net "and_in0ncom", 0 0, L_0x1da61c0; 1 drivers
v0x17b98c0_0 .net "and_in1com", 0 0, L_0x1da5ea0; 1 drivers
v0x17b9940_0 .alias "in0", 0 0, v0x17ba070_0;
v0x17b99e0_0 .alias "in1", 0 0, v0x17b9f70_0;
v0x17b9a60_0 .net "nand_in0ncom", 0 0, L_0x1da6070; 1 drivers
v0x17b9b00_0 .net "nand_in1com", 0 0, L_0x1da5dc0; 1 drivers
v0x17b9be0_0 .net "ncom", 0 0, L_0x1da5fb0; 1 drivers
v0x17b9c80_0 .net "nor_wire", 0 0, L_0x1da62b0; 1 drivers
v0x17b9d20_0 .alias "result", 0 0, v0x17bc9d0_0;
v0x17b9df0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17b8bc0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17b64d0;
 .timescale -9 -12;
L_0x1da6580/d .functor NOR 1, L_0x1da3b50, L_0x1da3bf0, C4<0>, C4<0>;
L_0x1da6580 .delay (20000,20000,20000) L_0x1da6580/d;
L_0x1da66d0/d .functor NOT 1, L_0x1da6580, C4<0>, C4<0>, C4<0>;
L_0x1da66d0 .delay (10000,10000,10000) L_0x1da66d0/d;
v0x17b9340_0 .alias "a", 0 0, v0x17bc500_0;
v0x17b93c0_0 .alias "b", 0 0, v0x17bc580_0;
v0x17b9460_0 .net "nor_ab", 0 0, L_0x1da6580; 1 drivers
v0x17b94e0_0 .net "or_ab", 0 0, L_0x1da66d0; 1 drivers
v0x17b9560_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17b95e0_0 .alias "result", 0 0, v0x17bcb50_0;
S_0x17b8cb0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17b8bc0;
 .timescale -9 -12;
L_0x1da6800/d .functor NAND 1, L_0x1da66d0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1da6800 .delay (20000,20000,20000) L_0x1da6800/d;
L_0x1da68e0/d .functor NOT 1, L_0x1da6800, C4<0>, C4<0>, C4<0>;
L_0x1da68e0 .delay (10000,10000,10000) L_0x1da68e0/d;
L_0x1da69f0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1da69f0 .delay (10000,10000,10000) L_0x1da69f0/d;
L_0x1da6ab0/d .functor NAND 1, L_0x1da6580, L_0x1da69f0, C4<1>, C4<1>;
L_0x1da6ab0 .delay (20000,20000,20000) L_0x1da6ab0/d;
L_0x1da6c00/d .functor NOT 1, L_0x1da6ab0, C4<0>, C4<0>, C4<0>;
L_0x1da6c00 .delay (10000,10000,10000) L_0x1da6c00/d;
L_0x1da6cf0/d .functor NOR 1, L_0x1da6c00, L_0x1da68e0, C4<0>, C4<0>;
L_0x1da6cf0 .delay (20000,20000,20000) L_0x1da6cf0/d;
L_0x1da6e90/d .functor NOT 1, L_0x1da6cf0, C4<0>, C4<0>, C4<0>;
L_0x1da6e90 .delay (10000,10000,10000) L_0x1da6e90/d;
v0x17b8da0_0 .net "and_in0ncom", 0 0, L_0x1da6c00; 1 drivers
v0x17b8e20_0 .net "and_in1com", 0 0, L_0x1da68e0; 1 drivers
v0x17b8ea0_0 .alias "in0", 0 0, v0x17b9460_0;
v0x17b8f20_0 .alias "in1", 0 0, v0x17b94e0_0;
v0x17b8fa0_0 .net "nand_in0ncom", 0 0, L_0x1da6ab0; 1 drivers
v0x17b9020_0 .net "nand_in1com", 0 0, L_0x1da6800; 1 drivers
v0x17b90a0_0 .net "ncom", 0 0, L_0x1da69f0; 1 drivers
v0x17b9120_0 .net "nor_wire", 0 0, L_0x1da6cf0; 1 drivers
v0x17b91f0_0 .alias "result", 0 0, v0x17bcb50_0;
v0x17b92c0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17b65c0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17b64d0;
 .timescale -9 -12;
v0x17b8410_0 .alias "in0", 0 0, v0x17bc8c0_0;
v0x17b84c0_0 .alias "in1", 0 0, v0x17bcc60_0;
v0x17b8570_0 .alias "in2", 0 0, v0x17bc9d0_0;
v0x17b8620_0 .alias "in3", 0 0, v0x17bcb50_0;
v0x17b8700_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17b87b0_0 .alias "result", 0 0, v0x17bc710_0;
v0x17b8830_0 .net "sel0", 0 0, L_0x1da8fb0; 1 drivers
v0x17b88b0_0 .net "sel1", 0 0, L_0x1da9070; 1 drivers
v0x17b8930_0 .net "sel2", 0 0, L_0x1da91a0; 1 drivers
v0x17b89e0_0 .net "w0", 0 0, L_0x1da7650; 1 drivers
v0x17b8ac0_0 .net "w1", 0 0, L_0x1da7dd0; 1 drivers
v0x17b8b40_0 .net "w2", 0 0, L_0x1da8620; 1 drivers
S_0x17b7c60 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17b65c0;
 .timescale -9 -12;
L_0x1da6fc0/d .functor NAND 1, L_0x1da59f0, L_0x1da8fb0, C4<1>, C4<1>;
L_0x1da6fc0 .delay (20000,20000,20000) L_0x1da6fc0/d;
L_0x1da70a0/d .functor NOT 1, L_0x1da6fc0, C4<0>, C4<0>, C4<0>;
L_0x1da70a0 .delay (10000,10000,10000) L_0x1da70a0/d;
L_0x1da71b0/d .functor NOT 1, L_0x1da8fb0, C4<0>, C4<0>, C4<0>;
L_0x1da71b0 .delay (10000,10000,10000) L_0x1da71b0/d;
L_0x1da7300/d .functor NAND 1, L_0x1da4c90, L_0x1da71b0, C4<1>, C4<1>;
L_0x1da7300 .delay (20000,20000,20000) L_0x1da7300/d;
L_0x1da73c0/d .functor NOT 1, L_0x1da7300, C4<0>, C4<0>, C4<0>;
L_0x1da73c0 .delay (10000,10000,10000) L_0x1da73c0/d;
L_0x1da74b0/d .functor NOR 1, L_0x1da73c0, L_0x1da70a0, C4<0>, C4<0>;
L_0x1da74b0 .delay (20000,20000,20000) L_0x1da74b0/d;
L_0x1da7650/d .functor NOT 1, L_0x1da74b0, C4<0>, C4<0>, C4<0>;
L_0x1da7650 .delay (10000,10000,10000) L_0x1da7650/d;
v0x17b7d50_0 .net "and_in0ncom", 0 0, L_0x1da73c0; 1 drivers
v0x17b7e10_0 .net "and_in1com", 0 0, L_0x1da70a0; 1 drivers
v0x17b7eb0_0 .alias "in0", 0 0, v0x17bc8c0_0;
v0x17b7f50_0 .alias "in1", 0 0, v0x17bcc60_0;
v0x17b8000_0 .net "nand_in0ncom", 0 0, L_0x1da7300; 1 drivers
v0x17b80a0_0 .net "nand_in1com", 0 0, L_0x1da6fc0; 1 drivers
v0x17b8140_0 .net "ncom", 0 0, L_0x1da71b0; 1 drivers
v0x17b81e0_0 .net "nor_wire", 0 0, L_0x1da74b0; 1 drivers
v0x17b8280_0 .alias "result", 0 0, v0x17b89e0_0;
v0x17b8300_0 .alias "sel0", 0 0, v0x17b8830_0;
S_0x17b7510 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17b65c0;
 .timescale -9 -12;
L_0x1da7780/d .functor NAND 1, L_0x1da6e90, L_0x1da8fb0, C4<1>, C4<1>;
L_0x1da7780 .delay (20000,20000,20000) L_0x1da7780/d;
L_0x1da7860/d .functor NOT 1, L_0x1da7780, C4<0>, C4<0>, C4<0>;
L_0x1da7860 .delay (10000,10000,10000) L_0x1da7860/d;
L_0x1da7970/d .functor NOT 1, L_0x1da8fb0, C4<0>, C4<0>, C4<0>;
L_0x1da7970 .delay (10000,10000,10000) L_0x1da7970/d;
L_0x1da7a30/d .functor NAND 1, L_0x1da6450, L_0x1da7970, C4<1>, C4<1>;
L_0x1da7a30 .delay (20000,20000,20000) L_0x1da7a30/d;
L_0x1da7b40/d .functor NOT 1, L_0x1da7a30, C4<0>, C4<0>, C4<0>;
L_0x1da7b40 .delay (10000,10000,10000) L_0x1da7b40/d;
L_0x1da7c30/d .functor NOR 1, L_0x1da7b40, L_0x1da7860, C4<0>, C4<0>;
L_0x1da7c30 .delay (20000,20000,20000) L_0x1da7c30/d;
L_0x1da7dd0/d .functor NOT 1, L_0x1da7c30, C4<0>, C4<0>, C4<0>;
L_0x1da7dd0 .delay (10000,10000,10000) L_0x1da7dd0/d;
v0x17b7600_0 .net "and_in0ncom", 0 0, L_0x1da7b40; 1 drivers
v0x17b76c0_0 .net "and_in1com", 0 0, L_0x1da7860; 1 drivers
v0x17b7760_0 .alias "in0", 0 0, v0x17bc9d0_0;
v0x17b7800_0 .alias "in1", 0 0, v0x17bcb50_0;
v0x17b7880_0 .net "nand_in0ncom", 0 0, L_0x1da7a30; 1 drivers
v0x17b7920_0 .net "nand_in1com", 0 0, L_0x1da7780; 1 drivers
v0x17b79c0_0 .net "ncom", 0 0, L_0x1da7970; 1 drivers
v0x17b7a60_0 .net "nor_wire", 0 0, L_0x1da7c30; 1 drivers
v0x17b7b00_0 .alias "result", 0 0, v0x17b8ac0_0;
v0x17b7b80_0 .alias "sel0", 0 0, v0x17b8830_0;
S_0x17b6dc0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17b65c0;
 .timescale -9 -12;
L_0x1da7f00/d .functor NAND 1, L_0x1da7dd0, L_0x1da9070, C4<1>, C4<1>;
L_0x1da7f00 .delay (20000,20000,20000) L_0x1da7f00/d;
L_0x1da8070/d .functor NOT 1, L_0x1da7f00, C4<0>, C4<0>, C4<0>;
L_0x1da8070 .delay (10000,10000,10000) L_0x1da8070/d;
L_0x1da8180/d .functor NOT 1, L_0x1da9070, C4<0>, C4<0>, C4<0>;
L_0x1da8180 .delay (10000,10000,10000) L_0x1da8180/d;
L_0x1da8240/d .functor NAND 1, L_0x1da7650, L_0x1da8180, C4<1>, C4<1>;
L_0x1da8240 .delay (20000,20000,20000) L_0x1da8240/d;
L_0x1da8390/d .functor NOT 1, L_0x1da8240, C4<0>, C4<0>, C4<0>;
L_0x1da8390 .delay (10000,10000,10000) L_0x1da8390/d;
L_0x1da8480/d .functor NOR 1, L_0x1da8390, L_0x1da8070, C4<0>, C4<0>;
L_0x1da8480 .delay (20000,20000,20000) L_0x1da8480/d;
L_0x1da8620/d .functor NOT 1, L_0x1da8480, C4<0>, C4<0>, C4<0>;
L_0x1da8620 .delay (10000,10000,10000) L_0x1da8620/d;
v0x17b6eb0_0 .net "and_in0ncom", 0 0, L_0x1da8390; 1 drivers
v0x17b6f70_0 .net "and_in1com", 0 0, L_0x1da8070; 1 drivers
v0x17b7010_0 .alias "in0", 0 0, v0x17b89e0_0;
v0x17b70b0_0 .alias "in1", 0 0, v0x17b8ac0_0;
v0x17b7130_0 .net "nand_in0ncom", 0 0, L_0x1da8240; 1 drivers
v0x17b71d0_0 .net "nand_in1com", 0 0, L_0x1da7f00; 1 drivers
v0x17b7270_0 .net "ncom", 0 0, L_0x1da8180; 1 drivers
v0x17b7310_0 .net "nor_wire", 0 0, L_0x1da8480; 1 drivers
v0x17b73b0_0 .alias "result", 0 0, v0x17b8b40_0;
v0x17b7430_0 .alias "sel0", 0 0, v0x17b88b0_0;
S_0x17b66b0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17b65c0;
 .timescale -9 -12;
L_0x1da8750/d .functor NAND 1, C4<0>, L_0x1da91a0, C4<1>, C4<1>;
L_0x1da8750 .delay (20000,20000,20000) L_0x1da8750/d;
L_0x1da88d0/d .functor NOT 1, L_0x1da8750, C4<0>, C4<0>, C4<0>;
L_0x1da88d0 .delay (10000,10000,10000) L_0x1da88d0/d;
L_0x1da89e0/d .functor NOT 1, L_0x1da91a0, C4<0>, C4<0>, C4<0>;
L_0x1da89e0 .delay (10000,10000,10000) L_0x1da89e0/d;
L_0x1da8aa0/d .functor NAND 1, L_0x1da8620, L_0x1da89e0, C4<1>, C4<1>;
L_0x1da8aa0 .delay (20000,20000,20000) L_0x1da8aa0/d;
L_0x1da8bf0/d .functor NOT 1, L_0x1da8aa0, C4<0>, C4<0>, C4<0>;
L_0x1da8bf0 .delay (10000,10000,10000) L_0x1da8bf0/d;
L_0x1da8ce0/d .functor NOR 1, L_0x1da8bf0, L_0x1da88d0, C4<0>, C4<0>;
L_0x1da8ce0 .delay (20000,20000,20000) L_0x1da8ce0/d;
L_0x1da8e80/d .functor NOT 1, L_0x1da8ce0, C4<0>, C4<0>, C4<0>;
L_0x1da8e80 .delay (10000,10000,10000) L_0x1da8e80/d;
v0x17b67a0_0 .net "and_in0ncom", 0 0, L_0x1da8bf0; 1 drivers
v0x17b6820_0 .net "and_in1com", 0 0, L_0x1da88d0; 1 drivers
v0x17b68a0_0 .alias "in0", 0 0, v0x17b8b40_0;
v0x17b6940_0 .alias "in1", 0 0, v0x17b8700_0;
v0x17b69c0_0 .net "nand_in0ncom", 0 0, L_0x1da8aa0; 1 drivers
v0x17b6a60_0 .net "nand_in1com", 0 0, L_0x1da8750; 1 drivers
v0x17b6b40_0 .net "ncom", 0 0, L_0x1da89e0; 1 drivers
v0x17b6be0_0 .net "nor_wire", 0 0, L_0x1da8ce0; 1 drivers
v0x17b6c80_0 .alias "result", 0 0, v0x17bc710_0;
v0x17b6d20_0 .alias "sel0", 0 0, v0x17b8930_0;
S_0x17af730 .scope generate, "ALU32[14]" "ALU32[14]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17ae128 .param/l "i" 2 105, +C4<01110>;
S_0x17af860 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17af730;
 .timescale -9 -12;
L_0x1d7b900/d .functor NOT 1, L_0x1da9700, C4<0>, C4<0>, C4<0>;
L_0x1d7b900 .delay (10000,10000,10000) L_0x1d7b900/d;
v0x1638bc0_0 .net "carryin", 0 0, L_0x1da97a0; 1 drivers
v0x1638c60_0 .net "carryout", 0 0, L_0x1daafd0; 1 drivers
v0x1638ce0_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17b5980_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x1217080_0 .net "notB", 0 0, L_0x1d7b900; 1 drivers
v0x1217100_0 .net "operandA", 0 0, L_0x1da9660; 1 drivers
v0x17b5c10_0 .net "operandB", 0 0, L_0x1da9700; 1 drivers
v0x17b5d20_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17b5da0_0 .net "result", 0 0, L_0x1daeac0; 1 drivers
v0x17b5e20_0 .net "trueB", 0 0, L_0x1da9de0; 1 drivers
v0x17b5f00_0 .net "wAddSub", 0 0, L_0x1daa900; 1 drivers
v0x17b6010_0 .net "wNandAnd", 0 0, L_0x1dac090; 1 drivers
v0x17b6190_0 .net "wNorOr", 0 0, L_0x1dacad0; 1 drivers
v0x17b62a0_0 .net "wXor", 0 0, L_0x1dab630; 1 drivers
L_0x1daebf0 .part v0x181c250_0, 0, 1;
L_0x1daecb0 .part v0x181c250_0, 1, 1;
L_0x1daede0 .part v0x181c250_0, 2, 1;
S_0x17b4de0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17af860;
 .timescale -9 -12;
L_0x1da9870/d .functor NAND 1, L_0x1d7b900, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1da9870 .delay (20000,20000,20000) L_0x1da9870/d;
L_0x1da98d0/d .functor NOT 1, L_0x1da9870, C4<0>, C4<0>, C4<0>;
L_0x1da98d0 .delay (10000,10000,10000) L_0x1da98d0/d;
L_0x1da99c0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1da99c0 .delay (10000,10000,10000) L_0x1da99c0/d;
L_0x1da9a60/d .functor NAND 1, L_0x1da9700, L_0x1da99c0, C4<1>, C4<1>;
L_0x1da9a60 .delay (20000,20000,20000) L_0x1da9a60/d;
L_0x1da9b50/d .functor NOT 1, L_0x1da9a60, C4<0>, C4<0>, C4<0>;
L_0x1da9b50 .delay (10000,10000,10000) L_0x1da9b50/d;
L_0x1da9c40/d .functor NOR 1, L_0x1da9b50, L_0x1da98d0, C4<0>, C4<0>;
L_0x1da9c40 .delay (20000,20000,20000) L_0x1da9c40/d;
L_0x1da9de0/d .functor NOT 1, L_0x1da9c40, C4<0>, C4<0>, C4<0>;
L_0x1da9de0 .delay (10000,10000,10000) L_0x1da9de0/d;
v0x17b4ed0_0 .net "and_in0ncom", 0 0, L_0x1da9b50; 1 drivers
v0x17b4f90_0 .net "and_in1com", 0 0, L_0x1da98d0; 1 drivers
v0x17b5010_0 .alias "in0", 0 0, v0x17b5c10_0;
v0x17b5090_0 .alias "in1", 0 0, v0x1217080_0;
v0x17b5110_0 .net "nand_in0ncom", 0 0, L_0x1da9a60; 1 drivers
v0x17b5190_0 .net "nand_in1com", 0 0, L_0x1da9870; 1 drivers
v0x17b5230_0 .net "ncom", 0 0, L_0x1da99c0; 1 drivers
v0x17b52d0_0 .net "nor_wire", 0 0, L_0x1da9c40; 1 drivers
v0x17b53c0_0 .alias "result", 0 0, v0x17b5e20_0;
v0x17b5490_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17b3af0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17af860;
 .timescale -9 -12;
L_0x1daaa10/d .functor NAND 1, L_0x1da9660, L_0x1da9de0, C4<1>, C4<1>;
L_0x1daaa10 .delay (20000,20000,20000) L_0x1daaa10/d;
L_0x1daaba0/d .functor NOT 1, L_0x1daaa10, C4<0>, C4<0>, C4<0>;
L_0x1daaba0 .delay (10000,10000,10000) L_0x1daaba0/d;
L_0x1daac90/d .functor NAND 1, L_0x1da97a0, L_0x1daa360, C4<1>, C4<1>;
L_0x1daac90 .delay (20000,20000,20000) L_0x1daac90/d;
L_0x1daad50/d .functor NOT 1, L_0x1daac90, C4<0>, C4<0>, C4<0>;
L_0x1daad50 .delay (10000,10000,10000) L_0x1daad50/d;
L_0x1daae60/d .functor NOR 1, L_0x1daad50, L_0x1daaba0, C4<0>, C4<0>;
L_0x1daae60 .delay (20000,20000,20000) L_0x1daae60/d;
L_0x1daafd0/d .functor NOT 1, L_0x1daae60, C4<0>, C4<0>, C4<0>;
L_0x1daafd0 .delay (10000,10000,10000) L_0x1daafd0/d;
v0x17b46d0_0 .alias "a", 0 0, v0x1217100_0;
v0x17b47e0_0 .net "and_ab", 0 0, L_0x1daaba0; 1 drivers
v0x17b4880_0 .net "and_xor_ab_c", 0 0, L_0x1daad50; 1 drivers
v0x17b4920_0 .alias "b", 0 0, v0x17b5e20_0;
v0x17b49a0_0 .alias "carryin", 0 0, v0x1638bc0_0;
v0x17b4a20_0 .alias "carryout", 0 0, v0x1638c60_0;
v0x17b4ae0_0 .net "nand_ab", 0 0, L_0x1daaa10; 1 drivers
v0x17b4b60_0 .net "nand_xor_ab_c", 0 0, L_0x1daac90; 1 drivers
v0x17b4be0_0 .net "nco", 0 0, L_0x1daae60; 1 drivers
v0x17b4c80_0 .alias "sum", 0 0, v0x17b5f00_0;
v0x17b4d60_0 .net "xor_ab", 0 0, L_0x1daa360; 1 drivers
S_0x17b4180 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17b3af0;
 .timescale -9 -12;
L_0x1da9f50/d .functor NAND 1, L_0x1da9660, L_0x1da9de0, C4<1>, C4<1>;
L_0x1da9f50 .delay (20000,20000,20000) L_0x1da9f50/d;
L_0x1daa030/d .functor NOR 1, L_0x1da9660, L_0x1da9de0, C4<0>, C4<0>;
L_0x1daa030 .delay (20000,20000,20000) L_0x1daa030/d;
L_0x1daa0f0/d .functor NOT 1, L_0x1daa030, C4<0>, C4<0>, C4<0>;
L_0x1daa0f0 .delay (10000,10000,10000) L_0x1daa0f0/d;
L_0x1daa200/d .functor NAND 1, L_0x1daa0f0, L_0x1da9f50, C4<1>, C4<1>;
L_0x1daa200 .delay (20000,20000,20000) L_0x1daa200/d;
L_0x1daa360/d .functor NOT 1, L_0x1daa200, C4<0>, C4<0>, C4<0>;
L_0x1daa360 .delay (10000,10000,10000) L_0x1daa360/d;
v0x17b4270_0 .alias "a", 0 0, v0x1217100_0;
v0x17b4310_0 .alias "b", 0 0, v0x17b5e20_0;
v0x17b43b0_0 .net "nand_ab", 0 0, L_0x1da9f50; 1 drivers
v0x17b4450_0 .net "nor_ab", 0 0, L_0x1daa030; 1 drivers
v0x17b44d0_0 .net "nxor_ab", 0 0, L_0x1daa200; 1 drivers
v0x17b4570_0 .net "or_ab", 0 0, L_0x1daa0f0; 1 drivers
v0x17b4650_0 .alias "result", 0 0, v0x17b4d60_0;
S_0x17b3be0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17b3af0;
 .timescale -9 -12;
L_0x1daa470/d .functor NAND 1, L_0x1daa360, L_0x1da97a0, C4<1>, C4<1>;
L_0x1daa470 .delay (20000,20000,20000) L_0x1daa470/d;
L_0x1daa5e0/d .functor NOR 1, L_0x1daa360, L_0x1da97a0, C4<0>, C4<0>;
L_0x1daa5e0 .delay (20000,20000,20000) L_0x1daa5e0/d;
L_0x1daa730/d .functor NOT 1, L_0x1daa5e0, C4<0>, C4<0>, C4<0>;
L_0x1daa730 .delay (10000,10000,10000) L_0x1daa730/d;
L_0x1daa7f0/d .functor NAND 1, L_0x1daa730, L_0x1daa470, C4<1>, C4<1>;
L_0x1daa7f0 .delay (20000,20000,20000) L_0x1daa7f0/d;
L_0x1daa900/d .functor NOT 1, L_0x1daa7f0, C4<0>, C4<0>, C4<0>;
L_0x1daa900 .delay (10000,10000,10000) L_0x1daa900/d;
v0x17b3cd0_0 .alias "a", 0 0, v0x17b4d60_0;
v0x17b3d70_0 .alias "b", 0 0, v0x1638bc0_0;
v0x17b3e10_0 .net "nand_ab", 0 0, L_0x1daa470; 1 drivers
v0x17b3eb0_0 .net "nor_ab", 0 0, L_0x1daa5e0; 1 drivers
v0x17b3f30_0 .net "nxor_ab", 0 0, L_0x1daa7f0; 1 drivers
v0x17b3fd0_0 .net "or_ab", 0 0, L_0x1daa730; 1 drivers
v0x17b40b0_0 .alias "result", 0 0, v0x17b5f00_0;
S_0x17b35a0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17af860;
 .timescale -9 -12;
L_0x1dab190/d .functor NAND 1, L_0x1da9660, L_0x1da9700, C4<1>, C4<1>;
L_0x1dab190 .delay (20000,20000,20000) L_0x1dab190/d;
L_0x1dab270/d .functor NOR 1, L_0x1da9660, L_0x1da9700, C4<0>, C4<0>;
L_0x1dab270 .delay (20000,20000,20000) L_0x1dab270/d;
L_0x1dab400/d .functor NOT 1, L_0x1dab270, C4<0>, C4<0>, C4<0>;
L_0x1dab400 .delay (10000,10000,10000) L_0x1dab400/d;
L_0x1dab4f0/d .functor NAND 1, L_0x1dab400, L_0x1dab190, C4<1>, C4<1>;
L_0x1dab4f0 .delay (20000,20000,20000) L_0x1dab4f0/d;
L_0x1dab630/d .functor NOT 1, L_0x1dab4f0, C4<0>, C4<0>, C4<0>;
L_0x1dab630 .delay (10000,10000,10000) L_0x1dab630/d;
v0x17b3690_0 .alias "a", 0 0, v0x1217100_0;
v0x17b3710_0 .alias "b", 0 0, v0x17b5c10_0;
v0x17b37e0_0 .net "nand_ab", 0 0, L_0x1dab190; 1 drivers
v0x17b3860_0 .net "nor_ab", 0 0, L_0x1dab270; 1 drivers
v0x17b38e0_0 .net "nxor_ab", 0 0, L_0x1dab4f0; 1 drivers
v0x17b3960_0 .net "or_ab", 0 0, L_0x1dab400; 1 drivers
v0x17b3a20_0 .alias "result", 0 0, v0x17b62a0_0;
S_0x17b29b0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17af860;
 .timescale -9 -12;
L_0x1dab780/d .functor NAND 1, L_0x1da9660, L_0x1da9700, C4<1>, C4<1>;
L_0x1dab780 .delay (20000,20000,20000) L_0x1dab780/d;
L_0x1dab8d0/d .functor NOT 1, L_0x1dab780, C4<0>, C4<0>, C4<0>;
L_0x1dab8d0 .delay (10000,10000,10000) L_0x1dab8d0/d;
v0x17b3220_0 .alias "a", 0 0, v0x1217100_0;
v0x17b32c0_0 .net "and_ab", 0 0, L_0x1dab8d0; 1 drivers
v0x17b3340_0 .alias "b", 0 0, v0x17b5c10_0;
v0x17b33c0_0 .net "nand_ab", 0 0, L_0x1dab780; 1 drivers
v0x17b34a0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17b3520_0 .alias "result", 0 0, v0x17b6010_0;
S_0x17b2aa0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17b29b0;
 .timescale -9 -12;
L_0x1daba00/d .functor NAND 1, L_0x1dab8d0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1daba00 .delay (20000,20000,20000) L_0x1daba00/d;
L_0x1dabae0/d .functor NOT 1, L_0x1daba00, C4<0>, C4<0>, C4<0>;
L_0x1dabae0 .delay (10000,10000,10000) L_0x1dabae0/d;
L_0x1dabbf0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dabbf0 .delay (10000,10000,10000) L_0x1dabbf0/d;
L_0x1dabcb0/d .functor NAND 1, L_0x1dab780, L_0x1dabbf0, C4<1>, C4<1>;
L_0x1dabcb0 .delay (20000,20000,20000) L_0x1dabcb0/d;
L_0x1dabe00/d .functor NOT 1, L_0x1dabcb0, C4<0>, C4<0>, C4<0>;
L_0x1dabe00 .delay (10000,10000,10000) L_0x1dabe00/d;
L_0x1dabef0/d .functor NOR 1, L_0x1dabe00, L_0x1dabae0, C4<0>, C4<0>;
L_0x1dabef0 .delay (20000,20000,20000) L_0x1dabef0/d;
L_0x1dac090/d .functor NOT 1, L_0x1dabef0, C4<0>, C4<0>, C4<0>;
L_0x1dac090 .delay (10000,10000,10000) L_0x1dac090/d;
v0x17b2b90_0 .net "and_in0ncom", 0 0, L_0x1dabe00; 1 drivers
v0x17b2c10_0 .net "and_in1com", 0 0, L_0x1dabae0; 1 drivers
v0x17b2c90_0 .alias "in0", 0 0, v0x17b33c0_0;
v0x17b2d30_0 .alias "in1", 0 0, v0x17b32c0_0;
v0x17b2db0_0 .net "nand_in0ncom", 0 0, L_0x1dabcb0; 1 drivers
v0x17b2e50_0 .net "nand_in1com", 0 0, L_0x1daba00; 1 drivers
v0x17b2f30_0 .net "ncom", 0 0, L_0x1dabbf0; 1 drivers
v0x17b2fd0_0 .net "nor_wire", 0 0, L_0x1dabef0; 1 drivers
v0x17b3070_0 .alias "result", 0 0, v0x17b6010_0;
v0x17b3140_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17b1f10 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17af860;
 .timescale -9 -12;
L_0x1dac1c0/d .functor NOR 1, L_0x1da9660, L_0x1da9700, C4<0>, C4<0>;
L_0x1dac1c0 .delay (20000,20000,20000) L_0x1dac1c0/d;
L_0x1dac310/d .functor NOT 1, L_0x1dac1c0, C4<0>, C4<0>, C4<0>;
L_0x1dac310 .delay (10000,10000,10000) L_0x1dac310/d;
v0x17b2690_0 .alias "a", 0 0, v0x1217100_0;
v0x17b2710_0 .alias "b", 0 0, v0x17b5c10_0;
v0x17b27b0_0 .net "nor_ab", 0 0, L_0x1dac1c0; 1 drivers
v0x17b2830_0 .net "or_ab", 0 0, L_0x1dac310; 1 drivers
v0x17b28b0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17b2930_0 .alias "result", 0 0, v0x17b6190_0;
S_0x17b2000 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17b1f10;
 .timescale -9 -12;
L_0x1dac440/d .functor NAND 1, L_0x1dac310, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dac440 .delay (20000,20000,20000) L_0x1dac440/d;
L_0x1dac520/d .functor NOT 1, L_0x1dac440, C4<0>, C4<0>, C4<0>;
L_0x1dac520 .delay (10000,10000,10000) L_0x1dac520/d;
L_0x1dac630/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dac630 .delay (10000,10000,10000) L_0x1dac630/d;
L_0x1dac6f0/d .functor NAND 1, L_0x1dac1c0, L_0x1dac630, C4<1>, C4<1>;
L_0x1dac6f0 .delay (20000,20000,20000) L_0x1dac6f0/d;
L_0x1dac840/d .functor NOT 1, L_0x1dac6f0, C4<0>, C4<0>, C4<0>;
L_0x1dac840 .delay (10000,10000,10000) L_0x1dac840/d;
L_0x1dac930/d .functor NOR 1, L_0x1dac840, L_0x1dac520, C4<0>, C4<0>;
L_0x1dac930 .delay (20000,20000,20000) L_0x1dac930/d;
L_0x1dacad0/d .functor NOT 1, L_0x1dac930, C4<0>, C4<0>, C4<0>;
L_0x1dacad0 .delay (10000,10000,10000) L_0x1dacad0/d;
v0x17b20f0_0 .net "and_in0ncom", 0 0, L_0x1dac840; 1 drivers
v0x17b2170_0 .net "and_in1com", 0 0, L_0x1dac520; 1 drivers
v0x17b21f0_0 .alias "in0", 0 0, v0x17b27b0_0;
v0x17b2270_0 .alias "in1", 0 0, v0x17b2830_0;
v0x17b22f0_0 .net "nand_in0ncom", 0 0, L_0x1dac6f0; 1 drivers
v0x17b2370_0 .net "nand_in1com", 0 0, L_0x1dac440; 1 drivers
v0x17b23f0_0 .net "ncom", 0 0, L_0x1dac630; 1 drivers
v0x17b2470_0 .net "nor_wire", 0 0, L_0x1dac930; 1 drivers
v0x17b2540_0 .alias "result", 0 0, v0x17b6190_0;
v0x17b2610_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17af950 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17af860;
 .timescale -9 -12;
v0x17b1760_0 .alias "in0", 0 0, v0x17b5f00_0;
v0x17b1810_0 .alias "in1", 0 0, v0x17b62a0_0;
v0x17b18c0_0 .alias "in2", 0 0, v0x17b6010_0;
v0x17b1970_0 .alias "in3", 0 0, v0x17b6190_0;
v0x17b1a50_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17b1b00_0 .alias "result", 0 0, v0x17b5da0_0;
v0x17b1b80_0 .net "sel0", 0 0, L_0x1daebf0; 1 drivers
v0x17b1c00_0 .net "sel1", 0 0, L_0x1daecb0; 1 drivers
v0x17b1c80_0 .net "sel2", 0 0, L_0x1daede0; 1 drivers
v0x17b1d30_0 .net "w0", 0 0, L_0x1dad290; 1 drivers
v0x17b1e10_0 .net "w1", 0 0, L_0x1dada10; 1 drivers
v0x17b1e90_0 .net "w2", 0 0, L_0x1dae260; 1 drivers
S_0x17b1010 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17af950;
 .timescale -9 -12;
L_0x1dacc00/d .functor NAND 1, L_0x1dab630, L_0x1daebf0, C4<1>, C4<1>;
L_0x1dacc00 .delay (20000,20000,20000) L_0x1dacc00/d;
L_0x1dacce0/d .functor NOT 1, L_0x1dacc00, C4<0>, C4<0>, C4<0>;
L_0x1dacce0 .delay (10000,10000,10000) L_0x1dacce0/d;
L_0x1dacdf0/d .functor NOT 1, L_0x1daebf0, C4<0>, C4<0>, C4<0>;
L_0x1dacdf0 .delay (10000,10000,10000) L_0x1dacdf0/d;
L_0x1dacf40/d .functor NAND 1, L_0x1daa900, L_0x1dacdf0, C4<1>, C4<1>;
L_0x1dacf40 .delay (20000,20000,20000) L_0x1dacf40/d;
L_0x1dad000/d .functor NOT 1, L_0x1dacf40, C4<0>, C4<0>, C4<0>;
L_0x1dad000 .delay (10000,10000,10000) L_0x1dad000/d;
L_0x1dad0f0/d .functor NOR 1, L_0x1dad000, L_0x1dacce0, C4<0>, C4<0>;
L_0x1dad0f0 .delay (20000,20000,20000) L_0x1dad0f0/d;
L_0x1dad290/d .functor NOT 1, L_0x1dad0f0, C4<0>, C4<0>, C4<0>;
L_0x1dad290 .delay (10000,10000,10000) L_0x1dad290/d;
v0x17b1100_0 .net "and_in0ncom", 0 0, L_0x1dad000; 1 drivers
v0x17b11c0_0 .net "and_in1com", 0 0, L_0x1dacce0; 1 drivers
v0x17b1260_0 .alias "in0", 0 0, v0x17b5f00_0;
v0x17b1300_0 .alias "in1", 0 0, v0x17b62a0_0;
v0x17b1380_0 .net "nand_in0ncom", 0 0, L_0x1dacf40; 1 drivers
v0x17b1420_0 .net "nand_in1com", 0 0, L_0x1dacc00; 1 drivers
v0x17b14c0_0 .net "ncom", 0 0, L_0x1dacdf0; 1 drivers
v0x17b1560_0 .net "nor_wire", 0 0, L_0x1dad0f0; 1 drivers
v0x17b1600_0 .alias "result", 0 0, v0x17b1d30_0;
v0x17b1680_0 .alias "sel0", 0 0, v0x17b1b80_0;
S_0x17b08c0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17af950;
 .timescale -9 -12;
L_0x1dad3c0/d .functor NAND 1, L_0x1dacad0, L_0x1daebf0, C4<1>, C4<1>;
L_0x1dad3c0 .delay (20000,20000,20000) L_0x1dad3c0/d;
L_0x1dad4a0/d .functor NOT 1, L_0x1dad3c0, C4<0>, C4<0>, C4<0>;
L_0x1dad4a0 .delay (10000,10000,10000) L_0x1dad4a0/d;
L_0x1dad5b0/d .functor NOT 1, L_0x1daebf0, C4<0>, C4<0>, C4<0>;
L_0x1dad5b0 .delay (10000,10000,10000) L_0x1dad5b0/d;
L_0x1dad670/d .functor NAND 1, L_0x1dac090, L_0x1dad5b0, C4<1>, C4<1>;
L_0x1dad670 .delay (20000,20000,20000) L_0x1dad670/d;
L_0x1dad780/d .functor NOT 1, L_0x1dad670, C4<0>, C4<0>, C4<0>;
L_0x1dad780 .delay (10000,10000,10000) L_0x1dad780/d;
L_0x1dad870/d .functor NOR 1, L_0x1dad780, L_0x1dad4a0, C4<0>, C4<0>;
L_0x1dad870 .delay (20000,20000,20000) L_0x1dad870/d;
L_0x1dada10/d .functor NOT 1, L_0x1dad870, C4<0>, C4<0>, C4<0>;
L_0x1dada10 .delay (10000,10000,10000) L_0x1dada10/d;
v0x17b09b0_0 .net "and_in0ncom", 0 0, L_0x1dad780; 1 drivers
v0x17b0a70_0 .net "and_in1com", 0 0, L_0x1dad4a0; 1 drivers
v0x17b0b10_0 .alias "in0", 0 0, v0x17b6010_0;
v0x17b0bb0_0 .alias "in1", 0 0, v0x17b6190_0;
v0x17b0c30_0 .net "nand_in0ncom", 0 0, L_0x1dad670; 1 drivers
v0x17b0cd0_0 .net "nand_in1com", 0 0, L_0x1dad3c0; 1 drivers
v0x17b0d70_0 .net "ncom", 0 0, L_0x1dad5b0; 1 drivers
v0x17b0e10_0 .net "nor_wire", 0 0, L_0x1dad870; 1 drivers
v0x17b0eb0_0 .alias "result", 0 0, v0x17b1e10_0;
v0x17b0f30_0 .alias "sel0", 0 0, v0x17b1b80_0;
S_0x17b0170 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17af950;
 .timescale -9 -12;
L_0x1dadb40/d .functor NAND 1, L_0x1dada10, L_0x1daecb0, C4<1>, C4<1>;
L_0x1dadb40 .delay (20000,20000,20000) L_0x1dadb40/d;
L_0x1dadcb0/d .functor NOT 1, L_0x1dadb40, C4<0>, C4<0>, C4<0>;
L_0x1dadcb0 .delay (10000,10000,10000) L_0x1dadcb0/d;
L_0x1daddc0/d .functor NOT 1, L_0x1daecb0, C4<0>, C4<0>, C4<0>;
L_0x1daddc0 .delay (10000,10000,10000) L_0x1daddc0/d;
L_0x1dade80/d .functor NAND 1, L_0x1dad290, L_0x1daddc0, C4<1>, C4<1>;
L_0x1dade80 .delay (20000,20000,20000) L_0x1dade80/d;
L_0x1dadfd0/d .functor NOT 1, L_0x1dade80, C4<0>, C4<0>, C4<0>;
L_0x1dadfd0 .delay (10000,10000,10000) L_0x1dadfd0/d;
L_0x1dae0c0/d .functor NOR 1, L_0x1dadfd0, L_0x1dadcb0, C4<0>, C4<0>;
L_0x1dae0c0 .delay (20000,20000,20000) L_0x1dae0c0/d;
L_0x1dae260/d .functor NOT 1, L_0x1dae0c0, C4<0>, C4<0>, C4<0>;
L_0x1dae260 .delay (10000,10000,10000) L_0x1dae260/d;
v0x17b0260_0 .net "and_in0ncom", 0 0, L_0x1dadfd0; 1 drivers
v0x17b0320_0 .net "and_in1com", 0 0, L_0x1dadcb0; 1 drivers
v0x17b03c0_0 .alias "in0", 0 0, v0x17b1d30_0;
v0x17b0460_0 .alias "in1", 0 0, v0x17b1e10_0;
v0x17b04e0_0 .net "nand_in0ncom", 0 0, L_0x1dade80; 1 drivers
v0x17b0580_0 .net "nand_in1com", 0 0, L_0x1dadb40; 1 drivers
v0x17b0620_0 .net "ncom", 0 0, L_0x1daddc0; 1 drivers
v0x17b06c0_0 .net "nor_wire", 0 0, L_0x1dae0c0; 1 drivers
v0x17b0760_0 .alias "result", 0 0, v0x17b1e90_0;
v0x17b07e0_0 .alias "sel0", 0 0, v0x17b1c00_0;
S_0x17afa40 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17af950;
 .timescale -9 -12;
L_0x1dae390/d .functor NAND 1, C4<0>, L_0x1daede0, C4<1>, C4<1>;
L_0x1dae390 .delay (20000,20000,20000) L_0x1dae390/d;
L_0x1dae510/d .functor NOT 1, L_0x1dae390, C4<0>, C4<0>, C4<0>;
L_0x1dae510 .delay (10000,10000,10000) L_0x1dae510/d;
L_0x1dae620/d .functor NOT 1, L_0x1daede0, C4<0>, C4<0>, C4<0>;
L_0x1dae620 .delay (10000,10000,10000) L_0x1dae620/d;
L_0x1dae6e0/d .functor NAND 1, L_0x1dae260, L_0x1dae620, C4<1>, C4<1>;
L_0x1dae6e0 .delay (20000,20000,20000) L_0x1dae6e0/d;
L_0x1dae830/d .functor NOT 1, L_0x1dae6e0, C4<0>, C4<0>, C4<0>;
L_0x1dae830 .delay (10000,10000,10000) L_0x1dae830/d;
L_0x1dae920/d .functor NOR 1, L_0x1dae830, L_0x1dae510, C4<0>, C4<0>;
L_0x1dae920 .delay (20000,20000,20000) L_0x1dae920/d;
L_0x1daeac0/d .functor NOT 1, L_0x1dae920, C4<0>, C4<0>, C4<0>;
L_0x1daeac0 .delay (10000,10000,10000) L_0x1daeac0/d;
v0x17afb30_0 .net "and_in0ncom", 0 0, L_0x1dae830; 1 drivers
v0x17afbb0_0 .net "and_in1com", 0 0, L_0x1dae510; 1 drivers
v0x17afc50_0 .alias "in0", 0 0, v0x17b1e90_0;
v0x17afcf0_0 .alias "in1", 0 0, v0x17b1a50_0;
v0x17afd70_0 .net "nand_in0ncom", 0 0, L_0x1dae6e0; 1 drivers
v0x17afe10_0 .net "nand_in1com", 0 0, L_0x1dae390; 1 drivers
v0x17afef0_0 .net "ncom", 0 0, L_0x1dae620; 1 drivers
v0x17aff90_0 .net "nor_wire", 0 0, L_0x1dae920; 1 drivers
v0x17b0030_0 .alias "result", 0 0, v0x17b5da0_0;
v0x17b00d0_0 .alias "sel0", 0 0, v0x17b1c80_0;
S_0x17a8db0 .scope generate, "ALU32[15]" "ALU32[15]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17a77a8 .param/l "i" 2 105, +C4<01111>;
S_0x17a8ee0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17a8db0;
 .timescale -9 -12;
L_0x17b3440/d .functor NOT 1, L_0x1d86c70, C4<0>, C4<0>, C4<0>;
L_0x17b3440 .delay (10000,10000,10000) L_0x17b3440/d;
v0x17aec30_0 .net "carryin", 0 0, L_0x1daf430; 1 drivers
v0x17aecd0_0 .net "carryout", 0 0, L_0x1db0b10; 1 drivers
v0x17aed50_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17aedd0_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17aee50_0 .net "notB", 0 0, L_0x17b3440; 1 drivers
v0x17aeed0_0 .net "operandA", 0 0, L_0x1daf390; 1 drivers
v0x17aef50_0 .net "operandB", 0 0, L_0x1d86c70; 1 drivers
v0x17af060_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17af0e0_0 .net "result", 0 0, L_0x1db4600; 1 drivers
v0x17af1b0_0 .net "trueB", 0 0, L_0x1daf930; 1 drivers
v0x17af290_0 .net "wAddSub", 0 0, L_0x1db0410; 1 drivers
v0x17af3a0_0 .net "wNandAnd", 0 0, L_0x1db1bd0; 1 drivers
v0x17af520_0 .net "wNorOr", 0 0, L_0x1db2610; 1 drivers
v0x17af630_0 .net "wXor", 0 0, L_0x1db1170; 1 drivers
L_0x1db4730 .part v0x181c250_0, 0, 1;
L_0x1db47f0 .part v0x181c250_0, 1, 1;
L_0x1db4920 .part v0x181c250_0, 2, 1;
S_0x17ae460 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17a8ee0;
 .timescale -9 -12;
L_0x1da3850/d .functor NAND 1, L_0x17b3440, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1da3850 .delay (20000,20000,20000) L_0x1da3850/d;
L_0x1da3930/d .functor NOT 1, L_0x1da3850, C4<0>, C4<0>, C4<0>;
L_0x1da3930 .delay (10000,10000,10000) L_0x1da3930/d;
L_0x1da39f0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1da39f0 .delay (10000,10000,10000) L_0x1da39f0/d;
L_0x1daf5d0/d .functor NAND 1, L_0x1d86c70, L_0x1da39f0, C4<1>, C4<1>;
L_0x1daf5d0 .delay (20000,20000,20000) L_0x1daf5d0/d;
L_0x1daf6c0/d .functor NOT 1, L_0x1daf5d0, C4<0>, C4<0>, C4<0>;
L_0x1daf6c0 .delay (10000,10000,10000) L_0x1daf6c0/d;
L_0x1daf7b0/d .functor NOR 1, L_0x1daf6c0, L_0x1da3930, C4<0>, C4<0>;
L_0x1daf7b0 .delay (20000,20000,20000) L_0x1daf7b0/d;
L_0x1daf930/d .functor NOT 1, L_0x1daf7b0, C4<0>, C4<0>, C4<0>;
L_0x1daf930 .delay (10000,10000,10000) L_0x1daf930/d;
v0x17ae550_0 .net "and_in0ncom", 0 0, L_0x1daf6c0; 1 drivers
v0x17ae610_0 .net "and_in1com", 0 0, L_0x1da3930; 1 drivers
v0x17ae6b0_0 .alias "in0", 0 0, v0x17aef50_0;
v0x17ae730_0 .alias "in1", 0 0, v0x17aee50_0;
v0x17ae7b0_0 .net "nand_in0ncom", 0 0, L_0x1daf5d0; 1 drivers
v0x17ae850_0 .net "nand_in1com", 0 0, L_0x1da3850; 1 drivers
v0x17ae8f0_0 .net "ncom", 0 0, L_0x1da39f0; 1 drivers
v0x17ae990_0 .net "nor_wire", 0 0, L_0x1daf7b0; 1 drivers
v0x17aea80_0 .alias "result", 0 0, v0x17af1b0_0;
v0x17aeb50_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17ad170 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17a8ee0;
 .timescale -9 -12;
L_0x1db0520/d .functor NAND 1, L_0x1daf390, L_0x1daf930, C4<1>, C4<1>;
L_0x1db0520 .delay (20000,20000,20000) L_0x1db0520/d;
L_0x1db06b0/d .functor NOT 1, L_0x1db0520, C4<0>, C4<0>, C4<0>;
L_0x1db06b0 .delay (10000,10000,10000) L_0x1db06b0/d;
L_0x1db07a0/d .functor NAND 1, L_0x1daf430, L_0x1dafe70, C4<1>, C4<1>;
L_0x1db07a0 .delay (20000,20000,20000) L_0x1db07a0/d;
L_0x1db0860/d .functor NOT 1, L_0x1db07a0, C4<0>, C4<0>, C4<0>;
L_0x1db0860 .delay (10000,10000,10000) L_0x1db0860/d;
L_0x1db09a0/d .functor NOR 1, L_0x1db0860, L_0x1db06b0, C4<0>, C4<0>;
L_0x1db09a0 .delay (20000,20000,20000) L_0x1db09a0/d;
L_0x1db0b10/d .functor NOT 1, L_0x1db09a0, C4<0>, C4<0>, C4<0>;
L_0x1db0b10 .delay (10000,10000,10000) L_0x1db0b10/d;
v0x17add50_0 .alias "a", 0 0, v0x17aeed0_0;
v0x17ade60_0 .net "and_ab", 0 0, L_0x1db06b0; 1 drivers
v0x17adf00_0 .net "and_xor_ab_c", 0 0, L_0x1db0860; 1 drivers
v0x17adfa0_0 .alias "b", 0 0, v0x17af1b0_0;
v0x17ae020_0 .alias "carryin", 0 0, v0x17aec30_0;
v0x17ae0a0_0 .alias "carryout", 0 0, v0x17aecd0_0;
v0x17ae160_0 .net "nand_ab", 0 0, L_0x1db0520; 1 drivers
v0x17ae1e0_0 .net "nand_xor_ab_c", 0 0, L_0x1db07a0; 1 drivers
v0x17ae260_0 .net "nco", 0 0, L_0x1db09a0; 1 drivers
v0x17ae300_0 .alias "sum", 0 0, v0x17af290_0;
v0x17ae3e0_0 .net "xor_ab", 0 0, L_0x1dafe70; 1 drivers
S_0x17ad800 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17ad170;
 .timescale -9 -12;
L_0x1dafa60/d .functor NAND 1, L_0x1daf390, L_0x1daf930, C4<1>, C4<1>;
L_0x1dafa60 .delay (20000,20000,20000) L_0x1dafa60/d;
L_0x1dafb40/d .functor NOR 1, L_0x1daf390, L_0x1daf930, C4<0>, C4<0>;
L_0x1dafb40 .delay (20000,20000,20000) L_0x1dafb40/d;
L_0x1dafc00/d .functor NOT 1, L_0x1dafb40, C4<0>, C4<0>, C4<0>;
L_0x1dafc00 .delay (10000,10000,10000) L_0x1dafc00/d;
L_0x1dafd10/d .functor NAND 1, L_0x1dafc00, L_0x1dafa60, C4<1>, C4<1>;
L_0x1dafd10 .delay (20000,20000,20000) L_0x1dafd10/d;
L_0x1dafe70/d .functor NOT 1, L_0x1dafd10, C4<0>, C4<0>, C4<0>;
L_0x1dafe70 .delay (10000,10000,10000) L_0x1dafe70/d;
v0x17ad8f0_0 .alias "a", 0 0, v0x17aeed0_0;
v0x17ad990_0 .alias "b", 0 0, v0x17af1b0_0;
v0x17ada30_0 .net "nand_ab", 0 0, L_0x1dafa60; 1 drivers
v0x17adad0_0 .net "nor_ab", 0 0, L_0x1dafb40; 1 drivers
v0x17adb50_0 .net "nxor_ab", 0 0, L_0x1dafd10; 1 drivers
v0x17adbf0_0 .net "or_ab", 0 0, L_0x1dafc00; 1 drivers
v0x17adcd0_0 .alias "result", 0 0, v0x17ae3e0_0;
S_0x17ad260 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17ad170;
 .timescale -9 -12;
L_0x1daff80/d .functor NAND 1, L_0x1dafe70, L_0x1daf430, C4<1>, C4<1>;
L_0x1daff80 .delay (20000,20000,20000) L_0x1daff80/d;
L_0x1db00f0/d .functor NOR 1, L_0x1dafe70, L_0x1daf430, C4<0>, C4<0>;
L_0x1db00f0 .delay (20000,20000,20000) L_0x1db00f0/d;
L_0x1db0240/d .functor NOT 1, L_0x1db00f0, C4<0>, C4<0>, C4<0>;
L_0x1db0240 .delay (10000,10000,10000) L_0x1db0240/d;
L_0x1db0300/d .functor NAND 1, L_0x1db0240, L_0x1daff80, C4<1>, C4<1>;
L_0x1db0300 .delay (20000,20000,20000) L_0x1db0300/d;
L_0x1db0410/d .functor NOT 1, L_0x1db0300, C4<0>, C4<0>, C4<0>;
L_0x1db0410 .delay (10000,10000,10000) L_0x1db0410/d;
v0x17ad350_0 .alias "a", 0 0, v0x17ae3e0_0;
v0x17ad3f0_0 .alias "b", 0 0, v0x17aec30_0;
v0x17ad490_0 .net "nand_ab", 0 0, L_0x1daff80; 1 drivers
v0x17ad530_0 .net "nor_ab", 0 0, L_0x1db00f0; 1 drivers
v0x17ad5b0_0 .net "nxor_ab", 0 0, L_0x1db0300; 1 drivers
v0x17ad650_0 .net "or_ab", 0 0, L_0x1db0240; 1 drivers
v0x17ad730_0 .alias "result", 0 0, v0x17af290_0;
S_0x17acc20 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17a8ee0;
 .timescale -9 -12;
L_0x1db0cd0/d .functor NAND 1, L_0x1daf390, L_0x1d86c70, C4<1>, C4<1>;
L_0x1db0cd0 .delay (20000,20000,20000) L_0x1db0cd0/d;
L_0x1db0db0/d .functor NOR 1, L_0x1daf390, L_0x1d86c70, C4<0>, C4<0>;
L_0x1db0db0 .delay (20000,20000,20000) L_0x1db0db0/d;
L_0x1db0f40/d .functor NOT 1, L_0x1db0db0, C4<0>, C4<0>, C4<0>;
L_0x1db0f40 .delay (10000,10000,10000) L_0x1db0f40/d;
L_0x1db1030/d .functor NAND 1, L_0x1db0f40, L_0x1db0cd0, C4<1>, C4<1>;
L_0x1db1030 .delay (20000,20000,20000) L_0x1db1030/d;
L_0x1db1170/d .functor NOT 1, L_0x1db1030, C4<0>, C4<0>, C4<0>;
L_0x1db1170 .delay (10000,10000,10000) L_0x1db1170/d;
v0x17acd10_0 .alias "a", 0 0, v0x17aeed0_0;
v0x17acd90_0 .alias "b", 0 0, v0x17aef50_0;
v0x17ace60_0 .net "nand_ab", 0 0, L_0x1db0cd0; 1 drivers
v0x17acee0_0 .net "nor_ab", 0 0, L_0x1db0db0; 1 drivers
v0x17acf60_0 .net "nxor_ab", 0 0, L_0x1db1030; 1 drivers
v0x17acfe0_0 .net "or_ab", 0 0, L_0x1db0f40; 1 drivers
v0x17ad0a0_0 .alias "result", 0 0, v0x17af630_0;
S_0x17ac030 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17a8ee0;
 .timescale -9 -12;
L_0x1db12c0/d .functor NAND 1, L_0x1daf390, L_0x1d86c70, C4<1>, C4<1>;
L_0x1db12c0 .delay (20000,20000,20000) L_0x1db12c0/d;
L_0x1db1410/d .functor NOT 1, L_0x1db12c0, C4<0>, C4<0>, C4<0>;
L_0x1db1410 .delay (10000,10000,10000) L_0x1db1410/d;
v0x17ac8a0_0 .alias "a", 0 0, v0x17aeed0_0;
v0x17ac940_0 .net "and_ab", 0 0, L_0x1db1410; 1 drivers
v0x17ac9c0_0 .alias "b", 0 0, v0x17aef50_0;
v0x17aca40_0 .net "nand_ab", 0 0, L_0x1db12c0; 1 drivers
v0x17acb20_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17acba0_0 .alias "result", 0 0, v0x17af3a0_0;
S_0x17ac120 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17ac030;
 .timescale -9 -12;
L_0x1db1540/d .functor NAND 1, L_0x1db1410, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1db1540 .delay (20000,20000,20000) L_0x1db1540/d;
L_0x1db1620/d .functor NOT 1, L_0x1db1540, C4<0>, C4<0>, C4<0>;
L_0x1db1620 .delay (10000,10000,10000) L_0x1db1620/d;
L_0x1db1730/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1db1730 .delay (10000,10000,10000) L_0x1db1730/d;
L_0x1db17f0/d .functor NAND 1, L_0x1db12c0, L_0x1db1730, C4<1>, C4<1>;
L_0x1db17f0 .delay (20000,20000,20000) L_0x1db17f0/d;
L_0x1db1940/d .functor NOT 1, L_0x1db17f0, C4<0>, C4<0>, C4<0>;
L_0x1db1940 .delay (10000,10000,10000) L_0x1db1940/d;
L_0x1db1a30/d .functor NOR 1, L_0x1db1940, L_0x1db1620, C4<0>, C4<0>;
L_0x1db1a30 .delay (20000,20000,20000) L_0x1db1a30/d;
L_0x1db1bd0/d .functor NOT 1, L_0x1db1a30, C4<0>, C4<0>, C4<0>;
L_0x1db1bd0 .delay (10000,10000,10000) L_0x1db1bd0/d;
v0x17ac210_0 .net "and_in0ncom", 0 0, L_0x1db1940; 1 drivers
v0x17ac290_0 .net "and_in1com", 0 0, L_0x1db1620; 1 drivers
v0x17ac310_0 .alias "in0", 0 0, v0x17aca40_0;
v0x17ac3b0_0 .alias "in1", 0 0, v0x17ac940_0;
v0x17ac430_0 .net "nand_in0ncom", 0 0, L_0x1db17f0; 1 drivers
v0x17ac4d0_0 .net "nand_in1com", 0 0, L_0x1db1540; 1 drivers
v0x17ac5b0_0 .net "ncom", 0 0, L_0x1db1730; 1 drivers
v0x17ac650_0 .net "nor_wire", 0 0, L_0x1db1a30; 1 drivers
v0x17ac6f0_0 .alias "result", 0 0, v0x17af3a0_0;
v0x17ac7c0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17ab590 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17a8ee0;
 .timescale -9 -12;
L_0x1db1d00/d .functor NOR 1, L_0x1daf390, L_0x1d86c70, C4<0>, C4<0>;
L_0x1db1d00 .delay (20000,20000,20000) L_0x1db1d00/d;
L_0x1db1e50/d .functor NOT 1, L_0x1db1d00, C4<0>, C4<0>, C4<0>;
L_0x1db1e50 .delay (10000,10000,10000) L_0x1db1e50/d;
v0x17abd10_0 .alias "a", 0 0, v0x17aeed0_0;
v0x17abd90_0 .alias "b", 0 0, v0x17aef50_0;
v0x17abe30_0 .net "nor_ab", 0 0, L_0x1db1d00; 1 drivers
v0x17abeb0_0 .net "or_ab", 0 0, L_0x1db1e50; 1 drivers
v0x17abf30_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17abfb0_0 .alias "result", 0 0, v0x17af520_0;
S_0x17ab680 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17ab590;
 .timescale -9 -12;
L_0x1db1f80/d .functor NAND 1, L_0x1db1e50, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1db1f80 .delay (20000,20000,20000) L_0x1db1f80/d;
L_0x1db2060/d .functor NOT 1, L_0x1db1f80, C4<0>, C4<0>, C4<0>;
L_0x1db2060 .delay (10000,10000,10000) L_0x1db2060/d;
L_0x1db2170/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1db2170 .delay (10000,10000,10000) L_0x1db2170/d;
L_0x1db2230/d .functor NAND 1, L_0x1db1d00, L_0x1db2170, C4<1>, C4<1>;
L_0x1db2230 .delay (20000,20000,20000) L_0x1db2230/d;
L_0x1db2380/d .functor NOT 1, L_0x1db2230, C4<0>, C4<0>, C4<0>;
L_0x1db2380 .delay (10000,10000,10000) L_0x1db2380/d;
L_0x1db2470/d .functor NOR 1, L_0x1db2380, L_0x1db2060, C4<0>, C4<0>;
L_0x1db2470 .delay (20000,20000,20000) L_0x1db2470/d;
L_0x1db2610/d .functor NOT 1, L_0x1db2470, C4<0>, C4<0>, C4<0>;
L_0x1db2610 .delay (10000,10000,10000) L_0x1db2610/d;
v0x17ab770_0 .net "and_in0ncom", 0 0, L_0x1db2380; 1 drivers
v0x17ab7f0_0 .net "and_in1com", 0 0, L_0x1db2060; 1 drivers
v0x17ab870_0 .alias "in0", 0 0, v0x17abe30_0;
v0x17ab8f0_0 .alias "in1", 0 0, v0x17abeb0_0;
v0x17ab970_0 .net "nand_in0ncom", 0 0, L_0x1db2230; 1 drivers
v0x17ab9f0_0 .net "nand_in1com", 0 0, L_0x1db1f80; 1 drivers
v0x17aba70_0 .net "ncom", 0 0, L_0x1db2170; 1 drivers
v0x17abaf0_0 .net "nor_wire", 0 0, L_0x1db2470; 1 drivers
v0x17abbc0_0 .alias "result", 0 0, v0x17af520_0;
v0x17abc90_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17a8fd0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17a8ee0;
 .timescale -9 -12;
v0x17aade0_0 .alias "in0", 0 0, v0x17af290_0;
v0x17aae90_0 .alias "in1", 0 0, v0x17af630_0;
v0x17aaf40_0 .alias "in2", 0 0, v0x17af3a0_0;
v0x17aaff0_0 .alias "in3", 0 0, v0x17af520_0;
v0x17ab0d0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17ab180_0 .alias "result", 0 0, v0x17af0e0_0;
v0x17ab200_0 .net "sel0", 0 0, L_0x1db4730; 1 drivers
v0x17ab280_0 .net "sel1", 0 0, L_0x1db47f0; 1 drivers
v0x17ab300_0 .net "sel2", 0 0, L_0x1db4920; 1 drivers
v0x17ab3b0_0 .net "w0", 0 0, L_0x1db2dd0; 1 drivers
v0x17ab490_0 .net "w1", 0 0, L_0x1db3550; 1 drivers
v0x17ab510_0 .net "w2", 0 0, L_0x1db3da0; 1 drivers
S_0x17aa690 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17a8fd0;
 .timescale -9 -12;
L_0x1db2740/d .functor NAND 1, L_0x1db1170, L_0x1db4730, C4<1>, C4<1>;
L_0x1db2740 .delay (20000,20000,20000) L_0x1db2740/d;
L_0x1db2820/d .functor NOT 1, L_0x1db2740, C4<0>, C4<0>, C4<0>;
L_0x1db2820 .delay (10000,10000,10000) L_0x1db2820/d;
L_0x1db2930/d .functor NOT 1, L_0x1db4730, C4<0>, C4<0>, C4<0>;
L_0x1db2930 .delay (10000,10000,10000) L_0x1db2930/d;
L_0x1db2a80/d .functor NAND 1, L_0x1db0410, L_0x1db2930, C4<1>, C4<1>;
L_0x1db2a80 .delay (20000,20000,20000) L_0x1db2a80/d;
L_0x1db2b40/d .functor NOT 1, L_0x1db2a80, C4<0>, C4<0>, C4<0>;
L_0x1db2b40 .delay (10000,10000,10000) L_0x1db2b40/d;
L_0x1db2c30/d .functor NOR 1, L_0x1db2b40, L_0x1db2820, C4<0>, C4<0>;
L_0x1db2c30 .delay (20000,20000,20000) L_0x1db2c30/d;
L_0x1db2dd0/d .functor NOT 1, L_0x1db2c30, C4<0>, C4<0>, C4<0>;
L_0x1db2dd0 .delay (10000,10000,10000) L_0x1db2dd0/d;
v0x17aa780_0 .net "and_in0ncom", 0 0, L_0x1db2b40; 1 drivers
v0x17aa840_0 .net "and_in1com", 0 0, L_0x1db2820; 1 drivers
v0x17aa8e0_0 .alias "in0", 0 0, v0x17af290_0;
v0x17aa980_0 .alias "in1", 0 0, v0x17af630_0;
v0x17aaa00_0 .net "nand_in0ncom", 0 0, L_0x1db2a80; 1 drivers
v0x17aaaa0_0 .net "nand_in1com", 0 0, L_0x1db2740; 1 drivers
v0x17aab40_0 .net "ncom", 0 0, L_0x1db2930; 1 drivers
v0x17aabe0_0 .net "nor_wire", 0 0, L_0x1db2c30; 1 drivers
v0x17aac80_0 .alias "result", 0 0, v0x17ab3b0_0;
v0x17aad00_0 .alias "sel0", 0 0, v0x17ab200_0;
S_0x17a9f40 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17a8fd0;
 .timescale -9 -12;
L_0x1db2f00/d .functor NAND 1, L_0x1db2610, L_0x1db4730, C4<1>, C4<1>;
L_0x1db2f00 .delay (20000,20000,20000) L_0x1db2f00/d;
L_0x1db2fe0/d .functor NOT 1, L_0x1db2f00, C4<0>, C4<0>, C4<0>;
L_0x1db2fe0 .delay (10000,10000,10000) L_0x1db2fe0/d;
L_0x1db30f0/d .functor NOT 1, L_0x1db4730, C4<0>, C4<0>, C4<0>;
L_0x1db30f0 .delay (10000,10000,10000) L_0x1db30f0/d;
L_0x1db31b0/d .functor NAND 1, L_0x1db1bd0, L_0x1db30f0, C4<1>, C4<1>;
L_0x1db31b0 .delay (20000,20000,20000) L_0x1db31b0/d;
L_0x1db32c0/d .functor NOT 1, L_0x1db31b0, C4<0>, C4<0>, C4<0>;
L_0x1db32c0 .delay (10000,10000,10000) L_0x1db32c0/d;
L_0x1db33b0/d .functor NOR 1, L_0x1db32c0, L_0x1db2fe0, C4<0>, C4<0>;
L_0x1db33b0 .delay (20000,20000,20000) L_0x1db33b0/d;
L_0x1db3550/d .functor NOT 1, L_0x1db33b0, C4<0>, C4<0>, C4<0>;
L_0x1db3550 .delay (10000,10000,10000) L_0x1db3550/d;
v0x17aa030_0 .net "and_in0ncom", 0 0, L_0x1db32c0; 1 drivers
v0x17aa0f0_0 .net "and_in1com", 0 0, L_0x1db2fe0; 1 drivers
v0x17aa190_0 .alias "in0", 0 0, v0x17af3a0_0;
v0x17aa230_0 .alias "in1", 0 0, v0x17af520_0;
v0x17aa2b0_0 .net "nand_in0ncom", 0 0, L_0x1db31b0; 1 drivers
v0x17aa350_0 .net "nand_in1com", 0 0, L_0x1db2f00; 1 drivers
v0x17aa3f0_0 .net "ncom", 0 0, L_0x1db30f0; 1 drivers
v0x17aa490_0 .net "nor_wire", 0 0, L_0x1db33b0; 1 drivers
v0x17aa530_0 .alias "result", 0 0, v0x17ab490_0;
v0x17aa5b0_0 .alias "sel0", 0 0, v0x17ab200_0;
S_0x17a97f0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17a8fd0;
 .timescale -9 -12;
L_0x1db3680/d .functor NAND 1, L_0x1db3550, L_0x1db47f0, C4<1>, C4<1>;
L_0x1db3680 .delay (20000,20000,20000) L_0x1db3680/d;
L_0x1db37f0/d .functor NOT 1, L_0x1db3680, C4<0>, C4<0>, C4<0>;
L_0x1db37f0 .delay (10000,10000,10000) L_0x1db37f0/d;
L_0x1db3900/d .functor NOT 1, L_0x1db47f0, C4<0>, C4<0>, C4<0>;
L_0x1db3900 .delay (10000,10000,10000) L_0x1db3900/d;
L_0x1db39c0/d .functor NAND 1, L_0x1db2dd0, L_0x1db3900, C4<1>, C4<1>;
L_0x1db39c0 .delay (20000,20000,20000) L_0x1db39c0/d;
L_0x1db3b10/d .functor NOT 1, L_0x1db39c0, C4<0>, C4<0>, C4<0>;
L_0x1db3b10 .delay (10000,10000,10000) L_0x1db3b10/d;
L_0x1db3c00/d .functor NOR 1, L_0x1db3b10, L_0x1db37f0, C4<0>, C4<0>;
L_0x1db3c00 .delay (20000,20000,20000) L_0x1db3c00/d;
L_0x1db3da0/d .functor NOT 1, L_0x1db3c00, C4<0>, C4<0>, C4<0>;
L_0x1db3da0 .delay (10000,10000,10000) L_0x1db3da0/d;
v0x17a98e0_0 .net "and_in0ncom", 0 0, L_0x1db3b10; 1 drivers
v0x17a99a0_0 .net "and_in1com", 0 0, L_0x1db37f0; 1 drivers
v0x17a9a40_0 .alias "in0", 0 0, v0x17ab3b0_0;
v0x17a9ae0_0 .alias "in1", 0 0, v0x17ab490_0;
v0x17a9b60_0 .net "nand_in0ncom", 0 0, L_0x1db39c0; 1 drivers
v0x17a9c00_0 .net "nand_in1com", 0 0, L_0x1db3680; 1 drivers
v0x17a9ca0_0 .net "ncom", 0 0, L_0x1db3900; 1 drivers
v0x17a9d40_0 .net "nor_wire", 0 0, L_0x1db3c00; 1 drivers
v0x17a9de0_0 .alias "result", 0 0, v0x17ab510_0;
v0x17a9e60_0 .alias "sel0", 0 0, v0x17ab280_0;
S_0x17a90c0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17a8fd0;
 .timescale -9 -12;
L_0x1db3ed0/d .functor NAND 1, C4<0>, L_0x1db4920, C4<1>, C4<1>;
L_0x1db3ed0 .delay (20000,20000,20000) L_0x1db3ed0/d;
L_0x1db4050/d .functor NOT 1, L_0x1db3ed0, C4<0>, C4<0>, C4<0>;
L_0x1db4050 .delay (10000,10000,10000) L_0x1db4050/d;
L_0x1db4160/d .functor NOT 1, L_0x1db4920, C4<0>, C4<0>, C4<0>;
L_0x1db4160 .delay (10000,10000,10000) L_0x1db4160/d;
L_0x1db4220/d .functor NAND 1, L_0x1db3da0, L_0x1db4160, C4<1>, C4<1>;
L_0x1db4220 .delay (20000,20000,20000) L_0x1db4220/d;
L_0x1db4370/d .functor NOT 1, L_0x1db4220, C4<0>, C4<0>, C4<0>;
L_0x1db4370 .delay (10000,10000,10000) L_0x1db4370/d;
L_0x1db4460/d .functor NOR 1, L_0x1db4370, L_0x1db4050, C4<0>, C4<0>;
L_0x1db4460 .delay (20000,20000,20000) L_0x1db4460/d;
L_0x1db4600/d .functor NOT 1, L_0x1db4460, C4<0>, C4<0>, C4<0>;
L_0x1db4600 .delay (10000,10000,10000) L_0x1db4600/d;
v0x17a91b0_0 .net "and_in0ncom", 0 0, L_0x1db4370; 1 drivers
v0x17a9230_0 .net "and_in1com", 0 0, L_0x1db4050; 1 drivers
v0x17a92d0_0 .alias "in0", 0 0, v0x17ab510_0;
v0x17a9370_0 .alias "in1", 0 0, v0x17ab0d0_0;
v0x17a93f0_0 .net "nand_in0ncom", 0 0, L_0x1db4220; 1 drivers
v0x17a9490_0 .net "nand_in1com", 0 0, L_0x1db3ed0; 1 drivers
v0x17a9570_0 .net "ncom", 0 0, L_0x1db4160; 1 drivers
v0x17a9610_0 .net "nor_wire", 0 0, L_0x1db4460; 1 drivers
v0x17a96b0_0 .alias "result", 0 0, v0x17af0e0_0;
v0x17a9750_0 .alias "sel0", 0 0, v0x17ab300_0;
S_0x17a2430 .scope generate, "ALU32[16]" "ALU32[16]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x17a0e28 .param/l "i" 2 105, +C4<010000>;
S_0x17a2560 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x17a2430;
 .timescale -9 -12;
L_0x17ab070/d .functor NOT 1, L_0x1db5160, C4<0>, C4<0>, C4<0>;
L_0x17ab070 .delay (10000,10000,10000) L_0x17ab070/d;
v0x17a82b0_0 .net "carryin", 0 0, L_0x1db5200; 1 drivers
v0x17a8350_0 .net "carryout", 0 0, L_0x1db6750; 1 drivers
v0x17a83d0_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17a8450_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17a84d0_0 .net "notB", 0 0, L_0x17ab070; 1 drivers
v0x17a8550_0 .net "operandA", 0 0, L_0x1db50c0; 1 drivers
v0x17a85d0_0 .net "operandB", 0 0, L_0x1db5160; 1 drivers
v0x17a86e0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17a8760_0 .net "result", 0 0, L_0x1dba240; 1 drivers
v0x17a8830_0 .net "trueB", 0 0, L_0x1db5590; 1 drivers
v0x17a8910_0 .net "wAddSub", 0 0, L_0x1db6050; 1 drivers
v0x17a8a20_0 .net "wNandAnd", 0 0, L_0x1db7810; 1 drivers
v0x17a8ba0_0 .net "wNorOr", 0 0, L_0x1db8250; 1 drivers
v0x17a8cb0_0 .net "wXor", 0 0, L_0x1db6db0; 1 drivers
L_0x1dba370 .part v0x181c250_0, 0, 1;
L_0x1dba430 .part v0x181c250_0, 1, 1;
L_0x1dba560 .part v0x181c250_0, 2, 1;
S_0x17a7ae0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x17a2560;
 .timescale -9 -12;
L_0x1daf570/d .functor NAND 1, L_0x17ab070, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1daf570 .delay (20000,20000,20000) L_0x1daf570/d;
L_0x1d86d10/d .functor NOT 1, L_0x1daf570, C4<0>, C4<0>, C4<0>;
L_0x1d86d10 .delay (10000,10000,10000) L_0x1d86d10/d;
L_0x1db4cb0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1db4cb0 .delay (10000,10000,10000) L_0x1db4cb0/d;
L_0x1db4d70/d .functor NAND 1, L_0x1db5160, L_0x1db4cb0, C4<1>, C4<1>;
L_0x1db4d70 .delay (20000,20000,20000) L_0x1db4d70/d;
L_0x1db5320/d .functor NOT 1, L_0x1db4d70, C4<0>, C4<0>, C4<0>;
L_0x1db5320 .delay (10000,10000,10000) L_0x1db5320/d;
L_0x1db5410/d .functor NOR 1, L_0x1db5320, L_0x1d86d10, C4<0>, C4<0>;
L_0x1db5410 .delay (20000,20000,20000) L_0x1db5410/d;
L_0x1db5590/d .functor NOT 1, L_0x1db5410, C4<0>, C4<0>, C4<0>;
L_0x1db5590 .delay (10000,10000,10000) L_0x1db5590/d;
v0x17a7bd0_0 .net "and_in0ncom", 0 0, L_0x1db5320; 1 drivers
v0x17a7c90_0 .net "and_in1com", 0 0, L_0x1d86d10; 1 drivers
v0x17a7d30_0 .alias "in0", 0 0, v0x17a85d0_0;
v0x17a7db0_0 .alias "in1", 0 0, v0x17a84d0_0;
v0x17a7e30_0 .net "nand_in0ncom", 0 0, L_0x1db4d70; 1 drivers
v0x17a7ed0_0 .net "nand_in1com", 0 0, L_0x1daf570; 1 drivers
v0x17a7f70_0 .net "ncom", 0 0, L_0x1db4cb0; 1 drivers
v0x17a8010_0 .net "nor_wire", 0 0, L_0x1db5410; 1 drivers
v0x17a8100_0 .alias "result", 0 0, v0x17a8830_0;
v0x17a81d0_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17a67f0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x17a2560;
 .timescale -9 -12;
L_0x1db6160/d .functor NAND 1, L_0x1db50c0, L_0x1db5590, C4<1>, C4<1>;
L_0x1db6160 .delay (20000,20000,20000) L_0x1db6160/d;
L_0x1db62f0/d .functor NOT 1, L_0x1db6160, C4<0>, C4<0>, C4<0>;
L_0x1db62f0 .delay (10000,10000,10000) L_0x1db62f0/d;
L_0x1db63e0/d .functor NAND 1, L_0x1db5200, L_0x1db5ab0, C4<1>, C4<1>;
L_0x1db63e0 .delay (20000,20000,20000) L_0x1db63e0/d;
L_0x1db64a0/d .functor NOT 1, L_0x1db63e0, C4<0>, C4<0>, C4<0>;
L_0x1db64a0 .delay (10000,10000,10000) L_0x1db64a0/d;
L_0x1db65e0/d .functor NOR 1, L_0x1db64a0, L_0x1db62f0, C4<0>, C4<0>;
L_0x1db65e0 .delay (20000,20000,20000) L_0x1db65e0/d;
L_0x1db6750/d .functor NOT 1, L_0x1db65e0, C4<0>, C4<0>, C4<0>;
L_0x1db6750 .delay (10000,10000,10000) L_0x1db6750/d;
v0x17a73d0_0 .alias "a", 0 0, v0x17a8550_0;
v0x17a74e0_0 .net "and_ab", 0 0, L_0x1db62f0; 1 drivers
v0x17a7580_0 .net "and_xor_ab_c", 0 0, L_0x1db64a0; 1 drivers
v0x17a7620_0 .alias "b", 0 0, v0x17a8830_0;
v0x17a76a0_0 .alias "carryin", 0 0, v0x17a82b0_0;
v0x17a7720_0 .alias "carryout", 0 0, v0x17a8350_0;
v0x17a77e0_0 .net "nand_ab", 0 0, L_0x1db6160; 1 drivers
v0x17a7860_0 .net "nand_xor_ab_c", 0 0, L_0x1db63e0; 1 drivers
v0x17a78e0_0 .net "nco", 0 0, L_0x1db65e0; 1 drivers
v0x17a7980_0 .alias "sum", 0 0, v0x17a8910_0;
v0x17a7a60_0 .net "xor_ab", 0 0, L_0x1db5ab0; 1 drivers
S_0x17a6e80 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17a67f0;
 .timescale -9 -12;
L_0x1db56c0/d .functor NAND 1, L_0x1db50c0, L_0x1db5590, C4<1>, C4<1>;
L_0x1db56c0 .delay (20000,20000,20000) L_0x1db56c0/d;
L_0x1db5780/d .functor NOR 1, L_0x1db50c0, L_0x1db5590, C4<0>, C4<0>;
L_0x1db5780 .delay (20000,20000,20000) L_0x1db5780/d;
L_0x1db5840/d .functor NOT 1, L_0x1db5780, C4<0>, C4<0>, C4<0>;
L_0x1db5840 .delay (10000,10000,10000) L_0x1db5840/d;
L_0x1db5950/d .functor NAND 1, L_0x1db5840, L_0x1db56c0, C4<1>, C4<1>;
L_0x1db5950 .delay (20000,20000,20000) L_0x1db5950/d;
L_0x1db5ab0/d .functor NOT 1, L_0x1db5950, C4<0>, C4<0>, C4<0>;
L_0x1db5ab0 .delay (10000,10000,10000) L_0x1db5ab0/d;
v0x17a6f70_0 .alias "a", 0 0, v0x17a8550_0;
v0x17a7010_0 .alias "b", 0 0, v0x17a8830_0;
v0x17a70b0_0 .net "nand_ab", 0 0, L_0x1db56c0; 1 drivers
v0x17a7150_0 .net "nor_ab", 0 0, L_0x1db5780; 1 drivers
v0x17a71d0_0 .net "nxor_ab", 0 0, L_0x1db5950; 1 drivers
v0x17a7270_0 .net "or_ab", 0 0, L_0x1db5840; 1 drivers
v0x17a7350_0 .alias "result", 0 0, v0x17a7a60_0;
S_0x17a68e0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17a67f0;
 .timescale -9 -12;
L_0x1db5bc0/d .functor NAND 1, L_0x1db5ab0, L_0x1db5200, C4<1>, C4<1>;
L_0x1db5bc0 .delay (20000,20000,20000) L_0x1db5bc0/d;
L_0x1db5d30/d .functor NOR 1, L_0x1db5ab0, L_0x1db5200, C4<0>, C4<0>;
L_0x1db5d30 .delay (20000,20000,20000) L_0x1db5d30/d;
L_0x1db5e80/d .functor NOT 1, L_0x1db5d30, C4<0>, C4<0>, C4<0>;
L_0x1db5e80 .delay (10000,10000,10000) L_0x1db5e80/d;
L_0x1db5f40/d .functor NAND 1, L_0x1db5e80, L_0x1db5bc0, C4<1>, C4<1>;
L_0x1db5f40 .delay (20000,20000,20000) L_0x1db5f40/d;
L_0x1db6050/d .functor NOT 1, L_0x1db5f40, C4<0>, C4<0>, C4<0>;
L_0x1db6050 .delay (10000,10000,10000) L_0x1db6050/d;
v0x17a69d0_0 .alias "a", 0 0, v0x17a7a60_0;
v0x17a6a70_0 .alias "b", 0 0, v0x17a82b0_0;
v0x17a6b10_0 .net "nand_ab", 0 0, L_0x1db5bc0; 1 drivers
v0x17a6bb0_0 .net "nor_ab", 0 0, L_0x1db5d30; 1 drivers
v0x17a6c30_0 .net "nxor_ab", 0 0, L_0x1db5f40; 1 drivers
v0x17a6cd0_0 .net "or_ab", 0 0, L_0x1db5e80; 1 drivers
v0x17a6db0_0 .alias "result", 0 0, v0x17a8910_0;
S_0x17a62a0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x17a2560;
 .timescale -9 -12;
L_0x1db6910/d .functor NAND 1, L_0x1db50c0, L_0x1db5160, C4<1>, C4<1>;
L_0x1db6910 .delay (20000,20000,20000) L_0x1db6910/d;
L_0x1db69f0/d .functor NOR 1, L_0x1db50c0, L_0x1db5160, C4<0>, C4<0>;
L_0x1db69f0 .delay (20000,20000,20000) L_0x1db69f0/d;
L_0x1db6b80/d .functor NOT 1, L_0x1db69f0, C4<0>, C4<0>, C4<0>;
L_0x1db6b80 .delay (10000,10000,10000) L_0x1db6b80/d;
L_0x1db6c70/d .functor NAND 1, L_0x1db6b80, L_0x1db6910, C4<1>, C4<1>;
L_0x1db6c70 .delay (20000,20000,20000) L_0x1db6c70/d;
L_0x1db6db0/d .functor NOT 1, L_0x1db6c70, C4<0>, C4<0>, C4<0>;
L_0x1db6db0 .delay (10000,10000,10000) L_0x1db6db0/d;
v0x17a6390_0 .alias "a", 0 0, v0x17a8550_0;
v0x17a6410_0 .alias "b", 0 0, v0x17a85d0_0;
v0x17a64e0_0 .net "nand_ab", 0 0, L_0x1db6910; 1 drivers
v0x17a6560_0 .net "nor_ab", 0 0, L_0x1db69f0; 1 drivers
v0x17a65e0_0 .net "nxor_ab", 0 0, L_0x1db6c70; 1 drivers
v0x17a6660_0 .net "or_ab", 0 0, L_0x1db6b80; 1 drivers
v0x17a6720_0 .alias "result", 0 0, v0x17a8cb0_0;
S_0x17a56b0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x17a2560;
 .timescale -9 -12;
L_0x1db6f00/d .functor NAND 1, L_0x1db50c0, L_0x1db5160, C4<1>, C4<1>;
L_0x1db6f00 .delay (20000,20000,20000) L_0x1db6f00/d;
L_0x1db7050/d .functor NOT 1, L_0x1db6f00, C4<0>, C4<0>, C4<0>;
L_0x1db7050 .delay (10000,10000,10000) L_0x1db7050/d;
v0x17a5f20_0 .alias "a", 0 0, v0x17a8550_0;
v0x17a5fc0_0 .net "and_ab", 0 0, L_0x1db7050; 1 drivers
v0x17a6040_0 .alias "b", 0 0, v0x17a85d0_0;
v0x17a60c0_0 .net "nand_ab", 0 0, L_0x1db6f00; 1 drivers
v0x17a61a0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17a6220_0 .alias "result", 0 0, v0x17a8a20_0;
S_0x17a57a0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x17a56b0;
 .timescale -9 -12;
L_0x1db7180/d .functor NAND 1, L_0x1db7050, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1db7180 .delay (20000,20000,20000) L_0x1db7180/d;
L_0x1db7260/d .functor NOT 1, L_0x1db7180, C4<0>, C4<0>, C4<0>;
L_0x1db7260 .delay (10000,10000,10000) L_0x1db7260/d;
L_0x1db7370/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1db7370 .delay (10000,10000,10000) L_0x1db7370/d;
L_0x1db7430/d .functor NAND 1, L_0x1db6f00, L_0x1db7370, C4<1>, C4<1>;
L_0x1db7430 .delay (20000,20000,20000) L_0x1db7430/d;
L_0x1db7580/d .functor NOT 1, L_0x1db7430, C4<0>, C4<0>, C4<0>;
L_0x1db7580 .delay (10000,10000,10000) L_0x1db7580/d;
L_0x1db7670/d .functor NOR 1, L_0x1db7580, L_0x1db7260, C4<0>, C4<0>;
L_0x1db7670 .delay (20000,20000,20000) L_0x1db7670/d;
L_0x1db7810/d .functor NOT 1, L_0x1db7670, C4<0>, C4<0>, C4<0>;
L_0x1db7810 .delay (10000,10000,10000) L_0x1db7810/d;
v0x17a5890_0 .net "and_in0ncom", 0 0, L_0x1db7580; 1 drivers
v0x17a5910_0 .net "and_in1com", 0 0, L_0x1db7260; 1 drivers
v0x17a5990_0 .alias "in0", 0 0, v0x17a60c0_0;
v0x17a5a30_0 .alias "in1", 0 0, v0x17a5fc0_0;
v0x17a5ab0_0 .net "nand_in0ncom", 0 0, L_0x1db7430; 1 drivers
v0x17a5b50_0 .net "nand_in1com", 0 0, L_0x1db7180; 1 drivers
v0x17a5c30_0 .net "ncom", 0 0, L_0x1db7370; 1 drivers
v0x17a5cd0_0 .net "nor_wire", 0 0, L_0x1db7670; 1 drivers
v0x17a5d70_0 .alias "result", 0 0, v0x17a8a20_0;
v0x17a5e40_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17a4c10 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x17a2560;
 .timescale -9 -12;
L_0x1db7940/d .functor NOR 1, L_0x1db50c0, L_0x1db5160, C4<0>, C4<0>;
L_0x1db7940 .delay (20000,20000,20000) L_0x1db7940/d;
L_0x1db7a90/d .functor NOT 1, L_0x1db7940, C4<0>, C4<0>, C4<0>;
L_0x1db7a90 .delay (10000,10000,10000) L_0x1db7a90/d;
v0x17a5390_0 .alias "a", 0 0, v0x17a8550_0;
v0x17a5410_0 .alias "b", 0 0, v0x17a85d0_0;
v0x17a54b0_0 .net "nor_ab", 0 0, L_0x1db7940; 1 drivers
v0x17a5530_0 .net "or_ab", 0 0, L_0x1db7a90; 1 drivers
v0x17a55b0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17a5630_0 .alias "result", 0 0, v0x17a8ba0_0;
S_0x17a4d00 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17a4c10;
 .timescale -9 -12;
L_0x1db7bc0/d .functor NAND 1, L_0x1db7a90, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1db7bc0 .delay (20000,20000,20000) L_0x1db7bc0/d;
L_0x1db7ca0/d .functor NOT 1, L_0x1db7bc0, C4<0>, C4<0>, C4<0>;
L_0x1db7ca0 .delay (10000,10000,10000) L_0x1db7ca0/d;
L_0x1db7db0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1db7db0 .delay (10000,10000,10000) L_0x1db7db0/d;
L_0x1db7e70/d .functor NAND 1, L_0x1db7940, L_0x1db7db0, C4<1>, C4<1>;
L_0x1db7e70 .delay (20000,20000,20000) L_0x1db7e70/d;
L_0x1db7fc0/d .functor NOT 1, L_0x1db7e70, C4<0>, C4<0>, C4<0>;
L_0x1db7fc0 .delay (10000,10000,10000) L_0x1db7fc0/d;
L_0x1db80b0/d .functor NOR 1, L_0x1db7fc0, L_0x1db7ca0, C4<0>, C4<0>;
L_0x1db80b0 .delay (20000,20000,20000) L_0x1db80b0/d;
L_0x1db8250/d .functor NOT 1, L_0x1db80b0, C4<0>, C4<0>, C4<0>;
L_0x1db8250 .delay (10000,10000,10000) L_0x1db8250/d;
v0x17a4df0_0 .net "and_in0ncom", 0 0, L_0x1db7fc0; 1 drivers
v0x17a4e70_0 .net "and_in1com", 0 0, L_0x1db7ca0; 1 drivers
v0x17a4ef0_0 .alias "in0", 0 0, v0x17a54b0_0;
v0x17a4f70_0 .alias "in1", 0 0, v0x17a5530_0;
v0x17a4ff0_0 .net "nand_in0ncom", 0 0, L_0x1db7e70; 1 drivers
v0x17a5070_0 .net "nand_in1com", 0 0, L_0x1db7bc0; 1 drivers
v0x17a50f0_0 .net "ncom", 0 0, L_0x1db7db0; 1 drivers
v0x17a5170_0 .net "nor_wire", 0 0, L_0x1db80b0; 1 drivers
v0x17a5240_0 .alias "result", 0 0, v0x17a8ba0_0;
v0x17a5310_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17a2650 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x17a2560;
 .timescale -9 -12;
v0x17a4460_0 .alias "in0", 0 0, v0x17a8910_0;
v0x17a4510_0 .alias "in1", 0 0, v0x17a8cb0_0;
v0x17a45c0_0 .alias "in2", 0 0, v0x17a8a20_0;
v0x17a4670_0 .alias "in3", 0 0, v0x17a8ba0_0;
v0x17a4750_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17a4800_0 .alias "result", 0 0, v0x17a8760_0;
v0x17a4880_0 .net "sel0", 0 0, L_0x1dba370; 1 drivers
v0x17a4900_0 .net "sel1", 0 0, L_0x1dba430; 1 drivers
v0x17a4980_0 .net "sel2", 0 0, L_0x1dba560; 1 drivers
v0x17a4a30_0 .net "w0", 0 0, L_0x1db8a10; 1 drivers
v0x17a4b10_0 .net "w1", 0 0, L_0x1db9190; 1 drivers
v0x17a4b90_0 .net "w2", 0 0, L_0x1db99e0; 1 drivers
S_0x17a3d10 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x17a2650;
 .timescale -9 -12;
L_0x1db8380/d .functor NAND 1, L_0x1db6db0, L_0x1dba370, C4<1>, C4<1>;
L_0x1db8380 .delay (20000,20000,20000) L_0x1db8380/d;
L_0x1db8460/d .functor NOT 1, L_0x1db8380, C4<0>, C4<0>, C4<0>;
L_0x1db8460 .delay (10000,10000,10000) L_0x1db8460/d;
L_0x1db8570/d .functor NOT 1, L_0x1dba370, C4<0>, C4<0>, C4<0>;
L_0x1db8570 .delay (10000,10000,10000) L_0x1db8570/d;
L_0x1db86c0/d .functor NAND 1, L_0x1db6050, L_0x1db8570, C4<1>, C4<1>;
L_0x1db86c0 .delay (20000,20000,20000) L_0x1db86c0/d;
L_0x1db8780/d .functor NOT 1, L_0x1db86c0, C4<0>, C4<0>, C4<0>;
L_0x1db8780 .delay (10000,10000,10000) L_0x1db8780/d;
L_0x1db8870/d .functor NOR 1, L_0x1db8780, L_0x1db8460, C4<0>, C4<0>;
L_0x1db8870 .delay (20000,20000,20000) L_0x1db8870/d;
L_0x1db8a10/d .functor NOT 1, L_0x1db8870, C4<0>, C4<0>, C4<0>;
L_0x1db8a10 .delay (10000,10000,10000) L_0x1db8a10/d;
v0x17a3e00_0 .net "and_in0ncom", 0 0, L_0x1db8780; 1 drivers
v0x17a3ec0_0 .net "and_in1com", 0 0, L_0x1db8460; 1 drivers
v0x17a3f60_0 .alias "in0", 0 0, v0x17a8910_0;
v0x17a4000_0 .alias "in1", 0 0, v0x17a8cb0_0;
v0x17a4080_0 .net "nand_in0ncom", 0 0, L_0x1db86c0; 1 drivers
v0x17a4120_0 .net "nand_in1com", 0 0, L_0x1db8380; 1 drivers
v0x17a41c0_0 .net "ncom", 0 0, L_0x1db8570; 1 drivers
v0x17a4260_0 .net "nor_wire", 0 0, L_0x1db8870; 1 drivers
v0x17a4300_0 .alias "result", 0 0, v0x17a4a30_0;
v0x17a4380_0 .alias "sel0", 0 0, v0x17a4880_0;
S_0x17a35c0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x17a2650;
 .timescale -9 -12;
L_0x1db8b40/d .functor NAND 1, L_0x1db8250, L_0x1dba370, C4<1>, C4<1>;
L_0x1db8b40 .delay (20000,20000,20000) L_0x1db8b40/d;
L_0x1db8c20/d .functor NOT 1, L_0x1db8b40, C4<0>, C4<0>, C4<0>;
L_0x1db8c20 .delay (10000,10000,10000) L_0x1db8c20/d;
L_0x1db8d30/d .functor NOT 1, L_0x1dba370, C4<0>, C4<0>, C4<0>;
L_0x1db8d30 .delay (10000,10000,10000) L_0x1db8d30/d;
L_0x1db8df0/d .functor NAND 1, L_0x1db7810, L_0x1db8d30, C4<1>, C4<1>;
L_0x1db8df0 .delay (20000,20000,20000) L_0x1db8df0/d;
L_0x1db8f00/d .functor NOT 1, L_0x1db8df0, C4<0>, C4<0>, C4<0>;
L_0x1db8f00 .delay (10000,10000,10000) L_0x1db8f00/d;
L_0x1db8ff0/d .functor NOR 1, L_0x1db8f00, L_0x1db8c20, C4<0>, C4<0>;
L_0x1db8ff0 .delay (20000,20000,20000) L_0x1db8ff0/d;
L_0x1db9190/d .functor NOT 1, L_0x1db8ff0, C4<0>, C4<0>, C4<0>;
L_0x1db9190 .delay (10000,10000,10000) L_0x1db9190/d;
v0x17a36b0_0 .net "and_in0ncom", 0 0, L_0x1db8f00; 1 drivers
v0x17a3770_0 .net "and_in1com", 0 0, L_0x1db8c20; 1 drivers
v0x17a3810_0 .alias "in0", 0 0, v0x17a8a20_0;
v0x17a38b0_0 .alias "in1", 0 0, v0x17a8ba0_0;
v0x17a3930_0 .net "nand_in0ncom", 0 0, L_0x1db8df0; 1 drivers
v0x17a39d0_0 .net "nand_in1com", 0 0, L_0x1db8b40; 1 drivers
v0x17a3a70_0 .net "ncom", 0 0, L_0x1db8d30; 1 drivers
v0x17a3b10_0 .net "nor_wire", 0 0, L_0x1db8ff0; 1 drivers
v0x17a3bb0_0 .alias "result", 0 0, v0x17a4b10_0;
v0x17a3c30_0 .alias "sel0", 0 0, v0x17a4880_0;
S_0x17a2e70 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x17a2650;
 .timescale -9 -12;
L_0x1db92c0/d .functor NAND 1, L_0x1db9190, L_0x1dba430, C4<1>, C4<1>;
L_0x1db92c0 .delay (20000,20000,20000) L_0x1db92c0/d;
L_0x1db9430/d .functor NOT 1, L_0x1db92c0, C4<0>, C4<0>, C4<0>;
L_0x1db9430 .delay (10000,10000,10000) L_0x1db9430/d;
L_0x1db9540/d .functor NOT 1, L_0x1dba430, C4<0>, C4<0>, C4<0>;
L_0x1db9540 .delay (10000,10000,10000) L_0x1db9540/d;
L_0x1db9600/d .functor NAND 1, L_0x1db8a10, L_0x1db9540, C4<1>, C4<1>;
L_0x1db9600 .delay (20000,20000,20000) L_0x1db9600/d;
L_0x1db9750/d .functor NOT 1, L_0x1db9600, C4<0>, C4<0>, C4<0>;
L_0x1db9750 .delay (10000,10000,10000) L_0x1db9750/d;
L_0x1db9840/d .functor NOR 1, L_0x1db9750, L_0x1db9430, C4<0>, C4<0>;
L_0x1db9840 .delay (20000,20000,20000) L_0x1db9840/d;
L_0x1db99e0/d .functor NOT 1, L_0x1db9840, C4<0>, C4<0>, C4<0>;
L_0x1db99e0 .delay (10000,10000,10000) L_0x1db99e0/d;
v0x17a2f60_0 .net "and_in0ncom", 0 0, L_0x1db9750; 1 drivers
v0x17a3020_0 .net "and_in1com", 0 0, L_0x1db9430; 1 drivers
v0x17a30c0_0 .alias "in0", 0 0, v0x17a4a30_0;
v0x17a3160_0 .alias "in1", 0 0, v0x17a4b10_0;
v0x17a31e0_0 .net "nand_in0ncom", 0 0, L_0x1db9600; 1 drivers
v0x17a3280_0 .net "nand_in1com", 0 0, L_0x1db92c0; 1 drivers
v0x17a3320_0 .net "ncom", 0 0, L_0x1db9540; 1 drivers
v0x17a33c0_0 .net "nor_wire", 0 0, L_0x1db9840; 1 drivers
v0x17a3460_0 .alias "result", 0 0, v0x17a4b90_0;
v0x17a34e0_0 .alias "sel0", 0 0, v0x17a4900_0;
S_0x17a2740 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x17a2650;
 .timescale -9 -12;
L_0x1db9b10/d .functor NAND 1, C4<0>, L_0x1dba560, C4<1>, C4<1>;
L_0x1db9b10 .delay (20000,20000,20000) L_0x1db9b10/d;
L_0x1db9c90/d .functor NOT 1, L_0x1db9b10, C4<0>, C4<0>, C4<0>;
L_0x1db9c90 .delay (10000,10000,10000) L_0x1db9c90/d;
L_0x1db9da0/d .functor NOT 1, L_0x1dba560, C4<0>, C4<0>, C4<0>;
L_0x1db9da0 .delay (10000,10000,10000) L_0x1db9da0/d;
L_0x1db9e60/d .functor NAND 1, L_0x1db99e0, L_0x1db9da0, C4<1>, C4<1>;
L_0x1db9e60 .delay (20000,20000,20000) L_0x1db9e60/d;
L_0x1db9fb0/d .functor NOT 1, L_0x1db9e60, C4<0>, C4<0>, C4<0>;
L_0x1db9fb0 .delay (10000,10000,10000) L_0x1db9fb0/d;
L_0x1dba0a0/d .functor NOR 1, L_0x1db9fb0, L_0x1db9c90, C4<0>, C4<0>;
L_0x1dba0a0 .delay (20000,20000,20000) L_0x1dba0a0/d;
L_0x1dba240/d .functor NOT 1, L_0x1dba0a0, C4<0>, C4<0>, C4<0>;
L_0x1dba240 .delay (10000,10000,10000) L_0x1dba240/d;
v0x17a2830_0 .net "and_in0ncom", 0 0, L_0x1db9fb0; 1 drivers
v0x17a28b0_0 .net "and_in1com", 0 0, L_0x1db9c90; 1 drivers
v0x17a2950_0 .alias "in0", 0 0, v0x17a4b90_0;
v0x17a29f0_0 .alias "in1", 0 0, v0x17a4750_0;
v0x17a2a70_0 .net "nand_in0ncom", 0 0, L_0x1db9e60; 1 drivers
v0x17a2b10_0 .net "nand_in1com", 0 0, L_0x1db9b10; 1 drivers
v0x17a2bf0_0 .net "ncom", 0 0, L_0x1db9da0; 1 drivers
v0x17a2c90_0 .net "nor_wire", 0 0, L_0x1dba0a0; 1 drivers
v0x17a2d30_0 .alias "result", 0 0, v0x17a8760_0;
v0x17a2dd0_0 .alias "sel0", 0 0, v0x17a4980_0;
S_0x179ba70 .scope generate, "ALU32[17]" "ALU32[17]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x179a088 .param/l "i" 2 105, +C4<010001>;
S_0x179bba0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x179ba70;
 .timescale -9 -12;
L_0x1db52a0/d .functor NOT 1, L_0x1dbb250, C4<0>, C4<0>, C4<0>;
L_0x1db52a0 .delay (10000,10000,10000) L_0x1db52a0/d;
v0x17a1930_0 .net "carryin", 0 0, L_0x1dbb2f0; 1 drivers
v0x17a19d0_0 .net "carryout", 0 0, L_0x1dbc4b0; 1 drivers
v0x17a1a50_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17a1ad0_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17a1b50_0 .net "notB", 0 0, L_0x1db52a0; 1 drivers
v0x17a1bd0_0 .net "operandA", 0 0, L_0x1dbb1b0; 1 drivers
v0x17a1c50_0 .net "operandB", 0 0, L_0x1dbb250; 1 drivers
v0x17a1d60_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17a1de0_0 .net "result", 0 0, L_0x1dbffe0; 1 drivers
v0x17a1eb0_0 .net "trueB", 0 0, L_0x1dbacc0; 1 drivers
v0x17a1f90_0 .net "wAddSub", 0 0, L_0x1dbbde0; 1 drivers
v0x17a20a0_0 .net "wNandAnd", 0 0, L_0x1dbd570; 1 drivers
v0x17a2220_0 .net "wNorOr", 0 0, L_0x1dbdfb0; 1 drivers
v0x17a2330_0 .net "wXor", 0 0, L_0x1dbcb10; 1 drivers
L_0x1dc0110 .part v0x181c250_0, 0, 1;
L_0x1dc01d0 .part v0x181c250_0, 1, 1;
L_0x1dc0300 .part v0x181c250_0, 2, 1;
S_0x17a1160 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x179bba0;
 .timescale -9 -12;
L_0x1d8caa0/d .functor NAND 1, L_0x1db52a0, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1d8caa0 .delay (20000,20000,20000) L_0x1d8caa0/d;
L_0x1d8cb80/d .functor NOT 1, L_0x1d8caa0, C4<0>, C4<0>, C4<0>;
L_0x1d8cb80 .delay (10000,10000,10000) L_0x1d8cb80/d;
L_0x1d8cc40/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d8cc40 .delay (10000,10000,10000) L_0x1d8cc40/d;
L_0x1daf0c0/d .functor NAND 1, L_0x1dbb250, L_0x1d8cc40, C4<1>, C4<1>;
L_0x1daf0c0 .delay (20000,20000,20000) L_0x1daf0c0/d;
L_0x1daf1d0/d .functor NOT 1, L_0x1daf0c0, C4<0>, C4<0>, C4<0>;
L_0x1daf1d0 .delay (10000,10000,10000) L_0x1daf1d0/d;
L_0x1dbab20/d .functor NOR 1, L_0x1daf1d0, L_0x1d8cb80, C4<0>, C4<0>;
L_0x1dbab20 .delay (20000,20000,20000) L_0x1dbab20/d;
L_0x1dbacc0/d .functor NOT 1, L_0x1dbab20, C4<0>, C4<0>, C4<0>;
L_0x1dbacc0 .delay (10000,10000,10000) L_0x1dbacc0/d;
v0x17a1250_0 .net "and_in0ncom", 0 0, L_0x1daf1d0; 1 drivers
v0x17a1310_0 .net "and_in1com", 0 0, L_0x1d8cb80; 1 drivers
v0x17a13b0_0 .alias "in0", 0 0, v0x17a1c50_0;
v0x17a1430_0 .alias "in1", 0 0, v0x17a1b50_0;
v0x17a14b0_0 .net "nand_in0ncom", 0 0, L_0x1daf0c0; 1 drivers
v0x17a1550_0 .net "nand_in1com", 0 0, L_0x1d8caa0; 1 drivers
v0x17a15f0_0 .net "ncom", 0 0, L_0x1d8cc40; 1 drivers
v0x17a1690_0 .net "nor_wire", 0 0, L_0x1dbab20; 1 drivers
v0x17a1780_0 .alias "result", 0 0, v0x17a1eb0_0;
v0x17a1850_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x179fe70 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x179bba0;
 .timescale -9 -12;
L_0x1dbbef0/d .functor NAND 1, L_0x1dbb1b0, L_0x1dbacc0, C4<1>, C4<1>;
L_0x1dbbef0 .delay (20000,20000,20000) L_0x1dbbef0/d;
L_0x1dbc080/d .functor NOT 1, L_0x1dbbef0, C4<0>, C4<0>, C4<0>;
L_0x1dbc080 .delay (10000,10000,10000) L_0x1dbc080/d;
L_0x1dbc170/d .functor NAND 1, L_0x1dbb2f0, L_0x1dbb840, C4<1>, C4<1>;
L_0x1dbc170 .delay (20000,20000,20000) L_0x1dbc170/d;
L_0x1dbc230/d .functor NOT 1, L_0x1dbc170, C4<0>, C4<0>, C4<0>;
L_0x1dbc230 .delay (10000,10000,10000) L_0x1dbc230/d;
L_0x1dbc340/d .functor NOR 1, L_0x1dbc230, L_0x1dbc080, C4<0>, C4<0>;
L_0x1dbc340 .delay (20000,20000,20000) L_0x1dbc340/d;
L_0x1dbc4b0/d .functor NOT 1, L_0x1dbc340, C4<0>, C4<0>, C4<0>;
L_0x1dbc4b0 .delay (10000,10000,10000) L_0x1dbc4b0/d;
v0x17a0a50_0 .alias "a", 0 0, v0x17a1bd0_0;
v0x17a0b60_0 .net "and_ab", 0 0, L_0x1dbc080; 1 drivers
v0x17a0c00_0 .net "and_xor_ab_c", 0 0, L_0x1dbc230; 1 drivers
v0x17a0ca0_0 .alias "b", 0 0, v0x17a1eb0_0;
v0x17a0d20_0 .alias "carryin", 0 0, v0x17a1930_0;
v0x17a0da0_0 .alias "carryout", 0 0, v0x17a19d0_0;
v0x17a0e60_0 .net "nand_ab", 0 0, L_0x1dbbef0; 1 drivers
v0x17a0ee0_0 .net "nand_xor_ab_c", 0 0, L_0x1dbc170; 1 drivers
v0x17a0f60_0 .net "nco", 0 0, L_0x1dbc340; 1 drivers
v0x17a1000_0 .alias "sum", 0 0, v0x17a1f90_0;
v0x17a10e0_0 .net "xor_ab", 0 0, L_0x1dbb840; 1 drivers
S_0x17a0500 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x179fe70;
 .timescale -9 -12;
L_0x1dbb4d0/d .functor NAND 1, L_0x1dbb1b0, L_0x1dbacc0, C4<1>, C4<1>;
L_0x1dbb4d0 .delay (20000,20000,20000) L_0x1dbb4d0/d;
L_0x1dbb570/d .functor NOR 1, L_0x1dbb1b0, L_0x1dbacc0, C4<0>, C4<0>;
L_0x1dbb570 .delay (20000,20000,20000) L_0x1dbb570/d;
L_0x1dbb610/d .functor NOT 1, L_0x1dbb570, C4<0>, C4<0>, C4<0>;
L_0x1dbb610 .delay (10000,10000,10000) L_0x1dbb610/d;
L_0x1dbb700/d .functor NAND 1, L_0x1dbb610, L_0x1dbb4d0, C4<1>, C4<1>;
L_0x1dbb700 .delay (20000,20000,20000) L_0x1dbb700/d;
L_0x1dbb840/d .functor NOT 1, L_0x1dbb700, C4<0>, C4<0>, C4<0>;
L_0x1dbb840 .delay (10000,10000,10000) L_0x1dbb840/d;
v0x17a05f0_0 .alias "a", 0 0, v0x17a1bd0_0;
v0x17a0690_0 .alias "b", 0 0, v0x17a1eb0_0;
v0x17a0730_0 .net "nand_ab", 0 0, L_0x1dbb4d0; 1 drivers
v0x17a07d0_0 .net "nor_ab", 0 0, L_0x1dbb570; 1 drivers
v0x17a0850_0 .net "nxor_ab", 0 0, L_0x1dbb700; 1 drivers
v0x17a08f0_0 .net "or_ab", 0 0, L_0x1dbb610; 1 drivers
v0x17a09d0_0 .alias "result", 0 0, v0x17a10e0_0;
S_0x179ff60 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x179fe70;
 .timescale -9 -12;
L_0x1dbb950/d .functor NAND 1, L_0x1dbb840, L_0x1dbb2f0, C4<1>, C4<1>;
L_0x1dbb950 .delay (20000,20000,20000) L_0x1dbb950/d;
L_0x1dbbac0/d .functor NOR 1, L_0x1dbb840, L_0x1dbb2f0, C4<0>, C4<0>;
L_0x1dbbac0 .delay (20000,20000,20000) L_0x1dbbac0/d;
L_0x1dbbc10/d .functor NOT 1, L_0x1dbbac0, C4<0>, C4<0>, C4<0>;
L_0x1dbbc10 .delay (10000,10000,10000) L_0x1dbbc10/d;
L_0x1dbbcd0/d .functor NAND 1, L_0x1dbbc10, L_0x1dbb950, C4<1>, C4<1>;
L_0x1dbbcd0 .delay (20000,20000,20000) L_0x1dbbcd0/d;
L_0x1dbbde0/d .functor NOT 1, L_0x1dbbcd0, C4<0>, C4<0>, C4<0>;
L_0x1dbbde0 .delay (10000,10000,10000) L_0x1dbbde0/d;
v0x17a0050_0 .alias "a", 0 0, v0x17a10e0_0;
v0x17a00f0_0 .alias "b", 0 0, v0x17a1930_0;
v0x17a0190_0 .net "nand_ab", 0 0, L_0x1dbb950; 1 drivers
v0x17a0230_0 .net "nor_ab", 0 0, L_0x1dbbac0; 1 drivers
v0x17a02b0_0 .net "nxor_ab", 0 0, L_0x1dbbcd0; 1 drivers
v0x17a0350_0 .net "or_ab", 0 0, L_0x1dbbc10; 1 drivers
v0x17a0430_0 .alias "result", 0 0, v0x17a1f90_0;
S_0x179f920 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x179bba0;
 .timescale -9 -12;
L_0x1dbc670/d .functor NAND 1, L_0x1dbb1b0, L_0x1dbb250, C4<1>, C4<1>;
L_0x1dbc670 .delay (20000,20000,20000) L_0x1dbc670/d;
L_0x1dbc750/d .functor NOR 1, L_0x1dbb1b0, L_0x1dbb250, C4<0>, C4<0>;
L_0x1dbc750 .delay (20000,20000,20000) L_0x1dbc750/d;
L_0x1dbc8e0/d .functor NOT 1, L_0x1dbc750, C4<0>, C4<0>, C4<0>;
L_0x1dbc8e0 .delay (10000,10000,10000) L_0x1dbc8e0/d;
L_0x1dbc9d0/d .functor NAND 1, L_0x1dbc8e0, L_0x1dbc670, C4<1>, C4<1>;
L_0x1dbc9d0 .delay (20000,20000,20000) L_0x1dbc9d0/d;
L_0x1dbcb10/d .functor NOT 1, L_0x1dbc9d0, C4<0>, C4<0>, C4<0>;
L_0x1dbcb10 .delay (10000,10000,10000) L_0x1dbcb10/d;
v0x179fa10_0 .alias "a", 0 0, v0x17a1bd0_0;
v0x179fa90_0 .alias "b", 0 0, v0x17a1c50_0;
v0x179fb60_0 .net "nand_ab", 0 0, L_0x1dbc670; 1 drivers
v0x179fbe0_0 .net "nor_ab", 0 0, L_0x1dbc750; 1 drivers
v0x179fc60_0 .net "nxor_ab", 0 0, L_0x1dbc9d0; 1 drivers
v0x179fce0_0 .net "or_ab", 0 0, L_0x1dbc8e0; 1 drivers
v0x179fda0_0 .alias "result", 0 0, v0x17a2330_0;
S_0x179ed30 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x179bba0;
 .timescale -9 -12;
L_0x1dbcc60/d .functor NAND 1, L_0x1dbb1b0, L_0x1dbb250, C4<1>, C4<1>;
L_0x1dbcc60 .delay (20000,20000,20000) L_0x1dbcc60/d;
L_0x1dbcdb0/d .functor NOT 1, L_0x1dbcc60, C4<0>, C4<0>, C4<0>;
L_0x1dbcdb0 .delay (10000,10000,10000) L_0x1dbcdb0/d;
v0x179f5a0_0 .alias "a", 0 0, v0x17a1bd0_0;
v0x179f640_0 .net "and_ab", 0 0, L_0x1dbcdb0; 1 drivers
v0x179f6c0_0 .alias "b", 0 0, v0x17a1c50_0;
v0x179f740_0 .net "nand_ab", 0 0, L_0x1dbcc60; 1 drivers
v0x179f820_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x179f8a0_0 .alias "result", 0 0, v0x17a20a0_0;
S_0x179ee20 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x179ed30;
 .timescale -9 -12;
L_0x1dbcee0/d .functor NAND 1, L_0x1dbcdb0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dbcee0 .delay (20000,20000,20000) L_0x1dbcee0/d;
L_0x1dbcfc0/d .functor NOT 1, L_0x1dbcee0, C4<0>, C4<0>, C4<0>;
L_0x1dbcfc0 .delay (10000,10000,10000) L_0x1dbcfc0/d;
L_0x1dbd0d0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dbd0d0 .delay (10000,10000,10000) L_0x1dbd0d0/d;
L_0x1dbd190/d .functor NAND 1, L_0x1dbcc60, L_0x1dbd0d0, C4<1>, C4<1>;
L_0x1dbd190 .delay (20000,20000,20000) L_0x1dbd190/d;
L_0x1dbd2e0/d .functor NOT 1, L_0x1dbd190, C4<0>, C4<0>, C4<0>;
L_0x1dbd2e0 .delay (10000,10000,10000) L_0x1dbd2e0/d;
L_0x1dbd3d0/d .functor NOR 1, L_0x1dbd2e0, L_0x1dbcfc0, C4<0>, C4<0>;
L_0x1dbd3d0 .delay (20000,20000,20000) L_0x1dbd3d0/d;
L_0x1dbd570/d .functor NOT 1, L_0x1dbd3d0, C4<0>, C4<0>, C4<0>;
L_0x1dbd570 .delay (10000,10000,10000) L_0x1dbd570/d;
v0x179ef10_0 .net "and_in0ncom", 0 0, L_0x1dbd2e0; 1 drivers
v0x179ef90_0 .net "and_in1com", 0 0, L_0x1dbcfc0; 1 drivers
v0x179f010_0 .alias "in0", 0 0, v0x179f740_0;
v0x179f0b0_0 .alias "in1", 0 0, v0x179f640_0;
v0x179f130_0 .net "nand_in0ncom", 0 0, L_0x1dbd190; 1 drivers
v0x179f1d0_0 .net "nand_in1com", 0 0, L_0x1dbcee0; 1 drivers
v0x179f2b0_0 .net "ncom", 0 0, L_0x1dbd0d0; 1 drivers
v0x179f350_0 .net "nor_wire", 0 0, L_0x1dbd3d0; 1 drivers
v0x179f3f0_0 .alias "result", 0 0, v0x17a20a0_0;
v0x179f4c0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x179e2e0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x179bba0;
 .timescale -9 -12;
L_0x1dbd6a0/d .functor NOR 1, L_0x1dbb1b0, L_0x1dbb250, C4<0>, C4<0>;
L_0x1dbd6a0 .delay (20000,20000,20000) L_0x1dbd6a0/d;
L_0x1dbd7f0/d .functor NOT 1, L_0x1dbd6a0, C4<0>, C4<0>, C4<0>;
L_0x1dbd7f0 .delay (10000,10000,10000) L_0x1dbd7f0/d;
v0x179ea10_0 .alias "a", 0 0, v0x17a1bd0_0;
v0x179ea90_0 .alias "b", 0 0, v0x17a1c50_0;
v0x179eb30_0 .net "nor_ab", 0 0, L_0x1dbd6a0; 1 drivers
v0x179ebb0_0 .net "or_ab", 0 0, L_0x1dbd7f0; 1 drivers
v0x179ec30_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x179ecb0_0 .alias "result", 0 0, v0x17a2220_0;
S_0x179e3d0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x179e2e0;
 .timescale -9 -12;
L_0x1dbd920/d .functor NAND 1, L_0x1dbd7f0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dbd920 .delay (20000,20000,20000) L_0x1dbd920/d;
L_0x1dbda00/d .functor NOT 1, L_0x1dbd920, C4<0>, C4<0>, C4<0>;
L_0x1dbda00 .delay (10000,10000,10000) L_0x1dbda00/d;
L_0x1dbdb10/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dbdb10 .delay (10000,10000,10000) L_0x1dbdb10/d;
L_0x1dbdbd0/d .functor NAND 1, L_0x1dbd6a0, L_0x1dbdb10, C4<1>, C4<1>;
L_0x1dbdbd0 .delay (20000,20000,20000) L_0x1dbdbd0/d;
L_0x1dbdd20/d .functor NOT 1, L_0x1dbdbd0, C4<0>, C4<0>, C4<0>;
L_0x1dbdd20 .delay (10000,10000,10000) L_0x1dbdd20/d;
L_0x1dbde10/d .functor NOR 1, L_0x1dbdd20, L_0x1dbda00, C4<0>, C4<0>;
L_0x1dbde10 .delay (20000,20000,20000) L_0x1dbde10/d;
L_0x1dbdfb0/d .functor NOT 1, L_0x1dbde10, C4<0>, C4<0>, C4<0>;
L_0x1dbdfb0 .delay (10000,10000,10000) L_0x1dbdfb0/d;
v0x179e4c0_0 .net "and_in0ncom", 0 0, L_0x1dbdd20; 1 drivers
v0x179e540_0 .net "and_in1com", 0 0, L_0x1dbda00; 1 drivers
v0x179e5c0_0 .alias "in0", 0 0, v0x179eb30_0;
v0x179e640_0 .alias "in1", 0 0, v0x179ebb0_0;
v0x179e6c0_0 .net "nand_in0ncom", 0 0, L_0x1dbdbd0; 1 drivers
v0x179e740_0 .net "nand_in1com", 0 0, L_0x1dbd920; 1 drivers
v0x179e7c0_0 .net "ncom", 0 0, L_0x1dbdb10; 1 drivers
v0x179e840_0 .net "nor_wire", 0 0, L_0x1dbde10; 1 drivers
v0x179e8c0_0 .alias "result", 0 0, v0x17a2220_0;
v0x179e990_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x179bc90 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x179bba0;
 .timescale -9 -12;
v0x179dac0_0 .alias "in0", 0 0, v0x17a1f90_0;
v0x179db70_0 .alias "in1", 0 0, v0x17a2330_0;
v0x179dc20_0 .alias "in2", 0 0, v0x17a20a0_0;
v0x179dcd0_0 .alias "in3", 0 0, v0x17a2220_0;
v0x179ddb0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x179de60_0 .alias "result", 0 0, v0x17a1de0_0;
v0x179dee0_0 .net "sel0", 0 0, L_0x1dc0110; 1 drivers
v0x179df60_0 .net "sel1", 0 0, L_0x1dc01d0; 1 drivers
v0x179dfe0_0 .net "sel2", 0 0, L_0x1dc0300; 1 drivers
v0x179e090_0 .net "w0", 0 0, L_0x1dbe770; 1 drivers
v0x179e170_0 .net "w1", 0 0, L_0x1dbeef0; 1 drivers
v0x179e1f0_0 .net "w2", 0 0, L_0x1dbf740; 1 drivers
S_0x179d310 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x179bc90;
 .timescale -9 -12;
L_0x1dbe0e0/d .functor NAND 1, L_0x1dbcb10, L_0x1dc0110, C4<1>, C4<1>;
L_0x1dbe0e0 .delay (20000,20000,20000) L_0x1dbe0e0/d;
L_0x1dbe1c0/d .functor NOT 1, L_0x1dbe0e0, C4<0>, C4<0>, C4<0>;
L_0x1dbe1c0 .delay (10000,10000,10000) L_0x1dbe1c0/d;
L_0x1dbe2d0/d .functor NOT 1, L_0x1dc0110, C4<0>, C4<0>, C4<0>;
L_0x1dbe2d0 .delay (10000,10000,10000) L_0x1dbe2d0/d;
L_0x1dbe420/d .functor NAND 1, L_0x1dbbde0, L_0x1dbe2d0, C4<1>, C4<1>;
L_0x1dbe420 .delay (20000,20000,20000) L_0x1dbe420/d;
L_0x1dbe4e0/d .functor NOT 1, L_0x1dbe420, C4<0>, C4<0>, C4<0>;
L_0x1dbe4e0 .delay (10000,10000,10000) L_0x1dbe4e0/d;
L_0x1dbe5d0/d .functor NOR 1, L_0x1dbe4e0, L_0x1dbe1c0, C4<0>, C4<0>;
L_0x1dbe5d0 .delay (20000,20000,20000) L_0x1dbe5d0/d;
L_0x1dbe770/d .functor NOT 1, L_0x1dbe5d0, C4<0>, C4<0>, C4<0>;
L_0x1dbe770 .delay (10000,10000,10000) L_0x1dbe770/d;
v0x179d400_0 .net "and_in0ncom", 0 0, L_0x1dbe4e0; 1 drivers
v0x179d4c0_0 .net "and_in1com", 0 0, L_0x1dbe1c0; 1 drivers
v0x179d560_0 .alias "in0", 0 0, v0x17a1f90_0;
v0x179d600_0 .alias "in1", 0 0, v0x17a2330_0;
v0x179d6b0_0 .net "nand_in0ncom", 0 0, L_0x1dbe420; 1 drivers
v0x179d750_0 .net "nand_in1com", 0 0, L_0x1dbe0e0; 1 drivers
v0x179d7f0_0 .net "ncom", 0 0, L_0x1dbe2d0; 1 drivers
v0x179d890_0 .net "nor_wire", 0 0, L_0x1dbe5d0; 1 drivers
v0x179d930_0 .alias "result", 0 0, v0x179e090_0;
v0x179d9b0_0 .alias "sel0", 0 0, v0x179dee0_0;
S_0x179cbc0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x179bc90;
 .timescale -9 -12;
L_0x1dbe8a0/d .functor NAND 1, L_0x1dbdfb0, L_0x1dc0110, C4<1>, C4<1>;
L_0x1dbe8a0 .delay (20000,20000,20000) L_0x1dbe8a0/d;
L_0x1dbe980/d .functor NOT 1, L_0x1dbe8a0, C4<0>, C4<0>, C4<0>;
L_0x1dbe980 .delay (10000,10000,10000) L_0x1dbe980/d;
L_0x1dbea90/d .functor NOT 1, L_0x1dc0110, C4<0>, C4<0>, C4<0>;
L_0x1dbea90 .delay (10000,10000,10000) L_0x1dbea90/d;
L_0x1dbeb50/d .functor NAND 1, L_0x1dbd570, L_0x1dbea90, C4<1>, C4<1>;
L_0x1dbeb50 .delay (20000,20000,20000) L_0x1dbeb50/d;
L_0x1dbec60/d .functor NOT 1, L_0x1dbeb50, C4<0>, C4<0>, C4<0>;
L_0x1dbec60 .delay (10000,10000,10000) L_0x1dbec60/d;
L_0x1dbed50/d .functor NOR 1, L_0x1dbec60, L_0x1dbe980, C4<0>, C4<0>;
L_0x1dbed50 .delay (20000,20000,20000) L_0x1dbed50/d;
L_0x1dbeef0/d .functor NOT 1, L_0x1dbed50, C4<0>, C4<0>, C4<0>;
L_0x1dbeef0 .delay (10000,10000,10000) L_0x1dbeef0/d;
v0x179ccb0_0 .net "and_in0ncom", 0 0, L_0x1dbec60; 1 drivers
v0x179cd70_0 .net "and_in1com", 0 0, L_0x1dbe980; 1 drivers
v0x179ce10_0 .alias "in0", 0 0, v0x17a20a0_0;
v0x179ceb0_0 .alias "in1", 0 0, v0x17a2220_0;
v0x179cf30_0 .net "nand_in0ncom", 0 0, L_0x1dbeb50; 1 drivers
v0x179cfd0_0 .net "nand_in1com", 0 0, L_0x1dbe8a0; 1 drivers
v0x179d070_0 .net "ncom", 0 0, L_0x1dbea90; 1 drivers
v0x179d110_0 .net "nor_wire", 0 0, L_0x1dbed50; 1 drivers
v0x179d1b0_0 .alias "result", 0 0, v0x179e170_0;
v0x179d230_0 .alias "sel0", 0 0, v0x179dee0_0;
S_0x179c450 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x179bc90;
 .timescale -9 -12;
L_0x1dbf020/d .functor NAND 1, L_0x1dbeef0, L_0x1dc01d0, C4<1>, C4<1>;
L_0x1dbf020 .delay (20000,20000,20000) L_0x1dbf020/d;
L_0x1dbf190/d .functor NOT 1, L_0x1dbf020, C4<0>, C4<0>, C4<0>;
L_0x1dbf190 .delay (10000,10000,10000) L_0x1dbf190/d;
L_0x1dbf2a0/d .functor NOT 1, L_0x1dc01d0, C4<0>, C4<0>, C4<0>;
L_0x1dbf2a0 .delay (10000,10000,10000) L_0x1dbf2a0/d;
L_0x1dbf360/d .functor NAND 1, L_0x1dbe770, L_0x1dbf2a0, C4<1>, C4<1>;
L_0x1dbf360 .delay (20000,20000,20000) L_0x1dbf360/d;
L_0x1dbf4b0/d .functor NOT 1, L_0x1dbf360, C4<0>, C4<0>, C4<0>;
L_0x1dbf4b0 .delay (10000,10000,10000) L_0x1dbf4b0/d;
L_0x1dbf5a0/d .functor NOR 1, L_0x1dbf4b0, L_0x1dbf190, C4<0>, C4<0>;
L_0x1dbf5a0 .delay (20000,20000,20000) L_0x1dbf5a0/d;
L_0x1dbf740/d .functor NOT 1, L_0x1dbf5a0, C4<0>, C4<0>, C4<0>;
L_0x1dbf740 .delay (10000,10000,10000) L_0x1dbf740/d;
v0x179c540_0 .net "and_in0ncom", 0 0, L_0x1dbf4b0; 1 drivers
v0x179c600_0 .net "and_in1com", 0 0, L_0x1dbf190; 1 drivers
v0x179c6a0_0 .alias "in0", 0 0, v0x179e090_0;
v0x179c740_0 .alias "in1", 0 0, v0x179e170_0;
v0x179c7c0_0 .net "nand_in0ncom", 0 0, L_0x1dbf360; 1 drivers
v0x179c860_0 .net "nand_in1com", 0 0, L_0x1dbf020; 1 drivers
v0x179c900_0 .net "ncom", 0 0, L_0x1dbf2a0; 1 drivers
v0x179c9a0_0 .net "nor_wire", 0 0, L_0x1dbf5a0; 1 drivers
v0x179ca40_0 .alias "result", 0 0, v0x179e1f0_0;
v0x179cac0_0 .alias "sel0", 0 0, v0x179df60_0;
S_0x179bd80 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x179bc90;
 .timescale -9 -12;
L_0x1dbf870/d .functor NAND 1, C4<0>, L_0x1dc0300, C4<1>, C4<1>;
L_0x1dbf870 .delay (20000,20000,20000) L_0x1dbf870/d;
L_0x1dbf9f0/d .functor NOT 1, L_0x1dbf870, C4<0>, C4<0>, C4<0>;
L_0x1dbf9f0 .delay (10000,10000,10000) L_0x1dbf9f0/d;
L_0x1dbfb20/d .functor NOT 1, L_0x1dc0300, C4<0>, C4<0>, C4<0>;
L_0x1dbfb20 .delay (10000,10000,10000) L_0x1dbfb20/d;
L_0x1dbfbe0/d .functor NAND 1, L_0x1dbf740, L_0x1dbfb20, C4<1>, C4<1>;
L_0x1dbfbe0 .delay (20000,20000,20000) L_0x1dbfbe0/d;
L_0x1dbfd50/d .functor NOT 1, L_0x1dbfbe0, C4<0>, C4<0>, C4<0>;
L_0x1dbfd50 .delay (10000,10000,10000) L_0x1dbfd50/d;
L_0x1dbfe40/d .functor NOR 1, L_0x1dbfd50, L_0x1dbf9f0, C4<0>, C4<0>;
L_0x1dbfe40 .delay (20000,20000,20000) L_0x1dbfe40/d;
L_0x1dbffe0/d .functor NOT 1, L_0x1dbfe40, C4<0>, C4<0>, C4<0>;
L_0x1dbffe0 .delay (10000,10000,10000) L_0x1dbffe0/d;
v0x179be70_0 .net "and_in0ncom", 0 0, L_0x1dbfd50; 1 drivers
v0x179bef0_0 .net "and_in1com", 0 0, L_0x1dbf9f0; 1 drivers
v0x179bf70_0 .alias "in0", 0 0, v0x179e1f0_0;
v0x179bff0_0 .alias "in1", 0 0, v0x179ddb0_0;
v0x179c070_0 .net "nand_in0ncom", 0 0, L_0x1dbfbe0; 1 drivers
v0x179c0f0_0 .net "nand_in1com", 0 0, L_0x1dbf870; 1 drivers
v0x179c1d0_0 .net "ncom", 0 0, L_0x1dbfb20; 1 drivers
v0x179c270_0 .net "nor_wire", 0 0, L_0x1dbfe40; 1 drivers
v0x179c310_0 .alias "result", 0 0, v0x17a1de0_0;
v0x179c3b0_0 .alias "sel0", 0 0, v0x179dfe0_0;
S_0x1795020 .scope generate, "ALU32[18]" "ALU32[18]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x176a5e8 .param/l "i" 2 105, +C4<010010>;
S_0x1795110 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1795020;
 .timescale -9 -12;
L_0x1dbb390/d .functor NOT 1, L_0x1dc0780, C4<0>, C4<0>, C4<0>;
L_0x1dbb390 .delay (10000,10000,10000) L_0x1dbb390/d;
v0x179ab90_0 .net "carryin", 0 0, L_0x1dc0820; 1 drivers
v0x179ac30_0 .net "carryout", 0 0, L_0x1dc2000; 1 drivers
v0x179acb0_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x179ad30_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x179adb0_0 .net "notB", 0 0, L_0x1dbb390; 1 drivers
v0x179ae30_0 .net "operandA", 0 0, L_0x1dc06e0; 1 drivers
v0x179aeb0_0 .net "operandB", 0 0, L_0x1dc0780; 1 drivers
v0x179afc0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17882b0_0 .net "result", 0 0, L_0x1dc5ae0; 1 drivers
v0x1788380_0 .net "trueB", 0 0, L_0x1dc0e40; 1 drivers
v0x1788460_0 .net "wAddSub", 0 0, L_0x1dc1900; 1 drivers
v0x1788570_0 .net "wNandAnd", 0 0, L_0x1dc30c0; 1 drivers
v0x179b8e0_0 .net "wNorOr", 0 0, L_0x1dc3b00; 1 drivers
v0x179b9f0_0 .net "wXor", 0 0, L_0x1dc2660; 1 drivers
L_0x1dc5c10 .part v0x181c250_0, 0, 1;
L_0x1dc5cd0 .part v0x181c250_0, 1, 1;
L_0x1dc5e00 .part v0x181c250_0, 2, 1;
S_0x179a3c0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1795110;
 .timescale -9 -12;
L_0x1dc08f0/d .functor NAND 1, L_0x1dbb390, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1dc08f0 .delay (20000,20000,20000) L_0x1dc08f0/d;
L_0x1dc0950/d .functor NOT 1, L_0x1dc08f0, C4<0>, C4<0>, C4<0>;
L_0x1dc0950 .delay (10000,10000,10000) L_0x1dc0950/d;
L_0x1dc0a40/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc0a40 .delay (10000,10000,10000) L_0x1dc0a40/d;
L_0x1dc0ae0/d .functor NAND 1, L_0x1dc0780, L_0x1dc0a40, C4<1>, C4<1>;
L_0x1dc0ae0 .delay (20000,20000,20000) L_0x1dc0ae0/d;
L_0x1dc0bd0/d .functor NOT 1, L_0x1dc0ae0, C4<0>, C4<0>, C4<0>;
L_0x1dc0bd0 .delay (10000,10000,10000) L_0x1dc0bd0/d;
L_0x1dc0cc0/d .functor NOR 1, L_0x1dc0bd0, L_0x1dc0950, C4<0>, C4<0>;
L_0x1dc0cc0 .delay (20000,20000,20000) L_0x1dc0cc0/d;
L_0x1dc0e40/d .functor NOT 1, L_0x1dc0cc0, C4<0>, C4<0>, C4<0>;
L_0x1dc0e40 .delay (10000,10000,10000) L_0x1dc0e40/d;
v0x179a4b0_0 .net "and_in0ncom", 0 0, L_0x1dc0bd0; 1 drivers
v0x179a570_0 .net "and_in1com", 0 0, L_0x1dc0950; 1 drivers
v0x179a610_0 .alias "in0", 0 0, v0x179aeb0_0;
v0x179a690_0 .alias "in1", 0 0, v0x179adb0_0;
v0x179a710_0 .net "nand_in0ncom", 0 0, L_0x1dc0ae0; 1 drivers
v0x179a7b0_0 .net "nand_in1com", 0 0, L_0x1dc08f0; 1 drivers
v0x179a850_0 .net "ncom", 0 0, L_0x1dc0a40; 1 drivers
v0x179a8f0_0 .net "nor_wire", 0 0, L_0x1dc0cc0; 1 drivers
v0x179a9e0_0 .alias "result", 0 0, v0x1788380_0;
v0x179aab0_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x17990d0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1795110;
 .timescale -9 -12;
L_0x1dc1a10/d .functor NAND 1, L_0x1dc06e0, L_0x1dc0e40, C4<1>, C4<1>;
L_0x1dc1a10 .delay (20000,20000,20000) L_0x1dc1a10/d;
L_0x1dc1ba0/d .functor NOT 1, L_0x1dc1a10, C4<0>, C4<0>, C4<0>;
L_0x1dc1ba0 .delay (10000,10000,10000) L_0x1dc1ba0/d;
L_0x1dc1c90/d .functor NAND 1, L_0x1dc0820, L_0x1dc1360, C4<1>, C4<1>;
L_0x1dc1c90 .delay (20000,20000,20000) L_0x1dc1c90/d;
L_0x1dc1d50/d .functor NOT 1, L_0x1dc1c90, C4<0>, C4<0>, C4<0>;
L_0x1dc1d50 .delay (10000,10000,10000) L_0x1dc1d50/d;
L_0x1dc1e90/d .functor NOR 1, L_0x1dc1d50, L_0x1dc1ba0, C4<0>, C4<0>;
L_0x1dc1e90 .delay (20000,20000,20000) L_0x1dc1e90/d;
L_0x1dc2000/d .functor NOT 1, L_0x1dc1e90, C4<0>, C4<0>, C4<0>;
L_0x1dc2000 .delay (10000,10000,10000) L_0x1dc2000/d;
v0x1799cb0_0 .alias "a", 0 0, v0x179ae30_0;
v0x1799dc0_0 .net "and_ab", 0 0, L_0x1dc1ba0; 1 drivers
v0x1799e60_0 .net "and_xor_ab_c", 0 0, L_0x1dc1d50; 1 drivers
v0x1799f00_0 .alias "b", 0 0, v0x1788380_0;
v0x1799f80_0 .alias "carryin", 0 0, v0x179ab90_0;
v0x179a000_0 .alias "carryout", 0 0, v0x179ac30_0;
v0x179a0c0_0 .net "nand_ab", 0 0, L_0x1dc1a10; 1 drivers
v0x179a140_0 .net "nand_xor_ab_c", 0 0, L_0x1dc1c90; 1 drivers
v0x179a1c0_0 .net "nco", 0 0, L_0x1dc1e90; 1 drivers
v0x179a260_0 .alias "sum", 0 0, v0x1788460_0;
v0x179a340_0 .net "xor_ab", 0 0, L_0x1dc1360; 1 drivers
S_0x1799760 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x17990d0;
 .timescale -9 -12;
L_0x1dc0f70/d .functor NAND 1, L_0x1dc06e0, L_0x1dc0e40, C4<1>, C4<1>;
L_0x1dc0f70 .delay (20000,20000,20000) L_0x1dc0f70/d;
L_0x1dc1030/d .functor NOR 1, L_0x1dc06e0, L_0x1dc0e40, C4<0>, C4<0>;
L_0x1dc1030 .delay (20000,20000,20000) L_0x1dc1030/d;
L_0x1dc10f0/d .functor NOT 1, L_0x1dc1030, C4<0>, C4<0>, C4<0>;
L_0x1dc10f0 .delay (10000,10000,10000) L_0x1dc10f0/d;
L_0x1dc1200/d .functor NAND 1, L_0x1dc10f0, L_0x1dc0f70, C4<1>, C4<1>;
L_0x1dc1200 .delay (20000,20000,20000) L_0x1dc1200/d;
L_0x1dc1360/d .functor NOT 1, L_0x1dc1200, C4<0>, C4<0>, C4<0>;
L_0x1dc1360 .delay (10000,10000,10000) L_0x1dc1360/d;
v0x1799850_0 .alias "a", 0 0, v0x179ae30_0;
v0x17998f0_0 .alias "b", 0 0, v0x1788380_0;
v0x1799990_0 .net "nand_ab", 0 0, L_0x1dc0f70; 1 drivers
v0x1799a30_0 .net "nor_ab", 0 0, L_0x1dc1030; 1 drivers
v0x1799ab0_0 .net "nxor_ab", 0 0, L_0x1dc1200; 1 drivers
v0x1799b50_0 .net "or_ab", 0 0, L_0x1dc10f0; 1 drivers
v0x1799c30_0 .alias "result", 0 0, v0x179a340_0;
S_0x17991c0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x17990d0;
 .timescale -9 -12;
L_0x1dc1470/d .functor NAND 1, L_0x1dc1360, L_0x1dc0820, C4<1>, C4<1>;
L_0x1dc1470 .delay (20000,20000,20000) L_0x1dc1470/d;
L_0x1dc15e0/d .functor NOR 1, L_0x1dc1360, L_0x1dc0820, C4<0>, C4<0>;
L_0x1dc15e0 .delay (20000,20000,20000) L_0x1dc15e0/d;
L_0x1dc1730/d .functor NOT 1, L_0x1dc15e0, C4<0>, C4<0>, C4<0>;
L_0x1dc1730 .delay (10000,10000,10000) L_0x1dc1730/d;
L_0x1dc17f0/d .functor NAND 1, L_0x1dc1730, L_0x1dc1470, C4<1>, C4<1>;
L_0x1dc17f0 .delay (20000,20000,20000) L_0x1dc17f0/d;
L_0x1dc1900/d .functor NOT 1, L_0x1dc17f0, C4<0>, C4<0>, C4<0>;
L_0x1dc1900 .delay (10000,10000,10000) L_0x1dc1900/d;
v0x17992b0_0 .alias "a", 0 0, v0x179a340_0;
v0x1799350_0 .alias "b", 0 0, v0x179ab90_0;
v0x17993f0_0 .net "nand_ab", 0 0, L_0x1dc1470; 1 drivers
v0x1799490_0 .net "nor_ab", 0 0, L_0x1dc15e0; 1 drivers
v0x1799510_0 .net "nxor_ab", 0 0, L_0x1dc17f0; 1 drivers
v0x17995b0_0 .net "or_ab", 0 0, L_0x1dc1730; 1 drivers
v0x1799690_0 .alias "result", 0 0, v0x1788460_0;
S_0x1798b80 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1795110;
 .timescale -9 -12;
L_0x1dc21c0/d .functor NAND 1, L_0x1dc06e0, L_0x1dc0780, C4<1>, C4<1>;
L_0x1dc21c0 .delay (20000,20000,20000) L_0x1dc21c0/d;
L_0x1dc22a0/d .functor NOR 1, L_0x1dc06e0, L_0x1dc0780, C4<0>, C4<0>;
L_0x1dc22a0 .delay (20000,20000,20000) L_0x1dc22a0/d;
L_0x1dc2430/d .functor NOT 1, L_0x1dc22a0, C4<0>, C4<0>, C4<0>;
L_0x1dc2430 .delay (10000,10000,10000) L_0x1dc2430/d;
L_0x1dc2520/d .functor NAND 1, L_0x1dc2430, L_0x1dc21c0, C4<1>, C4<1>;
L_0x1dc2520 .delay (20000,20000,20000) L_0x1dc2520/d;
L_0x1dc2660/d .functor NOT 1, L_0x1dc2520, C4<0>, C4<0>, C4<0>;
L_0x1dc2660 .delay (10000,10000,10000) L_0x1dc2660/d;
v0x1798c70_0 .alias "a", 0 0, v0x179ae30_0;
v0x1798cf0_0 .alias "b", 0 0, v0x179aeb0_0;
v0x1798dc0_0 .net "nand_ab", 0 0, L_0x1dc21c0; 1 drivers
v0x1798e40_0 .net "nor_ab", 0 0, L_0x1dc22a0; 1 drivers
v0x1798ec0_0 .net "nxor_ab", 0 0, L_0x1dc2520; 1 drivers
v0x1798f40_0 .net "or_ab", 0 0, L_0x1dc2430; 1 drivers
v0x1799000_0 .alias "result", 0 0, v0x179b9f0_0;
S_0x1797f90 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1795110;
 .timescale -9 -12;
L_0x1dc27b0/d .functor NAND 1, L_0x1dc06e0, L_0x1dc0780, C4<1>, C4<1>;
L_0x1dc27b0 .delay (20000,20000,20000) L_0x1dc27b0/d;
L_0x1dc2900/d .functor NOT 1, L_0x1dc27b0, C4<0>, C4<0>, C4<0>;
L_0x1dc2900 .delay (10000,10000,10000) L_0x1dc2900/d;
v0x1798800_0 .alias "a", 0 0, v0x179ae30_0;
v0x17988a0_0 .net "and_ab", 0 0, L_0x1dc2900; 1 drivers
v0x1798920_0 .alias "b", 0 0, v0x179aeb0_0;
v0x17989a0_0 .net "nand_ab", 0 0, L_0x1dc27b0; 1 drivers
v0x1798a80_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1798b00_0 .alias "result", 0 0, v0x1788570_0;
S_0x1798080 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1797f90;
 .timescale -9 -12;
L_0x1dc2a30/d .functor NAND 1, L_0x1dc2900, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dc2a30 .delay (20000,20000,20000) L_0x1dc2a30/d;
L_0x1dc2b10/d .functor NOT 1, L_0x1dc2a30, C4<0>, C4<0>, C4<0>;
L_0x1dc2b10 .delay (10000,10000,10000) L_0x1dc2b10/d;
L_0x1dc2c20/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dc2c20 .delay (10000,10000,10000) L_0x1dc2c20/d;
L_0x1dc2ce0/d .functor NAND 1, L_0x1dc27b0, L_0x1dc2c20, C4<1>, C4<1>;
L_0x1dc2ce0 .delay (20000,20000,20000) L_0x1dc2ce0/d;
L_0x1dc2e30/d .functor NOT 1, L_0x1dc2ce0, C4<0>, C4<0>, C4<0>;
L_0x1dc2e30 .delay (10000,10000,10000) L_0x1dc2e30/d;
L_0x1dc2f20/d .functor NOR 1, L_0x1dc2e30, L_0x1dc2b10, C4<0>, C4<0>;
L_0x1dc2f20 .delay (20000,20000,20000) L_0x1dc2f20/d;
L_0x1dc30c0/d .functor NOT 1, L_0x1dc2f20, C4<0>, C4<0>, C4<0>;
L_0x1dc30c0 .delay (10000,10000,10000) L_0x1dc30c0/d;
v0x1798170_0 .net "and_in0ncom", 0 0, L_0x1dc2e30; 1 drivers
v0x17981f0_0 .net "and_in1com", 0 0, L_0x1dc2b10; 1 drivers
v0x1798270_0 .alias "in0", 0 0, v0x17989a0_0;
v0x1798310_0 .alias "in1", 0 0, v0x17988a0_0;
v0x1798390_0 .net "nand_in0ncom", 0 0, L_0x1dc2ce0; 1 drivers
v0x1798430_0 .net "nand_in1com", 0 0, L_0x1dc2a30; 1 drivers
v0x1798510_0 .net "ncom", 0 0, L_0x1dc2c20; 1 drivers
v0x17985b0_0 .net "nor_wire", 0 0, L_0x1dc2f20; 1 drivers
v0x1798650_0 .alias "result", 0 0, v0x1788570_0;
v0x1798720_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x17974d0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1795110;
 .timescale -9 -12;
L_0x1dc31f0/d .functor NOR 1, L_0x1dc06e0, L_0x1dc0780, C4<0>, C4<0>;
L_0x1dc31f0 .delay (20000,20000,20000) L_0x1dc31f0/d;
L_0x1dc3340/d .functor NOT 1, L_0x1dc31f0, C4<0>, C4<0>, C4<0>;
L_0x1dc3340 .delay (10000,10000,10000) L_0x1dc3340/d;
v0x1797c50_0 .alias "a", 0 0, v0x179ae30_0;
v0x1797cf0_0 .alias "b", 0 0, v0x179aeb0_0;
v0x1797d90_0 .net "nor_ab", 0 0, L_0x1dc31f0; 1 drivers
v0x1797e10_0 .net "or_ab", 0 0, L_0x1dc3340; 1 drivers
v0x1797e90_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1797f10_0 .alias "result", 0 0, v0x179b8e0_0;
S_0x17975c0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x17974d0;
 .timescale -9 -12;
L_0x1dc3470/d .functor NAND 1, L_0x1dc3340, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dc3470 .delay (20000,20000,20000) L_0x1dc3470/d;
L_0x1dc3550/d .functor NOT 1, L_0x1dc3470, C4<0>, C4<0>, C4<0>;
L_0x1dc3550 .delay (10000,10000,10000) L_0x1dc3550/d;
L_0x1dc3660/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dc3660 .delay (10000,10000,10000) L_0x1dc3660/d;
L_0x1dc3720/d .functor NAND 1, L_0x1dc31f0, L_0x1dc3660, C4<1>, C4<1>;
L_0x1dc3720 .delay (20000,20000,20000) L_0x1dc3720/d;
L_0x1dc3870/d .functor NOT 1, L_0x1dc3720, C4<0>, C4<0>, C4<0>;
L_0x1dc3870 .delay (10000,10000,10000) L_0x1dc3870/d;
L_0x1dc3960/d .functor NOR 1, L_0x1dc3870, L_0x1dc3550, C4<0>, C4<0>;
L_0x1dc3960 .delay (20000,20000,20000) L_0x1dc3960/d;
L_0x1dc3b00/d .functor NOT 1, L_0x1dc3960, C4<0>, C4<0>, C4<0>;
L_0x1dc3b00 .delay (10000,10000,10000) L_0x1dc3b00/d;
v0x17976b0_0 .net "and_in0ncom", 0 0, L_0x1dc3870; 1 drivers
v0x1797730_0 .net "and_in1com", 0 0, L_0x1dc3550; 1 drivers
v0x17977b0_0 .alias "in0", 0 0, v0x1797d90_0;
v0x1797830_0 .alias "in1", 0 0, v0x1797e10_0;
v0x17978b0_0 .net "nand_in0ncom", 0 0, L_0x1dc3720; 1 drivers
v0x1797930_0 .net "nand_in1com", 0 0, L_0x1dc3470; 1 drivers
v0x17979b0_0 .net "ncom", 0 0, L_0x1dc3660; 1 drivers
v0x1797a30_0 .net "nor_wire", 0 0, L_0x1dc3960; 1 drivers
v0x1797b00_0 .alias "result", 0 0, v0x179b8e0_0;
v0x1797bd0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x1795200 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1795110;
 .timescale -9 -12;
v0x1796d10_0 .alias "in0", 0 0, v0x1788460_0;
v0x1796d90_0 .alias "in1", 0 0, v0x179b9f0_0;
v0x1796e10_0 .alias "in2", 0 0, v0x1788570_0;
v0x1796e90_0 .alias "in3", 0 0, v0x179b8e0_0;
v0x1796f70_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1797020_0 .alias "result", 0 0, v0x17882b0_0;
v0x17970a0_0 .net "sel0", 0 0, L_0x1dc5c10; 1 drivers
v0x1797120_0 .net "sel1", 0 0, L_0x1dc5cd0; 1 drivers
v0x17971a0_0 .net "sel2", 0 0, L_0x1dc5e00; 1 drivers
v0x1797250_0 .net "w0", 0 0, L_0x1dc42b0; 1 drivers
v0x1797330_0 .net "w1", 0 0, L_0x1dc49d0; 1 drivers
v0x1797400_0 .net "w2", 0 0, L_0x1dc5260; 1 drivers
S_0x17965c0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1795200;
 .timescale -9 -12;
L_0x1dc3c30/d .functor NAND 1, L_0x1dc2660, L_0x1dc5c10, C4<1>, C4<1>;
L_0x1dc3c30 .delay (20000,20000,20000) L_0x1dc3c30/d;
L_0x1dc3d10/d .functor NOT 1, L_0x1dc3c30, C4<0>, C4<0>, C4<0>;
L_0x1dc3d10 .delay (10000,10000,10000) L_0x1dc3d10/d;
L_0x1dc3e20/d .functor NOT 1, L_0x1dc5c10, C4<0>, C4<0>, C4<0>;
L_0x1dc3e20 .delay (10000,10000,10000) L_0x1dc3e20/d;
L_0x1dc3f70/d .functor NAND 1, L_0x1dc1900, L_0x1dc3e20, C4<1>, C4<1>;
L_0x1dc3f70 .delay (20000,20000,20000) L_0x1dc3f70/d;
L_0x1dc4040/d .functor NOT 1, L_0x1dc3f70, C4<0>, C4<0>, C4<0>;
L_0x1dc4040 .delay (10000,10000,10000) L_0x1dc4040/d;
L_0x1dc4130/d .functor NOR 1, L_0x1dc4040, L_0x1dc3d10, C4<0>, C4<0>;
L_0x1dc4130 .delay (20000,20000,20000) L_0x1dc4130/d;
L_0x1dc42b0/d .functor NOT 1, L_0x1dc4130, C4<0>, C4<0>, C4<0>;
L_0x1dc42b0 .delay (10000,10000,10000) L_0x1dc42b0/d;
v0x17966b0_0 .net "and_in0ncom", 0 0, L_0x1dc4040; 1 drivers
v0x1796770_0 .net "and_in1com", 0 0, L_0x1dc3d10; 1 drivers
v0x1796810_0 .alias "in0", 0 0, v0x1788460_0;
v0x17968b0_0 .alias "in1", 0 0, v0x179b9f0_0;
v0x1796930_0 .net "nand_in0ncom", 0 0, L_0x1dc3f70; 1 drivers
v0x17969d0_0 .net "nand_in1com", 0 0, L_0x1dc3c30; 1 drivers
v0x1796a70_0 .net "ncom", 0 0, L_0x1dc3e20; 1 drivers
v0x1796b10_0 .net "nor_wire", 0 0, L_0x1dc4130; 1 drivers
v0x1796bb0_0 .alias "result", 0 0, v0x1797250_0;
v0x1796c30_0 .alias "sel0", 0 0, v0x17970a0_0;
S_0x1795ed0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1795200;
 .timescale -9 -12;
L_0x1dc43a0/d .functor NAND 1, L_0x1dc3b00, L_0x1dc5c10, C4<1>, C4<1>;
L_0x1dc43a0 .delay (20000,20000,20000) L_0x1dc43a0/d;
L_0x1dc4460/d .functor NOT 1, L_0x1dc43a0, C4<0>, C4<0>, C4<0>;
L_0x1dc4460 .delay (10000,10000,10000) L_0x1dc4460/d;
L_0x1dc4570/d .functor NOT 1, L_0x1dc5c10, C4<0>, C4<0>, C4<0>;
L_0x1dc4570 .delay (10000,10000,10000) L_0x1dc4570/d;
L_0x1dc4630/d .functor NAND 1, L_0x1dc30c0, L_0x1dc4570, C4<1>, C4<1>;
L_0x1dc4630 .delay (20000,20000,20000) L_0x1dc4630/d;
L_0x1dc4740/d .functor NOT 1, L_0x1dc4630, C4<0>, C4<0>, C4<0>;
L_0x1dc4740 .delay (10000,10000,10000) L_0x1dc4740/d;
L_0x1dc4830/d .functor NOR 1, L_0x1dc4740, L_0x1dc4460, C4<0>, C4<0>;
L_0x1dc4830 .delay (20000,20000,20000) L_0x1dc4830/d;
L_0x1dc49d0/d .functor NOT 1, L_0x1dc4830, C4<0>, C4<0>, C4<0>;
L_0x1dc49d0 .delay (10000,10000,10000) L_0x1dc49d0/d;
v0x1795fc0_0 .net "and_in0ncom", 0 0, L_0x1dc4740; 1 drivers
v0x1796060_0 .net "and_in1com", 0 0, L_0x1dc4460; 1 drivers
v0x1796100_0 .alias "in0", 0 0, v0x1788570_0;
v0x17961a0_0 .alias "in1", 0 0, v0x179b8e0_0;
v0x1796240_0 .net "nand_in0ncom", 0 0, L_0x1dc4630; 1 drivers
v0x17962e0_0 .net "nand_in1com", 0 0, L_0x1dc43a0; 1 drivers
v0x1796380_0 .net "ncom", 0 0, L_0x1dc4570; 1 drivers
v0x1796420_0 .net "nor_wire", 0 0, L_0x1dc4830; 1 drivers
v0x17964c0_0 .alias "result", 0 0, v0x1797330_0;
v0x1796540_0 .alias "sel0", 0 0, v0x17970a0_0;
S_0x17958e0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1795200;
 .timescale -9 -12;
L_0x1dc4b00/d .functor NAND 1, L_0x1dc49d0, L_0x1dc5cd0, C4<1>, C4<1>;
L_0x1dc4b00 .delay (20000,20000,20000) L_0x1dc4b00/d;
L_0x1dc4c90/d .functor NOT 1, L_0x1dc4b00, C4<0>, C4<0>, C4<0>;
L_0x1dc4c90 .delay (10000,10000,10000) L_0x1dc4c90/d;
L_0x1dc4da0/d .functor NOT 1, L_0x1dc5cd0, C4<0>, C4<0>, C4<0>;
L_0x1dc4da0 .delay (10000,10000,10000) L_0x1dc4da0/d;
L_0x1dc4e80/d .functor NAND 1, L_0x1dc42b0, L_0x1dc4da0, C4<1>, C4<1>;
L_0x1dc4e80 .delay (20000,20000,20000) L_0x1dc4e80/d;
L_0x1dc4fd0/d .functor NOT 1, L_0x1dc4e80, C4<0>, C4<0>, C4<0>;
L_0x1dc4fd0 .delay (10000,10000,10000) L_0x1dc4fd0/d;
L_0x1dc50c0/d .functor NOR 1, L_0x1dc4fd0, L_0x1dc4c90, C4<0>, C4<0>;
L_0x1dc50c0 .delay (20000,20000,20000) L_0x1dc50c0/d;
L_0x1dc5260/d .functor NOT 1, L_0x1dc50c0, C4<0>, C4<0>, C4<0>;
L_0x1dc5260 .delay (10000,10000,10000) L_0x1dc5260/d;
v0x17959d0_0 .net "and_in0ncom", 0 0, L_0x1dc4fd0; 1 drivers
v0x1795a50_0 .net "and_in1com", 0 0, L_0x1dc4c90; 1 drivers
v0x1795ad0_0 .alias "in0", 0 0, v0x1797250_0;
v0x1795b50_0 .alias "in1", 0 0, v0x1797330_0;
v0x1795bd0_0 .net "nand_in0ncom", 0 0, L_0x1dc4e80; 1 drivers
v0x1795c50_0 .net "nand_in1com", 0 0, L_0x1dc4b00; 1 drivers
v0x1795cd0_0 .net "ncom", 0 0, L_0x1dc4da0; 1 drivers
v0x1795d50_0 .net "nor_wire", 0 0, L_0x1dc50c0; 1 drivers
v0x1795dd0_0 .alias "result", 0 0, v0x1797400_0;
v0x1795e50_0 .alias "sel0", 0 0, v0x1797120_0;
S_0x17952f0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1795200;
 .timescale -9 -12;
L_0x1dc5390/d .functor NAND 1, C4<0>, L_0x1dc5e00, C4<1>, C4<1>;
L_0x1dc5390 .delay (20000,20000,20000) L_0x1dc5390/d;
L_0x1dc5510/d .functor NOT 1, L_0x1dc5390, C4<0>, C4<0>, C4<0>;
L_0x1dc5510 .delay (10000,10000,10000) L_0x1dc5510/d;
L_0x1dc5620/d .functor NOT 1, L_0x1dc5e00, C4<0>, C4<0>, C4<0>;
L_0x1dc5620 .delay (10000,10000,10000) L_0x1dc5620/d;
L_0x1dc56e0/d .functor NAND 1, L_0x1dc5260, L_0x1dc5620, C4<1>, C4<1>;
L_0x1dc56e0 .delay (20000,20000,20000) L_0x1dc56e0/d;
L_0x1dc5830/d .functor NOT 1, L_0x1dc56e0, C4<0>, C4<0>, C4<0>;
L_0x1dc5830 .delay (10000,10000,10000) L_0x1dc5830/d;
L_0x1dc5920/d .functor NOR 1, L_0x1dc5830, L_0x1dc5510, C4<0>, C4<0>;
L_0x1dc5920 .delay (20000,20000,20000) L_0x1dc5920/d;
L_0x1dc5ae0/d .functor NOT 1, L_0x1dc5920, C4<0>, C4<0>, C4<0>;
L_0x1dc5ae0 .delay (10000,10000,10000) L_0x1dc5ae0/d;
v0x17953e0_0 .net "and_in0ncom", 0 0, L_0x1dc5830; 1 drivers
v0x1795460_0 .net "and_in1com", 0 0, L_0x1dc5510; 1 drivers
v0x17954e0_0 .alias "in0", 0 0, v0x1797400_0;
v0x1795560_0 .alias "in1", 0 0, v0x1796f70_0;
v0x17955e0_0 .net "nand_in0ncom", 0 0, L_0x1dc56e0; 1 drivers
v0x1795660_0 .net "nand_in1com", 0 0, L_0x1dc5390; 1 drivers
v0x17956e0_0 .net "ncom", 0 0, L_0x1dc5620; 1 drivers
v0x1795760_0 .net "nor_wire", 0 0, L_0x1dc5920; 1 drivers
v0x17957e0_0 .alias "result", 0 0, v0x17882b0_0;
v0x1795860_0 .alias "sel0", 0 0, v0x17971a0_0;
S_0x178f7d0 .scope generate, "ALU32[19]" "ALU32[19]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x14bf398 .param/l "i" 2 105, +C4<010011>;
S_0x178f8c0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x178f7d0;
 .timescale -9 -12;
L_0x1dba800/d .functor NOT 1, L_0x1dc6470, C4<0>, C4<0>, C4<0>;
L_0x1dba800 .delay (10000,10000,10000) L_0x1dba800/d;
v0x1794660_0 .net "carryin", 0 0, L_0x1dc6510; 1 drivers
v0x17946e0_0 .net "carryout", 0 0, L_0x1dc7bd0; 1 drivers
v0x1794760_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x17947e0_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x1794860_0 .net "notB", 0 0, L_0x1dba800; 1 drivers
v0x17948e0_0 .net "operandA", 0 0, L_0x1dc63d0; 1 drivers
v0x1794960_0 .net "operandB", 0 0, L_0x1dc6470; 1 drivers
v0x1794a70_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1794af0_0 .net "result", 0 0, L_0x1dcb6b0; 1 drivers
v0x1794b70_0 .net "trueB", 0 0, L_0x1dc6a30; 1 drivers
v0x1794bf0_0 .net "wAddSub", 0 0, L_0x1dc7530; 1 drivers
v0x1794d00_0 .net "wNandAnd", 0 0, L_0x1dc8c80; 1 drivers
v0x1794e10_0 .net "wNorOr", 0 0, L_0x1dc96c0; 1 drivers
v0x1794f20_0 .net "wXor", 0 0, L_0x1dc8230; 1 drivers
L_0x1dcb7e0 .part v0x181c250_0, 0, 1;
L_0x1dcb8a0 .part v0x181c250_0, 1, 1;
L_0x1dcb9d0 .part v0x181c250_0, 2, 1;
S_0x1794070 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x178f8c0;
 .timescale -9 -12;
L_0x1dba900/d .functor NAND 1, L_0x1dba800, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1dba900 .delay (20000,20000,20000) L_0x1dba900/d;
L_0x1dba9e0/d .functor NOT 1, L_0x1dba900, C4<0>, C4<0>, C4<0>;
L_0x1dba9e0 .delay (10000,10000,10000) L_0x1dba9e0/d;
L_0x1dc66b0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dc66b0 .delay (10000,10000,10000) L_0x1dc66b0/d;
L_0x1dc6710/d .functor NAND 1, L_0x1dc6470, L_0x1dc66b0, C4<1>, C4<1>;
L_0x1dc6710 .delay (20000,20000,20000) L_0x1dc6710/d;
L_0x1dc67c0/d .functor NOT 1, L_0x1dc6710, C4<0>, C4<0>, C4<0>;
L_0x1dc67c0 .delay (10000,10000,10000) L_0x1dc67c0/d;
L_0x1dc68b0/d .functor NOR 1, L_0x1dc67c0, L_0x1dba9e0, C4<0>, C4<0>;
L_0x1dc68b0 .delay (20000,20000,20000) L_0x1dc68b0/d;
L_0x1dc6a30/d .functor NOT 1, L_0x1dc68b0, C4<0>, C4<0>, C4<0>;
L_0x1dc6a30 .delay (10000,10000,10000) L_0x1dc6a30/d;
v0x1794160_0 .net "and_in0ncom", 0 0, L_0x1dc67c0; 1 drivers
v0x17941e0_0 .net "and_in1com", 0 0, L_0x1dba9e0; 1 drivers
v0x1794260_0 .alias "in0", 0 0, v0x1794960_0;
v0x17942e0_0 .alias "in1", 0 0, v0x1794860_0;
v0x1794360_0 .net "nand_in0ncom", 0 0, L_0x1dc6710; 1 drivers
v0x17943e0_0 .net "nand_in1com", 0 0, L_0x1dba900; 1 drivers
v0x1794460_0 .net "ncom", 0 0, L_0x1dc66b0; 1 drivers
v0x17944e0_0 .net "nor_wire", 0 0, L_0x1dc68b0; 1 drivers
v0x1794560_0 .alias "result", 0 0, v0x1794b70_0;
v0x17945e0_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x1793090 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x178f8c0;
 .timescale -9 -12;
L_0x1dc7640/d .functor NAND 1, L_0x1dc63d0, L_0x1dc6a30, C4<1>, C4<1>;
L_0x1dc7640 .delay (20000,20000,20000) L_0x1dc7640/d;
L_0x1dc77d0/d .functor NOT 1, L_0x1dc7640, C4<0>, C4<0>, C4<0>;
L_0x1dc77d0 .delay (10000,10000,10000) L_0x1dc77d0/d;
L_0x1dc78c0/d .functor NAND 1, L_0x1dc6510, L_0x1dc6f50, C4<1>, C4<1>;
L_0x1dc78c0 .delay (20000,20000,20000) L_0x1dc78c0/d;
L_0x1dc7980/d .functor NOT 1, L_0x1dc78c0, C4<0>, C4<0>, C4<0>;
L_0x1dc7980 .delay (10000,10000,10000) L_0x1dc7980/d;
L_0x1dc7a90/d .functor NOR 1, L_0x1dc7980, L_0x1dc77d0, C4<0>, C4<0>;
L_0x1dc7a90 .delay (20000,20000,20000) L_0x1dc7a90/d;
L_0x1dc7bd0/d .functor NOT 1, L_0x1dc7a90, C4<0>, C4<0>, C4<0>;
L_0x1dc7bd0 .delay (10000,10000,10000) L_0x1dc7bd0/d;
v0x1793a60_0 .alias "a", 0 0, v0x17948e0_0;
v0x1793b70_0 .net "and_ab", 0 0, L_0x1dc77d0; 1 drivers
v0x1793bf0_0 .net "and_xor_ab_c", 0 0, L_0x1dc7980; 1 drivers
v0x1793c70_0 .alias "b", 0 0, v0x1794b70_0;
v0x1793cf0_0 .alias "carryin", 0 0, v0x1794660_0;
v0x1793d70_0 .alias "carryout", 0 0, v0x17946e0_0;
v0x1793df0_0 .net "nand_ab", 0 0, L_0x1dc7640; 1 drivers
v0x1793e70_0 .net "nand_xor_ab_c", 0 0, L_0x1dc78c0; 1 drivers
v0x1793ef0_0 .net "nco", 0 0, L_0x1dc7a90; 1 drivers
v0x1793f70_0 .alias "sum", 0 0, v0x1794bf0_0;
v0x1793ff0_0 .net "xor_ab", 0 0, L_0x1dc6f50; 1 drivers
S_0x17935f0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1793090;
 .timescale -9 -12;
L_0x1dc6b60/d .functor NAND 1, L_0x1dc63d0, L_0x1dc6a30, C4<1>, C4<1>;
L_0x1dc6b60 .delay (20000,20000,20000) L_0x1dc6b60/d;
L_0x1dc6c00/d .functor NOR 1, L_0x1dc63d0, L_0x1dc6a30, C4<0>, C4<0>;
L_0x1dc6c00 .delay (20000,20000,20000) L_0x1dc6c00/d;
L_0x1dc6ca0/d .functor NOT 1, L_0x1dc6c00, C4<0>, C4<0>, C4<0>;
L_0x1dc6ca0 .delay (10000,10000,10000) L_0x1dc6ca0/d;
L_0x1dc6dd0/d .functor NAND 1, L_0x1dc6ca0, L_0x1dc6b60, C4<1>, C4<1>;
L_0x1dc6dd0 .delay (20000,20000,20000) L_0x1dc6dd0/d;
L_0x1dc6f50/d .functor NOT 1, L_0x1dc6dd0, C4<0>, C4<0>, C4<0>;
L_0x1dc6f50 .delay (10000,10000,10000) L_0x1dc6f50/d;
v0x17936e0_0 .alias "a", 0 0, v0x17948e0_0;
v0x1793760_0 .alias "b", 0 0, v0x1794b70_0;
v0x17937e0_0 .net "nand_ab", 0 0, L_0x1dc6b60; 1 drivers
v0x1793860_0 .net "nor_ab", 0 0, L_0x1dc6c00; 1 drivers
v0x17938e0_0 .net "nxor_ab", 0 0, L_0x1dc6dd0; 1 drivers
v0x1793960_0 .net "or_ab", 0 0, L_0x1dc6ca0; 1 drivers
v0x17939e0_0 .alias "result", 0 0, v0x1793ff0_0;
S_0x1793180 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1793090;
 .timescale -9 -12;
L_0x1dc7080/d .functor NAND 1, L_0x1dc6f50, L_0x1dc6510, C4<1>, C4<1>;
L_0x1dc7080 .delay (20000,20000,20000) L_0x1dc7080/d;
L_0x1dc71f0/d .functor NOR 1, L_0x1dc6f50, L_0x1dc6510, C4<0>, C4<0>;
L_0x1dc71f0 .delay (20000,20000,20000) L_0x1dc71f0/d;
L_0x1dc7340/d .functor NOT 1, L_0x1dc71f0, C4<0>, C4<0>, C4<0>;
L_0x1dc7340 .delay (10000,10000,10000) L_0x1dc7340/d;
L_0x1dc7420/d .functor NAND 1, L_0x1dc7340, L_0x1dc7080, C4<1>, C4<1>;
L_0x1dc7420 .delay (20000,20000,20000) L_0x1dc7420/d;
L_0x1dc7530/d .functor NOT 1, L_0x1dc7420, C4<0>, C4<0>, C4<0>;
L_0x1dc7530 .delay (10000,10000,10000) L_0x1dc7530/d;
v0x1793270_0 .alias "a", 0 0, v0x1793ff0_0;
v0x17932f0_0 .alias "b", 0 0, v0x1794660_0;
v0x1793370_0 .net "nand_ab", 0 0, L_0x1dc7080; 1 drivers
v0x17933f0_0 .net "nor_ab", 0 0, L_0x1dc71f0; 1 drivers
v0x1793470_0 .net "nxor_ab", 0 0, L_0x1dc7420; 1 drivers
v0x17934f0_0 .net "or_ab", 0 0, L_0x1dc7340; 1 drivers
v0x1793570_0 .alias "result", 0 0, v0x1794bf0_0;
S_0x1792c20 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x178f8c0;
 .timescale -9 -12;
L_0x1dc7d90/d .functor NAND 1, L_0x1dc63d0, L_0x1dc6470, C4<1>, C4<1>;
L_0x1dc7d90 .delay (20000,20000,20000) L_0x1dc7d90/d;
L_0x1dc7e70/d .functor NOR 1, L_0x1dc63d0, L_0x1dc6470, C4<0>, C4<0>;
L_0x1dc7e70 .delay (20000,20000,20000) L_0x1dc7e70/d;
L_0x1dc8000/d .functor NOT 1, L_0x1dc7e70, C4<0>, C4<0>, C4<0>;
L_0x1dc8000 .delay (10000,10000,10000) L_0x1dc8000/d;
L_0x1dc80f0/d .functor NAND 1, L_0x1dc8000, L_0x1dc7d90, C4<1>, C4<1>;
L_0x1dc80f0 .delay (20000,20000,20000) L_0x1dc80f0/d;
L_0x1dc8230/d .functor NOT 1, L_0x1dc80f0, C4<0>, C4<0>, C4<0>;
L_0x1dc8230 .delay (10000,10000,10000) L_0x1dc8230/d;
v0x1792d10_0 .alias "a", 0 0, v0x17948e0_0;
v0x1792d90_0 .alias "b", 0 0, v0x1794960_0;
v0x1792e10_0 .net "nand_ab", 0 0, L_0x1dc7d90; 1 drivers
v0x1792e90_0 .net "nor_ab", 0 0, L_0x1dc7e70; 1 drivers
v0x1792f10_0 .net "nxor_ab", 0 0, L_0x1dc80f0; 1 drivers
v0x1792f90_0 .net "or_ab", 0 0, L_0x1dc8000; 1 drivers
v0x1793010_0 .alias "result", 0 0, v0x1794f20_0;
S_0x1792240 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x178f8c0;
 .timescale -9 -12;
L_0x120b9e0/d .functor NAND 1, L_0x1dc63d0, L_0x1dc6470, C4<1>, C4<1>;
L_0x120b9e0 .delay (20000,20000,20000) L_0x120b9e0/d;
L_0x1dc84c0/d .functor NOT 1, L_0x120b9e0, C4<0>, C4<0>, C4<0>;
L_0x1dc84c0 .delay (10000,10000,10000) L_0x1dc84c0/d;
v0x1792920_0 .alias "a", 0 0, v0x17948e0_0;
v0x17929a0_0 .net "and_ab", 0 0, L_0x1dc84c0; 1 drivers
v0x1792a20_0 .alias "b", 0 0, v0x1794960_0;
v0x1792aa0_0 .net "nand_ab", 0 0, L_0x120b9e0; 1 drivers
v0x1792b20_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1792ba0_0 .alias "result", 0 0, v0x1794d00_0;
S_0x1792330 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1792240;
 .timescale -9 -12;
L_0x1dc85f0/d .functor NAND 1, L_0x1dc84c0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dc85f0 .delay (20000,20000,20000) L_0x1dc85f0/d;
L_0x1dc86d0/d .functor NOT 1, L_0x1dc85f0, C4<0>, C4<0>, C4<0>;
L_0x1dc86d0 .delay (10000,10000,10000) L_0x1dc86d0/d;
L_0x1dc87e0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dc87e0 .delay (10000,10000,10000) L_0x1dc87e0/d;
L_0x1dc88a0/d .functor NAND 1, L_0x120b9e0, L_0x1dc87e0, C4<1>, C4<1>;
L_0x1dc88a0 .delay (20000,20000,20000) L_0x1dc88a0/d;
L_0x1dc89f0/d .functor NOT 1, L_0x1dc88a0, C4<0>, C4<0>, C4<0>;
L_0x1dc89f0 .delay (10000,10000,10000) L_0x1dc89f0/d;
L_0x1dc8ae0/d .functor NOR 1, L_0x1dc89f0, L_0x1dc86d0, C4<0>, C4<0>;
L_0x1dc8ae0 .delay (20000,20000,20000) L_0x1dc8ae0/d;
L_0x1dc8c80/d .functor NOT 1, L_0x1dc8ae0, C4<0>, C4<0>, C4<0>;
L_0x1dc8c80 .delay (10000,10000,10000) L_0x1dc8c80/d;
v0x1792420_0 .net "and_in0ncom", 0 0, L_0x1dc89f0; 1 drivers
v0x17924a0_0 .net "and_in1com", 0 0, L_0x1dc86d0; 1 drivers
v0x1792520_0 .alias "in0", 0 0, v0x1792aa0_0;
v0x17925a0_0 .alias "in1", 0 0, v0x17929a0_0;
v0x1792620_0 .net "nand_in0ncom", 0 0, L_0x1dc88a0; 1 drivers
v0x17926a0_0 .net "nand_in1com", 0 0, L_0x1dc85f0; 1 drivers
v0x1792720_0 .net "ncom", 0 0, L_0x1dc87e0; 1 drivers
v0x17927a0_0 .net "nor_wire", 0 0, L_0x1dc8ae0; 1 drivers
v0x1792820_0 .alias "result", 0 0, v0x1794d00_0;
v0x17928a0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x1791860 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x178f8c0;
 .timescale -9 -12;
L_0x1dc8db0/d .functor NOR 1, L_0x1dc63d0, L_0x1dc6470, C4<0>, C4<0>;
L_0x1dc8db0 .delay (20000,20000,20000) L_0x1dc8db0/d;
L_0x1dc8f00/d .functor NOT 1, L_0x1dc8db0, C4<0>, C4<0>, C4<0>;
L_0x1dc8f00 .delay (10000,10000,10000) L_0x1dc8f00/d;
v0x1791f40_0 .alias "a", 0 0, v0x17948e0_0;
v0x1791fc0_0 .alias "b", 0 0, v0x1794960_0;
v0x1792040_0 .net "nor_ab", 0 0, L_0x1dc8db0; 1 drivers
v0x17920c0_0 .net "or_ab", 0 0, L_0x1dc8f00; 1 drivers
v0x1792140_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17921c0_0 .alias "result", 0 0, v0x1794e10_0;
S_0x1791950 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1791860;
 .timescale -9 -12;
L_0x1dc9030/d .functor NAND 1, L_0x1dc8f00, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dc9030 .delay (20000,20000,20000) L_0x1dc9030/d;
L_0x1dc9110/d .functor NOT 1, L_0x1dc9030, C4<0>, C4<0>, C4<0>;
L_0x1dc9110 .delay (10000,10000,10000) L_0x1dc9110/d;
L_0x1dc9220/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dc9220 .delay (10000,10000,10000) L_0x1dc9220/d;
L_0x1dc92e0/d .functor NAND 1, L_0x1dc8db0, L_0x1dc9220, C4<1>, C4<1>;
L_0x1dc92e0 .delay (20000,20000,20000) L_0x1dc92e0/d;
L_0x1dc9430/d .functor NOT 1, L_0x1dc92e0, C4<0>, C4<0>, C4<0>;
L_0x1dc9430 .delay (10000,10000,10000) L_0x1dc9430/d;
L_0x1dc9520/d .functor NOR 1, L_0x1dc9430, L_0x1dc9110, C4<0>, C4<0>;
L_0x1dc9520 .delay (20000,20000,20000) L_0x1dc9520/d;
L_0x1dc96c0/d .functor NOT 1, L_0x1dc9520, C4<0>, C4<0>, C4<0>;
L_0x1dc96c0 .delay (10000,10000,10000) L_0x1dc96c0/d;
v0x1791a40_0 .net "and_in0ncom", 0 0, L_0x1dc9430; 1 drivers
v0x1791ac0_0 .net "and_in1com", 0 0, L_0x1dc9110; 1 drivers
v0x1791b40_0 .alias "in0", 0 0, v0x1792040_0;
v0x1791bc0_0 .alias "in1", 0 0, v0x17920c0_0;
v0x1791c40_0 .net "nand_in0ncom", 0 0, L_0x1dc92e0; 1 drivers
v0x1791cc0_0 .net "nand_in1com", 0 0, L_0x1dc9030; 1 drivers
v0x1791d40_0 .net "ncom", 0 0, L_0x1dc9220; 1 drivers
v0x1791dc0_0 .net "nor_wire", 0 0, L_0x1dc9520; 1 drivers
v0x1791e40_0 .alias "result", 0 0, v0x1794e10_0;
v0x1791ec0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x178f9b0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x178f8c0;
 .timescale -9 -12;
v0x1791260_0 .alias "in0", 0 0, v0x1794bf0_0;
v0x17912e0_0 .alias "in1", 0 0, v0x1794f20_0;
v0x1791360_0 .alias "in2", 0 0, v0x1794d00_0;
v0x17913e0_0 .alias "in3", 0 0, v0x1794e10_0;
v0x1791460_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x17914e0_0 .alias "result", 0 0, v0x1794af0_0;
v0x1791560_0 .net "sel0", 0 0, L_0x1dcb7e0; 1 drivers
v0x17915e0_0 .net "sel1", 0 0, L_0x1dcb8a0; 1 drivers
v0x1791660_0 .net "sel2", 0 0, L_0x1dcb9d0; 1 drivers
v0x17916e0_0 .net "w0", 0 0, L_0x1dc9e80; 1 drivers
v0x1791760_0 .net "w1", 0 0, L_0x1dca600; 1 drivers
v0x17917e0_0 .net "w2", 0 0, L_0x1dcae50; 1 drivers
S_0x1790c70 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x178f9b0;
 .timescale -9 -12;
L_0x1dc97f0/d .functor NAND 1, L_0x1dc8230, L_0x1dcb7e0, C4<1>, C4<1>;
L_0x1dc97f0 .delay (20000,20000,20000) L_0x1dc97f0/d;
L_0x1dc98d0/d .functor NOT 1, L_0x1dc97f0, C4<0>, C4<0>, C4<0>;
L_0x1dc98d0 .delay (10000,10000,10000) L_0x1dc98d0/d;
L_0x1dc99e0/d .functor NOT 1, L_0x1dcb7e0, C4<0>, C4<0>, C4<0>;
L_0x1dc99e0 .delay (10000,10000,10000) L_0x1dc99e0/d;
L_0x1dc9b30/d .functor NAND 1, L_0x1dc7530, L_0x1dc99e0, C4<1>, C4<1>;
L_0x1dc9b30 .delay (20000,20000,20000) L_0x1dc9b30/d;
L_0x1dc9bf0/d .functor NOT 1, L_0x1dc9b30, C4<0>, C4<0>, C4<0>;
L_0x1dc9bf0 .delay (10000,10000,10000) L_0x1dc9bf0/d;
L_0x1dc9ce0/d .functor NOR 1, L_0x1dc9bf0, L_0x1dc98d0, C4<0>, C4<0>;
L_0x1dc9ce0 .delay (20000,20000,20000) L_0x1dc9ce0/d;
L_0x1dc9e80/d .functor NOT 1, L_0x1dc9ce0, C4<0>, C4<0>, C4<0>;
L_0x1dc9e80 .delay (10000,10000,10000) L_0x1dc9e80/d;
v0x1790d60_0 .net "and_in0ncom", 0 0, L_0x1dc9bf0; 1 drivers
v0x1790de0_0 .net "and_in1com", 0 0, L_0x1dc98d0; 1 drivers
v0x1790e60_0 .alias "in0", 0 0, v0x1794bf0_0;
v0x1790ee0_0 .alias "in1", 0 0, v0x1794f20_0;
v0x1790f60_0 .net "nand_in0ncom", 0 0, L_0x1dc9b30; 1 drivers
v0x1790fe0_0 .net "nand_in1com", 0 0, L_0x1dc97f0; 1 drivers
v0x1791060_0 .net "ncom", 0 0, L_0x1dc99e0; 1 drivers
v0x17910e0_0 .net "nor_wire", 0 0, L_0x1dc9ce0; 1 drivers
v0x1791160_0 .alias "result", 0 0, v0x17916e0_0;
v0x17911e0_0 .alias "sel0", 0 0, v0x1791560_0;
S_0x1790680 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x178f9b0;
 .timescale -9 -12;
L_0x1dc9fb0/d .functor NAND 1, L_0x1dc96c0, L_0x1dcb7e0, C4<1>, C4<1>;
L_0x1dc9fb0 .delay (20000,20000,20000) L_0x1dc9fb0/d;
L_0x1dca090/d .functor NOT 1, L_0x1dc9fb0, C4<0>, C4<0>, C4<0>;
L_0x1dca090 .delay (10000,10000,10000) L_0x1dca090/d;
L_0x1dca1a0/d .functor NOT 1, L_0x1dcb7e0, C4<0>, C4<0>, C4<0>;
L_0x1dca1a0 .delay (10000,10000,10000) L_0x1dca1a0/d;
L_0x1dca260/d .functor NAND 1, L_0x1dc8c80, L_0x1dca1a0, C4<1>, C4<1>;
L_0x1dca260 .delay (20000,20000,20000) L_0x1dca260/d;
L_0x1dca370/d .functor NOT 1, L_0x1dca260, C4<0>, C4<0>, C4<0>;
L_0x1dca370 .delay (10000,10000,10000) L_0x1dca370/d;
L_0x1dca460/d .functor NOR 1, L_0x1dca370, L_0x1dca090, C4<0>, C4<0>;
L_0x1dca460 .delay (20000,20000,20000) L_0x1dca460/d;
L_0x1dca600/d .functor NOT 1, L_0x1dca460, C4<0>, C4<0>, C4<0>;
L_0x1dca600 .delay (10000,10000,10000) L_0x1dca600/d;
v0x1790770_0 .net "and_in0ncom", 0 0, L_0x1dca370; 1 drivers
v0x17907f0_0 .net "and_in1com", 0 0, L_0x1dca090; 1 drivers
v0x1790870_0 .alias "in0", 0 0, v0x1794d00_0;
v0x17908f0_0 .alias "in1", 0 0, v0x1794e10_0;
v0x1790970_0 .net "nand_in0ncom", 0 0, L_0x1dca260; 1 drivers
v0x17909f0_0 .net "nand_in1com", 0 0, L_0x1dc9fb0; 1 drivers
v0x1790a70_0 .net "ncom", 0 0, L_0x1dca1a0; 1 drivers
v0x1790af0_0 .net "nor_wire", 0 0, L_0x1dca460; 1 drivers
v0x1790b70_0 .alias "result", 0 0, v0x1791760_0;
v0x1790bf0_0 .alias "sel0", 0 0, v0x1791560_0;
S_0x1790090 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x178f9b0;
 .timescale -9 -12;
L_0x1dca730/d .functor NAND 1, L_0x1dca600, L_0x1dcb8a0, C4<1>, C4<1>;
L_0x1dca730 .delay (20000,20000,20000) L_0x1dca730/d;
L_0x1dca8a0/d .functor NOT 1, L_0x1dca730, C4<0>, C4<0>, C4<0>;
L_0x1dca8a0 .delay (10000,10000,10000) L_0x1dca8a0/d;
L_0x1dca9b0/d .functor NOT 1, L_0x1dcb8a0, C4<0>, C4<0>, C4<0>;
L_0x1dca9b0 .delay (10000,10000,10000) L_0x1dca9b0/d;
L_0x1dcaa70/d .functor NAND 1, L_0x1dc9e80, L_0x1dca9b0, C4<1>, C4<1>;
L_0x1dcaa70 .delay (20000,20000,20000) L_0x1dcaa70/d;
L_0x1dcabc0/d .functor NOT 1, L_0x1dcaa70, C4<0>, C4<0>, C4<0>;
L_0x1dcabc0 .delay (10000,10000,10000) L_0x1dcabc0/d;
L_0x1dcacb0/d .functor NOR 1, L_0x1dcabc0, L_0x1dca8a0, C4<0>, C4<0>;
L_0x1dcacb0 .delay (20000,20000,20000) L_0x1dcacb0/d;
L_0x1dcae50/d .functor NOT 1, L_0x1dcacb0, C4<0>, C4<0>, C4<0>;
L_0x1dcae50 .delay (10000,10000,10000) L_0x1dcae50/d;
v0x1790180_0 .net "and_in0ncom", 0 0, L_0x1dcabc0; 1 drivers
v0x1790200_0 .net "and_in1com", 0 0, L_0x1dca8a0; 1 drivers
v0x1790280_0 .alias "in0", 0 0, v0x17916e0_0;
v0x1790300_0 .alias "in1", 0 0, v0x1791760_0;
v0x1790380_0 .net "nand_in0ncom", 0 0, L_0x1dcaa70; 1 drivers
v0x1790400_0 .net "nand_in1com", 0 0, L_0x1dca730; 1 drivers
v0x1790480_0 .net "ncom", 0 0, L_0x1dca9b0; 1 drivers
v0x1790500_0 .net "nor_wire", 0 0, L_0x1dcacb0; 1 drivers
v0x1790580_0 .alias "result", 0 0, v0x17917e0_0;
v0x1790600_0 .alias "sel0", 0 0, v0x17915e0_0;
S_0x178faa0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x178f9b0;
 .timescale -9 -12;
L_0x1dcaf80/d .functor NAND 1, C4<0>, L_0x1dcb9d0, C4<1>, C4<1>;
L_0x1dcaf80 .delay (20000,20000,20000) L_0x1dcaf80/d;
L_0x1dcb100/d .functor NOT 1, L_0x1dcaf80, C4<0>, C4<0>, C4<0>;
L_0x1dcb100 .delay (10000,10000,10000) L_0x1dcb100/d;
L_0x1dcb210/d .functor NOT 1, L_0x1dcb9d0, C4<0>, C4<0>, C4<0>;
L_0x1dcb210 .delay (10000,10000,10000) L_0x1dcb210/d;
L_0x1dcb2d0/d .functor NAND 1, L_0x1dcae50, L_0x1dcb210, C4<1>, C4<1>;
L_0x1dcb2d0 .delay (20000,20000,20000) L_0x1dcb2d0/d;
L_0x1dcb420/d .functor NOT 1, L_0x1dcb2d0, C4<0>, C4<0>, C4<0>;
L_0x1dcb420 .delay (10000,10000,10000) L_0x1dcb420/d;
L_0x1dcb510/d .functor NOR 1, L_0x1dcb420, L_0x1dcb100, C4<0>, C4<0>;
L_0x1dcb510 .delay (20000,20000,20000) L_0x1dcb510/d;
L_0x1dcb6b0/d .functor NOT 1, L_0x1dcb510, C4<0>, C4<0>, C4<0>;
L_0x1dcb6b0 .delay (10000,10000,10000) L_0x1dcb6b0/d;
v0x178fb90_0 .net "and_in0ncom", 0 0, L_0x1dcb420; 1 drivers
v0x178fc10_0 .net "and_in1com", 0 0, L_0x1dcb100; 1 drivers
v0x178fc90_0 .alias "in0", 0 0, v0x17917e0_0;
v0x178fd10_0 .alias "in1", 0 0, v0x1791460_0;
v0x178fd90_0 .net "nand_in0ncom", 0 0, L_0x1dcb2d0; 1 drivers
v0x178fe10_0 .net "nand_in1com", 0 0, L_0x1dcaf80; 1 drivers
v0x178fe90_0 .net "ncom", 0 0, L_0x1dcb210; 1 drivers
v0x178ff10_0 .net "nor_wire", 0 0, L_0x1dcb510; 1 drivers
v0x178ff90_0 .alias "result", 0 0, v0x1794af0_0;
v0x1790010_0 .alias "sel0", 0 0, v0x1791660_0;
S_0x1789f80 .scope generate, "ALU32[20]" "ALU32[20]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x15b4e28 .param/l "i" 2 105, +C4<010100>;
S_0x178a070 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1789f80;
 .timescale -9 -12;
L_0x12890f0/d .functor NOT 1, L_0x1dcbe50, C4<0>, C4<0>, C4<0>;
L_0x12890f0 .delay (10000,10000,10000) L_0x12890f0/d;
v0x178ee10_0 .net "carryin", 0 0, L_0x1dcbef0; 1 drivers
v0x178ee90_0 .net "carryout", 0 0, L_0x1dcd610; 1 drivers
v0x178ef10_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x178ef90_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x178f010_0 .net "notB", 0 0, L_0x12890f0; 1 drivers
v0x178f090_0 .net "operandA", 0 0, L_0x1dcbdb0; 1 drivers
v0x178f110_0 .net "operandB", 0 0, L_0x1dcbe50; 1 drivers
v0x178f220_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x178f2a0_0 .net "result", 0 0, L_0x1dd11c0; 1 drivers
v0x178f320_0 .net "trueB", 0 0, L_0x1dcc410; 1 drivers
v0x178f3a0_0 .net "wAddSub", 0 0, L_0x1dccf70; 1 drivers
v0x178f4b0_0 .net "wNandAnd", 0 0, L_0x1dce710; 1 drivers
v0x178f5c0_0 .net "wNorOr", 0 0, L_0x1dcf150; 1 drivers
v0x178f6d0_0 .net "wXor", 0 0, L_0x1dcdc70; 1 drivers
L_0x1dd12f0 .part v0x181c250_0, 0, 1;
L_0x1dd13b0 .part v0x181c250_0, 1, 1;
L_0x1dd14e0 .part v0x181c250_0, 2, 1;
S_0x178e820 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x178a070;
 .timescale -9 -12;
L_0x1566d90/d .functor NAND 1, L_0x12890f0, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1566d90 .delay (20000,20000,20000) L_0x1566d90/d;
L_0x12584c0/d .functor NOT 1, L_0x1566d90, C4<0>, C4<0>, C4<0>;
L_0x12584c0 .delay (10000,10000,10000) L_0x12584c0/d;
L_0x1dcc010/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dcc010 .delay (10000,10000,10000) L_0x1dcc010/d;
L_0x1dcc0b0/d .functor NAND 1, L_0x1dcbe50, L_0x1dcc010, C4<1>, C4<1>;
L_0x1dcc0b0 .delay (20000,20000,20000) L_0x1dcc0b0/d;
L_0x1dcc1a0/d .functor NOT 1, L_0x1dcc0b0, C4<0>, C4<0>, C4<0>;
L_0x1dcc1a0 .delay (10000,10000,10000) L_0x1dcc1a0/d;
L_0x1dcc290/d .functor NOR 1, L_0x1dcc1a0, L_0x12584c0, C4<0>, C4<0>;
L_0x1dcc290 .delay (20000,20000,20000) L_0x1dcc290/d;
L_0x1dcc410/d .functor NOT 1, L_0x1dcc290, C4<0>, C4<0>, C4<0>;
L_0x1dcc410 .delay (10000,10000,10000) L_0x1dcc410/d;
v0x178e910_0 .net "and_in0ncom", 0 0, L_0x1dcc1a0; 1 drivers
v0x178e990_0 .net "and_in1com", 0 0, L_0x12584c0; 1 drivers
v0x178ea10_0 .alias "in0", 0 0, v0x178f110_0;
v0x178ea90_0 .alias "in1", 0 0, v0x178f010_0;
v0x178eb10_0 .net "nand_in0ncom", 0 0, L_0x1dcc0b0; 1 drivers
v0x178eb90_0 .net "nand_in1com", 0 0, L_0x1566d90; 1 drivers
v0x178ec10_0 .net "ncom", 0 0, L_0x1dcc010; 1 drivers
v0x178ec90_0 .net "nor_wire", 0 0, L_0x1dcc290; 1 drivers
v0x178ed10_0 .alias "result", 0 0, v0x178f320_0;
v0x178ed90_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x178d840 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x178a070;
 .timescale -9 -12;
L_0x1dcd080/d .functor NAND 1, L_0x1dcbdb0, L_0x1dcc410, C4<1>, C4<1>;
L_0x1dcd080 .delay (20000,20000,20000) L_0x1dcd080/d;
L_0x1dcd210/d .functor NOT 1, L_0x1dcd080, C4<0>, C4<0>, C4<0>;
L_0x1dcd210 .delay (10000,10000,10000) L_0x1dcd210/d;
L_0x1dcd300/d .functor NAND 1, L_0x1dcbef0, L_0x1dcc9a0, C4<1>, C4<1>;
L_0x1dcd300 .delay (20000,20000,20000) L_0x1dcd300/d;
L_0x1dcd3c0/d .functor NOT 1, L_0x1dcd300, C4<0>, C4<0>, C4<0>;
L_0x1dcd3c0 .delay (10000,10000,10000) L_0x1dcd3c0/d;
L_0x1dcd4d0/d .functor NOR 1, L_0x1dcd3c0, L_0x1dcd210, C4<0>, C4<0>;
L_0x1dcd4d0 .delay (20000,20000,20000) L_0x1dcd4d0/d;
L_0x1dcd610/d .functor NOT 1, L_0x1dcd4d0, C4<0>, C4<0>, C4<0>;
L_0x1dcd610 .delay (10000,10000,10000) L_0x1dcd610/d;
v0x178e210_0 .alias "a", 0 0, v0x178f090_0;
v0x178e320_0 .net "and_ab", 0 0, L_0x1dcd210; 1 drivers
v0x178e3a0_0 .net "and_xor_ab_c", 0 0, L_0x1dcd3c0; 1 drivers
v0x178e420_0 .alias "b", 0 0, v0x178f320_0;
v0x178e4a0_0 .alias "carryin", 0 0, v0x178ee10_0;
v0x178e520_0 .alias "carryout", 0 0, v0x178ee90_0;
v0x178e5a0_0 .net "nand_ab", 0 0, L_0x1dcd080; 1 drivers
v0x178e620_0 .net "nand_xor_ab_c", 0 0, L_0x1dcd300; 1 drivers
v0x178e6a0_0 .net "nco", 0 0, L_0x1dcd4d0; 1 drivers
v0x178e720_0 .alias "sum", 0 0, v0x178f3a0_0;
v0x178e7a0_0 .net "xor_ab", 0 0, L_0x1dcc9a0; 1 drivers
S_0x178dda0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x178d840;
 .timescale -9 -12;
L_0x15e5570/d .functor NAND 1, L_0x1dcbdb0, L_0x1dcc410, C4<1>, C4<1>;
L_0x15e5570 .delay (20000,20000,20000) L_0x15e5570/d;
L_0x1dcc650/d .functor NOR 1, L_0x1dcbdb0, L_0x1dcc410, C4<0>, C4<0>;
L_0x1dcc650 .delay (20000,20000,20000) L_0x1dcc650/d;
L_0x1dcc710/d .functor NOT 1, L_0x1dcc650, C4<0>, C4<0>, C4<0>;
L_0x1dcc710 .delay (10000,10000,10000) L_0x1dcc710/d;
L_0x1dcc820/d .functor NAND 1, L_0x1dcc710, L_0x15e5570, C4<1>, C4<1>;
L_0x1dcc820 .delay (20000,20000,20000) L_0x1dcc820/d;
L_0x1dcc9a0/d .functor NOT 1, L_0x1dcc820, C4<0>, C4<0>, C4<0>;
L_0x1dcc9a0 .delay (10000,10000,10000) L_0x1dcc9a0/d;
v0x178de90_0 .alias "a", 0 0, v0x178f090_0;
v0x178df10_0 .alias "b", 0 0, v0x178f320_0;
v0x178df90_0 .net "nand_ab", 0 0, L_0x15e5570; 1 drivers
v0x178e010_0 .net "nor_ab", 0 0, L_0x1dcc650; 1 drivers
v0x178e090_0 .net "nxor_ab", 0 0, L_0x1dcc820; 1 drivers
v0x178e110_0 .net "or_ab", 0 0, L_0x1dcc710; 1 drivers
v0x178e190_0 .alias "result", 0 0, v0x178e7a0_0;
S_0x178d930 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x178d840;
 .timescale -9 -12;
L_0x1dccab0/d .functor NAND 1, L_0x1dcc9a0, L_0x1dcbef0, C4<1>, C4<1>;
L_0x1dccab0 .delay (20000,20000,20000) L_0x1dccab0/d;
L_0x1dccc40/d .functor NOR 1, L_0x1dcc9a0, L_0x1dcbef0, C4<0>, C4<0>;
L_0x1dccc40 .delay (20000,20000,20000) L_0x1dccc40/d;
L_0x17777a0/d .functor NOT 1, L_0x1dccc40, C4<0>, C4<0>, C4<0>;
L_0x17777a0 .delay (10000,10000,10000) L_0x17777a0/d;
L_0x1dcce10/d .functor NAND 1, L_0x17777a0, L_0x1dccab0, C4<1>, C4<1>;
L_0x1dcce10 .delay (20000,20000,20000) L_0x1dcce10/d;
L_0x1dccf70/d .functor NOT 1, L_0x1dcce10, C4<0>, C4<0>, C4<0>;
L_0x1dccf70 .delay (10000,10000,10000) L_0x1dccf70/d;
v0x178da20_0 .alias "a", 0 0, v0x178e7a0_0;
v0x178daa0_0 .alias "b", 0 0, v0x178ee10_0;
v0x178db20_0 .net "nand_ab", 0 0, L_0x1dccab0; 1 drivers
v0x178dba0_0 .net "nor_ab", 0 0, L_0x1dccc40; 1 drivers
v0x178dc20_0 .net "nxor_ab", 0 0, L_0x1dcce10; 1 drivers
v0x178dca0_0 .net "or_ab", 0 0, L_0x17777a0; 1 drivers
v0x178dd20_0 .alias "result", 0 0, v0x178f3a0_0;
S_0x178d3d0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x178a070;
 .timescale -9 -12;
L_0x1dcd7d0/d .functor NAND 1, L_0x1dcbdb0, L_0x1dcbe50, C4<1>, C4<1>;
L_0x1dcd7d0 .delay (20000,20000,20000) L_0x1dcd7d0/d;
L_0x1dcd8b0/d .functor NOR 1, L_0x1dcbdb0, L_0x1dcbe50, C4<0>, C4<0>;
L_0x1dcd8b0 .delay (20000,20000,20000) L_0x1dcd8b0/d;
L_0x1dcda40/d .functor NOT 1, L_0x1dcd8b0, C4<0>, C4<0>, C4<0>;
L_0x1dcda40 .delay (10000,10000,10000) L_0x1dcda40/d;
L_0x1dcdb30/d .functor NAND 1, L_0x1dcda40, L_0x1dcd7d0, C4<1>, C4<1>;
L_0x1dcdb30 .delay (20000,20000,20000) L_0x1dcdb30/d;
L_0x1dcdc70/d .functor NOT 1, L_0x1dcdb30, C4<0>, C4<0>, C4<0>;
L_0x1dcdc70 .delay (10000,10000,10000) L_0x1dcdc70/d;
v0x178d4c0_0 .alias "a", 0 0, v0x178f090_0;
v0x178d540_0 .alias "b", 0 0, v0x178f110_0;
v0x178d5c0_0 .net "nand_ab", 0 0, L_0x1dcd7d0; 1 drivers
v0x178d640_0 .net "nor_ab", 0 0, L_0x1dcd8b0; 1 drivers
v0x178d6c0_0 .net "nxor_ab", 0 0, L_0x1dcdb30; 1 drivers
v0x178d740_0 .net "or_ab", 0 0, L_0x1dcda40; 1 drivers
v0x178d7c0_0 .alias "result", 0 0, v0x178f6d0_0;
S_0x178c9f0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x178a070;
 .timescale -9 -12;
L_0x1dcddc0/d .functor NAND 1, L_0x1dcbdb0, L_0x1dcbe50, C4<1>, C4<1>;
L_0x1dcddc0 .delay (20000,20000,20000) L_0x1dcddc0/d;
L_0x1dcdf10/d .functor NOT 1, L_0x1dcddc0, C4<0>, C4<0>, C4<0>;
L_0x1dcdf10 .delay (10000,10000,10000) L_0x1dcdf10/d;
v0x178d0d0_0 .alias "a", 0 0, v0x178f090_0;
v0x178d150_0 .net "and_ab", 0 0, L_0x1dcdf10; 1 drivers
v0x178d1d0_0 .alias "b", 0 0, v0x178f110_0;
v0x178d250_0 .net "nand_ab", 0 0, L_0x1dcddc0; 1 drivers
v0x178d2d0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x178d350_0 .alias "result", 0 0, v0x178f4b0_0;
S_0x178cae0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x178c9f0;
 .timescale -9 -12;
L_0x1dce040/d .functor NAND 1, L_0x1dcdf10, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dce040 .delay (20000,20000,20000) L_0x1dce040/d;
L_0x1dce140/d .functor NOT 1, L_0x1dce040, C4<0>, C4<0>, C4<0>;
L_0x1dce140 .delay (10000,10000,10000) L_0x1dce140/d;
L_0x1dce250/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dce250 .delay (10000,10000,10000) L_0x1dce250/d;
L_0x1dce310/d .functor NAND 1, L_0x1dcddc0, L_0x1dce250, C4<1>, C4<1>;
L_0x1dce310 .delay (20000,20000,20000) L_0x1dce310/d;
L_0x1dce460/d .functor NOT 1, L_0x1dce310, C4<0>, C4<0>, C4<0>;
L_0x1dce460 .delay (10000,10000,10000) L_0x1dce460/d;
L_0x1dce550/d .functor NOR 1, L_0x1dce460, L_0x1dce140, C4<0>, C4<0>;
L_0x1dce550 .delay (20000,20000,20000) L_0x1dce550/d;
L_0x1dce710/d .functor NOT 1, L_0x1dce550, C4<0>, C4<0>, C4<0>;
L_0x1dce710 .delay (10000,10000,10000) L_0x1dce710/d;
v0x178cbd0_0 .net "and_in0ncom", 0 0, L_0x1dce460; 1 drivers
v0x178cc50_0 .net "and_in1com", 0 0, L_0x1dce140; 1 drivers
v0x178ccd0_0 .alias "in0", 0 0, v0x178d250_0;
v0x178cd50_0 .alias "in1", 0 0, v0x178d150_0;
v0x178cdd0_0 .net "nand_in0ncom", 0 0, L_0x1dce310; 1 drivers
v0x178ce50_0 .net "nand_in1com", 0 0, L_0x1dce040; 1 drivers
v0x178ced0_0 .net "ncom", 0 0, L_0x1dce250; 1 drivers
v0x178cf50_0 .net "nor_wire", 0 0, L_0x1dce550; 1 drivers
v0x178cfd0_0 .alias "result", 0 0, v0x178f4b0_0;
v0x178d050_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x178c010 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x178a070;
 .timescale -9 -12;
L_0x1dce840/d .functor NOR 1, L_0x1dcbdb0, L_0x1dcbe50, C4<0>, C4<0>;
L_0x1dce840 .delay (20000,20000,20000) L_0x1dce840/d;
L_0x1dce990/d .functor NOT 1, L_0x1dce840, C4<0>, C4<0>, C4<0>;
L_0x1dce990 .delay (10000,10000,10000) L_0x1dce990/d;
v0x178c6f0_0 .alias "a", 0 0, v0x178f090_0;
v0x178c770_0 .alias "b", 0 0, v0x178f110_0;
v0x178c7f0_0 .net "nor_ab", 0 0, L_0x1dce840; 1 drivers
v0x178c870_0 .net "or_ab", 0 0, L_0x1dce990; 1 drivers
v0x178c8f0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x178c970_0 .alias "result", 0 0, v0x178f5c0_0;
S_0x178c100 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x178c010;
 .timescale -9 -12;
L_0x1dceac0/d .functor NAND 1, L_0x1dce990, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dceac0 .delay (20000,20000,20000) L_0x1dceac0/d;
L_0x1dceba0/d .functor NOT 1, L_0x1dceac0, C4<0>, C4<0>, C4<0>;
L_0x1dceba0 .delay (10000,10000,10000) L_0x1dceba0/d;
L_0x1dcecb0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dcecb0 .delay (10000,10000,10000) L_0x1dcecb0/d;
L_0x1dced70/d .functor NAND 1, L_0x1dce840, L_0x1dcecb0, C4<1>, C4<1>;
L_0x1dced70 .delay (20000,20000,20000) L_0x1dced70/d;
L_0x1dceec0/d .functor NOT 1, L_0x1dced70, C4<0>, C4<0>, C4<0>;
L_0x1dceec0 .delay (10000,10000,10000) L_0x1dceec0/d;
L_0x1dcefb0/d .functor NOR 1, L_0x1dceec0, L_0x1dceba0, C4<0>, C4<0>;
L_0x1dcefb0 .delay (20000,20000,20000) L_0x1dcefb0/d;
L_0x1dcf150/d .functor NOT 1, L_0x1dcefb0, C4<0>, C4<0>, C4<0>;
L_0x1dcf150 .delay (10000,10000,10000) L_0x1dcf150/d;
v0x178c1f0_0 .net "and_in0ncom", 0 0, L_0x1dceec0; 1 drivers
v0x178c270_0 .net "and_in1com", 0 0, L_0x1dceba0; 1 drivers
v0x178c2f0_0 .alias "in0", 0 0, v0x178c7f0_0;
v0x178c370_0 .alias "in1", 0 0, v0x178c870_0;
v0x178c3f0_0 .net "nand_in0ncom", 0 0, L_0x1dced70; 1 drivers
v0x178c470_0 .net "nand_in1com", 0 0, L_0x1dceac0; 1 drivers
v0x178c4f0_0 .net "ncom", 0 0, L_0x1dcecb0; 1 drivers
v0x178c570_0 .net "nor_wire", 0 0, L_0x1dcefb0; 1 drivers
v0x178c5f0_0 .alias "result", 0 0, v0x178f5c0_0;
v0x178c670_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x178a160 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x178a070;
 .timescale -9 -12;
v0x178ba10_0 .alias "in0", 0 0, v0x178f3a0_0;
v0x178ba90_0 .alias "in1", 0 0, v0x178f6d0_0;
v0x178bb10_0 .alias "in2", 0 0, v0x178f4b0_0;
v0x178bb90_0 .alias "in3", 0 0, v0x178f5c0_0;
v0x178bc10_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x178bc90_0 .alias "result", 0 0, v0x178f2a0_0;
v0x178bd10_0 .net "sel0", 0 0, L_0x1dd12f0; 1 drivers
v0x178bd90_0 .net "sel1", 0 0, L_0x1dd13b0; 1 drivers
v0x178be10_0 .net "sel2", 0 0, L_0x1dd14e0; 1 drivers
v0x178be90_0 .net "w0", 0 0, L_0x1dcf970; 1 drivers
v0x178bf10_0 .net "w1", 0 0, L_0x1dd0110; 1 drivers
v0x178bf90_0 .net "w2", 0 0, L_0x1dd0960; 1 drivers
S_0x178b420 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x178a160;
 .timescale -9 -12;
L_0x1dcf280/d .functor NAND 1, L_0x1dcdc70, L_0x1dd12f0, C4<1>, C4<1>;
L_0x1dcf280 .delay (20000,20000,20000) L_0x1dcf280/d;
L_0x1dcf380/d .functor NOT 1, L_0x1dcf280, C4<0>, C4<0>, C4<0>;
L_0x1dcf380 .delay (10000,10000,10000) L_0x1dcf380/d;
L_0x1dcf4b0/d .functor NOT 1, L_0x1dd12f0, C4<0>, C4<0>, C4<0>;
L_0x1dcf4b0 .delay (10000,10000,10000) L_0x1dcf4b0/d;
L_0x1dcf600/d .functor NAND 1, L_0x1dccf70, L_0x1dcf4b0, C4<1>, C4<1>;
L_0x1dcf600 .delay (20000,20000,20000) L_0x1dcf600/d;
L_0x1dcf6c0/d .functor NOT 1, L_0x1dcf600, C4<0>, C4<0>, C4<0>;
L_0x1dcf6c0 .delay (10000,10000,10000) L_0x1dcf6c0/d;
L_0x1dcf7b0/d .functor NOR 1, L_0x1dcf6c0, L_0x1dcf380, C4<0>, C4<0>;
L_0x1dcf7b0 .delay (20000,20000,20000) L_0x1dcf7b0/d;
L_0x1dcf970/d .functor NOT 1, L_0x1dcf7b0, C4<0>, C4<0>, C4<0>;
L_0x1dcf970 .delay (10000,10000,10000) L_0x1dcf970/d;
v0x178b510_0 .net "and_in0ncom", 0 0, L_0x1dcf6c0; 1 drivers
v0x178b590_0 .net "and_in1com", 0 0, L_0x1dcf380; 1 drivers
v0x178b610_0 .alias "in0", 0 0, v0x178f3a0_0;
v0x178b690_0 .alias "in1", 0 0, v0x178f6d0_0;
v0x178b710_0 .net "nand_in0ncom", 0 0, L_0x1dcf600; 1 drivers
v0x178b790_0 .net "nand_in1com", 0 0, L_0x1dcf280; 1 drivers
v0x178b810_0 .net "ncom", 0 0, L_0x1dcf4b0; 1 drivers
v0x178b890_0 .net "nor_wire", 0 0, L_0x1dcf7b0; 1 drivers
v0x178b910_0 .alias "result", 0 0, v0x178be90_0;
v0x178b990_0 .alias "sel0", 0 0, v0x178bd10_0;
S_0x178ae30 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x178a160;
 .timescale -9 -12;
L_0x1dcfaa0/d .functor NAND 1, L_0x1dcf150, L_0x1dd12f0, C4<1>, C4<1>;
L_0x1dcfaa0 .delay (20000,20000,20000) L_0x1dcfaa0/d;
L_0x1dcfb80/d .functor NOT 1, L_0x1dcfaa0, C4<0>, C4<0>, C4<0>;
L_0x1dcfb80 .delay (10000,10000,10000) L_0x1dcfb80/d;
L_0x1dcfc90/d .functor NOT 1, L_0x1dd12f0, C4<0>, C4<0>, C4<0>;
L_0x1dcfc90 .delay (10000,10000,10000) L_0x1dcfc90/d;
L_0x1dcfd70/d .functor NAND 1, L_0x1dce710, L_0x1dcfc90, C4<1>, C4<1>;
L_0x1dcfd70 .delay (20000,20000,20000) L_0x1dcfd70/d;
L_0x1dcfe80/d .functor NOT 1, L_0x1dcfd70, C4<0>, C4<0>, C4<0>;
L_0x1dcfe80 .delay (10000,10000,10000) L_0x1dcfe80/d;
L_0x1dcff70/d .functor NOR 1, L_0x1dcfe80, L_0x1dcfb80, C4<0>, C4<0>;
L_0x1dcff70 .delay (20000,20000,20000) L_0x1dcff70/d;
L_0x1dd0110/d .functor NOT 1, L_0x1dcff70, C4<0>, C4<0>, C4<0>;
L_0x1dd0110 .delay (10000,10000,10000) L_0x1dd0110/d;
v0x178af20_0 .net "and_in0ncom", 0 0, L_0x1dcfe80; 1 drivers
v0x178afa0_0 .net "and_in1com", 0 0, L_0x1dcfb80; 1 drivers
v0x178b020_0 .alias "in0", 0 0, v0x178f4b0_0;
v0x178b0a0_0 .alias "in1", 0 0, v0x178f5c0_0;
v0x178b120_0 .net "nand_in0ncom", 0 0, L_0x1dcfd70; 1 drivers
v0x178b1a0_0 .net "nand_in1com", 0 0, L_0x1dcfaa0; 1 drivers
v0x178b220_0 .net "ncom", 0 0, L_0x1dcfc90; 1 drivers
v0x178b2a0_0 .net "nor_wire", 0 0, L_0x1dcff70; 1 drivers
v0x178b320_0 .alias "result", 0 0, v0x178bf10_0;
v0x178b3a0_0 .alias "sel0", 0 0, v0x178bd10_0;
S_0x178a840 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x178a160;
 .timescale -9 -12;
L_0x1dd0240/d .functor NAND 1, L_0x1dd0110, L_0x1dd13b0, C4<1>, C4<1>;
L_0x1dd0240 .delay (20000,20000,20000) L_0x1dd0240/d;
L_0x1dd03b0/d .functor NOT 1, L_0x1dd0240, C4<0>, C4<0>, C4<0>;
L_0x1dd03b0 .delay (10000,10000,10000) L_0x1dd03b0/d;
L_0x1dd04c0/d .functor NOT 1, L_0x1dd13b0, C4<0>, C4<0>, C4<0>;
L_0x1dd04c0 .delay (10000,10000,10000) L_0x1dd04c0/d;
L_0x1dd0580/d .functor NAND 1, L_0x1dcf970, L_0x1dd04c0, C4<1>, C4<1>;
L_0x1dd0580 .delay (20000,20000,20000) L_0x1dd0580/d;
L_0x1dd06d0/d .functor NOT 1, L_0x1dd0580, C4<0>, C4<0>, C4<0>;
L_0x1dd06d0 .delay (10000,10000,10000) L_0x1dd06d0/d;
L_0x1dd07c0/d .functor NOR 1, L_0x1dd06d0, L_0x1dd03b0, C4<0>, C4<0>;
L_0x1dd07c0 .delay (20000,20000,20000) L_0x1dd07c0/d;
L_0x1dd0960/d .functor NOT 1, L_0x1dd07c0, C4<0>, C4<0>, C4<0>;
L_0x1dd0960 .delay (10000,10000,10000) L_0x1dd0960/d;
v0x178a930_0 .net "and_in0ncom", 0 0, L_0x1dd06d0; 1 drivers
v0x178a9b0_0 .net "and_in1com", 0 0, L_0x1dd03b0; 1 drivers
v0x178aa30_0 .alias "in0", 0 0, v0x178be90_0;
v0x178aab0_0 .alias "in1", 0 0, v0x178bf10_0;
v0x178ab30_0 .net "nand_in0ncom", 0 0, L_0x1dd0580; 1 drivers
v0x178abb0_0 .net "nand_in1com", 0 0, L_0x1dd0240; 1 drivers
v0x178ac30_0 .net "ncom", 0 0, L_0x1dd04c0; 1 drivers
v0x178acb0_0 .net "nor_wire", 0 0, L_0x1dd07c0; 1 drivers
v0x178ad30_0 .alias "result", 0 0, v0x178bf90_0;
v0x178adb0_0 .alias "sel0", 0 0, v0x178bd90_0;
S_0x178a250 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x178a160;
 .timescale -9 -12;
L_0x1dd0a90/d .functor NAND 1, C4<0>, L_0x1dd14e0, C4<1>, C4<1>;
L_0x1dd0a90 .delay (20000,20000,20000) L_0x1dd0a90/d;
L_0x1dd0c10/d .functor NOT 1, L_0x1dd0a90, C4<0>, C4<0>, C4<0>;
L_0x1dd0c10 .delay (10000,10000,10000) L_0x1dd0c10/d;
L_0x1dd0d20/d .functor NOT 1, L_0x1dd14e0, C4<0>, C4<0>, C4<0>;
L_0x1dd0d20 .delay (10000,10000,10000) L_0x1dd0d20/d;
L_0x1dd0de0/d .functor NAND 1, L_0x1dd0960, L_0x1dd0d20, C4<1>, C4<1>;
L_0x1dd0de0 .delay (20000,20000,20000) L_0x1dd0de0/d;
L_0x1dd0f30/d .functor NOT 1, L_0x1dd0de0, C4<0>, C4<0>, C4<0>;
L_0x1dd0f30 .delay (10000,10000,10000) L_0x1dd0f30/d;
L_0x1dd1020/d .functor NOR 1, L_0x1dd0f30, L_0x1dd0c10, C4<0>, C4<0>;
L_0x1dd1020 .delay (20000,20000,20000) L_0x1dd1020/d;
L_0x1dd11c0/d .functor NOT 1, L_0x1dd1020, C4<0>, C4<0>, C4<0>;
L_0x1dd11c0 .delay (10000,10000,10000) L_0x1dd11c0/d;
v0x178a340_0 .net "and_in0ncom", 0 0, L_0x1dd0f30; 1 drivers
v0x178a3c0_0 .net "and_in1com", 0 0, L_0x1dd0c10; 1 drivers
v0x178a440_0 .alias "in0", 0 0, v0x178bf90_0;
v0x178a4c0_0 .alias "in1", 0 0, v0x178bc10_0;
v0x178a540_0 .net "nand_in0ncom", 0 0, L_0x1dd0de0; 1 drivers
v0x178a5c0_0 .net "nand_in1com", 0 0, L_0x1dd0a90; 1 drivers
v0x178a640_0 .net "ncom", 0 0, L_0x1dd0d20; 1 drivers
v0x178a6c0_0 .net "nor_wire", 0 0, L_0x1dd1020; 1 drivers
v0x178a740_0 .alias "result", 0 0, v0x178f2a0_0;
v0x178a7c0_0 .alias "sel0", 0 0, v0x178be10_0;
S_0xa45a60 .scope generate, "ALU32[21]" "ALU32[21]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x12d7298 .param/l "i" 2 105, +C4<010101>;
S_0xa45b50 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0xa45a60;
 .timescale -9 -12;
L_0x1688080/d .functor NOT 1, L_0x1dc6140, C4<0>, C4<0>, C4<0>;
L_0x1688080 .delay (10000,10000,10000) L_0x1688080/d;
v0x17895c0_0 .net "carryin", 0 0, L_0x1dc61e0; 1 drivers
v0x1789640_0 .net "carryout", 0 0, L_0x1dd3120; 1 drivers
v0x17896c0_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x1789740_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x17897c0_0 .net "notB", 0 0, L_0x1688080; 1 drivers
v0x1789840_0 .net "operandA", 0 0, L_0x1dc60a0; 1 drivers
v0x17898c0_0 .net "operandB", 0 0, L_0x1dc6140; 1 drivers
v0x17899d0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1789a50_0 .net "result", 0 0, L_0x1dd6c90; 1 drivers
v0x1789ad0_0 .net "trueB", 0 0, L_0x1dd1ff0; 1 drivers
v0x1789b50_0 .net "wAddSub", 0 0, L_0x1dd2a50; 1 drivers
v0x1789c60_0 .net "wNandAnd", 0 0, L_0x1dd41e0; 1 drivers
v0x1789d70_0 .net "wNorOr", 0 0, L_0x1dd4c20; 1 drivers
v0x1789e80_0 .net "wXor", 0 0, L_0x1dd3780; 1 drivers
L_0x1dd6dc0 .part v0x181c250_0, 0, 1;
L_0x1dd6e80 .part v0x181c250_0, 1, 1;
L_0x1dd6fb0 .part v0x181c250_0, 2, 1;
S_0x1788fd0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0xa45b50;
 .timescale -9 -12;
L_0x1dcbfb0/d .functor NAND 1, L_0x1688080, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1dcbfb0 .delay (20000,20000,20000) L_0x1dcbfb0/d;
L_0x1dd1b00/d .functor NOT 1, L_0x1dcbfb0, C4<0>, C4<0>, C4<0>;
L_0x1dd1b00 .delay (10000,10000,10000) L_0x1dd1b00/d;
L_0x1dd1bf0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dd1bf0 .delay (10000,10000,10000) L_0x1dd1bf0/d;
L_0x1dd1c90/d .functor NAND 1, L_0x1dc6140, L_0x1dd1bf0, C4<1>, C4<1>;
L_0x1dd1c90 .delay (20000,20000,20000) L_0x1dd1c90/d;
L_0x1dd1d80/d .functor NOT 1, L_0x1dd1c90, C4<0>, C4<0>, C4<0>;
L_0x1dd1d80 .delay (10000,10000,10000) L_0x1dd1d80/d;
L_0x1dd1e70/d .functor NOR 1, L_0x1dd1d80, L_0x1dd1b00, C4<0>, C4<0>;
L_0x1dd1e70 .delay (20000,20000,20000) L_0x1dd1e70/d;
L_0x1dd1ff0/d .functor NOT 1, L_0x1dd1e70, C4<0>, C4<0>, C4<0>;
L_0x1dd1ff0 .delay (10000,10000,10000) L_0x1dd1ff0/d;
v0x17890c0_0 .net "and_in0ncom", 0 0, L_0x1dd1d80; 1 drivers
v0x1789140_0 .net "and_in1com", 0 0, L_0x1dd1b00; 1 drivers
v0x17891c0_0 .alias "in0", 0 0, v0x17898c0_0;
v0x1789240_0 .alias "in1", 0 0, v0x17897c0_0;
v0x17892c0_0 .net "nand_in0ncom", 0 0, L_0x1dd1c90; 1 drivers
v0x1789340_0 .net "nand_in1com", 0 0, L_0x1dcbfb0; 1 drivers
v0x17893c0_0 .net "ncom", 0 0, L_0x1dd1bf0; 1 drivers
v0x1789440_0 .net "nor_wire", 0 0, L_0x1dd1e70; 1 drivers
v0x17894c0_0 .alias "result", 0 0, v0x1789ad0_0;
v0x1789540_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0xa91ba0 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0xa45b50;
 .timescale -9 -12;
L_0x1dd2b60/d .functor NAND 1, L_0x1dc60a0, L_0x1dd1ff0, C4<1>, C4<1>;
L_0x1dd2b60 .delay (20000,20000,20000) L_0x1dd2b60/d;
L_0x1dd2cf0/d .functor NOT 1, L_0x1dd2b60, C4<0>, C4<0>, C4<0>;
L_0x1dd2cf0 .delay (10000,10000,10000) L_0x1dd2cf0/d;
L_0x1dd2de0/d .functor NAND 1, L_0x1dc61e0, L_0x1dd2490, C4<1>, C4<1>;
L_0x1dd2de0 .delay (20000,20000,20000) L_0x1dd2de0/d;
L_0x1dd2ea0/d .functor NOT 1, L_0x1dd2de0, C4<0>, C4<0>, C4<0>;
L_0x1dd2ea0 .delay (10000,10000,10000) L_0x1dd2ea0/d;
L_0x1dd2fb0/d .functor NOR 1, L_0x1dd2ea0, L_0x1dd2cf0, C4<0>, C4<0>;
L_0x1dd2fb0 .delay (20000,20000,20000) L_0x1dd2fb0/d;
L_0x1dd3120/d .functor NOT 1, L_0x1dd2fb0, C4<0>, C4<0>, C4<0>;
L_0x1dd3120 .delay (10000,10000,10000) L_0x1dd3120/d;
v0x17889c0_0 .alias "a", 0 0, v0x1789840_0;
v0x1788ad0_0 .net "and_ab", 0 0, L_0x1dd2cf0; 1 drivers
v0x1788b50_0 .net "and_xor_ab_c", 0 0, L_0x1dd2ea0; 1 drivers
v0x1788bd0_0 .alias "b", 0 0, v0x1789ad0_0;
v0x1788c50_0 .alias "carryin", 0 0, v0x17895c0_0;
v0x1788cd0_0 .alias "carryout", 0 0, v0x1789640_0;
v0x1788d50_0 .net "nand_ab", 0 0, L_0x1dd2b60; 1 drivers
v0x1788dd0_0 .net "nand_xor_ab_c", 0 0, L_0x1dd2de0; 1 drivers
v0x1788e50_0 .net "nco", 0 0, L_0x1dd2fb0; 1 drivers
v0x1788ed0_0 .alias "sum", 0 0, v0x1789b50_0;
v0x1788f50_0 .net "xor_ab", 0 0, L_0x1dd2490; 1 drivers
S_0xa560b0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0xa91ba0;
 .timescale -9 -12;
L_0x1dd2120/d .functor NAND 1, L_0x1dc60a0, L_0x1dd1ff0, C4<1>, C4<1>;
L_0x1dd2120 .delay (20000,20000,20000) L_0x1dd2120/d;
L_0x1dd21c0/d .functor NOR 1, L_0x1dc60a0, L_0x1dd1ff0, C4<0>, C4<0>;
L_0x1dd21c0 .delay (20000,20000,20000) L_0x1dd21c0/d;
L_0x1dd2260/d .functor NOT 1, L_0x1dd21c0, C4<0>, C4<0>, C4<0>;
L_0x1dd2260 .delay (10000,10000,10000) L_0x1dd2260/d;
L_0x1dd2350/d .functor NAND 1, L_0x1dd2260, L_0x1dd2120, C4<1>, C4<1>;
L_0x1dd2350 .delay (20000,20000,20000) L_0x1dd2350/d;
L_0x1dd2490/d .functor NOT 1, L_0x1dd2350, C4<0>, C4<0>, C4<0>;
L_0x1dd2490 .delay (10000,10000,10000) L_0x1dd2490/d;
v0xa561a0_0 .alias "a", 0 0, v0x1789840_0;
v0x17886c0_0 .alias "b", 0 0, v0x1789ad0_0;
v0x1788740_0 .net "nand_ab", 0 0, L_0x1dd2120; 1 drivers
v0x17887c0_0 .net "nor_ab", 0 0, L_0x1dd21c0; 1 drivers
v0x1788840_0 .net "nxor_ab", 0 0, L_0x1dd2350; 1 drivers
v0x17888c0_0 .net "or_ab", 0 0, L_0x1dd2260; 1 drivers
v0x1788940_0 .alias "result", 0 0, v0x1788f50_0;
S_0xa91c90 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0xa91ba0;
 .timescale -9 -12;
L_0x1dd25c0/d .functor NAND 1, L_0x1dd2490, L_0x1dc61e0, C4<1>, C4<1>;
L_0x1dd25c0 .delay (20000,20000,20000) L_0x1dd25c0/d;
L_0x1dd2730/d .functor NOR 1, L_0x1dd2490, L_0x1dc61e0, C4<0>, C4<0>;
L_0x1dd2730 .delay (20000,20000,20000) L_0x1dd2730/d;
L_0x1dd2880/d .functor NOT 1, L_0x1dd2730, C4<0>, C4<0>, C4<0>;
L_0x1dd2880 .delay (10000,10000,10000) L_0x1dd2880/d;
L_0x1dd2940/d .functor NAND 1, L_0x1dd2880, L_0x1dd25c0, C4<1>, C4<1>;
L_0x1dd2940 .delay (20000,20000,20000) L_0x1dd2940/d;
L_0x1dd2a50/d .functor NOT 1, L_0x1dd2940, C4<0>, C4<0>, C4<0>;
L_0x1dd2a50 .delay (10000,10000,10000) L_0x1dd2a50/d;
v0xa91d80_0 .alias "a", 0 0, v0x1788f50_0;
v0xa927f0_0 .alias "b", 0 0, v0x17895c0_0;
v0xa92890_0 .net "nand_ab", 0 0, L_0x1dd25c0; 1 drivers
v0xa92930_0 .net "nor_ab", 0 0, L_0x1dd2730; 1 drivers
v0xa929b0_0 .net "nxor_ab", 0 0, L_0x1dd2940; 1 drivers
v0xa55f90_0 .net "or_ab", 0 0, L_0x1dd2880; 1 drivers
v0xa56030_0 .alias "result", 0 0, v0x1789b50_0;
S_0xa90e90 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0xa45b50;
 .timescale -9 -12;
L_0x1dd32e0/d .functor NAND 1, L_0x1dc60a0, L_0x1dc6140, C4<1>, C4<1>;
L_0x1dd32e0 .delay (20000,20000,20000) L_0x1dd32e0/d;
L_0x1dd33c0/d .functor NOR 1, L_0x1dc60a0, L_0x1dc6140, C4<0>, C4<0>;
L_0x1dd33c0 .delay (20000,20000,20000) L_0x1dd33c0/d;
L_0x1dd3550/d .functor NOT 1, L_0x1dd33c0, C4<0>, C4<0>, C4<0>;
L_0x1dd3550 .delay (10000,10000,10000) L_0x1dd3550/d;
L_0x1dd3640/d .functor NAND 1, L_0x1dd3550, L_0x1dd32e0, C4<1>, C4<1>;
L_0x1dd3640 .delay (20000,20000,20000) L_0x1dd3640/d;
L_0x1dd3780/d .functor NOT 1, L_0x1dd3640, C4<0>, C4<0>, C4<0>;
L_0x1dd3780 .delay (10000,10000,10000) L_0x1dd3780/d;
v0xa90f80_0 .alias "a", 0 0, v0x1789840_0;
v0xa91000_0 .alias "b", 0 0, v0x17898c0_0;
v0xa6eaa0_0 .net "nand_ab", 0 0, L_0x1dd32e0; 1 drivers
v0xa6eb20_0 .net "nor_ab", 0 0, L_0x1dd33c0; 1 drivers
v0xa6eba0_0 .net "nxor_ab", 0 0, L_0x1dd3640; 1 drivers
v0xa6ec20_0 .net "or_ab", 0 0, L_0x1dd3550; 1 drivers
v0xa6eca0_0 .alias "result", 0 0, v0x1789e80_0;
S_0xa54ce0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0xa45b50;
 .timescale -9 -12;
L_0x1dd38d0/d .functor NAND 1, L_0x1dc60a0, L_0x1dc6140, C4<1>, C4<1>;
L_0x1dd38d0 .delay (20000,20000,20000) L_0x1dd38d0/d;
L_0x1dd3a20/d .functor NOT 1, L_0x1dd38d0, C4<0>, C4<0>, C4<0>;
L_0x1dd3a20 .delay (10000,10000,10000) L_0x1dd3a20/d;
v0xa8f050_0 .alias "a", 0 0, v0x1789840_0;
v0xa8fc80_0 .net "and_ab", 0 0, L_0x1dd3a20; 1 drivers
v0xa8fd00_0 .alias "b", 0 0, v0x17898c0_0;
v0xa8fd80_0 .net "nand_ab", 0 0, L_0x1dd38d0; 1 drivers
v0xa8fe30_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0xa90e10_0 .alias "result", 0 0, v0x1789c60_0;
S_0xa536f0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0xa54ce0;
 .timescale -9 -12;
L_0x1dd3b50/d .functor NAND 1, L_0x1dd3a20, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dd3b50 .delay (20000,20000,20000) L_0x1dd3b50/d;
L_0x1dd3c30/d .functor NOT 1, L_0x1dd3b50, C4<0>, C4<0>, C4<0>;
L_0x1dd3c30 .delay (10000,10000,10000) L_0x1dd3c30/d;
L_0x1dd3d40/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dd3d40 .delay (10000,10000,10000) L_0x1dd3d40/d;
L_0x1dd3e00/d .functor NAND 1, L_0x1dd38d0, L_0x1dd3d40, C4<1>, C4<1>;
L_0x1dd3e00 .delay (20000,20000,20000) L_0x1dd3e00/d;
L_0x1dd3f50/d .functor NOT 1, L_0x1dd3e00, C4<0>, C4<0>, C4<0>;
L_0x1dd3f50 .delay (10000,10000,10000) L_0x1dd3f50/d;
L_0x1dd4040/d .functor NOR 1, L_0x1dd3f50, L_0x1dd3c30, C4<0>, C4<0>;
L_0x1dd4040 .delay (20000,20000,20000) L_0x1dd4040/d;
L_0x1dd41e0/d .functor NOT 1, L_0x1dd4040, C4<0>, C4<0>, C4<0>;
L_0x1dd41e0 .delay (10000,10000,10000) L_0x1dd41e0/d;
v0xa537e0_0 .net "and_in0ncom", 0 0, L_0x1dd3f50; 1 drivers
v0xa53860_0 .net "and_in1com", 0 0, L_0x1dd3c30; 1 drivers
v0xa538e0_0 .alias "in0", 0 0, v0xa8fd80_0;
v0xa7fb20_0 .alias "in1", 0 0, v0xa8fc80_0;
v0xa7fba0_0 .net "nand_in0ncom", 0 0, L_0x1dd3e00; 1 drivers
v0xa7fc20_0 .net "nand_in1com", 0 0, L_0x1dd3b50; 1 drivers
v0xa7fcc0_0 .net "ncom", 0 0, L_0x1dd3d40; 1 drivers
v0xa8eeb0_0 .net "nor_wire", 0 0, L_0x1dd4040; 1 drivers
v0xa8ef50_0 .alias "result", 0 0, v0x1789c60_0;
v0xa8efd0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0xa76100 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0xa45b50;
 .timescale -9 -12;
L_0x1dd4310/d .functor NOR 1, L_0x1dc60a0, L_0x1dc6140, C4<0>, C4<0>;
L_0x1dd4310 .delay (20000,20000,20000) L_0x1dd4310/d;
L_0x1dd4460/d .functor NOT 1, L_0x1dd4310, C4<0>, C4<0>, C4<0>;
L_0x1dd4460 .delay (10000,10000,10000) L_0x1dd4460/d;
v0xa73340_0 .alias "a", 0 0, v0x1789840_0;
v0xa733c0_0 .alias "b", 0 0, v0x17898c0_0;
v0xa73440_0 .net "nor_ab", 0 0, L_0x1dd4310; 1 drivers
v0xa54b60_0 .net "or_ab", 0 0, L_0x1dd4460; 1 drivers
v0xa54be0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0xa54c60_0 .alias "result", 0 0, v0x1789d70_0;
S_0xa6f5b0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0xa76100;
 .timescale -9 -12;
L_0x1dd4590/d .functor NAND 1, L_0x1dd4460, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dd4590 .delay (20000,20000,20000) L_0x1dd4590/d;
L_0x1dd4670/d .functor NOT 1, L_0x1dd4590, C4<0>, C4<0>, C4<0>;
L_0x1dd4670 .delay (10000,10000,10000) L_0x1dd4670/d;
L_0x1dd4780/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dd4780 .delay (10000,10000,10000) L_0x1dd4780/d;
L_0x1dd4840/d .functor NAND 1, L_0x1dd4310, L_0x1dd4780, C4<1>, C4<1>;
L_0x1dd4840 .delay (20000,20000,20000) L_0x1dd4840/d;
L_0x1dd4990/d .functor NOT 1, L_0x1dd4840, C4<0>, C4<0>, C4<0>;
L_0x1dd4990 .delay (10000,10000,10000) L_0x1dd4990/d;
L_0x1dd4a80/d .functor NOR 1, L_0x1dd4990, L_0x1dd4670, C4<0>, C4<0>;
L_0x1dd4a80 .delay (20000,20000,20000) L_0x1dd4a80/d;
L_0x1dd4c20/d .functor NOT 1, L_0x1dd4a80, C4<0>, C4<0>, C4<0>;
L_0x1dd4c20 .delay (10000,10000,10000) L_0x1dd4c20/d;
v0xa6f6a0_0 .net "and_in0ncom", 0 0, L_0x1dd4990; 1 drivers
v0xa6f720_0 .net "and_in1com", 0 0, L_0x1dd4670; 1 drivers
v0xa6f7a0_0 .alias "in0", 0 0, v0xa73440_0;
v0xa718d0_0 .alias "in1", 0 0, v0xa54b60_0;
v0xa71950_0 .net "nand_in0ncom", 0 0, L_0x1dd4840; 1 drivers
v0xa719d0_0 .net "nand_in1com", 0 0, L_0x1dd4590; 1 drivers
v0xa71a50_0 .net "ncom", 0 0, L_0x1dd4780; 1 drivers
v0xa71ad0_0 .net "nor_wire", 0 0, L_0x1dd4a80; 1 drivers
v0xa73240_0 .alias "result", 0 0, v0x1789d70_0;
v0xa732c0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0xa3d6c0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0xa45b50;
 .timescale -9 -12;
v0xa6dd20_0 .alias "in0", 0 0, v0x1789b50_0;
v0xa6dda0_0 .alias "in1", 0 0, v0x1789e80_0;
v0xa6de20_0 .alias "in2", 0 0, v0x1789c60_0;
v0xa6dea0_0 .alias "in3", 0 0, v0x1789d70_0;
v0xa75320_0 .net "in4", 0 0, C4<0>; 1 drivers
v0xa753a0_0 .alias "result", 0 0, v0x1789a50_0;
v0xa75420_0 .net "sel0", 0 0, L_0x1dd6dc0; 1 drivers
v0xa754a0_0 .net "sel1", 0 0, L_0x1dd6e80; 1 drivers
v0xa75520_0 .net "sel2", 0 0, L_0x1dd6fb0; 1 drivers
v0xa75f80_0 .net "w0", 0 0, L_0x1dd5400; 1 drivers
v0xa76000_0 .net "w1", 0 0, L_0x1dd5ba0; 1 drivers
v0xa76080_0 .net "w2", 0 0, L_0x1dd63f0; 1 drivers
S_0xa6a4e0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0xa3d6c0;
 .timescale -9 -12;
L_0x1dd4d50/d .functor NAND 1, L_0x1dd3780, L_0x1dd6dc0, C4<1>, C4<1>;
L_0x1dd4d50 .delay (20000,20000,20000) L_0x1dd4d50/d;
L_0x1dd4e30/d .functor NOT 1, L_0x1dd4d50, C4<0>, C4<0>, C4<0>;
L_0x1dd4e30 .delay (10000,10000,10000) L_0x1dd4e30/d;
L_0x1dd4f40/d .functor NOT 1, L_0x1dd6dc0, C4<0>, C4<0>, C4<0>;
L_0x1dd4f40 .delay (10000,10000,10000) L_0x1dd4f40/d;
L_0x1dd5090/d .functor NAND 1, L_0x1dd2a50, L_0x1dd4f40, C4<1>, C4<1>;
L_0x1dd5090 .delay (20000,20000,20000) L_0x1dd5090/d;
L_0x1dd5150/d .functor NOT 1, L_0x1dd5090, C4<0>, C4<0>, C4<0>;
L_0x1dd5150 .delay (10000,10000,10000) L_0x1dd5150/d;
L_0x1dd5260/d .functor NOR 1, L_0x1dd5150, L_0x1dd4e30, C4<0>, C4<0>;
L_0x1dd5260 .delay (20000,20000,20000) L_0x1dd5260/d;
L_0x1dd5400/d .functor NOT 1, L_0x1dd5260, C4<0>, C4<0>, C4<0>;
L_0x1dd5400 .delay (10000,10000,10000) L_0x1dd5400/d;
v0xa6a5d0_0 .net "and_in0ncom", 0 0, L_0x1dd5150; 1 drivers
v0xa6bf50_0 .net "and_in1com", 0 0, L_0x1dd4e30; 1 drivers
v0xa6bff0_0 .alias "in0", 0 0, v0x1789b50_0;
v0xa6c090_0 .alias "in1", 0 0, v0x1789e80_0;
v0xa6c110_0 .net "nand_in0ncom", 0 0, L_0x1dd5090; 1 drivers
v0xa6cbe0_0 .net "nand_in1com", 0 0, L_0x1dd4d50; 1 drivers
v0xa6cc80_0 .net "ncom", 0 0, L_0x1dd4f40; 1 drivers
v0xa6cd20_0 .net "nor_wire", 0 0, L_0x1dd5260; 1 drivers
v0xa6cdc0_0 .alias "result", 0 0, v0xa75f80_0;
v0xa6dca0_0 .alias "sel0", 0 0, v0xa75420_0;
S_0xa511c0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0xa3d6c0;
 .timescale -9 -12;
L_0x1dd5530/d .functor NAND 1, L_0x1dd4c20, L_0x1dd6dc0, C4<1>, C4<1>;
L_0x1dd5530 .delay (20000,20000,20000) L_0x1dd5530/d;
L_0x1dd5610/d .functor NOT 1, L_0x1dd5530, C4<0>, C4<0>, C4<0>;
L_0x1dd5610 .delay (10000,10000,10000) L_0x1dd5610/d;
L_0x1dd5720/d .functor NOT 1, L_0x1dd6dc0, C4<0>, C4<0>, C4<0>;
L_0x1dd5720 .delay (10000,10000,10000) L_0x1dd5720/d;
L_0x1dd57e0/d .functor NAND 1, L_0x1dd41e0, L_0x1dd5720, C4<1>, C4<1>;
L_0x1dd57e0 .delay (20000,20000,20000) L_0x1dd57e0/d;
L_0x1dd58f0/d .functor NOT 1, L_0x1dd57e0, C4<0>, C4<0>, C4<0>;
L_0x1dd58f0 .delay (10000,10000,10000) L_0x1dd58f0/d;
L_0x1dd59e0/d .functor NOR 1, L_0x1dd58f0, L_0x1dd5610, C4<0>, C4<0>;
L_0x1dd59e0 .delay (20000,20000,20000) L_0x1dd59e0/d;
L_0x1dd5ba0/d .functor NOT 1, L_0x1dd59e0, C4<0>, C4<0>, C4<0>;
L_0x1dd5ba0 .delay (10000,10000,10000) L_0x1dd5ba0/d;
v0xa5d5d0_0 .net "and_in0ncom", 0 0, L_0x1dd58f0; 1 drivers
v0xa5d690_0 .net "and_in1com", 0 0, L_0x1dd5610; 1 drivers
v0xa5d730_0 .alias "in0", 0 0, v0x1789c60_0;
v0xa5d7d0_0 .alias "in1", 0 0, v0x1789d70_0;
v0xa34f40_0 .net "nand_in0ncom", 0 0, L_0x1dd57e0; 1 drivers
v0xa34fe0_0 .net "nand_in1com", 0 0, L_0x1dd5530; 1 drivers
v0xa35080_0 .net "ncom", 0 0, L_0x1dd5720; 1 drivers
v0xa35120_0 .net "nor_wire", 0 0, L_0x1dd59e0; 1 drivers
v0xa6a3e0_0 .alias "result", 0 0, v0xa76000_0;
v0xa6a460_0 .alias "sel0", 0 0, v0xa75420_0;
S_0xa57970 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0xa3d6c0;
 .timescale -9 -12;
L_0x1dd5cd0/d .functor NAND 1, L_0x1dd5ba0, L_0x1dd6e80, C4<1>, C4<1>;
L_0x1dd5cd0 .delay (20000,20000,20000) L_0x1dd5cd0/d;
L_0x1dd5e40/d .functor NOT 1, L_0x1dd5cd0, C4<0>, C4<0>, C4<0>;
L_0x1dd5e40 .delay (10000,10000,10000) L_0x1dd5e40/d;
L_0x1dd5f50/d .functor NOT 1, L_0x1dd6e80, C4<0>, C4<0>, C4<0>;
L_0x1dd5f50 .delay (10000,10000,10000) L_0x1dd5f50/d;
L_0x1dd6010/d .functor NAND 1, L_0x1dd5400, L_0x1dd5f50, C4<1>, C4<1>;
L_0x1dd6010 .delay (20000,20000,20000) L_0x1dd6010/d;
L_0x1dd6160/d .functor NOT 1, L_0x1dd6010, C4<0>, C4<0>, C4<0>;
L_0x1dd6160 .delay (10000,10000,10000) L_0x1dd6160/d;
L_0x1dd6250/d .functor NOR 1, L_0x1dd6160, L_0x1dd5e40, C4<0>, C4<0>;
L_0x1dd6250 .delay (20000,20000,20000) L_0x1dd6250/d;
L_0x1dd63f0/d .functor NOT 1, L_0x1dd6250, C4<0>, C4<0>, C4<0>;
L_0x1dd63f0 .delay (10000,10000,10000) L_0x1dd63f0/d;
v0xa57a60_0 .net "and_in0ncom", 0 0, L_0x1dd6160; 1 drivers
v0xa57b20_0 .net "and_in1com", 0 0, L_0x1dd5e40; 1 drivers
v0xa4d290_0 .alias "in0", 0 0, v0xa75f80_0;
v0xa63df0_0 .alias "in1", 0 0, v0xa76000_0;
v0xa63e70_0 .net "nand_in0ncom", 0 0, L_0x1dd6010; 1 drivers
v0xa63f10_0 .net "nand_in1com", 0 0, L_0x1dd5cd0; 1 drivers
v0xa63fb0_0 .net "ncom", 0 0, L_0x1dd5f50; 1 drivers
v0xa51020_0 .net "nor_wire", 0 0, L_0x1dd6250; 1 drivers
v0xa510c0_0 .alias "result", 0 0, v0xa76080_0;
v0xa51140_0 .alias "sel0", 0 0, v0xa754a0_0;
S_0xa3d7b0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0xa3d6c0;
 .timescale -9 -12;
L_0x1dd6520/d .functor NAND 1, C4<0>, L_0x1dd6fb0, C4<1>, C4<1>;
L_0x1dd6520 .delay (20000,20000,20000) L_0x1dd6520/d;
L_0x1dd66a0/d .functor NOT 1, L_0x1dd6520, C4<0>, C4<0>, C4<0>;
L_0x1dd66a0 .delay (10000,10000,10000) L_0x1dd66a0/d;
L_0x1dd67d0/d .functor NOT 1, L_0x1dd6fb0, C4<0>, C4<0>, C4<0>;
L_0x1dd67d0 .delay (10000,10000,10000) L_0x1dd67d0/d;
L_0x1dd6890/d .functor NAND 1, L_0x1dd63f0, L_0x1dd67d0, C4<1>, C4<1>;
L_0x1dd6890 .delay (20000,20000,20000) L_0x1dd6890/d;
L_0x1dd69e0/d .functor NOT 1, L_0x1dd6890, C4<0>, C4<0>, C4<0>;
L_0x1dd69e0 .delay (10000,10000,10000) L_0x1dd69e0/d;
L_0x1dd6af0/d .functor NOR 1, L_0x1dd69e0, L_0x1dd66a0, C4<0>, C4<0>;
L_0x1dd6af0 .delay (20000,20000,20000) L_0x1dd6af0/d;
L_0x1dd6c90/d .functor NOT 1, L_0x1dd6af0, C4<0>, C4<0>, C4<0>;
L_0x1dd6c90 .delay (10000,10000,10000) L_0x1dd6c90/d;
v0xa3d8a0_0 .net "and_in0ncom", 0 0, L_0x1dd69e0; 1 drivers
v0xa45c40_0 .net "and_in1com", 0 0, L_0x1dd66a0; 1 drivers
v0x1372940_0 .alias "in0", 0 0, v0xa76080_0;
v0xa405f0_0 .alias "in1", 0 0, v0xa75320_0;
v0xa40670_0 .net "nand_in0ncom", 0 0, L_0x1dd6890; 1 drivers
v0xa40710_0 .net "nand_in1com", 0 0, L_0x1dd6520; 1 drivers
v0xa407b0_0 .net "ncom", 0 0, L_0x1dd67d0; 1 drivers
v0xa4d0b0_0 .net "nor_wire", 0 0, L_0x1dd6af0; 1 drivers
v0xa4d150_0 .alias "result", 0 0, v0x1789a50_0;
v0xa4d1f0_0 .alias "sel0", 0 0, v0xa75520_0;
S_0x157a490 .scope generate, "ALU32[22]" "ALU32[22]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x148e628 .param/l "i" 2 105, +C4<010110>;
S_0x15840a0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x157a490;
 .timescale -9 -12;
L_0x1dc6280/d .functor NOT 1, L_0x1dd18c0, C4<0>, C4<0>, C4<0>;
L_0x1dc6280 .delay (10000,10000,10000) L_0x1dc6280/d;
v0x1324e50_0 .net "carryin", 0 0, L_0x1dd1960; 1 drivers
v0x175ef30_0 .net "carryout", 0 0, L_0x1dd8c50; 1 drivers
v0x175efb0_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x175f030_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x132eac0_0 .net "notB", 0 0, L_0x1dc6280; 1 drivers
v0x1217190_0 .net "operandA", 0 0, L_0x1dd1820; 1 drivers
v0x1220770_0 .net "operandB", 0 0, L_0x1dd18c0; 1 drivers
v0x1220880_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1201a10_0 .net "result", 0 0, L_0x1ddc6e0; 1 drivers
v0x1201a90_0 .net "trueB", 0 0, L_0x1dd7b00; 1 drivers
v0x1201b10_0 .net "wAddSub", 0 0, L_0x1dd8580; 1 drivers
v0x1201b90_0 .net "wNandAnd", 0 0, L_0x1dd9cd0; 1 drivers
v0x120b960_0 .net "wNorOr", 0 0, L_0x1dda710; 1 drivers
v0x1372840_0 .net "wXor", 0 0, L_0x1dd92b0; 1 drivers
L_0x1ddc810 .part v0x181c250_0, 0, 1;
L_0x1ddc8d0 .part v0x181c250_0, 1, 1;
L_0x1ddca00 .part v0x181c250_0, 2, 1;
S_0x1737ee0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x15840a0;
 .timescale -9 -12;
L_0x1dd7640/d .functor NAND 1, L_0x1dc6280, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1dd7640 .delay (20000,20000,20000) L_0x1dd7640/d;
L_0x1dd76a0/d .functor NOT 1, L_0x1dd7640, C4<0>, C4<0>, C4<0>;
L_0x1dd76a0 .delay (10000,10000,10000) L_0x1dd76a0/d;
L_0x1dd7700/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dd7700 .delay (10000,10000,10000) L_0x1dd7700/d;
L_0x1dd77a0/d .functor NAND 1, L_0x1dd18c0, L_0x1dd7700, C4<1>, C4<1>;
L_0x1dd77a0 .delay (20000,20000,20000) L_0x1dd77a0/d;
L_0x1dd7890/d .functor NOT 1, L_0x1dd77a0, C4<0>, C4<0>, C4<0>;
L_0x1dd7890 .delay (10000,10000,10000) L_0x1dd7890/d;
L_0x1dd7980/d .functor NOR 1, L_0x1dd7890, L_0x1dd76a0, C4<0>, C4<0>;
L_0x1dd7980 .delay (20000,20000,20000) L_0x1dd7980/d;
L_0x1dd7b00/d .functor NOT 1, L_0x1dd7980, C4<0>, C4<0>, C4<0>;
L_0x1dd7b00 .delay (10000,10000,10000) L_0x1dd7b00/d;
v0x1741a90_0 .net "and_in0ncom", 0 0, L_0x1dd7890; 1 drivers
v0x1741b30_0 .net "and_in1com", 0 0, L_0x1dd76a0; 1 drivers
v0x1741bd0_0 .alias "in0", 0 0, v0x1220770_0;
v0x174b700_0 .alias "in1", 0 0, v0x132eac0_0;
v0x174b780_0 .net "nand_in0ncom", 0 0, L_0x1dd77a0; 1 drivers
v0x174b820_0 .net "nand_in1com", 0 0, L_0x1dd7640; 1 drivers
v0x17551e0_0 .net "ncom", 0 0, L_0x1dd7700; 1 drivers
v0x1755280_0 .net "nor_wire", 0 0, L_0x1dd7980; 1 drivers
v0x1755320_0 .alias "result", 0 0, v0x1201a90_0;
v0x175eeb0_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x16e0190 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x15840a0;
 .timescale -9 -12;
L_0x1dd8690/d .functor NAND 1, L_0x1dd1820, L_0x1dd7b00, C4<1>, C4<1>;
L_0x1dd8690 .delay (20000,20000,20000) L_0x1dd8690/d;
L_0x1dd8820/d .functor NOT 1, L_0x1dd8690, C4<0>, C4<0>, C4<0>;
L_0x1dd8820 .delay (10000,10000,10000) L_0x1dd8820/d;
L_0x1dd8910/d .functor NAND 1, L_0x1dd1960, L_0x1dd7fc0, C4<1>, C4<1>;
L_0x1dd8910 .delay (20000,20000,20000) L_0x1dd8910/d;
L_0x1dd89d0/d .functor NOT 1, L_0x1dd8910, C4<0>, C4<0>, C4<0>;
L_0x1dd89d0 .delay (10000,10000,10000) L_0x1dd89d0/d;
L_0x1dd8ae0/d .functor NOR 1, L_0x1dd89d0, L_0x1dd8820, C4<0>, C4<0>;
L_0x1dd8ae0 .delay (20000,20000,20000) L_0x1dd8ae0/d;
L_0x1dd8c50/d .functor NOT 1, L_0x1dd8ae0, C4<0>, C4<0>, C4<0>;
L_0x1dd8c50 .delay (10000,10000,10000) L_0x1dd8c50/d;
v0x171a9b0_0 .alias "a", 0 0, v0x1217190_0;
v0x171aac0_0 .net "and_ab", 0 0, L_0x1dd8820; 1 drivers
v0x1724660_0 .net "and_xor_ab_c", 0 0, L_0x1dd89d0; 1 drivers
v0x1724700_0 .alias "b", 0 0, v0x1201a90_0;
v0x1724780_0 .alias "carryin", 0 0, v0x1324e50_0;
v0x172e260_0 .alias "carryout", 0 0, v0x175ef30_0;
v0x172e2e0_0 .net "nand_ab", 0 0, L_0x1dd8690; 1 drivers
v0x172e360_0 .net "nand_xor_ab_c", 0 0, L_0x1dd8910; 1 drivers
v0x172e3e0_0 .net "nco", 0 0, L_0x1dd8ae0; 1 drivers
v0x1737de0_0 .alias "sum", 0 0, v0x1201b10_0;
v0x1737e60_0 .net "xor_ab", 0 0, L_0x1dd7fc0; 1 drivers
S_0x16fd540 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x16e0190;
 .timescale -9 -12;
L_0x1dd7c30/d .functor NAND 1, L_0x1dd1820, L_0x1dd7b00, C4<1>, C4<1>;
L_0x1dd7c30 .delay (20000,20000,20000) L_0x1dd7c30/d;
L_0x1dd7cd0/d .functor NOR 1, L_0x1dd1820, L_0x1dd7b00, C4<0>, C4<0>;
L_0x1dd7cd0 .delay (20000,20000,20000) L_0x1dd7cd0/d;
L_0x1dd7d70/d .functor NOT 1, L_0x1dd7cd0, C4<0>, C4<0>, C4<0>;
L_0x1dd7d70 .delay (10000,10000,10000) L_0x1dd7d70/d;
L_0x1dd7e60/d .functor NAND 1, L_0x1dd7d70, L_0x1dd7c30, C4<1>, C4<1>;
L_0x1dd7e60 .delay (20000,20000,20000) L_0x1dd7e60/d;
L_0x1dd7fc0/d .functor NOT 1, L_0x1dd7e60, C4<0>, C4<0>, C4<0>;
L_0x1dd7fc0 .delay (10000,10000,10000) L_0x1dd7fc0/d;
v0x16fd630_0 .alias "a", 0 0, v0x1217190_0;
v0x17071a0_0 .alias "b", 0 0, v0x1201a90_0;
v0x1707240_0 .net "nand_ab", 0 0, L_0x1dd7c30; 1 drivers
v0x17072e0_0 .net "nor_ab", 0 0, L_0x1dd7cd0; 1 drivers
v0x1710da0_0 .net "nxor_ab", 0 0, L_0x1dd7e60; 1 drivers
v0x1710e20_0 .net "or_ab", 0 0, L_0x1dd7d70; 1 drivers
v0x1710ec0_0 .alias "result", 0 0, v0x1737e60_0;
S_0x16e0280 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x16e0190;
 .timescale -9 -12;
L_0x1dd80f0/d .functor NAND 1, L_0x1dd7fc0, L_0x1dd1960, C4<1>, C4<1>;
L_0x1dd80f0 .delay (20000,20000,20000) L_0x1dd80f0/d;
L_0x1dd8260/d .functor NOR 1, L_0x1dd7fc0, L_0x1dd1960, C4<0>, C4<0>;
L_0x1dd8260 .delay (20000,20000,20000) L_0x1dd8260/d;
L_0x1dd83b0/d .functor NOT 1, L_0x1dd8260, C4<0>, C4<0>, C4<0>;
L_0x1dd83b0 .delay (10000,10000,10000) L_0x1dd83b0/d;
L_0x1dd8470/d .functor NAND 1, L_0x1dd83b0, L_0x1dd80f0, C4<1>, C4<1>;
L_0x1dd8470 .delay (20000,20000,20000) L_0x1dd8470/d;
L_0x1dd8580/d .functor NOT 1, L_0x1dd8470, C4<0>, C4<0>, C4<0>;
L_0x1dd8580 .delay (10000,10000,10000) L_0x1dd8580/d;
v0x16d6640_0 .alias "a", 0 0, v0x1737e60_0;
v0x16e9d90_0 .alias "b", 0 0, v0x1324e50_0;
v0x16e9e10_0 .net "nand_ab", 0 0, L_0x1dd80f0; 1 drivers
v0x16e9eb0_0 .net "nor_ab", 0 0, L_0x1dd8260; 1 drivers
v0x16f3870_0 .net "nxor_ab", 0 0, L_0x1dd8470; 1 drivers
v0x16f3910_0 .net "or_ab", 0 0, L_0x1dd83b0; 1 drivers
v0x16f39b0_0 .alias "result", 0 0, v0x1201b10_0;
S_0x16c2e80 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x15840a0;
 .timescale -9 -12;
L_0x1dd8e10/d .functor NAND 1, L_0x1dd1820, L_0x1dd18c0, C4<1>, C4<1>;
L_0x1dd8e10 .delay (20000,20000,20000) L_0x1dd8e10/d;
L_0x1dd8ef0/d .functor NOR 1, L_0x1dd1820, L_0x1dd18c0, C4<0>, C4<0>;
L_0x1dd8ef0 .delay (20000,20000,20000) L_0x1dd8ef0/d;
L_0x1dd9080/d .functor NOT 1, L_0x1dd8ef0, C4<0>, C4<0>, C4<0>;
L_0x1dd9080 .delay (10000,10000,10000) L_0x1dd9080/d;
L_0x1dd9170/d .functor NAND 1, L_0x1dd9080, L_0x1dd8e10, C4<1>, C4<1>;
L_0x1dd9170 .delay (20000,20000,20000) L_0x1dd9170/d;
L_0x1dd92b0/d .functor NOT 1, L_0x1dd9170, C4<0>, C4<0>, C4<0>;
L_0x1dd92b0 .delay (10000,10000,10000) L_0x1dd92b0/d;
v0x16cc980_0 .alias "a", 0 0, v0x1217190_0;
v0x16cca00_0 .alias "b", 0 0, v0x1220770_0;
v0x16cca80_0 .net "nand_ab", 0 0, L_0x1dd8e10; 1 drivers
v0x16ccb00_0 .net "nor_ab", 0 0, L_0x1dd8ef0; 1 drivers
v0x16d64c0_0 .net "nxor_ab", 0 0, L_0x1dd9170; 1 drivers
v0x16d6540_0 .net "or_ab", 0 0, L_0x1dd9080; 1 drivers
v0x16d65c0_0 .alias "result", 0 0, v0x1372840_0;
S_0x1688480 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x15840a0;
 .timescale -9 -12;
L_0x1dd9400/d .functor NAND 1, L_0x1dd1820, L_0x1dd18c0, C4<1>, C4<1>;
L_0x1dd9400 .delay (20000,20000,20000) L_0x1dd9400/d;
L_0x1dd9510/d .functor NOT 1, L_0x1dd9400, C4<0>, C4<0>, C4<0>;
L_0x1dd9510 .delay (10000,10000,10000) L_0x1dd9510/d;
v0x16af5b0_0 .alias "a", 0 0, v0x1217190_0;
v0x16b90b0_0 .net "and_ab", 0 0, L_0x1dd9510; 1 drivers
v0x16b9130_0 .alias "b", 0 0, v0x1220770_0;
v0x16b91e0_0 .net "nand_ab", 0 0, L_0x1dd9400; 1 drivers
v0x16c2d80_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x16c2e00_0 .alias "result", 0 0, v0x1201b90_0;
S_0x1688570 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1688480;
 .timescale -9 -12;
L_0x1dd9640/d .functor NAND 1, L_0x1dd9510, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dd9640 .delay (20000,20000,20000) L_0x1dd9640/d;
L_0x1dd9720/d .functor NOT 1, L_0x1dd9640, C4<0>, C4<0>, C4<0>;
L_0x1dd9720 .delay (10000,10000,10000) L_0x1dd9720/d;
L_0x1dd9830/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dd9830 .delay (10000,10000,10000) L_0x1dd9830/d;
L_0x1dd98f0/d .functor NAND 1, L_0x1dd9400, L_0x1dd9830, C4<1>, C4<1>;
L_0x1dd98f0 .delay (20000,20000,20000) L_0x1dd98f0/d;
L_0x1dd9a40/d .functor NOT 1, L_0x1dd98f0, C4<0>, C4<0>, C4<0>;
L_0x1dd9a40 .delay (10000,10000,10000) L_0x1dd9a40/d;
L_0x1dd9b30/d .functor NOR 1, L_0x1dd9a40, L_0x1dd9720, C4<0>, C4<0>;
L_0x1dd9b30 .delay (20000,20000,20000) L_0x1dd9b30/d;
L_0x1dd9cd0/d .functor NOT 1, L_0x1dd9b30, C4<0>, C4<0>, C4<0>;
L_0x1dd9cd0 .delay (10000,10000,10000) L_0x1dd9cd0/d;
v0x167e970_0 .net "and_in0ncom", 0 0, L_0x1dd9a40; 1 drivers
v0x169bc70_0 .net "and_in1com", 0 0, L_0x1dd9720; 1 drivers
v0x169bcf0_0 .alias "in0", 0 0, v0x16b91e0_0;
v0x169bd70_0 .alias "in1", 0 0, v0x16b90b0_0;
v0x169bdf0_0 .net "nand_in0ncom", 0 0, L_0x1dd98f0; 1 drivers
v0x16a58b0_0 .net "nand_in1com", 0 0, L_0x1dd9640; 1 drivers
v0x16a5930_0 .net "ncom", 0 0, L_0x1dd9830; 1 drivers
v0x16a59d0_0 .net "nor_wire", 0 0, L_0x1dd9b30; 1 drivers
v0x16af4b0_0 .alias "result", 0 0, v0x1201b90_0;
v0x16af530_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x1657740 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x15840a0;
 .timescale -9 -12;
L_0x1dd9e00/d .functor NOR 1, L_0x1dd1820, L_0x1dd18c0, C4<0>, C4<0>;
L_0x1dd9e00 .delay (20000,20000,20000) L_0x1dd9e00/d;
L_0x1dd9f50/d .functor NOT 1, L_0x1dd9e00, C4<0>, C4<0>, C4<0>;
L_0x1dd9f50 .delay (10000,10000,10000) L_0x1dd9f50/d;
v0x1674ba0_0 .alias "a", 0 0, v0x1217190_0;
v0x1674c20_0 .alias "b", 0 0, v0x1220770_0;
v0x1674ca0_0 .net "nor_ab", 0 0, L_0x1dd9e00; 1 drivers
v0x167e7f0_0 .net "or_ab", 0 0, L_0x1dd9f50; 1 drivers
v0x167e870_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x167e8f0_0 .alias "result", 0 0, v0x120b960_0;
S_0x1657830 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1657740;
 .timescale -9 -12;
L_0x1dda080/d .functor NAND 1, L_0x1dd9f50, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dda080 .delay (20000,20000,20000) L_0x1dda080/d;
L_0x1dda160/d .functor NOT 1, L_0x1dda080, C4<0>, C4<0>, C4<0>;
L_0x1dda160 .delay (10000,10000,10000) L_0x1dda160/d;
L_0x1dda270/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dda270 .delay (10000,10000,10000) L_0x1dda270/d;
L_0x1dda330/d .functor NAND 1, L_0x1dd9e00, L_0x1dda270, C4<1>, C4<1>;
L_0x1dda330 .delay (20000,20000,20000) L_0x1dda330/d;
L_0x1dda480/d .functor NOT 1, L_0x1dda330, C4<0>, C4<0>, C4<0>;
L_0x1dda480 .delay (10000,10000,10000) L_0x1dda480/d;
L_0x1dda570/d .functor NOR 1, L_0x1dda480, L_0x1dda160, C4<0>, C4<0>;
L_0x1dda570 .delay (20000,20000,20000) L_0x1dda570/d;
L_0x1dda710/d .functor NOT 1, L_0x1dda570, C4<0>, C4<0>, C4<0>;
L_0x1dda710 .delay (10000,10000,10000) L_0x1dda710/d;
v0x164dcf0_0 .net "and_in0ncom", 0 0, L_0x1dda480; 1 drivers
v0x16613d0_0 .net "and_in1com", 0 0, L_0x1dda160; 1 drivers
v0x1661450_0 .alias "in0", 0 0, v0x1674ca0_0;
v0x16614d0_0 .alias "in1", 0 0, v0x167e7f0_0;
v0x1661550_0 .net "nand_in0ncom", 0 0, L_0x1dda330; 1 drivers
v0x166afd0_0 .net "nand_in1com", 0 0, L_0x1dda080; 1 drivers
v0x166b050_0 .net "ncom", 0 0, L_0x1dda270; 1 drivers
v0x166b0d0_0 .net "nor_wire", 0 0, L_0x1dda570; 1 drivers
v0x166b150_0 .alias "result", 0 0, v0x120b960_0;
v0x1674b20_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x1584190 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x15840a0;
 .timescale -9 -12;
v0x163a7b0_0 .alias "in0", 0 0, v0x1201b10_0;
v0x163a830_0 .alias "in1", 0 0, v0x1372840_0;
v0x163a8b0_0 .alias "in2", 0 0, v0x1201b90_0;
v0x176a740_0 .alias "in3", 0 0, v0x120b960_0;
v0x176a820_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1643e00_0 .alias "result", 0 0, v0x1201a10_0;
v0x1643e80_0 .net "sel0", 0 0, L_0x1ddc810; 1 drivers
v0x1643f00_0 .net "sel1", 0 0, L_0x1ddc8d0; 1 drivers
v0x1643f80_0 .net "sel2", 0 0, L_0x1ddca00; 1 drivers
v0x164db70_0 .net "w0", 0 0, L_0x1ddaed0; 1 drivers
v0x164dbf0_0 .net "w1", 0 0, L_0x1ddb670; 1 drivers
v0x164dc70_0 .net "w2", 0 0, L_0x1ddbec0; 1 drivers
S_0x15f92b0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1584190;
 .timescale -9 -12;
L_0x1dda840/d .functor NAND 1, L_0x1dd92b0, L_0x1ddc810, C4<1>, C4<1>;
L_0x1dda840 .delay (20000,20000,20000) L_0x1dda840/d;
L_0x1dda920/d .functor NOT 1, L_0x1dda840, C4<0>, C4<0>, C4<0>;
L_0x1dda920 .delay (10000,10000,10000) L_0x1dda920/d;
L_0x1ddaa30/d .functor NOT 1, L_0x1ddc810, C4<0>, C4<0>, C4<0>;
L_0x1ddaa30 .delay (10000,10000,10000) L_0x1ddaa30/d;
L_0x1ddab80/d .functor NAND 1, L_0x1dd8580, L_0x1ddaa30, C4<1>, C4<1>;
L_0x1ddab80 .delay (20000,20000,20000) L_0x1ddab80/d;
L_0x1ddac40/d .functor NOT 1, L_0x1ddab80, C4<0>, C4<0>, C4<0>;
L_0x1ddac40 .delay (10000,10000,10000) L_0x1ddac40/d;
L_0x1ddad30/d .functor NOR 1, L_0x1ddac40, L_0x1dda920, C4<0>, C4<0>;
L_0x1ddad30 .delay (20000,20000,20000) L_0x1ddad30/d;
L_0x1ddaed0/d .functor NOT 1, L_0x1ddad30, C4<0>, C4<0>, C4<0>;
L_0x1ddaed0 .delay (10000,10000,10000) L_0x1ddaed0/d;
v0x1602e10_0 .net "and_in0ncom", 0 0, L_0x1ddac40; 1 drivers
v0x1602ed0_0 .net "and_in1com", 0 0, L_0x1dda920; 1 drivers
v0x1602f70_0 .alias "in0", 0 0, v0x1201b10_0;
v0x160ca10_0 .alias "in1", 0 0, v0x1372840_0;
v0x160ca90_0 .net "nand_in0ncom", 0 0, L_0x1ddab80; 1 drivers
v0x160cb30_0 .net "nand_in1com", 0 0, L_0x1dda840; 1 drivers
v0x16165e0_0 .net "ncom", 0 0, L_0x1ddaa30; 1 drivers
v0x1616680_0 .net "nor_wire", 0 0, L_0x1ddad30; 1 drivers
v0x1616720_0 .alias "result", 0 0, v0x164db70_0;
v0x163a730_0 .alias "sel0", 0 0, v0x1643e80_0;
S_0x15d2070 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1584190;
 .timescale -9 -12;
L_0x1ddb000/d .functor NAND 1, L_0x1dda710, L_0x1ddc810, C4<1>, C4<1>;
L_0x1ddb000 .delay (20000,20000,20000) L_0x1ddb000/d;
L_0x1ddb0e0/d .functor NOT 1, L_0x1ddb000, C4<0>, C4<0>, C4<0>;
L_0x1ddb0e0 .delay (10000,10000,10000) L_0x1ddb0e0/d;
L_0x1ddb1f0/d .functor NOT 1, L_0x1ddc810, C4<0>, C4<0>, C4<0>;
L_0x1ddb1f0 .delay (10000,10000,10000) L_0x1ddb1f0/d;
L_0x1ddb2b0/d .functor NAND 1, L_0x1dd9cd0, L_0x1ddb1f0, C4<1>, C4<1>;
L_0x1ddb2b0 .delay (20000,20000,20000) L_0x1ddb2b0/d;
L_0x1ddb3c0/d .functor NOT 1, L_0x1ddb2b0, C4<0>, C4<0>, C4<0>;
L_0x1ddb3c0 .delay (10000,10000,10000) L_0x1ddb3c0/d;
L_0x1ddb4b0/d .functor NOR 1, L_0x1ddb3c0, L_0x1ddb0e0, C4<0>, C4<0>;
L_0x1ddb4b0 .delay (20000,20000,20000) L_0x1ddb4b0/d;
L_0x1ddb670/d .functor NOT 1, L_0x1ddb4b0, C4<0>, C4<0>, C4<0>;
L_0x1ddb670 .delay (10000,10000,10000) L_0x1ddb670/d;
v0x15c86b0_0 .net "and_in0ncom", 0 0, L_0x1ddb3c0; 1 drivers
v0x15d21a0_0 .net "and_in1com", 0 0, L_0x1ddb0e0; 1 drivers
v0x15dbd20_0 .alias "in0", 0 0, v0x1201b90_0;
v0x15dbdc0_0 .alias "in1", 0 0, v0x120b960_0;
v0x15dbe40_0 .net "nand_in0ncom", 0 0, L_0x1ddb2b0; 1 drivers
v0x15e5970_0 .net "nand_in1com", 0 0, L_0x1ddb000; 1 drivers
v0x15e5a10_0 .net "ncom", 0 0, L_0x1ddb1f0; 1 drivers
v0x15e5ab0_0 .net "nor_wire", 0 0, L_0x1ddb4b0; 1 drivers
v0x15f91b0_0 .alias "result", 0 0, v0x164dbf0_0;
v0x15f9230_0 .alias "sel0", 0 0, v0x1643e80_0;
S_0x15ab0f0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1584190;
 .timescale -9 -12;
L_0x1ddb7a0/d .functor NAND 1, L_0x1ddb670, L_0x1ddc8d0, C4<1>, C4<1>;
L_0x1ddb7a0 .delay (20000,20000,20000) L_0x1ddb7a0/d;
L_0x1ddb910/d .functor NOT 1, L_0x1ddb7a0, C4<0>, C4<0>, C4<0>;
L_0x1ddb910 .delay (10000,10000,10000) L_0x1ddb910/d;
L_0x1ddba20/d .functor NOT 1, L_0x1ddc8d0, C4<0>, C4<0>, C4<0>;
L_0x1ddba20 .delay (10000,10000,10000) L_0x1ddba20/d;
L_0x1ddbae0/d .functor NAND 1, L_0x1ddaed0, L_0x1ddba20, C4<1>, C4<1>;
L_0x1ddbae0 .delay (20000,20000,20000) L_0x1ddbae0/d;
L_0x1ddbc30/d .functor NOT 1, L_0x1ddbae0, C4<0>, C4<0>, C4<0>;
L_0x1ddbc30 .delay (10000,10000,10000) L_0x1ddbc30/d;
L_0x1ddbd20/d .functor NOR 1, L_0x1ddbc30, L_0x1ddb910, C4<0>, C4<0>;
L_0x1ddbd20 .delay (20000,20000,20000) L_0x1ddbd20/d;
L_0x1ddbec0/d .functor NOT 1, L_0x1ddbd20, C4<0>, C4<0>, C4<0>;
L_0x1ddbec0 .delay (10000,10000,10000) L_0x1ddbec0/d;
v0x15ab1e0_0 .net "and_in0ncom", 0 0, L_0x1ddbc30; 1 drivers
v0x15b4c60_0 .net "and_in1com", 0 0, L_0x1ddb910; 1 drivers
v0x15b4d00_0 .alias "in0", 0 0, v0x164db70_0;
v0x15b4da0_0 .alias "in1", 0 0, v0x164dbf0_0;
v0x15be930_0 .net "nand_in0ncom", 0 0, L_0x1ddbae0; 1 drivers
v0x15be9d0_0 .net "nand_in1com", 0 0, L_0x1ddb7a0; 1 drivers
v0x15bea70_0 .net "ncom", 0 0, L_0x1ddba20; 1 drivers
v0x15c8530_0 .net "nor_wire", 0 0, L_0x1ddbd20; 1 drivers
v0x15c85b0_0 .alias "result", 0 0, v0x164dc70_0;
v0x15c8630_0 .alias "sel0", 0 0, v0x1643f00_0;
S_0x158db60 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1584190;
 .timescale -9 -12;
L_0x1ddbff0/d .functor NAND 1, C4<0>, L_0x1ddca00, C4<1>, C4<1>;
L_0x1ddbff0 .delay (20000,20000,20000) L_0x1ddbff0/d;
L_0x1ddc130/d .functor NOT 1, L_0x1ddbff0, C4<0>, C4<0>, C4<0>;
L_0x1ddc130 .delay (10000,10000,10000) L_0x1ddc130/d;
L_0x1ddc240/d .functor NOT 1, L_0x1ddca00, C4<0>, C4<0>, C4<0>;
L_0x1ddc240 .delay (10000,10000,10000) L_0x1ddc240/d;
L_0x1ddc300/d .functor NAND 1, L_0x1ddbec0, L_0x1ddc240, C4<1>, C4<1>;
L_0x1ddc300 .delay (20000,20000,20000) L_0x1ddc300/d;
L_0x1ddc450/d .functor NOT 1, L_0x1ddc300, C4<0>, C4<0>, C4<0>;
L_0x1ddc450 .delay (10000,10000,10000) L_0x1ddc450/d;
L_0x1ddc540/d .functor NOR 1, L_0x1ddc450, L_0x1ddc130, C4<0>, C4<0>;
L_0x1ddc540 .delay (20000,20000,20000) L_0x1ddc540/d;
L_0x1ddc6e0/d .functor NOT 1, L_0x1ddc540, C4<0>, C4<0>, C4<0>;
L_0x1ddc6e0 .delay (10000,10000,10000) L_0x1ddc6e0/d;
v0x158dc50_0 .net "and_in0ncom", 0 0, L_0x1ddc450; 1 drivers
v0x157a580_0 .net "and_in1com", 0 0, L_0x1ddc130; 1 drivers
v0x158dcd0_0 .alias "in0", 0 0, v0x164dc70_0;
v0x1597830_0 .alias "in1", 0 0, v0x176a820_0;
v0x15978b0_0 .net "nand_in0ncom", 0 0, L_0x1ddc300; 1 drivers
v0x1597950_0 .net "nand_in1com", 0 0, L_0x1ddbff0; 1 drivers
v0x15a1470_0 .net "ncom", 0 0, L_0x1ddc240; 1 drivers
v0x15a1510_0 .net "nor_wire", 0 0, L_0x1ddc540; 1 drivers
v0x15a15b0_0 .alias "result", 0 0, v0x1201a10_0;
v0x15ab070_0 .alias "sel0", 0 0, v0x1643f80_0;
S_0x131b4d0 .scope generate, "ALU32[23]" "ALU32[23]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x14cae98 .param/l "i" 2 105, +C4<010111>;
S_0x131b5c0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x131b4d0;
 .timescale -9 -12;
L_0x1dd1a00/d .functor NOT 1, L_0x1ddd090, C4<0>, C4<0>, C4<0>;
L_0x1dd1a00 .delay (10000,10000,10000) L_0x1dd1a00/d;
v0x153fd00_0 .net "carryin", 0 0, L_0x1ddd130; 1 drivers
v0x1549780_0 .net "carryout", 0 0, L_0x1dde750; 1 drivers
v0x1549800_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x1549880_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x1549900_0 .net "notB", 0 0, L_0x1dd1a00; 1 drivers
v0x1553320_0 .net "operandA", 0 0, L_0x1ddcff0; 1 drivers
v0x15533a0_0 .net "operandB", 0 0, L_0x1ddd090; 1 drivers
v0x155cff0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x155d070_0 .net "result", 0 0, L_0x1de2260; 1 drivers
v0x155d0f0_0 .net "trueB", 0 0, L_0x1ddd5e0; 1 drivers
v0x155d170_0 .net "wAddSub", 0 0, L_0x1dde080; 1 drivers
v0x1566c80_0 .net "wNandAnd", 0 0, L_0x1ddf810; 1 drivers
v0x1570760_0 .net "wNorOr", 0 0, L_0x1de0250; 1 drivers
v0x1570870_0 .net "wXor", 0 0, L_0x1ddedb0; 1 drivers
L_0x1de2390 .part v0x181c250_0, 0, 1;
L_0x1de2450 .part v0x181c250_0, 1, 1;
L_0x1de2580 .part v0x181c250_0, 2, 1;
S_0x1512570 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x131b5c0;
 .timescale -9 -12;
L_0x1dd72f0/d .functor NAND 1, L_0x1dd1a00, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1dd72f0 .delay (20000,20000,20000) L_0x1dd72f0/d;
L_0x1dd73d0/d .functor NOT 1, L_0x1dd72f0, C4<0>, C4<0>, C4<0>;
L_0x1dd73d0 .delay (10000,10000,10000) L_0x1dd73d0/d;
L_0x1dd7490/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dd7490 .delay (10000,10000,10000) L_0x1dd7490/d;
L_0x1dd7550/d .functor NAND 1, L_0x1ddd090, L_0x1dd7490, C4<1>, C4<1>;
L_0x1dd7550 .delay (20000,20000,20000) L_0x1dd7550/d;
L_0x1ddd370/d .functor NOT 1, L_0x1dd7550, C4<0>, C4<0>, C4<0>;
L_0x1ddd370 .delay (10000,10000,10000) L_0x1ddd370/d;
L_0x1ddd460/d .functor NOR 1, L_0x1ddd370, L_0x1dd73d0, C4<0>, C4<0>;
L_0x1ddd460 .delay (20000,20000,20000) L_0x1ddd460/d;
L_0x1ddd5e0/d .functor NOT 1, L_0x1ddd460, C4<0>, C4<0>, C4<0>;
L_0x1ddd5e0 .delay (10000,10000,10000) L_0x1ddd5e0/d;
v0x1512660_0 .net "and_in0ncom", 0 0, L_0x1ddd370; 1 drivers
v0x152c250_0 .net "and_in1com", 0 0, L_0x1dd73d0; 1 drivers
v0x152c2f0_0 .alias "in0", 0 0, v0x15533a0_0;
v0x152c370_0 .alias "in1", 0 0, v0x1549900_0;
v0x1535f20_0 .net "nand_in0ncom", 0 0, L_0x1dd7550; 1 drivers
v0x1535fc0_0 .net "nand_in1com", 0 0, L_0x1dd72f0; 1 drivers
v0x1536060_0 .net "ncom", 0 0, L_0x1dd7490; 1 drivers
v0x153fb80_0 .net "nor_wire", 0 0, L_0x1ddd460; 1 drivers
v0x153fc00_0 .alias "result", 0 0, v0x155d0f0_0;
v0x153fc80_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x148eb00 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x131b5c0;
 .timescale -9 -12;
L_0x1dde190/d .functor NAND 1, L_0x1ddcff0, L_0x1ddd5e0, C4<1>, C4<1>;
L_0x1dde190 .delay (20000,20000,20000) L_0x1dde190/d;
L_0x1dde320/d .functor NOT 1, L_0x1dde190, C4<0>, C4<0>, C4<0>;
L_0x1dde320 .delay (10000,10000,10000) L_0x1dde320/d;
L_0x1dde410/d .functor NAND 1, L_0x1ddd130, L_0x1dddac0, C4<1>, C4<1>;
L_0x1dde410 .delay (20000,20000,20000) L_0x1dde410/d;
L_0x1dde4d0/d .functor NOT 1, L_0x1dde410, C4<0>, C4<0>, C4<0>;
L_0x1dde4d0 .delay (10000,10000,10000) L_0x1dde4d0/d;
L_0x1dde5e0/d .functor NOR 1, L_0x1dde4d0, L_0x1dde320, C4<0>, C4<0>;
L_0x1dde5e0 .delay (20000,20000,20000) L_0x1dde5e0/d;
L_0x1dde750/d .functor NOT 1, L_0x1dde5e0, C4<0>, C4<0>, C4<0>;
L_0x1dde750 .delay (10000,10000,10000) L_0x1dde750/d;
v0x14eb310_0 .alias "a", 0 0, v0x1553320_0;
v0x14eb420_0 .net "and_ab", 0 0, L_0x1dde320; 1 drivers
v0x14f5140_0 .net "and_xor_ab_c", 0 0, L_0x1dde4d0; 1 drivers
v0x14f51e0_0 .alias "b", 0 0, v0x155d0f0_0;
v0x14f5260_0 .alias "carryin", 0 0, v0x153fd00_0;
v0x14feda0_0 .alias "carryout", 0 0, v0x1549780_0;
v0x14fee20_0 .net "nand_ab", 0 0, L_0x1dde190; 1 drivers
v0x14feea0_0 .net "nand_xor_ab_c", 0 0, L_0x1dde410; 1 drivers
v0x15089a0_0 .net "nco", 0 0, L_0x1dde5e0; 1 drivers
v0x1508a40_0 .alias "sum", 0 0, v0x155d170_0;
v0x1508ac0_0 .net "xor_ab", 0 0, L_0x1dddac0; 1 drivers
S_0x14bf790 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x148eb00;
 .timescale -9 -12;
L_0x1ddd710/d .functor NAND 1, L_0x1ddcff0, L_0x1ddd5e0, C4<1>, C4<1>;
L_0x1ddd710 .delay (20000,20000,20000) L_0x1ddd710/d;
L_0x1ddd7b0/d .functor NOR 1, L_0x1ddcff0, L_0x1ddd5e0, C4<0>, C4<0>;
L_0x1ddd7b0 .delay (20000,20000,20000) L_0x1ddd7b0/d;
L_0x1ddd850/d .functor NOT 1, L_0x1ddd7b0, C4<0>, C4<0>, C4<0>;
L_0x1ddd850 .delay (10000,10000,10000) L_0x1ddd850/d;
L_0x1ddd960/d .functor NAND 1, L_0x1ddd850, L_0x1ddd710, C4<1>, C4<1>;
L_0x1ddd960 .delay (20000,20000,20000) L_0x1ddd960/d;
L_0x1dddac0/d .functor NOT 1, L_0x1ddd960, C4<0>, C4<0>, C4<0>;
L_0x1dddac0 .delay (10000,10000,10000) L_0x1dddac0/d;
v0x14bf880_0 .alias "a", 0 0, v0x1553320_0;
v0x1621ed0_0 .alias "b", 0 0, v0x155d0f0_0;
v0x1621f70_0 .net "nand_ab", 0 0, L_0x1ddd710; 1 drivers
v0x1622010_0 .net "nor_ab", 0 0, L_0x1ddd7b0; 1 drivers
v0x162b5c0_0 .net "nxor_ab", 0 0, L_0x1ddd960; 1 drivers
v0x162b640_0 .net "or_ab", 0 0, L_0x1ddd850; 1 drivers
v0x162b6e0_0 .alias "result", 0 0, v0x1508ac0_0;
S_0x14986d0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x148eb00;
 .timescale -9 -12;
L_0x1dddbf0/d .functor NAND 1, L_0x1dddac0, L_0x1ddd130, C4<1>, C4<1>;
L_0x1dddbf0 .delay (20000,20000,20000) L_0x1dddbf0/d;
L_0x1dddd60/d .functor NOR 1, L_0x1dddac0, L_0x1ddd130, C4<0>, C4<0>;
L_0x1dddd60 .delay (20000,20000,20000) L_0x1dddd60/d;
L_0x1dddeb0/d .functor NOT 1, L_0x1dddd60, C4<0>, C4<0>, C4<0>;
L_0x1dddeb0 .delay (10000,10000,10000) L_0x1dddeb0/d;
L_0x1dddf70/d .functor NAND 1, L_0x1dddeb0, L_0x1dddbf0, C4<1>, C4<1>;
L_0x1dddf70 .delay (20000,20000,20000) L_0x1dddf70/d;
L_0x1dde080/d .functor NOT 1, L_0x1dddf70, C4<0>, C4<0>, C4<0>;
L_0x1dde080 .delay (10000,10000,10000) L_0x1dde080/d;
v0x14987c0_0 .alias "a", 0 0, v0x1508ac0_0;
v0x14a2360_0 .alias "b", 0 0, v0x153fd00_0;
v0x14a2400_0 .net "nand_ab", 0 0, L_0x1dddbf0; 1 drivers
v0x14a24a0_0 .net "nor_ab", 0 0, L_0x1dddd60; 1 drivers
v0x14b5b50_0 .net "nxor_ab", 0 0, L_0x1dddf70; 1 drivers
v0x14b5bf0_0 .net "or_ab", 0 0, L_0x1dddeb0; 1 drivers
v0x14b5c90_0 .alias "result", 0 0, v0x155d170_0;
S_0x147b330 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x131b5c0;
 .timescale -9 -12;
L_0x1dde910/d .functor NAND 1, L_0x1ddcff0, L_0x1ddd090, C4<1>, C4<1>;
L_0x1dde910 .delay (20000,20000,20000) L_0x1dde910/d;
L_0x1dde9f0/d .functor NOR 1, L_0x1ddcff0, L_0x1ddd090, C4<0>, C4<0>;
L_0x1dde9f0 .delay (20000,20000,20000) L_0x1dde9f0/d;
L_0x1ddeb80/d .functor NOT 1, L_0x1dde9f0, C4<0>, C4<0>, C4<0>;
L_0x1ddeb80 .delay (10000,10000,10000) L_0x1ddeb80/d;
L_0x1ddec70/d .functor NAND 1, L_0x1ddeb80, L_0x1dde910, C4<1>, C4<1>;
L_0x1ddec70 .delay (20000,20000,20000) L_0x1ddec70/d;
L_0x1ddedb0/d .functor NOT 1, L_0x1ddec70, C4<0>, C4<0>, C4<0>;
L_0x1ddedb0 .delay (10000,10000,10000) L_0x1ddedb0/d;
v0x147b420_0 .alias "a", 0 0, v0x1553320_0;
v0x1484eb0_0 .alias "b", 0 0, v0x15533a0_0;
v0x1484f30_0 .net "nand_ab", 0 0, L_0x1dde910; 1 drivers
v0x1484fb0_0 .net "nor_ab", 0 0, L_0x1dde9f0; 1 drivers
v0x1485030_0 .net "nxor_ab", 0 0, L_0x1ddec70; 1 drivers
v0x148ea00_0 .net "or_ab", 0 0, L_0x1ddeb80; 1 drivers
v0x148ea80_0 .alias "result", 0 0, v0x1570870_0;
S_0x144a500 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x131b5c0;
 .timescale -9 -12;
L_0x1ddef00/d .functor NAND 1, L_0x1ddcff0, L_0x1ddd090, C4<1>, C4<1>;
L_0x1ddef00 .delay (20000,20000,20000) L_0x1ddef00/d;
L_0x1ddf050/d .functor NOT 1, L_0x1ddef00, C4<0>, C4<0>, C4<0>;
L_0x1ddf050 .delay (10000,10000,10000) L_0x1ddf050/d;
v0x1467b30_0 .alias "a", 0 0, v0x1553320_0;
v0x1471600_0 .net "and_ab", 0 0, L_0x1ddf050; 1 drivers
v0x1471680_0 .alias "b", 0 0, v0x15533a0_0;
v0x1471700_0 .net "nand_ab", 0 0, L_0x1ddef00; 1 drivers
v0x1471780_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x147b2b0_0 .alias "result", 0 0, v0x1566c80_0;
S_0x144a5f0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x144a500;
 .timescale -9 -12;
L_0x1ddf180/d .functor NAND 1, L_0x1ddf050, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1ddf180 .delay (20000,20000,20000) L_0x1ddf180/d;
L_0x1ddf260/d .functor NOT 1, L_0x1ddf180, C4<0>, C4<0>, C4<0>;
L_0x1ddf260 .delay (10000,10000,10000) L_0x1ddf260/d;
L_0x1ddf370/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1ddf370 .delay (10000,10000,10000) L_0x1ddf370/d;
L_0x1ddf430/d .functor NAND 1, L_0x1ddef00, L_0x1ddf370, C4<1>, C4<1>;
L_0x1ddf430 .delay (20000,20000,20000) L_0x1ddf430/d;
L_0x1ddf580/d .functor NOT 1, L_0x1ddf430, C4<0>, C4<0>, C4<0>;
L_0x1ddf580 .delay (10000,10000,10000) L_0x1ddf580/d;
L_0x1ddf670/d .functor NOR 1, L_0x1ddf580, L_0x1ddf260, C4<0>, C4<0>;
L_0x1ddf670 .delay (20000,20000,20000) L_0x1ddf670/d;
L_0x1ddf810/d .functor NOT 1, L_0x1ddf670, C4<0>, C4<0>, C4<0>;
L_0x1ddf810 .delay (10000,10000,10000) L_0x1ddf810/d;
v0x1440bc0_0 .net "and_in0ncom", 0 0, L_0x1ddf580; 1 drivers
v0x14541d0_0 .net "and_in1com", 0 0, L_0x1ddf260; 1 drivers
v0x1454250_0 .alias "in0", 0 0, v0x1471700_0;
v0x14542d0_0 .alias "in1", 0 0, v0x1471600_0;
v0x1454350_0 .net "nand_in0ncom", 0 0, L_0x1ddf430; 1 drivers
v0x145de30_0 .net "nand_in1com", 0 0, L_0x1ddf180; 1 drivers
v0x145deb0_0 .net "ncom", 0 0, L_0x1ddf370; 1 drivers
v0x145df50_0 .net "nor_wire", 0 0, L_0x1ddf670; 1 drivers
v0x1467a30_0 .alias "result", 0 0, v0x1566c80_0;
v0x1467ab0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x140fde0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x131b5c0;
 .timescale -9 -12;
L_0x1ddf940/d .functor NOR 1, L_0x1ddcff0, L_0x1ddd090, C4<0>, C4<0>;
L_0x1ddf940 .delay (20000,20000,20000) L_0x1ddf940/d;
L_0x1ddfa90/d .functor NOT 1, L_0x1ddf940, C4<0>, C4<0>, C4<0>;
L_0x1ddfa90 .delay (10000,10000,10000) L_0x1ddfa90/d;
v0x1436db0_0 .alias "a", 0 0, v0x1553320_0;
v0x1436e50_0 .alias "b", 0 0, v0x15533a0_0;
v0x1436ef0_0 .net "nor_ab", 0 0, L_0x1ddf940; 1 drivers
v0x1440a40_0 .net "or_ab", 0 0, L_0x1ddfa90; 1 drivers
v0x1440ac0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1440b40_0 .alias "result", 0 0, v0x1570760_0;
S_0x14199b0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x140fde0;
 .timescale -9 -12;
L_0x1ddfbc0/d .functor NAND 1, L_0x1ddfa90, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1ddfbc0 .delay (20000,20000,20000) L_0x1ddfbc0/d;
L_0x1ddfca0/d .functor NOT 1, L_0x1ddfbc0, C4<0>, C4<0>, C4<0>;
L_0x1ddfca0 .delay (10000,10000,10000) L_0x1ddfca0/d;
L_0x1ddfdb0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1ddfdb0 .delay (10000,10000,10000) L_0x1ddfdb0/d;
L_0x1ddfe70/d .functor NAND 1, L_0x1ddf940, L_0x1ddfdb0, C4<1>, C4<1>;
L_0x1ddfe70 .delay (20000,20000,20000) L_0x1ddfe70/d;
L_0x1ddffc0/d .functor NOT 1, L_0x1ddfe70, C4<0>, C4<0>, C4<0>;
L_0x1ddffc0 .delay (10000,10000,10000) L_0x1ddffc0/d;
L_0x1de00b0/d .functor NOR 1, L_0x1ddffc0, L_0x1ddfca0, C4<0>, C4<0>;
L_0x1de00b0 .delay (20000,20000,20000) L_0x1de00b0/d;
L_0x1de0250/d .functor NOT 1, L_0x1de00b0, C4<0>, C4<0>, C4<0>;
L_0x1de0250 .delay (10000,10000,10000) L_0x1de0250/d;
v0x1419aa0_0 .net "and_in0ncom", 0 0, L_0x1ddffc0; 1 drivers
v0x1419b20_0 .net "and_in1com", 0 0, L_0x1ddfca0; 1 drivers
v0x14235b0_0 .alias "in0", 0 0, v0x1436ef0_0;
v0x1423630_0 .alias "in1", 0 0, v0x1440a40_0;
v0x14236b0_0 .net "nand_in0ncom", 0 0, L_0x1ddfe70; 1 drivers
v0x1423730_0 .net "nand_in1com", 0 0, L_0x1ddfbc0; 1 drivers
v0x142d0e0_0 .net "ncom", 0 0, L_0x1ddfdb0; 1 drivers
v0x142d160_0 .net "nor_wire", 0 0, L_0x1de00b0; 1 drivers
v0x142d1e0_0 .alias "result", 0 0, v0x1570760_0;
v0x142d260_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x13250d0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x131b5c0;
 .timescale -9 -12;
v0x13e8d30_0 .alias "in0", 0 0, v0x155d170_0;
v0x13e8db0_0 .alias "in1", 0 0, v0x1570870_0;
v0x13f28b0_0 .alias "in2", 0 0, v0x1566c80_0;
v0x13f2960_0 .alias "in3", 0 0, v0x1570760_0;
v0x13fc510_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x13fc5c0_0 .alias "result", 0 0, v0x155d070_0;
v0x13fc640_0 .net "sel0", 0 0, L_0x1de2390; 1 drivers
v0x1406110_0 .net "sel1", 0 0, L_0x1de2450; 1 drivers
v0x1406190_0 .net "sel2", 0 0, L_0x1de2580; 1 drivers
v0x1406240_0 .net "w0", 0 0, L_0x1de0a10; 1 drivers
v0x140fce0_0 .net "w1", 0 0, L_0x1de11b0; 1 drivers
v0x140fd60_0 .net "w2", 0 0, L_0x1de1a00; 1 drivers
S_0x13c1d50 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x13250d0;
 .timescale -9 -12;
L_0x1de0380/d .functor NAND 1, L_0x1ddedb0, L_0x1de2390, C4<1>, C4<1>;
L_0x1de0380 .delay (20000,20000,20000) L_0x1de0380/d;
L_0x1de0460/d .functor NOT 1, L_0x1de0380, C4<0>, C4<0>, C4<0>;
L_0x1de0460 .delay (10000,10000,10000) L_0x1de0460/d;
L_0x1de0570/d .functor NOT 1, L_0x1de2390, C4<0>, C4<0>, C4<0>;
L_0x1de0570 .delay (10000,10000,10000) L_0x1de0570/d;
L_0x1de06c0/d .functor NAND 1, L_0x1dde080, L_0x1de0570, C4<1>, C4<1>;
L_0x1de06c0 .delay (20000,20000,20000) L_0x1de06c0/d;
L_0x1de0780/d .functor NOT 1, L_0x1de06c0, C4<0>, C4<0>, C4<0>;
L_0x1de0780 .delay (10000,10000,10000) L_0x1de0780/d;
L_0x1de0870/d .functor NOR 1, L_0x1de0780, L_0x1de0460, C4<0>, C4<0>;
L_0x1de0870 .delay (20000,20000,20000) L_0x1de0870/d;
L_0x1de0a10/d .functor NOT 1, L_0x1de0870, C4<0>, C4<0>, C4<0>;
L_0x1de0a10 .delay (10000,10000,10000) L_0x1de0a10/d;
v0x13cb790_0 .net "and_in0ncom", 0 0, L_0x1de0780; 1 drivers
v0x13cb850_0 .net "and_in1com", 0 0, L_0x1de0460; 1 drivers
v0x13cb8f0_0 .alias "in0", 0 0, v0x155d170_0;
v0x13d5460_0 .alias "in1", 0 0, v0x1570870_0;
v0x13d54e0_0 .net "nand_in0ncom", 0 0, L_0x1de06c0; 1 drivers
v0x13d5580_0 .net "nand_in1com", 0 0, L_0x1de0380; 1 drivers
v0x13df0b0_0 .net "ncom", 0 0, L_0x1de0570; 1 drivers
v0x13df150_0 .net "nor_wire", 0 0, L_0x1de0870; 1 drivers
v0x13df1f0_0 .alias "result", 0 0, v0x1406240_0;
v0x13e8cb0_0 .alias "sel0", 0 0, v0x13fc640_0;
S_0x13a4670 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x13250d0;
 .timescale -9 -12;
L_0x1de0b40/d .functor NAND 1, L_0x1de0250, L_0x1de2390, C4<1>, C4<1>;
L_0x1de0b40 .delay (20000,20000,20000) L_0x1de0b40/d;
L_0x1de0c20/d .functor NOT 1, L_0x1de0b40, C4<0>, C4<0>, C4<0>;
L_0x1de0c20 .delay (10000,10000,10000) L_0x1de0c20/d;
L_0x1de0d30/d .functor NOT 1, L_0x1de2390, C4<0>, C4<0>, C4<0>;
L_0x1de0d30 .delay (10000,10000,10000) L_0x1de0d30/d;
L_0x1de0df0/d .functor NAND 1, L_0x1ddf810, L_0x1de0d30, C4<1>, C4<1>;
L_0x1de0df0 .delay (20000,20000,20000) L_0x1de0df0/d;
L_0x1de0f00/d .functor NOT 1, L_0x1de0df0, C4<0>, C4<0>, C4<0>;
L_0x1de0f00 .delay (10000,10000,10000) L_0x1de0f00/d;
L_0x1de0ff0/d .functor NOR 1, L_0x1de0f00, L_0x1de0c20, C4<0>, C4<0>;
L_0x1de0ff0 .delay (20000,20000,20000) L_0x1de0ff0/d;
L_0x1de11b0/d .functor NOT 1, L_0x1de0ff0, C4<0>, C4<0>, C4<0>;
L_0x1de11b0 .delay (10000,10000,10000) L_0x1de11b0/d;
v0x14d4890_0 .net "and_in0ncom", 0 0, L_0x1de0f00; 1 drivers
v0x13a47a0_0 .net "and_in1com", 0 0, L_0x1de0c20; 1 drivers
v0x13ae3a0_0 .alias "in0", 0 0, v0x1566c80_0;
v0x13ae440_0 .alias "in1", 0 0, v0x1570760_0;
v0x13ae4c0_0 .net "nand_in0ncom", 0 0, L_0x1de0df0; 1 drivers
v0x13b8050_0 .net "nand_in1com", 0 0, L_0x1de0b40; 1 drivers
v0x13b80f0_0 .net "ncom", 0 0, L_0x1de0d30; 1 drivers
v0x13b8190_0 .net "nor_wire", 0 0, L_0x1de0ff0; 1 drivers
v0x13c1c50_0 .alias "result", 0 0, v0x140fce0_0;
v0x13c1cd0_0 .alias "sel0", 0 0, v0x13fc640_0;
S_0x134c0c0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x13250d0;
 .timescale -9 -12;
L_0x1de12e0/d .functor NAND 1, L_0x1de11b0, L_0x1de2450, C4<1>, C4<1>;
L_0x1de12e0 .delay (20000,20000,20000) L_0x1de12e0/d;
L_0x1de1450/d .functor NOT 1, L_0x1de12e0, C4<0>, C4<0>, C4<0>;
L_0x1de1450 .delay (10000,10000,10000) L_0x1de1450/d;
L_0x1de1560/d .functor NOT 1, L_0x1de2450, C4<0>, C4<0>, C4<0>;
L_0x1de1560 .delay (10000,10000,10000) L_0x1de1560/d;
L_0x1de1620/d .functor NAND 1, L_0x1de0a10, L_0x1de1560, C4<1>, C4<1>;
L_0x1de1620 .delay (20000,20000,20000) L_0x1de1620/d;
L_0x1de1770/d .functor NOT 1, L_0x1de1620, C4<0>, C4<0>, C4<0>;
L_0x1de1770 .delay (10000,10000,10000) L_0x1de1770/d;
L_0x1de1860/d .functor NOR 1, L_0x1de1770, L_0x1de1450, C4<0>, C4<0>;
L_0x1de1860 .delay (20000,20000,20000) L_0x1de1860/d;
L_0x1de1a00/d .functor NOT 1, L_0x1de1860, C4<0>, C4<0>, C4<0>;
L_0x1de1a00 .delay (10000,10000,10000) L_0x1de1a00/d;
v0x134c1b0_0 .net "and_in0ncom", 0 0, L_0x1de1770; 1 drivers
v0x136fa70_0 .net "and_in1com", 0 0, L_0x1de1450; 1 drivers
v0x136fb10_0 .alias "in0", 0 0, v0x1406240_0;
v0x136fbb0_0 .alias "in1", 0 0, v0x140fce0_0;
v0x1374320_0 .net "nand_in0ncom", 0 0, L_0x1de1620; 1 drivers
v0x13743c0_0 .net "nand_in1com", 0 0, L_0x1de12e0; 1 drivers
v0x1374460_0 .net "ncom", 0 0, L_0x1de1560; 1 drivers
v0x14d4710_0 .net "nor_wire", 0 0, L_0x1de1860; 1 drivers
v0x14d4790_0 .alias "result", 0 0, v0x140fd60_0;
v0x14d4810_0 .alias "sel0", 0 0, v0x1406110_0;
S_0x13251c0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x13250d0;
 .timescale -9 -12;
L_0x1de1b30/d .functor NAND 1, C4<0>, L_0x1de2580, C4<1>, C4<1>;
L_0x1de1b30 .delay (20000,20000,20000) L_0x1de1b30/d;
L_0x1de1cb0/d .functor NOT 1, L_0x1de1b30, C4<0>, C4<0>, C4<0>;
L_0x1de1cb0 .delay (10000,10000,10000) L_0x1de1cb0/d;
L_0x1de1dc0/d .functor NOT 1, L_0x1de2580, C4<0>, C4<0>, C4<0>;
L_0x1de1dc0 .delay (10000,10000,10000) L_0x1de1dc0/d;
L_0x1de1e80/d .functor NAND 1, L_0x1de1a00, L_0x1de1dc0, C4<1>, C4<1>;
L_0x1de1e80 .delay (20000,20000,20000) L_0x1de1e80/d;
L_0x1de1fd0/d .functor NOT 1, L_0x1de1e80, C4<0>, C4<0>, C4<0>;
L_0x1de1fd0 .delay (10000,10000,10000) L_0x1de1fd0/d;
L_0x1de20c0/d .functor NOR 1, L_0x1de1fd0, L_0x1de1cb0, C4<0>, C4<0>;
L_0x1de20c0 .delay (20000,20000,20000) L_0x1de20c0/d;
L_0x1de2260/d .functor NOT 1, L_0x1de20c0, C4<0>, C4<0>, C4<0>;
L_0x1de2260 .delay (10000,10000,10000) L_0x1de2260/d;
v0x132ecc0_0 .net "and_in0ncom", 0 0, L_0x1de1fd0; 1 drivers
v0x132ed40_0 .net "and_in1com", 0 0, L_0x1de1cb0; 1 drivers
v0x132edc0_0 .alias "in0", 0 0, v0x140fd60_0;
v0x132ee40_0 .alias "in1", 0 0, v0x13fc510_0;
v0x1338990_0 .net "nand_in0ncom", 0 0, L_0x1de1e80; 1 drivers
v0x1338a30_0 .net "nand_in1com", 0 0, L_0x1de1b30; 1 drivers
v0x1338ad0_0 .net "ncom", 0 0, L_0x1de1dc0; 1 drivers
v0x1342590_0 .net "nor_wire", 0 0, L_0x1de20c0; 1 drivers
v0x1342610_0 .alias "result", 0 0, v0x155d070_0;
v0x13426b0_0 .alias "sel0", 0 0, v0x1406190_0;
S_0x1688200 .scope generate, "ALU32[24]" "ALU32[24]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x1380ea8 .param/l "i" 2 105, +C4<011000>;
S_0x169b9f0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1688200;
 .timescale -9 -12;
L_0x1342730/d .functor NOT 1, L_0x1ddcde0, C4<0>, C4<0>, C4<0>;
L_0x1342730 .delay (10000,10000,10000) L_0x1342730/d;
v0x12e0d50_0 .net "carryin", 0 0, L_0x1ddce80; 1 drivers
v0x12e0df0_0 .net "carryout", 0 0, L_0x1de4260; 1 drivers
v0x12ea840_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x12ea8c0_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x12ea940_0 .net "notB", 0 0, L_0x1342730; 1 drivers
v0x12ea9c0_0 .net "operandA", 0 0, L_0x1ddcd40; 1 drivers
v0x12f44f0_0 .net "operandB", 0 0, L_0x1ddcde0; 1 drivers
v0x12f4600_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x12fe0f0_0 .net "result", 0 0, L_0x1de8cf0; 1 drivers
v0x12fe170_0 .net "trueB", 0 0, L_0x1de3080; 1 drivers
v0x12fe1f0_0 .net "wAddSub", 0 0, L_0x1de3b60; 1 drivers
v0x12fe270_0 .net "wNandAnd", 0 0, L_0x1de52d0; 1 drivers
v0x1307ce0_0 .net "wNorOr", 0 0, L_0x17ef400; 1 drivers
v0x1311920_0 .net "wXor", 0 0, L_0x1de48c0; 1 drivers
L_0x1de8e20 .part v0x181c250_0, 0, 1;
L_0x1de8ee0 .part v0x181c250_0, 1, 1;
L_0x1de9010 .part v0x181c250_0, 2, 1;
S_0x12b9d00 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x169b9f0;
 .timescale -9 -12;
L_0x1ddd270/d .functor NAND 1, L_0x1342730, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1ddd270 .delay (20000,20000,20000) L_0x1ddd270/d;
L_0x1de2c60/d .functor NOT 1, L_0x1ddd270, C4<0>, C4<0>, C4<0>;
L_0x1de2c60 .delay (10000,10000,10000) L_0x1de2c60/d;
L_0x1de2cc0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1de2cc0 .delay (10000,10000,10000) L_0x1de2cc0/d;
L_0x1de2d20/d .functor NAND 1, L_0x1ddcde0, L_0x1de2cc0, C4<1>, C4<1>;
L_0x1de2d20 .delay (20000,20000,20000) L_0x1de2d20/d;
L_0x1de2e10/d .functor NOT 1, L_0x1de2d20, C4<0>, C4<0>, C4<0>;
L_0x1de2e10 .delay (10000,10000,10000) L_0x1de2e10/d;
L_0x1de2f00/d .functor NOR 1, L_0x1de2e10, L_0x1de2c60, C4<0>, C4<0>;
L_0x1de2f00 .delay (20000,20000,20000) L_0x1de2f00/d;
L_0x1de3080/d .functor NOT 1, L_0x1de2f00, C4<0>, C4<0>, C4<0>;
L_0x1de3080 .delay (10000,10000,10000) L_0x1de3080/d;
v0x12c3800_0 .net "and_in0ncom", 0 0, L_0x1de2e10; 1 drivers
v0x12c38a0_0 .net "and_in1com", 0 0, L_0x1de2c60; 1 drivers
v0x12c3940_0 .alias "in0", 0 0, v0x12f44f0_0;
v0x12cd400_0 .alias "in1", 0 0, v0x12ea940_0;
v0x12cd480_0 .net "nand_in0ncom", 0 0, L_0x1de2d20; 1 drivers
v0x12cd520_0 .net "nand_in1com", 0 0, L_0x1ddd270; 1 drivers
v0x12d70d0_0 .net "ncom", 0 0, L_0x1de2cc0; 1 drivers
v0x12d7170_0 .net "nor_wire", 0 0, L_0x1de2f00; 1 drivers
v0x12d7210_0 .alias "result", 0 0, v0x12fe170_0;
v0x12e0cd0_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x1261f20 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x169b9f0;
 .timescale -9 -12;
L_0x1de3c70/d .functor NAND 1, L_0x1ddcd40, L_0x1de3080, C4<1>, C4<1>;
L_0x1de3c70 .delay (20000,20000,20000) L_0x1de3c70/d;
L_0x1de3e00/d .functor NOT 1, L_0x1de3c70, C4<0>, C4<0>, C4<0>;
L_0x1de3e00 .delay (10000,10000,10000) L_0x1de3e00/d;
L_0x1de3ef0/d .functor NAND 1, L_0x1ddce80, L_0x1de35c0, C4<1>, C4<1>;
L_0x1de3ef0 .delay (20000,20000,20000) L_0x1de3ef0/d;
L_0x1de3fb0/d .functor NOT 1, L_0x1de3ef0, C4<0>, C4<0>, C4<0>;
L_0x1de3fb0 .delay (10000,10000,10000) L_0x1de3fb0/d;
L_0x1de40f0/d .functor NOR 1, L_0x1de3fb0, L_0x1de3e00, C4<0>, C4<0>;
L_0x1de40f0 .delay (20000,20000,20000) L_0x1de40f0/d;
L_0x1de4260/d .functor NOT 1, L_0x1de40f0, C4<0>, C4<0>, C4<0>;
L_0x1de4260 .delay (10000,10000,10000) L_0x1de4260/d;
v0x129c800_0 .alias "a", 0 0, v0x12ea9c0_0;
v0x129c910_0 .net "and_ab", 0 0, L_0x1de3e00; 1 drivers
v0x12a6310_0 .net "and_xor_ab_c", 0 0, L_0x1de3fb0; 1 drivers
v0x12a63b0_0 .alias "b", 0 0, v0x12fe170_0;
v0x12a6430_0 .alias "carryin", 0 0, v0x12e0d50_0;
v0x12affe0_0 .alias "carryout", 0 0, v0x12e0df0_0;
v0x12b0060_0 .net "nand_ab", 0 0, L_0x1de3c70; 1 drivers
v0x12b00e0_0 .net "nand_xor_ab_c", 0 0, L_0x1de3ef0; 1 drivers
v0x12b0160_0 .net "nco", 0 0, L_0x1de40f0; 1 drivers
v0x12b9c00_0 .alias "sum", 0 0, v0x12fe1f0_0;
v0x12b9c80_0 .net "xor_ab", 0 0, L_0x1de35c0; 1 drivers
S_0x127f480 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1261f20;
 .timescale -9 -12;
L_0x1de31b0/d .functor NAND 1, L_0x1ddcd40, L_0x1de3080, C4<1>, C4<1>;
L_0x1de31b0 .delay (20000,20000,20000) L_0x1de31b0/d;
L_0x1de3290/d .functor NOR 1, L_0x1ddcd40, L_0x1de3080, C4<0>, C4<0>;
L_0x1de3290 .delay (20000,20000,20000) L_0x1de3290/d;
L_0x1de3350/d .functor NOT 1, L_0x1de3290, C4<0>, C4<0>, C4<0>;
L_0x1de3350 .delay (10000,10000,10000) L_0x1de3350/d;
L_0x1de3460/d .functor NAND 1, L_0x1de3350, L_0x1de31b0, C4<1>, C4<1>;
L_0x1de3460 .delay (20000,20000,20000) L_0x1de3460/d;
L_0x1de35c0/d .functor NOT 1, L_0x1de3460, C4<0>, C4<0>, C4<0>;
L_0x1de35c0 .delay (10000,10000,10000) L_0x1de35c0/d;
v0x127f570_0 .alias "a", 0 0, v0x12ea9c0_0;
v0x1288f50_0 .alias "b", 0 0, v0x12fe170_0;
v0x1288fd0_0 .net "nand_ab", 0 0, L_0x1de31b0; 1 drivers
v0x1289070_0 .net "nor_ab", 0 0, L_0x1de3290; 1 drivers
v0x1292c00_0 .net "nxor_ab", 0 0, L_0x1de3460; 1 drivers
v0x1292ca0_0 .net "or_ab", 0 0, L_0x1de3350; 1 drivers
v0x1292d40_0 .alias "result", 0 0, v0x12b9c80_0;
S_0x1262010 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1261f20;
 .timescale -9 -12;
L_0x1de36d0/d .functor NAND 1, L_0x1de35c0, L_0x1ddce80, C4<1>, C4<1>;
L_0x1de36d0 .delay (20000,20000,20000) L_0x1de36d0/d;
L_0x1de3840/d .functor NOR 1, L_0x1de35c0, L_0x1ddce80, C4<0>, C4<0>;
L_0x1de3840 .delay (20000,20000,20000) L_0x1de3840/d;
L_0x1de3990/d .functor NOT 1, L_0x1de3840, C4<0>, C4<0>, C4<0>;
L_0x1de3990 .delay (10000,10000,10000) L_0x1de3990/d;
L_0x1de3a50/d .functor NAND 1, L_0x1de3990, L_0x1de36d0, C4<1>, C4<1>;
L_0x1de3a50 .delay (20000,20000,20000) L_0x1de3a50/d;
L_0x1de3b60/d .functor NOT 1, L_0x1de3a50, C4<0>, C4<0>, C4<0>;
L_0x1de3b60 .delay (10000,10000,10000) L_0x1de3b60/d;
v0x126bb50_0 .alias "a", 0 0, v0x12b9c80_0;
v0x126bbf0_0 .alias "b", 0 0, v0x12e0d50_0;
v0x126bc90_0 .net "nand_ab", 0 0, L_0x1de36d0; 1 drivers
v0x1275800_0 .net "nor_ab", 0 0, L_0x1de3840; 1 drivers
v0x1275880_0 .net "nxor_ab", 0 0, L_0x1de3a50; 1 drivers
v0x1275900_0 .net "or_ab", 0 0, L_0x1de3990; 1 drivers
v0x127f400_0 .alias "result", 0 0, v0x12fe1f0_0;
S_0x1244b70 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x169b9f0;
 .timescale -9 -12;
L_0x1de4420/d .functor NAND 1, L_0x1ddcd40, L_0x1ddcde0, C4<1>, C4<1>;
L_0x1de4420 .delay (20000,20000,20000) L_0x1de4420/d;
L_0x1de4500/d .functor NOR 1, L_0x1ddcd40, L_0x1ddcde0, C4<0>, C4<0>;
L_0x1de4500 .delay (20000,20000,20000) L_0x1de4500/d;
L_0x1de4690/d .functor NOT 1, L_0x1de4500, C4<0>, C4<0>, C4<0>;
L_0x1de4690 .delay (10000,10000,10000) L_0x1de4690/d;
L_0x1de4780/d .functor NAND 1, L_0x1de4690, L_0x1de4420, C4<1>, C4<1>;
L_0x1de4780 .delay (20000,20000,20000) L_0x1de4780/d;
L_0x1de48c0/d .functor NOT 1, L_0x1de4780, C4<0>, C4<0>, C4<0>;
L_0x1de48c0 .delay (10000,10000,10000) L_0x1de48c0/d;
v0x124e720_0 .alias "a", 0 0, v0x12ea9c0_0;
v0x124e7a0_0 .alias "b", 0 0, v0x12f44f0_0;
v0x124e820_0 .net "nand_ab", 0 0, L_0x1de4420; 1 drivers
v0x124e8a0_0 .net "nor_ab", 0 0, L_0x1de4500; 1 drivers
v0x1258320_0 .net "nxor_ab", 0 0, L_0x1de4780; 1 drivers
v0x12583a0_0 .net "or_ab", 0 0, L_0x1de4690; 1 drivers
v0x1258440_0 .alias "result", 0 0, v0x1311920_0;
S_0x139b230 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x169b9f0;
 .timescale -9 -12;
L_0x1de4a10/d .functor NAND 1, L_0x1ddcd40, L_0x1ddcde0, C4<1>, C4<1>;
L_0x1de4a10 .delay (20000,20000,20000) L_0x1de4a10/d;
L_0x1de4b20/d .functor NOT 1, L_0x1de4a10, C4<0>, C4<0>, C4<0>;
L_0x1de4b20 .delay (10000,10000,10000) L_0x1de4b20/d;
v0x1216f00_0 .alias "a", 0 0, v0x12ea9c0_0;
v0x123b030_0 .net "and_ab", 0 0, L_0x1de4b20; 1 drivers
v0x123b0b0_0 .alias "b", 0 0, v0x12f44f0_0;
v0x123b130_0 .net "nand_ab", 0 0, L_0x1de4a10; 1 drivers
v0x1244a70_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1244af0_0 .alias "result", 0 0, v0x12fe270_0;
S_0x139b320 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x139b230;
 .timescale -9 -12;
L_0x1de4c50/d .functor NAND 1, L_0x1de4b20, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1de4c50 .delay (20000,20000,20000) L_0x1de4c50/d;
L_0x1de4d30/d .functor NOT 1, L_0x1de4c50, C4<0>, C4<0>, C4<0>;
L_0x1de4d30 .delay (10000,10000,10000) L_0x1de4d30/d;
L_0x1de4e40/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1de4e40 .delay (10000,10000,10000) L_0x1de4e40/d;
L_0x1de4f00/d .functor NAND 1, L_0x1de4a10, L_0x1de4e40, C4<1>, C4<1>;
L_0x1de4f00 .delay (20000,20000,20000) L_0x1de4f00/d;
L_0x1de5060/d .functor NOT 1, L_0x1de4f00, C4<0>, C4<0>, C4<0>;
L_0x1de5060 .delay (10000,10000,10000) L_0x1de5060/d;
L_0x1de5150/d .functor NOR 1, L_0x1de5060, L_0x1de4d30, C4<0>, C4<0>;
L_0x1de5150 .delay (20000,20000,20000) L_0x1de5150/d;
L_0x1de52d0/d .functor NOT 1, L_0x1de5150, C4<0>, C4<0>, C4<0>;
L_0x1de52d0 .delay (10000,10000,10000) L_0x1de52d0/d;
v0x13579f0_0 .net "and_in0ncom", 0 0, L_0x1de5060; 1 drivers
v0x1357a70_0 .net "and_in1com", 0 0, L_0x1de4d30; 1 drivers
v0x1357af0_0 .alias "in0", 0 0, v0x123b130_0;
v0x13610c0_0 .alias "in1", 0 0, v0x123b030_0;
v0x1361140_0 .net "nand_in0ncom", 0 0, L_0x1de4f00; 1 drivers
v0x13611e0_0 .net "nand_in1com", 0 0, L_0x1de4c50; 1 drivers
v0x12311f0_0 .net "ncom", 0 0, L_0x1de4e40; 1 drivers
v0x1231290_0 .net "nor_wire", 0 0, L_0x1de5150; 1 drivers
v0x1231330_0 .alias "result", 0 0, v0x12fe270_0;
v0x123afb0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x1691f90 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x169b9f0;
 .timescale -9 -12;
L_0x1de5400/d .functor NOR 1, L_0x1ddcd40, L_0x1ddcde0, C4<0>, C4<0>;
L_0x1de5400 .delay (20000,20000,20000) L_0x1de5400/d;
L_0x1de5550/d .functor NOT 1, L_0x1de5400, C4<0>, C4<0>, C4<0>;
L_0x1de5550 .delay (10000,10000,10000) L_0x1de5550/d;
v0x14cb030_0 .alias "a", 0 0, v0x12ea9c0_0;
v0x14cb0d0_0 .alias "b", 0 0, v0x12f44f0_0;
v0x14e1f10_0 .net "nor_ab", 0 0, L_0x1de5400; 1 drivers
v0x14e1f90_0 .net "or_ab", 0 0, L_0x1de5550; 1 drivers
v0x14e2010_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x14e2090_0 .alias "result", 0 0, v0x1307ce0_0;
S_0x1773de0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1691f90;
 .timescale -9 -12;
L_0x1de5680/d .functor NAND 1, L_0x1de5550, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1de5680 .delay (20000,20000,20000) L_0x1de5680/d;
L_0x17eee50/d .functor NOT 1, L_0x1de5680, C4<0>, C4<0>, C4<0>;
L_0x17eee50 .delay (10000,10000,10000) L_0x17eee50/d;
L_0x17eef60/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x17eef60 .delay (10000,10000,10000) L_0x17eef60/d;
L_0x17ef020/d .functor NAND 1, L_0x1de5400, L_0x17eef60, C4<1>, C4<1>;
L_0x17ef020 .delay (20000,20000,20000) L_0x17ef020/d;
L_0x17ef170/d .functor NOT 1, L_0x17ef020, C4<0>, C4<0>, C4<0>;
L_0x17ef170 .delay (10000,10000,10000) L_0x17ef170/d;
L_0x17ef260/d .functor NOR 1, L_0x17ef170, L_0x17eee50, C4<0>, C4<0>;
L_0x17ef260 .delay (20000,20000,20000) L_0x17ef260/d;
L_0x17ef400/d .functor NOT 1, L_0x17ef260, C4<0>, C4<0>, C4<0>;
L_0x17ef400 .delay (10000,10000,10000) L_0x17ef400/d;
v0x1773ed0_0 .net "and_in0ncom", 0 0, L_0x17ef170; 1 drivers
v0x120b6c0_0 .net "and_in1com", 0 0, L_0x17eee50; 1 drivers
v0x1692080_0 .alias "in0", 0 0, v0x14e1f10_0;
v0x15ef4d0_0 .alias "in1", 0 0, v0x14e1f90_0;
v0x15ef550_0 .net "nand_in0ncom", 0 0, L_0x17ef020; 1 drivers
v0x15ef5d0_0 .net "nand_in1com", 0 0, L_0x1de5680; 1 drivers
v0x14abe70_0 .net "ncom", 0 0, L_0x17eef60; 1 drivers
v0x14abef0_0 .net "nor_wire", 0 0, L_0x17ef260; 1 drivers
v0x14abf70_0 .alias "result", 0 0, v0x1307ce0_0;
v0x14cafb0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x16a5630 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x169b9f0;
 .timescale -9 -12;
v0x175ed30_0 .alias "in0", 0 0, v0x12fe1f0_0;
v0x1216e00_0 .alias "in1", 0 0, v0x1311920_0;
v0x1216e80_0 .alias "in2", 0 0, v0x12fe270_0;
v0x12204f0_0 .alias "in3", 0 0, v0x1307ce0_0;
v0x12205d0_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1201790_0 .alias "result", 0 0, v0x12fe0f0_0;
v0x1201810_0 .net "sel0", 0 0, L_0x1de8e20; 1 drivers
v0x1201890_0 .net "sel1", 0 0, L_0x1de8ee0; 1 drivers
v0x1201510_0 .net "sel2", 0 0, L_0x1de9010; 1 drivers
v0x12015c0_0 .net "w0", 0 0, L_0x17efbc0; 1 drivers
v0x120b5c0_0 .net "w1", 0 0, L_0x1de7c40; 1 drivers
v0x120b640_0 .net "w2", 0 0, L_0x1de8490; 1 drivers
S_0x1737b60 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x16a5630;
 .timescale -9 -12;
L_0x17ef530/d .functor NAND 1, L_0x1de48c0, L_0x1de8e20, C4<1>, C4<1>;
L_0x17ef530 .delay (20000,20000,20000) L_0x17ef530/d;
L_0x17ef610/d .functor NOT 1, L_0x17ef530, C4<0>, C4<0>, C4<0>;
L_0x17ef610 .delay (10000,10000,10000) L_0x17ef610/d;
L_0x17ef720/d .functor NOT 1, L_0x1de8e20, C4<0>, C4<0>, C4<0>;
L_0x17ef720 .delay (10000,10000,10000) L_0x17ef720/d;
L_0x17ef870/d .functor NAND 1, L_0x1de3b60, L_0x17ef720, C4<1>, C4<1>;
L_0x17ef870 .delay (20000,20000,20000) L_0x17ef870/d;
L_0x17ef930/d .functor NOT 1, L_0x17ef870, C4<0>, C4<0>, C4<0>;
L_0x17ef930 .delay (10000,10000,10000) L_0x17ef930/d;
L_0x17efa20/d .functor NOR 1, L_0x17ef930, L_0x17ef610, C4<0>, C4<0>;
L_0x17efa20 .delay (20000,20000,20000) L_0x17efa20/d;
L_0x17efbc0/d .functor NOT 1, L_0x17efa20, C4<0>, C4<0>, C4<0>;
L_0x17efbc0 .delay (10000,10000,10000) L_0x17efbc0/d;
v0x172e0e0_0 .net "and_in0ncom", 0 0, L_0x17ef930; 1 drivers
v0x1737c50_0 .net "and_in1com", 0 0, L_0x17ef610; 1 drivers
v0x1741810_0 .alias "in0", 0 0, v0x12fe1f0_0;
v0x17418b0_0 .alias "in1", 0 0, v0x1311920_0;
v0x174b480_0 .net "nand_in0ncom", 0 0, L_0x17ef870; 1 drivers
v0x174b520_0 .net "nand_in1com", 0 0, L_0x17ef530; 1 drivers
v0x1754f60_0 .net "ncom", 0 0, L_0x17ef720; 1 drivers
v0x1755000_0 .net "nor_wire", 0 0, L_0x17efa20; 1 drivers
v0x175ec30_0 .alias "result", 0 0, v0x12015c0_0;
v0x175ecb0_0 .alias "sel0", 0 0, v0x1201810_0;
S_0x16fd340 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x16a5630;
 .timescale -9 -12;
L_0x17efcf0/d .functor NAND 1, L_0x17ef400, L_0x1de8e20, C4<1>, C4<1>;
L_0x17efcf0 .delay (20000,20000,20000) L_0x17efcf0/d;
L_0x1de7710/d .functor NOT 1, L_0x17efcf0, C4<0>, C4<0>, C4<0>;
L_0x1de7710 .delay (10000,10000,10000) L_0x1de7710/d;
L_0x1de77c0/d .functor NOT 1, L_0x1de8e20, C4<0>, C4<0>, C4<0>;
L_0x1de77c0 .delay (10000,10000,10000) L_0x1de77c0/d;
L_0x1de7880/d .functor NAND 1, L_0x1de52d0, L_0x1de77c0, C4<1>, C4<1>;
L_0x1de7880 .delay (20000,20000,20000) L_0x1de7880/d;
L_0x1de7990/d .functor NOT 1, L_0x1de7880, C4<0>, C4<0>, C4<0>;
L_0x1de7990 .delay (10000,10000,10000) L_0x1de7990/d;
L_0x1de7aa0/d .functor NOR 1, L_0x1de7990, L_0x1de7710, C4<0>, C4<0>;
L_0x1de7aa0 .delay (20000,20000,20000) L_0x1de7aa0/d;
L_0x1de7c40/d .functor NOT 1, L_0x1de7aa0, C4<0>, C4<0>, C4<0>;
L_0x1de7c40 .delay (10000,10000,10000) L_0x1de7c40/d;
v0x1706f20_0 .net "and_in0ncom", 0 0, L_0x1de7990; 1 drivers
v0x1706fc0_0 .net "and_in1com", 0 0, L_0x1de7710; 1 drivers
v0x1710b20_0 .alias "in0", 0 0, v0x12fe270_0;
v0x1710bc0_0 .alias "in1", 0 0, v0x1307ce0_0;
v0x171a730_0 .net "nand_in0ncom", 0 0, L_0x1de7880; 1 drivers
v0x171a7d0_0 .net "nand_in1com", 0 0, L_0x17efcf0; 1 drivers
v0x17243e0_0 .net "ncom", 0 0, L_0x1de77c0; 1 drivers
v0x1724480_0 .net "nor_wire", 0 0, L_0x1de7aa0; 1 drivers
v0x172dfe0_0 .alias "result", 0 0, v0x120b5c0_0;
v0x172e060_0 .alias "sel0", 0 0, v0x1201810_0;
S_0x16d6240 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x16a5630;
 .timescale -9 -12;
L_0x1de7d70/d .functor NAND 1, L_0x1de7c40, L_0x1de8ee0, C4<1>, C4<1>;
L_0x1de7d70 .delay (20000,20000,20000) L_0x1de7d70/d;
L_0x1de7ee0/d .functor NOT 1, L_0x1de7d70, C4<0>, C4<0>, C4<0>;
L_0x1de7ee0 .delay (10000,10000,10000) L_0x1de7ee0/d;
L_0x1de7ff0/d .functor NOT 1, L_0x1de8ee0, C4<0>, C4<0>, C4<0>;
L_0x1de7ff0 .delay (10000,10000,10000) L_0x1de7ff0/d;
L_0x1de80b0/d .functor NAND 1, L_0x17efbc0, L_0x1de7ff0, C4<1>, C4<1>;
L_0x1de80b0 .delay (20000,20000,20000) L_0x1de80b0/d;
L_0x1de8200/d .functor NOT 1, L_0x1de80b0, C4<0>, C4<0>, C4<0>;
L_0x1de8200 .delay (10000,10000,10000) L_0x1de8200/d;
L_0x1de82f0/d .functor NOR 1, L_0x1de8200, L_0x1de7ee0, C4<0>, C4<0>;
L_0x1de82f0 .delay (20000,20000,20000) L_0x1de82f0/d;
L_0x1de8490/d .functor NOT 1, L_0x1de82f0, C4<0>, C4<0>, C4<0>;
L_0x1de8490 .delay (10000,10000,10000) L_0x1de8490/d;
v0x16d6330_0 .net "and_in0ncom", 0 0, L_0x1de8200; 1 drivers
v0x16dff10_0 .net "and_in1com", 0 0, L_0x1de7ee0; 1 drivers
v0x16dff90_0 .alias "in0", 0 0, v0x12015c0_0;
v0x16e9b10_0 .alias "in1", 0 0, v0x120b5c0_0;
v0x16e9b90_0 .net "nand_in0ncom", 0 0, L_0x1de80b0; 1 drivers
v0x16f35f0_0 .net "nand_in1com", 0 0, L_0x1de7d70; 1 drivers
v0x16f3690_0 .net "ncom", 0 0, L_0x1de7ff0; 1 drivers
v0x16f3370_0 .net "nor_wire", 0 0, L_0x1de82f0; 1 drivers
v0x16f3410_0 .alias "result", 0 0, v0x120b640_0;
v0x16fd2c0_0 .alias "sel0", 0 0, v0x1201890_0;
S_0x16af230 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x16a5630;
 .timescale -9 -12;
L_0x1de85c0/d .functor NAND 1, C4<0>, L_0x1de9010, C4<1>, C4<1>;
L_0x1de85c0 .delay (20000,20000,20000) L_0x1de85c0/d;
L_0x1de8740/d .functor NOT 1, L_0x1de85c0, C4<0>, C4<0>, C4<0>;
L_0x1de8740 .delay (10000,10000,10000) L_0x1de8740/d;
L_0x1de8850/d .functor NOT 1, L_0x1de9010, C4<0>, C4<0>, C4<0>;
L_0x1de8850 .delay (10000,10000,10000) L_0x1de8850/d;
L_0x1de8910/d .functor NAND 1, L_0x1de8490, L_0x1de8850, C4<1>, C4<1>;
L_0x1de8910 .delay (20000,20000,20000) L_0x1de8910/d;
L_0x1de8a60/d .functor NOT 1, L_0x1de8910, C4<0>, C4<0>, C4<0>;
L_0x1de8a60 .delay (10000,10000,10000) L_0x1de8a60/d;
L_0x1de8b50/d .functor NOR 1, L_0x1de8a60, L_0x1de8740, C4<0>, C4<0>;
L_0x1de8b50 .delay (20000,20000,20000) L_0x1de8b50/d;
L_0x1de8cf0/d .functor NOT 1, L_0x1de8b50, C4<0>, C4<0>, C4<0>;
L_0x1de8cf0 .delay (10000,10000,10000) L_0x1de8cf0/d;
v0x16882f0_0 .net "and_in0ncom", 0 0, L_0x1de8a60; 1 drivers
v0x169bae0_0 .net "and_in1com", 0 0, L_0x1de8740; 1 drivers
v0x16a5720_0 .alias "in0", 0 0, v0x120b640_0;
v0x16af320_0 .alias "in1", 0 0, v0x12205d0_0;
v0x16b8e30_0 .net "nand_in0ncom", 0 0, L_0x1de8910; 1 drivers
v0x16b8eb0_0 .net "nand_in1com", 0 0, L_0x1de85c0; 1 drivers
v0x16c2b00_0 .net "ncom", 0 0, L_0x1de8850; 1 drivers
v0x16c2ba0_0 .net "nor_wire", 0 0, L_0x1de8b50; 1 drivers
v0x16cc700_0 .alias "result", 0 0, v0x12fe0f0_0;
v0x16cc7a0_0 .alias "sel0", 0 0, v0x1201510_0;
S_0x13b7dd0 .scope generate, "ALU32[25]" "ALU32[25]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x13848d8 .param/l "i" 2 105, +C4<011001>;
S_0x13c19d0 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x13b7dd0;
 .timescale -9 -12;
L_0x1ddcf20/d .functor NOT 1, L_0x1de96b0, C4<0>, C4<0>, C4<0>;
L_0x1ddcf20 .delay (10000,10000,10000) L_0x1ddcf20/d;
v0x1643c00_0 .net "carryin", 0 0, L_0x1de9750; 1 drivers
v0x164d8f0_0 .net "carryout", 0 0, L_0x1deadb0; 1 drivers
v0x164d970_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x164d9f0_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x16574c0_0 .net "notB", 0 0, L_0x1ddcf20; 1 drivers
v0x1657540_0 .net "operandA", 0 0, L_0x1de9610; 1 drivers
v0x16575c0_0 .net "operandB", 0 0, L_0x1de96b0; 1 drivers
v0x16611e0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1661260_0 .net "result", 0 0, L_0x1dee920; 1 drivers
v0x166ad50_0 .net "trueB", 0 0, L_0x1de9bf0; 1 drivers
v0x166add0_0 .net "wAddSub", 0 0, L_0x1dea6b0; 1 drivers
v0x16748a0_0 .net "wNandAnd", 0 0, L_0x1debe90; 1 drivers
v0x16749b0_0 .net "wNorOr", 0 0, L_0x1dec8d0; 1 drivers
v0x167e600_0 .net "wXor", 0 0, L_0x1deb410; 1 drivers
L_0x1deea50 .part v0x181c250_0, 0, 1;
L_0x1deeb10 .part v0x181c250_0, 1, 1;
L_0x1deec40 .part v0x181c250_0, 2, 1;
S_0x1602b90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x13c19d0;
 .timescale -9 -12;
L_0x1de28c0/d .functor NAND 1, L_0x1ddcf20, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1de28c0 .delay (20000,20000,20000) L_0x1de28c0/d;
L_0x1de29a0/d .functor NOT 1, L_0x1de28c0, C4<0>, C4<0>, C4<0>;
L_0x1de29a0 .delay (10000,10000,10000) L_0x1de29a0/d;
L_0x1de2a60/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1de2a60 .delay (10000,10000,10000) L_0x1de2a60/d;
L_0x1de2b20/d .functor NAND 1, L_0x1de96b0, L_0x1de2a60, C4<1>, C4<1>;
L_0x1de2b20 .delay (20000,20000,20000) L_0x1de2b20/d;
L_0x1de2be0/d .functor NOT 1, L_0x1de2b20, C4<0>, C4<0>, C4<0>;
L_0x1de2be0 .delay (10000,10000,10000) L_0x1de2be0/d;
L_0x1de9a70/d .functor NOR 1, L_0x1de2be0, L_0x1de29a0, C4<0>, C4<0>;
L_0x1de9a70 .delay (20000,20000,20000) L_0x1de9a70/d;
L_0x1de9bf0/d .functor NOT 1, L_0x1de9a70, C4<0>, C4<0>, C4<0>;
L_0x1de9bf0 .delay (10000,10000,10000) L_0x1de9bf0/d;
v0x15f9030_0 .net "and_in0ncom", 0 0, L_0x1de2be0; 1 drivers
v0x1602c80_0 .net "and_in1com", 0 0, L_0x1de29a0; 1 drivers
v0x160c790_0 .alias "in0", 0 0, v0x16575c0_0;
v0x160c810_0 .alias "in1", 0 0, v0x16574c0_0;
v0x160c890_0 .net "nand_in0ncom", 0 0, L_0x1de2b20; 1 drivers
v0x1616360_0 .net "nand_in1com", 0 0, L_0x1de28c0; 1 drivers
v0x1616400_0 .net "ncom", 0 0, L_0x1de2a60; 1 drivers
v0x176a4c0_0 .net "nor_wire", 0 0, L_0x1de9a70; 1 drivers
v0x176a560_0 .alias "result", 0 0, v0x166ad50_0;
v0x1643b80_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x157a190 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x13c19d0;
 .timescale -9 -12;
L_0x1dea7c0/d .functor NAND 1, L_0x1de9610, L_0x1de9bf0, C4<1>, C4<1>;
L_0x1dea7c0 .delay (20000,20000,20000) L_0x1dea7c0/d;
L_0x1dea950/d .functor NOT 1, L_0x1dea7c0, C4<0>, C4<0>, C4<0>;
L_0x1dea950 .delay (10000,10000,10000) L_0x1dea950/d;
L_0x1deaa40/d .functor NAND 1, L_0x1de9750, L_0x1dea110, C4<1>, C4<1>;
L_0x1deaa40 .delay (20000,20000,20000) L_0x1deaa40/d;
L_0x1deab00/d .functor NOT 1, L_0x1deaa40, C4<0>, C4<0>, C4<0>;
L_0x1deab00 .delay (10000,10000,10000) L_0x1deab00/d;
L_0x1deac40/d .functor NOR 1, L_0x1deab00, L_0x1dea950, C4<0>, C4<0>;
L_0x1deac40 .delay (20000,20000,20000) L_0x1deac40/d;
L_0x1deadb0/d .functor NOT 1, L_0x1deac40, C4<0>, C4<0>, C4<0>;
L_0x1deadb0 .delay (10000,10000,10000) L_0x1deadb0/d;
v0x15c82b0_0 .alias "a", 0 0, v0x1657540_0;
v0x15d1df0_0 .net "and_ab", 0 0, L_0x1dea950; 1 drivers
v0x15d1e90_0 .net "and_xor_ab_c", 0 0, L_0x1deab00; 1 drivers
v0x15dbaa0_0 .alias "b", 0 0, v0x166ad50_0;
v0x15dbb20_0 .alias "carryin", 0 0, v0x1643c00_0;
v0x15dbba0_0 .alias "carryout", 0 0, v0x164d8f0_0;
v0x15e56f0_0 .net "nand_ab", 0 0, L_0x1dea7c0; 1 drivers
v0x15e5770_0 .net "nand_xor_ab_c", 0 0, L_0x1deaa40; 1 drivers
v0x15e57f0_0 .net "nco", 0 0, L_0x1deac40; 1 drivers
v0x15f8f30_0 .alias "sum", 0 0, v0x166add0_0;
v0x15f8fb0_0 .net "xor_ab", 0 0, L_0x1dea110; 1 drivers
S_0x15a11f0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x157a190;
 .timescale -9 -12;
L_0x1de9d20/d .functor NAND 1, L_0x1de9610, L_0x1de9bf0, C4<1>, C4<1>;
L_0x1de9d20 .delay (20000,20000,20000) L_0x1de9d20/d;
L_0x1de9de0/d .functor NOR 1, L_0x1de9610, L_0x1de9bf0, C4<0>, C4<0>;
L_0x1de9de0 .delay (20000,20000,20000) L_0x1de9de0/d;
L_0x1de9ea0/d .functor NOT 1, L_0x1de9de0, C4<0>, C4<0>, C4<0>;
L_0x1de9ea0 .delay (10000,10000,10000) L_0x1de9ea0/d;
L_0x1de9fb0/d .functor NAND 1, L_0x1de9ea0, L_0x1de9d20, C4<1>, C4<1>;
L_0x1de9fb0 .delay (20000,20000,20000) L_0x1de9fb0/d;
L_0x1dea110/d .functor NOT 1, L_0x1de9fb0, C4<0>, C4<0>, C4<0>;
L_0x1dea110 .delay (10000,10000,10000) L_0x1dea110/d;
v0x15a12e0_0 .alias "a", 0 0, v0x1657540_0;
v0x15aadf0_0 .alias "b", 0 0, v0x166ad50_0;
v0x15aae90_0 .net "nand_ab", 0 0, L_0x1de9d20; 1 drivers
v0x15b49e0_0 .net "nor_ab", 0 0, L_0x1de9de0; 1 drivers
v0x15b4a60_0 .net "nxor_ab", 0 0, L_0x1de9fb0; 1 drivers
v0x15be6b0_0 .net "or_ab", 0 0, L_0x1de9ea0; 1 drivers
v0x15be750_0 .alias "result", 0 0, v0x15f8fb0_0;
S_0x1583e20 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x157a190;
 .timescale -9 -12;
L_0x1dea220/d .functor NAND 1, L_0x1dea110, L_0x1de9750, C4<1>, C4<1>;
L_0x1dea220 .delay (20000,20000,20000) L_0x1dea220/d;
L_0x1dea390/d .functor NOR 1, L_0x1dea110, L_0x1de9750, C4<0>, C4<0>;
L_0x1dea390 .delay (20000,20000,20000) L_0x1dea390/d;
L_0x1dea4e0/d .functor NOT 1, L_0x1dea390, C4<0>, C4<0>, C4<0>;
L_0x1dea4e0 .delay (10000,10000,10000) L_0x1dea4e0/d;
L_0x1dea5a0/d .functor NAND 1, L_0x1dea4e0, L_0x1dea220, C4<1>, C4<1>;
L_0x1dea5a0 .delay (20000,20000,20000) L_0x1dea5a0/d;
L_0x1dea6b0/d .functor NOT 1, L_0x1dea5a0, C4<0>, C4<0>, C4<0>;
L_0x1dea6b0 .delay (10000,10000,10000) L_0x1dea6b0/d;
v0x15705e0_0 .alias "a", 0 0, v0x15f8fb0_0;
v0x157a280_0 .alias "b", 0 0, v0x1643c00_0;
v0x1583f10_0 .net "nand_ab", 0 0, L_0x1dea220; 1 drivers
v0x158d8e0_0 .net "nor_ab", 0 0, L_0x1dea390; 1 drivers
v0x158d960_0 .net "nxor_ab", 0 0, L_0x1dea5a0; 1 drivers
v0x15975b0_0 .net "or_ab", 0 0, L_0x1dea4e0; 1 drivers
v0x1597650_0 .alias "result", 0 0, v0x166add0_0;
S_0x155cd70 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x13c19d0;
 .timescale -9 -12;
L_0x1deaf70/d .functor NAND 1, L_0x1de9610, L_0x1de96b0, C4<1>, C4<1>;
L_0x1deaf70 .delay (20000,20000,20000) L_0x1deaf70/d;
L_0x1deb050/d .functor NOR 1, L_0x1de9610, L_0x1de96b0, C4<0>, C4<0>;
L_0x1deb050 .delay (20000,20000,20000) L_0x1deb050/d;
L_0x1deb1e0/d .functor NOT 1, L_0x1deb050, C4<0>, C4<0>, C4<0>;
L_0x1deb1e0 .delay (10000,10000,10000) L_0x1deb1e0/d;
L_0x1deb2d0/d .functor NAND 1, L_0x1deb1e0, L_0x1deaf70, C4<1>, C4<1>;
L_0x1deb2d0 .delay (20000,20000,20000) L_0x1deb2d0/d;
L_0x1deb410/d .functor NOT 1, L_0x1deb2d0, C4<0>, C4<0>, C4<0>;
L_0x1deb410 .delay (10000,10000,10000) L_0x1deb410/d;
v0x15531a0_0 .alias "a", 0 0, v0x1657540_0;
v0x155ce60_0 .alias "b", 0 0, v0x16575c0_0;
v0x1566970_0 .net "nand_ab", 0 0, L_0x1deaf70; 1 drivers
v0x15669f0_0 .net "nor_ab", 0 0, L_0x1deb050; 1 drivers
v0x1566a70_0 .net "nxor_ab", 0 0, L_0x1deb2d0; 1 drivers
v0x15704e0_0 .net "or_ab", 0 0, L_0x1deb1e0; 1 drivers
v0x1570560_0 .alias "result", 0 0, v0x167e600_0;
S_0x14feba0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x13c19d0;
 .timescale -9 -12;
L_0x1deb560/d .functor NAND 1, L_0x1de9610, L_0x1de96b0, C4<1>, C4<1>;
L_0x1deb560 .delay (20000,20000,20000) L_0x1deb560/d;
L_0x1deb6b0/d .functor NOT 1, L_0x1deb560, C4<0>, C4<0>, C4<0>;
L_0x1deb6b0 .delay (10000,10000,10000) L_0x1deb6b0/d;
v0x153f980_0 .alias "a", 0 0, v0x1657540_0;
v0x1549500_0 .net "and_ab", 0 0, L_0x1deb6b0; 1 drivers
v0x1549580_0 .alias "b", 0 0, v0x16575c0_0;
v0x1549600_0 .net "nand_ab", 0 0, L_0x1deb560; 1 drivers
v0x15530a0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1553120_0 .alias "result", 0 0, v0x16748a0_0;
S_0x1508720 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x14feba0;
 .timescale -9 -12;
L_0x1deb7e0/d .functor NAND 1, L_0x1deb6b0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1deb7e0 .delay (20000,20000,20000) L_0x1deb7e0/d;
L_0x1deb8c0/d .functor NOT 1, L_0x1deb7e0, C4<0>, C4<0>, C4<0>;
L_0x1deb8c0 .delay (10000,10000,10000) L_0x1deb8c0/d;
L_0x1deb9d0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1deb9d0 .delay (10000,10000,10000) L_0x1deb9d0/d;
L_0x1debab0/d .functor NAND 1, L_0x1deb560, L_0x1deb9d0, C4<1>, C4<1>;
L_0x1debab0 .delay (20000,20000,20000) L_0x1debab0/d;
L_0x1debc00/d .functor NOT 1, L_0x1debab0, C4<0>, C4<0>, C4<0>;
L_0x1debc00 .delay (10000,10000,10000) L_0x1debc00/d;
L_0x1debcf0/d .functor NOR 1, L_0x1debc00, L_0x1deb8c0, C4<0>, C4<0>;
L_0x1debcf0 .delay (20000,20000,20000) L_0x1debcf0/d;
L_0x1debe90/d .functor NOT 1, L_0x1debcf0, C4<0>, C4<0>, C4<0>;
L_0x1debe90 .delay (10000,10000,10000) L_0x1debe90/d;
v0x1508810_0 .net "and_in0ncom", 0 0, L_0x1debc00; 1 drivers
v0x15122f0_0 .net "and_in1com", 0 0, L_0x1deb8c0; 1 drivers
v0x1512370_0 .alias "in0", 0 0, v0x1549600_0;
v0x15123f0_0 .alias "in1", 0 0, v0x1549500_0;
v0x152bfd0_0 .net "nand_in0ncom", 0 0, L_0x1debab0; 1 drivers
v0x152c050_0 .net "nand_in1com", 0 0, L_0x1deb7e0; 1 drivers
v0x152c0d0_0 .net "ncom", 0 0, L_0x1deb9d0; 1 drivers
v0x1535ca0_0 .net "nor_wire", 0 0, L_0x1debcf0; 1 drivers
v0x1535d40_0 .alias "result", 0 0, v0x16748a0_0;
v0x153f900_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x14b58d0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x13c19d0;
 .timescale -9 -12;
L_0x1debfc0/d .functor NOR 1, L_0x1de9610, L_0x1de96b0, C4<0>, C4<0>;
L_0x1debfc0 .delay (20000,20000,20000) L_0x1debfc0/d;
L_0x1dec110/d .functor NOT 1, L_0x1debfc0, C4<0>, C4<0>, C4<0>;
L_0x1dec110 .delay (10000,10000,10000) L_0x1dec110/d;
v0x14eb110_0 .alias "a", 0 0, v0x1657540_0;
v0x14eb190_0 .alias "b", 0 0, v0x16575c0_0;
v0x14f4ec0_0 .net "nor_ab", 0 0, L_0x1debfc0; 1 drivers
v0x14f4f40_0 .net "or_ab", 0 0, L_0x1dec110; 1 drivers
v0x14f4fc0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x14feb20_0 .alias "result", 0 0, v0x16749b0_0;
S_0x14bf510 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x14b58d0;
 .timescale -9 -12;
L_0x1dec240/d .functor NAND 1, L_0x1dec110, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dec240 .delay (20000,20000,20000) L_0x1dec240/d;
L_0x1dec320/d .functor NOT 1, L_0x1dec240, C4<0>, C4<0>, C4<0>;
L_0x1dec320 .delay (10000,10000,10000) L_0x1dec320/d;
L_0x1dec430/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dec430 .delay (10000,10000,10000) L_0x1dec430/d;
L_0x1dec4f0/d .functor NAND 1, L_0x1debfc0, L_0x1dec430, C4<1>, C4<1>;
L_0x1dec4f0 .delay (20000,20000,20000) L_0x1dec4f0/d;
L_0x1dec640/d .functor NOT 1, L_0x1dec4f0, C4<0>, C4<0>, C4<0>;
L_0x1dec640 .delay (10000,10000,10000) L_0x1dec640/d;
L_0x1dec730/d .functor NOR 1, L_0x1dec640, L_0x1dec320, C4<0>, C4<0>;
L_0x1dec730 .delay (20000,20000,20000) L_0x1dec730/d;
L_0x1dec8d0/d .functor NOT 1, L_0x1dec730, C4<0>, C4<0>, C4<0>;
L_0x1dec8d0 .delay (10000,10000,10000) L_0x1dec8d0/d;
v0x14a21e0_0 .net "and_in0ncom", 0 0, L_0x1dec640; 1 drivers
v0x14b59c0_0 .net "and_in1com", 0 0, L_0x1dec320; 1 drivers
v0x14bf600_0 .alias "in0", 0 0, v0x14f4ec0_0;
v0x1621c50_0 .alias "in1", 0 0, v0x14f4f40_0;
v0x1621cd0_0 .net "nand_in0ncom", 0 0, L_0x1dec4f0; 1 drivers
v0x1621d50_0 .net "nand_in1com", 0 0, L_0x1dec240; 1 drivers
v0x162b340_0 .net "ncom", 0 0, L_0x1dec430; 1 drivers
v0x162b3c0_0 .net "nor_wire", 0 0, L_0x1dec730; 1 drivers
v0x162b440_0 .alias "result", 0 0, v0x16749b0_0;
v0x14eb090_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x13cb510 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x13c19d0;
 .timescale -9 -12;
v0x147b130_0 .alias "in0", 0 0, v0x166add0_0;
v0x1484c30_0 .alias "in1", 0 0, v0x167e600_0;
v0x1484cb0_0 .alias "in2", 0 0, v0x16748a0_0;
v0x1484d30_0 .alias "in3", 0 0, v0x16749b0_0;
v0x148e780_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x148e800_0 .alias "result", 0 0, v0x1661260_0;
v0x148e880_0 .net "sel0", 0 0, L_0x1deea50; 1 drivers
v0x1498450_0 .net "sel1", 0 0, L_0x1deeb10; 1 drivers
v0x14984d0_0 .net "sel2", 0 0, L_0x1deec40; 1 drivers
v0x1498550_0 .net "w0", 0 0, L_0x1ded0b0; 1 drivers
v0x14a20e0_0 .net "w1", 0 0, L_0x1ded850; 1 drivers
v0x14a2160_0 .net "w2", 0 0, L_0x1dee0a0; 1 drivers
S_0x1453f50 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x13cb510;
 .timescale -9 -12;
L_0x1deca00/d .functor NAND 1, L_0x1deb410, L_0x1deea50, C4<1>, C4<1>;
L_0x1deca00 .delay (20000,20000,20000) L_0x1deca00/d;
L_0x1decae0/d .functor NOT 1, L_0x1deca00, C4<0>, C4<0>, C4<0>;
L_0x1decae0 .delay (10000,10000,10000) L_0x1decae0/d;
L_0x1decbf0/d .functor NOT 1, L_0x1deea50, C4<0>, C4<0>, C4<0>;
L_0x1decbf0 .delay (10000,10000,10000) L_0x1decbf0/d;
L_0x1decd40/d .functor NAND 1, L_0x1dea6b0, L_0x1decbf0, C4<1>, C4<1>;
L_0x1decd40 .delay (20000,20000,20000) L_0x1decd40/d;
L_0x1dece00/d .functor NOT 1, L_0x1decd40, C4<0>, C4<0>, C4<0>;
L_0x1dece00 .delay (10000,10000,10000) L_0x1dece00/d;
L_0x1decf10/d .functor NOR 1, L_0x1dece00, L_0x1decae0, C4<0>, C4<0>;
L_0x1decf10 .delay (20000,20000,20000) L_0x1decf10/d;
L_0x1ded0b0/d .functor NOT 1, L_0x1decf10, C4<0>, C4<0>, C4<0>;
L_0x1ded0b0 .delay (10000,10000,10000) L_0x1ded0b0/d;
v0x144a100_0 .net "and_in0ncom", 0 0, L_0x1dece00; 1 drivers
v0x1454040_0 .net "and_in1com", 0 0, L_0x1decae0; 1 drivers
v0x145dbb0_0 .alias "in0", 0 0, v0x166add0_0;
v0x145dc50_0 .alias "in1", 0 0, v0x167e600_0;
v0x14677b0_0 .net "nand_in0ncom", 0 0, L_0x1decd40; 1 drivers
v0x1467850_0 .net "nand_in1com", 0 0, L_0x1deca00; 1 drivers
v0x1471380_0 .net "ncom", 0 0, L_0x1decbf0; 1 drivers
v0x1471420_0 .net "nor_wire", 0 0, L_0x1decf10; 1 drivers
v0x147b030_0 .alias "result", 0 0, v0x1498550_0;
v0x147b0b0_0 .alias "sel0", 0 0, v0x148e880_0;
S_0x142ce60 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x13cb510;
 .timescale -9 -12;
L_0x1ded1e0/d .functor NAND 1, L_0x1dec8d0, L_0x1deea50, C4<1>, C4<1>;
L_0x1ded1e0 .delay (20000,20000,20000) L_0x1ded1e0/d;
L_0x1ded2c0/d .functor NOT 1, L_0x1ded1e0, C4<0>, C4<0>, C4<0>;
L_0x1ded2c0 .delay (10000,10000,10000) L_0x1ded2c0/d;
L_0x1ded3d0/d .functor NOT 1, L_0x1deea50, C4<0>, C4<0>, C4<0>;
L_0x1ded3d0 .delay (10000,10000,10000) L_0x1ded3d0/d;
L_0x1ded490/d .functor NAND 1, L_0x1debe90, L_0x1ded3d0, C4<1>, C4<1>;
L_0x1ded490 .delay (20000,20000,20000) L_0x1ded490/d;
L_0x1ded5a0/d .functor NOT 1, L_0x1ded490, C4<0>, C4<0>, C4<0>;
L_0x1ded5a0 .delay (10000,10000,10000) L_0x1ded5a0/d;
L_0x1ded6b0/d .functor NOR 1, L_0x1ded5a0, L_0x1ded2c0, C4<0>, C4<0>;
L_0x1ded6b0 .delay (20000,20000,20000) L_0x1ded6b0/d;
L_0x1ded850/d .functor NOT 1, L_0x1ded6b0, C4<0>, C4<0>, C4<0>;
L_0x1ded850 .delay (10000,10000,10000) L_0x1ded850/d;
v0x1423430_0 .net "and_in0ncom", 0 0, L_0x1ded5a0; 1 drivers
v0x142cf50_0 .net "and_in1com", 0 0, L_0x1ded2c0; 1 drivers
v0x1436b30_0 .alias "in0", 0 0, v0x16748a0_0;
v0x1436bd0_0 .alias "in1", 0 0, v0x16749b0_0;
v0x14407c0_0 .net "nand_in0ncom", 0 0, L_0x1ded490; 1 drivers
v0x1440860_0 .net "nand_in1com", 0 0, L_0x1ded1e0; 1 drivers
v0x144a280_0 .net "ncom", 0 0, L_0x1ded3d0; 1 drivers
v0x144a320_0 .net "nor_wire", 0 0, L_0x1ded6b0; 1 drivers
v0x144a000_0 .alias "result", 0 0, v0x14a20e0_0;
v0x144a080_0 .alias "sel0", 0 0, v0x148e880_0;
S_0x13f26d0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x13cb510;
 .timescale -9 -12;
L_0x1ded980/d .functor NAND 1, L_0x1ded850, L_0x1deeb10, C4<1>, C4<1>;
L_0x1ded980 .delay (20000,20000,20000) L_0x1ded980/d;
L_0x1dedaf0/d .functor NOT 1, L_0x1ded980, C4<0>, C4<0>, C4<0>;
L_0x1dedaf0 .delay (10000,10000,10000) L_0x1dedaf0/d;
L_0x1dedc00/d .functor NOT 1, L_0x1deeb10, C4<0>, C4<0>, C4<0>;
L_0x1dedc00 .delay (10000,10000,10000) L_0x1dedc00/d;
L_0x1dedcc0/d .functor NAND 1, L_0x1ded0b0, L_0x1dedc00, C4<1>, C4<1>;
L_0x1dedcc0 .delay (20000,20000,20000) L_0x1dedcc0/d;
L_0x1dede10/d .functor NOT 1, L_0x1dedcc0, C4<0>, C4<0>, C4<0>;
L_0x1dede10 .delay (10000,10000,10000) L_0x1dede10/d;
L_0x1dedf00/d .functor NOR 1, L_0x1dede10, L_0x1dedaf0, C4<0>, C4<0>;
L_0x1dedf00 .delay (20000,20000,20000) L_0x1dedf00/d;
L_0x1dee0a0/d .functor NOT 1, L_0x1dedf00, C4<0>, C4<0>, C4<0>;
L_0x1dee0a0 .delay (10000,10000,10000) L_0x1dee0a0/d;
v0x13fc290_0 .net "and_in0ncom", 0 0, L_0x1dede10; 1 drivers
v0x13fc350_0 .net "and_in1com", 0 0, L_0x1dedaf0; 1 drivers
v0x1405e90_0 .alias "in0", 0 0, v0x1498550_0;
v0x1405f30_0 .alias "in1", 0 0, v0x14a20e0_0;
v0x140fa60_0 .net "nand_in0ncom", 0 0, L_0x1dedcc0; 1 drivers
v0x140fb00_0 .net "nand_in1com", 0 0, L_0x1ded980; 1 drivers
v0x1419730_0 .net "ncom", 0 0, L_0x1dedc00; 1 drivers
v0x14197d0_0 .net "nor_wire", 0 0, L_0x1dedf00; 1 drivers
v0x1423330_0 .alias "result", 0 0, v0x14a2160_0;
v0x14233b0_0 .alias "sel0", 0 0, v0x1498450_0;
S_0x13cb290 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x13cb510;
 .timescale -9 -12;
L_0x1dee1d0/d .functor NAND 1, C4<0>, L_0x1deec40, C4<1>, C4<1>;
L_0x1dee1d0 .delay (20000,20000,20000) L_0x1dee1d0/d;
L_0x1dee350/d .functor NOT 1, L_0x1dee1d0, C4<0>, C4<0>, C4<0>;
L_0x1dee350 .delay (10000,10000,10000) L_0x1dee350/d;
L_0x1dee480/d .functor NOT 1, L_0x1deec40, C4<0>, C4<0>, C4<0>;
L_0x1dee480 .delay (10000,10000,10000) L_0x1dee480/d;
L_0x1dee540/d .functor NAND 1, L_0x1dee0a0, L_0x1dee480, C4<1>, C4<1>;
L_0x1dee540 .delay (20000,20000,20000) L_0x1dee540/d;
L_0x1dee690/d .functor NOT 1, L_0x1dee540, C4<0>, C4<0>, C4<0>;
L_0x1dee690 .delay (10000,10000,10000) L_0x1dee690/d;
L_0x1dee780/d .functor NOR 1, L_0x1dee690, L_0x1dee350, C4<0>, C4<0>;
L_0x1dee780 .delay (20000,20000,20000) L_0x1dee780/d;
L_0x1dee920/d .functor NOT 1, L_0x1dee780, C4<0>, C4<0>, C4<0>;
L_0x1dee920 .delay (10000,10000,10000) L_0x1dee920/d;
v0x13ae230_0 .net "and_in0ncom", 0 0, L_0x1dee690; 1 drivers
v0x13cb3a0_0 .net "and_in1com", 0 0, L_0x1dee350; 1 drivers
v0x13b7ec0_0 .alias "in0", 0 0, v0x14a2160_0;
v0x13c1ac0_0 .alias "in1", 0 0, v0x148e780_0;
v0x13cb600_0 .net "nand_in0ncom", 0 0, L_0x1dee540; 1 drivers
v0x13d51e0_0 .net "nand_in1com", 0 0, L_0x1dee1d0; 1 drivers
v0x13d5280_0 .net "ncom", 0 0, L_0x1dee480; 1 drivers
v0x13dee30_0 .net "nor_wire", 0 0, L_0x1dee780; 1 drivers
v0x13deed0_0 .alias "result", 0 0, v0x1661260_0;
v0x13f2630_0 .alias "sel0", 0 0, v0x14984d0_0;
S_0x134bc20 .scope generate, "ALU32[26]" "ALU32[26]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x1275b48 .param/l "i" 2 105, +C4<011010>;
S_0x1378040 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x134bc20;
 .timescale -9 -12;
L_0x1de97f0/d .functor NOT 1, L_0x1de93f0, C4<0>, C4<0>, C4<0>;
L_0x1de97f0 .delay (10000,10000,10000) L_0x1de97f0/d;
v0x1324f60_0 .net "carryin", 0 0, L_0x1de9490; 1 drivers
v0x131b350_0 .net "carryout", 0 0, L_0x1df1100; 1 drivers
v0x1376b30_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x132ea40_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x132eb50_0 .net "notB", 0 0, L_0x1de97f0; 1 drivers
v0x1338710_0 .net "operandA", 0 0, L_0x1de9350; 1 drivers
v0x1338790_0 .net "operandB", 0 0, L_0x1de93f0; 1 drivers
v0x1342310_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1342390_0 .net "result", 0 0, L_0x1df4c90; 1 drivers
v0x1342410_0 .net "trueB", 0 0, L_0x1bd6a80; 1 drivers
v0x134be40_0 .net "wAddSub", 0 0, L_0x1df0ac0; 1 drivers
v0x134bf50_0 .net "wNandAnd", 0 0, L_0x1df21c0; 1 drivers
v0x13a4480_0 .net "wNorOr", 0 0, L_0x1df2c00; 1 drivers
v0x13a4500_0 .net "wXor", 0 0, L_0x1df1760; 1 drivers
L_0x1df4dc0 .part v0x181c250_0, 0, 1;
L_0x1df4e80 .part v0x181c250_0, 1, 1;
L_0x1df4fb0 .part v0x181c250_0, 2, 1;
S_0x12fde70 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1378040;
 .timescale -9 -12;
L_0x1de98f0/d .functor NAND 1, L_0x1de97f0, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1de98f0 .delay (20000,20000,20000) L_0x1de98f0/d;
L_0x1deef80/d .functor NOT 1, L_0x1de98f0, C4<0>, C4<0>, C4<0>;
L_0x1deef80 .delay (10000,10000,10000) L_0x1deef80/d;
L_0x1def040/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1def040 .delay (10000,10000,10000) L_0x1def040/d;
L_0x1def100/d .functor NAND 1, L_0x1de93f0, L_0x1def040, C4<1>, C4<1>;
L_0x1def100 .delay (20000,20000,20000) L_0x1def100/d;
L_0x1def1c0/d .functor NOT 1, L_0x1def100, C4<0>, C4<0>, C4<0>;
L_0x1def1c0 .delay (10000,10000,10000) L_0x1def1c0/d;
L_0x1def2f0/d .functor NOR 1, L_0x1def1c0, L_0x1deef80, C4<0>, C4<0>;
L_0x1def2f0 .delay (20000,20000,20000) L_0x1def2f0/d;
L_0x1bd6a80/d .functor NOT 1, L_0x1def2f0, C4<0>, C4<0>, C4<0>;
L_0x1bd6a80 .delay (10000,10000,10000) L_0x1bd6a80/d;
v0x12f4370_0 .net "and_in0ncom", 0 0, L_0x1def1c0; 1 drivers
v0x12fdf60_0 .net "and_in1com", 0 0, L_0x1deef80; 1 drivers
v0x1307940_0 .alias "in0", 0 0, v0x1338790_0;
v0x13079c0_0 .alias "in1", 0 0, v0x132eb50_0;
v0x13076c0_0 .net "nand_in0ncom", 0 0, L_0x1def100; 1 drivers
v0x1307760_0 .net "nand_in1com", 0 0, L_0x1de98f0; 1 drivers
v0x1311610_0 .net "ncom", 0 0, L_0x1def040; 1 drivers
v0x13116b0_0 .net "nor_wire", 0 0, L_0x1def2f0; 1 drivers
v0x131b250_0 .alias "result", 0 0, v0x1342410_0;
v0x131b2d0_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x127f180 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1378040;
 .timescale -9 -12;
L_0x1df0bb0/d .functor NAND 1, L_0x1de9350, L_0x1bd6a80, C4<1>, C4<1>;
L_0x1df0bb0 .delay (20000,20000,20000) L_0x1df0bb0/d;
L_0x1df0d20/d .functor NOT 1, L_0x1df0bb0, C4<0>, C4<0>, C4<0>;
L_0x1df0d20 .delay (10000,10000,10000) L_0x1df0d20/d;
L_0x1df0e10/d .functor NAND 1, L_0x1de9490, L_0x1df05e0, C4<1>, C4<1>;
L_0x1df0e10 .delay (20000,20000,20000) L_0x1df0e10/d;
L_0x1df0eb0/d .functor NOT 1, L_0x1df0e10, C4<0>, C4<0>, C4<0>;
L_0x1df0eb0 .delay (10000,10000,10000) L_0x1df0eb0/d;
L_0x1df0fa0/d .functor NOR 1, L_0x1df0eb0, L_0x1df0d20, C4<0>, C4<0>;
L_0x1df0fa0 .delay (20000,20000,20000) L_0x1df0fa0/d;
L_0x1df1100/d .functor NOT 1, L_0x1df0fa0, C4<0>, C4<0>, C4<0>;
L_0x1df1100 .delay (10000,10000,10000) L_0x1df1100/d;
v0x12cd180_0 .alias "a", 0 0, v0x1338710_0;
v0x12d6e50_0 .net "and_ab", 0 0, L_0x1df0d20; 1 drivers
v0x12d6ef0_0 .net "and_xor_ab_c", 0 0, L_0x1df0eb0; 1 drivers
v0x12e0a50_0 .alias "b", 0 0, v0x1342410_0;
v0x12e0ad0_0 .alias "carryin", 0 0, v0x1324f60_0;
v0x12e0b50_0 .alias "carryout", 0 0, v0x131b350_0;
v0x12ea5c0_0 .net "nand_ab", 0 0, L_0x1df0bb0; 1 drivers
v0x12ea640_0 .net "nand_xor_ab_c", 0 0, L_0x1df0e10; 1 drivers
v0x12ea6c0_0 .net "nco", 0 0, L_0x1df0fa0; 1 drivers
v0x12f4270_0 .alias "sum", 0 0, v0x134be40_0;
v0x12f42f0_0 .net "xor_ab", 0 0, L_0x1df05e0; 1 drivers
S_0x12a6090 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x127f180;
 .timescale -9 -12;
L_0x1bd6bf0/d .functor NAND 1, L_0x1de9350, L_0x1bd6a80, C4<1>, C4<1>;
L_0x1bd6bf0 .delay (20000,20000,20000) L_0x1bd6bf0/d;
L_0x1bd6cd0/d .functor NOR 1, L_0x1de9350, L_0x1bd6a80, C4<0>, C4<0>;
L_0x1bd6cd0 .delay (20000,20000,20000) L_0x1bd6cd0/d;
L_0x1df03b0/d .functor NOT 1, L_0x1bd6cd0, C4<0>, C4<0>, C4<0>;
L_0x1df03b0 .delay (10000,10000,10000) L_0x1df03b0/d;
L_0x1df04a0/d .functor NAND 1, L_0x1df03b0, L_0x1bd6bf0, C4<1>, C4<1>;
L_0x1df04a0 .delay (20000,20000,20000) L_0x1df04a0/d;
L_0x1df05e0/d .functor NOT 1, L_0x1df04a0, C4<0>, C4<0>, C4<0>;
L_0x1df05e0 .delay (10000,10000,10000) L_0x1df05e0/d;
v0x12a6180_0 .alias "a", 0 0, v0x1338710_0;
v0x12afd60_0 .alias "b", 0 0, v0x1342410_0;
v0x12afe00_0 .net "nand_ab", 0 0, L_0x1bd6bf0; 1 drivers
v0x12b9980_0 .net "nor_ab", 0 0, L_0x1bd6cd0; 1 drivers
v0x12b9a00_0 .net "nxor_ab", 0 0, L_0x1df04a0; 1 drivers
v0x12c3580_0 .net "or_ab", 0 0, L_0x1df03b0; 1 drivers
v0x12c3620_0 .alias "result", 0 0, v0x12f42f0_0;
S_0x1288cd0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x127f180;
 .timescale -9 -12;
L_0x1df06d0/d .functor NAND 1, L_0x1df05e0, L_0x1de9490, C4<1>, C4<1>;
L_0x1df06d0 .delay (20000,20000,20000) L_0x1df06d0/d;
L_0x1df0800/d .functor NOR 1, L_0x1df05e0, L_0x1de9490, C4<0>, C4<0>;
L_0x1df0800 .delay (20000,20000,20000) L_0x1df0800/d;
L_0x1df0930/d .functor NOT 1, L_0x1df0800, C4<0>, C4<0>, C4<0>;
L_0x1df0930 .delay (10000,10000,10000) L_0x1df0930/d;
L_0x1df09d0/d .functor NAND 1, L_0x1df0930, L_0x1df06d0, C4<1>, C4<1>;
L_0x1df09d0 .delay (20000,20000,20000) L_0x1df09d0/d;
L_0x1df0ac0/d .functor NOT 1, L_0x1df09d0, C4<0>, C4<0>, C4<0>;
L_0x1df0ac0 .delay (10000,10000,10000) L_0x1df0ac0/d;
v0x1275680_0 .alias "a", 0 0, v0x12f42f0_0;
v0x127f270_0 .alias "b", 0 0, v0x1324f60_0;
v0x1288dc0_0 .net "nand_ab", 0 0, L_0x1df06d0; 1 drivers
v0x1292980_0 .net "nor_ab", 0 0, L_0x1df0800; 1 drivers
v0x1292a00_0 .net "nxor_ab", 0 0, L_0x1df09d0; 1 drivers
v0x129c580_0 .net "or_ab", 0 0, L_0x1df0930; 1 drivers
v0x129c620_0 .alias "result", 0 0, v0x134be40_0;
S_0x1261ca0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1378040;
 .timescale -9 -12;
L_0x1df12c0/d .functor NAND 1, L_0x1de9350, L_0x1de93f0, C4<1>, C4<1>;
L_0x1df12c0 .delay (20000,20000,20000) L_0x1df12c0/d;
L_0x1df13a0/d .functor NOR 1, L_0x1de9350, L_0x1de93f0, C4<0>, C4<0>;
L_0x1df13a0 .delay (20000,20000,20000) L_0x1df13a0/d;
L_0x1df1530/d .functor NOT 1, L_0x1df13a0, C4<0>, C4<0>, C4<0>;
L_0x1df1530 .delay (10000,10000,10000) L_0x1df1530/d;
L_0x1df1620/d .functor NAND 1, L_0x1df1530, L_0x1df12c0, C4<1>, C4<1>;
L_0x1df1620 .delay (20000,20000,20000) L_0x1df1620/d;
L_0x1df1760/d .functor NOT 1, L_0x1df1620, C4<0>, C4<0>, C4<0>;
L_0x1df1760 .delay (10000,10000,10000) L_0x1df1760/d;
v0x12581a0_0 .alias "a", 0 0, v0x1338710_0;
v0x1261d90_0 .alias "b", 0 0, v0x1338790_0;
v0x126b8d0_0 .net "nand_ab", 0 0, L_0x1df12c0; 1 drivers
v0x126b950_0 .net "nor_ab", 0 0, L_0x1df13a0; 1 drivers
v0x126b9d0_0 .net "nxor_ab", 0 0, L_0x1df1620; 1 drivers
v0x1275580_0 .net "or_ab", 0 0, L_0x1df1530; 1 drivers
v0x1275600_0 .alias "result", 0 0, v0x13a4500_0;
S_0x1741570 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1378040;
 .timescale -9 -12;
L_0x1df18b0/d .functor NAND 1, L_0x1de9350, L_0x1de93f0, C4<1>, C4<1>;
L_0x1df18b0 .delay (20000,20000,20000) L_0x1df18b0/d;
L_0x1df1a00/d .functor NOT 1, L_0x1df18b0, C4<0>, C4<0>, C4<0>;
L_0x1df1a00 .delay (10000,10000,10000) L_0x1df1a00/d;
v0x12448f0_0 .alias "a", 0 0, v0x1338710_0;
v0x124e4a0_0 .net "and_ab", 0 0, L_0x1df1a00; 1 drivers
v0x124e520_0 .alias "b", 0 0, v0x1338790_0;
v0x124e5a0_0 .net "nand_ab", 0 0, L_0x1df18b0; 1 drivers
v0x12580a0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1258120_0 .alias "result", 0 0, v0x134bf50_0;
S_0x1754cc0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x1741570;
 .timescale -9 -12;
L_0x1df1b30/d .functor NAND 1, L_0x1df1a00, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1df1b30 .delay (20000,20000,20000) L_0x1df1b30/d;
L_0x1df1c10/d .functor NOT 1, L_0x1df1b30, C4<0>, C4<0>, C4<0>;
L_0x1df1c10 .delay (10000,10000,10000) L_0x1df1c10/d;
L_0x1df1d20/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1df1d20 .delay (10000,10000,10000) L_0x1df1d20/d;
L_0x1df1de0/d .functor NAND 1, L_0x1df18b0, L_0x1df1d20, C4<1>, C4<1>;
L_0x1df1de0 .delay (20000,20000,20000) L_0x1df1de0/d;
L_0x1df1f30/d .functor NOT 1, L_0x1df1de0, C4<0>, C4<0>, C4<0>;
L_0x1df1f30 .delay (10000,10000,10000) L_0x1df1f30/d;
L_0x1df2020/d .functor NOR 1, L_0x1df1f30, L_0x1df1c10, C4<0>, C4<0>;
L_0x1df2020 .delay (20000,20000,20000) L_0x1df2020/d;
L_0x1df21c0/d .functor NOT 1, L_0x1df2020, C4<0>, C4<0>, C4<0>;
L_0x1df21c0 .delay (10000,10000,10000) L_0x1df21c0/d;
v0x1741660_0 .net "and_in0ncom", 0 0, L_0x1df1f30; 1 drivers
v0x1754db0_0 .net "and_in1com", 0 0, L_0x1df1c10; 1 drivers
v0x175e990_0 .alias "in0", 0 0, v0x124e5a0_0;
v0x175ea30_0 .alias "in1", 0 0, v0x124e4a0_0;
v0x1360e40_0 .net "nand_in0ncom", 0 0, L_0x1df1de0; 1 drivers
v0x1360ee0_0 .net "nand_in1com", 0 0, L_0x1df1b30; 1 drivers
v0x123ad30_0 .net "ncom", 0 0, L_0x1df1d20; 1 drivers
v0x123add0_0 .net "nor_wire", 0 0, L_0x1df2020; 1 drivers
v0x12447f0_0 .alias "result", 0 0, v0x134bf50_0;
v0x1244870_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x167e2d0 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1378040;
 .timescale -9 -12;
L_0x1df22f0/d .functor NOR 1, L_0x1de9350, L_0x1de93f0, C4<0>, C4<0>;
L_0x1df22f0 .delay (20000,20000,20000) L_0x1df22f0/d;
L_0x1df2440/d .functor NOT 1, L_0x1df22f0, C4<0>, C4<0>, C4<0>;
L_0x1df2440 .delay (10000,10000,10000) L_0x1df2440/d;
v0x16fd0a0_0 .alias "a", 0 0, v0x1338710_0;
v0x171a490_0 .alias "b", 0 0, v0x1338790_0;
v0x171a530_0 .net "nor_ab", 0 0, L_0x1df22f0; 1 drivers
v0x17378c0_0 .net "or_ab", 0 0, L_0x1df2440; 1 drivers
v0x1737940_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x17379c0_0 .alias "result", 0 0, v0x13a4480_0;
S_0x169b750 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x167e2d0;
 .timescale -9 -12;
L_0x1df2570/d .functor NAND 1, L_0x1df2440, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1df2570 .delay (20000,20000,20000) L_0x1df2570/d;
L_0x1df2650/d .functor NOT 1, L_0x1df2570, C4<0>, C4<0>, C4<0>;
L_0x1df2650 .delay (10000,10000,10000) L_0x1df2650/d;
L_0x1df2760/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1df2760 .delay (10000,10000,10000) L_0x1df2760/d;
L_0x1df2820/d .functor NAND 1, L_0x1df22f0, L_0x1df2760, C4<1>, C4<1>;
L_0x1df2820 .delay (20000,20000,20000) L_0x1df2820/d;
L_0x1df2970/d .functor NOT 1, L_0x1df2820, C4<0>, C4<0>, C4<0>;
L_0x1df2970 .delay (10000,10000,10000) L_0x1df2970/d;
L_0x1df2a60/d .functor NOR 1, L_0x1df2970, L_0x1df2650, C4<0>, C4<0>;
L_0x1df2a60 .delay (20000,20000,20000) L_0x1df2a60/d;
L_0x1df2c00/d .functor NOT 1, L_0x1df2a60, C4<0>, C4<0>, C4<0>;
L_0x1df2c00 .delay (10000,10000,10000) L_0x1df2c00/d;
v0x1674700_0 .net "and_in0ncom", 0 0, L_0x1df2970; 1 drivers
v0x167e3c0_0 .net "and_in1com", 0 0, L_0x1df2650; 1 drivers
v0x169b840_0 .alias "in0", 0 0, v0x171a530_0;
v0x16d5fa0_0 .alias "in1", 0 0, v0x17378c0_0;
v0x16d6020_0 .net "nand_in0ncom", 0 0, L_0x1df2820; 1 drivers
v0x16d60a0_0 .net "nand_in1com", 0 0, L_0x1df2570; 1 drivers
v0x16dfc70_0 .net "ncom", 0 0, L_0x1df2760; 1 drivers
v0x16dfcf0_0 .net "nor_wire", 0 0, L_0x1df2a60; 1 drivers
v0x16dfd70_0 .alias "result", 0 0, v0x13a4480_0;
v0x16fd020_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x13777f0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1378040;
 .timescale -9 -12;
v0x15d1c50_0 .alias "in0", 0 0, v0x134be40_0;
v0x15db800_0 .alias "in1", 0 0, v0x13a4500_0;
v0x15db880_0 .alias "in2", 0 0, v0x134bf50_0;
v0x15db900_0 .alias "in3", 0 0, v0x13a4480_0;
v0x15f8c90_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x15f8d10_0 .alias "result", 0 0, v0x1342390_0;
v0x15f8d90_0 .net "sel0", 0 0, L_0x1df4dc0; 1 drivers
v0x1660eb0_0 .net "sel1", 0 0, L_0x1df4e80; 1 drivers
v0x1660f30_0 .net "sel2", 0 0, L_0x1df4fb0; 1 drivers
v0x1660fb0_0 .net "w0", 0 0, L_0x1df33e0; 1 drivers
v0x1674600_0 .net "w1", 0 0, L_0x1df3b80; 1 drivers
v0x1674680_0 .net "w2", 0 0, L_0x1df43f0; 1 drivers
S_0x1552e80 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x13777f0;
 .timescale -9 -12;
L_0x1df2d30/d .functor NAND 1, L_0x1df1760, L_0x1df4dc0, C4<1>, C4<1>;
L_0x1df2d30 .delay (20000,20000,20000) L_0x1df2d30/d;
L_0x1df2e10/d .functor NOT 1, L_0x1df2d30, C4<0>, C4<0>, C4<0>;
L_0x1df2e10 .delay (10000,10000,10000) L_0x1df2e10/d;
L_0x1df2f40/d .functor NOT 1, L_0x1df4dc0, C4<0>, C4<0>, C4<0>;
L_0x1df2f40 .delay (10000,10000,10000) L_0x1df2f40/d;
L_0x1df3090/d .functor NAND 1, L_0x1df0ac0, L_0x1df2f40, C4<1>, C4<1>;
L_0x1df3090 .delay (20000,20000,20000) L_0x1df3090/d;
L_0x1df3150/d .functor NOT 1, L_0x1df3090, C4<0>, C4<0>, C4<0>;
L_0x1df3150 .delay (10000,10000,10000) L_0x1df3150/d;
L_0x1df3240/d .functor NOR 1, L_0x1df3150, L_0x1df2e10, C4<0>, C4<0>;
L_0x1df3240 .delay (20000,20000,20000) L_0x1df3240/d;
L_0x1df33e0/d .functor NOT 1, L_0x1df3240, C4<0>, C4<0>, C4<0>;
L_0x1df33e0 .delay (10000,10000,10000) L_0x1df33e0/d;
v0x1570240_0 .net "and_in0ncom", 0 0, L_0x1df3150; 1 drivers
v0x1570300_0 .net "and_in1com", 0 0, L_0x1df2e10; 1 drivers
v0x1579ef0_0 .alias "in0", 0 0, v0x134be40_0;
v0x1579f90_0 .alias "in1", 0 0, v0x13a4500_0;
v0x1597310_0 .net "nand_in0ncom", 0 0, L_0x1df3090; 1 drivers
v0x15973b0_0 .net "nand_in1com", 0 0, L_0x1df2d30; 1 drivers
v0x15b4740_0 .net "ncom", 0 0, L_0x1df2f40; 1 drivers
v0x15b47e0_0 .net "nor_wire", 0 0, L_0x1df3240; 1 drivers
v0x15d1b50_0 .alias "result", 0 0, v0x1660fb0_0;
v0x15d1bd0_0 .alias "sel0", 0 0, v0x15f8d90_0;
S_0x147ad90 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x13777f0;
 .timescale -9 -12;
L_0x1df3510/d .functor NAND 1, L_0x1df2c00, L_0x1df4dc0, C4<1>, C4<1>;
L_0x1df3510 .delay (20000,20000,20000) L_0x1df3510/d;
L_0x1df35f0/d .functor NOT 1, L_0x1df3510, C4<0>, C4<0>, C4<0>;
L_0x1df35f0 .delay (10000,10000,10000) L_0x1df35f0/d;
L_0x1df3700/d .functor NOT 1, L_0x1df4dc0, C4<0>, C4<0>, C4<0>;
L_0x1df3700 .delay (10000,10000,10000) L_0x1df3700/d;
L_0x1df37c0/d .functor NAND 1, L_0x1df21c0, L_0x1df3700, C4<1>, C4<1>;
L_0x1df37c0 .delay (20000,20000,20000) L_0x1df37c0/d;
L_0x1df38d0/d .functor NOT 1, L_0x1df37c0, C4<0>, C4<0>, C4<0>;
L_0x1df38d0 .delay (10000,10000,10000) L_0x1df38d0/d;
L_0x1df39e0/d .functor NOR 1, L_0x1df38d0, L_0x1df35f0, C4<0>, C4<0>;
L_0x1df39e0 .delay (20000,20000,20000) L_0x1df39e0/d;
L_0x1df3b80/d .functor NOT 1, L_0x1df39e0, C4<0>, C4<0>, C4<0>;
L_0x1df3b80 .delay (10000,10000,10000) L_0x1df3b80/d;
v0x147ae80_0 .net "and_in0ncom", 0 0, L_0x1df38d0; 1 drivers
v0x148e4e0_0 .net "and_in1com", 0 0, L_0x1df35f0; 1 drivers
v0x148e580_0 .alias "in0", 0 0, v0x134bf50_0;
v0x14981b0_0 .alias "in1", 0 0, v0x13a4480_0;
v0x1498250_0 .net "nand_in0ncom", 0 0, L_0x1df37c0; 1 drivers
v0x14b5630_0 .net "nand_in1com", 0 0, L_0x1df3510; 1 drivers
v0x14b56d0_0 .net "ncom", 0 0, L_0x1df3700; 1 drivers
v0x1535a00_0 .net "nor_wire", 0 0, L_0x1df39e0; 1 drivers
v0x1535aa0_0 .alias "result", 0 0, v0x1674600_0;
v0x1552e00_0 .alias "sel0", 0 0, v0x15f8d90_0;
S_0x13d4f40 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x13777f0;
 .timescale -9 -12;
L_0x1df3cb0/d .functor NAND 1, L_0x1df3b80, L_0x1df4e80, C4<1>, C4<1>;
L_0x1df3cb0 .delay (20000,20000,20000) L_0x1df3cb0/d;
L_0x1df3e20/d .functor NOT 1, L_0x1df3cb0, C4<0>, C4<0>, C4<0>;
L_0x1df3e20 .delay (10000,10000,10000) L_0x1df3e20/d;
L_0x1df3f30/d .functor NOT 1, L_0x1df4e80, C4<0>, C4<0>, C4<0>;
L_0x1df3f30 .delay (10000,10000,10000) L_0x1df3f30/d;
L_0x1df3ff0/d .functor NAND 1, L_0x1df33e0, L_0x1df3f30, C4<1>, C4<1>;
L_0x1df3ff0 .delay (20000,20000,20000) L_0x1df3ff0/d;
L_0x1df4140/d .functor NOT 1, L_0x1df3ff0, C4<0>, C4<0>, C4<0>;
L_0x1df4140 .delay (10000,10000,10000) L_0x1df4140/d;
L_0x1df4250/d .functor NOR 1, L_0x1df4140, L_0x1df3e20, C4<0>, C4<0>;
L_0x1df4250 .delay (20000,20000,20000) L_0x1df4250/d;
L_0x1df43f0/d .functor NOT 1, L_0x1df4250, C4<0>, C4<0>, C4<0>;
L_0x1df43f0 .delay (10000,10000,10000) L_0x1df43f0/d;
v0x13d5030_0 .net "and_in0ncom", 0 0, L_0x1df4140; 1 drivers
v0x13b7bd0_0 .net "and_in1com", 0 0, L_0x1df3e20; 1 drivers
v0x13f2390_0 .alias "in0", 0 0, v0x1660fb0_0;
v0x13f2430_0 .alias "in1", 0 0, v0x1674600_0;
v0x142cbc0_0 .net "nand_in0ncom", 0 0, L_0x1df3ff0; 1 drivers
v0x142cc60_0 .net "nand_in1com", 0 0, L_0x1df3cb0; 1 drivers
v0x1436890_0 .net "ncom", 0 0, L_0x1df3f30; 1 drivers
v0x1436930_0 .net "nor_wire", 0 0, L_0x1df4250; 1 drivers
v0x1453cb0_0 .alias "result", 0 0, v0x1674680_0;
v0x1453d30_0 .alias "sel0", 0 0, v0x1660eb0_0;
S_0x1376fa0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x13777f0;
 .timescale -9 -12;
L_0x1df4520/d .functor NAND 1, C4<0>, L_0x1df4fb0, C4<1>, C4<1>;
L_0x1df4520 .delay (20000,20000,20000) L_0x1df4520/d;
L_0x1df46a0/d .functor NOT 1, L_0x1df4520, C4<0>, C4<0>, C4<0>;
L_0x1df46a0 .delay (10000,10000,10000) L_0x1df46a0/d;
L_0x1df47d0/d .functor NOT 1, L_0x1df4fb0, C4<0>, C4<0>, C4<0>;
L_0x1df47d0 .delay (10000,10000,10000) L_0x1df47d0/d;
L_0x1df4890/d .functor NAND 1, L_0x1df43f0, L_0x1df47d0, C4<1>, C4<1>;
L_0x1df4890 .delay (20000,20000,20000) L_0x1df4890/d;
L_0x1df49e0/d .functor NOT 1, L_0x1df4890, C4<0>, C4<0>, C4<0>;
L_0x1df49e0 .delay (10000,10000,10000) L_0x1df49e0/d;
L_0x1df4af0/d .functor NOR 1, L_0x1df49e0, L_0x1df46a0, C4<0>, C4<0>;
L_0x1df4af0 .delay (20000,20000,20000) L_0x1df4af0/d;
L_0x1df4c90/d .functor NOT 1, L_0x1df4af0, C4<0>, C4<0>, C4<0>;
L_0x1df4c90 .delay (10000,10000,10000) L_0x1df4c90/d;
v0x1378130_0 .net "and_in0ncom", 0 0, L_0x1df49e0; 1 drivers
v0x13778e0_0 .net "and_in1com", 0 0, L_0x1df46a0; 1 drivers
v0x1377090_0 .alias "in0", 0 0, v0x1674680_0;
v0x13766a0_0 .alias "in1", 0 0, v0x15f8c90_0;
v0x1376720_0 .net "nand_in0ncom", 0 0, L_0x1df4890; 1 drivers
v0x14d41f0_0 .net "nand_in1com", 0 0, L_0x1df4520; 1 drivers
v0x14d4290_0 .net "ncom", 0 0, L_0x1df47d0; 1 drivers
v0x13ade80_0 .net "nor_wire", 0 0, L_0x1df4af0; 1 drivers
v0x13adf20_0 .alias "result", 0 0, v0x1342390_0;
v0x13b7b30_0 .alias "sel0", 0 0, v0x1660f30_0;
S_0x13a4180 .scope generate, "ALU32[27]" "ALU32[27]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x124ea68 .param/l "i" 2 105, +C4<011011>;
S_0x13c1760 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x13a4180;
 .timescale -9 -12;
L_0x1de9530/d .functor NOT 1, L_0x1df5660, C4<0>, C4<0>, C4<0>;
L_0x1de9530 .delay (10000,10000,10000) L_0x1de9530/d;
v0x1292760_0 .net "carryin", 0 0, L_0x1df5700; 1 drivers
v0x12a5df0_0 .net "carryout", 0 0, L_0x1df6c90; 1 drivers
v0x12a5e70_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x12a5ef0_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x12afac0_0 .net "notB", 0 0, L_0x1de9530; 1 drivers
v0x12afb40_0 .net "operandA", 0 0, L_0x1df55c0; 1 drivers
v0x12afbc0_0 .net "operandB", 0 0, L_0x1df5660; 1 drivers
v0x12ccf70_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x12ea320_0 .net "result", 0 0, L_0x1dfa920; 1 drivers
v0x12ea3a0_0 .net "trueB", 0 0, L_0x1df5bb0; 1 drivers
v0x12ea420_0 .net "wAddSub", 0 0, L_0x1df65d0; 1 drivers
v0x12f4060_0 .net "wNandAnd", 0 0, L_0x1df7d90; 1 drivers
v0x1311400_0 .net "wNorOr", 0 0, L_0x1df87d0; 1 drivers
v0x132e830_0 .net "wXor", 0 0, L_0x1df72f0; 1 drivers
L_0x1dfaa50 .part v0x181c250_0, 0, 1;
L_0x1dfab10 .part v0x181c250_0, 1, 1;
L_0x1dfac40 .part v0x181c250_0, 2, 1;
S_0x14e1880 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x13c1760;
 .timescale -9 -12;
L_0x1de95b0/d .functor NAND 1, L_0x1de9530, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1de95b0 .delay (20000,20000,20000) L_0x1de95b0/d;
L_0x1bd6570/d .functor NOT 1, L_0x1de95b0, C4<0>, C4<0>, C4<0>;
L_0x1bd6570 .delay (10000,10000,10000) L_0x1bd6570/d;
L_0x1bd66a0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bd66a0 .delay (10000,10000,10000) L_0x1bd66a0/d;
L_0x1bd6760/d .functor NAND 1, L_0x1df5660, L_0x1bd66a0, C4<1>, C4<1>;
L_0x1bd6760 .delay (20000,20000,20000) L_0x1bd6760/d;
L_0x1bd6890/d .functor NOT 1, L_0x1bd6760, C4<0>, C4<0>, C4<0>;
L_0x1bd6890 .delay (10000,10000,10000) L_0x1bd6890/d;
L_0x1df5a30/d .functor NOR 1, L_0x1bd6890, L_0x1bd6570, C4<0>, C4<0>;
L_0x1df5a30 .delay (20000,20000,20000) L_0x1df5a30/d;
L_0x1df5bb0/d .functor NOT 1, L_0x1df5a30, C4<0>, C4<0>, C4<0>;
L_0x1df5bb0 .delay (10000,10000,10000) L_0x1df5bb0/d;
v0x139ab20_0 .net "and_in0ncom", 0 0, L_0x1bd6890; 1 drivers
v0x139abe0_0 .net "and_in1com", 0 0, L_0x1bd6570; 1 drivers
v0x1244550_0 .alias "in0", 0 0, v0x12afbc0_0;
v0x12445d0_0 .alias "in1", 0 0, v0x12afac0_0;
v0x1244650_0 .net "nand_in0ncom", 0 0, L_0x1bd6760; 1 drivers
v0x124e200_0 .net "nand_in1com", 0 0, L_0x1de95b0; 1 drivers
v0x124e2a0_0 .net "ncom", 0 0, L_0x1bd66a0; 1 drivers
v0x1288a30_0 .net "nor_wire", 0 0, L_0x1df5a30; 1 drivers
v0x1288ad0_0 .alias "result", 0 0, v0x12ea3a0_0;
v0x12926e0_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x16cc490 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x13c1760;
 .timescale -9 -12;
L_0x1df66e0/d .functor NAND 1, L_0x1df55c0, L_0x1df5bb0, C4<1>, C4<1>;
L_0x1df66e0 .delay (20000,20000,20000) L_0x1df66e0/d;
L_0x1df6870/d .functor NOT 1, L_0x1df66e0, C4<0>, C4<0>, C4<0>;
L_0x1df6870 .delay (10000,10000,10000) L_0x1df6870/d;
L_0x1df6980/d .functor NAND 1, L_0x1df5700, L_0x1df6050, C4<1>, C4<1>;
L_0x1df6980 .delay (20000,20000,20000) L_0x1df6980/d;
L_0x1df6a40/d .functor NOT 1, L_0x1df6980, C4<0>, C4<0>, C4<0>;
L_0x1df6a40 .delay (10000,10000,10000) L_0x1df6a40/d;
L_0x1df6b50/d .functor NOR 1, L_0x1df6a40, L_0x1df6870, C4<0>, C4<0>;
L_0x1df6b50 .delay (20000,20000,20000) L_0x1df6b50/d;
L_0x1df6c90/d .functor NOT 1, L_0x1df6b50, C4<0>, C4<0>, C4<0>;
L_0x1df6c90 .delay (10000,10000,10000) L_0x1df6c90/d;
v0x1220300_0 .alias "a", 0 0, v0x12afb40_0;
v0x1202850_0 .net "and_ab", 0 0, L_0x1df6870; 1 drivers
v0x120b320_0 .net "and_xor_ab_c", 0 0, L_0x1df6a40; 1 drivers
v0x120b3c0_0 .alias "b", 0 0, v0x12ea3a0_0;
v0x152bda0_0 .alias "carryin", 0 0, v0x1292760_0;
v0x152be20_0 .alias "carryout", 0 0, v0x12a5df0_0;
v0xa79fc0_0 .net "nand_ab", 0 0, L_0x1df66e0; 1 drivers
v0xa7a040_0 .net "nand_xor_ab_c", 0 0, L_0x1df6980; 1 drivers
v0x163ac20_0 .net "nco", 0 0, L_0x1df6b50; 1 drivers
v0x163acc0_0 .alias "sum", 0 0, v0x12ea420_0;
v0x14e1800_0 .net "xor_ab", 0 0, L_0x1df6050; 1 drivers
S_0x172dd70 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x16cc490;
 .timescale -9 -12;
L_0x1df5ce0/d .functor NAND 1, L_0x1df55c0, L_0x1df5bb0, C4<1>, C4<1>;
L_0x1df5ce0 .delay (20000,20000,20000) L_0x1df5ce0/d;
L_0x1df5d80/d .functor NOR 1, L_0x1df55c0, L_0x1df5bb0, C4<0>, C4<0>;
L_0x1df5d80 .delay (20000,20000,20000) L_0x1df5d80/d;
L_0x1df5e20/d .functor NOT 1, L_0x1df5d80, C4<0>, C4<0>, C4<0>;
L_0x1df5e20 .delay (10000,10000,10000) L_0x1df5e20/d;
L_0x1df5f10/d .functor NAND 1, L_0x1df5e20, L_0x1df5ce0, C4<1>, C4<1>;
L_0x1df5f10 .delay (20000,20000,20000) L_0x1df5f10/d;
L_0x1df6050/d .functor NOT 1, L_0x1df5f10, C4<0>, C4<0>, C4<0>;
L_0x1df6050 .delay (10000,10000,10000) L_0x1df6050/d;
v0x174b210_0 .alias "a", 0 0, v0x12afb40_0;
v0x174b2b0_0 .alias "b", 0 0, v0x12ea3a0_0;
v0x1224010_0 .net "nand_ab", 0 0, L_0x1df5ce0; 1 drivers
v0x12240b0_0 .net "nor_ab", 0 0, L_0x1df5d80; 1 drivers
v0x1216b90_0 .net "nxor_ab", 0 0, L_0x1df5f10; 1 drivers
v0x1216c30_0 .net "or_ab", 0 0, L_0x1df5e20; 1 drivers
v0x1220280_0 .alias "result", 0 0, v0x14e1800_0;
S_0x16e98a0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x16cc490;
 .timescale -9 -12;
L_0x1df6140/d .functor NAND 1, L_0x1df6050, L_0x1df5700, C4<1>, C4<1>;
L_0x1df6140 .delay (20000,20000,20000) L_0x1df6140/d;
L_0x1df62b0/d .functor NOR 1, L_0x1df6050, L_0x1df5700, C4<0>, C4<0>;
L_0x1df62b0 .delay (20000,20000,20000) L_0x1df62b0/d;
L_0x1df6400/d .functor NOT 1, L_0x1df62b0, C4<0>, C4<0>, C4<0>;
L_0x1df6400 .delay (10000,10000,10000) L_0x1df6400/d;
L_0x1df64c0/d .functor NAND 1, L_0x1df6400, L_0x1df6140, C4<1>, C4<1>;
L_0x1df64c0 .delay (20000,20000,20000) L_0x1df64c0/d;
L_0x1df65d0/d .functor NOT 1, L_0x1df64c0, C4<0>, C4<0>, C4<0>;
L_0x1df65d0 .delay (10000,10000,10000) L_0x1df65d0/d;
v0x16c2910_0 .alias "a", 0 0, v0x14e1800_0;
v0x1706cb0_0 .alias "b", 0 0, v0x1292760_0;
v0x1706d50_0 .net "nand_ab", 0 0, L_0x1df6140; 1 drivers
v0x17108b0_0 .net "nor_ab", 0 0, L_0x1df62b0; 1 drivers
v0x1710930_0 .net "nxor_ab", 0 0, L_0x1df64c0; 1 drivers
v0x1724170_0 .net "or_ab", 0 0, L_0x1df6400; 1 drivers
v0x1724210_0 .alias "result", 0 0, v0x12ea420_0;
S_0x1687f90 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x13c1760;
 .timescale -9 -12;
L_0x1df6e50/d .functor NAND 1, L_0x1df55c0, L_0x1df5660, C4<1>, C4<1>;
L_0x1df6e50 .delay (20000,20000,20000) L_0x1df6e50/d;
L_0x1df6f30/d .functor NOR 1, L_0x1df55c0, L_0x1df5660, C4<0>, C4<0>;
L_0x1df6f30 .delay (20000,20000,20000) L_0x1df6f30/d;
L_0x1df70c0/d .functor NOT 1, L_0x1df6f30, C4<0>, C4<0>, C4<0>;
L_0x1df70c0 .delay (10000,10000,10000) L_0x1df70c0/d;
L_0x1df71b0/d .functor NAND 1, L_0x1df70c0, L_0x1df6e50, C4<1>, C4<1>;
L_0x1df71b0 .delay (20000,20000,20000) L_0x1df71b0/d;
L_0x1df72f0/d .functor NOT 1, L_0x1df71b0, C4<0>, C4<0>, C4<0>;
L_0x1df72f0 .delay (10000,10000,10000) L_0x1df72f0/d;
v0x16a53c0_0 .alias "a", 0 0, v0x12afb40_0;
v0x16a5440_0 .alias "b", 0 0, v0x12afbc0_0;
v0x16aefc0_0 .net "nand_ab", 0 0, L_0x1df6e50; 1 drivers
v0x16af040_0 .net "nor_ab", 0 0, L_0x1df6f30; 1 drivers
v0x16b8b90_0 .net "nxor_ab", 0 0, L_0x1df71b0; 1 drivers
v0x16b8c10_0 .net "or_ab", 0 0, L_0x1df70c0; 1 drivers
v0x16c2890_0 .alias "result", 0 0, v0x132e830_0;
S_0x16b98b0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x13c1760;
 .timescale -9 -12;
L_0x1df7440/d .functor NAND 1, L_0x1df55c0, L_0x1df5660, C4<1>, C4<1>;
L_0x1df7440 .delay (20000,20000,20000) L_0x1df7440/d;
L_0x1df7590/d .functor NOT 1, L_0x1df7440, C4<0>, C4<0>, C4<0>;
L_0x1df7590 .delay (10000,10000,10000) L_0x1df7590/d;
v0x164d680_0 .alias "a", 0 0, v0x12afb40_0;
v0x164d720_0 .net "and_ab", 0 0, L_0x1df7590; 1 drivers
v0x1657220_0 .alias "b", 0 0, v0x12afbc0_0;
v0x16572a0_0 .net "nand_ab", 0 0, L_0x1df7440; 1 drivers
v0x166aae0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x166ab60_0 .alias "result", 0 0, v0x12f4060_0;
S_0x17776b0 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x16b98b0;
 .timescale -9 -12;
L_0x1df76c0/d .functor NAND 1, L_0x1df7590, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1df76c0 .delay (20000,20000,20000) L_0x1df76c0/d;
L_0x1df77c0/d .functor NOT 1, L_0x1df76c0, C4<0>, C4<0>, C4<0>;
L_0x1df77c0 .delay (10000,10000,10000) L_0x1df77c0/d;
L_0x1df78d0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1df78d0 .delay (10000,10000,10000) L_0x1df78d0/d;
L_0x1df7990/d .functor NAND 1, L_0x1df7440, L_0x1df78d0, C4<1>, C4<1>;
L_0x1df7990 .delay (20000,20000,20000) L_0x1df7990/d;
L_0x1df7ae0/d .functor NOT 1, L_0x1df7990, C4<0>, C4<0>, C4<0>;
L_0x1df7ae0 .delay (10000,10000,10000) L_0x1df7ae0/d;
L_0x1df7bd0/d .functor NOR 1, L_0x1df7ae0, L_0x1df77c0, C4<0>, C4<0>;
L_0x1df7bd0 .delay (20000,20000,20000) L_0x1df7bd0/d;
L_0x1df7d90/d .functor NOT 1, L_0x1df7bd0, C4<0>, C4<0>, C4<0>;
L_0x1df7d90 .delay (10000,10000,10000) L_0x1df7d90/d;
v0x1774320_0 .net "and_in0ncom", 0 0, L_0x1df7ae0; 1 drivers
v0x17743a0_0 .net "and_in1com", 0 0, L_0x1df77c0; 1 drivers
v0x176a250_0 .alias "in0", 0 0, v0x16572a0_0;
v0x176a2f0_0 .alias "in1", 0 0, v0x164d720_0;
v0x1773940_0 .net "nand_in0ncom", 0 0, L_0x1df7990; 1 drivers
v0x17739e0_0 .net "nand_in1com", 0 0, L_0x1df76c0; 1 drivers
v0x1644940_0 .net "ncom", 0 0, L_0x1df78d0; 1 drivers
v0x16449e0_0 .net "nor_wire", 0 0, L_0x1df7bd0; 1 drivers
v0x1643910_0 .alias "result", 0 0, v0x12f4060_0;
v0x1643990_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x15c8040 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x13c1760;
 .timescale -9 -12;
L_0x1df7ec0/d .functor NOR 1, L_0x1df55c0, L_0x1df5660, C4<0>, C4<0>;
L_0x1df7ec0 .delay (20000,20000,20000) L_0x1df7ec0/d;
L_0x1df8010/d .functor NOT 1, L_0x1df7ec0, C4<0>, C4<0>, C4<0>;
L_0x1df8010 .delay (10000,10000,10000) L_0x1df8010/d;
v0x1639da0_0 .alias "a", 0 0, v0x12afb40_0;
v0x1639e40_0 .alias "b", 0 0, v0x12afbc0_0;
v0x1638230_0 .net "nor_ab", 0 0, L_0x1df7ec0; 1 drivers
v0x16382b0_0 .net "or_ab", 0 0, L_0x1df8010; 1 drivers
v0x1080960_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x10809e0_0 .alias "result", 0 0, v0x1311400_0;
S_0x15e5480 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x15c8040;
 .timescale -9 -12;
L_0x1df8140/d .functor NAND 1, L_0x1df8010, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1df8140 .delay (20000,20000,20000) L_0x1df8140/d;
L_0x1df8220/d .functor NOT 1, L_0x1df8140, C4<0>, C4<0>, C4<0>;
L_0x1df8220 .delay (10000,10000,10000) L_0x1df8220/d;
L_0x1df8330/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1df8330 .delay (10000,10000,10000) L_0x1df8330/d;
L_0x1df83f0/d .functor NAND 1, L_0x1df7ec0, L_0x1df8330, C4<1>, C4<1>;
L_0x1df83f0 .delay (20000,20000,20000) L_0x1df83f0/d;
L_0x1df8540/d .functor NOT 1, L_0x1df83f0, C4<0>, C4<0>, C4<0>;
L_0x1df8540 .delay (10000,10000,10000) L_0x1df8540/d;
L_0x1df8630/d .functor NOR 1, L_0x1df8540, L_0x1df8220, C4<0>, C4<0>;
L_0x1df8630 .delay (20000,20000,20000) L_0x1df8630/d;
L_0x1df87d0/d .functor NOT 1, L_0x1df8630, C4<0>, C4<0>, C4<0>;
L_0x1df87d0 .delay (10000,10000,10000) L_0x1df87d0/d;
v0x1602920_0 .net "and_in0ncom", 0 0, L_0x1df8540; 1 drivers
v0x16029a0_0 .net "and_in1com", 0 0, L_0x1df8220; 1 drivers
v0x160c520_0 .alias "in0", 0 0, v0x1638230_0;
v0x160c5a0_0 .alias "in1", 0 0, v0x16382b0_0;
v0x16160c0_0 .net "nand_in0ncom", 0 0, L_0x1df83f0; 1 drivers
v0x1616140_0 .net "nand_in1com", 0 0, L_0x1df8140; 1 drivers
v0x1636d60_0 .net "ncom", 0 0, L_0x1df8330; 1 drivers
v0x1636de0_0 .net "nor_wire", 0 0, L_0x1df8630; 1 drivers
v0x1638ec0_0 .alias "result", 0 0, v0x1311400_0;
v0x1638f40_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x13debc0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x13c1760;
 .timescale -9 -12;
v0x1566700_0 .alias "in0", 0 0, v0x12ea420_0;
v0x1566780_0 .alias "in1", 0 0, v0x132e830_0;
v0x1583bb0_0 .alias "in2", 0 0, v0x12f4060_0;
v0x1583c30_0 .alias "in3", 0 0, v0x1311400_0;
v0x158d670_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x158d6f0_0 .alias "result", 0 0, v0x12ea320_0;
v0x15a0f80_0 .net "sel0", 0 0, L_0x1dfaa50; 1 drivers
v0x15a1000_0 .net "sel1", 0 0, L_0x1dfab10; 1 drivers
v0x15aab80_0 .net "sel2", 0 0, L_0x1dfac40; 1 drivers
v0x15aac00_0 .net "w0", 0 0, L_0x1df8ff0; 1 drivers
v0x15be440_0 .net "w1", 0 0, L_0x1df97d0; 1 drivers
v0x15be4c0_0 .net "w2", 0 0, L_0x1dfa080; 1 drivers
S_0x14fe8b0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x13debc0;
 .timescale -9 -12;
L_0x1df8900/d .functor NAND 1, L_0x1df72f0, L_0x1dfaa50, C4<1>, C4<1>;
L_0x1df8900 .delay (20000,20000,20000) L_0x1df8900/d;
L_0x1df8a00/d .functor NOT 1, L_0x1df8900, C4<0>, C4<0>, C4<0>;
L_0x1df8a00 .delay (10000,10000,10000) L_0x1df8a00/d;
L_0x1df8b30/d .functor NOT 1, L_0x1dfaa50, C4<0>, C4<0>, C4<0>;
L_0x1df8b30 .delay (10000,10000,10000) L_0x1df8b30/d;
L_0x1df8c80/d .functor NAND 1, L_0x1df65d0, L_0x1df8b30, C4<1>, C4<1>;
L_0x1df8c80 .delay (20000,20000,20000) L_0x1df8c80/d;
L_0x1df8d40/d .functor NOT 1, L_0x1df8c80, C4<0>, C4<0>, C4<0>;
L_0x1df8d40 .delay (10000,10000,10000) L_0x1df8d40/d;
L_0x1df8e30/d .functor NOR 1, L_0x1df8d40, L_0x1df8a00, C4<0>, C4<0>;
L_0x1df8e30 .delay (20000,20000,20000) L_0x1df8e30/d;
L_0x1df8ff0/d .functor NOT 1, L_0x1df8e30, C4<0>, C4<0>, C4<0>;
L_0x1df8ff0 .delay (10000,10000,10000) L_0x1df8ff0/d;
v0x15084b0_0 .net "and_in0ncom", 0 0, L_0x1df8d40; 1 drivers
v0x1508570_0 .net "and_in1com", 0 0, L_0x1df8a00; 1 drivers
v0x1512050_0 .alias "in0", 0 0, v0x12ea420_0;
v0x15120f0_0 .alias "in1", 0 0, v0x132e830_0;
v0x153f690_0 .net "nand_in0ncom", 0 0, L_0x1df8c80; 1 drivers
v0x153f730_0 .net "nand_in1com", 0 0, L_0x1df8900; 1 drivers
v0x1549290_0 .net "ncom", 0 0, L_0x1df8b30; 1 drivers
v0x1549330_0 .net "nor_wire", 0 0, L_0x1df8e30; 1 drivers
v0x155cb00_0 .alias "result", 0 0, v0x15aac00_0;
v0x155cb80_0 .alias "sel0", 0 0, v0x15a0f80_0;
S_0x14bf2a0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x13debc0;
 .timescale -9 -12;
L_0x1df9120/d .functor NAND 1, L_0x1df87d0, L_0x1dfaa50, C4<1>, C4<1>;
L_0x1df9120 .delay (20000,20000,20000) L_0x1df9120/d;
L_0x1df9220/d .functor NOT 1, L_0x1df9120, C4<0>, C4<0>, C4<0>;
L_0x1df9220 .delay (10000,10000,10000) L_0x1df9220/d;
L_0x1df9350/d .functor NOT 1, L_0x1dfaa50, C4<0>, C4<0>, C4<0>;
L_0x1df9350 .delay (10000,10000,10000) L_0x1df9350/d;
L_0x1df9410/d .functor NAND 1, L_0x1df7d90, L_0x1df9350, C4<1>, C4<1>;
L_0x1df9410 .delay (20000,20000,20000) L_0x1df9410/d;
L_0x1df9520/d .functor NOT 1, L_0x1df9410, C4<0>, C4<0>, C4<0>;
L_0x1df9520 .delay (10000,10000,10000) L_0x1df9520/d;
L_0x1df9610/d .functor NOR 1, L_0x1df9520, L_0x1df9220, C4<0>, C4<0>;
L_0x1df9610 .delay (20000,20000,20000) L_0x1df9610/d;
L_0x1df97d0/d .functor NOT 1, L_0x1df9610, C4<0>, C4<0>, C4<0>;
L_0x1df97d0 .delay (10000,10000,10000) L_0x1df97d0/d;
v0xf08af0_0 .net "and_in0ncom", 0 0, L_0x1df9520; 1 drivers
v0xf08bb0_0 .net "and_in1com", 0 0, L_0x1df9220; 1 drivers
v0x16219e0_0 .alias "in0", 0 0, v0x12f4060_0;
v0x1621a80_0 .alias "in1", 0 0, v0x1311400_0;
v0x162b0d0_0 .net "nand_in0ncom", 0 0, L_0x1df9410; 1 drivers
v0x162b170_0 .net "nand_in1com", 0 0, L_0x1df9120; 1 drivers
v0x14ec0c0_0 .net "ncom", 0 0, L_0x1df9350; 1 drivers
v0x14ec160_0 .net "nor_wire", 0 0, L_0x1df9610; 1 drivers
v0x14f4c20_0 .alias "result", 0 0, v0x15be440_0;
v0x14f4ca0_0 .alias "sel0", 0 0, v0x15a0f80_0;
S_0x1440550 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x13debc0;
 .timescale -9 -12;
L_0x1df9900/d .functor NAND 1, L_0x1df97d0, L_0x1dfab10, C4<1>, C4<1>;
L_0x1df9900 .delay (20000,20000,20000) L_0x1df9900/d;
L_0x1df9a90/d .functor NOT 1, L_0x1df9900, C4<0>, C4<0>, C4<0>;
L_0x1df9a90 .delay (10000,10000,10000) L_0x1df9a90/d;
L_0x1df9bc0/d .functor NOT 1, L_0x1dfab10, C4<0>, C4<0>, C4<0>;
L_0x1df9bc0 .delay (10000,10000,10000) L_0x1df9bc0/d;
L_0x1df9c80/d .functor NAND 1, L_0x1df8ff0, L_0x1df9bc0, C4<1>, C4<1>;
L_0x1df9c80 .delay (20000,20000,20000) L_0x1df9c80/d;
L_0x1df9dd0/d .functor NOT 1, L_0x1df9c80, C4<0>, C4<0>, C4<0>;
L_0x1df9dd0 .delay (10000,10000,10000) L_0x1df9dd0/d;
L_0x1df9ec0/d .functor NOR 1, L_0x1df9dd0, L_0x1df9a90, C4<0>, C4<0>;
L_0x1df9ec0 .delay (20000,20000,20000) L_0x1df9ec0/d;
L_0x1dfa080/d .functor NOT 1, L_0x1df9ec0, C4<0>, C4<0>, C4<0>;
L_0x1dfa080 .delay (10000,10000,10000) L_0x1dfa080/d;
v0x145d940_0 .net "and_in0ncom", 0 0, L_0x1df9dd0; 1 drivers
v0x145da00_0 .net "and_in1com", 0 0, L_0x1df9a90; 1 drivers
v0x1467540_0 .alias "in0", 0 0, v0x15aac00_0;
v0x14675e0_0 .alias "in1", 0 0, v0x15be440_0;
v0x14710e0_0 .net "nand_in0ncom", 0 0, L_0x1df9c80; 1 drivers
v0x1471180_0 .net "nand_in1com", 0 0, L_0x1df9900; 1 drivers
v0x14849c0_0 .net "ncom", 0 0, L_0x1df9bc0; 1 drivers
v0x1484a60_0 .net "nor_wire", 0 0, L_0x1df9ec0; 1 drivers
v0x14a1e70_0 .alias "result", 0 0, v0x15be4c0_0;
v0x14a1ef0_0 .alias "sel0", 0 0, v0x15a1000_0;
S_0x13e87c0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x13debc0;
 .timescale -9 -12;
L_0x1dfa1b0/d .functor NAND 1, C4<0>, L_0x1dfac40, C4<1>, C4<1>;
L_0x1dfa1b0 .delay (20000,20000,20000) L_0x1dfa1b0/d;
L_0x1dfa350/d .functor NOT 1, L_0x1dfa1b0, C4<0>, C4<0>, C4<0>;
L_0x1dfa350 .delay (10000,10000,10000) L_0x1dfa350/d;
L_0x1dfa460/d .functor NOT 1, L_0x1dfac40, C4<0>, C4<0>, C4<0>;
L_0x1dfa460 .delay (10000,10000,10000) L_0x1dfa460/d;
L_0x1dfa520/d .functor NAND 1, L_0x1dfa080, L_0x1dfa460, C4<1>, C4<1>;
L_0x1dfa520 .delay (20000,20000,20000) L_0x1dfa520/d;
L_0x1dfa670/d .functor NOT 1, L_0x1dfa520, C4<0>, C4<0>, C4<0>;
L_0x1dfa670 .delay (10000,10000,10000) L_0x1dfa670/d;
L_0x1dfa760/d .functor NOR 1, L_0x1dfa670, L_0x1dfa350, C4<0>, C4<0>;
L_0x1dfa760 .delay (20000,20000,20000) L_0x1dfa760/d;
L_0x1dfa920/d .functor NOT 1, L_0x1dfa760, C4<0>, C4<0>, C4<0>;
L_0x1dfa920 .delay (10000,10000,10000) L_0x1dfa920/d;
v0x13fc020_0 .net "and_in0ncom", 0 0, L_0x1dfa670; 1 drivers
v0x13fc0a0_0 .net "and_in1com", 0 0, L_0x1dfa350; 1 drivers
v0x1405c20_0 .alias "in0", 0 0, v0x15be4c0_0;
v0x1405cc0_0 .alias "in1", 0 0, v0x158d670_0;
v0x140f7c0_0 .net "nand_in0ncom", 0 0, L_0x1dfa520; 1 drivers
v0x140f860_0 .net "nand_in1com", 0 0, L_0x1dfa1b0; 1 drivers
v0x14194c0_0 .net "ncom", 0 0, L_0x1dfa460; 1 drivers
v0x1419560_0 .net "nor_wire", 0 0, L_0x1dfa760; 1 drivers
v0x14230c0_0 .alias "result", 0 0, v0x12ea320_0;
v0x1423160_0 .alias "sel0", 0 0, v0x15aab80_0;
S_0x1755c90 .scope generate, "ALU32[28]" "ALU32[28]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x1244f38 .param/l "i" 2 105, +C4<011100>;
S_0x1755a00 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x1755c90;
 .timescale -9 -12;
L_0x1df57a0/d .functor NOT 1, L_0x1df5390, C4<0>, C4<0>, C4<0>;
L_0x1df57a0 .delay (10000,10000,10000) L_0x1df57a0/d;
v0x138d1e0_0 .net "carryin", 0 0, L_0x1df5430; 1 drivers
v0x138d280_0 .net "carryout", 0 0, L_0x1dfc760; 1 drivers
v0x1396390_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x1396410_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0xd92690_0 .net "notB", 0 0, L_0x1df57a0; 1 drivers
v0xd92710_0 .net "operandA", 0 0, L_0x1df52f0; 1 drivers
v0x14d8080_0 .net "operandB", 0 0, L_0x1df5390; 1 drivers
v0x14d4ef0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x14d4f70_0 .net "result", 0 0, L_0x1e00250; 1 drivers
v0x14cb540_0 .net "trueB", 0 0, L_0x1dfb7c0; 1 drivers
v0x14cb5c0_0 .net "wAddSub", 0 0, L_0x1dfc140; 1 drivers
v0x14cae10_0 .net "wNandAnd", 0 0, L_0x1dfd820; 1 drivers
v0x14d4490_0 .net "wNorOr", 0 0, L_0x1dfe260; 1 drivers
v0x13a51b0_0 .net "wXor", 0 0, L_0x1dfcdc0; 1 drivers
L_0x1e00380 .part v0x181c250_0, 0, 1;
L_0x1e00440 .part v0x181c250_0, 1, 1;
L_0x1e00570 .part v0x181c250_0, 2, 1;
S_0x136d570 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1755a00;
 .timescale -9 -12;
L_0x1df58a0/d .functor NAND 1, L_0x1df57a0, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1df58a0 .delay (20000,20000,20000) L_0x1df58a0/d;
L_0x1df5980/d .functor NOT 1, L_0x1df58a0, C4<0>, C4<0>, C4<0>;
L_0x1df5980 .delay (10000,10000,10000) L_0x1df5980/d;
L_0x1dfb3c0/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dfb3c0 .delay (10000,10000,10000) L_0x1dfb3c0/d;
L_0x1dfb460/d .functor NAND 1, L_0x1df5390, L_0x1dfb3c0, C4<1>, C4<1>;
L_0x1dfb460 .delay (20000,20000,20000) L_0x1dfb460/d;
L_0x1dfb550/d .functor NOT 1, L_0x1dfb460, C4<0>, C4<0>, C4<0>;
L_0x1dfb550 .delay (10000,10000,10000) L_0x1dfb550/d;
L_0x1dfb640/d .functor NOR 1, L_0x1dfb550, L_0x1df5980, C4<0>, C4<0>;
L_0x1dfb640 .delay (20000,20000,20000) L_0x1dfb640/d;
L_0x1dfb7c0/d .functor NOT 1, L_0x1dfb640, C4<0>, C4<0>, C4<0>;
L_0x1dfb7c0 .delay (10000,10000,10000) L_0x1dfb7c0/d;
v0x136f160_0 .net "and_in0ncom", 0 0, L_0x1dfb550; 1 drivers
v0x1370b20_0 .net "and_in1com", 0 0, L_0x1df5980; 1 drivers
v0x1370bc0_0 .alias "in0", 0 0, v0x14d8080_0;
v0x1372ab0_0 .alias "in1", 0 0, v0xd92690_0;
v0x1372b30_0 .net "nand_in0ncom", 0 0, L_0x1dfb460; 1 drivers
v0x1373990_0 .net "nand_in1com", 0 0, L_0x1df58a0; 1 drivers
v0x1373a30_0 .net "ncom", 0 0, L_0x1dfb3c0; 1 drivers
v0x1371e20_0 .net "nor_wire", 0 0, L_0x1dfb640; 1 drivers
v0x1371ec0_0 .alias "result", 0 0, v0x14cb540_0;
v0x1376ab0_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x1261a30 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1755a00;
 .timescale -9 -12;
L_0x1dfc230/d .functor NAND 1, L_0x1df52f0, L_0x1dfb7c0, C4<1>, C4<1>;
L_0x1dfc230 .delay (20000,20000,20000) L_0x1dfc230/d;
L_0x1dfc3a0/d .functor NOT 1, L_0x1dfc230, C4<0>, C4<0>, C4<0>;
L_0x1dfc3a0 .delay (10000,10000,10000) L_0x1dfc3a0/d;
L_0x1dfc490/d .functor NAND 1, L_0x1df5430, L_0x1dfbc60, C4<1>, C4<1>;
L_0x1dfc490 .delay (20000,20000,20000) L_0x1dfc490/d;
L_0x1dfc530/d .functor NOT 1, L_0x1dfc490, C4<0>, C4<0>, C4<0>;
L_0x1dfc530 .delay (10000,10000,10000) L_0x1dfc530/d;
L_0x1dfc620/d .functor NOR 1, L_0x1dfc530, L_0x1dfc3a0, C4<0>, C4<0>;
L_0x1dfc620 .delay (20000,20000,20000) L_0x1dfc620/d;
L_0x1dfc760/d .functor NOT 1, L_0x1dfc620, C4<0>, C4<0>, C4<0>;
L_0x1dfc760 .delay (10000,10000,10000) L_0x1dfc760/d;
v0x12fdc80_0 .alias "a", 0 0, v0xd92710_0;
v0x131b070_0 .net "and_ab", 0 0, L_0x1dfc3a0; 1 drivers
v0x1324be0_0 .net "and_xor_ab_c", 0 0, L_0x1dfc530; 1 drivers
v0x1324c60_0 .alias "b", 0 0, v0x14cb540_0;
v0x13384a0_0 .alias "carryin", 0 0, v0x138d1e0_0;
v0x1338520_0 .alias "carryout", 0 0, v0x138d280_0;
v0x13420a0_0 .net "nand_ab", 0 0, L_0x1dfc230; 1 drivers
v0x1342120_0 .net "nand_xor_ab_c", 0 0, L_0x1dfc490; 1 drivers
v0x136e200_0 .net "nco", 0 0, L_0x1dfc620; 1 drivers
v0x136e280_0 .alias "sum", 0 0, v0x14cb5c0_0;
v0x136f0e0_0 .net "xor_ab", 0 0, L_0x1dfbc60; 1 drivers
S_0x12b9710 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1261a30;
 .timescale -9 -12;
L_0x1dfb8f0/d .functor NAND 1, L_0x1df52f0, L_0x1dfb7c0, C4<1>, C4<1>;
L_0x1dfb8f0 .delay (20000,20000,20000) L_0x1dfb8f0/d;
L_0x1dfb990/d .functor NOR 1, L_0x1df52f0, L_0x1dfb7c0, C4<0>, C4<0>;
L_0x1dfb990 .delay (20000,20000,20000) L_0x1dfb990/d;
L_0x1dfba30/d .functor NOT 1, L_0x1dfb990, C4<0>, C4<0>, C4<0>;
L_0x1dfba30 .delay (10000,10000,10000) L_0x1dfba30/d;
L_0x1dfbb20/d .functor NAND 1, L_0x1dfba30, L_0x1dfb8f0, C4<1>, C4<1>;
L_0x1dfbb20 .delay (20000,20000,20000) L_0x1dfbb20/d;
L_0x1dfbc60/d .functor NOT 1, L_0x1dfbb20, C4<0>, C4<0>, C4<0>;
L_0x1dfbc60 .delay (10000,10000,10000) L_0x1dfbc60/d;
v0x12c3310_0 .alias "a", 0 0, v0xd92710_0;
v0x12c3390_0 .alias "b", 0 0, v0x14cb540_0;
v0x12d6be0_0 .net "nand_ab", 0 0, L_0x1dfb8f0; 1 drivers
v0x12d6c60_0 .net "nor_ab", 0 0, L_0x1dfb990; 1 drivers
v0x12e07e0_0 .net "nxor_ab", 0 0, L_0x1dfbb20; 1 drivers
v0x12e0860_0 .net "or_ab", 0 0, L_0x1dfba30; 1 drivers
v0x12fdc00_0 .alias "result", 0 0, v0x136f0e0_0;
S_0x126b630 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1261a30;
 .timescale -9 -12;
L_0x1dfbd50/d .functor NAND 1, L_0x1dfbc60, L_0x1df5430, C4<1>, C4<1>;
L_0x1dfbd50 .delay (20000,20000,20000) L_0x1dfbd50/d;
L_0x1dfbe80/d .functor NOR 1, L_0x1dfbc60, L_0x1df5430, C4<0>, C4<0>;
L_0x1dfbe80 .delay (20000,20000,20000) L_0x1dfbe80/d;
L_0x1dfbfb0/d .functor NOT 1, L_0x1dfbe80, C4<0>, C4<0>, C4<0>;
L_0x1dfbfb0 .delay (10000,10000,10000) L_0x1dfbfb0/d;
L_0x1dfc050/d .functor NAND 1, L_0x1dfbfb0, L_0x1dfbd50, C4<1>, C4<1>;
L_0x1dfc050 .delay (20000,20000,20000) L_0x1dfc050/d;
L_0x1dfc140/d .functor NOT 1, L_0x1dfc050, C4<0>, C4<0>, C4<0>;
L_0x1dfc140 .delay (10000,10000,10000) L_0x1dfc140/d;
v0x1257eb0_0 .alias "a", 0 0, v0x136f0e0_0;
v0x1275310_0 .alias "b", 0 0, v0x138d1e0_0;
v0x1275390_0 .net "nand_ab", 0 0, L_0x1dfbd50; 1 drivers
v0x127ef10_0 .net "nor_ab", 0 0, L_0x1dfbe80; 1 drivers
v0x127ef90_0 .net "nxor_ab", 0 0, L_0x1dfc050; 1 drivers
v0x129c310_0 .net "or_ab", 0 0, L_0x1dfbfb0; 1 drivers
v0x129c390_0 .alias "result", 0 0, v0x14cb5c0_0;
S_0x1231fa0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1755a00;
 .timescale -9 -12;
L_0x1dfc920/d .functor NAND 1, L_0x1df52f0, L_0x1df5390, C4<1>, C4<1>;
L_0x1dfc920 .delay (20000,20000,20000) L_0x1dfc920/d;
L_0x1dfca00/d .functor NOR 1, L_0x1df52f0, L_0x1df5390, C4<0>, C4<0>;
L_0x1dfca00 .delay (20000,20000,20000) L_0x1dfca00/d;
L_0x1dfcb90/d .functor NOT 1, L_0x1dfca00, C4<0>, C4<0>, C4<0>;
L_0x1dfcb90 .delay (10000,10000,10000) L_0x1dfcb90/d;
L_0x1dfcc80/d .functor NAND 1, L_0x1dfcb90, L_0x1dfc920, C4<1>, C4<1>;
L_0x1dfcc80 .delay (20000,20000,20000) L_0x1dfcc80/d;
L_0x1dfcdc0/d .functor NOT 1, L_0x1dfcc80, C4<0>, C4<0>, C4<0>;
L_0x1dfcdc0 .delay (10000,10000,10000) L_0x1dfcdc0/d;
v0x1230f70_0 .alias "a", 0 0, v0xd92710_0;
v0x1230ff0_0 .alias "b", 0 0, v0x14d8080_0;
v0x1230cd0_0 .net "nand_ab", 0 0, L_0x1dfc920; 1 drivers
v0x1230d50_0 .net "nor_ab", 0 0, L_0x1dfca00; 1 drivers
v0x123aac0_0 .net "nxor_ab", 0 0, L_0x1dfcc80; 1 drivers
v0x123ab40_0 .net "or_ab", 0 0, L_0x1dfcb90; 1 drivers
v0x1257e30_0 .alias "result", 0 0, v0x13a51b0_0;
S_0x137a1c0 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1755a00;
 .timescale -9 -12;
L_0x1dfcf10/d .functor NAND 1, L_0x1df52f0, L_0x1df5390, C4<1>, C4<1>;
L_0x1dfcf10 .delay (20000,20000,20000) L_0x1dfcf10/d;
L_0x1dfd060/d .functor NOT 1, L_0x1dfcf10, C4<0>, C4<0>, C4<0>;
L_0x1dfd060 .delay (10000,10000,10000) L_0x1dfd060/d;
v0x1357770_0 .alias "a", 0 0, v0xd92710_0;
v0x13577f0_0 .net "and_ab", 0 0, L_0x1dfd060; 1 drivers
v0x13574d0_0 .alias "b", 0 0, v0x14d8080_0;
v0x1357550_0 .net "nand_ab", 0 0, L_0x1dfcf10; 1 drivers
v0x1360bd0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1360c50_0 .alias "result", 0 0, v0x14cae10_0;
S_0x1379970 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x137a1c0;
 .timescale -9 -12;
L_0x1dfd190/d .functor NAND 1, L_0x1dfd060, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dfd190 .delay (20000,20000,20000) L_0x1dfd190/d;
L_0x1dfd270/d .functor NOT 1, L_0x1dfd190, C4<0>, C4<0>, C4<0>;
L_0x1dfd270 .delay (10000,10000,10000) L_0x1dfd270/d;
L_0x1dfd380/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dfd380 .delay (10000,10000,10000) L_0x1dfd380/d;
L_0x1dfd440/d .functor NAND 1, L_0x1dfcf10, L_0x1dfd380, C4<1>, C4<1>;
L_0x1dfd440 .delay (20000,20000,20000) L_0x1dfd440/d;
L_0x1dfd590/d .functor NOT 1, L_0x1dfd440, C4<0>, C4<0>, C4<0>;
L_0x1dfd590 .delay (10000,10000,10000) L_0x1dfd590/d;
L_0x1dfd680/d .functor NOR 1, L_0x1dfd590, L_0x1dfd270, C4<0>, C4<0>;
L_0x1dfd680 .delay (20000,20000,20000) L_0x1dfd680/d;
L_0x1dfd820/d .functor NOT 1, L_0x1dfd680, C4<0>, C4<0>, C4<0>;
L_0x1dfd820 .delay (10000,10000,10000) L_0x1dfd820/d;
v0x1379120_0 .net "and_in0ncom", 0 0, L_0x1dfd590; 1 drivers
v0x13791a0_0 .net "and_in1com", 0 0, L_0x1dfd270; 1 drivers
v0x13788d0_0 .alias "in0", 0 0, v0x1357550_0;
v0x1378950_0 .alias "in1", 0 0, v0x13577f0_0;
v0x1787620_0 .net "nand_in0ncom", 0 0, L_0x1dfd440; 1 drivers
v0x17876a0_0 .net "nand_in1com", 0 0, L_0x1dfd190; 1 drivers
v0x1637350_0 .net "ncom", 0 0, L_0x1dfd380; 1 drivers
v0x16373d0_0 .net "nor_wire", 0 0, L_0x1dfd680; 1 drivers
v0x1357f70_0 .alias "result", 0 0, v0x14cae10_0;
v0x1357ff0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x137fd30 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1755a00;
 .timescale -9 -12;
L_0x1dfd950/d .functor NOR 1, L_0x1df52f0, L_0x1df5390, C4<0>, C4<0>;
L_0x1dfd950 .delay (20000,20000,20000) L_0x1dfd950/d;
L_0x1dfdaa0/d .functor NOT 1, L_0x1dfd950, C4<0>, C4<0>, C4<0>;
L_0x1dfdaa0 .delay (10000,10000,10000) L_0x1dfdaa0/d;
v0x137c300_0 .alias "a", 0 0, v0xd92710_0;
v0x137c380_0 .alias "b", 0 0, v0x14d8080_0;
v0x137b260_0 .net "nor_ab", 0 0, L_0x1dfd950; 1 drivers
v0x137b2e0_0 .net "or_ab", 0 0, L_0x1dfdaa0; 1 drivers
v0x137aa10_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x137aa90_0 .alias "result", 0 0, v0x14d4490_0;
S_0x137f4e0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x137fd30;
 .timescale -9 -12;
L_0x1dfdbd0/d .functor NAND 1, L_0x1dfdaa0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1dfdbd0 .delay (20000,20000,20000) L_0x1dfdbd0/d;
L_0x1dfdcb0/d .functor NOT 1, L_0x1dfdbd0, C4<0>, C4<0>, C4<0>;
L_0x1dfdcb0 .delay (10000,10000,10000) L_0x1dfdcb0/d;
L_0x1dfddc0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1dfddc0 .delay (10000,10000,10000) L_0x1dfddc0/d;
L_0x1dfde80/d .functor NAND 1, L_0x1dfd950, L_0x1dfddc0, C4<1>, C4<1>;
L_0x1dfde80 .delay (20000,20000,20000) L_0x1dfde80/d;
L_0x1dfdfd0/d .functor NOT 1, L_0x1dfde80, C4<0>, C4<0>, C4<0>;
L_0x1dfdfd0 .delay (10000,10000,10000) L_0x1dfdfd0/d;
L_0x1dfe0c0/d .functor NOR 1, L_0x1dfdfd0, L_0x1dfdcb0, C4<0>, C4<0>;
L_0x1dfe0c0 .delay (20000,20000,20000) L_0x1dfe0c0/d;
L_0x1dfe260/d .functor NOT 1, L_0x1dfe0c0, C4<0>, C4<0>, C4<0>;
L_0x1dfe260 .delay (10000,10000,10000) L_0x1dfe260/d;
v0x137ec90_0 .net "and_in0ncom", 0 0, L_0x1dfdfd0; 1 drivers
v0x137ed10_0 .net "and_in1com", 0 0, L_0x1dfdcb0; 1 drivers
v0x137e440_0 .alias "in0", 0 0, v0x137b260_0;
v0x137e4c0_0 .alias "in1", 0 0, v0x137b2e0_0;
v0x137dbf0_0 .net "nand_in0ncom", 0 0, L_0x1dfde80; 1 drivers
v0x137dc70_0 .net "nand_in1com", 0 0, L_0x1dfdbd0; 1 drivers
v0x137d3a0_0 .net "ncom", 0 0, L_0x1dfddc0; 1 drivers
v0x137d420_0 .net "nor_wire", 0 0, L_0x1dfe0c0; 1 drivers
v0x137cb50_0 .alias "result", 0 0, v0x14d4490_0;
v0x137cbd0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x175fba0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1755a00;
 .timescale -9 -12;
v0x1382ee0_0 .alias "in0", 0 0, v0x14cb5c0_0;
v0x1382f60_0 .alias "in1", 0 0, v0x13a51b0_0;
v0x1382690_0 .alias "in2", 0 0, v0x14cae10_0;
v0x1382710_0 .alias "in3", 0 0, v0x14d4490_0;
v0x1381e40_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1381ec0_0 .alias "result", 0 0, v0x14d4f70_0;
v0x13815f0_0 .net "sel0", 0 0, L_0x1e00380; 1 drivers
v0x1381670_0 .net "sel1", 0 0, L_0x1e00440; 1 drivers
v0x1380da0_0 .net "sel2", 0 0, L_0x1e00570; 1 drivers
v0x1380e20_0 .net "w0", 0 0, L_0x1dfea20; 1 drivers
v0x137bab0_0 .net "w1", 0 0, L_0x1dff1a0; 1 drivers
v0x137bb30_0 .net "w2", 0 0, L_0x1dff9f0; 1 drivers
S_0x13860c0 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x175fba0;
 .timescale -9 -12;
L_0x1dfe390/d .functor NAND 1, L_0x1dfcdc0, L_0x1e00380, C4<1>, C4<1>;
L_0x1dfe390 .delay (20000,20000,20000) L_0x1dfe390/d;
L_0x1dfe470/d .functor NOT 1, L_0x1dfe390, C4<0>, C4<0>, C4<0>;
L_0x1dfe470 .delay (10000,10000,10000) L_0x1dfe470/d;
L_0x1dfe580/d .functor NOT 1, L_0x1e00380, C4<0>, C4<0>, C4<0>;
L_0x1dfe580 .delay (10000,10000,10000) L_0x1dfe580/d;
L_0x1dfe6d0/d .functor NAND 1, L_0x1dfc140, L_0x1dfe580, C4<1>, C4<1>;
L_0x1dfe6d0 .delay (20000,20000,20000) L_0x1dfe6d0/d;
L_0x1dfe790/d .functor NOT 1, L_0x1dfe6d0, C4<0>, C4<0>, C4<0>;
L_0x1dfe790 .delay (10000,10000,10000) L_0x1dfe790/d;
L_0x1dfe880/d .functor NOR 1, L_0x1dfe790, L_0x1dfe470, C4<0>, C4<0>;
L_0x1dfe880 .delay (20000,20000,20000) L_0x1dfe880/d;
L_0x1dfea20/d .functor NOT 1, L_0x1dfe880, C4<0>, C4<0>, C4<0>;
L_0x1dfea20 .delay (10000,10000,10000) L_0x1dfea20/d;
v0x1385870_0 .net "and_in0ncom", 0 0, L_0x1dfe790; 1 drivers
v0x13858f0_0 .net "and_in1com", 0 0, L_0x1dfe470; 1 drivers
v0x1385020_0 .alias "in0", 0 0, v0x14cb5c0_0;
v0x13850a0_0 .alias "in1", 0 0, v0x13a51b0_0;
v0x13847d0_0 .net "nand_in0ncom", 0 0, L_0x1dfe6d0; 1 drivers
v0x1384850_0 .net "nand_in1com", 0 0, L_0x1dfe390; 1 drivers
v0x1383f80_0 .net "ncom", 0 0, L_0x1dfe580; 1 drivers
v0x1384000_0 .net "nor_wire", 0 0, L_0x1dfe880; 1 drivers
v0x1383730_0 .alias "result", 0 0, v0x1380e20_0;
v0x13837b0_0 .alias "sel0", 0 0, v0x13815f0_0;
S_0x1202570 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x175fba0;
 .timescale -9 -12;
L_0x1dfeb50/d .functor NAND 1, L_0x1dfe260, L_0x1e00380, C4<1>, C4<1>;
L_0x1dfeb50 .delay (20000,20000,20000) L_0x1dfeb50/d;
L_0x1dfec30/d .functor NOT 1, L_0x1dfeb50, C4<0>, C4<0>, C4<0>;
L_0x1dfec30 .delay (10000,10000,10000) L_0x1dfec30/d;
L_0x1dfed40/d .functor NOT 1, L_0x1e00380, C4<0>, C4<0>, C4<0>;
L_0x1dfed40 .delay (10000,10000,10000) L_0x1dfed40/d;
L_0x1dfee00/d .functor NAND 1, L_0x1dfd820, L_0x1dfed40, C4<1>, C4<1>;
L_0x1dfee00 .delay (20000,20000,20000) L_0x1dfee00/d;
L_0x1dfef10/d .functor NOT 1, L_0x1dfee00, C4<0>, C4<0>, C4<0>;
L_0x1dfef10 .delay (10000,10000,10000) L_0x1dfef10/d;
L_0x1dff000/d .functor NOR 1, L_0x1dfef10, L_0x1dfec30, C4<0>, C4<0>;
L_0x1dff000 .delay (20000,20000,20000) L_0x1dff000/d;
L_0x1dff1a0/d .functor NOT 1, L_0x1dff000, C4<0>, C4<0>, C4<0>;
L_0x1dff1a0 .delay (10000,10000,10000) L_0x1dff1a0/d;
v0x12022b0_0 .net "and_in0ncom", 0 0, L_0x1dfef10; 1 drivers
v0x1202330_0 .net "and_in1com", 0 0, L_0x1dfec30; 1 drivers
v0x120c530_0 .alias "in0", 0 0, v0x14cae10_0;
v0x120c5b0_0 .alias "in1", 0 0, v0x14d4490_0;
v0x120c2d0_0 .net "nand_in0ncom", 0 0, L_0x1dfee00; 1 drivers
v0x120c350_0 .net "nand_in1com", 0 0, L_0x1dfeb50; 1 drivers
v0x120c040_0 .net "ncom", 0 0, L_0x1dfed40; 1 drivers
v0x120c0c0_0 .net "nor_wire", 0 0, L_0x1dff000; 1 drivers
v0x1399410_0 .alias "result", 0 0, v0x137bab0_0;
v0x1399490_0 .alias "sel0", 0 0, v0x13815f0_0;
S_0x1221d70 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x175fba0;
 .timescale -9 -12;
L_0x1dff2d0/d .functor NAND 1, L_0x1dff1a0, L_0x1e00440, C4<1>, C4<1>;
L_0x1dff2d0 .delay (20000,20000,20000) L_0x1dff2d0/d;
L_0x1dff440/d .functor NOT 1, L_0x1dff2d0, C4<0>, C4<0>, C4<0>;
L_0x1dff440 .delay (10000,10000,10000) L_0x1dff440/d;
L_0x1dff550/d .functor NOT 1, L_0x1e00440, C4<0>, C4<0>, C4<0>;
L_0x1dff550 .delay (10000,10000,10000) L_0x1dff550/d;
L_0x1dff610/d .functor NAND 1, L_0x1dfea20, L_0x1dff550, C4<1>, C4<1>;
L_0x1dff610 .delay (20000,20000,20000) L_0x1dff610/d;
L_0x1dff760/d .functor NOT 1, L_0x1dff610, C4<0>, C4<0>, C4<0>;
L_0x1dff760 .delay (10000,10000,10000) L_0x1dff760/d;
L_0x1dff850/d .functor NOR 1, L_0x1dff760, L_0x1dff440, C4<0>, C4<0>;
L_0x1dff850 .delay (20000,20000,20000) L_0x1dff850/d;
L_0x1dff9f0/d .functor NOT 1, L_0x1dff850, C4<0>, C4<0>, C4<0>;
L_0x1dff9f0 .delay (10000,10000,10000) L_0x1dff9f0/d;
v0x1221210_0 .net "and_in0ncom", 0 0, L_0x1dff760; 1 drivers
v0x1221290_0 .net "and_in1com", 0 0, L_0x1dff440; 1 drivers
v0x1220fc0_0 .alias "in0", 0 0, v0x1380e20_0;
v0x1221040_0 .alias "in1", 0 0, v0x137bab0_0;
v0x1220d40_0 .net "nand_in0ncom", 0 0, L_0x1dff610; 1 drivers
v0x1220dc0_0 .net "nand_in1com", 0 0, L_0x1dff2d0; 1 drivers
v0x12178d0_0 .net "ncom", 0 0, L_0x1dff550; 1 drivers
v0x1217950_0 .net "nor_wire", 0 0, L_0x1dff850; 1 drivers
v0x1217650_0 .alias "result", 0 0, v0x137bb30_0;
v0x12176d0_0 .alias "sel0", 0 0, v0x1381670_0;
S_0x175f940 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x175fba0;
 .timescale -9 -12;
L_0x1dffb20/d .functor NAND 1, C4<0>, L_0x1e00570, C4<1>, C4<1>;
L_0x1dffb20 .delay (20000,20000,20000) L_0x1dffb20/d;
L_0x1dffca0/d .functor NOT 1, L_0x1dffb20, C4<0>, C4<0>, C4<0>;
L_0x1dffca0 .delay (10000,10000,10000) L_0x1dffca0/d;
L_0x1dffdb0/d .functor NOT 1, L_0x1e00570, C4<0>, C4<0>, C4<0>;
L_0x1dffdb0 .delay (10000,10000,10000) L_0x1dffdb0/d;
L_0x1dffe70/d .functor NAND 1, L_0x1dff9f0, L_0x1dffdb0, C4<1>, C4<1>;
L_0x1dffe70 .delay (20000,20000,20000) L_0x1dffe70/d;
L_0x1dfffc0/d .functor NOT 1, L_0x1dffe70, C4<0>, C4<0>, C4<0>;
L_0x1dfffc0 .delay (10000,10000,10000) L_0x1dfffc0/d;
L_0x1e000b0/d .functor NOR 1, L_0x1dfffc0, L_0x1dffca0, C4<0>, C4<0>;
L_0x1e000b0 .delay (20000,20000,20000) L_0x1e000b0/d;
L_0x1e00250/d .functor NOT 1, L_0x1e000b0, C4<0>, C4<0>, C4<0>;
L_0x1e00250 .delay (10000,10000,10000) L_0x1e00250/d;
v0x175f6b0_0 .net "and_in0ncom", 0 0, L_0x1dfffc0; 1 drivers
v0x175f730_0 .net "and_in1com", 0 0, L_0x1dffca0; 1 drivers
v0x1227310_0 .alias "in0", 0 0, v0x137bb30_0;
v0x1227390_0 .alias "in1", 0 0, v0x1381e40_0;
v0x1226c60_0 .net "nand_in0ncom", 0 0, L_0x1dffe70; 1 drivers
v0x1226ce0_0 .net "nand_in1com", 0 0, L_0x1dffb20; 1 drivers
v0x1225d60_0 .net "ncom", 0 0, L_0x1dffdb0; 1 drivers
v0x1225de0_0 .net "nor_wire", 0 0, L_0x1e000b0; 1 drivers
v0x1224290_0 .alias "result", 0 0, v0x14d4f70_0;
v0x1224310_0 .alias "sel0", 0 0, v0x1380da0_0;
S_0x15e6420 .scope generate, "ALU32[29]" "ALU32[29]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x1244db8 .param/l "i" 2 105, +C4<011101>;
S_0x15e6190 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x15e6420;
 .timescale -9 -12;
L_0x1df54d0/d .functor NOT 1, L_0x1e00b90, C4<0>, C4<0>, C4<0>;
L_0x1df54d0 .delay (10000,10000,10000) L_0x1df54d0/d;
v0x172ed90_0 .net "carryin", 0 0, L_0x1e00c30; 1 drivers
v0x172ea80_0 .net "carryout", 0 0, L_0x1e02260; 1 drivers
v0x172eb00_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x1738ad0_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x1738b50_0 .net "notB", 0 0, L_0x1df54d0; 1 drivers
v0x1738870_0 .net "operandA", 0 0, L_0x1da94e0; 1 drivers
v0x17388f0_0 .net "operandB", 0 0, L_0x1e00b90; 1 drivers
v0x1738670_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1742780_0 .net "result", 0 0, L_0x1e05d50; 1 drivers
v0x1742520_0 .net "trueB", 0 0, L_0x1e01180; 1 drivers
v0x17425a0_0 .net "wAddSub", 0 0, L_0x1e01bb0; 1 drivers
v0x1742320_0 .net "wNandAnd", 0 0, L_0x1e03320; 1 drivers
v0x174bf20_0 .net "wNorOr", 0 0, L_0x1e03d60; 1 drivers
v0x1755ef0_0 .net "wXor", 0 0, L_0x1e028c0; 1 drivers
L_0x1e05e80 .part v0x181c250_0, 0, 1;
L_0x1e05f40 .part v0x181c250_0, 1, 1;
L_0x1e06070 .part v0x181c250_0, 2, 1;
S_0x17115c0 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x15e6190;
 .timescale -9 -12;
L_0x1dfaf80/d .functor NAND 1, L_0x1df54d0, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1dfaf80 .delay (20000,20000,20000) L_0x1dfaf80/d;
L_0x1dfb060/d .functor NOT 1, L_0x1dfaf80, C4<0>, C4<0>, C4<0>;
L_0x1dfb060 .delay (10000,10000,10000) L_0x1dfb060/d;
L_0x1dfb120/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1dfb120 .delay (10000,10000,10000) L_0x1dfb120/d;
L_0x1dfb1e0/d .functor NAND 1, L_0x1e00b90, L_0x1dfb120, C4<1>, C4<1>;
L_0x1dfb1e0 .delay (20000,20000,20000) L_0x1dfb1e0/d;
L_0x1dfb2a0/d .functor NOT 1, L_0x1dfb1e0, C4<0>, C4<0>, C4<0>;
L_0x1dfb2a0 .delay (10000,10000,10000) L_0x1dfb2a0/d;
L_0x1e01000/d .functor NOR 1, L_0x1dfb2a0, L_0x1dfb060, C4<0>, C4<0>;
L_0x1e01000 .delay (20000,20000,20000) L_0x1e01000/d;
L_0x1e01180/d .functor NOT 1, L_0x1e01000, C4<0>, C4<0>, C4<0>;
L_0x1e01180 .delay (10000,10000,10000) L_0x1e01180/d;
v0x171b6a0_0 .net "and_in0ncom", 0 0, L_0x1dfb2a0; 1 drivers
v0x171b720_0 .net "and_in1com", 0 0, L_0x1dfb060; 1 drivers
v0x171b440_0 .alias "in0", 0 0, v0x17388f0_0;
v0x171b4c0_0 .alias "in1", 0 0, v0x1738b50_0;
v0x171b1b0_0 .net "nand_in0ncom", 0 0, L_0x1dfb1e0; 1 drivers
v0x171b230_0 .net "nand_in1com", 0 0, L_0x1dfaf80; 1 drivers
v0x1725110_0 .net "ncom", 0 0, L_0x1dfb120; 1 drivers
v0x1725190_0 .net "nor_wire", 0 0, L_0x1e01000; 1 drivers
v0x1724e80_0 .alias "result", 0 0, v0x1742520_0;
v0x172ed10_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x16d6f70 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x15e6190;
 .timescale -9 -12;
L_0x1e01cc0/d .functor NAND 1, L_0x1da94e0, L_0x1e01180, C4<1>, C4<1>;
L_0x1e01cc0 .delay (20000,20000,20000) L_0x1e01cc0/d;
L_0x1e01e50/d .functor NOT 1, L_0x1e01cc0, C4<0>, C4<0>, C4<0>;
L_0x1e01e50 .delay (10000,10000,10000) L_0x1e01e50/d;
L_0x1e01f40/d .functor NAND 1, L_0x1e00c30, L_0x1e01620, C4<1>, C4<1>;
L_0x1e01f40 .delay (20000,20000,20000) L_0x1e01f40/d;
L_0x1e01fe0/d .functor NOT 1, L_0x1e01f40, C4<0>, C4<0>, C4<0>;
L_0x1e01fe0 .delay (10000,10000,10000) L_0x1e01fe0/d;
L_0x1e020f0/d .functor NOR 1, L_0x1e01fe0, L_0x1e01e50, C4<0>, C4<0>;
L_0x1e020f0 .delay (20000,20000,20000) L_0x1e020f0/d;
L_0x1e02260/d .functor NOT 1, L_0x1e020f0, C4<0>, C4<0>, C4<0>;
L_0x1e02260 .delay (10000,10000,10000) L_0x1e02260/d;
v0x16fe230_0 .alias "a", 0 0, v0x1738870_0;
v0x16fdfd0_0 .net "and_ab", 0 0, L_0x1e01e50; 1 drivers
v0x16fe050_0 .net "and_xor_ab_c", 0 0, L_0x1e01fe0; 1 drivers
v0x16fdd40_0 .alias "b", 0 0, v0x1742520_0;
v0x16fddc0_0 .alias "carryin", 0 0, v0x172ed90_0;
v0x1707c50_0 .alias "carryout", 0 0, v0x172ea80_0;
v0x1707cd0_0 .net "nand_ab", 0 0, L_0x1e01cc0; 1 drivers
v0x17079c0_0 .net "nand_xor_ab_c", 0 0, L_0x1e01f40; 1 drivers
v0x1707a40_0 .net "nco", 0 0, L_0x1e020f0; 1 drivers
v0x1711850_0 .alias "sum", 0 0, v0x17425a0_0;
v0x17118d0_0 .net "xor_ab", 0 0, L_0x1e01620; 1 drivers
S_0x16ea5b0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x16d6f70;
 .timescale -9 -12;
L_0x1e012b0/d .functor NAND 1, L_0x1da94e0, L_0x1e01180, C4<1>, C4<1>;
L_0x1e012b0 .delay (20000,20000,20000) L_0x1e012b0/d;
L_0x1e01350/d .functor NOR 1, L_0x1da94e0, L_0x1e01180, C4<0>, C4<0>;
L_0x1e01350 .delay (20000,20000,20000) L_0x1e01350/d;
L_0x1e013f0/d .functor NOT 1, L_0x1e01350, C4<0>, C4<0>, C4<0>;
L_0x1e013f0 .delay (10000,10000,10000) L_0x1e013f0/d;
L_0x1e014e0/d .functor NAND 1, L_0x1e013f0, L_0x1e012b0, C4<1>, C4<1>;
L_0x1e014e0 .delay (20000,20000,20000) L_0x1e014e0/d;
L_0x1e01620/d .functor NOT 1, L_0x1e014e0, C4<0>, C4<0>, C4<0>;
L_0x1e01620 .delay (10000,10000,10000) L_0x1e01620/d;
v0x16ea8c0_0 .alias "a", 0 0, v0x1738870_0;
v0x16f4580_0 .alias "b", 0 0, v0x1742520_0;
v0x16f4600_0 .net "nand_ab", 0 0, L_0x1e012b0; 1 drivers
v0x16f4320_0 .net "nor_ab", 0 0, L_0x1e01350; 1 drivers
v0x16f43a0_0 .net "nxor_ab", 0 0, L_0x1e014e0; 1 drivers
v0x16f4090_0 .net "or_ab", 0 0, L_0x1e013f0; 1 drivers
v0x16f4110_0 .alias "result", 0 0, v0x17118d0_0;
S_0x16d6ce0 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x16d6f70;
 .timescale -9 -12;
L_0x1e01730/d .functor NAND 1, L_0x1e01620, L_0x1e00c30, C4<1>, C4<1>;
L_0x1e01730 .delay (20000,20000,20000) L_0x1e01730/d;
L_0x1e018a0/d .functor NOR 1, L_0x1e01620, L_0x1e00c30, C4<0>, C4<0>;
L_0x1e018a0 .delay (20000,20000,20000) L_0x1e018a0/d;
L_0x1387190/d .functor NOT 1, L_0x1e018a0, C4<0>, C4<0>, C4<0>;
L_0x1387190 .delay (10000,10000,10000) L_0x1387190/d;
L_0x1e01a50/d .functor NAND 1, L_0x1387190, L_0x1e01730, C4<1>, C4<1>;
L_0x1e01a50 .delay (20000,20000,20000) L_0x1e01a50/d;
L_0x1e01bb0/d .functor NOT 1, L_0x1e01a50, C4<0>, C4<0>, C4<0>;
L_0x1e01bb0 .delay (10000,10000,10000) L_0x1e01bb0/d;
v0x16e0e80_0 .alias "a", 0 0, v0x17118d0_0;
v0x16e0f00_0 .alias "b", 0 0, v0x172ed90_0;
v0x16e0c20_0 .net "nand_ab", 0 0, L_0x1e01730; 1 drivers
v0x16e0ca0_0 .net "nor_ab", 0 0, L_0x1e018a0; 1 drivers
v0x16e0990_0 .net "nxor_ab", 0 0, L_0x1e01a50; 1 drivers
v0x16e0a10_0 .net "or_ab", 0 0, L_0x1387190; 1 drivers
v0x16ea840_0 .alias "result", 0 0, v0x17425a0_0;
S_0x16c3830 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x15e6190;
 .timescale -9 -12;
L_0x1e02420/d .functor NAND 1, L_0x1da94e0, L_0x1e00b90, C4<1>, C4<1>;
L_0x1e02420 .delay (20000,20000,20000) L_0x1e02420/d;
L_0x1e02500/d .functor NOR 1, L_0x1da94e0, L_0x1e00b90, C4<0>, C4<0>;
L_0x1e02500 .delay (20000,20000,20000) L_0x1e02500/d;
L_0x1e02690/d .functor NOT 1, L_0x1e02500, C4<0>, C4<0>, C4<0>;
L_0x1e02690 .delay (10000,10000,10000) L_0x1e02690/d;
L_0x1e02780/d .functor NAND 1, L_0x1e02690, L_0x1e02420, C4<1>, C4<1>;
L_0x1e02780 .delay (20000,20000,20000) L_0x1e02780/d;
L_0x1e028c0/d .functor NOT 1, L_0x1e02780, C4<0>, C4<0>, C4<0>;
L_0x1e028c0 .delay (10000,10000,10000) L_0x1e028c0/d;
v0x16c35a0_0 .alias "a", 0 0, v0x1738870_0;
v0x16c3620_0 .alias "b", 0 0, v0x17388f0_0;
v0x16cd430_0 .net "nand_ab", 0 0, L_0x1e02420; 1 drivers
v0x16cd4b0_0 .net "nor_ab", 0 0, L_0x1e02500; 1 drivers
v0x16cd1a0_0 .net "nxor_ab", 0 0, L_0x1e02780; 1 drivers
v0x16cd220_0 .net "or_ab", 0 0, L_0x1e02690; 1 drivers
v0x16d71d0_0 .alias "result", 0 0, v0x1755ef0_0;
S_0x169c960 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x15e6190;
 .timescale -9 -12;
L_0x1e02a10/d .functor NAND 1, L_0x1da94e0, L_0x1e00b90, C4<1>, C4<1>;
L_0x1e02a10 .delay (20000,20000,20000) L_0x1e02a10/d;
L_0x1e02b60/d .functor NOT 1, L_0x1e02a10, C4<0>, C4<0>, C4<0>;
L_0x1e02b60 .delay (10000,10000,10000) L_0x1e02b60/d;
v0x16afd50_0 .alias "a", 0 0, v0x1738870_0;
v0x16b9da0_0 .net "and_ab", 0 0, L_0x1e02b60; 1 drivers
v0x16b9e20_0 .alias "b", 0 0, v0x17388f0_0;
v0x16b9b40_0 .net "nand_ab", 0 0, L_0x1e02a10; 1 drivers
v0x16b9bc0_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x15d2de0_0 .alias "result", 0 0, v0x1742320_0;
S_0x169c700 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x169c960;
 .timescale -9 -12;
L_0x1e02c90/d .functor NAND 1, L_0x1e02b60, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1e02c90 .delay (20000,20000,20000) L_0x1e02c90/d;
L_0x1e02d70/d .functor NOT 1, L_0x1e02c90, C4<0>, C4<0>, C4<0>;
L_0x1e02d70 .delay (10000,10000,10000) L_0x1e02d70/d;
L_0x1e02e80/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1e02e80 .delay (10000,10000,10000) L_0x1e02e80/d;
L_0x1e02f40/d .functor NAND 1, L_0x1e02a10, L_0x1e02e80, C4<1>, C4<1>;
L_0x1e02f40 .delay (20000,20000,20000) L_0x1e02f40/d;
L_0x1e03090/d .functor NOT 1, L_0x1e02f40, C4<0>, C4<0>, C4<0>;
L_0x1e03090 .delay (10000,10000,10000) L_0x1e03090/d;
L_0x1e03180/d .functor NOR 1, L_0x1e03090, L_0x1e02d70, C4<0>, C4<0>;
L_0x1e03180 .delay (20000,20000,20000) L_0x1e03180/d;
L_0x1e03320/d .functor NOT 1, L_0x1e03180, C4<0>, C4<0>, C4<0>;
L_0x1e03320 .delay (10000,10000,10000) L_0x1e03320/d;
v0x1691ab0_0 .net "and_in0ncom", 0 0, L_0x1e03090; 1 drivers
v0x169c470_0 .net "and_in1com", 0 0, L_0x1e02d70; 1 drivers
v0x169c4f0_0 .alias "in0", 0 0, v0x16b9b40_0;
v0x16a6360_0 .alias "in1", 0 0, v0x16b9da0_0;
v0x16a63e0_0 .net "nand_in0ncom", 0 0, L_0x1e02f40; 1 drivers
v0x16a60d0_0 .net "nand_in1com", 0 0, L_0x1e02c90; 1 drivers
v0x16a6150_0 .net "ncom", 0 0, L_0x1e02e80; 1 drivers
v0x16aff60_0 .net "nor_wire", 0 0, L_0x1e03180; 1 drivers
v0x16affe0_0 .alias "result", 0 0, v0x1742320_0;
v0x16afcd0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x1675830 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x15e6190;
 .timescale -9 -12;
L_0x1e03450/d .functor NOR 1, L_0x1da94e0, L_0x1e00b90, C4<0>, C4<0>;
L_0x1e03450 .delay (20000,20000,20000) L_0x1e03450/d;
L_0x1e035a0/d .functor NOT 1, L_0x1e03450, C4<0>, C4<0>, C4<0>;
L_0x1e035a0 .delay (10000,10000,10000) L_0x1e035a0/d;
v0x1688d20_0 .alias "a", 0 0, v0x1738870_0;
v0x1692c80_0 .alias "b", 0 0, v0x17388f0_0;
v0x1692d00_0 .net "nor_ab", 0 0, L_0x1e03450; 1 drivers
v0x1691c90_0 .net "or_ab", 0 0, L_0x1e035a0; 1 drivers
v0x1691d10_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1691a30_0 .alias "result", 0 0, v0x174bf20_0;
S_0x16755d0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x1675830;
 .timescale -9 -12;
L_0x1e036d0/d .functor NAND 1, L_0x1e035a0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1e036d0 .delay (20000,20000,20000) L_0x1e036d0/d;
L_0x1e037b0/d .functor NOT 1, L_0x1e036d0, C4<0>, C4<0>, C4<0>;
L_0x1e037b0 .delay (10000,10000,10000) L_0x1e037b0/d;
L_0x1e038c0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1e038c0 .delay (10000,10000,10000) L_0x1e038c0/d;
L_0x1e03980/d .functor NAND 1, L_0x1e03450, L_0x1e038c0, C4<1>, C4<1>;
L_0x1e03980 .delay (20000,20000,20000) L_0x1e03980/d;
L_0x1e03ad0/d .functor NOT 1, L_0x1e03980, C4<0>, C4<0>, C4<0>;
L_0x1e03ad0 .delay (10000,10000,10000) L_0x1e03ad0/d;
L_0x1e03bc0/d .functor NOR 1, L_0x1e03ad0, L_0x1e037b0, C4<0>, C4<0>;
L_0x1e03bc0 .delay (20000,20000,20000) L_0x1e03bc0/d;
L_0x1e03d60/d .functor NOT 1, L_0x1e03bc0, C4<0>, C4<0>, C4<0>;
L_0x1e03d60 .delay (10000,10000,10000) L_0x1e03d60/d;
v0x1675340_0 .net "and_in0ncom", 0 0, L_0x1e03ad0; 1 drivers
v0x16753c0_0 .net "and_in1com", 0 0, L_0x1e037b0; 1 drivers
v0x167f4e0_0 .alias "in0", 0 0, v0x1692d00_0;
v0x167f560_0 .alias "in1", 0 0, v0x1691c90_0;
v0x167f280_0 .net "nand_in0ncom", 0 0, L_0x1e03980; 1 drivers
v0x167f300_0 .net "nand_in1com", 0 0, L_0x1e036d0; 1 drivers
v0x167eff0_0 .net "ncom", 0 0, L_0x1e038c0; 1 drivers
v0x167f070_0 .net "nor_wire", 0 0, L_0x1e03bc0; 1 drivers
v0x1688f30_0 .alias "result", 0 0, v0x174bf20_0;
v0x1688ca0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x15f01c0 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x15e6190;
 .timescale -9 -12;
v0x16583e0_0 .alias "in0", 0 0, v0x17425a0_0;
v0x1658460_0 .alias "in1", 0 0, v0x1755ef0_0;
v0x16581d0_0 .alias "in2", 0 0, v0x1742320_0;
v0x1658250_0 .alias "in3", 0 0, v0x174bf20_0;
v0x1657f40_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x1657fc0_0 .alias "result", 0 0, v0x1742780_0;
v0x1661e80_0 .net "sel0", 0 0, L_0x1e05e80; 1 drivers
v0x1661f00_0 .net "sel1", 0 0, L_0x1e05f40; 1 drivers
v0x1661bf0_0 .net "sel2", 0 0, L_0x1e06070; 1 drivers
v0x1661c70_0 .net "w0", 0 0, L_0x1e04520; 1 drivers
v0x166ba80_0 .net "w1", 0 0, L_0x1e04ca0; 1 drivers
v0x166bb00_0 .net "w2", 0 0, L_0x1e054f0; 1 drivers
S_0x176af90 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x15f01c0;
 .timescale -9 -12;
L_0x1e03e90/d .functor NAND 1, L_0x1e028c0, L_0x1e05e80, C4<1>, C4<1>;
L_0x1e03e90 .delay (20000,20000,20000) L_0x1e03e90/d;
L_0x1e03f70/d .functor NOT 1, L_0x1e03e90, C4<0>, C4<0>, C4<0>;
L_0x1e03f70 .delay (10000,10000,10000) L_0x1e03f70/d;
L_0x1e04080/d .functor NOT 1, L_0x1e05e80, C4<0>, C4<0>, C4<0>;
L_0x1e04080 .delay (10000,10000,10000) L_0x1e04080/d;
L_0x1e041d0/d .functor NAND 1, L_0x1e01bb0, L_0x1e04080, C4<1>, C4<1>;
L_0x1e041d0 .delay (20000,20000,20000) L_0x1e041d0/d;
L_0x1e04290/d .functor NOT 1, L_0x1e041d0, C4<0>, C4<0>, C4<0>;
L_0x1e04290 .delay (10000,10000,10000) L_0x1e04290/d;
L_0x1e04380/d .functor NOR 1, L_0x1e04290, L_0x1e03f70, C4<0>, C4<0>;
L_0x1e04380 .delay (20000,20000,20000) L_0x1e04380/d;
L_0x1e04520/d .functor NOT 1, L_0x1e04380, C4<0>, C4<0>, C4<0>;
L_0x1e04520 .delay (10000,10000,10000) L_0x1e04520/d;
v0x176ad10_0 .net "and_in0ncom", 0 0, L_0x1e04290; 1 drivers
v0x176ad90_0 .net "and_in1com", 0 0, L_0x1e03f70; 1 drivers
v0x1773bb0_0 .alias "in0", 0 0, v0x17425a0_0;
v0x1773c30_0 .alias "in1", 0 0, v0x1755ef0_0;
v0x1644680_0 .net "nand_in0ncom", 0 0, L_0x1e041d0; 1 drivers
v0x1644700_0 .net "nand_in1com", 0 0, L_0x1e03e90; 1 drivers
v0x164e620_0 .net "ncom", 0 0, L_0x1e04080; 1 drivers
v0x164e6a0_0 .net "nor_wire", 0 0, L_0x1e04380; 1 drivers
v0x164e390_0 .alias "result", 0 0, v0x1661c70_0;
v0x164e410_0 .alias "sel0", 0 0, v0x1661e80_0;
S_0x163a4b0 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x15f01c0;
 .timescale -9 -12;
L_0x1e04650/d .functor NAND 1, L_0x1e03d60, L_0x1e05e80, C4<1>, C4<1>;
L_0x1e04650 .delay (20000,20000,20000) L_0x1e04650/d;
L_0x1e04730/d .functor NOT 1, L_0x1e04650, C4<0>, C4<0>, C4<0>;
L_0x1e04730 .delay (10000,10000,10000) L_0x1e04730/d;
L_0x1e04840/d .functor NOT 1, L_0x1e05e80, C4<0>, C4<0>, C4<0>;
L_0x1e04840 .delay (10000,10000,10000) L_0x1e04840/d;
L_0x1e04900/d .functor NAND 1, L_0x1e03320, L_0x1e04840, C4<1>, C4<1>;
L_0x1e04900 .delay (20000,20000,20000) L_0x1e04900/d;
L_0x1e04a10/d .functor NOT 1, L_0x1e04900, C4<0>, C4<0>, C4<0>;
L_0x1e04a10 .delay (10000,10000,10000) L_0x1e04a10/d;
L_0x1e04b00/d .functor NOR 1, L_0x1e04a10, L_0x1e04730, C4<0>, C4<0>;
L_0x1e04b00 .delay (20000,20000,20000) L_0x1e04b00/d;
L_0x1e04ca0/d .functor NOT 1, L_0x1e04b00, C4<0>, C4<0>, C4<0>;
L_0x1e04ca0 .delay (10000,10000,10000) L_0x1e04ca0/d;
v0x1779400_0 .net "and_in0ncom", 0 0, L_0x1e04a10; 1 drivers
v0x1779480_0 .net "and_in1com", 0 0, L_0x1e04730; 1 drivers
v0x1777930_0 .alias "in0", 0 0, v0x1742320_0;
v0x17779b0_0 .alias "in1", 0 0, v0x174bf20_0;
v0x1775350_0 .net "nand_in0ncom", 0 0, L_0x1e04900; 1 drivers
v0x17753d0_0 .net "nand_in1com", 0 0, L_0x1e04650; 1 drivers
v0x17747a0_0 .net "ncom", 0 0, L_0x1e04840; 1 drivers
v0x1774820_0 .net "nor_wire", 0 0, L_0x1e04b00; 1 drivers
v0x17745a0_0 .alias "result", 0 0, v0x166ba80_0;
v0x1774620_0 .alias "sel0", 0 0, v0x1661e80_0;
S_0x160d4c0 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x15f01c0;
 .timescale -9 -12;
L_0x1e04dd0/d .functor NAND 1, L_0x1e04ca0, L_0x1e05f40, C4<1>, C4<1>;
L_0x1e04dd0 .delay (20000,20000,20000) L_0x1e04dd0/d;
L_0x1e04f40/d .functor NOT 1, L_0x1e04dd0, C4<0>, C4<0>, C4<0>;
L_0x1e04f40 .delay (10000,10000,10000) L_0x1e04f40/d;
L_0x1e05050/d .functor NOT 1, L_0x1e05f40, C4<0>, C4<0>, C4<0>;
L_0x1e05050 .delay (10000,10000,10000) L_0x1e05050/d;
L_0x1e05110/d .functor NAND 1, L_0x1e04520, L_0x1e05050, C4<1>, C4<1>;
L_0x1e05110 .delay (20000,20000,20000) L_0x1e05110/d;
L_0x1e05260/d .functor NOT 1, L_0x1e05110, C4<0>, C4<0>, C4<0>;
L_0x1e05260 .delay (10000,10000,10000) L_0x1e05260/d;
L_0x1e05350/d .functor NOR 1, L_0x1e05260, L_0x1e04f40, C4<0>, C4<0>;
L_0x1e05350 .delay (20000,20000,20000) L_0x1e05350/d;
L_0x1e054f0/d .functor NOT 1, L_0x1e05350, C4<0>, C4<0>, C4<0>;
L_0x1e054f0 .delay (10000,10000,10000) L_0x1e054f0/d;
v0x160d230_0 .net "and_in0ncom", 0 0, L_0x1e05260; 1 drivers
v0x160d2b0_0 .net "and_in1com", 0 0, L_0x1e04f40; 1 drivers
v0x16172d0_0 .alias "in0", 0 0, v0x1661c70_0;
v0x1617350_0 .alias "in1", 0 0, v0x166ba80_0;
v0x1617070_0 .net "nand_in0ncom", 0 0, L_0x1e05110; 1 drivers
v0x16170f0_0 .net "nand_in1com", 0 0, L_0x1e04dd0; 1 drivers
v0x1616de0_0 .net "ncom", 0 0, L_0x1e05050; 1 drivers
v0x1616e60_0 .net "nor_wire", 0 0, L_0x1e05350; 1 drivers
v0x1638940_0 .alias "result", 0 0, v0x166bb00_0;
v0x16389c0_0 .alias "sel0", 0 0, v0x1661f00_0;
S_0x15ef1d0 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x15f01c0;
 .timescale -9 -12;
L_0x1e05620/d .functor NAND 1, C4<0>, L_0x1e06070, C4<1>, C4<1>;
L_0x1e05620 .delay (20000,20000,20000) L_0x1e05620/d;
L_0x1e057a0/d .functor NOT 1, L_0x1e05620, C4<0>, C4<0>, C4<0>;
L_0x1e057a0 .delay (10000,10000,10000) L_0x1e057a0/d;
L_0x1e058b0/d .functor NOT 1, L_0x1e06070, C4<0>, C4<0>, C4<0>;
L_0x1e058b0 .delay (10000,10000,10000) L_0x1e058b0/d;
L_0x1e05970/d .functor NAND 1, L_0x1e054f0, L_0x1e058b0, C4<1>, C4<1>;
L_0x1e05970 .delay (20000,20000,20000) L_0x1e05970/d;
L_0x1e05ac0/d .functor NOT 1, L_0x1e05970, C4<0>, C4<0>, C4<0>;
L_0x1e05ac0 .delay (10000,10000,10000) L_0x1e05ac0/d;
L_0x1e05bb0/d .functor NOR 1, L_0x1e05ac0, L_0x1e057a0, C4<0>, C4<0>;
L_0x1e05bb0 .delay (20000,20000,20000) L_0x1e05bb0/d;
L_0x1e05d50/d .functor NOT 1, L_0x1e05bb0, C4<0>, C4<0>, C4<0>;
L_0x1e05d50 .delay (10000,10000,10000) L_0x1e05d50/d;
v0x15f9ea0_0 .net "and_in0ncom", 0 0, L_0x1e05ac0; 1 drivers
v0x15f9f20_0 .net "and_in1com", 0 0, L_0x1e057a0; 1 drivers
v0x15f9c40_0 .alias "in0", 0 0, v0x166bb00_0;
v0x15f9cc0_0 .alias "in1", 0 0, v0x1657f40_0;
v0x15f99b0_0 .net "nand_in0ncom", 0 0, L_0x1e05970; 1 drivers
v0x15f9a30_0 .net "nand_in1com", 0 0, L_0x1e05620; 1 drivers
v0x16038c0_0 .net "ncom", 0 0, L_0x1e058b0; 1 drivers
v0x1603940_0 .net "nor_wire", 0 0, L_0x1e05bb0; 1 drivers
v0x1603630_0 .alias "result", 0 0, v0x1742780_0;
v0x16036b0_0 .alias "sel0", 0 0, v0x1661bf0_0;
S_0x14722f0 .scope generate, "ALU32[30]" "ALU32[30]" 2 105, 2 105, S_0x1468250;
 .timescale -9 -12;
P_0x1454ab8 .param/l "i" 2 105, +C4<011110>;
S_0x1472090 .scope module, "_alu" "ALU_1bit" 2 106, 2 3, S_0x14722f0;
 .timescale -9 -12;
L_0x1e00cd0/d .functor NOT 1, L_0x1e00950, C4<0>, C4<0>, C4<0>;
L_0x1e00cd0 .delay (10000,10000,10000) L_0x1e00cd0/d;
v0x15bf3e0_0 .net "carryin", 0 0, L_0x1e009f0; 1 drivers
v0x15bf460_0 .net "carryout", 0 0, L_0x1e08790; 1 drivers
v0x15bf150_0 .alias "invertB", 0 0, v0x181dc20_0;
v0x15bf1d0_0 .alias "muxIndex", 2 0, v0x181dca0_0;
v0x15c8fe0_0 .net "notB", 0 0, L_0x1e00cd0; 1 drivers
v0x15c9060_0 .net "operandA", 0 0, L_0x1e008b0; 1 drivers
v0x15c8d50_0 .net "operandB", 0 0, L_0x1e00950; 1 drivers
v0x15d2d60_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x15d2b00_0 .net "result", 0 0, L_0x1e0c250; 1 drivers
v0x15d2b80_0 .net "trueB", 0 0, L_0x181b5b0; 1 drivers
v0x15d2870_0 .net "wAddSub", 0 0, L_0x1e080c0; 1 drivers
v0x15dca10_0 .net "wNandAnd", 0 0, L_0x1e09830; 1 drivers
v0x15dc840_0 .net "wNorOr", 0 0, L_0x1e0a270; 1 drivers
v0x15dc5b0_0 .net "wXor", 0 0, L_0x1e08dd0; 1 drivers
L_0x1e0c380 .part v0x181c250_0, 0, 1;
L_0x1e0c440 .part v0x181c250_0, 1, 1;
L_0x1e0c570 .part v0x181c250_0, 2, 1;
S_0x15a1c90 .scope module, "mux_invertB" "mux_1bit" 2 18, 3 2, S_0x1472090;
 .timescale -9 -12;
L_0x1e00d90/d .functor NAND 1, L_0x1e00cd0, v0x181c1d0_0, C4<1>, C4<1>;
L_0x1e00d90 .delay (20000,20000,20000) L_0x1e00d90/d;
L_0x1e00e70/d .functor NOT 1, L_0x1e00d90, C4<0>, C4<0>, C4<0>;
L_0x1e00e70 .delay (10000,10000,10000) L_0x1e00e70/d;
L_0x1e00f30/d .functor NOT 1, v0x181c1d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e00f30 .delay (10000,10000,10000) L_0x1e00f30/d;
L_0x181b210/d .functor NAND 1, L_0x1e00950, L_0x1e00f30, C4<1>, C4<1>;
L_0x181b210 .delay (20000,20000,20000) L_0x181b210/d;
L_0x181b320/d .functor NOT 1, L_0x181b210, C4<0>, C4<0>, C4<0>;
L_0x181b320 .delay (10000,10000,10000) L_0x181b320/d;
L_0x181b410/d .functor NOR 1, L_0x181b320, L_0x1e00e70, C4<0>, C4<0>;
L_0x181b410 .delay (20000,20000,20000) L_0x181b410/d;
L_0x181b5b0/d .functor NOT 1, L_0x181b410, C4<0>, C4<0>, C4<0>;
L_0x181b5b0 .delay (10000,10000,10000) L_0x181b5b0/d;
v0x15a1fa0_0 .net "and_in0ncom", 0 0, L_0x181b320; 1 drivers
v0x15abb20_0 .net "and_in1com", 0 0, L_0x1e00e70; 1 drivers
v0x15abba0_0 .alias "in0", 0 0, v0x15c8d50_0;
v0x15ab890_0 .alias "in1", 0 0, v0x15c8fe0_0;
v0x15ab910_0 .net "nand_in0ncom", 0 0, L_0x181b210; 1 drivers
v0x15b5950_0 .net "nand_in1com", 0 0, L_0x1e00d90; 1 drivers
v0x15b59d0_0 .net "ncom", 0 0, L_0x1e00f30; 1 drivers
v0x15b56f0_0 .net "nor_wire", 0 0, L_0x181b410; 1 drivers
v0x15b5460_0 .alias "result", 0 0, v0x15d2b80_0;
v0x15b54e0_0 .alias "sel0", 0 0, v0x181dc20_0;
S_0x1567410 .scope module, "adder" "adder_1bit" 2 22, 2 167, S_0x1472090;
 .timescale -9 -12;
L_0x1e081d0/d .functor NAND 1, L_0x1e008b0, L_0x181b5b0, C4<1>, C4<1>;
L_0x1e081d0 .delay (20000,20000,20000) L_0x1e081d0/d;
L_0x1e08360/d .functor NOT 1, L_0x1e081d0, C4<0>, C4<0>, C4<0>;
L_0x1e08360 .delay (10000,10000,10000) L_0x1e08360/d;
L_0x1e08450/d .functor NAND 1, L_0x1e009f0, L_0x1e07be0, C4<1>, C4<1>;
L_0x1e08450 .delay (20000,20000,20000) L_0x1e08450/d;
L_0x1e08510/d .functor NOT 1, L_0x1e08450, C4<0>, C4<0>, C4<0>;
L_0x1e08510 .delay (10000,10000,10000) L_0x1e08510/d;
L_0x1e08620/d .functor NOR 1, L_0x1e08510, L_0x1e08360, C4<0>, C4<0>;
L_0x1e08620 .delay (20000,20000,20000) L_0x1e08620/d;
L_0x1e08790/d .functor NOT 1, L_0x1e08620, C4<0>, C4<0>, C4<0>;
L_0x1e08790 .delay (10000,10000,10000) L_0x1e08790/d;
v0x158e8f0_0 .alias "a", 0 0, v0x15c9060_0;
v0x158e6a0_0 .net "and_ab", 0 0, L_0x1e08360; 1 drivers
v0x158e380_0 .net "and_xor_ab_c", 0 0, L_0x1e08510; 1 drivers
v0x158e400_0 .alias "b", 0 0, v0x15d2b80_0;
v0x1598520_0 .alias "carryin", 0 0, v0x15bf3e0_0;
v0x15985a0_0 .alias "carryout", 0 0, v0x15bf460_0;
v0x15982c0_0 .net "nand_ab", 0 0, L_0x1e081d0; 1 drivers
v0x1598340_0 .net "nand_xor_ab_c", 0 0, L_0x1e08450; 1 drivers
v0x1598030_0 .net "nco", 0 0, L_0x1e08620; 1 drivers
v0x15980b0_0 .alias "sum", 0 0, v0x15d2870_0;
v0x15a1f20_0 .net "xor_ab", 0 0, L_0x1e07be0; 1 drivers
S_0x157aea0 .scope module, "xor_1" "xor_1bit" 2 179, 2 224, S_0x1567410;
 .timescale -9 -12;
L_0x181b720/d .functor NAND 1, L_0x1e008b0, L_0x181b5b0, C4<1>, C4<1>;
L_0x181b720 .delay (20000,20000,20000) L_0x181b720/d;
L_0x181b800/d .functor NOR 1, L_0x1e008b0, L_0x181b5b0, C4<0>, C4<0>;
L_0x181b800 .delay (20000,20000,20000) L_0x181b800/d;
L_0x181b8c0/d .functor NOT 1, L_0x181b800, C4<0>, C4<0>, C4<0>;
L_0x181b8c0 .delay (10000,10000,10000) L_0x181b8c0/d;
L_0x1e07af0/d .functor NAND 1, L_0x181b8c0, L_0x181b720, C4<1>, C4<1>;
L_0x1e07af0 .delay (20000,20000,20000) L_0x1e07af0/d;
L_0x1e07be0/d .functor NOT 1, L_0x1e07af0, C4<0>, C4<0>, C4<0>;
L_0x1e07be0 .delay (10000,10000,10000) L_0x1e07be0/d;
v0x157ac10_0 .alias "a", 0 0, v0x15c9060_0;
v0x157ac90_0 .alias "b", 0 0, v0x15d2b80_0;
v0x1584b50_0 .net "nand_ab", 0 0, L_0x181b720; 1 drivers
v0x1584bd0_0 .net "nor_ab", 0 0, L_0x181b800; 1 drivers
v0x15848c0_0 .net "nxor_ab", 0 0, L_0x1e07af0; 1 drivers
v0x1584940_0 .net "or_ab", 0 0, L_0x181b8c0; 1 drivers
v0x158e870_0 .alias "result", 0 0, v0x15a1f20_0;
S_0x1571450 .scope module, "xor_2" "xor_1bit" 2 180, 2 224, S_0x1567410;
 .timescale -9 -12;
L_0x1e07cd0/d .functor NAND 1, L_0x1e07be0, L_0x1e009f0, C4<1>, C4<1>;
L_0x1e07cd0 .delay (20000,20000,20000) L_0x1e07cd0/d;
L_0x1e07e00/d .functor NOR 1, L_0x1e07be0, L_0x1e009f0, C4<0>, C4<0>;
L_0x1e07e00 .delay (20000,20000,20000) L_0x1e07e00/d;
L_0x1e07f30/d .functor NOT 1, L_0x1e07e00, C4<0>, C4<0>, C4<0>;
L_0x1e07f30 .delay (10000,10000,10000) L_0x1e07f30/d;
L_0x1e07fd0/d .functor NAND 1, L_0x1e07f30, L_0x1e07cd0, C4<1>, C4<1>;
L_0x1e07fd0 .delay (20000,20000,20000) L_0x1e07fd0/d;
L_0x1e080c0/d .functor NOT 1, L_0x1e07fd0, C4<0>, C4<0>, C4<0>;
L_0x1e080c0 .delay (10000,10000,10000) L_0x1e080c0/d;
v0x1567720_0 .alias "a", 0 0, v0x15a1f20_0;
v0x15711f0_0 .alias "b", 0 0, v0x15bf3e0_0;
v0x1571270_0 .net "nand_ab", 0 0, L_0x1e07cd0; 1 drivers
v0x1570f60_0 .net "nor_ab", 0 0, L_0x1e07e00; 1 drivers
v0x1570fe0_0 .net "nxor_ab", 0 0, L_0x1e07fd0; 1 drivers
v0x157b100_0 .net "or_ab", 0 0, L_0x1e07f30; 1 drivers
v0x157b180_0 .alias "result", 0 0, v0x15d2870_0;
S_0x1553db0 .scope module, "xor_gate" "xor_1bit" 2 23, 2 224, S_0x1472090;
 .timescale -9 -12;
L_0x1e08950/d .functor NAND 1, L_0x1e008b0, L_0x1e00950, C4<1>, C4<1>;
L_0x1e08950 .delay (20000,20000,20000) L_0x1e08950/d;
L_0x1e08a30/d .functor NOR 1, L_0x1e008b0, L_0x1e00950, C4<0>, C4<0>;
L_0x1e08a30 .delay (20000,20000,20000) L_0x1e08a30/d;
L_0x15c8e10/d .functor NOT 1, L_0x1e08a30, C4<0>, C4<0>, C4<0>;
L_0x15c8e10 .delay (10000,10000,10000) L_0x15c8e10/d;
L_0x1e08c70/d .functor NAND 1, L_0x15c8e10, L_0x1e08950, C4<1>, C4<1>;
L_0x1e08c70 .delay (20000,20000,20000) L_0x1e08c70/d;
L_0x1e08dd0/d .functor NOT 1, L_0x1e08c70, C4<0>, C4<0>, C4<0>;
L_0x1e08dd0 .delay (10000,10000,10000) L_0x1e08dd0/d;
v0x1554090_0 .alias "a", 0 0, v0x15c9060_0;
v0x1553b20_0 .alias "b", 0 0, v0x15c8d50_0;
v0x155daa0_0 .net "nand_ab", 0 0, L_0x1e08950; 1 drivers
v0x155db20_0 .net "nor_ab", 0 0, L_0x1e08a30; 1 drivers
v0x155d810_0 .net "nxor_ab", 0 0, L_0x1e08c70; 1 drivers
v0x155d890_0 .net "or_ab", 0 0, L_0x15c8e10; 1 drivers
v0x15676a0_0 .alias "result", 0 0, v0x15dc5b0_0;
S_0x152cf60 .scope module, "nand_and_gate" "nand_and_1bit" 2 24, 2 207, S_0x1472090;
 .timescale -9 -12;
L_0x1e08f20/d .functor NAND 1, L_0x1e008b0, L_0x1e00950, C4<1>, C4<1>;
L_0x1e08f20 .delay (20000,20000,20000) L_0x1e08f20/d;
L_0x1e09070/d .functor NOT 1, L_0x1e08f20, C4<0>, C4<0>, C4<0>;
L_0x1e09070 .delay (10000,10000,10000) L_0x1e09070/d;
v0x1540420_0 .alias "a", 0 0, v0x15c9060_0;
v0x154a230_0 .net "and_ab", 0 0, L_0x1e09070; 1 drivers
v0x154a2b0_0 .alias "b", 0 0, v0x15c8d50_0;
v0x1549fa0_0 .net "nand_ab", 0 0, L_0x1e08f20; 1 drivers
v0x154a020_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1554010_0 .alias "result", 0 0, v0x15dca10_0;
S_0x152cd00 .scope module, "mux0" "mux_1bit" 2 220, 3 2, S_0x152cf60;
 .timescale -9 -12;
L_0x1e091a0/d .functor NAND 1, L_0x1e09070, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1e091a0 .delay (20000,20000,20000) L_0x1e091a0/d;
L_0x1e09280/d .functor NOT 1, L_0x1e091a0, C4<0>, C4<0>, C4<0>;
L_0x1e09280 .delay (10000,10000,10000) L_0x1e09280/d;
L_0x1e09390/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1e09390 .delay (10000,10000,10000) L_0x1e09390/d;
L_0x1e09450/d .functor NAND 1, L_0x1e08f20, L_0x1e09390, C4<1>, C4<1>;
L_0x1e09450 .delay (20000,20000,20000) L_0x1e09450/d;
L_0x1e095a0/d .functor NOT 1, L_0x1e09450, C4<0>, C4<0>, C4<0>;
L_0x1e095a0 .delay (10000,10000,10000) L_0x1e095a0/d;
L_0x1e09690/d .functor NOR 1, L_0x1e095a0, L_0x1e09280, C4<0>, C4<0>;
L_0x1e09690 .delay (20000,20000,20000) L_0x1e09690/d;
L_0x1e09830/d .functor NOT 1, L_0x1e09690, C4<0>, C4<0>, C4<0>;
L_0x1e09830 .delay (10000,10000,10000) L_0x1e09830/d;
v0x152ca70_0 .net "and_in0ncom", 0 0, L_0x1e095a0; 1 drivers
v0x152caf0_0 .net "and_in1com", 0 0, L_0x1e09280; 1 drivers
v0x1536c10_0 .alias "in0", 0 0, v0x1549fa0_0;
v0x1536c90_0 .alias "in1", 0 0, v0x154a230_0;
v0x15369b0_0 .net "nand_in0ncom", 0 0, L_0x1e09450; 1 drivers
v0x1536a30_0 .net "nand_in1com", 0 0, L_0x1e091a0; 1 drivers
v0x1536720_0 .net "ncom", 0 0, L_0x1e09390; 1 drivers
v0x15367a0_0 .net "nor_wire", 0 0, L_0x1e09690; 1 drivers
v0x1540630_0 .alias "result", 0 0, v0x15dca10_0;
v0x15403a0_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x14f5e30 .scope module, "nor_or_gate" "nor_or_1bit" 2 25, 2 190, S_0x1472090;
 .timescale -9 -12;
L_0x1e09960/d .functor NOR 1, L_0x1e008b0, L_0x1e00950, C4<0>, C4<0>;
L_0x1e09960 .delay (20000,20000,20000) L_0x1e09960/d;
L_0x1e09ab0/d .functor NOT 1, L_0x1e09960, C4<0>, C4<0>, C4<0>;
L_0x1e09ab0 .delay (10000,10000,10000) L_0x1e09ab0/d;
v0x1513260_0 .alias "a", 0 0, v0x15c9060_0;
v0x15132e0_0 .alias "b", 0 0, v0x15c8d50_0;
v0x1513000_0 .net "nor_ab", 0 0, L_0x1e09960; 1 drivers
v0x1513080_0 .net "or_ab", 0 0, L_0x1e09ab0; 1 drivers
v0x1512d70_0 .alias "othercontrolsignal", 0 0, v0x181de70_0;
v0x1512df0_0 .alias "result", 0 0, v0x15dc840_0;
S_0x14f5bd0 .scope module, "mux0" "mux_1bit" 2 203, 3 2, S_0x14f5e30;
 .timescale -9 -12;
L_0x1e09be0/d .functor NAND 1, L_0x1e09ab0, v0x17b5a00_0, C4<1>, C4<1>;
L_0x1e09be0 .delay (20000,20000,20000) L_0x1e09be0/d;
L_0x1e09cc0/d .functor NOT 1, L_0x1e09be0, C4<0>, C4<0>, C4<0>;
L_0x1e09cc0 .delay (10000,10000,10000) L_0x1e09cc0/d;
L_0x1e09dd0/d .functor NOT 1, v0x17b5a00_0, C4<0>, C4<0>, C4<0>;
L_0x1e09dd0 .delay (10000,10000,10000) L_0x1e09dd0/d;
L_0x1e09e90/d .functor NAND 1, L_0x1e09960, L_0x1e09dd0, C4<1>, C4<1>;
L_0x1e09e90 .delay (20000,20000,20000) L_0x1e09e90/d;
L_0x1e09fe0/d .functor NOT 1, L_0x1e09e90, C4<0>, C4<0>, C4<0>;
L_0x1e09fe0 .delay (10000,10000,10000) L_0x1e09fe0/d;
L_0x1e0a0d0/d .functor NOR 1, L_0x1e09fe0, L_0x1e09cc0, C4<0>, C4<0>;
L_0x1e0a0d0 .delay (20000,20000,20000) L_0x1e0a0d0/d;
L_0x1e0a270/d .functor NOT 1, L_0x1e0a0d0, C4<0>, C4<0>, C4<0>;
L_0x1e0a270 .delay (10000,10000,10000) L_0x1e0a270/d;
v0x14ebc30_0 .net "and_in0ncom", 0 0, L_0x1e09fe0; 1 drivers
v0x14f5940_0 .net "and_in1com", 0 0, L_0x1e09cc0; 1 drivers
v0x14f59c0_0 .alias "in0", 0 0, v0x1513000_0;
v0x14ff850_0 .alias "in1", 0 0, v0x1513080_0;
v0x14ff8d0_0 .net "nand_in0ncom", 0 0, L_0x1e09e90; 1 drivers
v0x14ff5c0_0 .net "nand_in1com", 0 0, L_0x1e09be0; 1 drivers
v0x14ff640_0 .net "ncom", 0 0, L_0x1e09dd0; 1 drivers
v0x1509450_0 .net "nor_wire", 0 0, L_0x1e0a0d0; 1 drivers
v0x15091c0_0 .alias "result", 0 0, v0x15dc840_0;
v0x1509240_0 .alias "sel0", 0 0, v0x181de70_0;
S_0x1471e00 .scope module, "mainMux" "mux_alu" 2 28, 3 36, S_0x1472090;
 .timescale -9 -12;
v0x162cc40_0 .alias "in0", 0 0, v0x15d2870_0;
v0x162c060_0 .alias "in1", 0 0, v0x15dc5b0_0;
v0x162c0e0_0 .alias "in2", 0 0, v0x15dca10_0;
v0x162be10_0 .alias "in3", 0 0, v0x15dc840_0;
v0x162be90_0 .net "in4", 0 0, C4<0>; 1 drivers
v0x162bb90_0 .alias "result", 0 0, v0x15d2b00_0;
v0x162bc10_0 .net "sel0", 0 0, L_0x1e0c380; 1 drivers
v0x1622720_0 .net "sel1", 0 0, L_0x1e0c440; 1 drivers
v0x16224a0_0 .net "sel2", 0 0, L_0x1e0c570; 1 drivers
v0x1622520_0 .net "w0", 0 0, L_0x1e0aa30; 1 drivers
v0x14ebe70_0 .net "w1", 0 0, L_0x1e0b1b0; 1 drivers
v0x14ebbb0_0 .net "w2", 0 0, L_0x1e0b9f0; 1 drivers
S_0x14c0240 .scope module, "mux00" "mux_1bit" 3 51, 3 2, S_0x1471e00;
 .timescale -9 -12;
L_0x1e0a3a0/d .functor NAND 1, L_0x1e08dd0, L_0x1e0c380, C4<1>, C4<1>;
L_0x1e0a3a0 .delay (20000,20000,20000) L_0x1e0a3a0/d;
L_0x1e0a480/d .functor NOT 1, L_0x1e0a3a0, C4<0>, C4<0>, C4<0>;
L_0x1e0a480 .delay (10000,10000,10000) L_0x1e0a480/d;
L_0x1e0a590/d .functor NOT 1, L_0x1e0c380, C4<0>, C4<0>, C4<0>;
L_0x1e0a590 .delay (10000,10000,10000) L_0x1e0a590/d;
L_0x1e0a6e0/d .functor NAND 1, L_0x1e080c0, L_0x1e0a590, C4<1>, C4<1>;
L_0x1e0a6e0 .delay (20000,20000,20000) L_0x1e0a6e0/d;
L_0x1e0a7a0/d .functor NOT 1, L_0x1e0a6e0, C4<0>, C4<0>, C4<0>;
L_0x1e0a7a0 .delay (10000,10000,10000) L_0x1e0a7a0/d;
L_0x1e0a890/d .functor NOR 1, L_0x1e0a7a0, L_0x1e0a480, C4<0>, C4<0>;
L_0x1e0a890 .delay (20000,20000,20000) L_0x1e0a890/d;
L_0x1e0aa30/d .functor NOT 1, L_0x1e0a890, C4<0>, C4<0>, C4<0>;
L_0x1e0aa30 .delay (10000,10000,10000) L_0x1e0aa30/d;
v0x14b63d0_0 .net "and_in0ncom", 0 0, L_0x1e0a7a0; 1 drivers
v0x14bffb0_0 .net "and_in1com", 0 0, L_0x1e0a480; 1 drivers
v0x14c0030_0 .alias "in0", 0 0, v0x15d2870_0;
v0x1630b60_0 .alias "in1", 0 0, v0x15dc5b0_0;
v0x1630be0_0 .net "nand_in0ncom", 0 0, L_0x1e0a6e0; 1 drivers
v0x162f1c0_0 .net "nand_in1com", 0 0, L_0x1e0a3a0; 1 drivers
v0x162f240_0 .net "ncom", 0 0, L_0x1e0a590; 1 drivers
v0x162ef70_0 .net "nor_wire", 0 0, L_0x1e0a890; 1 drivers
v0x162eff0_0 .alias "result", 0 0, v0x1622520_0;
v0x162cbc0_0 .alias "sel0", 0 0, v0x162bc10_0;
S_0x14acb60 .scope module, "mux01" "mux_1bit" 3 52, 3 2, S_0x1471e00;
 .timescale -9 -12;
L_0x1e0ab60/d .functor NAND 1, L_0x1e0a270, L_0x1e0c380, C4<1>, C4<1>;
L_0x1e0ab60 .delay (20000,20000,20000) L_0x1e0ab60/d;
L_0x1e0ac40/d .functor NOT 1, L_0x1e0ab60, C4<0>, C4<0>, C4<0>;
L_0x1e0ac40 .delay (10000,10000,10000) L_0x1e0ac40/d;
L_0x1e0ad50/d .functor NOT 1, L_0x1e0c380, C4<0>, C4<0>, C4<0>;
L_0x1e0ad50 .delay (10000,10000,10000) L_0x1e0ad50/d;
L_0x1e0ae10/d .functor NAND 1, L_0x1e09830, L_0x1e0ad50, C4<1>, C4<1>;
L_0x1e0ae10 .delay (20000,20000,20000) L_0x1e0ae10/d;
L_0x1e0af20/d .functor NOT 1, L_0x1e0ae10, C4<0>, C4<0>, C4<0>;
L_0x1e0af20 .delay (10000,10000,10000) L_0x1e0af20/d;
L_0x1e0b010/d .functor NOR 1, L_0x1e0af20, L_0x1e0ac40, C4<0>, C4<0>;
L_0x1e0b010 .delay (20000,20000,20000) L_0x1e0b010/d;
L_0x1e0b1b0/d .functor NOT 1, L_0x1e0b010, C4<0>, C4<0>, C4<0>;
L_0x1e0b1b0 .delay (10000,10000,10000) L_0x1e0b1b0/d;
v0x14a2c00_0 .net "and_in0ncom", 0 0, L_0x1e0af20; 1 drivers
v0x14abb70_0 .net "and_in1com", 0 0, L_0x1e0ac40; 1 drivers
v0x14abbf0_0 .alias "in0", 0 0, v0x15dca10_0;
v0x14ab910_0 .alias "in1", 0 0, v0x15dc840_0;
v0x14ab990_0 .net "nand_in0ncom", 0 0, L_0x1e0ae10; 1 drivers
v0x14b6840_0 .net "nand_in1com", 0 0, L_0x1e0ab60; 1 drivers
v0x14b68c0_0 .net "ncom", 0 0, L_0x1e0ad50; 1 drivers
v0x14b65e0_0 .net "nor_wire", 0 0, L_0x1e0b010; 1 drivers
v0x14b6660_0 .alias "result", 0 0, v0x14ebe70_0;
v0x14b6350_0 .alias "sel0", 0 0, v0x162bc10_0;
S_0x148f220 .scope module, "mux1" "mux_1bit" 3 53, 3 2, S_0x1471e00;
 .timescale -9 -12;
L_0x1e0b2e0/d .functor NAND 1, L_0x1e0b1b0, L_0x1e0c440, C4<1>, C4<1>;
L_0x1e0b2e0 .delay (20000,20000,20000) L_0x1e0b2e0/d;
L_0x1e0b450/d .functor NOT 1, L_0x1e0b2e0, C4<0>, C4<0>, C4<0>;
L_0x1e0b450 .delay (10000,10000,10000) L_0x1e0b450/d;
L_0x1e0b560/d .functor NOT 1, L_0x1e0c440, C4<0>, C4<0>, C4<0>;
L_0x1e0b560 .delay (10000,10000,10000) L_0x1e0b560/d;
L_0x1e0b620/d .functor NAND 1, L_0x1e0aa30, L_0x1e0b560, C4<1>, C4<1>;
L_0x1e0b620 .delay (20000,20000,20000) L_0x1e0b620/d;
L_0x14bfc30/d .functor NOT 1, L_0x1e0b620, C4<0>, C4<0>, C4<0>;
L_0x14bfc30 .delay (10000,10000,10000) L_0x14bfc30/d;
L_0x1e0b850/d .functor NOR 1, L_0x14bfc30, L_0x1e0b450, C4<0>, C4<0>;
L_0x1e0b850 .delay (20000,20000,20000) L_0x1e0b850/d;
L_0x1e0b9f0/d .functor NOT 1, L_0x1e0b850, C4<0>, C4<0>, C4<0>;
L_0x1e0b9f0 .delay (10000,10000,10000) L_0x1e0b9f0/d;
v0x148f530_0 .net "and_in0ncom", 0 0, L_0x14bfc30; 1 drivers
v0x14993c0_0 .net "and_in1com", 0 0, L_0x1e0b450; 1 drivers
v0x1499440_0 .alias "in0", 0 0, v0x1622520_0;
v0x1499160_0 .alias "in1", 0 0, v0x14ebe70_0;
v0x14991e0_0 .net "nand_in0ncom", 0 0, L_0x1e0b620; 1 drivers
v0x1498ed0_0 .net "nand_in1com", 0 0, L_0x1e0b2e0; 1 drivers
v0x1498f50_0 .net "ncom", 0 0, L_0x1e0b560; 1 drivers
v0x14a2e10_0 .net "nor_wire", 0 0, L_0x1e0b850; 1 drivers
v0x14a2e90_0 .alias "result", 0 0, v0x14ebbb0_0;
v0x14a2b80_0 .alias "sel0", 0 0, v0x1622720_0;
S_0x147bd60 .scope module, "mux2" "mux_1bit" 3 54, 3 2, S_0x1471e00;
 .timescale -9 -12;
L_0x1e0bb20/d .functor NAND 1, C4<0>, L_0x1e0c570, C4<1>, C4<1>;
L_0x1e0bb20 .delay (20000,20000,20000) L_0x1e0bb20/d;
L_0x1e0bca0/d .functor NOT 1, L_0x1e0bb20, C4<0>, C4<0>, C4<0>;
L_0x1e0bca0 .delay (10000,10000,10000) L_0x1e0bca0/d;
L_0x1e0bdb0/d .functor NOT 1, L_0x1e0c570, C4<0>, C4<0>, C4<0>;
L_0x1e0bdb0 .delay (10000,10000,10000) L_0x1e0bdb0/d;
L_0x1e0be70/d .functor NAND 1, L_0x1e0b9f0, L_0x1e0bdb0, C4<1>, C4<1>;
L_0x1e0be70 .delay (20000,20000,20000) L_0x1e0be70/d;
L_0x1e0bfc0/d .functor NOT 1, L_0x1e0be70, C4<0>, C4<0>, C4<0>;
L_0x1e0bfc0 .delay (10000,10000,10000) L_0x1e0bfc0/d;
L_0x1e0c0b0/d .functor NOR 1, L_0x1e0bfc0, L_0x1e0bca0, C4<0>, C4<0>;
L_0x1e0c0b0 .delay (20000,20000,20000) L_0x1e0c0b0/d;
L_0x1e0c250/d .functor NOT 1, L_0x1e0c0b0, C4<0>, C4<0>, C4<0>;
L_0x1e0c250 .delay (10000,10000,10000) L_0x1e0c250/d;
v0x14549d0_0 .net "and_in0ncom", 0 0, L_0x1e0bfc0; 1 drivers
v0x147bad0_0 .net "and_in1com", 0 0, L_0x1e0bca0; 1 drivers
v0x147bb50_0 .alias "in0", 0 0, v0x14ebbb0_0;
v0x1485960_0 .alias "in1", 0 0, v0x162be90_0;
v0x14859e0_0 .net "nand_in0ncom", 0 0, L_0x1e0be70; 1 drivers
v0x14856d0_0 .net "nand_in1com", 0 0, L_0x1e0bb20; 1 drivers
v0x1485750_0 .net "ncom", 0 0, L_0x1e0bdb0; 1 drivers
v0x148f710_0 .net "nor_wire", 0 0, L_0x1e0c0b0; 1 drivers
v0x148f790_0 .alias "result", 0 0, v0x15d2b00_0;
v0x148f4b0_0 .alias "sel0", 0 0, v0x16224a0_0;
S_0x13f35a0 .scope module, "LUT" "LUTcaller" 7 96, 12 32, S_0x13e8a30;
 .timescale -9 -12;
v0x142ddf0_0 .var "ALU_input", 0 0;
v0x142de70_0 .net "ALU_input1", 0 0, v0x1410a50_0; 1 drivers
v0x142db90_0 .net "ALU_input2", 0 0, v0x13f33e0_0; 1 drivers
v0x142dc10_0 .var "ALUcommand", 2 0;
v0x142d900_0 .net "ALUcommand1", 2 0, v0x14104e0_0; 1 drivers
v0x142d980_0 .net "ALUcommand2", 2 0, v0x13fcfc0_0; 1 drivers
v0x1437aa0_0 .var "Branch", 0 0;
v0x1437b20_0 .net "Branch1", 0 0, v0x1410560_0; 1 drivers
v0x1437840_0 .net "Branch2", 0 0, v0x13fd040_0; 1 drivers
v0x14378c0_0 .var "JumpR", 0 0;
v0x14375b0_0 .net "JumpR1", 0 0, v0x141a460_0; 1 drivers
v0x1437630_0 .net "JumpR2", 0 0, v0x13fcd30_0; 1 drivers
v0x14414f0_0 .var "Jump_Target_Mux", 0 0;
v0x1441570_0 .net "Jump_Target_Mux1", 0 0, v0x141a4e0_0; 1 drivers
v0x14412e0_0 .net "Jump_Target_Mux2", 0 0, v0x13fcdb0_0; 1 drivers
v0x144b210_0 .var "Reg_Data_Src_Mux", 1 0;
v0x1441260_0 .net "Reg_Data_Src_Mux1", 1 0, v0x141a1d0_0; 1 drivers
v0x144afb0_0 .net "Reg_Data_Src_Mux2", 1 0, v0x1406bc0_0; 1 drivers
v0x144b030_0 .var "WrAddr_Reg_Mux", 1 0;
v0x144ad20_0 .net "WrAddr_Reg_Mux1", 1 0, v0x141a250_0; 1 drivers
v0x144ada0_0 .net "WrAddr_Reg_Mux2", 1 0, v0x1406c40_0; 1 drivers
v0x144b290_0 .var "WrEn_DM", 0 0;
v0x1454c60_0 .net "WrEn_DM1", 0 0, v0x1424060_0; 1 drivers
v0x1454ce0_0 .net "WrEn_DM2", 0 0, v0x1406930_0; 1 drivers
v0x1454ec0_0 .var "WrEn_Reg", 0 0;
v0x145e8e0_0 .net "WrEn_Reg1", 0 0, v0x14240e0_0; 1 drivers
v0x145e960_0 .net "WrEn_Reg2", 0 0, v0x14069b0_0; 1 drivers
v0x145e650_0 .net "controlUnitCommand", 5 0, L_0x1e062d0; 1 drivers
v0x145e6d0_0 .net "funct", 5 0, L_0x1e06560; 1 drivers
E_0x134c9d0/0 .event edge, v0x1423dd0_0, v0x14069b0_0, v0x1406930_0, v0x1406c40_0;
E_0x134c9d0/1 .event edge, v0x13f33e0_0, v0x13fcfc0_0, v0x1406bc0_0, v0x13fcd30_0;
E_0x134c9d0/2 .event edge, v0x13fcdb0_0, v0x13fd040_0, v0x14240e0_0, v0x1424060_0;
E_0x134c9d0/3 .event edge, v0x141a250_0, v0x1410a50_0, v0x14104e0_0, v0x141a1d0_0;
E_0x134c9d0/4 .event edge, v0x141a460_0, v0x141a4e0_0, v0x1410560_0;
E_0x134c9d0 .event/or E_0x134c9d0/0, E_0x134c9d0/1, E_0x134c9d0/2, E_0x134c9d0/3, E_0x134c9d0/4;
S_0x1410770 .scope module, "lut_ctrl" "controlUnitLUT" 12 67, 12 101, S_0x13f35a0;
 .timescale -9 -12;
v0x1410a50_0 .var "ALU_input", 0 0;
v0x14104e0_0 .var "ALUcommand", 2 0;
v0x1410560_0 .var "Branch", 0 0;
v0x141a460_0 .var "JumpR", 0 0;
v0x141a4e0_0 .var "Jump_Target_Mux", 0 0;
v0x141a1d0_0 .var "Reg_Data_Src_Mux", 1 0;
v0x141a250_0 .var "WrAddr_Reg_Mux", 1 0;
v0x1424060_0 .var "WrEn_DM", 0 0;
v0x14240e0_0 .var "WrEn_Reg", 0 0;
v0x1423dd0_0 .alias "controlUnitCommand", 5 0, v0x145e650_0;
v0x1423e50_0 .alias "funct", 5 0, v0x145e6d0_0;
E_0x1382320 .event edge, v0x1423dd0_0;
S_0x13f30b0 .scope module, "R_ctrl" "R_type_LUT" 12 70, 12 127, S_0x13f35a0;
 .timescale -9 -12;
v0x13f33e0_0 .var "ALU_input", 0 0;
v0x13fcfc0_0 .var "ALUcommand", 2 0;
v0x13fd040_0 .var "Branch", 0 0;
v0x13fcd30_0 .var "JumpR", 0 0;
v0x13fcdb0_0 .var "Jump_Target_Mux", 0 0;
v0x1406bc0_0 .var "Reg_Data_Src_Mux", 1 0;
v0x1406c40_0 .var "WrAddr_Reg_Mux", 1 0;
v0x1406930_0 .var "WrEn_DM", 0 0;
v0x14069b0_0 .var "WrEn_Reg", 0 0;
v0x14109d0_0 .alias "funct", 5 0, v0x145e6d0_0;
E_0x138d7f0 .event edge, v0x14109d0_0;
    .scope S_0x14d51a0;
T_0 ;
    %wait E_0x13e8fd0;
    %load/v 8, v0x14d4c90_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_0.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_0.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_0.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_0.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_0.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_0.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_0.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %set/v v0x14cb7c0_0, 0, 3;
    %set/v v0x14d4d10_0, 0, 1;
    %set/v v0x13a4ef0_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %set/v v0x14cb7c0_0, 0, 3;
    %set/v v0x14d4d10_0, 1, 1;
    %set/v v0x13a4ef0_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %movi 8, 1, 3;
    %set/v v0x14cb7c0_0, 8, 3;
    %set/v v0x14d4d10_0, 0, 1;
    %set/v v0x13a4ef0_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %movi 8, 2, 3;
    %set/v v0x14cb7c0_0, 8, 3;
    %set/v v0x14d4d10_0, 0, 1;
    %set/v v0x13a4ef0_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %movi 8, 2, 3;
    %set/v v0x14cb7c0_0, 8, 3;
    %set/v v0x14d4d10_0, 0, 1;
    %set/v v0x13a4ef0_0, 1, 1;
    %jmp T_0.8;
T_0.5 ;
    %movi 8, 3, 3;
    %set/v v0x14cb7c0_0, 8, 3;
    %set/v v0x14d4d10_0, 0, 1;
    %set/v v0x13a4ef0_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %movi 8, 3, 3;
    %set/v v0x14cb7c0_0, 8, 3;
    %set/v v0x14d4d10_0, 0, 1;
    %set/v v0x13a4ef0_0, 1, 1;
    %jmp T_0.8;
T_0.7 ;
    %movi 8, 4, 3;
    %set/v v0x14cb7c0_0, 8, 3;
    %set/v v0x14d4d10_0, 1, 1;
    %set/v v0x13a4ef0_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1385720;
T_1 ;
    %wait E_0x13253f0;
    %load/v 8, v0x13df950_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x13dfbe0_0, 1;
    %set/v v0x13df8d0_0, 8, 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1afbeb0;
T_2 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1afc120_0, 1;
    %jmp/0xz  T_2.0, 8;
    %load/v 8, v0x1afc020_0, 32;
    %set/v v0x1afc0a0_0, 8, 32;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1af9a90;
T_3 ;
    %wait E_0x1af4e60;
    %load/v 8, v0x1af9b80_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_3.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_3.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_3.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %set/v v0x1af9c80_0, 0, 3;
    %set/v v0x1af9c00_0, 0, 1;
    %set/v v0x1a934a0_0, 0, 1;
    %jmp T_3.8;
T_3.1 ;
    %set/v v0x1af9c80_0, 0, 3;
    %set/v v0x1af9c00_0, 1, 1;
    %set/v v0x1a934a0_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %movi 8, 1, 3;
    %set/v v0x1af9c80_0, 8, 3;
    %set/v v0x1af9c00_0, 0, 1;
    %set/v v0x1a934a0_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %movi 8, 2, 3;
    %set/v v0x1af9c80_0, 8, 3;
    %set/v v0x1af9c00_0, 0, 1;
    %set/v v0x1a934a0_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %movi 8, 2, 3;
    %set/v v0x1af9c80_0, 8, 3;
    %set/v v0x1af9c00_0, 0, 1;
    %set/v v0x1a934a0_0, 1, 1;
    %jmp T_3.8;
T_3.5 ;
    %movi 8, 3, 3;
    %set/v v0x1af9c80_0, 8, 3;
    %set/v v0x1af9c00_0, 0, 1;
    %set/v v0x1a934a0_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %movi 8, 3, 3;
    %set/v v0x1af9c80_0, 8, 3;
    %set/v v0x1af9c00_0, 0, 1;
    %set/v v0x1a934a0_0, 1, 1;
    %jmp T_3.8;
T_3.7 ;
    %movi 8, 4, 3;
    %set/v v0x1af9c80_0, 8, 3;
    %set/v v0x1af9c00_0, 1, 1;
    %set/v v0x1a934a0_0, 0, 1;
    %jmp T_3.8;
T_3.8 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1a20e90;
T_4 ;
    %vpi_call 8 14 "$readmemh", "asmtest/jay_paul_tj/basic.dat", v0x1a21350;
    %end;
    .thread T_4;
    .scope S_0x1a1e650;
T_5 ;
    %set/v v0x1a1b080_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x1a1e2f0;
T_6 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1e5d0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x1a1e480_0, 32;
    %set/v v0x1a1e500_0, 8, 32;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1a1df90;
T_7 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1e270_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x1a1e120_0, 32;
    %set/v v0x1a1e1a0_0, 8, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1a1dc30;
T_8 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1df10_0, 1;
    %jmp/0xz  T_8.0, 8;
    %load/v 8, v0x1a1ddc0_0, 32;
    %set/v v0x1a1de40_0, 8, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1a1d8d0;
T_9 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1dbb0_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x1a1da60_0, 32;
    %set/v v0x1a1dae0_0, 8, 32;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1a1d570;
T_10 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1d850_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x1a1d700_0, 32;
    %set/v v0x1a1d780_0, 8, 32;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1a1d210;
T_11 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1d4f0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x1a1d3a0_0, 32;
    %set/v v0x1a1d420_0, 8, 32;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1a1ceb0;
T_12 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1d190_0, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x1a1d040_0, 32;
    %set/v v0x1a1d0c0_0, 8, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1a1cb50;
T_13 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1ce30_0, 1;
    %jmp/0xz  T_13.0, 8;
    %load/v 8, v0x1a1cce0_0, 32;
    %set/v v0x1a1cd60_0, 8, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1a1c7f0;
T_14 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1cad0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x1a1c980_0, 32;
    %set/v v0x1a1ca00_0, 8, 32;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1a1c4e0;
T_15 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1c770_0, 1;
    %jmp/0xz  T_15.0, 8;
    %load/v 8, v0x1a1c670_0, 32;
    %set/v v0x1a1c6f0_0, 8, 32;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1a1c180;
T_16 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1c460_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x1a1c310_0, 32;
    %set/v v0x1a1c390_0, 8, 32;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1a1be20;
T_17 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1c100_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x1a1bfb0_0, 32;
    %set/v v0x1a1c030_0, 8, 32;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1a1bac0;
T_18 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1bda0_0, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v0x1a1bc50_0, 32;
    %set/v v0x1a1bcd0_0, 8, 32;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1a1b760;
T_19 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1ba40_0, 1;
    %jmp/0xz  T_19.0, 8;
    %load/v 8, v0x1a1b8f0_0, 32;
    %set/v v0x1a1b970_0, 8, 32;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1a1b420;
T_20 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1b6e0_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x1a1b590_0, 32;
    %set/v v0x1a1b610_0, 8, 32;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1a1ae70;
T_21 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a19530_0, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x1a193e0_0, 32;
    %set/v v0x1a19460_0, 8, 32;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1a1ab10;
T_22 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1adf0_0, 1;
    %jmp/0xz  T_22.0, 8;
    %load/v 8, v0x1a1aca0_0, 32;
    %set/v v0x1a1ad20_0, 8, 32;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1a1a7b0;
T_23 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1aa90_0, 1;
    %jmp/0xz  T_23.0, 8;
    %load/v 8, v0x1a1a940_0, 32;
    %set/v v0x1a1a9c0_0, 8, 32;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1a1a450;
T_24 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1a730_0, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v0x1a1a5e0_0, 32;
    %set/v v0x1a1a660_0, 8, 32;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1a1a0f0;
T_25 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1a3d0_0, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v0x1a1a280_0, 32;
    %set/v v0x1a1a300_0, 8, 32;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1a19d90;
T_26 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a1a070_0, 1;
    %jmp/0xz  T_26.0, 8;
    %load/v 8, v0x1a19f20_0, 32;
    %set/v v0x1a19fa0_0, 8, 32;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1a19a30;
T_27 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a19d10_0, 1;
    %jmp/0xz  T_27.0, 8;
    %load/v 8, v0x1a19bc0_0, 32;
    %set/v v0x1a19c40_0, 8, 32;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1a196d0;
T_28 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a199b0_0, 1;
    %jmp/0xz  T_28.0, 8;
    %load/v 8, v0x1a19860_0, 32;
    %set/v v0x1a198e0_0, 8, 32;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1a19250;
T_29 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a19650_0, 1;
    %jmp/0xz  T_29.0, 8;
    %load/v 8, v0x1a185e0_0, 32;
    %set/v v0x1a186f0_0, 8, 32;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1a18ef0;
T_30 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a191d0_0, 1;
    %jmp/0xz  T_30.0, 8;
    %load/v 8, v0x1a19080_0, 32;
    %set/v v0x1a19100_0, 8, 32;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1a18b90;
T_31 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a18e70_0, 1;
    %jmp/0xz  T_31.0, 8;
    %load/v 8, v0x1a18d20_0, 32;
    %set/v v0x1a18da0_0, 8, 32;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1a18880;
T_32 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a18b10_0, 1;
    %jmp/0xz  T_32.0, 8;
    %load/v 8, v0x1a18a10_0, 32;
    %set/v v0x1a18a90_0, 8, 32;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1a18450;
T_33 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a18800_0, 1;
    %jmp/0xz  T_33.0, 8;
    %load/v 8, v0x1a18670_0, 32;
    %set/v v0x1a18780_0, 8, 32;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1a18110;
T_34 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a183d0_0, 1;
    %jmp/0xz  T_34.0, 8;
    %load/v 8, v0x1a18280_0, 32;
    %set/v v0x1a18300_0, 8, 32;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1a17d30;
T_35 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a18090_0, 1;
    %jmp/0xz  T_35.0, 8;
    %load/v 8, v0x1a17ef0_0, 32;
    %set/v v0x1a17fc0_0, 8, 32;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1a177a0;
T_36 ;
    %wait E_0x18080e0;
    %load/v 8, v0x1a17cb0_0, 1;
    %jmp/0xz  T_36.0, 8;
    %load/v 8, v0x1a17b80_0, 32;
    %set/v v0x1a17c30_0, 8, 32;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1a11070;
T_37 ;
    %wait E_0x19f64a0;
    %load/v 8, v0x1a11160_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_37.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_37.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_37.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_37.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_37.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_37.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_37.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_37.7, 6;
    %jmp T_37.8;
T_37.0 ;
    %set/v v0x1a11260_0, 0, 3;
    %set/v v0x1a111e0_0, 0, 1;
    %set/v v0x198a9d0_0, 0, 1;
    %jmp T_37.8;
T_37.1 ;
    %set/v v0x1a11260_0, 0, 3;
    %set/v v0x1a111e0_0, 1, 1;
    %set/v v0x198a9d0_0, 0, 1;
    %jmp T_37.8;
T_37.2 ;
    %movi 8, 1, 3;
    %set/v v0x1a11260_0, 8, 3;
    %set/v v0x1a111e0_0, 0, 1;
    %set/v v0x198a9d0_0, 0, 1;
    %jmp T_37.8;
T_37.3 ;
    %movi 8, 2, 3;
    %set/v v0x1a11260_0, 8, 3;
    %set/v v0x1a111e0_0, 0, 1;
    %set/v v0x198a9d0_0, 0, 1;
    %jmp T_37.8;
T_37.4 ;
    %movi 8, 2, 3;
    %set/v v0x1a11260_0, 8, 3;
    %set/v v0x1a111e0_0, 0, 1;
    %set/v v0x198a9d0_0, 1, 1;
    %jmp T_37.8;
T_37.5 ;
    %movi 8, 3, 3;
    %set/v v0x1a11260_0, 8, 3;
    %set/v v0x1a111e0_0, 0, 1;
    %set/v v0x198a9d0_0, 0, 1;
    %jmp T_37.8;
T_37.6 ;
    %movi 8, 3, 3;
    %set/v v0x1a11260_0, 8, 3;
    %set/v v0x1a111e0_0, 0, 1;
    %set/v v0x198a9d0_0, 1, 1;
    %jmp T_37.8;
T_37.7 ;
    %movi 8, 4, 3;
    %set/v v0x1a11260_0, 8, 3;
    %set/v v0x1a111e0_0, 1, 1;
    %set/v v0x198a9d0_0, 0, 1;
    %jmp T_37.8;
T_37.8 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x19170b0;
T_38 ;
    %wait E_0x1912480;
    %load/v 8, v0x19171a0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_38.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_38.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_38.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_38.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_38.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_38.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_38.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_38.7, 6;
    %jmp T_38.8;
T_38.0 ;
    %set/v v0x19172a0_0, 0, 3;
    %set/v v0x1917220_0, 0, 1;
    %set/v v0x18b0a90_0, 0, 1;
    %jmp T_38.8;
T_38.1 ;
    %set/v v0x19172a0_0, 0, 3;
    %set/v v0x1917220_0, 1, 1;
    %set/v v0x18b0a90_0, 0, 1;
    %jmp T_38.8;
T_38.2 ;
    %movi 8, 1, 3;
    %set/v v0x19172a0_0, 8, 3;
    %set/v v0x1917220_0, 0, 1;
    %set/v v0x18b0a90_0, 0, 1;
    %jmp T_38.8;
T_38.3 ;
    %movi 8, 2, 3;
    %set/v v0x19172a0_0, 8, 3;
    %set/v v0x1917220_0, 0, 1;
    %set/v v0x18b0a90_0, 0, 1;
    %jmp T_38.8;
T_38.4 ;
    %movi 8, 2, 3;
    %set/v v0x19172a0_0, 8, 3;
    %set/v v0x1917220_0, 0, 1;
    %set/v v0x18b0a90_0, 1, 1;
    %jmp T_38.8;
T_38.5 ;
    %movi 8, 3, 3;
    %set/v v0x19172a0_0, 8, 3;
    %set/v v0x1917220_0, 0, 1;
    %set/v v0x18b0a90_0, 0, 1;
    %jmp T_38.8;
T_38.6 ;
    %movi 8, 3, 3;
    %set/v v0x19172a0_0, 8, 3;
    %set/v v0x1917220_0, 0, 1;
    %set/v v0x18b0a90_0, 1, 1;
    %jmp T_38.8;
T_38.7 ;
    %movi 8, 4, 3;
    %set/v v0x19172a0_0, 8, 3;
    %set/v v0x1917220_0, 1, 1;
    %set/v v0x18b0a90_0, 0, 1;
    %jmp T_38.8;
T_38.8 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x181fa60;
T_39 ;
    %wait E_0x18080e0;
    %load/v 8, v0x181fef0_0, 1;
    %jmp/0xz  T_39.0, 8;
    %load/v 8, v0x181fc50_0, 32;
    %ix/getv 3, v0x181fb90_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x181fe70, 0, 8;
t_0 ;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x181c060;
T_40 ;
    %wait E_0x1817430;
    %load/v 8, v0x181c150_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_40.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_40.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_40.2, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_40.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_40.4, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_40.5, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_40.6, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_40.7, 6;
    %jmp T_40.8;
T_40.0 ;
    %set/v v0x181c250_0, 0, 3;
    %set/v v0x181c1d0_0, 0, 1;
    %set/v v0x17b5a00_0, 0, 1;
    %jmp T_40.8;
T_40.1 ;
    %set/v v0x181c250_0, 0, 3;
    %set/v v0x181c1d0_0, 1, 1;
    %set/v v0x17b5a00_0, 0, 1;
    %jmp T_40.8;
T_40.2 ;
    %movi 8, 1, 3;
    %set/v v0x181c250_0, 8, 3;
    %set/v v0x181c1d0_0, 0, 1;
    %set/v v0x17b5a00_0, 0, 1;
    %jmp T_40.8;
T_40.3 ;
    %movi 8, 2, 3;
    %set/v v0x181c250_0, 8, 3;
    %set/v v0x181c1d0_0, 0, 1;
    %set/v v0x17b5a00_0, 0, 1;
    %jmp T_40.8;
T_40.4 ;
    %movi 8, 2, 3;
    %set/v v0x181c250_0, 8, 3;
    %set/v v0x181c1d0_0, 0, 1;
    %set/v v0x17b5a00_0, 1, 1;
    %jmp T_40.8;
T_40.5 ;
    %movi 8, 3, 3;
    %set/v v0x181c250_0, 8, 3;
    %set/v v0x181c1d0_0, 0, 1;
    %set/v v0x17b5a00_0, 0, 1;
    %jmp T_40.8;
T_40.6 ;
    %movi 8, 3, 3;
    %set/v v0x181c250_0, 8, 3;
    %set/v v0x181c1d0_0, 0, 1;
    %set/v v0x17b5a00_0, 1, 1;
    %jmp T_40.8;
T_40.7 ;
    %movi 8, 4, 3;
    %set/v v0x181c250_0, 8, 3;
    %set/v v0x181c1d0_0, 1, 1;
    %set/v v0x17b5a00_0, 0, 1;
    %jmp T_40.8;
T_40.8 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1410770;
T_41 ;
    %wait E_0x1382320;
    %load/v 8, v0x1423dd0_0, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_41.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_41.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_41.2, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_41.3, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_41.4, 6;
    %jmp T_41.5;
T_41.0 ;
    %set/v v0x14240e0_0, 0, 1;
    %set/v v0x1424060_0, 0, 1;
    %set/v v0x141a250_0, 0, 2;
    %set/v v0x1410a50_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x14104e0_0, 8, 3;
    %set/v v0x141a1d0_0, 0, 2;
    %set/v v0x141a460_0, 0, 1;
    %set/v v0x141a4e0_0, 0, 1;
    %set/v v0x1410560_0, 1, 1;
    %jmp T_41.5;
T_41.1 ;
    %set/v v0x14240e0_0, 1, 1;
    %set/v v0x1424060_0, 0, 1;
    %set/v v0x141a250_0, 0, 2;
    %set/v v0x1410a50_0, 0, 1;
    %set/v v0x14104e0_0, 0, 3;
    %set/v v0x141a1d0_0, 0, 2;
    %set/v v0x141a460_0, 0, 1;
    %set/v v0x141a4e0_0, 0, 1;
    %set/v v0x1410560_0, 0, 1;
    %jmp T_41.5;
T_41.2 ;
    %set/v v0x14240e0_0, 0, 1;
    %set/v v0x1424060_0, 1, 1;
    %set/v v0x141a250_0, 0, 2;
    %set/v v0x1410a50_0, 0, 1;
    %set/v v0x14104e0_0, 0, 3;
    %set/v v0x141a1d0_0, 0, 2;
    %set/v v0x141a460_0, 0, 1;
    %set/v v0x141a4e0_0, 0, 1;
    %set/v v0x1410560_0, 0, 1;
    %jmp T_41.5;
T_41.3 ;
    %set/v v0x14240e0_0, 0, 1;
    %set/v v0x1424060_0, 0, 1;
    %set/v v0x141a250_0, 0, 2;
    %set/v v0x1410a50_0, 0, 1;
    %set/v v0x14104e0_0, 0, 3;
    %set/v v0x141a1d0_0, 0, 2;
    %set/v v0x141a460_0, 0, 1;
    %set/v v0x141a4e0_0, 1, 1;
    %set/v v0x1410560_0, 0, 1;
    %jmp T_41.5;
T_41.4 ;
    %set/v v0x14240e0_0, 1, 1;
    %set/v v0x1424060_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x141a250_0, 8, 2;
    %set/v v0x1410a50_0, 0, 1;
    %set/v v0x14104e0_0, 0, 3;
    %movi 8, 2, 2;
    %set/v v0x141a1d0_0, 8, 2;
    %set/v v0x141a460_0, 0, 1;
    %set/v v0x141a4e0_0, 1, 1;
    %set/v v0x1410560_0, 0, 1;
    %jmp T_41.5;
T_41.5 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x13f30b0;
T_42 ;
    %wait E_0x138d7f0;
    %load/v 8, v0x14109d0_0, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_42.0, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_42.1, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_42.2, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_42.3, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_42.4, 6;
    %jmp T_42.5;
T_42.0 ;
    %set/v v0x14069b0_0, 0, 1;
    %set/v v0x1406930_0, 0, 1;
    %set/v v0x1406c40_0, 0, 2;
    %set/v v0x13f33e0_0, 0, 1;
    %set/v v0x13fcfc0_0, 0, 3;
    %set/v v0x1406bc0_0, 0, 2;
    %set/v v0x13fcd30_0, 1, 1;
    %set/v v0x13fcdb0_0, 1, 1;
    %set/v v0x13fd040_0, 0, 1;
    %jmp T_42.5;
T_42.1 ;
    %set/v v0x14069b0_0, 1, 1;
    %set/v v0x1406930_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x1406c40_0, 8, 2;
    %set/v v0x13f33e0_0, 1, 1;
    %movi 8, 2, 3;
    %set/v v0x13fcfc0_0, 8, 3;
    %movi 8, 1, 2;
    %set/v v0x1406bc0_0, 8, 2;
    %set/v v0x13fcd30_0, 0, 1;
    %set/v v0x13fcdb0_0, 0, 1;
    %set/v v0x13fd040_0, 0, 1;
    %jmp T_42.5;
T_42.2 ;
    %set/v v0x14069b0_0, 1, 1;
    %set/v v0x1406930_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x1406c40_0, 8, 2;
    %set/v v0x13f33e0_0, 1, 1;
    %set/v v0x13fcfc0_0, 0, 3;
    %movi 8, 1, 2;
    %set/v v0x1406bc0_0, 8, 2;
    %set/v v0x13fcd30_0, 0, 1;
    %set/v v0x13fcdb0_0, 0, 1;
    %set/v v0x13fd040_0, 0, 1;
    %jmp T_42.5;
T_42.3 ;
    %set/v v0x14069b0_0, 1, 1;
    %set/v v0x1406930_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x1406c40_0, 8, 2;
    %set/v v0x13f33e0_0, 1, 1;
    %movi 8, 1, 3;
    %set/v v0x13fcfc0_0, 8, 3;
    %movi 8, 1, 2;
    %set/v v0x1406bc0_0, 8, 2;
    %set/v v0x13fcd30_0, 0, 1;
    %set/v v0x13fcdb0_0, 0, 1;
    %set/v v0x13fd040_0, 0, 1;
    %jmp T_42.5;
T_42.4 ;
    %set/v v0x14069b0_0, 1, 1;
    %set/v v0x1406930_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x1406c40_0, 8, 2;
    %set/v v0x13f33e0_0, 1, 1;
    %movi 8, 3, 3;
    %set/v v0x13fcfc0_0, 8, 3;
    %movi 8, 1, 2;
    %set/v v0x1406bc0_0, 8, 2;
    %set/v v0x13fcd30_0, 0, 1;
    %set/v v0x13fcdb0_0, 0, 1;
    %set/v v0x13fd040_0, 0, 1;
    %jmp T_42.5;
T_42.5 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13f35a0;
T_43 ;
    %wait E_0x134c9d0;
    %load/v 8, v0x145e650_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/0xz  T_43.0, 4;
    %load/v 8, v0x145e960_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1454ec0_0, 0, 8;
    %load/v 8, v0x1454ce0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x144b290_0, 0, 8;
    %load/v 8, v0x144ada0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x144b030_0, 0, 8;
    %load/v 8, v0x142db90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x142ddf0_0, 0, 8;
    %load/v 8, v0x142d980_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x142dc10_0, 0, 8;
    %load/v 8, v0x144afb0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x144b210_0, 0, 8;
    %load/v 8, v0x1437630_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x14378c0_0, 0, 8;
    %load/v 8, v0x14412e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x14414f0_0, 0, 8;
    %load/v 8, v0x1437840_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1437aa0_0, 0, 8;
    %jmp T_43.1;
T_43.0 ;
    %load/v 8, v0x145e8e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1454ec0_0, 0, 8;
    %load/v 8, v0x1454c60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x144b290_0, 0, 8;
    %load/v 8, v0x144ad20_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x144b030_0, 0, 8;
    %load/v 8, v0x142de70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x142ddf0_0, 0, 8;
    %load/v 8, v0x142d900_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x142dc10_0, 0, 8;
    %load/v 8, v0x1441260_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x144b210_0, 0, 8;
    %load/v 8, v0x14375b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x14378c0_0, 0, 8;
    %load/v 8, v0x1441570_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x14414f0_0, 0, 8;
    %load/v 8, v0x1437b20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1437aa0_0, 0, 8;
T_43.1 ;
    %jmp T_43;
    .thread T_43, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "./alu.v";
    "./multiplexers.v";
    "./regfile.v";
    "./jump_shifter.v";
    "cpu.t.v";
    "./cpu.v";
    "./instructionmemory.v";
    "./decoders.v";
    "./signextend.v";
    "./datamemory.v";
    "./control_unit_lut.v";
