
Lab_02_SysTick_Part_A_Andre.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ab4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001c48  08001c48  00011c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001c78  08001c78  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001c78  08001c78  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001c78  08001c78  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001c78  08001c78  00011c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001c7c  08001c7c  00011c7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001c80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000020  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000002c  2000002c  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003cae  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000bc8  00000000  00000000  00023cea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000003a0  00000000  00000000  000248b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000338  00000000  00000000  00024c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001def2  00000000  00000000  00024f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00003fbd  00000000  00000000  00042e82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b6b72  00000000  00000000  00046e3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000fd9b1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000d30  00000000  00000000  000fda04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001c30 	.word	0x08001c30

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08001c30 	.word	0x08001c30

080001d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	6039      	str	r1, [r7, #0]
 80001de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	db0a      	blt.n	80001fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001e8:	683b      	ldr	r3, [r7, #0]
 80001ea:	b2da      	uxtb	r2, r3
 80001ec:	490c      	ldr	r1, [pc, #48]	; (8000220 <__NVIC_SetPriority+0x4c>)
 80001ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f2:	0112      	lsls	r2, r2, #4
 80001f4:	b2d2      	uxtb	r2, r2
 80001f6:	440b      	add	r3, r1
 80001f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80001fc:	e00a      	b.n	8000214 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001fe:	683b      	ldr	r3, [r7, #0]
 8000200:	b2da      	uxtb	r2, r3
 8000202:	4908      	ldr	r1, [pc, #32]	; (8000224 <__NVIC_SetPriority+0x50>)
 8000204:	79fb      	ldrb	r3, [r7, #7]
 8000206:	f003 030f 	and.w	r3, r3, #15
 800020a:	3b04      	subs	r3, #4
 800020c:	0112      	lsls	r2, r2, #4
 800020e:	b2d2      	uxtb	r2, r2
 8000210:	440b      	add	r3, r1
 8000212:	761a      	strb	r2, [r3, #24]
}
 8000214:	bf00      	nop
 8000216:	370c      	adds	r7, #12
 8000218:	46bd      	mov	sp, r7
 800021a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021e:	4770      	bx	lr
 8000220:	e000e100 	.word	0xe000e100
 8000224:	e000ed00 	.word	0xe000ed00

08000228 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	SysTick_Init(16000);
 800022e:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8000232:	f000 f82b 	bl	800028c <SysTick_Init>
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN; //enable the bus for port B.
 8000236:	4b13      	ldr	r3, [pc, #76]	; (8000284 <main+0x5c>)
 8000238:	695b      	ldr	r3, [r3, #20]
 800023a:	4a12      	ldr	r2, [pc, #72]	; (8000284 <main+0x5c>)
 800023c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000240:	6153      	str	r3, [r2, #20]

	// Pin Configurations.
	SetPin(GPIOB, 5, OUTPUT, PUSHPULL, LOWSPEED, NOPULL); // (PB5) LED1
 8000242:	2300      	movs	r3, #0
 8000244:	9301      	str	r3, [sp, #4]
 8000246:	2300      	movs	r3, #0
 8000248:	9300      	str	r3, [sp, #0]
 800024a:	2300      	movs	r3, #0
 800024c:	2201      	movs	r2, #1
 800024e:	2105      	movs	r1, #5
 8000250:	480d      	ldr	r0, [pc, #52]	; (8000288 <main+0x60>)
 8000252:	f000 f8c4 	bl	80003de <SetPin>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000256:	f000 f8eb 	bl	8000430 <SystemClock_Config>
  {
    /* USER CODE END WHILE */

	  // Toggling LED

		  GPIOB->BSRR |= GPIO_BSRR_BS_5;
 800025a:	4b0b      	ldr	r3, [pc, #44]	; (8000288 <main+0x60>)
 800025c:	699b      	ldr	r3, [r3, #24]
 800025e:	4a0a      	ldr	r2, [pc, #40]	; (8000288 <main+0x60>)
 8000260:	f043 0320 	orr.w	r3, r3, #32
 8000264:	6193      	str	r3, [r2, #24]
		  Delay(500);
 8000266:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800026a:	f000 f83b 	bl	80002e4 <Delay>
		  GPIOB->BSRR |= GPIO_BSRR_BR_5;
 800026e:	4b06      	ldr	r3, [pc, #24]	; (8000288 <main+0x60>)
 8000270:	699b      	ldr	r3, [r3, #24]
 8000272:	4a05      	ldr	r2, [pc, #20]	; (8000288 <main+0x60>)
 8000274:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000278:	6193      	str	r3, [r2, #24]
		  Delay(500);
 800027a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800027e:	f000 f831 	bl	80002e4 <Delay>
		  GPIOB->BSRR |= GPIO_BSRR_BS_5;
 8000282:	e7ea      	b.n	800025a <main+0x32>
 8000284:	40021000 	.word	0x40021000
 8000288:	48000400 	.word	0x48000400

0800028c <SysTick_Init>:
  }
  /* USER CODE END 3 */
}


void SysTick_Init(uint32_t ticks){
 800028c:	b580      	push	{r7, lr}
 800028e:	b082      	sub	sp, #8
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
	SysTick->CTRL = 0;			// Disable SysTick
 8000294:	4b12      	ldr	r3, [pc, #72]	; (80002e0 <SysTick_Init+0x54>)
 8000296:	2200      	movs	r2, #0
 8000298:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = ticks - 1;  // Set reload register
 800029a:	4a11      	ldr	r2, [pc, #68]	; (80002e0 <SysTick_Init+0x54>)
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	3b01      	subs	r3, #1
 80002a0:	6053      	str	r3, [r2, #4]

	// Set interrupt priority of SysTick to least urgency (i.e., largest priority value)
	NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);
 80002a2:	210f      	movs	r1, #15
 80002a4:	f04f 30ff 	mov.w	r0, #4294967295
 80002a8:	f7ff ff94 	bl	80001d4 <__NVIC_SetPriority>

    SysTick->VAL = 0;             // Reset the SysTick counter value. Software should always clear during the initialization.
 80002ac:	4b0c      	ldr	r3, [pc, #48]	; (80002e0 <SysTick_Init+0x54>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	609a      	str	r2, [r3, #8]

    // Select processor clock: 1 = processor clock; 0 = external clock
    SysTick->CTRL |= SysTick_CTRL_CLKSOURCE;
 80002b2:	4b0b      	ldr	r3, [pc, #44]	; (80002e0 <SysTick_Init+0x54>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	4a0a      	ldr	r2, [pc, #40]	; (80002e0 <SysTick_Init+0x54>)
 80002b8:	f043 0304 	orr.w	r3, r3, #4
 80002bc:	6013      	str	r3, [r2, #0]

    // Enables SysTick interrupt, 1 = Enable, 0 = Disable
    SysTick->CTRL &= ~SysTick_CTRL_TICKINT;
 80002be:	4b08      	ldr	r3, [pc, #32]	; (80002e0 <SysTick_Init+0x54>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	4a07      	ldr	r2, [pc, #28]	; (80002e0 <SysTick_Init+0x54>)
 80002c4:	f023 0302 	bic.w	r3, r3, #2
 80002c8:	6013      	str	r3, [r2, #0]

    // Enable SysTick
    SysTick->CTRL |= SysTick_CTRL_ENABLE;
 80002ca:	4b05      	ldr	r3, [pc, #20]	; (80002e0 <SysTick_Init+0x54>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	4a04      	ldr	r2, [pc, #16]	; (80002e0 <SysTick_Init+0x54>)
 80002d0:	f043 0301 	orr.w	r3, r3, #1
 80002d4:	6013      	str	r3, [r2, #0]
}
 80002d6:	bf00      	nop
 80002d8:	3708      	adds	r7, #8
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}
 80002de:	bf00      	nop
 80002e0:	e000e010 	.word	0xe000e010

080002e4 <Delay>:

void Delay(uint32_t nTime){ // Delay in ms
 80002e4:	b480      	push	{r7}
 80002e6:	b085      	sub	sp, #20
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
	// nTime: Length of delay time
	// the Delay function initializes the TimeDelay variable, and waits until TimeDelay is decremented to nTime.
	volatile int32_t TimeDelay = 0;
 80002ec:	2300      	movs	r3, #0
 80002ee:	60fb      	str	r3, [r7, #12]
    while(TimeDelay != nTime)
 80002f0:	e008      	b.n	8000304 <Delay+0x20>
    {
        if(SysTick->CTRL & 1UL<<16)//check for counter flag register
 80002f2:	4b0a      	ldr	r3, [pc, #40]	; (800031c <Delay+0x38>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d002      	beq.n	8000304 <Delay+0x20>
      {
        TimeDelay++; //increment the counter until it is = nTime
 80002fe:	68fb      	ldr	r3, [r7, #12]
 8000300:	3301      	adds	r3, #1
 8000302:	60fb      	str	r3, [r7, #12]
    while(TimeDelay != nTime)
 8000304:	68fa      	ldr	r2, [r7, #12]
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	429a      	cmp	r2, r3
 800030a:	d1f2      	bne.n	80002f2 <Delay+0xe>
      }
    }
}
 800030c:	bf00      	nop
 800030e:	bf00      	nop
 8000310:	3714      	adds	r7, #20
 8000312:	46bd      	mov	sp, r7
 8000314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	e000e010 	.word	0xe000e010

08000320 <SetMode>:

// Register settings for GPIO
void SetMode(GPIO_TypeDef * PORT, uint8_t pin, uint8_t mode){
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
 8000328:	460b      	mov	r3, r1
 800032a:	70fb      	strb	r3, [r7, #3]
 800032c:	4613      	mov	r3, r2
 800032e:	70bb      	strb	r3, [r7, #2]
	PORT->MODER |= (mode << (pin * 2)); // Times 2 because register occupies 2 bits for each MODER.
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	78b9      	ldrb	r1, [r7, #2]
 8000336:	78fa      	ldrb	r2, [r7, #3]
 8000338:	0052      	lsls	r2, r2, #1
 800033a:	fa01 f202 	lsl.w	r2, r1, r2
 800033e:	431a      	orrs	r2, r3
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	601a      	str	r2, [r3, #0]
}
 8000344:	bf00      	nop
 8000346:	370c      	adds	r7, #12
 8000348:	46bd      	mov	sp, r7
 800034a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034e:	4770      	bx	lr

08000350 <SetType>:

void SetType(GPIO_TypeDef * PORT, uint8_t pin, uint8_t type){
 8000350:	b480      	push	{r7}
 8000352:	b083      	sub	sp, #12
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]
 8000358:	460b      	mov	r3, r1
 800035a:	70fb      	strb	r3, [r7, #3]
 800035c:	4613      	mov	r3, r2
 800035e:	70bb      	strb	r3, [r7, #2]
	PORT->OTYPER |= (type << pin);
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	685b      	ldr	r3, [r3, #4]
 8000364:	78b9      	ldrb	r1, [r7, #2]
 8000366:	78fa      	ldrb	r2, [r7, #3]
 8000368:	fa01 f202 	lsl.w	r2, r1, r2
 800036c:	431a      	orrs	r2, r3
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	605a      	str	r2, [r3, #4]
}
 8000372:	bf00      	nop
 8000374:	370c      	adds	r7, #12
 8000376:	46bd      	mov	sp, r7
 8000378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037c:	4770      	bx	lr

0800037e <SetSpeed>:

void SetSpeed(GPIO_TypeDef * PORT, uint8_t pin, uint8_t speed){
 800037e:	b480      	push	{r7}
 8000380:	b083      	sub	sp, #12
 8000382:	af00      	add	r7, sp, #0
 8000384:	6078      	str	r0, [r7, #4]
 8000386:	460b      	mov	r3, r1
 8000388:	70fb      	strb	r3, [r7, #3]
 800038a:	4613      	mov	r3, r2
 800038c:	70bb      	strb	r3, [r7, #2]
	PORT->OSPEEDR |= (speed << (pin * 2));
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	689b      	ldr	r3, [r3, #8]
 8000392:	78b9      	ldrb	r1, [r7, #2]
 8000394:	78fa      	ldrb	r2, [r7, #3]
 8000396:	0052      	lsls	r2, r2, #1
 8000398:	fa01 f202 	lsl.w	r2, r1, r2
 800039c:	431a      	orrs	r2, r3
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	609a      	str	r2, [r3, #8]
}
 80003a2:	bf00      	nop
 80003a4:	370c      	adds	r7, #12
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr

080003ae <SetPullType>:

void SetPullType(GPIO_TypeDef * PORT, uint8_t pin, uint8_t pulltype){
 80003ae:	b480      	push	{r7}
 80003b0:	b083      	sub	sp, #12
 80003b2:	af00      	add	r7, sp, #0
 80003b4:	6078      	str	r0, [r7, #4]
 80003b6:	460b      	mov	r3, r1
 80003b8:	70fb      	strb	r3, [r7, #3]
 80003ba:	4613      	mov	r3, r2
 80003bc:	70bb      	strb	r3, [r7, #2]
	PORT->PUPDR |= (pulltype << (pin * 2));
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	68db      	ldr	r3, [r3, #12]
 80003c2:	78b9      	ldrb	r1, [r7, #2]
 80003c4:	78fa      	ldrb	r2, [r7, #3]
 80003c6:	0052      	lsls	r2, r2, #1
 80003c8:	fa01 f202 	lsl.w	r2, r1, r2
 80003cc:	431a      	orrs	r2, r3
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	60da      	str	r2, [r3, #12]
}
 80003d2:	bf00      	nop
 80003d4:	370c      	adds	r7, #12
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr

080003de <SetPin>:

void SetPin(GPIO_TypeDef * PORT, uint8_t pin, uint8_t mode, uint8_t type, uint8_t speed, uint8_t pulltype){
 80003de:	b580      	push	{r7, lr}
 80003e0:	b082      	sub	sp, #8
 80003e2:	af00      	add	r7, sp, #0
 80003e4:	6078      	str	r0, [r7, #4]
 80003e6:	4608      	mov	r0, r1
 80003e8:	4611      	mov	r1, r2
 80003ea:	461a      	mov	r2, r3
 80003ec:	4603      	mov	r3, r0
 80003ee:	70fb      	strb	r3, [r7, #3]
 80003f0:	460b      	mov	r3, r1
 80003f2:	70bb      	strb	r3, [r7, #2]
 80003f4:	4613      	mov	r3, r2
 80003f6:	707b      	strb	r3, [r7, #1]
	SetMode(PORT, pin, mode);
 80003f8:	78ba      	ldrb	r2, [r7, #2]
 80003fa:	78fb      	ldrb	r3, [r7, #3]
 80003fc:	4619      	mov	r1, r3
 80003fe:	6878      	ldr	r0, [r7, #4]
 8000400:	f7ff ff8e 	bl	8000320 <SetMode>
	SetType(PORT, pin, type);
 8000404:	787a      	ldrb	r2, [r7, #1]
 8000406:	78fb      	ldrb	r3, [r7, #3]
 8000408:	4619      	mov	r1, r3
 800040a:	6878      	ldr	r0, [r7, #4]
 800040c:	f7ff ffa0 	bl	8000350 <SetType>
	SetSpeed(PORT, pin, speed);
 8000410:	7c3a      	ldrb	r2, [r7, #16]
 8000412:	78fb      	ldrb	r3, [r7, #3]
 8000414:	4619      	mov	r1, r3
 8000416:	6878      	ldr	r0, [r7, #4]
 8000418:	f7ff ffb1 	bl	800037e <SetSpeed>
	SetPullType(PORT, pin, pulltype);
 800041c:	7d3a      	ldrb	r2, [r7, #20]
 800041e:	78fb      	ldrb	r3, [r7, #3]
 8000420:	4619      	mov	r1, r3
 8000422:	6878      	ldr	r0, [r7, #4]
 8000424:	f7ff ffc3 	bl	80003ae <SetPullType>
}
 8000428:	bf00      	nop
 800042a:	3708      	adds	r7, #8
 800042c:	46bd      	mov	sp, r7
 800042e:	bd80      	pop	{r7, pc}

08000430 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b090      	sub	sp, #64	; 0x40
 8000434:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000436:	f107 0318 	add.w	r3, r7, #24
 800043a:	2228      	movs	r2, #40	; 0x28
 800043c:	2100      	movs	r1, #0
 800043e:	4618      	mov	r0, r3
 8000440:	f001 fbee 	bl	8001c20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000444:	1d3b      	adds	r3, r7, #4
 8000446:	2200      	movs	r2, #0
 8000448:	601a      	str	r2, [r3, #0]
 800044a:	605a      	str	r2, [r3, #4]
 800044c:	609a      	str	r2, [r3, #8]
 800044e:	60da      	str	r2, [r3, #12]
 8000450:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000452:	2302      	movs	r3, #2
 8000454:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000456:	2301      	movs	r3, #1
 8000458:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800045a:	2310      	movs	r3, #16
 800045c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800045e:	2300      	movs	r3, #0
 8000460:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000462:	f107 0318 	add.w	r3, r7, #24
 8000466:	4618      	mov	r0, r3
 8000468:	f000 f97c 	bl	8000764 <HAL_RCC_OscConfig>
 800046c:	4603      	mov	r3, r0
 800046e:	2b00      	cmp	r3, #0
 8000470:	d001      	beq.n	8000476 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000472:	f000 f818 	bl	80004a6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000476:	230f      	movs	r3, #15
 8000478:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800047a:	2300      	movs	r3, #0
 800047c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800047e:	2300      	movs	r3, #0
 8000480:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000482:	2300      	movs	r3, #0
 8000484:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000486:	2300      	movs	r3, #0
 8000488:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800048a:	1d3b      	adds	r3, r7, #4
 800048c:	2100      	movs	r1, #0
 800048e:	4618      	mov	r0, r3
 8000490:	f001 f9bc 	bl	800180c <HAL_RCC_ClockConfig>
 8000494:	4603      	mov	r3, r0
 8000496:	2b00      	cmp	r3, #0
 8000498:	d001      	beq.n	800049e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800049a:	f000 f804 	bl	80004a6 <Error_Handler>
  }
}
 800049e:	bf00      	nop
 80004a0:	3740      	adds	r7, #64	; 0x40
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bd80      	pop	{r7, pc}

080004a6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a6:	b480      	push	{r7}
 80004a8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004aa:	b672      	cpsid	i
}
 80004ac:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004ae:	e7fe      	b.n	80004ae <Error_Handler+0x8>

080004b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80004b4:	e7fe      	b.n	80004b4 <NMI_Handler+0x4>

080004b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004b6:	b480      	push	{r7}
 80004b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004ba:	e7fe      	b.n	80004ba <HardFault_Handler+0x4>

080004bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80004c0:	e7fe      	b.n	80004c0 <MemManage_Handler+0x4>

080004c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80004c2:	b480      	push	{r7}
 80004c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80004c6:	e7fe      	b.n	80004c6 <BusFault_Handler+0x4>

080004c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80004cc:	e7fe      	b.n	80004cc <UsageFault_Handler+0x4>

080004ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004ce:	b480      	push	{r7}
 80004d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004d2:	bf00      	nop
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr

080004dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr

080004ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004ea:	b480      	push	{r7}
 80004ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004ee:	bf00      	nop
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr

080004f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
//  HAL_IncTick();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004fc:	bf00      	nop
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr
	...

08000508 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800050c:	4b06      	ldr	r3, [pc, #24]	; (8000528 <SystemInit+0x20>)
 800050e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000512:	4a05      	ldr	r2, [pc, #20]	; (8000528 <SystemInit+0x20>)
 8000514:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000518:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800051c:	bf00      	nop
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	e000ed00 	.word	0xe000ed00

0800052c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800052c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000564 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000530:	480d      	ldr	r0, [pc, #52]	; (8000568 <LoopForever+0x6>)
  ldr r1, =_edata
 8000532:	490e      	ldr	r1, [pc, #56]	; (800056c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000534:	4a0e      	ldr	r2, [pc, #56]	; (8000570 <LoopForever+0xe>)
  movs r3, #0
 8000536:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000538:	e002      	b.n	8000540 <LoopCopyDataInit>

0800053a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800053a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800053c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800053e:	3304      	adds	r3, #4

08000540 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000540:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000542:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000544:	d3f9      	bcc.n	800053a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000546:	4a0b      	ldr	r2, [pc, #44]	; (8000574 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000548:	4c0b      	ldr	r4, [pc, #44]	; (8000578 <LoopForever+0x16>)
  movs r3, #0
 800054a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800054c:	e001      	b.n	8000552 <LoopFillZerobss>

0800054e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800054e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000550:	3204      	adds	r2, #4

08000552 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000552:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000554:	d3fb      	bcc.n	800054e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000556:	f7ff ffd7 	bl	8000508 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800055a:	f001 fb3d 	bl	8001bd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800055e:	f7ff fe63 	bl	8000228 <main>

08000562 <LoopForever>:

LoopForever:
    b LoopForever
 8000562:	e7fe      	b.n	8000562 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000564:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000568:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800056c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000570:	08001c80 	.word	0x08001c80
  ldr r2, =_sbss
 8000574:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000578:	2000002c 	.word	0x2000002c

0800057c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800057c:	e7fe      	b.n	800057c <ADC1_2_IRQHandler>
	...

08000580 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000588:	4b12      	ldr	r3, [pc, #72]	; (80005d4 <HAL_InitTick+0x54>)
 800058a:	681a      	ldr	r2, [r3, #0]
 800058c:	4b12      	ldr	r3, [pc, #72]	; (80005d8 <HAL_InitTick+0x58>)
 800058e:	781b      	ldrb	r3, [r3, #0]
 8000590:	4619      	mov	r1, r3
 8000592:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000596:	fbb3 f3f1 	udiv	r3, r3, r1
 800059a:	fbb2 f3f3 	udiv	r3, r2, r3
 800059e:	4618      	mov	r0, r3
 80005a0:	f000 f8d4 	bl	800074c <HAL_SYSTICK_Config>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005aa:	2301      	movs	r3, #1
 80005ac:	e00e      	b.n	80005cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	2b0f      	cmp	r3, #15
 80005b2:	d80a      	bhi.n	80005ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005b4:	2200      	movs	r2, #0
 80005b6:	6879      	ldr	r1, [r7, #4]
 80005b8:	f04f 30ff 	mov.w	r0, #4294967295
 80005bc:	f000 f8aa 	bl	8000714 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005c0:	4a06      	ldr	r2, [pc, #24]	; (80005dc <HAL_InitTick+0x5c>)
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80005c6:	2300      	movs	r3, #0
 80005c8:	e000      	b.n	80005cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005ca:	2301      	movs	r3, #1
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	20000000 	.word	0x20000000
 80005d8:	20000008 	.word	0x20000008
 80005dc:	20000004 	.word	0x20000004

080005e0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  return uwTick;  
 80005e4:	4b03      	ldr	r3, [pc, #12]	; (80005f4 <HAL_GetTick+0x14>)
 80005e6:	681b      	ldr	r3, [r3, #0]
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	20000028 	.word	0x20000028

080005f8 <__NVIC_GetPriorityGrouping>:
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005fc:	4b04      	ldr	r3, [pc, #16]	; (8000610 <__NVIC_GetPriorityGrouping+0x18>)
 80005fe:	68db      	ldr	r3, [r3, #12]
 8000600:	0a1b      	lsrs	r3, r3, #8
 8000602:	f003 0307 	and.w	r3, r3, #7
}
 8000606:	4618      	mov	r0, r3
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <__NVIC_SetPriority>:
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	6039      	str	r1, [r7, #0]
 800061e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000624:	2b00      	cmp	r3, #0
 8000626:	db0a      	blt.n	800063e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	b2da      	uxtb	r2, r3
 800062c:	490c      	ldr	r1, [pc, #48]	; (8000660 <__NVIC_SetPriority+0x4c>)
 800062e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000632:	0112      	lsls	r2, r2, #4
 8000634:	b2d2      	uxtb	r2, r2
 8000636:	440b      	add	r3, r1
 8000638:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800063c:	e00a      	b.n	8000654 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	b2da      	uxtb	r2, r3
 8000642:	4908      	ldr	r1, [pc, #32]	; (8000664 <__NVIC_SetPriority+0x50>)
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	f003 030f 	and.w	r3, r3, #15
 800064a:	3b04      	subs	r3, #4
 800064c:	0112      	lsls	r2, r2, #4
 800064e:	b2d2      	uxtb	r2, r2
 8000650:	440b      	add	r3, r1
 8000652:	761a      	strb	r2, [r3, #24]
}
 8000654:	bf00      	nop
 8000656:	370c      	adds	r7, #12
 8000658:	46bd      	mov	sp, r7
 800065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065e:	4770      	bx	lr
 8000660:	e000e100 	.word	0xe000e100
 8000664:	e000ed00 	.word	0xe000ed00

08000668 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000668:	b480      	push	{r7}
 800066a:	b089      	sub	sp, #36	; 0x24
 800066c:	af00      	add	r7, sp, #0
 800066e:	60f8      	str	r0, [r7, #12]
 8000670:	60b9      	str	r1, [r7, #8]
 8000672:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	f003 0307 	and.w	r3, r3, #7
 800067a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800067c:	69fb      	ldr	r3, [r7, #28]
 800067e:	f1c3 0307 	rsb	r3, r3, #7
 8000682:	2b04      	cmp	r3, #4
 8000684:	bf28      	it	cs
 8000686:	2304      	movcs	r3, #4
 8000688:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800068a:	69fb      	ldr	r3, [r7, #28]
 800068c:	3304      	adds	r3, #4
 800068e:	2b06      	cmp	r3, #6
 8000690:	d902      	bls.n	8000698 <NVIC_EncodePriority+0x30>
 8000692:	69fb      	ldr	r3, [r7, #28]
 8000694:	3b03      	subs	r3, #3
 8000696:	e000      	b.n	800069a <NVIC_EncodePriority+0x32>
 8000698:	2300      	movs	r3, #0
 800069a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800069c:	f04f 32ff 	mov.w	r2, #4294967295
 80006a0:	69bb      	ldr	r3, [r7, #24]
 80006a2:	fa02 f303 	lsl.w	r3, r2, r3
 80006a6:	43da      	mvns	r2, r3
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	401a      	ands	r2, r3
 80006ac:	697b      	ldr	r3, [r7, #20]
 80006ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006b0:	f04f 31ff 	mov.w	r1, #4294967295
 80006b4:	697b      	ldr	r3, [r7, #20]
 80006b6:	fa01 f303 	lsl.w	r3, r1, r3
 80006ba:	43d9      	mvns	r1, r3
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c0:	4313      	orrs	r3, r2
         );
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	3724      	adds	r7, #36	; 0x24
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
	...

080006d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	3b01      	subs	r3, #1
 80006dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006e0:	d301      	bcc.n	80006e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006e2:	2301      	movs	r3, #1
 80006e4:	e00f      	b.n	8000706 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006e6:	4a0a      	ldr	r2, [pc, #40]	; (8000710 <SysTick_Config+0x40>)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	3b01      	subs	r3, #1
 80006ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006ee:	210f      	movs	r1, #15
 80006f0:	f04f 30ff 	mov.w	r0, #4294967295
 80006f4:	f7ff ff8e 	bl	8000614 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f8:	4b05      	ldr	r3, [pc, #20]	; (8000710 <SysTick_Config+0x40>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fe:	4b04      	ldr	r3, [pc, #16]	; (8000710 <SysTick_Config+0x40>)
 8000700:	2207      	movs	r2, #7
 8000702:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000704:	2300      	movs	r3, #0
}
 8000706:	4618      	mov	r0, r3
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	e000e010 	.word	0xe000e010

08000714 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b086      	sub	sp, #24
 8000718:	af00      	add	r7, sp, #0
 800071a:	4603      	mov	r3, r0
 800071c:	60b9      	str	r1, [r7, #8]
 800071e:	607a      	str	r2, [r7, #4]
 8000720:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000722:	2300      	movs	r3, #0
 8000724:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000726:	f7ff ff67 	bl	80005f8 <__NVIC_GetPriorityGrouping>
 800072a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800072c:	687a      	ldr	r2, [r7, #4]
 800072e:	68b9      	ldr	r1, [r7, #8]
 8000730:	6978      	ldr	r0, [r7, #20]
 8000732:	f7ff ff99 	bl	8000668 <NVIC_EncodePriority>
 8000736:	4602      	mov	r2, r0
 8000738:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800073c:	4611      	mov	r1, r2
 800073e:	4618      	mov	r0, r3
 8000740:	f7ff ff68 	bl	8000614 <__NVIC_SetPriority>
}
 8000744:	bf00      	nop
 8000746:	3718      	adds	r7, #24
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f7ff ffbb 	bl	80006d0 <SysTick_Config>
 800075a:	4603      	mov	r3, r0
}
 800075c:	4618      	mov	r0, r3
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}

08000764 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800076a:	af00      	add	r7, sp, #0
 800076c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000770:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000774:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000776:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800077a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d102      	bne.n	800078a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000784:	2301      	movs	r3, #1
 8000786:	f001 b83a 	b.w	80017fe <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800078a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800078e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	2b00      	cmp	r3, #0
 800079c:	f000 816f 	beq.w	8000a7e <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80007a0:	4bb5      	ldr	r3, [pc, #724]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80007a2:	685b      	ldr	r3, [r3, #4]
 80007a4:	f003 030c 	and.w	r3, r3, #12
 80007a8:	2b04      	cmp	r3, #4
 80007aa:	d00c      	beq.n	80007c6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007ac:	4bb2      	ldr	r3, [pc, #712]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	f003 030c 	and.w	r3, r3, #12
 80007b4:	2b08      	cmp	r3, #8
 80007b6:	d15c      	bne.n	8000872 <HAL_RCC_OscConfig+0x10e>
 80007b8:	4baf      	ldr	r3, [pc, #700]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80007ba:	685b      	ldr	r3, [r3, #4]
 80007bc:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80007c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007c4:	d155      	bne.n	8000872 <HAL_RCC_OscConfig+0x10e>
 80007c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80007ca:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007ce:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80007d2:	fa93 f3a3 	rbit	r3, r3
 80007d6:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80007da:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007de:	fab3 f383 	clz	r3, r3
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	095b      	lsrs	r3, r3, #5
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	f043 0301 	orr.w	r3, r3, #1
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	d102      	bne.n	80007f8 <HAL_RCC_OscConfig+0x94>
 80007f2:	4ba1      	ldr	r3, [pc, #644]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	e015      	b.n	8000824 <HAL_RCC_OscConfig+0xc0>
 80007f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80007fc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000800:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000804:	fa93 f3a3 	rbit	r3, r3
 8000808:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800080c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000810:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000814:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000818:	fa93 f3a3 	rbit	r3, r3
 800081c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000820:	4b95      	ldr	r3, [pc, #596]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 8000822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000824:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000828:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800082c:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000830:	fa92 f2a2 	rbit	r2, r2
 8000834:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000838:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800083c:	fab2 f282 	clz	r2, r2
 8000840:	b2d2      	uxtb	r2, r2
 8000842:	f042 0220 	orr.w	r2, r2, #32
 8000846:	b2d2      	uxtb	r2, r2
 8000848:	f002 021f 	and.w	r2, r2, #31
 800084c:	2101      	movs	r1, #1
 800084e:	fa01 f202 	lsl.w	r2, r1, r2
 8000852:	4013      	ands	r3, r2
 8000854:	2b00      	cmp	r3, #0
 8000856:	f000 8111 	beq.w	8000a7c <HAL_RCC_OscConfig+0x318>
 800085a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800085e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	2b00      	cmp	r3, #0
 8000868:	f040 8108 	bne.w	8000a7c <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 800086c:	2301      	movs	r3, #1
 800086e:	f000 bfc6 	b.w	80017fe <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000872:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000876:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000882:	d106      	bne.n	8000892 <HAL_RCC_OscConfig+0x12e>
 8000884:	4b7c      	ldr	r3, [pc, #496]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	4a7b      	ldr	r2, [pc, #492]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 800088a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800088e:	6013      	str	r3, [r2, #0]
 8000890:	e036      	b.n	8000900 <HAL_RCC_OscConfig+0x19c>
 8000892:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000896:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d10c      	bne.n	80008bc <HAL_RCC_OscConfig+0x158>
 80008a2:	4b75      	ldr	r3, [pc, #468]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4a74      	ldr	r2, [pc, #464]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80008a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008ac:	6013      	str	r3, [r2, #0]
 80008ae:	4b72      	ldr	r3, [pc, #456]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a71      	ldr	r2, [pc, #452]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80008b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008b8:	6013      	str	r3, [r2, #0]
 80008ba:	e021      	b.n	8000900 <HAL_RCC_OscConfig+0x19c>
 80008bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80008c0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	685b      	ldr	r3, [r3, #4]
 80008c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80008cc:	d10c      	bne.n	80008e8 <HAL_RCC_OscConfig+0x184>
 80008ce:	4b6a      	ldr	r3, [pc, #424]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	4a69      	ldr	r2, [pc, #420]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80008d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008d8:	6013      	str	r3, [r2, #0]
 80008da:	4b67      	ldr	r3, [pc, #412]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	4a66      	ldr	r2, [pc, #408]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80008e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008e4:	6013      	str	r3, [r2, #0]
 80008e6:	e00b      	b.n	8000900 <HAL_RCC_OscConfig+0x19c>
 80008e8:	4b63      	ldr	r3, [pc, #396]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a62      	ldr	r2, [pc, #392]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80008ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008f2:	6013      	str	r3, [r2, #0]
 80008f4:	4b60      	ldr	r3, [pc, #384]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a5f      	ldr	r2, [pc, #380]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 80008fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008fe:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000900:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000904:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d059      	beq.n	80009c4 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000910:	f7ff fe66 	bl	80005e0 <HAL_GetTick>
 8000914:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000918:	e00a      	b.n	8000930 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800091a:	f7ff fe61 	bl	80005e0 <HAL_GetTick>
 800091e:	4602      	mov	r2, r0
 8000920:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000924:	1ad3      	subs	r3, r2, r3
 8000926:	2b64      	cmp	r3, #100	; 0x64
 8000928:	d902      	bls.n	8000930 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800092a:	2303      	movs	r3, #3
 800092c:	f000 bf67 	b.w	80017fe <HAL_RCC_OscConfig+0x109a>
 8000930:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000934:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000938:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800093c:	fa93 f3a3 	rbit	r3, r3
 8000940:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000944:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000948:	fab3 f383 	clz	r3, r3
 800094c:	b2db      	uxtb	r3, r3
 800094e:	095b      	lsrs	r3, r3, #5
 8000950:	b2db      	uxtb	r3, r3
 8000952:	f043 0301 	orr.w	r3, r3, #1
 8000956:	b2db      	uxtb	r3, r3
 8000958:	2b01      	cmp	r3, #1
 800095a:	d102      	bne.n	8000962 <HAL_RCC_OscConfig+0x1fe>
 800095c:	4b46      	ldr	r3, [pc, #280]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	e015      	b.n	800098e <HAL_RCC_OscConfig+0x22a>
 8000962:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000966:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800096a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800096e:	fa93 f3a3 	rbit	r3, r3
 8000972:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000976:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800097a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800097e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000982:	fa93 f3a3 	rbit	r3, r3
 8000986:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800098a:	4b3b      	ldr	r3, [pc, #236]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 800098c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800098e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000992:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000996:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800099a:	fa92 f2a2 	rbit	r2, r2
 800099e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80009a2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80009a6:	fab2 f282 	clz	r2, r2
 80009aa:	b2d2      	uxtb	r2, r2
 80009ac:	f042 0220 	orr.w	r2, r2, #32
 80009b0:	b2d2      	uxtb	r2, r2
 80009b2:	f002 021f 	and.w	r2, r2, #31
 80009b6:	2101      	movs	r1, #1
 80009b8:	fa01 f202 	lsl.w	r2, r1, r2
 80009bc:	4013      	ands	r3, r2
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d0ab      	beq.n	800091a <HAL_RCC_OscConfig+0x1b6>
 80009c2:	e05c      	b.n	8000a7e <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009c4:	f7ff fe0c 	bl	80005e0 <HAL_GetTick>
 80009c8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009cc:	e00a      	b.n	80009e4 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009ce:	f7ff fe07 	bl	80005e0 <HAL_GetTick>
 80009d2:	4602      	mov	r2, r0
 80009d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80009d8:	1ad3      	subs	r3, r2, r3
 80009da:	2b64      	cmp	r3, #100	; 0x64
 80009dc:	d902      	bls.n	80009e4 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80009de:	2303      	movs	r3, #3
 80009e0:	f000 bf0d 	b.w	80017fe <HAL_RCC_OscConfig+0x109a>
 80009e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009e8:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ec:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80009f0:	fa93 f3a3 	rbit	r3, r3
 80009f4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80009f8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009fc:	fab3 f383 	clz	r3, r3
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	095b      	lsrs	r3, r3, #5
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	f043 0301 	orr.w	r3, r3, #1
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d102      	bne.n	8000a16 <HAL_RCC_OscConfig+0x2b2>
 8000a10:	4b19      	ldr	r3, [pc, #100]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	e015      	b.n	8000a42 <HAL_RCC_OscConfig+0x2de>
 8000a16:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a1a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a1e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000a22:	fa93 f3a3 	rbit	r3, r3
 8000a26:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000a2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a2e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000a32:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000a36:	fa93 f3a3 	rbit	r3, r3
 8000a3a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000a3e:	4b0e      	ldr	r3, [pc, #56]	; (8000a78 <HAL_RCC_OscConfig+0x314>)
 8000a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a42:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a46:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000a4a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000a4e:	fa92 f2a2 	rbit	r2, r2
 8000a52:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000a56:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000a5a:	fab2 f282 	clz	r2, r2
 8000a5e:	b2d2      	uxtb	r2, r2
 8000a60:	f042 0220 	orr.w	r2, r2, #32
 8000a64:	b2d2      	uxtb	r2, r2
 8000a66:	f002 021f 	and.w	r2, r2, #31
 8000a6a:	2101      	movs	r1, #1
 8000a6c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a70:	4013      	ands	r3, r2
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d1ab      	bne.n	80009ce <HAL_RCC_OscConfig+0x26a>
 8000a76:	e002      	b.n	8000a7e <HAL_RCC_OscConfig+0x31a>
 8000a78:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000a82:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f003 0302 	and.w	r3, r3, #2
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	f000 817f 	beq.w	8000d92 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000a94:	4ba7      	ldr	r3, [pc, #668]	; (8000d34 <HAL_RCC_OscConfig+0x5d0>)
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f003 030c 	and.w	r3, r3, #12
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d00c      	beq.n	8000aba <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000aa0:	4ba4      	ldr	r3, [pc, #656]	; (8000d34 <HAL_RCC_OscConfig+0x5d0>)
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	f003 030c 	and.w	r3, r3, #12
 8000aa8:	2b08      	cmp	r3, #8
 8000aaa:	d173      	bne.n	8000b94 <HAL_RCC_OscConfig+0x430>
 8000aac:	4ba1      	ldr	r3, [pc, #644]	; (8000d34 <HAL_RCC_OscConfig+0x5d0>)
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000ab4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000ab8:	d16c      	bne.n	8000b94 <HAL_RCC_OscConfig+0x430>
 8000aba:	2302      	movs	r3, #2
 8000abc:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ac0:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000ac4:	fa93 f3a3 	rbit	r3, r3
 8000ac8:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8000acc:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ad0:	fab3 f383 	clz	r3, r3
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	095b      	lsrs	r3, r3, #5
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	f043 0301 	orr.w	r3, r3, #1
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d102      	bne.n	8000aea <HAL_RCC_OscConfig+0x386>
 8000ae4:	4b93      	ldr	r3, [pc, #588]	; (8000d34 <HAL_RCC_OscConfig+0x5d0>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	e013      	b.n	8000b12 <HAL_RCC_OscConfig+0x3ae>
 8000aea:	2302      	movs	r3, #2
 8000aec:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000af0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000af4:	fa93 f3a3 	rbit	r3, r3
 8000af8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000afc:	2302      	movs	r3, #2
 8000afe:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000b02:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000b06:	fa93 f3a3 	rbit	r3, r3
 8000b0a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000b0e:	4b89      	ldr	r3, [pc, #548]	; (8000d34 <HAL_RCC_OscConfig+0x5d0>)
 8000b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b12:	2202      	movs	r2, #2
 8000b14:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000b18:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000b1c:	fa92 f2a2 	rbit	r2, r2
 8000b20:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8000b24:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000b28:	fab2 f282 	clz	r2, r2
 8000b2c:	b2d2      	uxtb	r2, r2
 8000b2e:	f042 0220 	orr.w	r2, r2, #32
 8000b32:	b2d2      	uxtb	r2, r2
 8000b34:	f002 021f 	and.w	r2, r2, #31
 8000b38:	2101      	movs	r1, #1
 8000b3a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b3e:	4013      	ands	r3, r2
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d00a      	beq.n	8000b5a <HAL_RCC_OscConfig+0x3f6>
 8000b44:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000b48:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d002      	beq.n	8000b5a <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8000b54:	2301      	movs	r3, #1
 8000b56:	f000 be52 	b.w	80017fe <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b5a:	4b76      	ldr	r3, [pc, #472]	; (8000d34 <HAL_RCC_OscConfig+0x5d0>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000b66:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	691b      	ldr	r3, [r3, #16]
 8000b6e:	21f8      	movs	r1, #248	; 0xf8
 8000b70:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b74:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8000b78:	fa91 f1a1 	rbit	r1, r1
 8000b7c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8000b80:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000b84:	fab1 f181 	clz	r1, r1
 8000b88:	b2c9      	uxtb	r1, r1
 8000b8a:	408b      	lsls	r3, r1
 8000b8c:	4969      	ldr	r1, [pc, #420]	; (8000d34 <HAL_RCC_OscConfig+0x5d0>)
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b92:	e0fe      	b.n	8000d92 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000b98:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	f000 8088 	beq.w	8000cb6 <HAL_RCC_OscConfig+0x552>
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bac:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000bb0:	fa93 f3a3 	rbit	r3, r3
 8000bb4:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8000bb8:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bbc:	fab3 f383 	clz	r3, r3
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000bc6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000bca:	009b      	lsls	r3, r3, #2
 8000bcc:	461a      	mov	r2, r3
 8000bce:	2301      	movs	r3, #1
 8000bd0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bd2:	f7ff fd05 	bl	80005e0 <HAL_GetTick>
 8000bd6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bda:	e00a      	b.n	8000bf2 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bdc:	f7ff fd00 	bl	80005e0 <HAL_GetTick>
 8000be0:	4602      	mov	r2, r0
 8000be2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000be6:	1ad3      	subs	r3, r2, r3
 8000be8:	2b02      	cmp	r3, #2
 8000bea:	d902      	bls.n	8000bf2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8000bec:	2303      	movs	r3, #3
 8000bee:	f000 be06 	b.w	80017fe <HAL_RCC_OscConfig+0x109a>
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bf8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000bfc:	fa93 f3a3 	rbit	r3, r3
 8000c00:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8000c04:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c08:	fab3 f383 	clz	r3, r3
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	095b      	lsrs	r3, r3, #5
 8000c10:	b2db      	uxtb	r3, r3
 8000c12:	f043 0301 	orr.w	r3, r3, #1
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d102      	bne.n	8000c22 <HAL_RCC_OscConfig+0x4be>
 8000c1c:	4b45      	ldr	r3, [pc, #276]	; (8000d34 <HAL_RCC_OscConfig+0x5d0>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	e013      	b.n	8000c4a <HAL_RCC_OscConfig+0x4e6>
 8000c22:	2302      	movs	r3, #2
 8000c24:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c28:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000c2c:	fa93 f3a3 	rbit	r3, r3
 8000c30:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000c34:	2302      	movs	r3, #2
 8000c36:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000c3a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000c3e:	fa93 f3a3 	rbit	r3, r3
 8000c42:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000c46:	4b3b      	ldr	r3, [pc, #236]	; (8000d34 <HAL_RCC_OscConfig+0x5d0>)
 8000c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c4a:	2202      	movs	r2, #2
 8000c4c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000c50:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000c54:	fa92 f2a2 	rbit	r2, r2
 8000c58:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8000c5c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000c60:	fab2 f282 	clz	r2, r2
 8000c64:	b2d2      	uxtb	r2, r2
 8000c66:	f042 0220 	orr.w	r2, r2, #32
 8000c6a:	b2d2      	uxtb	r2, r2
 8000c6c:	f002 021f 	and.w	r2, r2, #31
 8000c70:	2101      	movs	r1, #1
 8000c72:	fa01 f202 	lsl.w	r2, r1, r2
 8000c76:	4013      	ands	r3, r2
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d0af      	beq.n	8000bdc <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c7c:	4b2d      	ldr	r3, [pc, #180]	; (8000d34 <HAL_RCC_OscConfig+0x5d0>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000c88:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	691b      	ldr	r3, [r3, #16]
 8000c90:	21f8      	movs	r1, #248	; 0xf8
 8000c92:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c96:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8000c9a:	fa91 f1a1 	rbit	r1, r1
 8000c9e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8000ca2:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8000ca6:	fab1 f181 	clz	r1, r1
 8000caa:	b2c9      	uxtb	r1, r1
 8000cac:	408b      	lsls	r3, r1
 8000cae:	4921      	ldr	r1, [pc, #132]	; (8000d34 <HAL_RCC_OscConfig+0x5d0>)
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	600b      	str	r3, [r1, #0]
 8000cb4:	e06d      	b.n	8000d92 <HAL_RCC_OscConfig+0x62e>
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cbc:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000cc0:	fa93 f3a3 	rbit	r3, r3
 8000cc4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8000cc8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ccc:	fab3 f383 	clz	r3, r3
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000cd6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	461a      	mov	r2, r3
 8000cde:	2300      	movs	r3, #0
 8000ce0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ce2:	f7ff fc7d 	bl	80005e0 <HAL_GetTick>
 8000ce6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cea:	e00a      	b.n	8000d02 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cec:	f7ff fc78 	bl	80005e0 <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000cf6:	1ad3      	subs	r3, r2, r3
 8000cf8:	2b02      	cmp	r3, #2
 8000cfa:	d902      	bls.n	8000d02 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8000cfc:	2303      	movs	r3, #3
 8000cfe:	f000 bd7e 	b.w	80017fe <HAL_RCC_OscConfig+0x109a>
 8000d02:	2302      	movs	r3, #2
 8000d04:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d08:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000d0c:	fa93 f3a3 	rbit	r3, r3
 8000d10:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8000d14:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d18:	fab3 f383 	clz	r3, r3
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	095b      	lsrs	r3, r3, #5
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	f043 0301 	orr.w	r3, r3, #1
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d105      	bne.n	8000d38 <HAL_RCC_OscConfig+0x5d4>
 8000d2c:	4b01      	ldr	r3, [pc, #4]	; (8000d34 <HAL_RCC_OscConfig+0x5d0>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	e016      	b.n	8000d60 <HAL_RCC_OscConfig+0x5fc>
 8000d32:	bf00      	nop
 8000d34:	40021000 	.word	0x40021000
 8000d38:	2302      	movs	r3, #2
 8000d3a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000d42:	fa93 f3a3 	rbit	r3, r3
 8000d46:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000d4a:	2302      	movs	r3, #2
 8000d4c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000d50:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000d54:	fa93 f3a3 	rbit	r3, r3
 8000d58:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000d5c:	4bbf      	ldr	r3, [pc, #764]	; (800105c <HAL_RCC_OscConfig+0x8f8>)
 8000d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d60:	2202      	movs	r2, #2
 8000d62:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000d66:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000d6a:	fa92 f2a2 	rbit	r2, r2
 8000d6e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8000d72:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	b2d2      	uxtb	r2, r2
 8000d7c:	f042 0220 	orr.w	r2, r2, #32
 8000d80:	b2d2      	uxtb	r2, r2
 8000d82:	f002 021f 	and.w	r2, r2, #31
 8000d86:	2101      	movs	r1, #1
 8000d88:	fa01 f202 	lsl.w	r2, r1, r2
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d1ac      	bne.n	8000cec <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d92:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000d96:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f003 0308 	and.w	r3, r3, #8
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f000 8113 	beq.w	8000fce <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000da8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000dac:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	695b      	ldr	r3, [r3, #20]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d07c      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x74e>
 8000db8:	2301      	movs	r3, #1
 8000dba:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000dc2:	fa93 f3a3 	rbit	r3, r3
 8000dc6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8000dca:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dce:	fab3 f383 	clz	r3, r3
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4ba2      	ldr	r3, [pc, #648]	; (8001060 <HAL_RCC_OscConfig+0x8fc>)
 8000dd8:	4413      	add	r3, r2
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	461a      	mov	r2, r3
 8000dde:	2301      	movs	r3, #1
 8000de0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000de2:	f7ff fbfd 	bl	80005e0 <HAL_GetTick>
 8000de6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dea:	e00a      	b.n	8000e02 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dec:	f7ff fbf8 	bl	80005e0 <HAL_GetTick>
 8000df0:	4602      	mov	r2, r0
 8000df2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000df6:	1ad3      	subs	r3, r2, r3
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d902      	bls.n	8000e02 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8000dfc:	2303      	movs	r3, #3
 8000dfe:	f000 bcfe 	b.w	80017fe <HAL_RCC_OscConfig+0x109a>
 8000e02:	2302      	movs	r3, #2
 8000e04:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e08:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000e0c:	fa93 f2a3 	rbit	r2, r3
 8000e10:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e14:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e1e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000e22:	2202      	movs	r2, #2
 8000e24:	601a      	str	r2, [r3, #0]
 8000e26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e2a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	fa93 f2a3 	rbit	r2, r3
 8000e34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000e3c:	601a      	str	r2, [r3, #0]
 8000e3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e42:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000e46:	2202      	movs	r2, #2
 8000e48:	601a      	str	r2, [r3, #0]
 8000e4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e4e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	fa93 f2a3 	rbit	r2, r3
 8000e58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e5c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8000e60:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e62:	4b7e      	ldr	r3, [pc, #504]	; (800105c <HAL_RCC_OscConfig+0x8f8>)
 8000e64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e66:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e6a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8000e6e:	2102      	movs	r1, #2
 8000e70:	6019      	str	r1, [r3, #0]
 8000e72:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e76:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	fa93 f1a3 	rbit	r1, r3
 8000e80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e84:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000e88:	6019      	str	r1, [r3, #0]
  return result;
 8000e8a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000e8e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	fab3 f383 	clz	r3, r3
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	f003 031f 	and.w	r3, r3, #31
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eaa:	4013      	ands	r3, r2
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d09d      	beq.n	8000dec <HAL_RCC_OscConfig+0x688>
 8000eb0:	e08d      	b.n	8000fce <HAL_RCC_OscConfig+0x86a>
 8000eb2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000eb6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8000eba:	2201      	movs	r2, #1
 8000ebc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ebe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000ec2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	fa93 f2a3 	rbit	r2, r3
 8000ecc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000ed0:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000ed4:	601a      	str	r2, [r3, #0]
  return result;
 8000ed6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000eda:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000ede:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ee0:	fab3 f383 	clz	r3, r3
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	4b5d      	ldr	r3, [pc, #372]	; (8001060 <HAL_RCC_OscConfig+0x8fc>)
 8000eea:	4413      	add	r3, r2
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	461a      	mov	r2, r3
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ef4:	f7ff fb74 	bl	80005e0 <HAL_GetTick>
 8000ef8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000efc:	e00a      	b.n	8000f14 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000efe:	f7ff fb6f 	bl	80005e0 <HAL_GetTick>
 8000f02:	4602      	mov	r2, r0
 8000f04:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	2b02      	cmp	r3, #2
 8000f0c:	d902      	bls.n	8000f14 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8000f0e:	2303      	movs	r3, #3
 8000f10:	f000 bc75 	b.w	80017fe <HAL_RCC_OscConfig+0x109a>
 8000f14:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f18:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8000f1c:	2202      	movs	r2, #2
 8000f1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f24:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	fa93 f2a3 	rbit	r2, r3
 8000f2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f32:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000f36:	601a      	str	r2, [r3, #0]
 8000f38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f3c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8000f40:	2202      	movs	r2, #2
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f48:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	fa93 f2a3 	rbit	r2, r3
 8000f52:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f56:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f60:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8000f64:	2202      	movs	r2, #2
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f6c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	fa93 f2a3 	rbit	r2, r3
 8000f76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f7a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8000f7e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f80:	4b36      	ldr	r3, [pc, #216]	; (800105c <HAL_RCC_OscConfig+0x8f8>)
 8000f82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f88:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8000f8c:	2102      	movs	r1, #2
 8000f8e:	6019      	str	r1, [r3, #0]
 8000f90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000f94:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	fa93 f1a3 	rbit	r1, r3
 8000f9e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000fa2:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8000fa6:	6019      	str	r1, [r3, #0]
  return result;
 8000fa8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000fac:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	fab3 f383 	clz	r3, r3
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	f003 031f 	and.w	r3, r3, #31
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc8:	4013      	ands	r3, r2
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d197      	bne.n	8000efe <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8000fd2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f003 0304 	and.w	r3, r3, #4
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	f000 81a5 	beq.w	800132e <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fea:	4b1c      	ldr	r3, [pc, #112]	; (800105c <HAL_RCC_OscConfig+0x8f8>)
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d116      	bne.n	8001024 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ff6:	4b19      	ldr	r3, [pc, #100]	; (800105c <HAL_RCC_OscConfig+0x8f8>)
 8000ff8:	69db      	ldr	r3, [r3, #28]
 8000ffa:	4a18      	ldr	r2, [pc, #96]	; (800105c <HAL_RCC_OscConfig+0x8f8>)
 8000ffc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001000:	61d3      	str	r3, [r2, #28]
 8001002:	4b16      	ldr	r3, [pc, #88]	; (800105c <HAL_RCC_OscConfig+0x8f8>)
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800100a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800100e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001018:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800101c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800101e:	2301      	movs	r3, #1
 8001020:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001024:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <HAL_RCC_OscConfig+0x900>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800102c:	2b00      	cmp	r3, #0
 800102e:	d121      	bne.n	8001074 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001030:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <HAL_RCC_OscConfig+0x900>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a0b      	ldr	r2, [pc, #44]	; (8001064 <HAL_RCC_OscConfig+0x900>)
 8001036:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800103a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800103c:	f7ff fad0 	bl	80005e0 <HAL_GetTick>
 8001040:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001044:	e010      	b.n	8001068 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001046:	f7ff facb 	bl	80005e0 <HAL_GetTick>
 800104a:	4602      	mov	r2, r0
 800104c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	2b64      	cmp	r3, #100	; 0x64
 8001054:	d908      	bls.n	8001068 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8001056:	2303      	movs	r3, #3
 8001058:	e3d1      	b.n	80017fe <HAL_RCC_OscConfig+0x109a>
 800105a:	bf00      	nop
 800105c:	40021000 	.word	0x40021000
 8001060:	10908120 	.word	0x10908120
 8001064:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001068:	4b8d      	ldr	r3, [pc, #564]	; (80012a0 <HAL_RCC_OscConfig+0xb3c>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001070:	2b00      	cmp	r3, #0
 8001072:	d0e8      	beq.n	8001046 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001074:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001078:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	2b01      	cmp	r3, #1
 8001082:	d106      	bne.n	8001092 <HAL_RCC_OscConfig+0x92e>
 8001084:	4b87      	ldr	r3, [pc, #540]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 8001086:	6a1b      	ldr	r3, [r3, #32]
 8001088:	4a86      	ldr	r2, [pc, #536]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 800108a:	f043 0301 	orr.w	r3, r3, #1
 800108e:	6213      	str	r3, [r2, #32]
 8001090:	e035      	b.n	80010fe <HAL_RCC_OscConfig+0x99a>
 8001092:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001096:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	689b      	ldr	r3, [r3, #8]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d10c      	bne.n	80010bc <HAL_RCC_OscConfig+0x958>
 80010a2:	4b80      	ldr	r3, [pc, #512]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 80010a4:	6a1b      	ldr	r3, [r3, #32]
 80010a6:	4a7f      	ldr	r2, [pc, #508]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 80010a8:	f023 0301 	bic.w	r3, r3, #1
 80010ac:	6213      	str	r3, [r2, #32]
 80010ae:	4b7d      	ldr	r3, [pc, #500]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 80010b0:	6a1b      	ldr	r3, [r3, #32]
 80010b2:	4a7c      	ldr	r2, [pc, #496]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 80010b4:	f023 0304 	bic.w	r3, r3, #4
 80010b8:	6213      	str	r3, [r2, #32]
 80010ba:	e020      	b.n	80010fe <HAL_RCC_OscConfig+0x99a>
 80010bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80010c0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	689b      	ldr	r3, [r3, #8]
 80010c8:	2b05      	cmp	r3, #5
 80010ca:	d10c      	bne.n	80010e6 <HAL_RCC_OscConfig+0x982>
 80010cc:	4b75      	ldr	r3, [pc, #468]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 80010ce:	6a1b      	ldr	r3, [r3, #32]
 80010d0:	4a74      	ldr	r2, [pc, #464]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 80010d2:	f043 0304 	orr.w	r3, r3, #4
 80010d6:	6213      	str	r3, [r2, #32]
 80010d8:	4b72      	ldr	r3, [pc, #456]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 80010da:	6a1b      	ldr	r3, [r3, #32]
 80010dc:	4a71      	ldr	r2, [pc, #452]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 80010de:	f043 0301 	orr.w	r3, r3, #1
 80010e2:	6213      	str	r3, [r2, #32]
 80010e4:	e00b      	b.n	80010fe <HAL_RCC_OscConfig+0x99a>
 80010e6:	4b6f      	ldr	r3, [pc, #444]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 80010e8:	6a1b      	ldr	r3, [r3, #32]
 80010ea:	4a6e      	ldr	r2, [pc, #440]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 80010ec:	f023 0301 	bic.w	r3, r3, #1
 80010f0:	6213      	str	r3, [r2, #32]
 80010f2:	4b6c      	ldr	r3, [pc, #432]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 80010f4:	6a1b      	ldr	r3, [r3, #32]
 80010f6:	4a6b      	ldr	r2, [pc, #428]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 80010f8:	f023 0304 	bic.w	r3, r3, #4
 80010fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001102:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	2b00      	cmp	r3, #0
 800110c:	f000 8081 	beq.w	8001212 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001110:	f7ff fa66 	bl	80005e0 <HAL_GetTick>
 8001114:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001118:	e00b      	b.n	8001132 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800111a:	f7ff fa61 	bl	80005e0 <HAL_GetTick>
 800111e:	4602      	mov	r2, r0
 8001120:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	f241 3288 	movw	r2, #5000	; 0x1388
 800112a:	4293      	cmp	r3, r2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e365      	b.n	80017fe <HAL_RCC_OscConfig+0x109a>
 8001132:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001136:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800113a:	2202      	movs	r2, #2
 800113c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001142:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	fa93 f2a3 	rbit	r2, r3
 800114c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001150:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800115a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800115e:	2202      	movs	r2, #2
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001166:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	fa93 f2a3 	rbit	r2, r3
 8001170:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001174:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001178:	601a      	str	r2, [r3, #0]
  return result;
 800117a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800117e:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001182:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001184:	fab3 f383 	clz	r3, r3
 8001188:	b2db      	uxtb	r3, r3
 800118a:	095b      	lsrs	r3, r3, #5
 800118c:	b2db      	uxtb	r3, r3
 800118e:	f043 0302 	orr.w	r3, r3, #2
 8001192:	b2db      	uxtb	r3, r3
 8001194:	2b02      	cmp	r3, #2
 8001196:	d102      	bne.n	800119e <HAL_RCC_OscConfig+0xa3a>
 8001198:	4b42      	ldr	r3, [pc, #264]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 800119a:	6a1b      	ldr	r3, [r3, #32]
 800119c:	e013      	b.n	80011c6 <HAL_RCC_OscConfig+0xa62>
 800119e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80011a2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80011a6:	2202      	movs	r2, #2
 80011a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80011ae:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	fa93 f2a3 	rbit	r2, r3
 80011b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80011bc:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	4b38      	ldr	r3, [pc, #224]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 80011c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80011ca:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80011ce:	2102      	movs	r1, #2
 80011d0:	6011      	str	r1, [r2, #0]
 80011d2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80011d6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80011da:	6812      	ldr	r2, [r2, #0]
 80011dc:	fa92 f1a2 	rbit	r1, r2
 80011e0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80011e4:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80011e8:	6011      	str	r1, [r2, #0]
  return result;
 80011ea:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80011ee:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80011f2:	6812      	ldr	r2, [r2, #0]
 80011f4:	fab2 f282 	clz	r2, r2
 80011f8:	b2d2      	uxtb	r2, r2
 80011fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011fe:	b2d2      	uxtb	r2, r2
 8001200:	f002 021f 	and.w	r2, r2, #31
 8001204:	2101      	movs	r1, #1
 8001206:	fa01 f202 	lsl.w	r2, r1, r2
 800120a:	4013      	ands	r3, r2
 800120c:	2b00      	cmp	r3, #0
 800120e:	d084      	beq.n	800111a <HAL_RCC_OscConfig+0x9b6>
 8001210:	e083      	b.n	800131a <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001212:	f7ff f9e5 	bl	80005e0 <HAL_GetTick>
 8001216:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800121a:	e00b      	b.n	8001234 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800121c:	f7ff f9e0 	bl	80005e0 <HAL_GetTick>
 8001220:	4602      	mov	r2, r0
 8001222:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	f241 3288 	movw	r2, #5000	; 0x1388
 800122c:	4293      	cmp	r3, r2
 800122e:	d901      	bls.n	8001234 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8001230:	2303      	movs	r3, #3
 8001232:	e2e4      	b.n	80017fe <HAL_RCC_OscConfig+0x109a>
 8001234:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001238:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800123c:	2202      	movs	r2, #2
 800123e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001240:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001244:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	fa93 f2a3 	rbit	r2, r3
 800124e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001252:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800125c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001260:	2202      	movs	r2, #2
 8001262:	601a      	str	r2, [r3, #0]
 8001264:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001268:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	fa93 f2a3 	rbit	r2, r3
 8001272:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001276:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800127a:	601a      	str	r2, [r3, #0]
  return result;
 800127c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001280:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001284:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001286:	fab3 f383 	clz	r3, r3
 800128a:	b2db      	uxtb	r3, r3
 800128c:	095b      	lsrs	r3, r3, #5
 800128e:	b2db      	uxtb	r3, r3
 8001290:	f043 0302 	orr.w	r3, r3, #2
 8001294:	b2db      	uxtb	r3, r3
 8001296:	2b02      	cmp	r3, #2
 8001298:	d106      	bne.n	80012a8 <HAL_RCC_OscConfig+0xb44>
 800129a:	4b02      	ldr	r3, [pc, #8]	; (80012a4 <HAL_RCC_OscConfig+0xb40>)
 800129c:	6a1b      	ldr	r3, [r3, #32]
 800129e:	e017      	b.n	80012d0 <HAL_RCC_OscConfig+0xb6c>
 80012a0:	40007000 	.word	0x40007000
 80012a4:	40021000 	.word	0x40021000
 80012a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80012ac:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80012b0:	2202      	movs	r2, #2
 80012b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80012b8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	fa93 f2a3 	rbit	r2, r3
 80012c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80012c6:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	4bb3      	ldr	r3, [pc, #716]	; (800159c <HAL_RCC_OscConfig+0xe38>)
 80012ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012d0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80012d4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80012d8:	2102      	movs	r1, #2
 80012da:	6011      	str	r1, [r2, #0]
 80012dc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80012e0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80012e4:	6812      	ldr	r2, [r2, #0]
 80012e6:	fa92 f1a2 	rbit	r1, r2
 80012ea:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80012ee:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80012f2:	6011      	str	r1, [r2, #0]
  return result;
 80012f4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80012f8:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80012fc:	6812      	ldr	r2, [r2, #0]
 80012fe:	fab2 f282 	clz	r2, r2
 8001302:	b2d2      	uxtb	r2, r2
 8001304:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001308:	b2d2      	uxtb	r2, r2
 800130a:	f002 021f 	and.w	r2, r2, #31
 800130e:	2101      	movs	r1, #1
 8001310:	fa01 f202 	lsl.w	r2, r1, r2
 8001314:	4013      	ands	r3, r2
 8001316:	2b00      	cmp	r3, #0
 8001318:	d180      	bne.n	800121c <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800131a:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 800131e:	2b01      	cmp	r3, #1
 8001320:	d105      	bne.n	800132e <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001322:	4b9e      	ldr	r3, [pc, #632]	; (800159c <HAL_RCC_OscConfig+0xe38>)
 8001324:	69db      	ldr	r3, [r3, #28]
 8001326:	4a9d      	ldr	r2, [pc, #628]	; (800159c <HAL_RCC_OscConfig+0xe38>)
 8001328:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800132c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800132e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001332:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	699b      	ldr	r3, [r3, #24]
 800133a:	2b00      	cmp	r3, #0
 800133c:	f000 825e 	beq.w	80017fc <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001340:	4b96      	ldr	r3, [pc, #600]	; (800159c <HAL_RCC_OscConfig+0xe38>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f003 030c 	and.w	r3, r3, #12
 8001348:	2b08      	cmp	r3, #8
 800134a:	f000 821f 	beq.w	800178c <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800134e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001352:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	699b      	ldr	r3, [r3, #24]
 800135a:	2b02      	cmp	r3, #2
 800135c:	f040 8170 	bne.w	8001640 <HAL_RCC_OscConfig+0xedc>
 8001360:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001364:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001368:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800136c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800136e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001372:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	fa93 f2a3 	rbit	r2, r3
 800137c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001380:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001384:	601a      	str	r2, [r3, #0]
  return result;
 8001386:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800138a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800138e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001390:	fab3 f383 	clz	r3, r3
 8001394:	b2db      	uxtb	r3, r3
 8001396:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800139a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800139e:	009b      	lsls	r3, r3, #2
 80013a0:	461a      	mov	r2, r3
 80013a2:	2300      	movs	r3, #0
 80013a4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013a6:	f7ff f91b 	bl	80005e0 <HAL_GetTick>
 80013aa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013ae:	e009      	b.n	80013c4 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013b0:	f7ff f916 	bl	80005e0 <HAL_GetTick>
 80013b4:	4602      	mov	r2, r0
 80013b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	2b02      	cmp	r3, #2
 80013be:	d901      	bls.n	80013c4 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 80013c0:	2303      	movs	r3, #3
 80013c2:	e21c      	b.n	80017fe <HAL_RCC_OscConfig+0x109a>
 80013c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80013c8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80013cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80013d6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	fa93 f2a3 	rbit	r2, r3
 80013e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80013e4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80013e8:	601a      	str	r2, [r3, #0]
  return result;
 80013ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80013ee:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80013f2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013f4:	fab3 f383 	clz	r3, r3
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	095b      	lsrs	r3, r3, #5
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	f043 0301 	orr.w	r3, r3, #1
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2b01      	cmp	r3, #1
 8001406:	d102      	bne.n	800140e <HAL_RCC_OscConfig+0xcaa>
 8001408:	4b64      	ldr	r3, [pc, #400]	; (800159c <HAL_RCC_OscConfig+0xe38>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	e027      	b.n	800145e <HAL_RCC_OscConfig+0xcfa>
 800140e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001412:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001416:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800141a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800141c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001420:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	fa93 f2a3 	rbit	r2, r3
 800142a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800142e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001438:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800143c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001446:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	fa93 f2a3 	rbit	r2, r3
 8001450:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001454:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	4b50      	ldr	r3, [pc, #320]	; (800159c <HAL_RCC_OscConfig+0xe38>)
 800145c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800145e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001462:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001466:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800146a:	6011      	str	r1, [r2, #0]
 800146c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001470:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001474:	6812      	ldr	r2, [r2, #0]
 8001476:	fa92 f1a2 	rbit	r1, r2
 800147a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800147e:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8001482:	6011      	str	r1, [r2, #0]
  return result;
 8001484:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001488:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 800148c:	6812      	ldr	r2, [r2, #0]
 800148e:	fab2 f282 	clz	r2, r2
 8001492:	b2d2      	uxtb	r2, r2
 8001494:	f042 0220 	orr.w	r2, r2, #32
 8001498:	b2d2      	uxtb	r2, r2
 800149a:	f002 021f 	and.w	r2, r2, #31
 800149e:	2101      	movs	r1, #1
 80014a0:	fa01 f202 	lsl.w	r2, r1, r2
 80014a4:	4013      	ands	r3, r2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d182      	bne.n	80013b0 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014aa:	4b3c      	ldr	r3, [pc, #240]	; (800159c <HAL_RCC_OscConfig+0xe38>)
 80014ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ae:	f023 020f 	bic.w	r2, r3, #15
 80014b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014b6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014be:	4937      	ldr	r1, [pc, #220]	; (800159c <HAL_RCC_OscConfig+0xe38>)
 80014c0:	4313      	orrs	r3, r2
 80014c2:	62cb      	str	r3, [r1, #44]	; 0x2c
 80014c4:	4b35      	ldr	r3, [pc, #212]	; (800159c <HAL_RCC_OscConfig+0xe38>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80014cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014d0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	6a19      	ldr	r1, [r3, #32]
 80014d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014dc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	69db      	ldr	r3, [r3, #28]
 80014e4:	430b      	orrs	r3, r1
 80014e6:	492d      	ldr	r1, [pc, #180]	; (800159c <HAL_RCC_OscConfig+0xe38>)
 80014e8:	4313      	orrs	r3, r2
 80014ea:	604b      	str	r3, [r1, #4]
 80014ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014f0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80014f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80014f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80014fe:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	fa93 f2a3 	rbit	r2, r3
 8001508:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800150c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001510:	601a      	str	r2, [r3, #0]
  return result;
 8001512:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001516:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800151a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800151c:	fab3 f383 	clz	r3, r3
 8001520:	b2db      	uxtb	r3, r3
 8001522:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001526:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	461a      	mov	r2, r3
 800152e:	2301      	movs	r3, #1
 8001530:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001532:	f7ff f855 	bl	80005e0 <HAL_GetTick>
 8001536:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800153a:	e009      	b.n	8001550 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800153c:	f7ff f850 	bl	80005e0 <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	2b02      	cmp	r3, #2
 800154a:	d901      	bls.n	8001550 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	e156      	b.n	80017fe <HAL_RCC_OscConfig+0x109a>
 8001550:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001554:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001558:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800155c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800155e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001562:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	fa93 f2a3 	rbit	r2, r3
 800156c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001570:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001574:	601a      	str	r2, [r3, #0]
  return result;
 8001576:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800157a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800157e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001580:	fab3 f383 	clz	r3, r3
 8001584:	b2db      	uxtb	r3, r3
 8001586:	095b      	lsrs	r3, r3, #5
 8001588:	b2db      	uxtb	r3, r3
 800158a:	f043 0301 	orr.w	r3, r3, #1
 800158e:	b2db      	uxtb	r3, r3
 8001590:	2b01      	cmp	r3, #1
 8001592:	d105      	bne.n	80015a0 <HAL_RCC_OscConfig+0xe3c>
 8001594:	4b01      	ldr	r3, [pc, #4]	; (800159c <HAL_RCC_OscConfig+0xe38>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	e02a      	b.n	80015f0 <HAL_RCC_OscConfig+0xe8c>
 800159a:	bf00      	nop
 800159c:	40021000 	.word	0x40021000
 80015a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015a4:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80015a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015b2:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	fa93 f2a3 	rbit	r2, r3
 80015bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015c0:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015ca:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80015ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015d8:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	fa93 f2a3 	rbit	r2, r3
 80015e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80015e6:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	4b86      	ldr	r3, [pc, #536]	; (8001808 <HAL_RCC_OscConfig+0x10a4>)
 80015ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80015f4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80015f8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80015fc:	6011      	str	r1, [r2, #0]
 80015fe:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001602:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001606:	6812      	ldr	r2, [r2, #0]
 8001608:	fa92 f1a2 	rbit	r1, r2
 800160c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001610:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8001614:	6011      	str	r1, [r2, #0]
  return result;
 8001616:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800161a:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 800161e:	6812      	ldr	r2, [r2, #0]
 8001620:	fab2 f282 	clz	r2, r2
 8001624:	b2d2      	uxtb	r2, r2
 8001626:	f042 0220 	orr.w	r2, r2, #32
 800162a:	b2d2      	uxtb	r2, r2
 800162c:	f002 021f 	and.w	r2, r2, #31
 8001630:	2101      	movs	r1, #1
 8001632:	fa01 f202 	lsl.w	r2, r1, r2
 8001636:	4013      	ands	r3, r2
 8001638:	2b00      	cmp	r3, #0
 800163a:	f43f af7f 	beq.w	800153c <HAL_RCC_OscConfig+0xdd8>
 800163e:	e0dd      	b.n	80017fc <HAL_RCC_OscConfig+0x1098>
 8001640:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001644:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001648:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800164c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800164e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001652:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	fa93 f2a3 	rbit	r2, r3
 800165c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001660:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001664:	601a      	str	r2, [r3, #0]
  return result;
 8001666:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800166a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800166e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001670:	fab3 f383 	clz	r3, r3
 8001674:	b2db      	uxtb	r3, r3
 8001676:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800167a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	461a      	mov	r2, r3
 8001682:	2300      	movs	r3, #0
 8001684:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001686:	f7fe ffab 	bl	80005e0 <HAL_GetTick>
 800168a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800168e:	e009      	b.n	80016a4 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001690:	f7fe ffa6 	bl	80005e0 <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e0ac      	b.n	80017fe <HAL_RCC_OscConfig+0x109a>
 80016a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016a8:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80016ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016b6:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	fa93 f2a3 	rbit	r2, r3
 80016c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016c4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80016c8:	601a      	str	r2, [r3, #0]
  return result;
 80016ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016ce:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80016d2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016d4:	fab3 f383 	clz	r3, r3
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	f043 0301 	orr.w	r3, r3, #1
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d102      	bne.n	80016ee <HAL_RCC_OscConfig+0xf8a>
 80016e8:	4b47      	ldr	r3, [pc, #284]	; (8001808 <HAL_RCC_OscConfig+0x10a4>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	e027      	b.n	800173e <HAL_RCC_OscConfig+0xfda>
 80016ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80016f2:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80016f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001700:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	fa93 f2a3 	rbit	r2, r3
 800170a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800170e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001718:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800171c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001726:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	fa93 f2a3 	rbit	r2, r3
 8001730:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001734:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	4b33      	ldr	r3, [pc, #204]	; (8001808 <HAL_RCC_OscConfig+0x10a4>)
 800173c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800173e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001742:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001746:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800174a:	6011      	str	r1, [r2, #0]
 800174c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001750:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001754:	6812      	ldr	r2, [r2, #0]
 8001756:	fa92 f1a2 	rbit	r1, r2
 800175a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800175e:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8001762:	6011      	str	r1, [r2, #0]
  return result;
 8001764:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8001768:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800176c:	6812      	ldr	r2, [r2, #0]
 800176e:	fab2 f282 	clz	r2, r2
 8001772:	b2d2      	uxtb	r2, r2
 8001774:	f042 0220 	orr.w	r2, r2, #32
 8001778:	b2d2      	uxtb	r2, r2
 800177a:	f002 021f 	and.w	r2, r2, #31
 800177e:	2101      	movs	r1, #1
 8001780:	fa01 f202 	lsl.w	r2, r1, r2
 8001784:	4013      	ands	r3, r2
 8001786:	2b00      	cmp	r3, #0
 8001788:	d182      	bne.n	8001690 <HAL_RCC_OscConfig+0xf2c>
 800178a:	e037      	b.n	80017fc <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800178c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001790:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	2b01      	cmp	r3, #1
 800179a:	d101      	bne.n	80017a0 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e02e      	b.n	80017fe <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80017a0:	4b19      	ldr	r3, [pc, #100]	; (8001808 <HAL_RCC_OscConfig+0x10a4>)
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80017a8:	4b17      	ldr	r3, [pc, #92]	; (8001808 <HAL_RCC_OscConfig+0x10a4>)
 80017aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ac:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80017b0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017b4:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80017b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017bc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	69db      	ldr	r3, [r3, #28]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d117      	bne.n	80017f8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80017c8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80017cc:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80017d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017d4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80017dc:	429a      	cmp	r2, r3
 80017de:	d10b      	bne.n	80017f8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80017e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017e4:	f003 020f 	and.w	r2, r3, #15
 80017e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017ec:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d001      	beq.n	80017fc <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80017f8:	2301      	movs	r3, #1
 80017fa:	e000      	b.n	80017fe <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	40021000 	.word	0x40021000

0800180c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b09e      	sub	sp, #120	; 0x78
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001816:	2300      	movs	r3, #0
 8001818:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d101      	bne.n	8001824 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e162      	b.n	8001aea <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001824:	4b90      	ldr	r3, [pc, #576]	; (8001a68 <HAL_RCC_ClockConfig+0x25c>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0307 	and.w	r3, r3, #7
 800182c:	683a      	ldr	r2, [r7, #0]
 800182e:	429a      	cmp	r2, r3
 8001830:	d910      	bls.n	8001854 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001832:	4b8d      	ldr	r3, [pc, #564]	; (8001a68 <HAL_RCC_ClockConfig+0x25c>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f023 0207 	bic.w	r2, r3, #7
 800183a:	498b      	ldr	r1, [pc, #556]	; (8001a68 <HAL_RCC_ClockConfig+0x25c>)
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	4313      	orrs	r3, r2
 8001840:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001842:	4b89      	ldr	r3, [pc, #548]	; (8001a68 <HAL_RCC_ClockConfig+0x25c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	683a      	ldr	r2, [r7, #0]
 800184c:	429a      	cmp	r2, r3
 800184e:	d001      	beq.n	8001854 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e14a      	b.n	8001aea <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0302 	and.w	r3, r3, #2
 800185c:	2b00      	cmp	r3, #0
 800185e:	d008      	beq.n	8001872 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001860:	4b82      	ldr	r3, [pc, #520]	; (8001a6c <HAL_RCC_ClockConfig+0x260>)
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	497f      	ldr	r1, [pc, #508]	; (8001a6c <HAL_RCC_ClockConfig+0x260>)
 800186e:	4313      	orrs	r3, r2
 8001870:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	2b00      	cmp	r3, #0
 800187c:	f000 80dc 	beq.w	8001a38 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	2b01      	cmp	r3, #1
 8001886:	d13c      	bne.n	8001902 <HAL_RCC_ClockConfig+0xf6>
 8001888:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800188c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800188e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001890:	fa93 f3a3 	rbit	r3, r3
 8001894:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001896:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001898:	fab3 f383 	clz	r3, r3
 800189c:	b2db      	uxtb	r3, r3
 800189e:	095b      	lsrs	r3, r3, #5
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	f043 0301 	orr.w	r3, r3, #1
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d102      	bne.n	80018b2 <HAL_RCC_ClockConfig+0xa6>
 80018ac:	4b6f      	ldr	r3, [pc, #444]	; (8001a6c <HAL_RCC_ClockConfig+0x260>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	e00f      	b.n	80018d2 <HAL_RCC_ClockConfig+0xc6>
 80018b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018b6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80018ba:	fa93 f3a3 	rbit	r3, r3
 80018be:	667b      	str	r3, [r7, #100]	; 0x64
 80018c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018c4:	663b      	str	r3, [r7, #96]	; 0x60
 80018c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018c8:	fa93 f3a3 	rbit	r3, r3
 80018cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80018ce:	4b67      	ldr	r3, [pc, #412]	; (8001a6c <HAL_RCC_ClockConfig+0x260>)
 80018d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80018d6:	65ba      	str	r2, [r7, #88]	; 0x58
 80018d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80018da:	fa92 f2a2 	rbit	r2, r2
 80018de:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80018e0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80018e2:	fab2 f282 	clz	r2, r2
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	f042 0220 	orr.w	r2, r2, #32
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	f002 021f 	and.w	r2, r2, #31
 80018f2:	2101      	movs	r1, #1
 80018f4:	fa01 f202 	lsl.w	r2, r1, r2
 80018f8:	4013      	ands	r3, r2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d17b      	bne.n	80019f6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e0f3      	b.n	8001aea <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	2b02      	cmp	r3, #2
 8001908:	d13c      	bne.n	8001984 <HAL_RCC_ClockConfig+0x178>
 800190a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800190e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001910:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001912:	fa93 f3a3 	rbit	r3, r3
 8001916:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001918:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800191a:	fab3 f383 	clz	r3, r3
 800191e:	b2db      	uxtb	r3, r3
 8001920:	095b      	lsrs	r3, r3, #5
 8001922:	b2db      	uxtb	r3, r3
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b01      	cmp	r3, #1
 800192c:	d102      	bne.n	8001934 <HAL_RCC_ClockConfig+0x128>
 800192e:	4b4f      	ldr	r3, [pc, #316]	; (8001a6c <HAL_RCC_ClockConfig+0x260>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	e00f      	b.n	8001954 <HAL_RCC_ClockConfig+0x148>
 8001934:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001938:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800193c:	fa93 f3a3 	rbit	r3, r3
 8001940:	647b      	str	r3, [r7, #68]	; 0x44
 8001942:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001946:	643b      	str	r3, [r7, #64]	; 0x40
 8001948:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800194a:	fa93 f3a3 	rbit	r3, r3
 800194e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001950:	4b46      	ldr	r3, [pc, #280]	; (8001a6c <HAL_RCC_ClockConfig+0x260>)
 8001952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001954:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001958:	63ba      	str	r2, [r7, #56]	; 0x38
 800195a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800195c:	fa92 f2a2 	rbit	r2, r2
 8001960:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001962:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001964:	fab2 f282 	clz	r2, r2
 8001968:	b2d2      	uxtb	r2, r2
 800196a:	f042 0220 	orr.w	r2, r2, #32
 800196e:	b2d2      	uxtb	r2, r2
 8001970:	f002 021f 	and.w	r2, r2, #31
 8001974:	2101      	movs	r1, #1
 8001976:	fa01 f202 	lsl.w	r2, r1, r2
 800197a:	4013      	ands	r3, r2
 800197c:	2b00      	cmp	r3, #0
 800197e:	d13a      	bne.n	80019f6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e0b2      	b.n	8001aea <HAL_RCC_ClockConfig+0x2de>
 8001984:	2302      	movs	r3, #2
 8001986:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800198a:	fa93 f3a3 	rbit	r3, r3
 800198e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001992:	fab3 f383 	clz	r3, r3
 8001996:	b2db      	uxtb	r3, r3
 8001998:	095b      	lsrs	r3, r3, #5
 800199a:	b2db      	uxtb	r3, r3
 800199c:	f043 0301 	orr.w	r3, r3, #1
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d102      	bne.n	80019ac <HAL_RCC_ClockConfig+0x1a0>
 80019a6:	4b31      	ldr	r3, [pc, #196]	; (8001a6c <HAL_RCC_ClockConfig+0x260>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	e00d      	b.n	80019c8 <HAL_RCC_ClockConfig+0x1bc>
 80019ac:	2302      	movs	r3, #2
 80019ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019b2:	fa93 f3a3 	rbit	r3, r3
 80019b6:	627b      	str	r3, [r7, #36]	; 0x24
 80019b8:	2302      	movs	r3, #2
 80019ba:	623b      	str	r3, [r7, #32]
 80019bc:	6a3b      	ldr	r3, [r7, #32]
 80019be:	fa93 f3a3 	rbit	r3, r3
 80019c2:	61fb      	str	r3, [r7, #28]
 80019c4:	4b29      	ldr	r3, [pc, #164]	; (8001a6c <HAL_RCC_ClockConfig+0x260>)
 80019c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c8:	2202      	movs	r2, #2
 80019ca:	61ba      	str	r2, [r7, #24]
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	fa92 f2a2 	rbit	r2, r2
 80019d2:	617a      	str	r2, [r7, #20]
  return result;
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	fab2 f282 	clz	r2, r2
 80019da:	b2d2      	uxtb	r2, r2
 80019dc:	f042 0220 	orr.w	r2, r2, #32
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	f002 021f 	and.w	r2, r2, #31
 80019e6:	2101      	movs	r1, #1
 80019e8:	fa01 f202 	lsl.w	r2, r1, r2
 80019ec:	4013      	ands	r3, r2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d101      	bne.n	80019f6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e079      	b.n	8001aea <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019f6:	4b1d      	ldr	r3, [pc, #116]	; (8001a6c <HAL_RCC_ClockConfig+0x260>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f023 0203 	bic.w	r2, r3, #3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	491a      	ldr	r1, [pc, #104]	; (8001a6c <HAL_RCC_ClockConfig+0x260>)
 8001a04:	4313      	orrs	r3, r2
 8001a06:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a08:	f7fe fdea 	bl	80005e0 <HAL_GetTick>
 8001a0c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a0e:	e00a      	b.n	8001a26 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a10:	f7fe fde6 	bl	80005e0 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d901      	bls.n	8001a26 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001a22:	2303      	movs	r3, #3
 8001a24:	e061      	b.n	8001aea <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a26:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <HAL_RCC_ClockConfig+0x260>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f003 020c 	and.w	r2, r3, #12
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d1eb      	bne.n	8001a10 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a38:	4b0b      	ldr	r3, [pc, #44]	; (8001a68 <HAL_RCC_ClockConfig+0x25c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0307 	and.w	r3, r3, #7
 8001a40:	683a      	ldr	r2, [r7, #0]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d214      	bcs.n	8001a70 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a46:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <HAL_RCC_ClockConfig+0x25c>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f023 0207 	bic.w	r2, r3, #7
 8001a4e:	4906      	ldr	r1, [pc, #24]	; (8001a68 <HAL_RCC_ClockConfig+0x25c>)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a56:	4b04      	ldr	r3, [pc, #16]	; (8001a68 <HAL_RCC_ClockConfig+0x25c>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	683a      	ldr	r2, [r7, #0]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d005      	beq.n	8001a70 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e040      	b.n	8001aea <HAL_RCC_ClockConfig+0x2de>
 8001a68:	40022000 	.word	0x40022000
 8001a6c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0304 	and.w	r3, r3, #4
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d008      	beq.n	8001a8e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a7c:	4b1d      	ldr	r3, [pc, #116]	; (8001af4 <HAL_RCC_ClockConfig+0x2e8>)
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	491a      	ldr	r1, [pc, #104]	; (8001af4 <HAL_RCC_ClockConfig+0x2e8>)
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0308 	and.w	r3, r3, #8
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d009      	beq.n	8001aae <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a9a:	4b16      	ldr	r3, [pc, #88]	; (8001af4 <HAL_RCC_ClockConfig+0x2e8>)
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	4912      	ldr	r1, [pc, #72]	; (8001af4 <HAL_RCC_ClockConfig+0x2e8>)
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001aae:	f000 f829 	bl	8001b04 <HAL_RCC_GetSysClockFreq>
 8001ab2:	4601      	mov	r1, r0
 8001ab4:	4b0f      	ldr	r3, [pc, #60]	; (8001af4 <HAL_RCC_ClockConfig+0x2e8>)
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001abc:	22f0      	movs	r2, #240	; 0xf0
 8001abe:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac0:	693a      	ldr	r2, [r7, #16]
 8001ac2:	fa92 f2a2 	rbit	r2, r2
 8001ac6:	60fa      	str	r2, [r7, #12]
  return result;
 8001ac8:	68fa      	ldr	r2, [r7, #12]
 8001aca:	fab2 f282 	clz	r2, r2
 8001ace:	b2d2      	uxtb	r2, r2
 8001ad0:	40d3      	lsrs	r3, r2
 8001ad2:	4a09      	ldr	r2, [pc, #36]	; (8001af8 <HAL_RCC_ClockConfig+0x2ec>)
 8001ad4:	5cd3      	ldrb	r3, [r2, r3]
 8001ad6:	fa21 f303 	lsr.w	r3, r1, r3
 8001ada:	4a08      	ldr	r2, [pc, #32]	; (8001afc <HAL_RCC_ClockConfig+0x2f0>)
 8001adc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <HAL_RCC_ClockConfig+0x2f4>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fd4c 	bl	8000580 <HAL_InitTick>
  
  return HAL_OK;
 8001ae8:	2300      	movs	r3, #0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3778      	adds	r7, #120	; 0x78
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40021000 	.word	0x40021000
 8001af8:	08001c48 	.word	0x08001c48
 8001afc:	20000000 	.word	0x20000000
 8001b00:	20000004 	.word	0x20000004

08001b04 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b08b      	sub	sp, #44	; 0x2c
 8001b08:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	61fb      	str	r3, [r7, #28]
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61bb      	str	r3, [r7, #24]
 8001b12:	2300      	movs	r3, #0
 8001b14:	627b      	str	r3, [r7, #36]	; 0x24
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001b1e:	4b2a      	ldr	r3, [pc, #168]	; (8001bc8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	f003 030c 	and.w	r3, r3, #12
 8001b2a:	2b04      	cmp	r3, #4
 8001b2c:	d002      	beq.n	8001b34 <HAL_RCC_GetSysClockFreq+0x30>
 8001b2e:	2b08      	cmp	r3, #8
 8001b30:	d003      	beq.n	8001b3a <HAL_RCC_GetSysClockFreq+0x36>
 8001b32:	e03f      	b.n	8001bb4 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b34:	4b25      	ldr	r3, [pc, #148]	; (8001bcc <HAL_RCC_GetSysClockFreq+0xc8>)
 8001b36:	623b      	str	r3, [r7, #32]
      break;
 8001b38:	e03f      	b.n	8001bba <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001b40:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001b44:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b46:	68ba      	ldr	r2, [r7, #8]
 8001b48:	fa92 f2a2 	rbit	r2, r2
 8001b4c:	607a      	str	r2, [r7, #4]
  return result;
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	fab2 f282 	clz	r2, r2
 8001b54:	b2d2      	uxtb	r2, r2
 8001b56:	40d3      	lsrs	r3, r2
 8001b58:	4a1d      	ldr	r2, [pc, #116]	; (8001bd0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001b5a:	5cd3      	ldrb	r3, [r2, r3]
 8001b5c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001b5e:	4b1a      	ldr	r3, [pc, #104]	; (8001bc8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b62:	f003 030f 	and.w	r3, r3, #15
 8001b66:	220f      	movs	r2, #15
 8001b68:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	fa92 f2a2 	rbit	r2, r2
 8001b70:	60fa      	str	r2, [r7, #12]
  return result;
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	fab2 f282 	clz	r2, r2
 8001b78:	b2d2      	uxtb	r2, r2
 8001b7a:	40d3      	lsrs	r3, r2
 8001b7c:	4a15      	ldr	r2, [pc, #84]	; (8001bd4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001b7e:	5cd3      	ldrb	r3, [r2, r3]
 8001b80:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d008      	beq.n	8001b9e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001b8c:	4a0f      	ldr	r2, [pc, #60]	; (8001bcc <HAL_RCC_GetSysClockFreq+0xc8>)
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	fb02 f303 	mul.w	r3, r2, r3
 8001b9a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b9c:	e007      	b.n	8001bae <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001b9e:	4a0b      	ldr	r2, [pc, #44]	; (8001bcc <HAL_RCC_GetSysClockFreq+0xc8>)
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	fb02 f303 	mul.w	r3, r2, r3
 8001bac:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb0:	623b      	str	r3, [r7, #32]
      break;
 8001bb2:	e002      	b.n	8001bba <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bb4:	4b05      	ldr	r3, [pc, #20]	; (8001bcc <HAL_RCC_GetSysClockFreq+0xc8>)
 8001bb6:	623b      	str	r3, [r7, #32]
      break;
 8001bb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bba:	6a3b      	ldr	r3, [r7, #32]
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	372c      	adds	r7, #44	; 0x2c
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	40021000 	.word	0x40021000
 8001bcc:	007a1200 	.word	0x007a1200
 8001bd0:	08001c58 	.word	0x08001c58
 8001bd4:	08001c68 	.word	0x08001c68

08001bd8 <__libc_init_array>:
 8001bd8:	b570      	push	{r4, r5, r6, lr}
 8001bda:	4d0d      	ldr	r5, [pc, #52]	; (8001c10 <__libc_init_array+0x38>)
 8001bdc:	4c0d      	ldr	r4, [pc, #52]	; (8001c14 <__libc_init_array+0x3c>)
 8001bde:	1b64      	subs	r4, r4, r5
 8001be0:	10a4      	asrs	r4, r4, #2
 8001be2:	2600      	movs	r6, #0
 8001be4:	42a6      	cmp	r6, r4
 8001be6:	d109      	bne.n	8001bfc <__libc_init_array+0x24>
 8001be8:	4d0b      	ldr	r5, [pc, #44]	; (8001c18 <__libc_init_array+0x40>)
 8001bea:	4c0c      	ldr	r4, [pc, #48]	; (8001c1c <__libc_init_array+0x44>)
 8001bec:	f000 f820 	bl	8001c30 <_init>
 8001bf0:	1b64      	subs	r4, r4, r5
 8001bf2:	10a4      	asrs	r4, r4, #2
 8001bf4:	2600      	movs	r6, #0
 8001bf6:	42a6      	cmp	r6, r4
 8001bf8:	d105      	bne.n	8001c06 <__libc_init_array+0x2e>
 8001bfa:	bd70      	pop	{r4, r5, r6, pc}
 8001bfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c00:	4798      	blx	r3
 8001c02:	3601      	adds	r6, #1
 8001c04:	e7ee      	b.n	8001be4 <__libc_init_array+0xc>
 8001c06:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c0a:	4798      	blx	r3
 8001c0c:	3601      	adds	r6, #1
 8001c0e:	e7f2      	b.n	8001bf6 <__libc_init_array+0x1e>
 8001c10:	08001c78 	.word	0x08001c78
 8001c14:	08001c78 	.word	0x08001c78
 8001c18:	08001c78 	.word	0x08001c78
 8001c1c:	08001c7c 	.word	0x08001c7c

08001c20 <memset>:
 8001c20:	4402      	add	r2, r0
 8001c22:	4603      	mov	r3, r0
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d100      	bne.n	8001c2a <memset+0xa>
 8001c28:	4770      	bx	lr
 8001c2a:	f803 1b01 	strb.w	r1, [r3], #1
 8001c2e:	e7f9      	b.n	8001c24 <memset+0x4>

08001c30 <_init>:
 8001c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c32:	bf00      	nop
 8001c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c36:	bc08      	pop	{r3}
 8001c38:	469e      	mov	lr, r3
 8001c3a:	4770      	bx	lr

08001c3c <_fini>:
 8001c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c3e:	bf00      	nop
 8001c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c42:	bc08      	pop	{r3}
 8001c44:	469e      	mov	lr, r3
 8001c46:	4770      	bx	lr
