
library	IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
--use work.COMPONENTLIB.ALL;

entity RT_LAB_comm_with_MC is
port(
	reset_r 		         :in	std_logic;	
	clk_sys_r 	             :in 	std_logic;				----100Mè¾“å…¥
	rx_comm_err        		 :out	std_logic;			   --ä¸ºå®æ—¶çš„ä¸‹è¡Œé€šè®¯æ•…éšœ
	rx_verify_err        	 :out	std_logic;		
	phy_rxd 		         :in	std_logic;               ----æ¥æ”¶é˜?æ§ä¿¡å?
	rxd_data         		 :out	std_logic_vector(7 downto 0);
	
	reset_t 		         :in	std_logic;	
	clk_sys_t 	             :in 	std_logic;	       				----100Mè¾“å…¥
	vc_tran_data        	 :in	 std_logic_vector(31 downto 0);  	----32ä½ç”µå®¹ç”µå?
	st_tran_data        	 :in	 std_logic_vector(31 downto 0);     ----32ä½çŠ¶æ€?
	trans_start        	 	 :in	 std_logic;							----å‘é?å¯åŠ?
	phy_txd 		         :out std_logic;							----å‘é?ç»™é˜?æ§ä¿¡å?
	optic_temp_fault 		 :in  std_logic;							----æ¸©åº¦æ•…éšœæ¨¡æ‹Ÿ
	
	RYTX		 	 		:out  std_logic;
	RYRX		 	 		:in  std_logic;
	clk_sys_RY              :in  std_logic 							----40Mè¾“å…¥
	);
end entity;

architecture BEHAVIOR of RT_LAB_comm_with_MC is
begin
 
end architecture;
