

================================================================
== Vitis HLS Report for 'snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER'
================================================================
* Date:           Mon Dec  8 20:06:22 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.117 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     1027|     1027|  10.270 us|  10.270 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RESET_TRACE_OUTER_RESET_TRACE_INNER  |     1025|     1025|         3|          2|          1|   512|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     68|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    124|    -|
|Register         |        -|    -|      44|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      44|    192|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln370_1_fu_214_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln370_fu_230_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln371_fu_329_p2       |         +|   0|  0|  14|           7|           4|
    |icmp_ln370_fu_208_p2      |      icmp|   0|  0|  12|          10|          11|
    |select_ln370_1_fu_252_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln370_fu_244_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  68|          37|          27|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  14|          3|    1|          3|
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |i_fu_78                                    |   9|          2|    7|         14|
    |indvar_flatten_fu_82                       |   9|          2|   10|         20|
    |j_fu_74                                    |   9|          2|    7|         14|
    |p_ZL18eligibility_traces_0_address1_local  |  14|          3|   10|         30|
    |p_ZL18eligibility_traces_1_address1_local  |  14|          3|   10|         30|
    |p_ZL18eligibility_traces_2_address1_local  |  14|          3|   10|         30|
    |p_ZL18eligibility_traces_3_address1_local  |  14|          3|   10|         30|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 124|         27|   68|        177|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_78                      |   7|   0|    7|          0|
    |indvar_flatten_fu_82         |  10|   0|   10|          0|
    |j_fu_74                      |   7|   0|    7|          0|
    |select_ln370_reg_364         |   6|   0|    6|          0|
    |tmp_7_reg_374                |   3|   0|    3|          0|
    |trunc_ln371_reg_369          |   6|   0|    6|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  44|   0|   44|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER|  return value|
|p_ZL18eligibility_traces_0_address1  |  out|   10|   ap_memory|                                p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_ce1       |  out|    1|   ap_memory|                                p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_we1       |  out|    1|   ap_memory|                                p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_0_d1        |  out|   16|   ap_memory|                                p_ZL18eligibility_traces_0|         array|
|p_ZL18eligibility_traces_1_address1  |  out|   10|   ap_memory|                                p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_ce1       |  out|    1|   ap_memory|                                p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_we1       |  out|    1|   ap_memory|                                p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_1_d1        |  out|   16|   ap_memory|                                p_ZL18eligibility_traces_1|         array|
|p_ZL18eligibility_traces_2_address1  |  out|   10|   ap_memory|                                p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_ce1       |  out|    1|   ap_memory|                                p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_we1       |  out|    1|   ap_memory|                                p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_2_d1        |  out|   16|   ap_memory|                                p_ZL18eligibility_traces_2|         array|
|p_ZL18eligibility_traces_3_address1  |  out|   10|   ap_memory|                                p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_ce1       |  out|    1|   ap_memory|                                p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_we1       |  out|    1|   ap_memory|                                p_ZL18eligibility_traces_3|         array|
|p_ZL18eligibility_traces_3_d1        |  out|   16|   ap_memory|                                p_ZL18eligibility_traces_3|         array|
+-------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

