{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 06 23:10:59 2018 " "Info: Processing started: Wed Jun 06 23:10:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off text_editor -c text_editor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off text_editor -c text_editor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2core/char_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file de2core/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Char_ROM-a " "Info: Found design unit 1: Char_ROM-a" {  } { { "DE2Core/CHAR_ROM.VHD" "" { Text "E:/ECE-318 Design Project/DE2Core/CHAR_ROM.VHD" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Char_ROM " "Info: Found entity 1: Char_ROM" {  } { { "DE2Core/CHAR_ROM.VHD" "" { Text "E:/ECE-318 Design Project/DE2Core/CHAR_ROM.VHD" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2core/vga_sync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file de2core/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Info: Found design unit 1: VGA_SYNC-a" {  } { { "DE2Core/VGA_SYNC.VHD" "" { Text "E:/ECE-318 Design Project/DE2Core/VGA_SYNC.VHD" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Info: Found entity 1: VGA_SYNC" {  } { { "DE2Core/VGA_SYNC.VHD" "" { Text "E:/ECE-318 Design Project/DE2Core/VGA_SYNC.VHD" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2core/video_pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file de2core/video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Info: Found design unit 1: video_pll-SYN" {  } { { "DE2Core/video_PLL.vhd" "" { Text "E:/ECE-318 Design Project/DE2Core/video_PLL.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Info: Found entity 1: video_PLL" {  } { { "DE2Core/video_PLL.vhd" "" { Text "E:/ECE-318 Design Project/DE2Core/video_PLL.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/control_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab4/control_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_module-impl " "Info: Found design unit 1: control_module-impl" {  } { { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_module " "Info: Found entity 1: control_module" {  } { { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2core/keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file de2core/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Info: Found design unit 1: keyboard-a" {  } { { "DE2Core/KEYBOARD.VHD" "" { Text "E:/ECE-318 Design Project/DE2Core/KEYBOARD.VHD" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "DE2Core/KEYBOARD.VHD" "" { Text "E:/ECE-318 Design Project/DE2Core/KEYBOARD.VHD" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file temp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temp " "Info: Found entity 1: temp" {  } { { "temp.bdf" "" { Schematic "E:/ECE-318 Design Project/temp.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_editor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file text_editor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 text_editor " "Info: Found entity 1: text_editor" {  } { { "text_editor.bdf" "" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab4/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARE-synthesis " "Info: Found design unit 1: COMPARE-synthesis" {  } { { "lab4/compare.vhd" "" { Text "E:/ECE-318 Design Project/lab4/compare.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COMPARE " "Info: Found entity 1: COMPARE" {  } { { "lab4/compare.vhd" "" { Text "E:/ECE-318 Design Project/lab4/compare.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/convert_and_display.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab4/convert_and_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 convert_and_display " "Info: Found entity 1: convert_and_display" {  } { { "lab4/convert_and_display.bdf" "" { Schematic "E:/ECE-318 Design Project/lab4/convert_and_display.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/dflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab4/dflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflop-impl " "Info: Found design unit 1: dflop-impl" {  } { { "lab4/dflop.vhd" "" { Text "E:/ECE-318 Design Project/lab4/dflop.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflop " "Info: Found entity 1: dflop" {  } { { "lab4/dflop.vhd" "" { Text "E:/ECE-318 Design Project/lab4/dflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/lpm_rom0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab4/lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "lab4/lpm_rom0.vhd" "" { Text "E:/ECE-318 Design Project/lab4/lpm_rom0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lab4/lpm_rom0.vhd" "" { Text "E:/ECE-318 Design Project/lab4/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/reg8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab4/reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8-synthesis " "Info: Found design unit 1: reg8-synthesis" {  } { { "lab4/reg8.vhd" "" { Text "E:/ECE-318 Design Project/lab4/reg8.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Info: Found entity 1: reg8" {  } { { "lab4/reg8.vhd" "" { Text "E:/ECE-318 Design Project/lab4/reg8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_to_char_addr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file code_to_char_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_to_char_addr-impl " "Info: Found design unit 1: code_to_char_addr-impl" {  } { { "code_to_char_addr.vhd" "" { Text "E:/ECE-318 Design Project/code_to_char_addr.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 code_to_char_addr " "Info: Found entity 1: code_to_char_addr" {  } { { "code_to_char_addr.vhd" "" { Text "E:/ECE-318 Design Project/code_to_char_addr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_to_char_addr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file keyboard_to_char_addr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_to_char_addr " "Info: Found entity 1: keyboard_to_char_addr" {  } { { "keyboard_to_char_addr.bdf" "" { Schematic "E:/ECE-318 Design Project/keyboard_to_char_addr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_memory-impl " "Info: Found design unit 1: display_memory-impl" {  } { { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display_memory " "Info: Found entity 1: display_memory" {  } { { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_pos_to_display_memory_addr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file char_pos_to_display_memory_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_pos_to_display_memory_addr-impl " "Info: Found design unit 1: char_pos_to_display_memory_addr-impl" {  } { { "char_pos_to_display_memory_addr.vhd" "" { Text "E:/ECE-318 Design Project/char_pos_to_display_memory_addr.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 char_pos_to_display_memory_addr " "Info: Found entity 1: char_pos_to_display_memory_addr" {  } { { "char_pos_to_display_memory_addr.vhd" "" { Text "E:/ECE-318 Design Project/char_pos_to_display_memory_addr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-impl " "Info: Found design unit 1: counter-impl" {  } { { "counter.vhd" "" { Text "E:/ECE-318 Design Project/counter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "E:/ECE-318 Design Project/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file temp2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temp2 " "Info: Found entity 1: temp2" {  } { { "temp2.bdf" "" { Schematic "E:/ECE-318 Design Project/temp2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backspace_or_enter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file backspace_or_enter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 backspace_or_enter-impl " "Info: Found design unit 1: backspace_or_enter-impl" {  } { { "backspace_or_enter.vhd" "" { Text "E:/ECE-318 Design Project/backspace_or_enter.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 backspace_or_enter " "Info: Found entity 1: backspace_or_enter" {  } { { "backspace_or_enter.vhd" "" { Text "E:/ECE-318 Design Project/backspace_or_enter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "text_editor " "Info: Elaborating entity \"text_editor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst8 " "Info: Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst8\"" {  } { { "text_editor.bdf" "inst8" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -576 632 840 -384 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL VGA_SYNC:inst8\|video_PLL:video_PLL_inst " "Info: Elaborating entity \"video_PLL\" for hierarchy \"VGA_SYNC:inst8\|video_PLL:video_PLL_inst\"" {  } { { "vga_sync.vhd" "video_PLL_inst" { Text "vga_sync.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_pll.vhd" "altpll_component" { Text "video_pll.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_pll.vhd" "" { Text "video_pll.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"VGA_SYNC:inst8\|video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info: Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "video_pll.vhd" "" { Text "video_pll.vhd" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Char_ROM Char_ROM:inst7 " "Info: Elaborating entity \"Char_ROM\" for hierarchy \"Char_ROM:inst7\"" {  } { { "text_editor.bdf" "inst7" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -328 88 344 -200 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM Char_ROM:inst7\|LPM_ROM:char_gen_rom " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"Char_ROM:inst7\|LPM_ROM:char_gen_rom\"" {  } { { "char_rom.vhd" "char_gen_rom" { Text "char_rom.vhd" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Char_ROM:inst7\|LPM_ROM:char_gen_rom " "Info: Elaborated megafunction instantiation \"Char_ROM:inst7\|LPM_ROM:char_gen_rom\"" {  } { { "char_rom.vhd" "" { Text "char_rom.vhd" 21 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Char_ROM:inst7\|LPM_ROM:char_gen_rom " "Info: Instantiated megafunction \"Char_ROM:inst7\|LPM_ROM:char_gen_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 9 " "Info: Parameter \"LPM_WIDTHAD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 512 " "Info: Parameter \"LPM_NUMWORDS\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE tcgrom.mif " "Info: Parameter \"LPM_FILE\" = \"tcgrom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "char_rom.vhd" "" { Text "char_rom.vhd" 21 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom Char_ROM:inst7\|LPM_ROM:char_gen_rom\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"Char_ROM:inst7\|LPM_ROM:char_gen_rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Char_ROM:inst7\|LPM_ROM:char_gen_rom\|altrom:srom Char_ROM:inst7\|LPM_ROM:char_gen_rom " "Info: Elaborated megafunction instantiation \"Char_ROM:inst7\|LPM_ROM:char_gen_rom\|altrom:srom\", which is child of megafunction instantiation \"Char_ROM:inst7\|LPM_ROM:char_gen_rom\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "char_rom.vhd" "" { Text "char_rom.vhd" 21 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Char_ROM:inst7\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Char_ROM:inst7\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Char_ROM:inst7\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block Char_ROM:inst7\|LPM_ROM:char_gen_rom " "Info: Elaborated megafunction instantiation \"Char_ROM:inst7\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"Char_ROM:inst7\|LPM_ROM:char_gen_rom\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "char_rom.vhd" "" { Text "char_rom.vhd" 21 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6401.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6401 " "Info: Found entity 1: altsyncram_6401" {  } { { "db/altsyncram_6401.tdf" "" { Text "E:/ECE-318 Design Project/db/altsyncram_6401.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6401 Char_ROM:inst7\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated " "Info: Elaborating entity \"altsyncram_6401\" for hierarchy \"Char_ROM:inst7\|LPM_ROM:char_gen_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_6401:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_memory display_memory:inst1 " "Info: Elaborating entity \"display_memory\" for hierarchy \"display_memory:inst1\"" {  } { { "text_editor.bdf" "inst1" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -336 832 1056 -144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "memory " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"memory\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_to_char_addr keyboard_to_char_addr:inst " "Info: Elaborating entity \"keyboard_to_char_addr\" for hierarchy \"keyboard_to_char_addr:inst\"" {  } { { "text_editor.bdf" "inst" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -576 96 296 -416 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARE keyboard_to_char_addr:inst\|COMPARE:inst " "Info: Elaborating entity \"COMPARE\" for hierarchy \"keyboard_to_char_addr:inst\|COMPARE:inst\"" {  } { { "keyboard_to_char_addr.bdf" "inst" { Schematic "E:/ECE-318 Design Project/keyboard_to_char_addr.bdf" { { 136 784 960 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 keyboard_to_char_addr:inst\|reg8:inst13 " "Info: Elaborating entity \"reg8\" for hierarchy \"keyboard_to_char_addr:inst\|reg8:inst13\"" {  } { { "keyboard_to_char_addr.bdf" "inst13" { Schematic "E:/ECE-318 Design Project/keyboard_to_char_addr.bdf" { { 240 592 712 368 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_module keyboard_to_char_addr:inst\|control_module:inst1 " "Info: Elaborating entity \"control_module\" for hierarchy \"keyboard_to_char_addr:inst\|control_module:inst1\"" {  } { { "keyboard_to_char_addr.bdf" "inst1" { Schematic "E:/ECE-318 Design Project/keyboard_to_char_addr.bdf" { { 192 272 416 288 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflop keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg " "Info: Elaborating entity \"dflop\" for hierarchy \"keyboard_to_char_addr:inst\|control_module:inst1\|dflop:sreg\"" {  } { { "lab4/control_module.vhd" "sreg" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard_to_char_addr:inst\|keyboard:inst7 " "Info: Elaborating entity \"keyboard\" for hierarchy \"keyboard_to_char_addr:inst\|keyboard:inst7\"" {  } { { "keyboard_to_char_addr.bdf" "inst7" { Schematic "E:/ECE-318 Design Project/keyboard_to_char_addr.bdf" { { 8 224 432 136 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backspace_or_enter keyboard_to_char_addr:inst\|backspace_or_enter:inst2 " "Info: Elaborating entity \"backspace_or_enter\" for hierarchy \"keyboard_to_char_addr:inst\|backspace_or_enter:inst2\"" {  } { { "keyboard_to_char_addr.bdf" "inst2" { Schematic "E:/ECE-318 Design Project/keyboard_to_char_addr.bdf" { { 440 800 984 536 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_to_char_addr keyboard_to_char_addr:inst\|code_to_char_addr:inst18 " "Info: Elaborating entity \"code_to_char_addr\" for hierarchy \"keyboard_to_char_addr:inst\|code_to_char_addr:inst18\"" {  } { { "keyboard_to_char_addr.bdf" "inst18" { Schematic "E:/ECE-318 Design Project/keyboard_to_char_addr.bdf" { { 296 792 1040 392 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst2 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst2\"" {  } { { "text_editor.bdf" "inst2" { Schematic "E:/ECE-318 Design Project/text_editor.bdf" { { -288 496 696 -160 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "keyboard_to_char_addr:inst\|control_module:inst1\|Mux4 " "Warning: Found clock multiplexer keyboard_to_char_addr:inst\|control_module:inst1\|Mux4" {  } { { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 44 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "keyboard_to_char_addr:inst\|control_module:inst1\|Mux3 " "Warning: Found clock multiplexer keyboard_to_char_addr:inst\|control_module:inst1\|Mux3" {  } { { "lab4/control_module.vhd" "" { Text "E:/ECE-318 Design Project/lab4/control_module.vhd" 44 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[7\] " "Warning: Converted tri-state buffer \"Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[6\] " "Warning: Converted tri-state buffer \"Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[5\] " "Warning: Converted tri-state buffer \"Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[4\] " "Warning: Converted tri-state buffer \"Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[3\] " "Warning: Converted tri-state buffer \"Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[2\] " "Warning: Converted tri-state buffer \"Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[1\] " "Warning: Converted tri-state buffer \"Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[0\] " "Warning: Converted tri-state buffer \"Char_ROM:inst7\|lpm_rom:char_gen_rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "display_memory.vhd" "" { Text "E:/ECE-318 Design Project/display_memory.vhd" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13511 " "Info: Implemented 13511 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "13489 " "Info: Implemented 13489 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 06 23:11:29 2018 " "Info: Processing ended: Wed Jun 06 23:11:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Info: Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
