# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2.srcs/sources_1/new/my_alu.vhd" \
"../../../../Lab2.srcs/sources_1/new/alu_tester.vhd" \
"../../../../Lab2.srcs/sources_1/new/adder.vhd" \
"../../../../Lab2.srcs/sources_1/new/ripple_adder.vhd" \
"../../../../Lab2.srcs/sim_1/new/alu_tester_tb.vhd" \
"../../../../Lab2.srcs/sim_1/new/ripple_adder_tb.vhd" \
"../../../../Lab2.srcs/sim_1/new/my_alu_tb.vhd" \

# Do not sort compile order
nosort
