============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri May 17 13:56:45 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 39 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.365304s wall, 0.781250s user + 0.062500s system = 0.843750s CPU (61.8%)

RUN-1004 : used memory is 277 MB, reserved memory is 254 MB, peak memory is 283 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 6.2500 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96443490631680"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96443490631680"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4260607557632"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85749022064640"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_req will be merged to another kept net isp_rd_data_en_reg
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[31] will be merged to another kept net isp_rd_data_reg[31]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[30] will be merged to another kept net isp_rd_data_reg[30]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[29] will be merged to another kept net isp_rd_data_reg[29]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[28] will be merged to another kept net isp_rd_data_reg[28]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[27] will be merged to another kept net isp_rd_data_reg[27]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[26] will be merged to another kept net isp_rd_data_reg[26]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[25] will be merged to another kept net isp_rd_data_reg[25]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[24] will be merged to another kept net isp_rd_data_reg[24]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[23] will be merged to another kept net isp_rd_data_reg[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sdram_top_inst/clk_out is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/clk_out as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10053 instances
RUN-0007 : 6214 luts, 2986 seqs, 471 mslices, 250 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11251 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6685 nets have 2 pins
RUN-1001 : 3267 nets have [3 - 5] pins
RUN-1001 : 773 nets have [6 - 10] pins
RUN-1001 : 308 nets have [11 - 20] pins
RUN-1001 : 202 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1318     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     637     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  60   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 80
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10051 instances, 6214 luts, 2986 seqs, 721 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47565, tnet num: 11249, tinst num: 10051, tnode num: 57504, tedge num: 77743.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.962560s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (47.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.7618e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10051.
PHY-3001 : Level 1 #clusters 1509.
PHY-3001 : End clustering;  0.081371s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 769894, overlap = 317.469
PHY-3002 : Step(2): len = 675927, overlap = 338.5
PHY-3002 : Step(3): len = 471327, overlap = 459.75
PHY-3002 : Step(4): len = 419342, overlap = 523.469
PHY-3002 : Step(5): len = 336733, overlap = 578.656
PHY-3002 : Step(6): len = 297642, overlap = 643.812
PHY-3002 : Step(7): len = 239899, overlap = 694
PHY-3002 : Step(8): len = 212733, overlap = 760.906
PHY-3002 : Step(9): len = 187812, overlap = 787.156
PHY-3002 : Step(10): len = 167853, overlap = 812.312
PHY-3002 : Step(11): len = 148445, overlap = 840.969
PHY-3002 : Step(12): len = 137492, overlap = 863.969
PHY-3002 : Step(13): len = 128489, overlap = 870.469
PHY-3002 : Step(14): len = 119340, overlap = 876.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.46711e-06
PHY-3002 : Step(15): len = 139718, overlap = 806.844
PHY-3002 : Step(16): len = 203346, overlap = 656.938
PHY-3002 : Step(17): len = 216890, overlap = 592.312
PHY-3002 : Step(18): len = 212366, overlap = 555.062
PHY-3002 : Step(19): len = 204275, overlap = 556.469
PHY-3002 : Step(20): len = 196654, overlap = 576.906
PHY-3002 : Step(21): len = 189326, overlap = 571.188
PHY-3002 : Step(22): len = 183550, overlap = 563.375
PHY-3002 : Step(23): len = 180804, overlap = 575.938
PHY-3002 : Step(24): len = 179240, overlap = 604.531
PHY-3002 : Step(25): len = 177787, overlap = 604.594
PHY-3002 : Step(26): len = 176255, overlap = 615.188
PHY-3002 : Step(27): len = 174553, overlap = 628.156
PHY-3002 : Step(28): len = 172827, overlap = 622.125
PHY-3002 : Step(29): len = 171040, overlap = 621.719
PHY-3002 : Step(30): len = 169667, overlap = 610
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.93422e-06
PHY-3002 : Step(31): len = 176884, overlap = 593.031
PHY-3002 : Step(32): len = 189996, overlap = 562.5
PHY-3002 : Step(33): len = 197578, overlap = 546.781
PHY-3002 : Step(34): len = 201861, overlap = 525.875
PHY-3002 : Step(35): len = 202651, overlap = 518.781
PHY-3002 : Step(36): len = 202628, overlap = 509.438
PHY-3002 : Step(37): len = 202316, overlap = 494.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.86844e-06
PHY-3002 : Step(38): len = 214616, overlap = 471.531
PHY-3002 : Step(39): len = 232963, overlap = 446.938
PHY-3002 : Step(40): len = 240549, overlap = 427.5
PHY-3002 : Step(41): len = 242431, overlap = 384.969
PHY-3002 : Step(42): len = 242568, overlap = 361.031
PHY-3002 : Step(43): len = 241500, overlap = 348.094
PHY-3002 : Step(44): len = 240165, overlap = 337.438
PHY-3002 : Step(45): len = 240165, overlap = 330.281
PHY-3002 : Step(46): len = 239333, overlap = 336.594
PHY-3002 : Step(47): len = 239322, overlap = 337.719
PHY-3002 : Step(48): len = 238925, overlap = 345.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.97369e-05
PHY-3002 : Step(49): len = 254869, overlap = 333.188
PHY-3002 : Step(50): len = 271015, overlap = 320.625
PHY-3002 : Step(51): len = 280782, overlap = 274.188
PHY-3002 : Step(52): len = 284554, overlap = 271.531
PHY-3002 : Step(53): len = 284418, overlap = 280.031
PHY-3002 : Step(54): len = 284018, overlap = 280.375
PHY-3002 : Step(55): len = 282991, overlap = 280.25
PHY-3002 : Step(56): len = 282543, overlap = 277.719
PHY-3002 : Step(57): len = 281565, overlap = 275.938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.94738e-05
PHY-3002 : Step(58): len = 296450, overlap = 249.438
PHY-3002 : Step(59): len = 308602, overlap = 241.844
PHY-3002 : Step(60): len = 316538, overlap = 236.344
PHY-3002 : Step(61): len = 321045, overlap = 216.312
PHY-3002 : Step(62): len = 323115, overlap = 212.781
PHY-3002 : Step(63): len = 324235, overlap = 206.812
PHY-3002 : Step(64): len = 323694, overlap = 200.469
PHY-3002 : Step(65): len = 323899, overlap = 202.688
PHY-3002 : Step(66): len = 323740, overlap = 210.062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.89475e-05
PHY-3002 : Step(67): len = 337543, overlap = 195.625
PHY-3002 : Step(68): len = 350646, overlap = 178.938
PHY-3002 : Step(69): len = 355660, overlap = 153.562
PHY-3002 : Step(70): len = 359421, overlap = 142.938
PHY-3002 : Step(71): len = 360755, overlap = 148.531
PHY-3002 : Step(72): len = 361045, overlap = 147.531
PHY-3002 : Step(73): len = 358895, overlap = 142.438
PHY-3002 : Step(74): len = 358350, overlap = 137.688
PHY-3002 : Step(75): len = 358863, overlap = 141.531
PHY-3002 : Step(76): len = 359778, overlap = 140.688
PHY-3002 : Step(77): len = 358906, overlap = 142.562
PHY-3002 : Step(78): len = 359379, overlap = 146.812
PHY-3002 : Step(79): len = 359729, overlap = 146.812
PHY-3002 : Step(80): len = 360731, overlap = 149.781
PHY-3002 : Step(81): len = 360165, overlap = 146.156
PHY-3002 : Step(82): len = 360577, overlap = 146.031
PHY-3002 : Step(83): len = 360560, overlap = 143
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000157895
PHY-3002 : Step(84): len = 370837, overlap = 139.688
PHY-3002 : Step(85): len = 376126, overlap = 138.281
PHY-3002 : Step(86): len = 377490, overlap = 125.156
PHY-3002 : Step(87): len = 380137, overlap = 112.531
PHY-3002 : Step(88): len = 384954, overlap = 113.812
PHY-3002 : Step(89): len = 387700, overlap = 114.594
PHY-3002 : Step(90): len = 386489, overlap = 116.906
PHY-3002 : Step(91): len = 385969, overlap = 120.594
PHY-3002 : Step(92): len = 386218, overlap = 117.719
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00031579
PHY-3002 : Step(93): len = 393244, overlap = 116.938
PHY-3002 : Step(94): len = 399153, overlap = 102.125
PHY-3002 : Step(95): len = 400425, overlap = 106.5
PHY-3002 : Step(96): len = 402112, overlap = 108.188
PHY-3002 : Step(97): len = 406319, overlap = 94.1875
PHY-3002 : Step(98): len = 410427, overlap = 92.9688
PHY-3002 : Step(99): len = 410380, overlap = 96.1562
PHY-3002 : Step(100): len = 410383, overlap = 98.9062
PHY-3002 : Step(101): len = 411209, overlap = 94
PHY-3002 : Step(102): len = 411757, overlap = 99.0938
PHY-3002 : Step(103): len = 411211, overlap = 99.625
PHY-3002 : Step(104): len = 411684, overlap = 103.656
PHY-3002 : Step(105): len = 412919, overlap = 105.219
PHY-3002 : Step(106): len = 414462, overlap = 97.25
PHY-3002 : Step(107): len = 416277, overlap = 91.0625
PHY-3002 : Step(108): len = 418023, overlap = 92
PHY-3002 : Step(109): len = 417719, overlap = 91.6875
PHY-3002 : Step(110): len = 416828, overlap = 96.3125
PHY-3002 : Step(111): len = 415742, overlap = 91.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00062886
PHY-3002 : Step(112): len = 420408, overlap = 95.6875
PHY-3002 : Step(113): len = 423176, overlap = 94.9375
PHY-3002 : Step(114): len = 422927, overlap = 93.5625
PHY-3002 : Step(115): len = 423260, overlap = 92.625
PHY-3002 : Step(116): len = 425152, overlap = 95.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00118024
PHY-3002 : Step(117): len = 427603, overlap = 94.0625
PHY-3002 : Step(118): len = 431974, overlap = 90.875
PHY-3002 : Step(119): len = 434572, overlap = 86.875
PHY-3002 : Step(120): len = 437473, overlap = 87.4688
PHY-3002 : Step(121): len = 440792, overlap = 89.9062
PHY-3002 : Step(122): len = 443039, overlap = 87.8438
PHY-3002 : Step(123): len = 443930, overlap = 82.2812
PHY-3002 : Step(124): len = 444849, overlap = 79.9062
PHY-3002 : Step(125): len = 446547, overlap = 78.8125
PHY-3002 : Step(126): len = 447887, overlap = 77.6562
PHY-3002 : Step(127): len = 448478, overlap = 79.5
PHY-3002 : Step(128): len = 448262, overlap = 77.1562
PHY-3002 : Step(129): len = 448654, overlap = 82.9062
PHY-3002 : Step(130): len = 449378, overlap = 76.5938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00210813
PHY-3002 : Step(131): len = 450873, overlap = 76.5938
PHY-3002 : Step(132): len = 452958, overlap = 75.9375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018908s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11251.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 601736, over cnt = 1336(3%), over = 7401, worst = 31
PHY-1001 : End global iterations;  0.316731s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (29.6%)

PHY-1001 : Congestion index: top1 = 88.97, top5 = 64.56, top10 = 53.46, top15 = 46.59.
PHY-3001 : End congestion estimation;  0.433854s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (50.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.397287s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (59.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000138796
PHY-3002 : Step(133): len = 498975, overlap = 16.6875
PHY-3002 : Step(134): len = 500298, overlap = 13.8125
PHY-3002 : Step(135): len = 494144, overlap = 13
PHY-3002 : Step(136): len = 492693, overlap = 13.6875
PHY-3002 : Step(137): len = 494509, overlap = 11.875
PHY-3002 : Step(138): len = 496354, overlap = 8.46875
PHY-3002 : Step(139): len = 494768, overlap = 8.625
PHY-3002 : Step(140): len = 493011, overlap = 9.75
PHY-3002 : Step(141): len = 492114, overlap = 11.25
PHY-3002 : Step(142): len = 491204, overlap = 11.2812
PHY-3002 : Step(143): len = 489155, overlap = 13.4688
PHY-3002 : Step(144): len = 487014, overlap = 13.5312
PHY-3002 : Step(145): len = 484835, overlap = 12.7188
PHY-3002 : Step(146): len = 482538, overlap = 13.7188
PHY-3002 : Step(147): len = 480667, overlap = 13.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000277592
PHY-3002 : Step(148): len = 481630, overlap = 13.375
PHY-3002 : Step(149): len = 485416, overlap = 11.3438
PHY-3002 : Step(150): len = 486532, overlap = 10.6875
PHY-3002 : Step(151): len = 486960, overlap = 10.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000552608
PHY-3002 : Step(152): len = 493779, overlap = 7.71875
PHY-3002 : Step(153): len = 504661, overlap = 5.0625
PHY-3002 : Step(154): len = 504914, overlap = 5.125
PHY-3002 : Step(155): len = 505146, overlap = 4.8125
PHY-3002 : Step(156): len = 504788, overlap = 5.25
PHY-3002 : Step(157): len = 506120, overlap = 4.96875
PHY-3002 : Step(158): len = 506442, overlap = 3.3125
PHY-3002 : Step(159): len = 506764, overlap = 3.5625
PHY-3002 : Step(160): len = 507649, overlap = 3.625
PHY-3002 : Step(161): len = 507231, overlap = 3.3125
PHY-3002 : Step(162): len = 506535, overlap = 3.0625
PHY-3002 : Step(163): len = 504744, overlap = 3.0625
PHY-3002 : Step(164): len = 502919, overlap = 2.875
PHY-3002 : Step(165): len = 502601, overlap = 3.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00100372
PHY-3002 : Step(166): len = 504554, overlap = 3.875
PHY-3002 : Step(167): len = 506646, overlap = 4
PHY-3002 : Step(168): len = 508846, overlap = 4.59375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00196528
PHY-3002 : Step(169): len = 510713, overlap = 4.9375
PHY-3002 : Step(170): len = 513955, overlap = 5
PHY-3002 : Step(171): len = 517428, overlap = 5.40625
PHY-3002 : Step(172): len = 518519, overlap = 6.875
PHY-3002 : Step(173): len = 521834, overlap = 7.46875
PHY-3002 : Step(174): len = 522918, overlap = 7.28125
PHY-3002 : Step(175): len = 525489, overlap = 6.6875
PHY-3002 : Step(176): len = 527278, overlap = 6.0625
PHY-3002 : Step(177): len = 530613, overlap = 6.625
PHY-3002 : Step(178): len = 531078, overlap = 6.875
PHY-3002 : Step(179): len = 531481, overlap = 7.46875
PHY-3002 : Step(180): len = 530755, overlap = 8.28125
PHY-3002 : Step(181): len = 530896, overlap = 9.3125
PHY-3002 : Step(182): len = 530985, overlap = 9.53125
PHY-3002 : Step(183): len = 530705, overlap = 9.65625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00340481
PHY-3002 : Step(184): len = 532059, overlap = 9.90625
PHY-3002 : Step(185): len = 532474, overlap = 9.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 45/11251.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 633712, over cnt = 1829(5%), over = 8000, worst = 54
PHY-1001 : End global iterations;  0.421590s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (33.4%)

PHY-1001 : Congestion index: top1 = 82.56, top5 = 61.07, top10 = 52.20, top15 = 46.93.
PHY-3001 : End congestion estimation;  0.554643s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (42.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.420500s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (44.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000157916
PHY-3002 : Step(186): len = 529506, overlap = 98.7812
PHY-3002 : Step(187): len = 525283, overlap = 77.25
PHY-3002 : Step(188): len = 519943, overlap = 71.0312
PHY-3002 : Step(189): len = 514305, overlap = 60.5625
PHY-3002 : Step(190): len = 506796, overlap = 52.2188
PHY-3002 : Step(191): len = 499874, overlap = 50.9375
PHY-3002 : Step(192): len = 495002, overlap = 49.9062
PHY-3002 : Step(193): len = 490141, overlap = 46.5312
PHY-3002 : Step(194): len = 486198, overlap = 44.9375
PHY-3002 : Step(195): len = 483200, overlap = 46.75
PHY-3002 : Step(196): len = 480557, overlap = 46.0938
PHY-3002 : Step(197): len = 479785, overlap = 44.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000315832
PHY-3002 : Step(198): len = 479947, overlap = 46.375
PHY-3002 : Step(199): len = 482258, overlap = 41.8438
PHY-3002 : Step(200): len = 483451, overlap = 40.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000631663
PHY-3002 : Step(201): len = 488748, overlap = 31.2188
PHY-3002 : Step(202): len = 492825, overlap = 26.5
PHY-3002 : Step(203): len = 491954, overlap = 26.9375
PHY-3002 : Step(204): len = 492165, overlap = 26.9062
PHY-3002 : Step(205): len = 492881, overlap = 26.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47565, tnet num: 11249, tinst num: 10051, tnode num: 57504, tedge num: 77743.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 213.53 peak overflow 3.03
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 267/11251.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 604216, over cnt = 1830(5%), over = 6058, worst = 36
PHY-1001 : End global iterations;  0.431807s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (43.4%)

PHY-1001 : Congestion index: top1 = 65.47, top5 = 50.50, top10 = 44.38, top15 = 40.62.
PHY-1001 : End incremental global routing;  0.565736s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (52.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.419314s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (59.6%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9941 has valid locations, 71 needs to be replaced
PHY-3001 : design contains 10114 instances, 6250 luts, 3013 seqs, 721 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 498748
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9430/11314.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 610608, over cnt = 1835(5%), over = 6092, worst = 36
PHY-1001 : End global iterations;  0.085899s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (36.4%)

PHY-1001 : Congestion index: top1 = 65.43, top5 = 50.53, top10 = 44.43, top15 = 40.71.
PHY-3001 : End congestion estimation;  0.232867s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (40.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47786, tnet num: 11312, tinst num: 10114, tnode num: 57806, tedge num: 78059.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.194801s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (40.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(206): len = 498407, overlap = 0
PHY-3002 : Step(207): len = 498316, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9443/11314.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 608872, over cnt = 1835(5%), over = 6081, worst = 36
PHY-1001 : End global iterations;  0.080529s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.4%)

PHY-1001 : Congestion index: top1 = 65.41, top5 = 50.53, top10 = 44.45, top15 = 40.74.
PHY-3001 : End congestion estimation;  0.239182s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (58.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.433373s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (43.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00110809
PHY-3002 : Step(208): len = 498270, overlap = 26.6875
PHY-3002 : Step(209): len = 498648, overlap = 26.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00221619
PHY-3002 : Step(210): len = 498633, overlap = 26.8438
PHY-3002 : Step(211): len = 498665, overlap = 26.7812
PHY-3001 : Final: Len = 498665, Over = 26.7812
PHY-3001 : End incremental placement;  2.402475s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (38.4%)

OPT-1001 : Total overflow 214.41 peak overflow 3.03
OPT-1001 : End high-fanout net optimization;  3.626249s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (44.0%)

OPT-1001 : Current memory(MB): used = 517, reserve = 508, peak = 526.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9437/11314.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 609200, over cnt = 1813(5%), over = 5927, worst = 36
PHY-1002 : len = 638184, over cnt = 1099(3%), over = 2824, worst = 24
PHY-1002 : len = 654424, over cnt = 465(1%), over = 1093, worst = 21
PHY-1002 : len = 659552, over cnt = 137(0%), over = 262, worst = 12
PHY-1002 : len = 662440, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  0.615467s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (66.0%)

PHY-1001 : Congestion index: top1 = 55.71, top5 = 45.00, top10 = 40.69, top15 = 38.08.
OPT-1001 : End congestion update;  0.766552s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (71.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11312 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.355010s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (39.6%)

OPT-0007 : Start: WNS -2927 TNS -441016 NUM_FEPS 437
OPT-0007 : Iter 1: improved WNS -2927 TNS -350750 NUM_FEPS 437 with 37 cells processed and 2866 slack improved
OPT-0007 : Iter 2: improved WNS -2927 TNS -350616 NUM_FEPS 437 with 4 cells processed and 200 slack improved
OPT-1001 : End global optimization;  1.144583s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (60.1%)

OPT-1001 : Current memory(MB): used = 517, reserve = 508, peak = 526.
OPT-1001 : End physical optimization;  5.781190s wall, 2.718750s user + 0.046875s system = 2.765625s CPU (47.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6250 LUT to BLE ...
SYN-4008 : Packed 6250 LUT and 1269 SEQ to BLE.
SYN-4003 : Packing 1744 remaining SEQ's ...
SYN-4005 : Packed 1334 SEQ with LUT/SLICE
SYN-4006 : 3767 single LUT's are left
SYN-4006 : 410 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6660/7823 primitive instances ...
PHY-3001 : End packing;  0.443879s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (52.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4524 instances
RUN-1001 : 2196 mslices, 2196 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10293 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5455 nets have 2 pins
RUN-1001 : 3382 nets have [3 - 5] pins
RUN-1001 : 861 nets have [6 - 10] pins
RUN-1001 : 342 nets have [11 - 20] pins
RUN-1001 : 245 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4522 instances, 4392 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 517039, Over = 92.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5201/10293.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 661320, over cnt = 1062(3%), over = 1596, worst = 9
PHY-1002 : len = 665392, over cnt = 554(1%), over = 730, worst = 6
PHY-1002 : len = 670480, over cnt = 186(0%), over = 230, worst = 3
PHY-1002 : len = 671976, over cnt = 99(0%), over = 117, worst = 3
PHY-1002 : len = 673688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.704019s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (42.2%)

PHY-1001 : Congestion index: top1 = 55.67, top5 = 45.98, top10 = 41.41, top15 = 38.50.
PHY-3001 : End congestion estimation;  0.895677s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (48.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44845, tnet num: 10291, tinst num: 4522, tnode num: 52754, tedge num: 75945.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.319371s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (43.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.28053e-05
PHY-3002 : Step(212): len = 510268, overlap = 96.25
PHY-3002 : Step(213): len = 506081, overlap = 97
PHY-3002 : Step(214): len = 503311, overlap = 104.75
PHY-3002 : Step(215): len = 502383, overlap = 111
PHY-3002 : Step(216): len = 502455, overlap = 112
PHY-3002 : Step(217): len = 502138, overlap = 115
PHY-3002 : Step(218): len = 501802, overlap = 111.75
PHY-3002 : Step(219): len = 501121, overlap = 113.75
PHY-3002 : Step(220): len = 500320, overlap = 117.25
PHY-3002 : Step(221): len = 499434, overlap = 115
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000125611
PHY-3002 : Step(222): len = 505851, overlap = 100.75
PHY-3002 : Step(223): len = 510368, overlap = 97
PHY-3002 : Step(224): len = 509817, overlap = 96.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000251221
PHY-3002 : Step(225): len = 518742, overlap = 83.25
PHY-3002 : Step(226): len = 524954, overlap = 78
PHY-3002 : Step(227): len = 526773, overlap = 73.5
PHY-3002 : Step(228): len = 528130, overlap = 74.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.892850s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (1.8%)

PHY-3001 : Trial Legalized: Len = 563434
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 418/10293.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 680320, over cnt = 1473(4%), over = 2570, worst = 9
PHY-1002 : len = 692152, over cnt = 843(2%), over = 1223, worst = 7
PHY-1002 : len = 700904, over cnt = 339(0%), over = 468, worst = 5
PHY-1002 : len = 706000, over cnt = 38(0%), over = 45, worst = 2
PHY-1002 : len = 706552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.960966s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (37.4%)

PHY-1001 : Congestion index: top1 = 52.24, top5 = 45.46, top10 = 41.92, top15 = 39.57.
PHY-3001 : End congestion estimation;  1.176944s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (35.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.442773s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (45.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000175187
PHY-3002 : Step(229): len = 548948, overlap = 11
PHY-3002 : Step(230): len = 541201, overlap = 17.5
PHY-3002 : Step(231): len = 535140, overlap = 25
PHY-3002 : Step(232): len = 529824, overlap = 32.75
PHY-3002 : Step(233): len = 527417, overlap = 39
PHY-3002 : Step(234): len = 526043, overlap = 42.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000350374
PHY-3002 : Step(235): len = 532789, overlap = 36.25
PHY-3002 : Step(236): len = 535873, overlap = 33.75
PHY-3002 : Step(237): len = 538238, overlap = 33.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000700748
PHY-3002 : Step(238): len = 543537, overlap = 29.75
PHY-3002 : Step(239): len = 550778, overlap = 25.5
PHY-3002 : Step(240): len = 554301, overlap = 25.75
PHY-3002 : Step(241): len = 555273, overlap = 28.75
PHY-3002 : Step(242): len = 556247, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010314s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 570048, Over = 0
PHY-3001 : Spreading special nets. 31 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030346s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.0%)

PHY-3001 : 41 instances has been re-located, deltaX = 12, deltaY = 25, maxDist = 1.
PHY-3001 : Final: Len = 570844, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44845, tnet num: 10291, tinst num: 4522, tnode num: 52754, tedge num: 75945.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.015869s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (35.4%)

RUN-1004 : used memory is 496 MB, reserved memory is 492 MB, peak memory is 542 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2286/10293.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 697840, over cnt = 1350(3%), over = 2161, worst = 7
PHY-1002 : len = 707456, over cnt = 670(1%), over = 869, worst = 5
PHY-1002 : len = 713928, over cnt = 184(0%), over = 225, worst = 4
PHY-1002 : len = 715736, over cnt = 48(0%), over = 54, worst = 3
PHY-1002 : len = 716720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.937591s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (53.3%)

PHY-1001 : Congestion index: top1 = 53.60, top5 = 44.44, top10 = 40.63, top15 = 38.33.
PHY-1001 : End incremental global routing;  1.143286s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (56.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.432695s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (43.3%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4419 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 4526 instances, 4396 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 571570
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9473/10297.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 717624, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 717632, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 717728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.270226s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (46.3%)

PHY-1001 : Congestion index: top1 = 53.60, top5 = 44.49, top10 = 40.66, top15 = 38.37.
PHY-3001 : End congestion estimation;  0.466425s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (40.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44885, tnet num: 10295, tinst num: 4526, tnode num: 52806, tedge num: 76005.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.392834s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (52.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(243): len = 571326, overlap = 0
PHY-3002 : Step(244): len = 571281, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9471/10297.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 717112, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 717136, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 717160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.250149s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (68.7%)

PHY-1001 : Congestion index: top1 = 53.60, top5 = 44.44, top10 = 40.63, top15 = 38.34.
PHY-3001 : End congestion estimation;  0.463180s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (60.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.440021s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (63.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000141991
PHY-3002 : Step(245): len = 571351, overlap = 0.25
PHY-3002 : Step(246): len = 571351, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 571306, Over = 0
PHY-3001 : End spreading;  0.026944s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.0%)

PHY-3001 : Final: Len = 571306, Over = 0
PHY-3001 : End incremental placement;  3.027174s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (50.6%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.878989s wall, 2.390625s user + 0.046875s system = 2.437500s CPU (50.0%)

OPT-1001 : Current memory(MB): used = 554, reserve = 545, peak = 556.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9475/10297.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 717184, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 717200, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 717232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.271695s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (28.8%)

PHY-1001 : Congestion index: top1 = 53.60, top5 = 44.43, top10 = 40.62, top15 = 38.33.
OPT-1001 : End congestion update;  0.469279s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (53.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.345554s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (63.3%)

OPT-0007 : Start: WNS -2967 TNS -276211 NUM_FEPS 304
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4424 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4526 instances, 4396 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 588566, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026890s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.1%)

PHY-3001 : 16 instances has been re-located, deltaX = 5, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 588828, Over = 0
PHY-3001 : End incremental legalization;  0.212025s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (59.0%)

OPT-0007 : Iter 1: improved WNS -2817 TNS -201621 NUM_FEPS 304 with 174 cells processed and 35361 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4424 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4526 instances, 4396 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 593638, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027961s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 20 instances has been re-located, deltaX = 3, deltaY = 13, maxDist = 1.
PHY-3001 : Final: Len = 593712, Over = 0
PHY-3001 : End incremental legalization;  0.196030s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (47.8%)

OPT-0007 : Iter 2: improved WNS -2817 TNS -185854 NUM_FEPS 306 with 67 cells processed and 13365 slack improved
OPT-0007 : Iter 3: improved WNS -2817 TNS -185854 NUM_FEPS 306 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.593266s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (56.9%)

OPT-1001 : Current memory(MB): used = 554, reserve = 545, peak = 556.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.351621s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (62.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8854/10297.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 739024, over cnt = 169(0%), over = 249, worst = 7
PHY-1002 : len = 740040, over cnt = 81(0%), over = 97, worst = 3
PHY-1002 : len = 740664, over cnt = 34(0%), over = 40, worst = 2
PHY-1002 : len = 741080, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 741184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.551166s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (48.2%)

PHY-1001 : Congestion index: top1 = 54.31, top5 = 45.30, top10 = 41.44, top15 = 39.12.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346305s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (36.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2817 TNS -198654 NUM_FEPS 306
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.827586
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2817ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10297 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10297 nets
OPT-1001 : End physical optimization;  9.122409s wall, 4.515625s user + 0.093750s system = 4.609375s CPU (50.5%)

RUN-1003 : finish command "place" in  29.322143s wall, 11.718750s user + 0.515625s system = 12.234375s CPU (41.7%)

RUN-1004 : used memory is 462 MB, reserved memory is 448 MB, peak memory is 556 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.163868s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (92.6%)

RUN-1004 : used memory is 463 MB, reserved memory is 450 MB, peak memory is 556 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4528 instances
RUN-1001 : 2200 mslices, 2196 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10297 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5454 nets have 2 pins
RUN-1001 : 3380 nets have [3 - 5] pins
RUN-1001 : 866 nets have [6 - 10] pins
RUN-1001 : 342 nets have [11 - 20] pins
RUN-1001 : 247 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44885, tnet num: 10295, tinst num: 4526, tnode num: 52806, tedge num: 76005.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2200 mslices, 2196 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 708248, over cnt = 1450(4%), over = 2460, worst = 9
PHY-1002 : len = 719744, over cnt = 794(2%), over = 1123, worst = 7
PHY-1002 : len = 726048, over cnt = 370(1%), over = 517, worst = 6
PHY-1002 : len = 732160, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 732208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.846932s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (38.7%)

PHY-1001 : Congestion index: top1 = 52.37, top5 = 44.48, top10 = 40.83, top15 = 38.60.
PHY-1001 : End global routing;  1.041015s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (40.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 559, reserve = 550, peak = 559.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 809, reserve = 801, peak = 809.
PHY-1001 : End build detailed router design. 2.791131s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (59.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 121016, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.479982s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (64.4%)

PHY-1001 : Current memory(MB): used = 843, reserve = 836, peak = 843.
PHY-1001 : End phase 1; 1.485858s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (64.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.88992e+06, over cnt = 918(0%), over = 935, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 848, reserve = 841, peak = 848.
PHY-1001 : End initial routed; 26.338821s wall, 13.359375s user + 0.125000s system = 13.484375s CPU (51.2%)

PHY-1001 : Update timing.....
PHY-1001 : 346/9667(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.321   |  -1053.806  |  374  
RUN-1001 :   Hold   |   0.096   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.609820s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (55.3%)

PHY-1001 : Current memory(MB): used = 855, reserve = 849, peak = 855.
PHY-1001 : End phase 2; 27.948703s wall, 14.250000s user + 0.125000s system = 14.375000s CPU (51.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 28 pins with SWNS -4.248ns STNS -1041.892ns FEP 374.
PHY-1001 : End OPT Iter 1; 0.231653s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (40.5%)

PHY-1022 : len = 1.89006e+06, over cnt = 938(0%), over = 955, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.371769s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (37.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.86138e+06, over cnt = 321(0%), over = 324, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.522147s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (63.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.85814e+06, over cnt = 68(0%), over = 68, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.569402s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (65.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.85794e+06, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.177521s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (44.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.85805e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.145414s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (43.0%)

PHY-1001 : Update timing.....
PHY-1001 : 345/9667(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.248   |  -1043.529  |  374  
RUN-1001 :   Hold   |   0.096   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.582223s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (46.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 298 feed throughs used by 147 nets
PHY-1001 : End commit to database; 1.220205s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (47.4%)

PHY-1001 : Current memory(MB): used = 925, reserve = 921, peak = 925.
PHY-1001 : End phase 3; 5.787787s wall, 3.015625s user + 0.015625s system = 3.031250s CPU (52.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -4.248ns STNS -1032.862ns FEP 374.
PHY-1001 : End OPT Iter 1; 0.257666s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (60.6%)

PHY-1022 : len = 1.85798e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.382357s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (61.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.248ns, -1032.862ns, 374}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.85777e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.096845s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (80.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.85768e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.106614s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (58.6%)

PHY-1001 : Update timing.....
PHY-1001 : 345/9667(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.233   |  -1043.387  |  374  
RUN-1001 :   Hold   |   0.096   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.603767s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (69.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 302 feed throughs used by 151 nets
PHY-1001 : End commit to database; 1.196013s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (66.6%)

PHY-1001 : Current memory(MB): used = 931, reserve = 927, peak = 931.
PHY-1001 : End phase 4; 3.414723s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (68.6%)

PHY-1003 : Routed, final wirelength = 1.85768e+06
PHY-1001 : Current memory(MB): used = 932, reserve = 929, peak = 932.
PHY-1001 : End export database. 0.030447s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  41.704443s wall, 22.421875s user + 0.171875s system = 22.593750s CPU (54.2%)

RUN-1003 : finish command "route" in  44.110826s wall, 23.656250s user + 0.171875s system = 23.828125s CPU (54.0%)

RUN-1004 : used memory is 876 MB, reserved memory is 872 MB, peak memory is 932 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8064   out of  19600   41.14%
#reg                     3155   out of  19600   16.10%
#le                      8468
  #lut only              5313   out of   8468   62.74%
  #reg only               404   out of   8468    4.77%
  #lut&reg               2751   out of   8468   32.49%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1644
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    250
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    249
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 74
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55
#6        sdram_top_inst/clk_out                   GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8468   |7343    |721     |3167    |25      |3       |
|  ISP                       |AHBISP                                          |1357   |764     |339     |768     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |609    |296     |145     |348     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |81     |43      |18      |51      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |69     |30      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |5      |5       |0       |5       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |64     |34      |18      |36      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |7       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |67     |27      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|    u_bypass                |bypass                                          |131    |91      |40      |38      |0       |0       |
|    u_demosaic              |demosaic                                        |421    |204     |142     |272     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |98     |38      |31      |69      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |78     |38      |27      |50      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |76     |36      |27      |48      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |89     |49      |33      |69      |0       |0       |
|    u_gamma                 |gamma                                           |34     |34      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |10     |10      |0       |7       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |10     |10      |0       |4       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |16     |9       |7       |6       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |16     |9       |7       |6       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |5      |5       |0       |4       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |29     |29      |0       |17      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |2      |2       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |2      |2       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |2      |2       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |30     |12      |0       |25      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |5      |5       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |10     |10      |0       |8       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |134    |80      |18      |103     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |4      |4       |0       |4       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |39     |22      |0       |39      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |39     |29      |0       |38      |0       |0       |
|  kb                        |Keyboard                                        |90     |74      |16      |45      |0       |0       |
|  sd_reader                 |sd_reader                                       |736    |599     |100     |321     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |320    |272     |34      |142     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |735    |560     |119     |412     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |405    |276     |73      |271     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |146    |106     |21      |116     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |15     |12      |0       |15      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |40     |33      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |34     |30      |0       |34      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |170    |103     |30      |127     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |30     |19      |0       |30      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |34     |25      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |37     |22      |0       |36      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |330    |284     |46      |141     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |60     |48      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |75     |75      |0       |21      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |44     |40      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |91     |73      |18      |35      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |60     |48      |12      |34      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5070   |5017    |51      |1376    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                        |152    |87      |65      |28      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5408  
    #2          2       2077  
    #3          3       713   
    #4          4       590   
    #5        5-10      925   
    #6        11-50     513   
    #7       51-100      15   
    #8       101-500     2    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.409622s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (98.7%)

RUN-1004 : used memory is 877 MB, reserved memory is 873 MB, peak memory is 933 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44885, tnet num: 10295, tinst num: 4526, tnode num: 52806, tedge num: 76005.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10295 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 6 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4526
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10297, pip num: 119956
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 302
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3119 valid insts, and 325465 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.395486s wall, 99.406250s user + 1.109375s system = 100.515625s CPU (577.8%)

RUN-1004 : used memory is 932 MB, reserved memory is 934 MB, peak memory is 1104 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240517_135645.log"
