vhdl xil_defaultlib  \
"../../../bd/kria_bd/ip/kria_bd_axi_iic_0_0/sim/kria_bd_axi_iic_0_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_axi_intc_0_0/sim/kria_bd_axi_intc_0_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_axi_quad_spi_0_0/sim/kria_bd_axi_quad_spi_0_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_axi_uartlite_0_0/sim/kria_bd_axi_uartlite_0_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_pmod_2_0/sim/kria_bd_pmod_2_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_pmod_3_0/sim/kria_bd_pmod_3_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_proc_sys_reset_1_0/sim/kria_bd_proc_sys_reset_1_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_proc_sys_reset_2_0/sim/kria_bd_proc_sys_reset_2_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_rpi_gpio_0/sim/kria_bd_rpi_gpio_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_uf_leds_0/sim/kria_bd_uf_leds_0.vhd" \
"../../../bd/kria_bd/ip/kria_bd_axi_uartlite_0_1/sim/kria_bd_axi_uartlite_0_1.vhd" \
"../../../bd/kria_bd/ip/kria_bd_axi_iic_0_1/sim/kria_bd_axi_iic_0_1.vhd" \
"../../../bd/kria_bd/ip/kria_bd_axi_quad_spi_0_1/sim/kria_bd_axi_quad_spi_0_1.vhd" \

nosort
