//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26218862
// Cuda compilation tools, release 10.1, V10.1.168
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_52
.address_size 64

	// .globl	lltorque2
.extern .func  (.param .b64 func_retval0) malloc
(
	.param .b64 malloc_param_0
)
;
.extern .func free
(
	.param .b64 free_param_0
)
;
.const .align 4 .f32 h_bar = 0f070C2D38;
.const .align 4 .f32 muB = 0f193362AC;
.const .align 4 .f32 gs = 0f40000000;
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry lltorque2(
	.param .u64 lltorque2_param_0,
	.param .u64 lltorque2_param_1,
	.param .u64 lltorque2_param_2,
	.param .u64 lltorque2_param_3,
	.param .u64 lltorque2_param_4,
	.param .u64 lltorque2_param_5,
	.param .u64 lltorque2_param_6,
	.param .u64 lltorque2_param_7,
	.param .u64 lltorque2_param_8,
	.param .u64 lltorque2_param_9,
	.param .f32 lltorque2_param_10,
	.param .u32 lltorque2_param_11,
	.param .f32 lltorque2_param_12,
	.param .f32 lltorque2_param_13,
	.param .f32 lltorque2_param_14,
	.param .f32 lltorque2_param_15,
	.param .f32 lltorque2_param_16,
	.param .f32 lltorque2_param_17,
	.param .u64 lltorque2_param_18,
	.param .f32 lltorque2_param_19
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<30>;
	.reg .f32 	%f<203>;
	.reg .b32 	%r<134>;
	.reg .b64 	%rd<49>;


	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd12, [lltorque2_param_0];
	ld.param.u64 	%rd13, [lltorque2_param_1];
	ld.param.u64 	%rd14, [lltorque2_param_2];
	ld.param.u64 	%rd15, [lltorque2_param_3];
	ld.param.u64 	%rd16, [lltorque2_param_4];
	ld.param.u64 	%rd17, [lltorque2_param_5];
	ld.param.u64 	%rd18, [lltorque2_param_6];
	ld.param.u64 	%rd19, [lltorque2_param_7];
	ld.param.u64 	%rd20, [lltorque2_param_8];
	ld.param.u64 	%rd21, [lltorque2_param_9];
	ld.param.f32 	%f172, [lltorque2_param_10];
	ld.param.u32 	%r51, [lltorque2_param_11];
	ld.param.f32 	%f84, [lltorque2_param_12];
	ld.param.f32 	%f85, [lltorque2_param_13];
	ld.param.f32 	%f86, [lltorque2_param_14];
	ld.param.f32 	%f87, [lltorque2_param_15];
	ld.param.f32 	%f88, [lltorque2_param_16];
	ld.param.f32 	%f89, [lltorque2_param_17];
	ld.param.u64 	%rd22, [lltorque2_param_18];
	ld.param.f32 	%f90, [lltorque2_param_19];
	mov.u32 	%r52, %nctaid.x;
	mov.u32 	%r53, %ctaid.y;
	mov.u32 	%r54, %ctaid.x;
	mad.lo.s32 	%r55, %r52, %r53, %r54;
	mov.u32 	%r56, %ntid.x;
	mov.u32 	%r57, %tid.x;
	mad.lo.s32 	%r1, %r55, %r56, %r57;
	setp.ge.s32	%p1, %r1, %r51;
	@%p1 bra 	BB0_59;

	cvta.to.global.u64 	%rd23, %rd15;
	mul.wide.s32 	%rd24, %r1, 4;
	add.s64 	%rd25, %rd23, %rd24;
	ld.global.nc.f32 	%f1, [%rd25];
	cvta.to.global.u64 	%rd26, %rd16;
	add.s64 	%rd27, %rd26, %rd24;
	ld.global.nc.f32 	%f2, [%rd27];
	cvta.to.global.u64 	%rd28, %rd17;
	add.s64 	%rd29, %rd28, %rd24;
	ld.global.nc.f32 	%f3, [%rd29];
	cvta.to.global.u64 	%rd30, %rd18;
	add.s64 	%rd31, %rd30, %rd24;
	ld.global.nc.f32 	%f4, [%rd31];
	cvta.to.global.u64 	%rd32, %rd19;
	add.s64 	%rd33, %rd32, %rd24;
	ld.global.nc.f32 	%f5, [%rd33];
	cvta.to.global.u64 	%rd34, %rd20;
	add.s64 	%rd35, %rd34, %rd24;
	ld.global.nc.f32 	%f6, [%rd35];
	setp.eq.s64	%p2, %rd21, 0;
	@%p2 bra 	BB0_3;

	cvta.to.global.u64 	%rd36, %rd21;
	add.s64 	%rd38, %rd36, %rd24;
	ld.global.nc.f32 	%f91, [%rd38];
	mul.f32 	%f172, %f91, %f172;

BB0_3:
	cvta.to.global.u64 	%rd1, %rd14;
	cvta.to.global.u64 	%rd2, %rd13;
	cvta.to.global.u64 	%rd3, %rd12;
	cvta.to.global.u64 	%rd4, %rd22;
	mul.f32 	%f93, %f3, %f5;
	mul.f32 	%f94, %f2, %f6;
	sub.f32 	%f9, %f94, %f93;
	mul.f32 	%f95, %f1, %f6;
	mul.f32 	%f96, %f3, %f4;
	sub.f32 	%f10, %f96, %f95;
	mul.f32 	%f97, %f2, %f4;
	mul.f32 	%f98, %f1, %f5;
	sub.f32 	%f11, %f98, %f97;
	fma.rn.f32 	%f99, %f172, %f172, 0f3F800000;
	mov.f32 	%f100, 0fBF800000;
	div.rn.f32 	%f12, %f100, %f99;
	mov.f32 	%f175, 0f3F800000;
	mov.u32 	%r117, 2;
	ld.const.f32 	%f174, [gs];
	bra.uni 	BB0_4;

BB0_7:
	mul.rn.f32 	%f174, %f174, %f174;

BB0_4:
	and.b32  	%r59, %r117, 1;
	setp.eq.b32	%p3, %r59, 1;
	@!%p3 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_5:
	mul.rn.f32 	%f175, %f175, %f174;

BB0_6:
	shr.u32 	%r117, %r117, 1;
	setp.eq.s32	%p4, %r117, 0;
	@%p4 bra 	BB0_8;
	bra.uni 	BB0_7;

BB0_8:
	mov.f32 	%f178, 0f3F800000;
	mov.u32 	%r118, 2;
	ld.const.f32 	%f177, [muB];
	bra.uni 	BB0_9;

BB0_12:
	mul.rn.f32 	%f177, %f177, %f177;

BB0_9:
	and.b32  	%r61, %r118, 1;
	setp.eq.b32	%p5, %r61, 1;
	@!%p5 bra 	BB0_11;
	bra.uni 	BB0_10;

BB0_10:
	mul.rn.f32 	%f178, %f178, %f177;

BB0_11:
	shr.u32 	%r118, %r118, 1;
	setp.eq.s32	%p6, %r118, 0;
	@%p6 bra 	BB0_13;
	bra.uni 	BB0_12;

BB0_13:
	mul.f32 	%f25, %f175, %f178;
	mov.f32 	%f181, 0f3F800000;
	mov.u32 	%r119, 3;
	ld.const.f32 	%f180, [h_bar];
	bra.uni 	BB0_14;

BB0_17:
	mul.rn.f32 	%f180, %f180, %f180;

BB0_14:
	and.b32  	%r63, %r119, 1;
	setp.eq.b32	%p7, %r63, 1;
	@!%p7 bra 	BB0_16;
	bra.uni 	BB0_15;

BB0_15:
	mul.rn.f32 	%f181, %f181, %f180;

BB0_16:
	shr.u32 	%r119, %r119, 1;
	setp.eq.s32	%p8, %r119, 0;
	@%p8 bra 	BB0_18;
	bra.uni 	BB0_17;

BB0_18:
	div.rn.f32 	%f32, %f25, %f181;
	mov.u64 	%rd39, 12;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd39;
	.param .b64 retval0;
	call.uni (retval0), 
	malloc, 
	(
	param0
	);
	ld.param.b64	%rd5, [retval0+0];
	
	//{
	}// Callseq End 0
	st.f32 	[%rd5], %f1;
	st.f32 	[%rd5+4], %f2;
	st.f32 	[%rd5+8], %f3;
	sub.f32 	%f103, %f85, %f84;
	mul.f32 	%f182, %f103, %f86;
	add.u64 	%rd6, %SPL, 0;
	abs.f32 	%f104, %f182;
	setp.neu.f32	%p9, %f104, 0f7F800000;
	@%p9 bra 	BB0_20;

	mov.f32 	%f105, 0f00000000;
	mul.rn.f32 	%f182, %f182, %f105;

BB0_20:
	mul.f32 	%f106, %f182, 0f3F22F983;
	cvt.rni.s32.f32	%r129, %f106;
	cvt.rn.f32.s32	%f107, %r129;
	neg.f32 	%f108, %f107;
	mov.f32 	%f109, 0f3FC90FDA;
	fma.rn.f32 	%f110, %f108, %f109, %f182;
	mov.f32 	%f111, 0f33A22168;
	fma.rn.f32 	%f112, %f108, %f111, %f110;
	mov.f32 	%f113, 0f27C234C5;
	fma.rn.f32 	%f183, %f108, %f113, %f112;
	abs.f32 	%f114, %f182;
	setp.leu.f32	%p10, %f114, 0f47CE4780;
	@%p10 bra 	BB0_31;

	mov.b32 	 %r9, %f182;
	shr.u32 	%r10, %r9, 23;
	shl.b32 	%r66, %r9, 8;
	or.b32  	%r11, %r66, -2147483648;
	mov.u32 	%r121, 0;
	mov.u64 	%rd47, __cudart_i2opi_f;
	mov.u32 	%r120, -6;
	mov.u64 	%rd48, %rd6;

BB0_22:
	.pragma "nounroll";
	ld.const.u32 	%r69, [%rd47];
	// inline asm
	{
	mad.lo.cc.u32   %r67, %r69, %r11, %r121;
	madc.hi.u32     %r121, %r69, %r11,  0;
	}
	// inline asm
	st.local.u32 	[%rd48], %r67;
	add.s64 	%rd48, %rd48, 4;
	add.s64 	%rd47, %rd47, 4;
	add.s32 	%r120, %r120, 1;
	setp.ne.s32	%p11, %r120, 0;
	@%p11 bra 	BB0_22;

	and.b32  	%r72, %r10, 255;
	add.s32 	%r73, %r72, -128;
	shr.u32 	%r74, %r73, 5;
	and.b32  	%r16, %r9, -2147483648;
	st.local.u32 	[%rd6+24], %r121;
	mov.u32 	%r75, 6;
	sub.s32 	%r76, %r75, %r74;
	mul.wide.s32 	%rd42, %r76, 4;
	add.s64 	%rd11, %rd6, %rd42;
	ld.local.u32 	%r122, [%rd11];
	ld.local.u32 	%r123, [%rd11+-4];
	and.b32  	%r19, %r10, 31;
	setp.eq.s32	%p12, %r19, 0;
	@%p12 bra 	BB0_25;

	mov.u32 	%r77, 32;
	sub.s32 	%r78, %r77, %r19;
	shr.u32 	%r79, %r123, %r78;
	shl.b32 	%r80, %r122, %r19;
	add.s32 	%r122, %r79, %r80;
	ld.local.u32 	%r81, [%rd11+-8];
	shr.u32 	%r82, %r81, %r78;
	shl.b32 	%r83, %r123, %r19;
	add.s32 	%r123, %r82, %r83;

BB0_25:
	shr.u32 	%r84, %r123, 30;
	shl.b32 	%r85, %r122, 2;
	add.s32 	%r124, %r84, %r85;
	shl.b32 	%r25, %r123, 2;
	shr.u32 	%r86, %r124, 31;
	shr.u32 	%r87, %r122, 30;
	add.s32 	%r26, %r86, %r87;
	setp.eq.s32	%p13, %r86, 0;
	@%p13 bra 	BB0_26;

	not.b32 	%r88, %r124;
	neg.s32 	%r126, %r25;
	setp.eq.s32	%p14, %r25, 0;
	selp.u32	%r89, 1, 0, %p14;
	add.s32 	%r124, %r89, %r88;
	xor.b32  	%r125, %r16, -2147483648;
	bra.uni 	BB0_28;

BB0_26:
	mov.u32 	%r125, %r16;
	mov.u32 	%r126, %r25;

BB0_28:
	clz.b32 	%r128, %r124;
	setp.eq.s32	%p15, %r128, 0;
	shl.b32 	%r90, %r124, %r128;
	mov.u32 	%r91, 32;
	sub.s32 	%r92, %r91, %r128;
	shr.u32 	%r93, %r126, %r92;
	add.s32 	%r94, %r93, %r90;
	selp.b32	%r34, %r124, %r94, %p15;
	mov.u32 	%r95, -921707870;
	mul.hi.u32 	%r127, %r34, %r95;
	setp.eq.s32	%p16, %r16, 0;
	neg.s32 	%r96, %r26;
	selp.b32	%r129, %r26, %r96, %p16;
	setp.lt.s32	%p17, %r127, 1;
	@%p17 bra 	BB0_30;

	mul.lo.s32 	%r97, %r34, -921707870;
	shr.u32 	%r98, %r97, 31;
	shl.b32 	%r99, %r127, 1;
	add.s32 	%r127, %r98, %r99;
	add.s32 	%r128, %r128, 1;

BB0_30:
	mov.u32 	%r100, 126;
	sub.s32 	%r101, %r100, %r128;
	shl.b32 	%r102, %r101, 23;
	add.s32 	%r103, %r127, 1;
	shr.u32 	%r104, %r103, 7;
	add.s32 	%r105, %r104, 1;
	shr.u32 	%r106, %r105, 1;
	add.s32 	%r107, %r106, %r102;
	or.b32  	%r108, %r107, %r125;
	mov.b32 	 %f183, %r108;

BB0_31:
	mul.rn.f32 	%f39, %f183, %f183;
	and.b32  	%r42, %r129, 1;
	setp.eq.s32	%p18, %r42, 0;
	@%p18 bra 	BB0_33;

	mov.f32 	%f115, 0fBAB6061A;
	mov.f32 	%f116, 0f37CCF5CE;
	fma.rn.f32 	%f184, %f116, %f39, %f115;
	bra.uni 	BB0_34;

BB0_33:
	mov.f32 	%f117, 0f3C08839E;
	mov.f32 	%f118, 0fB94CA1F9;
	fma.rn.f32 	%f184, %f118, %f39, %f117;

BB0_34:
	@%p18 bra 	BB0_36;

	mov.f32 	%f119, 0f3D2AAAA5;
	fma.rn.f32 	%f120, %f184, %f39, %f119;
	mov.f32 	%f121, 0fBF000000;
	fma.rn.f32 	%f185, %f120, %f39, %f121;
	bra.uni 	BB0_37;

BB0_36:
	mov.f32 	%f122, 0fBE2AAAA3;
	fma.rn.f32 	%f123, %f184, %f39, %f122;
	mov.f32 	%f124, 0f00000000;
	fma.rn.f32 	%f185, %f123, %f39, %f124;

BB0_37:
	fma.rn.f32 	%f186, %f185, %f183, %f183;
	@%p18 bra 	BB0_39;

	mov.f32 	%f125, 0f3F800000;
	fma.rn.f32 	%f186, %f185, %f39, %f125;

BB0_39:
	and.b32  	%r109, %r129, 2;
	setp.eq.s32	%p21, %r109, 0;
	@%p21 bra 	BB0_41;

	mov.f32 	%f126, 0f00000000;
	fma.rn.f32 	%f186, %f186, %f100, %f126;

BB0_41:
	fma.rn.f32 	%f129, %f186, %f1, 0f00000000;
	fma.rn.f32 	%f130, %f186, %f2, %f129;
	fma.rn.f32 	%f131, %f186, %f3, %f130;
	mul.f32 	%f51, %f131, %f84;
	ld.global.f32 	%f132, [%rd4];
	add.f32 	%f133, %f51, %f132;
	st.global.f32 	[%rd4], %f133;
	setp.leu.f32	%p22, %f90, 0f00000000;
	@%p22 bra 	BB0_44;

	mul.f32 	%f52, %f51, %f87;
	mul.f32 	%f53, %f51, %f88;
	mul.f32 	%f54, %f51, %f89;
	mov.u32 	%r130, 0;

BB0_43:
	add.f32 	%f193, %f52, %f193;
	add.f32 	%f192, %f53, %f192;
	add.f32 	%f191, %f54, %f191;
	add.s32 	%r130, %r130, 1;
	cvt.rn.f32.s32	%f135, %r130;
	setp.lt.f32	%p23, %f135, %f90;
	@%p23 bra 	BB0_43;

BB0_44:
	mul.f32 	%f137, %f1, %f88;
	mul.f32 	%f138, %f2, %f87;
	sub.f32 	%f64, %f137, %f138;
	mul.f32 	%f139, %f3, %f87;
	mul.f32 	%f140, %f1, %f89;
	sub.f32 	%f65, %f139, %f140;
	mul.f32 	%f141, %f2, %f89;
	mul.f32 	%f142, %f3, %f88;
	sub.f32 	%f66, %f141, %f142;
	mov.f32 	%f196, 0f3F800000;
	mov.u32 	%r131, 2;
	bra.uni 	BB0_45;

BB0_48:
	mul.rn.f32 	%f193, %f193, %f193;

BB0_45:
	and.b32  	%r112, %r131, 1;
	setp.eq.b32	%p24, %r112, 1;
	@!%p24 bra 	BB0_47;
	bra.uni 	BB0_46;

BB0_46:
	mul.rn.f32 	%f196, %f196, %f193;

BB0_47:
	shr.u32 	%r131, %r131, 1;
	setp.eq.s32	%p25, %r131, 0;
	mov.f32 	%f199, 0f3F800000;
	mov.u32 	%r132, 2;
	@%p25 bra 	BB0_52;
	bra.uni 	BB0_48;

BB0_51:
	mul.rn.f32 	%f192, %f192, %f192;

BB0_52:
	and.b32  	%r114, %r132, 1;
	setp.eq.b32	%p26, %r114, 1;
	@!%p26 bra 	BB0_50;
	bra.uni 	BB0_49;

BB0_49:
	mul.rn.f32 	%f199, %f199, %f192;

BB0_50:
	shr.u32 	%r132, %r132, 1;
	setp.eq.s32	%p27, %r132, 0;
	@%p27 bra 	BB0_53;
	bra.uni 	BB0_51;

BB0_53:
	add.f32 	%f77, %f196, %f199;
	mov.f32 	%f202, 0f3F800000;
	mov.u32 	%r133, 2;
	bra.uni 	BB0_54;

BB0_57:
	mul.rn.f32 	%f191, %f191, %f191;

BB0_54:
	and.b32  	%r116, %r133, 1;
	setp.eq.b32	%p28, %r116, 1;
	@!%p28 bra 	BB0_56;
	bra.uni 	BB0_55;

BB0_55:
	mul.rn.f32 	%f202, %f202, %f191;

BB0_56:
	shr.u32 	%r133, %r133, 1;
	setp.eq.s32	%p29, %r133, 0;
	@%p29 bra 	BB0_58;
	bra.uni 	BB0_57;

BB0_58:
	add.f32 	%f145, %f77, %f202;
	sqrt.rn.f32 	%f146, %f145;
	mul.f32 	%f147, %f3, %f10;
	mul.f32 	%f148, %f2, %f11;
	sub.f32 	%f149, %f148, %f147;
	mul.f32 	%f150, %f1, %f11;
	mul.f32 	%f151, %f3, %f9;
	sub.f32 	%f152, %f151, %f150;
	mul.f32 	%f153, %f2, %f9;
	mul.f32 	%f154, %f1, %f10;
	sub.f32 	%f155, %f154, %f153;
	fma.rn.f32 	%f156, %f149, %f172, %f9;
	fma.rn.f32 	%f157, %f152, %f172, %f10;
	fma.rn.f32 	%f158, %f155, %f172, %f11;
	mul.f32 	%f159, %f12, %f156;
	mul.f32 	%f160, %f12, %f157;
	mul.f32 	%f161, %f12, %f158;
	add.f32 	%f162, %f32, %f32;
	mul.f32 	%f163, %f66, %f162;
	mul.f32 	%f164, %f65, %f162;
	mul.f32 	%f165, %f64, %f162;
	mul.f32 	%f166, %f163, %f146;
	mul.f32 	%f167, %f164, %f146;
	mul.f32 	%f168, %f165, %f146;
	sub.f32 	%f169, %f159, %f166;
	sub.f32 	%f170, %f160, %f167;
	sub.f32 	%f171, %f161, %f168;
	add.s64 	%rd44, %rd3, %rd24;
	st.global.f32 	[%rd44], %f169;
	add.s64 	%rd45, %rd2, %rd24;
	st.global.f32 	[%rd45], %f170;
	add.s64 	%rd46, %rd1, %rd24;
	st.global.f32 	[%rd46], %f171;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5;
	call.uni 
	free, 
	(
	param0
	);
	
	//{
	}// Callseq End 1

BB0_59:
	ret;
}


