{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543448815201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543448815201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 21:46:55 2018 " "Processing started: Wed Nov 28 21:46:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543448815201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543448815201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DET_FRAME -c DET_FRAME " "Command: quartus_map --read_settings_files=on --write_settings_files=off DET_FRAME -c DET_FRAME" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543448815201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543448815579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det_frame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file det_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DET_FRAME-behavioral " "Found design unit 1: DET_FRAME-behavioral" {  } { { "DET_FRAME.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/DET_FRAME.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543448815979 ""} { "Info" "ISGN_ENTITY_NAME" "1 DET_FRAME " "Found entity 1: DET_FRAME" {  } { { "DET_FRAME.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/DET_FRAME.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543448815979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543448815979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_det_frame.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_det_frame.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_DET_FRAME-behavioral " "Found design unit 1: TB_DET_FRAME-behavioral" {  } { { "TB_DET_FRAME.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/TB_DET_FRAME.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543448815982 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_DET_FRAME " "Found entity 1: TB_DET_FRAME" {  } { { "TB_DET_FRAME.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/TB_DET_FRAME.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543448815982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543448815982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det_borda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file det_borda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DET_BORDA-behavioral " "Found design unit 1: DET_BORDA-behavioral" {  } { { "DET_BORDA.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/DET_BORDA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543448815985 ""} { "Info" "ISGN_ENTITY_NAME" "1 DET_BORDA " "Found entity 1: DET_BORDA" {  } { { "DET_BORDA.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/DET_BORDA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543448815985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543448815985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DET_FRAME " "Elaborating entity \"DET_FRAME\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543448816017 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w0_SUBIDA DET_FRAME.vhd(32) " "Verilog HDL or VHDL warning at DET_FRAME.vhd(32): object \"w0_SUBIDA\" assigned a value but never read" {  } { { "DET_FRAME.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/DET_FRAME.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543448816019 "|DET_FRAME"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w1_DESCIDA DET_FRAME.vhd(35) " "Verilog HDL or VHDL warning at DET_FRAME.vhd(35): object \"w1_DESCIDA\" assigned a value but never read" {  } { { "DET_FRAME.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/DET_FRAME.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543448816019 "|DET_FRAME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_SDA DET_FRAME.vhd(64) " "VHDL Process Statement warning at DET_FRAME.vhd(64): signal \"i_SDA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DET_FRAME.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/DET_FRAME.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543448816019 "|DET_FRAME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_SCL DET_FRAME.vhd(68) " "VHDL Process Statement warning at DET_FRAME.vhd(68): signal \"i_SCL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DET_FRAME.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/DET_FRAME.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543448816019 "|DET_FRAME"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_ENABLE DET_FRAME.vhd(58) " "VHDL Process Statement warning at DET_FRAME.vhd(58): inferring latch(es) for signal or variable \"o_ENABLE\", which holds its previous value in one or more paths through the process" {  } { { "DET_FRAME.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/DET_FRAME.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543448816019 "|DET_FRAME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_ENABLE DET_FRAME.vhd(58) " "Inferred latch for \"o_ENABLE\" at DET_FRAME.vhd(58)" {  } { { "DET_FRAME.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/DET_FRAME.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543448816020 "|DET_FRAME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DET_BORDA DET_BORDA:SCL_I2C " "Elaborating entity \"DET_BORDA\" for hierarchy \"DET_BORDA:SCL_I2C\"" {  } { { "DET_FRAME.vhd" "SCL_I2C" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/DET_FRAME.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543448816041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_ENABLE\$latch " "Latch o_ENABLE\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_SDA " "Ports D and ENA on the latch are fed by the same signal i_SDA" {  } { { "DET_FRAME.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/DET_FRAME.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1543448816682 ""}  } { { "DET_FRAME.vhd" "" { Text "D:/VHDL/T8/PRONTOS/DET_FRAME/DET_FRAME.vhd" 58 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1543448816682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1543448816808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543448818703 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543448818703 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543448819156 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543448819156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543448819156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543448819156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543448819213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 21:46:59 2018 " "Processing ended: Wed Nov 28 21:46:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543448819213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543448819213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543448819213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543448819213 ""}
