#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024b55006d70 .scope module, "Shift_left" "Shift_left" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "signal";
    .port_info 2 /OUTPUT 16 "signal_displaced";
o0000024b55006fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024b55006f00_0 .net "clock", 0 0, o0000024b55006fa8;  0 drivers
o0000024b55006fd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000024b55186b10_0 .net "signal", 15 0, o0000024b55006fd8;  0 drivers
v0000024b5504c010_0 .var "signal_displaced", 15 0;
E_0000024b55004870 .event posedge, v0000024b55006f00_0;
    .scope S_0000024b55006d70;
T_0 ;
    %wait E_0000024b55004870;
    %load/vec4 v0000024b55186b10_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000024b5504c010_0, 0, 16;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Shift_left.v";
